 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 200
        -transition_time
        -capacitance
Design : SPI
Version: O-2018.06-SP4
Date   : Mon Apr 24 21:41:32 2023
****************************************

Operating Conditions: xmc9t_55ef_ss_1p08v_m40c   Library: xmc9t_55ef_ss_1p08v_m40c
Wire Load Model Mode: top

  Startpoint: rCurState_reg_4_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rCounterDone_reg
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCurState_reg_4_/CK (DFFRPQ_X1M_A9TH)                             0.00      0.00       0.00 r
  rCurState_reg_4_/Q (DFFRPQ_X1M_A9TH)                              0.29      0.68       0.68 r
  rCurState[4] (net)                            5         0.01                0.00       0.68 r
  U438/Y (NOR3_X1M_A9TH)                                            0.21      0.28       0.96 f
  n292 (net)                                    2         0.00                0.00       0.96 f
  U484/Y (AND2_X0P7M_A9TH)                                          0.12      0.32       1.29 f
  n293 (net)                                    2         0.00                0.00       1.29 f
  U306/Y (NAND3_X1M_A9TH)                                           0.50      0.34       1.62 r
  n362 (net)                                    4         0.01                0.00       1.62 r
  U491/Y (NAND4_X2A_A9TH)                                           0.29      0.44       2.06 f
  n305 (net)                                    2         0.01                0.00       2.06 f
  U305/Y (NOR2XB_X2M_A9TH)                                          0.30      0.32       2.39 r
  n352 (net)                                    3         0.01                0.00       2.39 r
  U304/Y (NAND2_X2B_A9TH)                                           0.24      0.26       2.65 f
  n346 (net)                                    3         0.01                0.00       2.65 f
  U303/Y (NOR2_X1P4M_A9TH)                                          0.25      0.30       2.94 r
  n304 (net)                                    2         0.00                0.00       2.94 r
  U500/Y (AOI22_X0P7M_A9TH)                                         0.40      0.29       3.23 f
  n308 (net)                                    2         0.00                0.00       3.23 f
  U474/Y (AOI32_X0P5M_A9TH)                                         0.60      0.63       3.87 r
  n309 (net)                                    1         0.00                0.00       3.87 r
  U439/Y (AOI21_X2M_A9TH)                                           0.21      0.39       4.26 f
  n196 (net)                                    3         0.01                0.00       4.26 f
  U476/Y (AND2_X1M_A9TH)                                            0.14      0.34       4.60 f
  n329 (net)                                    3         0.01                0.00       4.60 f
  U506/Y (AND2_X1M_A9TH)                                            0.11      0.29       4.88 f
  n322 (net)                                    2         0.00                0.00       4.88 f
  U302/Y (NAND3B_X1M_A9TH)                                          0.27      0.21       5.09 r
  n326 (net)                                    2         0.00                0.00       5.09 r
  U510/Y (NAND2_X0P5A_A9TH)                                         0.26      0.30       5.39 f
  N525 (net)                                    2         0.00                0.00       5.39 f
  U307/Y (INV_X0P5B_A9TH)                                           0.16      0.23       5.62 r
  n337 (net)                                    1         0.00                0.00       5.62 r
  U477/Y (AOI211_X1M_A9TH)                                          0.22      0.22       5.84 f
  n338 (net)                                    1         0.00                0.00       5.84 f
  U480/Y (AOI211_X1M_A9TH)                                          0.38      0.35       6.19 r
  n342 (net)                                    1         0.00                0.00       6.19 r
  U462/Y (OAI31_X1M_A9TH)                                           0.19      0.32       6.50 f
  n256 (net)                                    1         0.00                0.00       6.50 f
  rCounterDone_reg/D (DFFRPQ_X0P5M_A9TH)                            0.19      0.00       6.50 f
  data arrival time                                                                      6.50

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rCounterDone_reg/CK (DFFRPQ_X0P5M_A9TH)                                     0.00       7.00 r
  library setup time                                                         -0.48       6.52
  data required time                                                                     6.52
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.52
  data arrival time                                                                     -6.50
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.02


  Startpoint: rCurState_reg_4_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXDataValid_reg
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCurState_reg_4_/CK (DFFRPQ_X1M_A9TH)                             0.00      0.00       0.00 r
  rCurState_reg_4_/Q (DFFRPQ_X1M_A9TH)                              0.29      0.68       0.68 r
  rCurState[4] (net)                            5         0.01                0.00       0.68 r
  U438/Y (NOR3_X1M_A9TH)                                            0.21      0.28       0.96 f
  n292 (net)                                    2         0.00                0.00       0.96 f
  U484/Y (AND2_X0P7M_A9TH)                                          0.12      0.32       1.29 f
  n293 (net)                                    2         0.00                0.00       1.29 f
  U306/Y (NAND3_X1M_A9TH)                                           0.50      0.34       1.62 r
  n362 (net)                                    4         0.01                0.00       1.62 r
  U491/Y (NAND4_X2A_A9TH)                                           0.29      0.44       2.06 f
  n305 (net)                                    2         0.01                0.00       2.06 f
  U305/Y (NOR2XB_X2M_A9TH)                                          0.30      0.32       2.39 r
  n352 (net)                                    3         0.01                0.00       2.39 r
  U304/Y (NAND2_X2B_A9TH)                                           0.24      0.26       2.65 f
  n346 (net)                                    3         0.01                0.00       2.65 f
  U303/Y (NOR2_X1P4M_A9TH)                                          0.25      0.30       2.94 r
  n304 (net)                                    2         0.00                0.00       2.94 r
  U496/Y (NOR2_X1B_A9TH)                                            0.29      0.31       3.25 f
  n316 (net)                                    3         0.01                0.00       3.25 f
  U503/Y (OAI22_X1M_A9TH)                                           0.67      0.55       3.80 r
  rNxtState[3] (net)                            4         0.01                0.00       3.80 r
  U429/Y (NOR2_X2B_A9TH)                                            0.23      0.45       4.25 f
  n328 (net)                                    3         0.01                0.00       4.25 f
  U508/Y (NAND2_X0P5A_A9TH)                                         0.29      0.29       4.54 r
  n325 (net)                                    2         0.01                0.00       4.54 r
  U513/Y (NAND3B_X0P5M_A9TH)                                        0.51      0.50       5.03 r
  n382 (net)                                    2         0.00                0.00       5.03 r
  U428/Y (NAND3_X0P7M_A9TH)                                         0.32      0.46       5.50 f
  n384 (net)                                    2         0.00                0.00       5.50 f
  U465/Y (AOI221_X0P5M_A9TH)                                        0.63      0.67       6.17 r
  n200 (net)                                    1         0.00                0.00       6.17 r
  rRXDataValid_reg/D (DFFRPQ_X0P5M_A9TH)                            0.63      0.00       6.17 r
  data arrival time                                                                      6.17

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXDataValid_reg/CK (DFFRPQ_X0P5M_A9TH)                                     0.00       7.00 r
  library setup time                                                         -0.59       6.41
  data required time                                                                     6.41
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.41
  data arrival time                                                                     -6.17
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.23


  Startpoint: rCurState_reg_4_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXAddrValid_reg
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCurState_reg_4_/CK (DFFRPQ_X1M_A9TH)                             0.00      0.00       0.00 r
  rCurState_reg_4_/Q (DFFRPQ_X1M_A9TH)                              0.29      0.68       0.68 r
  rCurState[4] (net)                            5         0.01                0.00       0.68 r
  U438/Y (NOR3_X1M_A9TH)                                            0.21      0.28       0.96 f
  n292 (net)                                    2         0.00                0.00       0.96 f
  U484/Y (AND2_X0P7M_A9TH)                                          0.12      0.32       1.29 f
  n293 (net)                                    2         0.00                0.00       1.29 f
  U306/Y (NAND3_X1M_A9TH)                                           0.50      0.34       1.62 r
  n362 (net)                                    4         0.01                0.00       1.62 r
  U491/Y (NAND4_X2A_A9TH)                                           0.29      0.44       2.06 f
  n305 (net)                                    2         0.01                0.00       2.06 f
  U305/Y (NOR2XB_X2M_A9TH)                                          0.30      0.32       2.39 r
  n352 (net)                                    3         0.01                0.00       2.39 r
  U304/Y (NAND2_X2B_A9TH)                                           0.24      0.26       2.65 f
  n346 (net)                                    3         0.01                0.00       2.65 f
  U303/Y (NOR2_X1P4M_A9TH)                                          0.25      0.30       2.94 r
  n304 (net)                                    2         0.00                0.00       2.94 r
  U496/Y (NOR2_X1B_A9TH)                                            0.29      0.31       3.25 f
  n316 (net)                                    3         0.01                0.00       3.25 f
  U503/Y (OAI22_X1M_A9TH)                                           0.67      0.55       3.80 r
  rNxtState[3] (net)                            4         0.01                0.00       3.80 r
  U429/Y (NOR2_X2B_A9TH)                                            0.23      0.45       4.25 f
  n328 (net)                                    3         0.01                0.00       4.25 f
  U508/Y (NAND2_X0P5A_A9TH)                                         0.29      0.29       4.54 r
  n325 (net)                                    2         0.01                0.00       4.54 r
  U513/Y (NAND3B_X0P5M_A9TH)                                        0.51      0.50       5.03 r
  n382 (net)                                    2         0.00                0.00       5.03 r
  U514/Y (NAND4_X0P5A_A9TH)                                         0.54      0.62       5.65 f
  n434 (net)                                    2         0.00                0.00       5.65 f
  U544/Y (OAI2XB1_X0P5M_A9TH)                                       0.38      0.51       6.16 r
  n199 (net)                                    1         0.00                0.00       6.16 r
  rRXAddrValid_reg/D (DFFRPQ_X0P5M_A9TH)                            0.38      0.00       6.16 r
  data arrival time                                                                      6.16

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXAddrValid_reg/CK (DFFRPQ_X0P5M_A9TH)                                     0.00       7.00 r
  library setup time                                                         -0.48       6.52
  data required time                                                                     6.52
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.52
  data arrival time                                                                     -6.16
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            0.36


  Startpoint: rCurState_reg_4_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXAck_reg (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCurState_reg_4_/CK (DFFRPQ_X1M_A9TH)                             0.00      0.00       0.00 r
  rCurState_reg_4_/Q (DFFRPQ_X1M_A9TH)                              0.29      0.68       0.68 r
  rCurState[4] (net)                            5         0.01                0.00       0.68 r
  U438/Y (NOR3_X1M_A9TH)                                            0.21      0.28       0.96 f
  n292 (net)                                    2         0.00                0.00       0.96 f
  U484/Y (AND2_X0P7M_A9TH)                                          0.12      0.32       1.29 f
  n293 (net)                                    2         0.00                0.00       1.29 f
  U306/Y (NAND3_X1M_A9TH)                                           0.50      0.34       1.62 r
  n362 (net)                                    4         0.01                0.00       1.62 r
  U491/Y (NAND4_X2A_A9TH)                                           0.29      0.44       2.06 f
  n305 (net)                                    2         0.01                0.00       2.06 f
  U305/Y (NOR2XB_X2M_A9TH)                                          0.30      0.32       2.39 r
  n352 (net)                                    3         0.01                0.00       2.39 r
  U304/Y (NAND2_X2B_A9TH)                                           0.24      0.26       2.65 f
  n346 (net)                                    3         0.01                0.00       2.65 f
  U303/Y (NOR2_X1P4M_A9TH)                                          0.25      0.30       2.94 r
  n304 (net)                                    2         0.00                0.00       2.94 r
  U500/Y (AOI22_X0P7M_A9TH)                                         0.40      0.29       3.23 f
  n308 (net)                                    2         0.00                0.00       3.23 f
  U474/Y (AOI32_X0P5M_A9TH)                                         0.60      0.63       3.87 r
  n309 (net)                                    1         0.00                0.00       3.87 r
  U439/Y (AOI21_X2M_A9TH)                                           0.21      0.39       4.26 f
  n196 (net)                                    3         0.01                0.00       4.26 f
  U476/Y (AND2_X1M_A9TH)                                            0.14      0.34       4.60 f
  n329 (net)                                    3         0.01                0.00       4.60 f
  U506/Y (AND2_X1M_A9TH)                                            0.11      0.29       4.88 f
  n322 (net)                                    2         0.00                0.00       4.88 f
  U302/Y (NAND3B_X1M_A9TH)                                          0.27      0.21       5.09 r
  n326 (net)                                    2         0.00                0.00       5.09 r
  U510/Y (NAND2_X0P5A_A9TH)                                         0.26      0.30       5.39 f
  N525 (net)                                    2         0.00                0.00       5.39 f
  rRXAck_reg/D (DFFRPQ_X0P5M_A9TH)                                  0.26      0.00       5.39 f
  data arrival time                                                                      5.39

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXAck_reg/CK (DFFRPQ_X0P5M_A9TH)                                           0.00       7.00 r
  library setup time                                                         -0.52       6.48
  data required time                                                                     6.48
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.48
  data arrival time                                                                     -5.39
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            1.10


  Startpoint: rCounter_reg_4_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rMISO_reg (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCounter_reg_4_/CK (DFFRPQ_X0P5M_A9TH)                            0.00      0.00       0.00 r
  rCounter_reg_4_/Q (DFFRPQ_X0P5M_A9TH)                             0.25      0.76       0.76 f
  rCounter[4] (net)                             4         0.01                0.00       0.76 f
  U316/Y (INV_X0P5B_A9TH)                                           0.41      0.36       1.12 r
  n387 (net)                                    4         0.01                0.00       1.12 r
  U517/Y (NOR2_X1B_A9TH)                                            0.70      0.63       1.75 f
  n412 (net)                                   10         0.02                0.00       1.75 f
  U440/Y (AOI22_X0P5M_A9TH)                                         0.39      0.67       2.42 r
  n394 (net)                                    1         0.00                0.00       2.42 r
  U433/Y (AO1B2_X0P5M_A9TH)                                         0.20      0.34       2.75 f
  n395 (net)                                    1         0.00                0.00       2.75 f
  U396/Y (AOI211_X0P5M_A9TH)                                        0.61      0.49       3.24 r
  n396 (net)                                    1         0.00                0.00       3.24 r
  U443/Y (AOI31_X0P5M_A9TH)                                         0.23      0.40       3.64 f
  n400 (net)                                    1         0.00                0.00       3.64 f
  U350/Y (AOI32_X0P5M_A9TH)                                         0.43      0.38       4.02 r
  n427 (net)                                    1         0.00                0.00       4.02 r
  U469/Y (AOI22_X0P5M_A9TH)                                         0.23      0.38       4.39 f
  n429 (net)                                    1         0.00                0.00       4.39 f
  U468/Y (AOI22_X0P5M_A9TH)                                         0.40      0.42       4.82 r
  n431 (net)                                    1         0.00                0.00       4.82 r
  U543/Y (NOR2_X1B_A9TH)                                            0.30      0.30       5.12 f
  n255 (net)                                    1         0.00                0.00       5.12 f
  rMISO_reg/D (DFFRPQ_X0P5M_A9TH)                                   0.30      0.00       5.12 f
  data arrival time                                                                      5.12

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rMISO_reg/CK (DFFRPQ_X0P5M_A9TH)                                            0.00       7.00 r
  library setup time                                                         -0.54       6.46
  data required time                                                                     6.46
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.46
  data arrival time                                                                     -5.12
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            1.34


  Startpoint: rCurState_reg_2_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rCounter_reg_1_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCurState_reg_2_/CK (DFFRPQ_X1M_A9TH)                             0.00      0.00       0.00 r
  rCurState_reg_2_/Q (DFFRPQ_X1M_A9TH)                              0.13      0.55       0.55 f
  rCurState[2] (net)                            3         0.01                0.00       0.55 f
  U483/Y (NOR2_X1B_A9TH)                                            0.32      0.27       0.83 r
  n295 (net)                                    2         0.00                0.00       0.83 r
  U435/Y (NAND2_X0P7A_A9TH)                                         0.22      0.31       1.14 f
  n298 (net)                                    2         0.00                0.00       1.14 f
  U493/Y (NAND3B_X0P5M_A9TH)                                        0.68      0.63       1.77 f
  n348 (net)                                    3         0.01                0.00       1.77 f
  U524/Y (OR2_X0P5M_A9TH)                                           0.17      0.59       2.36 f
  n350 (net)                                    2         0.01                0.00       2.36 f
  U526/Y (NOR2_X1B_A9TH)                                            0.32      0.28       2.64 r
  n430 (net)                                    2         0.00                0.00       2.64 r
  U379/Y (INV_X0P7B_A9TH)                                           0.21      0.30       2.94 f
  n428 (net)                                    3         0.01                0.00       2.94 f
  U527/Y (AOI221_X1M_A9TH)                                          1.11      0.88       3.82 r
  n377 (net)                                    5         0.01                0.00       3.82 r
  U450/Y (NAND2_X0P5A_A9TH)                                         0.41      0.69       4.51 f
  n379 (net)                                    2         0.00                0.00       4.51 f
  U321/Y (AOI32_X0P5M_A9TH)                                         0.43      0.57       5.07 r
  n204 (net)                                    1         0.00                0.00       5.07 r
  rCounter_reg_1_/D (DFFRPQ_X0P5M_A9TH)                             0.43      0.00       5.07 r
  data arrival time                                                                      5.07

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rCounter_reg_1_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.50       6.50
  data required time                                                                     6.50
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.50
  data arrival time                                                                     -5.07
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            1.42


  Startpoint: rCurState_reg_2_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rCounter_reg_3_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCurState_reg_2_/CK (DFFRPQ_X1M_A9TH)                             0.00      0.00       0.00 r
  rCurState_reg_2_/Q (DFFRPQ_X1M_A9TH)                              0.13      0.55       0.55 f
  rCurState[2] (net)                            3         0.01                0.00       0.55 f
  U483/Y (NOR2_X1B_A9TH)                                            0.32      0.27       0.83 r
  n295 (net)                                    2         0.00                0.00       0.83 r
  U435/Y (NAND2_X0P7A_A9TH)                                         0.22      0.31       1.14 f
  n298 (net)                                    2         0.00                0.00       1.14 f
  U493/Y (NAND3B_X0P5M_A9TH)                                        0.68      0.63       1.77 f
  n348 (net)                                    3         0.01                0.00       1.77 f
  U524/Y (OR2_X0P5M_A9TH)                                           0.17      0.59       2.36 f
  n350 (net)                                    2         0.01                0.00       2.36 f
  U526/Y (NOR2_X1B_A9TH)                                            0.32      0.28       2.64 r
  n430 (net)                                    2         0.00                0.00       2.64 r
  U379/Y (INV_X0P7B_A9TH)                                           0.21      0.30       2.94 f
  n428 (net)                                    3         0.01                0.00       2.94 f
  U527/Y (AOI221_X1M_A9TH)                                          1.11      0.88       3.82 r
  n377 (net)                                    5         0.01                0.00       3.82 r
  U326/Y (OAI211_X0P5M_A9TH)                                        0.37      0.74       4.56 f
  n373 (net)                                    1         0.00                0.00       4.56 f
  U325/Y (OAI21_X0P5M_A9TH)                                         0.38      0.37       4.94 r
  n202 (net)                                    1         0.00                0.00       4.94 r
  rCounter_reg_3_/D (DFFRPQ_X0P5M_A9TH)                             0.38      0.00       4.94 r
  data arrival time                                                                      4.94

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rCounter_reg_3_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.48       6.52
  data required time                                                                     6.52
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.52
  data arrival time                                                                     -4.94
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            1.59


  Startpoint: rCurState_reg_2_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rCounter_reg_2_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCurState_reg_2_/CK (DFFRPQ_X1M_A9TH)                             0.00      0.00       0.00 r
  rCurState_reg_2_/Q (DFFRPQ_X1M_A9TH)                              0.13      0.55       0.55 f
  rCurState[2] (net)                            3         0.01                0.00       0.55 f
  U483/Y (NOR2_X1B_A9TH)                                            0.32      0.27       0.83 r
  n295 (net)                                    2         0.00                0.00       0.83 r
  U435/Y (NAND2_X0P7A_A9TH)                                         0.22      0.31       1.14 f
  n298 (net)                                    2         0.00                0.00       1.14 f
  U493/Y (NAND3B_X0P5M_A9TH)                                        0.68      0.63       1.77 f
  n348 (net)                                    3         0.01                0.00       1.77 f
  U524/Y (OR2_X0P5M_A9TH)                                           0.17      0.59       2.36 f
  n350 (net)                                    2         0.01                0.00       2.36 f
  U526/Y (NOR2_X1B_A9TH)                                            0.32      0.28       2.64 r
  n430 (net)                                    2         0.00                0.00       2.64 r
  U379/Y (INV_X0P7B_A9TH)                                           0.21      0.30       2.94 f
  n428 (net)                                    3         0.01                0.00       2.94 f
  U527/Y (AOI221_X1M_A9TH)                                          1.11      0.88       3.82 r
  n377 (net)                                    5         0.01                0.00       3.82 r
  U528/Y (OAI2XB1_X0P5M_A9TH)                                       0.36      0.62       4.44 f
  n357 (net)                                    1         0.00                0.00       4.44 f
  U472/Y (OAI22_X0P5M_A9TH)                                         0.40      0.48       4.92 r
  n203 (net)                                    1         0.00                0.00       4.92 r
  rCounter_reg_2_/D (DFFRPQ_X0P5M_A9TH)                             0.40      0.00       4.92 r
  data arrival time                                                                      4.92

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rCounter_reg_2_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.49       6.51
  data required time                                                                     6.51
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.51
  data arrival time                                                                     -4.92
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            1.59


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXAddr_reg_15_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U530/Y (OA21_X1M_A9TH)                                            0.54      0.66       2.95 f
  n365 (net)                                   17         0.04                0.00       2.95 f
  U300/Y (NOR2_X1P4B_A9TH)                                          1.48      1.15       4.09 r
  n364 (net)                                   16         0.04                0.00       4.09 r
  U338/Y (AO22_X0P5M_A9TH)                                          0.18      0.92       5.01 r
  n207 (net)                                    1         0.00                0.00       5.01 r
  rRXAddr_reg_15_/D (DFFRPQ_X0P5M_A9TH)                             0.18      0.00       5.01 r
  data arrival time                                                                      5.01

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXAddr_reg_15_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -5.01
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            1.62


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXAddr_reg_14_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U530/Y (OA21_X1M_A9TH)                                            0.54      0.66       2.95 f
  n365 (net)                                   17         0.04                0.00       2.95 f
  U300/Y (NOR2_X1P4B_A9TH)                                          1.48      1.15       4.09 r
  n364 (net)                                   16         0.04                0.00       4.09 r
  U344/Y (AO22_X0P5M_A9TH)                                          0.18      0.92       5.01 r
  n222 (net)                                    1         0.00                0.00       5.01 r
  rRXAddr_reg_14_/D (DFFRPQ_X0P5M_A9TH)                             0.18      0.00       5.01 r
  data arrival time                                                                      5.01

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXAddr_reg_14_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -5.01
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            1.62


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXAddr_reg_13_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U530/Y (OA21_X1M_A9TH)                                            0.54      0.66       2.95 f
  n365 (net)                                   17         0.04                0.00       2.95 f
  U300/Y (NOR2_X1P4B_A9TH)                                          1.48      1.15       4.09 r
  n364 (net)                                   16         0.04                0.00       4.09 r
  U345/Y (AO22_X0P5M_A9TH)                                          0.18      0.92       5.01 r
  n221 (net)                                    1         0.00                0.00       5.01 r
  rRXAddr_reg_13_/D (DFFRPQ_X0P5M_A9TH)                             0.18      0.00       5.01 r
  data arrival time                                                                      5.01

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXAddr_reg_13_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -5.01
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            1.62


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXAddr_reg_12_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U530/Y (OA21_X1M_A9TH)                                            0.54      0.66       2.95 f
  n365 (net)                                   17         0.04                0.00       2.95 f
  U300/Y (NOR2_X1P4B_A9TH)                                          1.48      1.15       4.09 r
  n364 (net)                                   16         0.04                0.00       4.09 r
  U346/Y (AO22_X0P5M_A9TH)                                          0.18      0.92       5.01 r
  n220 (net)                                    1         0.00                0.00       5.01 r
  rRXAddr_reg_12_/D (DFFRPQ_X0P5M_A9TH)                             0.18      0.00       5.01 r
  data arrival time                                                                      5.01

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXAddr_reg_12_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -5.01
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            1.62


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXAddr_reg_11_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U530/Y (OA21_X1M_A9TH)                                            0.54      0.66       2.95 f
  n365 (net)                                   17         0.04                0.00       2.95 f
  U300/Y (NOR2_X1P4B_A9TH)                                          1.48      1.15       4.09 r
  n364 (net)                                   16         0.04                0.00       4.09 r
  U347/Y (AO22_X0P5M_A9TH)                                          0.18      0.92       5.01 r
  n219 (net)                                    1         0.00                0.00       5.01 r
  rRXAddr_reg_11_/D (DFFRPQ_X0P5M_A9TH)                             0.18      0.00       5.01 r
  data arrival time                                                                      5.01

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXAddr_reg_11_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -5.01
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            1.62


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXAddr_reg_10_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U530/Y (OA21_X1M_A9TH)                                            0.54      0.66       2.95 f
  n365 (net)                                   17         0.04                0.00       2.95 f
  U300/Y (NOR2_X1P4B_A9TH)                                          1.48      1.15       4.09 r
  n364 (net)                                   16         0.04                0.00       4.09 r
  U348/Y (AO22_X0P5M_A9TH)                                          0.18      0.92       5.01 r
  n218 (net)                                    1         0.00                0.00       5.01 r
  rRXAddr_reg_10_/D (DFFRPQ_X0P5M_A9TH)                             0.18      0.00       5.01 r
  data arrival time                                                                      5.01

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXAddr_reg_10_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -5.01
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            1.62


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXAddr_reg_9_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U530/Y (OA21_X1M_A9TH)                                            0.54      0.66       2.95 f
  n365 (net)                                   17         0.04                0.00       2.95 f
  U300/Y (NOR2_X1P4B_A9TH)                                          1.48      1.15       4.09 r
  n364 (net)                                   16         0.04                0.00       4.09 r
  U349/Y (AO22_X0P5M_A9TH)                                          0.18      0.92       5.01 r
  n217 (net)                                    1         0.00                0.00       5.01 r
  rRXAddr_reg_9_/D (DFFRPQ_X0P5M_A9TH)                              0.18      0.00       5.01 r
  data arrival time                                                                      5.01

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXAddr_reg_9_/CK (DFFRPQ_X0P5M_A9TH)                                       0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -5.01
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            1.62


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXAddr_reg_8_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U530/Y (OA21_X1M_A9TH)                                            0.54      0.66       2.95 f
  n365 (net)                                   17         0.04                0.00       2.95 f
  U300/Y (NOR2_X1P4B_A9TH)                                          1.48      1.15       4.09 r
  n364 (net)                                   16         0.04                0.00       4.09 r
  U351/Y (AO22_X0P5M_A9TH)                                          0.18      0.92       5.01 r
  n216 (net)                                    1         0.00                0.00       5.01 r
  rRXAddr_reg_8_/D (DFFRPQ_X0P5M_A9TH)                              0.18      0.00       5.01 r
  data arrival time                                                                      5.01

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXAddr_reg_8_/CK (DFFRPQ_X0P5M_A9TH)                                       0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -5.01
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            1.62


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXAddr_reg_7_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U530/Y (OA21_X1M_A9TH)                                            0.54      0.66       2.95 f
  n365 (net)                                   17         0.04                0.00       2.95 f
  U300/Y (NOR2_X1P4B_A9TH)                                          1.48      1.15       4.09 r
  n364 (net)                                   16         0.04                0.00       4.09 r
  U352/Y (AO22_X0P5M_A9TH)                                          0.18      0.92       5.01 r
  n215 (net)                                    1         0.00                0.00       5.01 r
  rRXAddr_reg_7_/D (DFFRPQ_X0P5M_A9TH)                              0.18      0.00       5.01 r
  data arrival time                                                                      5.01

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXAddr_reg_7_/CK (DFFRPQ_X0P5M_A9TH)                                       0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -5.01
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            1.62


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXAddr_reg_6_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U530/Y (OA21_X1M_A9TH)                                            0.54      0.66       2.95 f
  n365 (net)                                   17         0.04                0.00       2.95 f
  U300/Y (NOR2_X1P4B_A9TH)                                          1.48      1.15       4.09 r
  n364 (net)                                   16         0.04                0.00       4.09 r
  U354/Y (AO22_X0P5M_A9TH)                                          0.18      0.92       5.01 r
  n214 (net)                                    1         0.00                0.00       5.01 r
  rRXAddr_reg_6_/D (DFFRPQ_X0P5M_A9TH)                              0.18      0.00       5.01 r
  data arrival time                                                                      5.01

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXAddr_reg_6_/CK (DFFRPQ_X0P5M_A9TH)                                       0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -5.01
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            1.62


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXAddr_reg_5_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U530/Y (OA21_X1M_A9TH)                                            0.54      0.66       2.95 f
  n365 (net)                                   17         0.04                0.00       2.95 f
  U300/Y (NOR2_X1P4B_A9TH)                                          1.48      1.15       4.09 r
  n364 (net)                                   16         0.04                0.00       4.09 r
  U355/Y (AO22_X0P5M_A9TH)                                          0.18      0.92       5.01 r
  n213 (net)                                    1         0.00                0.00       5.01 r
  rRXAddr_reg_5_/D (DFFRPQ_X0P5M_A9TH)                              0.18      0.00       5.01 r
  data arrival time                                                                      5.01

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXAddr_reg_5_/CK (DFFRPQ_X0P5M_A9TH)                                       0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -5.01
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            1.62


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXAddr_reg_4_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U530/Y (OA21_X1M_A9TH)                                            0.54      0.66       2.95 f
  n365 (net)                                   17         0.04                0.00       2.95 f
  U300/Y (NOR2_X1P4B_A9TH)                                          1.48      1.15       4.09 r
  n364 (net)                                   16         0.04                0.00       4.09 r
  U356/Y (AO22_X0P5M_A9TH)                                          0.18      0.92       5.01 r
  n212 (net)                                    1         0.00                0.00       5.01 r
  rRXAddr_reg_4_/D (DFFRPQ_X0P5M_A9TH)                              0.18      0.00       5.01 r
  data arrival time                                                                      5.01

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXAddr_reg_4_/CK (DFFRPQ_X0P5M_A9TH)                                       0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -5.01
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            1.62


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXAddr_reg_3_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U530/Y (OA21_X1M_A9TH)                                            0.54      0.66       2.95 f
  n365 (net)                                   17         0.04                0.00       2.95 f
  U300/Y (NOR2_X1P4B_A9TH)                                          1.48      1.15       4.09 r
  n364 (net)                                   16         0.04                0.00       4.09 r
  U357/Y (AO22_X0P5M_A9TH)                                          0.18      0.92       5.01 r
  n211 (net)                                    1         0.00                0.00       5.01 r
  rRXAddr_reg_3_/D (DFFRPQ_X0P5M_A9TH)                              0.18      0.00       5.01 r
  data arrival time                                                                      5.01

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXAddr_reg_3_/CK (DFFRPQ_X0P5M_A9TH)                                       0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -5.01
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            1.62


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXAddr_reg_2_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U530/Y (OA21_X1M_A9TH)                                            0.54      0.66       2.95 f
  n365 (net)                                   17         0.04                0.00       2.95 f
  U300/Y (NOR2_X1P4B_A9TH)                                          1.48      1.15       4.09 r
  n364 (net)                                   16         0.04                0.00       4.09 r
  U358/Y (AO22_X0P5M_A9TH)                                          0.18      0.92       5.01 r
  n210 (net)                                    1         0.00                0.00       5.01 r
  rRXAddr_reg_2_/D (DFFRPQ_X0P5M_A9TH)                              0.18      0.00       5.01 r
  data arrival time                                                                      5.01

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXAddr_reg_2_/CK (DFFRPQ_X0P5M_A9TH)                                       0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -5.01
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            1.62


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXAddr_reg_1_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U530/Y (OA21_X1M_A9TH)                                            0.54      0.66       2.95 f
  n365 (net)                                   17         0.04                0.00       2.95 f
  U300/Y (NOR2_X1P4B_A9TH)                                          1.48      1.15       4.09 r
  n364 (net)                                   16         0.04                0.00       4.09 r
  U359/Y (AO22_X0P5M_A9TH)                                          0.18      0.92       5.01 r
  n209 (net)                                    1         0.00                0.00       5.01 r
  rRXAddr_reg_1_/D (DFFRPQ_X0P5M_A9TH)                              0.18      0.00       5.01 r
  data arrival time                                                                      5.01

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXAddr_reg_1_/CK (DFFRPQ_X0P5M_A9TH)                                       0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -5.01
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            1.62


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXAddr_reg_0_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U530/Y (OA21_X1M_A9TH)                                            0.54      0.66       2.95 f
  n365 (net)                                   17         0.04                0.00       2.95 f
  U300/Y (NOR2_X1P4B_A9TH)                                          1.48      1.15       4.09 r
  n364 (net)                                   16         0.04                0.00       4.09 r
  U360/Y (AO22_X0P5M_A9TH)                                          0.18      0.92       5.01 r
  n223 (net)                                    1         0.00                0.00       5.01 r
  rRXAddr_reg_0_/D (DFFRPQ_X0P5M_A9TH)                              0.18      0.00       5.01 r
  data arrival time                                                                      5.01

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXAddr_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                                       0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -5.01
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            1.62


  Startpoint: rCurState_reg_2_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rCounter_reg_0_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCurState_reg_2_/CK (DFFRPQ_X1M_A9TH)                             0.00      0.00       0.00 r
  rCurState_reg_2_/Q (DFFRPQ_X1M_A9TH)                              0.13      0.55       0.55 f
  rCurState[2] (net)                            3         0.01                0.00       0.55 f
  U483/Y (NOR2_X1B_A9TH)                                            0.32      0.27       0.83 r
  n295 (net)                                    2         0.00                0.00       0.83 r
  U435/Y (NAND2_X0P7A_A9TH)                                         0.22      0.31       1.14 f
  n298 (net)                                    2         0.00                0.00       1.14 f
  U493/Y (NAND3B_X0P5M_A9TH)                                        0.68      0.63       1.77 f
  n348 (net)                                    3         0.01                0.00       1.77 f
  U524/Y (OR2_X0P5M_A9TH)                                           0.17      0.59       2.36 f
  n350 (net)                                    2         0.01                0.00       2.36 f
  U526/Y (NOR2_X1B_A9TH)                                            0.32      0.28       2.64 r
  n430 (net)                                    2         0.00                0.00       2.64 r
  U379/Y (INV_X0P7B_A9TH)                                           0.21      0.30       2.94 f
  n428 (net)                                    3         0.01                0.00       2.94 f
  U527/Y (AOI221_X1M_A9TH)                                          1.11      0.88       3.82 r
  n377 (net)                                    5         0.01                0.00       3.82 r
  U450/Y (NAND2_X0P5A_A9TH)                                         0.41      0.69       4.51 f
  n379 (net)                                    2         0.00                0.00       4.51 f
  U324/Y (OAI21_X0P5M_A9TH)                                         0.38      0.40       4.91 r
  n205 (net)                                    1         0.00                0.00       4.91 r
  rCounter_reg_0_/D (DFFRPQ_X0P5M_A9TH)                             0.38      0.00       4.91 r
  data arrival time                                                                      4.91

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rCounter_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.48       6.52
  data required time                                                                     6.52
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.52
  data arrival time                                                                     -4.91
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            1.62


  Startpoint: rCurState_reg_2_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rCounter_reg_4_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCurState_reg_2_/CK (DFFRPQ_X1M_A9TH)                             0.00      0.00       0.00 r
  rCurState_reg_2_/Q (DFFRPQ_X1M_A9TH)                              0.13      0.55       0.55 f
  rCurState[2] (net)                            3         0.01                0.00       0.55 f
  U483/Y (NOR2_X1B_A9TH)                                            0.32      0.27       0.83 r
  n295 (net)                                    2         0.00                0.00       0.83 r
  U435/Y (NAND2_X0P7A_A9TH)                                         0.22      0.31       1.14 f
  n298 (net)                                    2         0.00                0.00       1.14 f
  U493/Y (NAND3B_X0P5M_A9TH)                                        0.68      0.63       1.77 f
  n348 (net)                                    3         0.01                0.00       1.77 f
  U524/Y (OR2_X0P5M_A9TH)                                           0.17      0.59       2.36 f
  n350 (net)                                    2         0.01                0.00       2.36 f
  U526/Y (NOR2_X1B_A9TH)                                            0.32      0.28       2.64 r
  n430 (net)                                    2         0.00                0.00       2.64 r
  U379/Y (INV_X0P7B_A9TH)                                           0.21      0.30       2.94 f
  n428 (net)                                    3         0.01                0.00       2.94 f
  U527/Y (AOI221_X1M_A9TH)                                          1.11      0.88       3.82 r
  n377 (net)                                    5         0.01                0.00       3.82 r
  U481/Y (INV_X0P5B_A9TH)                                           0.30      0.59       4.40 f
  n355 (net)                                    1         0.00                0.00       4.40 f
  U470/Y (OAI22_X0P5M_A9TH)                                         0.41      0.38       4.78 r
  n201 (net)                                    1         0.00                0.00       4.78 r
  rCounter_reg_4_/D (DFFRPQ_X0P5M_A9TH)                             0.41      0.00       4.78 r
  data arrival time                                                                      4.78

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rCounter_reg_4_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.49       6.51
  data required time                                                                     6.51
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.51
  data arrival time                                                                     -4.78
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            1.73


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXData_reg_31_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U531/Y (OA21_X1M_A9TH)                                            0.17      0.45       2.74 f
  n375 (net)                                    3         0.01                0.00       2.74 f
  U378/Y (NOR2_X3M_A9TH)                                            1.41      0.91       3.64 r
  n374 (net)                                   32         0.08                0.00       3.64 r
  U343/Y (AO22_X0P5M_A9TH)                                          0.18      0.89       4.53 r
  n208 (net)                                    1         0.00                0.00       4.53 r
  rRXData_reg_31_/D (DFFRPQ_X0P5M_A9TH)                             0.18      0.00       4.53 r
  data arrival time                                                                      4.53

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXData_reg_31_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -4.53
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            2.10


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXData_reg_30_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U531/Y (OA21_X1M_A9TH)                                            0.17      0.45       2.74 f
  n375 (net)                                    3         0.01                0.00       2.74 f
  U378/Y (NOR2_X3M_A9TH)                                            1.41      0.91       3.64 r
  n374 (net)                                   32         0.08                0.00       3.64 r
  U342/Y (AO22_X0P5M_A9TH)                                          0.18      0.89       4.53 r
  n253 (net)                                    1         0.00                0.00       4.53 r
  rRXData_reg_30_/D (DFFRPQ_X0P5M_A9TH)                             0.18      0.00       4.53 r
  data arrival time                                                                      4.53

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXData_reg_30_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -4.53
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            2.10


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXData_reg_29_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U531/Y (OA21_X1M_A9TH)                                            0.17      0.45       2.74 f
  n375 (net)                                    3         0.01                0.00       2.74 f
  U378/Y (NOR2_X3M_A9TH)                                            1.41      0.91       3.64 r
  n374 (net)                                   32         0.08                0.00       3.64 r
  U341/Y (AO22_X0P5M_A9TH)                                          0.18      0.89       4.53 r
  n252 (net)                                    1         0.00                0.00       4.53 r
  rRXData_reg_29_/D (DFFRPQ_X0P5M_A9TH)                             0.18      0.00       4.53 r
  data arrival time                                                                      4.53

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXData_reg_29_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -4.53
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            2.10


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXData_reg_28_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U531/Y (OA21_X1M_A9TH)                                            0.17      0.45       2.74 f
  n375 (net)                                    3         0.01                0.00       2.74 f
  U378/Y (NOR2_X3M_A9TH)                                            1.41      0.91       3.64 r
  n374 (net)                                   32         0.08                0.00       3.64 r
  U340/Y (AO22_X0P5M_A9TH)                                          0.18      0.89       4.53 r
  n251 (net)                                    1         0.00                0.00       4.53 r
  rRXData_reg_28_/D (DFFRPQ_X0P5M_A9TH)                             0.18      0.00       4.53 r
  data arrival time                                                                      4.53

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXData_reg_28_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -4.53
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            2.10


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXData_reg_27_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U531/Y (OA21_X1M_A9TH)                                            0.17      0.45       2.74 f
  n375 (net)                                    3         0.01                0.00       2.74 f
  U378/Y (NOR2_X3M_A9TH)                                            1.41      0.91       3.64 r
  n374 (net)                                   32         0.08                0.00       3.64 r
  U339/Y (AO22_X0P5M_A9TH)                                          0.18      0.89       4.53 r
  n250 (net)                                    1         0.00                0.00       4.53 r
  rRXData_reg_27_/D (DFFRPQ_X0P5M_A9TH)                             0.18      0.00       4.53 r
  data arrival time                                                                      4.53

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXData_reg_27_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -4.53
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            2.10


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXData_reg_26_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U531/Y (OA21_X1M_A9TH)                                            0.17      0.45       2.74 f
  n375 (net)                                    3         0.01                0.00       2.74 f
  U378/Y (NOR2_X3M_A9TH)                                            1.41      0.91       3.64 r
  n374 (net)                                   32         0.08                0.00       3.64 r
  U337/Y (AO22_X0P5M_A9TH)                                          0.18      0.89       4.53 r
  n249 (net)                                    1         0.00                0.00       4.53 r
  rRXData_reg_26_/D (DFFRPQ_X0P5M_A9TH)                             0.18      0.00       4.53 r
  data arrival time                                                                      4.53

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXData_reg_26_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -4.53
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            2.10


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXData_reg_25_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U531/Y (OA21_X1M_A9TH)                                            0.17      0.45       2.74 f
  n375 (net)                                    3         0.01                0.00       2.74 f
  U378/Y (NOR2_X3M_A9TH)                                            1.41      0.91       3.64 r
  n374 (net)                                   32         0.08                0.00       3.64 r
  U333/Y (AO22_X0P5M_A9TH)                                          0.18      0.89       4.53 r
  n248 (net)                                    1         0.00                0.00       4.53 r
  rRXData_reg_25_/D (DFFRPQ_X0P5M_A9TH)                             0.18      0.00       4.53 r
  data arrival time                                                                      4.53

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXData_reg_25_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -4.53
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            2.10


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXData_reg_24_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U531/Y (OA21_X1M_A9TH)                                            0.17      0.45       2.74 f
  n375 (net)                                    3         0.01                0.00       2.74 f
  U378/Y (NOR2_X3M_A9TH)                                            1.41      0.91       3.64 r
  n374 (net)                                   32         0.08                0.00       3.64 r
  U329/Y (AO22_X0P5M_A9TH)                                          0.18      0.89       4.53 r
  n247 (net)                                    1         0.00                0.00       4.53 r
  rRXData_reg_24_/D (DFFRPQ_X0P5M_A9TH)                             0.18      0.00       4.53 r
  data arrival time                                                                      4.53

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXData_reg_24_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -4.53
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            2.10


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXData_reg_23_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U531/Y (OA21_X1M_A9TH)                                            0.17      0.45       2.74 f
  n375 (net)                                    3         0.01                0.00       2.74 f
  U378/Y (NOR2_X3M_A9TH)                                            1.41      0.91       3.64 r
  n374 (net)                                   32         0.08                0.00       3.64 r
  U336/Y (AO22_X0P5M_A9TH)                                          0.18      0.89       4.53 r
  n246 (net)                                    1         0.00                0.00       4.53 r
  rRXData_reg_23_/D (DFFRPQ_X0P5M_A9TH)                             0.18      0.00       4.53 r
  data arrival time                                                                      4.53

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXData_reg_23_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -4.53
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            2.10


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXData_reg_22_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U531/Y (OA21_X1M_A9TH)                                            0.17      0.45       2.74 f
  n375 (net)                                    3         0.01                0.00       2.74 f
  U378/Y (NOR2_X3M_A9TH)                                            1.41      0.91       3.64 r
  n374 (net)                                   32         0.08                0.00       3.64 r
  U328/Y (AO22_X0P5M_A9TH)                                          0.18      0.89       4.53 r
  n245 (net)                                    1         0.00                0.00       4.53 r
  rRXData_reg_22_/D (DFFRPQ_X0P5M_A9TH)                             0.18      0.00       4.53 r
  data arrival time                                                                      4.53

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXData_reg_22_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -4.53
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            2.10


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXData_reg_21_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U531/Y (OA21_X1M_A9TH)                                            0.17      0.45       2.74 f
  n375 (net)                                    3         0.01                0.00       2.74 f
  U378/Y (NOR2_X3M_A9TH)                                            1.41      0.91       3.64 r
  n374 (net)                                   32         0.08                0.00       3.64 r
  U332/Y (AO22_X0P5M_A9TH)                                          0.18      0.89       4.53 r
  n244 (net)                                    1         0.00                0.00       4.53 r
  rRXData_reg_21_/D (DFFRPQ_X0P5M_A9TH)                             0.18      0.00       4.53 r
  data arrival time                                                                      4.53

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXData_reg_21_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -4.53
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            2.10


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXData_reg_20_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U531/Y (OA21_X1M_A9TH)                                            0.17      0.45       2.74 f
  n375 (net)                                    3         0.01                0.00       2.74 f
  U378/Y (NOR2_X3M_A9TH)                                            1.41      0.91       3.64 r
  n374 (net)                                   32         0.08                0.00       3.64 r
  U335/Y (AO22_X0P5M_A9TH)                                          0.18      0.89       4.53 r
  n243 (net)                                    1         0.00                0.00       4.53 r
  rRXData_reg_20_/D (DFFRPQ_X0P5M_A9TH)                             0.18      0.00       4.53 r
  data arrival time                                                                      4.53

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXData_reg_20_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -4.53
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            2.10


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXData_reg_19_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U531/Y (OA21_X1M_A9TH)                                            0.17      0.45       2.74 f
  n375 (net)                                    3         0.01                0.00       2.74 f
  U378/Y (NOR2_X3M_A9TH)                                            1.41      0.91       3.64 r
  n374 (net)                                   32         0.08                0.00       3.64 r
  U334/Y (AO22_X0P5M_A9TH)                                          0.18      0.89       4.53 r
  n242 (net)                                    1         0.00                0.00       4.53 r
  rRXData_reg_19_/D (DFFRPQ_X0P5M_A9TH)                             0.18      0.00       4.53 r
  data arrival time                                                                      4.53

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXData_reg_19_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -4.53
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            2.10


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXData_reg_18_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U531/Y (OA21_X1M_A9TH)                                            0.17      0.45       2.74 f
  n375 (net)                                    3         0.01                0.00       2.74 f
  U378/Y (NOR2_X3M_A9TH)                                            1.41      0.91       3.64 r
  n374 (net)                                   32         0.08                0.00       3.64 r
  U331/Y (AO22_X0P5M_A9TH)                                          0.18      0.89       4.53 r
  n241 (net)                                    1         0.00                0.00       4.53 r
  rRXData_reg_18_/D (DFFRPQ_X0P5M_A9TH)                             0.18      0.00       4.53 r
  data arrival time                                                                      4.53

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXData_reg_18_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -4.53
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            2.10


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXData_reg_17_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U531/Y (OA21_X1M_A9TH)                                            0.17      0.45       2.74 f
  n375 (net)                                    3         0.01                0.00       2.74 f
  U378/Y (NOR2_X3M_A9TH)                                            1.41      0.91       3.64 r
  n374 (net)                                   32         0.08                0.00       3.64 r
  U330/Y (AO22_X0P5M_A9TH)                                          0.18      0.89       4.53 r
  n240 (net)                                    1         0.00                0.00       4.53 r
  rRXData_reg_17_/D (DFFRPQ_X0P5M_A9TH)                             0.18      0.00       4.53 r
  data arrival time                                                                      4.53

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXData_reg_17_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -4.53
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            2.10


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXData_reg_16_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U531/Y (OA21_X1M_A9TH)                                            0.17      0.45       2.74 f
  n375 (net)                                    3         0.01                0.00       2.74 f
  U378/Y (NOR2_X3M_A9TH)                                            1.41      0.91       3.64 r
  n374 (net)                                   32         0.08                0.00       3.64 r
  U327/Y (AO22_X0P5M_A9TH)                                          0.18      0.89       4.53 r
  n239 (net)                                    1         0.00                0.00       4.53 r
  rRXData_reg_16_/D (DFFRPQ_X0P5M_A9TH)                             0.18      0.00       4.53 r
  data arrival time                                                                      4.53

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXData_reg_16_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -4.53
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            2.10


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXData_reg_15_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U531/Y (OA21_X1M_A9TH)                                            0.17      0.45       2.74 f
  n375 (net)                                    3         0.01                0.00       2.74 f
  U378/Y (NOR2_X3M_A9TH)                                            1.41      0.91       3.64 r
  n374 (net)                                   32         0.08                0.00       3.64 r
  U365/Y (AO22_X0P5M_A9TH)                                          0.18      0.89       4.53 r
  n238 (net)                                    1         0.00                0.00       4.53 r
  rRXData_reg_15_/D (DFFRPQ_X0P5M_A9TH)                             0.18      0.00       4.53 r
  data arrival time                                                                      4.53

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXData_reg_15_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -4.53
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            2.10


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXData_reg_14_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U531/Y (OA21_X1M_A9TH)                                            0.17      0.45       2.74 f
  n375 (net)                                    3         0.01                0.00       2.74 f
  U378/Y (NOR2_X3M_A9TH)                                            1.41      0.91       3.64 r
  n374 (net)                                   32         0.08                0.00       3.64 r
  U370/Y (AO22_X0P5M_A9TH)                                          0.18      0.89       4.53 r
  n237 (net)                                    1         0.00                0.00       4.53 r
  rRXData_reg_14_/D (DFFRPQ_X0P5M_A9TH)                             0.18      0.00       4.53 r
  data arrival time                                                                      4.53

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXData_reg_14_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -4.53
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            2.10


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXData_reg_13_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U531/Y (OA21_X1M_A9TH)                                            0.17      0.45       2.74 f
  n375 (net)                                    3         0.01                0.00       2.74 f
  U378/Y (NOR2_X3M_A9TH)                                            1.41      0.91       3.64 r
  n374 (net)                                   32         0.08                0.00       3.64 r
  U363/Y (AO22_X0P5M_A9TH)                                          0.18      0.89       4.53 r
  n236 (net)                                    1         0.00                0.00       4.53 r
  rRXData_reg_13_/D (DFFRPQ_X0P5M_A9TH)                             0.18      0.00       4.53 r
  data arrival time                                                                      4.53

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXData_reg_13_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -4.53
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            2.10


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXData_reg_12_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U531/Y (OA21_X1M_A9TH)                                            0.17      0.45       2.74 f
  n375 (net)                                    3         0.01                0.00       2.74 f
  U378/Y (NOR2_X3M_A9TH)                                            1.41      0.91       3.64 r
  n374 (net)                                   32         0.08                0.00       3.64 r
  U366/Y (AO22_X0P5M_A9TH)                                          0.18      0.89       4.53 r
  n235 (net)                                    1         0.00                0.00       4.53 r
  rRXData_reg_12_/D (DFFRPQ_X0P5M_A9TH)                             0.18      0.00       4.53 r
  data arrival time                                                                      4.53

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXData_reg_12_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -4.53
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            2.10


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXData_reg_11_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U531/Y (OA21_X1M_A9TH)                                            0.17      0.45       2.74 f
  n375 (net)                                    3         0.01                0.00       2.74 f
  U378/Y (NOR2_X3M_A9TH)                                            1.41      0.91       3.64 r
  n374 (net)                                   32         0.08                0.00       3.64 r
  U373/Y (AO22_X0P5M_A9TH)                                          0.18      0.89       4.53 r
  n234 (net)                                    1         0.00                0.00       4.53 r
  rRXData_reg_11_/D (DFFRPQ_X0P5M_A9TH)                             0.18      0.00       4.53 r
  data arrival time                                                                      4.53

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXData_reg_11_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -4.53
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            2.10


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXData_reg_10_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U531/Y (OA21_X1M_A9TH)                                            0.17      0.45       2.74 f
  n375 (net)                                    3         0.01                0.00       2.74 f
  U378/Y (NOR2_X3M_A9TH)                                            1.41      0.91       3.64 r
  n374 (net)                                   32         0.08                0.00       3.64 r
  U367/Y (AO22_X0P5M_A9TH)                                          0.18      0.89       4.53 r
  n233 (net)                                    1         0.00                0.00       4.53 r
  rRXData_reg_10_/D (DFFRPQ_X0P5M_A9TH)                             0.18      0.00       4.53 r
  data arrival time                                                                      4.53

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXData_reg_10_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -4.53
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            2.10


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXData_reg_9_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U531/Y (OA21_X1M_A9TH)                                            0.17      0.45       2.74 f
  n375 (net)                                    3         0.01                0.00       2.74 f
  U378/Y (NOR2_X3M_A9TH)                                            1.41      0.91       3.64 r
  n374 (net)                                   32         0.08                0.00       3.64 r
  U361/Y (AO22_X0P5M_A9TH)                                          0.18      0.89       4.53 r
  n232 (net)                                    1         0.00                0.00       4.53 r
  rRXData_reg_9_/D (DFFRPQ_X0P5M_A9TH)                              0.18      0.00       4.53 r
  data arrival time                                                                      4.53

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXData_reg_9_/CK (DFFRPQ_X0P5M_A9TH)                                       0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -4.53
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            2.10


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXData_reg_8_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U531/Y (OA21_X1M_A9TH)                                            0.17      0.45       2.74 f
  n375 (net)                                    3         0.01                0.00       2.74 f
  U378/Y (NOR2_X3M_A9TH)                                            1.41      0.91       3.64 r
  n374 (net)                                   32         0.08                0.00       3.64 r
  U364/Y (AO22_X0P5M_A9TH)                                          0.18      0.89       4.53 r
  n231 (net)                                    1         0.00                0.00       4.53 r
  rRXData_reg_8_/D (DFFRPQ_X0P5M_A9TH)                              0.18      0.00       4.53 r
  data arrival time                                                                      4.53

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXData_reg_8_/CK (DFFRPQ_X0P5M_A9TH)                                       0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -4.53
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            2.10


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXData_reg_7_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U531/Y (OA21_X1M_A9TH)                                            0.17      0.45       2.74 f
  n375 (net)                                    3         0.01                0.00       2.74 f
  U378/Y (NOR2_X3M_A9TH)                                            1.41      0.91       3.64 r
  n374 (net)                                   32         0.08                0.00       3.64 r
  U372/Y (AO22_X0P5M_A9TH)                                          0.18      0.89       4.53 r
  n230 (net)                                    1         0.00                0.00       4.53 r
  rRXData_reg_7_/D (DFFRPQ_X0P5M_A9TH)                              0.18      0.00       4.53 r
  data arrival time                                                                      4.53

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXData_reg_7_/CK (DFFRPQ_X0P5M_A9TH)                                       0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -4.53
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            2.10


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXData_reg_6_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U531/Y (OA21_X1M_A9TH)                                            0.17      0.45       2.74 f
  n375 (net)                                    3         0.01                0.00       2.74 f
  U378/Y (NOR2_X3M_A9TH)                                            1.41      0.91       3.64 r
  n374 (net)                                   32         0.08                0.00       3.64 r
  U376/Y (AO22_X0P5M_A9TH)                                          0.18      0.89       4.53 r
  n229 (net)                                    1         0.00                0.00       4.53 r
  rRXData_reg_6_/D (DFFRPQ_X0P5M_A9TH)                              0.18      0.00       4.53 r
  data arrival time                                                                      4.53

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXData_reg_6_/CK (DFFRPQ_X0P5M_A9TH)                                       0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -4.53
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            2.10


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXData_reg_5_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U531/Y (OA21_X1M_A9TH)                                            0.17      0.45       2.74 f
  n375 (net)                                    3         0.01                0.00       2.74 f
  U378/Y (NOR2_X3M_A9TH)                                            1.41      0.91       3.64 r
  n374 (net)                                   32         0.08                0.00       3.64 r
  U368/Y (AO22_X0P5M_A9TH)                                          0.18      0.89       4.53 r
  n228 (net)                                    1         0.00                0.00       4.53 r
  rRXData_reg_5_/D (DFFRPQ_X0P5M_A9TH)                              0.18      0.00       4.53 r
  data arrival time                                                                      4.53

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXData_reg_5_/CK (DFFRPQ_X0P5M_A9TH)                                       0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -4.53
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            2.10


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXData_reg_4_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U531/Y (OA21_X1M_A9TH)                                            0.17      0.45       2.74 f
  n375 (net)                                    3         0.01                0.00       2.74 f
  U378/Y (NOR2_X3M_A9TH)                                            1.41      0.91       3.64 r
  n374 (net)                                   32         0.08                0.00       3.64 r
  U375/Y (AO22_X0P5M_A9TH)                                          0.18      0.89       4.53 r
  n227 (net)                                    1         0.00                0.00       4.53 r
  rRXData_reg_4_/D (DFFRPQ_X0P5M_A9TH)                              0.18      0.00       4.53 r
  data arrival time                                                                      4.53

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXData_reg_4_/CK (DFFRPQ_X0P5M_A9TH)                                       0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -4.53
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            2.10


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXData_reg_3_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U531/Y (OA21_X1M_A9TH)                                            0.17      0.45       2.74 f
  n375 (net)                                    3         0.01                0.00       2.74 f
  U378/Y (NOR2_X3M_A9TH)                                            1.41      0.91       3.64 r
  n374 (net)                                   32         0.08                0.00       3.64 r
  U371/Y (AO22_X0P5M_A9TH)                                          0.18      0.89       4.53 r
  n226 (net)                                    1         0.00                0.00       4.53 r
  rRXData_reg_3_/D (DFFRPQ_X0P5M_A9TH)                              0.18      0.00       4.53 r
  data arrival time                                                                      4.53

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXData_reg_3_/CK (DFFRPQ_X0P5M_A9TH)                                       0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -4.53
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            2.10


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXData_reg_2_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U531/Y (OA21_X1M_A9TH)                                            0.17      0.45       2.74 f
  n375 (net)                                    3         0.01                0.00       2.74 f
  U378/Y (NOR2_X3M_A9TH)                                            1.41      0.91       3.64 r
  n374 (net)                                   32         0.08                0.00       3.64 r
  U362/Y (AO22_X0P5M_A9TH)                                          0.18      0.89       4.53 r
  n225 (net)                                    1         0.00                0.00       4.53 r
  rRXData_reg_2_/D (DFFRPQ_X0P5M_A9TH)                              0.18      0.00       4.53 r
  data arrival time                                                                      4.53

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXData_reg_2_/CK (DFFRPQ_X0P5M_A9TH)                                       0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -4.53
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            2.10


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXData_reg_1_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U531/Y (OA21_X1M_A9TH)                                            0.17      0.45       2.74 f
  n375 (net)                                    3         0.01                0.00       2.74 f
  U378/Y (NOR2_X3M_A9TH)                                            1.41      0.91       3.64 r
  n374 (net)                                   32         0.08                0.00       3.64 r
  U374/Y (AO22_X0P5M_A9TH)                                          0.18      0.89       4.53 r
  n224 (net)                                    1         0.00                0.00       4.53 r
  rRXData_reg_1_/D (DFFRPQ_X0P5M_A9TH)                              0.18      0.00       4.53 r
  data arrival time                                                                      4.53

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXData_reg_1_/CK (DFFRPQ_X0P5M_A9TH)                                       0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -4.53
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            2.10


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRXData_reg_0_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U531/Y (OA21_X1M_A9TH)                                            0.17      0.45       2.74 f
  n375 (net)                                    3         0.01                0.00       2.74 f
  U378/Y (NOR2_X3M_A9TH)                                            1.41      0.91       3.64 r
  n374 (net)                                   32         0.08                0.00       3.64 r
  U369/Y (AO22_X0P5M_A9TH)                                          0.18      0.89       4.53 r
  n254 (net)                                    1         0.00                0.00       4.53 r
  rRXData_reg_0_/D (DFFRPQ_X0P5M_A9TH)                              0.18      0.00       4.53 r
  data arrival time                                                                      4.53

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRXData_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                                       0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -4.53
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            2.10


  Startpoint: rCurState_reg_4_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rCurState_reg_0_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCurState_reg_4_/CK (DFFRPQ_X1M_A9TH)                             0.00      0.00       0.00 r
  rCurState_reg_4_/Q (DFFRPQ_X1M_A9TH)                              0.29      0.68       0.68 r
  rCurState[4] (net)                            5         0.01                0.00       0.68 r
  U438/Y (NOR3_X1M_A9TH)                                            0.21      0.28       0.96 f
  n292 (net)                                    2         0.00                0.00       0.96 f
  U484/Y (AND2_X0P7M_A9TH)                                          0.12      0.32       1.29 f
  n293 (net)                                    2         0.00                0.00       1.29 f
  U306/Y (NAND3_X1M_A9TH)                                           0.50      0.34       1.62 r
  n362 (net)                                    4         0.01                0.00       1.62 r
  U491/Y (NAND4_X2A_A9TH)                                           0.29      0.44       2.06 f
  n305 (net)                                    2         0.01                0.00       2.06 f
  U305/Y (NOR2XB_X2M_A9TH)                                          0.30      0.32       2.39 r
  n352 (net)                                    3         0.01                0.00       2.39 r
  U304/Y (NAND2_X2B_A9TH)                                           0.24      0.26       2.65 f
  n346 (net)                                    3         0.01                0.00       2.65 f
  U303/Y (NOR2_X1P4M_A9TH)                                          0.25      0.30       2.94 r
  n304 (net)                                    2         0.00                0.00       2.94 r
  U500/Y (AOI22_X0P7M_A9TH)                                         0.40      0.29       3.23 f
  n308 (net)                                    2         0.00                0.00       3.23 f
  U474/Y (AOI32_X0P5M_A9TH)                                         0.60      0.63       3.87 r
  n309 (net)                                    1         0.00                0.00       3.87 r
  U439/Y (AOI21_X2M_A9TH)                                           0.21      0.39       4.26 f
  n196 (net)                                    3         0.01                0.00       4.26 f
  rCurState_reg_0_/D (DFFRPQN_X1M_A9TH)                             0.21      0.00       4.26 f
  data arrival time                                                                      4.26

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rCurState_reg_0_/CK (DFFRPQN_X1M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.33       6.67
  data required time                                                                     6.67
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.67
  data arrival time                                                                     -4.26
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            2.41


  Startpoint: rCurState_reg_4_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rCurState_reg_3_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCurState_reg_4_/CK (DFFRPQ_X1M_A9TH)                             0.00      0.00       0.00 r
  rCurState_reg_4_/Q (DFFRPQ_X1M_A9TH)                              0.29      0.68       0.68 r
  rCurState[4] (net)                            5         0.01                0.00       0.68 r
  U438/Y (NOR3_X1M_A9TH)                                            0.21      0.28       0.96 f
  n292 (net)                                    2         0.00                0.00       0.96 f
  U484/Y (AND2_X0P7M_A9TH)                                          0.12      0.32       1.29 f
  n293 (net)                                    2         0.00                0.00       1.29 f
  U306/Y (NAND3_X1M_A9TH)                                           0.50      0.34       1.62 r
  n362 (net)                                    4         0.01                0.00       1.62 r
  U491/Y (NAND4_X2A_A9TH)                                           0.29      0.44       2.06 f
  n305 (net)                                    2         0.01                0.00       2.06 f
  U305/Y (NOR2XB_X2M_A9TH)                                          0.30      0.32       2.39 r
  n352 (net)                                    3         0.01                0.00       2.39 r
  U304/Y (NAND2_X2B_A9TH)                                           0.24      0.26       2.65 f
  n346 (net)                                    3         0.01                0.00       2.65 f
  U303/Y (NOR2_X1P4M_A9TH)                                          0.25      0.30       2.94 r
  n304 (net)                                    2         0.00                0.00       2.94 r
  U496/Y (NOR2_X1B_A9TH)                                            0.29      0.31       3.25 f
  n316 (net)                                    3         0.01                0.00       3.25 f
  U503/Y (OAI22_X1M_A9TH)                                           0.67      0.55       3.80 r
  rNxtState[3] (net)                            4         0.01                0.00       3.80 r
  rCurState_reg_3_/D (DFFRPQ_X1M_A9TH)                              0.67      0.00       3.80 r
  data arrival time                                                                      3.80

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rCurState_reg_3_/CK (DFFRPQ_X1M_A9TH)                                       0.00       7.00 r
  library setup time                                                         -0.57       6.43
  data required time                                                                     6.43
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.43
  data arrival time                                                                     -3.80
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            2.64


  Startpoint: rCurState_reg_4_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rCurState_reg_5_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCurState_reg_4_/CK (DFFRPQ_X1M_A9TH)                             0.00      0.00       0.00 r
  rCurState_reg_4_/Q (DFFRPQ_X1M_A9TH)                              0.29      0.68       0.68 r
  rCurState[4] (net)                            5         0.01                0.00       0.68 r
  U438/Y (NOR3_X1M_A9TH)                                            0.21      0.28       0.96 f
  n292 (net)                                    2         0.00                0.00       0.96 f
  U484/Y (AND2_X0P7M_A9TH)                                          0.12      0.32       1.29 f
  n293 (net)                                    2         0.00                0.00       1.29 f
  U306/Y (NAND3_X1M_A9TH)                                           0.50      0.34       1.62 r
  n362 (net)                                    4         0.01                0.00       1.62 r
  U491/Y (NAND4_X2A_A9TH)                                           0.29      0.44       2.06 f
  n305 (net)                                    2         0.01                0.00       2.06 f
  U305/Y (NOR2XB_X2M_A9TH)                                          0.30      0.32       2.39 r
  n352 (net)                                    3         0.01                0.00       2.39 r
  U304/Y (NAND2_X2B_A9TH)                                           0.24      0.26       2.65 f
  n346 (net)                                    3         0.01                0.00       2.65 f
  U303/Y (NOR2_X1P4M_A9TH)                                          0.25      0.30       2.94 r
  n304 (net)                                    2         0.00                0.00       2.94 r
  U496/Y (NOR2_X1B_A9TH)                                            0.29      0.31       3.25 f
  n316 (net)                                    3         0.01                0.00       3.25 f
  U498/Y (OAI22_X1M_A9TH)                                           0.63      0.53       3.78 r
  rNxtState[5] (net)                            4         0.01                0.00       3.78 r
  rCurState_reg_5_/D (DFFRPQ_X1M_A9TH)                              0.63      0.00       3.78 r
  data arrival time                                                                      3.78

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rCurState_reg_5_/CK (DFFRPQ_X1M_A9TH)                                       0.00       7.00 r
  library setup time                                                         -0.55       6.45
  data required time                                                                     6.45
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.45
  data arrival time                                                                     -3.78
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            2.68


  Startpoint: rCurState_reg_4_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rCurState_reg_1_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCurState_reg_4_/CK (DFFRPQ_X1M_A9TH)                             0.00      0.00       0.00 r
  rCurState_reg_4_/Q (DFFRPQ_X1M_A9TH)                              0.29      0.68       0.68 r
  rCurState[4] (net)                            5         0.01                0.00       0.68 r
  U438/Y (NOR3_X1M_A9TH)                                            0.21      0.28       0.96 f
  n292 (net)                                    2         0.00                0.00       0.96 f
  U484/Y (AND2_X0P7M_A9TH)                                          0.12      0.32       1.29 f
  n293 (net)                                    2         0.00                0.00       1.29 f
  U306/Y (NAND3_X1M_A9TH)                                           0.50      0.34       1.62 r
  n362 (net)                                    4         0.01                0.00       1.62 r
  U491/Y (NAND4_X2A_A9TH)                                           0.29      0.44       2.06 f
  n305 (net)                                    2         0.01                0.00       2.06 f
  U305/Y (NOR2XB_X2M_A9TH)                                          0.30      0.32       2.39 r
  n352 (net)                                    3         0.01                0.00       2.39 r
  U304/Y (NAND2_X2B_A9TH)                                           0.24      0.26       2.65 f
  n346 (net)                                    3         0.01                0.00       2.65 f
  U303/Y (NOR2_X1P4M_A9TH)                                          0.25      0.30       2.94 r
  n304 (net)                                    2         0.00                0.00       2.94 r
  U496/Y (NOR2_X1B_A9TH)                                            0.29      0.31       3.25 f
  n316 (net)                                    3         0.01                0.00       3.25 f
  U502/Y (OAI22_X1M_A9TH)                                           0.60      0.51       3.76 r
  rNxtState[1] (net)                            4         0.01                0.00       3.76 r
  rCurState_reg_1_/D (DFFRPQ_X1M_A9TH)                              0.60      0.00       3.76 r
  data arrival time                                                                      3.76

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rCurState_reg_1_/CK (DFFRPQ_X1M_A9TH)                                       0.00       7.00 r
  library setup time                                                         -0.53       6.47
  data required time                                                                     6.47
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.47
  data arrival time                                                                     -3.76
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            2.70


  Startpoint: rCurState_reg_4_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rCurState_reg_6_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCurState_reg_4_/CK (DFFRPQ_X1M_A9TH)                             0.00      0.00       0.00 r
  rCurState_reg_4_/Q (DFFRPQ_X1M_A9TH)                              0.29      0.68       0.68 r
  rCurState[4] (net)                            5         0.01                0.00       0.68 r
  U438/Y (NOR3_X1M_A9TH)                                            0.21      0.28       0.96 f
  n292 (net)                                    2         0.00                0.00       0.96 f
  U484/Y (AND2_X0P7M_A9TH)                                          0.12      0.32       1.29 f
  n293 (net)                                    2         0.00                0.00       1.29 f
  U306/Y (NAND3_X1M_A9TH)                                           0.50      0.34       1.62 r
  n362 (net)                                    4         0.01                0.00       1.62 r
  U491/Y (NAND4_X2A_A9TH)                                           0.29      0.44       2.06 f
  n305 (net)                                    2         0.01                0.00       2.06 f
  U305/Y (NOR2XB_X2M_A9TH)                                          0.30      0.32       2.39 r
  n352 (net)                                    3         0.01                0.00       2.39 r
  U304/Y (NAND2_X2B_A9TH)                                           0.24      0.26       2.65 f
  n346 (net)                                    3         0.01                0.00       2.65 f
  U494/Y (NAND2_X0P5A_A9TH)                                         0.26      0.28       2.93 r
  n311 (net)                                    2         0.00                0.00       2.93 r
  U459/Y (INV_X0P8B_A9TH)                                           0.15      0.23       3.15 f
  n319 (net)                                    2         0.00                0.00       3.15 f
  U464/Y (OAI22_X0P5M_A9TH)                                         0.42      0.35       3.50 r
  rNxtState[6] (net)                            1         0.00                0.00       3.50 r
  U311/Y (BUF_X1B_A9TH)                                             0.23      0.43       3.93 r
  n291 (net)                                    4         0.01                0.00       3.93 r
  rCurState_reg_6_/D (DFFRPQ_X1M_A9TH)                              0.23      0.00       3.93 r
  data arrival time                                                                      3.93

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rCurState_reg_6_/CK (DFFRPQ_X1M_A9TH)                                       0.00       7.00 r
  library setup time                                                         -0.35       6.65
  data required time                                                                     6.65
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.65
  data arrival time                                                                     -3.93
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            2.72


  Startpoint: rCurState_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rCurState_reg_4_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCurState_reg_0_/CK (DFFRPQN_X1M_A9TH)                            0.00      0.00       0.00 r
  rCurState_reg_0_/QN (DFFRPQN_X1M_A9TH)                            0.28      0.57       0.57 f
  rCurState[0] (net)                            5         0.01                0.00       0.57 f
  U438/Y (NOR3_X1M_A9TH)                                            0.54      0.52       1.09 r
  n292 (net)                                    2         0.00                0.00       1.09 r
  U484/Y (AND2_X0P7M_A9TH)                                          0.18      0.47       1.56 r
  n293 (net)                                    2         0.00                0.00       1.56 r
  U306/Y (NAND3_X1M_A9TH)                                           0.47      0.39       1.95 f
  n362 (net)                                    4         0.01                0.00       1.95 f
  U491/Y (NAND4_X2A_A9TH)                                           0.26      0.40       2.35 r
  n305 (net)                                    2         0.01                0.00       2.35 r
  U305/Y (NOR2XB_X2M_A9TH)                                          0.15      0.22       2.57 f
  n352 (net)                                    3         0.01                0.00       2.57 f
  U304/Y (NAND2_X2B_A9TH)                                           0.22      0.15       2.72 r
  n346 (net)                                    3         0.01                0.00       2.72 r
  U494/Y (NAND2_X0P5A_A9TH)                                         0.27      0.29       3.01 f
  n311 (net)                                    2         0.00                0.00       3.01 f
  U501/Y (AOI22_X0P7M_A9TH)                                         0.47      0.48       3.49 r
  n327 (net)                                    2         0.00                0.00       3.49 r
  U323/Y (INV_X0P8B_A9TH)                                           0.22      0.37       3.86 f
  rNxtState[4] (net)                            3         0.01                0.00       3.86 f
  rCurState_reg_4_/D (DFFRPQ_X1M_A9TH)                              0.22      0.00       3.86 f
  data arrival time                                                                      3.86

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rCurState_reg_4_/CK (DFFRPQ_X1M_A9TH)                                       0.00       7.00 r
  library setup time                                                         -0.39       6.61
  data required time                                                                     6.61
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.61
  data arrival time                                                                     -3.86
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            2.75


  Startpoint: rCurState_reg_4_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rCurState_reg_2_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCurState_reg_4_/CK (DFFRPQ_X1M_A9TH)                             0.00      0.00       0.00 r
  rCurState_reg_4_/Q (DFFRPQ_X1M_A9TH)                              0.29      0.68       0.68 r
  rCurState[4] (net)                            5         0.01                0.00       0.68 r
  U438/Y (NOR3_X1M_A9TH)                                            0.21      0.28       0.96 f
  n292 (net)                                    2         0.00                0.00       0.96 f
  U484/Y (AND2_X0P7M_A9TH)                                          0.12      0.32       1.29 f
  n293 (net)                                    2         0.00                0.00       1.29 f
  U306/Y (NAND3_X1M_A9TH)                                           0.50      0.34       1.62 r
  n362 (net)                                    4         0.01                0.00       1.62 r
  U491/Y (NAND4_X2A_A9TH)                                           0.29      0.44       2.06 f
  n305 (net)                                    2         0.01                0.00       2.06 f
  U305/Y (NOR2XB_X2M_A9TH)                                          0.30      0.32       2.39 r
  n352 (net)                                    3         0.01                0.00       2.39 r
  U304/Y (NAND2_X2B_A9TH)                                           0.24      0.26       2.65 f
  n346 (net)                                    3         0.01                0.00       2.65 f
  U494/Y (NAND2_X0P5A_A9TH)                                         0.26      0.28       2.93 r
  n311 (net)                                    2         0.00                0.00       2.93 r
  U459/Y (INV_X0P8B_A9TH)                                           0.15      0.23       3.15 f
  n319 (net)                                    2         0.00                0.00       3.15 f
  U322/Y (OAI22_X1M_A9TH)                                           0.67      0.47       3.63 r
  rNxtState[2] (net)                            4         0.01                0.00       3.63 r
  rCurState_reg_2_/D (DFFRPQ_X1M_A9TH)                              0.67      0.00       3.63 r
  data arrival time                                                                      3.63

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rCurState_reg_2_/CK (DFFRPQ_X1M_A9TH)                                       0.00       7.00 r
  library setup time                                                         -0.57       6.43
  data required time                                                                     6.43
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.43
  data arrival time                                                                     -3.63
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            2.81


  Startpoint: rCS_f_reg_1_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rTXData_reg_31_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCS_f_reg_1_/CK (DFFRPQN_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rCS_f_reg_1_/QN (DFFRPQN_X0P5M_A9TH)                              0.33      0.72       0.72 f
  rCS_f[1] (net)                                2         0.01                0.00       0.72 f
  U309/Y (NOR2_X1P4M_A9TH)                                          1.08      0.79       1.51 r
  n432 (net)                                   10         0.03                0.00       1.51 r
  U315/Y (NOR2_X3B_A9TH)                                            0.91      1.10       2.61 f
  n370 (net)                                   32         0.07                0.00       2.61 f
  U381/Y (AO22_X0P5M_A9TH)                                          0.12      0.85       3.46 f
  n288 (net)                                    1         0.00                0.00       3.46 f
  rTXData_reg_31_/D (DFFRPQ_X0P5M_A9TH)                             0.12      0.00       3.46 f
  data arrival time                                                                      3.46

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rTXData_reg_31_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.44       6.56
  data required time                                                                     6.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.56
  data arrival time                                                                     -3.46
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            3.10


  Startpoint: rCS_f_reg_1_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rTXData_reg_30_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCS_f_reg_1_/CK (DFFRPQN_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rCS_f_reg_1_/QN (DFFRPQN_X0P5M_A9TH)                              0.33      0.72       0.72 f
  rCS_f[1] (net)                                2         0.01                0.00       0.72 f
  U309/Y (NOR2_X1P4M_A9TH)                                          1.08      0.79       1.51 r
  n432 (net)                                   10         0.03                0.00       1.51 r
  U315/Y (NOR2_X3B_A9TH)                                            0.91      1.10       2.61 f
  n370 (net)                                   32         0.07                0.00       2.61 f
  U386/Y (AO22_X0P5M_A9TH)                                          0.12      0.85       3.46 f
  n287 (net)                                    1         0.00                0.00       3.46 f
  rTXData_reg_30_/D (DFFRPQ_X0P5M_A9TH)                             0.12      0.00       3.46 f
  data arrival time                                                                      3.46

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rTXData_reg_30_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.44       6.56
  data required time                                                                     6.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.56
  data arrival time                                                                     -3.46
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            3.10


  Startpoint: rCS_f_reg_1_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rTXData_reg_29_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCS_f_reg_1_/CK (DFFRPQN_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rCS_f_reg_1_/QN (DFFRPQN_X0P5M_A9TH)                              0.33      0.72       0.72 f
  rCS_f[1] (net)                                2         0.01                0.00       0.72 f
  U309/Y (NOR2_X1P4M_A9TH)                                          1.08      0.79       1.51 r
  n432 (net)                                   10         0.03                0.00       1.51 r
  U315/Y (NOR2_X3B_A9TH)                                            0.91      1.10       2.61 f
  n370 (net)                                   32         0.07                0.00       2.61 f
  U387/Y (AO22_X0P5M_A9TH)                                          0.12      0.85       3.46 f
  n286 (net)                                    1         0.00                0.00       3.46 f
  rTXData_reg_29_/D (DFFRPQ_X0P5M_A9TH)                             0.12      0.00       3.46 f
  data arrival time                                                                      3.46

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rTXData_reg_29_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.44       6.56
  data required time                                                                     6.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.56
  data arrival time                                                                     -3.46
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            3.10


  Startpoint: rCS_f_reg_1_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rTXData_reg_28_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCS_f_reg_1_/CK (DFFRPQN_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rCS_f_reg_1_/QN (DFFRPQN_X0P5M_A9TH)                              0.33      0.72       0.72 f
  rCS_f[1] (net)                                2         0.01                0.00       0.72 f
  U309/Y (NOR2_X1P4M_A9TH)                                          1.08      0.79       1.51 r
  n432 (net)                                   10         0.03                0.00       1.51 r
  U315/Y (NOR2_X3B_A9TH)                                            0.91      1.10       2.61 f
  n370 (net)                                   32         0.07                0.00       2.61 f
  U385/Y (AO22_X0P5M_A9TH)                                          0.12      0.85       3.46 f
  n285 (net)                                    1         0.00                0.00       3.46 f
  rTXData_reg_28_/D (DFFRPQ_X0P5M_A9TH)                             0.12      0.00       3.46 f
  data arrival time                                                                      3.46

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rTXData_reg_28_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.44       6.56
  data required time                                                                     6.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.56
  data arrival time                                                                     -3.46
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            3.10


  Startpoint: rCS_f_reg_1_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rTXData_reg_27_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCS_f_reg_1_/CK (DFFRPQN_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rCS_f_reg_1_/QN (DFFRPQN_X0P5M_A9TH)                              0.33      0.72       0.72 f
  rCS_f[1] (net)                                2         0.01                0.00       0.72 f
  U309/Y (NOR2_X1P4M_A9TH)                                          1.08      0.79       1.51 r
  n432 (net)                                   10         0.03                0.00       1.51 r
  U315/Y (NOR2_X3B_A9TH)                                            0.91      1.10       2.61 f
  n370 (net)                                   32         0.07                0.00       2.61 f
  U398/Y (AO22_X0P5M_A9TH)                                          0.12      0.85       3.46 f
  n284 (net)                                    1         0.00                0.00       3.46 f
  rTXData_reg_27_/D (DFFRPQ_X0P5M_A9TH)                             0.12      0.00       3.46 f
  data arrival time                                                                      3.46

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rTXData_reg_27_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.44       6.56
  data required time                                                                     6.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.56
  data arrival time                                                                     -3.46
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            3.10


  Startpoint: rCS_f_reg_1_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rTXData_reg_26_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCS_f_reg_1_/CK (DFFRPQN_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rCS_f_reg_1_/QN (DFFRPQN_X0P5M_A9TH)                              0.33      0.72       0.72 f
  rCS_f[1] (net)                                2         0.01                0.00       0.72 f
  U309/Y (NOR2_X1P4M_A9TH)                                          1.08      0.79       1.51 r
  n432 (net)                                   10         0.03                0.00       1.51 r
  U315/Y (NOR2_X3B_A9TH)                                            0.91      1.10       2.61 f
  n370 (net)                                   32         0.07                0.00       2.61 f
  U395/Y (AO22_X0P5M_A9TH)                                          0.12      0.85       3.46 f
  n283 (net)                                    1         0.00                0.00       3.46 f
  rTXData_reg_26_/D (DFFRPQ_X0P5M_A9TH)                             0.12      0.00       3.46 f
  data arrival time                                                                      3.46

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rTXData_reg_26_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.44       6.56
  data required time                                                                     6.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.56
  data arrival time                                                                     -3.46
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            3.10


  Startpoint: rCS_f_reg_1_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rTXData_reg_25_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCS_f_reg_1_/CK (DFFRPQN_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rCS_f_reg_1_/QN (DFFRPQN_X0P5M_A9TH)                              0.33      0.72       0.72 f
  rCS_f[1] (net)                                2         0.01                0.00       0.72 f
  U309/Y (NOR2_X1P4M_A9TH)                                          1.08      0.79       1.51 r
  n432 (net)                                   10         0.03                0.00       1.51 r
  U315/Y (NOR2_X3B_A9TH)                                            0.91      1.10       2.61 f
  n370 (net)                                   32         0.07                0.00       2.61 f
  U393/Y (AO22_X0P5M_A9TH)                                          0.12      0.85       3.46 f
  n282 (net)                                    1         0.00                0.00       3.46 f
  rTXData_reg_25_/D (DFFRPQ_X0P5M_A9TH)                             0.12      0.00       3.46 f
  data arrival time                                                                      3.46

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rTXData_reg_25_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.44       6.56
  data required time                                                                     6.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.56
  data arrival time                                                                     -3.46
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            3.10


  Startpoint: rCS_f_reg_1_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rTXData_reg_24_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCS_f_reg_1_/CK (DFFRPQN_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rCS_f_reg_1_/QN (DFFRPQN_X0P5M_A9TH)                              0.33      0.72       0.72 f
  rCS_f[1] (net)                                2         0.01                0.00       0.72 f
  U309/Y (NOR2_X1P4M_A9TH)                                          1.08      0.79       1.51 r
  n432 (net)                                   10         0.03                0.00       1.51 r
  U315/Y (NOR2_X3B_A9TH)                                            0.91      1.10       2.61 f
  n370 (net)                                   32         0.07                0.00       2.61 f
  U391/Y (AO22_X0P5M_A9TH)                                          0.12      0.85       3.46 f
  n281 (net)                                    1         0.00                0.00       3.46 f
  rTXData_reg_24_/D (DFFRPQ_X0P5M_A9TH)                             0.12      0.00       3.46 f
  data arrival time                                                                      3.46

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rTXData_reg_24_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.44       6.56
  data required time                                                                     6.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.56
  data arrival time                                                                     -3.46
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            3.10


  Startpoint: rCS_f_reg_1_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rTXData_reg_23_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCS_f_reg_1_/CK (DFFRPQN_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rCS_f_reg_1_/QN (DFFRPQN_X0P5M_A9TH)                              0.33      0.72       0.72 f
  rCS_f[1] (net)                                2         0.01                0.00       0.72 f
  U309/Y (NOR2_X1P4M_A9TH)                                          1.08      0.79       1.51 r
  n432 (net)                                   10         0.03                0.00       1.51 r
  U315/Y (NOR2_X3B_A9TH)                                            0.91      1.10       2.61 f
  n370 (net)                                   32         0.07                0.00       2.61 f
  U389/Y (AO22_X0P5M_A9TH)                                          0.12      0.85       3.46 f
  n280 (net)                                    1         0.00                0.00       3.46 f
  rTXData_reg_23_/D (DFFRPQ_X0P5M_A9TH)                             0.12      0.00       3.46 f
  data arrival time                                                                      3.46

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rTXData_reg_23_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.44       6.56
  data required time                                                                     6.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.56
  data arrival time                                                                     -3.46
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            3.10


  Startpoint: rCS_f_reg_1_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rTXData_reg_22_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCS_f_reg_1_/CK (DFFRPQN_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rCS_f_reg_1_/QN (DFFRPQN_X0P5M_A9TH)                              0.33      0.72       0.72 f
  rCS_f[1] (net)                                2         0.01                0.00       0.72 f
  U309/Y (NOR2_X1P4M_A9TH)                                          1.08      0.79       1.51 r
  n432 (net)                                   10         0.03                0.00       1.51 r
  U315/Y (NOR2_X3B_A9TH)                                            0.91      1.10       2.61 f
  n370 (net)                                   32         0.07                0.00       2.61 f
  U383/Y (AO22_X0P5M_A9TH)                                          0.12      0.85       3.46 f
  n279 (net)                                    1         0.00                0.00       3.46 f
  rTXData_reg_22_/D (DFFRPQ_X0P5M_A9TH)                             0.12      0.00       3.46 f
  data arrival time                                                                      3.46

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rTXData_reg_22_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.44       6.56
  data required time                                                                     6.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.56
  data arrival time                                                                     -3.46
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            3.10


  Startpoint: rCS_f_reg_1_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rTXData_reg_21_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCS_f_reg_1_/CK (DFFRPQN_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rCS_f_reg_1_/QN (DFFRPQN_X0P5M_A9TH)                              0.33      0.72       0.72 f
  rCS_f[1] (net)                                2         0.01                0.00       0.72 f
  U309/Y (NOR2_X1P4M_A9TH)                                          1.08      0.79       1.51 r
  n432 (net)                                   10         0.03                0.00       1.51 r
  U315/Y (NOR2_X3B_A9TH)                                            0.91      1.10       2.61 f
  n370 (net)                                   32         0.07                0.00       2.61 f
  U384/Y (AO22_X0P5M_A9TH)                                          0.12      0.85       3.46 f
  n278 (net)                                    1         0.00                0.00       3.46 f
  rTXData_reg_21_/D (DFFRPQ_X0P5M_A9TH)                             0.12      0.00       3.46 f
  data arrival time                                                                      3.46

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rTXData_reg_21_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.44       6.56
  data required time                                                                     6.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.56
  data arrival time                                                                     -3.46
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            3.10


  Startpoint: rCS_f_reg_1_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rTXData_reg_20_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCS_f_reg_1_/CK (DFFRPQN_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rCS_f_reg_1_/QN (DFFRPQN_X0P5M_A9TH)                              0.33      0.72       0.72 f
  rCS_f[1] (net)                                2         0.01                0.00       0.72 f
  U309/Y (NOR2_X1P4M_A9TH)                                          1.08      0.79       1.51 r
  n432 (net)                                   10         0.03                0.00       1.51 r
  U315/Y (NOR2_X3B_A9TH)                                            0.91      1.10       2.61 f
  n370 (net)                                   32         0.07                0.00       2.61 f
  U382/Y (AO22_X0P5M_A9TH)                                          0.12      0.85       3.46 f
  n277 (net)                                    1         0.00                0.00       3.46 f
  rTXData_reg_20_/D (DFFRPQ_X0P5M_A9TH)                             0.12      0.00       3.46 f
  data arrival time                                                                      3.46

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rTXData_reg_20_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.44       6.56
  data required time                                                                     6.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.56
  data arrival time                                                                     -3.46
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            3.10


  Startpoint: rCS_f_reg_1_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rTXData_reg_19_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCS_f_reg_1_/CK (DFFRPQN_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rCS_f_reg_1_/QN (DFFRPQN_X0P5M_A9TH)                              0.33      0.72       0.72 f
  rCS_f[1] (net)                                2         0.01                0.00       0.72 f
  U309/Y (NOR2_X1P4M_A9TH)                                          1.08      0.79       1.51 r
  n432 (net)                                   10         0.03                0.00       1.51 r
  U315/Y (NOR2_X3B_A9TH)                                            0.91      1.10       2.61 f
  n370 (net)                                   32         0.07                0.00       2.61 f
  U390/Y (AO22_X0P5M_A9TH)                                          0.12      0.85       3.46 f
  n276 (net)                                    1         0.00                0.00       3.46 f
  rTXData_reg_19_/D (DFFRPQ_X0P5M_A9TH)                             0.12      0.00       3.46 f
  data arrival time                                                                      3.46

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rTXData_reg_19_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.44       6.56
  data required time                                                                     6.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.56
  data arrival time                                                                     -3.46
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            3.10


  Startpoint: rCS_f_reg_1_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rTXData_reg_18_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCS_f_reg_1_/CK (DFFRPQN_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rCS_f_reg_1_/QN (DFFRPQN_X0P5M_A9TH)                              0.33      0.72       0.72 f
  rCS_f[1] (net)                                2         0.01                0.00       0.72 f
  U309/Y (NOR2_X1P4M_A9TH)                                          1.08      0.79       1.51 r
  n432 (net)                                   10         0.03                0.00       1.51 r
  U315/Y (NOR2_X3B_A9TH)                                            0.91      1.10       2.61 f
  n370 (net)                                   32         0.07                0.00       2.61 f
  U392/Y (AO22_X0P5M_A9TH)                                          0.12      0.85       3.46 f
  n275 (net)                                    1         0.00                0.00       3.46 f
  rTXData_reg_18_/D (DFFRPQ_X0P5M_A9TH)                             0.12      0.00       3.46 f
  data arrival time                                                                      3.46

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rTXData_reg_18_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.44       6.56
  data required time                                                                     6.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.56
  data arrival time                                                                     -3.46
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            3.10


  Startpoint: rCS_f_reg_1_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rTXData_reg_17_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCS_f_reg_1_/CK (DFFRPQN_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rCS_f_reg_1_/QN (DFFRPQN_X0P5M_A9TH)                              0.33      0.72       0.72 f
  rCS_f[1] (net)                                2         0.01                0.00       0.72 f
  U309/Y (NOR2_X1P4M_A9TH)                                          1.08      0.79       1.51 r
  n432 (net)                                   10         0.03                0.00       1.51 r
  U315/Y (NOR2_X3B_A9TH)                                            0.91      1.10       2.61 f
  n370 (net)                                   32         0.07                0.00       2.61 f
  U380/Y (AO22_X0P5M_A9TH)                                          0.12      0.85       3.46 f
  n274 (net)                                    1         0.00                0.00       3.46 f
  rTXData_reg_17_/D (DFFRPQ_X0P5M_A9TH)                             0.12      0.00       3.46 f
  data arrival time                                                                      3.46

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rTXData_reg_17_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.44       6.56
  data required time                                                                     6.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.56
  data arrival time                                                                     -3.46
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            3.10


  Startpoint: rCS_f_reg_1_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rTXData_reg_16_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCS_f_reg_1_/CK (DFFRPQN_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rCS_f_reg_1_/QN (DFFRPQN_X0P5M_A9TH)                              0.33      0.72       0.72 f
  rCS_f[1] (net)                                2         0.01                0.00       0.72 f
  U309/Y (NOR2_X1P4M_A9TH)                                          1.08      0.79       1.51 r
  n432 (net)                                   10         0.03                0.00       1.51 r
  U315/Y (NOR2_X3B_A9TH)                                            0.91      1.10       2.61 f
  n370 (net)                                   32         0.07                0.00       2.61 f
  U388/Y (AO22_X0P5M_A9TH)                                          0.12      0.85       3.46 f
  n273 (net)                                    1         0.00                0.00       3.46 f
  rTXData_reg_16_/D (DFFRPQ_X0P5M_A9TH)                             0.12      0.00       3.46 f
  data arrival time                                                                      3.46

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rTXData_reg_16_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.44       6.56
  data required time                                                                     6.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.56
  data arrival time                                                                     -3.46
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            3.10


  Startpoint: rCS_f_reg_1_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rTXData_reg_15_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCS_f_reg_1_/CK (DFFRPQN_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rCS_f_reg_1_/QN (DFFRPQN_X0P5M_A9TH)                              0.33      0.72       0.72 f
  rCS_f[1] (net)                                2         0.01                0.00       0.72 f
  U309/Y (NOR2_X1P4M_A9TH)                                          1.08      0.79       1.51 r
  n432 (net)                                   10         0.03                0.00       1.51 r
  U315/Y (NOR2_X3B_A9TH)                                            0.91      1.10       2.61 f
  n370 (net)                                   32         0.07                0.00       2.61 f
  U397/Y (AO22_X0P5M_A9TH)                                          0.12      0.85       3.46 f
  n272 (net)                                    1         0.00                0.00       3.46 f
  rTXData_reg_15_/D (DFFRPQ_X0P5M_A9TH)                             0.12      0.00       3.46 f
  data arrival time                                                                      3.46

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rTXData_reg_15_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.44       6.56
  data required time                                                                     6.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.56
  data arrival time                                                                     -3.46
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            3.10


  Startpoint: rCS_f_reg_1_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rTXData_reg_14_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCS_f_reg_1_/CK (DFFRPQN_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rCS_f_reg_1_/QN (DFFRPQN_X0P5M_A9TH)                              0.33      0.72       0.72 f
  rCS_f[1] (net)                                2         0.01                0.00       0.72 f
  U309/Y (NOR2_X1P4M_A9TH)                                          1.08      0.79       1.51 r
  n432 (net)                                   10         0.03                0.00       1.51 r
  U315/Y (NOR2_X3B_A9TH)                                            0.91      1.10       2.61 f
  n370 (net)                                   32         0.07                0.00       2.61 f
  U406/Y (AO22_X0P5M_A9TH)                                          0.12      0.85       3.46 f
  n271 (net)                                    1         0.00                0.00       3.46 f
  rTXData_reg_14_/D (DFFRPQ_X0P5M_A9TH)                             0.12      0.00       3.46 f
  data arrival time                                                                      3.46

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rTXData_reg_14_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.44       6.56
  data required time                                                                     6.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.56
  data arrival time                                                                     -3.46
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            3.10


  Startpoint: rCS_f_reg_1_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rTXData_reg_13_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCS_f_reg_1_/CK (DFFRPQN_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rCS_f_reg_1_/QN (DFFRPQN_X0P5M_A9TH)                              0.33      0.72       0.72 f
  rCS_f[1] (net)                                2         0.01                0.00       0.72 f
  U309/Y (NOR2_X1P4M_A9TH)                                          1.08      0.79       1.51 r
  n432 (net)                                   10         0.03                0.00       1.51 r
  U315/Y (NOR2_X3B_A9TH)                                            0.91      1.10       2.61 f
  n370 (net)                                   32         0.07                0.00       2.61 f
  U413/Y (AO22_X0P5M_A9TH)                                          0.12      0.85       3.46 f
  n270 (net)                                    1         0.00                0.00       3.46 f
  rTXData_reg_13_/D (DFFRPQ_X0P5M_A9TH)                             0.12      0.00       3.46 f
  data arrival time                                                                      3.46

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rTXData_reg_13_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.44       6.56
  data required time                                                                     6.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.56
  data arrival time                                                                     -3.46
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            3.10


  Startpoint: rCS_f_reg_1_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rTXData_reg_12_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCS_f_reg_1_/CK (DFFRPQN_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rCS_f_reg_1_/QN (DFFRPQN_X0P5M_A9TH)                              0.33      0.72       0.72 f
  rCS_f[1] (net)                                2         0.01                0.00       0.72 f
  U309/Y (NOR2_X1P4M_A9TH)                                          1.08      0.79       1.51 r
  n432 (net)                                   10         0.03                0.00       1.51 r
  U315/Y (NOR2_X3B_A9TH)                                            0.91      1.10       2.61 f
  n370 (net)                                   32         0.07                0.00       2.61 f
  U399/Y (AO22_X0P5M_A9TH)                                          0.12      0.85       3.46 f
  n269 (net)                                    1         0.00                0.00       3.46 f
  rTXData_reg_12_/D (DFFRPQ_X0P5M_A9TH)                             0.12      0.00       3.46 f
  data arrival time                                                                      3.46

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rTXData_reg_12_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.44       6.56
  data required time                                                                     6.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.56
  data arrival time                                                                     -3.46
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            3.10


  Startpoint: rCS_f_reg_1_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rTXData_reg_11_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCS_f_reg_1_/CK (DFFRPQN_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rCS_f_reg_1_/QN (DFFRPQN_X0P5M_A9TH)                              0.33      0.72       0.72 f
  rCS_f[1] (net)                                2         0.01                0.00       0.72 f
  U309/Y (NOR2_X1P4M_A9TH)                                          1.08      0.79       1.51 r
  n432 (net)                                   10         0.03                0.00       1.51 r
  U315/Y (NOR2_X3B_A9TH)                                            0.91      1.10       2.61 f
  n370 (net)                                   32         0.07                0.00       2.61 f
  U412/Y (AO22_X0P5M_A9TH)                                          0.12      0.85       3.46 f
  n268 (net)                                    1         0.00                0.00       3.46 f
  rTXData_reg_11_/D (DFFRPQ_X0P5M_A9TH)                             0.12      0.00       3.46 f
  data arrival time                                                                      3.46

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rTXData_reg_11_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.44       6.56
  data required time                                                                     6.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.56
  data arrival time                                                                     -3.46
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            3.10


  Startpoint: rCS_f_reg_1_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rTXData_reg_10_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCS_f_reg_1_/CK (DFFRPQN_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rCS_f_reg_1_/QN (DFFRPQN_X0P5M_A9TH)                              0.33      0.72       0.72 f
  rCS_f[1] (net)                                2         0.01                0.00       0.72 f
  U309/Y (NOR2_X1P4M_A9TH)                                          1.08      0.79       1.51 r
  n432 (net)                                   10         0.03                0.00       1.51 r
  U315/Y (NOR2_X3B_A9TH)                                            0.91      1.10       2.61 f
  n370 (net)                                   32         0.07                0.00       2.61 f
  U409/Y (AO22_X0P5M_A9TH)                                          0.12      0.85       3.46 f
  n267 (net)                                    1         0.00                0.00       3.46 f
  rTXData_reg_10_/D (DFFRPQ_X0P5M_A9TH)                             0.12      0.00       3.46 f
  data arrival time                                                                      3.46

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rTXData_reg_10_/CK (DFFRPQ_X0P5M_A9TH)                                      0.00       7.00 r
  library setup time                                                         -0.44       6.56
  data required time                                                                     6.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.56
  data arrival time                                                                     -3.46
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            3.10


  Startpoint: rCS_f_reg_1_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rTXData_reg_9_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCS_f_reg_1_/CK (DFFRPQN_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rCS_f_reg_1_/QN (DFFRPQN_X0P5M_A9TH)                              0.33      0.72       0.72 f
  rCS_f[1] (net)                                2         0.01                0.00       0.72 f
  U309/Y (NOR2_X1P4M_A9TH)                                          1.08      0.79       1.51 r
  n432 (net)                                   10         0.03                0.00       1.51 r
  U315/Y (NOR2_X3B_A9TH)                                            0.91      1.10       2.61 f
  n370 (net)                                   32         0.07                0.00       2.61 f
  U410/Y (AO22_X0P5M_A9TH)                                          0.12      0.85       3.46 f
  n266 (net)                                    1         0.00                0.00       3.46 f
  rTXData_reg_9_/D (DFFRPQ_X0P5M_A9TH)                              0.12      0.00       3.46 f
  data arrival time                                                                      3.46

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rTXData_reg_9_/CK (DFFRPQ_X0P5M_A9TH)                                       0.00       7.00 r
  library setup time                                                         -0.44       6.56
  data required time                                                                     6.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.56
  data arrival time                                                                     -3.46
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            3.10


  Startpoint: rCS_f_reg_1_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rTXData_reg_8_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCS_f_reg_1_/CK (DFFRPQN_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rCS_f_reg_1_/QN (DFFRPQN_X0P5M_A9TH)                              0.33      0.72       0.72 f
  rCS_f[1] (net)                                2         0.01                0.00       0.72 f
  U309/Y (NOR2_X1P4M_A9TH)                                          1.08      0.79       1.51 r
  n432 (net)                                   10         0.03                0.00       1.51 r
  U315/Y (NOR2_X3B_A9TH)                                            0.91      1.10       2.61 f
  n370 (net)                                   32         0.07                0.00       2.61 f
  U414/Y (AO22_X0P5M_A9TH)                                          0.12      0.85       3.46 f
  n265 (net)                                    1         0.00                0.00       3.46 f
  rTXData_reg_8_/D (DFFRPQ_X0P5M_A9TH)                              0.12      0.00       3.46 f
  data arrival time                                                                      3.46

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rTXData_reg_8_/CK (DFFRPQ_X0P5M_A9TH)                                       0.00       7.00 r
  library setup time                                                         -0.44       6.56
  data required time                                                                     6.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.56
  data arrival time                                                                     -3.46
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            3.10


  Startpoint: rCS_f_reg_1_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rTXData_reg_7_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCS_f_reg_1_/CK (DFFRPQN_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rCS_f_reg_1_/QN (DFFRPQN_X0P5M_A9TH)                              0.33      0.72       0.72 f
  rCS_f[1] (net)                                2         0.01                0.00       0.72 f
  U309/Y (NOR2_X1P4M_A9TH)                                          1.08      0.79       1.51 r
  n432 (net)                                   10         0.03                0.00       1.51 r
  U315/Y (NOR2_X3B_A9TH)                                            0.91      1.10       2.61 f
  n370 (net)                                   32         0.07                0.00       2.61 f
  U402/Y (AO22_X0P5M_A9TH)                                          0.12      0.85       3.46 f
  n264 (net)                                    1         0.00                0.00       3.46 f
  rTXData_reg_7_/D (DFFRPQ_X0P5M_A9TH)                              0.12      0.00       3.46 f
  data arrival time                                                                      3.46

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rTXData_reg_7_/CK (DFFRPQ_X0P5M_A9TH)                                       0.00       7.00 r
  library setup time                                                         -0.44       6.56
  data required time                                                                     6.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.56
  data arrival time                                                                     -3.46
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            3.10


  Startpoint: rCS_f_reg_1_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rTXData_reg_6_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCS_f_reg_1_/CK (DFFRPQN_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rCS_f_reg_1_/QN (DFFRPQN_X0P5M_A9TH)                              0.33      0.72       0.72 f
  rCS_f[1] (net)                                2         0.01                0.00       0.72 f
  U309/Y (NOR2_X1P4M_A9TH)                                          1.08      0.79       1.51 r
  n432 (net)                                   10         0.03                0.00       1.51 r
  U315/Y (NOR2_X3B_A9TH)                                            0.91      1.10       2.61 f
  n370 (net)                                   32         0.07                0.00       2.61 f
  U407/Y (AO22_X0P5M_A9TH)                                          0.12      0.85       3.46 f
  n263 (net)                                    1         0.00                0.00       3.46 f
  rTXData_reg_6_/D (DFFRPQ_X0P5M_A9TH)                              0.12      0.00       3.46 f
  data arrival time                                                                      3.46

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rTXData_reg_6_/CK (DFFRPQ_X0P5M_A9TH)                                       0.00       7.00 r
  library setup time                                                         -0.44       6.56
  data required time                                                                     6.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.56
  data arrival time                                                                     -3.46
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            3.10


  Startpoint: rCS_f_reg_1_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rTXData_reg_5_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCS_f_reg_1_/CK (DFFRPQN_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rCS_f_reg_1_/QN (DFFRPQN_X0P5M_A9TH)                              0.33      0.72       0.72 f
  rCS_f[1] (net)                                2         0.01                0.00       0.72 f
  U309/Y (NOR2_X1P4M_A9TH)                                          1.08      0.79       1.51 r
  n432 (net)                                   10         0.03                0.00       1.51 r
  U315/Y (NOR2_X3B_A9TH)                                            0.91      1.10       2.61 f
  n370 (net)                                   32         0.07                0.00       2.61 f
  U403/Y (AO22_X0P5M_A9TH)                                          0.12      0.85       3.46 f
  n262 (net)                                    1         0.00                0.00       3.46 f
  rTXData_reg_5_/D (DFFRPQ_X0P5M_A9TH)                              0.12      0.00       3.46 f
  data arrival time                                                                      3.46

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rTXData_reg_5_/CK (DFFRPQ_X0P5M_A9TH)                                       0.00       7.00 r
  library setup time                                                         -0.44       6.56
  data required time                                                                     6.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.56
  data arrival time                                                                     -3.46
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            3.10


  Startpoint: rCS_f_reg_1_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rTXData_reg_4_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCS_f_reg_1_/CK (DFFRPQN_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rCS_f_reg_1_/QN (DFFRPQN_X0P5M_A9TH)                              0.33      0.72       0.72 f
  rCS_f[1] (net)                                2         0.01                0.00       0.72 f
  U309/Y (NOR2_X1P4M_A9TH)                                          1.08      0.79       1.51 r
  n432 (net)                                   10         0.03                0.00       1.51 r
  U315/Y (NOR2_X3B_A9TH)                                            0.91      1.10       2.61 f
  n370 (net)                                   32         0.07                0.00       2.61 f
  U405/Y (AO22_X0P5M_A9TH)                                          0.12      0.85       3.46 f
  n261 (net)                                    1         0.00                0.00       3.46 f
  rTXData_reg_4_/D (DFFRPQ_X0P5M_A9TH)                              0.12      0.00       3.46 f
  data arrival time                                                                      3.46

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rTXData_reg_4_/CK (DFFRPQ_X0P5M_A9TH)                                       0.00       7.00 r
  library setup time                                                         -0.44       6.56
  data required time                                                                     6.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.56
  data arrival time                                                                     -3.46
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            3.10


  Startpoint: rCS_f_reg_1_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rTXData_reg_3_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCS_f_reg_1_/CK (DFFRPQN_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rCS_f_reg_1_/QN (DFFRPQN_X0P5M_A9TH)                              0.33      0.72       0.72 f
  rCS_f[1] (net)                                2         0.01                0.00       0.72 f
  U309/Y (NOR2_X1P4M_A9TH)                                          1.08      0.79       1.51 r
  n432 (net)                                   10         0.03                0.00       1.51 r
  U315/Y (NOR2_X3B_A9TH)                                            0.91      1.10       2.61 f
  n370 (net)                                   32         0.07                0.00       2.61 f
  U401/Y (AO22_X0P5M_A9TH)                                          0.12      0.85       3.46 f
  n260 (net)                                    1         0.00                0.00       3.46 f
  rTXData_reg_3_/D (DFFRPQ_X0P5M_A9TH)                              0.12      0.00       3.46 f
  data arrival time                                                                      3.46

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rTXData_reg_3_/CK (DFFRPQ_X0P5M_A9TH)                                       0.00       7.00 r
  library setup time                                                         -0.44       6.56
  data required time                                                                     6.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.56
  data arrival time                                                                     -3.46
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            3.10


  Startpoint: rCS_f_reg_1_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rTXData_reg_2_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCS_f_reg_1_/CK (DFFRPQN_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rCS_f_reg_1_/QN (DFFRPQN_X0P5M_A9TH)                              0.33      0.72       0.72 f
  rCS_f[1] (net)                                2         0.01                0.00       0.72 f
  U309/Y (NOR2_X1P4M_A9TH)                                          1.08      0.79       1.51 r
  n432 (net)                                   10         0.03                0.00       1.51 r
  U315/Y (NOR2_X3B_A9TH)                                            0.91      1.10       2.61 f
  n370 (net)                                   32         0.07                0.00       2.61 f
  U400/Y (AO22_X0P5M_A9TH)                                          0.12      0.85       3.46 f
  n259 (net)                                    1         0.00                0.00       3.46 f
  rTXData_reg_2_/D (DFFRPQ_X0P5M_A9TH)                              0.12      0.00       3.46 f
  data arrival time                                                                      3.46

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rTXData_reg_2_/CK (DFFRPQ_X0P5M_A9TH)                                       0.00       7.00 r
  library setup time                                                         -0.44       6.56
  data required time                                                                     6.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.56
  data arrival time                                                                     -3.46
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            3.10


  Startpoint: rCS_f_reg_1_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rTXData_reg_1_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCS_f_reg_1_/CK (DFFRPQN_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rCS_f_reg_1_/QN (DFFRPQN_X0P5M_A9TH)                              0.33      0.72       0.72 f
  rCS_f[1] (net)                                2         0.01                0.00       0.72 f
  U309/Y (NOR2_X1P4M_A9TH)                                          1.08      0.79       1.51 r
  n432 (net)                                   10         0.03                0.00       1.51 r
  U315/Y (NOR2_X3B_A9TH)                                            0.91      1.10       2.61 f
  n370 (net)                                   32         0.07                0.00       2.61 f
  U404/Y (AO22_X0P5M_A9TH)                                          0.12      0.85       3.46 f
  n258 (net)                                    1         0.00                0.00       3.46 f
  rTXData_reg_1_/D (DFFRPQ_X0P5M_A9TH)                              0.12      0.00       3.46 f
  data arrival time                                                                      3.46

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rTXData_reg_1_/CK (DFFRPQ_X0P5M_A9TH)                                       0.00       7.00 r
  library setup time                                                         -0.44       6.56
  data required time                                                                     6.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.56
  data arrival time                                                                     -3.46
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            3.10


  Startpoint: rCS_f_reg_1_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rTXData_reg_0_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCS_f_reg_1_/CK (DFFRPQN_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rCS_f_reg_1_/QN (DFFRPQN_X0P5M_A9TH)                              0.33      0.72       0.72 f
  rCS_f[1] (net)                                2         0.01                0.00       0.72 f
  U309/Y (NOR2_X1P4M_A9TH)                                          1.08      0.79       1.51 r
  n432 (net)                                   10         0.03                0.00       1.51 r
  U315/Y (NOR2_X3B_A9TH)                                            0.91      1.10       2.61 f
  n370 (net)                                   32         0.07                0.00       2.61 f
  U411/Y (AO22_X0P5M_A9TH)                                          0.12      0.85       3.46 f
  n257 (net)                                    1         0.00                0.00       3.46 f
  rTXData_reg_0_/D (DFFRPQ_X0P5M_A9TH)                              0.12      0.00       3.46 f
  data arrival time                                                                      3.46

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rTXData_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                                       0.00       7.00 r
  library setup time                                                         -0.44       6.56
  data required time                                                                     6.56
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.56
  data arrival time                                                                     -3.46
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            3.10


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rRWType_reg
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  U426/Y (INV_X0P7B_A9TH)                                           0.16      0.23       1.04 f
  n331 (net)                                    2         0.00                0.00       1.04 f
  U421/Y (NOR2_X1M_A9TH)                                            0.56      0.42       1.46 r
  n358 (net)                                    4         0.01                0.00       1.46 r
  U314/Y (INV_X0P8B_A9TH)                                           0.23      0.41       1.87 f
  n351 (net)                                    3         0.01                0.00       1.87 f
  U442/Y (OR2_X0P5M_A9TH)                                           0.25      0.41       2.29 f
  n367 (net)                                    4         0.01                0.00       2.29 f
  U431/Y (OAI211_X0P5M_A9TH)                                        0.44      0.44       2.72 r
  n359 (net)                                    1         0.00                0.00       2.72 r
  U377/Y (OAI31_X0P5M_A9TH)                                         0.26      0.38       3.11 f
  n206 (net)                                    1         0.00                0.00       3.11 f
  rRWType_reg/D (DFFRPQ_X0P5M_A9TH)                                 0.26      0.00       3.11 f
  data arrival time                                                                      3.11

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rRWType_reg/CK (DFFRPQ_X0P5M_A9TH)                                          0.00       7.00 r
  library setup time                                                         -0.52       6.48
  data required time                                                                     6.48
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.48
  data arrival time                                                                     -3.11
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            3.38


  Startpoint: rCS_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rCS_f_reg_1_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rCS_f_reg_0_/CK (DFFRPQN_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rCS_f_reg_0_/QN (DFFRPQN_X0P5M_A9TH)                              0.26      0.65       0.65 f
  rCS_f[0] (net)                                1         0.00                0.00       0.65 f
  U424/Y (INV_X1M_A9TH)                                             0.20      0.26       0.91 r
  n197 (net)                                    3         0.01                0.00       0.91 r
  rCS_f_reg_1_/D (DFFRPQN_X0P5M_A9TH)                               0.20      0.00       0.91 r
  data arrival time                                                                      0.91

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rCS_f_reg_1_/CK (DFFRPQN_X0P5M_A9TH)                                        0.00       7.00 r
  library setup time                                                         -0.37       6.63
  data required time                                                                     6.63
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.63
  data arrival time                                                                     -0.91
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            5.72


  Startpoint: rSCK_f_reg_0_
              (rising edge-triggered flip-flop clocked by Clk)
  Endpoint: rSCK_f_reg_1_
            (rising edge-triggered flip-flop clocked by Clk)
  Path Group: Clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SPI                Small                 xmc9t_55ef_ss_1p08v_m40c

  Point                                       Fanout       Cap     Trans      Incr       Path
  ----------------------------------------------------------------------------------------------
  clock Clk (rise edge)                                                       0.00       0.00
  clock network delay (ideal)                                                 0.00       0.00
  rSCK_f_reg_0_/CK (DFFRPQ_X0P5M_A9TH)                              0.00      0.00       0.00 r
  rSCK_f_reg_0_/Q (DFFRPQ_X0P5M_A9TH)                               0.24      0.81       0.81 r
  rSCK_f[0] (net)                               2         0.00                0.00       0.81 r
  rSCK_f_reg_1_/D (DFFRPQ_X0P5M_A9TH)                               0.24      0.00       0.81 r
  data arrival time                                                                      0.81

  clock Clk (rise edge)                                                      10.00      10.00
  clock network delay (ideal)                                                 0.00      10.00
  clock uncertainty                                                          -3.00       7.00
  rSCK_f_reg_1_/CK (DFFRPQ_X0P5M_A9TH)                                        0.00       7.00 r
  library setup time                                                         -0.41       6.59
  data required time                                                                     6.59
  ----------------------------------------------------------------------------------------------
  data required time                                                                     6.59
  data arrival time                                                                     -0.81
  ----------------------------------------------------------------------------------------------
  slack (MET)                                                                            5.78


1
