vendor_name = ModelSim
source_file = 1, /home/alunoic/projectNibble/ProjetoNibble/Suc5bitR.bdf
source_file = 1, /home/alunoic/projectNibble/ProjetoNibble/dffe5.bdf
source_file = 1, /home/alunoic/projectNibble/ProjetoNibble/dffe6.bdf
source_file = 1, /home/alunoic/projectNibble/ProjetoNibble/Main.bdf
source_file = 1, /home/alunoic/projectNibble/ProjetoNibble/Suc5bits.bdf
source_file = 1, /home/alunoic/projectNibble/ProjetoNibble/dffe4.bdf
source_file = 1, /home/alunoic/projectNibble/ProjetoNibble/Add18its.bdf
source_file = 1, /home/alunoic/projectNibble/ProjetoNibble/Waveform.vwf
source_file = 1, /home/alunoic/projectNibble/ProjetoNibble/single_port_rom.v
source_file = 1, /home/alunoic/projectNibble/ProjetoNibble/Transform5for4.bdf
source_file = 1, /home/alunoic/projectNibble/ProjetoNibble/dffe24.bdf
source_file = 1, /home/alunoic/projectNibble/ProjetoNibble/dffe8.bdf
source_file = 1, /home/alunoic/projectNibble/ProjetoNibble/Decoder.bdf
source_file = 1, /home/alunoic/projectNibble/ProjetoNibble/dffe3.bdf
source_file = 1, /home/alunoic/projectNibble/ProjetoNibble/mux2.v
source_file = 1, /home/alunoic/projectNibble/ProjetoNibble/Add8bits.bdf
source_file = 1, /home/alunoic/projectNibble/ProjetoNibble/Complemento2.bdf
source_file = 1, /home/alunoic/projectNibble/ProjetoNibble/single_port_ram.v
source_file = 1, /home/alunoic/projectNibble/ProjetoNibble/State.bdf
source_file = 1, /home/alunoic/projectNibble/ProjetoNibble/CentralControl.bdf
source_file = 1, /home/alunoic/projectNibble/ProjetoNibble/Waveform1.vwf
source_file = 1, /home/alunoic/projectNibble/ProjetoNibble/single_port_rom_init.txt
source_file = 1, /home/alunoic/projectNibble/ProjetoNibble/db/ProjetoNibble.cbx.xml
design_name = CentralControl
instance = comp, \mux_X~output , mux_X~output, CentralControl, 1
instance = comp, \mux_Y~output , mux_Y~output, CentralControl, 1
instance = comp, \out_we~output , out_we~output, CentralControl, 1
instance = comp, \ENA_2~output , ENA_2~output, CentralControl, 1
instance = comp, \ENA_1~output , ENA_1~output, CentralControl, 1
instance = comp, \saida[2]~output , saida[2]~output, CentralControl, 1
instance = comp, \saida[1]~output , saida[1]~output, CentralControl, 1
instance = comp, \saida[0]~output , saida[0]~output, CentralControl, 1
instance = comp, \OP[1]~input , OP[1]~input, CentralControl, 1
instance = comp, \OP[0]~input , OP[0]~input, CentralControl, 1
instance = comp, \CLK~input , CLK~input, CentralControl, 1
instance = comp, \inst|inst8 , inst|inst8, CentralControl, 1
instance = comp, \CLRN~input , CLRN~input, CentralControl, 1
instance = comp, \ENA~input , ENA~input, CentralControl, 1
instance = comp, \inst1|inst , inst1|inst, CentralControl, 1
instance = comp, \inst|inst1~0 , inst|inst1~0, CentralControl, 1
instance = comp, \inst1|inst3 , inst1|inst3, CentralControl, 1
instance = comp, \inst|inst10~0 , inst|inst10~0, CentralControl, 1
instance = comp, \inst1|inst1 , inst1|inst1, CentralControl, 1
instance = comp, \OP[2]~input , OP[2]~input, CentralControl, 1
