Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Dec 10 09:05:01 2019
| Host         : Yahya-Elnouby running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file masterSlave_timing_summary_routed.rpt -pb masterSlave_timing_summary_routed.pb -rpx masterSlave_timing_summary_routed.rpx -warn_on_violation
| Design       : masterSlave
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: masterCounter/t20ms/clk2_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: masterReg1/count/finalCount_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: masterReg1/count/t20ms/clk2_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: slaveCounter/t20ms/clk2_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: slaveReg1/count/finalCount_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: slaveReg1/count/t20ms/clk2_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 44 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.414        0.000                      0                  222        0.252        0.000                      0                  222        4.500        0.000                       0                   137  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.414        0.000                      0                  122        0.252        0.000                      0                  122        4.500        0.000                       0                   137  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              7.073        0.000                      0                  100        0.418        0.000                      0                  100  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.414ns  (required time - arrival time)
  Source:                 slaveCounter/t20ms/countUp_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaveCounter/t20ms/countUp_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.642ns  (logic 2.207ns (39.120%)  route 3.435ns (60.880%))
  Logic Levels:           10  (CARRY4=7 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.619     5.140    slaveCounter/t20ms/CLK
    SLICE_X60Y26         FDCE                                         r  slaveCounter/t20ms/countUp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.518     5.658 f  slaveCounter/t20ms/countUp_reg[13]/Q
                         net (fo=3, routed)           1.019     6.677    slaveCounter/t20ms/countUp_reg[13]
    SLICE_X61Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.801 f  slaveCounter/t20ms/clk2_i_6/O
                         net (fo=1, routed)           0.958     7.759    slaveCounter/t20ms/clk2_i_6_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.124     7.883 f  slaveCounter/t20ms/clk2_i_2/O
                         net (fo=27, routed)          1.449     9.332    slaveCounter/t20ms/clk2_i_2_n_0
    SLICE_X60Y23         LUT3 (Prop_lut3_I2_O)        0.124     9.456 r  slaveCounter/t20ms/countUp[0]_i_6/O
                         net (fo=1, routed)           0.000     9.456    slaveCounter/t20ms/countUp[0]_i_6_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.969 r  slaveCounter/t20ms/countUp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.969    slaveCounter/t20ms/countUp_reg[0]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.086 r  slaveCounter/t20ms/countUp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.095    slaveCounter/t20ms/countUp_reg[4]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.212 r  slaveCounter/t20ms/countUp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.212    slaveCounter/t20ms/countUp_reg[8]_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.329 r  slaveCounter/t20ms/countUp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.329    slaveCounter/t20ms/countUp_reg[12]_i_1_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.446 r  slaveCounter/t20ms/countUp_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.446    slaveCounter/t20ms/countUp_reg[16]_i_1_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.563 r  slaveCounter/t20ms/countUp_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.563    slaveCounter/t20ms/countUp_reg[20]_i_1_n_0
    SLICE_X60Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.782 r  slaveCounter/t20ms/countUp_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.782    slaveCounter/t20ms/countUp_reg[24]_i_1_n_7
    SLICE_X60Y29         FDCE                                         r  slaveCounter/t20ms/countUp_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.507    14.848    slaveCounter/t20ms/CLK
    SLICE_X60Y29         FDCE                                         r  slaveCounter/t20ms/countUp_reg[24]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X60Y29         FDCE (Setup_fdce_C_D)        0.109    15.196    slaveCounter/t20ms/countUp_reg[24]
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                         -10.782    
  -------------------------------------------------------------------
                         slack                                  4.414    

Slack (MET) :             4.426ns  (required time - arrival time)
  Source:                 slaveCounter/t20ms/countUp_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaveCounter/t20ms/countUp_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.629ns  (logic 2.194ns (38.979%)  route 3.435ns (61.021%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.619     5.140    slaveCounter/t20ms/CLK
    SLICE_X60Y26         FDCE                                         r  slaveCounter/t20ms/countUp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.518     5.658 f  slaveCounter/t20ms/countUp_reg[13]/Q
                         net (fo=3, routed)           1.019     6.677    slaveCounter/t20ms/countUp_reg[13]
    SLICE_X61Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.801 f  slaveCounter/t20ms/clk2_i_6/O
                         net (fo=1, routed)           0.958     7.759    slaveCounter/t20ms/clk2_i_6_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.124     7.883 f  slaveCounter/t20ms/clk2_i_2/O
                         net (fo=27, routed)          1.449     9.332    slaveCounter/t20ms/clk2_i_2_n_0
    SLICE_X60Y23         LUT3 (Prop_lut3_I2_O)        0.124     9.456 r  slaveCounter/t20ms/countUp[0]_i_6/O
                         net (fo=1, routed)           0.000     9.456    slaveCounter/t20ms/countUp[0]_i_6_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.969 r  slaveCounter/t20ms/countUp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.969    slaveCounter/t20ms/countUp_reg[0]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.086 r  slaveCounter/t20ms/countUp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.095    slaveCounter/t20ms/countUp_reg[4]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.212 r  slaveCounter/t20ms/countUp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.212    slaveCounter/t20ms/countUp_reg[8]_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.329 r  slaveCounter/t20ms/countUp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.329    slaveCounter/t20ms/countUp_reg[12]_i_1_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.446 r  slaveCounter/t20ms/countUp_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.446    slaveCounter/t20ms/countUp_reg[16]_i_1_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.769 r  slaveCounter/t20ms/countUp_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.769    slaveCounter/t20ms/countUp_reg[20]_i_1_n_6
    SLICE_X60Y28         FDCE                                         r  slaveCounter/t20ms/countUp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.506    14.847    slaveCounter/t20ms/CLK
    SLICE_X60Y28         FDCE                                         r  slaveCounter/t20ms/countUp_reg[21]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y28         FDCE (Setup_fdce_C_D)        0.109    15.195    slaveCounter/t20ms/countUp_reg[21]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -10.769    
  -------------------------------------------------------------------
                         slack                                  4.426    

Slack (MET) :             4.434ns  (required time - arrival time)
  Source:                 slaveCounter/t20ms/countUp_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaveCounter/t20ms/countUp_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.621ns  (logic 2.186ns (38.893%)  route 3.435ns (61.107%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.619     5.140    slaveCounter/t20ms/CLK
    SLICE_X60Y26         FDCE                                         r  slaveCounter/t20ms/countUp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.518     5.658 f  slaveCounter/t20ms/countUp_reg[13]/Q
                         net (fo=3, routed)           1.019     6.677    slaveCounter/t20ms/countUp_reg[13]
    SLICE_X61Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.801 f  slaveCounter/t20ms/clk2_i_6/O
                         net (fo=1, routed)           0.958     7.759    slaveCounter/t20ms/clk2_i_6_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.124     7.883 f  slaveCounter/t20ms/clk2_i_2/O
                         net (fo=27, routed)          1.449     9.332    slaveCounter/t20ms/clk2_i_2_n_0
    SLICE_X60Y23         LUT3 (Prop_lut3_I2_O)        0.124     9.456 r  slaveCounter/t20ms/countUp[0]_i_6/O
                         net (fo=1, routed)           0.000     9.456    slaveCounter/t20ms/countUp[0]_i_6_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.969 r  slaveCounter/t20ms/countUp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.969    slaveCounter/t20ms/countUp_reg[0]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.086 r  slaveCounter/t20ms/countUp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.095    slaveCounter/t20ms/countUp_reg[4]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.212 r  slaveCounter/t20ms/countUp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.212    slaveCounter/t20ms/countUp_reg[8]_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.329 r  slaveCounter/t20ms/countUp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.329    slaveCounter/t20ms/countUp_reg[12]_i_1_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.446 r  slaveCounter/t20ms/countUp_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.446    slaveCounter/t20ms/countUp_reg[16]_i_1_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.761 r  slaveCounter/t20ms/countUp_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.761    slaveCounter/t20ms/countUp_reg[20]_i_1_n_4
    SLICE_X60Y28         FDCE                                         r  slaveCounter/t20ms/countUp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.506    14.847    slaveCounter/t20ms/CLK
    SLICE_X60Y28         FDCE                                         r  slaveCounter/t20ms/countUp_reg[23]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y28         FDCE (Setup_fdce_C_D)        0.109    15.195    slaveCounter/t20ms/countUp_reg[23]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -10.761    
  -------------------------------------------------------------------
                         slack                                  4.434    

Slack (MET) :             4.510ns  (required time - arrival time)
  Source:                 slaveCounter/t20ms/countUp_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaveCounter/t20ms/countUp_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.545ns  (logic 2.110ns (38.055%)  route 3.435ns (61.945%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.619     5.140    slaveCounter/t20ms/CLK
    SLICE_X60Y26         FDCE                                         r  slaveCounter/t20ms/countUp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.518     5.658 f  slaveCounter/t20ms/countUp_reg[13]/Q
                         net (fo=3, routed)           1.019     6.677    slaveCounter/t20ms/countUp_reg[13]
    SLICE_X61Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.801 f  slaveCounter/t20ms/clk2_i_6/O
                         net (fo=1, routed)           0.958     7.759    slaveCounter/t20ms/clk2_i_6_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.124     7.883 f  slaveCounter/t20ms/clk2_i_2/O
                         net (fo=27, routed)          1.449     9.332    slaveCounter/t20ms/clk2_i_2_n_0
    SLICE_X60Y23         LUT3 (Prop_lut3_I2_O)        0.124     9.456 r  slaveCounter/t20ms/countUp[0]_i_6/O
                         net (fo=1, routed)           0.000     9.456    slaveCounter/t20ms/countUp[0]_i_6_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.969 r  slaveCounter/t20ms/countUp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.969    slaveCounter/t20ms/countUp_reg[0]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.086 r  slaveCounter/t20ms/countUp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.095    slaveCounter/t20ms/countUp_reg[4]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.212 r  slaveCounter/t20ms/countUp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.212    slaveCounter/t20ms/countUp_reg[8]_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.329 r  slaveCounter/t20ms/countUp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.329    slaveCounter/t20ms/countUp_reg[12]_i_1_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.446 r  slaveCounter/t20ms/countUp_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.446    slaveCounter/t20ms/countUp_reg[16]_i_1_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.685 r  slaveCounter/t20ms/countUp_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.685    slaveCounter/t20ms/countUp_reg[20]_i_1_n_5
    SLICE_X60Y28         FDCE                                         r  slaveCounter/t20ms/countUp_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.506    14.847    slaveCounter/t20ms/CLK
    SLICE_X60Y28         FDCE                                         r  slaveCounter/t20ms/countUp_reg[22]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y28         FDCE (Setup_fdce_C_D)        0.109    15.195    slaveCounter/t20ms/countUp_reg[22]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -10.685    
  -------------------------------------------------------------------
                         slack                                  4.510    

Slack (MET) :             4.530ns  (required time - arrival time)
  Source:                 slaveCounter/t20ms/countUp_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaveCounter/t20ms/countUp_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.525ns  (logic 2.090ns (37.831%)  route 3.435ns (62.169%))
  Logic Levels:           9  (CARRY4=6 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.619     5.140    slaveCounter/t20ms/CLK
    SLICE_X60Y26         FDCE                                         r  slaveCounter/t20ms/countUp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.518     5.658 f  slaveCounter/t20ms/countUp_reg[13]/Q
                         net (fo=3, routed)           1.019     6.677    slaveCounter/t20ms/countUp_reg[13]
    SLICE_X61Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.801 f  slaveCounter/t20ms/clk2_i_6/O
                         net (fo=1, routed)           0.958     7.759    slaveCounter/t20ms/clk2_i_6_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.124     7.883 f  slaveCounter/t20ms/clk2_i_2/O
                         net (fo=27, routed)          1.449     9.332    slaveCounter/t20ms/clk2_i_2_n_0
    SLICE_X60Y23         LUT3 (Prop_lut3_I2_O)        0.124     9.456 r  slaveCounter/t20ms/countUp[0]_i_6/O
                         net (fo=1, routed)           0.000     9.456    slaveCounter/t20ms/countUp[0]_i_6_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.969 r  slaveCounter/t20ms/countUp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.969    slaveCounter/t20ms/countUp_reg[0]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.086 r  slaveCounter/t20ms/countUp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.095    slaveCounter/t20ms/countUp_reg[4]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.212 r  slaveCounter/t20ms/countUp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.212    slaveCounter/t20ms/countUp_reg[8]_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.329 r  slaveCounter/t20ms/countUp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.329    slaveCounter/t20ms/countUp_reg[12]_i_1_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.446 r  slaveCounter/t20ms/countUp_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.446    slaveCounter/t20ms/countUp_reg[16]_i_1_n_0
    SLICE_X60Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.665 r  slaveCounter/t20ms/countUp_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.665    slaveCounter/t20ms/countUp_reg[20]_i_1_n_7
    SLICE_X60Y28         FDCE                                         r  slaveCounter/t20ms/countUp_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.506    14.847    slaveCounter/t20ms/CLK
    SLICE_X60Y28         FDCE                                         r  slaveCounter/t20ms/countUp_reg[20]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y28         FDCE (Setup_fdce_C_D)        0.109    15.195    slaveCounter/t20ms/countUp_reg[20]
  -------------------------------------------------------------------
                         required time                         15.195    
                         arrival time                         -10.665    
  -------------------------------------------------------------------
                         slack                                  4.530    

Slack (MET) :             4.541ns  (required time - arrival time)
  Source:                 slaveCounter/t20ms/countUp_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaveCounter/t20ms/countUp_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.512ns  (logic 2.077ns (37.684%)  route 3.435ns (62.316%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.619     5.140    slaveCounter/t20ms/CLK
    SLICE_X60Y26         FDCE                                         r  slaveCounter/t20ms/countUp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.518     5.658 f  slaveCounter/t20ms/countUp_reg[13]/Q
                         net (fo=3, routed)           1.019     6.677    slaveCounter/t20ms/countUp_reg[13]
    SLICE_X61Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.801 f  slaveCounter/t20ms/clk2_i_6/O
                         net (fo=1, routed)           0.958     7.759    slaveCounter/t20ms/clk2_i_6_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.124     7.883 f  slaveCounter/t20ms/clk2_i_2/O
                         net (fo=27, routed)          1.449     9.332    slaveCounter/t20ms/clk2_i_2_n_0
    SLICE_X60Y23         LUT3 (Prop_lut3_I2_O)        0.124     9.456 r  slaveCounter/t20ms/countUp[0]_i_6/O
                         net (fo=1, routed)           0.000     9.456    slaveCounter/t20ms/countUp[0]_i_6_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.969 r  slaveCounter/t20ms/countUp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.969    slaveCounter/t20ms/countUp_reg[0]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.086 r  slaveCounter/t20ms/countUp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.095    slaveCounter/t20ms/countUp_reg[4]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.212 r  slaveCounter/t20ms/countUp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.212    slaveCounter/t20ms/countUp_reg[8]_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.329 r  slaveCounter/t20ms/countUp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.329    slaveCounter/t20ms/countUp_reg[12]_i_1_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.652 r  slaveCounter/t20ms/countUp_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.652    slaveCounter/t20ms/countUp_reg[16]_i_1_n_6
    SLICE_X60Y27         FDCE                                         r  slaveCounter/t20ms/countUp_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.504    14.845    slaveCounter/t20ms/CLK
    SLICE_X60Y27         FDCE                                         r  slaveCounter/t20ms/countUp_reg[17]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y27         FDCE (Setup_fdce_C_D)        0.109    15.193    slaveCounter/t20ms/countUp_reg[17]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -10.652    
  -------------------------------------------------------------------
                         slack                                  4.541    

Slack (MET) :             4.549ns  (required time - arrival time)
  Source:                 slaveCounter/t20ms/countUp_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaveCounter/t20ms/countUp_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.504ns  (logic 2.069ns (37.594%)  route 3.435ns (62.407%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.619     5.140    slaveCounter/t20ms/CLK
    SLICE_X60Y26         FDCE                                         r  slaveCounter/t20ms/countUp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.518     5.658 f  slaveCounter/t20ms/countUp_reg[13]/Q
                         net (fo=3, routed)           1.019     6.677    slaveCounter/t20ms/countUp_reg[13]
    SLICE_X61Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.801 f  slaveCounter/t20ms/clk2_i_6/O
                         net (fo=1, routed)           0.958     7.759    slaveCounter/t20ms/clk2_i_6_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.124     7.883 f  slaveCounter/t20ms/clk2_i_2/O
                         net (fo=27, routed)          1.449     9.332    slaveCounter/t20ms/clk2_i_2_n_0
    SLICE_X60Y23         LUT3 (Prop_lut3_I2_O)        0.124     9.456 r  slaveCounter/t20ms/countUp[0]_i_6/O
                         net (fo=1, routed)           0.000     9.456    slaveCounter/t20ms/countUp[0]_i_6_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.969 r  slaveCounter/t20ms/countUp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.969    slaveCounter/t20ms/countUp_reg[0]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.086 r  slaveCounter/t20ms/countUp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.095    slaveCounter/t20ms/countUp_reg[4]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.212 r  slaveCounter/t20ms/countUp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.212    slaveCounter/t20ms/countUp_reg[8]_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.329 r  slaveCounter/t20ms/countUp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.329    slaveCounter/t20ms/countUp_reg[12]_i_1_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.644 r  slaveCounter/t20ms/countUp_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.644    slaveCounter/t20ms/countUp_reg[16]_i_1_n_4
    SLICE_X60Y27         FDCE                                         r  slaveCounter/t20ms/countUp_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.504    14.845    slaveCounter/t20ms/CLK
    SLICE_X60Y27         FDCE                                         r  slaveCounter/t20ms/countUp_reg[19]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y27         FDCE (Setup_fdce_C_D)        0.109    15.193    slaveCounter/t20ms/countUp_reg[19]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -10.644    
  -------------------------------------------------------------------
                         slack                                  4.549    

Slack (MET) :             4.625ns  (required time - arrival time)
  Source:                 slaveCounter/t20ms/countUp_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaveCounter/t20ms/countUp_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.428ns  (logic 1.993ns (36.720%)  route 3.435ns (63.280%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.619     5.140    slaveCounter/t20ms/CLK
    SLICE_X60Y26         FDCE                                         r  slaveCounter/t20ms/countUp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.518     5.658 f  slaveCounter/t20ms/countUp_reg[13]/Q
                         net (fo=3, routed)           1.019     6.677    slaveCounter/t20ms/countUp_reg[13]
    SLICE_X61Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.801 f  slaveCounter/t20ms/clk2_i_6/O
                         net (fo=1, routed)           0.958     7.759    slaveCounter/t20ms/clk2_i_6_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.124     7.883 f  slaveCounter/t20ms/clk2_i_2/O
                         net (fo=27, routed)          1.449     9.332    slaveCounter/t20ms/clk2_i_2_n_0
    SLICE_X60Y23         LUT3 (Prop_lut3_I2_O)        0.124     9.456 r  slaveCounter/t20ms/countUp[0]_i_6/O
                         net (fo=1, routed)           0.000     9.456    slaveCounter/t20ms/countUp[0]_i_6_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.969 r  slaveCounter/t20ms/countUp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.969    slaveCounter/t20ms/countUp_reg[0]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.086 r  slaveCounter/t20ms/countUp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.095    slaveCounter/t20ms/countUp_reg[4]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.212 r  slaveCounter/t20ms/countUp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.212    slaveCounter/t20ms/countUp_reg[8]_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.329 r  slaveCounter/t20ms/countUp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.329    slaveCounter/t20ms/countUp_reg[12]_i_1_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.568 r  slaveCounter/t20ms/countUp_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.568    slaveCounter/t20ms/countUp_reg[16]_i_1_n_5
    SLICE_X60Y27         FDCE                                         r  slaveCounter/t20ms/countUp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.504    14.845    slaveCounter/t20ms/CLK
    SLICE_X60Y27         FDCE                                         r  slaveCounter/t20ms/countUp_reg[18]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y27         FDCE (Setup_fdce_C_D)        0.109    15.193    slaveCounter/t20ms/countUp_reg[18]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -10.568    
  -------------------------------------------------------------------
                         slack                                  4.625    

Slack (MET) :             4.645ns  (required time - arrival time)
  Source:                 slaveCounter/t20ms/countUp_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaveCounter/t20ms/countUp_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.408ns  (logic 1.973ns (36.486%)  route 3.435ns (63.514%))
  Logic Levels:           8  (CARRY4=5 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.619     5.140    slaveCounter/t20ms/CLK
    SLICE_X60Y26         FDCE                                         r  slaveCounter/t20ms/countUp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.518     5.658 f  slaveCounter/t20ms/countUp_reg[13]/Q
                         net (fo=3, routed)           1.019     6.677    slaveCounter/t20ms/countUp_reg[13]
    SLICE_X61Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.801 f  slaveCounter/t20ms/clk2_i_6/O
                         net (fo=1, routed)           0.958     7.759    slaveCounter/t20ms/clk2_i_6_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.124     7.883 f  slaveCounter/t20ms/clk2_i_2/O
                         net (fo=27, routed)          1.449     9.332    slaveCounter/t20ms/clk2_i_2_n_0
    SLICE_X60Y23         LUT3 (Prop_lut3_I2_O)        0.124     9.456 r  slaveCounter/t20ms/countUp[0]_i_6/O
                         net (fo=1, routed)           0.000     9.456    slaveCounter/t20ms/countUp[0]_i_6_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.969 r  slaveCounter/t20ms/countUp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.969    slaveCounter/t20ms/countUp_reg[0]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.086 r  slaveCounter/t20ms/countUp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.095    slaveCounter/t20ms/countUp_reg[4]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.212 r  slaveCounter/t20ms/countUp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.212    slaveCounter/t20ms/countUp_reg[8]_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.329 r  slaveCounter/t20ms/countUp_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.329    slaveCounter/t20ms/countUp_reg[12]_i_1_n_0
    SLICE_X60Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.548 r  slaveCounter/t20ms/countUp_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.548    slaveCounter/t20ms/countUp_reg[16]_i_1_n_7
    SLICE_X60Y27         FDCE                                         r  slaveCounter/t20ms/countUp_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.504    14.845    slaveCounter/t20ms/CLK
    SLICE_X60Y27         FDCE                                         r  slaveCounter/t20ms/countUp_reg[16]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X60Y27         FDCE (Setup_fdce_C_D)        0.109    15.193    slaveCounter/t20ms/countUp_reg[16]
  -------------------------------------------------------------------
                         required time                         15.193    
                         arrival time                         -10.548    
  -------------------------------------------------------------------
                         slack                                  4.645    

Slack (MET) :             4.679ns  (required time - arrival time)
  Source:                 slaveCounter/t20ms/countUp_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaveCounter/t20ms/countUp_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.395ns  (logic 1.960ns (36.333%)  route 3.435ns (63.667%))
  Logic Levels:           7  (CARRY4=4 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.140ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.619     5.140    slaveCounter/t20ms/CLK
    SLICE_X60Y26         FDCE                                         r  slaveCounter/t20ms/countUp_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y26         FDCE (Prop_fdce_C_Q)         0.518     5.658 f  slaveCounter/t20ms/countUp_reg[13]/Q
                         net (fo=3, routed)           1.019     6.677    slaveCounter/t20ms/countUp_reg[13]
    SLICE_X61Y25         LUT5 (Prop_lut5_I0_O)        0.124     6.801 f  slaveCounter/t20ms/clk2_i_6/O
                         net (fo=1, routed)           0.958     7.759    slaveCounter/t20ms/clk2_i_6_n_0
    SLICE_X62Y27         LUT6 (Prop_lut6_I3_O)        0.124     7.883 f  slaveCounter/t20ms/clk2_i_2/O
                         net (fo=27, routed)          1.449     9.332    slaveCounter/t20ms/clk2_i_2_n_0
    SLICE_X60Y23         LUT3 (Prop_lut3_I2_O)        0.124     9.456 r  slaveCounter/t20ms/countUp[0]_i_6/O
                         net (fo=1, routed)           0.000     9.456    slaveCounter/t20ms/countUp[0]_i_6_n_0
    SLICE_X60Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.969 r  slaveCounter/t20ms/countUp_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.969    slaveCounter/t20ms/countUp_reg[0]_i_1_n_0
    SLICE_X60Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.086 r  slaveCounter/t20ms/countUp_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.009    10.095    slaveCounter/t20ms/countUp_reg[4]_i_1_n_0
    SLICE_X60Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.212 r  slaveCounter/t20ms/countUp_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.212    slaveCounter/t20ms/countUp_reg[8]_i_1_n_0
    SLICE_X60Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.535 r  slaveCounter/t20ms/countUp_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.535    slaveCounter/t20ms/countUp_reg[12]_i_1_n_6
    SLICE_X60Y26         FDCE                                         r  slaveCounter/t20ms/countUp_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.503    14.844    slaveCounter/t20ms/CLK
    SLICE_X60Y26         FDCE                                         r  slaveCounter/t20ms/countUp_reg[13]/C
                         clock pessimism              0.296    15.140    
                         clock uncertainty           -0.035    15.105    
    SLICE_X60Y26         FDCE (Setup_fdce_C_D)        0.109    15.214    slaveCounter/t20ms/countUp_reg[13]
  -------------------------------------------------------------------
                         required time                         15.214    
                         arrival time                         -10.535    
  -------------------------------------------------------------------
                         slack                                  4.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sev/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sev/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.583     1.466    sev/CLK
    SLICE_X65Y23         FDRE                                         r  sev/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  sev/count_reg[11]/Q
                         net (fo=1, routed)           0.108     1.715    sev/count_reg_n_0_[11]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.823 r  sev/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.823    sev/count_reg[8]_i_1_n_4
    SLICE_X65Y23         FDRE                                         r  sev/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.851     1.978    sev/CLK
    SLICE_X65Y23         FDRE                                         r  sev/count_reg[11]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    sev/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sev/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sev/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.582     1.465    sev/CLK
    SLICE_X65Y24         FDRE                                         r  sev/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  sev/count_reg[15]/Q
                         net (fo=1, routed)           0.108     1.714    sev/count_reg_n_0_[15]
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.822 r  sev/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.822    sev/count_reg[12]_i_1_n_4
    SLICE_X65Y24         FDRE                                         r  sev/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.850     1.977    sev/CLK
    SLICE_X65Y24         FDRE                                         r  sev/count_reg[15]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    sev/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sev/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sev/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.585     1.468    sev/CLK
    SLICE_X65Y21         FDRE                                         r  sev/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  sev/count_reg[3]/Q
                         net (fo=1, routed)           0.108     1.717    sev/count_reg_n_0_[3]
    SLICE_X65Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  sev/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    sev/count_reg[0]_i_1_n_4
    SLICE_X65Y21         FDRE                                         r  sev/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.854     1.981    sev/CLK
    SLICE_X65Y21         FDRE                                         r  sev/count_reg[3]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    sev/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 sev/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sev/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.585     1.468    sev/CLK
    SLICE_X65Y22         FDRE                                         r  sev/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  sev/count_reg[7]/Q
                         net (fo=1, routed)           0.108     1.717    sev/count_reg_n_0_[7]
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.825 r  sev/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.825    sev/count_reg[4]_i_1_n_4
    SLICE_X65Y22         FDRE                                         r  sev/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.853     1.980    sev/CLK
    SLICE_X65Y22         FDRE                                         r  sev/count_reg[7]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    sev/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sev/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sev/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.582     1.465    sev/CLK
    SLICE_X65Y24         FDRE                                         r  sev/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  sev/count_reg[12]/Q
                         net (fo=1, routed)           0.105     1.711    sev/count_reg_n_0_[12]
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.826 r  sev/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.826    sev/count_reg[12]_i_1_n_7
    SLICE_X65Y24         FDRE                                         r  sev/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.850     1.977    sev/CLK
    SLICE_X65Y24         FDRE                                         r  sev/count_reg[12]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    sev/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sev/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sev/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.585     1.468    sev/CLK
    SLICE_X65Y22         FDRE                                         r  sev/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  sev/count_reg[4]/Q
                         net (fo=1, routed)           0.105     1.714    sev/count_reg_n_0_[4]
    SLICE_X65Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.829 r  sev/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.829    sev/count_reg[4]_i_1_n_7
    SLICE_X65Y22         FDRE                                         r  sev/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.853     1.980    sev/CLK
    SLICE_X65Y22         FDRE                                         r  sev/count_reg[4]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X65Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    sev/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sev/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sev/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.583     1.466    sev/CLK
    SLICE_X65Y23         FDRE                                         r  sev/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  sev/count_reg[8]/Q
                         net (fo=1, routed)           0.105     1.712    sev/count_reg_n_0_[8]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.827 r  sev/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.827    sev/count_reg[8]_i_1_n_7
    SLICE_X65Y23         FDRE                                         r  sev/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.851     1.978    sev/CLK
    SLICE_X65Y23         FDRE                                         r  sev/count_reg[8]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    sev/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sev/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sev/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.583     1.466    sev/CLK
    SLICE_X65Y23         FDRE                                         r  sev/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y23         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  sev/count_reg[10]/Q
                         net (fo=1, routed)           0.109     1.717    sev/count_reg_n_0_[10]
    SLICE_X65Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.828 r  sev/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.828    sev/count_reg[8]_i_1_n_5
    SLICE_X65Y23         FDRE                                         r  sev/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.851     1.978    sev/CLK
    SLICE_X65Y23         FDRE                                         r  sev/count_reg[10]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X65Y23         FDRE (Hold_fdre_C_D)         0.105     1.571    sev/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sev/count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sev/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.582     1.465    sev/CLK
    SLICE_X65Y24         FDRE                                         r  sev/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  sev/count_reg[14]/Q
                         net (fo=1, routed)           0.109     1.716    sev/count_reg_n_0_[14]
    SLICE_X65Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.827 r  sev/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.827    sev/count_reg[12]_i_1_n_5
    SLICE_X65Y24         FDRE                                         r  sev/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.850     1.977    sev/CLK
    SLICE_X65Y24         FDRE                                         r  sev/count_reg[14]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X65Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    sev/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 sev/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sev/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.585     1.468    sev/CLK
    SLICE_X65Y21         FDRE                                         r  sev/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  sev/count_reg[2]/Q
                         net (fo=1, routed)           0.109     1.719    sev/count_reg_n_0_[2]
    SLICE_X65Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.830 r  sev/count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.830    sev/count_reg[0]_i_1_n_5
    SLICE_X65Y21         FDRE                                         r  sev/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.854     1.981    sev/CLK
    SLICE_X65Y21         FDRE                                         r  sev/count_reg[2]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X65Y21         FDRE (Hold_fdre_C_D)         0.105     1.573    sev/count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   clearMaster_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X62Y26   clearSlave_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y25   hexaDisplay_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   hexaDisplay_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   hexaDisplay_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y25   hexaDisplay_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y25   hexaDisplay_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X64Y25   hexaDisplay_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X63Y26   hexaDisplay_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   masterCounter/t20ms/countUp_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   masterCounter/t20ms/countUp_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y29   masterCounter/t20ms/countUp_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y30   masterCounter/t20ms/countUp_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y30   masterCounter/t20ms/countUp_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y30   masterCounter/t20ms/countUp_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y29   slaveCounter/t20ms/countUp_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   slaveReg1/count/t20ms/countUp_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y29   slaveReg1/count/t20ms/countUp_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y30   slaveReg1/count/t20ms/countUp_reg[12]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   clearMaster_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X62Y26   clearSlave_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   hexaDisplay_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   hexaDisplay_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   hexaDisplay_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X64Y25   hexaDisplay_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   hexaDisplay_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   hexaDisplay_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   hexaDisplay_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y25   hexaDisplay_reg[4]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.073ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.418ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.073ns  (required time - arrival time)
  Source:                 clearMaster_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterReg1/count/t20ms/countUp_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.472ns  (logic 0.456ns (18.450%)  route 2.016ns (81.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.620     5.141    clock_IBUF_BUFG
    SLICE_X62Y26         FDPE                                         r  clearMaster_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDPE (Prop_fdpe_C_Q)         0.456     5.597 f  clearMaster_reg/Q
                         net (fo=64, routed)          2.016     7.613    masterReg1/count/t20ms/AR[0]
    SLICE_X65Y32         FDCE                                         f  masterReg1/count/t20ms/countUp_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.511    14.852    masterReg1/count/t20ms/CLK
    SLICE_X65Y32         FDCE                                         r  masterReg1/count/t20ms/countUp_reg[24]/C
                         clock pessimism              0.274    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X65Y32         FDCE (Recov_fdce_C_CLR)     -0.405    14.686    masterReg1/count/t20ms/countUp_reg[24]
  -------------------------------------------------------------------
                         required time                         14.686    
                         arrival time                          -7.613    
  -------------------------------------------------------------------
                         slack                                  7.073    

Slack (MET) :             7.167ns  (required time - arrival time)
  Source:                 clearSlave_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaveReg1/count/t20ms/countUp_reg[24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.188ns  (logic 0.419ns (19.148%)  route 1.769ns (80.852%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.620     5.141    clock_IBUF_BUFG
    SLICE_X62Y26         FDPE                                         r  clearSlave_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDPE (Prop_fdpe_C_Q)         0.419     5.560 f  clearSlave_reg/Q
                         net (fo=62, routed)          1.769     7.329    slaveReg1/count/t20ms/AR[0]
    SLICE_X59Y33         FDCE                                         f  slaveReg1/count/t20ms/countUp_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.511    14.852    slaveReg1/count/t20ms/CLK
    SLICE_X59Y33         FDCE                                         r  slaveReg1/count/t20ms/countUp_reg[24]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X59Y33         FDCE (Recov_fdce_C_CLR)     -0.580    14.497    slaveReg1/count/t20ms/countUp_reg[24]
  -------------------------------------------------------------------
                         required time                         14.497    
                         arrival time                          -7.329    
  -------------------------------------------------------------------
                         slack                                  7.167    

Slack (MET) :             7.210ns  (required time - arrival time)
  Source:                 clearMaster_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterReg1/count/t20ms/countUp_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.456ns (19.545%)  route 1.877ns (80.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.620     5.141    clock_IBUF_BUFG
    SLICE_X62Y26         FDPE                                         r  clearMaster_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDPE (Prop_fdpe_C_Q)         0.456     5.597 f  clearMaster_reg/Q
                         net (fo=64, routed)          1.877     7.474    masterReg1/count/t20ms/AR[0]
    SLICE_X65Y31         FDCE                                         f  masterReg1/count/t20ms/countUp_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.509    14.850    masterReg1/count/t20ms/CLK
    SLICE_X65Y31         FDCE                                         r  masterReg1/count/t20ms/countUp_reg[20]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X65Y31         FDCE (Recov_fdce_C_CLR)     -0.405    14.684    masterReg1/count/t20ms/countUp_reg[20]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                  7.210    

Slack (MET) :             7.210ns  (required time - arrival time)
  Source:                 clearMaster_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterReg1/count/t20ms/countUp_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.456ns (19.545%)  route 1.877ns (80.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.620     5.141    clock_IBUF_BUFG
    SLICE_X62Y26         FDPE                                         r  clearMaster_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDPE (Prop_fdpe_C_Q)         0.456     5.597 f  clearMaster_reg/Q
                         net (fo=64, routed)          1.877     7.474    masterReg1/count/t20ms/AR[0]
    SLICE_X65Y31         FDCE                                         f  masterReg1/count/t20ms/countUp_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.509    14.850    masterReg1/count/t20ms/CLK
    SLICE_X65Y31         FDCE                                         r  masterReg1/count/t20ms/countUp_reg[21]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X65Y31         FDCE (Recov_fdce_C_CLR)     -0.405    14.684    masterReg1/count/t20ms/countUp_reg[21]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                  7.210    

Slack (MET) :             7.210ns  (required time - arrival time)
  Source:                 clearMaster_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterReg1/count/t20ms/countUp_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.456ns (19.545%)  route 1.877ns (80.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.620     5.141    clock_IBUF_BUFG
    SLICE_X62Y26         FDPE                                         r  clearMaster_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDPE (Prop_fdpe_C_Q)         0.456     5.597 f  clearMaster_reg/Q
                         net (fo=64, routed)          1.877     7.474    masterReg1/count/t20ms/AR[0]
    SLICE_X65Y31         FDCE                                         f  masterReg1/count/t20ms/countUp_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.509    14.850    masterReg1/count/t20ms/CLK
    SLICE_X65Y31         FDCE                                         r  masterReg1/count/t20ms/countUp_reg[22]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X65Y31         FDCE (Recov_fdce_C_CLR)     -0.405    14.684    masterReg1/count/t20ms/countUp_reg[22]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                  7.210    

Slack (MET) :             7.210ns  (required time - arrival time)
  Source:                 clearMaster_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterReg1/count/t20ms/countUp_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.456ns (19.545%)  route 1.877ns (80.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.620     5.141    clock_IBUF_BUFG
    SLICE_X62Y26         FDPE                                         r  clearMaster_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDPE (Prop_fdpe_C_Q)         0.456     5.597 f  clearMaster_reg/Q
                         net (fo=64, routed)          1.877     7.474    masterReg1/count/t20ms/AR[0]
    SLICE_X65Y31         FDCE                                         f  masterReg1/count/t20ms/countUp_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.509    14.850    masterReg1/count/t20ms/CLK
    SLICE_X65Y31         FDCE                                         r  masterReg1/count/t20ms/countUp_reg[23]/C
                         clock pessimism              0.274    15.124    
                         clock uncertainty           -0.035    15.089    
    SLICE_X65Y31         FDCE (Recov_fdce_C_CLR)     -0.405    14.684    masterReg1/count/t20ms/countUp_reg[23]
  -------------------------------------------------------------------
                         required time                         14.684    
                         arrival time                          -7.474    
  -------------------------------------------------------------------
                         slack                                  7.210    

Slack (MET) :             7.305ns  (required time - arrival time)
  Source:                 clearSlave_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaveReg1/count/t20ms/countUp_reg[20]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.419ns (20.441%)  route 1.631ns (79.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.620     5.141    clock_IBUF_BUFG
    SLICE_X62Y26         FDPE                                         r  clearSlave_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDPE (Prop_fdpe_C_Q)         0.419     5.560 f  clearSlave_reg/Q
                         net (fo=62, routed)          1.631     7.191    slaveReg1/count/t20ms/AR[0]
    SLICE_X59Y32         FDCE                                         f  slaveReg1/count/t20ms/countUp_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.510    14.851    slaveReg1/count/t20ms/CLK
    SLICE_X59Y32         FDCE                                         r  slaveReg1/count/t20ms/countUp_reg[20]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X59Y32         FDCE (Recov_fdce_C_CLR)     -0.580    14.496    slaveReg1/count/t20ms/countUp_reg[20]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -7.191    
  -------------------------------------------------------------------
                         slack                                  7.305    

Slack (MET) :             7.305ns  (required time - arrival time)
  Source:                 clearSlave_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaveReg1/count/t20ms/countUp_reg[21]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.419ns (20.441%)  route 1.631ns (79.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.620     5.141    clock_IBUF_BUFG
    SLICE_X62Y26         FDPE                                         r  clearSlave_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDPE (Prop_fdpe_C_Q)         0.419     5.560 f  clearSlave_reg/Q
                         net (fo=62, routed)          1.631     7.191    slaveReg1/count/t20ms/AR[0]
    SLICE_X59Y32         FDCE                                         f  slaveReg1/count/t20ms/countUp_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.510    14.851    slaveReg1/count/t20ms/CLK
    SLICE_X59Y32         FDCE                                         r  slaveReg1/count/t20ms/countUp_reg[21]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X59Y32         FDCE (Recov_fdce_C_CLR)     -0.580    14.496    slaveReg1/count/t20ms/countUp_reg[21]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -7.191    
  -------------------------------------------------------------------
                         slack                                  7.305    

Slack (MET) :             7.305ns  (required time - arrival time)
  Source:                 clearSlave_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaveReg1/count/t20ms/countUp_reg[22]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.419ns (20.441%)  route 1.631ns (79.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.620     5.141    clock_IBUF_BUFG
    SLICE_X62Y26         FDPE                                         r  clearSlave_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDPE (Prop_fdpe_C_Q)         0.419     5.560 f  clearSlave_reg/Q
                         net (fo=62, routed)          1.631     7.191    slaveReg1/count/t20ms/AR[0]
    SLICE_X59Y32         FDCE                                         f  slaveReg1/count/t20ms/countUp_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.510    14.851    slaveReg1/count/t20ms/CLK
    SLICE_X59Y32         FDCE                                         r  slaveReg1/count/t20ms/countUp_reg[22]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X59Y32         FDCE (Recov_fdce_C_CLR)     -0.580    14.496    slaveReg1/count/t20ms/countUp_reg[22]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -7.191    
  -------------------------------------------------------------------
                         slack                                  7.305    

Slack (MET) :             7.305ns  (required time - arrival time)
  Source:                 clearSlave_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaveReg1/count/t20ms/countUp_reg[23]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.050ns  (logic 0.419ns (20.441%)  route 1.631ns (79.559%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.620     5.141    clock_IBUF_BUFG
    SLICE_X62Y26         FDPE                                         r  clearSlave_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDPE (Prop_fdpe_C_Q)         0.419     5.560 f  clearSlave_reg/Q
                         net (fo=62, routed)          1.631     7.191    slaveReg1/count/t20ms/AR[0]
    SLICE_X59Y32         FDCE                                         f  slaveReg1/count/t20ms/countUp_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         1.510    14.851    slaveReg1/count/t20ms/CLK
    SLICE_X59Y32         FDCE                                         r  slaveReg1/count/t20ms/countUp_reg[23]/C
                         clock pessimism              0.260    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X59Y32         FDCE (Recov_fdce_C_CLR)     -0.580    14.496    slaveReg1/count/t20ms/countUp_reg[23]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -7.191    
  -------------------------------------------------------------------
                         slack                                  7.305    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 clearMaster_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterReg1/count/t20ms/countUp_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.566%)  route 0.198ns (58.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.583     1.466    clock_IBUF_BUFG
    SLICE_X62Y26         FDPE                                         r  clearMaster_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.607 f  clearMaster_reg/Q
                         net (fo=64, routed)          0.198     1.805    masterReg1/count/t20ms/AR[0]
    SLICE_X65Y26         FDCE                                         f  masterReg1/count/t20ms/countUp_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.851     1.978    masterReg1/count/t20ms/CLK
    SLICE_X65Y26         FDCE                                         r  masterReg1/count/t20ms/countUp_reg[0]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X65Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.387    masterReg1/count/t20ms/countUp_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 clearMaster_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterReg1/count/t20ms/countUp_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.566%)  route 0.198ns (58.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.583     1.466    clock_IBUF_BUFG
    SLICE_X62Y26         FDPE                                         r  clearMaster_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.607 f  clearMaster_reg/Q
                         net (fo=64, routed)          0.198     1.805    masterReg1/count/t20ms/AR[0]
    SLICE_X65Y26         FDCE                                         f  masterReg1/count/t20ms/countUp_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.851     1.978    masterReg1/count/t20ms/CLK
    SLICE_X65Y26         FDCE                                         r  masterReg1/count/t20ms/countUp_reg[1]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X65Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.387    masterReg1/count/t20ms/countUp_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 clearMaster_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterReg1/count/t20ms/countUp_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.566%)  route 0.198ns (58.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.583     1.466    clock_IBUF_BUFG
    SLICE_X62Y26         FDPE                                         r  clearMaster_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.607 f  clearMaster_reg/Q
                         net (fo=64, routed)          0.198     1.805    masterReg1/count/t20ms/AR[0]
    SLICE_X65Y26         FDCE                                         f  masterReg1/count/t20ms/countUp_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.851     1.978    masterReg1/count/t20ms/CLK
    SLICE_X65Y26         FDCE                                         r  masterReg1/count/t20ms/countUp_reg[2]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X65Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.387    masterReg1/count/t20ms/countUp_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 clearMaster_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            masterReg1/count/t20ms/countUp_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.141ns (41.566%)  route 0.198ns (58.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.583     1.466    clock_IBUF_BUFG
    SLICE_X62Y26         FDPE                                         r  clearMaster_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDPE (Prop_fdpe_C_Q)         0.141     1.607 f  clearMaster_reg/Q
                         net (fo=64, routed)          0.198     1.805    masterReg1/count/t20ms/AR[0]
    SLICE_X65Y26         FDCE                                         f  masterReg1/count/t20ms/countUp_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.851     1.978    masterReg1/count/t20ms/CLK
    SLICE_X65Y26         FDCE                                         r  masterReg1/count/t20ms/countUp_reg[3]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X65Y26         FDCE (Remov_fdce_C_CLR)     -0.092     1.387    masterReg1/count/t20ms/countUp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.387    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 clearSlave_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaveCounter/t20ms/countUp_reg[12]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.444%)  route 0.255ns (66.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.583     1.466    clock_IBUF_BUFG
    SLICE_X62Y26         FDPE                                         r  clearSlave_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDPE (Prop_fdpe_C_Q)         0.128     1.594 f  clearSlave_reg/Q
                         net (fo=62, routed)          0.255     1.849    slaveCounter/t20ms/AR[0]
    SLICE_X60Y26         FDCE                                         f  slaveCounter/t20ms/countUp_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.849     1.976    slaveCounter/t20ms/CLK
    SLICE_X60Y26         FDCE                                         r  slaveCounter/t20ms/countUp_reg[12]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X60Y26         FDCE (Remov_fdce_C_CLR)     -0.121     1.377    slaveCounter/t20ms/countUp_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 clearSlave_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaveCounter/t20ms/countUp_reg[13]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.444%)  route 0.255ns (66.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.583     1.466    clock_IBUF_BUFG
    SLICE_X62Y26         FDPE                                         r  clearSlave_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDPE (Prop_fdpe_C_Q)         0.128     1.594 f  clearSlave_reg/Q
                         net (fo=62, routed)          0.255     1.849    slaveCounter/t20ms/AR[0]
    SLICE_X60Y26         FDCE                                         f  slaveCounter/t20ms/countUp_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.849     1.976    slaveCounter/t20ms/CLK
    SLICE_X60Y26         FDCE                                         r  slaveCounter/t20ms/countUp_reg[13]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X60Y26         FDCE (Remov_fdce_C_CLR)     -0.121     1.377    slaveCounter/t20ms/countUp_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 clearSlave_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaveCounter/t20ms/countUp_reg[14]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.444%)  route 0.255ns (66.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.583     1.466    clock_IBUF_BUFG
    SLICE_X62Y26         FDPE                                         r  clearSlave_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDPE (Prop_fdpe_C_Q)         0.128     1.594 f  clearSlave_reg/Q
                         net (fo=62, routed)          0.255     1.849    slaveCounter/t20ms/AR[0]
    SLICE_X60Y26         FDCE                                         f  slaveCounter/t20ms/countUp_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.849     1.976    slaveCounter/t20ms/CLK
    SLICE_X60Y26         FDCE                                         r  slaveCounter/t20ms/countUp_reg[14]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X60Y26         FDCE (Remov_fdce_C_CLR)     -0.121     1.377    slaveCounter/t20ms/countUp_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.472ns  (arrival time - required time)
  Source:                 clearSlave_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaveCounter/t20ms/countUp_reg[15]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.128ns (33.444%)  route 0.255ns (66.556%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.583     1.466    clock_IBUF_BUFG
    SLICE_X62Y26         FDPE                                         r  clearSlave_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDPE (Prop_fdpe_C_Q)         0.128     1.594 f  clearSlave_reg/Q
                         net (fo=62, routed)          0.255     1.849    slaveCounter/t20ms/AR[0]
    SLICE_X60Y26         FDCE                                         f  slaveCounter/t20ms/countUp_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.849     1.976    slaveCounter/t20ms/CLK
    SLICE_X60Y26         FDCE                                         r  slaveCounter/t20ms/countUp_reg[15]/C
                         clock pessimism             -0.478     1.498    
    SLICE_X60Y26         FDCE (Remov_fdce_C_CLR)     -0.121     1.377    slaveCounter/t20ms/countUp_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 clearSlave_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaveCounter/t20ms/countUp_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.128ns (28.045%)  route 0.328ns (71.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.583     1.466    clock_IBUF_BUFG
    SLICE_X62Y26         FDPE                                         r  clearSlave_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDPE (Prop_fdpe_C_Q)         0.128     1.594 f  clearSlave_reg/Q
                         net (fo=62, routed)          0.328     1.923    slaveCounter/t20ms/AR[0]
    SLICE_X60Y25         FDCE                                         f  slaveCounter/t20ms/countUp_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.848     1.975    slaveCounter/t20ms/CLK
    SLICE_X60Y25         FDCE                                         r  slaveCounter/t20ms/countUp_reg[10]/C
                         clock pessimism             -0.478     1.497    
    SLICE_X60Y25         FDCE (Remov_fdce_C_CLR)     -0.121     1.376    slaveCounter/t20ms/countUp_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.546    

Slack (MET) :             0.546ns  (arrival time - required time)
  Source:                 clearSlave_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slaveCounter/t20ms/countUp_reg[11]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.128ns (28.045%)  route 0.328ns (71.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.583     1.466    clock_IBUF_BUFG
    SLICE_X62Y26         FDPE                                         r  clearSlave_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y26         FDPE (Prop_fdpe_C_Q)         0.128     1.594 f  clearSlave_reg/Q
                         net (fo=62, routed)          0.328     1.923    slaveCounter/t20ms/AR[0]
    SLICE_X60Y25         FDCE                                         f  slaveCounter/t20ms/countUp_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=136, routed)         0.848     1.975    slaveCounter/t20ms/CLK
    SLICE_X60Y25         FDCE                                         r  slaveCounter/t20ms/countUp_reg[11]/C
                         clock pessimism             -0.478     1.497    
    SLICE_X60Y25         FDCE (Remov_fdce_C_CLR)     -0.121     1.376    slaveCounter/t20ms/countUp_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.546    





