<?xml version="1.0" encoding="utf-8" standalone="yes" ?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
  <channel>
    <title>FPGA on Pejoicen&#39;s Blog Powered by Hugo | Theme Even</title>
    <link>https://pejoicen.github.io/tags/fpga/</link>
    <description>Recent content in FPGA on Pejoicen&#39;s Blog Powered by Hugo | Theme Even</description>
    <generator>Hugo -- gohugo.io</generator>
    <language>en</language>
    <lastBuildDate>Fri, 28 Dec 2018 10:06:49 +0800</lastBuildDate>
    
	<atom:link href="https://pejoicen.github.io/tags/fpga/index.xml" rel="self" type="application/rss+xml" />
    
    
    <item>
      <title>Xilinx 7Series CLB整理</title>
      <link>https://pejoicen.github.io/post/xilinx7seriesclb/</link>
      <pubDate>Fri, 28 Dec 2018 10:06:49 +0800</pubDate>
      
      <guid>https://pejoicen.github.io/post/xilinx7seriesclb/</guid>
      <description>&lt;p&gt;7系列FPGA是Xilinx新推出的基于28nm工艺的FPGA，其中包含三个系列：Artix、Kintex和Virtex。因项目要使用kintex7为平台做设计，需要对其内部结构做了研究，首先从CLB（Configurable
Logic Block）开始：&lt;/p&gt;</description>
    </item>
    
    <item>
      <title>Xilinx 7Series FPGA复位整理</title>
      <link>https://pejoicen.github.io/post/xilinx-7series-fpga%E5%A4%8D%E4%BD%8D/</link>
      <pubDate>Thu, 27 Dec 2018 10:10:10 +0800</pubDate>
      
      <guid>https://pejoicen.github.io/post/xilinx-7series-fpga%E5%A4%8D%E4%BD%8D/</guid>
      <description>&lt;p&gt;Xilinx 7Series FPGA复位整理&lt;/p&gt;</description>
    </item>
    
  </channel>
</rss>