Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Oct 22 10:35:27 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_4 -file /home/ubuntu/Desktop/project_1/timing_report_2.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (144)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (157)
6. checking no_output_delay (128)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (144)
--------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: awaddr[0] (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: awaddr[10] (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: awaddr[11] (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: awaddr[1] (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: awaddr[2] (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: awaddr[3] (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: awaddr[4] (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: awaddr[5] (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: awaddr[6] (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: awaddr[7] (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: awaddr[8] (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: awaddr[9] (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: awvalid (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: wdata[0] (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: wdata[10] (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: wdata[11] (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: wdata[12] (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: wdata[13] (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: wdata[14] (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: wdata[15] (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: wdata[16] (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: wdata[17] (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: wdata[18] (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: wdata[19] (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: wdata[1] (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: wdata[20] (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: wdata[21] (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: wdata[22] (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: wdata[23] (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: wdata[24] (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: wdata[25] (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: wdata[26] (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: wdata[27] (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: wdata[28] (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: wdata[29] (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: wdata[2] (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: wdata[30] (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: wdata[31] (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: wdata[3] (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: wdata[4] (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: wdata[5] (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: wdata[6] (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: wdata[7] (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: wdata[8] (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: wdata[9] (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1.cs_reg[0]/Q (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1.cs_reg[1]/Q (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G

 There are 3 register/latch pins with no clock driven by root clock pin: genblk1.cs_reg[2]/Q (HIGH)

genblk1.ns_reg[0]/G
genblk1.ns_reg[1]/G
genblk1.ns_reg[2]/G


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

genblk1.ns_reg[0]/D
genblk1.ns_reg[1]/D
genblk1.ns_reg[2]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (157)
--------------------------------
 There are 157 input ports with no input delay specified. (HIGH)

araddr[0]
araddr[10]
araddr[11]
araddr[1]
araddr[2]
araddr[3]
araddr[4]
araddr[5]
araddr[6]
araddr[7]
araddr[8]
araddr[9]
arvalid
awaddr[0]
awaddr[10]
awaddr[11]
awaddr[1]
awaddr[2]
awaddr[3]
awaddr[4]
awaddr[5]
awaddr[6]
awaddr[7]
awaddr[8]
awaddr[9]
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
rready
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (128)
---------------------------------
 There are 128 ports with no output delay specified. (HIGH)

awready
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[1]
rdata[2]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tvalid
ss_tready
tap_A[0]
tap_A[10]
tap_A[11]
tap_A[1]
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_A[6]
tap_A[7]
tap_A[8]
tap_A[9]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]
wready

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.835        0.000                      0                  323        0.135        0.000                      0                  323        5.500        0.000                       0                   231  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
axis_clk  {0.000 6.000}      12.000          83.333          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            1.835        0.000                      0                  323        0.135        0.000                      0                  323        5.500        0.000                       0                   231  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        1.835ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.835ns  (required time - arrival time)
  Source:                 genblk1.cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.multi_result_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.060ns  (logic 7.555ns (75.096%)  route 2.505ns (24.904%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.cs_reg[1]/Q
                         net (fo=105, unplaced)       0.842     3.776    genblk1.cs[1]
                                                                      r  genblk1.multi_result0_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     4.071 r  genblk1.multi_result0_i_1/O
                         net (fo=1, unplaced)         0.800     4.871    genblk1.multi_result0_i_1_n_0
                                                                      r  genblk1.multi_result0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.907 r  genblk1.multi_result0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.962    genblk1.multi_result0_n_106
                                                                      r  genblk1.multi_result0__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.480 r  genblk1.multi_result0__0/P[0]
                         net (fo=1, unplaced)         0.800    11.280    genblk1.multi_result0__0_n_105
                                                                      r  genblk1.multi_result[19]_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    11.404 r  genblk1.multi_result[19]_i_7/O
                         net (fo=1, unplaced)         0.000    11.404    genblk1.multi_result[19]_i_7_n_0
                                                                      r  genblk1.multi_result_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.937 r  genblk1.multi_result_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    11.946    genblk1.multi_result_reg[19]_i_1_n_0
                                                                      r  genblk1.multi_result_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.063 r  genblk1.multi_result_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.063    genblk1.multi_result_reg[23]_i_1_n_0
                                                                      r  genblk1.multi_result_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.180 r  genblk1.multi_result_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.180    genblk1.multi_result_reg[27]_i_1_n_0
                                                                      r  genblk1.multi_result_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.517 r  genblk1.multi_result_reg[31]_i_2/O[1]
                         net (fo=1, unplaced)         0.000    12.517    genblk1.multi_result_reg[31]_i_2_n_6
                         FDCE                                         r  genblk1.multi_result_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.multi_result_reg[29]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    genblk1.multi_result_reg[29]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -12.517    
  -------------------------------------------------------------------
                         slack                                  1.835    

Slack (MET) :             1.841ns  (required time - arrival time)
  Source:                 genblk1.cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.multi_result_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        10.054ns  (logic 7.549ns (75.081%)  route 2.505ns (24.919%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.cs_reg[1]/Q
                         net (fo=105, unplaced)       0.842     3.776    genblk1.cs[1]
                                                                      r  genblk1.multi_result0_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     4.071 r  genblk1.multi_result0_i_1/O
                         net (fo=1, unplaced)         0.800     4.871    genblk1.multi_result0_i_1_n_0
                                                                      r  genblk1.multi_result0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.907 r  genblk1.multi_result0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.962    genblk1.multi_result0_n_106
                                                                      r  genblk1.multi_result0__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.480 r  genblk1.multi_result0__0/P[0]
                         net (fo=1, unplaced)         0.800    11.280    genblk1.multi_result0__0_n_105
                                                                      r  genblk1.multi_result[19]_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    11.404 r  genblk1.multi_result[19]_i_7/O
                         net (fo=1, unplaced)         0.000    11.404    genblk1.multi_result[19]_i_7_n_0
                                                                      r  genblk1.multi_result_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.937 r  genblk1.multi_result_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    11.946    genblk1.multi_result_reg[19]_i_1_n_0
                                                                      r  genblk1.multi_result_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.063 r  genblk1.multi_result_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.063    genblk1.multi_result_reg[23]_i_1_n_0
                                                                      r  genblk1.multi_result_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.180 r  genblk1.multi_result_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.180    genblk1.multi_result_reg[27]_i_1_n_0
                                                                      r  genblk1.multi_result_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.511 r  genblk1.multi_result_reg[31]_i_2/O[3]
                         net (fo=1, unplaced)         0.000    12.511    genblk1.multi_result_reg[31]_i_2_n_4
                         FDCE                                         r  genblk1.multi_result_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.multi_result_reg[31]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    genblk1.multi_result_reg[31]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -12.511    
  -------------------------------------------------------------------
                         slack                                  1.841    

Slack (MET) :             1.916ns  (required time - arrival time)
  Source:                 genblk1.cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.multi_result_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.979ns  (logic 7.474ns (74.894%)  route 2.505ns (25.106%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.cs_reg[1]/Q
                         net (fo=105, unplaced)       0.842     3.776    genblk1.cs[1]
                                                                      r  genblk1.multi_result0_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     4.071 r  genblk1.multi_result0_i_1/O
                         net (fo=1, unplaced)         0.800     4.871    genblk1.multi_result0_i_1_n_0
                                                                      r  genblk1.multi_result0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.907 r  genblk1.multi_result0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.962    genblk1.multi_result0_n_106
                                                                      r  genblk1.multi_result0__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.480 r  genblk1.multi_result0__0/P[0]
                         net (fo=1, unplaced)         0.800    11.280    genblk1.multi_result0__0_n_105
                                                                      r  genblk1.multi_result[19]_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    11.404 r  genblk1.multi_result[19]_i_7/O
                         net (fo=1, unplaced)         0.000    11.404    genblk1.multi_result[19]_i_7_n_0
                                                                      r  genblk1.multi_result_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.937 r  genblk1.multi_result_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    11.946    genblk1.multi_result_reg[19]_i_1_n_0
                                                                      r  genblk1.multi_result_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.063 r  genblk1.multi_result_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.063    genblk1.multi_result_reg[23]_i_1_n_0
                                                                      r  genblk1.multi_result_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.180 r  genblk1.multi_result_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.180    genblk1.multi_result_reg[27]_i_1_n_0
                                                                      r  genblk1.multi_result_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.436 r  genblk1.multi_result_reg[31]_i_2/O[2]
                         net (fo=1, unplaced)         0.000    12.436    genblk1.multi_result_reg[31]_i_2_n_5
                         FDCE                                         r  genblk1.multi_result_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.multi_result_reg[30]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    genblk1.multi_result_reg[30]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -12.436    
  -------------------------------------------------------------------
                         slack                                  1.916    

Slack (MET) :             1.940ns  (required time - arrival time)
  Source:                 genblk1.cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.multi_result_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.955ns  (logic 7.450ns (74.834%)  route 2.505ns (25.166%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.cs_reg[1]/Q
                         net (fo=105, unplaced)       0.842     3.776    genblk1.cs[1]
                                                                      r  genblk1.multi_result0_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     4.071 r  genblk1.multi_result0_i_1/O
                         net (fo=1, unplaced)         0.800     4.871    genblk1.multi_result0_i_1_n_0
                                                                      r  genblk1.multi_result0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.907 r  genblk1.multi_result0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.962    genblk1.multi_result0_n_106
                                                                      r  genblk1.multi_result0__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.480 r  genblk1.multi_result0__0/P[0]
                         net (fo=1, unplaced)         0.800    11.280    genblk1.multi_result0__0_n_105
                                                                      r  genblk1.multi_result[19]_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    11.404 r  genblk1.multi_result[19]_i_7/O
                         net (fo=1, unplaced)         0.000    11.404    genblk1.multi_result[19]_i_7_n_0
                                                                      r  genblk1.multi_result_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.937 r  genblk1.multi_result_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    11.946    genblk1.multi_result_reg[19]_i_1_n_0
                                                                      r  genblk1.multi_result_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.063 r  genblk1.multi_result_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.063    genblk1.multi_result_reg[23]_i_1_n_0
                                                                      r  genblk1.multi_result_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.180 r  genblk1.multi_result_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.180    genblk1.multi_result_reg[27]_i_1_n_0
                                                                      r  genblk1.multi_result_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.412 r  genblk1.multi_result_reg[31]_i_2/O[0]
                         net (fo=1, unplaced)         0.000    12.412    genblk1.multi_result_reg[31]_i_2_n_7
                         FDCE                                         r  genblk1.multi_result_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.multi_result_reg[28]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    genblk1.multi_result_reg[28]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -12.412    
  -------------------------------------------------------------------
                         slack                                  1.940    

Slack (MET) :             1.952ns  (required time - arrival time)
  Source:                 genblk1.cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.multi_result_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.943ns  (logic 7.438ns (74.803%)  route 2.505ns (25.197%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.cs_reg[1]/Q
                         net (fo=105, unplaced)       0.842     3.776    genblk1.cs[1]
                                                                      r  genblk1.multi_result0_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     4.071 r  genblk1.multi_result0_i_1/O
                         net (fo=1, unplaced)         0.800     4.871    genblk1.multi_result0_i_1_n_0
                                                                      r  genblk1.multi_result0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.907 r  genblk1.multi_result0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.962    genblk1.multi_result0_n_106
                                                                      r  genblk1.multi_result0__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.480 r  genblk1.multi_result0__0/P[0]
                         net (fo=1, unplaced)         0.800    11.280    genblk1.multi_result0__0_n_105
                                                                      r  genblk1.multi_result[19]_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    11.404 r  genblk1.multi_result[19]_i_7/O
                         net (fo=1, unplaced)         0.000    11.404    genblk1.multi_result[19]_i_7_n_0
                                                                      r  genblk1.multi_result_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.937 r  genblk1.multi_result_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    11.946    genblk1.multi_result_reg[19]_i_1_n_0
                                                                      r  genblk1.multi_result_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.063 r  genblk1.multi_result_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.063    genblk1.multi_result_reg[23]_i_1_n_0
                                                                      r  genblk1.multi_result_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.400 r  genblk1.multi_result_reg[27]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    12.400    genblk1.multi_result_reg[27]_i_1_n_6
                         FDCE                                         r  genblk1.multi_result_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.multi_result_reg[25]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    genblk1.multi_result_reg[25]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -12.400    
  -------------------------------------------------------------------
                         slack                                  1.952    

Slack (MET) :             1.958ns  (required time - arrival time)
  Source:                 genblk1.cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.multi_result_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.937ns  (logic 7.432ns (74.788%)  route 2.505ns (25.212%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.cs_reg[1]/Q
                         net (fo=105, unplaced)       0.842     3.776    genblk1.cs[1]
                                                                      r  genblk1.multi_result0_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     4.071 r  genblk1.multi_result0_i_1/O
                         net (fo=1, unplaced)         0.800     4.871    genblk1.multi_result0_i_1_n_0
                                                                      r  genblk1.multi_result0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.907 r  genblk1.multi_result0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.962    genblk1.multi_result0_n_106
                                                                      r  genblk1.multi_result0__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.480 r  genblk1.multi_result0__0/P[0]
                         net (fo=1, unplaced)         0.800    11.280    genblk1.multi_result0__0_n_105
                                                                      r  genblk1.multi_result[19]_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    11.404 r  genblk1.multi_result[19]_i_7/O
                         net (fo=1, unplaced)         0.000    11.404    genblk1.multi_result[19]_i_7_n_0
                                                                      r  genblk1.multi_result_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.937 r  genblk1.multi_result_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    11.946    genblk1.multi_result_reg[19]_i_1_n_0
                                                                      r  genblk1.multi_result_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.063 r  genblk1.multi_result_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.063    genblk1.multi_result_reg[23]_i_1_n_0
                                                                      r  genblk1.multi_result_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.394 r  genblk1.multi_result_reg[27]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    12.394    genblk1.multi_result_reg[27]_i_1_n_4
                         FDCE                                         r  genblk1.multi_result_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.multi_result_reg[27]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    genblk1.multi_result_reg[27]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -12.394    
  -------------------------------------------------------------------
                         slack                                  1.958    

Slack (MET) :             2.033ns  (required time - arrival time)
  Source:                 genblk1.cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.multi_result_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.862ns  (logic 7.357ns (74.596%)  route 2.505ns (25.404%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.cs_reg[1]/Q
                         net (fo=105, unplaced)       0.842     3.776    genblk1.cs[1]
                                                                      r  genblk1.multi_result0_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     4.071 r  genblk1.multi_result0_i_1/O
                         net (fo=1, unplaced)         0.800     4.871    genblk1.multi_result0_i_1_n_0
                                                                      r  genblk1.multi_result0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.907 r  genblk1.multi_result0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.962    genblk1.multi_result0_n_106
                                                                      r  genblk1.multi_result0__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.480 r  genblk1.multi_result0__0/P[0]
                         net (fo=1, unplaced)         0.800    11.280    genblk1.multi_result0__0_n_105
                                                                      r  genblk1.multi_result[19]_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    11.404 r  genblk1.multi_result[19]_i_7/O
                         net (fo=1, unplaced)         0.000    11.404    genblk1.multi_result[19]_i_7_n_0
                                                                      r  genblk1.multi_result_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.937 r  genblk1.multi_result_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    11.946    genblk1.multi_result_reg[19]_i_1_n_0
                                                                      r  genblk1.multi_result_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.063 r  genblk1.multi_result_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.063    genblk1.multi_result_reg[23]_i_1_n_0
                                                                      r  genblk1.multi_result_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    12.319 r  genblk1.multi_result_reg[27]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    12.319    genblk1.multi_result_reg[27]_i_1_n_5
                         FDCE                                         r  genblk1.multi_result_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.multi_result_reg[26]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    genblk1.multi_result_reg[26]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -12.319    
  -------------------------------------------------------------------
                         slack                                  2.033    

Slack (MET) :             2.057ns  (required time - arrival time)
  Source:                 genblk1.cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.multi_result_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.838ns  (logic 7.333ns (74.534%)  route 2.505ns (25.466%))
  Logic Levels:           7  (CARRY4=3 DSP48E1=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.cs_reg[1]/Q
                         net (fo=105, unplaced)       0.842     3.776    genblk1.cs[1]
                                                                      r  genblk1.multi_result0_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     4.071 r  genblk1.multi_result0_i_1/O
                         net (fo=1, unplaced)         0.800     4.871    genblk1.multi_result0_i_1_n_0
                                                                      r  genblk1.multi_result0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.907 r  genblk1.multi_result0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.962    genblk1.multi_result0_n_106
                                                                      r  genblk1.multi_result0__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.480 r  genblk1.multi_result0__0/P[0]
                         net (fo=1, unplaced)         0.800    11.280    genblk1.multi_result0__0_n_105
                                                                      r  genblk1.multi_result[19]_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    11.404 r  genblk1.multi_result[19]_i_7/O
                         net (fo=1, unplaced)         0.000    11.404    genblk1.multi_result[19]_i_7_n_0
                                                                      r  genblk1.multi_result_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.937 r  genblk1.multi_result_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    11.946    genblk1.multi_result_reg[19]_i_1_n_0
                                                                      r  genblk1.multi_result_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.063 r  genblk1.multi_result_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    12.063    genblk1.multi_result_reg[23]_i_1_n_0
                                                                      r  genblk1.multi_result_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.295 r  genblk1.multi_result_reg[27]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    12.295    genblk1.multi_result_reg[27]_i_1_n_7
                         FDCE                                         r  genblk1.multi_result_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.multi_result_reg[24]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    genblk1.multi_result_reg[24]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -12.295    
  -------------------------------------------------------------------
                         slack                                  2.057    

Slack (MET) :             2.069ns  (required time - arrival time)
  Source:                 genblk1.cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.multi_result_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.826ns  (logic 7.321ns (74.503%)  route 2.505ns (25.497%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.cs_reg[1]/Q
                         net (fo=105, unplaced)       0.842     3.776    genblk1.cs[1]
                                                                      r  genblk1.multi_result0_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     4.071 r  genblk1.multi_result0_i_1/O
                         net (fo=1, unplaced)         0.800     4.871    genblk1.multi_result0_i_1_n_0
                                                                      r  genblk1.multi_result0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.907 r  genblk1.multi_result0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.962    genblk1.multi_result0_n_106
                                                                      r  genblk1.multi_result0__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.480 r  genblk1.multi_result0__0/P[0]
                         net (fo=1, unplaced)         0.800    11.280    genblk1.multi_result0__0_n_105
                                                                      r  genblk1.multi_result[19]_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    11.404 r  genblk1.multi_result[19]_i_7/O
                         net (fo=1, unplaced)         0.000    11.404    genblk1.multi_result[19]_i_7_n_0
                                                                      r  genblk1.multi_result_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.937 r  genblk1.multi_result_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    11.946    genblk1.multi_result_reg[19]_i_1_n_0
                                                                      r  genblk1.multi_result_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    12.283 r  genblk1.multi_result_reg[23]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    12.283    genblk1.multi_result_reg[23]_i_1_n_6
                         FDCE                                         r  genblk1.multi_result_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.multi_result_reg[21]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    genblk1.multi_result_reg[21]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -12.283    
  -------------------------------------------------------------------
                         slack                                  2.069    

Slack (MET) :             2.075ns  (required time - arrival time)
  Source:                 genblk1.cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.multi_result_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.000ns  (axis_clk rise@12.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        9.820ns  (logic 7.315ns (74.488%)  route 2.505ns (25.512%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 14.128 - 12.000 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.cs_reg[1]/Q
                         net (fo=105, unplaced)       0.842     3.776    genblk1.cs[1]
                                                                      r  genblk1.multi_result0_i_1/I2
                         LUT5 (Prop_lut5_I2_O)        0.295     4.071 r  genblk1.multi_result0_i_1/O
                         net (fo=1, unplaced)         0.800     4.871    genblk1.multi_result0_i_1_n_0
                                                                      r  genblk1.multi_result0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.907 r  genblk1.multi_result0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     8.962    genblk1.multi_result0_n_106
                                                                      r  genblk1.multi_result0__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    10.480 r  genblk1.multi_result0__0/P[0]
                         net (fo=1, unplaced)         0.800    11.280    genblk1.multi_result0__0_n_105
                                                                      r  genblk1.multi_result[19]_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.124    11.404 r  genblk1.multi_result[19]_i_7/O
                         net (fo=1, unplaced)         0.000    11.404    genblk1.multi_result[19]_i_7_n_0
                                                                      r  genblk1.multi_result_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    11.937 r  genblk1.multi_result_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009    11.946    genblk1.multi_result_reg[19]_i_1_n_0
                                                                      r  genblk1.multi_result_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    12.277 r  genblk1.multi_result_reg[23]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    12.277    genblk1.multi_result_reg[23]_i_1_n_4
                         FDCE                                         r  genblk1.multi_result_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                     12.000    12.000 r  
                                                      0.000    12.000 r  axis_clk (IN)
                         net (fo=0)                   0.000    12.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838    12.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760    13.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091    13.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.439    14.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.multi_result_reg[23]/C
                         clock pessimism              0.184    14.311    
                         clock uncertainty           -0.035    14.276    
                         FDCE (Setup_fdce_C_D)        0.076    14.352    genblk1.multi_result_reg[23]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                         -12.277    
  -------------------------------------------------------------------
                         slack                                  2.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 genblk1.out_EN_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.out_EN_t_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.248ns (65.419%)  route 0.131ns (34.581%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.out_EN_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.out_EN_reg/Q
                         net (fo=1, unplaced)         0.131     0.956    genblk1.out_EN_reg_n_0
                                                                      r  genblk1.out_EN_t_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.101     1.057 r  genblk1.out_EN_t_i_1/O
                         net (fo=1, unplaced)         0.000     1.057    genblk1.out_EN_t_i_1_n_0
                         FDCE                                         r  genblk1.out_EN_t_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.out_EN_t_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.out_EN_t_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.057    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 genblk1.ap_idle_reg/C
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.ap_idle_reg/D
                            (rising edge-triggered cell FDPE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDPE                                         r  genblk1.ap_idle_reg/C
  -------------------------------------------------------------------    -------------------
                         FDPE (Prop_fdpe_C_Q)         0.147     0.825 r  genblk1.ap_idle_reg/Q
                         net (fo=2, unplaced)         0.136     0.960    genblk1.ap_idle_reg_n_0
                                                                      r  genblk1.ap_idle_i_1/I2
                         LUT3 (Prop_lut3_I2_O)        0.098     1.058 r  genblk1.ap_idle_i_1/O
                         net (fo=1, unplaced)         0.000     1.058    genblk1.ap_idle_i_1_n_0
                         FDPE                                         r  genblk1.ap_idle_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDPE                                         r  genblk1.ap_idle_reg/C
                         clock pessimism             -0.210     0.823    
                         FDPE (Hold_fdpe_C_D)         0.099     0.922    genblk1.ap_idle_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 genblk1.do_cal_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.do_cal_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.245ns (63.855%)  route 0.139ns (36.145%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.do_cal_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.do_cal_reg/Q
                         net (fo=3, unplaced)         0.139     0.963    genblk1.do_cal
                                                                      r  genblk1.do_cal_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.098     1.061 r  genblk1.do_cal_i_1/O
                         net (fo=1, unplaced)         0.000     1.061    genblk1.do_cal_i_1_n_0
                         FDCE                                         r  genblk1.do_cal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.do_cal_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.do_cal_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 genblk1.pattern_number_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.pattern_number_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.245ns (63.437%)  route 0.141ns (36.563%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.pattern_number_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.pattern_number_reg[4]/Q
                         net (fo=4, unplaced)         0.141     0.966    genblk1.pattern_number_reg[4]
                                                                      r  genblk1.pattern_number[5]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.064 r  genblk1.pattern_number[5]_i_1/O
                         net (fo=1, unplaced)         0.000     1.064    p_0_in__0[5]
                         FDCE                                         r  genblk1.pattern_number_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.pattern_number_reg[5]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.pattern_number_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.064    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 genblk1.pattern_number_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.pattern_number_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.pattern_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.pattern_number_reg[2]/Q
                         net (fo=6, unplaced)         0.145     0.969    genblk1.pattern_number_reg[2]
                                                                      r  genblk1.pattern_number[3]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.067 r  genblk1.pattern_number[3]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    p_0_in__0[3]
                         FDCE                                         r  genblk1.pattern_number_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.pattern_number_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.pattern_number_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 genblk1.stream_count_ss_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.stream_count_ss_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.stream_count_ss_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  genblk1.stream_count_ss_reg[0]/Q
                         net (fo=6, unplaced)         0.145     0.969    genblk1.stream_count_ss[0]
                                                                      f  genblk1.stream_count_ss[0]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.067 r  genblk1.stream_count_ss[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    p_1_in__0[0]
                         FDCE                                         r  genblk1.stream_count_ss_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.stream_count_ss_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.stream_count_ss_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 genblk1.out_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.out_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.245ns (62.685%)  route 0.146ns (37.315%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.out_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  genblk1.out_count_reg[0]/Q
                         net (fo=7, unplaced)         0.146     0.970    genblk1.out_count_reg[0]
                                                                      f  genblk1.out_count[0]_i_1/I0
                         LUT1 (Prop_lut1_I0_O)        0.098     1.068 r  genblk1.out_count[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    p_0_in__2[0]
                         FDCE                                         r  genblk1.out_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.out_count_reg[0]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.out_count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 genblk1.pattern_number_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.pattern_number_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.245ns (62.685%)  route 0.146ns (37.315%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.pattern_number_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.pattern_number_reg[1]/Q
                         net (fo=7, unplaced)         0.146     0.970    genblk1.pattern_number_reg[1]
                                                                      r  genblk1.pattern_number[1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.068 r  genblk1.pattern_number[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    p_0_in__0[1]
                         FDCE                                         r  genblk1.pattern_number_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.pattern_number_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.pattern_number_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 genblk1.stream_count_ss_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.stream_count_ss_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.245ns (62.685%)  route 0.146ns (37.315%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.stream_count_ss_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.stream_count_ss_reg[2]/Q
                         net (fo=7, unplaced)         0.146     0.970    genblk1.stream_count_ss[2]
                                                                      r  genblk1.stream_count_ss[2]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.098     1.068 r  genblk1.stream_count_ss[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.068    p_1_in__0[2]
                         FDCE                                         r  genblk1.stream_count_ss_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.stream_count_ss_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.stream_count_ss_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 genblk1.out_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.out_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.248ns (63.444%)  route 0.143ns (36.556%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.out_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.out_count_reg[2]/Q
                         net (fo=5, unplaced)         0.143     0.967    genblk1.out_count_reg[2]
                                                                      r  genblk1.out_count[3]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.068 r  genblk1.out_count[3]_i_2/O
                         net (fo=1, unplaced)         0.000     1.068    p_0_in__2[3]
                         FDCE                                         r  genblk1.out_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.out_count_reg[3]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    genblk1.out_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.068    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 6.000 }
Period(ns):         12.000
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         12.000      9.845                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               genblk1.X_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               genblk1.X_count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               genblk1.X_count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               genblk1.X_count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               genblk1.Xn_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               genblk1.Xn_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               genblk1.Xn_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               genblk1.Xn_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         12.000      11.000               genblk1.Xn_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500                genblk1.X_count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500                genblk1.X_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500                genblk1.X_count_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500                genblk1.X_count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500                genblk1.X_count_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500                genblk1.X_count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500                genblk1.X_count_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500                genblk1.X_count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500                genblk1.Xn_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500                genblk1.Xn_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.000       5.500                genblk1.X_count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.000       5.500                genblk1.X_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.000       5.500                genblk1.X_count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.000       5.500                genblk1.X_count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.000       5.500                genblk1.X_count_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.000       5.500                genblk1.X_count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.000       5.500                genblk1.X_count_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.000       5.500                genblk1.X_count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         6.000       5.500                genblk1.Xn_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         6.000       5.500                genblk1.Xn_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            79 Endpoints
Min Delay            79 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.139ns  (logic 4.901ns (68.657%)  route 2.237ns (31.343%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT1=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      f  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[5]
                                                                      f  tap_A_OBUF[7]_inst_i_5/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  tap_A_OBUF[7]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     1.895    tap_A_OBUF[7]_inst_i_5_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.428 r  tap_A_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     2.437    tap_A_OBUF[7]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     2.768 r  tap_A_OBUF[11]_inst_i_2/O[3]
                         net (fo=2, unplaced)         0.629     3.397    tap_A1[11]
                                                                      r  tap_A_OBUF[11]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.307     3.704 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.504    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.139 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.139    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            tap_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.909ns  (logic 4.680ns (67.744%)  route 2.228ns (32.256%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT1=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      f  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[5]
                                                                      f  tap_A_OBUF[7]_inst_i_5/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  tap_A_OBUF[7]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     1.895    tap_A_OBUF[7]_inst_i_5_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     2.538 r  tap_A_OBUF[7]_inst_i_2/O[3]
                         net (fo=2, unplaced)         0.629     3.167    tap_A1[7]
                                                                      r  tap_A_OBUF[7]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.307     3.474 r  tap_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.274    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.909 r  tap_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.909    tap_A[7]
                                                                      r  tap_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.892ns  (logic 4.820ns (69.943%)  route 2.071ns (30.057%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT1=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      f  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[5]
                                                                      f  tap_A_OBUF[7]_inst_i_5/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  tap_A_OBUF[7]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     1.895    tap_A_OBUF[7]_inst_i_5_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.428 r  tap_A_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     2.437    tap_A_OBUF[7]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     2.693 r  tap_A_OBUF[11]_inst_i_2/O[2]
                         net (fo=2, unplaced)         0.463     3.156    tap_A1[10]
                                                                      r  tap_A_OBUF[10]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.301     3.457 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.257    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.892 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.892    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            tap_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.838ns  (logic 4.906ns (71.753%)  route 1.931ns (28.247%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT1=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      f  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[5]
                                                                      f  tap_A_OBUF[7]_inst_i_5/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  tap_A_OBUF[7]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     1.895    tap_A_OBUF[7]_inst_i_5_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.428 r  tap_A_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     2.437    tap_A_OBUF[7]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     2.774 r  tap_A_OBUF[11]_inst_i_2/O[1]
                         net (fo=2, unplaced)         0.323     3.097    tap_A1[9]
                                                                      r  tap_A_OBUF[9]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.306     3.403 r  tap_A_OBUF[9]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.203    tap_A_OBUF[9]
                                                                      r  tap_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.838 r  tap_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.838    tap_A[9]
                                                                      r  tap_A[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            tap_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.721ns  (logic 4.790ns (71.276%)  route 1.930ns (28.724%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT1=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      f  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[5]
                                                                      f  tap_A_OBUF[7]_inst_i_5/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  tap_A_OBUF[7]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     1.895    tap_A_OBUF[7]_inst_i_5_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.428 r  tap_A_OBUF[7]_inst_i_2/CO[3]
                         net (fo=1, unplaced)         0.009     2.437    tap_A_OBUF[7]_inst_i_2_n_0
                                                                      r  tap_A_OBUF[11]_inst_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     2.669 r  tap_A_OBUF[11]_inst_i_2/O[0]
                         net (fo=2, unplaced)         0.322     2.991    tap_A1[8]
                                                                      r  tap_A_OBUF[8]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     3.286 r  tap_A_OBUF[8]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.086    tap_A_OBUF[8]
                                                                      r  tap_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.721 r  tap_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.721    tap_A[8]
                                                                      r  tap_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[5]
                            (input port)
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.672ns  (logic 4.609ns (69.086%)  route 2.062ns (30.914%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT1=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[5] (IN)
                         net (fo=0)                   0.000     0.000    araddr[5]
                                                                      f  araddr_IBUF[5]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[5]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[5]
                                                                      f  tap_A_OBUF[7]_inst_i_5/I0
                         LUT1 (Prop_lut1_I0_O)        0.124     1.895 r  tap_A_OBUF[7]_inst_i_5/O
                         net (fo=1, unplaced)         0.000     1.895    tap_A_OBUF[7]_inst_i_5_n_0
                                                                      r  tap_A_OBUF[7]_inst_i_2/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     2.473 r  tap_A_OBUF[7]_inst_i_2/O[2]
                         net (fo=2, unplaced)         0.463     2.936    tap_A1[6]
                                                                      r  tap_A_OBUF[6]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.301     3.237 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.037    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.672 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.672    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[7]
                            (input port)
  Destination:            rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.547ns  (logic 3.978ns (60.767%)  route 2.568ns (39.233%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  araddr[7] (IN)
                         net (fo=0)                   0.000     0.000    araddr[7]
                                                                      f  araddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 f  araddr_IBUF[7]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[7]
                                                                      f  rdata_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 f  rdata_OBUF[31]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    rdata_OBUF[31]_inst_i_4_n_0
                                                                      f  rdata_OBUF[31]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.468 r  rdata_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.520     2.988    rdata_OBUF[31]_inst_i_2_n_0
                                                                      r  rdata_OBUF[0]_inst_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.124     3.112 r  rdata_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.912    rdata_OBUF[0]
                                                                      r  rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.547 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.547    rdata[0]
                                                                      r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[7]
                            (input port)
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.547ns  (logic 3.978ns (60.767%)  route 2.568ns (39.233%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[7] (IN)
                         net (fo=0)                   0.000     0.000    araddr[7]
                                                                      r  araddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[7]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[7]
                                                                      r  rdata_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  rdata_OBUF[31]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.468 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.520     2.988    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  rdata_OBUF[10]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.112 r  rdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.912    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.547 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.547    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[7]
                            (input port)
  Destination:            rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.547ns  (logic 3.978ns (60.767%)  route 2.568ns (39.233%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[7] (IN)
                         net (fo=0)                   0.000     0.000    araddr[7]
                                                                      r  araddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[7]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[7]
                                                                      r  rdata_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  rdata_OBUF[31]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.468 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.520     2.988    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  rdata_OBUF[12]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.112 r  rdata_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.912    rdata_OBUF[12]
                                                                      r  rdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.547 r  rdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     6.547    rdata[12]
                                                                      r  rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[7]
                            (input port)
  Destination:            rdata[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.547ns  (logic 3.978ns (60.767%)  route 2.568ns (39.233%))
  Logic Levels:           5  (IBUF=1 LUT2=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[7] (IN)
                         net (fo=0)                   0.000     0.000    araddr[7]
                                                                      r  araddr_IBUF[7]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  araddr_IBUF[7]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    araddr_IBUF[7]
                                                                      r  rdata_OBUF[31]_inst_i_4/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     1.895 r  rdata_OBUF[31]_inst_i_4/O
                         net (fo=1, unplaced)         0.449     2.344    rdata_OBUF[31]_inst_i_4_n_0
                                                                      r  rdata_OBUF[31]_inst_i_2/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     2.468 f  rdata_OBUF[31]_inst_i_2/O
                         net (fo=32, unplaced)        0.520     2.988    rdata_OBUF[31]_inst_i_2_n_0
                                                                      f  rdata_OBUF[14]_inst_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.124     3.112 r  rdata_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     3.912    rdata_OBUF[14]
                                                                      r  rdata_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     6.547 r  rdata_OBUF[14]_inst/O
                         net (fo=0)                   0.000     6.547    rdata[14]
                                                                      r  rdata[14] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            genblk1.ns_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.583ns  (logic 0.245ns (42.134%)  route 0.337ns (57.866%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      f  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 f  wvalid_IBUF_inst/O
                         net (fo=4, unplaced)         0.337     0.538    wvalid_IBUF
                                                                      f  genblk1.ns_reg[1]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.045     0.583 r  genblk1.ns_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.583    genblk1.ns_reg[1]_i_1_n_0
                         LDCE                                         r  genblk1.ns_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            genblk1.ns_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.817ns  (logic 0.290ns (35.559%)  route 0.526ns (64.441%))
  Logic Levels:           3  (IBUF=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wvalid_IBUF_inst/O
                         net (fo=4, unplaced)         0.337     0.538    wvalid_IBUF
                                                                      r  genblk1.ns_reg[0]_i_2/I2
                         LUT6 (Prop_lut6_I2_O)        0.045     0.583 r  genblk1.ns_reg[0]_i_2/O
                         net (fo=1, unplaced)         0.189     0.772    genblk1.ns_reg[0]_i_2_n_0
                                                                      r  genblk1.ns_reg[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.045     0.817 r  genblk1.ns_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.817    genblk1.ns_reg[0]_i_1_n_0
                         LDCE                                         r  genblk1.ns_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 arvalid
                            (input port)
  Destination:            arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.039%)  route 0.337ns (19.961%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  arvalid (IN)
                         net (fo=0)                   0.000     0.000    arvalid
                                                                      r  arvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  arvalid_IBUF_inst/O
                         net (fo=2, unplaced)         0.337     0.538    arready_OBUF
                                                                      r  arready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     1.689 r  arready_OBUF_inst/O
                         net (fo=0)                   0.000     1.689    arready
                                                                      r  arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 araddr[1]
                            (input port)
  Destination:            tap_A[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.070ns  (logic 1.396ns (67.429%)  route 0.674ns (32.571%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  araddr[1] (IN)
                         net (fo=0)                   0.000     0.000    araddr[1]
                                                                      r  araddr_IBUF[1]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  araddr_IBUF[1]_inst/O
                         net (fo=3, unplaced)         0.337     0.538    araddr_IBUF[1]
                                                                      r  tap_A_OBUF[1]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.044     0.582 r  tap_A_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.919    tap_A_OBUF[1]
                                                                      r  tap_A_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.070 r  tap_A_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.070    tap_A[1]
                                                                      r  tap_A[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[0]
                            (input port)
  Destination:            data_Di[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[0] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[0]
                                                                      r  ss_tdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    ss_tdata_IBUF[0]
                                                                      r  data_Di_OBUF[0]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     0.583 r  data_Di_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[0]
                                                                      r  data_Di_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[0]
                                                                      r  data_Di[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[10]
                            (input port)
  Destination:            data_Di[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[10] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[10]
                                                                      r  ss_tdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    ss_tdata_IBUF[10]
                                                                      r  data_Di_OBUF[10]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     0.583 r  data_Di_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[10]
                                                                      r  data_Di_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[10]
                                                                      r  data_Di[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[11]
                            (input port)
  Destination:            data_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[11] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[11]
                                                                      r  ss_tdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    ss_tdata_IBUF[11]
                                                                      r  data_Di_OBUF[11]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     0.583 r  data_Di_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[11]
                                                                      r  data_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[11]
                                                                      r  data_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[12]
                            (input port)
  Destination:            data_Di[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[12] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[12]
                                                                      r  ss_tdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[12]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    ss_tdata_IBUF[12]
                                                                      r  data_Di_OBUF[12]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     0.583 r  data_Di_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[12]
                                                                      r  data_Di_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[12]
                                                                      r  data_Di[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[13]
                            (input port)
  Destination:            data_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[13] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[13]
                                                                      r  ss_tdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    ss_tdata_IBUF[13]
                                                                      r  data_Di_OBUF[13]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     0.583 r  data_Di_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[13]
                                                                      r  data_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[13]
                                                                      r  data_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ss_tdata[14]
                            (input port)
  Destination:            data_Di[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.071ns  (logic 1.397ns (67.444%)  route 0.674ns (32.556%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ss_tdata[14] (IN)
                         net (fo=0)                   0.000     0.000    ss_tdata[14]
                                                                      r  ss_tdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  ss_tdata_IBUF[14]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    ss_tdata_IBUF[14]
                                                                      r  data_Di_OBUF[14]_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.045     0.583 r  data_Di_OBUF[14]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.920    data_Di_OBUF[14]
                                                                      r  data_Di_OBUF[14]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.071 r  data_Di_OBUF[14]_inst/O
                         net (fo=0)                   0.000     2.071    data_Di[14]
                                                                      r  data_Di[14] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           131 Endpoints
Min Delay           131 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1.cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.128ns  (logic 3.555ns (58.018%)  route 2.573ns (41.982%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.cs_reg[0]/Q
                         net (fo=109, unplaced)       0.843     3.777    genblk1.cs[0]
                                                                      r  tap_A_OBUF[5]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.096 f  tap_A_OBUF[5]_inst_i_2/O
                         net (fo=5, unplaced)         0.930     5.026    tap_A_OBUF[5]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[4]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     5.150 r  tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.950    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.585 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.585    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.128ns  (logic 3.555ns (58.018%)  route 2.573ns (41.982%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.cs_reg[0]/Q
                         net (fo=109, unplaced)       0.843     3.777    genblk1.cs[0]
                                                                      r  tap_A_OBUF[5]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.096 f  tap_A_OBUF[5]_inst_i_2/O
                         net (fo=5, unplaced)         0.930     5.026    tap_A_OBUF[5]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[5]_inst_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.150 r  tap_A_OBUF[5]_inst_i_1/O
                         net (fo=79, unplaced)        0.800     5.950    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.585 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.585    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.699ns  (logic 3.531ns (61.965%)  route 2.168ns (38.035%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.cs_reg[1]/Q
                         net (fo=105, unplaced)       0.842     3.776    genblk1.cs[1]
                                                                      r  tap_A_OBUF[5]_inst_i_3/I0
                         LUT3 (Prop_lut3_I0_O)        0.295     4.071 r  tap_A_OBUF[5]_inst_i_3/O
                         net (fo=40, unplaced)        0.526     4.597    tap_A_OBUF[5]_inst_i_3_n_0
                                                                      r  tap_A_OBUF[2]_inst_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     4.721 r  tap_A_OBUF[2]_inst_i_1/O
                         net (fo=2, unplaced)         0.800     5.521    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.156 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.156    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.cs_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.675ns  (logic 3.555ns (62.649%)  route 2.120ns (37.351%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cs_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.cs_reg[0]/Q
                         net (fo=109, unplaced)       0.843     3.777    genblk1.cs[0]
                                                                      r  tap_A_OBUF[5]_inst_i_2/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.096 f  tap_A_OBUF[5]_inst_i_2/O
                         net (fo=5, unplaced)         0.477     4.573    tap_A_OBUF[5]_inst_i_2_n_0
                                                                      f  tap_A_OBUF[3]_inst_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.124     4.697 r  tap_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     5.497    tap_A_OBUF[3]
                                                                      r  tap_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     8.132 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.132    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            ss_tready
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.273ns  (logic 3.407ns (64.619%)  route 1.866ns (35.381%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.cs_reg[1]/Q
                         net (fo=105, unplaced)       1.066     4.000    genblk1.cs[1]
                                                                      r  ss_tready_OBUF_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.295 r  ss_tready_OBUF_inst_i_1/O
                         net (fo=3, unplaced)         0.800     5.095    ss_tready_OBUF
                                                                      r  ss_tready_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.730 r  ss_tready_OBUF_inst/O
                         net (fo=0)                   0.000     7.730    ss_tready
                                                                      r  ss_tready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            sm_tvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.114ns  (logic 3.407ns (66.628%)  route 1.707ns (33.372%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.cs_reg[1]/Q
                         net (fo=105, unplaced)       0.907     3.841    genblk1.cs[1]
                                                                      r  sm_tvalid_OBUF_inst_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.136 r  sm_tvalid_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.936    sm_tvalid_OBUF
                                                                      r  sm_tvalid_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.571 r  sm_tvalid_OBUF_inst/O
                         net (fo=0)                   0.000     7.571    sm_tvalid
                                                                      r  sm_tvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.114ns  (logic 3.407ns (66.628%)  route 1.707ns (33.372%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.cs_reg[1]/Q
                         net (fo=105, unplaced)       0.907     3.841    genblk1.cs[1]
                                                                      r  tap_A_OBUF[10]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.295     4.136 r  tap_A_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.936    tap_A_OBUF[10]
                                                                      r  tap_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.571 r  tap_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.571    tap_A[10]
                                                                      r  tap_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.114ns  (logic 3.407ns (66.628%)  route 1.707ns (33.372%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.cs_reg[1]/Q
                         net (fo=105, unplaced)       0.907     3.841    genblk1.cs[1]
                                                                      r  tap_A_OBUF[11]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.295     4.136 r  tap_A_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.936    tap_A_OBUF[11]
                                                                      r  tap_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.571 r  tap_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.571    tap_A[11]
                                                                      r  tap_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.114ns  (logic 3.407ns (66.628%)  route 1.707ns (33.372%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.cs_reg[1]/Q
                         net (fo=105, unplaced)       0.907     3.841    genblk1.cs[1]
                                                                      r  tap_A_OBUF[6]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.295     4.136 r  tap_A_OBUF[6]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.936    tap_A_OBUF[6]
                                                                      r  tap_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.571 r  tap_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.571    tap_A[6]
                                                                      r  tap_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            tap_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.114ns  (logic 3.407ns (66.628%)  route 1.707ns (33.372%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.584     2.456    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  genblk1.cs_reg[1]/Q
                         net (fo=105, unplaced)       0.907     3.841    genblk1.cs[1]
                                                                      r  tap_A_OBUF[7]_inst_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.295     4.136 r  tap_A_OBUF[7]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.936    tap_A_OBUF[7]
                                                                      r  tap_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.571 r  tap_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.571    tap_A[7]
                                                                      r  tap_A[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1.cs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.ns_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.486ns  (logic 0.245ns (50.400%)  route 0.241ns (49.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.cs_reg[2]/Q
                         net (fo=109, unplaced)       0.241     1.066    genblk1.cs[2]
                                                                      r  genblk1.ns_reg[2]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.164 r  genblk1.ns_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000     1.164    genblk1.ns_reg[2]_i_1_n_0
                         LDCE                                         r  genblk1.ns_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.cs_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.ns_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.568ns  (logic 0.245ns (43.111%)  route 0.323ns (56.889%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cs_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  genblk1.cs_reg[1]/Q
                         net (fo=105, unplaced)       0.323     1.148    genblk1.cs[1]
                                                                      f  genblk1.ns_reg[0]_i_1/I1
                         LUT5 (Prop_lut5_I1_O)        0.098     1.246 r  genblk1.ns_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.246    genblk1.ns_reg[0]_i_1_n_0
                         LDCE                                         r  genblk1.ns_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.cs_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            genblk1.ns_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.569ns  (logic 0.245ns (43.079%)  route 0.324ns (56.921%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cs_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.cs_reg[2]/Q
                         net (fo=109, unplaced)       0.324     1.148    genblk1.cs[2]
                                                                      r  genblk1.ns_reg[1]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.098     1.246 r  genblk1.ns_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.246    genblk1.ns_reg[1]_i_1_n_0
                         LDCE                                         r  genblk1.ns_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_WE_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            data_WE[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_WE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.data_WE_reg_reg[3]/Q
                         net (fo=4, unplaced)         0.337     1.162    data_WE_OBUF[0]
                                                                      r  data_WE_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_WE_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.367    data_WE[0]
                                                                      r  data_WE[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_WE_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            data_WE[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_WE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.data_WE_reg_reg[3]/Q
                         net (fo=4, unplaced)         0.337     1.162    data_WE_OBUF[0]
                                                                      r  data_WE_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_WE_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.367    data_WE[1]
                                                                      r  data_WE[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_WE_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            data_WE[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_WE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.data_WE_reg_reg[3]/Q
                         net (fo=4, unplaced)         0.337     1.162    data_WE_OBUF[0]
                                                                      r  data_WE_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_WE_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.367    data_WE[2]
                                                                      r  data_WE[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.data_WE_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            data_WE[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_WE_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.data_WE_reg_reg[3]/Q
                         net (fo=4, unplaced)         0.337     1.162    data_WE_OBUF[0]
                                                                      r  data_WE_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_WE_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.367    data_WE[3]
                                                                      r  data_WE[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.rvalid_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.rvalid_reg_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.rvalid_reg_reg/Q
                         net (fo=1, unplaced)         0.337     1.162    rvalid_OBUF
                                                                      r  rvalid_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  rvalid_OBUF_inst/O
                         net (fo=0)                   0.000     2.367    rvalid
                                                                      r  rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.Yn_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            sm_tdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.Yn_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.Yn_reg[0]/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tdata_OBUF[0]
                                                                      r  sm_tdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[0]
                                                                      r  sm_tdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 genblk1.Yn_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Destination:            sm_tdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.114     0.678    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.Yn_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  genblk1.Yn_reg[10]/Q
                         net (fo=2, unplaced)         0.337     1.162    sm_tdata_OBUF[10]
                                                                      r  sm_tdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  sm_tdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.367    sm_tdata[10]
                                                                      r  sm_tdata[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           529 Endpoints
Min Delay           529 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.multi_result_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.341ns  (logic 7.878ns (76.180%)  route 2.463ns (23.820%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.multi_result0_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.895 r  genblk1.multi_result0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    genblk1.multi_result0_i_1_n_0
                                                                      r  genblk1.multi_result0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  genblk1.multi_result0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    genblk1.multi_result0_n_106
                                                                      r  genblk1.multi_result0__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  genblk1.multi_result0__0/P[0]
                         net (fo=1, unplaced)         0.800     9.104    genblk1.multi_result0__0_n_105
                                                                      r  genblk1.multi_result[19]_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.228 r  genblk1.multi_result[19]_i_7/O
                         net (fo=1, unplaced)         0.000     9.228    genblk1.multi_result[19]_i_7_n_0
                                                                      r  genblk1.multi_result_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  genblk1.multi_result_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    genblk1.multi_result_reg[19]_i_1_n_0
                                                                      r  genblk1.multi_result_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  genblk1.multi_result_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    genblk1.multi_result_reg[23]_i_1_n_0
                                                                      r  genblk1.multi_result_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.004 r  genblk1.multi_result_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.004    genblk1.multi_result_reg[27]_i_1_n_0
                                                                      r  genblk1.multi_result_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.341 r  genblk1.multi_result_reg[31]_i_2/O[1]
                         net (fo=1, unplaced)         0.000    10.341    genblk1.multi_result_reg[31]_i_2_n_6
                         FDCE                                         r  genblk1.multi_result_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.multi_result_reg[29]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.multi_result_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.335ns  (logic 7.872ns (76.167%)  route 2.463ns (23.833%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.multi_result0_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.895 r  genblk1.multi_result0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    genblk1.multi_result0_i_1_n_0
                                                                      r  genblk1.multi_result0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  genblk1.multi_result0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    genblk1.multi_result0_n_106
                                                                      r  genblk1.multi_result0__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  genblk1.multi_result0__0/P[0]
                         net (fo=1, unplaced)         0.800     9.104    genblk1.multi_result0__0_n_105
                                                                      r  genblk1.multi_result[19]_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.228 r  genblk1.multi_result[19]_i_7/O
                         net (fo=1, unplaced)         0.000     9.228    genblk1.multi_result[19]_i_7_n_0
                                                                      r  genblk1.multi_result_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  genblk1.multi_result_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    genblk1.multi_result_reg[19]_i_1_n_0
                                                                      r  genblk1.multi_result_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  genblk1.multi_result_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    genblk1.multi_result_reg[23]_i_1_n_0
                                                                      r  genblk1.multi_result_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.004 r  genblk1.multi_result_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.004    genblk1.multi_result_reg[27]_i_1_n_0
                                                                      r  genblk1.multi_result_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.335 r  genblk1.multi_result_reg[31]_i_2/O[3]
                         net (fo=1, unplaced)         0.000    10.335    genblk1.multi_result_reg[31]_i_2_n_4
                         FDCE                                         r  genblk1.multi_result_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.multi_result_reg[31]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.multi_result_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.260ns  (logic 7.797ns (75.992%)  route 2.463ns (24.008%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.multi_result0_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.895 r  genblk1.multi_result0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    genblk1.multi_result0_i_1_n_0
                                                                      r  genblk1.multi_result0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  genblk1.multi_result0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    genblk1.multi_result0_n_106
                                                                      r  genblk1.multi_result0__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  genblk1.multi_result0__0/P[0]
                         net (fo=1, unplaced)         0.800     9.104    genblk1.multi_result0__0_n_105
                                                                      r  genblk1.multi_result[19]_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.228 r  genblk1.multi_result[19]_i_7/O
                         net (fo=1, unplaced)         0.000     9.228    genblk1.multi_result[19]_i_7_n_0
                                                                      r  genblk1.multi_result_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  genblk1.multi_result_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    genblk1.multi_result_reg[19]_i_1_n_0
                                                                      r  genblk1.multi_result_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  genblk1.multi_result_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    genblk1.multi_result_reg[23]_i_1_n_0
                                                                      r  genblk1.multi_result_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.004 r  genblk1.multi_result_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.004    genblk1.multi_result_reg[27]_i_1_n_0
                                                                      r  genblk1.multi_result_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.260 r  genblk1.multi_result_reg[31]_i_2/O[2]
                         net (fo=1, unplaced)         0.000    10.260    genblk1.multi_result_reg[31]_i_2_n_5
                         FDCE                                         r  genblk1.multi_result_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.multi_result_reg[30]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.multi_result_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.236ns  (logic 7.773ns (75.936%)  route 2.463ns (24.064%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.multi_result0_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.895 r  genblk1.multi_result0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    genblk1.multi_result0_i_1_n_0
                                                                      r  genblk1.multi_result0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  genblk1.multi_result0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    genblk1.multi_result0_n_106
                                                                      r  genblk1.multi_result0__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  genblk1.multi_result0__0/P[0]
                         net (fo=1, unplaced)         0.800     9.104    genblk1.multi_result0__0_n_105
                                                                      r  genblk1.multi_result[19]_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.228 r  genblk1.multi_result[19]_i_7/O
                         net (fo=1, unplaced)         0.000     9.228    genblk1.multi_result[19]_i_7_n_0
                                                                      r  genblk1.multi_result_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  genblk1.multi_result_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    genblk1.multi_result_reg[19]_i_1_n_0
                                                                      r  genblk1.multi_result_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  genblk1.multi_result_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    genblk1.multi_result_reg[23]_i_1_n_0
                                                                      r  genblk1.multi_result_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.004 r  genblk1.multi_result_reg[27]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    10.004    genblk1.multi_result_reg[27]_i_1_n_0
                                                                      r  genblk1.multi_result_reg[31]_i_2/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.236 r  genblk1.multi_result_reg[31]_i_2/O[0]
                         net (fo=1, unplaced)         0.000    10.236    genblk1.multi_result_reg[31]_i_2_n_7
                         FDCE                                         r  genblk1.multi_result_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.multi_result_reg[28]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.multi_result_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.224ns  (logic 7.761ns (75.908%)  route 2.463ns (24.092%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.multi_result0_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.895 r  genblk1.multi_result0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    genblk1.multi_result0_i_1_n_0
                                                                      r  genblk1.multi_result0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  genblk1.multi_result0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    genblk1.multi_result0_n_106
                                                                      r  genblk1.multi_result0__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  genblk1.multi_result0__0/P[0]
                         net (fo=1, unplaced)         0.800     9.104    genblk1.multi_result0__0_n_105
                                                                      r  genblk1.multi_result[19]_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.228 r  genblk1.multi_result[19]_i_7/O
                         net (fo=1, unplaced)         0.000     9.228    genblk1.multi_result[19]_i_7_n_0
                                                                      r  genblk1.multi_result_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  genblk1.multi_result_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    genblk1.multi_result_reg[19]_i_1_n_0
                                                                      r  genblk1.multi_result_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  genblk1.multi_result_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    genblk1.multi_result_reg[23]_i_1_n_0
                                                                      r  genblk1.multi_result_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.224 r  genblk1.multi_result_reg[27]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    10.224    genblk1.multi_result_reg[27]_i_1_n_6
                         FDCE                                         r  genblk1.multi_result_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.multi_result_reg[25]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.multi_result_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.218ns  (logic 7.755ns (75.894%)  route 2.463ns (24.106%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.multi_result0_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.895 r  genblk1.multi_result0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    genblk1.multi_result0_i_1_n_0
                                                                      r  genblk1.multi_result0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  genblk1.multi_result0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    genblk1.multi_result0_n_106
                                                                      r  genblk1.multi_result0__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  genblk1.multi_result0__0/P[0]
                         net (fo=1, unplaced)         0.800     9.104    genblk1.multi_result0__0_n_105
                                                                      r  genblk1.multi_result[19]_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.228 r  genblk1.multi_result[19]_i_7/O
                         net (fo=1, unplaced)         0.000     9.228    genblk1.multi_result[19]_i_7_n_0
                                                                      r  genblk1.multi_result_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  genblk1.multi_result_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    genblk1.multi_result_reg[19]_i_1_n_0
                                                                      r  genblk1.multi_result_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  genblk1.multi_result_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    genblk1.multi_result_reg[23]_i_1_n_0
                                                                      r  genblk1.multi_result_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.218 r  genblk1.multi_result_reg[27]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    10.218    genblk1.multi_result_reg[27]_i_1_n_4
                         FDCE                                         r  genblk1.multi_result_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.multi_result_reg[27]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.multi_result_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.143ns  (logic 7.680ns (75.715%)  route 2.463ns (24.285%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.multi_result0_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.895 r  genblk1.multi_result0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    genblk1.multi_result0_i_1_n_0
                                                                      r  genblk1.multi_result0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  genblk1.multi_result0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    genblk1.multi_result0_n_106
                                                                      r  genblk1.multi_result0__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  genblk1.multi_result0__0/P[0]
                         net (fo=1, unplaced)         0.800     9.104    genblk1.multi_result0__0_n_105
                                                                      r  genblk1.multi_result[19]_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.228 r  genblk1.multi_result[19]_i_7/O
                         net (fo=1, unplaced)         0.000     9.228    genblk1.multi_result[19]_i_7_n_0
                                                                      r  genblk1.multi_result_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  genblk1.multi_result_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    genblk1.multi_result_reg[19]_i_1_n_0
                                                                      r  genblk1.multi_result_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  genblk1.multi_result_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    genblk1.multi_result_reg[23]_i_1_n_0
                                                                      r  genblk1.multi_result_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.143 r  genblk1.multi_result_reg[27]_i_1/O[2]
                         net (fo=1, unplaced)         0.000    10.143    genblk1.multi_result_reg[27]_i_1_n_5
                         FDCE                                         r  genblk1.multi_result_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.multi_result_reg[26]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.multi_result_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.119ns  (logic 7.656ns (75.658%)  route 2.463ns (24.342%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.multi_result0_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.895 r  genblk1.multi_result0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    genblk1.multi_result0_i_1_n_0
                                                                      r  genblk1.multi_result0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  genblk1.multi_result0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    genblk1.multi_result0_n_106
                                                                      r  genblk1.multi_result0__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  genblk1.multi_result0__0/P[0]
                         net (fo=1, unplaced)         0.800     9.104    genblk1.multi_result0__0_n_105
                                                                      r  genblk1.multi_result[19]_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.228 r  genblk1.multi_result[19]_i_7/O
                         net (fo=1, unplaced)         0.000     9.228    genblk1.multi_result[19]_i_7_n_0
                                                                      r  genblk1.multi_result_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  genblk1.multi_result_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    genblk1.multi_result_reg[19]_i_1_n_0
                                                                      r  genblk1.multi_result_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.887 r  genblk1.multi_result_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.887    genblk1.multi_result_reg[23]_i_1_n_0
                                                                      r  genblk1.multi_result_reg[27]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.119 r  genblk1.multi_result_reg[27]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    10.119    genblk1.multi_result_reg[27]_i_1_n_7
                         FDCE                                         r  genblk1.multi_result_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.multi_result_reg[24]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.multi_result_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.107ns  (logic 7.644ns (75.629%)  route 2.463ns (24.371%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.multi_result0_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.895 r  genblk1.multi_result0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    genblk1.multi_result0_i_1_n_0
                                                                      r  genblk1.multi_result0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  genblk1.multi_result0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    genblk1.multi_result0_n_106
                                                                      r  genblk1.multi_result0__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  genblk1.multi_result0__0/P[0]
                         net (fo=1, unplaced)         0.800     9.104    genblk1.multi_result0__0_n_105
                                                                      r  genblk1.multi_result[19]_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.228 r  genblk1.multi_result[19]_i_7/O
                         net (fo=1, unplaced)         0.000     9.228    genblk1.multi_result[19]_i_7_n_0
                                                                      r  genblk1.multi_result_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  genblk1.multi_result_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    genblk1.multi_result_reg[19]_i_1_n_0
                                                                      r  genblk1.multi_result_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.107 r  genblk1.multi_result_reg[23]_i_1/O[1]
                         net (fo=1, unplaced)         0.000    10.107    genblk1.multi_result_reg[23]_i_1_n_6
                         FDCE                                         r  genblk1.multi_result_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.multi_result_reg[21]/C

Slack:                    inf
  Source:                 data_Do[16]
                            (input port)
  Destination:            genblk1.multi_result_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.101ns  (logic 7.638ns (75.614%)  route 2.463ns (24.386%))
  Logic Levels:           7  (CARRY4=2 DSP48E1=2 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  data_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    data_Do[16]
                                                                      r  data_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  data_Do_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.800     1.771    data_Do_IBUF[16]
                                                                      r  genblk1.multi_result0_i_1/I0
                         LUT5 (Prop_lut5_I0_O)        0.124     1.895 r  genblk1.multi_result0_i_1/O
                         net (fo=1, unplaced)         0.800     2.695    genblk1.multi_result0_i_1_n_0
                                                                      r  genblk1.multi_result0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     6.731 r  genblk1.multi_result0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     6.786    genblk1.multi_result0_n_106
                                                                      r  genblk1.multi_result0__0/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.304 r  genblk1.multi_result0__0/P[0]
                         net (fo=1, unplaced)         0.800     9.104    genblk1.multi_result0__0_n_105
                                                                      r  genblk1.multi_result[19]_i_7/I5
                         LUT6 (Prop_lut6_I5_O)        0.124     9.228 r  genblk1.multi_result[19]_i_7/O
                         net (fo=1, unplaced)         0.000     9.228    genblk1.multi_result[19]_i_7_n_0
                                                                      r  genblk1.multi_result_reg[19]_i_1/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.761 r  genblk1.multi_result_reg[19]_i_1/CO[3]
                         net (fo=1, unplaced)         0.009     9.770    genblk1.multi_result_reg[19]_i_1_n_0
                                                                      r  genblk1.multi_result_reg[23]_i_1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.101 r  genblk1.multi_result_reg[23]_i_1/O[3]
                         net (fo=1, unplaced)         0.000    10.101    genblk1.multi_result_reg[23]_i_1_n_4
                         FDCE                                         r  genblk1.multi_result_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.439     2.128    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.multi_result_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 genblk1.ns_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.cs_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.178ns (52.570%)  route 0.161ns (47.430%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.ns_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  genblk1.ns_reg[1]/Q
                         net (fo=12, unplaced)        0.161     0.339    genblk1.ns[1]
                         FDCE                                         r  genblk1.cs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cs_reg[1]/C

Slack:                    inf
  Source:                 genblk1.ns_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.cs_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.339ns  (logic 0.178ns (52.570%)  route 0.161ns (47.430%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.ns_reg[2]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  genblk1.ns_reg[2]/Q
                         net (fo=12, unplaced)        0.161     0.339    genblk1.ns[2]
                         FDCE                                         r  genblk1.cs_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cs_reg[2]/C

Slack:                    inf
  Source:                 genblk1.ns_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.cs_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.178ns (51.606%)  route 0.167ns (48.394%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.ns_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  genblk1.ns_reg[0]/Q
                         net (fo=23, unplaced)        0.167     0.345    genblk1.ns[0]
                         FDCE                                         r  genblk1.cs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.cs_reg[0]/C

Slack:                    inf
  Source:                 genblk1.ns_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.data_WE_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.420ns  (logic 0.223ns (53.114%)  route 0.197ns (46.886%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.ns_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  genblk1.ns_reg[1]/Q
                         net (fo=12, unplaced)        0.197     0.375    genblk1.ns[1]
                                                                      r  genblk1.data_WE_reg[3]_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.045     0.420 r  genblk1.data_WE_reg[3]_i_1/O
                         net (fo=1, unplaced)         0.000     0.420    genblk1.data_WE_reg[3]_i_1_n_0
                         FDCE                                         r  genblk1.data_WE_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.data_WE_reg_reg[3]/C

Slack:                    inf
  Source:                 genblk1.ns_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.work_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.421ns  (logic 0.224ns (53.226%)  route 0.197ns (46.774%))
  Logic Levels:           2  (LDCE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.ns_reg[1]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  genblk1.ns_reg[1]/Q
                         net (fo=12, unplaced)        0.197     0.375    genblk1.ns[1]
                                                                      r  genblk1.work_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.046     0.421 r  genblk1.work_i_1/O
                         net (fo=1, unplaced)         0.000     0.421    genblk1.work
                         FDCE                                         r  genblk1.work_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.work_reg/C

Slack:                    inf
  Source:                 genblk1.ns_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.addr_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.426ns  (logic 0.223ns (52.326%)  route 0.203ns (47.674%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.ns_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  genblk1.ns_reg[0]/Q
                         net (fo=23, unplaced)        0.203     0.381    genblk1.ns[0]
                                                                      r  genblk1.addr_reg[0]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     0.426 r  genblk1.addr_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.426    genblk1.addr_reg[0]_i_1_n_0
                         FDCE                                         r  genblk1.addr_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.addr_reg_reg[0]/C

Slack:                    inf
  Source:                 genblk1.ns_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.addr_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.426ns  (logic 0.223ns (52.326%)  route 0.203ns (47.674%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.ns_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  genblk1.ns_reg[0]/Q
                         net (fo=23, unplaced)        0.203     0.381    genblk1.ns[0]
                                                                      r  genblk1.addr_reg[2]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.045     0.426 r  genblk1.addr_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.426    genblk1.addr_reg[2]_i_1_n_0
                         FDCE                                         r  genblk1.addr_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.addr_reg_reg[2]/C

Slack:                    inf
  Source:                 genblk1.ns_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.addr_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.427ns  (logic 0.224ns (52.438%)  route 0.203ns (47.562%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.ns_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  genblk1.ns_reg[0]/Q
                         net (fo=23, unplaced)        0.203     0.381    genblk1.ns[0]
                                                                      r  genblk1.addr_reg[1]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.046     0.427 r  genblk1.addr_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.427    genblk1.addr_reg[1]_i_1_n_0
                         FDCE                                         r  genblk1.addr_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.addr_reg_reg[1]/C

Slack:                    inf
  Source:                 genblk1.ns_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.addr_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.427ns  (logic 0.224ns (52.438%)  route 0.203ns (47.562%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.ns_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  genblk1.ns_reg[0]/Q
                         net (fo=23, unplaced)        0.203     0.381    genblk1.ns[0]
                                                                      r  genblk1.addr_reg[3]_i_1/I1
                         LUT3 (Prop_lut3_I1_O)        0.046     0.427 r  genblk1.addr_reg[3]_i_1/O
                         net (fo=1, unplaced)         0.000     0.427    genblk1.addr_reg[3]_i_1_n_0
                         FDCE                                         r  genblk1.addr_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.addr_reg_reg[3]/C

Slack:                    inf
  Source:                 genblk1.ns_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            genblk1.addr_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@6.000ns period=12.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.439ns  (logic 0.223ns (50.818%)  route 0.216ns (49.182%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         LDCE                         0.000     0.000 r  genblk1.ns_reg[0]/G
                         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  genblk1.ns_reg[0]/Q
                         net (fo=23, unplaced)        0.216     0.394    genblk1.ns[0]
                                                                      f  genblk1.addr_reg[10]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     0.439 r  genblk1.addr_reg[10]_i_1/O
                         net (fo=1, unplaced)         0.000     0.439    genblk1.addr_reg[10]_i_1_n_0
                         FDCE                                         r  genblk1.addr_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=230, unplaced)       0.259     1.032    axis_clk_IBUF_BUFG
                         FDCE                                         r  genblk1.addr_reg_reg[10]/C





