INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/kccistc/Desktop/Verilog_Project/20240509_4bit_FullAdder/20240509_4bit_FullAdder.srcs/sim_1/new/tb_adder_sv.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder_sv
