
ScopePen.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008aec  080001d0  080001d0  000011d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000004e4  08008cc0  08008cc0  00009cc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080091a4  080091a4  0000b1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080091a4  080091a4  0000a1a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080091ac  080091ac  0000b1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080091ac  080091ac  0000a1ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080091b0  080091b0  0000a1b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  080091b4  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000012e4  200001d8  0800938c  0000b1d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200014bc  0800938c  0000b4bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1d8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000b067  00000000  00000000  0000b208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001efd  00000000  00000000  0001626f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b28  00000000  00000000  00018170  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000891  00000000  00000000  00018c98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000224b7  00000000  00000000  00019529  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e2a0  00000000  00000000  0003b9e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cc755  00000000  00000000  00049c80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001163d5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000043c8  00000000  00000000  00116418  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000060  00000000  00000000  0011a7e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001d8 	.word	0x200001d8
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08008ca4 	.word	0x08008ca4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001dc 	.word	0x200001dc
 800020c:	08008ca4 	.word	0x08008ca4

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <strlen>:
 80002b0:	4603      	mov	r3, r0
 80002b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002b6:	2a00      	cmp	r2, #0
 80002b8:	d1fb      	bne.n	80002b2 <strlen+0x2>
 80002ba:	1a18      	subs	r0, r3, r0
 80002bc:	3801      	subs	r0, #1
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	@ 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9be 	b.w	800105c <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	@ (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	468e      	mov	lr, r1
 8000d6c:	4604      	mov	r4, r0
 8000d6e:	4688      	mov	r8, r1
 8000d70:	2b00      	cmp	r3, #0
 8000d72:	d14a      	bne.n	8000e0a <__udivmoddi4+0xa6>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d962      	bls.n	8000e40 <__udivmoddi4+0xdc>
 8000d7a:	fab2 f682 	clz	r6, r2
 8000d7e:	b14e      	cbz	r6, 8000d94 <__udivmoddi4+0x30>
 8000d80:	f1c6 0320 	rsb	r3, r6, #32
 8000d84:	fa01 f806 	lsl.w	r8, r1, r6
 8000d88:	fa20 f303 	lsr.w	r3, r0, r3
 8000d8c:	40b7      	lsls	r7, r6
 8000d8e:	ea43 0808 	orr.w	r8, r3, r8
 8000d92:	40b4      	lsls	r4, r6
 8000d94:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d98:	fa1f fc87 	uxth.w	ip, r7
 8000d9c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000da0:	0c23      	lsrs	r3, r4, #16
 8000da2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000da6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000daa:	fb01 f20c 	mul.w	r2, r1, ip
 8000dae:	429a      	cmp	r2, r3
 8000db0:	d909      	bls.n	8000dc6 <__udivmoddi4+0x62>
 8000db2:	18fb      	adds	r3, r7, r3
 8000db4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000db8:	f080 80ea 	bcs.w	8000f90 <__udivmoddi4+0x22c>
 8000dbc:	429a      	cmp	r2, r3
 8000dbe:	f240 80e7 	bls.w	8000f90 <__udivmoddi4+0x22c>
 8000dc2:	3902      	subs	r1, #2
 8000dc4:	443b      	add	r3, r7
 8000dc6:	1a9a      	subs	r2, r3, r2
 8000dc8:	b2a3      	uxth	r3, r4
 8000dca:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dce:	fb0e 2210 	mls	r2, lr, r0, r2
 8000dd2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dd6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dda:	459c      	cmp	ip, r3
 8000ddc:	d909      	bls.n	8000df2 <__udivmoddi4+0x8e>
 8000dde:	18fb      	adds	r3, r7, r3
 8000de0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000de4:	f080 80d6 	bcs.w	8000f94 <__udivmoddi4+0x230>
 8000de8:	459c      	cmp	ip, r3
 8000dea:	f240 80d3 	bls.w	8000f94 <__udivmoddi4+0x230>
 8000dee:	443b      	add	r3, r7
 8000df0:	3802      	subs	r0, #2
 8000df2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000df6:	eba3 030c 	sub.w	r3, r3, ip
 8000dfa:	2100      	movs	r1, #0
 8000dfc:	b11d      	cbz	r5, 8000e06 <__udivmoddi4+0xa2>
 8000dfe:	40f3      	lsrs	r3, r6
 8000e00:	2200      	movs	r2, #0
 8000e02:	e9c5 3200 	strd	r3, r2, [r5]
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	428b      	cmp	r3, r1
 8000e0c:	d905      	bls.n	8000e1a <__udivmoddi4+0xb6>
 8000e0e:	b10d      	cbz	r5, 8000e14 <__udivmoddi4+0xb0>
 8000e10:	e9c5 0100 	strd	r0, r1, [r5]
 8000e14:	2100      	movs	r1, #0
 8000e16:	4608      	mov	r0, r1
 8000e18:	e7f5      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e1a:	fab3 f183 	clz	r1, r3
 8000e1e:	2900      	cmp	r1, #0
 8000e20:	d146      	bne.n	8000eb0 <__udivmoddi4+0x14c>
 8000e22:	4573      	cmp	r3, lr
 8000e24:	d302      	bcc.n	8000e2c <__udivmoddi4+0xc8>
 8000e26:	4282      	cmp	r2, r0
 8000e28:	f200 8105 	bhi.w	8001036 <__udivmoddi4+0x2d2>
 8000e2c:	1a84      	subs	r4, r0, r2
 8000e2e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e32:	2001      	movs	r0, #1
 8000e34:	4690      	mov	r8, r2
 8000e36:	2d00      	cmp	r5, #0
 8000e38:	d0e5      	beq.n	8000e06 <__udivmoddi4+0xa2>
 8000e3a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e3e:	e7e2      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000e40:	2a00      	cmp	r2, #0
 8000e42:	f000 8090 	beq.w	8000f66 <__udivmoddi4+0x202>
 8000e46:	fab2 f682 	clz	r6, r2
 8000e4a:	2e00      	cmp	r6, #0
 8000e4c:	f040 80a4 	bne.w	8000f98 <__udivmoddi4+0x234>
 8000e50:	1a8a      	subs	r2, r1, r2
 8000e52:	0c03      	lsrs	r3, r0, #16
 8000e54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e58:	b280      	uxth	r0, r0
 8000e5a:	b2bc      	uxth	r4, r7
 8000e5c:	2101      	movs	r1, #1
 8000e5e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e62:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e6a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e6e:	429a      	cmp	r2, r3
 8000e70:	d907      	bls.n	8000e82 <__udivmoddi4+0x11e>
 8000e72:	18fb      	adds	r3, r7, r3
 8000e74:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e78:	d202      	bcs.n	8000e80 <__udivmoddi4+0x11c>
 8000e7a:	429a      	cmp	r2, r3
 8000e7c:	f200 80e0 	bhi.w	8001040 <__udivmoddi4+0x2dc>
 8000e80:	46c4      	mov	ip, r8
 8000e82:	1a9b      	subs	r3, r3, r2
 8000e84:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e88:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e8c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e90:	fb02 f404 	mul.w	r4, r2, r4
 8000e94:	429c      	cmp	r4, r3
 8000e96:	d907      	bls.n	8000ea8 <__udivmoddi4+0x144>
 8000e98:	18fb      	adds	r3, r7, r3
 8000e9a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e9e:	d202      	bcs.n	8000ea6 <__udivmoddi4+0x142>
 8000ea0:	429c      	cmp	r4, r3
 8000ea2:	f200 80ca 	bhi.w	800103a <__udivmoddi4+0x2d6>
 8000ea6:	4602      	mov	r2, r0
 8000ea8:	1b1b      	subs	r3, r3, r4
 8000eaa:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000eae:	e7a5      	b.n	8000dfc <__udivmoddi4+0x98>
 8000eb0:	f1c1 0620 	rsb	r6, r1, #32
 8000eb4:	408b      	lsls	r3, r1
 8000eb6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eba:	431f      	orrs	r7, r3
 8000ebc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ec0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ec4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ec8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ecc:	4323      	orrs	r3, r4
 8000ece:	fa00 f801 	lsl.w	r8, r0, r1
 8000ed2:	fa1f fc87 	uxth.w	ip, r7
 8000ed6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eda:	0c1c      	lsrs	r4, r3, #16
 8000edc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ee0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ee4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ee8:	45a6      	cmp	lr, r4
 8000eea:	fa02 f201 	lsl.w	r2, r2, r1
 8000eee:	d909      	bls.n	8000f04 <__udivmoddi4+0x1a0>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ef6:	f080 809c 	bcs.w	8001032 <__udivmoddi4+0x2ce>
 8000efa:	45a6      	cmp	lr, r4
 8000efc:	f240 8099 	bls.w	8001032 <__udivmoddi4+0x2ce>
 8000f00:	3802      	subs	r0, #2
 8000f02:	443c      	add	r4, r7
 8000f04:	eba4 040e 	sub.w	r4, r4, lr
 8000f08:	fa1f fe83 	uxth.w	lr, r3
 8000f0c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f10:	fb09 4413 	mls	r4, r9, r3, r4
 8000f14:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f18:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f1c:	45a4      	cmp	ip, r4
 8000f1e:	d908      	bls.n	8000f32 <__udivmoddi4+0x1ce>
 8000f20:	193c      	adds	r4, r7, r4
 8000f22:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f26:	f080 8082 	bcs.w	800102e <__udivmoddi4+0x2ca>
 8000f2a:	45a4      	cmp	ip, r4
 8000f2c:	d97f      	bls.n	800102e <__udivmoddi4+0x2ca>
 8000f2e:	3b02      	subs	r3, #2
 8000f30:	443c      	add	r4, r7
 8000f32:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f36:	eba4 040c 	sub.w	r4, r4, ip
 8000f3a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f3e:	4564      	cmp	r4, ip
 8000f40:	4673      	mov	r3, lr
 8000f42:	46e1      	mov	r9, ip
 8000f44:	d362      	bcc.n	800100c <__udivmoddi4+0x2a8>
 8000f46:	d05f      	beq.n	8001008 <__udivmoddi4+0x2a4>
 8000f48:	b15d      	cbz	r5, 8000f62 <__udivmoddi4+0x1fe>
 8000f4a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f4e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f52:	fa04 f606 	lsl.w	r6, r4, r6
 8000f56:	fa22 f301 	lsr.w	r3, r2, r1
 8000f5a:	431e      	orrs	r6, r3
 8000f5c:	40cc      	lsrs	r4, r1
 8000f5e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f62:	2100      	movs	r1, #0
 8000f64:	e74f      	b.n	8000e06 <__udivmoddi4+0xa2>
 8000f66:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f6a:	0c01      	lsrs	r1, r0, #16
 8000f6c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f70:	b280      	uxth	r0, r0
 8000f72:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f76:	463b      	mov	r3, r7
 8000f78:	4638      	mov	r0, r7
 8000f7a:	463c      	mov	r4, r7
 8000f7c:	46b8      	mov	r8, r7
 8000f7e:	46be      	mov	lr, r7
 8000f80:	2620      	movs	r6, #32
 8000f82:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f86:	eba2 0208 	sub.w	r2, r2, r8
 8000f8a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f8e:	e766      	b.n	8000e5e <__udivmoddi4+0xfa>
 8000f90:	4601      	mov	r1, r0
 8000f92:	e718      	b.n	8000dc6 <__udivmoddi4+0x62>
 8000f94:	4610      	mov	r0, r2
 8000f96:	e72c      	b.n	8000df2 <__udivmoddi4+0x8e>
 8000f98:	f1c6 0220 	rsb	r2, r6, #32
 8000f9c:	fa2e f302 	lsr.w	r3, lr, r2
 8000fa0:	40b7      	lsls	r7, r6
 8000fa2:	40b1      	lsls	r1, r6
 8000fa4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fa8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fac:	430a      	orrs	r2, r1
 8000fae:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fb2:	b2bc      	uxth	r4, r7
 8000fb4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fb8:	0c11      	lsrs	r1, r2, #16
 8000fba:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fbe:	fb08 f904 	mul.w	r9, r8, r4
 8000fc2:	40b0      	lsls	r0, r6
 8000fc4:	4589      	cmp	r9, r1
 8000fc6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fca:	b280      	uxth	r0, r0
 8000fcc:	d93e      	bls.n	800104c <__udivmoddi4+0x2e8>
 8000fce:	1879      	adds	r1, r7, r1
 8000fd0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fd4:	d201      	bcs.n	8000fda <__udivmoddi4+0x276>
 8000fd6:	4589      	cmp	r9, r1
 8000fd8:	d81f      	bhi.n	800101a <__udivmoddi4+0x2b6>
 8000fda:	eba1 0109 	sub.w	r1, r1, r9
 8000fde:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe2:	fb09 f804 	mul.w	r8, r9, r4
 8000fe6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fea:	b292      	uxth	r2, r2
 8000fec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ff0:	4542      	cmp	r2, r8
 8000ff2:	d229      	bcs.n	8001048 <__udivmoddi4+0x2e4>
 8000ff4:	18ba      	adds	r2, r7, r2
 8000ff6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000ffa:	d2c4      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8000ffc:	4542      	cmp	r2, r8
 8000ffe:	d2c2      	bcs.n	8000f86 <__udivmoddi4+0x222>
 8001000:	f1a9 0102 	sub.w	r1, r9, #2
 8001004:	443a      	add	r2, r7
 8001006:	e7be      	b.n	8000f86 <__udivmoddi4+0x222>
 8001008:	45f0      	cmp	r8, lr
 800100a:	d29d      	bcs.n	8000f48 <__udivmoddi4+0x1e4>
 800100c:	ebbe 0302 	subs.w	r3, lr, r2
 8001010:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001014:	3801      	subs	r0, #1
 8001016:	46e1      	mov	r9, ip
 8001018:	e796      	b.n	8000f48 <__udivmoddi4+0x1e4>
 800101a:	eba7 0909 	sub.w	r9, r7, r9
 800101e:	4449      	add	r1, r9
 8001020:	f1a8 0c02 	sub.w	ip, r8, #2
 8001024:	fbb1 f9fe 	udiv	r9, r1, lr
 8001028:	fb09 f804 	mul.w	r8, r9, r4
 800102c:	e7db      	b.n	8000fe6 <__udivmoddi4+0x282>
 800102e:	4673      	mov	r3, lr
 8001030:	e77f      	b.n	8000f32 <__udivmoddi4+0x1ce>
 8001032:	4650      	mov	r0, sl
 8001034:	e766      	b.n	8000f04 <__udivmoddi4+0x1a0>
 8001036:	4608      	mov	r0, r1
 8001038:	e6fd      	b.n	8000e36 <__udivmoddi4+0xd2>
 800103a:	443b      	add	r3, r7
 800103c:	3a02      	subs	r2, #2
 800103e:	e733      	b.n	8000ea8 <__udivmoddi4+0x144>
 8001040:	f1ac 0c02 	sub.w	ip, ip, #2
 8001044:	443b      	add	r3, r7
 8001046:	e71c      	b.n	8000e82 <__udivmoddi4+0x11e>
 8001048:	4649      	mov	r1, r9
 800104a:	e79c      	b.n	8000f86 <__udivmoddi4+0x222>
 800104c:	eba1 0109 	sub.w	r1, r1, r9
 8001050:	46c4      	mov	ip, r8
 8001052:	fbb1 f9fe 	udiv	r9, r1, lr
 8001056:	fb09 f804 	mul.w	r8, r9, r4
 800105a:	e7c4      	b.n	8000fe6 <__udivmoddi4+0x282>

0800105c <__aeabi_idiv0>:
 800105c:	4770      	bx	lr
 800105e:	bf00      	nop

08001060 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001060:	b480      	push	{r7}
 8001062:	b083      	sub	sp, #12
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001068:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800106c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8001070:	f003 0301 	and.w	r3, r3, #1
 8001074:	2b00      	cmp	r3, #0
 8001076:	d013      	beq.n	80010a0 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001078:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800107c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8001080:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001084:	2b00      	cmp	r3, #0
 8001086:	d00b      	beq.n	80010a0 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001088:	e000      	b.n	800108c <ITM_SendChar+0x2c>
    {
      __NOP();
 800108a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 800108c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	2b00      	cmp	r3, #0
 8001094:	d0f9      	beq.n	800108a <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001096:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800109a:	687a      	ldr	r2, [r7, #4]
 800109c:	b2d2      	uxtb	r2, r2
 800109e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80010a0:	687b      	ldr	r3, [r7, #4]
}
 80010a2:	4618      	mov	r0, r3
 80010a4:	370c      	adds	r7, #12
 80010a6:	46bd      	mov	sp, r7
 80010a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ac:	4770      	bx	lr

080010ae <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 80010ae:	b580      	push	{r7, lr}
 80010b0:	b082      	sub	sp, #8
 80010b2:	af00      	add	r7, sp, #0
 80010b4:	6078      	str	r0, [r7, #4]
	ITM_SendChar(ch);
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	4618      	mov	r0, r3
 80010ba:	f7ff ffd1 	bl	8001060 <ITM_SendChar>
	return ch;
 80010be:	687b      	ldr	r3, [r7, #4]
}
 80010c0:	4618      	mov	r0, r3
 80010c2:	3708      	adds	r7, #8
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}

080010c8 <adc_to_voltage>:
	// GPIOC->IDR bit0PC0, bit1PC1, , bit11PC11
	// Mask 0x0FFF keeps bits 011
	return (uint16_t)(GPIOC->IDR & GPIO_MASK);
}

float adc_to_voltage(uint16_t raw) {
 80010c8:	b480      	push	{r7}
 80010ca:	b087      	sub	sp, #28
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	4603      	mov	r3, r0
 80010d0:	80fb      	strh	r3, [r7, #6]
    // Mask to 12 bits
	raw &= 0x0FFF;
 80010d2:	88fb      	ldrh	r3, [r7, #6]
 80010d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80010d8:	80fb      	strh	r3, [r7, #6]

	// Reverse bit order (12 bits: bit 0 becomes bit 11, bit 1 becomes bit 10, etc.)
	uint16_t reversed = 0;
 80010da:	2300      	movs	r3, #0
 80010dc:	82fb      	strh	r3, [r7, #22]
	for (int i = 0; i < 12; i++) {
 80010de:	2300      	movs	r3, #0
 80010e0:	613b      	str	r3, [r7, #16]
 80010e2:	e016      	b.n	8001112 <adc_to_voltage+0x4a>
		if (raw & (1 << i)) {
 80010e4:	88fa      	ldrh	r2, [r7, #6]
 80010e6:	693b      	ldr	r3, [r7, #16]
 80010e8:	fa42 f303 	asr.w	r3, r2, r3
 80010ec:	f003 0301 	and.w	r3, r3, #1
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d00b      	beq.n	800110c <adc_to_voltage+0x44>
			reversed |= (1 << (11 - i));
 80010f4:	693b      	ldr	r3, [r7, #16]
 80010f6:	f1c3 030b 	rsb	r3, r3, #11
 80010fa:	2201      	movs	r2, #1
 80010fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001100:	b21a      	sxth	r2, r3
 8001102:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8001106:	4313      	orrs	r3, r2
 8001108:	b21b      	sxth	r3, r3
 800110a:	82fb      	strh	r3, [r7, #22]
	for (int i = 0; i < 12; i++) {
 800110c:	693b      	ldr	r3, [r7, #16]
 800110e:	3301      	adds	r3, #1
 8001110:	613b      	str	r3, [r7, #16]
 8001112:	693b      	ldr	r3, [r7, #16]
 8001114:	2b0b      	cmp	r3, #11
 8001116:	dde5      	ble.n	80010e4 <adc_to_voltage+0x1c>
		}
	}

	// Convert from two's complement to signed
	int16_t signed_val;
	if (reversed & 0x0800) {
 8001118:	8afb      	ldrh	r3, [r7, #22]
 800111a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800111e:	2b00      	cmp	r3, #0
 8001120:	d007      	beq.n	8001132 <adc_to_voltage+0x6a>
		// Negative: sign-extend from 12 to 16 bits
		signed_val = (int16_t)(reversed | 0xF000);
 8001122:	8afb      	ldrh	r3, [r7, #22]
 8001124:	ea6f 5303 	mvn.w	r3, r3, lsl #20
 8001128:	ea6f 5313 	mvn.w	r3, r3, lsr #20
 800112c:	b29b      	uxth	r3, r3
 800112e:	81fb      	strh	r3, [r7, #14]
 8001130:	e001      	b.n	8001136 <adc_to_voltage+0x6e>
	} else {
		signed_val = (int16_t)reversed;
 8001132:	8afb      	ldrh	r3, [r7, #22]
 8001134:	81fb      	strh	r3, [r7, #14]
	}

	// Convert to voltage
	return (((float)signed_val / 2048.0f) * VREF * BASE_GAIN) + BASE_OFFSET;
 8001136:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800113a:	ee07 3a90 	vmov	s15, r3
 800113e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001142:	eddf 6a0b 	vldr	s13, [pc, #44]	@ 8001170 <adc_to_voltage+0xa8>
 8001146:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800114a:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 800114e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001152:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 8001174 <adc_to_voltage+0xac>
 8001156:	ee67 7a87 	vmul.f32	s15, s15, s14
 800115a:	ed9f 7a07 	vldr	s14, [pc, #28]	@ 8001178 <adc_to_voltage+0xb0>
 800115e:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 8001162:	eeb0 0a67 	vmov.f32	s0, s15
 8001166:	371c      	adds	r7, #28
 8001168:	46bd      	mov	sp, r7
 800116a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116e:	4770      	bx	lr
 8001170:	45000000 	.word	0x45000000
 8001174:	418553f8 	.word	0x418553f8
 8001178:	3f133333 	.word	0x3f133333

0800117c <sample_gpio_dma>:

void sample_gpio_dma()
{
 800117c:	b580      	push	{r7, lr}
 800117e:	af00      	add	r7, sp, #0
	dma_done = 0;
 8001180:	4b0e      	ldr	r3, [pc, #56]	@ (80011bc <sample_gpio_dma+0x40>)
 8001182:	2200      	movs	r2, #0
 8001184:	701a      	strb	r2, [r3, #0]

	__HAL_DMA_ENABLE_IT(&hdma_memtomem_dma2_stream0, DMA_IT_TC);
 8001186:	4b0e      	ldr	r3, [pc, #56]	@ (80011c0 <sample_gpio_dma+0x44>)
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	681a      	ldr	r2, [r3, #0]
 800118c:	4b0c      	ldr	r3, [pc, #48]	@ (80011c0 <sample_gpio_dma+0x44>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	f042 0210 	orr.w	r2, r2, #16
 8001194:	601a      	str	r2, [r3, #0]

	// Start DMA manually  source = GPIOC->IDR, destination = buffer
	HAL_DMA_Start_IT(
 8001196:	4b0b      	ldr	r3, [pc, #44]	@ (80011c4 <sample_gpio_dma+0x48>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	4619      	mov	r1, r3
			&hdma_memtomem_dma2_stream0,
			(uint32_t)&GPIOC->IDR,           // Fake peripheral
			(uint32_t)gpio_buffer,
			NUM_SAMPLES * num_frames
 800119c:	4b0a      	ldr	r3, [pc, #40]	@ (80011c8 <sample_gpio_dma+0x4c>)
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	461a      	mov	r2, r3
 80011a4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011a8:	fb02 f303 	mul.w	r3, r2, r3
	HAL_DMA_Start_IT(
 80011ac:	460a      	mov	r2, r1
 80011ae:	4907      	ldr	r1, [pc, #28]	@ (80011cc <sample_gpio_dma+0x50>)
 80011b0:	4803      	ldr	r0, [pc, #12]	@ (80011c0 <sample_gpio_dma+0x44>)
 80011b2:	f001 f8c1 	bl	8002338 <HAL_DMA_Start_IT>
	);

}
 80011b6:	bf00      	nop
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	20001364 	.word	0x20001364
 80011c0:	20000360 	.word	0x20000360
 80011c4:	200003c0 	.word	0x200003c0
 80011c8:	20000000 	.word	0x20000000
 80011cc:	40020810 	.word	0x40020810

080011d0 <voltage_gain>:

void voltage_gain(uint32_t voltage){
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b086      	sub	sp, #24
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]

    // GPIOB1 = PB1, GPIOB2 = PB2
    // Set combinations for 4 voltage ranges
    if (voltage <= 100) {
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	2b64      	cmp	r3, #100	@ 0x64
 80011dc:	d80d      	bhi.n	80011fa <voltage_gain+0x2a>
        // VOLTAGE MULTIPLIER = 10; GPIOB1 HIGH, GPIOB2 HIGH
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 80011de:	2201      	movs	r2, #1
 80011e0:	2102      	movs	r1, #2
 80011e2:	4837      	ldr	r0, [pc, #220]	@ (80012c0 <voltage_gain+0xf0>)
 80011e4:	f001 fd74 	bl	8002cd0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 80011e8:	2201      	movs	r2, #1
 80011ea:	2104      	movs	r1, #4
 80011ec:	4834      	ldr	r0, [pc, #208]	@ (80012c0 <voltage_gain+0xf0>)
 80011ee:	f001 fd6f 	bl	8002cd0 <HAL_GPIO_WritePin>
        printf("MULTIPLIER = 10\r\n");
 80011f2:	4834      	ldr	r0, [pc, #208]	@ (80012c4 <voltage_gain+0xf4>)
 80011f4:	f004 f9be 	bl	8005574 <puts>
 80011f8:	e030      	b.n	800125c <voltage_gain+0x8c>
    } else if (voltage <= 500) {
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001200:	d80d      	bhi.n	800121e <voltage_gain+0x4e>
        // VOLTAGE MULTIPLIER = 5; GPIOB1 HIGH, GPIOB2 LOW
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8001202:	2200      	movs	r2, #0
 8001204:	2102      	movs	r1, #2
 8001206:	482e      	ldr	r0, [pc, #184]	@ (80012c0 <voltage_gain+0xf0>)
 8001208:	f001 fd62 	bl	8002cd0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 800120c:	2201      	movs	r2, #1
 800120e:	2104      	movs	r1, #4
 8001210:	482b      	ldr	r0, [pc, #172]	@ (80012c0 <voltage_gain+0xf0>)
 8001212:	f001 fd5d 	bl	8002cd0 <HAL_GPIO_WritePin>
        printf("MULTIPLIER = 5\r\n");
 8001216:	482c      	ldr	r0, [pc, #176]	@ (80012c8 <voltage_gain+0xf8>)
 8001218:	f004 f9ac 	bl	8005574 <puts>
 800121c:	e01e      	b.n	800125c <voltage_gain+0x8c>
    } else if (voltage <= 2000) {
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001224:	d80d      	bhi.n	8001242 <voltage_gain+0x72>
        // VOLTAGE MULTIPLIER = 2; GPIOB1 LOW, GPIOB2 HIGH
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 8001226:	2201      	movs	r2, #1
 8001228:	2102      	movs	r1, #2
 800122a:	4825      	ldr	r0, [pc, #148]	@ (80012c0 <voltage_gain+0xf0>)
 800122c:	f001 fd50 	bl	8002cd0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 8001230:	2200      	movs	r2, #0
 8001232:	2104      	movs	r1, #4
 8001234:	4822      	ldr	r0, [pc, #136]	@ (80012c0 <voltage_gain+0xf0>)
 8001236:	f001 fd4b 	bl	8002cd0 <HAL_GPIO_WritePin>
        printf("MULTIPLIER = 2\r\n");
 800123a:	4824      	ldr	r0, [pc, #144]	@ (80012cc <voltage_gain+0xfc>)
 800123c:	f004 f99a 	bl	8005574 <puts>
 8001240:	e00c      	b.n	800125c <voltage_gain+0x8c>
    } else {
        // VOLTAGE_MULTIPLIER = 1; GPIOB1 LOW, GPIOB2 LOW
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8001242:	2200      	movs	r2, #0
 8001244:	2102      	movs	r1, #2
 8001246:	481e      	ldr	r0, [pc, #120]	@ (80012c0 <voltage_gain+0xf0>)
 8001248:	f001 fd42 	bl	8002cd0 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_RESET);
 800124c:	2200      	movs	r2, #0
 800124e:	2104      	movs	r1, #4
 8001250:	481b      	ldr	r0, [pc, #108]	@ (80012c0 <voltage_gain+0xf0>)
 8001252:	f001 fd3d 	bl	8002cd0 <HAL_GPIO_WritePin>
        printf("MULTIPLIER = 1\r\n");
 8001256:	481e      	ldr	r0, [pc, #120]	@ (80012d0 <voltage_gain+0x100>)
 8001258:	f004 f98c 	bl	8005574 <puts>
    }

    // Average first 100 points
    		float sum = 0.0f;
 800125c:	f04f 0300 	mov.w	r3, #0
 8001260:	617b      	str	r3, [r7, #20]
    		for (int i = 0; i < 100; ++i) {
 8001262:	2300      	movs	r3, #0
 8001264:	613b      	str	r3, [r7, #16]
 8001266:	e013      	b.n	8001290 <voltage_gain+0xc0>
    		    sum += adc_to_voltage(gpio_buffer[i]);
 8001268:	4b1a      	ldr	r3, [pc, #104]	@ (80012d4 <voltage_gain+0x104>)
 800126a:	681a      	ldr	r2, [r3, #0]
 800126c:	693b      	ldr	r3, [r7, #16]
 800126e:	005b      	lsls	r3, r3, #1
 8001270:	4413      	add	r3, r2
 8001272:	881b      	ldrh	r3, [r3, #0]
 8001274:	4618      	mov	r0, r3
 8001276:	f7ff ff27 	bl	80010c8 <adc_to_voltage>
 800127a:	eeb0 7a40 	vmov.f32	s14, s0
 800127e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001282:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001286:	edc7 7a05 	vstr	s15, [r7, #20]
    		for (int i = 0; i < 100; ++i) {
 800128a:	693b      	ldr	r3, [r7, #16]
 800128c:	3301      	adds	r3, #1
 800128e:	613b      	str	r3, [r7, #16]
 8001290:	693b      	ldr	r3, [r7, #16]
 8001292:	2b63      	cmp	r3, #99	@ 0x63
 8001294:	dde8      	ble.n	8001268 <voltage_gain+0x98>
    		}
    		float avg = sum / 100.0f;
 8001296:	ed97 7a05 	vldr	s14, [r7, #20]
 800129a:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 80012d8 <voltage_gain+0x108>
 800129e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012a2:	edc7 7a03 	vstr	s15, [r7, #12]
    		printf("Average: %.4f V\r\n", avg);
 80012a6:	68f8      	ldr	r0, [r7, #12]
 80012a8:	f7ff f96e 	bl	8000588 <__aeabi_f2d>
 80012ac:	4602      	mov	r2, r0
 80012ae:	460b      	mov	r3, r1
 80012b0:	480a      	ldr	r0, [pc, #40]	@ (80012dc <voltage_gain+0x10c>)
 80012b2:	f004 f8f7 	bl	80054a4 <iprintf>

    return;
 80012b6:	bf00      	nop
}
 80012b8:	3718      	adds	r7, #24
 80012ba:	46bd      	mov	sp, r7
 80012bc:	bd80      	pop	{r7, pc}
 80012be:	bf00      	nop
 80012c0:	40020400 	.word	0x40020400
 80012c4:	08008cc0 	.word	0x08008cc0
 80012c8:	08008cd4 	.word	0x08008cd4
 80012cc:	08008ce4 	.word	0x08008ce4
 80012d0:	08008cf4 	.word	0x08008cf4
 80012d4:	200003c0 	.word	0x200003c0
 80012d8:	42c80000 	.word	0x42c80000
 80012dc:	08008d04 	.word	0x08008d04

080012e0 <window_scale>:

void window_scale(uint32_t frames){
 80012e0:	b580      	push	{r7, lr}
 80012e2:	b082      	sub	sp, #8
 80012e4:	af00      	add	r7, sp, #0
 80012e6:	6078      	str	r0, [r7, #4]
	printf("FRAMES = %lu\r\n", frames);
 80012e8:	6879      	ldr	r1, [r7, #4]
 80012ea:	4805      	ldr	r0, [pc, #20]	@ (8001300 <window_scale+0x20>)
 80012ec:	f004 f8da 	bl	80054a4 <iprintf>
	num_frames = frames;
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	b2da      	uxtb	r2, r3
 80012f4:	4b03      	ldr	r3, [pc, #12]	@ (8001304 <window_scale+0x24>)
 80012f6:	701a      	strb	r2, [r3, #0]
}
 80012f8:	bf00      	nop
 80012fa:	3708      	adds	r7, #8
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	08008d18 	.word	0x08008d18
 8001304:	20000000 	.word	0x20000000

08001308 <verifyPasscode>:
void voltage_offset(uint32_t offset){

}

uint8_t verifyPasscode(uint16_t *rx_buf, size_t len)
{
 8001308:	b480      	push	{r7}
 800130a:	b085      	sub	sp, #20
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
 8001310:	6039      	str	r1, [r7, #0]
	if (len < 5) return 0;
 8001312:	683b      	ldr	r3, [r7, #0]
 8001314:	2b04      	cmp	r3, #4
 8001316:	d801      	bhi.n	800131c <verifyPasscode+0x14>
 8001318:	2300      	movs	r3, #0
 800131a:	e00e      	b.n	800133a <verifyPasscode+0x32>

	uint32_t magic = ((uint32_t)rx_buf[0] << 16) | (uint32_t)rx_buf[1];
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	881b      	ldrh	r3, [r3, #0]
 8001320:	041b      	lsls	r3, r3, #16
 8001322:	687a      	ldr	r2, [r7, #4]
 8001324:	3202      	adds	r2, #2
 8001326:	8812      	ldrh	r2, [r2, #0]
 8001328:	4313      	orrs	r3, r2
 800132a:	60fb      	str	r3, [r7, #12]
	if (magic != PASSWORD_CODE) return 0;
 800132c:	68fb      	ldr	r3, [r7, #12]
 800132e:	4a06      	ldr	r2, [pc, #24]	@ (8001348 <verifyPasscode+0x40>)
 8001330:	4293      	cmp	r3, r2
 8001332:	d001      	beq.n	8001338 <verifyPasscode+0x30>
 8001334:	2300      	movs	r3, #0
 8001336:	e000      	b.n	800133a <verifyPasscode+0x32>

	return 1;
 8001338:	2301      	movs	r3, #1
}
 800133a:	4618      	mov	r0, r3
 800133c:	3714      	adds	r7, #20
 800133e:	46bd      	mov	sp, r7
 8001340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001344:	4770      	bx	lr
 8001346:	bf00      	nop
 8001348:	deadbeef 	.word	0xdeadbeef

0800134c <parseCommand>:

void parseCommand(uint16_t *rx_buf, uint16_t *identifier, uint32_t *value)
{
 800134c:	b480      	push	{r7}
 800134e:	b087      	sub	sp, #28
 8001350:	af00      	add	r7, sp, #0
 8001352:	60f8      	str	r0, [r7, #12]
 8001354:	60b9      	str	r1, [r7, #8]
 8001356:	607a      	str	r2, [r7, #4]
	// Identifier: swap bytes in rx_buf[2]
	*identifier = (rx_buf[2] >> 8) | (rx_buf[2] << 8);
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	3304      	adds	r3, #4
 800135c:	881b      	ldrh	r3, [r3, #0]
 800135e:	0a1b      	lsrs	r3, r3, #8
 8001360:	b29b      	uxth	r3, r3
 8001362:	b21a      	sxth	r2, r3
 8001364:	68fb      	ldr	r3, [r7, #12]
 8001366:	3304      	adds	r3, #4
 8001368:	881b      	ldrh	r3, [r3, #0]
 800136a:	b21b      	sxth	r3, r3
 800136c:	021b      	lsls	r3, r3, #8
 800136e:	b21b      	sxth	r3, r3
 8001370:	4313      	orrs	r3, r2
 8001372:	b21b      	sxth	r3, r3
 8001374:	b29a      	uxth	r2, r3
 8001376:	68bb      	ldr	r3, [r7, #8]
 8001378:	801a      	strh	r2, [r3, #0]
	
	// Value: rx_buf[3] has low 16 bits, rx_buf[4] has high 16 bits (both byte-swapped)
	uint16_t val_lo = (rx_buf[3] >> 8) | (rx_buf[3] << 8);
 800137a:	68fb      	ldr	r3, [r7, #12]
 800137c:	3306      	adds	r3, #6
 800137e:	881b      	ldrh	r3, [r3, #0]
 8001380:	0a1b      	lsrs	r3, r3, #8
 8001382:	b29b      	uxth	r3, r3
 8001384:	b21a      	sxth	r2, r3
 8001386:	68fb      	ldr	r3, [r7, #12]
 8001388:	3306      	adds	r3, #6
 800138a:	881b      	ldrh	r3, [r3, #0]
 800138c:	b21b      	sxth	r3, r3
 800138e:	021b      	lsls	r3, r3, #8
 8001390:	b21b      	sxth	r3, r3
 8001392:	4313      	orrs	r3, r2
 8001394:	b21b      	sxth	r3, r3
 8001396:	82fb      	strh	r3, [r7, #22]
	uint16_t val_hi = (rx_buf[4] >> 8) | (rx_buf[4] << 8);
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	3308      	adds	r3, #8
 800139c:	881b      	ldrh	r3, [r3, #0]
 800139e:	0a1b      	lsrs	r3, r3, #8
 80013a0:	b29b      	uxth	r3, r3
 80013a2:	b21a      	sxth	r2, r3
 80013a4:	68fb      	ldr	r3, [r7, #12]
 80013a6:	3308      	adds	r3, #8
 80013a8:	881b      	ldrh	r3, [r3, #0]
 80013aa:	b21b      	sxth	r3, r3
 80013ac:	021b      	lsls	r3, r3, #8
 80013ae:	b21b      	sxth	r3, r3
 80013b0:	4313      	orrs	r3, r2
 80013b2:	b21b      	sxth	r3, r3
 80013b4:	82bb      	strh	r3, [r7, #20]
	*value = ((uint32_t)val_hi << 16) | val_lo;
 80013b6:	8abb      	ldrh	r3, [r7, #20]
 80013b8:	041a      	lsls	r2, r3, #16
 80013ba:	8afb      	ldrh	r3, [r7, #22]
 80013bc:	431a      	orrs	r2, r3
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	601a      	str	r2, [r3, #0]
}
 80013c2:	bf00      	nop
 80013c4:	371c      	adds	r7, #28
 80013c6:	46bd      	mov	sp, r7
 80013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013cc:	4770      	bx	lr
	...

080013d0 <handle_spi_received_data>:

void handle_spi_received_data(uint16_t *rx_buf, size_t len)
{
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b084      	sub	sp, #16
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
 80013d8:	6039      	str	r1, [r7, #0]
	if (!verifyPasscode(rx_buf, len)) return;
 80013da:	6839      	ldr	r1, [r7, #0]
 80013dc:	6878      	ldr	r0, [r7, #4]
 80013de:	f7ff ff93 	bl	8001308 <verifyPasscode>
 80013e2:	4603      	mov	r3, r0
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d022      	beq.n	800142e <handle_spi_received_data+0x5e>

	uint16_t identifier;
	uint32_t value;

	parseCommand(rx_buf, &identifier, &value);
 80013e8:	f107 0208 	add.w	r2, r7, #8
 80013ec:	f107 030e 	add.w	r3, r7, #14
 80013f0:	4619      	mov	r1, r3
 80013f2:	6878      	ldr	r0, [r7, #4]
 80013f4:	f7ff ffaa 	bl	800134c <parseCommand>
  printf("Identifier: %u, Value: %lu\r\n", identifier, value);
 80013f8:	89fb      	ldrh	r3, [r7, #14]
 80013fa:	4619      	mov	r1, r3
 80013fc:	68bb      	ldr	r3, [r7, #8]
 80013fe:	461a      	mov	r2, r3
 8001400:	480f      	ldr	r0, [pc, #60]	@ (8001440 <handle_spi_received_data+0x70>)
 8001402:	f004 f84f 	bl	80054a4 <iprintf>

	switch(identifier){
 8001406:	89fb      	ldrh	r3, [r7, #14]
 8001408:	2b03      	cmp	r3, #3
 800140a:	d012      	beq.n	8001432 <handle_spi_received_data+0x62>
 800140c:	2b03      	cmp	r3, #3
 800140e:	dc12      	bgt.n	8001436 <handle_spi_received_data+0x66>
 8001410:	2b01      	cmp	r3, #1
 8001412:	d002      	beq.n	800141a <handle_spi_received_data+0x4a>
 8001414:	2b02      	cmp	r3, #2
 8001416:	d005      	beq.n	8001424 <handle_spi_received_data+0x54>
		case 3:
			//voltage_offset(value);
			return;

		default:
			return;
 8001418:	e00d      	b.n	8001436 <handle_spi_received_data+0x66>
			voltage_gain(value);
 800141a:	68bb      	ldr	r3, [r7, #8]
 800141c:	4618      	mov	r0, r3
 800141e:	f7ff fed7 	bl	80011d0 <voltage_gain>
			return;
 8001422:	e009      	b.n	8001438 <handle_spi_received_data+0x68>
			window_scale(value);
 8001424:	68bb      	ldr	r3, [r7, #8]
 8001426:	4618      	mov	r0, r3
 8001428:	f7ff ff5a 	bl	80012e0 <window_scale>
			return;
 800142c:	e004      	b.n	8001438 <handle_spi_received_data+0x68>
	if (!verifyPasscode(rx_buf, len)) return;
 800142e:	bf00      	nop
 8001430:	e002      	b.n	8001438 <handle_spi_received_data+0x68>
			return;
 8001432:	bf00      	nop
 8001434:	e000      	b.n	8001438 <handle_spi_received_data+0x68>
			return;
 8001436:	bf00      	nop
	}
}
 8001438:	3710      	adds	r7, #16
 800143a:	46bd      	mov	sp, r7
 800143c:	bd80      	pop	{r7, pc}
 800143e:	bf00      	nop
 8001440:	08008d28 	.word	0x08008d28

08001444 <setup_tx_buffer>:

void setup_tx_buffer() {
 8001444:	b480      	push	{r7}
 8001446:	b083      	sub	sp, #12
 8001448:	af00      	add	r7, sp, #0
	for (int i = 0; i < NUM_SAMPLES; i++){
 800144a:	2300      	movs	r3, #0
 800144c:	607b      	str	r3, [r7, #4]
 800144e:	e012      	b.n	8001476 <setup_tx_buffer+0x32>
		spi_tx_buffer[i] = gpio_buffer[i*num_frames];
 8001450:	4b0e      	ldr	r3, [pc, #56]	@ (800148c <setup_tx_buffer+0x48>)
 8001452:	681a      	ldr	r2, [r3, #0]
 8001454:	4b0e      	ldr	r3, [pc, #56]	@ (8001490 <setup_tx_buffer+0x4c>)
 8001456:	781b      	ldrb	r3, [r3, #0]
 8001458:	b2db      	uxtb	r3, r3
 800145a:	4619      	mov	r1, r3
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	fb01 f303 	mul.w	r3, r1, r3
 8001462:	005b      	lsls	r3, r3, #1
 8001464:	4413      	add	r3, r2
 8001466:	8819      	ldrh	r1, [r3, #0]
 8001468:	4a0a      	ldr	r2, [pc, #40]	@ (8001494 <setup_tx_buffer+0x50>)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < NUM_SAMPLES; i++){
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	3301      	adds	r3, #1
 8001474:	607b      	str	r3, [r7, #4]
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800147c:	dbe8      	blt.n	8001450 <setup_tx_buffer+0xc>
	}
}
 800147e:	bf00      	nop
 8001480:	bf00      	nop
 8001482:	370c      	adds	r7, #12
 8001484:	46bd      	mov	sp, r7
 8001486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148a:	4770      	bx	lr
 800148c:	200003c0 	.word	0x200003c0
 8001490:	20000000 	.word	0x20000000
 8001494:	200003c4 	.word	0x200003c4

08001498 <spi_gpio_transfer>:

void spi_gpio_transfer()
{
 8001498:	b580      	push	{r7, lr}
 800149a:	b082      	sub	sp, #8
 800149c:	af00      	add	r7, sp, #0

	DEBUG_PRINT("Starting SPI Transfer\r\n");

	setup_tx_buffer();
 800149e:	f7ff ffd1 	bl	8001444 <setup_tx_buffer>

	tx_done = 0;
 80014a2:	4b10      	ldr	r3, [pc, #64]	@ (80014e4 <spi_gpio_transfer+0x4c>)
 80014a4:	2200      	movs	r2, #0
 80014a6:	701a      	strb	r2, [r3, #0]

	// Start DMA transmit
	HAL_StatusTypeDef status = HAL_SPI_TransmitReceive_DMA(
 80014a8:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80014ac:	4a0e      	ldr	r2, [pc, #56]	@ (80014e8 <spi_gpio_transfer+0x50>)
 80014ae:	490f      	ldr	r1, [pc, #60]	@ (80014ec <spi_gpio_transfer+0x54>)
 80014b0:	480f      	ldr	r0, [pc, #60]	@ (80014f0 <spi_gpio_transfer+0x58>)
 80014b2:	f002 fbc9 	bl	8003c48 <HAL_SPI_TransmitReceive_DMA>
 80014b6:	4603      	mov	r3, r0
 80014b8:	71fb      	strb	r3, [r7, #7]
        (uint8_t *)spi_tx_buffer,
        (uint8_t *)spi_rx_buffer,
        NUM_SAMPLES
    );
	
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);  // assert CS
 80014ba:	2200      	movs	r2, #0
 80014bc:	2110      	movs	r1, #16
 80014be:	480d      	ldr	r0, [pc, #52]	@ (80014f4 <spi_gpio_transfer+0x5c>)
 80014c0:	f001 fc06 	bl	8002cd0 <HAL_GPIO_WritePin>

	if (status != HAL_OK) {
		DEBUG_PRINT("DMA TX FAILED\r\n");
	}

	while (!tx_done);  // Wait for TX complete
 80014c4:	bf00      	nop
 80014c6:	4b07      	ldr	r3, [pc, #28]	@ (80014e4 <spi_gpio_transfer+0x4c>)
 80014c8:	781b      	ldrb	r3, [r3, #0]
 80014ca:	b2db      	uxtb	r3, r3
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d0fa      	beq.n	80014c6 <spi_gpio_transfer+0x2e>

	DEBUG_PRINT("SPI Transfer Complete\r\n");

	handle_spi_received_data(spi_rx_buffer, NUM_SAMPLES);
 80014d0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80014d4:	4804      	ldr	r0, [pc, #16]	@ (80014e8 <spi_gpio_transfer+0x50>)
 80014d6:	f7ff ff7b 	bl	80013d0 <handle_spi_received_data>
}
 80014da:	bf00      	nop
 80014dc:	3708      	adds	r7, #8
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
 80014e2:	bf00      	nop
 80014e4:	20001365 	.word	0x20001365
 80014e8:	20000b94 	.word	0x20000b94
 80014ec:	200003c4 	.word	0x200003c4
 80014f0:	20000248 	.word	0x20000248
 80014f4:	40020000 	.word	0x40020000

080014f8 <HAL_SPI_TxRxCpltCallback>:

void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b082      	sub	sp, #8
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	6078      	str	r0, [r7, #4]
	if (hspi->Instance == SPI1)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	4a07      	ldr	r2, [pc, #28]	@ (8001524 <HAL_SPI_TxRxCpltCallback+0x2c>)
 8001506:	4293      	cmp	r3, r2
 8001508:	d107      	bne.n	800151a <HAL_SPI_TxRxCpltCallback+0x22>
	{
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 800150a:	2201      	movs	r2, #1
 800150c:	2110      	movs	r1, #16
 800150e:	4806      	ldr	r0, [pc, #24]	@ (8001528 <HAL_SPI_TxRxCpltCallback+0x30>)
 8001510:	f001 fbde 	bl	8002cd0 <HAL_GPIO_WritePin>
		tx_done = 1;
 8001514:	4b05      	ldr	r3, [pc, #20]	@ (800152c <HAL_SPI_TxRxCpltCallback+0x34>)
 8001516:	2201      	movs	r2, #1
 8001518:	701a      	strb	r2, [r3, #0]
	}
}
 800151a:	bf00      	nop
 800151c:	3708      	adds	r7, #8
 800151e:	46bd      	mov	sp, r7
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	40013000 	.word	0x40013000
 8001528:	40020000 	.word	0x40020000
 800152c:	20001365 	.word	0x20001365

08001530 <dma_transfer_complete_callback>:

void dma_transfer_complete_callback(DMA_HandleTypeDef *hdma)
{
 8001530:	b480      	push	{r7}
 8001532:	b083      	sub	sp, #12
 8001534:	af00      	add	r7, sp, #0
 8001536:	6078      	str	r0, [r7, #4]
	dma_done = 1;
 8001538:	4b04      	ldr	r3, [pc, #16]	@ (800154c <dma_transfer_complete_callback+0x1c>)
 800153a:	2201      	movs	r2, #1
 800153c:	701a      	strb	r2, [r3, #0]
	DEBUG_PRINT("DMA Complete\r\n");
}
 800153e:	bf00      	nop
 8001540:	370c      	adds	r7, #12
 8001542:	46bd      	mov	sp, r7
 8001544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001548:	4770      	bx	lr
 800154a:	bf00      	nop
 800154c:	20001364 	.word	0x20001364

08001550 <register_dma_callbacks>:

void register_dma_callbacks()
{
 8001550:	b580      	push	{r7, lr}
 8001552:	af00      	add	r7, sp, #0
	HAL_DMA_RegisterCallback(&hdma_memtomem_dma2_stream0, HAL_DMA_XFER_CPLT_CB_ID, dma_transfer_complete_callback);
 8001554:	4a03      	ldr	r2, [pc, #12]	@ (8001564 <register_dma_callbacks+0x14>)
 8001556:	2100      	movs	r1, #0
 8001558:	4803      	ldr	r0, [pc, #12]	@ (8001568 <register_dma_callbacks+0x18>)
 800155a:	f001 f8f1 	bl	8002740 <HAL_DMA_RegisterCallback>
}
 800155e:	bf00      	nop
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	08001531 	.word	0x08001531
 8001568:	20000360 	.word	0x20000360

0800156c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001570:	f000 fc8c 	bl	8001e8c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001574:	f000 f836 	bl	80015e4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001578:	f000 f96e 	bl	8001858 <MX_GPIO_Init>
  MX_DMA_Init();
 800157c:	f000 f906 	bl	800178c <MX_DMA_Init>
  MX_SPI1_Init();
 8001580:	f000 f8cc 	bl	800171c <MX_SPI1_Init>
  MX_I2C1_Init();
 8001584:	f000 f89c 	bl	80016c0 <MX_I2C1_Init>
//	si5351_setupMultisynthInt(0, SI5351_PLL_A, 20);
//	si5351_setupRdiv(0, SI5351_R_DIV_1);
//
//	si5351_enableOutputs(0xFF);

	gpio_buffer = (uint16_t *)malloc(50000 * sizeof(uint16_t));
 8001588:	4811      	ldr	r0, [pc, #68]	@ (80015d0 <main+0x64>)
 800158a:	f002 ffaf 	bl	80044ec <malloc>
 800158e:	4603      	mov	r3, r0
 8001590:	461a      	mov	r2, r3
 8001592:	4b10      	ldr	r3, [pc, #64]	@ (80015d4 <main+0x68>)
 8001594:	601a      	str	r2, [r3, #0]

	register_dma_callbacks();
 8001596:	f7ff ffdb 	bl	8001550 <register_dma_callbacks>

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 800159a:	2200      	movs	r2, #0
 800159c:	2102      	movs	r1, #2
 800159e:	480e      	ldr	r0, [pc, #56]	@ (80015d8 <main+0x6c>)
 80015a0:	f001 fb96 	bl	8002cd0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_2, GPIO_PIN_SET);
 80015a4:	2201      	movs	r2, #1
 80015a6:	2104      	movs	r1, #4
 80015a8:	480b      	ldr	r0, [pc, #44]	@ (80015d8 <main+0x6c>)
 80015aa:	f001 fb91 	bl	8002cd0 <HAL_GPIO_WritePin>

	printf("Setup Complete\r\n");
 80015ae:	480b      	ldr	r0, [pc, #44]	@ (80015dc <main+0x70>)
 80015b0:	f003 ffe0 	bl	8005574 <puts>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1)
	{
		sample_gpio_dma();
 80015b4:	f7ff fde2 	bl	800117c <sample_gpio_dma>

		while(!dma_done);
 80015b8:	bf00      	nop
 80015ba:	4b09      	ldr	r3, [pc, #36]	@ (80015e0 <main+0x74>)
 80015bc:	781b      	ldrb	r3, [r3, #0]
 80015be:	b2db      	uxtb	r3, r3
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d0fa      	beq.n	80015ba <main+0x4e>



		spi_gpio_transfer();
 80015c4:	f7ff ff68 	bl	8001498 <spi_gpio_transfer>
		HAL_Delay(250);
 80015c8:	20fa      	movs	r0, #250	@ 0xfa
 80015ca:	f000 fcd1 	bl	8001f70 <HAL_Delay>
		sample_gpio_dma();
 80015ce:	e7f1      	b.n	80015b4 <main+0x48>
 80015d0:	000186a0 	.word	0x000186a0
 80015d4:	200003c0 	.word	0x200003c0
 80015d8:	40020400 	.word	0x40020400
 80015dc:	08008d48 	.word	0x08008d48
 80015e0:	20001364 	.word	0x20001364

080015e4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b094      	sub	sp, #80	@ 0x50
 80015e8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80015ea:	f107 031c 	add.w	r3, r7, #28
 80015ee:	2234      	movs	r2, #52	@ 0x34
 80015f0:	2100      	movs	r1, #0
 80015f2:	4618      	mov	r0, r3
 80015f4:	f004 f8c0 	bl	8005778 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015f8:	f107 0308 	add.w	r3, r7, #8
 80015fc:	2200      	movs	r2, #0
 80015fe:	601a      	str	r2, [r3, #0]
 8001600:	605a      	str	r2, [r3, #4]
 8001602:	609a      	str	r2, [r3, #8]
 8001604:	60da      	str	r2, [r3, #12]
 8001606:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001608:	2300      	movs	r3, #0
 800160a:	607b      	str	r3, [r7, #4]
 800160c:	4b2a      	ldr	r3, [pc, #168]	@ (80016b8 <SystemClock_Config+0xd4>)
 800160e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001610:	4a29      	ldr	r2, [pc, #164]	@ (80016b8 <SystemClock_Config+0xd4>)
 8001612:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001616:	6413      	str	r3, [r2, #64]	@ 0x40
 8001618:	4b27      	ldr	r3, [pc, #156]	@ (80016b8 <SystemClock_Config+0xd4>)
 800161a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800161c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001620:	607b      	str	r3, [r7, #4]
 8001622:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001624:	2300      	movs	r3, #0
 8001626:	603b      	str	r3, [r7, #0]
 8001628:	4b24      	ldr	r3, [pc, #144]	@ (80016bc <SystemClock_Config+0xd8>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001630:	4a22      	ldr	r2, [pc, #136]	@ (80016bc <SystemClock_Config+0xd8>)
 8001632:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001636:	6013      	str	r3, [r2, #0]
 8001638:	4b20      	ldr	r3, [pc, #128]	@ (80016bc <SystemClock_Config+0xd8>)
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001640:	603b      	str	r3, [r7, #0]
 8001642:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001644:	2302      	movs	r3, #2
 8001646:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001648:	2301      	movs	r3, #1
 800164a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800164c:	2310      	movs	r3, #16
 800164e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001650:	2302      	movs	r3, #2
 8001652:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001654:	2300      	movs	r3, #0
 8001656:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001658:	2310      	movs	r3, #16
 800165a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 800165c:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001660:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001662:	2304      	movs	r3, #4
 8001664:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8001666:	2302      	movs	r3, #2
 8001668:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 800166a:	2302      	movs	r3, #2
 800166c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800166e:	f107 031c 	add.w	r3, r7, #28
 8001672:	4618      	mov	r0, r3
 8001674:	f001 ffc0 	bl	80035f8 <HAL_RCC_OscConfig>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d001      	beq.n	8001682 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 800167e:	f000 f97b 	bl	8001978 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001682:	230f      	movs	r3, #15
 8001684:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001686:	2302      	movs	r3, #2
 8001688:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800168a:	2300      	movs	r3, #0
 800168c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800168e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001692:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001694:	2300      	movs	r3, #0
 8001696:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001698:	f107 0308 	add.w	r3, r7, #8
 800169c:	2102      	movs	r1, #2
 800169e:	4618      	mov	r0, r3
 80016a0:	f001 fc74 	bl	8002f8c <HAL_RCC_ClockConfig>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <SystemClock_Config+0xca>
  {
    Error_Handler();
 80016aa:	f000 f965 	bl	8001978 <Error_Handler>
  }
}
 80016ae:	bf00      	nop
 80016b0:	3750      	adds	r7, #80	@ 0x50
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd80      	pop	{r7, pc}
 80016b6:	bf00      	nop
 80016b8:	40023800 	.word	0x40023800
 80016bc:	40007000 	.word	0x40007000

080016c0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80016c4:	4b12      	ldr	r3, [pc, #72]	@ (8001710 <MX_I2C1_Init+0x50>)
 80016c6:	4a13      	ldr	r2, [pc, #76]	@ (8001714 <MX_I2C1_Init+0x54>)
 80016c8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80016ca:	4b11      	ldr	r3, [pc, #68]	@ (8001710 <MX_I2C1_Init+0x50>)
 80016cc:	4a12      	ldr	r2, [pc, #72]	@ (8001718 <MX_I2C1_Init+0x58>)
 80016ce:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80016d0:	4b0f      	ldr	r3, [pc, #60]	@ (8001710 <MX_I2C1_Init+0x50>)
 80016d2:	2200      	movs	r2, #0
 80016d4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80016d6:	4b0e      	ldr	r3, [pc, #56]	@ (8001710 <MX_I2C1_Init+0x50>)
 80016d8:	2200      	movs	r2, #0
 80016da:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80016dc:	4b0c      	ldr	r3, [pc, #48]	@ (8001710 <MX_I2C1_Init+0x50>)
 80016de:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80016e2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80016e4:	4b0a      	ldr	r3, [pc, #40]	@ (8001710 <MX_I2C1_Init+0x50>)
 80016e6:	2200      	movs	r2, #0
 80016e8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80016ea:	4b09      	ldr	r3, [pc, #36]	@ (8001710 <MX_I2C1_Init+0x50>)
 80016ec:	2200      	movs	r2, #0
 80016ee:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80016f0:	4b07      	ldr	r3, [pc, #28]	@ (8001710 <MX_I2C1_Init+0x50>)
 80016f2:	2200      	movs	r2, #0
 80016f4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80016f6:	4b06      	ldr	r3, [pc, #24]	@ (8001710 <MX_I2C1_Init+0x50>)
 80016f8:	2200      	movs	r2, #0
 80016fa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80016fc:	4804      	ldr	r0, [pc, #16]	@ (8001710 <MX_I2C1_Init+0x50>)
 80016fe:	f001 fb01 	bl	8002d04 <HAL_I2C_Init>
 8001702:	4603      	mov	r3, r0
 8001704:	2b00      	cmp	r3, #0
 8001706:	d001      	beq.n	800170c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001708:	f000 f936 	bl	8001978 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800170c:	bf00      	nop
 800170e:	bd80      	pop	{r7, pc}
 8001710:	200001f4 	.word	0x200001f4
 8001714:	40005400 	.word	0x40005400
 8001718:	000186a0 	.word	0x000186a0

0800171c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001720:	4b18      	ldr	r3, [pc, #96]	@ (8001784 <MX_SPI1_Init+0x68>)
 8001722:	4a19      	ldr	r2, [pc, #100]	@ (8001788 <MX_SPI1_Init+0x6c>)
 8001724:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001726:	4b17      	ldr	r3, [pc, #92]	@ (8001784 <MX_SPI1_Init+0x68>)
 8001728:	f44f 7282 	mov.w	r2, #260	@ 0x104
 800172c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800172e:	4b15      	ldr	r3, [pc, #84]	@ (8001784 <MX_SPI1_Init+0x68>)
 8001730:	2200      	movs	r2, #0
 8001732:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8001734:	4b13      	ldr	r3, [pc, #76]	@ (8001784 <MX_SPI1_Init+0x68>)
 8001736:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800173a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800173c:	4b11      	ldr	r3, [pc, #68]	@ (8001784 <MX_SPI1_Init+0x68>)
 800173e:	2200      	movs	r2, #0
 8001740:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001742:	4b10      	ldr	r3, [pc, #64]	@ (8001784 <MX_SPI1_Init+0x68>)
 8001744:	2200      	movs	r2, #0
 8001746:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001748:	4b0e      	ldr	r3, [pc, #56]	@ (8001784 <MX_SPI1_Init+0x68>)
 800174a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800174e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001750:	4b0c      	ldr	r3, [pc, #48]	@ (8001784 <MX_SPI1_Init+0x68>)
 8001752:	2230      	movs	r2, #48	@ 0x30
 8001754:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001756:	4b0b      	ldr	r3, [pc, #44]	@ (8001784 <MX_SPI1_Init+0x68>)
 8001758:	2200      	movs	r2, #0
 800175a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800175c:	4b09      	ldr	r3, [pc, #36]	@ (8001784 <MX_SPI1_Init+0x68>)
 800175e:	2200      	movs	r2, #0
 8001760:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001762:	4b08      	ldr	r3, [pc, #32]	@ (8001784 <MX_SPI1_Init+0x68>)
 8001764:	2200      	movs	r2, #0
 8001766:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001768:	4b06      	ldr	r3, [pc, #24]	@ (8001784 <MX_SPI1_Init+0x68>)
 800176a:	220a      	movs	r2, #10
 800176c:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800176e:	4805      	ldr	r0, [pc, #20]	@ (8001784 <MX_SPI1_Init+0x68>)
 8001770:	f002 f9e0 	bl	8003b34 <HAL_SPI_Init>
 8001774:	4603      	mov	r3, r0
 8001776:	2b00      	cmp	r3, #0
 8001778:	d001      	beq.n	800177e <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 800177a:	f000 f8fd 	bl	8001978 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800177e:	bf00      	nop
 8001780:	bd80      	pop	{r7, pc}
 8001782:	bf00      	nop
 8001784:	20000248 	.word	0x20000248
 8001788:	40013000 	.word	0x40013000

0800178c <MX_DMA_Init>:
  * Enable DMA controller clock
  * Configure DMA for memory to memory transfers
  *   hdma_memtomem_dma2_stream0
  */
static void MX_DMA_Init(void)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b082      	sub	sp, #8
 8001790:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001792:	2300      	movs	r3, #0
 8001794:	607b      	str	r3, [r7, #4]
 8001796:	4b2d      	ldr	r3, [pc, #180]	@ (800184c <MX_DMA_Init+0xc0>)
 8001798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800179a:	4a2c      	ldr	r2, [pc, #176]	@ (800184c <MX_DMA_Init+0xc0>)
 800179c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80017a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80017a2:	4b2a      	ldr	r3, [pc, #168]	@ (800184c <MX_DMA_Init+0xc0>)
 80017a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80017a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80017aa:	607b      	str	r3, [r7, #4]
 80017ac:	687b      	ldr	r3, [r7, #4]

  /* Configure DMA request hdma_memtomem_dma2_stream0 on DMA2_Stream0 */
  hdma_memtomem_dma2_stream0.Instance = DMA2_Stream0;
 80017ae:	4b28      	ldr	r3, [pc, #160]	@ (8001850 <MX_DMA_Init+0xc4>)
 80017b0:	4a28      	ldr	r2, [pc, #160]	@ (8001854 <MX_DMA_Init+0xc8>)
 80017b2:	601a      	str	r2, [r3, #0]
  hdma_memtomem_dma2_stream0.Init.Channel = DMA_CHANNEL_0;
 80017b4:	4b26      	ldr	r3, [pc, #152]	@ (8001850 <MX_DMA_Init+0xc4>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	605a      	str	r2, [r3, #4]
  hdma_memtomem_dma2_stream0.Init.Direction = DMA_MEMORY_TO_MEMORY;
 80017ba:	4b25      	ldr	r3, [pc, #148]	@ (8001850 <MX_DMA_Init+0xc4>)
 80017bc:	2280      	movs	r2, #128	@ 0x80
 80017be:	609a      	str	r2, [r3, #8]
  hdma_memtomem_dma2_stream0.Init.PeriphInc = DMA_PINC_DISABLE;
 80017c0:	4b23      	ldr	r3, [pc, #140]	@ (8001850 <MX_DMA_Init+0xc4>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	60da      	str	r2, [r3, #12]
  hdma_memtomem_dma2_stream0.Init.MemInc = DMA_MINC_ENABLE;
 80017c6:	4b22      	ldr	r3, [pc, #136]	@ (8001850 <MX_DMA_Init+0xc4>)
 80017c8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80017cc:	611a      	str	r2, [r3, #16]
  hdma_memtomem_dma2_stream0.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80017ce:	4b20      	ldr	r3, [pc, #128]	@ (8001850 <MX_DMA_Init+0xc4>)
 80017d0:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80017d4:	615a      	str	r2, [r3, #20]
  hdma_memtomem_dma2_stream0.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80017d6:	4b1e      	ldr	r3, [pc, #120]	@ (8001850 <MX_DMA_Init+0xc4>)
 80017d8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80017dc:	619a      	str	r2, [r3, #24]
  hdma_memtomem_dma2_stream0.Init.Mode = DMA_NORMAL;
 80017de:	4b1c      	ldr	r3, [pc, #112]	@ (8001850 <MX_DMA_Init+0xc4>)
 80017e0:	2200      	movs	r2, #0
 80017e2:	61da      	str	r2, [r3, #28]
  hdma_memtomem_dma2_stream0.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80017e4:	4b1a      	ldr	r3, [pc, #104]	@ (8001850 <MX_DMA_Init+0xc4>)
 80017e6:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80017ea:	621a      	str	r2, [r3, #32]
  hdma_memtomem_dma2_stream0.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80017ec:	4b18      	ldr	r3, [pc, #96]	@ (8001850 <MX_DMA_Init+0xc4>)
 80017ee:	2204      	movs	r2, #4
 80017f0:	625a      	str	r2, [r3, #36]	@ 0x24
  hdma_memtomem_dma2_stream0.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80017f2:	4b17      	ldr	r3, [pc, #92]	@ (8001850 <MX_DMA_Init+0xc4>)
 80017f4:	2203      	movs	r2, #3
 80017f6:	629a      	str	r2, [r3, #40]	@ 0x28
  hdma_memtomem_dma2_stream0.Init.MemBurst = DMA_MBURST_SINGLE;
 80017f8:	4b15      	ldr	r3, [pc, #84]	@ (8001850 <MX_DMA_Init+0xc4>)
 80017fa:	2200      	movs	r2, #0
 80017fc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma_memtomem_dma2_stream0.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80017fe:	4b14      	ldr	r3, [pc, #80]	@ (8001850 <MX_DMA_Init+0xc4>)
 8001800:	2200      	movs	r2, #0
 8001802:	631a      	str	r2, [r3, #48]	@ 0x30
  if (HAL_DMA_Init(&hdma_memtomem_dma2_stream0) != HAL_OK)
 8001804:	4812      	ldr	r0, [pc, #72]	@ (8001850 <MX_DMA_Init+0xc4>)
 8001806:	f000 fce9 	bl	80021dc <HAL_DMA_Init>
 800180a:	4603      	mov	r3, r0
 800180c:	2b00      	cmp	r3, #0
 800180e:	d001      	beq.n	8001814 <MX_DMA_Init+0x88>
  {
    Error_Handler( );
 8001810:	f000 f8b2 	bl	8001978 <Error_Handler>
  }

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001814:	2200      	movs	r2, #0
 8001816:	2100      	movs	r1, #0
 8001818:	2038      	movs	r0, #56	@ 0x38
 800181a:	f000 fca8 	bl	800216e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 800181e:	2038      	movs	r0, #56	@ 0x38
 8001820:	f000 fcc1 	bl	80021a6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001824:	2200      	movs	r2, #0
 8001826:	2100      	movs	r1, #0
 8001828:	203a      	movs	r0, #58	@ 0x3a
 800182a:	f000 fca0 	bl	800216e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800182e:	203a      	movs	r0, #58	@ 0x3a
 8001830:	f000 fcb9 	bl	80021a6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 8001834:	2200      	movs	r2, #0
 8001836:	2100      	movs	r1, #0
 8001838:	203b      	movs	r0, #59	@ 0x3b
 800183a:	f000 fc98 	bl	800216e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 800183e:	203b      	movs	r0, #59	@ 0x3b
 8001840:	f000 fcb1 	bl	80021a6 <HAL_NVIC_EnableIRQ>

}
 8001844:	bf00      	nop
 8001846:	3708      	adds	r7, #8
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}
 800184c:	40023800 	.word	0x40023800
 8001850:	20000360 	.word	0x20000360
 8001854:	40026410 	.word	0x40026410

08001858 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b08a      	sub	sp, #40	@ 0x28
 800185c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800185e:	f107 0314 	add.w	r3, r7, #20
 8001862:	2200      	movs	r2, #0
 8001864:	601a      	str	r2, [r3, #0]
 8001866:	605a      	str	r2, [r3, #4]
 8001868:	609a      	str	r2, [r3, #8]
 800186a:	60da      	str	r2, [r3, #12]
 800186c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800186e:	2300      	movs	r3, #0
 8001870:	613b      	str	r3, [r7, #16]
 8001872:	4b3d      	ldr	r3, [pc, #244]	@ (8001968 <MX_GPIO_Init+0x110>)
 8001874:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001876:	4a3c      	ldr	r2, [pc, #240]	@ (8001968 <MX_GPIO_Init+0x110>)
 8001878:	f043 0304 	orr.w	r3, r3, #4
 800187c:	6313      	str	r3, [r2, #48]	@ 0x30
 800187e:	4b3a      	ldr	r3, [pc, #232]	@ (8001968 <MX_GPIO_Init+0x110>)
 8001880:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001882:	f003 0304 	and.w	r3, r3, #4
 8001886:	613b      	str	r3, [r7, #16]
 8001888:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800188a:	2300      	movs	r3, #0
 800188c:	60fb      	str	r3, [r7, #12]
 800188e:	4b36      	ldr	r3, [pc, #216]	@ (8001968 <MX_GPIO_Init+0x110>)
 8001890:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001892:	4a35      	ldr	r2, [pc, #212]	@ (8001968 <MX_GPIO_Init+0x110>)
 8001894:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001898:	6313      	str	r3, [r2, #48]	@ 0x30
 800189a:	4b33      	ldr	r3, [pc, #204]	@ (8001968 <MX_GPIO_Init+0x110>)
 800189c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800189e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80018a2:	60fb      	str	r3, [r7, #12]
 80018a4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80018a6:	2300      	movs	r3, #0
 80018a8:	60bb      	str	r3, [r7, #8]
 80018aa:	4b2f      	ldr	r3, [pc, #188]	@ (8001968 <MX_GPIO_Init+0x110>)
 80018ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ae:	4a2e      	ldr	r2, [pc, #184]	@ (8001968 <MX_GPIO_Init+0x110>)
 80018b0:	f043 0301 	orr.w	r3, r3, #1
 80018b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80018b6:	4b2c      	ldr	r3, [pc, #176]	@ (8001968 <MX_GPIO_Init+0x110>)
 80018b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ba:	f003 0301 	and.w	r3, r3, #1
 80018be:	60bb      	str	r3, [r7, #8]
 80018c0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80018c2:	2300      	movs	r3, #0
 80018c4:	607b      	str	r3, [r7, #4]
 80018c6:	4b28      	ldr	r3, [pc, #160]	@ (8001968 <MX_GPIO_Init+0x110>)
 80018c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018ca:	4a27      	ldr	r2, [pc, #156]	@ (8001968 <MX_GPIO_Init+0x110>)
 80018cc:	f043 0302 	orr.w	r3, r3, #2
 80018d0:	6313      	str	r3, [r2, #48]	@ 0x30
 80018d2:	4b25      	ldr	r3, [pc, #148]	@ (8001968 <MX_GPIO_Init+0x110>)
 80018d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018d6:	f003 0302 	and.w	r3, r3, #2
 80018da:	607b      	str	r3, [r7, #4]
 80018dc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80018de:	2201      	movs	r2, #1
 80018e0:	2110      	movs	r1, #16
 80018e2:	4822      	ldr	r0, [pc, #136]	@ (800196c <MX_GPIO_Init+0x114>)
 80018e4:	f001 f9f4 	bl	8002cd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 80018e8:	2200      	movs	r2, #0
 80018ea:	2106      	movs	r1, #6
 80018ec:	4820      	ldr	r0, [pc, #128]	@ (8001970 <MX_GPIO_Init+0x118>)
 80018ee:	f001 f9ef 	bl	8002cd0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80018f2:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80018f6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80018f8:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80018fc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018fe:	2300      	movs	r3, #0
 8001900:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001902:	f107 0314 	add.w	r3, r7, #20
 8001906:	4619      	mov	r1, r3
 8001908:	481a      	ldr	r0, [pc, #104]	@ (8001974 <MX_GPIO_Init+0x11c>)
 800190a:	f001 f84d 	bl	80029a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 PC6 PC7
                           PC8 PC9 PC10 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 800190e:	f640 73ff 	movw	r3, #4095	@ 0xfff
 8001912:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7
                          |GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001914:	2300      	movs	r3, #0
 8001916:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001918:	2300      	movs	r3, #0
 800191a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800191c:	f107 0314 	add.w	r3, r7, #20
 8001920:	4619      	mov	r1, r3
 8001922:	4814      	ldr	r0, [pc, #80]	@ (8001974 <MX_GPIO_Init+0x11c>)
 8001924:	f001 f840 	bl	80029a8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001928:	2310      	movs	r3, #16
 800192a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800192c:	2301      	movs	r3, #1
 800192e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001930:	2300      	movs	r3, #0
 8001932:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001934:	2300      	movs	r3, #0
 8001936:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001938:	f107 0314 	add.w	r3, r7, #20
 800193c:	4619      	mov	r1, r3
 800193e:	480b      	ldr	r0, [pc, #44]	@ (800196c <MX_GPIO_Init+0x114>)
 8001940:	f001 f832 	bl	80029a8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001944:	2306      	movs	r3, #6
 8001946:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001948:	2301      	movs	r3, #1
 800194a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800194c:	2302      	movs	r3, #2
 800194e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001950:	2300      	movs	r3, #0
 8001952:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001954:	f107 0314 	add.w	r3, r7, #20
 8001958:	4619      	mov	r1, r3
 800195a:	4805      	ldr	r0, [pc, #20]	@ (8001970 <MX_GPIO_Init+0x118>)
 800195c:	f001 f824 	bl	80029a8 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001960:	bf00      	nop
 8001962:	3728      	adds	r7, #40	@ 0x28
 8001964:	46bd      	mov	sp, r7
 8001966:	bd80      	pop	{r7, pc}
 8001968:	40023800 	.word	0x40023800
 800196c:	40020000 	.word	0x40020000
 8001970:	40020400 	.word	0x40020400
 8001974:	40020800 	.word	0x40020800

08001978 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800197c:	b672      	cpsid	i
}
 800197e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8001980:	bf00      	nop
 8001982:	e7fd      	b.n	8001980 <Error_Handler+0x8>

08001984 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800198a:	2300      	movs	r3, #0
 800198c:	607b      	str	r3, [r7, #4]
 800198e:	4b10      	ldr	r3, [pc, #64]	@ (80019d0 <HAL_MspInit+0x4c>)
 8001990:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001992:	4a0f      	ldr	r2, [pc, #60]	@ (80019d0 <HAL_MspInit+0x4c>)
 8001994:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001998:	6453      	str	r3, [r2, #68]	@ 0x44
 800199a:	4b0d      	ldr	r3, [pc, #52]	@ (80019d0 <HAL_MspInit+0x4c>)
 800199c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800199e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019a2:	607b      	str	r3, [r7, #4]
 80019a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019a6:	2300      	movs	r3, #0
 80019a8:	603b      	str	r3, [r7, #0]
 80019aa:	4b09      	ldr	r3, [pc, #36]	@ (80019d0 <HAL_MspInit+0x4c>)
 80019ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ae:	4a08      	ldr	r2, [pc, #32]	@ (80019d0 <HAL_MspInit+0x4c>)
 80019b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80019b6:	4b06      	ldr	r3, [pc, #24]	@ (80019d0 <HAL_MspInit+0x4c>)
 80019b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019be:	603b      	str	r3, [r7, #0]
 80019c0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80019c2:	2007      	movs	r0, #7
 80019c4:	f000 fbc8 	bl	8002158 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019c8:	bf00      	nop
 80019ca:	3708      	adds	r7, #8
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	40023800 	.word	0x40023800

080019d4 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80019d4:	b580      	push	{r7, lr}
 80019d6:	b08a      	sub	sp, #40	@ 0x28
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019dc:	f107 0314 	add.w	r3, r7, #20
 80019e0:	2200      	movs	r2, #0
 80019e2:	601a      	str	r2, [r3, #0]
 80019e4:	605a      	str	r2, [r3, #4]
 80019e6:	609a      	str	r2, [r3, #8]
 80019e8:	60da      	str	r2, [r3, #12]
 80019ea:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a19      	ldr	r2, [pc, #100]	@ (8001a58 <HAL_I2C_MspInit+0x84>)
 80019f2:	4293      	cmp	r3, r2
 80019f4:	d12c      	bne.n	8001a50 <HAL_I2C_MspInit+0x7c>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80019f6:	2300      	movs	r3, #0
 80019f8:	613b      	str	r3, [r7, #16]
 80019fa:	4b18      	ldr	r3, [pc, #96]	@ (8001a5c <HAL_I2C_MspInit+0x88>)
 80019fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80019fe:	4a17      	ldr	r2, [pc, #92]	@ (8001a5c <HAL_I2C_MspInit+0x88>)
 8001a00:	f043 0302 	orr.w	r3, r3, #2
 8001a04:	6313      	str	r3, [r2, #48]	@ 0x30
 8001a06:	4b15      	ldr	r3, [pc, #84]	@ (8001a5c <HAL_I2C_MspInit+0x88>)
 8001a08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001a0a:	f003 0302 	and.w	r3, r3, #2
 8001a0e:	613b      	str	r3, [r7, #16]
 8001a10:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001a12:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001a16:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001a18:	2312      	movs	r3, #18
 8001a1a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a20:	2303      	movs	r3, #3
 8001a22:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001a24:	2304      	movs	r3, #4
 8001a26:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a28:	f107 0314 	add.w	r3, r7, #20
 8001a2c:	4619      	mov	r1, r3
 8001a2e:	480c      	ldr	r0, [pc, #48]	@ (8001a60 <HAL_I2C_MspInit+0x8c>)
 8001a30:	f000 ffba 	bl	80029a8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001a34:	2300      	movs	r3, #0
 8001a36:	60fb      	str	r3, [r7, #12]
 8001a38:	4b08      	ldr	r3, [pc, #32]	@ (8001a5c <HAL_I2C_MspInit+0x88>)
 8001a3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a3c:	4a07      	ldr	r2, [pc, #28]	@ (8001a5c <HAL_I2C_MspInit+0x88>)
 8001a3e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001a42:	6413      	str	r3, [r2, #64]	@ 0x40
 8001a44:	4b05      	ldr	r3, [pc, #20]	@ (8001a5c <HAL_I2C_MspInit+0x88>)
 8001a46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a48:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001a4c:	60fb      	str	r3, [r7, #12]
 8001a4e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001a50:	bf00      	nop
 8001a52:	3728      	adds	r7, #40	@ 0x28
 8001a54:	46bd      	mov	sp, r7
 8001a56:	bd80      	pop	{r7, pc}
 8001a58:	40005400 	.word	0x40005400
 8001a5c:	40023800 	.word	0x40023800
 8001a60:	40020400 	.word	0x40020400

08001a64 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b08a      	sub	sp, #40	@ 0x28
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a6c:	f107 0314 	add.w	r3, r7, #20
 8001a70:	2200      	movs	r2, #0
 8001a72:	601a      	str	r2, [r3, #0]
 8001a74:	605a      	str	r2, [r3, #4]
 8001a76:	609a      	str	r2, [r3, #8]
 8001a78:	60da      	str	r2, [r3, #12]
 8001a7a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	4a4e      	ldr	r2, [pc, #312]	@ (8001bbc <HAL_SPI_MspInit+0x158>)
 8001a82:	4293      	cmp	r3, r2
 8001a84:	f040 8096 	bne.w	8001bb4 <HAL_SPI_MspInit+0x150>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001a88:	2300      	movs	r3, #0
 8001a8a:	613b      	str	r3, [r7, #16]
 8001a8c:	4b4c      	ldr	r3, [pc, #304]	@ (8001bc0 <HAL_SPI_MspInit+0x15c>)
 8001a8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a90:	4a4b      	ldr	r2, [pc, #300]	@ (8001bc0 <HAL_SPI_MspInit+0x15c>)
 8001a92:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001a96:	6453      	str	r3, [r2, #68]	@ 0x44
 8001a98:	4b49      	ldr	r3, [pc, #292]	@ (8001bc0 <HAL_SPI_MspInit+0x15c>)
 8001a9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a9c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001aa0:	613b      	str	r3, [r7, #16]
 8001aa2:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	60fb      	str	r3, [r7, #12]
 8001aa8:	4b45      	ldr	r3, [pc, #276]	@ (8001bc0 <HAL_SPI_MspInit+0x15c>)
 8001aaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001aac:	4a44      	ldr	r2, [pc, #272]	@ (8001bc0 <HAL_SPI_MspInit+0x15c>)
 8001aae:	f043 0301 	orr.w	r3, r3, #1
 8001ab2:	6313      	str	r3, [r2, #48]	@ 0x30
 8001ab4:	4b42      	ldr	r3, [pc, #264]	@ (8001bc0 <HAL_SPI_MspInit+0x15c>)
 8001ab6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ab8:	f003 0301 	and.w	r3, r3, #1
 8001abc:	60fb      	str	r3, [r7, #12]
 8001abe:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8001ac0:	23e0      	movs	r3, #224	@ 0xe0
 8001ac2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ac4:	2302      	movs	r3, #2
 8001ac6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac8:	2300      	movs	r3, #0
 8001aca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001acc:	2303      	movs	r3, #3
 8001ace:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001ad0:	2305      	movs	r3, #5
 8001ad2:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001ad4:	f107 0314 	add.w	r3, r7, #20
 8001ad8:	4619      	mov	r1, r3
 8001ada:	483a      	ldr	r0, [pc, #232]	@ (8001bc4 <HAL_SPI_MspInit+0x160>)
 8001adc:	f000 ff64 	bl	80029a8 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8001ae0:	4b39      	ldr	r3, [pc, #228]	@ (8001bc8 <HAL_SPI_MspInit+0x164>)
 8001ae2:	4a3a      	ldr	r2, [pc, #232]	@ (8001bcc <HAL_SPI_MspInit+0x168>)
 8001ae4:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8001ae6:	4b38      	ldr	r3, [pc, #224]	@ (8001bc8 <HAL_SPI_MspInit+0x164>)
 8001ae8:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8001aec:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001aee:	4b36      	ldr	r3, [pc, #216]	@ (8001bc8 <HAL_SPI_MspInit+0x164>)
 8001af0:	2240      	movs	r2, #64	@ 0x40
 8001af2:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001af4:	4b34      	ldr	r3, [pc, #208]	@ (8001bc8 <HAL_SPI_MspInit+0x164>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001afa:	4b33      	ldr	r3, [pc, #204]	@ (8001bc8 <HAL_SPI_MspInit+0x164>)
 8001afc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b00:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001b02:	4b31      	ldr	r3, [pc, #196]	@ (8001bc8 <HAL_SPI_MspInit+0x164>)
 8001b04:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001b08:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001b0a:	4b2f      	ldr	r3, [pc, #188]	@ (8001bc8 <HAL_SPI_MspInit+0x164>)
 8001b0c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b10:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8001b12:	4b2d      	ldr	r3, [pc, #180]	@ (8001bc8 <HAL_SPI_MspInit+0x164>)
 8001b14:	2200      	movs	r2, #0
 8001b16:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8001b18:	4b2b      	ldr	r3, [pc, #172]	@ (8001bc8 <HAL_SPI_MspInit+0x164>)
 8001b1a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001b1e:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001b20:	4b29      	ldr	r3, [pc, #164]	@ (8001bc8 <HAL_SPI_MspInit+0x164>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8001b26:	4828      	ldr	r0, [pc, #160]	@ (8001bc8 <HAL_SPI_MspInit+0x164>)
 8001b28:	f000 fb58 	bl	80021dc <HAL_DMA_Init>
 8001b2c:	4603      	mov	r3, r0
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d001      	beq.n	8001b36 <HAL_SPI_MspInit+0xd2>
    {
      Error_Handler();
 8001b32:	f7ff ff21 	bl	8001978 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	4a23      	ldr	r2, [pc, #140]	@ (8001bc8 <HAL_SPI_MspInit+0x164>)
 8001b3a:	649a      	str	r2, [r3, #72]	@ 0x48
 8001b3c:	4a22      	ldr	r2, [pc, #136]	@ (8001bc8 <HAL_SPI_MspInit+0x164>)
 8001b3e:	687b      	ldr	r3, [r7, #4]
 8001b40:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream2;
 8001b42:	4b23      	ldr	r3, [pc, #140]	@ (8001bd0 <HAL_SPI_MspInit+0x16c>)
 8001b44:	4a23      	ldr	r2, [pc, #140]	@ (8001bd4 <HAL_SPI_MspInit+0x170>)
 8001b46:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8001b48:	4b21      	ldr	r3, [pc, #132]	@ (8001bd0 <HAL_SPI_MspInit+0x16c>)
 8001b4a:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8001b4e:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b50:	4b1f      	ldr	r3, [pc, #124]	@ (8001bd0 <HAL_SPI_MspInit+0x16c>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b56:	4b1e      	ldr	r3, [pc, #120]	@ (8001bd0 <HAL_SPI_MspInit+0x16c>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001b5c:	4b1c      	ldr	r3, [pc, #112]	@ (8001bd0 <HAL_SPI_MspInit+0x16c>)
 8001b5e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b62:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001b64:	4b1a      	ldr	r3, [pc, #104]	@ (8001bd0 <HAL_SPI_MspInit+0x16c>)
 8001b66:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001b6a:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001b6c:	4b18      	ldr	r3, [pc, #96]	@ (8001bd0 <HAL_SPI_MspInit+0x16c>)
 8001b6e:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001b72:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8001b74:	4b16      	ldr	r3, [pc, #88]	@ (8001bd0 <HAL_SPI_MspInit+0x16c>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8001b7a:	4b15      	ldr	r3, [pc, #84]	@ (8001bd0 <HAL_SPI_MspInit+0x16c>)
 8001b7c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8001b80:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001b82:	4b13      	ldr	r3, [pc, #76]	@ (8001bd0 <HAL_SPI_MspInit+0x16c>)
 8001b84:	2200      	movs	r2, #0
 8001b86:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8001b88:	4811      	ldr	r0, [pc, #68]	@ (8001bd0 <HAL_SPI_MspInit+0x16c>)
 8001b8a:	f000 fb27 	bl	80021dc <HAL_DMA_Init>
 8001b8e:	4603      	mov	r3, r0
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d001      	beq.n	8001b98 <HAL_SPI_MspInit+0x134>
    {
      Error_Handler();
 8001b94:	f7ff fef0 	bl	8001978 <Error_Handler>
    }

    __HAL_LINKDMA(hspi,hdmarx,hdma_spi1_rx);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	4a0d      	ldr	r2, [pc, #52]	@ (8001bd0 <HAL_SPI_MspInit+0x16c>)
 8001b9c:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001b9e:	4a0c      	ldr	r2, [pc, #48]	@ (8001bd0 <HAL_SPI_MspInit+0x16c>)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	2100      	movs	r1, #0
 8001ba8:	2023      	movs	r0, #35	@ 0x23
 8001baa:	f000 fae0 	bl	800216e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001bae:	2023      	movs	r0, #35	@ 0x23
 8001bb0:	f000 faf9 	bl	80021a6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001bb4:	bf00      	nop
 8001bb6:	3728      	adds	r7, #40	@ 0x28
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	bd80      	pop	{r7, pc}
 8001bbc:	40013000 	.word	0x40013000
 8001bc0:	40023800 	.word	0x40023800
 8001bc4:	40020000 	.word	0x40020000
 8001bc8:	200002a0 	.word	0x200002a0
 8001bcc:	40026458 	.word	0x40026458
 8001bd0:	20000300 	.word	0x20000300
 8001bd4:	40026440 	.word	0x40026440

08001bd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001bdc:	bf00      	nop
 8001bde:	e7fd      	b.n	8001bdc <NMI_Handler+0x4>

08001be0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001be4:	bf00      	nop
 8001be6:	e7fd      	b.n	8001be4 <HardFault_Handler+0x4>

08001be8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001be8:	b480      	push	{r7}
 8001bea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001bec:	bf00      	nop
 8001bee:	e7fd      	b.n	8001bec <MemManage_Handler+0x4>

08001bf0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001bf0:	b480      	push	{r7}
 8001bf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001bf4:	bf00      	nop
 8001bf6:	e7fd      	b.n	8001bf4 <BusFault_Handler+0x4>

08001bf8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001bf8:	b480      	push	{r7}
 8001bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001bfc:	bf00      	nop
 8001bfe:	e7fd      	b.n	8001bfc <UsageFault_Handler+0x4>

08001c00 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c04:	bf00      	nop
 8001c06:	46bd      	mov	sp, r7
 8001c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0c:	4770      	bx	lr

08001c0e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c0e:	b480      	push	{r7}
 8001c10:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c12:	bf00      	nop
 8001c14:	46bd      	mov	sp, r7
 8001c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1a:	4770      	bx	lr

08001c1c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c20:	bf00      	nop
 8001c22:	46bd      	mov	sp, r7
 8001c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c28:	4770      	bx	lr

08001c2a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c2a:	b580      	push	{r7, lr}
 8001c2c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c2e:	f000 f97f 	bl	8001f30 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c32:	bf00      	nop
 8001c34:	bd80      	pop	{r7, pc}
	...

08001c38 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001c3c:	4802      	ldr	r0, [pc, #8]	@ (8001c48 <SPI1_IRQHandler+0x10>)
 8001c3e:	f002 f8ff 	bl	8003e40 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001c42:	bf00      	nop
 8001c44:	bd80      	pop	{r7, pc}
 8001c46:	bf00      	nop
 8001c48:	20000248 	.word	0x20000248

08001c4c <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_memtomem_dma2_stream0);
 8001c50:	4802      	ldr	r0, [pc, #8]	@ (8001c5c <DMA2_Stream0_IRQHandler+0x10>)
 8001c52:	f000 fbeb 	bl	800242c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8001c56:	bf00      	nop
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	20000360 	.word	0x20000360

08001c60 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8001c64:	4802      	ldr	r0, [pc, #8]	@ (8001c70 <DMA2_Stream2_IRQHandler+0x10>)
 8001c66:	f000 fbe1 	bl	800242c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001c6a:	bf00      	nop
 8001c6c:	bd80      	pop	{r7, pc}
 8001c6e:	bf00      	nop
 8001c70:	20000300 	.word	0x20000300

08001c74 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8001c78:	4802      	ldr	r0, [pc, #8]	@ (8001c84 <DMA2_Stream3_IRQHandler+0x10>)
 8001c7a:	f000 fbd7 	bl	800242c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8001c7e:	bf00      	nop
 8001c80:	bd80      	pop	{r7, pc}
 8001c82:	bf00      	nop
 8001c84:	200002a0 	.word	0x200002a0

08001c88 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001c88:	b480      	push	{r7}
 8001c8a:	af00      	add	r7, sp, #0
  return 1;
 8001c8c:	2301      	movs	r3, #1
}
 8001c8e:	4618      	mov	r0, r3
 8001c90:	46bd      	mov	sp, r7
 8001c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c96:	4770      	bx	lr

08001c98 <_kill>:

int _kill(int pid, int sig)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b082      	sub	sp, #8
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
 8001ca0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001ca2:	f003 fdcb 	bl	800583c <__errno>
 8001ca6:	4603      	mov	r3, r0
 8001ca8:	2216      	movs	r2, #22
 8001caa:	601a      	str	r2, [r3, #0]
  return -1;
 8001cac:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cb0:	4618      	mov	r0, r3
 8001cb2:	3708      	adds	r7, #8
 8001cb4:	46bd      	mov	sp, r7
 8001cb6:	bd80      	pop	{r7, pc}

08001cb8 <_exit>:

void _exit (int status)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	b082      	sub	sp, #8
 8001cbc:	af00      	add	r7, sp, #0
 8001cbe:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001cc0:	f04f 31ff 	mov.w	r1, #4294967295
 8001cc4:	6878      	ldr	r0, [r7, #4]
 8001cc6:	f7ff ffe7 	bl	8001c98 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001cca:	bf00      	nop
 8001ccc:	e7fd      	b.n	8001cca <_exit+0x12>

08001cce <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001cce:	b580      	push	{r7, lr}
 8001cd0:	b086      	sub	sp, #24
 8001cd2:	af00      	add	r7, sp, #0
 8001cd4:	60f8      	str	r0, [r7, #12]
 8001cd6:	60b9      	str	r1, [r7, #8]
 8001cd8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cda:	2300      	movs	r3, #0
 8001cdc:	617b      	str	r3, [r7, #20]
 8001cde:	e00a      	b.n	8001cf6 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ce0:	f3af 8000 	nop.w
 8001ce4:	4601      	mov	r1, r0
 8001ce6:	68bb      	ldr	r3, [r7, #8]
 8001ce8:	1c5a      	adds	r2, r3, #1
 8001cea:	60ba      	str	r2, [r7, #8]
 8001cec:	b2ca      	uxtb	r2, r1
 8001cee:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001cf0:	697b      	ldr	r3, [r7, #20]
 8001cf2:	3301      	adds	r3, #1
 8001cf4:	617b      	str	r3, [r7, #20]
 8001cf6:	697a      	ldr	r2, [r7, #20]
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	429a      	cmp	r2, r3
 8001cfc:	dbf0      	blt.n	8001ce0 <_read+0x12>
  }

  return len;
 8001cfe:	687b      	ldr	r3, [r7, #4]
}
 8001d00:	4618      	mov	r0, r3
 8001d02:	3718      	adds	r7, #24
 8001d04:	46bd      	mov	sp, r7
 8001d06:	bd80      	pop	{r7, pc}

08001d08 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b086      	sub	sp, #24
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	60f8      	str	r0, [r7, #12]
 8001d10:	60b9      	str	r1, [r7, #8]
 8001d12:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d14:	2300      	movs	r3, #0
 8001d16:	617b      	str	r3, [r7, #20]
 8001d18:	e009      	b.n	8001d2e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001d1a:	68bb      	ldr	r3, [r7, #8]
 8001d1c:	1c5a      	adds	r2, r3, #1
 8001d1e:	60ba      	str	r2, [r7, #8]
 8001d20:	781b      	ldrb	r3, [r3, #0]
 8001d22:	4618      	mov	r0, r3
 8001d24:	f7ff f9c3 	bl	80010ae <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d28:	697b      	ldr	r3, [r7, #20]
 8001d2a:	3301      	adds	r3, #1
 8001d2c:	617b      	str	r3, [r7, #20]
 8001d2e:	697a      	ldr	r2, [r7, #20]
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	429a      	cmp	r2, r3
 8001d34:	dbf1      	blt.n	8001d1a <_write+0x12>
  }
  return len;
 8001d36:	687b      	ldr	r3, [r7, #4]
}
 8001d38:	4618      	mov	r0, r3
 8001d3a:	3718      	adds	r7, #24
 8001d3c:	46bd      	mov	sp, r7
 8001d3e:	bd80      	pop	{r7, pc}

08001d40 <_close>:

int _close(int file)
{
 8001d40:	b480      	push	{r7}
 8001d42:	b083      	sub	sp, #12
 8001d44:	af00      	add	r7, sp, #0
 8001d46:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d48:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	370c      	adds	r7, #12
 8001d50:	46bd      	mov	sp, r7
 8001d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d56:	4770      	bx	lr

08001d58 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001d58:	b480      	push	{r7}
 8001d5a:	b083      	sub	sp, #12
 8001d5c:	af00      	add	r7, sp, #0
 8001d5e:	6078      	str	r0, [r7, #4]
 8001d60:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001d62:	683b      	ldr	r3, [r7, #0]
 8001d64:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001d68:	605a      	str	r2, [r3, #4]
  return 0;
 8001d6a:	2300      	movs	r3, #0
}
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	370c      	adds	r7, #12
 8001d70:	46bd      	mov	sp, r7
 8001d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d76:	4770      	bx	lr

08001d78 <_isatty>:

int _isatty(int file)
{
 8001d78:	b480      	push	{r7}
 8001d7a:	b083      	sub	sp, #12
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001d80:	2301      	movs	r3, #1
}
 8001d82:	4618      	mov	r0, r3
 8001d84:	370c      	adds	r7, #12
 8001d86:	46bd      	mov	sp, r7
 8001d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8c:	4770      	bx	lr

08001d8e <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001d8e:	b480      	push	{r7}
 8001d90:	b085      	sub	sp, #20
 8001d92:	af00      	add	r7, sp, #0
 8001d94:	60f8      	str	r0, [r7, #12]
 8001d96:	60b9      	str	r1, [r7, #8]
 8001d98:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001d9a:	2300      	movs	r3, #0
}
 8001d9c:	4618      	mov	r0, r3
 8001d9e:	3714      	adds	r7, #20
 8001da0:	46bd      	mov	sp, r7
 8001da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da6:	4770      	bx	lr

08001da8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001da8:	b580      	push	{r7, lr}
 8001daa:	b086      	sub	sp, #24
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001db0:	4a14      	ldr	r2, [pc, #80]	@ (8001e04 <_sbrk+0x5c>)
 8001db2:	4b15      	ldr	r3, [pc, #84]	@ (8001e08 <_sbrk+0x60>)
 8001db4:	1ad3      	subs	r3, r2, r3
 8001db6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001db8:	697b      	ldr	r3, [r7, #20]
 8001dba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001dbc:	4b13      	ldr	r3, [pc, #76]	@ (8001e0c <_sbrk+0x64>)
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d102      	bne.n	8001dca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001dc4:	4b11      	ldr	r3, [pc, #68]	@ (8001e0c <_sbrk+0x64>)
 8001dc6:	4a12      	ldr	r2, [pc, #72]	@ (8001e10 <_sbrk+0x68>)
 8001dc8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001dca:	4b10      	ldr	r3, [pc, #64]	@ (8001e0c <_sbrk+0x64>)
 8001dcc:	681a      	ldr	r2, [r3, #0]
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	4413      	add	r3, r2
 8001dd2:	693a      	ldr	r2, [r7, #16]
 8001dd4:	429a      	cmp	r2, r3
 8001dd6:	d207      	bcs.n	8001de8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001dd8:	f003 fd30 	bl	800583c <__errno>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	220c      	movs	r2, #12
 8001de0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001de2:	f04f 33ff 	mov.w	r3, #4294967295
 8001de6:	e009      	b.n	8001dfc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001de8:	4b08      	ldr	r3, [pc, #32]	@ (8001e0c <_sbrk+0x64>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001dee:	4b07      	ldr	r3, [pc, #28]	@ (8001e0c <_sbrk+0x64>)
 8001df0:	681a      	ldr	r2, [r3, #0]
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	4413      	add	r3, r2
 8001df6:	4a05      	ldr	r2, [pc, #20]	@ (8001e0c <_sbrk+0x64>)
 8001df8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001dfa:	68fb      	ldr	r3, [r7, #12]
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	3718      	adds	r7, #24
 8001e00:	46bd      	mov	sp, r7
 8001e02:	bd80      	pop	{r7, pc}
 8001e04:	20020000 	.word	0x20020000
 8001e08:	00000400 	.word	0x00000400
 8001e0c:	20001368 	.word	0x20001368
 8001e10:	200014c0 	.word	0x200014c0

08001e14 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e14:	b480      	push	{r7}
 8001e16:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e18:	4b06      	ldr	r3, [pc, #24]	@ (8001e34 <SystemInit+0x20>)
 8001e1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e1e:	4a05      	ldr	r2, [pc, #20]	@ (8001e34 <SystemInit+0x20>)
 8001e20:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e24:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e28:	bf00      	nop
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e30:	4770      	bx	lr
 8001e32:	bf00      	nop
 8001e34:	e000ed00 	.word	0xe000ed00

08001e38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001e38:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001e70 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8001e3c:	f7ff ffea 	bl	8001e14 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001e40:	480c      	ldr	r0, [pc, #48]	@ (8001e74 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e42:	490d      	ldr	r1, [pc, #52]	@ (8001e78 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001e44:	4a0d      	ldr	r2, [pc, #52]	@ (8001e7c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001e46:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e48:	e002      	b.n	8001e50 <LoopCopyDataInit>

08001e4a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e4a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e4c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e4e:	3304      	adds	r3, #4

08001e50 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001e50:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001e52:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001e54:	d3f9      	bcc.n	8001e4a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001e56:	4a0a      	ldr	r2, [pc, #40]	@ (8001e80 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001e58:	4c0a      	ldr	r4, [pc, #40]	@ (8001e84 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001e5a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001e5c:	e001      	b.n	8001e62 <LoopFillZerobss>

08001e5e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001e5e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001e60:	3204      	adds	r2, #4

08001e62 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001e62:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001e64:	d3fb      	bcc.n	8001e5e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001e66:	f003 fcef 	bl	8005848 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001e6a:	f7ff fb7f 	bl	800156c <main>
  bx  lr    
 8001e6e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001e70:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001e74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001e78:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8001e7c:	080091b4 	.word	0x080091b4
  ldr r2, =_sbss
 8001e80:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8001e84:	200014bc 	.word	0x200014bc

08001e88 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001e88:	e7fe      	b.n	8001e88 <ADC_IRQHandler>
	...

08001e8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001e90:	4b0e      	ldr	r3, [pc, #56]	@ (8001ecc <HAL_Init+0x40>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a0d      	ldr	r2, [pc, #52]	@ (8001ecc <HAL_Init+0x40>)
 8001e96:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001e9a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001e9c:	4b0b      	ldr	r3, [pc, #44]	@ (8001ecc <HAL_Init+0x40>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	4a0a      	ldr	r2, [pc, #40]	@ (8001ecc <HAL_Init+0x40>)
 8001ea2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001ea6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001ea8:	4b08      	ldr	r3, [pc, #32]	@ (8001ecc <HAL_Init+0x40>)
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4a07      	ldr	r2, [pc, #28]	@ (8001ecc <HAL_Init+0x40>)
 8001eae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001eb2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001eb4:	2003      	movs	r0, #3
 8001eb6:	f000 f94f 	bl	8002158 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001eba:	2000      	movs	r0, #0
 8001ebc:	f000 f808 	bl	8001ed0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001ec0:	f7ff fd60 	bl	8001984 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001ec4:	2300      	movs	r3, #0
}
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	bd80      	pop	{r7, pc}
 8001eca:	bf00      	nop
 8001ecc:	40023c00 	.word	0x40023c00

08001ed0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b082      	sub	sp, #8
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ed8:	4b12      	ldr	r3, [pc, #72]	@ (8001f24 <HAL_InitTick+0x54>)
 8001eda:	681a      	ldr	r2, [r3, #0]
 8001edc:	4b12      	ldr	r3, [pc, #72]	@ (8001f28 <HAL_InitTick+0x58>)
 8001ede:	781b      	ldrb	r3, [r3, #0]
 8001ee0:	4619      	mov	r1, r3
 8001ee2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001ee6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001eea:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eee:	4618      	mov	r0, r3
 8001ef0:	f000 f967 	bl	80021c2 <HAL_SYSTICK_Config>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	2b00      	cmp	r3, #0
 8001ef8:	d001      	beq.n	8001efe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001efa:	2301      	movs	r3, #1
 8001efc:	e00e      	b.n	8001f1c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	2b0f      	cmp	r3, #15
 8001f02:	d80a      	bhi.n	8001f1a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f04:	2200      	movs	r2, #0
 8001f06:	6879      	ldr	r1, [r7, #4]
 8001f08:	f04f 30ff 	mov.w	r0, #4294967295
 8001f0c:	f000 f92f 	bl	800216e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f10:	4a06      	ldr	r2, [pc, #24]	@ (8001f2c <HAL_InitTick+0x5c>)
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f16:	2300      	movs	r3, #0
 8001f18:	e000      	b.n	8001f1c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f1a:	2301      	movs	r3, #1
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	3708      	adds	r7, #8
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}
 8001f24:	20000004 	.word	0x20000004
 8001f28:	2000000c 	.word	0x2000000c
 8001f2c:	20000008 	.word	0x20000008

08001f30 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f30:	b480      	push	{r7}
 8001f32:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f34:	4b06      	ldr	r3, [pc, #24]	@ (8001f50 <HAL_IncTick+0x20>)
 8001f36:	781b      	ldrb	r3, [r3, #0]
 8001f38:	461a      	mov	r2, r3
 8001f3a:	4b06      	ldr	r3, [pc, #24]	@ (8001f54 <HAL_IncTick+0x24>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	4413      	add	r3, r2
 8001f40:	4a04      	ldr	r2, [pc, #16]	@ (8001f54 <HAL_IncTick+0x24>)
 8001f42:	6013      	str	r3, [r2, #0]
}
 8001f44:	bf00      	nop
 8001f46:	46bd      	mov	sp, r7
 8001f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4c:	4770      	bx	lr
 8001f4e:	bf00      	nop
 8001f50:	2000000c 	.word	0x2000000c
 8001f54:	2000136c 	.word	0x2000136c

08001f58 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f58:	b480      	push	{r7}
 8001f5a:	af00      	add	r7, sp, #0
  return uwTick;
 8001f5c:	4b03      	ldr	r3, [pc, #12]	@ (8001f6c <HAL_GetTick+0x14>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	46bd      	mov	sp, r7
 8001f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f68:	4770      	bx	lr
 8001f6a:	bf00      	nop
 8001f6c:	2000136c 	.word	0x2000136c

08001f70 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	b084      	sub	sp, #16
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f78:	f7ff ffee 	bl	8001f58 <HAL_GetTick>
 8001f7c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f88:	d005      	beq.n	8001f96 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001f8a:	4b0a      	ldr	r3, [pc, #40]	@ (8001fb4 <HAL_Delay+0x44>)
 8001f8c:	781b      	ldrb	r3, [r3, #0]
 8001f8e:	461a      	mov	r2, r3
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	4413      	add	r3, r2
 8001f94:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001f96:	bf00      	nop
 8001f98:	f7ff ffde 	bl	8001f58 <HAL_GetTick>
 8001f9c:	4602      	mov	r2, r0
 8001f9e:	68bb      	ldr	r3, [r7, #8]
 8001fa0:	1ad3      	subs	r3, r2, r3
 8001fa2:	68fa      	ldr	r2, [r7, #12]
 8001fa4:	429a      	cmp	r2, r3
 8001fa6:	d8f7      	bhi.n	8001f98 <HAL_Delay+0x28>
  {
  }
}
 8001fa8:	bf00      	nop
 8001faa:	bf00      	nop
 8001fac:	3710      	adds	r7, #16
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	2000000c 	.word	0x2000000c

08001fb8 <__NVIC_SetPriorityGrouping>:
{
 8001fb8:	b480      	push	{r7}
 8001fba:	b085      	sub	sp, #20
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	f003 0307 	and.w	r3, r3, #7
 8001fc6:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001fc8:	4b0c      	ldr	r3, [pc, #48]	@ (8001ffc <__NVIC_SetPriorityGrouping+0x44>)
 8001fca:	68db      	ldr	r3, [r3, #12]
 8001fcc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001fce:	68ba      	ldr	r2, [r7, #8]
 8001fd0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001fd4:	4013      	ands	r3, r2
 8001fd6:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001fdc:	68bb      	ldr	r3, [r7, #8]
 8001fde:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001fe0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001fe4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001fe8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001fea:	4a04      	ldr	r2, [pc, #16]	@ (8001ffc <__NVIC_SetPriorityGrouping+0x44>)
 8001fec:	68bb      	ldr	r3, [r7, #8]
 8001fee:	60d3      	str	r3, [r2, #12]
}
 8001ff0:	bf00      	nop
 8001ff2:	3714      	adds	r7, #20
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffa:	4770      	bx	lr
 8001ffc:	e000ed00 	.word	0xe000ed00

08002000 <__NVIC_GetPriorityGrouping>:
{
 8002000:	b480      	push	{r7}
 8002002:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002004:	4b04      	ldr	r3, [pc, #16]	@ (8002018 <__NVIC_GetPriorityGrouping+0x18>)
 8002006:	68db      	ldr	r3, [r3, #12]
 8002008:	0a1b      	lsrs	r3, r3, #8
 800200a:	f003 0307 	and.w	r3, r3, #7
}
 800200e:	4618      	mov	r0, r3
 8002010:	46bd      	mov	sp, r7
 8002012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002016:	4770      	bx	lr
 8002018:	e000ed00 	.word	0xe000ed00

0800201c <__NVIC_EnableIRQ>:
{
 800201c:	b480      	push	{r7}
 800201e:	b083      	sub	sp, #12
 8002020:	af00      	add	r7, sp, #0
 8002022:	4603      	mov	r3, r0
 8002024:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002026:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800202a:	2b00      	cmp	r3, #0
 800202c:	db0b      	blt.n	8002046 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800202e:	79fb      	ldrb	r3, [r7, #7]
 8002030:	f003 021f 	and.w	r2, r3, #31
 8002034:	4907      	ldr	r1, [pc, #28]	@ (8002054 <__NVIC_EnableIRQ+0x38>)
 8002036:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800203a:	095b      	lsrs	r3, r3, #5
 800203c:	2001      	movs	r0, #1
 800203e:	fa00 f202 	lsl.w	r2, r0, r2
 8002042:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8002046:	bf00      	nop
 8002048:	370c      	adds	r7, #12
 800204a:	46bd      	mov	sp, r7
 800204c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002050:	4770      	bx	lr
 8002052:	bf00      	nop
 8002054:	e000e100 	.word	0xe000e100

08002058 <__NVIC_SetPriority>:
{
 8002058:	b480      	push	{r7}
 800205a:	b083      	sub	sp, #12
 800205c:	af00      	add	r7, sp, #0
 800205e:	4603      	mov	r3, r0
 8002060:	6039      	str	r1, [r7, #0]
 8002062:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002064:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002068:	2b00      	cmp	r3, #0
 800206a:	db0a      	blt.n	8002082 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800206c:	683b      	ldr	r3, [r7, #0]
 800206e:	b2da      	uxtb	r2, r3
 8002070:	490c      	ldr	r1, [pc, #48]	@ (80020a4 <__NVIC_SetPriority+0x4c>)
 8002072:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002076:	0112      	lsls	r2, r2, #4
 8002078:	b2d2      	uxtb	r2, r2
 800207a:	440b      	add	r3, r1
 800207c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8002080:	e00a      	b.n	8002098 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002082:	683b      	ldr	r3, [r7, #0]
 8002084:	b2da      	uxtb	r2, r3
 8002086:	4908      	ldr	r1, [pc, #32]	@ (80020a8 <__NVIC_SetPriority+0x50>)
 8002088:	79fb      	ldrb	r3, [r7, #7]
 800208a:	f003 030f 	and.w	r3, r3, #15
 800208e:	3b04      	subs	r3, #4
 8002090:	0112      	lsls	r2, r2, #4
 8002092:	b2d2      	uxtb	r2, r2
 8002094:	440b      	add	r3, r1
 8002096:	761a      	strb	r2, [r3, #24]
}
 8002098:	bf00      	nop
 800209a:	370c      	adds	r7, #12
 800209c:	46bd      	mov	sp, r7
 800209e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a2:	4770      	bx	lr
 80020a4:	e000e100 	.word	0xe000e100
 80020a8:	e000ed00 	.word	0xe000ed00

080020ac <NVIC_EncodePriority>:
{
 80020ac:	b480      	push	{r7}
 80020ae:	b089      	sub	sp, #36	@ 0x24
 80020b0:	af00      	add	r7, sp, #0
 80020b2:	60f8      	str	r0, [r7, #12]
 80020b4:	60b9      	str	r1, [r7, #8]
 80020b6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	f003 0307 	and.w	r3, r3, #7
 80020be:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80020c0:	69fb      	ldr	r3, [r7, #28]
 80020c2:	f1c3 0307 	rsb	r3, r3, #7
 80020c6:	2b04      	cmp	r3, #4
 80020c8:	bf28      	it	cs
 80020ca:	2304      	movcs	r3, #4
 80020cc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80020ce:	69fb      	ldr	r3, [r7, #28]
 80020d0:	3304      	adds	r3, #4
 80020d2:	2b06      	cmp	r3, #6
 80020d4:	d902      	bls.n	80020dc <NVIC_EncodePriority+0x30>
 80020d6:	69fb      	ldr	r3, [r7, #28]
 80020d8:	3b03      	subs	r3, #3
 80020da:	e000      	b.n	80020de <NVIC_EncodePriority+0x32>
 80020dc:	2300      	movs	r3, #0
 80020de:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020e0:	f04f 32ff 	mov.w	r2, #4294967295
 80020e4:	69bb      	ldr	r3, [r7, #24]
 80020e6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ea:	43da      	mvns	r2, r3
 80020ec:	68bb      	ldr	r3, [r7, #8]
 80020ee:	401a      	ands	r2, r3
 80020f0:	697b      	ldr	r3, [r7, #20]
 80020f2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020f4:	f04f 31ff 	mov.w	r1, #4294967295
 80020f8:	697b      	ldr	r3, [r7, #20]
 80020fa:	fa01 f303 	lsl.w	r3, r1, r3
 80020fe:	43d9      	mvns	r1, r3
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002104:	4313      	orrs	r3, r2
}
 8002106:	4618      	mov	r0, r3
 8002108:	3724      	adds	r7, #36	@ 0x24
 800210a:	46bd      	mov	sp, r7
 800210c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002110:	4770      	bx	lr
	...

08002114 <SysTick_Config>:
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b082      	sub	sp, #8
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	3b01      	subs	r3, #1
 8002120:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002124:	d301      	bcc.n	800212a <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8002126:	2301      	movs	r3, #1
 8002128:	e00f      	b.n	800214a <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800212a:	4a0a      	ldr	r2, [pc, #40]	@ (8002154 <SysTick_Config+0x40>)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	3b01      	subs	r3, #1
 8002130:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002132:	210f      	movs	r1, #15
 8002134:	f04f 30ff 	mov.w	r0, #4294967295
 8002138:	f7ff ff8e 	bl	8002058 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800213c:	4b05      	ldr	r3, [pc, #20]	@ (8002154 <SysTick_Config+0x40>)
 800213e:	2200      	movs	r2, #0
 8002140:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002142:	4b04      	ldr	r3, [pc, #16]	@ (8002154 <SysTick_Config+0x40>)
 8002144:	2207      	movs	r2, #7
 8002146:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8002148:	2300      	movs	r3, #0
}
 800214a:	4618      	mov	r0, r3
 800214c:	3708      	adds	r7, #8
 800214e:	46bd      	mov	sp, r7
 8002150:	bd80      	pop	{r7, pc}
 8002152:	bf00      	nop
 8002154:	e000e010 	.word	0xe000e010

08002158 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b082      	sub	sp, #8
 800215c:	af00      	add	r7, sp, #0
 800215e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002160:	6878      	ldr	r0, [r7, #4]
 8002162:	f7ff ff29 	bl	8001fb8 <__NVIC_SetPriorityGrouping>
}
 8002166:	bf00      	nop
 8002168:	3708      	adds	r7, #8
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}

0800216e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800216e:	b580      	push	{r7, lr}
 8002170:	b086      	sub	sp, #24
 8002172:	af00      	add	r7, sp, #0
 8002174:	4603      	mov	r3, r0
 8002176:	60b9      	str	r1, [r7, #8]
 8002178:	607a      	str	r2, [r7, #4]
 800217a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800217c:	2300      	movs	r3, #0
 800217e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002180:	f7ff ff3e 	bl	8002000 <__NVIC_GetPriorityGrouping>
 8002184:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002186:	687a      	ldr	r2, [r7, #4]
 8002188:	68b9      	ldr	r1, [r7, #8]
 800218a:	6978      	ldr	r0, [r7, #20]
 800218c:	f7ff ff8e 	bl	80020ac <NVIC_EncodePriority>
 8002190:	4602      	mov	r2, r0
 8002192:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002196:	4611      	mov	r1, r2
 8002198:	4618      	mov	r0, r3
 800219a:	f7ff ff5d 	bl	8002058 <__NVIC_SetPriority>
}
 800219e:	bf00      	nop
 80021a0:	3718      	adds	r7, #24
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}

080021a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80021a6:	b580      	push	{r7, lr}
 80021a8:	b082      	sub	sp, #8
 80021aa:	af00      	add	r7, sp, #0
 80021ac:	4603      	mov	r3, r0
 80021ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80021b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80021b4:	4618      	mov	r0, r3
 80021b6:	f7ff ff31 	bl	800201c <__NVIC_EnableIRQ>
}
 80021ba:	bf00      	nop
 80021bc:	3708      	adds	r7, #8
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}

080021c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80021c2:	b580      	push	{r7, lr}
 80021c4:	b082      	sub	sp, #8
 80021c6:	af00      	add	r7, sp, #0
 80021c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80021ca:	6878      	ldr	r0, [r7, #4]
 80021cc:	f7ff ffa2 	bl	8002114 <SysTick_Config>
 80021d0:	4603      	mov	r3, r0
}
 80021d2:	4618      	mov	r0, r3
 80021d4:	3708      	adds	r7, #8
 80021d6:	46bd      	mov	sp, r7
 80021d8:	bd80      	pop	{r7, pc}
	...

080021dc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b086      	sub	sp, #24
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80021e4:	2300      	movs	r3, #0
 80021e6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80021e8:	f7ff feb6 	bl	8001f58 <HAL_GetTick>
 80021ec:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d101      	bne.n	80021f8 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 80021f4:	2301      	movs	r3, #1
 80021f6:	e099      	b.n	800232c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	2202      	movs	r2, #2
 80021fc:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	2200      	movs	r2, #0
 8002204:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	681a      	ldr	r2, [r3, #0]
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	f022 0201 	bic.w	r2, r2, #1
 8002216:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002218:	e00f      	b.n	800223a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800221a:	f7ff fe9d 	bl	8001f58 <HAL_GetTick>
 800221e:	4602      	mov	r2, r0
 8002220:	693b      	ldr	r3, [r7, #16]
 8002222:	1ad3      	subs	r3, r2, r3
 8002224:	2b05      	cmp	r3, #5
 8002226:	d908      	bls.n	800223a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2220      	movs	r2, #32
 800222c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	2203      	movs	r2, #3
 8002232:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002236:	2303      	movs	r3, #3
 8002238:	e078      	b.n	800232c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	681b      	ldr	r3, [r3, #0]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f003 0301 	and.w	r3, r3, #1
 8002244:	2b00      	cmp	r3, #0
 8002246:	d1e8      	bne.n	800221a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002250:	697a      	ldr	r2, [r7, #20]
 8002252:	4b38      	ldr	r3, [pc, #224]	@ (8002334 <HAL_DMA_Init+0x158>)
 8002254:	4013      	ands	r3, r2
 8002256:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	685a      	ldr	r2, [r3, #4]
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	689b      	ldr	r3, [r3, #8]
 8002260:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002266:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	691b      	ldr	r3, [r3, #16]
 800226c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002272:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002274:	687b      	ldr	r3, [r7, #4]
 8002276:	699b      	ldr	r3, [r3, #24]
 8002278:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800227e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6a1b      	ldr	r3, [r3, #32]
 8002284:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002286:	697a      	ldr	r2, [r7, #20]
 8002288:	4313      	orrs	r3, r2
 800228a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002290:	2b04      	cmp	r3, #4
 8002292:	d107      	bne.n	80022a4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002298:	687b      	ldr	r3, [r7, #4]
 800229a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800229c:	4313      	orrs	r3, r2
 800229e:	697a      	ldr	r2, [r7, #20]
 80022a0:	4313      	orrs	r3, r2
 80022a2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	697a      	ldr	r2, [r7, #20]
 80022aa:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	695b      	ldr	r3, [r3, #20]
 80022b2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	f023 0307 	bic.w	r3, r3, #7
 80022ba:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022c0:	697a      	ldr	r2, [r7, #20]
 80022c2:	4313      	orrs	r3, r2
 80022c4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022ca:	2b04      	cmp	r3, #4
 80022cc:	d117      	bne.n	80022fe <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80022d2:	697a      	ldr	r2, [r7, #20]
 80022d4:	4313      	orrs	r3, r2
 80022d6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d00e      	beq.n	80022fe <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80022e0:	6878      	ldr	r0, [r7, #4]
 80022e2:	f000 fae5 	bl	80028b0 <DMA_CheckFifoParam>
 80022e6:	4603      	mov	r3, r0
 80022e8:	2b00      	cmp	r3, #0
 80022ea:	d008      	beq.n	80022fe <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	2240      	movs	r2, #64	@ 0x40
 80022f0:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	2201      	movs	r2, #1
 80022f6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 80022fa:	2301      	movs	r3, #1
 80022fc:	e016      	b.n	800232c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	697a      	ldr	r2, [r7, #20]
 8002304:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002306:	6878      	ldr	r0, [r7, #4]
 8002308:	f000 fa9c 	bl	8002844 <DMA_CalcBaseAndBitshift>
 800230c:	4603      	mov	r3, r0
 800230e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002310:	687b      	ldr	r3, [r7, #4]
 8002312:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002314:	223f      	movs	r2, #63	@ 0x3f
 8002316:	409a      	lsls	r2, r3
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	2200      	movs	r2, #0
 8002320:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	2201      	movs	r2, #1
 8002326:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800232a:	2300      	movs	r3, #0
}
 800232c:	4618      	mov	r0, r3
 800232e:	3718      	adds	r7, #24
 8002330:	46bd      	mov	sp, r7
 8002332:	bd80      	pop	{r7, pc}
 8002334:	f010803f 	.word	0xf010803f

08002338 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b086      	sub	sp, #24
 800233c:	af00      	add	r7, sp, #0
 800233e:	60f8      	str	r0, [r7, #12]
 8002340:	60b9      	str	r1, [r7, #8]
 8002342:	607a      	str	r2, [r7, #4]
 8002344:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002346:	2300      	movs	r3, #0
 8002348:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800234e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002350:	68fb      	ldr	r3, [r7, #12]
 8002352:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002356:	2b01      	cmp	r3, #1
 8002358:	d101      	bne.n	800235e <HAL_DMA_Start_IT+0x26>
 800235a:	2302      	movs	r3, #2
 800235c:	e040      	b.n	80023e0 <HAL_DMA_Start_IT+0xa8>
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	2201      	movs	r2, #1
 8002362:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800236c:	b2db      	uxtb	r3, r3
 800236e:	2b01      	cmp	r3, #1
 8002370:	d12f      	bne.n	80023d2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	2202      	movs	r2, #2
 8002376:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	2200      	movs	r2, #0
 800237e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	687a      	ldr	r2, [r7, #4]
 8002384:	68b9      	ldr	r1, [r7, #8]
 8002386:	68f8      	ldr	r0, [r7, #12]
 8002388:	f000 fa2e 	bl	80027e8 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002390:	223f      	movs	r2, #63	@ 0x3f
 8002392:	409a      	lsls	r2, r3
 8002394:	693b      	ldr	r3, [r7, #16]
 8002396:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	681a      	ldr	r2, [r3, #0]
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f042 0216 	orr.w	r2, r2, #22
 80023a6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023ac:	2b00      	cmp	r3, #0
 80023ae:	d007      	beq.n	80023c0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	681a      	ldr	r2, [r3, #0]
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f042 0208 	orr.w	r2, r2, #8
 80023be:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	681a      	ldr	r2, [r3, #0]
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	f042 0201 	orr.w	r2, r2, #1
 80023ce:	601a      	str	r2, [r3, #0]
 80023d0:	e005      	b.n	80023de <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80023d2:	68fb      	ldr	r3, [r7, #12]
 80023d4:	2200      	movs	r2, #0
 80023d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80023da:	2302      	movs	r3, #2
 80023dc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80023de:	7dfb      	ldrb	r3, [r7, #23]
}
 80023e0:	4618      	mov	r0, r3
 80023e2:	3718      	adds	r7, #24
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bd80      	pop	{r7, pc}

080023e8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80023e8:	b480      	push	{r7}
 80023ea:	b083      	sub	sp, #12
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80023f6:	b2db      	uxtb	r3, r3
 80023f8:	2b02      	cmp	r3, #2
 80023fa:	d004      	beq.n	8002406 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2280      	movs	r2, #128	@ 0x80
 8002400:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002402:	2301      	movs	r3, #1
 8002404:	e00c      	b.n	8002420 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2205      	movs	r2, #5
 800240a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	681a      	ldr	r2, [r3, #0]
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	f022 0201 	bic.w	r2, r2, #1
 800241c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800241e:	2300      	movs	r3, #0
}
 8002420:	4618      	mov	r0, r3
 8002422:	370c      	adds	r7, #12
 8002424:	46bd      	mov	sp, r7
 8002426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800242a:	4770      	bx	lr

0800242c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800242c:	b580      	push	{r7, lr}
 800242e:	b086      	sub	sp, #24
 8002430:	af00      	add	r7, sp, #0
 8002432:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002434:	2300      	movs	r3, #0
 8002436:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002438:	4b8e      	ldr	r3, [pc, #568]	@ (8002674 <HAL_DMA_IRQHandler+0x248>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	4a8e      	ldr	r2, [pc, #568]	@ (8002678 <HAL_DMA_IRQHandler+0x24c>)
 800243e:	fba2 2303 	umull	r2, r3, r2, r3
 8002442:	0a9b      	lsrs	r3, r3, #10
 8002444:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800244a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800244c:	693b      	ldr	r3, [r7, #16]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002456:	2208      	movs	r2, #8
 8002458:	409a      	lsls	r2, r3
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	4013      	ands	r3, r2
 800245e:	2b00      	cmp	r3, #0
 8002460:	d01a      	beq.n	8002498 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	f003 0304 	and.w	r3, r3, #4
 800246c:	2b00      	cmp	r3, #0
 800246e:	d013      	beq.n	8002498 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	681a      	ldr	r2, [r3, #0]
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	f022 0204 	bic.w	r2, r2, #4
 800247e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002484:	2208      	movs	r2, #8
 8002486:	409a      	lsls	r2, r3
 8002488:	693b      	ldr	r3, [r7, #16]
 800248a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002490:	f043 0201 	orr.w	r2, r3, #1
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800249c:	2201      	movs	r2, #1
 800249e:	409a      	lsls	r2, r3
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	4013      	ands	r3, r2
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d012      	beq.n	80024ce <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	695b      	ldr	r3, [r3, #20]
 80024ae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d00b      	beq.n	80024ce <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024ba:	2201      	movs	r2, #1
 80024bc:	409a      	lsls	r2, r3
 80024be:	693b      	ldr	r3, [r7, #16]
 80024c0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024c6:	f043 0202 	orr.w	r2, r3, #2
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024d2:	2204      	movs	r2, #4
 80024d4:	409a      	lsls	r2, r3
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	4013      	ands	r3, r2
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d012      	beq.n	8002504 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	f003 0302 	and.w	r3, r3, #2
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d00b      	beq.n	8002504 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80024f0:	2204      	movs	r2, #4
 80024f2:	409a      	lsls	r2, r3
 80024f4:	693b      	ldr	r3, [r7, #16]
 80024f6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024fc:	f043 0204 	orr.w	r2, r3, #4
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002508:	2210      	movs	r2, #16
 800250a:	409a      	lsls	r2, r3
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	4013      	ands	r3, r2
 8002510:	2b00      	cmp	r3, #0
 8002512:	d043      	beq.n	800259c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f003 0308 	and.w	r3, r3, #8
 800251e:	2b00      	cmp	r3, #0
 8002520:	d03c      	beq.n	800259c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002526:	2210      	movs	r2, #16
 8002528:	409a      	lsls	r2, r3
 800252a:	693b      	ldr	r3, [r7, #16]
 800252c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002538:	2b00      	cmp	r3, #0
 800253a:	d018      	beq.n	800256e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	681b      	ldr	r3, [r3, #0]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002546:	2b00      	cmp	r3, #0
 8002548:	d108      	bne.n	800255c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800254e:	2b00      	cmp	r3, #0
 8002550:	d024      	beq.n	800259c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002556:	6878      	ldr	r0, [r7, #4]
 8002558:	4798      	blx	r3
 800255a:	e01f      	b.n	800259c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002560:	2b00      	cmp	r3, #0
 8002562:	d01b      	beq.n	800259c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002568:	6878      	ldr	r0, [r7, #4]
 800256a:	4798      	blx	r3
 800256c:	e016      	b.n	800259c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002578:	2b00      	cmp	r3, #0
 800257a:	d107      	bne.n	800258c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f022 0208 	bic.w	r2, r2, #8
 800258a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002590:	2b00      	cmp	r3, #0
 8002592:	d003      	beq.n	800259c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002598:	6878      	ldr	r0, [r7, #4]
 800259a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025a0:	2220      	movs	r2, #32
 80025a2:	409a      	lsls	r2, r3
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	4013      	ands	r3, r2
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	f000 808f 	beq.w	80026cc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f003 0310 	and.w	r3, r3, #16
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	f000 8087 	beq.w	80026cc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80025c2:	2220      	movs	r2, #32
 80025c4:	409a      	lsls	r2, r3
 80025c6:	693b      	ldr	r3, [r7, #16]
 80025c8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80025d0:	b2db      	uxtb	r3, r3
 80025d2:	2b05      	cmp	r3, #5
 80025d4:	d136      	bne.n	8002644 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	681a      	ldr	r2, [r3, #0]
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	f022 0216 	bic.w	r2, r2, #22
 80025e4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	695a      	ldr	r2, [r3, #20]
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80025f4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d103      	bne.n	8002606 <HAL_DMA_IRQHandler+0x1da>
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002602:	2b00      	cmp	r3, #0
 8002604:	d007      	beq.n	8002616 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f022 0208 	bic.w	r2, r2, #8
 8002614:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800261a:	223f      	movs	r2, #63	@ 0x3f
 800261c:	409a      	lsls	r2, r3
 800261e:	693b      	ldr	r3, [r7, #16]
 8002620:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	2201      	movs	r2, #1
 8002626:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	2200      	movs	r2, #0
 800262e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002636:	2b00      	cmp	r3, #0
 8002638:	d07e      	beq.n	8002738 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800263e:	6878      	ldr	r0, [r7, #4]
 8002640:	4798      	blx	r3
        }
        return;
 8002642:	e079      	b.n	8002738 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800264e:	2b00      	cmp	r3, #0
 8002650:	d01d      	beq.n	800268e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800265c:	2b00      	cmp	r3, #0
 800265e:	d10d      	bne.n	800267c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002664:	2b00      	cmp	r3, #0
 8002666:	d031      	beq.n	80026cc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800266c:	6878      	ldr	r0, [r7, #4]
 800266e:	4798      	blx	r3
 8002670:	e02c      	b.n	80026cc <HAL_DMA_IRQHandler+0x2a0>
 8002672:	bf00      	nop
 8002674:	20000004 	.word	0x20000004
 8002678:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002680:	2b00      	cmp	r3, #0
 8002682:	d023      	beq.n	80026cc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002688:	6878      	ldr	r0, [r7, #4]
 800268a:	4798      	blx	r3
 800268c:	e01e      	b.n	80026cc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	681b      	ldr	r3, [r3, #0]
 8002694:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002698:	2b00      	cmp	r3, #0
 800269a:	d10f      	bne.n	80026bc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	681a      	ldr	r2, [r3, #0]
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	f022 0210 	bic.w	r2, r2, #16
 80026aa:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2201      	movs	r2, #1
 80026b0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2200      	movs	r2, #0
 80026b8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d003      	beq.n	80026cc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80026c8:	6878      	ldr	r0, [r7, #4]
 80026ca:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d032      	beq.n	800273a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80026d8:	f003 0301 	and.w	r3, r3, #1
 80026dc:	2b00      	cmp	r3, #0
 80026de:	d022      	beq.n	8002726 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2205      	movs	r2, #5
 80026e4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	681a      	ldr	r2, [r3, #0]
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	f022 0201 	bic.w	r2, r2, #1
 80026f6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80026f8:	68bb      	ldr	r3, [r7, #8]
 80026fa:	3301      	adds	r3, #1
 80026fc:	60bb      	str	r3, [r7, #8]
 80026fe:	697a      	ldr	r2, [r7, #20]
 8002700:	429a      	cmp	r2, r3
 8002702:	d307      	bcc.n	8002714 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	f003 0301 	and.w	r3, r3, #1
 800270e:	2b00      	cmp	r3, #0
 8002710:	d1f2      	bne.n	80026f8 <HAL_DMA_IRQHandler+0x2cc>
 8002712:	e000      	b.n	8002716 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002714:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	2201      	movs	r2, #1
 800271a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2200      	movs	r2, #0
 8002722:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800272a:	2b00      	cmp	r3, #0
 800272c:	d005      	beq.n	800273a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002732:	6878      	ldr	r0, [r7, #4]
 8002734:	4798      	blx	r3
 8002736:	e000      	b.n	800273a <HAL_DMA_IRQHandler+0x30e>
        return;
 8002738:	bf00      	nop
    }
  }
}
 800273a:	3718      	adds	r7, #24
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}

08002740 <HAL_DMA_RegisterCallback>:
  * @param  pCallback            pointer to private callback function which has pointer to 
  *                               a DMA_HandleTypeDef structure as parameter.
  * @retval HAL status
  */                      
HAL_StatusTypeDef HAL_DMA_RegisterCallback(DMA_HandleTypeDef *hdma, HAL_DMA_CallbackIDTypeDef CallbackID, void (* pCallback)(DMA_HandleTypeDef *_hdma))
{
 8002740:	b480      	push	{r7}
 8002742:	b087      	sub	sp, #28
 8002744:	af00      	add	r7, sp, #0
 8002746:	60f8      	str	r0, [r7, #12]
 8002748:	460b      	mov	r3, r1
 800274a:	607a      	str	r2, [r7, #4]
 800274c:	72fb      	strb	r3, [r7, #11]

  HAL_StatusTypeDef status = HAL_OK;
 800274e:	2300      	movs	r3, #0
 8002750:	75fb      	strb	r3, [r7, #23]

  /* Process locked */
  __HAL_LOCK(hdma);
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8002758:	2b01      	cmp	r3, #1
 800275a:	d101      	bne.n	8002760 <HAL_DMA_RegisterCallback+0x20>
 800275c:	2302      	movs	r3, #2
 800275e:	e03d      	b.n	80027dc <HAL_DMA_RegisterCallback+0x9c>
 8002760:	68fb      	ldr	r3, [r7, #12]
 8002762:	2201      	movs	r2, #1
 8002764:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800276e:	b2db      	uxtb	r3, r3
 8002770:	2b01      	cmp	r3, #1
 8002772:	d12c      	bne.n	80027ce <HAL_DMA_RegisterCallback+0x8e>
  {
    switch (CallbackID)
 8002774:	7afb      	ldrb	r3, [r7, #11]
 8002776:	2b05      	cmp	r3, #5
 8002778:	d826      	bhi.n	80027c8 <HAL_DMA_RegisterCallback+0x88>
 800277a:	a201      	add	r2, pc, #4	@ (adr r2, 8002780 <HAL_DMA_RegisterCallback+0x40>)
 800277c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002780:	08002799 	.word	0x08002799
 8002784:	080027a1 	.word	0x080027a1
 8002788:	080027a9 	.word	0x080027a9
 800278c:	080027b1 	.word	0x080027b1
 8002790:	080027b9 	.word	0x080027b9
 8002794:	080027c1 	.word	0x080027c1
    {
    case  HAL_DMA_XFER_CPLT_CB_ID:
      hdma->XferCpltCallback = pCallback;
 8002798:	68fb      	ldr	r3, [r7, #12]
 800279a:	687a      	ldr	r2, [r7, #4]
 800279c:	63da      	str	r2, [r3, #60]	@ 0x3c
      break;
 800279e:	e018      	b.n	80027d2 <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_HALFCPLT_CB_ID:
      hdma->XferHalfCpltCallback = pCallback;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	687a      	ldr	r2, [r7, #4]
 80027a4:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 80027a6:	e014      	b.n	80027d2 <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_M1CPLT_CB_ID:
      hdma->XferM1CpltCallback = pCallback;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	687a      	ldr	r2, [r7, #4]
 80027ac:	645a      	str	r2, [r3, #68]	@ 0x44
      break;
 80027ae:	e010      	b.n	80027d2 <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_M1HALFCPLT_CB_ID:
      hdma->XferM1HalfCpltCallback = pCallback;
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	687a      	ldr	r2, [r7, #4]
 80027b4:	649a      	str	r2, [r3, #72]	@ 0x48
      break;
 80027b6:	e00c      	b.n	80027d2 <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_ERROR_CB_ID:
      hdma->XferErrorCallback = pCallback;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	687a      	ldr	r2, [r7, #4]
 80027bc:	64da      	str	r2, [r3, #76]	@ 0x4c
      break;
 80027be:	e008      	b.n	80027d2 <HAL_DMA_RegisterCallback+0x92>

    case  HAL_DMA_XFER_ABORT_CB_ID:
      hdma->XferAbortCallback = pCallback;
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	687a      	ldr	r2, [r7, #4]
 80027c4:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80027c6:	e004      	b.n	80027d2 <HAL_DMA_RegisterCallback+0x92>

    default:
      /* Return error status */
      status =  HAL_ERROR;
 80027c8:	2301      	movs	r3, #1
 80027ca:	75fb      	strb	r3, [r7, #23]
      break;
 80027cc:	e001      	b.n	80027d2 <HAL_DMA_RegisterCallback+0x92>
    }
  }
  else
  {
    /* Return error status */
    status =  HAL_ERROR;
 80027ce:	2301      	movs	r3, #1
 80027d0:	75fb      	strb	r3, [r7, #23]
  }

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	2200      	movs	r2, #0
 80027d6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  return status;
 80027da:	7dfb      	ldrb	r3, [r7, #23]
}
 80027dc:	4618      	mov	r0, r3
 80027de:	371c      	adds	r7, #28
 80027e0:	46bd      	mov	sp, r7
 80027e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e6:	4770      	bx	lr

080027e8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80027e8:	b480      	push	{r7}
 80027ea:	b085      	sub	sp, #20
 80027ec:	af00      	add	r7, sp, #0
 80027ee:	60f8      	str	r0, [r7, #12]
 80027f0:	60b9      	str	r1, [r7, #8]
 80027f2:	607a      	str	r2, [r7, #4]
 80027f4:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	681a      	ldr	r2, [r3, #0]
 80027fc:	68fb      	ldr	r3, [r7, #12]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002804:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002806:	68fb      	ldr	r3, [r7, #12]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	683a      	ldr	r2, [r7, #0]
 800280c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	689b      	ldr	r3, [r3, #8]
 8002812:	2b40      	cmp	r3, #64	@ 0x40
 8002814:	d108      	bne.n	8002828 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	687a      	ldr	r2, [r7, #4]
 800281c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	68ba      	ldr	r2, [r7, #8]
 8002824:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002826:	e007      	b.n	8002838 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	68ba      	ldr	r2, [r7, #8]
 800282e:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	687a      	ldr	r2, [r7, #4]
 8002836:	60da      	str	r2, [r3, #12]
}
 8002838:	bf00      	nop
 800283a:	3714      	adds	r7, #20
 800283c:	46bd      	mov	sp, r7
 800283e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002842:	4770      	bx	lr

08002844 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002844:	b480      	push	{r7}
 8002846:	b085      	sub	sp, #20
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	b2db      	uxtb	r3, r3
 8002852:	3b10      	subs	r3, #16
 8002854:	4a14      	ldr	r2, [pc, #80]	@ (80028a8 <DMA_CalcBaseAndBitshift+0x64>)
 8002856:	fba2 2303 	umull	r2, r3, r2, r3
 800285a:	091b      	lsrs	r3, r3, #4
 800285c:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800285e:	4a13      	ldr	r2, [pc, #76]	@ (80028ac <DMA_CalcBaseAndBitshift+0x68>)
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	4413      	add	r3, r2
 8002864:	781b      	ldrb	r3, [r3, #0]
 8002866:	461a      	mov	r2, r3
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	2b03      	cmp	r3, #3
 8002870:	d909      	bls.n	8002886 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800287a:	f023 0303 	bic.w	r3, r3, #3
 800287e:	1d1a      	adds	r2, r3, #4
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	659a      	str	r2, [r3, #88]	@ 0x58
 8002884:	e007      	b.n	8002896 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800288e:	f023 0303 	bic.w	r3, r3, #3
 8002892:	687a      	ldr	r2, [r7, #4]
 8002894:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800289a:	4618      	mov	r0, r3
 800289c:	3714      	adds	r7, #20
 800289e:	46bd      	mov	sp, r7
 80028a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a4:	4770      	bx	lr
 80028a6:	bf00      	nop
 80028a8:	aaaaaaab 	.word	0xaaaaaaab
 80028ac:	08008d70 	.word	0x08008d70

080028b0 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b085      	sub	sp, #20
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80028b8:	2300      	movs	r3, #0
 80028ba:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028c0:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	699b      	ldr	r3, [r3, #24]
 80028c6:	2b00      	cmp	r3, #0
 80028c8:	d11f      	bne.n	800290a <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80028ca:	68bb      	ldr	r3, [r7, #8]
 80028cc:	2b03      	cmp	r3, #3
 80028ce:	d856      	bhi.n	800297e <DMA_CheckFifoParam+0xce>
 80028d0:	a201      	add	r2, pc, #4	@ (adr r2, 80028d8 <DMA_CheckFifoParam+0x28>)
 80028d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80028d6:	bf00      	nop
 80028d8:	080028e9 	.word	0x080028e9
 80028dc:	080028fb 	.word	0x080028fb
 80028e0:	080028e9 	.word	0x080028e9
 80028e4:	0800297f 	.word	0x0800297f
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028ec:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80028f0:	2b00      	cmp	r3, #0
 80028f2:	d046      	beq.n	8002982 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80028f4:	2301      	movs	r3, #1
 80028f6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80028f8:	e043      	b.n	8002982 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80028fe:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002902:	d140      	bne.n	8002986 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002904:	2301      	movs	r3, #1
 8002906:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002908:	e03d      	b.n	8002986 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	699b      	ldr	r3, [r3, #24]
 800290e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002912:	d121      	bne.n	8002958 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002914:	68bb      	ldr	r3, [r7, #8]
 8002916:	2b03      	cmp	r3, #3
 8002918:	d837      	bhi.n	800298a <DMA_CheckFifoParam+0xda>
 800291a:	a201      	add	r2, pc, #4	@ (adr r2, 8002920 <DMA_CheckFifoParam+0x70>)
 800291c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002920:	08002931 	.word	0x08002931
 8002924:	08002937 	.word	0x08002937
 8002928:	08002931 	.word	0x08002931
 800292c:	08002949 	.word	0x08002949
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8002930:	2301      	movs	r3, #1
 8002932:	73fb      	strb	r3, [r7, #15]
      break;
 8002934:	e030      	b.n	8002998 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800293a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800293e:	2b00      	cmp	r3, #0
 8002940:	d025      	beq.n	800298e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002946:	e022      	b.n	800298e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800294c:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8002950:	d11f      	bne.n	8002992 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8002956:	e01c      	b.n	8002992 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8002958:	68bb      	ldr	r3, [r7, #8]
 800295a:	2b02      	cmp	r3, #2
 800295c:	d903      	bls.n	8002966 <DMA_CheckFifoParam+0xb6>
 800295e:	68bb      	ldr	r3, [r7, #8]
 8002960:	2b03      	cmp	r3, #3
 8002962:	d003      	beq.n	800296c <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8002964:	e018      	b.n	8002998 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8002966:	2301      	movs	r3, #1
 8002968:	73fb      	strb	r3, [r7, #15]
      break;
 800296a:	e015      	b.n	8002998 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002970:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002974:	2b00      	cmp	r3, #0
 8002976:	d00e      	beq.n	8002996 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8002978:	2301      	movs	r3, #1
 800297a:	73fb      	strb	r3, [r7, #15]
      break;
 800297c:	e00b      	b.n	8002996 <DMA_CheckFifoParam+0xe6>
      break;
 800297e:	bf00      	nop
 8002980:	e00a      	b.n	8002998 <DMA_CheckFifoParam+0xe8>
      break;
 8002982:	bf00      	nop
 8002984:	e008      	b.n	8002998 <DMA_CheckFifoParam+0xe8>
      break;
 8002986:	bf00      	nop
 8002988:	e006      	b.n	8002998 <DMA_CheckFifoParam+0xe8>
      break;
 800298a:	bf00      	nop
 800298c:	e004      	b.n	8002998 <DMA_CheckFifoParam+0xe8>
      break;
 800298e:	bf00      	nop
 8002990:	e002      	b.n	8002998 <DMA_CheckFifoParam+0xe8>
      break;   
 8002992:	bf00      	nop
 8002994:	e000      	b.n	8002998 <DMA_CheckFifoParam+0xe8>
      break;
 8002996:	bf00      	nop
    }
  } 
  
  return status; 
 8002998:	7bfb      	ldrb	r3, [r7, #15]
}
 800299a:	4618      	mov	r0, r3
 800299c:	3714      	adds	r7, #20
 800299e:	46bd      	mov	sp, r7
 80029a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a4:	4770      	bx	lr
 80029a6:	bf00      	nop

080029a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80029a8:	b480      	push	{r7}
 80029aa:	b089      	sub	sp, #36	@ 0x24
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
 80029b0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80029b2:	2300      	movs	r3, #0
 80029b4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80029b6:	2300      	movs	r3, #0
 80029b8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80029ba:	2300      	movs	r3, #0
 80029bc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029be:	2300      	movs	r3, #0
 80029c0:	61fb      	str	r3, [r7, #28]
 80029c2:	e165      	b.n	8002c90 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80029c4:	2201      	movs	r2, #1
 80029c6:	69fb      	ldr	r3, [r7, #28]
 80029c8:	fa02 f303 	lsl.w	r3, r2, r3
 80029cc:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80029ce:	683b      	ldr	r3, [r7, #0]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	697a      	ldr	r2, [r7, #20]
 80029d4:	4013      	ands	r3, r2
 80029d6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80029d8:	693a      	ldr	r2, [r7, #16]
 80029da:	697b      	ldr	r3, [r7, #20]
 80029dc:	429a      	cmp	r2, r3
 80029de:	f040 8154 	bne.w	8002c8a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	685b      	ldr	r3, [r3, #4]
 80029e6:	f003 0303 	and.w	r3, r3, #3
 80029ea:	2b01      	cmp	r3, #1
 80029ec:	d005      	beq.n	80029fa <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80029f6:	2b02      	cmp	r3, #2
 80029f8:	d130      	bne.n	8002a5c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	689b      	ldr	r3, [r3, #8]
 80029fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002a00:	69fb      	ldr	r3, [r7, #28]
 8002a02:	005b      	lsls	r3, r3, #1
 8002a04:	2203      	movs	r2, #3
 8002a06:	fa02 f303 	lsl.w	r3, r2, r3
 8002a0a:	43db      	mvns	r3, r3
 8002a0c:	69ba      	ldr	r2, [r7, #24]
 8002a0e:	4013      	ands	r3, r2
 8002a10:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002a12:	683b      	ldr	r3, [r7, #0]
 8002a14:	68da      	ldr	r2, [r3, #12]
 8002a16:	69fb      	ldr	r3, [r7, #28]
 8002a18:	005b      	lsls	r3, r3, #1
 8002a1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a1e:	69ba      	ldr	r2, [r7, #24]
 8002a20:	4313      	orrs	r3, r2
 8002a22:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	69ba      	ldr	r2, [r7, #24]
 8002a28:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	685b      	ldr	r3, [r3, #4]
 8002a2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002a30:	2201      	movs	r2, #1
 8002a32:	69fb      	ldr	r3, [r7, #28]
 8002a34:	fa02 f303 	lsl.w	r3, r2, r3
 8002a38:	43db      	mvns	r3, r3
 8002a3a:	69ba      	ldr	r2, [r7, #24]
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	091b      	lsrs	r3, r3, #4
 8002a46:	f003 0201 	and.w	r2, r3, #1
 8002a4a:	69fb      	ldr	r3, [r7, #28]
 8002a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a50:	69ba      	ldr	r2, [r7, #24]
 8002a52:	4313      	orrs	r3, r2
 8002a54:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	69ba      	ldr	r2, [r7, #24]
 8002a5a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002a5c:	683b      	ldr	r3, [r7, #0]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	f003 0303 	and.w	r3, r3, #3
 8002a64:	2b03      	cmp	r3, #3
 8002a66:	d017      	beq.n	8002a98 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	68db      	ldr	r3, [r3, #12]
 8002a6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002a6e:	69fb      	ldr	r3, [r7, #28]
 8002a70:	005b      	lsls	r3, r3, #1
 8002a72:	2203      	movs	r2, #3
 8002a74:	fa02 f303 	lsl.w	r3, r2, r3
 8002a78:	43db      	mvns	r3, r3
 8002a7a:	69ba      	ldr	r2, [r7, #24]
 8002a7c:	4013      	ands	r3, r2
 8002a7e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	689a      	ldr	r2, [r3, #8]
 8002a84:	69fb      	ldr	r3, [r7, #28]
 8002a86:	005b      	lsls	r3, r3, #1
 8002a88:	fa02 f303 	lsl.w	r3, r2, r3
 8002a8c:	69ba      	ldr	r2, [r7, #24]
 8002a8e:	4313      	orrs	r3, r2
 8002a90:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	69ba      	ldr	r2, [r7, #24]
 8002a96:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	f003 0303 	and.w	r3, r3, #3
 8002aa0:	2b02      	cmp	r3, #2
 8002aa2:	d123      	bne.n	8002aec <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002aa4:	69fb      	ldr	r3, [r7, #28]
 8002aa6:	08da      	lsrs	r2, r3, #3
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	3208      	adds	r2, #8
 8002aac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ab0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002ab2:	69fb      	ldr	r3, [r7, #28]
 8002ab4:	f003 0307 	and.w	r3, r3, #7
 8002ab8:	009b      	lsls	r3, r3, #2
 8002aba:	220f      	movs	r2, #15
 8002abc:	fa02 f303 	lsl.w	r3, r2, r3
 8002ac0:	43db      	mvns	r3, r3
 8002ac2:	69ba      	ldr	r2, [r7, #24]
 8002ac4:	4013      	ands	r3, r2
 8002ac6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002ac8:	683b      	ldr	r3, [r7, #0]
 8002aca:	691a      	ldr	r2, [r3, #16]
 8002acc:	69fb      	ldr	r3, [r7, #28]
 8002ace:	f003 0307 	and.w	r3, r3, #7
 8002ad2:	009b      	lsls	r3, r3, #2
 8002ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad8:	69ba      	ldr	r2, [r7, #24]
 8002ada:	4313      	orrs	r3, r2
 8002adc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002ade:	69fb      	ldr	r3, [r7, #28]
 8002ae0:	08da      	lsrs	r2, r3, #3
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	3208      	adds	r2, #8
 8002ae6:	69b9      	ldr	r1, [r7, #24]
 8002ae8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002af2:	69fb      	ldr	r3, [r7, #28]
 8002af4:	005b      	lsls	r3, r3, #1
 8002af6:	2203      	movs	r2, #3
 8002af8:	fa02 f303 	lsl.w	r3, r2, r3
 8002afc:	43db      	mvns	r3, r3
 8002afe:	69ba      	ldr	r2, [r7, #24]
 8002b00:	4013      	ands	r3, r2
 8002b02:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	f003 0203 	and.w	r2, r3, #3
 8002b0c:	69fb      	ldr	r3, [r7, #28]
 8002b0e:	005b      	lsls	r3, r3, #1
 8002b10:	fa02 f303 	lsl.w	r3, r2, r3
 8002b14:	69ba      	ldr	r2, [r7, #24]
 8002b16:	4313      	orrs	r3, r2
 8002b18:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	69ba      	ldr	r2, [r7, #24]
 8002b1e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002b20:	683b      	ldr	r3, [r7, #0]
 8002b22:	685b      	ldr	r3, [r3, #4]
 8002b24:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	f000 80ae 	beq.w	8002c8a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002b2e:	2300      	movs	r3, #0
 8002b30:	60fb      	str	r3, [r7, #12]
 8002b32:	4b5d      	ldr	r3, [pc, #372]	@ (8002ca8 <HAL_GPIO_Init+0x300>)
 8002b34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b36:	4a5c      	ldr	r2, [pc, #368]	@ (8002ca8 <HAL_GPIO_Init+0x300>)
 8002b38:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002b3c:	6453      	str	r3, [r2, #68]	@ 0x44
 8002b3e:	4b5a      	ldr	r3, [pc, #360]	@ (8002ca8 <HAL_GPIO_Init+0x300>)
 8002b40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002b42:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b46:	60fb      	str	r3, [r7, #12]
 8002b48:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002b4a:	4a58      	ldr	r2, [pc, #352]	@ (8002cac <HAL_GPIO_Init+0x304>)
 8002b4c:	69fb      	ldr	r3, [r7, #28]
 8002b4e:	089b      	lsrs	r3, r3, #2
 8002b50:	3302      	adds	r3, #2
 8002b52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b56:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002b58:	69fb      	ldr	r3, [r7, #28]
 8002b5a:	f003 0303 	and.w	r3, r3, #3
 8002b5e:	009b      	lsls	r3, r3, #2
 8002b60:	220f      	movs	r2, #15
 8002b62:	fa02 f303 	lsl.w	r3, r2, r3
 8002b66:	43db      	mvns	r3, r3
 8002b68:	69ba      	ldr	r2, [r7, #24]
 8002b6a:	4013      	ands	r3, r2
 8002b6c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	4a4f      	ldr	r2, [pc, #316]	@ (8002cb0 <HAL_GPIO_Init+0x308>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d025      	beq.n	8002bc2 <HAL_GPIO_Init+0x21a>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	4a4e      	ldr	r2, [pc, #312]	@ (8002cb4 <HAL_GPIO_Init+0x30c>)
 8002b7a:	4293      	cmp	r3, r2
 8002b7c:	d01f      	beq.n	8002bbe <HAL_GPIO_Init+0x216>
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	4a4d      	ldr	r2, [pc, #308]	@ (8002cb8 <HAL_GPIO_Init+0x310>)
 8002b82:	4293      	cmp	r3, r2
 8002b84:	d019      	beq.n	8002bba <HAL_GPIO_Init+0x212>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	4a4c      	ldr	r2, [pc, #304]	@ (8002cbc <HAL_GPIO_Init+0x314>)
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d013      	beq.n	8002bb6 <HAL_GPIO_Init+0x20e>
 8002b8e:	687b      	ldr	r3, [r7, #4]
 8002b90:	4a4b      	ldr	r2, [pc, #300]	@ (8002cc0 <HAL_GPIO_Init+0x318>)
 8002b92:	4293      	cmp	r3, r2
 8002b94:	d00d      	beq.n	8002bb2 <HAL_GPIO_Init+0x20a>
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	4a4a      	ldr	r2, [pc, #296]	@ (8002cc4 <HAL_GPIO_Init+0x31c>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d007      	beq.n	8002bae <HAL_GPIO_Init+0x206>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	4a49      	ldr	r2, [pc, #292]	@ (8002cc8 <HAL_GPIO_Init+0x320>)
 8002ba2:	4293      	cmp	r3, r2
 8002ba4:	d101      	bne.n	8002baa <HAL_GPIO_Init+0x202>
 8002ba6:	2306      	movs	r3, #6
 8002ba8:	e00c      	b.n	8002bc4 <HAL_GPIO_Init+0x21c>
 8002baa:	2307      	movs	r3, #7
 8002bac:	e00a      	b.n	8002bc4 <HAL_GPIO_Init+0x21c>
 8002bae:	2305      	movs	r3, #5
 8002bb0:	e008      	b.n	8002bc4 <HAL_GPIO_Init+0x21c>
 8002bb2:	2304      	movs	r3, #4
 8002bb4:	e006      	b.n	8002bc4 <HAL_GPIO_Init+0x21c>
 8002bb6:	2303      	movs	r3, #3
 8002bb8:	e004      	b.n	8002bc4 <HAL_GPIO_Init+0x21c>
 8002bba:	2302      	movs	r3, #2
 8002bbc:	e002      	b.n	8002bc4 <HAL_GPIO_Init+0x21c>
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	e000      	b.n	8002bc4 <HAL_GPIO_Init+0x21c>
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	69fa      	ldr	r2, [r7, #28]
 8002bc6:	f002 0203 	and.w	r2, r2, #3
 8002bca:	0092      	lsls	r2, r2, #2
 8002bcc:	4093      	lsls	r3, r2
 8002bce:	69ba      	ldr	r2, [r7, #24]
 8002bd0:	4313      	orrs	r3, r2
 8002bd2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002bd4:	4935      	ldr	r1, [pc, #212]	@ (8002cac <HAL_GPIO_Init+0x304>)
 8002bd6:	69fb      	ldr	r3, [r7, #28]
 8002bd8:	089b      	lsrs	r3, r3, #2
 8002bda:	3302      	adds	r3, #2
 8002bdc:	69ba      	ldr	r2, [r7, #24]
 8002bde:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002be2:	4b3a      	ldr	r3, [pc, #232]	@ (8002ccc <HAL_GPIO_Init+0x324>)
 8002be4:	689b      	ldr	r3, [r3, #8]
 8002be6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002be8:	693b      	ldr	r3, [r7, #16]
 8002bea:	43db      	mvns	r3, r3
 8002bec:	69ba      	ldr	r2, [r7, #24]
 8002bee:	4013      	ands	r3, r2
 8002bf0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	685b      	ldr	r3, [r3, #4]
 8002bf6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d003      	beq.n	8002c06 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 8002bfe:	69ba      	ldr	r2, [r7, #24]
 8002c00:	693b      	ldr	r3, [r7, #16]
 8002c02:	4313      	orrs	r3, r2
 8002c04:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002c06:	4a31      	ldr	r2, [pc, #196]	@ (8002ccc <HAL_GPIO_Init+0x324>)
 8002c08:	69bb      	ldr	r3, [r7, #24]
 8002c0a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002c0c:	4b2f      	ldr	r3, [pc, #188]	@ (8002ccc <HAL_GPIO_Init+0x324>)
 8002c0e:	68db      	ldr	r3, [r3, #12]
 8002c10:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	43db      	mvns	r3, r3
 8002c16:	69ba      	ldr	r2, [r7, #24]
 8002c18:	4013      	ands	r3, r2
 8002c1a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002c1c:	683b      	ldr	r3, [r7, #0]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d003      	beq.n	8002c30 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002c28:	69ba      	ldr	r2, [r7, #24]
 8002c2a:	693b      	ldr	r3, [r7, #16]
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002c30:	4a26      	ldr	r2, [pc, #152]	@ (8002ccc <HAL_GPIO_Init+0x324>)
 8002c32:	69bb      	ldr	r3, [r7, #24]
 8002c34:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002c36:	4b25      	ldr	r3, [pc, #148]	@ (8002ccc <HAL_GPIO_Init+0x324>)
 8002c38:	685b      	ldr	r3, [r3, #4]
 8002c3a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c3c:	693b      	ldr	r3, [r7, #16]
 8002c3e:	43db      	mvns	r3, r3
 8002c40:	69ba      	ldr	r2, [r7, #24]
 8002c42:	4013      	ands	r3, r2
 8002c44:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	685b      	ldr	r3, [r3, #4]
 8002c4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d003      	beq.n	8002c5a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8002c52:	69ba      	ldr	r2, [r7, #24]
 8002c54:	693b      	ldr	r3, [r7, #16]
 8002c56:	4313      	orrs	r3, r2
 8002c58:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002c5a:	4a1c      	ldr	r2, [pc, #112]	@ (8002ccc <HAL_GPIO_Init+0x324>)
 8002c5c:	69bb      	ldr	r3, [r7, #24]
 8002c5e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002c60:	4b1a      	ldr	r3, [pc, #104]	@ (8002ccc <HAL_GPIO_Init+0x324>)
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002c66:	693b      	ldr	r3, [r7, #16]
 8002c68:	43db      	mvns	r3, r3
 8002c6a:	69ba      	ldr	r2, [r7, #24]
 8002c6c:	4013      	ands	r3, r2
 8002c6e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d003      	beq.n	8002c84 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002c7c:	69ba      	ldr	r2, [r7, #24]
 8002c7e:	693b      	ldr	r3, [r7, #16]
 8002c80:	4313      	orrs	r3, r2
 8002c82:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002c84:	4a11      	ldr	r2, [pc, #68]	@ (8002ccc <HAL_GPIO_Init+0x324>)
 8002c86:	69bb      	ldr	r3, [r7, #24]
 8002c88:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c8a:	69fb      	ldr	r3, [r7, #28]
 8002c8c:	3301      	adds	r3, #1
 8002c8e:	61fb      	str	r3, [r7, #28]
 8002c90:	69fb      	ldr	r3, [r7, #28]
 8002c92:	2b0f      	cmp	r3, #15
 8002c94:	f67f ae96 	bls.w	80029c4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002c98:	bf00      	nop
 8002c9a:	bf00      	nop
 8002c9c:	3724      	adds	r7, #36	@ 0x24
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca4:	4770      	bx	lr
 8002ca6:	bf00      	nop
 8002ca8:	40023800 	.word	0x40023800
 8002cac:	40013800 	.word	0x40013800
 8002cb0:	40020000 	.word	0x40020000
 8002cb4:	40020400 	.word	0x40020400
 8002cb8:	40020800 	.word	0x40020800
 8002cbc:	40020c00 	.word	0x40020c00
 8002cc0:	40021000 	.word	0x40021000
 8002cc4:	40021400 	.word	0x40021400
 8002cc8:	40021800 	.word	0x40021800
 8002ccc:	40013c00 	.word	0x40013c00

08002cd0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002cd0:	b480      	push	{r7}
 8002cd2:	b083      	sub	sp, #12
 8002cd4:	af00      	add	r7, sp, #0
 8002cd6:	6078      	str	r0, [r7, #4]
 8002cd8:	460b      	mov	r3, r1
 8002cda:	807b      	strh	r3, [r7, #2]
 8002cdc:	4613      	mov	r3, r2
 8002cde:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002ce0:	787b      	ldrb	r3, [r7, #1]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d003      	beq.n	8002cee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ce6:	887a      	ldrh	r2, [r7, #2]
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002cec:	e003      	b.n	8002cf6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002cee:	887b      	ldrh	r3, [r7, #2]
 8002cf0:	041a      	lsls	r2, r3, #16
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	619a      	str	r2, [r3, #24]
}
 8002cf6:	bf00      	nop
 8002cf8:	370c      	adds	r7, #12
 8002cfa:	46bd      	mov	sp, r7
 8002cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d00:	4770      	bx	lr
	...

08002d04 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002d04:	b580      	push	{r7, lr}
 8002d06:	b084      	sub	sp, #16
 8002d08:	af00      	add	r7, sp, #0
 8002d0a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d101      	bne.n	8002d16 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002d12:	2301      	movs	r3, #1
 8002d14:	e12b      	b.n	8002f6e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d1c:	b2db      	uxtb	r3, r3
 8002d1e:	2b00      	cmp	r3, #0
 8002d20:	d106      	bne.n	8002d30 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2200      	movs	r2, #0
 8002d26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002d2a:	6878      	ldr	r0, [r7, #4]
 8002d2c:	f7fe fe52 	bl	80019d4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2224      	movs	r2, #36	@ 0x24
 8002d34:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	681b      	ldr	r3, [r3, #0]
 8002d3c:	681a      	ldr	r2, [r3, #0]
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	f022 0201 	bic.w	r2, r2, #1
 8002d46:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	681a      	ldr	r2, [r3, #0]
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002d56:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	681a      	ldr	r2, [r3, #0]
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002d66:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002d68:	f000 fa02 	bl	8003170 <HAL_RCC_GetPCLK1Freq>
 8002d6c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	685b      	ldr	r3, [r3, #4]
 8002d72:	4a81      	ldr	r2, [pc, #516]	@ (8002f78 <HAL_I2C_Init+0x274>)
 8002d74:	4293      	cmp	r3, r2
 8002d76:	d807      	bhi.n	8002d88 <HAL_I2C_Init+0x84>
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	4a80      	ldr	r2, [pc, #512]	@ (8002f7c <HAL_I2C_Init+0x278>)
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	bf94      	ite	ls
 8002d80:	2301      	movls	r3, #1
 8002d82:	2300      	movhi	r3, #0
 8002d84:	b2db      	uxtb	r3, r3
 8002d86:	e006      	b.n	8002d96 <HAL_I2C_Init+0x92>
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	4a7d      	ldr	r2, [pc, #500]	@ (8002f80 <HAL_I2C_Init+0x27c>)
 8002d8c:	4293      	cmp	r3, r2
 8002d8e:	bf94      	ite	ls
 8002d90:	2301      	movls	r3, #1
 8002d92:	2300      	movhi	r3, #0
 8002d94:	b2db      	uxtb	r3, r3
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d001      	beq.n	8002d9e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002d9a:	2301      	movs	r3, #1
 8002d9c:	e0e7      	b.n	8002f6e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002d9e:	68fb      	ldr	r3, [r7, #12]
 8002da0:	4a78      	ldr	r2, [pc, #480]	@ (8002f84 <HAL_I2C_Init+0x280>)
 8002da2:	fba2 2303 	umull	r2, r3, r2, r3
 8002da6:	0c9b      	lsrs	r3, r3, #18
 8002da8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	68ba      	ldr	r2, [r7, #8]
 8002dba:	430a      	orrs	r2, r1
 8002dbc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	6a1b      	ldr	r3, [r3, #32]
 8002dc4:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	685b      	ldr	r3, [r3, #4]
 8002dcc:	4a6a      	ldr	r2, [pc, #424]	@ (8002f78 <HAL_I2C_Init+0x274>)
 8002dce:	4293      	cmp	r3, r2
 8002dd0:	d802      	bhi.n	8002dd8 <HAL_I2C_Init+0xd4>
 8002dd2:	68bb      	ldr	r3, [r7, #8]
 8002dd4:	3301      	adds	r3, #1
 8002dd6:	e009      	b.n	8002dec <HAL_I2C_Init+0xe8>
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002dde:	fb02 f303 	mul.w	r3, r2, r3
 8002de2:	4a69      	ldr	r2, [pc, #420]	@ (8002f88 <HAL_I2C_Init+0x284>)
 8002de4:	fba2 2303 	umull	r2, r3, r2, r3
 8002de8:	099b      	lsrs	r3, r3, #6
 8002dea:	3301      	adds	r3, #1
 8002dec:	687a      	ldr	r2, [r7, #4]
 8002dee:	6812      	ldr	r2, [r2, #0]
 8002df0:	430b      	orrs	r3, r1
 8002df2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	69db      	ldr	r3, [r3, #28]
 8002dfa:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002dfe:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	685b      	ldr	r3, [r3, #4]
 8002e06:	495c      	ldr	r1, [pc, #368]	@ (8002f78 <HAL_I2C_Init+0x274>)
 8002e08:	428b      	cmp	r3, r1
 8002e0a:	d819      	bhi.n	8002e40 <HAL_I2C_Init+0x13c>
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	1e59      	subs	r1, r3, #1
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	685b      	ldr	r3, [r3, #4]
 8002e14:	005b      	lsls	r3, r3, #1
 8002e16:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e1a:	1c59      	adds	r1, r3, #1
 8002e1c:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002e20:	400b      	ands	r3, r1
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d00a      	beq.n	8002e3c <HAL_I2C_Init+0x138>
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	1e59      	subs	r1, r3, #1
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	685b      	ldr	r3, [r3, #4]
 8002e2e:	005b      	lsls	r3, r3, #1
 8002e30:	fbb1 f3f3 	udiv	r3, r1, r3
 8002e34:	3301      	adds	r3, #1
 8002e36:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e3a:	e051      	b.n	8002ee0 <HAL_I2C_Init+0x1dc>
 8002e3c:	2304      	movs	r3, #4
 8002e3e:	e04f      	b.n	8002ee0 <HAL_I2C_Init+0x1dc>
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	689b      	ldr	r3, [r3, #8]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d111      	bne.n	8002e6c <HAL_I2C_Init+0x168>
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	1e58      	subs	r0, r3, #1
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6859      	ldr	r1, [r3, #4]
 8002e50:	460b      	mov	r3, r1
 8002e52:	005b      	lsls	r3, r3, #1
 8002e54:	440b      	add	r3, r1
 8002e56:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e5a:	3301      	adds	r3, #1
 8002e5c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	bf0c      	ite	eq
 8002e64:	2301      	moveq	r3, #1
 8002e66:	2300      	movne	r3, #0
 8002e68:	b2db      	uxtb	r3, r3
 8002e6a:	e012      	b.n	8002e92 <HAL_I2C_Init+0x18e>
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	1e58      	subs	r0, r3, #1
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	6859      	ldr	r1, [r3, #4]
 8002e74:	460b      	mov	r3, r1
 8002e76:	009b      	lsls	r3, r3, #2
 8002e78:	440b      	add	r3, r1
 8002e7a:	0099      	lsls	r1, r3, #2
 8002e7c:	440b      	add	r3, r1
 8002e7e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002e82:	3301      	adds	r3, #1
 8002e84:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	bf0c      	ite	eq
 8002e8c:	2301      	moveq	r3, #1
 8002e8e:	2300      	movne	r3, #0
 8002e90:	b2db      	uxtb	r3, r3
 8002e92:	2b00      	cmp	r3, #0
 8002e94:	d001      	beq.n	8002e9a <HAL_I2C_Init+0x196>
 8002e96:	2301      	movs	r3, #1
 8002e98:	e022      	b.n	8002ee0 <HAL_I2C_Init+0x1dc>
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	689b      	ldr	r3, [r3, #8]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d10e      	bne.n	8002ec0 <HAL_I2C_Init+0x1bc>
 8002ea2:	68fb      	ldr	r3, [r7, #12]
 8002ea4:	1e58      	subs	r0, r3, #1
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	6859      	ldr	r1, [r3, #4]
 8002eaa:	460b      	mov	r3, r1
 8002eac:	005b      	lsls	r3, r3, #1
 8002eae:	440b      	add	r3, r1
 8002eb0:	fbb0 f3f3 	udiv	r3, r0, r3
 8002eb4:	3301      	adds	r3, #1
 8002eb6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002eba:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002ebe:	e00f      	b.n	8002ee0 <HAL_I2C_Init+0x1dc>
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	1e58      	subs	r0, r3, #1
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6859      	ldr	r1, [r3, #4]
 8002ec8:	460b      	mov	r3, r1
 8002eca:	009b      	lsls	r3, r3, #2
 8002ecc:	440b      	add	r3, r1
 8002ece:	0099      	lsls	r1, r3, #2
 8002ed0:	440b      	add	r3, r1
 8002ed2:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ed6:	3301      	adds	r3, #1
 8002ed8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002edc:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002ee0:	6879      	ldr	r1, [r7, #4]
 8002ee2:	6809      	ldr	r1, [r1, #0]
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	69da      	ldr	r2, [r3, #28]
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	6a1b      	ldr	r3, [r3, #32]
 8002efa:	431a      	orrs	r2, r3
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	430a      	orrs	r2, r1
 8002f02:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	689b      	ldr	r3, [r3, #8]
 8002f0a:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002f0e:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002f12:	687a      	ldr	r2, [r7, #4]
 8002f14:	6911      	ldr	r1, [r2, #16]
 8002f16:	687a      	ldr	r2, [r7, #4]
 8002f18:	68d2      	ldr	r2, [r2, #12]
 8002f1a:	4311      	orrs	r1, r2
 8002f1c:	687a      	ldr	r2, [r7, #4]
 8002f1e:	6812      	ldr	r2, [r2, #0]
 8002f20:	430b      	orrs	r3, r1
 8002f22:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	68db      	ldr	r3, [r3, #12]
 8002f2a:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	695a      	ldr	r2, [r3, #20]
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	699b      	ldr	r3, [r3, #24]
 8002f36:	431a      	orrs	r2, r3
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	430a      	orrs	r2, r1
 8002f3e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	681a      	ldr	r2, [r3, #0]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f042 0201 	orr.w	r2, r2, #1
 8002f4e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	2200      	movs	r2, #0
 8002f54:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	2220      	movs	r2, #32
 8002f5a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	2200      	movs	r2, #0
 8002f62:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	2200      	movs	r2, #0
 8002f68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002f6c:	2300      	movs	r3, #0
}
 8002f6e:	4618      	mov	r0, r3
 8002f70:	3710      	adds	r7, #16
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bd80      	pop	{r7, pc}
 8002f76:	bf00      	nop
 8002f78:	000186a0 	.word	0x000186a0
 8002f7c:	001e847f 	.word	0x001e847f
 8002f80:	003d08ff 	.word	0x003d08ff
 8002f84:	431bde83 	.word	0x431bde83
 8002f88:	10624dd3 	.word	0x10624dd3

08002f8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	b084      	sub	sp, #16
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
 8002f94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d101      	bne.n	8002fa0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f9c:	2301      	movs	r3, #1
 8002f9e:	e0cc      	b.n	800313a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002fa0:	4b68      	ldr	r3, [pc, #416]	@ (8003144 <HAL_RCC_ClockConfig+0x1b8>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f003 030f 	and.w	r3, r3, #15
 8002fa8:	683a      	ldr	r2, [r7, #0]
 8002faa:	429a      	cmp	r2, r3
 8002fac:	d90c      	bls.n	8002fc8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fae:	4b65      	ldr	r3, [pc, #404]	@ (8003144 <HAL_RCC_ClockConfig+0x1b8>)
 8002fb0:	683a      	ldr	r2, [r7, #0]
 8002fb2:	b2d2      	uxtb	r2, r2
 8002fb4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fb6:	4b63      	ldr	r3, [pc, #396]	@ (8003144 <HAL_RCC_ClockConfig+0x1b8>)
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	f003 030f 	and.w	r3, r3, #15
 8002fbe:	683a      	ldr	r2, [r7, #0]
 8002fc0:	429a      	cmp	r2, r3
 8002fc2:	d001      	beq.n	8002fc8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	e0b8      	b.n	800313a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	f003 0302 	and.w	r3, r3, #2
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d020      	beq.n	8003016 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f003 0304 	and.w	r3, r3, #4
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d005      	beq.n	8002fec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002fe0:	4b59      	ldr	r3, [pc, #356]	@ (8003148 <HAL_RCC_ClockConfig+0x1bc>)
 8002fe2:	689b      	ldr	r3, [r3, #8]
 8002fe4:	4a58      	ldr	r2, [pc, #352]	@ (8003148 <HAL_RCC_ClockConfig+0x1bc>)
 8002fe6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002fea:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	681b      	ldr	r3, [r3, #0]
 8002ff0:	f003 0308 	and.w	r3, r3, #8
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d005      	beq.n	8003004 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ff8:	4b53      	ldr	r3, [pc, #332]	@ (8003148 <HAL_RCC_ClockConfig+0x1bc>)
 8002ffa:	689b      	ldr	r3, [r3, #8]
 8002ffc:	4a52      	ldr	r2, [pc, #328]	@ (8003148 <HAL_RCC_ClockConfig+0x1bc>)
 8002ffe:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003002:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003004:	4b50      	ldr	r3, [pc, #320]	@ (8003148 <HAL_RCC_ClockConfig+0x1bc>)
 8003006:	689b      	ldr	r3, [r3, #8]
 8003008:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	689b      	ldr	r3, [r3, #8]
 8003010:	494d      	ldr	r1, [pc, #308]	@ (8003148 <HAL_RCC_ClockConfig+0x1bc>)
 8003012:	4313      	orrs	r3, r2
 8003014:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f003 0301 	and.w	r3, r3, #1
 800301e:	2b00      	cmp	r3, #0
 8003020:	d044      	beq.n	80030ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	2b01      	cmp	r3, #1
 8003028:	d107      	bne.n	800303a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800302a:	4b47      	ldr	r3, [pc, #284]	@ (8003148 <HAL_RCC_ClockConfig+0x1bc>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003032:	2b00      	cmp	r3, #0
 8003034:	d119      	bne.n	800306a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003036:	2301      	movs	r3, #1
 8003038:	e07f      	b.n	800313a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	2b02      	cmp	r3, #2
 8003040:	d003      	beq.n	800304a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003046:	2b03      	cmp	r3, #3
 8003048:	d107      	bne.n	800305a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800304a:	4b3f      	ldr	r3, [pc, #252]	@ (8003148 <HAL_RCC_ClockConfig+0x1bc>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003052:	2b00      	cmp	r3, #0
 8003054:	d109      	bne.n	800306a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003056:	2301      	movs	r3, #1
 8003058:	e06f      	b.n	800313a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800305a:	4b3b      	ldr	r3, [pc, #236]	@ (8003148 <HAL_RCC_ClockConfig+0x1bc>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f003 0302 	and.w	r3, r3, #2
 8003062:	2b00      	cmp	r3, #0
 8003064:	d101      	bne.n	800306a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003066:	2301      	movs	r3, #1
 8003068:	e067      	b.n	800313a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800306a:	4b37      	ldr	r3, [pc, #220]	@ (8003148 <HAL_RCC_ClockConfig+0x1bc>)
 800306c:	689b      	ldr	r3, [r3, #8]
 800306e:	f023 0203 	bic.w	r2, r3, #3
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	685b      	ldr	r3, [r3, #4]
 8003076:	4934      	ldr	r1, [pc, #208]	@ (8003148 <HAL_RCC_ClockConfig+0x1bc>)
 8003078:	4313      	orrs	r3, r2
 800307a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800307c:	f7fe ff6c 	bl	8001f58 <HAL_GetTick>
 8003080:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003082:	e00a      	b.n	800309a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003084:	f7fe ff68 	bl	8001f58 <HAL_GetTick>
 8003088:	4602      	mov	r2, r0
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	1ad3      	subs	r3, r2, r3
 800308e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003092:	4293      	cmp	r3, r2
 8003094:	d901      	bls.n	800309a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003096:	2303      	movs	r3, #3
 8003098:	e04f      	b.n	800313a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800309a:	4b2b      	ldr	r3, [pc, #172]	@ (8003148 <HAL_RCC_ClockConfig+0x1bc>)
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	f003 020c 	and.w	r2, r3, #12
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	009b      	lsls	r3, r3, #2
 80030a8:	429a      	cmp	r2, r3
 80030aa:	d1eb      	bne.n	8003084 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80030ac:	4b25      	ldr	r3, [pc, #148]	@ (8003144 <HAL_RCC_ClockConfig+0x1b8>)
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f003 030f 	and.w	r3, r3, #15
 80030b4:	683a      	ldr	r2, [r7, #0]
 80030b6:	429a      	cmp	r2, r3
 80030b8:	d20c      	bcs.n	80030d4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030ba:	4b22      	ldr	r3, [pc, #136]	@ (8003144 <HAL_RCC_ClockConfig+0x1b8>)
 80030bc:	683a      	ldr	r2, [r7, #0]
 80030be:	b2d2      	uxtb	r2, r2
 80030c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030c2:	4b20      	ldr	r3, [pc, #128]	@ (8003144 <HAL_RCC_ClockConfig+0x1b8>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	f003 030f 	and.w	r3, r3, #15
 80030ca:	683a      	ldr	r2, [r7, #0]
 80030cc:	429a      	cmp	r2, r3
 80030ce:	d001      	beq.n	80030d4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80030d0:	2301      	movs	r3, #1
 80030d2:	e032      	b.n	800313a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	f003 0304 	and.w	r3, r3, #4
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d008      	beq.n	80030f2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80030e0:	4b19      	ldr	r3, [pc, #100]	@ (8003148 <HAL_RCC_ClockConfig+0x1bc>)
 80030e2:	689b      	ldr	r3, [r3, #8]
 80030e4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	68db      	ldr	r3, [r3, #12]
 80030ec:	4916      	ldr	r1, [pc, #88]	@ (8003148 <HAL_RCC_ClockConfig+0x1bc>)
 80030ee:	4313      	orrs	r3, r2
 80030f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f003 0308 	and.w	r3, r3, #8
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d009      	beq.n	8003112 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80030fe:	4b12      	ldr	r3, [pc, #72]	@ (8003148 <HAL_RCC_ClockConfig+0x1bc>)
 8003100:	689b      	ldr	r3, [r3, #8]
 8003102:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	691b      	ldr	r3, [r3, #16]
 800310a:	00db      	lsls	r3, r3, #3
 800310c:	490e      	ldr	r1, [pc, #56]	@ (8003148 <HAL_RCC_ClockConfig+0x1bc>)
 800310e:	4313      	orrs	r3, r2
 8003110:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003112:	f000 f841 	bl	8003198 <HAL_RCC_GetSysClockFreq>
 8003116:	4602      	mov	r2, r0
 8003118:	4b0b      	ldr	r3, [pc, #44]	@ (8003148 <HAL_RCC_ClockConfig+0x1bc>)
 800311a:	689b      	ldr	r3, [r3, #8]
 800311c:	091b      	lsrs	r3, r3, #4
 800311e:	f003 030f 	and.w	r3, r3, #15
 8003122:	490a      	ldr	r1, [pc, #40]	@ (800314c <HAL_RCC_ClockConfig+0x1c0>)
 8003124:	5ccb      	ldrb	r3, [r1, r3]
 8003126:	fa22 f303 	lsr.w	r3, r2, r3
 800312a:	4a09      	ldr	r2, [pc, #36]	@ (8003150 <HAL_RCC_ClockConfig+0x1c4>)
 800312c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800312e:	4b09      	ldr	r3, [pc, #36]	@ (8003154 <HAL_RCC_ClockConfig+0x1c8>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4618      	mov	r0, r3
 8003134:	f7fe fecc 	bl	8001ed0 <HAL_InitTick>

  return HAL_OK;
 8003138:	2300      	movs	r3, #0
}
 800313a:	4618      	mov	r0, r3
 800313c:	3710      	adds	r7, #16
 800313e:	46bd      	mov	sp, r7
 8003140:	bd80      	pop	{r7, pc}
 8003142:	bf00      	nop
 8003144:	40023c00 	.word	0x40023c00
 8003148:	40023800 	.word	0x40023800
 800314c:	08008d58 	.word	0x08008d58
 8003150:	20000004 	.word	0x20000004
 8003154:	20000008 	.word	0x20000008

08003158 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003158:	b480      	push	{r7}
 800315a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800315c:	4b03      	ldr	r3, [pc, #12]	@ (800316c <HAL_RCC_GetHCLKFreq+0x14>)
 800315e:	681b      	ldr	r3, [r3, #0]
}
 8003160:	4618      	mov	r0, r3
 8003162:	46bd      	mov	sp, r7
 8003164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003168:	4770      	bx	lr
 800316a:	bf00      	nop
 800316c:	20000004 	.word	0x20000004

08003170 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003170:	b580      	push	{r7, lr}
 8003172:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003174:	f7ff fff0 	bl	8003158 <HAL_RCC_GetHCLKFreq>
 8003178:	4602      	mov	r2, r0
 800317a:	4b05      	ldr	r3, [pc, #20]	@ (8003190 <HAL_RCC_GetPCLK1Freq+0x20>)
 800317c:	689b      	ldr	r3, [r3, #8]
 800317e:	0a9b      	lsrs	r3, r3, #10
 8003180:	f003 0307 	and.w	r3, r3, #7
 8003184:	4903      	ldr	r1, [pc, #12]	@ (8003194 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003186:	5ccb      	ldrb	r3, [r1, r3]
 8003188:	fa22 f303 	lsr.w	r3, r2, r3
}
 800318c:	4618      	mov	r0, r3
 800318e:	bd80      	pop	{r7, pc}
 8003190:	40023800 	.word	0x40023800
 8003194:	08008d68 	.word	0x08008d68

08003198 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003198:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800319c:	b0ae      	sub	sp, #184	@ 0xb8
 800319e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80031a0:	2300      	movs	r3, #0
 80031a2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t pllvco = 0U;
 80031a6:	2300      	movs	r3, #0
 80031a8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t pllp = 0U;
 80031ac:	2300      	movs	r3, #0
 80031ae:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  uint32_t pllr = 0U;
 80031b2:	2300      	movs	r3, #0
 80031b4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t sysclockfreq = 0U;
 80031b8:	2300      	movs	r3, #0
 80031ba:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80031be:	4bcb      	ldr	r3, [pc, #812]	@ (80034ec <HAL_RCC_GetSysClockFreq+0x354>)
 80031c0:	689b      	ldr	r3, [r3, #8]
 80031c2:	f003 030c 	and.w	r3, r3, #12
 80031c6:	2b0c      	cmp	r3, #12
 80031c8:	f200 8206 	bhi.w	80035d8 <HAL_RCC_GetSysClockFreq+0x440>
 80031cc:	a201      	add	r2, pc, #4	@ (adr r2, 80031d4 <HAL_RCC_GetSysClockFreq+0x3c>)
 80031ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80031d2:	bf00      	nop
 80031d4:	08003209 	.word	0x08003209
 80031d8:	080035d9 	.word	0x080035d9
 80031dc:	080035d9 	.word	0x080035d9
 80031e0:	080035d9 	.word	0x080035d9
 80031e4:	08003211 	.word	0x08003211
 80031e8:	080035d9 	.word	0x080035d9
 80031ec:	080035d9 	.word	0x080035d9
 80031f0:	080035d9 	.word	0x080035d9
 80031f4:	08003219 	.word	0x08003219
 80031f8:	080035d9 	.word	0x080035d9
 80031fc:	080035d9 	.word	0x080035d9
 8003200:	080035d9 	.word	0x080035d9
 8003204:	08003409 	.word	0x08003409
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003208:	4bb9      	ldr	r3, [pc, #740]	@ (80034f0 <HAL_RCC_GetSysClockFreq+0x358>)
 800320a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 800320e:	e1e7      	b.n	80035e0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003210:	4bb8      	ldr	r3, [pc, #736]	@ (80034f4 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003212:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003216:	e1e3      	b.n	80035e0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003218:	4bb4      	ldr	r3, [pc, #720]	@ (80034ec <HAL_RCC_GetSysClockFreq+0x354>)
 800321a:	685b      	ldr	r3, [r3, #4]
 800321c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003220:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003224:	4bb1      	ldr	r3, [pc, #708]	@ (80034ec <HAL_RCC_GetSysClockFreq+0x354>)
 8003226:	685b      	ldr	r3, [r3, #4]
 8003228:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800322c:	2b00      	cmp	r3, #0
 800322e:	d071      	beq.n	8003314 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003230:	4bae      	ldr	r3, [pc, #696]	@ (80034ec <HAL_RCC_GetSysClockFreq+0x354>)
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	099b      	lsrs	r3, r3, #6
 8003236:	2200      	movs	r2, #0
 8003238:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800323c:	f8c7 209c 	str.w	r2, [r7, #156]	@ 0x9c
 8003240:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8003244:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003248:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800324c:	2300      	movs	r3, #0
 800324e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003252:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003256:	4622      	mov	r2, r4
 8003258:	462b      	mov	r3, r5
 800325a:	f04f 0000 	mov.w	r0, #0
 800325e:	f04f 0100 	mov.w	r1, #0
 8003262:	0159      	lsls	r1, r3, #5
 8003264:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003268:	0150      	lsls	r0, r2, #5
 800326a:	4602      	mov	r2, r0
 800326c:	460b      	mov	r3, r1
 800326e:	4621      	mov	r1, r4
 8003270:	1a51      	subs	r1, r2, r1
 8003272:	6439      	str	r1, [r7, #64]	@ 0x40
 8003274:	4629      	mov	r1, r5
 8003276:	eb63 0301 	sbc.w	r3, r3, r1
 800327a:	647b      	str	r3, [r7, #68]	@ 0x44
 800327c:	f04f 0200 	mov.w	r2, #0
 8003280:	f04f 0300 	mov.w	r3, #0
 8003284:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	@ 0x40
 8003288:	4649      	mov	r1, r9
 800328a:	018b      	lsls	r3, r1, #6
 800328c:	4641      	mov	r1, r8
 800328e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003292:	4641      	mov	r1, r8
 8003294:	018a      	lsls	r2, r1, #6
 8003296:	4641      	mov	r1, r8
 8003298:	1a51      	subs	r1, r2, r1
 800329a:	63b9      	str	r1, [r7, #56]	@ 0x38
 800329c:	4649      	mov	r1, r9
 800329e:	eb63 0301 	sbc.w	r3, r3, r1
 80032a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80032a4:	f04f 0200 	mov.w	r2, #0
 80032a8:	f04f 0300 	mov.w	r3, #0
 80032ac:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	@ 0x38
 80032b0:	4649      	mov	r1, r9
 80032b2:	00cb      	lsls	r3, r1, #3
 80032b4:	4641      	mov	r1, r8
 80032b6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80032ba:	4641      	mov	r1, r8
 80032bc:	00ca      	lsls	r2, r1, #3
 80032be:	4610      	mov	r0, r2
 80032c0:	4619      	mov	r1, r3
 80032c2:	4603      	mov	r3, r0
 80032c4:	4622      	mov	r2, r4
 80032c6:	189b      	adds	r3, r3, r2
 80032c8:	633b      	str	r3, [r7, #48]	@ 0x30
 80032ca:	462b      	mov	r3, r5
 80032cc:	460a      	mov	r2, r1
 80032ce:	eb42 0303 	adc.w	r3, r2, r3
 80032d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80032d4:	f04f 0200 	mov.w	r2, #0
 80032d8:	f04f 0300 	mov.w	r3, #0
 80032dc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80032e0:	4629      	mov	r1, r5
 80032e2:	024b      	lsls	r3, r1, #9
 80032e4:	4621      	mov	r1, r4
 80032e6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80032ea:	4621      	mov	r1, r4
 80032ec:	024a      	lsls	r2, r1, #9
 80032ee:	4610      	mov	r0, r2
 80032f0:	4619      	mov	r1, r3
 80032f2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80032f6:	2200      	movs	r2, #0
 80032f8:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80032fc:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003300:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	@ 0x88
 8003304:	f7fd fce0 	bl	8000cc8 <__aeabi_uldivmod>
 8003308:	4602      	mov	r2, r0
 800330a:	460b      	mov	r3, r1
 800330c:	4613      	mov	r3, r2
 800330e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003312:	e067      	b.n	80033e4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003314:	4b75      	ldr	r3, [pc, #468]	@ (80034ec <HAL_RCC_GetSysClockFreq+0x354>)
 8003316:	685b      	ldr	r3, [r3, #4]
 8003318:	099b      	lsrs	r3, r3, #6
 800331a:	2200      	movs	r2, #0
 800331c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003320:	f8c7 2084 	str.w	r2, [r7, #132]	@ 0x84
 8003324:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8003328:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800332c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800332e:	2300      	movs	r3, #0
 8003330:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8003332:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	@ 0x78
 8003336:	4622      	mov	r2, r4
 8003338:	462b      	mov	r3, r5
 800333a:	f04f 0000 	mov.w	r0, #0
 800333e:	f04f 0100 	mov.w	r1, #0
 8003342:	0159      	lsls	r1, r3, #5
 8003344:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003348:	0150      	lsls	r0, r2, #5
 800334a:	4602      	mov	r2, r0
 800334c:	460b      	mov	r3, r1
 800334e:	4621      	mov	r1, r4
 8003350:	1a51      	subs	r1, r2, r1
 8003352:	62b9      	str	r1, [r7, #40]	@ 0x28
 8003354:	4629      	mov	r1, r5
 8003356:	eb63 0301 	sbc.w	r3, r3, r1
 800335a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800335c:	f04f 0200 	mov.w	r2, #0
 8003360:	f04f 0300 	mov.w	r3, #0
 8003364:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	@ 0x28
 8003368:	4649      	mov	r1, r9
 800336a:	018b      	lsls	r3, r1, #6
 800336c:	4641      	mov	r1, r8
 800336e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003372:	4641      	mov	r1, r8
 8003374:	018a      	lsls	r2, r1, #6
 8003376:	4641      	mov	r1, r8
 8003378:	ebb2 0a01 	subs.w	sl, r2, r1
 800337c:	4649      	mov	r1, r9
 800337e:	eb63 0b01 	sbc.w	fp, r3, r1
 8003382:	f04f 0200 	mov.w	r2, #0
 8003386:	f04f 0300 	mov.w	r3, #0
 800338a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800338e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003392:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003396:	4692      	mov	sl, r2
 8003398:	469b      	mov	fp, r3
 800339a:	4623      	mov	r3, r4
 800339c:	eb1a 0303 	adds.w	r3, sl, r3
 80033a0:	623b      	str	r3, [r7, #32]
 80033a2:	462b      	mov	r3, r5
 80033a4:	eb4b 0303 	adc.w	r3, fp, r3
 80033a8:	627b      	str	r3, [r7, #36]	@ 0x24
 80033aa:	f04f 0200 	mov.w	r2, #0
 80033ae:	f04f 0300 	mov.w	r3, #0
 80033b2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80033b6:	4629      	mov	r1, r5
 80033b8:	028b      	lsls	r3, r1, #10
 80033ba:	4621      	mov	r1, r4
 80033bc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80033c0:	4621      	mov	r1, r4
 80033c2:	028a      	lsls	r2, r1, #10
 80033c4:	4610      	mov	r0, r2
 80033c6:	4619      	mov	r1, r3
 80033c8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80033cc:	2200      	movs	r2, #0
 80033ce:	673b      	str	r3, [r7, #112]	@ 0x70
 80033d0:	677a      	str	r2, [r7, #116]	@ 0x74
 80033d2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 80033d6:	f7fd fc77 	bl	8000cc8 <__aeabi_uldivmod>
 80033da:	4602      	mov	r2, r0
 80033dc:	460b      	mov	r3, r1
 80033de:	4613      	mov	r3, r2
 80033e0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80033e4:	4b41      	ldr	r3, [pc, #260]	@ (80034ec <HAL_RCC_GetSysClockFreq+0x354>)
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	0c1b      	lsrs	r3, r3, #16
 80033ea:	f003 0303 	and.w	r3, r3, #3
 80033ee:	3301      	adds	r3, #1
 80033f0:	005b      	lsls	r3, r3, #1
 80033f2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

      sysclockfreq = pllvco / pllp;
 80033f6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80033fa:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80033fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8003402:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 8003406:	e0eb      	b.n	80035e0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003408:	4b38      	ldr	r3, [pc, #224]	@ (80034ec <HAL_RCC_GetSysClockFreq+0x354>)
 800340a:	685b      	ldr	r3, [r3, #4]
 800340c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003410:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003414:	4b35      	ldr	r3, [pc, #212]	@ (80034ec <HAL_RCC_GetSysClockFreq+0x354>)
 8003416:	685b      	ldr	r3, [r3, #4]
 8003418:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800341c:	2b00      	cmp	r3, #0
 800341e:	d06b      	beq.n	80034f8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003420:	4b32      	ldr	r3, [pc, #200]	@ (80034ec <HAL_RCC_GetSysClockFreq+0x354>)
 8003422:	685b      	ldr	r3, [r3, #4]
 8003424:	099b      	lsrs	r3, r3, #6
 8003426:	2200      	movs	r2, #0
 8003428:	66bb      	str	r3, [r7, #104]	@ 0x68
 800342a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800342c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800342e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003432:	663b      	str	r3, [r7, #96]	@ 0x60
 8003434:	2300      	movs	r3, #0
 8003436:	667b      	str	r3, [r7, #100]	@ 0x64
 8003438:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	@ 0x60
 800343c:	4622      	mov	r2, r4
 800343e:	462b      	mov	r3, r5
 8003440:	f04f 0000 	mov.w	r0, #0
 8003444:	f04f 0100 	mov.w	r1, #0
 8003448:	0159      	lsls	r1, r3, #5
 800344a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800344e:	0150      	lsls	r0, r2, #5
 8003450:	4602      	mov	r2, r0
 8003452:	460b      	mov	r3, r1
 8003454:	4621      	mov	r1, r4
 8003456:	1a51      	subs	r1, r2, r1
 8003458:	61b9      	str	r1, [r7, #24]
 800345a:	4629      	mov	r1, r5
 800345c:	eb63 0301 	sbc.w	r3, r3, r1
 8003460:	61fb      	str	r3, [r7, #28]
 8003462:	f04f 0200 	mov.w	r2, #0
 8003466:	f04f 0300 	mov.w	r3, #0
 800346a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800346e:	4659      	mov	r1, fp
 8003470:	018b      	lsls	r3, r1, #6
 8003472:	4651      	mov	r1, sl
 8003474:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003478:	4651      	mov	r1, sl
 800347a:	018a      	lsls	r2, r1, #6
 800347c:	4651      	mov	r1, sl
 800347e:	ebb2 0801 	subs.w	r8, r2, r1
 8003482:	4659      	mov	r1, fp
 8003484:	eb63 0901 	sbc.w	r9, r3, r1
 8003488:	f04f 0200 	mov.w	r2, #0
 800348c:	f04f 0300 	mov.w	r3, #0
 8003490:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003494:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003498:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800349c:	4690      	mov	r8, r2
 800349e:	4699      	mov	r9, r3
 80034a0:	4623      	mov	r3, r4
 80034a2:	eb18 0303 	adds.w	r3, r8, r3
 80034a6:	613b      	str	r3, [r7, #16]
 80034a8:	462b      	mov	r3, r5
 80034aa:	eb49 0303 	adc.w	r3, r9, r3
 80034ae:	617b      	str	r3, [r7, #20]
 80034b0:	f04f 0200 	mov.w	r2, #0
 80034b4:	f04f 0300 	mov.w	r3, #0
 80034b8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80034bc:	4629      	mov	r1, r5
 80034be:	024b      	lsls	r3, r1, #9
 80034c0:	4621      	mov	r1, r4
 80034c2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80034c6:	4621      	mov	r1, r4
 80034c8:	024a      	lsls	r2, r1, #9
 80034ca:	4610      	mov	r0, r2
 80034cc:	4619      	mov	r1, r3
 80034ce:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80034d2:	2200      	movs	r2, #0
 80034d4:	65bb      	str	r3, [r7, #88]	@ 0x58
 80034d6:	65fa      	str	r2, [r7, #92]	@ 0x5c
 80034d8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80034dc:	f7fd fbf4 	bl	8000cc8 <__aeabi_uldivmod>
 80034e0:	4602      	mov	r2, r0
 80034e2:	460b      	mov	r3, r1
 80034e4:	4613      	mov	r3, r2
 80034e6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80034ea:	e065      	b.n	80035b8 <HAL_RCC_GetSysClockFreq+0x420>
 80034ec:	40023800 	.word	0x40023800
 80034f0:	00f42400 	.word	0x00f42400
 80034f4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80034f8:	4b3d      	ldr	r3, [pc, #244]	@ (80035f0 <HAL_RCC_GetSysClockFreq+0x458>)
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	099b      	lsrs	r3, r3, #6
 80034fe:	2200      	movs	r2, #0
 8003500:	4618      	mov	r0, r3
 8003502:	4611      	mov	r1, r2
 8003504:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003508:	653b      	str	r3, [r7, #80]	@ 0x50
 800350a:	2300      	movs	r3, #0
 800350c:	657b      	str	r3, [r7, #84]	@ 0x54
 800350e:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	@ 0x50
 8003512:	4642      	mov	r2, r8
 8003514:	464b      	mov	r3, r9
 8003516:	f04f 0000 	mov.w	r0, #0
 800351a:	f04f 0100 	mov.w	r1, #0
 800351e:	0159      	lsls	r1, r3, #5
 8003520:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003524:	0150      	lsls	r0, r2, #5
 8003526:	4602      	mov	r2, r0
 8003528:	460b      	mov	r3, r1
 800352a:	4641      	mov	r1, r8
 800352c:	1a51      	subs	r1, r2, r1
 800352e:	60b9      	str	r1, [r7, #8]
 8003530:	4649      	mov	r1, r9
 8003532:	eb63 0301 	sbc.w	r3, r3, r1
 8003536:	60fb      	str	r3, [r7, #12]
 8003538:	f04f 0200 	mov.w	r2, #0
 800353c:	f04f 0300 	mov.w	r3, #0
 8003540:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8003544:	4659      	mov	r1, fp
 8003546:	018b      	lsls	r3, r1, #6
 8003548:	4651      	mov	r1, sl
 800354a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800354e:	4651      	mov	r1, sl
 8003550:	018a      	lsls	r2, r1, #6
 8003552:	4651      	mov	r1, sl
 8003554:	1a54      	subs	r4, r2, r1
 8003556:	4659      	mov	r1, fp
 8003558:	eb63 0501 	sbc.w	r5, r3, r1
 800355c:	f04f 0200 	mov.w	r2, #0
 8003560:	f04f 0300 	mov.w	r3, #0
 8003564:	00eb      	lsls	r3, r5, #3
 8003566:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800356a:	00e2      	lsls	r2, r4, #3
 800356c:	4614      	mov	r4, r2
 800356e:	461d      	mov	r5, r3
 8003570:	4643      	mov	r3, r8
 8003572:	18e3      	adds	r3, r4, r3
 8003574:	603b      	str	r3, [r7, #0]
 8003576:	464b      	mov	r3, r9
 8003578:	eb45 0303 	adc.w	r3, r5, r3
 800357c:	607b      	str	r3, [r7, #4]
 800357e:	f04f 0200 	mov.w	r2, #0
 8003582:	f04f 0300 	mov.w	r3, #0
 8003586:	e9d7 4500 	ldrd	r4, r5, [r7]
 800358a:	4629      	mov	r1, r5
 800358c:	028b      	lsls	r3, r1, #10
 800358e:	4621      	mov	r1, r4
 8003590:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003594:	4621      	mov	r1, r4
 8003596:	028a      	lsls	r2, r1, #10
 8003598:	4610      	mov	r0, r2
 800359a:	4619      	mov	r1, r3
 800359c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80035a0:	2200      	movs	r2, #0
 80035a2:	64bb      	str	r3, [r7, #72]	@ 0x48
 80035a4:	64fa      	str	r2, [r7, #76]	@ 0x4c
 80035a6:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80035aa:	f7fd fb8d 	bl	8000cc8 <__aeabi_uldivmod>
 80035ae:	4602      	mov	r2, r0
 80035b0:	460b      	mov	r3, r1
 80035b2:	4613      	mov	r3, r2
 80035b4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80035b8:	4b0d      	ldr	r3, [pc, #52]	@ (80035f0 <HAL_RCC_GetSysClockFreq+0x458>)
 80035ba:	685b      	ldr	r3, [r3, #4]
 80035bc:	0f1b      	lsrs	r3, r3, #28
 80035be:	f003 0307 	and.w	r3, r3, #7
 80035c2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

      sysclockfreq = pllvco / pllr;
 80035c6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80035ca:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80035ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80035d2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80035d6:	e003      	b.n	80035e0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80035d8:	4b06      	ldr	r3, [pc, #24]	@ (80035f4 <HAL_RCC_GetSysClockFreq+0x45c>)
 80035da:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
      break;
 80035de:	bf00      	nop
    }
  }
  return sysclockfreq;
 80035e0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
}
 80035e4:	4618      	mov	r0, r3
 80035e6:	37b8      	adds	r7, #184	@ 0xb8
 80035e8:	46bd      	mov	sp, r7
 80035ea:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80035ee:	bf00      	nop
 80035f0:	40023800 	.word	0x40023800
 80035f4:	00f42400 	.word	0x00f42400

080035f8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b086      	sub	sp, #24
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	2b00      	cmp	r3, #0
 8003604:	d101      	bne.n	800360a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003606:	2301      	movs	r3, #1
 8003608:	e28d      	b.n	8003b26 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 0301 	and.w	r3, r3, #1
 8003612:	2b00      	cmp	r3, #0
 8003614:	f000 8083 	beq.w	800371e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003618:	4b94      	ldr	r3, [pc, #592]	@ (800386c <HAL_RCC_OscConfig+0x274>)
 800361a:	689b      	ldr	r3, [r3, #8]
 800361c:	f003 030c 	and.w	r3, r3, #12
 8003620:	2b04      	cmp	r3, #4
 8003622:	d019      	beq.n	8003658 <HAL_RCC_OscConfig+0x60>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003624:	4b91      	ldr	r3, [pc, #580]	@ (800386c <HAL_RCC_OscConfig+0x274>)
 8003626:	689b      	ldr	r3, [r3, #8]
 8003628:	f003 030c 	and.w	r3, r3, #12
        || \
 800362c:	2b08      	cmp	r3, #8
 800362e:	d106      	bne.n	800363e <HAL_RCC_OscConfig+0x46>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003630:	4b8e      	ldr	r3, [pc, #568]	@ (800386c <HAL_RCC_OscConfig+0x274>)
 8003632:	685b      	ldr	r3, [r3, #4]
 8003634:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003638:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800363c:	d00c      	beq.n	8003658 <HAL_RCC_OscConfig+0x60>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800363e:	4b8b      	ldr	r3, [pc, #556]	@ (800386c <HAL_RCC_OscConfig+0x274>)
 8003640:	689b      	ldr	r3, [r3, #8]
 8003642:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) || \
 8003646:	2b0c      	cmp	r3, #12
 8003648:	d112      	bne.n	8003670 <HAL_RCC_OscConfig+0x78>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800364a:	4b88      	ldr	r3, [pc, #544]	@ (800386c <HAL_RCC_OscConfig+0x274>)
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003652:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003656:	d10b      	bne.n	8003670 <HAL_RCC_OscConfig+0x78>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003658:	4b84      	ldr	r3, [pc, #528]	@ (800386c <HAL_RCC_OscConfig+0x274>)
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003660:	2b00      	cmp	r3, #0
 8003662:	d05b      	beq.n	800371c <HAL_RCC_OscConfig+0x124>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	2b00      	cmp	r3, #0
 800366a:	d157      	bne.n	800371c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800366c:	2301      	movs	r3, #1
 800366e:	e25a      	b.n	8003b26 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	685b      	ldr	r3, [r3, #4]
 8003674:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003678:	d106      	bne.n	8003688 <HAL_RCC_OscConfig+0x90>
 800367a:	4b7c      	ldr	r3, [pc, #496]	@ (800386c <HAL_RCC_OscConfig+0x274>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4a7b      	ldr	r2, [pc, #492]	@ (800386c <HAL_RCC_OscConfig+0x274>)
 8003680:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003684:	6013      	str	r3, [r2, #0]
 8003686:	e01d      	b.n	80036c4 <HAL_RCC_OscConfig+0xcc>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003690:	d10c      	bne.n	80036ac <HAL_RCC_OscConfig+0xb4>
 8003692:	4b76      	ldr	r3, [pc, #472]	@ (800386c <HAL_RCC_OscConfig+0x274>)
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	4a75      	ldr	r2, [pc, #468]	@ (800386c <HAL_RCC_OscConfig+0x274>)
 8003698:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800369c:	6013      	str	r3, [r2, #0]
 800369e:	4b73      	ldr	r3, [pc, #460]	@ (800386c <HAL_RCC_OscConfig+0x274>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a72      	ldr	r2, [pc, #456]	@ (800386c <HAL_RCC_OscConfig+0x274>)
 80036a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036a8:	6013      	str	r3, [r2, #0]
 80036aa:	e00b      	b.n	80036c4 <HAL_RCC_OscConfig+0xcc>
 80036ac:	4b6f      	ldr	r3, [pc, #444]	@ (800386c <HAL_RCC_OscConfig+0x274>)
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4a6e      	ldr	r2, [pc, #440]	@ (800386c <HAL_RCC_OscConfig+0x274>)
 80036b2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036b6:	6013      	str	r3, [r2, #0]
 80036b8:	4b6c      	ldr	r3, [pc, #432]	@ (800386c <HAL_RCC_OscConfig+0x274>)
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4a6b      	ldr	r2, [pc, #428]	@ (800386c <HAL_RCC_OscConfig+0x274>)
 80036be:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80036c2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	685b      	ldr	r3, [r3, #4]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d013      	beq.n	80036f4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036cc:	f7fe fc44 	bl	8001f58 <HAL_GetTick>
 80036d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036d2:	e008      	b.n	80036e6 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036d4:	f7fe fc40 	bl	8001f58 <HAL_GetTick>
 80036d8:	4602      	mov	r2, r0
 80036da:	693b      	ldr	r3, [r7, #16]
 80036dc:	1ad3      	subs	r3, r2, r3
 80036de:	2b64      	cmp	r3, #100	@ 0x64
 80036e0:	d901      	bls.n	80036e6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80036e2:	2303      	movs	r3, #3
 80036e4:	e21f      	b.n	8003b26 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80036e6:	4b61      	ldr	r3, [pc, #388]	@ (800386c <HAL_RCC_OscConfig+0x274>)
 80036e8:	681b      	ldr	r3, [r3, #0]
 80036ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036ee:	2b00      	cmp	r3, #0
 80036f0:	d0f0      	beq.n	80036d4 <HAL_RCC_OscConfig+0xdc>
 80036f2:	e014      	b.n	800371e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036f4:	f7fe fc30 	bl	8001f58 <HAL_GetTick>
 80036f8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80036fa:	e008      	b.n	800370e <HAL_RCC_OscConfig+0x116>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80036fc:	f7fe fc2c 	bl	8001f58 <HAL_GetTick>
 8003700:	4602      	mov	r2, r0
 8003702:	693b      	ldr	r3, [r7, #16]
 8003704:	1ad3      	subs	r3, r2, r3
 8003706:	2b64      	cmp	r3, #100	@ 0x64
 8003708:	d901      	bls.n	800370e <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800370a:	2303      	movs	r3, #3
 800370c:	e20b      	b.n	8003b26 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800370e:	4b57      	ldr	r3, [pc, #348]	@ (800386c <HAL_RCC_OscConfig+0x274>)
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003716:	2b00      	cmp	r3, #0
 8003718:	d1f0      	bne.n	80036fc <HAL_RCC_OscConfig+0x104>
 800371a:	e000      	b.n	800371e <HAL_RCC_OscConfig+0x126>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800371c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800371e:	687b      	ldr	r3, [r7, #4]
 8003720:	681b      	ldr	r3, [r3, #0]
 8003722:	f003 0302 	and.w	r3, r3, #2
 8003726:	2b00      	cmp	r3, #0
 8003728:	d06f      	beq.n	800380a <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800372a:	4b50      	ldr	r3, [pc, #320]	@ (800386c <HAL_RCC_OscConfig+0x274>)
 800372c:	689b      	ldr	r3, [r3, #8]
 800372e:	f003 030c 	and.w	r3, r3, #12
 8003732:	2b00      	cmp	r3, #0
 8003734:	d017      	beq.n	8003766 <HAL_RCC_OscConfig+0x16e>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003736:	4b4d      	ldr	r3, [pc, #308]	@ (800386c <HAL_RCC_OscConfig+0x274>)
 8003738:	689b      	ldr	r3, [r3, #8]
 800373a:	f003 030c 	and.w	r3, r3, #12
        || \
 800373e:	2b08      	cmp	r3, #8
 8003740:	d105      	bne.n	800374e <HAL_RCC_OscConfig+0x156>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003742:	4b4a      	ldr	r3, [pc, #296]	@ (800386c <HAL_RCC_OscConfig+0x274>)
 8003744:	685b      	ldr	r3, [r3, #4]
 8003746:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800374a:	2b00      	cmp	r3, #0
 800374c:	d00b      	beq.n	8003766 <HAL_RCC_OscConfig+0x16e>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800374e:	4b47      	ldr	r3, [pc, #284]	@ (800386c <HAL_RCC_OscConfig+0x274>)
 8003750:	689b      	ldr	r3, [r3, #8]
 8003752:	f003 030c 	and.w	r3, r3, #12
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) || \
 8003756:	2b0c      	cmp	r3, #12
 8003758:	d11c      	bne.n	8003794 <HAL_RCC_OscConfig+0x19c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800375a:	4b44      	ldr	r3, [pc, #272]	@ (800386c <HAL_RCC_OscConfig+0x274>)
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003762:	2b00      	cmp	r3, #0
 8003764:	d116      	bne.n	8003794 <HAL_RCC_OscConfig+0x19c>
        || \
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003766:	4b41      	ldr	r3, [pc, #260]	@ (800386c <HAL_RCC_OscConfig+0x274>)
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	f003 0302 	and.w	r3, r3, #2
 800376e:	2b00      	cmp	r3, #0
 8003770:	d005      	beq.n	800377e <HAL_RCC_OscConfig+0x186>
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	68db      	ldr	r3, [r3, #12]
 8003776:	2b01      	cmp	r3, #1
 8003778:	d001      	beq.n	800377e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800377a:	2301      	movs	r3, #1
 800377c:	e1d3      	b.n	8003b26 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800377e:	4b3b      	ldr	r3, [pc, #236]	@ (800386c <HAL_RCC_OscConfig+0x274>)
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	691b      	ldr	r3, [r3, #16]
 800378a:	00db      	lsls	r3, r3, #3
 800378c:	4937      	ldr	r1, [pc, #220]	@ (800386c <HAL_RCC_OscConfig+0x274>)
 800378e:	4313      	orrs	r3, r2
 8003790:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003792:	e03a      	b.n	800380a <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	68db      	ldr	r3, [r3, #12]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d020      	beq.n	80037de <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800379c:	4b34      	ldr	r3, [pc, #208]	@ (8003870 <HAL_RCC_OscConfig+0x278>)
 800379e:	2201      	movs	r2, #1
 80037a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037a2:	f7fe fbd9 	bl	8001f58 <HAL_GetTick>
 80037a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037a8:	e008      	b.n	80037bc <HAL_RCC_OscConfig+0x1c4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037aa:	f7fe fbd5 	bl	8001f58 <HAL_GetTick>
 80037ae:	4602      	mov	r2, r0
 80037b0:	693b      	ldr	r3, [r7, #16]
 80037b2:	1ad3      	subs	r3, r2, r3
 80037b4:	2b02      	cmp	r3, #2
 80037b6:	d901      	bls.n	80037bc <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80037b8:	2303      	movs	r3, #3
 80037ba:	e1b4      	b.n	8003b26 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80037bc:	4b2b      	ldr	r3, [pc, #172]	@ (800386c <HAL_RCC_OscConfig+0x274>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f003 0302 	and.w	r3, r3, #2
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d0f0      	beq.n	80037aa <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037c8:	4b28      	ldr	r3, [pc, #160]	@ (800386c <HAL_RCC_OscConfig+0x274>)
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	691b      	ldr	r3, [r3, #16]
 80037d4:	00db      	lsls	r3, r3, #3
 80037d6:	4925      	ldr	r1, [pc, #148]	@ (800386c <HAL_RCC_OscConfig+0x274>)
 80037d8:	4313      	orrs	r3, r2
 80037da:	600b      	str	r3, [r1, #0]
 80037dc:	e015      	b.n	800380a <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80037de:	4b24      	ldr	r3, [pc, #144]	@ (8003870 <HAL_RCC_OscConfig+0x278>)
 80037e0:	2200      	movs	r2, #0
 80037e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037e4:	f7fe fbb8 	bl	8001f58 <HAL_GetTick>
 80037e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037ea:	e008      	b.n	80037fe <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80037ec:	f7fe fbb4 	bl	8001f58 <HAL_GetTick>
 80037f0:	4602      	mov	r2, r0
 80037f2:	693b      	ldr	r3, [r7, #16]
 80037f4:	1ad3      	subs	r3, r2, r3
 80037f6:	2b02      	cmp	r3, #2
 80037f8:	d901      	bls.n	80037fe <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80037fa:	2303      	movs	r3, #3
 80037fc:	e193      	b.n	8003b26 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80037fe:	4b1b      	ldr	r3, [pc, #108]	@ (800386c <HAL_RCC_OscConfig+0x274>)
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f003 0302 	and.w	r3, r3, #2
 8003806:	2b00      	cmp	r3, #0
 8003808:	d1f0      	bne.n	80037ec <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	f003 0308 	and.w	r3, r3, #8
 8003812:	2b00      	cmp	r3, #0
 8003814:	d036      	beq.n	8003884 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	695b      	ldr	r3, [r3, #20]
 800381a:	2b00      	cmp	r3, #0
 800381c:	d016      	beq.n	800384c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800381e:	4b15      	ldr	r3, [pc, #84]	@ (8003874 <HAL_RCC_OscConfig+0x27c>)
 8003820:	2201      	movs	r2, #1
 8003822:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003824:	f7fe fb98 	bl	8001f58 <HAL_GetTick>
 8003828:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800382a:	e008      	b.n	800383e <HAL_RCC_OscConfig+0x246>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800382c:	f7fe fb94 	bl	8001f58 <HAL_GetTick>
 8003830:	4602      	mov	r2, r0
 8003832:	693b      	ldr	r3, [r7, #16]
 8003834:	1ad3      	subs	r3, r2, r3
 8003836:	2b02      	cmp	r3, #2
 8003838:	d901      	bls.n	800383e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800383a:	2303      	movs	r3, #3
 800383c:	e173      	b.n	8003b26 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800383e:	4b0b      	ldr	r3, [pc, #44]	@ (800386c <HAL_RCC_OscConfig+0x274>)
 8003840:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003842:	f003 0302 	and.w	r3, r3, #2
 8003846:	2b00      	cmp	r3, #0
 8003848:	d0f0      	beq.n	800382c <HAL_RCC_OscConfig+0x234>
 800384a:	e01b      	b.n	8003884 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800384c:	4b09      	ldr	r3, [pc, #36]	@ (8003874 <HAL_RCC_OscConfig+0x27c>)
 800384e:	2200      	movs	r2, #0
 8003850:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003852:	f7fe fb81 	bl	8001f58 <HAL_GetTick>
 8003856:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003858:	e00e      	b.n	8003878 <HAL_RCC_OscConfig+0x280>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800385a:	f7fe fb7d 	bl	8001f58 <HAL_GetTick>
 800385e:	4602      	mov	r2, r0
 8003860:	693b      	ldr	r3, [r7, #16]
 8003862:	1ad3      	subs	r3, r2, r3
 8003864:	2b02      	cmp	r3, #2
 8003866:	d907      	bls.n	8003878 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8003868:	2303      	movs	r3, #3
 800386a:	e15c      	b.n	8003b26 <HAL_RCC_OscConfig+0x52e>
 800386c:	40023800 	.word	0x40023800
 8003870:	42470000 	.word	0x42470000
 8003874:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003878:	4b8a      	ldr	r3, [pc, #552]	@ (8003aa4 <HAL_RCC_OscConfig+0x4ac>)
 800387a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800387c:	f003 0302 	and.w	r3, r3, #2
 8003880:	2b00      	cmp	r3, #0
 8003882:	d1ea      	bne.n	800385a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 0304 	and.w	r3, r3, #4
 800388c:	2b00      	cmp	r3, #0
 800388e:	f000 8097 	beq.w	80039c0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003892:	2300      	movs	r3, #0
 8003894:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003896:	4b83      	ldr	r3, [pc, #524]	@ (8003aa4 <HAL_RCC_OscConfig+0x4ac>)
 8003898:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800389a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d10f      	bne.n	80038c2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80038a2:	2300      	movs	r3, #0
 80038a4:	60bb      	str	r3, [r7, #8]
 80038a6:	4b7f      	ldr	r3, [pc, #508]	@ (8003aa4 <HAL_RCC_OscConfig+0x4ac>)
 80038a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038aa:	4a7e      	ldr	r2, [pc, #504]	@ (8003aa4 <HAL_RCC_OscConfig+0x4ac>)
 80038ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80038b2:	4b7c      	ldr	r3, [pc, #496]	@ (8003aa4 <HAL_RCC_OscConfig+0x4ac>)
 80038b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80038ba:	60bb      	str	r3, [r7, #8]
 80038bc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80038be:	2301      	movs	r3, #1
 80038c0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038c2:	4b79      	ldr	r3, [pc, #484]	@ (8003aa8 <HAL_RCC_OscConfig+0x4b0>)
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d118      	bne.n	8003900 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80038ce:	4b76      	ldr	r3, [pc, #472]	@ (8003aa8 <HAL_RCC_OscConfig+0x4b0>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	4a75      	ldr	r2, [pc, #468]	@ (8003aa8 <HAL_RCC_OscConfig+0x4b0>)
 80038d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80038da:	f7fe fb3d 	bl	8001f58 <HAL_GetTick>
 80038de:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038e0:	e008      	b.n	80038f4 <HAL_RCC_OscConfig+0x2fc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038e2:	f7fe fb39 	bl	8001f58 <HAL_GetTick>
 80038e6:	4602      	mov	r2, r0
 80038e8:	693b      	ldr	r3, [r7, #16]
 80038ea:	1ad3      	subs	r3, r2, r3
 80038ec:	2b02      	cmp	r3, #2
 80038ee:	d901      	bls.n	80038f4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80038f0:	2303      	movs	r3, #3
 80038f2:	e118      	b.n	8003b26 <HAL_RCC_OscConfig+0x52e>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80038f4:	4b6c      	ldr	r3, [pc, #432]	@ (8003aa8 <HAL_RCC_OscConfig+0x4b0>)
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d0f0      	beq.n	80038e2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	689b      	ldr	r3, [r3, #8]
 8003904:	2b01      	cmp	r3, #1
 8003906:	d106      	bne.n	8003916 <HAL_RCC_OscConfig+0x31e>
 8003908:	4b66      	ldr	r3, [pc, #408]	@ (8003aa4 <HAL_RCC_OscConfig+0x4ac>)
 800390a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800390c:	4a65      	ldr	r2, [pc, #404]	@ (8003aa4 <HAL_RCC_OscConfig+0x4ac>)
 800390e:	f043 0301 	orr.w	r3, r3, #1
 8003912:	6713      	str	r3, [r2, #112]	@ 0x70
 8003914:	e01c      	b.n	8003950 <HAL_RCC_OscConfig+0x358>
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	689b      	ldr	r3, [r3, #8]
 800391a:	2b05      	cmp	r3, #5
 800391c:	d10c      	bne.n	8003938 <HAL_RCC_OscConfig+0x340>
 800391e:	4b61      	ldr	r3, [pc, #388]	@ (8003aa4 <HAL_RCC_OscConfig+0x4ac>)
 8003920:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003922:	4a60      	ldr	r2, [pc, #384]	@ (8003aa4 <HAL_RCC_OscConfig+0x4ac>)
 8003924:	f043 0304 	orr.w	r3, r3, #4
 8003928:	6713      	str	r3, [r2, #112]	@ 0x70
 800392a:	4b5e      	ldr	r3, [pc, #376]	@ (8003aa4 <HAL_RCC_OscConfig+0x4ac>)
 800392c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800392e:	4a5d      	ldr	r2, [pc, #372]	@ (8003aa4 <HAL_RCC_OscConfig+0x4ac>)
 8003930:	f043 0301 	orr.w	r3, r3, #1
 8003934:	6713      	str	r3, [r2, #112]	@ 0x70
 8003936:	e00b      	b.n	8003950 <HAL_RCC_OscConfig+0x358>
 8003938:	4b5a      	ldr	r3, [pc, #360]	@ (8003aa4 <HAL_RCC_OscConfig+0x4ac>)
 800393a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800393c:	4a59      	ldr	r2, [pc, #356]	@ (8003aa4 <HAL_RCC_OscConfig+0x4ac>)
 800393e:	f023 0301 	bic.w	r3, r3, #1
 8003942:	6713      	str	r3, [r2, #112]	@ 0x70
 8003944:	4b57      	ldr	r3, [pc, #348]	@ (8003aa4 <HAL_RCC_OscConfig+0x4ac>)
 8003946:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003948:	4a56      	ldr	r2, [pc, #344]	@ (8003aa4 <HAL_RCC_OscConfig+0x4ac>)
 800394a:	f023 0304 	bic.w	r3, r3, #4
 800394e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	689b      	ldr	r3, [r3, #8]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d015      	beq.n	8003984 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003958:	f7fe fafe 	bl	8001f58 <HAL_GetTick>
 800395c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800395e:	e00a      	b.n	8003976 <HAL_RCC_OscConfig+0x37e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003960:	f7fe fafa 	bl	8001f58 <HAL_GetTick>
 8003964:	4602      	mov	r2, r0
 8003966:	693b      	ldr	r3, [r7, #16]
 8003968:	1ad3      	subs	r3, r2, r3
 800396a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800396e:	4293      	cmp	r3, r2
 8003970:	d901      	bls.n	8003976 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8003972:	2303      	movs	r3, #3
 8003974:	e0d7      	b.n	8003b26 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003976:	4b4b      	ldr	r3, [pc, #300]	@ (8003aa4 <HAL_RCC_OscConfig+0x4ac>)
 8003978:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800397a:	f003 0302 	and.w	r3, r3, #2
 800397e:	2b00      	cmp	r3, #0
 8003980:	d0ee      	beq.n	8003960 <HAL_RCC_OscConfig+0x368>
 8003982:	e014      	b.n	80039ae <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003984:	f7fe fae8 	bl	8001f58 <HAL_GetTick>
 8003988:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800398a:	e00a      	b.n	80039a2 <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800398c:	f7fe fae4 	bl	8001f58 <HAL_GetTick>
 8003990:	4602      	mov	r2, r0
 8003992:	693b      	ldr	r3, [r7, #16]
 8003994:	1ad3      	subs	r3, r2, r3
 8003996:	f241 3288 	movw	r2, #5000	@ 0x1388
 800399a:	4293      	cmp	r3, r2
 800399c:	d901      	bls.n	80039a2 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800399e:	2303      	movs	r3, #3
 80039a0:	e0c1      	b.n	8003b26 <HAL_RCC_OscConfig+0x52e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039a2:	4b40      	ldr	r3, [pc, #256]	@ (8003aa4 <HAL_RCC_OscConfig+0x4ac>)
 80039a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039a6:	f003 0302 	and.w	r3, r3, #2
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d1ee      	bne.n	800398c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80039ae:	7dfb      	ldrb	r3, [r7, #23]
 80039b0:	2b01      	cmp	r3, #1
 80039b2:	d105      	bne.n	80039c0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80039b4:	4b3b      	ldr	r3, [pc, #236]	@ (8003aa4 <HAL_RCC_OscConfig+0x4ac>)
 80039b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039b8:	4a3a      	ldr	r2, [pc, #232]	@ (8003aa4 <HAL_RCC_OscConfig+0x4ac>)
 80039ba:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80039be:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	699b      	ldr	r3, [r3, #24]
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	f000 80ad 	beq.w	8003b24 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80039ca:	4b36      	ldr	r3, [pc, #216]	@ (8003aa4 <HAL_RCC_OscConfig+0x4ac>)
 80039cc:	689b      	ldr	r3, [r3, #8]
 80039ce:	f003 030c 	and.w	r3, r3, #12
 80039d2:	2b08      	cmp	r3, #8
 80039d4:	d060      	beq.n	8003a98 <HAL_RCC_OscConfig+0x4a0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	699b      	ldr	r3, [r3, #24]
 80039da:	2b02      	cmp	r3, #2
 80039dc:	d145      	bne.n	8003a6a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80039de:	4b33      	ldr	r3, [pc, #204]	@ (8003aac <HAL_RCC_OscConfig+0x4b4>)
 80039e0:	2200      	movs	r2, #0
 80039e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039e4:	f7fe fab8 	bl	8001f58 <HAL_GetTick>
 80039e8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039ea:	e008      	b.n	80039fe <HAL_RCC_OscConfig+0x406>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80039ec:	f7fe fab4 	bl	8001f58 <HAL_GetTick>
 80039f0:	4602      	mov	r2, r0
 80039f2:	693b      	ldr	r3, [r7, #16]
 80039f4:	1ad3      	subs	r3, r2, r3
 80039f6:	2b02      	cmp	r3, #2
 80039f8:	d901      	bls.n	80039fe <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80039fa:	2303      	movs	r3, #3
 80039fc:	e093      	b.n	8003b26 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80039fe:	4b29      	ldr	r3, [pc, #164]	@ (8003aa4 <HAL_RCC_OscConfig+0x4ac>)
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d1f0      	bne.n	80039ec <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	69da      	ldr	r2, [r3, #28]
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	6a1b      	ldr	r3, [r3, #32]
 8003a12:	431a      	orrs	r2, r3
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a18:	019b      	lsls	r3, r3, #6
 8003a1a:	431a      	orrs	r2, r3
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a20:	085b      	lsrs	r3, r3, #1
 8003a22:	3b01      	subs	r3, #1
 8003a24:	041b      	lsls	r3, r3, #16
 8003a26:	431a      	orrs	r2, r3
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a2c:	061b      	lsls	r3, r3, #24
 8003a2e:	431a      	orrs	r2, r3
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a34:	071b      	lsls	r3, r3, #28
 8003a36:	491b      	ldr	r1, [pc, #108]	@ (8003aa4 <HAL_RCC_OscConfig+0x4ac>)
 8003a38:	4313      	orrs	r3, r2
 8003a3a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003a3c:	4b1b      	ldr	r3, [pc, #108]	@ (8003aac <HAL_RCC_OscConfig+0x4b4>)
 8003a3e:	2201      	movs	r2, #1
 8003a40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a42:	f7fe fa89 	bl	8001f58 <HAL_GetTick>
 8003a46:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a48:	e008      	b.n	8003a5c <HAL_RCC_OscConfig+0x464>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a4a:	f7fe fa85 	bl	8001f58 <HAL_GetTick>
 8003a4e:	4602      	mov	r2, r0
 8003a50:	693b      	ldr	r3, [r7, #16]
 8003a52:	1ad3      	subs	r3, r2, r3
 8003a54:	2b02      	cmp	r3, #2
 8003a56:	d901      	bls.n	8003a5c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8003a58:	2303      	movs	r3, #3
 8003a5a:	e064      	b.n	8003b26 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003a5c:	4b11      	ldr	r3, [pc, #68]	@ (8003aa4 <HAL_RCC_OscConfig+0x4ac>)
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d0f0      	beq.n	8003a4a <HAL_RCC_OscConfig+0x452>
 8003a68:	e05c      	b.n	8003b24 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a6a:	4b10      	ldr	r3, [pc, #64]	@ (8003aac <HAL_RCC_OscConfig+0x4b4>)
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a70:	f7fe fa72 	bl	8001f58 <HAL_GetTick>
 8003a74:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a76:	e008      	b.n	8003a8a <HAL_RCC_OscConfig+0x492>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003a78:	f7fe fa6e 	bl	8001f58 <HAL_GetTick>
 8003a7c:	4602      	mov	r2, r0
 8003a7e:	693b      	ldr	r3, [r7, #16]
 8003a80:	1ad3      	subs	r3, r2, r3
 8003a82:	2b02      	cmp	r3, #2
 8003a84:	d901      	bls.n	8003a8a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8003a86:	2303      	movs	r3, #3
 8003a88:	e04d      	b.n	8003b26 <HAL_RCC_OscConfig+0x52e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a8a:	4b06      	ldr	r3, [pc, #24]	@ (8003aa4 <HAL_RCC_OscConfig+0x4ac>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003a92:	2b00      	cmp	r3, #0
 8003a94:	d1f0      	bne.n	8003a78 <HAL_RCC_OscConfig+0x480>
 8003a96:	e045      	b.n	8003b24 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	699b      	ldr	r3, [r3, #24]
 8003a9c:	2b01      	cmp	r3, #1
 8003a9e:	d107      	bne.n	8003ab0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8003aa0:	2301      	movs	r3, #1
 8003aa2:	e040      	b.n	8003b26 <HAL_RCC_OscConfig+0x52e>
 8003aa4:	40023800 	.word	0x40023800
 8003aa8:	40007000 	.word	0x40007000
 8003aac:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003ab0:	4b1f      	ldr	r3, [pc, #124]	@ (8003b30 <HAL_RCC_OscConfig+0x538>)
 8003ab2:	685b      	ldr	r3, [r3, #4]
 8003ab4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	699b      	ldr	r3, [r3, #24]
 8003aba:	2b01      	cmp	r3, #1
 8003abc:	d030      	beq.n	8003b20 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ac8:	429a      	cmp	r2, r3
 8003aca:	d129      	bne.n	8003b20 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ad6:	429a      	cmp	r2, r3
 8003ad8:	d122      	bne.n	8003b20 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003ada:	68fa      	ldr	r2, [r7, #12]
 8003adc:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003ae0:	4013      	ands	r3, r2
 8003ae2:	687a      	ldr	r2, [r7, #4]
 8003ae4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003ae6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	d119      	bne.n	8003b20 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003af6:	085b      	lsrs	r3, r3, #1
 8003af8:	3b01      	subs	r3, #1
 8003afa:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003afc:	429a      	cmp	r2, r3
 8003afe:	d10f      	bne.n	8003b20 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b0a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b0c:	429a      	cmp	r2, r3
 8003b0e:	d107      	bne.n	8003b20 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003b10:	68fb      	ldr	r3, [r7, #12]
 8003b12:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b1a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003b1c:	429a      	cmp	r2, r3
 8003b1e:	d001      	beq.n	8003b24 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003b20:	2301      	movs	r3, #1
 8003b22:	e000      	b.n	8003b26 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8003b24:	2300      	movs	r3, #0
}
 8003b26:	4618      	mov	r0, r3
 8003b28:	3718      	adds	r7, #24
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	bd80      	pop	{r7, pc}
 8003b2e:	bf00      	nop
 8003b30:	40023800 	.word	0x40023800

08003b34 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b082      	sub	sp, #8
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2b00      	cmp	r3, #0
 8003b40:	d101      	bne.n	8003b46 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003b42:	2301      	movs	r3, #1
 8003b44:	e07b      	b.n	8003c3e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	d108      	bne.n	8003b60 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	685b      	ldr	r3, [r3, #4]
 8003b52:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003b56:	d009      	beq.n	8003b6c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2200      	movs	r2, #0
 8003b5c:	61da      	str	r2, [r3, #28]
 8003b5e:	e005      	b.n	8003b6c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2200      	movs	r2, #0
 8003b64:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2200      	movs	r2, #0
 8003b6a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2200      	movs	r2, #0
 8003b70:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003b78:	b2db      	uxtb	r3, r3
 8003b7a:	2b00      	cmp	r3, #0
 8003b7c:	d106      	bne.n	8003b8c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2200      	movs	r2, #0
 8003b82:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003b86:	6878      	ldr	r0, [r7, #4]
 8003b88:	f7fd ff6c 	bl	8001a64 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2202      	movs	r2, #2
 8003b90:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	681b      	ldr	r3, [r3, #0]
 8003b98:	681a      	ldr	r2, [r3, #0]
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003ba2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	685b      	ldr	r3, [r3, #4]
 8003ba8:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	689b      	ldr	r3, [r3, #8]
 8003bb0:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003bb4:	431a      	orrs	r2, r3
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	68db      	ldr	r3, [r3, #12]
 8003bba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003bbe:	431a      	orrs	r2, r3
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	691b      	ldr	r3, [r3, #16]
 8003bc4:	f003 0302 	and.w	r3, r3, #2
 8003bc8:	431a      	orrs	r2, r3
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	695b      	ldr	r3, [r3, #20]
 8003bce:	f003 0301 	and.w	r3, r3, #1
 8003bd2:	431a      	orrs	r2, r3
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	699b      	ldr	r3, [r3, #24]
 8003bd8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003bdc:	431a      	orrs	r2, r3
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	69db      	ldr	r3, [r3, #28]
 8003be2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003be6:	431a      	orrs	r2, r3
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	6a1b      	ldr	r3, [r3, #32]
 8003bec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bf0:	ea42 0103 	orr.w	r1, r2, r3
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bf8:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	430a      	orrs	r2, r1
 8003c02:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	699b      	ldr	r3, [r3, #24]
 8003c08:	0c1b      	lsrs	r3, r3, #16
 8003c0a:	f003 0104 	and.w	r1, r3, #4
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c12:	f003 0210 	and.w	r2, r3, #16
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	430a      	orrs	r2, r1
 8003c1c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	69da      	ldr	r2, [r3, #28]
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003c2c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2200      	movs	r2, #0
 8003c32:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	2201      	movs	r2, #1
 8003c38:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8003c3c:	2300      	movs	r3, #0
}
 8003c3e:	4618      	mov	r0, r3
 8003c40:	3708      	adds	r7, #8
 8003c42:	46bd      	mov	sp, r7
 8003c44:	bd80      	pop	{r7, pc}
	...

08003c48 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8003c48:	b580      	push	{r7, lr}
 8003c4a:	b086      	sub	sp, #24
 8003c4c:	af00      	add	r7, sp, #0
 8003c4e:	60f8      	str	r0, [r7, #12]
 8003c50:	60b9      	str	r1, [r7, #8]
 8003c52:	607a      	str	r2, [r7, #4]
 8003c54:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003c5c:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8003c5e:	68fb      	ldr	r3, [r7, #12]
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8003c64:	7dfb      	ldrb	r3, [r7, #23]
 8003c66:	2b01      	cmp	r3, #1
 8003c68:	d00c      	beq.n	8003c84 <HAL_SPI_TransmitReceive_DMA+0x3c>
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003c70:	d106      	bne.n	8003c80 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	689b      	ldr	r3, [r3, #8]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d102      	bne.n	8003c80 <HAL_SPI_TransmitReceive_DMA+0x38>
 8003c7a:	7dfb      	ldrb	r3, [r7, #23]
 8003c7c:	2b04      	cmp	r3, #4
 8003c7e:	d001      	beq.n	8003c84 <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8003c80:	2302      	movs	r3, #2
 8003c82:	e0cf      	b.n	8003e24 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003c84:	68bb      	ldr	r3, [r7, #8]
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d005      	beq.n	8003c96 <HAL_SPI_TransmitReceive_DMA+0x4e>
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d002      	beq.n	8003c96 <HAL_SPI_TransmitReceive_DMA+0x4e>
 8003c90:	887b      	ldrh	r3, [r7, #2]
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d101      	bne.n	8003c9a <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 8003c96:	2301      	movs	r3, #1
 8003c98:	e0c4      	b.n	8003e24 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8003c9a:	68fb      	ldr	r3, [r7, #12]
 8003c9c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8003ca0:	2b01      	cmp	r3, #1
 8003ca2:	d101      	bne.n	8003ca8 <HAL_SPI_TransmitReceive_DMA+0x60>
 8003ca4:	2302      	movs	r3, #2
 8003ca6:	e0bd      	b.n	8003e24 <HAL_SPI_TransmitReceive_DMA+0x1dc>
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	2201      	movs	r2, #1
 8003cac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003cb6:	b2db      	uxtb	r3, r3
 8003cb8:	2b04      	cmp	r3, #4
 8003cba:	d003      	beq.n	8003cc4 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003cbc:	68fb      	ldr	r3, [r7, #12]
 8003cbe:	2205      	movs	r2, #5
 8003cc0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003cc4:	68fb      	ldr	r3, [r7, #12]
 8003cc6:	2200      	movs	r2, #0
 8003cc8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	68ba      	ldr	r2, [r7, #8]
 8003cce:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	887a      	ldrh	r2, [r7, #2]
 8003cd4:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	887a      	ldrh	r2, [r7, #2]
 8003cda:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	687a      	ldr	r2, [r7, #4]
 8003ce0:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	887a      	ldrh	r2, [r7, #2]
 8003ce6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	887a      	ldrh	r2, [r7, #2]
 8003cec:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003cee:	68fb      	ldr	r3, [r7, #12]
 8003cf0:	2200      	movs	r2, #0
 8003cf2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8003cfa:	68fb      	ldr	r3, [r7, #12]
 8003cfc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003d00:	b2db      	uxtb	r3, r3
 8003d02:	2b04      	cmp	r3, #4
 8003d04:	d108      	bne.n	8003d18 <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d0a:	4a48      	ldr	r2, [pc, #288]	@ (8003e2c <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 8003d0c:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d12:	4a47      	ldr	r2, [pc, #284]	@ (8003e30 <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 8003d14:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003d16:	e007      	b.n	8003d28 <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d1c:	4a45      	ldr	r2, [pc, #276]	@ (8003e34 <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 8003d1e:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d24:	4a44      	ldr	r2, [pc, #272]	@ (8003e38 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8003d26:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d2c:	4a43      	ldr	r2, [pc, #268]	@ (8003e3c <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8003d2e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d34:	2200      	movs	r2, #0
 8003d36:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8003d38:	68fb      	ldr	r3, [r7, #12]
 8003d3a:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	330c      	adds	r3, #12
 8003d42:	4619      	mov	r1, r3
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d48:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8003d4e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8003d50:	f7fe faf2 	bl	8002338 <HAL_DMA_Start_IT>
 8003d54:	4603      	mov	r3, r0
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d00b      	beq.n	8003d72 <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d5e:	f043 0210 	orr.w	r2, r3, #16
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	2200      	movs	r2, #0
 8003d6a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	e058      	b.n	8003e24 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	685a      	ldr	r2, [r3, #4]
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	f042 0201 	orr.w	r2, r2, #1
 8003d80:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d86:	2200      	movs	r2, #0
 8003d88:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8003d8a:	68fb      	ldr	r3, [r7, #12]
 8003d8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d8e:	2200      	movs	r2, #0
 8003d90:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d96:	2200      	movs	r2, #0
 8003d98:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003d9e:	2200      	movs	r2, #0
 8003da0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003da2:	68fb      	ldr	r3, [r7, #12]
 8003da4:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003daa:	4619      	mov	r1, r3
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	330c      	adds	r3, #12
 8003db2:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8003db8:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8003dba:	f7fe fabd 	bl	8002338 <HAL_DMA_Start_IT>
 8003dbe:	4603      	mov	r3, r0
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d00b      	beq.n	8003ddc <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8003dc4:	68fb      	ldr	r3, [r7, #12]
 8003dc6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003dc8:	f043 0210 	orr.w	r2, r3, #16
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8003dd8:	2301      	movs	r3, #1
 8003dda:	e023      	b.n	8003e24 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003de6:	2b40      	cmp	r3, #64	@ 0x40
 8003de8:	d007      	beq.n	8003dfa <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	681a      	ldr	r2, [r3, #0]
 8003df0:	68fb      	ldr	r3, [r7, #12]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003df8:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003dfa:	68fb      	ldr	r3, [r7, #12]
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	685a      	ldr	r2, [r3, #4]
 8003e08:	68fb      	ldr	r3, [r7, #12]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	f042 0220 	orr.w	r2, r2, #32
 8003e10:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	685a      	ldr	r2, [r3, #4]
 8003e18:	68fb      	ldr	r3, [r7, #12]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	f042 0202 	orr.w	r2, r2, #2
 8003e20:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8003e22:	2300      	movs	r3, #0
}
 8003e24:	4618      	mov	r0, r3
 8003e26:	3718      	adds	r7, #24
 8003e28:	46bd      	mov	sp, r7
 8003e2a:	bd80      	pop	{r7, pc}
 8003e2c:	080041c9 	.word	0x080041c9
 8003e30:	08004091 	.word	0x08004091
 8003e34:	080041e5 	.word	0x080041e5
 8003e38:	08004139 	.word	0x08004139
 8003e3c:	08004201 	.word	0x08004201

08003e40 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003e40:	b580      	push	{r7, lr}
 8003e42:	b088      	sub	sp, #32
 8003e44:	af00      	add	r7, sp, #0
 8003e46:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	685b      	ldr	r3, [r3, #4]
 8003e4e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	689b      	ldr	r3, [r3, #8]
 8003e56:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003e58:	69bb      	ldr	r3, [r7, #24]
 8003e5a:	099b      	lsrs	r3, r3, #6
 8003e5c:	f003 0301 	and.w	r3, r3, #1
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	d10f      	bne.n	8003e84 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003e64:	69bb      	ldr	r3, [r7, #24]
 8003e66:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d00a      	beq.n	8003e84 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003e6e:	69fb      	ldr	r3, [r7, #28]
 8003e70:	099b      	lsrs	r3, r3, #6
 8003e72:	f003 0301 	and.w	r3, r3, #1
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d004      	beq.n	8003e84 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e7e:	6878      	ldr	r0, [r7, #4]
 8003e80:	4798      	blx	r3
    return;
 8003e82:	e0d7      	b.n	8004034 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003e84:	69bb      	ldr	r3, [r7, #24]
 8003e86:	085b      	lsrs	r3, r3, #1
 8003e88:	f003 0301 	and.w	r3, r3, #1
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d00a      	beq.n	8003ea6 <HAL_SPI_IRQHandler+0x66>
 8003e90:	69fb      	ldr	r3, [r7, #28]
 8003e92:	09db      	lsrs	r3, r3, #7
 8003e94:	f003 0301 	and.w	r3, r3, #1
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d004      	beq.n	8003ea6 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ea0:	6878      	ldr	r0, [r7, #4]
 8003ea2:	4798      	blx	r3
    return;
 8003ea4:	e0c6      	b.n	8004034 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003ea6:	69bb      	ldr	r3, [r7, #24]
 8003ea8:	095b      	lsrs	r3, r3, #5
 8003eaa:	f003 0301 	and.w	r3, r3, #1
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d10c      	bne.n	8003ecc <HAL_SPI_IRQHandler+0x8c>
 8003eb2:	69bb      	ldr	r3, [r7, #24]
 8003eb4:	099b      	lsrs	r3, r3, #6
 8003eb6:	f003 0301 	and.w	r3, r3, #1
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d106      	bne.n	8003ecc <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003ebe:	69bb      	ldr	r3, [r7, #24]
 8003ec0:	0a1b      	lsrs	r3, r3, #8
 8003ec2:	f003 0301 	and.w	r3, r3, #1
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	f000 80b4 	beq.w	8004034 <HAL_SPI_IRQHandler+0x1f4>
 8003ecc:	69fb      	ldr	r3, [r7, #28]
 8003ece:	095b      	lsrs	r3, r3, #5
 8003ed0:	f003 0301 	and.w	r3, r3, #1
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	f000 80ad 	beq.w	8004034 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003eda:	69bb      	ldr	r3, [r7, #24]
 8003edc:	099b      	lsrs	r3, r3, #6
 8003ede:	f003 0301 	and.w	r3, r3, #1
 8003ee2:	2b00      	cmp	r3, #0
 8003ee4:	d023      	beq.n	8003f2e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8003eec:	b2db      	uxtb	r3, r3
 8003eee:	2b03      	cmp	r3, #3
 8003ef0:	d011      	beq.n	8003f16 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ef6:	f043 0204 	orr.w	r2, r3, #4
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003efe:	2300      	movs	r3, #0
 8003f00:	617b      	str	r3, [r7, #20]
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	68db      	ldr	r3, [r3, #12]
 8003f08:	617b      	str	r3, [r7, #20]
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	681b      	ldr	r3, [r3, #0]
 8003f0e:	689b      	ldr	r3, [r3, #8]
 8003f10:	617b      	str	r3, [r7, #20]
 8003f12:	697b      	ldr	r3, [r7, #20]
 8003f14:	e00b      	b.n	8003f2e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003f16:	2300      	movs	r3, #0
 8003f18:	613b      	str	r3, [r7, #16]
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	68db      	ldr	r3, [r3, #12]
 8003f20:	613b      	str	r3, [r7, #16]
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	689b      	ldr	r3, [r3, #8]
 8003f28:	613b      	str	r3, [r7, #16]
 8003f2a:	693b      	ldr	r3, [r7, #16]
        return;
 8003f2c:	e082      	b.n	8004034 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003f2e:	69bb      	ldr	r3, [r7, #24]
 8003f30:	095b      	lsrs	r3, r3, #5
 8003f32:	f003 0301 	and.w	r3, r3, #1
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d014      	beq.n	8003f64 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f3e:	f043 0201 	orr.w	r2, r3, #1
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003f46:	2300      	movs	r3, #0
 8003f48:	60fb      	str	r3, [r7, #12]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	689b      	ldr	r3, [r3, #8]
 8003f50:	60fb      	str	r3, [r7, #12]
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	681a      	ldr	r2, [r3, #0]
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f60:	601a      	str	r2, [r3, #0]
 8003f62:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8003f64:	69bb      	ldr	r3, [r7, #24]
 8003f66:	0a1b      	lsrs	r3, r3, #8
 8003f68:	f003 0301 	and.w	r3, r3, #1
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d00c      	beq.n	8003f8a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f74:	f043 0208 	orr.w	r2, r3, #8
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8003f7c:	2300      	movs	r3, #0
 8003f7e:	60bb      	str	r3, [r7, #8]
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	689b      	ldr	r3, [r3, #8]
 8003f86:	60bb      	str	r3, [r7, #8]
 8003f88:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f8e:	2b00      	cmp	r3, #0
 8003f90:	d04f      	beq.n	8004032 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	685a      	ldr	r2, [r3, #4]
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8003fa0:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	2201      	movs	r2, #1
 8003fa6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003faa:	69fb      	ldr	r3, [r7, #28]
 8003fac:	f003 0302 	and.w	r3, r3, #2
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d104      	bne.n	8003fbe <HAL_SPI_IRQHandler+0x17e>
 8003fb4:	69fb      	ldr	r3, [r7, #28]
 8003fb6:	f003 0301 	and.w	r3, r3, #1
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d034      	beq.n	8004028 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	685a      	ldr	r2, [r3, #4]
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f022 0203 	bic.w	r2, r2, #3
 8003fcc:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fd2:	2b00      	cmp	r3, #0
 8003fd4:	d011      	beq.n	8003ffa <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fda:	4a18      	ldr	r2, [pc, #96]	@ (800403c <HAL_SPI_IRQHandler+0x1fc>)
 8003fdc:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003fe2:	4618      	mov	r0, r3
 8003fe4:	f7fe fa00 	bl	80023e8 <HAL_DMA_Abort_IT>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d005      	beq.n	8003ffa <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ff2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d016      	beq.n	8004030 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004006:	4a0d      	ldr	r2, [pc, #52]	@ (800403c <HAL_SPI_IRQHandler+0x1fc>)
 8004008:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800400e:	4618      	mov	r0, r3
 8004010:	f7fe f9ea 	bl	80023e8 <HAL_DMA_Abort_IT>
 8004014:	4603      	mov	r3, r0
 8004016:	2b00      	cmp	r3, #0
 8004018:	d00a      	beq.n	8004030 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800401e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8004026:	e003      	b.n	8004030 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8004028:	6878      	ldr	r0, [r7, #4]
 800402a:	f000 f827 	bl	800407c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800402e:	e000      	b.n	8004032 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8004030:	bf00      	nop
    return;
 8004032:	bf00      	nop
  }
}
 8004034:	3720      	adds	r7, #32
 8004036:	46bd      	mov	sp, r7
 8004038:	bd80      	pop	{r7, pc}
 800403a:	bf00      	nop
 800403c:	08004241 	.word	0x08004241

08004040 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004040:	b480      	push	{r7}
 8004042:	b083      	sub	sp, #12
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8004048:	bf00      	nop
 800404a:	370c      	adds	r7, #12
 800404c:	46bd      	mov	sp, r7
 800404e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004052:	4770      	bx	lr

08004054 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004054:	b480      	push	{r7}
 8004056:	b083      	sub	sp, #12
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 800405c:	bf00      	nop
 800405e:	370c      	adds	r7, #12
 8004060:	46bd      	mov	sp, r7
 8004062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004066:	4770      	bx	lr

08004068 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8004068:	b480      	push	{r7}
 800406a:	b083      	sub	sp, #12
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8004070:	bf00      	nop
 8004072:	370c      	adds	r7, #12
 8004074:	46bd      	mov	sp, r7
 8004076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800407a:	4770      	bx	lr

0800407c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800407c:	b480      	push	{r7}
 800407e:	b083      	sub	sp, #12
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8004084:	bf00      	nop
 8004086:	370c      	adds	r7, #12
 8004088:	46bd      	mov	sp, r7
 800408a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408e:	4770      	bx	lr

08004090 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004090:	b580      	push	{r7, lr}
 8004092:	b084      	sub	sp, #16
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800409c:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800409e:	f7fd ff5b 	bl	8001f58 <HAL_GetTick>
 80040a2:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80040ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80040b2:	d03b      	beq.n	800412c <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	685a      	ldr	r2, [r3, #4]
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	f022 0220 	bic.w	r2, r2, #32
 80040c2:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	689b      	ldr	r3, [r3, #8]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d10d      	bne.n	80040e8 <SPI_DMAReceiveCplt+0x58>
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	685b      	ldr	r3, [r3, #4]
 80040d0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80040d4:	d108      	bne.n	80040e8 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	685a      	ldr	r2, [r3, #4]
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f022 0203 	bic.w	r2, r2, #3
 80040e4:	605a      	str	r2, [r3, #4]
 80040e6:	e007      	b.n	80040f8 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	685a      	ldr	r2, [r3, #4]
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f022 0201 	bic.w	r2, r2, #1
 80040f6:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 80040f8:	68ba      	ldr	r2, [r7, #8]
 80040fa:	2164      	movs	r1, #100	@ 0x64
 80040fc:	68f8      	ldr	r0, [r7, #12]
 80040fe:	f000 f93b 	bl	8004378 <SPI_EndRxTransaction>
 8004102:	4603      	mov	r3, r0
 8004104:	2b00      	cmp	r3, #0
 8004106:	d002      	beq.n	800410e <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	2220      	movs	r2, #32
 800410c:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	2200      	movs	r2, #0
 8004112:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	2201      	movs	r2, #1
 8004118:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004120:	2b00      	cmp	r3, #0
 8004122:	d003      	beq.n	800412c <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8004124:	68f8      	ldr	r0, [r7, #12]
 8004126:	f7ff ffa9 	bl	800407c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800412a:	e002      	b.n	8004132 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 800412c:	68f8      	ldr	r0, [r7, #12]
 800412e:	f7ff ff87 	bl	8004040 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004132:	3710      	adds	r7, #16
 8004134:	46bd      	mov	sp, r7
 8004136:	bd80      	pop	{r7, pc}

08004138 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004138:	b580      	push	{r7, lr}
 800413a:	b084      	sub	sp, #16
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004144:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004146:	f7fd ff07 	bl	8001f58 <HAL_GetTick>
 800414a:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	681b      	ldr	r3, [r3, #0]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004156:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800415a:	d02f      	beq.n	80041bc <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	685a      	ldr	r2, [r3, #4]
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f022 0220 	bic.w	r2, r2, #32
 800416a:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800416c:	68ba      	ldr	r2, [r7, #8]
 800416e:	2164      	movs	r1, #100	@ 0x64
 8004170:	68f8      	ldr	r0, [r7, #12]
 8004172:	f000 f967 	bl	8004444 <SPI_EndRxTxTransaction>
 8004176:	4603      	mov	r3, r0
 8004178:	2b00      	cmp	r3, #0
 800417a:	d005      	beq.n	8004188 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004180:	f043 0220 	orr.w	r2, r3, #32
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	685a      	ldr	r2, [r3, #4]
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	f022 0203 	bic.w	r2, r2, #3
 8004196:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	2200      	movs	r2, #0
 800419c:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	2200      	movs	r2, #0
 80041a2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	2201      	movs	r2, #1
 80041a8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	d003      	beq.n	80041bc <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80041b4:	68f8      	ldr	r0, [r7, #12]
 80041b6:	f7ff ff61 	bl	800407c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80041ba:	e002      	b.n	80041c2 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 80041bc:	68f8      	ldr	r0, [r7, #12]
 80041be:	f7fd f99b 	bl	80014f8 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80041c2:	3710      	adds	r7, #16
 80041c4:	46bd      	mov	sp, r7
 80041c6:	bd80      	pop	{r7, pc}

080041c8 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80041c8:	b580      	push	{r7, lr}
 80041ca:	b084      	sub	sp, #16
 80041cc:	af00      	add	r7, sp, #0
 80041ce:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041d4:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 80041d6:	68f8      	ldr	r0, [r7, #12]
 80041d8:	f7ff ff3c 	bl	8004054 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80041dc:	bf00      	nop
 80041de:	3710      	adds	r7, #16
 80041e0:	46bd      	mov	sp, r7
 80041e2:	bd80      	pop	{r7, pc}

080041e4 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b084      	sub	sp, #16
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041f0:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 80041f2:	68f8      	ldr	r0, [r7, #12]
 80041f4:	f7ff ff38 	bl	8004068 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80041f8:	bf00      	nop
 80041fa:	3710      	adds	r7, #16
 80041fc:	46bd      	mov	sp, r7
 80041fe:	bd80      	pop	{r7, pc}

08004200 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8004200:	b580      	push	{r7, lr}
 8004202:	b084      	sub	sp, #16
 8004204:	af00      	add	r7, sp, #0
 8004206:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800420c:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	685a      	ldr	r2, [r3, #4]
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	f022 0203 	bic.w	r2, r2, #3
 800421c:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004222:	f043 0210 	orr.w	r2, r3, #16
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	2201      	movs	r2, #1
 800422e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8004232:	68f8      	ldr	r0, [r7, #12]
 8004234:	f7ff ff22 	bl	800407c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004238:	bf00      	nop
 800423a:	3710      	adds	r7, #16
 800423c:	46bd      	mov	sp, r7
 800423e:	bd80      	pop	{r7, pc}

08004240 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b084      	sub	sp, #16
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800424c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	2200      	movs	r2, #0
 8004252:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	2200      	movs	r2, #0
 8004258:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800425a:	68f8      	ldr	r0, [r7, #12]
 800425c:	f7ff ff0e 	bl	800407c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8004260:	bf00      	nop
 8004262:	3710      	adds	r7, #16
 8004264:	46bd      	mov	sp, r7
 8004266:	bd80      	pop	{r7, pc}

08004268 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b088      	sub	sp, #32
 800426c:	af00      	add	r7, sp, #0
 800426e:	60f8      	str	r0, [r7, #12]
 8004270:	60b9      	str	r1, [r7, #8]
 8004272:	603b      	str	r3, [r7, #0]
 8004274:	4613      	mov	r3, r2
 8004276:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004278:	f7fd fe6e 	bl	8001f58 <HAL_GetTick>
 800427c:	4602      	mov	r2, r0
 800427e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004280:	1a9b      	subs	r3, r3, r2
 8004282:	683a      	ldr	r2, [r7, #0]
 8004284:	4413      	add	r3, r2
 8004286:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004288:	f7fd fe66 	bl	8001f58 <HAL_GetTick>
 800428c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800428e:	4b39      	ldr	r3, [pc, #228]	@ (8004374 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	015b      	lsls	r3, r3, #5
 8004294:	0d1b      	lsrs	r3, r3, #20
 8004296:	69fa      	ldr	r2, [r7, #28]
 8004298:	fb02 f303 	mul.w	r3, r2, r3
 800429c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800429e:	e055      	b.n	800434c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042a6:	d051      	beq.n	800434c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80042a8:	f7fd fe56 	bl	8001f58 <HAL_GetTick>
 80042ac:	4602      	mov	r2, r0
 80042ae:	69bb      	ldr	r3, [r7, #24]
 80042b0:	1ad3      	subs	r3, r2, r3
 80042b2:	69fa      	ldr	r2, [r7, #28]
 80042b4:	429a      	cmp	r2, r3
 80042b6:	d902      	bls.n	80042be <SPI_WaitFlagStateUntilTimeout+0x56>
 80042b8:	69fb      	ldr	r3, [r7, #28]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d13d      	bne.n	800433a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80042be:	68fb      	ldr	r3, [r7, #12]
 80042c0:	681b      	ldr	r3, [r3, #0]
 80042c2:	685a      	ldr	r2, [r3, #4]
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80042cc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	685b      	ldr	r3, [r3, #4]
 80042d2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80042d6:	d111      	bne.n	80042fc <SPI_WaitFlagStateUntilTimeout+0x94>
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	689b      	ldr	r3, [r3, #8]
 80042dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80042e0:	d004      	beq.n	80042ec <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80042e2:	68fb      	ldr	r3, [r7, #12]
 80042e4:	689b      	ldr	r3, [r3, #8]
 80042e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80042ea:	d107      	bne.n	80042fc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	681a      	ldr	r2, [r3, #0]
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80042fa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004300:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004304:	d10f      	bne.n	8004326 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	681a      	ldr	r2, [r3, #0]
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004314:	601a      	str	r2, [r3, #0]
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	681a      	ldr	r2, [r3, #0]
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004324:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	2201      	movs	r2, #1
 800432a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	2200      	movs	r2, #0
 8004332:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8004336:	2303      	movs	r3, #3
 8004338:	e018      	b.n	800436c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800433a:	697b      	ldr	r3, [r7, #20]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d102      	bne.n	8004346 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004340:	2300      	movs	r3, #0
 8004342:	61fb      	str	r3, [r7, #28]
 8004344:	e002      	b.n	800434c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8004346:	697b      	ldr	r3, [r7, #20]
 8004348:	3b01      	subs	r3, #1
 800434a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	689a      	ldr	r2, [r3, #8]
 8004352:	68bb      	ldr	r3, [r7, #8]
 8004354:	4013      	ands	r3, r2
 8004356:	68ba      	ldr	r2, [r7, #8]
 8004358:	429a      	cmp	r2, r3
 800435a:	bf0c      	ite	eq
 800435c:	2301      	moveq	r3, #1
 800435e:	2300      	movne	r3, #0
 8004360:	b2db      	uxtb	r3, r3
 8004362:	461a      	mov	r2, r3
 8004364:	79fb      	ldrb	r3, [r7, #7]
 8004366:	429a      	cmp	r2, r3
 8004368:	d19a      	bne.n	80042a0 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800436a:	2300      	movs	r3, #0
}
 800436c:	4618      	mov	r0, r3
 800436e:	3720      	adds	r7, #32
 8004370:	46bd      	mov	sp, r7
 8004372:	bd80      	pop	{r7, pc}
 8004374:	20000004 	.word	0x20000004

08004378 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b086      	sub	sp, #24
 800437c:	af02      	add	r7, sp, #8
 800437e:	60f8      	str	r0, [r7, #12]
 8004380:	60b9      	str	r1, [r7, #8]
 8004382:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	685b      	ldr	r3, [r3, #4]
 8004388:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800438c:	d111      	bne.n	80043b2 <SPI_EndRxTransaction+0x3a>
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	689b      	ldr	r3, [r3, #8]
 8004392:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004396:	d004      	beq.n	80043a2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	689b      	ldr	r3, [r3, #8]
 800439c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043a0:	d107      	bne.n	80043b2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80043a2:	68fb      	ldr	r3, [r7, #12]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	681a      	ldr	r2, [r3, #0]
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80043b0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	685b      	ldr	r3, [r3, #4]
 80043b6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80043ba:	d12a      	bne.n	8004412 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	689b      	ldr	r3, [r3, #8]
 80043c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80043c4:	d012      	beq.n	80043ec <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	9300      	str	r3, [sp, #0]
 80043ca:	68bb      	ldr	r3, [r7, #8]
 80043cc:	2200      	movs	r2, #0
 80043ce:	2180      	movs	r1, #128	@ 0x80
 80043d0:	68f8      	ldr	r0, [r7, #12]
 80043d2:	f7ff ff49 	bl	8004268 <SPI_WaitFlagStateUntilTimeout>
 80043d6:	4603      	mov	r3, r0
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d02d      	beq.n	8004438 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80043e0:	f043 0220 	orr.w	r2, r3, #32
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80043e8:	2303      	movs	r3, #3
 80043ea:	e026      	b.n	800443a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	9300      	str	r3, [sp, #0]
 80043f0:	68bb      	ldr	r3, [r7, #8]
 80043f2:	2200      	movs	r2, #0
 80043f4:	2101      	movs	r1, #1
 80043f6:	68f8      	ldr	r0, [r7, #12]
 80043f8:	f7ff ff36 	bl	8004268 <SPI_WaitFlagStateUntilTimeout>
 80043fc:	4603      	mov	r3, r0
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d01a      	beq.n	8004438 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004406:	f043 0220 	orr.w	r2, r3, #32
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800440e:	2303      	movs	r3, #3
 8004410:	e013      	b.n	800443a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	9300      	str	r3, [sp, #0]
 8004416:	68bb      	ldr	r3, [r7, #8]
 8004418:	2200      	movs	r2, #0
 800441a:	2101      	movs	r1, #1
 800441c:	68f8      	ldr	r0, [r7, #12]
 800441e:	f7ff ff23 	bl	8004268 <SPI_WaitFlagStateUntilTimeout>
 8004422:	4603      	mov	r3, r0
 8004424:	2b00      	cmp	r3, #0
 8004426:	d007      	beq.n	8004438 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004428:	68fb      	ldr	r3, [r7, #12]
 800442a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800442c:	f043 0220 	orr.w	r2, r3, #32
 8004430:	68fb      	ldr	r3, [r7, #12]
 8004432:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8004434:	2303      	movs	r3, #3
 8004436:	e000      	b.n	800443a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004438:	2300      	movs	r3, #0
}
 800443a:	4618      	mov	r0, r3
 800443c:	3710      	adds	r7, #16
 800443e:	46bd      	mov	sp, r7
 8004440:	bd80      	pop	{r7, pc}
	...

08004444 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b088      	sub	sp, #32
 8004448:	af02      	add	r7, sp, #8
 800444a:	60f8      	str	r0, [r7, #12]
 800444c:	60b9      	str	r1, [r7, #8]
 800444e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	9300      	str	r3, [sp, #0]
 8004454:	68bb      	ldr	r3, [r7, #8]
 8004456:	2201      	movs	r2, #1
 8004458:	2102      	movs	r1, #2
 800445a:	68f8      	ldr	r0, [r7, #12]
 800445c:	f7ff ff04 	bl	8004268 <SPI_WaitFlagStateUntilTimeout>
 8004460:	4603      	mov	r3, r0
 8004462:	2b00      	cmp	r3, #0
 8004464:	d007      	beq.n	8004476 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800446a:	f043 0220 	orr.w	r2, r3, #32
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8004472:	2303      	movs	r3, #3
 8004474:	e032      	b.n	80044dc <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004476:	4b1b      	ldr	r3, [pc, #108]	@ (80044e4 <SPI_EndRxTxTransaction+0xa0>)
 8004478:	681b      	ldr	r3, [r3, #0]
 800447a:	4a1b      	ldr	r2, [pc, #108]	@ (80044e8 <SPI_EndRxTxTransaction+0xa4>)
 800447c:	fba2 2303 	umull	r2, r3, r2, r3
 8004480:	0d5b      	lsrs	r3, r3, #21
 8004482:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004486:	fb02 f303 	mul.w	r3, r2, r3
 800448a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004494:	d112      	bne.n	80044bc <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	9300      	str	r3, [sp, #0]
 800449a:	68bb      	ldr	r3, [r7, #8]
 800449c:	2200      	movs	r2, #0
 800449e:	2180      	movs	r1, #128	@ 0x80
 80044a0:	68f8      	ldr	r0, [r7, #12]
 80044a2:	f7ff fee1 	bl	8004268 <SPI_WaitFlagStateUntilTimeout>
 80044a6:	4603      	mov	r3, r0
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d016      	beq.n	80044da <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80044b0:	f043 0220 	orr.w	r2, r3, #32
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80044b8:	2303      	movs	r3, #3
 80044ba:	e00f      	b.n	80044dc <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80044bc:	697b      	ldr	r3, [r7, #20]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d00a      	beq.n	80044d8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80044c2:	697b      	ldr	r3, [r7, #20]
 80044c4:	3b01      	subs	r3, #1
 80044c6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	689b      	ldr	r3, [r3, #8]
 80044ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80044d2:	2b80      	cmp	r3, #128	@ 0x80
 80044d4:	d0f2      	beq.n	80044bc <SPI_EndRxTxTransaction+0x78>
 80044d6:	e000      	b.n	80044da <SPI_EndRxTxTransaction+0x96>
        break;
 80044d8:	bf00      	nop
  }

  return HAL_OK;
 80044da:	2300      	movs	r3, #0
}
 80044dc:	4618      	mov	r0, r3
 80044de:	3718      	adds	r7, #24
 80044e0:	46bd      	mov	sp, r7
 80044e2:	bd80      	pop	{r7, pc}
 80044e4:	20000004 	.word	0x20000004
 80044e8:	165e9f81 	.word	0x165e9f81

080044ec <malloc>:
 80044ec:	4b02      	ldr	r3, [pc, #8]	@ (80044f8 <malloc+0xc>)
 80044ee:	4601      	mov	r1, r0
 80044f0:	6818      	ldr	r0, [r3, #0]
 80044f2:	f000 b825 	b.w	8004540 <_malloc_r>
 80044f6:	bf00      	nop
 80044f8:	2000001c 	.word	0x2000001c

080044fc <sbrk_aligned>:
 80044fc:	b570      	push	{r4, r5, r6, lr}
 80044fe:	4e0f      	ldr	r6, [pc, #60]	@ (800453c <sbrk_aligned+0x40>)
 8004500:	460c      	mov	r4, r1
 8004502:	6831      	ldr	r1, [r6, #0]
 8004504:	4605      	mov	r5, r0
 8004506:	b911      	cbnz	r1, 800450e <sbrk_aligned+0x12>
 8004508:	f001 f976 	bl	80057f8 <_sbrk_r>
 800450c:	6030      	str	r0, [r6, #0]
 800450e:	4621      	mov	r1, r4
 8004510:	4628      	mov	r0, r5
 8004512:	f001 f971 	bl	80057f8 <_sbrk_r>
 8004516:	1c43      	adds	r3, r0, #1
 8004518:	d103      	bne.n	8004522 <sbrk_aligned+0x26>
 800451a:	f04f 34ff 	mov.w	r4, #4294967295
 800451e:	4620      	mov	r0, r4
 8004520:	bd70      	pop	{r4, r5, r6, pc}
 8004522:	1cc4      	adds	r4, r0, #3
 8004524:	f024 0403 	bic.w	r4, r4, #3
 8004528:	42a0      	cmp	r0, r4
 800452a:	d0f8      	beq.n	800451e <sbrk_aligned+0x22>
 800452c:	1a21      	subs	r1, r4, r0
 800452e:	4628      	mov	r0, r5
 8004530:	f001 f962 	bl	80057f8 <_sbrk_r>
 8004534:	3001      	adds	r0, #1
 8004536:	d1f2      	bne.n	800451e <sbrk_aligned+0x22>
 8004538:	e7ef      	b.n	800451a <sbrk_aligned+0x1e>
 800453a:	bf00      	nop
 800453c:	20001370 	.word	0x20001370

08004540 <_malloc_r>:
 8004540:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004544:	1ccd      	adds	r5, r1, #3
 8004546:	f025 0503 	bic.w	r5, r5, #3
 800454a:	3508      	adds	r5, #8
 800454c:	2d0c      	cmp	r5, #12
 800454e:	bf38      	it	cc
 8004550:	250c      	movcc	r5, #12
 8004552:	2d00      	cmp	r5, #0
 8004554:	4606      	mov	r6, r0
 8004556:	db01      	blt.n	800455c <_malloc_r+0x1c>
 8004558:	42a9      	cmp	r1, r5
 800455a:	d904      	bls.n	8004566 <_malloc_r+0x26>
 800455c:	230c      	movs	r3, #12
 800455e:	6033      	str	r3, [r6, #0]
 8004560:	2000      	movs	r0, #0
 8004562:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004566:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800463c <_malloc_r+0xfc>
 800456a:	f000 f869 	bl	8004640 <__malloc_lock>
 800456e:	f8d8 3000 	ldr.w	r3, [r8]
 8004572:	461c      	mov	r4, r3
 8004574:	bb44      	cbnz	r4, 80045c8 <_malloc_r+0x88>
 8004576:	4629      	mov	r1, r5
 8004578:	4630      	mov	r0, r6
 800457a:	f7ff ffbf 	bl	80044fc <sbrk_aligned>
 800457e:	1c43      	adds	r3, r0, #1
 8004580:	4604      	mov	r4, r0
 8004582:	d158      	bne.n	8004636 <_malloc_r+0xf6>
 8004584:	f8d8 4000 	ldr.w	r4, [r8]
 8004588:	4627      	mov	r7, r4
 800458a:	2f00      	cmp	r7, #0
 800458c:	d143      	bne.n	8004616 <_malloc_r+0xd6>
 800458e:	2c00      	cmp	r4, #0
 8004590:	d04b      	beq.n	800462a <_malloc_r+0xea>
 8004592:	6823      	ldr	r3, [r4, #0]
 8004594:	4639      	mov	r1, r7
 8004596:	4630      	mov	r0, r6
 8004598:	eb04 0903 	add.w	r9, r4, r3
 800459c:	f001 f92c 	bl	80057f8 <_sbrk_r>
 80045a0:	4581      	cmp	r9, r0
 80045a2:	d142      	bne.n	800462a <_malloc_r+0xea>
 80045a4:	6821      	ldr	r1, [r4, #0]
 80045a6:	1a6d      	subs	r5, r5, r1
 80045a8:	4629      	mov	r1, r5
 80045aa:	4630      	mov	r0, r6
 80045ac:	f7ff ffa6 	bl	80044fc <sbrk_aligned>
 80045b0:	3001      	adds	r0, #1
 80045b2:	d03a      	beq.n	800462a <_malloc_r+0xea>
 80045b4:	6823      	ldr	r3, [r4, #0]
 80045b6:	442b      	add	r3, r5
 80045b8:	6023      	str	r3, [r4, #0]
 80045ba:	f8d8 3000 	ldr.w	r3, [r8]
 80045be:	685a      	ldr	r2, [r3, #4]
 80045c0:	bb62      	cbnz	r2, 800461c <_malloc_r+0xdc>
 80045c2:	f8c8 7000 	str.w	r7, [r8]
 80045c6:	e00f      	b.n	80045e8 <_malloc_r+0xa8>
 80045c8:	6822      	ldr	r2, [r4, #0]
 80045ca:	1b52      	subs	r2, r2, r5
 80045cc:	d420      	bmi.n	8004610 <_malloc_r+0xd0>
 80045ce:	2a0b      	cmp	r2, #11
 80045d0:	d917      	bls.n	8004602 <_malloc_r+0xc2>
 80045d2:	1961      	adds	r1, r4, r5
 80045d4:	42a3      	cmp	r3, r4
 80045d6:	6025      	str	r5, [r4, #0]
 80045d8:	bf18      	it	ne
 80045da:	6059      	strne	r1, [r3, #4]
 80045dc:	6863      	ldr	r3, [r4, #4]
 80045de:	bf08      	it	eq
 80045e0:	f8c8 1000 	streq.w	r1, [r8]
 80045e4:	5162      	str	r2, [r4, r5]
 80045e6:	604b      	str	r3, [r1, #4]
 80045e8:	4630      	mov	r0, r6
 80045ea:	f000 f82f 	bl	800464c <__malloc_unlock>
 80045ee:	f104 000b 	add.w	r0, r4, #11
 80045f2:	1d23      	adds	r3, r4, #4
 80045f4:	f020 0007 	bic.w	r0, r0, #7
 80045f8:	1ac2      	subs	r2, r0, r3
 80045fa:	bf1c      	itt	ne
 80045fc:	1a1b      	subne	r3, r3, r0
 80045fe:	50a3      	strne	r3, [r4, r2]
 8004600:	e7af      	b.n	8004562 <_malloc_r+0x22>
 8004602:	6862      	ldr	r2, [r4, #4]
 8004604:	42a3      	cmp	r3, r4
 8004606:	bf0c      	ite	eq
 8004608:	f8c8 2000 	streq.w	r2, [r8]
 800460c:	605a      	strne	r2, [r3, #4]
 800460e:	e7eb      	b.n	80045e8 <_malloc_r+0xa8>
 8004610:	4623      	mov	r3, r4
 8004612:	6864      	ldr	r4, [r4, #4]
 8004614:	e7ae      	b.n	8004574 <_malloc_r+0x34>
 8004616:	463c      	mov	r4, r7
 8004618:	687f      	ldr	r7, [r7, #4]
 800461a:	e7b6      	b.n	800458a <_malloc_r+0x4a>
 800461c:	461a      	mov	r2, r3
 800461e:	685b      	ldr	r3, [r3, #4]
 8004620:	42a3      	cmp	r3, r4
 8004622:	d1fb      	bne.n	800461c <_malloc_r+0xdc>
 8004624:	2300      	movs	r3, #0
 8004626:	6053      	str	r3, [r2, #4]
 8004628:	e7de      	b.n	80045e8 <_malloc_r+0xa8>
 800462a:	230c      	movs	r3, #12
 800462c:	6033      	str	r3, [r6, #0]
 800462e:	4630      	mov	r0, r6
 8004630:	f000 f80c 	bl	800464c <__malloc_unlock>
 8004634:	e794      	b.n	8004560 <_malloc_r+0x20>
 8004636:	6005      	str	r5, [r0, #0]
 8004638:	e7d6      	b.n	80045e8 <_malloc_r+0xa8>
 800463a:	bf00      	nop
 800463c:	20001374 	.word	0x20001374

08004640 <__malloc_lock>:
 8004640:	4801      	ldr	r0, [pc, #4]	@ (8004648 <__malloc_lock+0x8>)
 8004642:	f001 b926 	b.w	8005892 <__retarget_lock_acquire_recursive>
 8004646:	bf00      	nop
 8004648:	200014b8 	.word	0x200014b8

0800464c <__malloc_unlock>:
 800464c:	4801      	ldr	r0, [pc, #4]	@ (8004654 <__malloc_unlock+0x8>)
 800464e:	f001 b921 	b.w	8005894 <__retarget_lock_release_recursive>
 8004652:	bf00      	nop
 8004654:	200014b8 	.word	0x200014b8

08004658 <__cvt>:
 8004658:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800465c:	ec57 6b10 	vmov	r6, r7, d0
 8004660:	2f00      	cmp	r7, #0
 8004662:	460c      	mov	r4, r1
 8004664:	4619      	mov	r1, r3
 8004666:	463b      	mov	r3, r7
 8004668:	bfbb      	ittet	lt
 800466a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800466e:	461f      	movlt	r7, r3
 8004670:	2300      	movge	r3, #0
 8004672:	232d      	movlt	r3, #45	@ 0x2d
 8004674:	700b      	strb	r3, [r1, #0]
 8004676:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8004678:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800467c:	4691      	mov	r9, r2
 800467e:	f023 0820 	bic.w	r8, r3, #32
 8004682:	bfbc      	itt	lt
 8004684:	4632      	movlt	r2, r6
 8004686:	4616      	movlt	r6, r2
 8004688:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800468c:	d005      	beq.n	800469a <__cvt+0x42>
 800468e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8004692:	d100      	bne.n	8004696 <__cvt+0x3e>
 8004694:	3401      	adds	r4, #1
 8004696:	2102      	movs	r1, #2
 8004698:	e000      	b.n	800469c <__cvt+0x44>
 800469a:	2103      	movs	r1, #3
 800469c:	ab03      	add	r3, sp, #12
 800469e:	9301      	str	r3, [sp, #4]
 80046a0:	ab02      	add	r3, sp, #8
 80046a2:	9300      	str	r3, [sp, #0]
 80046a4:	ec47 6b10 	vmov	d0, r6, r7
 80046a8:	4653      	mov	r3, sl
 80046aa:	4622      	mov	r2, r4
 80046ac:	f001 f984 	bl	80059b8 <_dtoa_r>
 80046b0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80046b4:	4605      	mov	r5, r0
 80046b6:	d119      	bne.n	80046ec <__cvt+0x94>
 80046b8:	f019 0f01 	tst.w	r9, #1
 80046bc:	d00e      	beq.n	80046dc <__cvt+0x84>
 80046be:	eb00 0904 	add.w	r9, r0, r4
 80046c2:	2200      	movs	r2, #0
 80046c4:	2300      	movs	r3, #0
 80046c6:	4630      	mov	r0, r6
 80046c8:	4639      	mov	r1, r7
 80046ca:	f7fc fa1d 	bl	8000b08 <__aeabi_dcmpeq>
 80046ce:	b108      	cbz	r0, 80046d4 <__cvt+0x7c>
 80046d0:	f8cd 900c 	str.w	r9, [sp, #12]
 80046d4:	2230      	movs	r2, #48	@ 0x30
 80046d6:	9b03      	ldr	r3, [sp, #12]
 80046d8:	454b      	cmp	r3, r9
 80046da:	d31e      	bcc.n	800471a <__cvt+0xc2>
 80046dc:	9b03      	ldr	r3, [sp, #12]
 80046de:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80046e0:	1b5b      	subs	r3, r3, r5
 80046e2:	4628      	mov	r0, r5
 80046e4:	6013      	str	r3, [r2, #0]
 80046e6:	b004      	add	sp, #16
 80046e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046ec:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80046f0:	eb00 0904 	add.w	r9, r0, r4
 80046f4:	d1e5      	bne.n	80046c2 <__cvt+0x6a>
 80046f6:	7803      	ldrb	r3, [r0, #0]
 80046f8:	2b30      	cmp	r3, #48	@ 0x30
 80046fa:	d10a      	bne.n	8004712 <__cvt+0xba>
 80046fc:	2200      	movs	r2, #0
 80046fe:	2300      	movs	r3, #0
 8004700:	4630      	mov	r0, r6
 8004702:	4639      	mov	r1, r7
 8004704:	f7fc fa00 	bl	8000b08 <__aeabi_dcmpeq>
 8004708:	b918      	cbnz	r0, 8004712 <__cvt+0xba>
 800470a:	f1c4 0401 	rsb	r4, r4, #1
 800470e:	f8ca 4000 	str.w	r4, [sl]
 8004712:	f8da 3000 	ldr.w	r3, [sl]
 8004716:	4499      	add	r9, r3
 8004718:	e7d3      	b.n	80046c2 <__cvt+0x6a>
 800471a:	1c59      	adds	r1, r3, #1
 800471c:	9103      	str	r1, [sp, #12]
 800471e:	701a      	strb	r2, [r3, #0]
 8004720:	e7d9      	b.n	80046d6 <__cvt+0x7e>

08004722 <__exponent>:
 8004722:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004724:	2900      	cmp	r1, #0
 8004726:	bfba      	itte	lt
 8004728:	4249      	neglt	r1, r1
 800472a:	232d      	movlt	r3, #45	@ 0x2d
 800472c:	232b      	movge	r3, #43	@ 0x2b
 800472e:	2909      	cmp	r1, #9
 8004730:	7002      	strb	r2, [r0, #0]
 8004732:	7043      	strb	r3, [r0, #1]
 8004734:	dd29      	ble.n	800478a <__exponent+0x68>
 8004736:	f10d 0307 	add.w	r3, sp, #7
 800473a:	461d      	mov	r5, r3
 800473c:	270a      	movs	r7, #10
 800473e:	461a      	mov	r2, r3
 8004740:	fbb1 f6f7 	udiv	r6, r1, r7
 8004744:	fb07 1416 	mls	r4, r7, r6, r1
 8004748:	3430      	adds	r4, #48	@ 0x30
 800474a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800474e:	460c      	mov	r4, r1
 8004750:	2c63      	cmp	r4, #99	@ 0x63
 8004752:	f103 33ff 	add.w	r3, r3, #4294967295
 8004756:	4631      	mov	r1, r6
 8004758:	dcf1      	bgt.n	800473e <__exponent+0x1c>
 800475a:	3130      	adds	r1, #48	@ 0x30
 800475c:	1e94      	subs	r4, r2, #2
 800475e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004762:	1c41      	adds	r1, r0, #1
 8004764:	4623      	mov	r3, r4
 8004766:	42ab      	cmp	r3, r5
 8004768:	d30a      	bcc.n	8004780 <__exponent+0x5e>
 800476a:	f10d 0309 	add.w	r3, sp, #9
 800476e:	1a9b      	subs	r3, r3, r2
 8004770:	42ac      	cmp	r4, r5
 8004772:	bf88      	it	hi
 8004774:	2300      	movhi	r3, #0
 8004776:	3302      	adds	r3, #2
 8004778:	4403      	add	r3, r0
 800477a:	1a18      	subs	r0, r3, r0
 800477c:	b003      	add	sp, #12
 800477e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004780:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004784:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004788:	e7ed      	b.n	8004766 <__exponent+0x44>
 800478a:	2330      	movs	r3, #48	@ 0x30
 800478c:	3130      	adds	r1, #48	@ 0x30
 800478e:	7083      	strb	r3, [r0, #2]
 8004790:	70c1      	strb	r1, [r0, #3]
 8004792:	1d03      	adds	r3, r0, #4
 8004794:	e7f1      	b.n	800477a <__exponent+0x58>
	...

08004798 <_printf_float>:
 8004798:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800479c:	b08d      	sub	sp, #52	@ 0x34
 800479e:	460c      	mov	r4, r1
 80047a0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80047a4:	4616      	mov	r6, r2
 80047a6:	461f      	mov	r7, r3
 80047a8:	4605      	mov	r5, r0
 80047aa:	f000 ffed 	bl	8005788 <_localeconv_r>
 80047ae:	6803      	ldr	r3, [r0, #0]
 80047b0:	9304      	str	r3, [sp, #16]
 80047b2:	4618      	mov	r0, r3
 80047b4:	f7fb fd7c 	bl	80002b0 <strlen>
 80047b8:	2300      	movs	r3, #0
 80047ba:	930a      	str	r3, [sp, #40]	@ 0x28
 80047bc:	f8d8 3000 	ldr.w	r3, [r8]
 80047c0:	9005      	str	r0, [sp, #20]
 80047c2:	3307      	adds	r3, #7
 80047c4:	f023 0307 	bic.w	r3, r3, #7
 80047c8:	f103 0208 	add.w	r2, r3, #8
 80047cc:	f894 a018 	ldrb.w	sl, [r4, #24]
 80047d0:	f8d4 b000 	ldr.w	fp, [r4]
 80047d4:	f8c8 2000 	str.w	r2, [r8]
 80047d8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80047dc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80047e0:	9307      	str	r3, [sp, #28]
 80047e2:	f8cd 8018 	str.w	r8, [sp, #24]
 80047e6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80047ea:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80047ee:	4b9c      	ldr	r3, [pc, #624]	@ (8004a60 <_printf_float+0x2c8>)
 80047f0:	f04f 32ff 	mov.w	r2, #4294967295
 80047f4:	f7fc f9ba 	bl	8000b6c <__aeabi_dcmpun>
 80047f8:	bb70      	cbnz	r0, 8004858 <_printf_float+0xc0>
 80047fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80047fe:	4b98      	ldr	r3, [pc, #608]	@ (8004a60 <_printf_float+0x2c8>)
 8004800:	f04f 32ff 	mov.w	r2, #4294967295
 8004804:	f7fc f994 	bl	8000b30 <__aeabi_dcmple>
 8004808:	bb30      	cbnz	r0, 8004858 <_printf_float+0xc0>
 800480a:	2200      	movs	r2, #0
 800480c:	2300      	movs	r3, #0
 800480e:	4640      	mov	r0, r8
 8004810:	4649      	mov	r1, r9
 8004812:	f7fc f983 	bl	8000b1c <__aeabi_dcmplt>
 8004816:	b110      	cbz	r0, 800481e <_printf_float+0x86>
 8004818:	232d      	movs	r3, #45	@ 0x2d
 800481a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800481e:	4a91      	ldr	r2, [pc, #580]	@ (8004a64 <_printf_float+0x2cc>)
 8004820:	4b91      	ldr	r3, [pc, #580]	@ (8004a68 <_printf_float+0x2d0>)
 8004822:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004826:	bf8c      	ite	hi
 8004828:	4690      	movhi	r8, r2
 800482a:	4698      	movls	r8, r3
 800482c:	2303      	movs	r3, #3
 800482e:	6123      	str	r3, [r4, #16]
 8004830:	f02b 0304 	bic.w	r3, fp, #4
 8004834:	6023      	str	r3, [r4, #0]
 8004836:	f04f 0900 	mov.w	r9, #0
 800483a:	9700      	str	r7, [sp, #0]
 800483c:	4633      	mov	r3, r6
 800483e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004840:	4621      	mov	r1, r4
 8004842:	4628      	mov	r0, r5
 8004844:	f000 f9d2 	bl	8004bec <_printf_common>
 8004848:	3001      	adds	r0, #1
 800484a:	f040 808d 	bne.w	8004968 <_printf_float+0x1d0>
 800484e:	f04f 30ff 	mov.w	r0, #4294967295
 8004852:	b00d      	add	sp, #52	@ 0x34
 8004854:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004858:	4642      	mov	r2, r8
 800485a:	464b      	mov	r3, r9
 800485c:	4640      	mov	r0, r8
 800485e:	4649      	mov	r1, r9
 8004860:	f7fc f984 	bl	8000b6c <__aeabi_dcmpun>
 8004864:	b140      	cbz	r0, 8004878 <_printf_float+0xe0>
 8004866:	464b      	mov	r3, r9
 8004868:	2b00      	cmp	r3, #0
 800486a:	bfbc      	itt	lt
 800486c:	232d      	movlt	r3, #45	@ 0x2d
 800486e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004872:	4a7e      	ldr	r2, [pc, #504]	@ (8004a6c <_printf_float+0x2d4>)
 8004874:	4b7e      	ldr	r3, [pc, #504]	@ (8004a70 <_printf_float+0x2d8>)
 8004876:	e7d4      	b.n	8004822 <_printf_float+0x8a>
 8004878:	6863      	ldr	r3, [r4, #4]
 800487a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800487e:	9206      	str	r2, [sp, #24]
 8004880:	1c5a      	adds	r2, r3, #1
 8004882:	d13b      	bne.n	80048fc <_printf_float+0x164>
 8004884:	2306      	movs	r3, #6
 8004886:	6063      	str	r3, [r4, #4]
 8004888:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800488c:	2300      	movs	r3, #0
 800488e:	6022      	str	r2, [r4, #0]
 8004890:	9303      	str	r3, [sp, #12]
 8004892:	ab0a      	add	r3, sp, #40	@ 0x28
 8004894:	e9cd a301 	strd	sl, r3, [sp, #4]
 8004898:	ab09      	add	r3, sp, #36	@ 0x24
 800489a:	9300      	str	r3, [sp, #0]
 800489c:	6861      	ldr	r1, [r4, #4]
 800489e:	ec49 8b10 	vmov	d0, r8, r9
 80048a2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80048a6:	4628      	mov	r0, r5
 80048a8:	f7ff fed6 	bl	8004658 <__cvt>
 80048ac:	9b06      	ldr	r3, [sp, #24]
 80048ae:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80048b0:	2b47      	cmp	r3, #71	@ 0x47
 80048b2:	4680      	mov	r8, r0
 80048b4:	d129      	bne.n	800490a <_printf_float+0x172>
 80048b6:	1cc8      	adds	r0, r1, #3
 80048b8:	db02      	blt.n	80048c0 <_printf_float+0x128>
 80048ba:	6863      	ldr	r3, [r4, #4]
 80048bc:	4299      	cmp	r1, r3
 80048be:	dd41      	ble.n	8004944 <_printf_float+0x1ac>
 80048c0:	f1aa 0a02 	sub.w	sl, sl, #2
 80048c4:	fa5f fa8a 	uxtb.w	sl, sl
 80048c8:	3901      	subs	r1, #1
 80048ca:	4652      	mov	r2, sl
 80048cc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80048d0:	9109      	str	r1, [sp, #36]	@ 0x24
 80048d2:	f7ff ff26 	bl	8004722 <__exponent>
 80048d6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80048d8:	1813      	adds	r3, r2, r0
 80048da:	2a01      	cmp	r2, #1
 80048dc:	4681      	mov	r9, r0
 80048de:	6123      	str	r3, [r4, #16]
 80048e0:	dc02      	bgt.n	80048e8 <_printf_float+0x150>
 80048e2:	6822      	ldr	r2, [r4, #0]
 80048e4:	07d2      	lsls	r2, r2, #31
 80048e6:	d501      	bpl.n	80048ec <_printf_float+0x154>
 80048e8:	3301      	adds	r3, #1
 80048ea:	6123      	str	r3, [r4, #16]
 80048ec:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d0a2      	beq.n	800483a <_printf_float+0xa2>
 80048f4:	232d      	movs	r3, #45	@ 0x2d
 80048f6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80048fa:	e79e      	b.n	800483a <_printf_float+0xa2>
 80048fc:	9a06      	ldr	r2, [sp, #24]
 80048fe:	2a47      	cmp	r2, #71	@ 0x47
 8004900:	d1c2      	bne.n	8004888 <_printf_float+0xf0>
 8004902:	2b00      	cmp	r3, #0
 8004904:	d1c0      	bne.n	8004888 <_printf_float+0xf0>
 8004906:	2301      	movs	r3, #1
 8004908:	e7bd      	b.n	8004886 <_printf_float+0xee>
 800490a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800490e:	d9db      	bls.n	80048c8 <_printf_float+0x130>
 8004910:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8004914:	d118      	bne.n	8004948 <_printf_float+0x1b0>
 8004916:	2900      	cmp	r1, #0
 8004918:	6863      	ldr	r3, [r4, #4]
 800491a:	dd0b      	ble.n	8004934 <_printf_float+0x19c>
 800491c:	6121      	str	r1, [r4, #16]
 800491e:	b913      	cbnz	r3, 8004926 <_printf_float+0x18e>
 8004920:	6822      	ldr	r2, [r4, #0]
 8004922:	07d0      	lsls	r0, r2, #31
 8004924:	d502      	bpl.n	800492c <_printf_float+0x194>
 8004926:	3301      	adds	r3, #1
 8004928:	440b      	add	r3, r1
 800492a:	6123      	str	r3, [r4, #16]
 800492c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800492e:	f04f 0900 	mov.w	r9, #0
 8004932:	e7db      	b.n	80048ec <_printf_float+0x154>
 8004934:	b913      	cbnz	r3, 800493c <_printf_float+0x1a4>
 8004936:	6822      	ldr	r2, [r4, #0]
 8004938:	07d2      	lsls	r2, r2, #31
 800493a:	d501      	bpl.n	8004940 <_printf_float+0x1a8>
 800493c:	3302      	adds	r3, #2
 800493e:	e7f4      	b.n	800492a <_printf_float+0x192>
 8004940:	2301      	movs	r3, #1
 8004942:	e7f2      	b.n	800492a <_printf_float+0x192>
 8004944:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8004948:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800494a:	4299      	cmp	r1, r3
 800494c:	db05      	blt.n	800495a <_printf_float+0x1c2>
 800494e:	6823      	ldr	r3, [r4, #0]
 8004950:	6121      	str	r1, [r4, #16]
 8004952:	07d8      	lsls	r0, r3, #31
 8004954:	d5ea      	bpl.n	800492c <_printf_float+0x194>
 8004956:	1c4b      	adds	r3, r1, #1
 8004958:	e7e7      	b.n	800492a <_printf_float+0x192>
 800495a:	2900      	cmp	r1, #0
 800495c:	bfd4      	ite	le
 800495e:	f1c1 0202 	rsble	r2, r1, #2
 8004962:	2201      	movgt	r2, #1
 8004964:	4413      	add	r3, r2
 8004966:	e7e0      	b.n	800492a <_printf_float+0x192>
 8004968:	6823      	ldr	r3, [r4, #0]
 800496a:	055a      	lsls	r2, r3, #21
 800496c:	d407      	bmi.n	800497e <_printf_float+0x1e6>
 800496e:	6923      	ldr	r3, [r4, #16]
 8004970:	4642      	mov	r2, r8
 8004972:	4631      	mov	r1, r6
 8004974:	4628      	mov	r0, r5
 8004976:	47b8      	blx	r7
 8004978:	3001      	adds	r0, #1
 800497a:	d12b      	bne.n	80049d4 <_printf_float+0x23c>
 800497c:	e767      	b.n	800484e <_printf_float+0xb6>
 800497e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8004982:	f240 80dd 	bls.w	8004b40 <_printf_float+0x3a8>
 8004986:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800498a:	2200      	movs	r2, #0
 800498c:	2300      	movs	r3, #0
 800498e:	f7fc f8bb 	bl	8000b08 <__aeabi_dcmpeq>
 8004992:	2800      	cmp	r0, #0
 8004994:	d033      	beq.n	80049fe <_printf_float+0x266>
 8004996:	4a37      	ldr	r2, [pc, #220]	@ (8004a74 <_printf_float+0x2dc>)
 8004998:	2301      	movs	r3, #1
 800499a:	4631      	mov	r1, r6
 800499c:	4628      	mov	r0, r5
 800499e:	47b8      	blx	r7
 80049a0:	3001      	adds	r0, #1
 80049a2:	f43f af54 	beq.w	800484e <_printf_float+0xb6>
 80049a6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80049aa:	4543      	cmp	r3, r8
 80049ac:	db02      	blt.n	80049b4 <_printf_float+0x21c>
 80049ae:	6823      	ldr	r3, [r4, #0]
 80049b0:	07d8      	lsls	r0, r3, #31
 80049b2:	d50f      	bpl.n	80049d4 <_printf_float+0x23c>
 80049b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80049b8:	4631      	mov	r1, r6
 80049ba:	4628      	mov	r0, r5
 80049bc:	47b8      	blx	r7
 80049be:	3001      	adds	r0, #1
 80049c0:	f43f af45 	beq.w	800484e <_printf_float+0xb6>
 80049c4:	f04f 0900 	mov.w	r9, #0
 80049c8:	f108 38ff 	add.w	r8, r8, #4294967295
 80049cc:	f104 0a1a 	add.w	sl, r4, #26
 80049d0:	45c8      	cmp	r8, r9
 80049d2:	dc09      	bgt.n	80049e8 <_printf_float+0x250>
 80049d4:	6823      	ldr	r3, [r4, #0]
 80049d6:	079b      	lsls	r3, r3, #30
 80049d8:	f100 8103 	bmi.w	8004be2 <_printf_float+0x44a>
 80049dc:	68e0      	ldr	r0, [r4, #12]
 80049de:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80049e0:	4298      	cmp	r0, r3
 80049e2:	bfb8      	it	lt
 80049e4:	4618      	movlt	r0, r3
 80049e6:	e734      	b.n	8004852 <_printf_float+0xba>
 80049e8:	2301      	movs	r3, #1
 80049ea:	4652      	mov	r2, sl
 80049ec:	4631      	mov	r1, r6
 80049ee:	4628      	mov	r0, r5
 80049f0:	47b8      	blx	r7
 80049f2:	3001      	adds	r0, #1
 80049f4:	f43f af2b 	beq.w	800484e <_printf_float+0xb6>
 80049f8:	f109 0901 	add.w	r9, r9, #1
 80049fc:	e7e8      	b.n	80049d0 <_printf_float+0x238>
 80049fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	dc39      	bgt.n	8004a78 <_printf_float+0x2e0>
 8004a04:	4a1b      	ldr	r2, [pc, #108]	@ (8004a74 <_printf_float+0x2dc>)
 8004a06:	2301      	movs	r3, #1
 8004a08:	4631      	mov	r1, r6
 8004a0a:	4628      	mov	r0, r5
 8004a0c:	47b8      	blx	r7
 8004a0e:	3001      	adds	r0, #1
 8004a10:	f43f af1d 	beq.w	800484e <_printf_float+0xb6>
 8004a14:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8004a18:	ea59 0303 	orrs.w	r3, r9, r3
 8004a1c:	d102      	bne.n	8004a24 <_printf_float+0x28c>
 8004a1e:	6823      	ldr	r3, [r4, #0]
 8004a20:	07d9      	lsls	r1, r3, #31
 8004a22:	d5d7      	bpl.n	80049d4 <_printf_float+0x23c>
 8004a24:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004a28:	4631      	mov	r1, r6
 8004a2a:	4628      	mov	r0, r5
 8004a2c:	47b8      	blx	r7
 8004a2e:	3001      	adds	r0, #1
 8004a30:	f43f af0d 	beq.w	800484e <_printf_float+0xb6>
 8004a34:	f04f 0a00 	mov.w	sl, #0
 8004a38:	f104 0b1a 	add.w	fp, r4, #26
 8004a3c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004a3e:	425b      	negs	r3, r3
 8004a40:	4553      	cmp	r3, sl
 8004a42:	dc01      	bgt.n	8004a48 <_printf_float+0x2b0>
 8004a44:	464b      	mov	r3, r9
 8004a46:	e793      	b.n	8004970 <_printf_float+0x1d8>
 8004a48:	2301      	movs	r3, #1
 8004a4a:	465a      	mov	r2, fp
 8004a4c:	4631      	mov	r1, r6
 8004a4e:	4628      	mov	r0, r5
 8004a50:	47b8      	blx	r7
 8004a52:	3001      	adds	r0, #1
 8004a54:	f43f aefb 	beq.w	800484e <_printf_float+0xb6>
 8004a58:	f10a 0a01 	add.w	sl, sl, #1
 8004a5c:	e7ee      	b.n	8004a3c <_printf_float+0x2a4>
 8004a5e:	bf00      	nop
 8004a60:	7fefffff 	.word	0x7fefffff
 8004a64:	08008d7c 	.word	0x08008d7c
 8004a68:	08008d78 	.word	0x08008d78
 8004a6c:	08008d84 	.word	0x08008d84
 8004a70:	08008d80 	.word	0x08008d80
 8004a74:	08008d88 	.word	0x08008d88
 8004a78:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004a7a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004a7e:	4553      	cmp	r3, sl
 8004a80:	bfa8      	it	ge
 8004a82:	4653      	movge	r3, sl
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	4699      	mov	r9, r3
 8004a88:	dc36      	bgt.n	8004af8 <_printf_float+0x360>
 8004a8a:	f04f 0b00 	mov.w	fp, #0
 8004a8e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004a92:	f104 021a 	add.w	r2, r4, #26
 8004a96:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8004a98:	9306      	str	r3, [sp, #24]
 8004a9a:	eba3 0309 	sub.w	r3, r3, r9
 8004a9e:	455b      	cmp	r3, fp
 8004aa0:	dc31      	bgt.n	8004b06 <_printf_float+0x36e>
 8004aa2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004aa4:	459a      	cmp	sl, r3
 8004aa6:	dc3a      	bgt.n	8004b1e <_printf_float+0x386>
 8004aa8:	6823      	ldr	r3, [r4, #0]
 8004aaa:	07da      	lsls	r2, r3, #31
 8004aac:	d437      	bmi.n	8004b1e <_printf_float+0x386>
 8004aae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ab0:	ebaa 0903 	sub.w	r9, sl, r3
 8004ab4:	9b06      	ldr	r3, [sp, #24]
 8004ab6:	ebaa 0303 	sub.w	r3, sl, r3
 8004aba:	4599      	cmp	r9, r3
 8004abc:	bfa8      	it	ge
 8004abe:	4699      	movge	r9, r3
 8004ac0:	f1b9 0f00 	cmp.w	r9, #0
 8004ac4:	dc33      	bgt.n	8004b2e <_printf_float+0x396>
 8004ac6:	f04f 0800 	mov.w	r8, #0
 8004aca:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004ace:	f104 0b1a 	add.w	fp, r4, #26
 8004ad2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004ad4:	ebaa 0303 	sub.w	r3, sl, r3
 8004ad8:	eba3 0309 	sub.w	r3, r3, r9
 8004adc:	4543      	cmp	r3, r8
 8004ade:	f77f af79 	ble.w	80049d4 <_printf_float+0x23c>
 8004ae2:	2301      	movs	r3, #1
 8004ae4:	465a      	mov	r2, fp
 8004ae6:	4631      	mov	r1, r6
 8004ae8:	4628      	mov	r0, r5
 8004aea:	47b8      	blx	r7
 8004aec:	3001      	adds	r0, #1
 8004aee:	f43f aeae 	beq.w	800484e <_printf_float+0xb6>
 8004af2:	f108 0801 	add.w	r8, r8, #1
 8004af6:	e7ec      	b.n	8004ad2 <_printf_float+0x33a>
 8004af8:	4642      	mov	r2, r8
 8004afa:	4631      	mov	r1, r6
 8004afc:	4628      	mov	r0, r5
 8004afe:	47b8      	blx	r7
 8004b00:	3001      	adds	r0, #1
 8004b02:	d1c2      	bne.n	8004a8a <_printf_float+0x2f2>
 8004b04:	e6a3      	b.n	800484e <_printf_float+0xb6>
 8004b06:	2301      	movs	r3, #1
 8004b08:	4631      	mov	r1, r6
 8004b0a:	4628      	mov	r0, r5
 8004b0c:	9206      	str	r2, [sp, #24]
 8004b0e:	47b8      	blx	r7
 8004b10:	3001      	adds	r0, #1
 8004b12:	f43f ae9c 	beq.w	800484e <_printf_float+0xb6>
 8004b16:	9a06      	ldr	r2, [sp, #24]
 8004b18:	f10b 0b01 	add.w	fp, fp, #1
 8004b1c:	e7bb      	b.n	8004a96 <_printf_float+0x2fe>
 8004b1e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004b22:	4631      	mov	r1, r6
 8004b24:	4628      	mov	r0, r5
 8004b26:	47b8      	blx	r7
 8004b28:	3001      	adds	r0, #1
 8004b2a:	d1c0      	bne.n	8004aae <_printf_float+0x316>
 8004b2c:	e68f      	b.n	800484e <_printf_float+0xb6>
 8004b2e:	9a06      	ldr	r2, [sp, #24]
 8004b30:	464b      	mov	r3, r9
 8004b32:	4442      	add	r2, r8
 8004b34:	4631      	mov	r1, r6
 8004b36:	4628      	mov	r0, r5
 8004b38:	47b8      	blx	r7
 8004b3a:	3001      	adds	r0, #1
 8004b3c:	d1c3      	bne.n	8004ac6 <_printf_float+0x32e>
 8004b3e:	e686      	b.n	800484e <_printf_float+0xb6>
 8004b40:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8004b44:	f1ba 0f01 	cmp.w	sl, #1
 8004b48:	dc01      	bgt.n	8004b4e <_printf_float+0x3b6>
 8004b4a:	07db      	lsls	r3, r3, #31
 8004b4c:	d536      	bpl.n	8004bbc <_printf_float+0x424>
 8004b4e:	2301      	movs	r3, #1
 8004b50:	4642      	mov	r2, r8
 8004b52:	4631      	mov	r1, r6
 8004b54:	4628      	mov	r0, r5
 8004b56:	47b8      	blx	r7
 8004b58:	3001      	adds	r0, #1
 8004b5a:	f43f ae78 	beq.w	800484e <_printf_float+0xb6>
 8004b5e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8004b62:	4631      	mov	r1, r6
 8004b64:	4628      	mov	r0, r5
 8004b66:	47b8      	blx	r7
 8004b68:	3001      	adds	r0, #1
 8004b6a:	f43f ae70 	beq.w	800484e <_printf_float+0xb6>
 8004b6e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8004b72:	2200      	movs	r2, #0
 8004b74:	2300      	movs	r3, #0
 8004b76:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004b7a:	f7fb ffc5 	bl	8000b08 <__aeabi_dcmpeq>
 8004b7e:	b9c0      	cbnz	r0, 8004bb2 <_printf_float+0x41a>
 8004b80:	4653      	mov	r3, sl
 8004b82:	f108 0201 	add.w	r2, r8, #1
 8004b86:	4631      	mov	r1, r6
 8004b88:	4628      	mov	r0, r5
 8004b8a:	47b8      	blx	r7
 8004b8c:	3001      	adds	r0, #1
 8004b8e:	d10c      	bne.n	8004baa <_printf_float+0x412>
 8004b90:	e65d      	b.n	800484e <_printf_float+0xb6>
 8004b92:	2301      	movs	r3, #1
 8004b94:	465a      	mov	r2, fp
 8004b96:	4631      	mov	r1, r6
 8004b98:	4628      	mov	r0, r5
 8004b9a:	47b8      	blx	r7
 8004b9c:	3001      	adds	r0, #1
 8004b9e:	f43f ae56 	beq.w	800484e <_printf_float+0xb6>
 8004ba2:	f108 0801 	add.w	r8, r8, #1
 8004ba6:	45d0      	cmp	r8, sl
 8004ba8:	dbf3      	blt.n	8004b92 <_printf_float+0x3fa>
 8004baa:	464b      	mov	r3, r9
 8004bac:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8004bb0:	e6df      	b.n	8004972 <_printf_float+0x1da>
 8004bb2:	f04f 0800 	mov.w	r8, #0
 8004bb6:	f104 0b1a 	add.w	fp, r4, #26
 8004bba:	e7f4      	b.n	8004ba6 <_printf_float+0x40e>
 8004bbc:	2301      	movs	r3, #1
 8004bbe:	4642      	mov	r2, r8
 8004bc0:	e7e1      	b.n	8004b86 <_printf_float+0x3ee>
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	464a      	mov	r2, r9
 8004bc6:	4631      	mov	r1, r6
 8004bc8:	4628      	mov	r0, r5
 8004bca:	47b8      	blx	r7
 8004bcc:	3001      	adds	r0, #1
 8004bce:	f43f ae3e 	beq.w	800484e <_printf_float+0xb6>
 8004bd2:	f108 0801 	add.w	r8, r8, #1
 8004bd6:	68e3      	ldr	r3, [r4, #12]
 8004bd8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8004bda:	1a5b      	subs	r3, r3, r1
 8004bdc:	4543      	cmp	r3, r8
 8004bde:	dcf0      	bgt.n	8004bc2 <_printf_float+0x42a>
 8004be0:	e6fc      	b.n	80049dc <_printf_float+0x244>
 8004be2:	f04f 0800 	mov.w	r8, #0
 8004be6:	f104 0919 	add.w	r9, r4, #25
 8004bea:	e7f4      	b.n	8004bd6 <_printf_float+0x43e>

08004bec <_printf_common>:
 8004bec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004bf0:	4616      	mov	r6, r2
 8004bf2:	4698      	mov	r8, r3
 8004bf4:	688a      	ldr	r2, [r1, #8]
 8004bf6:	690b      	ldr	r3, [r1, #16]
 8004bf8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	bfb8      	it	lt
 8004c00:	4613      	movlt	r3, r2
 8004c02:	6033      	str	r3, [r6, #0]
 8004c04:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8004c08:	4607      	mov	r7, r0
 8004c0a:	460c      	mov	r4, r1
 8004c0c:	b10a      	cbz	r2, 8004c12 <_printf_common+0x26>
 8004c0e:	3301      	adds	r3, #1
 8004c10:	6033      	str	r3, [r6, #0]
 8004c12:	6823      	ldr	r3, [r4, #0]
 8004c14:	0699      	lsls	r1, r3, #26
 8004c16:	bf42      	ittt	mi
 8004c18:	6833      	ldrmi	r3, [r6, #0]
 8004c1a:	3302      	addmi	r3, #2
 8004c1c:	6033      	strmi	r3, [r6, #0]
 8004c1e:	6825      	ldr	r5, [r4, #0]
 8004c20:	f015 0506 	ands.w	r5, r5, #6
 8004c24:	d106      	bne.n	8004c34 <_printf_common+0x48>
 8004c26:	f104 0a19 	add.w	sl, r4, #25
 8004c2a:	68e3      	ldr	r3, [r4, #12]
 8004c2c:	6832      	ldr	r2, [r6, #0]
 8004c2e:	1a9b      	subs	r3, r3, r2
 8004c30:	42ab      	cmp	r3, r5
 8004c32:	dc26      	bgt.n	8004c82 <_printf_common+0x96>
 8004c34:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8004c38:	6822      	ldr	r2, [r4, #0]
 8004c3a:	3b00      	subs	r3, #0
 8004c3c:	bf18      	it	ne
 8004c3e:	2301      	movne	r3, #1
 8004c40:	0692      	lsls	r2, r2, #26
 8004c42:	d42b      	bmi.n	8004c9c <_printf_common+0xb0>
 8004c44:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8004c48:	4641      	mov	r1, r8
 8004c4a:	4638      	mov	r0, r7
 8004c4c:	47c8      	blx	r9
 8004c4e:	3001      	adds	r0, #1
 8004c50:	d01e      	beq.n	8004c90 <_printf_common+0xa4>
 8004c52:	6823      	ldr	r3, [r4, #0]
 8004c54:	6922      	ldr	r2, [r4, #16]
 8004c56:	f003 0306 	and.w	r3, r3, #6
 8004c5a:	2b04      	cmp	r3, #4
 8004c5c:	bf02      	ittt	eq
 8004c5e:	68e5      	ldreq	r5, [r4, #12]
 8004c60:	6833      	ldreq	r3, [r6, #0]
 8004c62:	1aed      	subeq	r5, r5, r3
 8004c64:	68a3      	ldr	r3, [r4, #8]
 8004c66:	bf0c      	ite	eq
 8004c68:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004c6c:	2500      	movne	r5, #0
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	bfc4      	itt	gt
 8004c72:	1a9b      	subgt	r3, r3, r2
 8004c74:	18ed      	addgt	r5, r5, r3
 8004c76:	2600      	movs	r6, #0
 8004c78:	341a      	adds	r4, #26
 8004c7a:	42b5      	cmp	r5, r6
 8004c7c:	d11a      	bne.n	8004cb4 <_printf_common+0xc8>
 8004c7e:	2000      	movs	r0, #0
 8004c80:	e008      	b.n	8004c94 <_printf_common+0xa8>
 8004c82:	2301      	movs	r3, #1
 8004c84:	4652      	mov	r2, sl
 8004c86:	4641      	mov	r1, r8
 8004c88:	4638      	mov	r0, r7
 8004c8a:	47c8      	blx	r9
 8004c8c:	3001      	adds	r0, #1
 8004c8e:	d103      	bne.n	8004c98 <_printf_common+0xac>
 8004c90:	f04f 30ff 	mov.w	r0, #4294967295
 8004c94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004c98:	3501      	adds	r5, #1
 8004c9a:	e7c6      	b.n	8004c2a <_printf_common+0x3e>
 8004c9c:	18e1      	adds	r1, r4, r3
 8004c9e:	1c5a      	adds	r2, r3, #1
 8004ca0:	2030      	movs	r0, #48	@ 0x30
 8004ca2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004ca6:	4422      	add	r2, r4
 8004ca8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004cac:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8004cb0:	3302      	adds	r3, #2
 8004cb2:	e7c7      	b.n	8004c44 <_printf_common+0x58>
 8004cb4:	2301      	movs	r3, #1
 8004cb6:	4622      	mov	r2, r4
 8004cb8:	4641      	mov	r1, r8
 8004cba:	4638      	mov	r0, r7
 8004cbc:	47c8      	blx	r9
 8004cbe:	3001      	adds	r0, #1
 8004cc0:	d0e6      	beq.n	8004c90 <_printf_common+0xa4>
 8004cc2:	3601      	adds	r6, #1
 8004cc4:	e7d9      	b.n	8004c7a <_printf_common+0x8e>
	...

08004cc8 <_printf_i>:
 8004cc8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004ccc:	7e0f      	ldrb	r7, [r1, #24]
 8004cce:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004cd0:	2f78      	cmp	r7, #120	@ 0x78
 8004cd2:	4691      	mov	r9, r2
 8004cd4:	4680      	mov	r8, r0
 8004cd6:	460c      	mov	r4, r1
 8004cd8:	469a      	mov	sl, r3
 8004cda:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004cde:	d807      	bhi.n	8004cf0 <_printf_i+0x28>
 8004ce0:	2f62      	cmp	r7, #98	@ 0x62
 8004ce2:	d80a      	bhi.n	8004cfa <_printf_i+0x32>
 8004ce4:	2f00      	cmp	r7, #0
 8004ce6:	f000 80d1 	beq.w	8004e8c <_printf_i+0x1c4>
 8004cea:	2f58      	cmp	r7, #88	@ 0x58
 8004cec:	f000 80b8 	beq.w	8004e60 <_printf_i+0x198>
 8004cf0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004cf4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004cf8:	e03a      	b.n	8004d70 <_printf_i+0xa8>
 8004cfa:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004cfe:	2b15      	cmp	r3, #21
 8004d00:	d8f6      	bhi.n	8004cf0 <_printf_i+0x28>
 8004d02:	a101      	add	r1, pc, #4	@ (adr r1, 8004d08 <_printf_i+0x40>)
 8004d04:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004d08:	08004d61 	.word	0x08004d61
 8004d0c:	08004d75 	.word	0x08004d75
 8004d10:	08004cf1 	.word	0x08004cf1
 8004d14:	08004cf1 	.word	0x08004cf1
 8004d18:	08004cf1 	.word	0x08004cf1
 8004d1c:	08004cf1 	.word	0x08004cf1
 8004d20:	08004d75 	.word	0x08004d75
 8004d24:	08004cf1 	.word	0x08004cf1
 8004d28:	08004cf1 	.word	0x08004cf1
 8004d2c:	08004cf1 	.word	0x08004cf1
 8004d30:	08004cf1 	.word	0x08004cf1
 8004d34:	08004e73 	.word	0x08004e73
 8004d38:	08004d9f 	.word	0x08004d9f
 8004d3c:	08004e2d 	.word	0x08004e2d
 8004d40:	08004cf1 	.word	0x08004cf1
 8004d44:	08004cf1 	.word	0x08004cf1
 8004d48:	08004e95 	.word	0x08004e95
 8004d4c:	08004cf1 	.word	0x08004cf1
 8004d50:	08004d9f 	.word	0x08004d9f
 8004d54:	08004cf1 	.word	0x08004cf1
 8004d58:	08004cf1 	.word	0x08004cf1
 8004d5c:	08004e35 	.word	0x08004e35
 8004d60:	6833      	ldr	r3, [r6, #0]
 8004d62:	1d1a      	adds	r2, r3, #4
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	6032      	str	r2, [r6, #0]
 8004d68:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004d6c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004d70:	2301      	movs	r3, #1
 8004d72:	e09c      	b.n	8004eae <_printf_i+0x1e6>
 8004d74:	6833      	ldr	r3, [r6, #0]
 8004d76:	6820      	ldr	r0, [r4, #0]
 8004d78:	1d19      	adds	r1, r3, #4
 8004d7a:	6031      	str	r1, [r6, #0]
 8004d7c:	0606      	lsls	r6, r0, #24
 8004d7e:	d501      	bpl.n	8004d84 <_printf_i+0xbc>
 8004d80:	681d      	ldr	r5, [r3, #0]
 8004d82:	e003      	b.n	8004d8c <_printf_i+0xc4>
 8004d84:	0645      	lsls	r5, r0, #25
 8004d86:	d5fb      	bpl.n	8004d80 <_printf_i+0xb8>
 8004d88:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004d8c:	2d00      	cmp	r5, #0
 8004d8e:	da03      	bge.n	8004d98 <_printf_i+0xd0>
 8004d90:	232d      	movs	r3, #45	@ 0x2d
 8004d92:	426d      	negs	r5, r5
 8004d94:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004d98:	4858      	ldr	r0, [pc, #352]	@ (8004efc <_printf_i+0x234>)
 8004d9a:	230a      	movs	r3, #10
 8004d9c:	e011      	b.n	8004dc2 <_printf_i+0xfa>
 8004d9e:	6821      	ldr	r1, [r4, #0]
 8004da0:	6833      	ldr	r3, [r6, #0]
 8004da2:	0608      	lsls	r0, r1, #24
 8004da4:	f853 5b04 	ldr.w	r5, [r3], #4
 8004da8:	d402      	bmi.n	8004db0 <_printf_i+0xe8>
 8004daa:	0649      	lsls	r1, r1, #25
 8004dac:	bf48      	it	mi
 8004dae:	b2ad      	uxthmi	r5, r5
 8004db0:	2f6f      	cmp	r7, #111	@ 0x6f
 8004db2:	4852      	ldr	r0, [pc, #328]	@ (8004efc <_printf_i+0x234>)
 8004db4:	6033      	str	r3, [r6, #0]
 8004db6:	bf14      	ite	ne
 8004db8:	230a      	movne	r3, #10
 8004dba:	2308      	moveq	r3, #8
 8004dbc:	2100      	movs	r1, #0
 8004dbe:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004dc2:	6866      	ldr	r6, [r4, #4]
 8004dc4:	60a6      	str	r6, [r4, #8]
 8004dc6:	2e00      	cmp	r6, #0
 8004dc8:	db05      	blt.n	8004dd6 <_printf_i+0x10e>
 8004dca:	6821      	ldr	r1, [r4, #0]
 8004dcc:	432e      	orrs	r6, r5
 8004dce:	f021 0104 	bic.w	r1, r1, #4
 8004dd2:	6021      	str	r1, [r4, #0]
 8004dd4:	d04b      	beq.n	8004e6e <_printf_i+0x1a6>
 8004dd6:	4616      	mov	r6, r2
 8004dd8:	fbb5 f1f3 	udiv	r1, r5, r3
 8004ddc:	fb03 5711 	mls	r7, r3, r1, r5
 8004de0:	5dc7      	ldrb	r7, [r0, r7]
 8004de2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004de6:	462f      	mov	r7, r5
 8004de8:	42bb      	cmp	r3, r7
 8004dea:	460d      	mov	r5, r1
 8004dec:	d9f4      	bls.n	8004dd8 <_printf_i+0x110>
 8004dee:	2b08      	cmp	r3, #8
 8004df0:	d10b      	bne.n	8004e0a <_printf_i+0x142>
 8004df2:	6823      	ldr	r3, [r4, #0]
 8004df4:	07df      	lsls	r7, r3, #31
 8004df6:	d508      	bpl.n	8004e0a <_printf_i+0x142>
 8004df8:	6923      	ldr	r3, [r4, #16]
 8004dfa:	6861      	ldr	r1, [r4, #4]
 8004dfc:	4299      	cmp	r1, r3
 8004dfe:	bfde      	ittt	le
 8004e00:	2330      	movle	r3, #48	@ 0x30
 8004e02:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004e06:	f106 36ff 	addle.w	r6, r6, #4294967295
 8004e0a:	1b92      	subs	r2, r2, r6
 8004e0c:	6122      	str	r2, [r4, #16]
 8004e0e:	f8cd a000 	str.w	sl, [sp]
 8004e12:	464b      	mov	r3, r9
 8004e14:	aa03      	add	r2, sp, #12
 8004e16:	4621      	mov	r1, r4
 8004e18:	4640      	mov	r0, r8
 8004e1a:	f7ff fee7 	bl	8004bec <_printf_common>
 8004e1e:	3001      	adds	r0, #1
 8004e20:	d14a      	bne.n	8004eb8 <_printf_i+0x1f0>
 8004e22:	f04f 30ff 	mov.w	r0, #4294967295
 8004e26:	b004      	add	sp, #16
 8004e28:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004e2c:	6823      	ldr	r3, [r4, #0]
 8004e2e:	f043 0320 	orr.w	r3, r3, #32
 8004e32:	6023      	str	r3, [r4, #0]
 8004e34:	4832      	ldr	r0, [pc, #200]	@ (8004f00 <_printf_i+0x238>)
 8004e36:	2778      	movs	r7, #120	@ 0x78
 8004e38:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004e3c:	6823      	ldr	r3, [r4, #0]
 8004e3e:	6831      	ldr	r1, [r6, #0]
 8004e40:	061f      	lsls	r7, r3, #24
 8004e42:	f851 5b04 	ldr.w	r5, [r1], #4
 8004e46:	d402      	bmi.n	8004e4e <_printf_i+0x186>
 8004e48:	065f      	lsls	r7, r3, #25
 8004e4a:	bf48      	it	mi
 8004e4c:	b2ad      	uxthmi	r5, r5
 8004e4e:	6031      	str	r1, [r6, #0]
 8004e50:	07d9      	lsls	r1, r3, #31
 8004e52:	bf44      	itt	mi
 8004e54:	f043 0320 	orrmi.w	r3, r3, #32
 8004e58:	6023      	strmi	r3, [r4, #0]
 8004e5a:	b11d      	cbz	r5, 8004e64 <_printf_i+0x19c>
 8004e5c:	2310      	movs	r3, #16
 8004e5e:	e7ad      	b.n	8004dbc <_printf_i+0xf4>
 8004e60:	4826      	ldr	r0, [pc, #152]	@ (8004efc <_printf_i+0x234>)
 8004e62:	e7e9      	b.n	8004e38 <_printf_i+0x170>
 8004e64:	6823      	ldr	r3, [r4, #0]
 8004e66:	f023 0320 	bic.w	r3, r3, #32
 8004e6a:	6023      	str	r3, [r4, #0]
 8004e6c:	e7f6      	b.n	8004e5c <_printf_i+0x194>
 8004e6e:	4616      	mov	r6, r2
 8004e70:	e7bd      	b.n	8004dee <_printf_i+0x126>
 8004e72:	6833      	ldr	r3, [r6, #0]
 8004e74:	6825      	ldr	r5, [r4, #0]
 8004e76:	6961      	ldr	r1, [r4, #20]
 8004e78:	1d18      	adds	r0, r3, #4
 8004e7a:	6030      	str	r0, [r6, #0]
 8004e7c:	062e      	lsls	r6, r5, #24
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	d501      	bpl.n	8004e86 <_printf_i+0x1be>
 8004e82:	6019      	str	r1, [r3, #0]
 8004e84:	e002      	b.n	8004e8c <_printf_i+0x1c4>
 8004e86:	0668      	lsls	r0, r5, #25
 8004e88:	d5fb      	bpl.n	8004e82 <_printf_i+0x1ba>
 8004e8a:	8019      	strh	r1, [r3, #0]
 8004e8c:	2300      	movs	r3, #0
 8004e8e:	6123      	str	r3, [r4, #16]
 8004e90:	4616      	mov	r6, r2
 8004e92:	e7bc      	b.n	8004e0e <_printf_i+0x146>
 8004e94:	6833      	ldr	r3, [r6, #0]
 8004e96:	1d1a      	adds	r2, r3, #4
 8004e98:	6032      	str	r2, [r6, #0]
 8004e9a:	681e      	ldr	r6, [r3, #0]
 8004e9c:	6862      	ldr	r2, [r4, #4]
 8004e9e:	2100      	movs	r1, #0
 8004ea0:	4630      	mov	r0, r6
 8004ea2:	f7fb f9b5 	bl	8000210 <memchr>
 8004ea6:	b108      	cbz	r0, 8004eac <_printf_i+0x1e4>
 8004ea8:	1b80      	subs	r0, r0, r6
 8004eaa:	6060      	str	r0, [r4, #4]
 8004eac:	6863      	ldr	r3, [r4, #4]
 8004eae:	6123      	str	r3, [r4, #16]
 8004eb0:	2300      	movs	r3, #0
 8004eb2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004eb6:	e7aa      	b.n	8004e0e <_printf_i+0x146>
 8004eb8:	6923      	ldr	r3, [r4, #16]
 8004eba:	4632      	mov	r2, r6
 8004ebc:	4649      	mov	r1, r9
 8004ebe:	4640      	mov	r0, r8
 8004ec0:	47d0      	blx	sl
 8004ec2:	3001      	adds	r0, #1
 8004ec4:	d0ad      	beq.n	8004e22 <_printf_i+0x15a>
 8004ec6:	6823      	ldr	r3, [r4, #0]
 8004ec8:	079b      	lsls	r3, r3, #30
 8004eca:	d413      	bmi.n	8004ef4 <_printf_i+0x22c>
 8004ecc:	68e0      	ldr	r0, [r4, #12]
 8004ece:	9b03      	ldr	r3, [sp, #12]
 8004ed0:	4298      	cmp	r0, r3
 8004ed2:	bfb8      	it	lt
 8004ed4:	4618      	movlt	r0, r3
 8004ed6:	e7a6      	b.n	8004e26 <_printf_i+0x15e>
 8004ed8:	2301      	movs	r3, #1
 8004eda:	4632      	mov	r2, r6
 8004edc:	4649      	mov	r1, r9
 8004ede:	4640      	mov	r0, r8
 8004ee0:	47d0      	blx	sl
 8004ee2:	3001      	adds	r0, #1
 8004ee4:	d09d      	beq.n	8004e22 <_printf_i+0x15a>
 8004ee6:	3501      	adds	r5, #1
 8004ee8:	68e3      	ldr	r3, [r4, #12]
 8004eea:	9903      	ldr	r1, [sp, #12]
 8004eec:	1a5b      	subs	r3, r3, r1
 8004eee:	42ab      	cmp	r3, r5
 8004ef0:	dcf2      	bgt.n	8004ed8 <_printf_i+0x210>
 8004ef2:	e7eb      	b.n	8004ecc <_printf_i+0x204>
 8004ef4:	2500      	movs	r5, #0
 8004ef6:	f104 0619 	add.w	r6, r4, #25
 8004efa:	e7f5      	b.n	8004ee8 <_printf_i+0x220>
 8004efc:	08008d8a 	.word	0x08008d8a
 8004f00:	08008d9b 	.word	0x08008d9b

08004f04 <_scanf_float>:
 8004f04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004f08:	b087      	sub	sp, #28
 8004f0a:	4691      	mov	r9, r2
 8004f0c:	9303      	str	r3, [sp, #12]
 8004f0e:	688b      	ldr	r3, [r1, #8]
 8004f10:	1e5a      	subs	r2, r3, #1
 8004f12:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8004f16:	bf81      	itttt	hi
 8004f18:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8004f1c:	eb03 0b05 	addhi.w	fp, r3, r5
 8004f20:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8004f24:	608b      	strhi	r3, [r1, #8]
 8004f26:	680b      	ldr	r3, [r1, #0]
 8004f28:	460a      	mov	r2, r1
 8004f2a:	f04f 0500 	mov.w	r5, #0
 8004f2e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8004f32:	f842 3b1c 	str.w	r3, [r2], #28
 8004f36:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004f3a:	4680      	mov	r8, r0
 8004f3c:	460c      	mov	r4, r1
 8004f3e:	bf98      	it	ls
 8004f40:	f04f 0b00 	movls.w	fp, #0
 8004f44:	9201      	str	r2, [sp, #4]
 8004f46:	4616      	mov	r6, r2
 8004f48:	46aa      	mov	sl, r5
 8004f4a:	462f      	mov	r7, r5
 8004f4c:	9502      	str	r5, [sp, #8]
 8004f4e:	68a2      	ldr	r2, [r4, #8]
 8004f50:	b15a      	cbz	r2, 8004f6a <_scanf_float+0x66>
 8004f52:	f8d9 3000 	ldr.w	r3, [r9]
 8004f56:	781b      	ldrb	r3, [r3, #0]
 8004f58:	2b4e      	cmp	r3, #78	@ 0x4e
 8004f5a:	d863      	bhi.n	8005024 <_scanf_float+0x120>
 8004f5c:	2b40      	cmp	r3, #64	@ 0x40
 8004f5e:	d83b      	bhi.n	8004fd8 <_scanf_float+0xd4>
 8004f60:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8004f64:	b2c8      	uxtb	r0, r1
 8004f66:	280e      	cmp	r0, #14
 8004f68:	d939      	bls.n	8004fde <_scanf_float+0xda>
 8004f6a:	b11f      	cbz	r7, 8004f74 <_scanf_float+0x70>
 8004f6c:	6823      	ldr	r3, [r4, #0]
 8004f6e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004f72:	6023      	str	r3, [r4, #0]
 8004f74:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004f78:	f1ba 0f01 	cmp.w	sl, #1
 8004f7c:	f200 8114 	bhi.w	80051a8 <_scanf_float+0x2a4>
 8004f80:	9b01      	ldr	r3, [sp, #4]
 8004f82:	429e      	cmp	r6, r3
 8004f84:	f200 8105 	bhi.w	8005192 <_scanf_float+0x28e>
 8004f88:	2001      	movs	r0, #1
 8004f8a:	b007      	add	sp, #28
 8004f8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f90:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8004f94:	2a0d      	cmp	r2, #13
 8004f96:	d8e8      	bhi.n	8004f6a <_scanf_float+0x66>
 8004f98:	a101      	add	r1, pc, #4	@ (adr r1, 8004fa0 <_scanf_float+0x9c>)
 8004f9a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8004f9e:	bf00      	nop
 8004fa0:	080050e9 	.word	0x080050e9
 8004fa4:	08004f6b 	.word	0x08004f6b
 8004fa8:	08004f6b 	.word	0x08004f6b
 8004fac:	08004f6b 	.word	0x08004f6b
 8004fb0:	08005145 	.word	0x08005145
 8004fb4:	0800511f 	.word	0x0800511f
 8004fb8:	08004f6b 	.word	0x08004f6b
 8004fbc:	08004f6b 	.word	0x08004f6b
 8004fc0:	080050f7 	.word	0x080050f7
 8004fc4:	08004f6b 	.word	0x08004f6b
 8004fc8:	08004f6b 	.word	0x08004f6b
 8004fcc:	08004f6b 	.word	0x08004f6b
 8004fd0:	08004f6b 	.word	0x08004f6b
 8004fd4:	080050b3 	.word	0x080050b3
 8004fd8:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8004fdc:	e7da      	b.n	8004f94 <_scanf_float+0x90>
 8004fde:	290e      	cmp	r1, #14
 8004fe0:	d8c3      	bhi.n	8004f6a <_scanf_float+0x66>
 8004fe2:	a001      	add	r0, pc, #4	@ (adr r0, 8004fe8 <_scanf_float+0xe4>)
 8004fe4:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004fe8:	080050a3 	.word	0x080050a3
 8004fec:	08004f6b 	.word	0x08004f6b
 8004ff0:	080050a3 	.word	0x080050a3
 8004ff4:	08005133 	.word	0x08005133
 8004ff8:	08004f6b 	.word	0x08004f6b
 8004ffc:	08005045 	.word	0x08005045
 8005000:	08005089 	.word	0x08005089
 8005004:	08005089 	.word	0x08005089
 8005008:	08005089 	.word	0x08005089
 800500c:	08005089 	.word	0x08005089
 8005010:	08005089 	.word	0x08005089
 8005014:	08005089 	.word	0x08005089
 8005018:	08005089 	.word	0x08005089
 800501c:	08005089 	.word	0x08005089
 8005020:	08005089 	.word	0x08005089
 8005024:	2b6e      	cmp	r3, #110	@ 0x6e
 8005026:	d809      	bhi.n	800503c <_scanf_float+0x138>
 8005028:	2b60      	cmp	r3, #96	@ 0x60
 800502a:	d8b1      	bhi.n	8004f90 <_scanf_float+0x8c>
 800502c:	2b54      	cmp	r3, #84	@ 0x54
 800502e:	d07b      	beq.n	8005128 <_scanf_float+0x224>
 8005030:	2b59      	cmp	r3, #89	@ 0x59
 8005032:	d19a      	bne.n	8004f6a <_scanf_float+0x66>
 8005034:	2d07      	cmp	r5, #7
 8005036:	d198      	bne.n	8004f6a <_scanf_float+0x66>
 8005038:	2508      	movs	r5, #8
 800503a:	e02f      	b.n	800509c <_scanf_float+0x198>
 800503c:	2b74      	cmp	r3, #116	@ 0x74
 800503e:	d073      	beq.n	8005128 <_scanf_float+0x224>
 8005040:	2b79      	cmp	r3, #121	@ 0x79
 8005042:	e7f6      	b.n	8005032 <_scanf_float+0x12e>
 8005044:	6821      	ldr	r1, [r4, #0]
 8005046:	05c8      	lsls	r0, r1, #23
 8005048:	d51e      	bpl.n	8005088 <_scanf_float+0x184>
 800504a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800504e:	6021      	str	r1, [r4, #0]
 8005050:	3701      	adds	r7, #1
 8005052:	f1bb 0f00 	cmp.w	fp, #0
 8005056:	d003      	beq.n	8005060 <_scanf_float+0x15c>
 8005058:	3201      	adds	r2, #1
 800505a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800505e:	60a2      	str	r2, [r4, #8]
 8005060:	68a3      	ldr	r3, [r4, #8]
 8005062:	3b01      	subs	r3, #1
 8005064:	60a3      	str	r3, [r4, #8]
 8005066:	6923      	ldr	r3, [r4, #16]
 8005068:	3301      	adds	r3, #1
 800506a:	6123      	str	r3, [r4, #16]
 800506c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8005070:	3b01      	subs	r3, #1
 8005072:	2b00      	cmp	r3, #0
 8005074:	f8c9 3004 	str.w	r3, [r9, #4]
 8005078:	f340 8082 	ble.w	8005180 <_scanf_float+0x27c>
 800507c:	f8d9 3000 	ldr.w	r3, [r9]
 8005080:	3301      	adds	r3, #1
 8005082:	f8c9 3000 	str.w	r3, [r9]
 8005086:	e762      	b.n	8004f4e <_scanf_float+0x4a>
 8005088:	eb1a 0105 	adds.w	r1, sl, r5
 800508c:	f47f af6d 	bne.w	8004f6a <_scanf_float+0x66>
 8005090:	6822      	ldr	r2, [r4, #0]
 8005092:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8005096:	6022      	str	r2, [r4, #0]
 8005098:	460d      	mov	r5, r1
 800509a:	468a      	mov	sl, r1
 800509c:	f806 3b01 	strb.w	r3, [r6], #1
 80050a0:	e7de      	b.n	8005060 <_scanf_float+0x15c>
 80050a2:	6822      	ldr	r2, [r4, #0]
 80050a4:	0610      	lsls	r0, r2, #24
 80050a6:	f57f af60 	bpl.w	8004f6a <_scanf_float+0x66>
 80050aa:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80050ae:	6022      	str	r2, [r4, #0]
 80050b0:	e7f4      	b.n	800509c <_scanf_float+0x198>
 80050b2:	f1ba 0f00 	cmp.w	sl, #0
 80050b6:	d10c      	bne.n	80050d2 <_scanf_float+0x1ce>
 80050b8:	b977      	cbnz	r7, 80050d8 <_scanf_float+0x1d4>
 80050ba:	6822      	ldr	r2, [r4, #0]
 80050bc:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80050c0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80050c4:	d108      	bne.n	80050d8 <_scanf_float+0x1d4>
 80050c6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80050ca:	6022      	str	r2, [r4, #0]
 80050cc:	f04f 0a01 	mov.w	sl, #1
 80050d0:	e7e4      	b.n	800509c <_scanf_float+0x198>
 80050d2:	f1ba 0f02 	cmp.w	sl, #2
 80050d6:	d050      	beq.n	800517a <_scanf_float+0x276>
 80050d8:	2d01      	cmp	r5, #1
 80050da:	d002      	beq.n	80050e2 <_scanf_float+0x1de>
 80050dc:	2d04      	cmp	r5, #4
 80050de:	f47f af44 	bne.w	8004f6a <_scanf_float+0x66>
 80050e2:	3501      	adds	r5, #1
 80050e4:	b2ed      	uxtb	r5, r5
 80050e6:	e7d9      	b.n	800509c <_scanf_float+0x198>
 80050e8:	f1ba 0f01 	cmp.w	sl, #1
 80050ec:	f47f af3d 	bne.w	8004f6a <_scanf_float+0x66>
 80050f0:	f04f 0a02 	mov.w	sl, #2
 80050f4:	e7d2      	b.n	800509c <_scanf_float+0x198>
 80050f6:	b975      	cbnz	r5, 8005116 <_scanf_float+0x212>
 80050f8:	2f00      	cmp	r7, #0
 80050fa:	f47f af37 	bne.w	8004f6c <_scanf_float+0x68>
 80050fe:	6822      	ldr	r2, [r4, #0]
 8005100:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8005104:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8005108:	f040 8103 	bne.w	8005312 <_scanf_float+0x40e>
 800510c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005110:	6022      	str	r2, [r4, #0]
 8005112:	2501      	movs	r5, #1
 8005114:	e7c2      	b.n	800509c <_scanf_float+0x198>
 8005116:	2d03      	cmp	r5, #3
 8005118:	d0e3      	beq.n	80050e2 <_scanf_float+0x1de>
 800511a:	2d05      	cmp	r5, #5
 800511c:	e7df      	b.n	80050de <_scanf_float+0x1da>
 800511e:	2d02      	cmp	r5, #2
 8005120:	f47f af23 	bne.w	8004f6a <_scanf_float+0x66>
 8005124:	2503      	movs	r5, #3
 8005126:	e7b9      	b.n	800509c <_scanf_float+0x198>
 8005128:	2d06      	cmp	r5, #6
 800512a:	f47f af1e 	bne.w	8004f6a <_scanf_float+0x66>
 800512e:	2507      	movs	r5, #7
 8005130:	e7b4      	b.n	800509c <_scanf_float+0x198>
 8005132:	6822      	ldr	r2, [r4, #0]
 8005134:	0591      	lsls	r1, r2, #22
 8005136:	f57f af18 	bpl.w	8004f6a <_scanf_float+0x66>
 800513a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800513e:	6022      	str	r2, [r4, #0]
 8005140:	9702      	str	r7, [sp, #8]
 8005142:	e7ab      	b.n	800509c <_scanf_float+0x198>
 8005144:	6822      	ldr	r2, [r4, #0]
 8005146:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800514a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800514e:	d005      	beq.n	800515c <_scanf_float+0x258>
 8005150:	0550      	lsls	r0, r2, #21
 8005152:	f57f af0a 	bpl.w	8004f6a <_scanf_float+0x66>
 8005156:	2f00      	cmp	r7, #0
 8005158:	f000 80db 	beq.w	8005312 <_scanf_float+0x40e>
 800515c:	0591      	lsls	r1, r2, #22
 800515e:	bf58      	it	pl
 8005160:	9902      	ldrpl	r1, [sp, #8]
 8005162:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8005166:	bf58      	it	pl
 8005168:	1a79      	subpl	r1, r7, r1
 800516a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800516e:	bf58      	it	pl
 8005170:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8005174:	6022      	str	r2, [r4, #0]
 8005176:	2700      	movs	r7, #0
 8005178:	e790      	b.n	800509c <_scanf_float+0x198>
 800517a:	f04f 0a03 	mov.w	sl, #3
 800517e:	e78d      	b.n	800509c <_scanf_float+0x198>
 8005180:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8005184:	4649      	mov	r1, r9
 8005186:	4640      	mov	r0, r8
 8005188:	4798      	blx	r3
 800518a:	2800      	cmp	r0, #0
 800518c:	f43f aedf 	beq.w	8004f4e <_scanf_float+0x4a>
 8005190:	e6eb      	b.n	8004f6a <_scanf_float+0x66>
 8005192:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005196:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800519a:	464a      	mov	r2, r9
 800519c:	4640      	mov	r0, r8
 800519e:	4798      	blx	r3
 80051a0:	6923      	ldr	r3, [r4, #16]
 80051a2:	3b01      	subs	r3, #1
 80051a4:	6123      	str	r3, [r4, #16]
 80051a6:	e6eb      	b.n	8004f80 <_scanf_float+0x7c>
 80051a8:	1e6b      	subs	r3, r5, #1
 80051aa:	2b06      	cmp	r3, #6
 80051ac:	d824      	bhi.n	80051f8 <_scanf_float+0x2f4>
 80051ae:	2d02      	cmp	r5, #2
 80051b0:	d836      	bhi.n	8005220 <_scanf_float+0x31c>
 80051b2:	9b01      	ldr	r3, [sp, #4]
 80051b4:	429e      	cmp	r6, r3
 80051b6:	f67f aee7 	bls.w	8004f88 <_scanf_float+0x84>
 80051ba:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80051be:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80051c2:	464a      	mov	r2, r9
 80051c4:	4640      	mov	r0, r8
 80051c6:	4798      	blx	r3
 80051c8:	6923      	ldr	r3, [r4, #16]
 80051ca:	3b01      	subs	r3, #1
 80051cc:	6123      	str	r3, [r4, #16]
 80051ce:	e7f0      	b.n	80051b2 <_scanf_float+0x2ae>
 80051d0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80051d4:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80051d8:	464a      	mov	r2, r9
 80051da:	4640      	mov	r0, r8
 80051dc:	4798      	blx	r3
 80051de:	6923      	ldr	r3, [r4, #16]
 80051e0:	3b01      	subs	r3, #1
 80051e2:	6123      	str	r3, [r4, #16]
 80051e4:	f10a 3aff 	add.w	sl, sl, #4294967295
 80051e8:	fa5f fa8a 	uxtb.w	sl, sl
 80051ec:	f1ba 0f02 	cmp.w	sl, #2
 80051f0:	d1ee      	bne.n	80051d0 <_scanf_float+0x2cc>
 80051f2:	3d03      	subs	r5, #3
 80051f4:	b2ed      	uxtb	r5, r5
 80051f6:	1b76      	subs	r6, r6, r5
 80051f8:	6823      	ldr	r3, [r4, #0]
 80051fa:	05da      	lsls	r2, r3, #23
 80051fc:	d530      	bpl.n	8005260 <_scanf_float+0x35c>
 80051fe:	055b      	lsls	r3, r3, #21
 8005200:	d511      	bpl.n	8005226 <_scanf_float+0x322>
 8005202:	9b01      	ldr	r3, [sp, #4]
 8005204:	429e      	cmp	r6, r3
 8005206:	f67f aebf 	bls.w	8004f88 <_scanf_float+0x84>
 800520a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800520e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005212:	464a      	mov	r2, r9
 8005214:	4640      	mov	r0, r8
 8005216:	4798      	blx	r3
 8005218:	6923      	ldr	r3, [r4, #16]
 800521a:	3b01      	subs	r3, #1
 800521c:	6123      	str	r3, [r4, #16]
 800521e:	e7f0      	b.n	8005202 <_scanf_float+0x2fe>
 8005220:	46aa      	mov	sl, r5
 8005222:	46b3      	mov	fp, r6
 8005224:	e7de      	b.n	80051e4 <_scanf_float+0x2e0>
 8005226:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800522a:	6923      	ldr	r3, [r4, #16]
 800522c:	2965      	cmp	r1, #101	@ 0x65
 800522e:	f103 33ff 	add.w	r3, r3, #4294967295
 8005232:	f106 35ff 	add.w	r5, r6, #4294967295
 8005236:	6123      	str	r3, [r4, #16]
 8005238:	d00c      	beq.n	8005254 <_scanf_float+0x350>
 800523a:	2945      	cmp	r1, #69	@ 0x45
 800523c:	d00a      	beq.n	8005254 <_scanf_float+0x350>
 800523e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005242:	464a      	mov	r2, r9
 8005244:	4640      	mov	r0, r8
 8005246:	4798      	blx	r3
 8005248:	6923      	ldr	r3, [r4, #16]
 800524a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800524e:	3b01      	subs	r3, #1
 8005250:	1eb5      	subs	r5, r6, #2
 8005252:	6123      	str	r3, [r4, #16]
 8005254:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8005258:	464a      	mov	r2, r9
 800525a:	4640      	mov	r0, r8
 800525c:	4798      	blx	r3
 800525e:	462e      	mov	r6, r5
 8005260:	6822      	ldr	r2, [r4, #0]
 8005262:	f012 0210 	ands.w	r2, r2, #16
 8005266:	d001      	beq.n	800526c <_scanf_float+0x368>
 8005268:	2000      	movs	r0, #0
 800526a:	e68e      	b.n	8004f8a <_scanf_float+0x86>
 800526c:	7032      	strb	r2, [r6, #0]
 800526e:	6823      	ldr	r3, [r4, #0]
 8005270:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005274:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005278:	d125      	bne.n	80052c6 <_scanf_float+0x3c2>
 800527a:	9b02      	ldr	r3, [sp, #8]
 800527c:	429f      	cmp	r7, r3
 800527e:	d00a      	beq.n	8005296 <_scanf_float+0x392>
 8005280:	1bda      	subs	r2, r3, r7
 8005282:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8005286:	429e      	cmp	r6, r3
 8005288:	bf28      	it	cs
 800528a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800528e:	4922      	ldr	r1, [pc, #136]	@ (8005318 <_scanf_float+0x414>)
 8005290:	4630      	mov	r0, r6
 8005292:	f000 f977 	bl	8005584 <siprintf>
 8005296:	9901      	ldr	r1, [sp, #4]
 8005298:	2200      	movs	r2, #0
 800529a:	4640      	mov	r0, r8
 800529c:	f002 fc54 	bl	8007b48 <_strtod_r>
 80052a0:	9b03      	ldr	r3, [sp, #12]
 80052a2:	6821      	ldr	r1, [r4, #0]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f011 0f02 	tst.w	r1, #2
 80052aa:	ec57 6b10 	vmov	r6, r7, d0
 80052ae:	f103 0204 	add.w	r2, r3, #4
 80052b2:	d015      	beq.n	80052e0 <_scanf_float+0x3dc>
 80052b4:	9903      	ldr	r1, [sp, #12]
 80052b6:	600a      	str	r2, [r1, #0]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	e9c3 6700 	strd	r6, r7, [r3]
 80052be:	68e3      	ldr	r3, [r4, #12]
 80052c0:	3301      	adds	r3, #1
 80052c2:	60e3      	str	r3, [r4, #12]
 80052c4:	e7d0      	b.n	8005268 <_scanf_float+0x364>
 80052c6:	9b04      	ldr	r3, [sp, #16]
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d0e4      	beq.n	8005296 <_scanf_float+0x392>
 80052cc:	9905      	ldr	r1, [sp, #20]
 80052ce:	230a      	movs	r3, #10
 80052d0:	3101      	adds	r1, #1
 80052d2:	4640      	mov	r0, r8
 80052d4:	f002 fcb8 	bl	8007c48 <_strtol_r>
 80052d8:	9b04      	ldr	r3, [sp, #16]
 80052da:	9e05      	ldr	r6, [sp, #20]
 80052dc:	1ac2      	subs	r2, r0, r3
 80052de:	e7d0      	b.n	8005282 <_scanf_float+0x37e>
 80052e0:	f011 0f04 	tst.w	r1, #4
 80052e4:	9903      	ldr	r1, [sp, #12]
 80052e6:	600a      	str	r2, [r1, #0]
 80052e8:	d1e6      	bne.n	80052b8 <_scanf_float+0x3b4>
 80052ea:	681d      	ldr	r5, [r3, #0]
 80052ec:	4632      	mov	r2, r6
 80052ee:	463b      	mov	r3, r7
 80052f0:	4630      	mov	r0, r6
 80052f2:	4639      	mov	r1, r7
 80052f4:	f7fb fc3a 	bl	8000b6c <__aeabi_dcmpun>
 80052f8:	b128      	cbz	r0, 8005306 <_scanf_float+0x402>
 80052fa:	4808      	ldr	r0, [pc, #32]	@ (800531c <_scanf_float+0x418>)
 80052fc:	f000 facc 	bl	8005898 <nanf>
 8005300:	ed85 0a00 	vstr	s0, [r5]
 8005304:	e7db      	b.n	80052be <_scanf_float+0x3ba>
 8005306:	4630      	mov	r0, r6
 8005308:	4639      	mov	r1, r7
 800530a:	f7fb fc8d 	bl	8000c28 <__aeabi_d2f>
 800530e:	6028      	str	r0, [r5, #0]
 8005310:	e7d5      	b.n	80052be <_scanf_float+0x3ba>
 8005312:	2700      	movs	r7, #0
 8005314:	e62e      	b.n	8004f74 <_scanf_float+0x70>
 8005316:	bf00      	nop
 8005318:	08008dac 	.word	0x08008dac
 800531c:	08008eed 	.word	0x08008eed

08005320 <std>:
 8005320:	2300      	movs	r3, #0
 8005322:	b510      	push	{r4, lr}
 8005324:	4604      	mov	r4, r0
 8005326:	e9c0 3300 	strd	r3, r3, [r0]
 800532a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800532e:	6083      	str	r3, [r0, #8]
 8005330:	8181      	strh	r1, [r0, #12]
 8005332:	6643      	str	r3, [r0, #100]	@ 0x64
 8005334:	81c2      	strh	r2, [r0, #14]
 8005336:	6183      	str	r3, [r0, #24]
 8005338:	4619      	mov	r1, r3
 800533a:	2208      	movs	r2, #8
 800533c:	305c      	adds	r0, #92	@ 0x5c
 800533e:	f000 fa1b 	bl	8005778 <memset>
 8005342:	4b0d      	ldr	r3, [pc, #52]	@ (8005378 <std+0x58>)
 8005344:	6263      	str	r3, [r4, #36]	@ 0x24
 8005346:	4b0d      	ldr	r3, [pc, #52]	@ (800537c <std+0x5c>)
 8005348:	62a3      	str	r3, [r4, #40]	@ 0x28
 800534a:	4b0d      	ldr	r3, [pc, #52]	@ (8005380 <std+0x60>)
 800534c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800534e:	4b0d      	ldr	r3, [pc, #52]	@ (8005384 <std+0x64>)
 8005350:	6323      	str	r3, [r4, #48]	@ 0x30
 8005352:	4b0d      	ldr	r3, [pc, #52]	@ (8005388 <std+0x68>)
 8005354:	6224      	str	r4, [r4, #32]
 8005356:	429c      	cmp	r4, r3
 8005358:	d006      	beq.n	8005368 <std+0x48>
 800535a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800535e:	4294      	cmp	r4, r2
 8005360:	d002      	beq.n	8005368 <std+0x48>
 8005362:	33d0      	adds	r3, #208	@ 0xd0
 8005364:	429c      	cmp	r4, r3
 8005366:	d105      	bne.n	8005374 <std+0x54>
 8005368:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800536c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005370:	f000 ba8e 	b.w	8005890 <__retarget_lock_init_recursive>
 8005374:	bd10      	pop	{r4, pc}
 8005376:	bf00      	nop
 8005378:	080055c9 	.word	0x080055c9
 800537c:	080055eb 	.word	0x080055eb
 8005380:	08005623 	.word	0x08005623
 8005384:	08005647 	.word	0x08005647
 8005388:	20001378 	.word	0x20001378

0800538c <stdio_exit_handler>:
 800538c:	4a02      	ldr	r2, [pc, #8]	@ (8005398 <stdio_exit_handler+0xc>)
 800538e:	4903      	ldr	r1, [pc, #12]	@ (800539c <stdio_exit_handler+0x10>)
 8005390:	4803      	ldr	r0, [pc, #12]	@ (80053a0 <stdio_exit_handler+0x14>)
 8005392:	f000 b869 	b.w	8005468 <_fwalk_sglue>
 8005396:	bf00      	nop
 8005398:	20000010 	.word	0x20000010
 800539c:	08008289 	.word	0x08008289
 80053a0:	20000020 	.word	0x20000020

080053a4 <cleanup_stdio>:
 80053a4:	6841      	ldr	r1, [r0, #4]
 80053a6:	4b0c      	ldr	r3, [pc, #48]	@ (80053d8 <cleanup_stdio+0x34>)
 80053a8:	4299      	cmp	r1, r3
 80053aa:	b510      	push	{r4, lr}
 80053ac:	4604      	mov	r4, r0
 80053ae:	d001      	beq.n	80053b4 <cleanup_stdio+0x10>
 80053b0:	f002 ff6a 	bl	8008288 <_fflush_r>
 80053b4:	68a1      	ldr	r1, [r4, #8]
 80053b6:	4b09      	ldr	r3, [pc, #36]	@ (80053dc <cleanup_stdio+0x38>)
 80053b8:	4299      	cmp	r1, r3
 80053ba:	d002      	beq.n	80053c2 <cleanup_stdio+0x1e>
 80053bc:	4620      	mov	r0, r4
 80053be:	f002 ff63 	bl	8008288 <_fflush_r>
 80053c2:	68e1      	ldr	r1, [r4, #12]
 80053c4:	4b06      	ldr	r3, [pc, #24]	@ (80053e0 <cleanup_stdio+0x3c>)
 80053c6:	4299      	cmp	r1, r3
 80053c8:	d004      	beq.n	80053d4 <cleanup_stdio+0x30>
 80053ca:	4620      	mov	r0, r4
 80053cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80053d0:	f002 bf5a 	b.w	8008288 <_fflush_r>
 80053d4:	bd10      	pop	{r4, pc}
 80053d6:	bf00      	nop
 80053d8:	20001378 	.word	0x20001378
 80053dc:	200013e0 	.word	0x200013e0
 80053e0:	20001448 	.word	0x20001448

080053e4 <global_stdio_init.part.0>:
 80053e4:	b510      	push	{r4, lr}
 80053e6:	4b0b      	ldr	r3, [pc, #44]	@ (8005414 <global_stdio_init.part.0+0x30>)
 80053e8:	4c0b      	ldr	r4, [pc, #44]	@ (8005418 <global_stdio_init.part.0+0x34>)
 80053ea:	4a0c      	ldr	r2, [pc, #48]	@ (800541c <global_stdio_init.part.0+0x38>)
 80053ec:	601a      	str	r2, [r3, #0]
 80053ee:	4620      	mov	r0, r4
 80053f0:	2200      	movs	r2, #0
 80053f2:	2104      	movs	r1, #4
 80053f4:	f7ff ff94 	bl	8005320 <std>
 80053f8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80053fc:	2201      	movs	r2, #1
 80053fe:	2109      	movs	r1, #9
 8005400:	f7ff ff8e 	bl	8005320 <std>
 8005404:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005408:	2202      	movs	r2, #2
 800540a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800540e:	2112      	movs	r1, #18
 8005410:	f7ff bf86 	b.w	8005320 <std>
 8005414:	200014b0 	.word	0x200014b0
 8005418:	20001378 	.word	0x20001378
 800541c:	0800538d 	.word	0x0800538d

08005420 <__sfp_lock_acquire>:
 8005420:	4801      	ldr	r0, [pc, #4]	@ (8005428 <__sfp_lock_acquire+0x8>)
 8005422:	f000 ba36 	b.w	8005892 <__retarget_lock_acquire_recursive>
 8005426:	bf00      	nop
 8005428:	200014b9 	.word	0x200014b9

0800542c <__sfp_lock_release>:
 800542c:	4801      	ldr	r0, [pc, #4]	@ (8005434 <__sfp_lock_release+0x8>)
 800542e:	f000 ba31 	b.w	8005894 <__retarget_lock_release_recursive>
 8005432:	bf00      	nop
 8005434:	200014b9 	.word	0x200014b9

08005438 <__sinit>:
 8005438:	b510      	push	{r4, lr}
 800543a:	4604      	mov	r4, r0
 800543c:	f7ff fff0 	bl	8005420 <__sfp_lock_acquire>
 8005440:	6a23      	ldr	r3, [r4, #32]
 8005442:	b11b      	cbz	r3, 800544c <__sinit+0x14>
 8005444:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005448:	f7ff bff0 	b.w	800542c <__sfp_lock_release>
 800544c:	4b04      	ldr	r3, [pc, #16]	@ (8005460 <__sinit+0x28>)
 800544e:	6223      	str	r3, [r4, #32]
 8005450:	4b04      	ldr	r3, [pc, #16]	@ (8005464 <__sinit+0x2c>)
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d1f5      	bne.n	8005444 <__sinit+0xc>
 8005458:	f7ff ffc4 	bl	80053e4 <global_stdio_init.part.0>
 800545c:	e7f2      	b.n	8005444 <__sinit+0xc>
 800545e:	bf00      	nop
 8005460:	080053a5 	.word	0x080053a5
 8005464:	200014b0 	.word	0x200014b0

08005468 <_fwalk_sglue>:
 8005468:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800546c:	4607      	mov	r7, r0
 800546e:	4688      	mov	r8, r1
 8005470:	4614      	mov	r4, r2
 8005472:	2600      	movs	r6, #0
 8005474:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005478:	f1b9 0901 	subs.w	r9, r9, #1
 800547c:	d505      	bpl.n	800548a <_fwalk_sglue+0x22>
 800547e:	6824      	ldr	r4, [r4, #0]
 8005480:	2c00      	cmp	r4, #0
 8005482:	d1f7      	bne.n	8005474 <_fwalk_sglue+0xc>
 8005484:	4630      	mov	r0, r6
 8005486:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800548a:	89ab      	ldrh	r3, [r5, #12]
 800548c:	2b01      	cmp	r3, #1
 800548e:	d907      	bls.n	80054a0 <_fwalk_sglue+0x38>
 8005490:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005494:	3301      	adds	r3, #1
 8005496:	d003      	beq.n	80054a0 <_fwalk_sglue+0x38>
 8005498:	4629      	mov	r1, r5
 800549a:	4638      	mov	r0, r7
 800549c:	47c0      	blx	r8
 800549e:	4306      	orrs	r6, r0
 80054a0:	3568      	adds	r5, #104	@ 0x68
 80054a2:	e7e9      	b.n	8005478 <_fwalk_sglue+0x10>

080054a4 <iprintf>:
 80054a4:	b40f      	push	{r0, r1, r2, r3}
 80054a6:	b507      	push	{r0, r1, r2, lr}
 80054a8:	4906      	ldr	r1, [pc, #24]	@ (80054c4 <iprintf+0x20>)
 80054aa:	ab04      	add	r3, sp, #16
 80054ac:	6808      	ldr	r0, [r1, #0]
 80054ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80054b2:	6881      	ldr	r1, [r0, #8]
 80054b4:	9301      	str	r3, [sp, #4]
 80054b6:	f002 fd4b 	bl	8007f50 <_vfiprintf_r>
 80054ba:	b003      	add	sp, #12
 80054bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80054c0:	b004      	add	sp, #16
 80054c2:	4770      	bx	lr
 80054c4:	2000001c 	.word	0x2000001c

080054c8 <_puts_r>:
 80054c8:	6a03      	ldr	r3, [r0, #32]
 80054ca:	b570      	push	{r4, r5, r6, lr}
 80054cc:	6884      	ldr	r4, [r0, #8]
 80054ce:	4605      	mov	r5, r0
 80054d0:	460e      	mov	r6, r1
 80054d2:	b90b      	cbnz	r3, 80054d8 <_puts_r+0x10>
 80054d4:	f7ff ffb0 	bl	8005438 <__sinit>
 80054d8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80054da:	07db      	lsls	r3, r3, #31
 80054dc:	d405      	bmi.n	80054ea <_puts_r+0x22>
 80054de:	89a3      	ldrh	r3, [r4, #12]
 80054e0:	0598      	lsls	r0, r3, #22
 80054e2:	d402      	bmi.n	80054ea <_puts_r+0x22>
 80054e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80054e6:	f000 f9d4 	bl	8005892 <__retarget_lock_acquire_recursive>
 80054ea:	89a3      	ldrh	r3, [r4, #12]
 80054ec:	0719      	lsls	r1, r3, #28
 80054ee:	d502      	bpl.n	80054f6 <_puts_r+0x2e>
 80054f0:	6923      	ldr	r3, [r4, #16]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d135      	bne.n	8005562 <_puts_r+0x9a>
 80054f6:	4621      	mov	r1, r4
 80054f8:	4628      	mov	r0, r5
 80054fa:	f000 f8e7 	bl	80056cc <__swsetup_r>
 80054fe:	b380      	cbz	r0, 8005562 <_puts_r+0x9a>
 8005500:	f04f 35ff 	mov.w	r5, #4294967295
 8005504:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8005506:	07da      	lsls	r2, r3, #31
 8005508:	d405      	bmi.n	8005516 <_puts_r+0x4e>
 800550a:	89a3      	ldrh	r3, [r4, #12]
 800550c:	059b      	lsls	r3, r3, #22
 800550e:	d402      	bmi.n	8005516 <_puts_r+0x4e>
 8005510:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8005512:	f000 f9bf 	bl	8005894 <__retarget_lock_release_recursive>
 8005516:	4628      	mov	r0, r5
 8005518:	bd70      	pop	{r4, r5, r6, pc}
 800551a:	2b00      	cmp	r3, #0
 800551c:	da04      	bge.n	8005528 <_puts_r+0x60>
 800551e:	69a2      	ldr	r2, [r4, #24]
 8005520:	429a      	cmp	r2, r3
 8005522:	dc17      	bgt.n	8005554 <_puts_r+0x8c>
 8005524:	290a      	cmp	r1, #10
 8005526:	d015      	beq.n	8005554 <_puts_r+0x8c>
 8005528:	6823      	ldr	r3, [r4, #0]
 800552a:	1c5a      	adds	r2, r3, #1
 800552c:	6022      	str	r2, [r4, #0]
 800552e:	7019      	strb	r1, [r3, #0]
 8005530:	68a3      	ldr	r3, [r4, #8]
 8005532:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005536:	3b01      	subs	r3, #1
 8005538:	60a3      	str	r3, [r4, #8]
 800553a:	2900      	cmp	r1, #0
 800553c:	d1ed      	bne.n	800551a <_puts_r+0x52>
 800553e:	2b00      	cmp	r3, #0
 8005540:	da11      	bge.n	8005566 <_puts_r+0x9e>
 8005542:	4622      	mov	r2, r4
 8005544:	210a      	movs	r1, #10
 8005546:	4628      	mov	r0, r5
 8005548:	f000 f881 	bl	800564e <__swbuf_r>
 800554c:	3001      	adds	r0, #1
 800554e:	d0d7      	beq.n	8005500 <_puts_r+0x38>
 8005550:	250a      	movs	r5, #10
 8005552:	e7d7      	b.n	8005504 <_puts_r+0x3c>
 8005554:	4622      	mov	r2, r4
 8005556:	4628      	mov	r0, r5
 8005558:	f000 f879 	bl	800564e <__swbuf_r>
 800555c:	3001      	adds	r0, #1
 800555e:	d1e7      	bne.n	8005530 <_puts_r+0x68>
 8005560:	e7ce      	b.n	8005500 <_puts_r+0x38>
 8005562:	3e01      	subs	r6, #1
 8005564:	e7e4      	b.n	8005530 <_puts_r+0x68>
 8005566:	6823      	ldr	r3, [r4, #0]
 8005568:	1c5a      	adds	r2, r3, #1
 800556a:	6022      	str	r2, [r4, #0]
 800556c:	220a      	movs	r2, #10
 800556e:	701a      	strb	r2, [r3, #0]
 8005570:	e7ee      	b.n	8005550 <_puts_r+0x88>
	...

08005574 <puts>:
 8005574:	4b02      	ldr	r3, [pc, #8]	@ (8005580 <puts+0xc>)
 8005576:	4601      	mov	r1, r0
 8005578:	6818      	ldr	r0, [r3, #0]
 800557a:	f7ff bfa5 	b.w	80054c8 <_puts_r>
 800557e:	bf00      	nop
 8005580:	2000001c 	.word	0x2000001c

08005584 <siprintf>:
 8005584:	b40e      	push	{r1, r2, r3}
 8005586:	b510      	push	{r4, lr}
 8005588:	b09d      	sub	sp, #116	@ 0x74
 800558a:	ab1f      	add	r3, sp, #124	@ 0x7c
 800558c:	9002      	str	r0, [sp, #8]
 800558e:	9006      	str	r0, [sp, #24]
 8005590:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005594:	480a      	ldr	r0, [pc, #40]	@ (80055c0 <siprintf+0x3c>)
 8005596:	9107      	str	r1, [sp, #28]
 8005598:	9104      	str	r1, [sp, #16]
 800559a:	490a      	ldr	r1, [pc, #40]	@ (80055c4 <siprintf+0x40>)
 800559c:	f853 2b04 	ldr.w	r2, [r3], #4
 80055a0:	9105      	str	r1, [sp, #20]
 80055a2:	2400      	movs	r4, #0
 80055a4:	a902      	add	r1, sp, #8
 80055a6:	6800      	ldr	r0, [r0, #0]
 80055a8:	9301      	str	r3, [sp, #4]
 80055aa:	941b      	str	r4, [sp, #108]	@ 0x6c
 80055ac:	f002 fbaa 	bl	8007d04 <_svfiprintf_r>
 80055b0:	9b02      	ldr	r3, [sp, #8]
 80055b2:	701c      	strb	r4, [r3, #0]
 80055b4:	b01d      	add	sp, #116	@ 0x74
 80055b6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80055ba:	b003      	add	sp, #12
 80055bc:	4770      	bx	lr
 80055be:	bf00      	nop
 80055c0:	2000001c 	.word	0x2000001c
 80055c4:	ffff0208 	.word	0xffff0208

080055c8 <__sread>:
 80055c8:	b510      	push	{r4, lr}
 80055ca:	460c      	mov	r4, r1
 80055cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80055d0:	f000 f900 	bl	80057d4 <_read_r>
 80055d4:	2800      	cmp	r0, #0
 80055d6:	bfab      	itete	ge
 80055d8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80055da:	89a3      	ldrhlt	r3, [r4, #12]
 80055dc:	181b      	addge	r3, r3, r0
 80055de:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80055e2:	bfac      	ite	ge
 80055e4:	6563      	strge	r3, [r4, #84]	@ 0x54
 80055e6:	81a3      	strhlt	r3, [r4, #12]
 80055e8:	bd10      	pop	{r4, pc}

080055ea <__swrite>:
 80055ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80055ee:	461f      	mov	r7, r3
 80055f0:	898b      	ldrh	r3, [r1, #12]
 80055f2:	05db      	lsls	r3, r3, #23
 80055f4:	4605      	mov	r5, r0
 80055f6:	460c      	mov	r4, r1
 80055f8:	4616      	mov	r6, r2
 80055fa:	d505      	bpl.n	8005608 <__swrite+0x1e>
 80055fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005600:	2302      	movs	r3, #2
 8005602:	2200      	movs	r2, #0
 8005604:	f000 f8d4 	bl	80057b0 <_lseek_r>
 8005608:	89a3      	ldrh	r3, [r4, #12]
 800560a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800560e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005612:	81a3      	strh	r3, [r4, #12]
 8005614:	4632      	mov	r2, r6
 8005616:	463b      	mov	r3, r7
 8005618:	4628      	mov	r0, r5
 800561a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800561e:	f000 b8fb 	b.w	8005818 <_write_r>

08005622 <__sseek>:
 8005622:	b510      	push	{r4, lr}
 8005624:	460c      	mov	r4, r1
 8005626:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800562a:	f000 f8c1 	bl	80057b0 <_lseek_r>
 800562e:	1c43      	adds	r3, r0, #1
 8005630:	89a3      	ldrh	r3, [r4, #12]
 8005632:	bf15      	itete	ne
 8005634:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005636:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800563a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800563e:	81a3      	strheq	r3, [r4, #12]
 8005640:	bf18      	it	ne
 8005642:	81a3      	strhne	r3, [r4, #12]
 8005644:	bd10      	pop	{r4, pc}

08005646 <__sclose>:
 8005646:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800564a:	f000 b8a1 	b.w	8005790 <_close_r>

0800564e <__swbuf_r>:
 800564e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005650:	460e      	mov	r6, r1
 8005652:	4614      	mov	r4, r2
 8005654:	4605      	mov	r5, r0
 8005656:	b118      	cbz	r0, 8005660 <__swbuf_r+0x12>
 8005658:	6a03      	ldr	r3, [r0, #32]
 800565a:	b90b      	cbnz	r3, 8005660 <__swbuf_r+0x12>
 800565c:	f7ff feec 	bl	8005438 <__sinit>
 8005660:	69a3      	ldr	r3, [r4, #24]
 8005662:	60a3      	str	r3, [r4, #8]
 8005664:	89a3      	ldrh	r3, [r4, #12]
 8005666:	071a      	lsls	r2, r3, #28
 8005668:	d501      	bpl.n	800566e <__swbuf_r+0x20>
 800566a:	6923      	ldr	r3, [r4, #16]
 800566c:	b943      	cbnz	r3, 8005680 <__swbuf_r+0x32>
 800566e:	4621      	mov	r1, r4
 8005670:	4628      	mov	r0, r5
 8005672:	f000 f82b 	bl	80056cc <__swsetup_r>
 8005676:	b118      	cbz	r0, 8005680 <__swbuf_r+0x32>
 8005678:	f04f 37ff 	mov.w	r7, #4294967295
 800567c:	4638      	mov	r0, r7
 800567e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005680:	6823      	ldr	r3, [r4, #0]
 8005682:	6922      	ldr	r2, [r4, #16]
 8005684:	1a98      	subs	r0, r3, r2
 8005686:	6963      	ldr	r3, [r4, #20]
 8005688:	b2f6      	uxtb	r6, r6
 800568a:	4283      	cmp	r3, r0
 800568c:	4637      	mov	r7, r6
 800568e:	dc05      	bgt.n	800569c <__swbuf_r+0x4e>
 8005690:	4621      	mov	r1, r4
 8005692:	4628      	mov	r0, r5
 8005694:	f002 fdf8 	bl	8008288 <_fflush_r>
 8005698:	2800      	cmp	r0, #0
 800569a:	d1ed      	bne.n	8005678 <__swbuf_r+0x2a>
 800569c:	68a3      	ldr	r3, [r4, #8]
 800569e:	3b01      	subs	r3, #1
 80056a0:	60a3      	str	r3, [r4, #8]
 80056a2:	6823      	ldr	r3, [r4, #0]
 80056a4:	1c5a      	adds	r2, r3, #1
 80056a6:	6022      	str	r2, [r4, #0]
 80056a8:	701e      	strb	r6, [r3, #0]
 80056aa:	6962      	ldr	r2, [r4, #20]
 80056ac:	1c43      	adds	r3, r0, #1
 80056ae:	429a      	cmp	r2, r3
 80056b0:	d004      	beq.n	80056bc <__swbuf_r+0x6e>
 80056b2:	89a3      	ldrh	r3, [r4, #12]
 80056b4:	07db      	lsls	r3, r3, #31
 80056b6:	d5e1      	bpl.n	800567c <__swbuf_r+0x2e>
 80056b8:	2e0a      	cmp	r6, #10
 80056ba:	d1df      	bne.n	800567c <__swbuf_r+0x2e>
 80056bc:	4621      	mov	r1, r4
 80056be:	4628      	mov	r0, r5
 80056c0:	f002 fde2 	bl	8008288 <_fflush_r>
 80056c4:	2800      	cmp	r0, #0
 80056c6:	d0d9      	beq.n	800567c <__swbuf_r+0x2e>
 80056c8:	e7d6      	b.n	8005678 <__swbuf_r+0x2a>
	...

080056cc <__swsetup_r>:
 80056cc:	b538      	push	{r3, r4, r5, lr}
 80056ce:	4b29      	ldr	r3, [pc, #164]	@ (8005774 <__swsetup_r+0xa8>)
 80056d0:	4605      	mov	r5, r0
 80056d2:	6818      	ldr	r0, [r3, #0]
 80056d4:	460c      	mov	r4, r1
 80056d6:	b118      	cbz	r0, 80056e0 <__swsetup_r+0x14>
 80056d8:	6a03      	ldr	r3, [r0, #32]
 80056da:	b90b      	cbnz	r3, 80056e0 <__swsetup_r+0x14>
 80056dc:	f7ff feac 	bl	8005438 <__sinit>
 80056e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80056e4:	0719      	lsls	r1, r3, #28
 80056e6:	d422      	bmi.n	800572e <__swsetup_r+0x62>
 80056e8:	06da      	lsls	r2, r3, #27
 80056ea:	d407      	bmi.n	80056fc <__swsetup_r+0x30>
 80056ec:	2209      	movs	r2, #9
 80056ee:	602a      	str	r2, [r5, #0]
 80056f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80056f4:	81a3      	strh	r3, [r4, #12]
 80056f6:	f04f 30ff 	mov.w	r0, #4294967295
 80056fa:	e033      	b.n	8005764 <__swsetup_r+0x98>
 80056fc:	0758      	lsls	r0, r3, #29
 80056fe:	d512      	bpl.n	8005726 <__swsetup_r+0x5a>
 8005700:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005702:	b141      	cbz	r1, 8005716 <__swsetup_r+0x4a>
 8005704:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005708:	4299      	cmp	r1, r3
 800570a:	d002      	beq.n	8005712 <__swsetup_r+0x46>
 800570c:	4628      	mov	r0, r5
 800570e:	f000 ff23 	bl	8006558 <_free_r>
 8005712:	2300      	movs	r3, #0
 8005714:	6363      	str	r3, [r4, #52]	@ 0x34
 8005716:	89a3      	ldrh	r3, [r4, #12]
 8005718:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800571c:	81a3      	strh	r3, [r4, #12]
 800571e:	2300      	movs	r3, #0
 8005720:	6063      	str	r3, [r4, #4]
 8005722:	6923      	ldr	r3, [r4, #16]
 8005724:	6023      	str	r3, [r4, #0]
 8005726:	89a3      	ldrh	r3, [r4, #12]
 8005728:	f043 0308 	orr.w	r3, r3, #8
 800572c:	81a3      	strh	r3, [r4, #12]
 800572e:	6923      	ldr	r3, [r4, #16]
 8005730:	b94b      	cbnz	r3, 8005746 <__swsetup_r+0x7a>
 8005732:	89a3      	ldrh	r3, [r4, #12]
 8005734:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005738:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800573c:	d003      	beq.n	8005746 <__swsetup_r+0x7a>
 800573e:	4621      	mov	r1, r4
 8005740:	4628      	mov	r0, r5
 8005742:	f002 fdef 	bl	8008324 <__smakebuf_r>
 8005746:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800574a:	f013 0201 	ands.w	r2, r3, #1
 800574e:	d00a      	beq.n	8005766 <__swsetup_r+0x9a>
 8005750:	2200      	movs	r2, #0
 8005752:	60a2      	str	r2, [r4, #8]
 8005754:	6962      	ldr	r2, [r4, #20]
 8005756:	4252      	negs	r2, r2
 8005758:	61a2      	str	r2, [r4, #24]
 800575a:	6922      	ldr	r2, [r4, #16]
 800575c:	b942      	cbnz	r2, 8005770 <__swsetup_r+0xa4>
 800575e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005762:	d1c5      	bne.n	80056f0 <__swsetup_r+0x24>
 8005764:	bd38      	pop	{r3, r4, r5, pc}
 8005766:	0799      	lsls	r1, r3, #30
 8005768:	bf58      	it	pl
 800576a:	6962      	ldrpl	r2, [r4, #20]
 800576c:	60a2      	str	r2, [r4, #8]
 800576e:	e7f4      	b.n	800575a <__swsetup_r+0x8e>
 8005770:	2000      	movs	r0, #0
 8005772:	e7f7      	b.n	8005764 <__swsetup_r+0x98>
 8005774:	2000001c 	.word	0x2000001c

08005778 <memset>:
 8005778:	4402      	add	r2, r0
 800577a:	4603      	mov	r3, r0
 800577c:	4293      	cmp	r3, r2
 800577e:	d100      	bne.n	8005782 <memset+0xa>
 8005780:	4770      	bx	lr
 8005782:	f803 1b01 	strb.w	r1, [r3], #1
 8005786:	e7f9      	b.n	800577c <memset+0x4>

08005788 <_localeconv_r>:
 8005788:	4800      	ldr	r0, [pc, #0]	@ (800578c <_localeconv_r+0x4>)
 800578a:	4770      	bx	lr
 800578c:	2000015c 	.word	0x2000015c

08005790 <_close_r>:
 8005790:	b538      	push	{r3, r4, r5, lr}
 8005792:	4d06      	ldr	r5, [pc, #24]	@ (80057ac <_close_r+0x1c>)
 8005794:	2300      	movs	r3, #0
 8005796:	4604      	mov	r4, r0
 8005798:	4608      	mov	r0, r1
 800579a:	602b      	str	r3, [r5, #0]
 800579c:	f7fc fad0 	bl	8001d40 <_close>
 80057a0:	1c43      	adds	r3, r0, #1
 80057a2:	d102      	bne.n	80057aa <_close_r+0x1a>
 80057a4:	682b      	ldr	r3, [r5, #0]
 80057a6:	b103      	cbz	r3, 80057aa <_close_r+0x1a>
 80057a8:	6023      	str	r3, [r4, #0]
 80057aa:	bd38      	pop	{r3, r4, r5, pc}
 80057ac:	200014b4 	.word	0x200014b4

080057b0 <_lseek_r>:
 80057b0:	b538      	push	{r3, r4, r5, lr}
 80057b2:	4d07      	ldr	r5, [pc, #28]	@ (80057d0 <_lseek_r+0x20>)
 80057b4:	4604      	mov	r4, r0
 80057b6:	4608      	mov	r0, r1
 80057b8:	4611      	mov	r1, r2
 80057ba:	2200      	movs	r2, #0
 80057bc:	602a      	str	r2, [r5, #0]
 80057be:	461a      	mov	r2, r3
 80057c0:	f7fc fae5 	bl	8001d8e <_lseek>
 80057c4:	1c43      	adds	r3, r0, #1
 80057c6:	d102      	bne.n	80057ce <_lseek_r+0x1e>
 80057c8:	682b      	ldr	r3, [r5, #0]
 80057ca:	b103      	cbz	r3, 80057ce <_lseek_r+0x1e>
 80057cc:	6023      	str	r3, [r4, #0]
 80057ce:	bd38      	pop	{r3, r4, r5, pc}
 80057d0:	200014b4 	.word	0x200014b4

080057d4 <_read_r>:
 80057d4:	b538      	push	{r3, r4, r5, lr}
 80057d6:	4d07      	ldr	r5, [pc, #28]	@ (80057f4 <_read_r+0x20>)
 80057d8:	4604      	mov	r4, r0
 80057da:	4608      	mov	r0, r1
 80057dc:	4611      	mov	r1, r2
 80057de:	2200      	movs	r2, #0
 80057e0:	602a      	str	r2, [r5, #0]
 80057e2:	461a      	mov	r2, r3
 80057e4:	f7fc fa73 	bl	8001cce <_read>
 80057e8:	1c43      	adds	r3, r0, #1
 80057ea:	d102      	bne.n	80057f2 <_read_r+0x1e>
 80057ec:	682b      	ldr	r3, [r5, #0]
 80057ee:	b103      	cbz	r3, 80057f2 <_read_r+0x1e>
 80057f0:	6023      	str	r3, [r4, #0]
 80057f2:	bd38      	pop	{r3, r4, r5, pc}
 80057f4:	200014b4 	.word	0x200014b4

080057f8 <_sbrk_r>:
 80057f8:	b538      	push	{r3, r4, r5, lr}
 80057fa:	4d06      	ldr	r5, [pc, #24]	@ (8005814 <_sbrk_r+0x1c>)
 80057fc:	2300      	movs	r3, #0
 80057fe:	4604      	mov	r4, r0
 8005800:	4608      	mov	r0, r1
 8005802:	602b      	str	r3, [r5, #0]
 8005804:	f7fc fad0 	bl	8001da8 <_sbrk>
 8005808:	1c43      	adds	r3, r0, #1
 800580a:	d102      	bne.n	8005812 <_sbrk_r+0x1a>
 800580c:	682b      	ldr	r3, [r5, #0]
 800580e:	b103      	cbz	r3, 8005812 <_sbrk_r+0x1a>
 8005810:	6023      	str	r3, [r4, #0]
 8005812:	bd38      	pop	{r3, r4, r5, pc}
 8005814:	200014b4 	.word	0x200014b4

08005818 <_write_r>:
 8005818:	b538      	push	{r3, r4, r5, lr}
 800581a:	4d07      	ldr	r5, [pc, #28]	@ (8005838 <_write_r+0x20>)
 800581c:	4604      	mov	r4, r0
 800581e:	4608      	mov	r0, r1
 8005820:	4611      	mov	r1, r2
 8005822:	2200      	movs	r2, #0
 8005824:	602a      	str	r2, [r5, #0]
 8005826:	461a      	mov	r2, r3
 8005828:	f7fc fa6e 	bl	8001d08 <_write>
 800582c:	1c43      	adds	r3, r0, #1
 800582e:	d102      	bne.n	8005836 <_write_r+0x1e>
 8005830:	682b      	ldr	r3, [r5, #0]
 8005832:	b103      	cbz	r3, 8005836 <_write_r+0x1e>
 8005834:	6023      	str	r3, [r4, #0]
 8005836:	bd38      	pop	{r3, r4, r5, pc}
 8005838:	200014b4 	.word	0x200014b4

0800583c <__errno>:
 800583c:	4b01      	ldr	r3, [pc, #4]	@ (8005844 <__errno+0x8>)
 800583e:	6818      	ldr	r0, [r3, #0]
 8005840:	4770      	bx	lr
 8005842:	bf00      	nop
 8005844:	2000001c 	.word	0x2000001c

08005848 <__libc_init_array>:
 8005848:	b570      	push	{r4, r5, r6, lr}
 800584a:	4d0d      	ldr	r5, [pc, #52]	@ (8005880 <__libc_init_array+0x38>)
 800584c:	4c0d      	ldr	r4, [pc, #52]	@ (8005884 <__libc_init_array+0x3c>)
 800584e:	1b64      	subs	r4, r4, r5
 8005850:	10a4      	asrs	r4, r4, #2
 8005852:	2600      	movs	r6, #0
 8005854:	42a6      	cmp	r6, r4
 8005856:	d109      	bne.n	800586c <__libc_init_array+0x24>
 8005858:	4d0b      	ldr	r5, [pc, #44]	@ (8005888 <__libc_init_array+0x40>)
 800585a:	4c0c      	ldr	r4, [pc, #48]	@ (800588c <__libc_init_array+0x44>)
 800585c:	f003 fa22 	bl	8008ca4 <_init>
 8005860:	1b64      	subs	r4, r4, r5
 8005862:	10a4      	asrs	r4, r4, #2
 8005864:	2600      	movs	r6, #0
 8005866:	42a6      	cmp	r6, r4
 8005868:	d105      	bne.n	8005876 <__libc_init_array+0x2e>
 800586a:	bd70      	pop	{r4, r5, r6, pc}
 800586c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005870:	4798      	blx	r3
 8005872:	3601      	adds	r6, #1
 8005874:	e7ee      	b.n	8005854 <__libc_init_array+0xc>
 8005876:	f855 3b04 	ldr.w	r3, [r5], #4
 800587a:	4798      	blx	r3
 800587c:	3601      	adds	r6, #1
 800587e:	e7f2      	b.n	8005866 <__libc_init_array+0x1e>
 8005880:	080091ac 	.word	0x080091ac
 8005884:	080091ac 	.word	0x080091ac
 8005888:	080091ac 	.word	0x080091ac
 800588c:	080091b0 	.word	0x080091b0

08005890 <__retarget_lock_init_recursive>:
 8005890:	4770      	bx	lr

08005892 <__retarget_lock_acquire_recursive>:
 8005892:	4770      	bx	lr

08005894 <__retarget_lock_release_recursive>:
 8005894:	4770      	bx	lr
	...

08005898 <nanf>:
 8005898:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 80058a0 <nanf+0x8>
 800589c:	4770      	bx	lr
 800589e:	bf00      	nop
 80058a0:	7fc00000 	.word	0x7fc00000

080058a4 <quorem>:
 80058a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058a8:	6903      	ldr	r3, [r0, #16]
 80058aa:	690c      	ldr	r4, [r1, #16]
 80058ac:	42a3      	cmp	r3, r4
 80058ae:	4607      	mov	r7, r0
 80058b0:	db7e      	blt.n	80059b0 <quorem+0x10c>
 80058b2:	3c01      	subs	r4, #1
 80058b4:	f101 0814 	add.w	r8, r1, #20
 80058b8:	00a3      	lsls	r3, r4, #2
 80058ba:	f100 0514 	add.w	r5, r0, #20
 80058be:	9300      	str	r3, [sp, #0]
 80058c0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80058c4:	9301      	str	r3, [sp, #4]
 80058c6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80058ca:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80058ce:	3301      	adds	r3, #1
 80058d0:	429a      	cmp	r2, r3
 80058d2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80058d6:	fbb2 f6f3 	udiv	r6, r2, r3
 80058da:	d32e      	bcc.n	800593a <quorem+0x96>
 80058dc:	f04f 0a00 	mov.w	sl, #0
 80058e0:	46c4      	mov	ip, r8
 80058e2:	46ae      	mov	lr, r5
 80058e4:	46d3      	mov	fp, sl
 80058e6:	f85c 3b04 	ldr.w	r3, [ip], #4
 80058ea:	b298      	uxth	r0, r3
 80058ec:	fb06 a000 	mla	r0, r6, r0, sl
 80058f0:	0c02      	lsrs	r2, r0, #16
 80058f2:	0c1b      	lsrs	r3, r3, #16
 80058f4:	fb06 2303 	mla	r3, r6, r3, r2
 80058f8:	f8de 2000 	ldr.w	r2, [lr]
 80058fc:	b280      	uxth	r0, r0
 80058fe:	b292      	uxth	r2, r2
 8005900:	1a12      	subs	r2, r2, r0
 8005902:	445a      	add	r2, fp
 8005904:	f8de 0000 	ldr.w	r0, [lr]
 8005908:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800590c:	b29b      	uxth	r3, r3
 800590e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005912:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005916:	b292      	uxth	r2, r2
 8005918:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800591c:	45e1      	cmp	r9, ip
 800591e:	f84e 2b04 	str.w	r2, [lr], #4
 8005922:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005926:	d2de      	bcs.n	80058e6 <quorem+0x42>
 8005928:	9b00      	ldr	r3, [sp, #0]
 800592a:	58eb      	ldr	r3, [r5, r3]
 800592c:	b92b      	cbnz	r3, 800593a <quorem+0x96>
 800592e:	9b01      	ldr	r3, [sp, #4]
 8005930:	3b04      	subs	r3, #4
 8005932:	429d      	cmp	r5, r3
 8005934:	461a      	mov	r2, r3
 8005936:	d32f      	bcc.n	8005998 <quorem+0xf4>
 8005938:	613c      	str	r4, [r7, #16]
 800593a:	4638      	mov	r0, r7
 800593c:	f001 f912 	bl	8006b64 <__mcmp>
 8005940:	2800      	cmp	r0, #0
 8005942:	db25      	blt.n	8005990 <quorem+0xec>
 8005944:	4629      	mov	r1, r5
 8005946:	2000      	movs	r0, #0
 8005948:	f858 2b04 	ldr.w	r2, [r8], #4
 800594c:	f8d1 c000 	ldr.w	ip, [r1]
 8005950:	fa1f fe82 	uxth.w	lr, r2
 8005954:	fa1f f38c 	uxth.w	r3, ip
 8005958:	eba3 030e 	sub.w	r3, r3, lr
 800595c:	4403      	add	r3, r0
 800595e:	0c12      	lsrs	r2, r2, #16
 8005960:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005964:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005968:	b29b      	uxth	r3, r3
 800596a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800596e:	45c1      	cmp	r9, r8
 8005970:	f841 3b04 	str.w	r3, [r1], #4
 8005974:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005978:	d2e6      	bcs.n	8005948 <quorem+0xa4>
 800597a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800597e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005982:	b922      	cbnz	r2, 800598e <quorem+0xea>
 8005984:	3b04      	subs	r3, #4
 8005986:	429d      	cmp	r5, r3
 8005988:	461a      	mov	r2, r3
 800598a:	d30b      	bcc.n	80059a4 <quorem+0x100>
 800598c:	613c      	str	r4, [r7, #16]
 800598e:	3601      	adds	r6, #1
 8005990:	4630      	mov	r0, r6
 8005992:	b003      	add	sp, #12
 8005994:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005998:	6812      	ldr	r2, [r2, #0]
 800599a:	3b04      	subs	r3, #4
 800599c:	2a00      	cmp	r2, #0
 800599e:	d1cb      	bne.n	8005938 <quorem+0x94>
 80059a0:	3c01      	subs	r4, #1
 80059a2:	e7c6      	b.n	8005932 <quorem+0x8e>
 80059a4:	6812      	ldr	r2, [r2, #0]
 80059a6:	3b04      	subs	r3, #4
 80059a8:	2a00      	cmp	r2, #0
 80059aa:	d1ef      	bne.n	800598c <quorem+0xe8>
 80059ac:	3c01      	subs	r4, #1
 80059ae:	e7ea      	b.n	8005986 <quorem+0xe2>
 80059b0:	2000      	movs	r0, #0
 80059b2:	e7ee      	b.n	8005992 <quorem+0xee>
 80059b4:	0000      	movs	r0, r0
	...

080059b8 <_dtoa_r>:
 80059b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059bc:	69c7      	ldr	r7, [r0, #28]
 80059be:	b097      	sub	sp, #92	@ 0x5c
 80059c0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80059c4:	ec55 4b10 	vmov	r4, r5, d0
 80059c8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80059ca:	9107      	str	r1, [sp, #28]
 80059cc:	4681      	mov	r9, r0
 80059ce:	920c      	str	r2, [sp, #48]	@ 0x30
 80059d0:	9311      	str	r3, [sp, #68]	@ 0x44
 80059d2:	b97f      	cbnz	r7, 80059f4 <_dtoa_r+0x3c>
 80059d4:	2010      	movs	r0, #16
 80059d6:	f7fe fd89 	bl	80044ec <malloc>
 80059da:	4602      	mov	r2, r0
 80059dc:	f8c9 001c 	str.w	r0, [r9, #28]
 80059e0:	b920      	cbnz	r0, 80059ec <_dtoa_r+0x34>
 80059e2:	4ba9      	ldr	r3, [pc, #676]	@ (8005c88 <_dtoa_r+0x2d0>)
 80059e4:	21ef      	movs	r1, #239	@ 0xef
 80059e6:	48a9      	ldr	r0, [pc, #676]	@ (8005c8c <_dtoa_r+0x2d4>)
 80059e8:	f002 fd3e 	bl	8008468 <__assert_func>
 80059ec:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80059f0:	6007      	str	r7, [r0, #0]
 80059f2:	60c7      	str	r7, [r0, #12]
 80059f4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80059f8:	6819      	ldr	r1, [r3, #0]
 80059fa:	b159      	cbz	r1, 8005a14 <_dtoa_r+0x5c>
 80059fc:	685a      	ldr	r2, [r3, #4]
 80059fe:	604a      	str	r2, [r1, #4]
 8005a00:	2301      	movs	r3, #1
 8005a02:	4093      	lsls	r3, r2
 8005a04:	608b      	str	r3, [r1, #8]
 8005a06:	4648      	mov	r0, r9
 8005a08:	f000 fe30 	bl	800666c <_Bfree>
 8005a0c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005a10:	2200      	movs	r2, #0
 8005a12:	601a      	str	r2, [r3, #0]
 8005a14:	1e2b      	subs	r3, r5, #0
 8005a16:	bfb9      	ittee	lt
 8005a18:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005a1c:	9305      	strlt	r3, [sp, #20]
 8005a1e:	2300      	movge	r3, #0
 8005a20:	6033      	strge	r3, [r6, #0]
 8005a22:	9f05      	ldr	r7, [sp, #20]
 8005a24:	4b9a      	ldr	r3, [pc, #616]	@ (8005c90 <_dtoa_r+0x2d8>)
 8005a26:	bfbc      	itt	lt
 8005a28:	2201      	movlt	r2, #1
 8005a2a:	6032      	strlt	r2, [r6, #0]
 8005a2c:	43bb      	bics	r3, r7
 8005a2e:	d112      	bne.n	8005a56 <_dtoa_r+0x9e>
 8005a30:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005a32:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005a36:	6013      	str	r3, [r2, #0]
 8005a38:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8005a3c:	4323      	orrs	r3, r4
 8005a3e:	f000 855a 	beq.w	80064f6 <_dtoa_r+0xb3e>
 8005a42:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005a44:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8005ca4 <_dtoa_r+0x2ec>
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	f000 855c 	beq.w	8006506 <_dtoa_r+0xb4e>
 8005a4e:	f10a 0303 	add.w	r3, sl, #3
 8005a52:	f000 bd56 	b.w	8006502 <_dtoa_r+0xb4a>
 8005a56:	ed9d 7b04 	vldr	d7, [sp, #16]
 8005a5a:	2200      	movs	r2, #0
 8005a5c:	ec51 0b17 	vmov	r0, r1, d7
 8005a60:	2300      	movs	r3, #0
 8005a62:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8005a66:	f7fb f84f 	bl	8000b08 <__aeabi_dcmpeq>
 8005a6a:	4680      	mov	r8, r0
 8005a6c:	b158      	cbz	r0, 8005a86 <_dtoa_r+0xce>
 8005a6e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8005a70:	2301      	movs	r3, #1
 8005a72:	6013      	str	r3, [r2, #0]
 8005a74:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8005a76:	b113      	cbz	r3, 8005a7e <_dtoa_r+0xc6>
 8005a78:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8005a7a:	4b86      	ldr	r3, [pc, #536]	@ (8005c94 <_dtoa_r+0x2dc>)
 8005a7c:	6013      	str	r3, [r2, #0]
 8005a7e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8005ca8 <_dtoa_r+0x2f0>
 8005a82:	f000 bd40 	b.w	8006506 <_dtoa_r+0xb4e>
 8005a86:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8005a8a:	aa14      	add	r2, sp, #80	@ 0x50
 8005a8c:	a915      	add	r1, sp, #84	@ 0x54
 8005a8e:	4648      	mov	r0, r9
 8005a90:	f001 f988 	bl	8006da4 <__d2b>
 8005a94:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8005a98:	9002      	str	r0, [sp, #8]
 8005a9a:	2e00      	cmp	r6, #0
 8005a9c:	d078      	beq.n	8005b90 <_dtoa_r+0x1d8>
 8005a9e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005aa0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8005aa4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005aa8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005aac:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005ab0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005ab4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005ab8:	4619      	mov	r1, r3
 8005aba:	2200      	movs	r2, #0
 8005abc:	4b76      	ldr	r3, [pc, #472]	@ (8005c98 <_dtoa_r+0x2e0>)
 8005abe:	f7fa fc03 	bl	80002c8 <__aeabi_dsub>
 8005ac2:	a36b      	add	r3, pc, #428	@ (adr r3, 8005c70 <_dtoa_r+0x2b8>)
 8005ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ac8:	f7fa fdb6 	bl	8000638 <__aeabi_dmul>
 8005acc:	a36a      	add	r3, pc, #424	@ (adr r3, 8005c78 <_dtoa_r+0x2c0>)
 8005ace:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ad2:	f7fa fbfb 	bl	80002cc <__adddf3>
 8005ad6:	4604      	mov	r4, r0
 8005ad8:	4630      	mov	r0, r6
 8005ada:	460d      	mov	r5, r1
 8005adc:	f7fa fd42 	bl	8000564 <__aeabi_i2d>
 8005ae0:	a367      	add	r3, pc, #412	@ (adr r3, 8005c80 <_dtoa_r+0x2c8>)
 8005ae2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ae6:	f7fa fda7 	bl	8000638 <__aeabi_dmul>
 8005aea:	4602      	mov	r2, r0
 8005aec:	460b      	mov	r3, r1
 8005aee:	4620      	mov	r0, r4
 8005af0:	4629      	mov	r1, r5
 8005af2:	f7fa fbeb 	bl	80002cc <__adddf3>
 8005af6:	4604      	mov	r4, r0
 8005af8:	460d      	mov	r5, r1
 8005afa:	f7fb f84d 	bl	8000b98 <__aeabi_d2iz>
 8005afe:	2200      	movs	r2, #0
 8005b00:	4607      	mov	r7, r0
 8005b02:	2300      	movs	r3, #0
 8005b04:	4620      	mov	r0, r4
 8005b06:	4629      	mov	r1, r5
 8005b08:	f7fb f808 	bl	8000b1c <__aeabi_dcmplt>
 8005b0c:	b140      	cbz	r0, 8005b20 <_dtoa_r+0x168>
 8005b0e:	4638      	mov	r0, r7
 8005b10:	f7fa fd28 	bl	8000564 <__aeabi_i2d>
 8005b14:	4622      	mov	r2, r4
 8005b16:	462b      	mov	r3, r5
 8005b18:	f7fa fff6 	bl	8000b08 <__aeabi_dcmpeq>
 8005b1c:	b900      	cbnz	r0, 8005b20 <_dtoa_r+0x168>
 8005b1e:	3f01      	subs	r7, #1
 8005b20:	2f16      	cmp	r7, #22
 8005b22:	d852      	bhi.n	8005bca <_dtoa_r+0x212>
 8005b24:	4b5d      	ldr	r3, [pc, #372]	@ (8005c9c <_dtoa_r+0x2e4>)
 8005b26:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005b2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b2e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005b32:	f7fa fff3 	bl	8000b1c <__aeabi_dcmplt>
 8005b36:	2800      	cmp	r0, #0
 8005b38:	d049      	beq.n	8005bce <_dtoa_r+0x216>
 8005b3a:	3f01      	subs	r7, #1
 8005b3c:	2300      	movs	r3, #0
 8005b3e:	9310      	str	r3, [sp, #64]	@ 0x40
 8005b40:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005b42:	1b9b      	subs	r3, r3, r6
 8005b44:	1e5a      	subs	r2, r3, #1
 8005b46:	bf45      	ittet	mi
 8005b48:	f1c3 0301 	rsbmi	r3, r3, #1
 8005b4c:	9300      	strmi	r3, [sp, #0]
 8005b4e:	2300      	movpl	r3, #0
 8005b50:	2300      	movmi	r3, #0
 8005b52:	9206      	str	r2, [sp, #24]
 8005b54:	bf54      	ite	pl
 8005b56:	9300      	strpl	r3, [sp, #0]
 8005b58:	9306      	strmi	r3, [sp, #24]
 8005b5a:	2f00      	cmp	r7, #0
 8005b5c:	db39      	blt.n	8005bd2 <_dtoa_r+0x21a>
 8005b5e:	9b06      	ldr	r3, [sp, #24]
 8005b60:	970d      	str	r7, [sp, #52]	@ 0x34
 8005b62:	443b      	add	r3, r7
 8005b64:	9306      	str	r3, [sp, #24]
 8005b66:	2300      	movs	r3, #0
 8005b68:	9308      	str	r3, [sp, #32]
 8005b6a:	9b07      	ldr	r3, [sp, #28]
 8005b6c:	2b09      	cmp	r3, #9
 8005b6e:	d863      	bhi.n	8005c38 <_dtoa_r+0x280>
 8005b70:	2b05      	cmp	r3, #5
 8005b72:	bfc4      	itt	gt
 8005b74:	3b04      	subgt	r3, #4
 8005b76:	9307      	strgt	r3, [sp, #28]
 8005b78:	9b07      	ldr	r3, [sp, #28]
 8005b7a:	f1a3 0302 	sub.w	r3, r3, #2
 8005b7e:	bfcc      	ite	gt
 8005b80:	2400      	movgt	r4, #0
 8005b82:	2401      	movle	r4, #1
 8005b84:	2b03      	cmp	r3, #3
 8005b86:	d863      	bhi.n	8005c50 <_dtoa_r+0x298>
 8005b88:	e8df f003 	tbb	[pc, r3]
 8005b8c:	2b375452 	.word	0x2b375452
 8005b90:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8005b94:	441e      	add	r6, r3
 8005b96:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8005b9a:	2b20      	cmp	r3, #32
 8005b9c:	bfc1      	itttt	gt
 8005b9e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8005ba2:	409f      	lslgt	r7, r3
 8005ba4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8005ba8:	fa24 f303 	lsrgt.w	r3, r4, r3
 8005bac:	bfd6      	itet	le
 8005bae:	f1c3 0320 	rsble	r3, r3, #32
 8005bb2:	ea47 0003 	orrgt.w	r0, r7, r3
 8005bb6:	fa04 f003 	lslle.w	r0, r4, r3
 8005bba:	f7fa fcc3 	bl	8000544 <__aeabi_ui2d>
 8005bbe:	2201      	movs	r2, #1
 8005bc0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8005bc4:	3e01      	subs	r6, #1
 8005bc6:	9212      	str	r2, [sp, #72]	@ 0x48
 8005bc8:	e776      	b.n	8005ab8 <_dtoa_r+0x100>
 8005bca:	2301      	movs	r3, #1
 8005bcc:	e7b7      	b.n	8005b3e <_dtoa_r+0x186>
 8005bce:	9010      	str	r0, [sp, #64]	@ 0x40
 8005bd0:	e7b6      	b.n	8005b40 <_dtoa_r+0x188>
 8005bd2:	9b00      	ldr	r3, [sp, #0]
 8005bd4:	1bdb      	subs	r3, r3, r7
 8005bd6:	9300      	str	r3, [sp, #0]
 8005bd8:	427b      	negs	r3, r7
 8005bda:	9308      	str	r3, [sp, #32]
 8005bdc:	2300      	movs	r3, #0
 8005bde:	930d      	str	r3, [sp, #52]	@ 0x34
 8005be0:	e7c3      	b.n	8005b6a <_dtoa_r+0x1b2>
 8005be2:	2301      	movs	r3, #1
 8005be4:	9309      	str	r3, [sp, #36]	@ 0x24
 8005be6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005be8:	eb07 0b03 	add.w	fp, r7, r3
 8005bec:	f10b 0301 	add.w	r3, fp, #1
 8005bf0:	2b01      	cmp	r3, #1
 8005bf2:	9303      	str	r3, [sp, #12]
 8005bf4:	bfb8      	it	lt
 8005bf6:	2301      	movlt	r3, #1
 8005bf8:	e006      	b.n	8005c08 <_dtoa_r+0x250>
 8005bfa:	2301      	movs	r3, #1
 8005bfc:	9309      	str	r3, [sp, #36]	@ 0x24
 8005bfe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	dd28      	ble.n	8005c56 <_dtoa_r+0x29e>
 8005c04:	469b      	mov	fp, r3
 8005c06:	9303      	str	r3, [sp, #12]
 8005c08:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8005c0c:	2100      	movs	r1, #0
 8005c0e:	2204      	movs	r2, #4
 8005c10:	f102 0514 	add.w	r5, r2, #20
 8005c14:	429d      	cmp	r5, r3
 8005c16:	d926      	bls.n	8005c66 <_dtoa_r+0x2ae>
 8005c18:	6041      	str	r1, [r0, #4]
 8005c1a:	4648      	mov	r0, r9
 8005c1c:	f000 fce6 	bl	80065ec <_Balloc>
 8005c20:	4682      	mov	sl, r0
 8005c22:	2800      	cmp	r0, #0
 8005c24:	d142      	bne.n	8005cac <_dtoa_r+0x2f4>
 8005c26:	4b1e      	ldr	r3, [pc, #120]	@ (8005ca0 <_dtoa_r+0x2e8>)
 8005c28:	4602      	mov	r2, r0
 8005c2a:	f240 11af 	movw	r1, #431	@ 0x1af
 8005c2e:	e6da      	b.n	80059e6 <_dtoa_r+0x2e>
 8005c30:	2300      	movs	r3, #0
 8005c32:	e7e3      	b.n	8005bfc <_dtoa_r+0x244>
 8005c34:	2300      	movs	r3, #0
 8005c36:	e7d5      	b.n	8005be4 <_dtoa_r+0x22c>
 8005c38:	2401      	movs	r4, #1
 8005c3a:	2300      	movs	r3, #0
 8005c3c:	9307      	str	r3, [sp, #28]
 8005c3e:	9409      	str	r4, [sp, #36]	@ 0x24
 8005c40:	f04f 3bff 	mov.w	fp, #4294967295
 8005c44:	2200      	movs	r2, #0
 8005c46:	f8cd b00c 	str.w	fp, [sp, #12]
 8005c4a:	2312      	movs	r3, #18
 8005c4c:	920c      	str	r2, [sp, #48]	@ 0x30
 8005c4e:	e7db      	b.n	8005c08 <_dtoa_r+0x250>
 8005c50:	2301      	movs	r3, #1
 8005c52:	9309      	str	r3, [sp, #36]	@ 0x24
 8005c54:	e7f4      	b.n	8005c40 <_dtoa_r+0x288>
 8005c56:	f04f 0b01 	mov.w	fp, #1
 8005c5a:	f8cd b00c 	str.w	fp, [sp, #12]
 8005c5e:	465b      	mov	r3, fp
 8005c60:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8005c64:	e7d0      	b.n	8005c08 <_dtoa_r+0x250>
 8005c66:	3101      	adds	r1, #1
 8005c68:	0052      	lsls	r2, r2, #1
 8005c6a:	e7d1      	b.n	8005c10 <_dtoa_r+0x258>
 8005c6c:	f3af 8000 	nop.w
 8005c70:	636f4361 	.word	0x636f4361
 8005c74:	3fd287a7 	.word	0x3fd287a7
 8005c78:	8b60c8b3 	.word	0x8b60c8b3
 8005c7c:	3fc68a28 	.word	0x3fc68a28
 8005c80:	509f79fb 	.word	0x509f79fb
 8005c84:	3fd34413 	.word	0x3fd34413
 8005c88:	08008dbe 	.word	0x08008dbe
 8005c8c:	08008dd5 	.word	0x08008dd5
 8005c90:	7ff00000 	.word	0x7ff00000
 8005c94:	08008d89 	.word	0x08008d89
 8005c98:	3ff80000 	.word	0x3ff80000
 8005c9c:	08008f88 	.word	0x08008f88
 8005ca0:	08008e2d 	.word	0x08008e2d
 8005ca4:	08008dba 	.word	0x08008dba
 8005ca8:	08008d88 	.word	0x08008d88
 8005cac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005cb0:	6018      	str	r0, [r3, #0]
 8005cb2:	9b03      	ldr	r3, [sp, #12]
 8005cb4:	2b0e      	cmp	r3, #14
 8005cb6:	f200 80a1 	bhi.w	8005dfc <_dtoa_r+0x444>
 8005cba:	2c00      	cmp	r4, #0
 8005cbc:	f000 809e 	beq.w	8005dfc <_dtoa_r+0x444>
 8005cc0:	2f00      	cmp	r7, #0
 8005cc2:	dd33      	ble.n	8005d2c <_dtoa_r+0x374>
 8005cc4:	4b9c      	ldr	r3, [pc, #624]	@ (8005f38 <_dtoa_r+0x580>)
 8005cc6:	f007 020f 	and.w	r2, r7, #15
 8005cca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005cce:	ed93 7b00 	vldr	d7, [r3]
 8005cd2:	05f8      	lsls	r0, r7, #23
 8005cd4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8005cd8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8005cdc:	d516      	bpl.n	8005d0c <_dtoa_r+0x354>
 8005cde:	4b97      	ldr	r3, [pc, #604]	@ (8005f3c <_dtoa_r+0x584>)
 8005ce0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005ce4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005ce8:	f7fa fdd0 	bl	800088c <__aeabi_ddiv>
 8005cec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005cf0:	f004 040f 	and.w	r4, r4, #15
 8005cf4:	2603      	movs	r6, #3
 8005cf6:	4d91      	ldr	r5, [pc, #580]	@ (8005f3c <_dtoa_r+0x584>)
 8005cf8:	b954      	cbnz	r4, 8005d10 <_dtoa_r+0x358>
 8005cfa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005cfe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005d02:	f7fa fdc3 	bl	800088c <__aeabi_ddiv>
 8005d06:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005d0a:	e028      	b.n	8005d5e <_dtoa_r+0x3a6>
 8005d0c:	2602      	movs	r6, #2
 8005d0e:	e7f2      	b.n	8005cf6 <_dtoa_r+0x33e>
 8005d10:	07e1      	lsls	r1, r4, #31
 8005d12:	d508      	bpl.n	8005d26 <_dtoa_r+0x36e>
 8005d14:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005d18:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005d1c:	f7fa fc8c 	bl	8000638 <__aeabi_dmul>
 8005d20:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005d24:	3601      	adds	r6, #1
 8005d26:	1064      	asrs	r4, r4, #1
 8005d28:	3508      	adds	r5, #8
 8005d2a:	e7e5      	b.n	8005cf8 <_dtoa_r+0x340>
 8005d2c:	f000 80af 	beq.w	8005e8e <_dtoa_r+0x4d6>
 8005d30:	427c      	negs	r4, r7
 8005d32:	4b81      	ldr	r3, [pc, #516]	@ (8005f38 <_dtoa_r+0x580>)
 8005d34:	4d81      	ldr	r5, [pc, #516]	@ (8005f3c <_dtoa_r+0x584>)
 8005d36:	f004 020f 	and.w	r2, r4, #15
 8005d3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005d3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d42:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8005d46:	f7fa fc77 	bl	8000638 <__aeabi_dmul>
 8005d4a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005d4e:	1124      	asrs	r4, r4, #4
 8005d50:	2300      	movs	r3, #0
 8005d52:	2602      	movs	r6, #2
 8005d54:	2c00      	cmp	r4, #0
 8005d56:	f040 808f 	bne.w	8005e78 <_dtoa_r+0x4c0>
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d1d3      	bne.n	8005d06 <_dtoa_r+0x34e>
 8005d5e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8005d60:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8005d64:	2b00      	cmp	r3, #0
 8005d66:	f000 8094 	beq.w	8005e92 <_dtoa_r+0x4da>
 8005d6a:	4b75      	ldr	r3, [pc, #468]	@ (8005f40 <_dtoa_r+0x588>)
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	4620      	mov	r0, r4
 8005d70:	4629      	mov	r1, r5
 8005d72:	f7fa fed3 	bl	8000b1c <__aeabi_dcmplt>
 8005d76:	2800      	cmp	r0, #0
 8005d78:	f000 808b 	beq.w	8005e92 <_dtoa_r+0x4da>
 8005d7c:	9b03      	ldr	r3, [sp, #12]
 8005d7e:	2b00      	cmp	r3, #0
 8005d80:	f000 8087 	beq.w	8005e92 <_dtoa_r+0x4da>
 8005d84:	f1bb 0f00 	cmp.w	fp, #0
 8005d88:	dd34      	ble.n	8005df4 <_dtoa_r+0x43c>
 8005d8a:	4620      	mov	r0, r4
 8005d8c:	4b6d      	ldr	r3, [pc, #436]	@ (8005f44 <_dtoa_r+0x58c>)
 8005d8e:	2200      	movs	r2, #0
 8005d90:	4629      	mov	r1, r5
 8005d92:	f7fa fc51 	bl	8000638 <__aeabi_dmul>
 8005d96:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005d9a:	f107 38ff 	add.w	r8, r7, #4294967295
 8005d9e:	3601      	adds	r6, #1
 8005da0:	465c      	mov	r4, fp
 8005da2:	4630      	mov	r0, r6
 8005da4:	f7fa fbde 	bl	8000564 <__aeabi_i2d>
 8005da8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005dac:	f7fa fc44 	bl	8000638 <__aeabi_dmul>
 8005db0:	4b65      	ldr	r3, [pc, #404]	@ (8005f48 <_dtoa_r+0x590>)
 8005db2:	2200      	movs	r2, #0
 8005db4:	f7fa fa8a 	bl	80002cc <__adddf3>
 8005db8:	4605      	mov	r5, r0
 8005dba:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8005dbe:	2c00      	cmp	r4, #0
 8005dc0:	d16a      	bne.n	8005e98 <_dtoa_r+0x4e0>
 8005dc2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005dc6:	4b61      	ldr	r3, [pc, #388]	@ (8005f4c <_dtoa_r+0x594>)
 8005dc8:	2200      	movs	r2, #0
 8005dca:	f7fa fa7d 	bl	80002c8 <__aeabi_dsub>
 8005dce:	4602      	mov	r2, r0
 8005dd0:	460b      	mov	r3, r1
 8005dd2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005dd6:	462a      	mov	r2, r5
 8005dd8:	4633      	mov	r3, r6
 8005dda:	f7fa febd 	bl	8000b58 <__aeabi_dcmpgt>
 8005dde:	2800      	cmp	r0, #0
 8005de0:	f040 8298 	bne.w	8006314 <_dtoa_r+0x95c>
 8005de4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005de8:	462a      	mov	r2, r5
 8005dea:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8005dee:	f7fa fe95 	bl	8000b1c <__aeabi_dcmplt>
 8005df2:	bb38      	cbnz	r0, 8005e44 <_dtoa_r+0x48c>
 8005df4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8005df8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005dfc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	f2c0 8157 	blt.w	80060b2 <_dtoa_r+0x6fa>
 8005e04:	2f0e      	cmp	r7, #14
 8005e06:	f300 8154 	bgt.w	80060b2 <_dtoa_r+0x6fa>
 8005e0a:	4b4b      	ldr	r3, [pc, #300]	@ (8005f38 <_dtoa_r+0x580>)
 8005e0c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005e10:	ed93 7b00 	vldr	d7, [r3]
 8005e14:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005e16:	2b00      	cmp	r3, #0
 8005e18:	ed8d 7b00 	vstr	d7, [sp]
 8005e1c:	f280 80e5 	bge.w	8005fea <_dtoa_r+0x632>
 8005e20:	9b03      	ldr	r3, [sp, #12]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	f300 80e1 	bgt.w	8005fea <_dtoa_r+0x632>
 8005e28:	d10c      	bne.n	8005e44 <_dtoa_r+0x48c>
 8005e2a:	4b48      	ldr	r3, [pc, #288]	@ (8005f4c <_dtoa_r+0x594>)
 8005e2c:	2200      	movs	r2, #0
 8005e2e:	ec51 0b17 	vmov	r0, r1, d7
 8005e32:	f7fa fc01 	bl	8000638 <__aeabi_dmul>
 8005e36:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e3a:	f7fa fe83 	bl	8000b44 <__aeabi_dcmpge>
 8005e3e:	2800      	cmp	r0, #0
 8005e40:	f000 8266 	beq.w	8006310 <_dtoa_r+0x958>
 8005e44:	2400      	movs	r4, #0
 8005e46:	4625      	mov	r5, r4
 8005e48:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8005e4a:	4656      	mov	r6, sl
 8005e4c:	ea6f 0803 	mvn.w	r8, r3
 8005e50:	2700      	movs	r7, #0
 8005e52:	4621      	mov	r1, r4
 8005e54:	4648      	mov	r0, r9
 8005e56:	f000 fc09 	bl	800666c <_Bfree>
 8005e5a:	2d00      	cmp	r5, #0
 8005e5c:	f000 80bd 	beq.w	8005fda <_dtoa_r+0x622>
 8005e60:	b12f      	cbz	r7, 8005e6e <_dtoa_r+0x4b6>
 8005e62:	42af      	cmp	r7, r5
 8005e64:	d003      	beq.n	8005e6e <_dtoa_r+0x4b6>
 8005e66:	4639      	mov	r1, r7
 8005e68:	4648      	mov	r0, r9
 8005e6a:	f000 fbff 	bl	800666c <_Bfree>
 8005e6e:	4629      	mov	r1, r5
 8005e70:	4648      	mov	r0, r9
 8005e72:	f000 fbfb 	bl	800666c <_Bfree>
 8005e76:	e0b0      	b.n	8005fda <_dtoa_r+0x622>
 8005e78:	07e2      	lsls	r2, r4, #31
 8005e7a:	d505      	bpl.n	8005e88 <_dtoa_r+0x4d0>
 8005e7c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005e80:	f7fa fbda 	bl	8000638 <__aeabi_dmul>
 8005e84:	3601      	adds	r6, #1
 8005e86:	2301      	movs	r3, #1
 8005e88:	1064      	asrs	r4, r4, #1
 8005e8a:	3508      	adds	r5, #8
 8005e8c:	e762      	b.n	8005d54 <_dtoa_r+0x39c>
 8005e8e:	2602      	movs	r6, #2
 8005e90:	e765      	b.n	8005d5e <_dtoa_r+0x3a6>
 8005e92:	9c03      	ldr	r4, [sp, #12]
 8005e94:	46b8      	mov	r8, r7
 8005e96:	e784      	b.n	8005da2 <_dtoa_r+0x3ea>
 8005e98:	4b27      	ldr	r3, [pc, #156]	@ (8005f38 <_dtoa_r+0x580>)
 8005e9a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005e9c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005ea0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005ea4:	4454      	add	r4, sl
 8005ea6:	2900      	cmp	r1, #0
 8005ea8:	d054      	beq.n	8005f54 <_dtoa_r+0x59c>
 8005eaa:	4929      	ldr	r1, [pc, #164]	@ (8005f50 <_dtoa_r+0x598>)
 8005eac:	2000      	movs	r0, #0
 8005eae:	f7fa fced 	bl	800088c <__aeabi_ddiv>
 8005eb2:	4633      	mov	r3, r6
 8005eb4:	462a      	mov	r2, r5
 8005eb6:	f7fa fa07 	bl	80002c8 <__aeabi_dsub>
 8005eba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005ebe:	4656      	mov	r6, sl
 8005ec0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005ec4:	f7fa fe68 	bl	8000b98 <__aeabi_d2iz>
 8005ec8:	4605      	mov	r5, r0
 8005eca:	f7fa fb4b 	bl	8000564 <__aeabi_i2d>
 8005ece:	4602      	mov	r2, r0
 8005ed0:	460b      	mov	r3, r1
 8005ed2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005ed6:	f7fa f9f7 	bl	80002c8 <__aeabi_dsub>
 8005eda:	3530      	adds	r5, #48	@ 0x30
 8005edc:	4602      	mov	r2, r0
 8005ede:	460b      	mov	r3, r1
 8005ee0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005ee4:	f806 5b01 	strb.w	r5, [r6], #1
 8005ee8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005eec:	f7fa fe16 	bl	8000b1c <__aeabi_dcmplt>
 8005ef0:	2800      	cmp	r0, #0
 8005ef2:	d172      	bne.n	8005fda <_dtoa_r+0x622>
 8005ef4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ef8:	4911      	ldr	r1, [pc, #68]	@ (8005f40 <_dtoa_r+0x588>)
 8005efa:	2000      	movs	r0, #0
 8005efc:	f7fa f9e4 	bl	80002c8 <__aeabi_dsub>
 8005f00:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005f04:	f7fa fe0a 	bl	8000b1c <__aeabi_dcmplt>
 8005f08:	2800      	cmp	r0, #0
 8005f0a:	f040 80b4 	bne.w	8006076 <_dtoa_r+0x6be>
 8005f0e:	42a6      	cmp	r6, r4
 8005f10:	f43f af70 	beq.w	8005df4 <_dtoa_r+0x43c>
 8005f14:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005f18:	4b0a      	ldr	r3, [pc, #40]	@ (8005f44 <_dtoa_r+0x58c>)
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	f7fa fb8c 	bl	8000638 <__aeabi_dmul>
 8005f20:	4b08      	ldr	r3, [pc, #32]	@ (8005f44 <_dtoa_r+0x58c>)
 8005f22:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005f26:	2200      	movs	r2, #0
 8005f28:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005f2c:	f7fa fb84 	bl	8000638 <__aeabi_dmul>
 8005f30:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005f34:	e7c4      	b.n	8005ec0 <_dtoa_r+0x508>
 8005f36:	bf00      	nop
 8005f38:	08008f88 	.word	0x08008f88
 8005f3c:	08008f60 	.word	0x08008f60
 8005f40:	3ff00000 	.word	0x3ff00000
 8005f44:	40240000 	.word	0x40240000
 8005f48:	401c0000 	.word	0x401c0000
 8005f4c:	40140000 	.word	0x40140000
 8005f50:	3fe00000 	.word	0x3fe00000
 8005f54:	4631      	mov	r1, r6
 8005f56:	4628      	mov	r0, r5
 8005f58:	f7fa fb6e 	bl	8000638 <__aeabi_dmul>
 8005f5c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8005f60:	9413      	str	r4, [sp, #76]	@ 0x4c
 8005f62:	4656      	mov	r6, sl
 8005f64:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005f68:	f7fa fe16 	bl	8000b98 <__aeabi_d2iz>
 8005f6c:	4605      	mov	r5, r0
 8005f6e:	f7fa faf9 	bl	8000564 <__aeabi_i2d>
 8005f72:	4602      	mov	r2, r0
 8005f74:	460b      	mov	r3, r1
 8005f76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005f7a:	f7fa f9a5 	bl	80002c8 <__aeabi_dsub>
 8005f7e:	3530      	adds	r5, #48	@ 0x30
 8005f80:	f806 5b01 	strb.w	r5, [r6], #1
 8005f84:	4602      	mov	r2, r0
 8005f86:	460b      	mov	r3, r1
 8005f88:	42a6      	cmp	r6, r4
 8005f8a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005f8e:	f04f 0200 	mov.w	r2, #0
 8005f92:	d124      	bne.n	8005fde <_dtoa_r+0x626>
 8005f94:	4baf      	ldr	r3, [pc, #700]	@ (8006254 <_dtoa_r+0x89c>)
 8005f96:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8005f9a:	f7fa f997 	bl	80002cc <__adddf3>
 8005f9e:	4602      	mov	r2, r0
 8005fa0:	460b      	mov	r3, r1
 8005fa2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005fa6:	f7fa fdd7 	bl	8000b58 <__aeabi_dcmpgt>
 8005faa:	2800      	cmp	r0, #0
 8005fac:	d163      	bne.n	8006076 <_dtoa_r+0x6be>
 8005fae:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8005fb2:	49a8      	ldr	r1, [pc, #672]	@ (8006254 <_dtoa_r+0x89c>)
 8005fb4:	2000      	movs	r0, #0
 8005fb6:	f7fa f987 	bl	80002c8 <__aeabi_dsub>
 8005fba:	4602      	mov	r2, r0
 8005fbc:	460b      	mov	r3, r1
 8005fbe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005fc2:	f7fa fdab 	bl	8000b1c <__aeabi_dcmplt>
 8005fc6:	2800      	cmp	r0, #0
 8005fc8:	f43f af14 	beq.w	8005df4 <_dtoa_r+0x43c>
 8005fcc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8005fce:	1e73      	subs	r3, r6, #1
 8005fd0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8005fd2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005fd6:	2b30      	cmp	r3, #48	@ 0x30
 8005fd8:	d0f8      	beq.n	8005fcc <_dtoa_r+0x614>
 8005fda:	4647      	mov	r7, r8
 8005fdc:	e03b      	b.n	8006056 <_dtoa_r+0x69e>
 8005fde:	4b9e      	ldr	r3, [pc, #632]	@ (8006258 <_dtoa_r+0x8a0>)
 8005fe0:	f7fa fb2a 	bl	8000638 <__aeabi_dmul>
 8005fe4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005fe8:	e7bc      	b.n	8005f64 <_dtoa_r+0x5ac>
 8005fea:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8005fee:	4656      	mov	r6, sl
 8005ff0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005ff4:	4620      	mov	r0, r4
 8005ff6:	4629      	mov	r1, r5
 8005ff8:	f7fa fc48 	bl	800088c <__aeabi_ddiv>
 8005ffc:	f7fa fdcc 	bl	8000b98 <__aeabi_d2iz>
 8006000:	4680      	mov	r8, r0
 8006002:	f7fa faaf 	bl	8000564 <__aeabi_i2d>
 8006006:	e9dd 2300 	ldrd	r2, r3, [sp]
 800600a:	f7fa fb15 	bl	8000638 <__aeabi_dmul>
 800600e:	4602      	mov	r2, r0
 8006010:	460b      	mov	r3, r1
 8006012:	4620      	mov	r0, r4
 8006014:	4629      	mov	r1, r5
 8006016:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800601a:	f7fa f955 	bl	80002c8 <__aeabi_dsub>
 800601e:	f806 4b01 	strb.w	r4, [r6], #1
 8006022:	9d03      	ldr	r5, [sp, #12]
 8006024:	eba6 040a 	sub.w	r4, r6, sl
 8006028:	42a5      	cmp	r5, r4
 800602a:	4602      	mov	r2, r0
 800602c:	460b      	mov	r3, r1
 800602e:	d133      	bne.n	8006098 <_dtoa_r+0x6e0>
 8006030:	f7fa f94c 	bl	80002cc <__adddf3>
 8006034:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006038:	4604      	mov	r4, r0
 800603a:	460d      	mov	r5, r1
 800603c:	f7fa fd8c 	bl	8000b58 <__aeabi_dcmpgt>
 8006040:	b9c0      	cbnz	r0, 8006074 <_dtoa_r+0x6bc>
 8006042:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006046:	4620      	mov	r0, r4
 8006048:	4629      	mov	r1, r5
 800604a:	f7fa fd5d 	bl	8000b08 <__aeabi_dcmpeq>
 800604e:	b110      	cbz	r0, 8006056 <_dtoa_r+0x69e>
 8006050:	f018 0f01 	tst.w	r8, #1
 8006054:	d10e      	bne.n	8006074 <_dtoa_r+0x6bc>
 8006056:	9902      	ldr	r1, [sp, #8]
 8006058:	4648      	mov	r0, r9
 800605a:	f000 fb07 	bl	800666c <_Bfree>
 800605e:	2300      	movs	r3, #0
 8006060:	7033      	strb	r3, [r6, #0]
 8006062:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006064:	3701      	adds	r7, #1
 8006066:	601f      	str	r7, [r3, #0]
 8006068:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800606a:	2b00      	cmp	r3, #0
 800606c:	f000 824b 	beq.w	8006506 <_dtoa_r+0xb4e>
 8006070:	601e      	str	r6, [r3, #0]
 8006072:	e248      	b.n	8006506 <_dtoa_r+0xb4e>
 8006074:	46b8      	mov	r8, r7
 8006076:	4633      	mov	r3, r6
 8006078:	461e      	mov	r6, r3
 800607a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800607e:	2a39      	cmp	r2, #57	@ 0x39
 8006080:	d106      	bne.n	8006090 <_dtoa_r+0x6d8>
 8006082:	459a      	cmp	sl, r3
 8006084:	d1f8      	bne.n	8006078 <_dtoa_r+0x6c0>
 8006086:	2230      	movs	r2, #48	@ 0x30
 8006088:	f108 0801 	add.w	r8, r8, #1
 800608c:	f88a 2000 	strb.w	r2, [sl]
 8006090:	781a      	ldrb	r2, [r3, #0]
 8006092:	3201      	adds	r2, #1
 8006094:	701a      	strb	r2, [r3, #0]
 8006096:	e7a0      	b.n	8005fda <_dtoa_r+0x622>
 8006098:	4b6f      	ldr	r3, [pc, #444]	@ (8006258 <_dtoa_r+0x8a0>)
 800609a:	2200      	movs	r2, #0
 800609c:	f7fa facc 	bl	8000638 <__aeabi_dmul>
 80060a0:	2200      	movs	r2, #0
 80060a2:	2300      	movs	r3, #0
 80060a4:	4604      	mov	r4, r0
 80060a6:	460d      	mov	r5, r1
 80060a8:	f7fa fd2e 	bl	8000b08 <__aeabi_dcmpeq>
 80060ac:	2800      	cmp	r0, #0
 80060ae:	d09f      	beq.n	8005ff0 <_dtoa_r+0x638>
 80060b0:	e7d1      	b.n	8006056 <_dtoa_r+0x69e>
 80060b2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80060b4:	2a00      	cmp	r2, #0
 80060b6:	f000 80ea 	beq.w	800628e <_dtoa_r+0x8d6>
 80060ba:	9a07      	ldr	r2, [sp, #28]
 80060bc:	2a01      	cmp	r2, #1
 80060be:	f300 80cd 	bgt.w	800625c <_dtoa_r+0x8a4>
 80060c2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 80060c4:	2a00      	cmp	r2, #0
 80060c6:	f000 80c1 	beq.w	800624c <_dtoa_r+0x894>
 80060ca:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80060ce:	9c08      	ldr	r4, [sp, #32]
 80060d0:	9e00      	ldr	r6, [sp, #0]
 80060d2:	9a00      	ldr	r2, [sp, #0]
 80060d4:	441a      	add	r2, r3
 80060d6:	9200      	str	r2, [sp, #0]
 80060d8:	9a06      	ldr	r2, [sp, #24]
 80060da:	2101      	movs	r1, #1
 80060dc:	441a      	add	r2, r3
 80060de:	4648      	mov	r0, r9
 80060e0:	9206      	str	r2, [sp, #24]
 80060e2:	f000 fbc1 	bl	8006868 <__i2b>
 80060e6:	4605      	mov	r5, r0
 80060e8:	b166      	cbz	r6, 8006104 <_dtoa_r+0x74c>
 80060ea:	9b06      	ldr	r3, [sp, #24]
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	dd09      	ble.n	8006104 <_dtoa_r+0x74c>
 80060f0:	42b3      	cmp	r3, r6
 80060f2:	9a00      	ldr	r2, [sp, #0]
 80060f4:	bfa8      	it	ge
 80060f6:	4633      	movge	r3, r6
 80060f8:	1ad2      	subs	r2, r2, r3
 80060fa:	9200      	str	r2, [sp, #0]
 80060fc:	9a06      	ldr	r2, [sp, #24]
 80060fe:	1af6      	subs	r6, r6, r3
 8006100:	1ad3      	subs	r3, r2, r3
 8006102:	9306      	str	r3, [sp, #24]
 8006104:	9b08      	ldr	r3, [sp, #32]
 8006106:	b30b      	cbz	r3, 800614c <_dtoa_r+0x794>
 8006108:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800610a:	2b00      	cmp	r3, #0
 800610c:	f000 80c6 	beq.w	800629c <_dtoa_r+0x8e4>
 8006110:	2c00      	cmp	r4, #0
 8006112:	f000 80c0 	beq.w	8006296 <_dtoa_r+0x8de>
 8006116:	4629      	mov	r1, r5
 8006118:	4622      	mov	r2, r4
 800611a:	4648      	mov	r0, r9
 800611c:	f000 fc5c 	bl	80069d8 <__pow5mult>
 8006120:	9a02      	ldr	r2, [sp, #8]
 8006122:	4601      	mov	r1, r0
 8006124:	4605      	mov	r5, r0
 8006126:	4648      	mov	r0, r9
 8006128:	f000 fbb4 	bl	8006894 <__multiply>
 800612c:	9902      	ldr	r1, [sp, #8]
 800612e:	4680      	mov	r8, r0
 8006130:	4648      	mov	r0, r9
 8006132:	f000 fa9b 	bl	800666c <_Bfree>
 8006136:	9b08      	ldr	r3, [sp, #32]
 8006138:	1b1b      	subs	r3, r3, r4
 800613a:	9308      	str	r3, [sp, #32]
 800613c:	f000 80b1 	beq.w	80062a2 <_dtoa_r+0x8ea>
 8006140:	9a08      	ldr	r2, [sp, #32]
 8006142:	4641      	mov	r1, r8
 8006144:	4648      	mov	r0, r9
 8006146:	f000 fc47 	bl	80069d8 <__pow5mult>
 800614a:	9002      	str	r0, [sp, #8]
 800614c:	2101      	movs	r1, #1
 800614e:	4648      	mov	r0, r9
 8006150:	f000 fb8a 	bl	8006868 <__i2b>
 8006154:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006156:	4604      	mov	r4, r0
 8006158:	2b00      	cmp	r3, #0
 800615a:	f000 81d8 	beq.w	800650e <_dtoa_r+0xb56>
 800615e:	461a      	mov	r2, r3
 8006160:	4601      	mov	r1, r0
 8006162:	4648      	mov	r0, r9
 8006164:	f000 fc38 	bl	80069d8 <__pow5mult>
 8006168:	9b07      	ldr	r3, [sp, #28]
 800616a:	2b01      	cmp	r3, #1
 800616c:	4604      	mov	r4, r0
 800616e:	f300 809f 	bgt.w	80062b0 <_dtoa_r+0x8f8>
 8006172:	9b04      	ldr	r3, [sp, #16]
 8006174:	2b00      	cmp	r3, #0
 8006176:	f040 8097 	bne.w	80062a8 <_dtoa_r+0x8f0>
 800617a:	9b05      	ldr	r3, [sp, #20]
 800617c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006180:	2b00      	cmp	r3, #0
 8006182:	f040 8093 	bne.w	80062ac <_dtoa_r+0x8f4>
 8006186:	9b05      	ldr	r3, [sp, #20]
 8006188:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800618c:	0d1b      	lsrs	r3, r3, #20
 800618e:	051b      	lsls	r3, r3, #20
 8006190:	b133      	cbz	r3, 80061a0 <_dtoa_r+0x7e8>
 8006192:	9b00      	ldr	r3, [sp, #0]
 8006194:	3301      	adds	r3, #1
 8006196:	9300      	str	r3, [sp, #0]
 8006198:	9b06      	ldr	r3, [sp, #24]
 800619a:	3301      	adds	r3, #1
 800619c:	9306      	str	r3, [sp, #24]
 800619e:	2301      	movs	r3, #1
 80061a0:	9308      	str	r3, [sp, #32]
 80061a2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	f000 81b8 	beq.w	800651a <_dtoa_r+0xb62>
 80061aa:	6923      	ldr	r3, [r4, #16]
 80061ac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80061b0:	6918      	ldr	r0, [r3, #16]
 80061b2:	f000 fb0d 	bl	80067d0 <__hi0bits>
 80061b6:	f1c0 0020 	rsb	r0, r0, #32
 80061ba:	9b06      	ldr	r3, [sp, #24]
 80061bc:	4418      	add	r0, r3
 80061be:	f010 001f 	ands.w	r0, r0, #31
 80061c2:	f000 8082 	beq.w	80062ca <_dtoa_r+0x912>
 80061c6:	f1c0 0320 	rsb	r3, r0, #32
 80061ca:	2b04      	cmp	r3, #4
 80061cc:	dd73      	ble.n	80062b6 <_dtoa_r+0x8fe>
 80061ce:	9b00      	ldr	r3, [sp, #0]
 80061d0:	f1c0 001c 	rsb	r0, r0, #28
 80061d4:	4403      	add	r3, r0
 80061d6:	9300      	str	r3, [sp, #0]
 80061d8:	9b06      	ldr	r3, [sp, #24]
 80061da:	4403      	add	r3, r0
 80061dc:	4406      	add	r6, r0
 80061de:	9306      	str	r3, [sp, #24]
 80061e0:	9b00      	ldr	r3, [sp, #0]
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	dd05      	ble.n	80061f2 <_dtoa_r+0x83a>
 80061e6:	9902      	ldr	r1, [sp, #8]
 80061e8:	461a      	mov	r2, r3
 80061ea:	4648      	mov	r0, r9
 80061ec:	f000 fc4e 	bl	8006a8c <__lshift>
 80061f0:	9002      	str	r0, [sp, #8]
 80061f2:	9b06      	ldr	r3, [sp, #24]
 80061f4:	2b00      	cmp	r3, #0
 80061f6:	dd05      	ble.n	8006204 <_dtoa_r+0x84c>
 80061f8:	4621      	mov	r1, r4
 80061fa:	461a      	mov	r2, r3
 80061fc:	4648      	mov	r0, r9
 80061fe:	f000 fc45 	bl	8006a8c <__lshift>
 8006202:	4604      	mov	r4, r0
 8006204:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006206:	2b00      	cmp	r3, #0
 8006208:	d061      	beq.n	80062ce <_dtoa_r+0x916>
 800620a:	9802      	ldr	r0, [sp, #8]
 800620c:	4621      	mov	r1, r4
 800620e:	f000 fca9 	bl	8006b64 <__mcmp>
 8006212:	2800      	cmp	r0, #0
 8006214:	da5b      	bge.n	80062ce <_dtoa_r+0x916>
 8006216:	2300      	movs	r3, #0
 8006218:	9902      	ldr	r1, [sp, #8]
 800621a:	220a      	movs	r2, #10
 800621c:	4648      	mov	r0, r9
 800621e:	f000 fa47 	bl	80066b0 <__multadd>
 8006222:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006224:	9002      	str	r0, [sp, #8]
 8006226:	f107 38ff 	add.w	r8, r7, #4294967295
 800622a:	2b00      	cmp	r3, #0
 800622c:	f000 8177 	beq.w	800651e <_dtoa_r+0xb66>
 8006230:	4629      	mov	r1, r5
 8006232:	2300      	movs	r3, #0
 8006234:	220a      	movs	r2, #10
 8006236:	4648      	mov	r0, r9
 8006238:	f000 fa3a 	bl	80066b0 <__multadd>
 800623c:	f1bb 0f00 	cmp.w	fp, #0
 8006240:	4605      	mov	r5, r0
 8006242:	dc6f      	bgt.n	8006324 <_dtoa_r+0x96c>
 8006244:	9b07      	ldr	r3, [sp, #28]
 8006246:	2b02      	cmp	r3, #2
 8006248:	dc49      	bgt.n	80062de <_dtoa_r+0x926>
 800624a:	e06b      	b.n	8006324 <_dtoa_r+0x96c>
 800624c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800624e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006252:	e73c      	b.n	80060ce <_dtoa_r+0x716>
 8006254:	3fe00000 	.word	0x3fe00000
 8006258:	40240000 	.word	0x40240000
 800625c:	9b03      	ldr	r3, [sp, #12]
 800625e:	1e5c      	subs	r4, r3, #1
 8006260:	9b08      	ldr	r3, [sp, #32]
 8006262:	42a3      	cmp	r3, r4
 8006264:	db09      	blt.n	800627a <_dtoa_r+0x8c2>
 8006266:	1b1c      	subs	r4, r3, r4
 8006268:	9b03      	ldr	r3, [sp, #12]
 800626a:	2b00      	cmp	r3, #0
 800626c:	f6bf af30 	bge.w	80060d0 <_dtoa_r+0x718>
 8006270:	9b00      	ldr	r3, [sp, #0]
 8006272:	9a03      	ldr	r2, [sp, #12]
 8006274:	1a9e      	subs	r6, r3, r2
 8006276:	2300      	movs	r3, #0
 8006278:	e72b      	b.n	80060d2 <_dtoa_r+0x71a>
 800627a:	9b08      	ldr	r3, [sp, #32]
 800627c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800627e:	9408      	str	r4, [sp, #32]
 8006280:	1ae3      	subs	r3, r4, r3
 8006282:	441a      	add	r2, r3
 8006284:	9e00      	ldr	r6, [sp, #0]
 8006286:	9b03      	ldr	r3, [sp, #12]
 8006288:	920d      	str	r2, [sp, #52]	@ 0x34
 800628a:	2400      	movs	r4, #0
 800628c:	e721      	b.n	80060d2 <_dtoa_r+0x71a>
 800628e:	9c08      	ldr	r4, [sp, #32]
 8006290:	9e00      	ldr	r6, [sp, #0]
 8006292:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8006294:	e728      	b.n	80060e8 <_dtoa_r+0x730>
 8006296:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800629a:	e751      	b.n	8006140 <_dtoa_r+0x788>
 800629c:	9a08      	ldr	r2, [sp, #32]
 800629e:	9902      	ldr	r1, [sp, #8]
 80062a0:	e750      	b.n	8006144 <_dtoa_r+0x78c>
 80062a2:	f8cd 8008 	str.w	r8, [sp, #8]
 80062a6:	e751      	b.n	800614c <_dtoa_r+0x794>
 80062a8:	2300      	movs	r3, #0
 80062aa:	e779      	b.n	80061a0 <_dtoa_r+0x7e8>
 80062ac:	9b04      	ldr	r3, [sp, #16]
 80062ae:	e777      	b.n	80061a0 <_dtoa_r+0x7e8>
 80062b0:	2300      	movs	r3, #0
 80062b2:	9308      	str	r3, [sp, #32]
 80062b4:	e779      	b.n	80061aa <_dtoa_r+0x7f2>
 80062b6:	d093      	beq.n	80061e0 <_dtoa_r+0x828>
 80062b8:	9a00      	ldr	r2, [sp, #0]
 80062ba:	331c      	adds	r3, #28
 80062bc:	441a      	add	r2, r3
 80062be:	9200      	str	r2, [sp, #0]
 80062c0:	9a06      	ldr	r2, [sp, #24]
 80062c2:	441a      	add	r2, r3
 80062c4:	441e      	add	r6, r3
 80062c6:	9206      	str	r2, [sp, #24]
 80062c8:	e78a      	b.n	80061e0 <_dtoa_r+0x828>
 80062ca:	4603      	mov	r3, r0
 80062cc:	e7f4      	b.n	80062b8 <_dtoa_r+0x900>
 80062ce:	9b03      	ldr	r3, [sp, #12]
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	46b8      	mov	r8, r7
 80062d4:	dc20      	bgt.n	8006318 <_dtoa_r+0x960>
 80062d6:	469b      	mov	fp, r3
 80062d8:	9b07      	ldr	r3, [sp, #28]
 80062da:	2b02      	cmp	r3, #2
 80062dc:	dd1e      	ble.n	800631c <_dtoa_r+0x964>
 80062de:	f1bb 0f00 	cmp.w	fp, #0
 80062e2:	f47f adb1 	bne.w	8005e48 <_dtoa_r+0x490>
 80062e6:	4621      	mov	r1, r4
 80062e8:	465b      	mov	r3, fp
 80062ea:	2205      	movs	r2, #5
 80062ec:	4648      	mov	r0, r9
 80062ee:	f000 f9df 	bl	80066b0 <__multadd>
 80062f2:	4601      	mov	r1, r0
 80062f4:	4604      	mov	r4, r0
 80062f6:	9802      	ldr	r0, [sp, #8]
 80062f8:	f000 fc34 	bl	8006b64 <__mcmp>
 80062fc:	2800      	cmp	r0, #0
 80062fe:	f77f ada3 	ble.w	8005e48 <_dtoa_r+0x490>
 8006302:	4656      	mov	r6, sl
 8006304:	2331      	movs	r3, #49	@ 0x31
 8006306:	f806 3b01 	strb.w	r3, [r6], #1
 800630a:	f108 0801 	add.w	r8, r8, #1
 800630e:	e59f      	b.n	8005e50 <_dtoa_r+0x498>
 8006310:	9c03      	ldr	r4, [sp, #12]
 8006312:	46b8      	mov	r8, r7
 8006314:	4625      	mov	r5, r4
 8006316:	e7f4      	b.n	8006302 <_dtoa_r+0x94a>
 8006318:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800631c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800631e:	2b00      	cmp	r3, #0
 8006320:	f000 8101 	beq.w	8006526 <_dtoa_r+0xb6e>
 8006324:	2e00      	cmp	r6, #0
 8006326:	dd05      	ble.n	8006334 <_dtoa_r+0x97c>
 8006328:	4629      	mov	r1, r5
 800632a:	4632      	mov	r2, r6
 800632c:	4648      	mov	r0, r9
 800632e:	f000 fbad 	bl	8006a8c <__lshift>
 8006332:	4605      	mov	r5, r0
 8006334:	9b08      	ldr	r3, [sp, #32]
 8006336:	2b00      	cmp	r3, #0
 8006338:	d05c      	beq.n	80063f4 <_dtoa_r+0xa3c>
 800633a:	6869      	ldr	r1, [r5, #4]
 800633c:	4648      	mov	r0, r9
 800633e:	f000 f955 	bl	80065ec <_Balloc>
 8006342:	4606      	mov	r6, r0
 8006344:	b928      	cbnz	r0, 8006352 <_dtoa_r+0x99a>
 8006346:	4b82      	ldr	r3, [pc, #520]	@ (8006550 <_dtoa_r+0xb98>)
 8006348:	4602      	mov	r2, r0
 800634a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800634e:	f7ff bb4a 	b.w	80059e6 <_dtoa_r+0x2e>
 8006352:	692a      	ldr	r2, [r5, #16]
 8006354:	3202      	adds	r2, #2
 8006356:	0092      	lsls	r2, r2, #2
 8006358:	f105 010c 	add.w	r1, r5, #12
 800635c:	300c      	adds	r0, #12
 800635e:	f002 f86b 	bl	8008438 <memcpy>
 8006362:	2201      	movs	r2, #1
 8006364:	4631      	mov	r1, r6
 8006366:	4648      	mov	r0, r9
 8006368:	f000 fb90 	bl	8006a8c <__lshift>
 800636c:	f10a 0301 	add.w	r3, sl, #1
 8006370:	9300      	str	r3, [sp, #0]
 8006372:	eb0a 030b 	add.w	r3, sl, fp
 8006376:	9308      	str	r3, [sp, #32]
 8006378:	9b04      	ldr	r3, [sp, #16]
 800637a:	f003 0301 	and.w	r3, r3, #1
 800637e:	462f      	mov	r7, r5
 8006380:	9306      	str	r3, [sp, #24]
 8006382:	4605      	mov	r5, r0
 8006384:	9b00      	ldr	r3, [sp, #0]
 8006386:	9802      	ldr	r0, [sp, #8]
 8006388:	4621      	mov	r1, r4
 800638a:	f103 3bff 	add.w	fp, r3, #4294967295
 800638e:	f7ff fa89 	bl	80058a4 <quorem>
 8006392:	4603      	mov	r3, r0
 8006394:	3330      	adds	r3, #48	@ 0x30
 8006396:	9003      	str	r0, [sp, #12]
 8006398:	4639      	mov	r1, r7
 800639a:	9802      	ldr	r0, [sp, #8]
 800639c:	9309      	str	r3, [sp, #36]	@ 0x24
 800639e:	f000 fbe1 	bl	8006b64 <__mcmp>
 80063a2:	462a      	mov	r2, r5
 80063a4:	9004      	str	r0, [sp, #16]
 80063a6:	4621      	mov	r1, r4
 80063a8:	4648      	mov	r0, r9
 80063aa:	f000 fbf7 	bl	8006b9c <__mdiff>
 80063ae:	68c2      	ldr	r2, [r0, #12]
 80063b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80063b2:	4606      	mov	r6, r0
 80063b4:	bb02      	cbnz	r2, 80063f8 <_dtoa_r+0xa40>
 80063b6:	4601      	mov	r1, r0
 80063b8:	9802      	ldr	r0, [sp, #8]
 80063ba:	f000 fbd3 	bl	8006b64 <__mcmp>
 80063be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80063c0:	4602      	mov	r2, r0
 80063c2:	4631      	mov	r1, r6
 80063c4:	4648      	mov	r0, r9
 80063c6:	920c      	str	r2, [sp, #48]	@ 0x30
 80063c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80063ca:	f000 f94f 	bl	800666c <_Bfree>
 80063ce:	9b07      	ldr	r3, [sp, #28]
 80063d0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80063d2:	9e00      	ldr	r6, [sp, #0]
 80063d4:	ea42 0103 	orr.w	r1, r2, r3
 80063d8:	9b06      	ldr	r3, [sp, #24]
 80063da:	4319      	orrs	r1, r3
 80063dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80063de:	d10d      	bne.n	80063fc <_dtoa_r+0xa44>
 80063e0:	2b39      	cmp	r3, #57	@ 0x39
 80063e2:	d027      	beq.n	8006434 <_dtoa_r+0xa7c>
 80063e4:	9a04      	ldr	r2, [sp, #16]
 80063e6:	2a00      	cmp	r2, #0
 80063e8:	dd01      	ble.n	80063ee <_dtoa_r+0xa36>
 80063ea:	9b03      	ldr	r3, [sp, #12]
 80063ec:	3331      	adds	r3, #49	@ 0x31
 80063ee:	f88b 3000 	strb.w	r3, [fp]
 80063f2:	e52e      	b.n	8005e52 <_dtoa_r+0x49a>
 80063f4:	4628      	mov	r0, r5
 80063f6:	e7b9      	b.n	800636c <_dtoa_r+0x9b4>
 80063f8:	2201      	movs	r2, #1
 80063fa:	e7e2      	b.n	80063c2 <_dtoa_r+0xa0a>
 80063fc:	9904      	ldr	r1, [sp, #16]
 80063fe:	2900      	cmp	r1, #0
 8006400:	db04      	blt.n	800640c <_dtoa_r+0xa54>
 8006402:	9807      	ldr	r0, [sp, #28]
 8006404:	4301      	orrs	r1, r0
 8006406:	9806      	ldr	r0, [sp, #24]
 8006408:	4301      	orrs	r1, r0
 800640a:	d120      	bne.n	800644e <_dtoa_r+0xa96>
 800640c:	2a00      	cmp	r2, #0
 800640e:	ddee      	ble.n	80063ee <_dtoa_r+0xa36>
 8006410:	9902      	ldr	r1, [sp, #8]
 8006412:	9300      	str	r3, [sp, #0]
 8006414:	2201      	movs	r2, #1
 8006416:	4648      	mov	r0, r9
 8006418:	f000 fb38 	bl	8006a8c <__lshift>
 800641c:	4621      	mov	r1, r4
 800641e:	9002      	str	r0, [sp, #8]
 8006420:	f000 fba0 	bl	8006b64 <__mcmp>
 8006424:	2800      	cmp	r0, #0
 8006426:	9b00      	ldr	r3, [sp, #0]
 8006428:	dc02      	bgt.n	8006430 <_dtoa_r+0xa78>
 800642a:	d1e0      	bne.n	80063ee <_dtoa_r+0xa36>
 800642c:	07da      	lsls	r2, r3, #31
 800642e:	d5de      	bpl.n	80063ee <_dtoa_r+0xa36>
 8006430:	2b39      	cmp	r3, #57	@ 0x39
 8006432:	d1da      	bne.n	80063ea <_dtoa_r+0xa32>
 8006434:	2339      	movs	r3, #57	@ 0x39
 8006436:	f88b 3000 	strb.w	r3, [fp]
 800643a:	4633      	mov	r3, r6
 800643c:	461e      	mov	r6, r3
 800643e:	3b01      	subs	r3, #1
 8006440:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8006444:	2a39      	cmp	r2, #57	@ 0x39
 8006446:	d04e      	beq.n	80064e6 <_dtoa_r+0xb2e>
 8006448:	3201      	adds	r2, #1
 800644a:	701a      	strb	r2, [r3, #0]
 800644c:	e501      	b.n	8005e52 <_dtoa_r+0x49a>
 800644e:	2a00      	cmp	r2, #0
 8006450:	dd03      	ble.n	800645a <_dtoa_r+0xaa2>
 8006452:	2b39      	cmp	r3, #57	@ 0x39
 8006454:	d0ee      	beq.n	8006434 <_dtoa_r+0xa7c>
 8006456:	3301      	adds	r3, #1
 8006458:	e7c9      	b.n	80063ee <_dtoa_r+0xa36>
 800645a:	9a00      	ldr	r2, [sp, #0]
 800645c:	9908      	ldr	r1, [sp, #32]
 800645e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8006462:	428a      	cmp	r2, r1
 8006464:	d028      	beq.n	80064b8 <_dtoa_r+0xb00>
 8006466:	9902      	ldr	r1, [sp, #8]
 8006468:	2300      	movs	r3, #0
 800646a:	220a      	movs	r2, #10
 800646c:	4648      	mov	r0, r9
 800646e:	f000 f91f 	bl	80066b0 <__multadd>
 8006472:	42af      	cmp	r7, r5
 8006474:	9002      	str	r0, [sp, #8]
 8006476:	f04f 0300 	mov.w	r3, #0
 800647a:	f04f 020a 	mov.w	r2, #10
 800647e:	4639      	mov	r1, r7
 8006480:	4648      	mov	r0, r9
 8006482:	d107      	bne.n	8006494 <_dtoa_r+0xadc>
 8006484:	f000 f914 	bl	80066b0 <__multadd>
 8006488:	4607      	mov	r7, r0
 800648a:	4605      	mov	r5, r0
 800648c:	9b00      	ldr	r3, [sp, #0]
 800648e:	3301      	adds	r3, #1
 8006490:	9300      	str	r3, [sp, #0]
 8006492:	e777      	b.n	8006384 <_dtoa_r+0x9cc>
 8006494:	f000 f90c 	bl	80066b0 <__multadd>
 8006498:	4629      	mov	r1, r5
 800649a:	4607      	mov	r7, r0
 800649c:	2300      	movs	r3, #0
 800649e:	220a      	movs	r2, #10
 80064a0:	4648      	mov	r0, r9
 80064a2:	f000 f905 	bl	80066b0 <__multadd>
 80064a6:	4605      	mov	r5, r0
 80064a8:	e7f0      	b.n	800648c <_dtoa_r+0xad4>
 80064aa:	f1bb 0f00 	cmp.w	fp, #0
 80064ae:	bfcc      	ite	gt
 80064b0:	465e      	movgt	r6, fp
 80064b2:	2601      	movle	r6, #1
 80064b4:	4456      	add	r6, sl
 80064b6:	2700      	movs	r7, #0
 80064b8:	9902      	ldr	r1, [sp, #8]
 80064ba:	9300      	str	r3, [sp, #0]
 80064bc:	2201      	movs	r2, #1
 80064be:	4648      	mov	r0, r9
 80064c0:	f000 fae4 	bl	8006a8c <__lshift>
 80064c4:	4621      	mov	r1, r4
 80064c6:	9002      	str	r0, [sp, #8]
 80064c8:	f000 fb4c 	bl	8006b64 <__mcmp>
 80064cc:	2800      	cmp	r0, #0
 80064ce:	dcb4      	bgt.n	800643a <_dtoa_r+0xa82>
 80064d0:	d102      	bne.n	80064d8 <_dtoa_r+0xb20>
 80064d2:	9b00      	ldr	r3, [sp, #0]
 80064d4:	07db      	lsls	r3, r3, #31
 80064d6:	d4b0      	bmi.n	800643a <_dtoa_r+0xa82>
 80064d8:	4633      	mov	r3, r6
 80064da:	461e      	mov	r6, r3
 80064dc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80064e0:	2a30      	cmp	r2, #48	@ 0x30
 80064e2:	d0fa      	beq.n	80064da <_dtoa_r+0xb22>
 80064e4:	e4b5      	b.n	8005e52 <_dtoa_r+0x49a>
 80064e6:	459a      	cmp	sl, r3
 80064e8:	d1a8      	bne.n	800643c <_dtoa_r+0xa84>
 80064ea:	2331      	movs	r3, #49	@ 0x31
 80064ec:	f108 0801 	add.w	r8, r8, #1
 80064f0:	f88a 3000 	strb.w	r3, [sl]
 80064f4:	e4ad      	b.n	8005e52 <_dtoa_r+0x49a>
 80064f6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80064f8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8006554 <_dtoa_r+0xb9c>
 80064fc:	b11b      	cbz	r3, 8006506 <_dtoa_r+0xb4e>
 80064fe:	f10a 0308 	add.w	r3, sl, #8
 8006502:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8006504:	6013      	str	r3, [r2, #0]
 8006506:	4650      	mov	r0, sl
 8006508:	b017      	add	sp, #92	@ 0x5c
 800650a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800650e:	9b07      	ldr	r3, [sp, #28]
 8006510:	2b01      	cmp	r3, #1
 8006512:	f77f ae2e 	ble.w	8006172 <_dtoa_r+0x7ba>
 8006516:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006518:	9308      	str	r3, [sp, #32]
 800651a:	2001      	movs	r0, #1
 800651c:	e64d      	b.n	80061ba <_dtoa_r+0x802>
 800651e:	f1bb 0f00 	cmp.w	fp, #0
 8006522:	f77f aed9 	ble.w	80062d8 <_dtoa_r+0x920>
 8006526:	4656      	mov	r6, sl
 8006528:	9802      	ldr	r0, [sp, #8]
 800652a:	4621      	mov	r1, r4
 800652c:	f7ff f9ba 	bl	80058a4 <quorem>
 8006530:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8006534:	f806 3b01 	strb.w	r3, [r6], #1
 8006538:	eba6 020a 	sub.w	r2, r6, sl
 800653c:	4593      	cmp	fp, r2
 800653e:	ddb4      	ble.n	80064aa <_dtoa_r+0xaf2>
 8006540:	9902      	ldr	r1, [sp, #8]
 8006542:	2300      	movs	r3, #0
 8006544:	220a      	movs	r2, #10
 8006546:	4648      	mov	r0, r9
 8006548:	f000 f8b2 	bl	80066b0 <__multadd>
 800654c:	9002      	str	r0, [sp, #8]
 800654e:	e7eb      	b.n	8006528 <_dtoa_r+0xb70>
 8006550:	08008e2d 	.word	0x08008e2d
 8006554:	08008db1 	.word	0x08008db1

08006558 <_free_r>:
 8006558:	b538      	push	{r3, r4, r5, lr}
 800655a:	4605      	mov	r5, r0
 800655c:	2900      	cmp	r1, #0
 800655e:	d041      	beq.n	80065e4 <_free_r+0x8c>
 8006560:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006564:	1f0c      	subs	r4, r1, #4
 8006566:	2b00      	cmp	r3, #0
 8006568:	bfb8      	it	lt
 800656a:	18e4      	addlt	r4, r4, r3
 800656c:	f7fe f868 	bl	8004640 <__malloc_lock>
 8006570:	4a1d      	ldr	r2, [pc, #116]	@ (80065e8 <_free_r+0x90>)
 8006572:	6813      	ldr	r3, [r2, #0]
 8006574:	b933      	cbnz	r3, 8006584 <_free_r+0x2c>
 8006576:	6063      	str	r3, [r4, #4]
 8006578:	6014      	str	r4, [r2, #0]
 800657a:	4628      	mov	r0, r5
 800657c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006580:	f7fe b864 	b.w	800464c <__malloc_unlock>
 8006584:	42a3      	cmp	r3, r4
 8006586:	d908      	bls.n	800659a <_free_r+0x42>
 8006588:	6820      	ldr	r0, [r4, #0]
 800658a:	1821      	adds	r1, r4, r0
 800658c:	428b      	cmp	r3, r1
 800658e:	bf01      	itttt	eq
 8006590:	6819      	ldreq	r1, [r3, #0]
 8006592:	685b      	ldreq	r3, [r3, #4]
 8006594:	1809      	addeq	r1, r1, r0
 8006596:	6021      	streq	r1, [r4, #0]
 8006598:	e7ed      	b.n	8006576 <_free_r+0x1e>
 800659a:	461a      	mov	r2, r3
 800659c:	685b      	ldr	r3, [r3, #4]
 800659e:	b10b      	cbz	r3, 80065a4 <_free_r+0x4c>
 80065a0:	42a3      	cmp	r3, r4
 80065a2:	d9fa      	bls.n	800659a <_free_r+0x42>
 80065a4:	6811      	ldr	r1, [r2, #0]
 80065a6:	1850      	adds	r0, r2, r1
 80065a8:	42a0      	cmp	r0, r4
 80065aa:	d10b      	bne.n	80065c4 <_free_r+0x6c>
 80065ac:	6820      	ldr	r0, [r4, #0]
 80065ae:	4401      	add	r1, r0
 80065b0:	1850      	adds	r0, r2, r1
 80065b2:	4283      	cmp	r3, r0
 80065b4:	6011      	str	r1, [r2, #0]
 80065b6:	d1e0      	bne.n	800657a <_free_r+0x22>
 80065b8:	6818      	ldr	r0, [r3, #0]
 80065ba:	685b      	ldr	r3, [r3, #4]
 80065bc:	6053      	str	r3, [r2, #4]
 80065be:	4408      	add	r0, r1
 80065c0:	6010      	str	r0, [r2, #0]
 80065c2:	e7da      	b.n	800657a <_free_r+0x22>
 80065c4:	d902      	bls.n	80065cc <_free_r+0x74>
 80065c6:	230c      	movs	r3, #12
 80065c8:	602b      	str	r3, [r5, #0]
 80065ca:	e7d6      	b.n	800657a <_free_r+0x22>
 80065cc:	6820      	ldr	r0, [r4, #0]
 80065ce:	1821      	adds	r1, r4, r0
 80065d0:	428b      	cmp	r3, r1
 80065d2:	bf04      	itt	eq
 80065d4:	6819      	ldreq	r1, [r3, #0]
 80065d6:	685b      	ldreq	r3, [r3, #4]
 80065d8:	6063      	str	r3, [r4, #4]
 80065da:	bf04      	itt	eq
 80065dc:	1809      	addeq	r1, r1, r0
 80065de:	6021      	streq	r1, [r4, #0]
 80065e0:	6054      	str	r4, [r2, #4]
 80065e2:	e7ca      	b.n	800657a <_free_r+0x22>
 80065e4:	bd38      	pop	{r3, r4, r5, pc}
 80065e6:	bf00      	nop
 80065e8:	20001374 	.word	0x20001374

080065ec <_Balloc>:
 80065ec:	b570      	push	{r4, r5, r6, lr}
 80065ee:	69c6      	ldr	r6, [r0, #28]
 80065f0:	4604      	mov	r4, r0
 80065f2:	460d      	mov	r5, r1
 80065f4:	b976      	cbnz	r6, 8006614 <_Balloc+0x28>
 80065f6:	2010      	movs	r0, #16
 80065f8:	f7fd ff78 	bl	80044ec <malloc>
 80065fc:	4602      	mov	r2, r0
 80065fe:	61e0      	str	r0, [r4, #28]
 8006600:	b920      	cbnz	r0, 800660c <_Balloc+0x20>
 8006602:	4b18      	ldr	r3, [pc, #96]	@ (8006664 <_Balloc+0x78>)
 8006604:	4818      	ldr	r0, [pc, #96]	@ (8006668 <_Balloc+0x7c>)
 8006606:	216b      	movs	r1, #107	@ 0x6b
 8006608:	f001 ff2e 	bl	8008468 <__assert_func>
 800660c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006610:	6006      	str	r6, [r0, #0]
 8006612:	60c6      	str	r6, [r0, #12]
 8006614:	69e6      	ldr	r6, [r4, #28]
 8006616:	68f3      	ldr	r3, [r6, #12]
 8006618:	b183      	cbz	r3, 800663c <_Balloc+0x50>
 800661a:	69e3      	ldr	r3, [r4, #28]
 800661c:	68db      	ldr	r3, [r3, #12]
 800661e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006622:	b9b8      	cbnz	r0, 8006654 <_Balloc+0x68>
 8006624:	2101      	movs	r1, #1
 8006626:	fa01 f605 	lsl.w	r6, r1, r5
 800662a:	1d72      	adds	r2, r6, #5
 800662c:	0092      	lsls	r2, r2, #2
 800662e:	4620      	mov	r0, r4
 8006630:	f001 ff38 	bl	80084a4 <_calloc_r>
 8006634:	b160      	cbz	r0, 8006650 <_Balloc+0x64>
 8006636:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800663a:	e00e      	b.n	800665a <_Balloc+0x6e>
 800663c:	2221      	movs	r2, #33	@ 0x21
 800663e:	2104      	movs	r1, #4
 8006640:	4620      	mov	r0, r4
 8006642:	f001 ff2f 	bl	80084a4 <_calloc_r>
 8006646:	69e3      	ldr	r3, [r4, #28]
 8006648:	60f0      	str	r0, [r6, #12]
 800664a:	68db      	ldr	r3, [r3, #12]
 800664c:	2b00      	cmp	r3, #0
 800664e:	d1e4      	bne.n	800661a <_Balloc+0x2e>
 8006650:	2000      	movs	r0, #0
 8006652:	bd70      	pop	{r4, r5, r6, pc}
 8006654:	6802      	ldr	r2, [r0, #0]
 8006656:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800665a:	2300      	movs	r3, #0
 800665c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006660:	e7f7      	b.n	8006652 <_Balloc+0x66>
 8006662:	bf00      	nop
 8006664:	08008dbe 	.word	0x08008dbe
 8006668:	08008e3e 	.word	0x08008e3e

0800666c <_Bfree>:
 800666c:	b570      	push	{r4, r5, r6, lr}
 800666e:	69c6      	ldr	r6, [r0, #28]
 8006670:	4605      	mov	r5, r0
 8006672:	460c      	mov	r4, r1
 8006674:	b976      	cbnz	r6, 8006694 <_Bfree+0x28>
 8006676:	2010      	movs	r0, #16
 8006678:	f7fd ff38 	bl	80044ec <malloc>
 800667c:	4602      	mov	r2, r0
 800667e:	61e8      	str	r0, [r5, #28]
 8006680:	b920      	cbnz	r0, 800668c <_Bfree+0x20>
 8006682:	4b09      	ldr	r3, [pc, #36]	@ (80066a8 <_Bfree+0x3c>)
 8006684:	4809      	ldr	r0, [pc, #36]	@ (80066ac <_Bfree+0x40>)
 8006686:	218f      	movs	r1, #143	@ 0x8f
 8006688:	f001 feee 	bl	8008468 <__assert_func>
 800668c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006690:	6006      	str	r6, [r0, #0]
 8006692:	60c6      	str	r6, [r0, #12]
 8006694:	b13c      	cbz	r4, 80066a6 <_Bfree+0x3a>
 8006696:	69eb      	ldr	r3, [r5, #28]
 8006698:	6862      	ldr	r2, [r4, #4]
 800669a:	68db      	ldr	r3, [r3, #12]
 800669c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80066a0:	6021      	str	r1, [r4, #0]
 80066a2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80066a6:	bd70      	pop	{r4, r5, r6, pc}
 80066a8:	08008dbe 	.word	0x08008dbe
 80066ac:	08008e3e 	.word	0x08008e3e

080066b0 <__multadd>:
 80066b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80066b4:	690d      	ldr	r5, [r1, #16]
 80066b6:	4607      	mov	r7, r0
 80066b8:	460c      	mov	r4, r1
 80066ba:	461e      	mov	r6, r3
 80066bc:	f101 0c14 	add.w	ip, r1, #20
 80066c0:	2000      	movs	r0, #0
 80066c2:	f8dc 3000 	ldr.w	r3, [ip]
 80066c6:	b299      	uxth	r1, r3
 80066c8:	fb02 6101 	mla	r1, r2, r1, r6
 80066cc:	0c1e      	lsrs	r6, r3, #16
 80066ce:	0c0b      	lsrs	r3, r1, #16
 80066d0:	fb02 3306 	mla	r3, r2, r6, r3
 80066d4:	b289      	uxth	r1, r1
 80066d6:	3001      	adds	r0, #1
 80066d8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80066dc:	4285      	cmp	r5, r0
 80066de:	f84c 1b04 	str.w	r1, [ip], #4
 80066e2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80066e6:	dcec      	bgt.n	80066c2 <__multadd+0x12>
 80066e8:	b30e      	cbz	r6, 800672e <__multadd+0x7e>
 80066ea:	68a3      	ldr	r3, [r4, #8]
 80066ec:	42ab      	cmp	r3, r5
 80066ee:	dc19      	bgt.n	8006724 <__multadd+0x74>
 80066f0:	6861      	ldr	r1, [r4, #4]
 80066f2:	4638      	mov	r0, r7
 80066f4:	3101      	adds	r1, #1
 80066f6:	f7ff ff79 	bl	80065ec <_Balloc>
 80066fa:	4680      	mov	r8, r0
 80066fc:	b928      	cbnz	r0, 800670a <__multadd+0x5a>
 80066fe:	4602      	mov	r2, r0
 8006700:	4b0c      	ldr	r3, [pc, #48]	@ (8006734 <__multadd+0x84>)
 8006702:	480d      	ldr	r0, [pc, #52]	@ (8006738 <__multadd+0x88>)
 8006704:	21ba      	movs	r1, #186	@ 0xba
 8006706:	f001 feaf 	bl	8008468 <__assert_func>
 800670a:	6922      	ldr	r2, [r4, #16]
 800670c:	3202      	adds	r2, #2
 800670e:	f104 010c 	add.w	r1, r4, #12
 8006712:	0092      	lsls	r2, r2, #2
 8006714:	300c      	adds	r0, #12
 8006716:	f001 fe8f 	bl	8008438 <memcpy>
 800671a:	4621      	mov	r1, r4
 800671c:	4638      	mov	r0, r7
 800671e:	f7ff ffa5 	bl	800666c <_Bfree>
 8006722:	4644      	mov	r4, r8
 8006724:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006728:	3501      	adds	r5, #1
 800672a:	615e      	str	r6, [r3, #20]
 800672c:	6125      	str	r5, [r4, #16]
 800672e:	4620      	mov	r0, r4
 8006730:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006734:	08008e2d 	.word	0x08008e2d
 8006738:	08008e3e 	.word	0x08008e3e

0800673c <__s2b>:
 800673c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006740:	460c      	mov	r4, r1
 8006742:	4615      	mov	r5, r2
 8006744:	461f      	mov	r7, r3
 8006746:	2209      	movs	r2, #9
 8006748:	3308      	adds	r3, #8
 800674a:	4606      	mov	r6, r0
 800674c:	fb93 f3f2 	sdiv	r3, r3, r2
 8006750:	2100      	movs	r1, #0
 8006752:	2201      	movs	r2, #1
 8006754:	429a      	cmp	r2, r3
 8006756:	db09      	blt.n	800676c <__s2b+0x30>
 8006758:	4630      	mov	r0, r6
 800675a:	f7ff ff47 	bl	80065ec <_Balloc>
 800675e:	b940      	cbnz	r0, 8006772 <__s2b+0x36>
 8006760:	4602      	mov	r2, r0
 8006762:	4b19      	ldr	r3, [pc, #100]	@ (80067c8 <__s2b+0x8c>)
 8006764:	4819      	ldr	r0, [pc, #100]	@ (80067cc <__s2b+0x90>)
 8006766:	21d3      	movs	r1, #211	@ 0xd3
 8006768:	f001 fe7e 	bl	8008468 <__assert_func>
 800676c:	0052      	lsls	r2, r2, #1
 800676e:	3101      	adds	r1, #1
 8006770:	e7f0      	b.n	8006754 <__s2b+0x18>
 8006772:	9b08      	ldr	r3, [sp, #32]
 8006774:	6143      	str	r3, [r0, #20]
 8006776:	2d09      	cmp	r5, #9
 8006778:	f04f 0301 	mov.w	r3, #1
 800677c:	6103      	str	r3, [r0, #16]
 800677e:	dd16      	ble.n	80067ae <__s2b+0x72>
 8006780:	f104 0909 	add.w	r9, r4, #9
 8006784:	46c8      	mov	r8, r9
 8006786:	442c      	add	r4, r5
 8006788:	f818 3b01 	ldrb.w	r3, [r8], #1
 800678c:	4601      	mov	r1, r0
 800678e:	3b30      	subs	r3, #48	@ 0x30
 8006790:	220a      	movs	r2, #10
 8006792:	4630      	mov	r0, r6
 8006794:	f7ff ff8c 	bl	80066b0 <__multadd>
 8006798:	45a0      	cmp	r8, r4
 800679a:	d1f5      	bne.n	8006788 <__s2b+0x4c>
 800679c:	f1a5 0408 	sub.w	r4, r5, #8
 80067a0:	444c      	add	r4, r9
 80067a2:	1b2d      	subs	r5, r5, r4
 80067a4:	1963      	adds	r3, r4, r5
 80067a6:	42bb      	cmp	r3, r7
 80067a8:	db04      	blt.n	80067b4 <__s2b+0x78>
 80067aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80067ae:	340a      	adds	r4, #10
 80067b0:	2509      	movs	r5, #9
 80067b2:	e7f6      	b.n	80067a2 <__s2b+0x66>
 80067b4:	f814 3b01 	ldrb.w	r3, [r4], #1
 80067b8:	4601      	mov	r1, r0
 80067ba:	3b30      	subs	r3, #48	@ 0x30
 80067bc:	220a      	movs	r2, #10
 80067be:	4630      	mov	r0, r6
 80067c0:	f7ff ff76 	bl	80066b0 <__multadd>
 80067c4:	e7ee      	b.n	80067a4 <__s2b+0x68>
 80067c6:	bf00      	nop
 80067c8:	08008e2d 	.word	0x08008e2d
 80067cc:	08008e3e 	.word	0x08008e3e

080067d0 <__hi0bits>:
 80067d0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80067d4:	4603      	mov	r3, r0
 80067d6:	bf36      	itet	cc
 80067d8:	0403      	lslcc	r3, r0, #16
 80067da:	2000      	movcs	r0, #0
 80067dc:	2010      	movcc	r0, #16
 80067de:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80067e2:	bf3c      	itt	cc
 80067e4:	021b      	lslcc	r3, r3, #8
 80067e6:	3008      	addcc	r0, #8
 80067e8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80067ec:	bf3c      	itt	cc
 80067ee:	011b      	lslcc	r3, r3, #4
 80067f0:	3004      	addcc	r0, #4
 80067f2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067f6:	bf3c      	itt	cc
 80067f8:	009b      	lslcc	r3, r3, #2
 80067fa:	3002      	addcc	r0, #2
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	db05      	blt.n	800680c <__hi0bits+0x3c>
 8006800:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006804:	f100 0001 	add.w	r0, r0, #1
 8006808:	bf08      	it	eq
 800680a:	2020      	moveq	r0, #32
 800680c:	4770      	bx	lr

0800680e <__lo0bits>:
 800680e:	6803      	ldr	r3, [r0, #0]
 8006810:	4602      	mov	r2, r0
 8006812:	f013 0007 	ands.w	r0, r3, #7
 8006816:	d00b      	beq.n	8006830 <__lo0bits+0x22>
 8006818:	07d9      	lsls	r1, r3, #31
 800681a:	d421      	bmi.n	8006860 <__lo0bits+0x52>
 800681c:	0798      	lsls	r0, r3, #30
 800681e:	bf49      	itett	mi
 8006820:	085b      	lsrmi	r3, r3, #1
 8006822:	089b      	lsrpl	r3, r3, #2
 8006824:	2001      	movmi	r0, #1
 8006826:	6013      	strmi	r3, [r2, #0]
 8006828:	bf5c      	itt	pl
 800682a:	6013      	strpl	r3, [r2, #0]
 800682c:	2002      	movpl	r0, #2
 800682e:	4770      	bx	lr
 8006830:	b299      	uxth	r1, r3
 8006832:	b909      	cbnz	r1, 8006838 <__lo0bits+0x2a>
 8006834:	0c1b      	lsrs	r3, r3, #16
 8006836:	2010      	movs	r0, #16
 8006838:	b2d9      	uxtb	r1, r3
 800683a:	b909      	cbnz	r1, 8006840 <__lo0bits+0x32>
 800683c:	3008      	adds	r0, #8
 800683e:	0a1b      	lsrs	r3, r3, #8
 8006840:	0719      	lsls	r1, r3, #28
 8006842:	bf04      	itt	eq
 8006844:	091b      	lsreq	r3, r3, #4
 8006846:	3004      	addeq	r0, #4
 8006848:	0799      	lsls	r1, r3, #30
 800684a:	bf04      	itt	eq
 800684c:	089b      	lsreq	r3, r3, #2
 800684e:	3002      	addeq	r0, #2
 8006850:	07d9      	lsls	r1, r3, #31
 8006852:	d403      	bmi.n	800685c <__lo0bits+0x4e>
 8006854:	085b      	lsrs	r3, r3, #1
 8006856:	f100 0001 	add.w	r0, r0, #1
 800685a:	d003      	beq.n	8006864 <__lo0bits+0x56>
 800685c:	6013      	str	r3, [r2, #0]
 800685e:	4770      	bx	lr
 8006860:	2000      	movs	r0, #0
 8006862:	4770      	bx	lr
 8006864:	2020      	movs	r0, #32
 8006866:	4770      	bx	lr

08006868 <__i2b>:
 8006868:	b510      	push	{r4, lr}
 800686a:	460c      	mov	r4, r1
 800686c:	2101      	movs	r1, #1
 800686e:	f7ff febd 	bl	80065ec <_Balloc>
 8006872:	4602      	mov	r2, r0
 8006874:	b928      	cbnz	r0, 8006882 <__i2b+0x1a>
 8006876:	4b05      	ldr	r3, [pc, #20]	@ (800688c <__i2b+0x24>)
 8006878:	4805      	ldr	r0, [pc, #20]	@ (8006890 <__i2b+0x28>)
 800687a:	f240 1145 	movw	r1, #325	@ 0x145
 800687e:	f001 fdf3 	bl	8008468 <__assert_func>
 8006882:	2301      	movs	r3, #1
 8006884:	6144      	str	r4, [r0, #20]
 8006886:	6103      	str	r3, [r0, #16]
 8006888:	bd10      	pop	{r4, pc}
 800688a:	bf00      	nop
 800688c:	08008e2d 	.word	0x08008e2d
 8006890:	08008e3e 	.word	0x08008e3e

08006894 <__multiply>:
 8006894:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006898:	4617      	mov	r7, r2
 800689a:	690a      	ldr	r2, [r1, #16]
 800689c:	693b      	ldr	r3, [r7, #16]
 800689e:	429a      	cmp	r2, r3
 80068a0:	bfa8      	it	ge
 80068a2:	463b      	movge	r3, r7
 80068a4:	4689      	mov	r9, r1
 80068a6:	bfa4      	itt	ge
 80068a8:	460f      	movge	r7, r1
 80068aa:	4699      	movge	r9, r3
 80068ac:	693d      	ldr	r5, [r7, #16]
 80068ae:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80068b2:	68bb      	ldr	r3, [r7, #8]
 80068b4:	6879      	ldr	r1, [r7, #4]
 80068b6:	eb05 060a 	add.w	r6, r5, sl
 80068ba:	42b3      	cmp	r3, r6
 80068bc:	b085      	sub	sp, #20
 80068be:	bfb8      	it	lt
 80068c0:	3101      	addlt	r1, #1
 80068c2:	f7ff fe93 	bl	80065ec <_Balloc>
 80068c6:	b930      	cbnz	r0, 80068d6 <__multiply+0x42>
 80068c8:	4602      	mov	r2, r0
 80068ca:	4b41      	ldr	r3, [pc, #260]	@ (80069d0 <__multiply+0x13c>)
 80068cc:	4841      	ldr	r0, [pc, #260]	@ (80069d4 <__multiply+0x140>)
 80068ce:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80068d2:	f001 fdc9 	bl	8008468 <__assert_func>
 80068d6:	f100 0414 	add.w	r4, r0, #20
 80068da:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80068de:	4623      	mov	r3, r4
 80068e0:	2200      	movs	r2, #0
 80068e2:	4573      	cmp	r3, lr
 80068e4:	d320      	bcc.n	8006928 <__multiply+0x94>
 80068e6:	f107 0814 	add.w	r8, r7, #20
 80068ea:	f109 0114 	add.w	r1, r9, #20
 80068ee:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80068f2:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80068f6:	9302      	str	r3, [sp, #8]
 80068f8:	1beb      	subs	r3, r5, r7
 80068fa:	3b15      	subs	r3, #21
 80068fc:	f023 0303 	bic.w	r3, r3, #3
 8006900:	3304      	adds	r3, #4
 8006902:	3715      	adds	r7, #21
 8006904:	42bd      	cmp	r5, r7
 8006906:	bf38      	it	cc
 8006908:	2304      	movcc	r3, #4
 800690a:	9301      	str	r3, [sp, #4]
 800690c:	9b02      	ldr	r3, [sp, #8]
 800690e:	9103      	str	r1, [sp, #12]
 8006910:	428b      	cmp	r3, r1
 8006912:	d80c      	bhi.n	800692e <__multiply+0x9a>
 8006914:	2e00      	cmp	r6, #0
 8006916:	dd03      	ble.n	8006920 <__multiply+0x8c>
 8006918:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800691c:	2b00      	cmp	r3, #0
 800691e:	d055      	beq.n	80069cc <__multiply+0x138>
 8006920:	6106      	str	r6, [r0, #16]
 8006922:	b005      	add	sp, #20
 8006924:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006928:	f843 2b04 	str.w	r2, [r3], #4
 800692c:	e7d9      	b.n	80068e2 <__multiply+0x4e>
 800692e:	f8b1 a000 	ldrh.w	sl, [r1]
 8006932:	f1ba 0f00 	cmp.w	sl, #0
 8006936:	d01f      	beq.n	8006978 <__multiply+0xe4>
 8006938:	46c4      	mov	ip, r8
 800693a:	46a1      	mov	r9, r4
 800693c:	2700      	movs	r7, #0
 800693e:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006942:	f8d9 3000 	ldr.w	r3, [r9]
 8006946:	fa1f fb82 	uxth.w	fp, r2
 800694a:	b29b      	uxth	r3, r3
 800694c:	fb0a 330b 	mla	r3, sl, fp, r3
 8006950:	443b      	add	r3, r7
 8006952:	f8d9 7000 	ldr.w	r7, [r9]
 8006956:	0c12      	lsrs	r2, r2, #16
 8006958:	0c3f      	lsrs	r7, r7, #16
 800695a:	fb0a 7202 	mla	r2, sl, r2, r7
 800695e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006962:	b29b      	uxth	r3, r3
 8006964:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006968:	4565      	cmp	r5, ip
 800696a:	f849 3b04 	str.w	r3, [r9], #4
 800696e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006972:	d8e4      	bhi.n	800693e <__multiply+0xaa>
 8006974:	9b01      	ldr	r3, [sp, #4]
 8006976:	50e7      	str	r7, [r4, r3]
 8006978:	9b03      	ldr	r3, [sp, #12]
 800697a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800697e:	3104      	adds	r1, #4
 8006980:	f1b9 0f00 	cmp.w	r9, #0
 8006984:	d020      	beq.n	80069c8 <__multiply+0x134>
 8006986:	6823      	ldr	r3, [r4, #0]
 8006988:	4647      	mov	r7, r8
 800698a:	46a4      	mov	ip, r4
 800698c:	f04f 0a00 	mov.w	sl, #0
 8006990:	f8b7 b000 	ldrh.w	fp, [r7]
 8006994:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006998:	fb09 220b 	mla	r2, r9, fp, r2
 800699c:	4452      	add	r2, sl
 800699e:	b29b      	uxth	r3, r3
 80069a0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80069a4:	f84c 3b04 	str.w	r3, [ip], #4
 80069a8:	f857 3b04 	ldr.w	r3, [r7], #4
 80069ac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80069b0:	f8bc 3000 	ldrh.w	r3, [ip]
 80069b4:	fb09 330a 	mla	r3, r9, sl, r3
 80069b8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80069bc:	42bd      	cmp	r5, r7
 80069be:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80069c2:	d8e5      	bhi.n	8006990 <__multiply+0xfc>
 80069c4:	9a01      	ldr	r2, [sp, #4]
 80069c6:	50a3      	str	r3, [r4, r2]
 80069c8:	3404      	adds	r4, #4
 80069ca:	e79f      	b.n	800690c <__multiply+0x78>
 80069cc:	3e01      	subs	r6, #1
 80069ce:	e7a1      	b.n	8006914 <__multiply+0x80>
 80069d0:	08008e2d 	.word	0x08008e2d
 80069d4:	08008e3e 	.word	0x08008e3e

080069d8 <__pow5mult>:
 80069d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80069dc:	4615      	mov	r5, r2
 80069de:	f012 0203 	ands.w	r2, r2, #3
 80069e2:	4607      	mov	r7, r0
 80069e4:	460e      	mov	r6, r1
 80069e6:	d007      	beq.n	80069f8 <__pow5mult+0x20>
 80069e8:	4c25      	ldr	r4, [pc, #148]	@ (8006a80 <__pow5mult+0xa8>)
 80069ea:	3a01      	subs	r2, #1
 80069ec:	2300      	movs	r3, #0
 80069ee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80069f2:	f7ff fe5d 	bl	80066b0 <__multadd>
 80069f6:	4606      	mov	r6, r0
 80069f8:	10ad      	asrs	r5, r5, #2
 80069fa:	d03d      	beq.n	8006a78 <__pow5mult+0xa0>
 80069fc:	69fc      	ldr	r4, [r7, #28]
 80069fe:	b97c      	cbnz	r4, 8006a20 <__pow5mult+0x48>
 8006a00:	2010      	movs	r0, #16
 8006a02:	f7fd fd73 	bl	80044ec <malloc>
 8006a06:	4602      	mov	r2, r0
 8006a08:	61f8      	str	r0, [r7, #28]
 8006a0a:	b928      	cbnz	r0, 8006a18 <__pow5mult+0x40>
 8006a0c:	4b1d      	ldr	r3, [pc, #116]	@ (8006a84 <__pow5mult+0xac>)
 8006a0e:	481e      	ldr	r0, [pc, #120]	@ (8006a88 <__pow5mult+0xb0>)
 8006a10:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006a14:	f001 fd28 	bl	8008468 <__assert_func>
 8006a18:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006a1c:	6004      	str	r4, [r0, #0]
 8006a1e:	60c4      	str	r4, [r0, #12]
 8006a20:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006a24:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006a28:	b94c      	cbnz	r4, 8006a3e <__pow5mult+0x66>
 8006a2a:	f240 2171 	movw	r1, #625	@ 0x271
 8006a2e:	4638      	mov	r0, r7
 8006a30:	f7ff ff1a 	bl	8006868 <__i2b>
 8006a34:	2300      	movs	r3, #0
 8006a36:	f8c8 0008 	str.w	r0, [r8, #8]
 8006a3a:	4604      	mov	r4, r0
 8006a3c:	6003      	str	r3, [r0, #0]
 8006a3e:	f04f 0900 	mov.w	r9, #0
 8006a42:	07eb      	lsls	r3, r5, #31
 8006a44:	d50a      	bpl.n	8006a5c <__pow5mult+0x84>
 8006a46:	4631      	mov	r1, r6
 8006a48:	4622      	mov	r2, r4
 8006a4a:	4638      	mov	r0, r7
 8006a4c:	f7ff ff22 	bl	8006894 <__multiply>
 8006a50:	4631      	mov	r1, r6
 8006a52:	4680      	mov	r8, r0
 8006a54:	4638      	mov	r0, r7
 8006a56:	f7ff fe09 	bl	800666c <_Bfree>
 8006a5a:	4646      	mov	r6, r8
 8006a5c:	106d      	asrs	r5, r5, #1
 8006a5e:	d00b      	beq.n	8006a78 <__pow5mult+0xa0>
 8006a60:	6820      	ldr	r0, [r4, #0]
 8006a62:	b938      	cbnz	r0, 8006a74 <__pow5mult+0x9c>
 8006a64:	4622      	mov	r2, r4
 8006a66:	4621      	mov	r1, r4
 8006a68:	4638      	mov	r0, r7
 8006a6a:	f7ff ff13 	bl	8006894 <__multiply>
 8006a6e:	6020      	str	r0, [r4, #0]
 8006a70:	f8c0 9000 	str.w	r9, [r0]
 8006a74:	4604      	mov	r4, r0
 8006a76:	e7e4      	b.n	8006a42 <__pow5mult+0x6a>
 8006a78:	4630      	mov	r0, r6
 8006a7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006a7e:	bf00      	nop
 8006a80:	08008f50 	.word	0x08008f50
 8006a84:	08008dbe 	.word	0x08008dbe
 8006a88:	08008e3e 	.word	0x08008e3e

08006a8c <__lshift>:
 8006a8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006a90:	460c      	mov	r4, r1
 8006a92:	6849      	ldr	r1, [r1, #4]
 8006a94:	6923      	ldr	r3, [r4, #16]
 8006a96:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006a9a:	68a3      	ldr	r3, [r4, #8]
 8006a9c:	4607      	mov	r7, r0
 8006a9e:	4691      	mov	r9, r2
 8006aa0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006aa4:	f108 0601 	add.w	r6, r8, #1
 8006aa8:	42b3      	cmp	r3, r6
 8006aaa:	db0b      	blt.n	8006ac4 <__lshift+0x38>
 8006aac:	4638      	mov	r0, r7
 8006aae:	f7ff fd9d 	bl	80065ec <_Balloc>
 8006ab2:	4605      	mov	r5, r0
 8006ab4:	b948      	cbnz	r0, 8006aca <__lshift+0x3e>
 8006ab6:	4602      	mov	r2, r0
 8006ab8:	4b28      	ldr	r3, [pc, #160]	@ (8006b5c <__lshift+0xd0>)
 8006aba:	4829      	ldr	r0, [pc, #164]	@ (8006b60 <__lshift+0xd4>)
 8006abc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006ac0:	f001 fcd2 	bl	8008468 <__assert_func>
 8006ac4:	3101      	adds	r1, #1
 8006ac6:	005b      	lsls	r3, r3, #1
 8006ac8:	e7ee      	b.n	8006aa8 <__lshift+0x1c>
 8006aca:	2300      	movs	r3, #0
 8006acc:	f100 0114 	add.w	r1, r0, #20
 8006ad0:	f100 0210 	add.w	r2, r0, #16
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	4553      	cmp	r3, sl
 8006ad8:	db33      	blt.n	8006b42 <__lshift+0xb6>
 8006ada:	6920      	ldr	r0, [r4, #16]
 8006adc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006ae0:	f104 0314 	add.w	r3, r4, #20
 8006ae4:	f019 091f 	ands.w	r9, r9, #31
 8006ae8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006aec:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006af0:	d02b      	beq.n	8006b4a <__lshift+0xbe>
 8006af2:	f1c9 0e20 	rsb	lr, r9, #32
 8006af6:	468a      	mov	sl, r1
 8006af8:	2200      	movs	r2, #0
 8006afa:	6818      	ldr	r0, [r3, #0]
 8006afc:	fa00 f009 	lsl.w	r0, r0, r9
 8006b00:	4310      	orrs	r0, r2
 8006b02:	f84a 0b04 	str.w	r0, [sl], #4
 8006b06:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b0a:	459c      	cmp	ip, r3
 8006b0c:	fa22 f20e 	lsr.w	r2, r2, lr
 8006b10:	d8f3      	bhi.n	8006afa <__lshift+0x6e>
 8006b12:	ebac 0304 	sub.w	r3, ip, r4
 8006b16:	3b15      	subs	r3, #21
 8006b18:	f023 0303 	bic.w	r3, r3, #3
 8006b1c:	3304      	adds	r3, #4
 8006b1e:	f104 0015 	add.w	r0, r4, #21
 8006b22:	4560      	cmp	r0, ip
 8006b24:	bf88      	it	hi
 8006b26:	2304      	movhi	r3, #4
 8006b28:	50ca      	str	r2, [r1, r3]
 8006b2a:	b10a      	cbz	r2, 8006b30 <__lshift+0xa4>
 8006b2c:	f108 0602 	add.w	r6, r8, #2
 8006b30:	3e01      	subs	r6, #1
 8006b32:	4638      	mov	r0, r7
 8006b34:	612e      	str	r6, [r5, #16]
 8006b36:	4621      	mov	r1, r4
 8006b38:	f7ff fd98 	bl	800666c <_Bfree>
 8006b3c:	4628      	mov	r0, r5
 8006b3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006b42:	f842 0f04 	str.w	r0, [r2, #4]!
 8006b46:	3301      	adds	r3, #1
 8006b48:	e7c5      	b.n	8006ad6 <__lshift+0x4a>
 8006b4a:	3904      	subs	r1, #4
 8006b4c:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b50:	f841 2f04 	str.w	r2, [r1, #4]!
 8006b54:	459c      	cmp	ip, r3
 8006b56:	d8f9      	bhi.n	8006b4c <__lshift+0xc0>
 8006b58:	e7ea      	b.n	8006b30 <__lshift+0xa4>
 8006b5a:	bf00      	nop
 8006b5c:	08008e2d 	.word	0x08008e2d
 8006b60:	08008e3e 	.word	0x08008e3e

08006b64 <__mcmp>:
 8006b64:	690a      	ldr	r2, [r1, #16]
 8006b66:	4603      	mov	r3, r0
 8006b68:	6900      	ldr	r0, [r0, #16]
 8006b6a:	1a80      	subs	r0, r0, r2
 8006b6c:	b530      	push	{r4, r5, lr}
 8006b6e:	d10e      	bne.n	8006b8e <__mcmp+0x2a>
 8006b70:	3314      	adds	r3, #20
 8006b72:	3114      	adds	r1, #20
 8006b74:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006b78:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006b7c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006b80:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006b84:	4295      	cmp	r5, r2
 8006b86:	d003      	beq.n	8006b90 <__mcmp+0x2c>
 8006b88:	d205      	bcs.n	8006b96 <__mcmp+0x32>
 8006b8a:	f04f 30ff 	mov.w	r0, #4294967295
 8006b8e:	bd30      	pop	{r4, r5, pc}
 8006b90:	42a3      	cmp	r3, r4
 8006b92:	d3f3      	bcc.n	8006b7c <__mcmp+0x18>
 8006b94:	e7fb      	b.n	8006b8e <__mcmp+0x2a>
 8006b96:	2001      	movs	r0, #1
 8006b98:	e7f9      	b.n	8006b8e <__mcmp+0x2a>
	...

08006b9c <__mdiff>:
 8006b9c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ba0:	4689      	mov	r9, r1
 8006ba2:	4606      	mov	r6, r0
 8006ba4:	4611      	mov	r1, r2
 8006ba6:	4648      	mov	r0, r9
 8006ba8:	4614      	mov	r4, r2
 8006baa:	f7ff ffdb 	bl	8006b64 <__mcmp>
 8006bae:	1e05      	subs	r5, r0, #0
 8006bb0:	d112      	bne.n	8006bd8 <__mdiff+0x3c>
 8006bb2:	4629      	mov	r1, r5
 8006bb4:	4630      	mov	r0, r6
 8006bb6:	f7ff fd19 	bl	80065ec <_Balloc>
 8006bba:	4602      	mov	r2, r0
 8006bbc:	b928      	cbnz	r0, 8006bca <__mdiff+0x2e>
 8006bbe:	4b3f      	ldr	r3, [pc, #252]	@ (8006cbc <__mdiff+0x120>)
 8006bc0:	f240 2137 	movw	r1, #567	@ 0x237
 8006bc4:	483e      	ldr	r0, [pc, #248]	@ (8006cc0 <__mdiff+0x124>)
 8006bc6:	f001 fc4f 	bl	8008468 <__assert_func>
 8006bca:	2301      	movs	r3, #1
 8006bcc:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006bd0:	4610      	mov	r0, r2
 8006bd2:	b003      	add	sp, #12
 8006bd4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bd8:	bfbc      	itt	lt
 8006bda:	464b      	movlt	r3, r9
 8006bdc:	46a1      	movlt	r9, r4
 8006bde:	4630      	mov	r0, r6
 8006be0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006be4:	bfba      	itte	lt
 8006be6:	461c      	movlt	r4, r3
 8006be8:	2501      	movlt	r5, #1
 8006bea:	2500      	movge	r5, #0
 8006bec:	f7ff fcfe 	bl	80065ec <_Balloc>
 8006bf0:	4602      	mov	r2, r0
 8006bf2:	b918      	cbnz	r0, 8006bfc <__mdiff+0x60>
 8006bf4:	4b31      	ldr	r3, [pc, #196]	@ (8006cbc <__mdiff+0x120>)
 8006bf6:	f240 2145 	movw	r1, #581	@ 0x245
 8006bfa:	e7e3      	b.n	8006bc4 <__mdiff+0x28>
 8006bfc:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006c00:	6926      	ldr	r6, [r4, #16]
 8006c02:	60c5      	str	r5, [r0, #12]
 8006c04:	f109 0310 	add.w	r3, r9, #16
 8006c08:	f109 0514 	add.w	r5, r9, #20
 8006c0c:	f104 0e14 	add.w	lr, r4, #20
 8006c10:	f100 0b14 	add.w	fp, r0, #20
 8006c14:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006c18:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006c1c:	9301      	str	r3, [sp, #4]
 8006c1e:	46d9      	mov	r9, fp
 8006c20:	f04f 0c00 	mov.w	ip, #0
 8006c24:	9b01      	ldr	r3, [sp, #4]
 8006c26:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006c2a:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006c2e:	9301      	str	r3, [sp, #4]
 8006c30:	fa1f f38a 	uxth.w	r3, sl
 8006c34:	4619      	mov	r1, r3
 8006c36:	b283      	uxth	r3, r0
 8006c38:	1acb      	subs	r3, r1, r3
 8006c3a:	0c00      	lsrs	r0, r0, #16
 8006c3c:	4463      	add	r3, ip
 8006c3e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006c42:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006c46:	b29b      	uxth	r3, r3
 8006c48:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006c4c:	4576      	cmp	r6, lr
 8006c4e:	f849 3b04 	str.w	r3, [r9], #4
 8006c52:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006c56:	d8e5      	bhi.n	8006c24 <__mdiff+0x88>
 8006c58:	1b33      	subs	r3, r6, r4
 8006c5a:	3b15      	subs	r3, #21
 8006c5c:	f023 0303 	bic.w	r3, r3, #3
 8006c60:	3415      	adds	r4, #21
 8006c62:	3304      	adds	r3, #4
 8006c64:	42a6      	cmp	r6, r4
 8006c66:	bf38      	it	cc
 8006c68:	2304      	movcc	r3, #4
 8006c6a:	441d      	add	r5, r3
 8006c6c:	445b      	add	r3, fp
 8006c6e:	461e      	mov	r6, r3
 8006c70:	462c      	mov	r4, r5
 8006c72:	4544      	cmp	r4, r8
 8006c74:	d30e      	bcc.n	8006c94 <__mdiff+0xf8>
 8006c76:	f108 0103 	add.w	r1, r8, #3
 8006c7a:	1b49      	subs	r1, r1, r5
 8006c7c:	f021 0103 	bic.w	r1, r1, #3
 8006c80:	3d03      	subs	r5, #3
 8006c82:	45a8      	cmp	r8, r5
 8006c84:	bf38      	it	cc
 8006c86:	2100      	movcc	r1, #0
 8006c88:	440b      	add	r3, r1
 8006c8a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006c8e:	b191      	cbz	r1, 8006cb6 <__mdiff+0x11a>
 8006c90:	6117      	str	r7, [r2, #16]
 8006c92:	e79d      	b.n	8006bd0 <__mdiff+0x34>
 8006c94:	f854 1b04 	ldr.w	r1, [r4], #4
 8006c98:	46e6      	mov	lr, ip
 8006c9a:	0c08      	lsrs	r0, r1, #16
 8006c9c:	fa1c fc81 	uxtah	ip, ip, r1
 8006ca0:	4471      	add	r1, lr
 8006ca2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006ca6:	b289      	uxth	r1, r1
 8006ca8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006cac:	f846 1b04 	str.w	r1, [r6], #4
 8006cb0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006cb4:	e7dd      	b.n	8006c72 <__mdiff+0xd6>
 8006cb6:	3f01      	subs	r7, #1
 8006cb8:	e7e7      	b.n	8006c8a <__mdiff+0xee>
 8006cba:	bf00      	nop
 8006cbc:	08008e2d 	.word	0x08008e2d
 8006cc0:	08008e3e 	.word	0x08008e3e

08006cc4 <__ulp>:
 8006cc4:	b082      	sub	sp, #8
 8006cc6:	ed8d 0b00 	vstr	d0, [sp]
 8006cca:	9a01      	ldr	r2, [sp, #4]
 8006ccc:	4b0f      	ldr	r3, [pc, #60]	@ (8006d0c <__ulp+0x48>)
 8006cce:	4013      	ands	r3, r2
 8006cd0:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	dc08      	bgt.n	8006cea <__ulp+0x26>
 8006cd8:	425b      	negs	r3, r3
 8006cda:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8006cde:	ea4f 5223 	mov.w	r2, r3, asr #20
 8006ce2:	da04      	bge.n	8006cee <__ulp+0x2a>
 8006ce4:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8006ce8:	4113      	asrs	r3, r2
 8006cea:	2200      	movs	r2, #0
 8006cec:	e008      	b.n	8006d00 <__ulp+0x3c>
 8006cee:	f1a2 0314 	sub.w	r3, r2, #20
 8006cf2:	2b1e      	cmp	r3, #30
 8006cf4:	bfda      	itte	le
 8006cf6:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8006cfa:	40da      	lsrle	r2, r3
 8006cfc:	2201      	movgt	r2, #1
 8006cfe:	2300      	movs	r3, #0
 8006d00:	4619      	mov	r1, r3
 8006d02:	4610      	mov	r0, r2
 8006d04:	ec41 0b10 	vmov	d0, r0, r1
 8006d08:	b002      	add	sp, #8
 8006d0a:	4770      	bx	lr
 8006d0c:	7ff00000 	.word	0x7ff00000

08006d10 <__b2d>:
 8006d10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d14:	6906      	ldr	r6, [r0, #16]
 8006d16:	f100 0814 	add.w	r8, r0, #20
 8006d1a:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8006d1e:	1f37      	subs	r7, r6, #4
 8006d20:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8006d24:	4610      	mov	r0, r2
 8006d26:	f7ff fd53 	bl	80067d0 <__hi0bits>
 8006d2a:	f1c0 0320 	rsb	r3, r0, #32
 8006d2e:	280a      	cmp	r0, #10
 8006d30:	600b      	str	r3, [r1, #0]
 8006d32:	491b      	ldr	r1, [pc, #108]	@ (8006da0 <__b2d+0x90>)
 8006d34:	dc15      	bgt.n	8006d62 <__b2d+0x52>
 8006d36:	f1c0 0c0b 	rsb	ip, r0, #11
 8006d3a:	fa22 f30c 	lsr.w	r3, r2, ip
 8006d3e:	45b8      	cmp	r8, r7
 8006d40:	ea43 0501 	orr.w	r5, r3, r1
 8006d44:	bf34      	ite	cc
 8006d46:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8006d4a:	2300      	movcs	r3, #0
 8006d4c:	3015      	adds	r0, #21
 8006d4e:	fa02 f000 	lsl.w	r0, r2, r0
 8006d52:	fa23 f30c 	lsr.w	r3, r3, ip
 8006d56:	4303      	orrs	r3, r0
 8006d58:	461c      	mov	r4, r3
 8006d5a:	ec45 4b10 	vmov	d0, r4, r5
 8006d5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d62:	45b8      	cmp	r8, r7
 8006d64:	bf3a      	itte	cc
 8006d66:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8006d6a:	f1a6 0708 	subcc.w	r7, r6, #8
 8006d6e:	2300      	movcs	r3, #0
 8006d70:	380b      	subs	r0, #11
 8006d72:	d012      	beq.n	8006d9a <__b2d+0x8a>
 8006d74:	f1c0 0120 	rsb	r1, r0, #32
 8006d78:	fa23 f401 	lsr.w	r4, r3, r1
 8006d7c:	4082      	lsls	r2, r0
 8006d7e:	4322      	orrs	r2, r4
 8006d80:	4547      	cmp	r7, r8
 8006d82:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8006d86:	bf8c      	ite	hi
 8006d88:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8006d8c:	2200      	movls	r2, #0
 8006d8e:	4083      	lsls	r3, r0
 8006d90:	40ca      	lsrs	r2, r1
 8006d92:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8006d96:	4313      	orrs	r3, r2
 8006d98:	e7de      	b.n	8006d58 <__b2d+0x48>
 8006d9a:	ea42 0501 	orr.w	r5, r2, r1
 8006d9e:	e7db      	b.n	8006d58 <__b2d+0x48>
 8006da0:	3ff00000 	.word	0x3ff00000

08006da4 <__d2b>:
 8006da4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006da8:	460f      	mov	r7, r1
 8006daa:	2101      	movs	r1, #1
 8006dac:	ec59 8b10 	vmov	r8, r9, d0
 8006db0:	4616      	mov	r6, r2
 8006db2:	f7ff fc1b 	bl	80065ec <_Balloc>
 8006db6:	4604      	mov	r4, r0
 8006db8:	b930      	cbnz	r0, 8006dc8 <__d2b+0x24>
 8006dba:	4602      	mov	r2, r0
 8006dbc:	4b23      	ldr	r3, [pc, #140]	@ (8006e4c <__d2b+0xa8>)
 8006dbe:	4824      	ldr	r0, [pc, #144]	@ (8006e50 <__d2b+0xac>)
 8006dc0:	f240 310f 	movw	r1, #783	@ 0x30f
 8006dc4:	f001 fb50 	bl	8008468 <__assert_func>
 8006dc8:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006dcc:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006dd0:	b10d      	cbz	r5, 8006dd6 <__d2b+0x32>
 8006dd2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006dd6:	9301      	str	r3, [sp, #4]
 8006dd8:	f1b8 0300 	subs.w	r3, r8, #0
 8006ddc:	d023      	beq.n	8006e26 <__d2b+0x82>
 8006dde:	4668      	mov	r0, sp
 8006de0:	9300      	str	r3, [sp, #0]
 8006de2:	f7ff fd14 	bl	800680e <__lo0bits>
 8006de6:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006dea:	b1d0      	cbz	r0, 8006e22 <__d2b+0x7e>
 8006dec:	f1c0 0320 	rsb	r3, r0, #32
 8006df0:	fa02 f303 	lsl.w	r3, r2, r3
 8006df4:	430b      	orrs	r3, r1
 8006df6:	40c2      	lsrs	r2, r0
 8006df8:	6163      	str	r3, [r4, #20]
 8006dfa:	9201      	str	r2, [sp, #4]
 8006dfc:	9b01      	ldr	r3, [sp, #4]
 8006dfe:	61a3      	str	r3, [r4, #24]
 8006e00:	2b00      	cmp	r3, #0
 8006e02:	bf0c      	ite	eq
 8006e04:	2201      	moveq	r2, #1
 8006e06:	2202      	movne	r2, #2
 8006e08:	6122      	str	r2, [r4, #16]
 8006e0a:	b1a5      	cbz	r5, 8006e36 <__d2b+0x92>
 8006e0c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006e10:	4405      	add	r5, r0
 8006e12:	603d      	str	r5, [r7, #0]
 8006e14:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006e18:	6030      	str	r0, [r6, #0]
 8006e1a:	4620      	mov	r0, r4
 8006e1c:	b003      	add	sp, #12
 8006e1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006e22:	6161      	str	r1, [r4, #20]
 8006e24:	e7ea      	b.n	8006dfc <__d2b+0x58>
 8006e26:	a801      	add	r0, sp, #4
 8006e28:	f7ff fcf1 	bl	800680e <__lo0bits>
 8006e2c:	9b01      	ldr	r3, [sp, #4]
 8006e2e:	6163      	str	r3, [r4, #20]
 8006e30:	3020      	adds	r0, #32
 8006e32:	2201      	movs	r2, #1
 8006e34:	e7e8      	b.n	8006e08 <__d2b+0x64>
 8006e36:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006e3a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006e3e:	6038      	str	r0, [r7, #0]
 8006e40:	6918      	ldr	r0, [r3, #16]
 8006e42:	f7ff fcc5 	bl	80067d0 <__hi0bits>
 8006e46:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006e4a:	e7e5      	b.n	8006e18 <__d2b+0x74>
 8006e4c:	08008e2d 	.word	0x08008e2d
 8006e50:	08008e3e 	.word	0x08008e3e

08006e54 <__ratio>:
 8006e54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e58:	b085      	sub	sp, #20
 8006e5a:	e9cd 1000 	strd	r1, r0, [sp]
 8006e5e:	a902      	add	r1, sp, #8
 8006e60:	f7ff ff56 	bl	8006d10 <__b2d>
 8006e64:	9800      	ldr	r0, [sp, #0]
 8006e66:	a903      	add	r1, sp, #12
 8006e68:	ec55 4b10 	vmov	r4, r5, d0
 8006e6c:	f7ff ff50 	bl	8006d10 <__b2d>
 8006e70:	9b01      	ldr	r3, [sp, #4]
 8006e72:	6919      	ldr	r1, [r3, #16]
 8006e74:	9b00      	ldr	r3, [sp, #0]
 8006e76:	691b      	ldr	r3, [r3, #16]
 8006e78:	1ac9      	subs	r1, r1, r3
 8006e7a:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8006e7e:	1a9b      	subs	r3, r3, r2
 8006e80:	ec5b ab10 	vmov	sl, fp, d0
 8006e84:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	bfce      	itee	gt
 8006e8c:	462a      	movgt	r2, r5
 8006e8e:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8006e92:	465a      	movle	r2, fp
 8006e94:	462f      	mov	r7, r5
 8006e96:	46d9      	mov	r9, fp
 8006e98:	bfcc      	ite	gt
 8006e9a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8006e9e:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8006ea2:	464b      	mov	r3, r9
 8006ea4:	4652      	mov	r2, sl
 8006ea6:	4620      	mov	r0, r4
 8006ea8:	4639      	mov	r1, r7
 8006eaa:	f7f9 fcef 	bl	800088c <__aeabi_ddiv>
 8006eae:	ec41 0b10 	vmov	d0, r0, r1
 8006eb2:	b005      	add	sp, #20
 8006eb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006eb8 <__copybits>:
 8006eb8:	3901      	subs	r1, #1
 8006eba:	b570      	push	{r4, r5, r6, lr}
 8006ebc:	1149      	asrs	r1, r1, #5
 8006ebe:	6914      	ldr	r4, [r2, #16]
 8006ec0:	3101      	adds	r1, #1
 8006ec2:	f102 0314 	add.w	r3, r2, #20
 8006ec6:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8006eca:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8006ece:	1f05      	subs	r5, r0, #4
 8006ed0:	42a3      	cmp	r3, r4
 8006ed2:	d30c      	bcc.n	8006eee <__copybits+0x36>
 8006ed4:	1aa3      	subs	r3, r4, r2
 8006ed6:	3b11      	subs	r3, #17
 8006ed8:	f023 0303 	bic.w	r3, r3, #3
 8006edc:	3211      	adds	r2, #17
 8006ede:	42a2      	cmp	r2, r4
 8006ee0:	bf88      	it	hi
 8006ee2:	2300      	movhi	r3, #0
 8006ee4:	4418      	add	r0, r3
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	4288      	cmp	r0, r1
 8006eea:	d305      	bcc.n	8006ef8 <__copybits+0x40>
 8006eec:	bd70      	pop	{r4, r5, r6, pc}
 8006eee:	f853 6b04 	ldr.w	r6, [r3], #4
 8006ef2:	f845 6f04 	str.w	r6, [r5, #4]!
 8006ef6:	e7eb      	b.n	8006ed0 <__copybits+0x18>
 8006ef8:	f840 3b04 	str.w	r3, [r0], #4
 8006efc:	e7f4      	b.n	8006ee8 <__copybits+0x30>

08006efe <__any_on>:
 8006efe:	f100 0214 	add.w	r2, r0, #20
 8006f02:	6900      	ldr	r0, [r0, #16]
 8006f04:	114b      	asrs	r3, r1, #5
 8006f06:	4298      	cmp	r0, r3
 8006f08:	b510      	push	{r4, lr}
 8006f0a:	db11      	blt.n	8006f30 <__any_on+0x32>
 8006f0c:	dd0a      	ble.n	8006f24 <__any_on+0x26>
 8006f0e:	f011 011f 	ands.w	r1, r1, #31
 8006f12:	d007      	beq.n	8006f24 <__any_on+0x26>
 8006f14:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8006f18:	fa24 f001 	lsr.w	r0, r4, r1
 8006f1c:	fa00 f101 	lsl.w	r1, r0, r1
 8006f20:	428c      	cmp	r4, r1
 8006f22:	d10b      	bne.n	8006f3c <__any_on+0x3e>
 8006f24:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8006f28:	4293      	cmp	r3, r2
 8006f2a:	d803      	bhi.n	8006f34 <__any_on+0x36>
 8006f2c:	2000      	movs	r0, #0
 8006f2e:	bd10      	pop	{r4, pc}
 8006f30:	4603      	mov	r3, r0
 8006f32:	e7f7      	b.n	8006f24 <__any_on+0x26>
 8006f34:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006f38:	2900      	cmp	r1, #0
 8006f3a:	d0f5      	beq.n	8006f28 <__any_on+0x2a>
 8006f3c:	2001      	movs	r0, #1
 8006f3e:	e7f6      	b.n	8006f2e <__any_on+0x30>

08006f40 <sulp>:
 8006f40:	b570      	push	{r4, r5, r6, lr}
 8006f42:	4604      	mov	r4, r0
 8006f44:	460d      	mov	r5, r1
 8006f46:	ec45 4b10 	vmov	d0, r4, r5
 8006f4a:	4616      	mov	r6, r2
 8006f4c:	f7ff feba 	bl	8006cc4 <__ulp>
 8006f50:	ec51 0b10 	vmov	r0, r1, d0
 8006f54:	b17e      	cbz	r6, 8006f76 <sulp+0x36>
 8006f56:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006f5a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	dd09      	ble.n	8006f76 <sulp+0x36>
 8006f62:	051b      	lsls	r3, r3, #20
 8006f64:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8006f68:	2400      	movs	r4, #0
 8006f6a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8006f6e:	4622      	mov	r2, r4
 8006f70:	462b      	mov	r3, r5
 8006f72:	f7f9 fb61 	bl	8000638 <__aeabi_dmul>
 8006f76:	ec41 0b10 	vmov	d0, r0, r1
 8006f7a:	bd70      	pop	{r4, r5, r6, pc}
 8006f7c:	0000      	movs	r0, r0
	...

08006f80 <_strtod_l>:
 8006f80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f84:	b09f      	sub	sp, #124	@ 0x7c
 8006f86:	460c      	mov	r4, r1
 8006f88:	9217      	str	r2, [sp, #92]	@ 0x5c
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	921a      	str	r2, [sp, #104]	@ 0x68
 8006f8e:	9005      	str	r0, [sp, #20]
 8006f90:	f04f 0a00 	mov.w	sl, #0
 8006f94:	f04f 0b00 	mov.w	fp, #0
 8006f98:	460a      	mov	r2, r1
 8006f9a:	9219      	str	r2, [sp, #100]	@ 0x64
 8006f9c:	7811      	ldrb	r1, [r2, #0]
 8006f9e:	292b      	cmp	r1, #43	@ 0x2b
 8006fa0:	d04a      	beq.n	8007038 <_strtod_l+0xb8>
 8006fa2:	d838      	bhi.n	8007016 <_strtod_l+0x96>
 8006fa4:	290d      	cmp	r1, #13
 8006fa6:	d832      	bhi.n	800700e <_strtod_l+0x8e>
 8006fa8:	2908      	cmp	r1, #8
 8006faa:	d832      	bhi.n	8007012 <_strtod_l+0x92>
 8006fac:	2900      	cmp	r1, #0
 8006fae:	d03b      	beq.n	8007028 <_strtod_l+0xa8>
 8006fb0:	2200      	movs	r2, #0
 8006fb2:	920e      	str	r2, [sp, #56]	@ 0x38
 8006fb4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8006fb6:	782a      	ldrb	r2, [r5, #0]
 8006fb8:	2a30      	cmp	r2, #48	@ 0x30
 8006fba:	f040 80b2 	bne.w	8007122 <_strtod_l+0x1a2>
 8006fbe:	786a      	ldrb	r2, [r5, #1]
 8006fc0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8006fc4:	2a58      	cmp	r2, #88	@ 0x58
 8006fc6:	d16e      	bne.n	80070a6 <_strtod_l+0x126>
 8006fc8:	9302      	str	r3, [sp, #8]
 8006fca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006fcc:	9301      	str	r3, [sp, #4]
 8006fce:	ab1a      	add	r3, sp, #104	@ 0x68
 8006fd0:	9300      	str	r3, [sp, #0]
 8006fd2:	4a8f      	ldr	r2, [pc, #572]	@ (8007210 <_strtod_l+0x290>)
 8006fd4:	9805      	ldr	r0, [sp, #20]
 8006fd6:	ab1b      	add	r3, sp, #108	@ 0x6c
 8006fd8:	a919      	add	r1, sp, #100	@ 0x64
 8006fda:	f001 fadf 	bl	800859c <__gethex>
 8006fde:	f010 060f 	ands.w	r6, r0, #15
 8006fe2:	4604      	mov	r4, r0
 8006fe4:	d005      	beq.n	8006ff2 <_strtod_l+0x72>
 8006fe6:	2e06      	cmp	r6, #6
 8006fe8:	d128      	bne.n	800703c <_strtod_l+0xbc>
 8006fea:	3501      	adds	r5, #1
 8006fec:	2300      	movs	r3, #0
 8006fee:	9519      	str	r5, [sp, #100]	@ 0x64
 8006ff0:	930e      	str	r3, [sp, #56]	@ 0x38
 8006ff2:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	f040 858e 	bne.w	8007b16 <_strtod_l+0xb96>
 8006ffa:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006ffc:	b1cb      	cbz	r3, 8007032 <_strtod_l+0xb2>
 8006ffe:	4652      	mov	r2, sl
 8007000:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8007004:	ec43 2b10 	vmov	d0, r2, r3
 8007008:	b01f      	add	sp, #124	@ 0x7c
 800700a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800700e:	2920      	cmp	r1, #32
 8007010:	d1ce      	bne.n	8006fb0 <_strtod_l+0x30>
 8007012:	3201      	adds	r2, #1
 8007014:	e7c1      	b.n	8006f9a <_strtod_l+0x1a>
 8007016:	292d      	cmp	r1, #45	@ 0x2d
 8007018:	d1ca      	bne.n	8006fb0 <_strtod_l+0x30>
 800701a:	2101      	movs	r1, #1
 800701c:	910e      	str	r1, [sp, #56]	@ 0x38
 800701e:	1c51      	adds	r1, r2, #1
 8007020:	9119      	str	r1, [sp, #100]	@ 0x64
 8007022:	7852      	ldrb	r2, [r2, #1]
 8007024:	2a00      	cmp	r2, #0
 8007026:	d1c5      	bne.n	8006fb4 <_strtod_l+0x34>
 8007028:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800702a:	9419      	str	r4, [sp, #100]	@ 0x64
 800702c:	2b00      	cmp	r3, #0
 800702e:	f040 8570 	bne.w	8007b12 <_strtod_l+0xb92>
 8007032:	4652      	mov	r2, sl
 8007034:	465b      	mov	r3, fp
 8007036:	e7e5      	b.n	8007004 <_strtod_l+0x84>
 8007038:	2100      	movs	r1, #0
 800703a:	e7ef      	b.n	800701c <_strtod_l+0x9c>
 800703c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800703e:	b13a      	cbz	r2, 8007050 <_strtod_l+0xd0>
 8007040:	2135      	movs	r1, #53	@ 0x35
 8007042:	a81c      	add	r0, sp, #112	@ 0x70
 8007044:	f7ff ff38 	bl	8006eb8 <__copybits>
 8007048:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800704a:	9805      	ldr	r0, [sp, #20]
 800704c:	f7ff fb0e 	bl	800666c <_Bfree>
 8007050:	3e01      	subs	r6, #1
 8007052:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8007054:	2e04      	cmp	r6, #4
 8007056:	d806      	bhi.n	8007066 <_strtod_l+0xe6>
 8007058:	e8df f006 	tbb	[pc, r6]
 800705c:	201d0314 	.word	0x201d0314
 8007060:	14          	.byte	0x14
 8007061:	00          	.byte	0x00
 8007062:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8007066:	05e1      	lsls	r1, r4, #23
 8007068:	bf48      	it	mi
 800706a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800706e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8007072:	0d1b      	lsrs	r3, r3, #20
 8007074:	051b      	lsls	r3, r3, #20
 8007076:	2b00      	cmp	r3, #0
 8007078:	d1bb      	bne.n	8006ff2 <_strtod_l+0x72>
 800707a:	f7fe fbdf 	bl	800583c <__errno>
 800707e:	2322      	movs	r3, #34	@ 0x22
 8007080:	6003      	str	r3, [r0, #0]
 8007082:	e7b6      	b.n	8006ff2 <_strtod_l+0x72>
 8007084:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8007088:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800708c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8007090:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007094:	e7e7      	b.n	8007066 <_strtod_l+0xe6>
 8007096:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8007218 <_strtod_l+0x298>
 800709a:	e7e4      	b.n	8007066 <_strtod_l+0xe6>
 800709c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80070a0:	f04f 3aff 	mov.w	sl, #4294967295
 80070a4:	e7df      	b.n	8007066 <_strtod_l+0xe6>
 80070a6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80070a8:	1c5a      	adds	r2, r3, #1
 80070aa:	9219      	str	r2, [sp, #100]	@ 0x64
 80070ac:	785b      	ldrb	r3, [r3, #1]
 80070ae:	2b30      	cmp	r3, #48	@ 0x30
 80070b0:	d0f9      	beq.n	80070a6 <_strtod_l+0x126>
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d09d      	beq.n	8006ff2 <_strtod_l+0x72>
 80070b6:	2301      	movs	r3, #1
 80070b8:	2700      	movs	r7, #0
 80070ba:	9308      	str	r3, [sp, #32]
 80070bc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80070be:	930c      	str	r3, [sp, #48]	@ 0x30
 80070c0:	970b      	str	r7, [sp, #44]	@ 0x2c
 80070c2:	46b9      	mov	r9, r7
 80070c4:	220a      	movs	r2, #10
 80070c6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80070c8:	7805      	ldrb	r5, [r0, #0]
 80070ca:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80070ce:	b2d9      	uxtb	r1, r3
 80070d0:	2909      	cmp	r1, #9
 80070d2:	d928      	bls.n	8007126 <_strtod_l+0x1a6>
 80070d4:	494f      	ldr	r1, [pc, #316]	@ (8007214 <_strtod_l+0x294>)
 80070d6:	2201      	movs	r2, #1
 80070d8:	f001 f97a 	bl	80083d0 <strncmp>
 80070dc:	2800      	cmp	r0, #0
 80070de:	d032      	beq.n	8007146 <_strtod_l+0x1c6>
 80070e0:	2000      	movs	r0, #0
 80070e2:	462a      	mov	r2, r5
 80070e4:	900a      	str	r0, [sp, #40]	@ 0x28
 80070e6:	464d      	mov	r5, r9
 80070e8:	4603      	mov	r3, r0
 80070ea:	2a65      	cmp	r2, #101	@ 0x65
 80070ec:	d001      	beq.n	80070f2 <_strtod_l+0x172>
 80070ee:	2a45      	cmp	r2, #69	@ 0x45
 80070f0:	d114      	bne.n	800711c <_strtod_l+0x19c>
 80070f2:	b91d      	cbnz	r5, 80070fc <_strtod_l+0x17c>
 80070f4:	9a08      	ldr	r2, [sp, #32]
 80070f6:	4302      	orrs	r2, r0
 80070f8:	d096      	beq.n	8007028 <_strtod_l+0xa8>
 80070fa:	2500      	movs	r5, #0
 80070fc:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 80070fe:	1c62      	adds	r2, r4, #1
 8007100:	9219      	str	r2, [sp, #100]	@ 0x64
 8007102:	7862      	ldrb	r2, [r4, #1]
 8007104:	2a2b      	cmp	r2, #43	@ 0x2b
 8007106:	d07a      	beq.n	80071fe <_strtod_l+0x27e>
 8007108:	2a2d      	cmp	r2, #45	@ 0x2d
 800710a:	d07e      	beq.n	800720a <_strtod_l+0x28a>
 800710c:	f04f 0c00 	mov.w	ip, #0
 8007110:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8007114:	2909      	cmp	r1, #9
 8007116:	f240 8085 	bls.w	8007224 <_strtod_l+0x2a4>
 800711a:	9419      	str	r4, [sp, #100]	@ 0x64
 800711c:	f04f 0800 	mov.w	r8, #0
 8007120:	e0a5      	b.n	800726e <_strtod_l+0x2ee>
 8007122:	2300      	movs	r3, #0
 8007124:	e7c8      	b.n	80070b8 <_strtod_l+0x138>
 8007126:	f1b9 0f08 	cmp.w	r9, #8
 800712a:	bfd8      	it	le
 800712c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800712e:	f100 0001 	add.w	r0, r0, #1
 8007132:	bfda      	itte	le
 8007134:	fb02 3301 	mlale	r3, r2, r1, r3
 8007138:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800713a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800713e:	f109 0901 	add.w	r9, r9, #1
 8007142:	9019      	str	r0, [sp, #100]	@ 0x64
 8007144:	e7bf      	b.n	80070c6 <_strtod_l+0x146>
 8007146:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007148:	1c5a      	adds	r2, r3, #1
 800714a:	9219      	str	r2, [sp, #100]	@ 0x64
 800714c:	785a      	ldrb	r2, [r3, #1]
 800714e:	f1b9 0f00 	cmp.w	r9, #0
 8007152:	d03b      	beq.n	80071cc <_strtod_l+0x24c>
 8007154:	900a      	str	r0, [sp, #40]	@ 0x28
 8007156:	464d      	mov	r5, r9
 8007158:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800715c:	2b09      	cmp	r3, #9
 800715e:	d912      	bls.n	8007186 <_strtod_l+0x206>
 8007160:	2301      	movs	r3, #1
 8007162:	e7c2      	b.n	80070ea <_strtod_l+0x16a>
 8007164:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007166:	1c5a      	adds	r2, r3, #1
 8007168:	9219      	str	r2, [sp, #100]	@ 0x64
 800716a:	785a      	ldrb	r2, [r3, #1]
 800716c:	3001      	adds	r0, #1
 800716e:	2a30      	cmp	r2, #48	@ 0x30
 8007170:	d0f8      	beq.n	8007164 <_strtod_l+0x1e4>
 8007172:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8007176:	2b08      	cmp	r3, #8
 8007178:	f200 84d2 	bhi.w	8007b20 <_strtod_l+0xba0>
 800717c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800717e:	900a      	str	r0, [sp, #40]	@ 0x28
 8007180:	2000      	movs	r0, #0
 8007182:	930c      	str	r3, [sp, #48]	@ 0x30
 8007184:	4605      	mov	r5, r0
 8007186:	3a30      	subs	r2, #48	@ 0x30
 8007188:	f100 0301 	add.w	r3, r0, #1
 800718c:	d018      	beq.n	80071c0 <_strtod_l+0x240>
 800718e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8007190:	4419      	add	r1, r3
 8007192:	910a      	str	r1, [sp, #40]	@ 0x28
 8007194:	462e      	mov	r6, r5
 8007196:	f04f 0e0a 	mov.w	lr, #10
 800719a:	1c71      	adds	r1, r6, #1
 800719c:	eba1 0c05 	sub.w	ip, r1, r5
 80071a0:	4563      	cmp	r3, ip
 80071a2:	dc15      	bgt.n	80071d0 <_strtod_l+0x250>
 80071a4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 80071a8:	182b      	adds	r3, r5, r0
 80071aa:	2b08      	cmp	r3, #8
 80071ac:	f105 0501 	add.w	r5, r5, #1
 80071b0:	4405      	add	r5, r0
 80071b2:	dc1a      	bgt.n	80071ea <_strtod_l+0x26a>
 80071b4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80071b6:	230a      	movs	r3, #10
 80071b8:	fb03 2301 	mla	r3, r3, r1, r2
 80071bc:	930b      	str	r3, [sp, #44]	@ 0x2c
 80071be:	2300      	movs	r3, #0
 80071c0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 80071c2:	1c51      	adds	r1, r2, #1
 80071c4:	9119      	str	r1, [sp, #100]	@ 0x64
 80071c6:	7852      	ldrb	r2, [r2, #1]
 80071c8:	4618      	mov	r0, r3
 80071ca:	e7c5      	b.n	8007158 <_strtod_l+0x1d8>
 80071cc:	4648      	mov	r0, r9
 80071ce:	e7ce      	b.n	800716e <_strtod_l+0x1ee>
 80071d0:	2e08      	cmp	r6, #8
 80071d2:	dc05      	bgt.n	80071e0 <_strtod_l+0x260>
 80071d4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 80071d6:	fb0e f606 	mul.w	r6, lr, r6
 80071da:	960b      	str	r6, [sp, #44]	@ 0x2c
 80071dc:	460e      	mov	r6, r1
 80071de:	e7dc      	b.n	800719a <_strtod_l+0x21a>
 80071e0:	2910      	cmp	r1, #16
 80071e2:	bfd8      	it	le
 80071e4:	fb0e f707 	mulle.w	r7, lr, r7
 80071e8:	e7f8      	b.n	80071dc <_strtod_l+0x25c>
 80071ea:	2b0f      	cmp	r3, #15
 80071ec:	bfdc      	itt	le
 80071ee:	230a      	movle	r3, #10
 80071f0:	fb03 2707 	mlale	r7, r3, r7, r2
 80071f4:	e7e3      	b.n	80071be <_strtod_l+0x23e>
 80071f6:	2300      	movs	r3, #0
 80071f8:	930a      	str	r3, [sp, #40]	@ 0x28
 80071fa:	2301      	movs	r3, #1
 80071fc:	e77a      	b.n	80070f4 <_strtod_l+0x174>
 80071fe:	f04f 0c00 	mov.w	ip, #0
 8007202:	1ca2      	adds	r2, r4, #2
 8007204:	9219      	str	r2, [sp, #100]	@ 0x64
 8007206:	78a2      	ldrb	r2, [r4, #2]
 8007208:	e782      	b.n	8007110 <_strtod_l+0x190>
 800720a:	f04f 0c01 	mov.w	ip, #1
 800720e:	e7f8      	b.n	8007202 <_strtod_l+0x282>
 8007210:	08009064 	.word	0x08009064
 8007214:	08008e97 	.word	0x08008e97
 8007218:	7ff00000 	.word	0x7ff00000
 800721c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800721e:	1c51      	adds	r1, r2, #1
 8007220:	9119      	str	r1, [sp, #100]	@ 0x64
 8007222:	7852      	ldrb	r2, [r2, #1]
 8007224:	2a30      	cmp	r2, #48	@ 0x30
 8007226:	d0f9      	beq.n	800721c <_strtod_l+0x29c>
 8007228:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800722c:	2908      	cmp	r1, #8
 800722e:	f63f af75 	bhi.w	800711c <_strtod_l+0x19c>
 8007232:	3a30      	subs	r2, #48	@ 0x30
 8007234:	9209      	str	r2, [sp, #36]	@ 0x24
 8007236:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007238:	920f      	str	r2, [sp, #60]	@ 0x3c
 800723a:	f04f 080a 	mov.w	r8, #10
 800723e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8007240:	1c56      	adds	r6, r2, #1
 8007242:	9619      	str	r6, [sp, #100]	@ 0x64
 8007244:	7852      	ldrb	r2, [r2, #1]
 8007246:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800724a:	f1be 0f09 	cmp.w	lr, #9
 800724e:	d939      	bls.n	80072c4 <_strtod_l+0x344>
 8007250:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8007252:	1a76      	subs	r6, r6, r1
 8007254:	2e08      	cmp	r6, #8
 8007256:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800725a:	dc03      	bgt.n	8007264 <_strtod_l+0x2e4>
 800725c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800725e:	4588      	cmp	r8, r1
 8007260:	bfa8      	it	ge
 8007262:	4688      	movge	r8, r1
 8007264:	f1bc 0f00 	cmp.w	ip, #0
 8007268:	d001      	beq.n	800726e <_strtod_l+0x2ee>
 800726a:	f1c8 0800 	rsb	r8, r8, #0
 800726e:	2d00      	cmp	r5, #0
 8007270:	d14e      	bne.n	8007310 <_strtod_l+0x390>
 8007272:	9908      	ldr	r1, [sp, #32]
 8007274:	4308      	orrs	r0, r1
 8007276:	f47f aebc 	bne.w	8006ff2 <_strtod_l+0x72>
 800727a:	2b00      	cmp	r3, #0
 800727c:	f47f aed4 	bne.w	8007028 <_strtod_l+0xa8>
 8007280:	2a69      	cmp	r2, #105	@ 0x69
 8007282:	d028      	beq.n	80072d6 <_strtod_l+0x356>
 8007284:	dc25      	bgt.n	80072d2 <_strtod_l+0x352>
 8007286:	2a49      	cmp	r2, #73	@ 0x49
 8007288:	d025      	beq.n	80072d6 <_strtod_l+0x356>
 800728a:	2a4e      	cmp	r2, #78	@ 0x4e
 800728c:	f47f aecc 	bne.w	8007028 <_strtod_l+0xa8>
 8007290:	499a      	ldr	r1, [pc, #616]	@ (80074fc <_strtod_l+0x57c>)
 8007292:	a819      	add	r0, sp, #100	@ 0x64
 8007294:	f001 fba4 	bl	80089e0 <__match>
 8007298:	2800      	cmp	r0, #0
 800729a:	f43f aec5 	beq.w	8007028 <_strtod_l+0xa8>
 800729e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80072a0:	781b      	ldrb	r3, [r3, #0]
 80072a2:	2b28      	cmp	r3, #40	@ 0x28
 80072a4:	d12e      	bne.n	8007304 <_strtod_l+0x384>
 80072a6:	4996      	ldr	r1, [pc, #600]	@ (8007500 <_strtod_l+0x580>)
 80072a8:	aa1c      	add	r2, sp, #112	@ 0x70
 80072aa:	a819      	add	r0, sp, #100	@ 0x64
 80072ac:	f001 fbac 	bl	8008a08 <__hexnan>
 80072b0:	2805      	cmp	r0, #5
 80072b2:	d127      	bne.n	8007304 <_strtod_l+0x384>
 80072b4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 80072b6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 80072ba:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 80072be:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 80072c2:	e696      	b.n	8006ff2 <_strtod_l+0x72>
 80072c4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80072c6:	fb08 2101 	mla	r1, r8, r1, r2
 80072ca:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 80072ce:	9209      	str	r2, [sp, #36]	@ 0x24
 80072d0:	e7b5      	b.n	800723e <_strtod_l+0x2be>
 80072d2:	2a6e      	cmp	r2, #110	@ 0x6e
 80072d4:	e7da      	b.n	800728c <_strtod_l+0x30c>
 80072d6:	498b      	ldr	r1, [pc, #556]	@ (8007504 <_strtod_l+0x584>)
 80072d8:	a819      	add	r0, sp, #100	@ 0x64
 80072da:	f001 fb81 	bl	80089e0 <__match>
 80072de:	2800      	cmp	r0, #0
 80072e0:	f43f aea2 	beq.w	8007028 <_strtod_l+0xa8>
 80072e4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80072e6:	4988      	ldr	r1, [pc, #544]	@ (8007508 <_strtod_l+0x588>)
 80072e8:	3b01      	subs	r3, #1
 80072ea:	a819      	add	r0, sp, #100	@ 0x64
 80072ec:	9319      	str	r3, [sp, #100]	@ 0x64
 80072ee:	f001 fb77 	bl	80089e0 <__match>
 80072f2:	b910      	cbnz	r0, 80072fa <_strtod_l+0x37a>
 80072f4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80072f6:	3301      	adds	r3, #1
 80072f8:	9319      	str	r3, [sp, #100]	@ 0x64
 80072fa:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8007518 <_strtod_l+0x598>
 80072fe:	f04f 0a00 	mov.w	sl, #0
 8007302:	e676      	b.n	8006ff2 <_strtod_l+0x72>
 8007304:	4881      	ldr	r0, [pc, #516]	@ (800750c <_strtod_l+0x58c>)
 8007306:	f001 f8a7 	bl	8008458 <nan>
 800730a:	ec5b ab10 	vmov	sl, fp, d0
 800730e:	e670      	b.n	8006ff2 <_strtod_l+0x72>
 8007310:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8007312:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8007314:	eba8 0303 	sub.w	r3, r8, r3
 8007318:	f1b9 0f00 	cmp.w	r9, #0
 800731c:	bf08      	it	eq
 800731e:	46a9      	moveq	r9, r5
 8007320:	2d10      	cmp	r5, #16
 8007322:	9309      	str	r3, [sp, #36]	@ 0x24
 8007324:	462c      	mov	r4, r5
 8007326:	bfa8      	it	ge
 8007328:	2410      	movge	r4, #16
 800732a:	f7f9 f90b 	bl	8000544 <__aeabi_ui2d>
 800732e:	2d09      	cmp	r5, #9
 8007330:	4682      	mov	sl, r0
 8007332:	468b      	mov	fp, r1
 8007334:	dc13      	bgt.n	800735e <_strtod_l+0x3de>
 8007336:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007338:	2b00      	cmp	r3, #0
 800733a:	f43f ae5a 	beq.w	8006ff2 <_strtod_l+0x72>
 800733e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007340:	dd78      	ble.n	8007434 <_strtod_l+0x4b4>
 8007342:	2b16      	cmp	r3, #22
 8007344:	dc5f      	bgt.n	8007406 <_strtod_l+0x486>
 8007346:	4972      	ldr	r1, [pc, #456]	@ (8007510 <_strtod_l+0x590>)
 8007348:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800734c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007350:	4652      	mov	r2, sl
 8007352:	465b      	mov	r3, fp
 8007354:	f7f9 f970 	bl	8000638 <__aeabi_dmul>
 8007358:	4682      	mov	sl, r0
 800735a:	468b      	mov	fp, r1
 800735c:	e649      	b.n	8006ff2 <_strtod_l+0x72>
 800735e:	4b6c      	ldr	r3, [pc, #432]	@ (8007510 <_strtod_l+0x590>)
 8007360:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007364:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8007368:	f7f9 f966 	bl	8000638 <__aeabi_dmul>
 800736c:	4682      	mov	sl, r0
 800736e:	4638      	mov	r0, r7
 8007370:	468b      	mov	fp, r1
 8007372:	f7f9 f8e7 	bl	8000544 <__aeabi_ui2d>
 8007376:	4602      	mov	r2, r0
 8007378:	460b      	mov	r3, r1
 800737a:	4650      	mov	r0, sl
 800737c:	4659      	mov	r1, fp
 800737e:	f7f8 ffa5 	bl	80002cc <__adddf3>
 8007382:	2d0f      	cmp	r5, #15
 8007384:	4682      	mov	sl, r0
 8007386:	468b      	mov	fp, r1
 8007388:	ddd5      	ble.n	8007336 <_strtod_l+0x3b6>
 800738a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800738c:	1b2c      	subs	r4, r5, r4
 800738e:	441c      	add	r4, r3
 8007390:	2c00      	cmp	r4, #0
 8007392:	f340 8093 	ble.w	80074bc <_strtod_l+0x53c>
 8007396:	f014 030f 	ands.w	r3, r4, #15
 800739a:	d00a      	beq.n	80073b2 <_strtod_l+0x432>
 800739c:	495c      	ldr	r1, [pc, #368]	@ (8007510 <_strtod_l+0x590>)
 800739e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80073a2:	4652      	mov	r2, sl
 80073a4:	465b      	mov	r3, fp
 80073a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80073aa:	f7f9 f945 	bl	8000638 <__aeabi_dmul>
 80073ae:	4682      	mov	sl, r0
 80073b0:	468b      	mov	fp, r1
 80073b2:	f034 040f 	bics.w	r4, r4, #15
 80073b6:	d073      	beq.n	80074a0 <_strtod_l+0x520>
 80073b8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 80073bc:	dd49      	ble.n	8007452 <_strtod_l+0x4d2>
 80073be:	2400      	movs	r4, #0
 80073c0:	46a0      	mov	r8, r4
 80073c2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80073c4:	46a1      	mov	r9, r4
 80073c6:	9a05      	ldr	r2, [sp, #20]
 80073c8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8007518 <_strtod_l+0x598>
 80073cc:	2322      	movs	r3, #34	@ 0x22
 80073ce:	6013      	str	r3, [r2, #0]
 80073d0:	f04f 0a00 	mov.w	sl, #0
 80073d4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	f43f ae0b 	beq.w	8006ff2 <_strtod_l+0x72>
 80073dc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80073de:	9805      	ldr	r0, [sp, #20]
 80073e0:	f7ff f944 	bl	800666c <_Bfree>
 80073e4:	9805      	ldr	r0, [sp, #20]
 80073e6:	4649      	mov	r1, r9
 80073e8:	f7ff f940 	bl	800666c <_Bfree>
 80073ec:	9805      	ldr	r0, [sp, #20]
 80073ee:	4641      	mov	r1, r8
 80073f0:	f7ff f93c 	bl	800666c <_Bfree>
 80073f4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80073f6:	9805      	ldr	r0, [sp, #20]
 80073f8:	f7ff f938 	bl	800666c <_Bfree>
 80073fc:	9805      	ldr	r0, [sp, #20]
 80073fe:	4621      	mov	r1, r4
 8007400:	f7ff f934 	bl	800666c <_Bfree>
 8007404:	e5f5      	b.n	8006ff2 <_strtod_l+0x72>
 8007406:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007408:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800740c:	4293      	cmp	r3, r2
 800740e:	dbbc      	blt.n	800738a <_strtod_l+0x40a>
 8007410:	4c3f      	ldr	r4, [pc, #252]	@ (8007510 <_strtod_l+0x590>)
 8007412:	f1c5 050f 	rsb	r5, r5, #15
 8007416:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800741a:	4652      	mov	r2, sl
 800741c:	465b      	mov	r3, fp
 800741e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007422:	f7f9 f909 	bl	8000638 <__aeabi_dmul>
 8007426:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007428:	1b5d      	subs	r5, r3, r5
 800742a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800742e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007432:	e78f      	b.n	8007354 <_strtod_l+0x3d4>
 8007434:	3316      	adds	r3, #22
 8007436:	dba8      	blt.n	800738a <_strtod_l+0x40a>
 8007438:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800743a:	eba3 0808 	sub.w	r8, r3, r8
 800743e:	4b34      	ldr	r3, [pc, #208]	@ (8007510 <_strtod_l+0x590>)
 8007440:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8007444:	e9d8 2300 	ldrd	r2, r3, [r8]
 8007448:	4650      	mov	r0, sl
 800744a:	4659      	mov	r1, fp
 800744c:	f7f9 fa1e 	bl	800088c <__aeabi_ddiv>
 8007450:	e782      	b.n	8007358 <_strtod_l+0x3d8>
 8007452:	2300      	movs	r3, #0
 8007454:	4f2f      	ldr	r7, [pc, #188]	@ (8007514 <_strtod_l+0x594>)
 8007456:	1124      	asrs	r4, r4, #4
 8007458:	4650      	mov	r0, sl
 800745a:	4659      	mov	r1, fp
 800745c:	461e      	mov	r6, r3
 800745e:	2c01      	cmp	r4, #1
 8007460:	dc21      	bgt.n	80074a6 <_strtod_l+0x526>
 8007462:	b10b      	cbz	r3, 8007468 <_strtod_l+0x4e8>
 8007464:	4682      	mov	sl, r0
 8007466:	468b      	mov	fp, r1
 8007468:	492a      	ldr	r1, [pc, #168]	@ (8007514 <_strtod_l+0x594>)
 800746a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800746e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8007472:	4652      	mov	r2, sl
 8007474:	465b      	mov	r3, fp
 8007476:	e9d1 0100 	ldrd	r0, r1, [r1]
 800747a:	f7f9 f8dd 	bl	8000638 <__aeabi_dmul>
 800747e:	4b26      	ldr	r3, [pc, #152]	@ (8007518 <_strtod_l+0x598>)
 8007480:	460a      	mov	r2, r1
 8007482:	400b      	ands	r3, r1
 8007484:	4925      	ldr	r1, [pc, #148]	@ (800751c <_strtod_l+0x59c>)
 8007486:	428b      	cmp	r3, r1
 8007488:	4682      	mov	sl, r0
 800748a:	d898      	bhi.n	80073be <_strtod_l+0x43e>
 800748c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8007490:	428b      	cmp	r3, r1
 8007492:	bf86      	itte	hi
 8007494:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8007520 <_strtod_l+0x5a0>
 8007498:	f04f 3aff 	movhi.w	sl, #4294967295
 800749c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 80074a0:	2300      	movs	r3, #0
 80074a2:	9308      	str	r3, [sp, #32]
 80074a4:	e076      	b.n	8007594 <_strtod_l+0x614>
 80074a6:	07e2      	lsls	r2, r4, #31
 80074a8:	d504      	bpl.n	80074b4 <_strtod_l+0x534>
 80074aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 80074ae:	f7f9 f8c3 	bl	8000638 <__aeabi_dmul>
 80074b2:	2301      	movs	r3, #1
 80074b4:	3601      	adds	r6, #1
 80074b6:	1064      	asrs	r4, r4, #1
 80074b8:	3708      	adds	r7, #8
 80074ba:	e7d0      	b.n	800745e <_strtod_l+0x4de>
 80074bc:	d0f0      	beq.n	80074a0 <_strtod_l+0x520>
 80074be:	4264      	negs	r4, r4
 80074c0:	f014 020f 	ands.w	r2, r4, #15
 80074c4:	d00a      	beq.n	80074dc <_strtod_l+0x55c>
 80074c6:	4b12      	ldr	r3, [pc, #72]	@ (8007510 <_strtod_l+0x590>)
 80074c8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80074cc:	4650      	mov	r0, sl
 80074ce:	4659      	mov	r1, fp
 80074d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074d4:	f7f9 f9da 	bl	800088c <__aeabi_ddiv>
 80074d8:	4682      	mov	sl, r0
 80074da:	468b      	mov	fp, r1
 80074dc:	1124      	asrs	r4, r4, #4
 80074de:	d0df      	beq.n	80074a0 <_strtod_l+0x520>
 80074e0:	2c1f      	cmp	r4, #31
 80074e2:	dd1f      	ble.n	8007524 <_strtod_l+0x5a4>
 80074e4:	2400      	movs	r4, #0
 80074e6:	46a0      	mov	r8, r4
 80074e8:	940b      	str	r4, [sp, #44]	@ 0x2c
 80074ea:	46a1      	mov	r9, r4
 80074ec:	9a05      	ldr	r2, [sp, #20]
 80074ee:	2322      	movs	r3, #34	@ 0x22
 80074f0:	f04f 0a00 	mov.w	sl, #0
 80074f4:	f04f 0b00 	mov.w	fp, #0
 80074f8:	6013      	str	r3, [r2, #0]
 80074fa:	e76b      	b.n	80073d4 <_strtod_l+0x454>
 80074fc:	08008d85 	.word	0x08008d85
 8007500:	08009050 	.word	0x08009050
 8007504:	08008d7d 	.word	0x08008d7d
 8007508:	08008db4 	.word	0x08008db4
 800750c:	08008eed 	.word	0x08008eed
 8007510:	08008f88 	.word	0x08008f88
 8007514:	08008f60 	.word	0x08008f60
 8007518:	7ff00000 	.word	0x7ff00000
 800751c:	7ca00000 	.word	0x7ca00000
 8007520:	7fefffff 	.word	0x7fefffff
 8007524:	f014 0310 	ands.w	r3, r4, #16
 8007528:	bf18      	it	ne
 800752a:	236a      	movne	r3, #106	@ 0x6a
 800752c:	4ea9      	ldr	r6, [pc, #676]	@ (80077d4 <_strtod_l+0x854>)
 800752e:	9308      	str	r3, [sp, #32]
 8007530:	4650      	mov	r0, sl
 8007532:	4659      	mov	r1, fp
 8007534:	2300      	movs	r3, #0
 8007536:	07e7      	lsls	r7, r4, #31
 8007538:	d504      	bpl.n	8007544 <_strtod_l+0x5c4>
 800753a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800753e:	f7f9 f87b 	bl	8000638 <__aeabi_dmul>
 8007542:	2301      	movs	r3, #1
 8007544:	1064      	asrs	r4, r4, #1
 8007546:	f106 0608 	add.w	r6, r6, #8
 800754a:	d1f4      	bne.n	8007536 <_strtod_l+0x5b6>
 800754c:	b10b      	cbz	r3, 8007552 <_strtod_l+0x5d2>
 800754e:	4682      	mov	sl, r0
 8007550:	468b      	mov	fp, r1
 8007552:	9b08      	ldr	r3, [sp, #32]
 8007554:	b1b3      	cbz	r3, 8007584 <_strtod_l+0x604>
 8007556:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800755a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800755e:	2b00      	cmp	r3, #0
 8007560:	4659      	mov	r1, fp
 8007562:	dd0f      	ble.n	8007584 <_strtod_l+0x604>
 8007564:	2b1f      	cmp	r3, #31
 8007566:	dd56      	ble.n	8007616 <_strtod_l+0x696>
 8007568:	2b34      	cmp	r3, #52	@ 0x34
 800756a:	bfde      	ittt	le
 800756c:	f04f 33ff 	movle.w	r3, #4294967295
 8007570:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8007574:	4093      	lslle	r3, r2
 8007576:	f04f 0a00 	mov.w	sl, #0
 800757a:	bfcc      	ite	gt
 800757c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8007580:	ea03 0b01 	andle.w	fp, r3, r1
 8007584:	2200      	movs	r2, #0
 8007586:	2300      	movs	r3, #0
 8007588:	4650      	mov	r0, sl
 800758a:	4659      	mov	r1, fp
 800758c:	f7f9 fabc 	bl	8000b08 <__aeabi_dcmpeq>
 8007590:	2800      	cmp	r0, #0
 8007592:	d1a7      	bne.n	80074e4 <_strtod_l+0x564>
 8007594:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007596:	9300      	str	r3, [sp, #0]
 8007598:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800759a:	9805      	ldr	r0, [sp, #20]
 800759c:	462b      	mov	r3, r5
 800759e:	464a      	mov	r2, r9
 80075a0:	f7ff f8cc 	bl	800673c <__s2b>
 80075a4:	900b      	str	r0, [sp, #44]	@ 0x2c
 80075a6:	2800      	cmp	r0, #0
 80075a8:	f43f af09 	beq.w	80073be <_strtod_l+0x43e>
 80075ac:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80075ae:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80075b0:	2a00      	cmp	r2, #0
 80075b2:	eba3 0308 	sub.w	r3, r3, r8
 80075b6:	bfa8      	it	ge
 80075b8:	2300      	movge	r3, #0
 80075ba:	9312      	str	r3, [sp, #72]	@ 0x48
 80075bc:	2400      	movs	r4, #0
 80075be:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 80075c2:	9316      	str	r3, [sp, #88]	@ 0x58
 80075c4:	46a0      	mov	r8, r4
 80075c6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80075c8:	9805      	ldr	r0, [sp, #20]
 80075ca:	6859      	ldr	r1, [r3, #4]
 80075cc:	f7ff f80e 	bl	80065ec <_Balloc>
 80075d0:	4681      	mov	r9, r0
 80075d2:	2800      	cmp	r0, #0
 80075d4:	f43f aef7 	beq.w	80073c6 <_strtod_l+0x446>
 80075d8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80075da:	691a      	ldr	r2, [r3, #16]
 80075dc:	3202      	adds	r2, #2
 80075de:	f103 010c 	add.w	r1, r3, #12
 80075e2:	0092      	lsls	r2, r2, #2
 80075e4:	300c      	adds	r0, #12
 80075e6:	f000 ff27 	bl	8008438 <memcpy>
 80075ea:	ec4b ab10 	vmov	d0, sl, fp
 80075ee:	9805      	ldr	r0, [sp, #20]
 80075f0:	aa1c      	add	r2, sp, #112	@ 0x70
 80075f2:	a91b      	add	r1, sp, #108	@ 0x6c
 80075f4:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 80075f8:	f7ff fbd4 	bl	8006da4 <__d2b>
 80075fc:	901a      	str	r0, [sp, #104]	@ 0x68
 80075fe:	2800      	cmp	r0, #0
 8007600:	f43f aee1 	beq.w	80073c6 <_strtod_l+0x446>
 8007604:	9805      	ldr	r0, [sp, #20]
 8007606:	2101      	movs	r1, #1
 8007608:	f7ff f92e 	bl	8006868 <__i2b>
 800760c:	4680      	mov	r8, r0
 800760e:	b948      	cbnz	r0, 8007624 <_strtod_l+0x6a4>
 8007610:	f04f 0800 	mov.w	r8, #0
 8007614:	e6d7      	b.n	80073c6 <_strtod_l+0x446>
 8007616:	f04f 32ff 	mov.w	r2, #4294967295
 800761a:	fa02 f303 	lsl.w	r3, r2, r3
 800761e:	ea03 0a0a 	and.w	sl, r3, sl
 8007622:	e7af      	b.n	8007584 <_strtod_l+0x604>
 8007624:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8007626:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8007628:	2d00      	cmp	r5, #0
 800762a:	bfab      	itete	ge
 800762c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800762e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8007630:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8007632:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8007634:	bfac      	ite	ge
 8007636:	18ef      	addge	r7, r5, r3
 8007638:	1b5e      	sublt	r6, r3, r5
 800763a:	9b08      	ldr	r3, [sp, #32]
 800763c:	1aed      	subs	r5, r5, r3
 800763e:	4415      	add	r5, r2
 8007640:	4b65      	ldr	r3, [pc, #404]	@ (80077d8 <_strtod_l+0x858>)
 8007642:	3d01      	subs	r5, #1
 8007644:	429d      	cmp	r5, r3
 8007646:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800764a:	da50      	bge.n	80076ee <_strtod_l+0x76e>
 800764c:	1b5b      	subs	r3, r3, r5
 800764e:	2b1f      	cmp	r3, #31
 8007650:	eba2 0203 	sub.w	r2, r2, r3
 8007654:	f04f 0101 	mov.w	r1, #1
 8007658:	dc3d      	bgt.n	80076d6 <_strtod_l+0x756>
 800765a:	fa01 f303 	lsl.w	r3, r1, r3
 800765e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007660:	2300      	movs	r3, #0
 8007662:	9310      	str	r3, [sp, #64]	@ 0x40
 8007664:	18bd      	adds	r5, r7, r2
 8007666:	9b08      	ldr	r3, [sp, #32]
 8007668:	42af      	cmp	r7, r5
 800766a:	4416      	add	r6, r2
 800766c:	441e      	add	r6, r3
 800766e:	463b      	mov	r3, r7
 8007670:	bfa8      	it	ge
 8007672:	462b      	movge	r3, r5
 8007674:	42b3      	cmp	r3, r6
 8007676:	bfa8      	it	ge
 8007678:	4633      	movge	r3, r6
 800767a:	2b00      	cmp	r3, #0
 800767c:	bfc2      	ittt	gt
 800767e:	1aed      	subgt	r5, r5, r3
 8007680:	1af6      	subgt	r6, r6, r3
 8007682:	1aff      	subgt	r7, r7, r3
 8007684:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8007686:	2b00      	cmp	r3, #0
 8007688:	dd16      	ble.n	80076b8 <_strtod_l+0x738>
 800768a:	4641      	mov	r1, r8
 800768c:	9805      	ldr	r0, [sp, #20]
 800768e:	461a      	mov	r2, r3
 8007690:	f7ff f9a2 	bl	80069d8 <__pow5mult>
 8007694:	4680      	mov	r8, r0
 8007696:	2800      	cmp	r0, #0
 8007698:	d0ba      	beq.n	8007610 <_strtod_l+0x690>
 800769a:	4601      	mov	r1, r0
 800769c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800769e:	9805      	ldr	r0, [sp, #20]
 80076a0:	f7ff f8f8 	bl	8006894 <__multiply>
 80076a4:	900a      	str	r0, [sp, #40]	@ 0x28
 80076a6:	2800      	cmp	r0, #0
 80076a8:	f43f ae8d 	beq.w	80073c6 <_strtod_l+0x446>
 80076ac:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80076ae:	9805      	ldr	r0, [sp, #20]
 80076b0:	f7fe ffdc 	bl	800666c <_Bfree>
 80076b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80076b6:	931a      	str	r3, [sp, #104]	@ 0x68
 80076b8:	2d00      	cmp	r5, #0
 80076ba:	dc1d      	bgt.n	80076f8 <_strtod_l+0x778>
 80076bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80076be:	2b00      	cmp	r3, #0
 80076c0:	dd23      	ble.n	800770a <_strtod_l+0x78a>
 80076c2:	4649      	mov	r1, r9
 80076c4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80076c6:	9805      	ldr	r0, [sp, #20]
 80076c8:	f7ff f986 	bl	80069d8 <__pow5mult>
 80076cc:	4681      	mov	r9, r0
 80076ce:	b9e0      	cbnz	r0, 800770a <_strtod_l+0x78a>
 80076d0:	f04f 0900 	mov.w	r9, #0
 80076d4:	e677      	b.n	80073c6 <_strtod_l+0x446>
 80076d6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 80076da:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 80076de:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 80076e2:	35e2      	adds	r5, #226	@ 0xe2
 80076e4:	fa01 f305 	lsl.w	r3, r1, r5
 80076e8:	9310      	str	r3, [sp, #64]	@ 0x40
 80076ea:	9113      	str	r1, [sp, #76]	@ 0x4c
 80076ec:	e7ba      	b.n	8007664 <_strtod_l+0x6e4>
 80076ee:	2300      	movs	r3, #0
 80076f0:	9310      	str	r3, [sp, #64]	@ 0x40
 80076f2:	2301      	movs	r3, #1
 80076f4:	9313      	str	r3, [sp, #76]	@ 0x4c
 80076f6:	e7b5      	b.n	8007664 <_strtod_l+0x6e4>
 80076f8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80076fa:	9805      	ldr	r0, [sp, #20]
 80076fc:	462a      	mov	r2, r5
 80076fe:	f7ff f9c5 	bl	8006a8c <__lshift>
 8007702:	901a      	str	r0, [sp, #104]	@ 0x68
 8007704:	2800      	cmp	r0, #0
 8007706:	d1d9      	bne.n	80076bc <_strtod_l+0x73c>
 8007708:	e65d      	b.n	80073c6 <_strtod_l+0x446>
 800770a:	2e00      	cmp	r6, #0
 800770c:	dd07      	ble.n	800771e <_strtod_l+0x79e>
 800770e:	4649      	mov	r1, r9
 8007710:	9805      	ldr	r0, [sp, #20]
 8007712:	4632      	mov	r2, r6
 8007714:	f7ff f9ba 	bl	8006a8c <__lshift>
 8007718:	4681      	mov	r9, r0
 800771a:	2800      	cmp	r0, #0
 800771c:	d0d8      	beq.n	80076d0 <_strtod_l+0x750>
 800771e:	2f00      	cmp	r7, #0
 8007720:	dd08      	ble.n	8007734 <_strtod_l+0x7b4>
 8007722:	4641      	mov	r1, r8
 8007724:	9805      	ldr	r0, [sp, #20]
 8007726:	463a      	mov	r2, r7
 8007728:	f7ff f9b0 	bl	8006a8c <__lshift>
 800772c:	4680      	mov	r8, r0
 800772e:	2800      	cmp	r0, #0
 8007730:	f43f ae49 	beq.w	80073c6 <_strtod_l+0x446>
 8007734:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007736:	9805      	ldr	r0, [sp, #20]
 8007738:	464a      	mov	r2, r9
 800773a:	f7ff fa2f 	bl	8006b9c <__mdiff>
 800773e:	4604      	mov	r4, r0
 8007740:	2800      	cmp	r0, #0
 8007742:	f43f ae40 	beq.w	80073c6 <_strtod_l+0x446>
 8007746:	68c3      	ldr	r3, [r0, #12]
 8007748:	930f      	str	r3, [sp, #60]	@ 0x3c
 800774a:	2300      	movs	r3, #0
 800774c:	60c3      	str	r3, [r0, #12]
 800774e:	4641      	mov	r1, r8
 8007750:	f7ff fa08 	bl	8006b64 <__mcmp>
 8007754:	2800      	cmp	r0, #0
 8007756:	da45      	bge.n	80077e4 <_strtod_l+0x864>
 8007758:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800775a:	ea53 030a 	orrs.w	r3, r3, sl
 800775e:	d16b      	bne.n	8007838 <_strtod_l+0x8b8>
 8007760:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007764:	2b00      	cmp	r3, #0
 8007766:	d167      	bne.n	8007838 <_strtod_l+0x8b8>
 8007768:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800776c:	0d1b      	lsrs	r3, r3, #20
 800776e:	051b      	lsls	r3, r3, #20
 8007770:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8007774:	d960      	bls.n	8007838 <_strtod_l+0x8b8>
 8007776:	6963      	ldr	r3, [r4, #20]
 8007778:	b913      	cbnz	r3, 8007780 <_strtod_l+0x800>
 800777a:	6923      	ldr	r3, [r4, #16]
 800777c:	2b01      	cmp	r3, #1
 800777e:	dd5b      	ble.n	8007838 <_strtod_l+0x8b8>
 8007780:	4621      	mov	r1, r4
 8007782:	2201      	movs	r2, #1
 8007784:	9805      	ldr	r0, [sp, #20]
 8007786:	f7ff f981 	bl	8006a8c <__lshift>
 800778a:	4641      	mov	r1, r8
 800778c:	4604      	mov	r4, r0
 800778e:	f7ff f9e9 	bl	8006b64 <__mcmp>
 8007792:	2800      	cmp	r0, #0
 8007794:	dd50      	ble.n	8007838 <_strtod_l+0x8b8>
 8007796:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800779a:	9a08      	ldr	r2, [sp, #32]
 800779c:	0d1b      	lsrs	r3, r3, #20
 800779e:	051b      	lsls	r3, r3, #20
 80077a0:	2a00      	cmp	r2, #0
 80077a2:	d06a      	beq.n	800787a <_strtod_l+0x8fa>
 80077a4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80077a8:	d867      	bhi.n	800787a <_strtod_l+0x8fa>
 80077aa:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80077ae:	f67f ae9d 	bls.w	80074ec <_strtod_l+0x56c>
 80077b2:	4b0a      	ldr	r3, [pc, #40]	@ (80077dc <_strtod_l+0x85c>)
 80077b4:	4650      	mov	r0, sl
 80077b6:	4659      	mov	r1, fp
 80077b8:	2200      	movs	r2, #0
 80077ba:	f7f8 ff3d 	bl	8000638 <__aeabi_dmul>
 80077be:	4b08      	ldr	r3, [pc, #32]	@ (80077e0 <_strtod_l+0x860>)
 80077c0:	400b      	ands	r3, r1
 80077c2:	4682      	mov	sl, r0
 80077c4:	468b      	mov	fp, r1
 80077c6:	2b00      	cmp	r3, #0
 80077c8:	f47f ae08 	bne.w	80073dc <_strtod_l+0x45c>
 80077cc:	9a05      	ldr	r2, [sp, #20]
 80077ce:	2322      	movs	r3, #34	@ 0x22
 80077d0:	6013      	str	r3, [r2, #0]
 80077d2:	e603      	b.n	80073dc <_strtod_l+0x45c>
 80077d4:	08009078 	.word	0x08009078
 80077d8:	fffffc02 	.word	0xfffffc02
 80077dc:	39500000 	.word	0x39500000
 80077e0:	7ff00000 	.word	0x7ff00000
 80077e4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80077e8:	d165      	bne.n	80078b6 <_strtod_l+0x936>
 80077ea:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 80077ec:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80077f0:	b35a      	cbz	r2, 800784a <_strtod_l+0x8ca>
 80077f2:	4a9f      	ldr	r2, [pc, #636]	@ (8007a70 <_strtod_l+0xaf0>)
 80077f4:	4293      	cmp	r3, r2
 80077f6:	d12b      	bne.n	8007850 <_strtod_l+0x8d0>
 80077f8:	9b08      	ldr	r3, [sp, #32]
 80077fa:	4651      	mov	r1, sl
 80077fc:	b303      	cbz	r3, 8007840 <_strtod_l+0x8c0>
 80077fe:	4b9d      	ldr	r3, [pc, #628]	@ (8007a74 <_strtod_l+0xaf4>)
 8007800:	465a      	mov	r2, fp
 8007802:	4013      	ands	r3, r2
 8007804:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8007808:	f04f 32ff 	mov.w	r2, #4294967295
 800780c:	d81b      	bhi.n	8007846 <_strtod_l+0x8c6>
 800780e:	0d1b      	lsrs	r3, r3, #20
 8007810:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8007814:	fa02 f303 	lsl.w	r3, r2, r3
 8007818:	4299      	cmp	r1, r3
 800781a:	d119      	bne.n	8007850 <_strtod_l+0x8d0>
 800781c:	4b96      	ldr	r3, [pc, #600]	@ (8007a78 <_strtod_l+0xaf8>)
 800781e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007820:	429a      	cmp	r2, r3
 8007822:	d102      	bne.n	800782a <_strtod_l+0x8aa>
 8007824:	3101      	adds	r1, #1
 8007826:	f43f adce 	beq.w	80073c6 <_strtod_l+0x446>
 800782a:	4b92      	ldr	r3, [pc, #584]	@ (8007a74 <_strtod_l+0xaf4>)
 800782c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800782e:	401a      	ands	r2, r3
 8007830:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8007834:	f04f 0a00 	mov.w	sl, #0
 8007838:	9b08      	ldr	r3, [sp, #32]
 800783a:	2b00      	cmp	r3, #0
 800783c:	d1b9      	bne.n	80077b2 <_strtod_l+0x832>
 800783e:	e5cd      	b.n	80073dc <_strtod_l+0x45c>
 8007840:	f04f 33ff 	mov.w	r3, #4294967295
 8007844:	e7e8      	b.n	8007818 <_strtod_l+0x898>
 8007846:	4613      	mov	r3, r2
 8007848:	e7e6      	b.n	8007818 <_strtod_l+0x898>
 800784a:	ea53 030a 	orrs.w	r3, r3, sl
 800784e:	d0a2      	beq.n	8007796 <_strtod_l+0x816>
 8007850:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007852:	b1db      	cbz	r3, 800788c <_strtod_l+0x90c>
 8007854:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8007856:	4213      	tst	r3, r2
 8007858:	d0ee      	beq.n	8007838 <_strtod_l+0x8b8>
 800785a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800785c:	9a08      	ldr	r2, [sp, #32]
 800785e:	4650      	mov	r0, sl
 8007860:	4659      	mov	r1, fp
 8007862:	b1bb      	cbz	r3, 8007894 <_strtod_l+0x914>
 8007864:	f7ff fb6c 	bl	8006f40 <sulp>
 8007868:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800786c:	ec53 2b10 	vmov	r2, r3, d0
 8007870:	f7f8 fd2c 	bl	80002cc <__adddf3>
 8007874:	4682      	mov	sl, r0
 8007876:	468b      	mov	fp, r1
 8007878:	e7de      	b.n	8007838 <_strtod_l+0x8b8>
 800787a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800787e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007882:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007886:	f04f 3aff 	mov.w	sl, #4294967295
 800788a:	e7d5      	b.n	8007838 <_strtod_l+0x8b8>
 800788c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800788e:	ea13 0f0a 	tst.w	r3, sl
 8007892:	e7e1      	b.n	8007858 <_strtod_l+0x8d8>
 8007894:	f7ff fb54 	bl	8006f40 <sulp>
 8007898:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800789c:	ec53 2b10 	vmov	r2, r3, d0
 80078a0:	f7f8 fd12 	bl	80002c8 <__aeabi_dsub>
 80078a4:	2200      	movs	r2, #0
 80078a6:	2300      	movs	r3, #0
 80078a8:	4682      	mov	sl, r0
 80078aa:	468b      	mov	fp, r1
 80078ac:	f7f9 f92c 	bl	8000b08 <__aeabi_dcmpeq>
 80078b0:	2800      	cmp	r0, #0
 80078b2:	d0c1      	beq.n	8007838 <_strtod_l+0x8b8>
 80078b4:	e61a      	b.n	80074ec <_strtod_l+0x56c>
 80078b6:	4641      	mov	r1, r8
 80078b8:	4620      	mov	r0, r4
 80078ba:	f7ff facb 	bl	8006e54 <__ratio>
 80078be:	ec57 6b10 	vmov	r6, r7, d0
 80078c2:	2200      	movs	r2, #0
 80078c4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80078c8:	4630      	mov	r0, r6
 80078ca:	4639      	mov	r1, r7
 80078cc:	f7f9 f930 	bl	8000b30 <__aeabi_dcmple>
 80078d0:	2800      	cmp	r0, #0
 80078d2:	d06f      	beq.n	80079b4 <_strtod_l+0xa34>
 80078d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80078d6:	2b00      	cmp	r3, #0
 80078d8:	d17a      	bne.n	80079d0 <_strtod_l+0xa50>
 80078da:	f1ba 0f00 	cmp.w	sl, #0
 80078de:	d158      	bne.n	8007992 <_strtod_l+0xa12>
 80078e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80078e2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d15a      	bne.n	80079a0 <_strtod_l+0xa20>
 80078ea:	4b64      	ldr	r3, [pc, #400]	@ (8007a7c <_strtod_l+0xafc>)
 80078ec:	2200      	movs	r2, #0
 80078ee:	4630      	mov	r0, r6
 80078f0:	4639      	mov	r1, r7
 80078f2:	f7f9 f913 	bl	8000b1c <__aeabi_dcmplt>
 80078f6:	2800      	cmp	r0, #0
 80078f8:	d159      	bne.n	80079ae <_strtod_l+0xa2e>
 80078fa:	4630      	mov	r0, r6
 80078fc:	4639      	mov	r1, r7
 80078fe:	4b60      	ldr	r3, [pc, #384]	@ (8007a80 <_strtod_l+0xb00>)
 8007900:	2200      	movs	r2, #0
 8007902:	f7f8 fe99 	bl	8000638 <__aeabi_dmul>
 8007906:	4606      	mov	r6, r0
 8007908:	460f      	mov	r7, r1
 800790a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800790e:	9606      	str	r6, [sp, #24]
 8007910:	9307      	str	r3, [sp, #28]
 8007912:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007916:	4d57      	ldr	r5, [pc, #348]	@ (8007a74 <_strtod_l+0xaf4>)
 8007918:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800791c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800791e:	401d      	ands	r5, r3
 8007920:	4b58      	ldr	r3, [pc, #352]	@ (8007a84 <_strtod_l+0xb04>)
 8007922:	429d      	cmp	r5, r3
 8007924:	f040 80b2 	bne.w	8007a8c <_strtod_l+0xb0c>
 8007928:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800792a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800792e:	ec4b ab10 	vmov	d0, sl, fp
 8007932:	f7ff f9c7 	bl	8006cc4 <__ulp>
 8007936:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800793a:	ec51 0b10 	vmov	r0, r1, d0
 800793e:	f7f8 fe7b 	bl	8000638 <__aeabi_dmul>
 8007942:	4652      	mov	r2, sl
 8007944:	465b      	mov	r3, fp
 8007946:	f7f8 fcc1 	bl	80002cc <__adddf3>
 800794a:	460b      	mov	r3, r1
 800794c:	4949      	ldr	r1, [pc, #292]	@ (8007a74 <_strtod_l+0xaf4>)
 800794e:	4a4e      	ldr	r2, [pc, #312]	@ (8007a88 <_strtod_l+0xb08>)
 8007950:	4019      	ands	r1, r3
 8007952:	4291      	cmp	r1, r2
 8007954:	4682      	mov	sl, r0
 8007956:	d942      	bls.n	80079de <_strtod_l+0xa5e>
 8007958:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800795a:	4b47      	ldr	r3, [pc, #284]	@ (8007a78 <_strtod_l+0xaf8>)
 800795c:	429a      	cmp	r2, r3
 800795e:	d103      	bne.n	8007968 <_strtod_l+0x9e8>
 8007960:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007962:	3301      	adds	r3, #1
 8007964:	f43f ad2f 	beq.w	80073c6 <_strtod_l+0x446>
 8007968:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8007a78 <_strtod_l+0xaf8>
 800796c:	f04f 3aff 	mov.w	sl, #4294967295
 8007970:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8007972:	9805      	ldr	r0, [sp, #20]
 8007974:	f7fe fe7a 	bl	800666c <_Bfree>
 8007978:	9805      	ldr	r0, [sp, #20]
 800797a:	4649      	mov	r1, r9
 800797c:	f7fe fe76 	bl	800666c <_Bfree>
 8007980:	9805      	ldr	r0, [sp, #20]
 8007982:	4641      	mov	r1, r8
 8007984:	f7fe fe72 	bl	800666c <_Bfree>
 8007988:	9805      	ldr	r0, [sp, #20]
 800798a:	4621      	mov	r1, r4
 800798c:	f7fe fe6e 	bl	800666c <_Bfree>
 8007990:	e619      	b.n	80075c6 <_strtod_l+0x646>
 8007992:	f1ba 0f01 	cmp.w	sl, #1
 8007996:	d103      	bne.n	80079a0 <_strtod_l+0xa20>
 8007998:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800799a:	2b00      	cmp	r3, #0
 800799c:	f43f ada6 	beq.w	80074ec <_strtod_l+0x56c>
 80079a0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 8007a50 <_strtod_l+0xad0>
 80079a4:	4f35      	ldr	r7, [pc, #212]	@ (8007a7c <_strtod_l+0xafc>)
 80079a6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80079aa:	2600      	movs	r6, #0
 80079ac:	e7b1      	b.n	8007912 <_strtod_l+0x992>
 80079ae:	4f34      	ldr	r7, [pc, #208]	@ (8007a80 <_strtod_l+0xb00>)
 80079b0:	2600      	movs	r6, #0
 80079b2:	e7aa      	b.n	800790a <_strtod_l+0x98a>
 80079b4:	4b32      	ldr	r3, [pc, #200]	@ (8007a80 <_strtod_l+0xb00>)
 80079b6:	4630      	mov	r0, r6
 80079b8:	4639      	mov	r1, r7
 80079ba:	2200      	movs	r2, #0
 80079bc:	f7f8 fe3c 	bl	8000638 <__aeabi_dmul>
 80079c0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80079c2:	4606      	mov	r6, r0
 80079c4:	460f      	mov	r7, r1
 80079c6:	2b00      	cmp	r3, #0
 80079c8:	d09f      	beq.n	800790a <_strtod_l+0x98a>
 80079ca:	e9cd 6706 	strd	r6, r7, [sp, #24]
 80079ce:	e7a0      	b.n	8007912 <_strtod_l+0x992>
 80079d0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 8007a58 <_strtod_l+0xad8>
 80079d4:	ed8d 7b06 	vstr	d7, [sp, #24]
 80079d8:	ec57 6b17 	vmov	r6, r7, d7
 80079dc:	e799      	b.n	8007912 <_strtod_l+0x992>
 80079de:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 80079e2:	9b08      	ldr	r3, [sp, #32]
 80079e4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 80079e8:	2b00      	cmp	r3, #0
 80079ea:	d1c1      	bne.n	8007970 <_strtod_l+0x9f0>
 80079ec:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80079f0:	0d1b      	lsrs	r3, r3, #20
 80079f2:	051b      	lsls	r3, r3, #20
 80079f4:	429d      	cmp	r5, r3
 80079f6:	d1bb      	bne.n	8007970 <_strtod_l+0x9f0>
 80079f8:	4630      	mov	r0, r6
 80079fa:	4639      	mov	r1, r7
 80079fc:	f7f9 f97c 	bl	8000cf8 <__aeabi_d2lz>
 8007a00:	f7f8 fdec 	bl	80005dc <__aeabi_l2d>
 8007a04:	4602      	mov	r2, r0
 8007a06:	460b      	mov	r3, r1
 8007a08:	4630      	mov	r0, r6
 8007a0a:	4639      	mov	r1, r7
 8007a0c:	f7f8 fc5c 	bl	80002c8 <__aeabi_dsub>
 8007a10:	460b      	mov	r3, r1
 8007a12:	4602      	mov	r2, r0
 8007a14:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8007a18:	f3cb 0613 	ubfx	r6, fp, #0, #20
 8007a1c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007a1e:	ea46 060a 	orr.w	r6, r6, sl
 8007a22:	431e      	orrs	r6, r3
 8007a24:	d06f      	beq.n	8007b06 <_strtod_l+0xb86>
 8007a26:	a30e      	add	r3, pc, #56	@ (adr r3, 8007a60 <_strtod_l+0xae0>)
 8007a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a2c:	f7f9 f876 	bl	8000b1c <__aeabi_dcmplt>
 8007a30:	2800      	cmp	r0, #0
 8007a32:	f47f acd3 	bne.w	80073dc <_strtod_l+0x45c>
 8007a36:	a30c      	add	r3, pc, #48	@ (adr r3, 8007a68 <_strtod_l+0xae8>)
 8007a38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a3c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8007a40:	f7f9 f88a 	bl	8000b58 <__aeabi_dcmpgt>
 8007a44:	2800      	cmp	r0, #0
 8007a46:	d093      	beq.n	8007970 <_strtod_l+0x9f0>
 8007a48:	e4c8      	b.n	80073dc <_strtod_l+0x45c>
 8007a4a:	bf00      	nop
 8007a4c:	f3af 8000 	nop.w
 8007a50:	00000000 	.word	0x00000000
 8007a54:	bff00000 	.word	0xbff00000
 8007a58:	00000000 	.word	0x00000000
 8007a5c:	3ff00000 	.word	0x3ff00000
 8007a60:	94a03595 	.word	0x94a03595
 8007a64:	3fdfffff 	.word	0x3fdfffff
 8007a68:	35afe535 	.word	0x35afe535
 8007a6c:	3fe00000 	.word	0x3fe00000
 8007a70:	000fffff 	.word	0x000fffff
 8007a74:	7ff00000 	.word	0x7ff00000
 8007a78:	7fefffff 	.word	0x7fefffff
 8007a7c:	3ff00000 	.word	0x3ff00000
 8007a80:	3fe00000 	.word	0x3fe00000
 8007a84:	7fe00000 	.word	0x7fe00000
 8007a88:	7c9fffff 	.word	0x7c9fffff
 8007a8c:	9b08      	ldr	r3, [sp, #32]
 8007a8e:	b323      	cbz	r3, 8007ada <_strtod_l+0xb5a>
 8007a90:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 8007a94:	d821      	bhi.n	8007ada <_strtod_l+0xb5a>
 8007a96:	a328      	add	r3, pc, #160	@ (adr r3, 8007b38 <_strtod_l+0xbb8>)
 8007a98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a9c:	4630      	mov	r0, r6
 8007a9e:	4639      	mov	r1, r7
 8007aa0:	f7f9 f846 	bl	8000b30 <__aeabi_dcmple>
 8007aa4:	b1a0      	cbz	r0, 8007ad0 <_strtod_l+0xb50>
 8007aa6:	4639      	mov	r1, r7
 8007aa8:	4630      	mov	r0, r6
 8007aaa:	f7f9 f89d 	bl	8000be8 <__aeabi_d2uiz>
 8007aae:	2801      	cmp	r0, #1
 8007ab0:	bf38      	it	cc
 8007ab2:	2001      	movcc	r0, #1
 8007ab4:	f7f8 fd46 	bl	8000544 <__aeabi_ui2d>
 8007ab8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8007aba:	4606      	mov	r6, r0
 8007abc:	460f      	mov	r7, r1
 8007abe:	b9fb      	cbnz	r3, 8007b00 <_strtod_l+0xb80>
 8007ac0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8007ac4:	9014      	str	r0, [sp, #80]	@ 0x50
 8007ac6:	9315      	str	r3, [sp, #84]	@ 0x54
 8007ac8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8007acc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8007ad0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007ad2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8007ad6:	1b5b      	subs	r3, r3, r5
 8007ad8:	9311      	str	r3, [sp, #68]	@ 0x44
 8007ada:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8007ade:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8007ae2:	f7ff f8ef 	bl	8006cc4 <__ulp>
 8007ae6:	4650      	mov	r0, sl
 8007ae8:	ec53 2b10 	vmov	r2, r3, d0
 8007aec:	4659      	mov	r1, fp
 8007aee:	f7f8 fda3 	bl	8000638 <__aeabi_dmul>
 8007af2:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8007af6:	f7f8 fbe9 	bl	80002cc <__adddf3>
 8007afa:	4682      	mov	sl, r0
 8007afc:	468b      	mov	fp, r1
 8007afe:	e770      	b.n	80079e2 <_strtod_l+0xa62>
 8007b00:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8007b04:	e7e0      	b.n	8007ac8 <_strtod_l+0xb48>
 8007b06:	a30e      	add	r3, pc, #56	@ (adr r3, 8007b40 <_strtod_l+0xbc0>)
 8007b08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b0c:	f7f9 f806 	bl	8000b1c <__aeabi_dcmplt>
 8007b10:	e798      	b.n	8007a44 <_strtod_l+0xac4>
 8007b12:	2300      	movs	r3, #0
 8007b14:	930e      	str	r3, [sp, #56]	@ 0x38
 8007b16:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8007b18:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8007b1a:	6013      	str	r3, [r2, #0]
 8007b1c:	f7ff ba6d 	b.w	8006ffa <_strtod_l+0x7a>
 8007b20:	2a65      	cmp	r2, #101	@ 0x65
 8007b22:	f43f ab68 	beq.w	80071f6 <_strtod_l+0x276>
 8007b26:	2a45      	cmp	r2, #69	@ 0x45
 8007b28:	f43f ab65 	beq.w	80071f6 <_strtod_l+0x276>
 8007b2c:	2301      	movs	r3, #1
 8007b2e:	f7ff bba0 	b.w	8007272 <_strtod_l+0x2f2>
 8007b32:	bf00      	nop
 8007b34:	f3af 8000 	nop.w
 8007b38:	ffc00000 	.word	0xffc00000
 8007b3c:	41dfffff 	.word	0x41dfffff
 8007b40:	94a03595 	.word	0x94a03595
 8007b44:	3fcfffff 	.word	0x3fcfffff

08007b48 <_strtod_r>:
 8007b48:	4b01      	ldr	r3, [pc, #4]	@ (8007b50 <_strtod_r+0x8>)
 8007b4a:	f7ff ba19 	b.w	8006f80 <_strtod_l>
 8007b4e:	bf00      	nop
 8007b50:	2000006c 	.word	0x2000006c

08007b54 <_strtol_l.isra.0>:
 8007b54:	2b24      	cmp	r3, #36	@ 0x24
 8007b56:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b5a:	4686      	mov	lr, r0
 8007b5c:	4690      	mov	r8, r2
 8007b5e:	d801      	bhi.n	8007b64 <_strtol_l.isra.0+0x10>
 8007b60:	2b01      	cmp	r3, #1
 8007b62:	d106      	bne.n	8007b72 <_strtol_l.isra.0+0x1e>
 8007b64:	f7fd fe6a 	bl	800583c <__errno>
 8007b68:	2316      	movs	r3, #22
 8007b6a:	6003      	str	r3, [r0, #0]
 8007b6c:	2000      	movs	r0, #0
 8007b6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b72:	4834      	ldr	r0, [pc, #208]	@ (8007c44 <_strtol_l.isra.0+0xf0>)
 8007b74:	460d      	mov	r5, r1
 8007b76:	462a      	mov	r2, r5
 8007b78:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007b7c:	5d06      	ldrb	r6, [r0, r4]
 8007b7e:	f016 0608 	ands.w	r6, r6, #8
 8007b82:	d1f8      	bne.n	8007b76 <_strtol_l.isra.0+0x22>
 8007b84:	2c2d      	cmp	r4, #45	@ 0x2d
 8007b86:	d110      	bne.n	8007baa <_strtol_l.isra.0+0x56>
 8007b88:	782c      	ldrb	r4, [r5, #0]
 8007b8a:	2601      	movs	r6, #1
 8007b8c:	1c95      	adds	r5, r2, #2
 8007b8e:	f033 0210 	bics.w	r2, r3, #16
 8007b92:	d115      	bne.n	8007bc0 <_strtol_l.isra.0+0x6c>
 8007b94:	2c30      	cmp	r4, #48	@ 0x30
 8007b96:	d10d      	bne.n	8007bb4 <_strtol_l.isra.0+0x60>
 8007b98:	782a      	ldrb	r2, [r5, #0]
 8007b9a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8007b9e:	2a58      	cmp	r2, #88	@ 0x58
 8007ba0:	d108      	bne.n	8007bb4 <_strtol_l.isra.0+0x60>
 8007ba2:	786c      	ldrb	r4, [r5, #1]
 8007ba4:	3502      	adds	r5, #2
 8007ba6:	2310      	movs	r3, #16
 8007ba8:	e00a      	b.n	8007bc0 <_strtol_l.isra.0+0x6c>
 8007baa:	2c2b      	cmp	r4, #43	@ 0x2b
 8007bac:	bf04      	itt	eq
 8007bae:	782c      	ldrbeq	r4, [r5, #0]
 8007bb0:	1c95      	addeq	r5, r2, #2
 8007bb2:	e7ec      	b.n	8007b8e <_strtol_l.isra.0+0x3a>
 8007bb4:	2b00      	cmp	r3, #0
 8007bb6:	d1f6      	bne.n	8007ba6 <_strtol_l.isra.0+0x52>
 8007bb8:	2c30      	cmp	r4, #48	@ 0x30
 8007bba:	bf14      	ite	ne
 8007bbc:	230a      	movne	r3, #10
 8007bbe:	2308      	moveq	r3, #8
 8007bc0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8007bc4:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007bc8:	2200      	movs	r2, #0
 8007bca:	fbbc f9f3 	udiv	r9, ip, r3
 8007bce:	4610      	mov	r0, r2
 8007bd0:	fb03 ca19 	mls	sl, r3, r9, ip
 8007bd4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8007bd8:	2f09      	cmp	r7, #9
 8007bda:	d80f      	bhi.n	8007bfc <_strtol_l.isra.0+0xa8>
 8007bdc:	463c      	mov	r4, r7
 8007bde:	42a3      	cmp	r3, r4
 8007be0:	dd1b      	ble.n	8007c1a <_strtol_l.isra.0+0xc6>
 8007be2:	1c57      	adds	r7, r2, #1
 8007be4:	d007      	beq.n	8007bf6 <_strtol_l.isra.0+0xa2>
 8007be6:	4581      	cmp	r9, r0
 8007be8:	d314      	bcc.n	8007c14 <_strtol_l.isra.0+0xc0>
 8007bea:	d101      	bne.n	8007bf0 <_strtol_l.isra.0+0x9c>
 8007bec:	45a2      	cmp	sl, r4
 8007bee:	db11      	blt.n	8007c14 <_strtol_l.isra.0+0xc0>
 8007bf0:	fb00 4003 	mla	r0, r0, r3, r4
 8007bf4:	2201      	movs	r2, #1
 8007bf6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007bfa:	e7eb      	b.n	8007bd4 <_strtol_l.isra.0+0x80>
 8007bfc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8007c00:	2f19      	cmp	r7, #25
 8007c02:	d801      	bhi.n	8007c08 <_strtol_l.isra.0+0xb4>
 8007c04:	3c37      	subs	r4, #55	@ 0x37
 8007c06:	e7ea      	b.n	8007bde <_strtol_l.isra.0+0x8a>
 8007c08:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8007c0c:	2f19      	cmp	r7, #25
 8007c0e:	d804      	bhi.n	8007c1a <_strtol_l.isra.0+0xc6>
 8007c10:	3c57      	subs	r4, #87	@ 0x57
 8007c12:	e7e4      	b.n	8007bde <_strtol_l.isra.0+0x8a>
 8007c14:	f04f 32ff 	mov.w	r2, #4294967295
 8007c18:	e7ed      	b.n	8007bf6 <_strtol_l.isra.0+0xa2>
 8007c1a:	1c53      	adds	r3, r2, #1
 8007c1c:	d108      	bne.n	8007c30 <_strtol_l.isra.0+0xdc>
 8007c1e:	2322      	movs	r3, #34	@ 0x22
 8007c20:	f8ce 3000 	str.w	r3, [lr]
 8007c24:	4660      	mov	r0, ip
 8007c26:	f1b8 0f00 	cmp.w	r8, #0
 8007c2a:	d0a0      	beq.n	8007b6e <_strtol_l.isra.0+0x1a>
 8007c2c:	1e69      	subs	r1, r5, #1
 8007c2e:	e006      	b.n	8007c3e <_strtol_l.isra.0+0xea>
 8007c30:	b106      	cbz	r6, 8007c34 <_strtol_l.isra.0+0xe0>
 8007c32:	4240      	negs	r0, r0
 8007c34:	f1b8 0f00 	cmp.w	r8, #0
 8007c38:	d099      	beq.n	8007b6e <_strtol_l.isra.0+0x1a>
 8007c3a:	2a00      	cmp	r2, #0
 8007c3c:	d1f6      	bne.n	8007c2c <_strtol_l.isra.0+0xd8>
 8007c3e:	f8c8 1000 	str.w	r1, [r8]
 8007c42:	e794      	b.n	8007b6e <_strtol_l.isra.0+0x1a>
 8007c44:	080090a1 	.word	0x080090a1

08007c48 <_strtol_r>:
 8007c48:	f7ff bf84 	b.w	8007b54 <_strtol_l.isra.0>

08007c4c <__ssputs_r>:
 8007c4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007c50:	688e      	ldr	r6, [r1, #8]
 8007c52:	461f      	mov	r7, r3
 8007c54:	42be      	cmp	r6, r7
 8007c56:	680b      	ldr	r3, [r1, #0]
 8007c58:	4682      	mov	sl, r0
 8007c5a:	460c      	mov	r4, r1
 8007c5c:	4690      	mov	r8, r2
 8007c5e:	d82d      	bhi.n	8007cbc <__ssputs_r+0x70>
 8007c60:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007c64:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007c68:	d026      	beq.n	8007cb8 <__ssputs_r+0x6c>
 8007c6a:	6965      	ldr	r5, [r4, #20]
 8007c6c:	6909      	ldr	r1, [r1, #16]
 8007c6e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007c72:	eba3 0901 	sub.w	r9, r3, r1
 8007c76:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007c7a:	1c7b      	adds	r3, r7, #1
 8007c7c:	444b      	add	r3, r9
 8007c7e:	106d      	asrs	r5, r5, #1
 8007c80:	429d      	cmp	r5, r3
 8007c82:	bf38      	it	cc
 8007c84:	461d      	movcc	r5, r3
 8007c86:	0553      	lsls	r3, r2, #21
 8007c88:	d527      	bpl.n	8007cda <__ssputs_r+0x8e>
 8007c8a:	4629      	mov	r1, r5
 8007c8c:	f7fc fc58 	bl	8004540 <_malloc_r>
 8007c90:	4606      	mov	r6, r0
 8007c92:	b360      	cbz	r0, 8007cee <__ssputs_r+0xa2>
 8007c94:	6921      	ldr	r1, [r4, #16]
 8007c96:	464a      	mov	r2, r9
 8007c98:	f000 fbce 	bl	8008438 <memcpy>
 8007c9c:	89a3      	ldrh	r3, [r4, #12]
 8007c9e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8007ca2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007ca6:	81a3      	strh	r3, [r4, #12]
 8007ca8:	6126      	str	r6, [r4, #16]
 8007caa:	6165      	str	r5, [r4, #20]
 8007cac:	444e      	add	r6, r9
 8007cae:	eba5 0509 	sub.w	r5, r5, r9
 8007cb2:	6026      	str	r6, [r4, #0]
 8007cb4:	60a5      	str	r5, [r4, #8]
 8007cb6:	463e      	mov	r6, r7
 8007cb8:	42be      	cmp	r6, r7
 8007cba:	d900      	bls.n	8007cbe <__ssputs_r+0x72>
 8007cbc:	463e      	mov	r6, r7
 8007cbe:	6820      	ldr	r0, [r4, #0]
 8007cc0:	4632      	mov	r2, r6
 8007cc2:	4641      	mov	r1, r8
 8007cc4:	f000 fb6a 	bl	800839c <memmove>
 8007cc8:	68a3      	ldr	r3, [r4, #8]
 8007cca:	1b9b      	subs	r3, r3, r6
 8007ccc:	60a3      	str	r3, [r4, #8]
 8007cce:	6823      	ldr	r3, [r4, #0]
 8007cd0:	4433      	add	r3, r6
 8007cd2:	6023      	str	r3, [r4, #0]
 8007cd4:	2000      	movs	r0, #0
 8007cd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007cda:	462a      	mov	r2, r5
 8007cdc:	f000 ff41 	bl	8008b62 <_realloc_r>
 8007ce0:	4606      	mov	r6, r0
 8007ce2:	2800      	cmp	r0, #0
 8007ce4:	d1e0      	bne.n	8007ca8 <__ssputs_r+0x5c>
 8007ce6:	6921      	ldr	r1, [r4, #16]
 8007ce8:	4650      	mov	r0, sl
 8007cea:	f7fe fc35 	bl	8006558 <_free_r>
 8007cee:	230c      	movs	r3, #12
 8007cf0:	f8ca 3000 	str.w	r3, [sl]
 8007cf4:	89a3      	ldrh	r3, [r4, #12]
 8007cf6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007cfa:	81a3      	strh	r3, [r4, #12]
 8007cfc:	f04f 30ff 	mov.w	r0, #4294967295
 8007d00:	e7e9      	b.n	8007cd6 <__ssputs_r+0x8a>
	...

08007d04 <_svfiprintf_r>:
 8007d04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d08:	4698      	mov	r8, r3
 8007d0a:	898b      	ldrh	r3, [r1, #12]
 8007d0c:	061b      	lsls	r3, r3, #24
 8007d0e:	b09d      	sub	sp, #116	@ 0x74
 8007d10:	4607      	mov	r7, r0
 8007d12:	460d      	mov	r5, r1
 8007d14:	4614      	mov	r4, r2
 8007d16:	d510      	bpl.n	8007d3a <_svfiprintf_r+0x36>
 8007d18:	690b      	ldr	r3, [r1, #16]
 8007d1a:	b973      	cbnz	r3, 8007d3a <_svfiprintf_r+0x36>
 8007d1c:	2140      	movs	r1, #64	@ 0x40
 8007d1e:	f7fc fc0f 	bl	8004540 <_malloc_r>
 8007d22:	6028      	str	r0, [r5, #0]
 8007d24:	6128      	str	r0, [r5, #16]
 8007d26:	b930      	cbnz	r0, 8007d36 <_svfiprintf_r+0x32>
 8007d28:	230c      	movs	r3, #12
 8007d2a:	603b      	str	r3, [r7, #0]
 8007d2c:	f04f 30ff 	mov.w	r0, #4294967295
 8007d30:	b01d      	add	sp, #116	@ 0x74
 8007d32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d36:	2340      	movs	r3, #64	@ 0x40
 8007d38:	616b      	str	r3, [r5, #20]
 8007d3a:	2300      	movs	r3, #0
 8007d3c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007d3e:	2320      	movs	r3, #32
 8007d40:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007d44:	f8cd 800c 	str.w	r8, [sp, #12]
 8007d48:	2330      	movs	r3, #48	@ 0x30
 8007d4a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8007ee8 <_svfiprintf_r+0x1e4>
 8007d4e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007d52:	f04f 0901 	mov.w	r9, #1
 8007d56:	4623      	mov	r3, r4
 8007d58:	469a      	mov	sl, r3
 8007d5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007d5e:	b10a      	cbz	r2, 8007d64 <_svfiprintf_r+0x60>
 8007d60:	2a25      	cmp	r2, #37	@ 0x25
 8007d62:	d1f9      	bne.n	8007d58 <_svfiprintf_r+0x54>
 8007d64:	ebba 0b04 	subs.w	fp, sl, r4
 8007d68:	d00b      	beq.n	8007d82 <_svfiprintf_r+0x7e>
 8007d6a:	465b      	mov	r3, fp
 8007d6c:	4622      	mov	r2, r4
 8007d6e:	4629      	mov	r1, r5
 8007d70:	4638      	mov	r0, r7
 8007d72:	f7ff ff6b 	bl	8007c4c <__ssputs_r>
 8007d76:	3001      	adds	r0, #1
 8007d78:	f000 80a7 	beq.w	8007eca <_svfiprintf_r+0x1c6>
 8007d7c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007d7e:	445a      	add	r2, fp
 8007d80:	9209      	str	r2, [sp, #36]	@ 0x24
 8007d82:	f89a 3000 	ldrb.w	r3, [sl]
 8007d86:	2b00      	cmp	r3, #0
 8007d88:	f000 809f 	beq.w	8007eca <_svfiprintf_r+0x1c6>
 8007d8c:	2300      	movs	r3, #0
 8007d8e:	f04f 32ff 	mov.w	r2, #4294967295
 8007d92:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007d96:	f10a 0a01 	add.w	sl, sl, #1
 8007d9a:	9304      	str	r3, [sp, #16]
 8007d9c:	9307      	str	r3, [sp, #28]
 8007d9e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007da2:	931a      	str	r3, [sp, #104]	@ 0x68
 8007da4:	4654      	mov	r4, sl
 8007da6:	2205      	movs	r2, #5
 8007da8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007dac:	484e      	ldr	r0, [pc, #312]	@ (8007ee8 <_svfiprintf_r+0x1e4>)
 8007dae:	f7f8 fa2f 	bl	8000210 <memchr>
 8007db2:	9a04      	ldr	r2, [sp, #16]
 8007db4:	b9d8      	cbnz	r0, 8007dee <_svfiprintf_r+0xea>
 8007db6:	06d0      	lsls	r0, r2, #27
 8007db8:	bf44      	itt	mi
 8007dba:	2320      	movmi	r3, #32
 8007dbc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007dc0:	0711      	lsls	r1, r2, #28
 8007dc2:	bf44      	itt	mi
 8007dc4:	232b      	movmi	r3, #43	@ 0x2b
 8007dc6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007dca:	f89a 3000 	ldrb.w	r3, [sl]
 8007dce:	2b2a      	cmp	r3, #42	@ 0x2a
 8007dd0:	d015      	beq.n	8007dfe <_svfiprintf_r+0xfa>
 8007dd2:	9a07      	ldr	r2, [sp, #28]
 8007dd4:	4654      	mov	r4, sl
 8007dd6:	2000      	movs	r0, #0
 8007dd8:	f04f 0c0a 	mov.w	ip, #10
 8007ddc:	4621      	mov	r1, r4
 8007dde:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007de2:	3b30      	subs	r3, #48	@ 0x30
 8007de4:	2b09      	cmp	r3, #9
 8007de6:	d94b      	bls.n	8007e80 <_svfiprintf_r+0x17c>
 8007de8:	b1b0      	cbz	r0, 8007e18 <_svfiprintf_r+0x114>
 8007dea:	9207      	str	r2, [sp, #28]
 8007dec:	e014      	b.n	8007e18 <_svfiprintf_r+0x114>
 8007dee:	eba0 0308 	sub.w	r3, r0, r8
 8007df2:	fa09 f303 	lsl.w	r3, r9, r3
 8007df6:	4313      	orrs	r3, r2
 8007df8:	9304      	str	r3, [sp, #16]
 8007dfa:	46a2      	mov	sl, r4
 8007dfc:	e7d2      	b.n	8007da4 <_svfiprintf_r+0xa0>
 8007dfe:	9b03      	ldr	r3, [sp, #12]
 8007e00:	1d19      	adds	r1, r3, #4
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	9103      	str	r1, [sp, #12]
 8007e06:	2b00      	cmp	r3, #0
 8007e08:	bfbb      	ittet	lt
 8007e0a:	425b      	neglt	r3, r3
 8007e0c:	f042 0202 	orrlt.w	r2, r2, #2
 8007e10:	9307      	strge	r3, [sp, #28]
 8007e12:	9307      	strlt	r3, [sp, #28]
 8007e14:	bfb8      	it	lt
 8007e16:	9204      	strlt	r2, [sp, #16]
 8007e18:	7823      	ldrb	r3, [r4, #0]
 8007e1a:	2b2e      	cmp	r3, #46	@ 0x2e
 8007e1c:	d10a      	bne.n	8007e34 <_svfiprintf_r+0x130>
 8007e1e:	7863      	ldrb	r3, [r4, #1]
 8007e20:	2b2a      	cmp	r3, #42	@ 0x2a
 8007e22:	d132      	bne.n	8007e8a <_svfiprintf_r+0x186>
 8007e24:	9b03      	ldr	r3, [sp, #12]
 8007e26:	1d1a      	adds	r2, r3, #4
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	9203      	str	r2, [sp, #12]
 8007e2c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007e30:	3402      	adds	r4, #2
 8007e32:	9305      	str	r3, [sp, #20]
 8007e34:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007ef8 <_svfiprintf_r+0x1f4>
 8007e38:	7821      	ldrb	r1, [r4, #0]
 8007e3a:	2203      	movs	r2, #3
 8007e3c:	4650      	mov	r0, sl
 8007e3e:	f7f8 f9e7 	bl	8000210 <memchr>
 8007e42:	b138      	cbz	r0, 8007e54 <_svfiprintf_r+0x150>
 8007e44:	9b04      	ldr	r3, [sp, #16]
 8007e46:	eba0 000a 	sub.w	r0, r0, sl
 8007e4a:	2240      	movs	r2, #64	@ 0x40
 8007e4c:	4082      	lsls	r2, r0
 8007e4e:	4313      	orrs	r3, r2
 8007e50:	3401      	adds	r4, #1
 8007e52:	9304      	str	r3, [sp, #16]
 8007e54:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e58:	4824      	ldr	r0, [pc, #144]	@ (8007eec <_svfiprintf_r+0x1e8>)
 8007e5a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007e5e:	2206      	movs	r2, #6
 8007e60:	f7f8 f9d6 	bl	8000210 <memchr>
 8007e64:	2800      	cmp	r0, #0
 8007e66:	d036      	beq.n	8007ed6 <_svfiprintf_r+0x1d2>
 8007e68:	4b21      	ldr	r3, [pc, #132]	@ (8007ef0 <_svfiprintf_r+0x1ec>)
 8007e6a:	bb1b      	cbnz	r3, 8007eb4 <_svfiprintf_r+0x1b0>
 8007e6c:	9b03      	ldr	r3, [sp, #12]
 8007e6e:	3307      	adds	r3, #7
 8007e70:	f023 0307 	bic.w	r3, r3, #7
 8007e74:	3308      	adds	r3, #8
 8007e76:	9303      	str	r3, [sp, #12]
 8007e78:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e7a:	4433      	add	r3, r6
 8007e7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8007e7e:	e76a      	b.n	8007d56 <_svfiprintf_r+0x52>
 8007e80:	fb0c 3202 	mla	r2, ip, r2, r3
 8007e84:	460c      	mov	r4, r1
 8007e86:	2001      	movs	r0, #1
 8007e88:	e7a8      	b.n	8007ddc <_svfiprintf_r+0xd8>
 8007e8a:	2300      	movs	r3, #0
 8007e8c:	3401      	adds	r4, #1
 8007e8e:	9305      	str	r3, [sp, #20]
 8007e90:	4619      	mov	r1, r3
 8007e92:	f04f 0c0a 	mov.w	ip, #10
 8007e96:	4620      	mov	r0, r4
 8007e98:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007e9c:	3a30      	subs	r2, #48	@ 0x30
 8007e9e:	2a09      	cmp	r2, #9
 8007ea0:	d903      	bls.n	8007eaa <_svfiprintf_r+0x1a6>
 8007ea2:	2b00      	cmp	r3, #0
 8007ea4:	d0c6      	beq.n	8007e34 <_svfiprintf_r+0x130>
 8007ea6:	9105      	str	r1, [sp, #20]
 8007ea8:	e7c4      	b.n	8007e34 <_svfiprintf_r+0x130>
 8007eaa:	fb0c 2101 	mla	r1, ip, r1, r2
 8007eae:	4604      	mov	r4, r0
 8007eb0:	2301      	movs	r3, #1
 8007eb2:	e7f0      	b.n	8007e96 <_svfiprintf_r+0x192>
 8007eb4:	ab03      	add	r3, sp, #12
 8007eb6:	9300      	str	r3, [sp, #0]
 8007eb8:	462a      	mov	r2, r5
 8007eba:	4b0e      	ldr	r3, [pc, #56]	@ (8007ef4 <_svfiprintf_r+0x1f0>)
 8007ebc:	a904      	add	r1, sp, #16
 8007ebe:	4638      	mov	r0, r7
 8007ec0:	f7fc fc6a 	bl	8004798 <_printf_float>
 8007ec4:	1c42      	adds	r2, r0, #1
 8007ec6:	4606      	mov	r6, r0
 8007ec8:	d1d6      	bne.n	8007e78 <_svfiprintf_r+0x174>
 8007eca:	89ab      	ldrh	r3, [r5, #12]
 8007ecc:	065b      	lsls	r3, r3, #25
 8007ece:	f53f af2d 	bmi.w	8007d2c <_svfiprintf_r+0x28>
 8007ed2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007ed4:	e72c      	b.n	8007d30 <_svfiprintf_r+0x2c>
 8007ed6:	ab03      	add	r3, sp, #12
 8007ed8:	9300      	str	r3, [sp, #0]
 8007eda:	462a      	mov	r2, r5
 8007edc:	4b05      	ldr	r3, [pc, #20]	@ (8007ef4 <_svfiprintf_r+0x1f0>)
 8007ede:	a904      	add	r1, sp, #16
 8007ee0:	4638      	mov	r0, r7
 8007ee2:	f7fc fef1 	bl	8004cc8 <_printf_i>
 8007ee6:	e7ed      	b.n	8007ec4 <_svfiprintf_r+0x1c0>
 8007ee8:	08008e99 	.word	0x08008e99
 8007eec:	08008ea3 	.word	0x08008ea3
 8007ef0:	08004799 	.word	0x08004799
 8007ef4:	08007c4d 	.word	0x08007c4d
 8007ef8:	08008e9f 	.word	0x08008e9f

08007efc <__sfputc_r>:
 8007efc:	6893      	ldr	r3, [r2, #8]
 8007efe:	3b01      	subs	r3, #1
 8007f00:	2b00      	cmp	r3, #0
 8007f02:	b410      	push	{r4}
 8007f04:	6093      	str	r3, [r2, #8]
 8007f06:	da08      	bge.n	8007f1a <__sfputc_r+0x1e>
 8007f08:	6994      	ldr	r4, [r2, #24]
 8007f0a:	42a3      	cmp	r3, r4
 8007f0c:	db01      	blt.n	8007f12 <__sfputc_r+0x16>
 8007f0e:	290a      	cmp	r1, #10
 8007f10:	d103      	bne.n	8007f1a <__sfputc_r+0x1e>
 8007f12:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007f16:	f7fd bb9a 	b.w	800564e <__swbuf_r>
 8007f1a:	6813      	ldr	r3, [r2, #0]
 8007f1c:	1c58      	adds	r0, r3, #1
 8007f1e:	6010      	str	r0, [r2, #0]
 8007f20:	7019      	strb	r1, [r3, #0]
 8007f22:	4608      	mov	r0, r1
 8007f24:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007f28:	4770      	bx	lr

08007f2a <__sfputs_r>:
 8007f2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f2c:	4606      	mov	r6, r0
 8007f2e:	460f      	mov	r7, r1
 8007f30:	4614      	mov	r4, r2
 8007f32:	18d5      	adds	r5, r2, r3
 8007f34:	42ac      	cmp	r4, r5
 8007f36:	d101      	bne.n	8007f3c <__sfputs_r+0x12>
 8007f38:	2000      	movs	r0, #0
 8007f3a:	e007      	b.n	8007f4c <__sfputs_r+0x22>
 8007f3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007f40:	463a      	mov	r2, r7
 8007f42:	4630      	mov	r0, r6
 8007f44:	f7ff ffda 	bl	8007efc <__sfputc_r>
 8007f48:	1c43      	adds	r3, r0, #1
 8007f4a:	d1f3      	bne.n	8007f34 <__sfputs_r+0xa>
 8007f4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007f50 <_vfiprintf_r>:
 8007f50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007f54:	460d      	mov	r5, r1
 8007f56:	b09d      	sub	sp, #116	@ 0x74
 8007f58:	4614      	mov	r4, r2
 8007f5a:	4698      	mov	r8, r3
 8007f5c:	4606      	mov	r6, r0
 8007f5e:	b118      	cbz	r0, 8007f68 <_vfiprintf_r+0x18>
 8007f60:	6a03      	ldr	r3, [r0, #32]
 8007f62:	b90b      	cbnz	r3, 8007f68 <_vfiprintf_r+0x18>
 8007f64:	f7fd fa68 	bl	8005438 <__sinit>
 8007f68:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007f6a:	07d9      	lsls	r1, r3, #31
 8007f6c:	d405      	bmi.n	8007f7a <_vfiprintf_r+0x2a>
 8007f6e:	89ab      	ldrh	r3, [r5, #12]
 8007f70:	059a      	lsls	r2, r3, #22
 8007f72:	d402      	bmi.n	8007f7a <_vfiprintf_r+0x2a>
 8007f74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007f76:	f7fd fc8c 	bl	8005892 <__retarget_lock_acquire_recursive>
 8007f7a:	89ab      	ldrh	r3, [r5, #12]
 8007f7c:	071b      	lsls	r3, r3, #28
 8007f7e:	d501      	bpl.n	8007f84 <_vfiprintf_r+0x34>
 8007f80:	692b      	ldr	r3, [r5, #16]
 8007f82:	b99b      	cbnz	r3, 8007fac <_vfiprintf_r+0x5c>
 8007f84:	4629      	mov	r1, r5
 8007f86:	4630      	mov	r0, r6
 8007f88:	f7fd fba0 	bl	80056cc <__swsetup_r>
 8007f8c:	b170      	cbz	r0, 8007fac <_vfiprintf_r+0x5c>
 8007f8e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007f90:	07dc      	lsls	r4, r3, #31
 8007f92:	d504      	bpl.n	8007f9e <_vfiprintf_r+0x4e>
 8007f94:	f04f 30ff 	mov.w	r0, #4294967295
 8007f98:	b01d      	add	sp, #116	@ 0x74
 8007f9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007f9e:	89ab      	ldrh	r3, [r5, #12]
 8007fa0:	0598      	lsls	r0, r3, #22
 8007fa2:	d4f7      	bmi.n	8007f94 <_vfiprintf_r+0x44>
 8007fa4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007fa6:	f7fd fc75 	bl	8005894 <__retarget_lock_release_recursive>
 8007faa:	e7f3      	b.n	8007f94 <_vfiprintf_r+0x44>
 8007fac:	2300      	movs	r3, #0
 8007fae:	9309      	str	r3, [sp, #36]	@ 0x24
 8007fb0:	2320      	movs	r3, #32
 8007fb2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007fb6:	f8cd 800c 	str.w	r8, [sp, #12]
 8007fba:	2330      	movs	r3, #48	@ 0x30
 8007fbc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800816c <_vfiprintf_r+0x21c>
 8007fc0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007fc4:	f04f 0901 	mov.w	r9, #1
 8007fc8:	4623      	mov	r3, r4
 8007fca:	469a      	mov	sl, r3
 8007fcc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007fd0:	b10a      	cbz	r2, 8007fd6 <_vfiprintf_r+0x86>
 8007fd2:	2a25      	cmp	r2, #37	@ 0x25
 8007fd4:	d1f9      	bne.n	8007fca <_vfiprintf_r+0x7a>
 8007fd6:	ebba 0b04 	subs.w	fp, sl, r4
 8007fda:	d00b      	beq.n	8007ff4 <_vfiprintf_r+0xa4>
 8007fdc:	465b      	mov	r3, fp
 8007fde:	4622      	mov	r2, r4
 8007fe0:	4629      	mov	r1, r5
 8007fe2:	4630      	mov	r0, r6
 8007fe4:	f7ff ffa1 	bl	8007f2a <__sfputs_r>
 8007fe8:	3001      	adds	r0, #1
 8007fea:	f000 80a7 	beq.w	800813c <_vfiprintf_r+0x1ec>
 8007fee:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007ff0:	445a      	add	r2, fp
 8007ff2:	9209      	str	r2, [sp, #36]	@ 0x24
 8007ff4:	f89a 3000 	ldrb.w	r3, [sl]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	f000 809f 	beq.w	800813c <_vfiprintf_r+0x1ec>
 8007ffe:	2300      	movs	r3, #0
 8008000:	f04f 32ff 	mov.w	r2, #4294967295
 8008004:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008008:	f10a 0a01 	add.w	sl, sl, #1
 800800c:	9304      	str	r3, [sp, #16]
 800800e:	9307      	str	r3, [sp, #28]
 8008010:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008014:	931a      	str	r3, [sp, #104]	@ 0x68
 8008016:	4654      	mov	r4, sl
 8008018:	2205      	movs	r2, #5
 800801a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800801e:	4853      	ldr	r0, [pc, #332]	@ (800816c <_vfiprintf_r+0x21c>)
 8008020:	f7f8 f8f6 	bl	8000210 <memchr>
 8008024:	9a04      	ldr	r2, [sp, #16]
 8008026:	b9d8      	cbnz	r0, 8008060 <_vfiprintf_r+0x110>
 8008028:	06d1      	lsls	r1, r2, #27
 800802a:	bf44      	itt	mi
 800802c:	2320      	movmi	r3, #32
 800802e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008032:	0713      	lsls	r3, r2, #28
 8008034:	bf44      	itt	mi
 8008036:	232b      	movmi	r3, #43	@ 0x2b
 8008038:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800803c:	f89a 3000 	ldrb.w	r3, [sl]
 8008040:	2b2a      	cmp	r3, #42	@ 0x2a
 8008042:	d015      	beq.n	8008070 <_vfiprintf_r+0x120>
 8008044:	9a07      	ldr	r2, [sp, #28]
 8008046:	4654      	mov	r4, sl
 8008048:	2000      	movs	r0, #0
 800804a:	f04f 0c0a 	mov.w	ip, #10
 800804e:	4621      	mov	r1, r4
 8008050:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008054:	3b30      	subs	r3, #48	@ 0x30
 8008056:	2b09      	cmp	r3, #9
 8008058:	d94b      	bls.n	80080f2 <_vfiprintf_r+0x1a2>
 800805a:	b1b0      	cbz	r0, 800808a <_vfiprintf_r+0x13a>
 800805c:	9207      	str	r2, [sp, #28]
 800805e:	e014      	b.n	800808a <_vfiprintf_r+0x13a>
 8008060:	eba0 0308 	sub.w	r3, r0, r8
 8008064:	fa09 f303 	lsl.w	r3, r9, r3
 8008068:	4313      	orrs	r3, r2
 800806a:	9304      	str	r3, [sp, #16]
 800806c:	46a2      	mov	sl, r4
 800806e:	e7d2      	b.n	8008016 <_vfiprintf_r+0xc6>
 8008070:	9b03      	ldr	r3, [sp, #12]
 8008072:	1d19      	adds	r1, r3, #4
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	9103      	str	r1, [sp, #12]
 8008078:	2b00      	cmp	r3, #0
 800807a:	bfbb      	ittet	lt
 800807c:	425b      	neglt	r3, r3
 800807e:	f042 0202 	orrlt.w	r2, r2, #2
 8008082:	9307      	strge	r3, [sp, #28]
 8008084:	9307      	strlt	r3, [sp, #28]
 8008086:	bfb8      	it	lt
 8008088:	9204      	strlt	r2, [sp, #16]
 800808a:	7823      	ldrb	r3, [r4, #0]
 800808c:	2b2e      	cmp	r3, #46	@ 0x2e
 800808e:	d10a      	bne.n	80080a6 <_vfiprintf_r+0x156>
 8008090:	7863      	ldrb	r3, [r4, #1]
 8008092:	2b2a      	cmp	r3, #42	@ 0x2a
 8008094:	d132      	bne.n	80080fc <_vfiprintf_r+0x1ac>
 8008096:	9b03      	ldr	r3, [sp, #12]
 8008098:	1d1a      	adds	r2, r3, #4
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	9203      	str	r2, [sp, #12]
 800809e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80080a2:	3402      	adds	r4, #2
 80080a4:	9305      	str	r3, [sp, #20]
 80080a6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800817c <_vfiprintf_r+0x22c>
 80080aa:	7821      	ldrb	r1, [r4, #0]
 80080ac:	2203      	movs	r2, #3
 80080ae:	4650      	mov	r0, sl
 80080b0:	f7f8 f8ae 	bl	8000210 <memchr>
 80080b4:	b138      	cbz	r0, 80080c6 <_vfiprintf_r+0x176>
 80080b6:	9b04      	ldr	r3, [sp, #16]
 80080b8:	eba0 000a 	sub.w	r0, r0, sl
 80080bc:	2240      	movs	r2, #64	@ 0x40
 80080be:	4082      	lsls	r2, r0
 80080c0:	4313      	orrs	r3, r2
 80080c2:	3401      	adds	r4, #1
 80080c4:	9304      	str	r3, [sp, #16]
 80080c6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80080ca:	4829      	ldr	r0, [pc, #164]	@ (8008170 <_vfiprintf_r+0x220>)
 80080cc:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80080d0:	2206      	movs	r2, #6
 80080d2:	f7f8 f89d 	bl	8000210 <memchr>
 80080d6:	2800      	cmp	r0, #0
 80080d8:	d03f      	beq.n	800815a <_vfiprintf_r+0x20a>
 80080da:	4b26      	ldr	r3, [pc, #152]	@ (8008174 <_vfiprintf_r+0x224>)
 80080dc:	bb1b      	cbnz	r3, 8008126 <_vfiprintf_r+0x1d6>
 80080de:	9b03      	ldr	r3, [sp, #12]
 80080e0:	3307      	adds	r3, #7
 80080e2:	f023 0307 	bic.w	r3, r3, #7
 80080e6:	3308      	adds	r3, #8
 80080e8:	9303      	str	r3, [sp, #12]
 80080ea:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80080ec:	443b      	add	r3, r7
 80080ee:	9309      	str	r3, [sp, #36]	@ 0x24
 80080f0:	e76a      	b.n	8007fc8 <_vfiprintf_r+0x78>
 80080f2:	fb0c 3202 	mla	r2, ip, r2, r3
 80080f6:	460c      	mov	r4, r1
 80080f8:	2001      	movs	r0, #1
 80080fa:	e7a8      	b.n	800804e <_vfiprintf_r+0xfe>
 80080fc:	2300      	movs	r3, #0
 80080fe:	3401      	adds	r4, #1
 8008100:	9305      	str	r3, [sp, #20]
 8008102:	4619      	mov	r1, r3
 8008104:	f04f 0c0a 	mov.w	ip, #10
 8008108:	4620      	mov	r0, r4
 800810a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800810e:	3a30      	subs	r2, #48	@ 0x30
 8008110:	2a09      	cmp	r2, #9
 8008112:	d903      	bls.n	800811c <_vfiprintf_r+0x1cc>
 8008114:	2b00      	cmp	r3, #0
 8008116:	d0c6      	beq.n	80080a6 <_vfiprintf_r+0x156>
 8008118:	9105      	str	r1, [sp, #20]
 800811a:	e7c4      	b.n	80080a6 <_vfiprintf_r+0x156>
 800811c:	fb0c 2101 	mla	r1, ip, r1, r2
 8008120:	4604      	mov	r4, r0
 8008122:	2301      	movs	r3, #1
 8008124:	e7f0      	b.n	8008108 <_vfiprintf_r+0x1b8>
 8008126:	ab03      	add	r3, sp, #12
 8008128:	9300      	str	r3, [sp, #0]
 800812a:	462a      	mov	r2, r5
 800812c:	4b12      	ldr	r3, [pc, #72]	@ (8008178 <_vfiprintf_r+0x228>)
 800812e:	a904      	add	r1, sp, #16
 8008130:	4630      	mov	r0, r6
 8008132:	f7fc fb31 	bl	8004798 <_printf_float>
 8008136:	4607      	mov	r7, r0
 8008138:	1c78      	adds	r0, r7, #1
 800813a:	d1d6      	bne.n	80080ea <_vfiprintf_r+0x19a>
 800813c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800813e:	07d9      	lsls	r1, r3, #31
 8008140:	d405      	bmi.n	800814e <_vfiprintf_r+0x1fe>
 8008142:	89ab      	ldrh	r3, [r5, #12]
 8008144:	059a      	lsls	r2, r3, #22
 8008146:	d402      	bmi.n	800814e <_vfiprintf_r+0x1fe>
 8008148:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800814a:	f7fd fba3 	bl	8005894 <__retarget_lock_release_recursive>
 800814e:	89ab      	ldrh	r3, [r5, #12]
 8008150:	065b      	lsls	r3, r3, #25
 8008152:	f53f af1f 	bmi.w	8007f94 <_vfiprintf_r+0x44>
 8008156:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008158:	e71e      	b.n	8007f98 <_vfiprintf_r+0x48>
 800815a:	ab03      	add	r3, sp, #12
 800815c:	9300      	str	r3, [sp, #0]
 800815e:	462a      	mov	r2, r5
 8008160:	4b05      	ldr	r3, [pc, #20]	@ (8008178 <_vfiprintf_r+0x228>)
 8008162:	a904      	add	r1, sp, #16
 8008164:	4630      	mov	r0, r6
 8008166:	f7fc fdaf 	bl	8004cc8 <_printf_i>
 800816a:	e7e4      	b.n	8008136 <_vfiprintf_r+0x1e6>
 800816c:	08008e99 	.word	0x08008e99
 8008170:	08008ea3 	.word	0x08008ea3
 8008174:	08004799 	.word	0x08004799
 8008178:	08007f2b 	.word	0x08007f2b
 800817c:	08008e9f 	.word	0x08008e9f

08008180 <__sflush_r>:
 8008180:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008184:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008188:	0716      	lsls	r6, r2, #28
 800818a:	4605      	mov	r5, r0
 800818c:	460c      	mov	r4, r1
 800818e:	d454      	bmi.n	800823a <__sflush_r+0xba>
 8008190:	684b      	ldr	r3, [r1, #4]
 8008192:	2b00      	cmp	r3, #0
 8008194:	dc02      	bgt.n	800819c <__sflush_r+0x1c>
 8008196:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008198:	2b00      	cmp	r3, #0
 800819a:	dd48      	ble.n	800822e <__sflush_r+0xae>
 800819c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800819e:	2e00      	cmp	r6, #0
 80081a0:	d045      	beq.n	800822e <__sflush_r+0xae>
 80081a2:	2300      	movs	r3, #0
 80081a4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80081a8:	682f      	ldr	r7, [r5, #0]
 80081aa:	6a21      	ldr	r1, [r4, #32]
 80081ac:	602b      	str	r3, [r5, #0]
 80081ae:	d030      	beq.n	8008212 <__sflush_r+0x92>
 80081b0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80081b2:	89a3      	ldrh	r3, [r4, #12]
 80081b4:	0759      	lsls	r1, r3, #29
 80081b6:	d505      	bpl.n	80081c4 <__sflush_r+0x44>
 80081b8:	6863      	ldr	r3, [r4, #4]
 80081ba:	1ad2      	subs	r2, r2, r3
 80081bc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80081be:	b10b      	cbz	r3, 80081c4 <__sflush_r+0x44>
 80081c0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80081c2:	1ad2      	subs	r2, r2, r3
 80081c4:	2300      	movs	r3, #0
 80081c6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80081c8:	6a21      	ldr	r1, [r4, #32]
 80081ca:	4628      	mov	r0, r5
 80081cc:	47b0      	blx	r6
 80081ce:	1c43      	adds	r3, r0, #1
 80081d0:	89a3      	ldrh	r3, [r4, #12]
 80081d2:	d106      	bne.n	80081e2 <__sflush_r+0x62>
 80081d4:	6829      	ldr	r1, [r5, #0]
 80081d6:	291d      	cmp	r1, #29
 80081d8:	d82b      	bhi.n	8008232 <__sflush_r+0xb2>
 80081da:	4a2a      	ldr	r2, [pc, #168]	@ (8008284 <__sflush_r+0x104>)
 80081dc:	40ca      	lsrs	r2, r1
 80081de:	07d6      	lsls	r6, r2, #31
 80081e0:	d527      	bpl.n	8008232 <__sflush_r+0xb2>
 80081e2:	2200      	movs	r2, #0
 80081e4:	6062      	str	r2, [r4, #4]
 80081e6:	04d9      	lsls	r1, r3, #19
 80081e8:	6922      	ldr	r2, [r4, #16]
 80081ea:	6022      	str	r2, [r4, #0]
 80081ec:	d504      	bpl.n	80081f8 <__sflush_r+0x78>
 80081ee:	1c42      	adds	r2, r0, #1
 80081f0:	d101      	bne.n	80081f6 <__sflush_r+0x76>
 80081f2:	682b      	ldr	r3, [r5, #0]
 80081f4:	b903      	cbnz	r3, 80081f8 <__sflush_r+0x78>
 80081f6:	6560      	str	r0, [r4, #84]	@ 0x54
 80081f8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80081fa:	602f      	str	r7, [r5, #0]
 80081fc:	b1b9      	cbz	r1, 800822e <__sflush_r+0xae>
 80081fe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008202:	4299      	cmp	r1, r3
 8008204:	d002      	beq.n	800820c <__sflush_r+0x8c>
 8008206:	4628      	mov	r0, r5
 8008208:	f7fe f9a6 	bl	8006558 <_free_r>
 800820c:	2300      	movs	r3, #0
 800820e:	6363      	str	r3, [r4, #52]	@ 0x34
 8008210:	e00d      	b.n	800822e <__sflush_r+0xae>
 8008212:	2301      	movs	r3, #1
 8008214:	4628      	mov	r0, r5
 8008216:	47b0      	blx	r6
 8008218:	4602      	mov	r2, r0
 800821a:	1c50      	adds	r0, r2, #1
 800821c:	d1c9      	bne.n	80081b2 <__sflush_r+0x32>
 800821e:	682b      	ldr	r3, [r5, #0]
 8008220:	2b00      	cmp	r3, #0
 8008222:	d0c6      	beq.n	80081b2 <__sflush_r+0x32>
 8008224:	2b1d      	cmp	r3, #29
 8008226:	d001      	beq.n	800822c <__sflush_r+0xac>
 8008228:	2b16      	cmp	r3, #22
 800822a:	d11e      	bne.n	800826a <__sflush_r+0xea>
 800822c:	602f      	str	r7, [r5, #0]
 800822e:	2000      	movs	r0, #0
 8008230:	e022      	b.n	8008278 <__sflush_r+0xf8>
 8008232:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008236:	b21b      	sxth	r3, r3
 8008238:	e01b      	b.n	8008272 <__sflush_r+0xf2>
 800823a:	690f      	ldr	r7, [r1, #16]
 800823c:	2f00      	cmp	r7, #0
 800823e:	d0f6      	beq.n	800822e <__sflush_r+0xae>
 8008240:	0793      	lsls	r3, r2, #30
 8008242:	680e      	ldr	r6, [r1, #0]
 8008244:	bf08      	it	eq
 8008246:	694b      	ldreq	r3, [r1, #20]
 8008248:	600f      	str	r7, [r1, #0]
 800824a:	bf18      	it	ne
 800824c:	2300      	movne	r3, #0
 800824e:	eba6 0807 	sub.w	r8, r6, r7
 8008252:	608b      	str	r3, [r1, #8]
 8008254:	f1b8 0f00 	cmp.w	r8, #0
 8008258:	dde9      	ble.n	800822e <__sflush_r+0xae>
 800825a:	6a21      	ldr	r1, [r4, #32]
 800825c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800825e:	4643      	mov	r3, r8
 8008260:	463a      	mov	r2, r7
 8008262:	4628      	mov	r0, r5
 8008264:	47b0      	blx	r6
 8008266:	2800      	cmp	r0, #0
 8008268:	dc08      	bgt.n	800827c <__sflush_r+0xfc>
 800826a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800826e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008272:	81a3      	strh	r3, [r4, #12]
 8008274:	f04f 30ff 	mov.w	r0, #4294967295
 8008278:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800827c:	4407      	add	r7, r0
 800827e:	eba8 0800 	sub.w	r8, r8, r0
 8008282:	e7e7      	b.n	8008254 <__sflush_r+0xd4>
 8008284:	20400001 	.word	0x20400001

08008288 <_fflush_r>:
 8008288:	b538      	push	{r3, r4, r5, lr}
 800828a:	690b      	ldr	r3, [r1, #16]
 800828c:	4605      	mov	r5, r0
 800828e:	460c      	mov	r4, r1
 8008290:	b913      	cbnz	r3, 8008298 <_fflush_r+0x10>
 8008292:	2500      	movs	r5, #0
 8008294:	4628      	mov	r0, r5
 8008296:	bd38      	pop	{r3, r4, r5, pc}
 8008298:	b118      	cbz	r0, 80082a2 <_fflush_r+0x1a>
 800829a:	6a03      	ldr	r3, [r0, #32]
 800829c:	b90b      	cbnz	r3, 80082a2 <_fflush_r+0x1a>
 800829e:	f7fd f8cb 	bl	8005438 <__sinit>
 80082a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80082a6:	2b00      	cmp	r3, #0
 80082a8:	d0f3      	beq.n	8008292 <_fflush_r+0xa>
 80082aa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80082ac:	07d0      	lsls	r0, r2, #31
 80082ae:	d404      	bmi.n	80082ba <_fflush_r+0x32>
 80082b0:	0599      	lsls	r1, r3, #22
 80082b2:	d402      	bmi.n	80082ba <_fflush_r+0x32>
 80082b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80082b6:	f7fd faec 	bl	8005892 <__retarget_lock_acquire_recursive>
 80082ba:	4628      	mov	r0, r5
 80082bc:	4621      	mov	r1, r4
 80082be:	f7ff ff5f 	bl	8008180 <__sflush_r>
 80082c2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80082c4:	07da      	lsls	r2, r3, #31
 80082c6:	4605      	mov	r5, r0
 80082c8:	d4e4      	bmi.n	8008294 <_fflush_r+0xc>
 80082ca:	89a3      	ldrh	r3, [r4, #12]
 80082cc:	059b      	lsls	r3, r3, #22
 80082ce:	d4e1      	bmi.n	8008294 <_fflush_r+0xc>
 80082d0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80082d2:	f7fd fadf 	bl	8005894 <__retarget_lock_release_recursive>
 80082d6:	e7dd      	b.n	8008294 <_fflush_r+0xc>

080082d8 <__swhatbuf_r>:
 80082d8:	b570      	push	{r4, r5, r6, lr}
 80082da:	460c      	mov	r4, r1
 80082dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80082e0:	2900      	cmp	r1, #0
 80082e2:	b096      	sub	sp, #88	@ 0x58
 80082e4:	4615      	mov	r5, r2
 80082e6:	461e      	mov	r6, r3
 80082e8:	da0d      	bge.n	8008306 <__swhatbuf_r+0x2e>
 80082ea:	89a3      	ldrh	r3, [r4, #12]
 80082ec:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80082f0:	f04f 0100 	mov.w	r1, #0
 80082f4:	bf14      	ite	ne
 80082f6:	2340      	movne	r3, #64	@ 0x40
 80082f8:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80082fc:	2000      	movs	r0, #0
 80082fe:	6031      	str	r1, [r6, #0]
 8008300:	602b      	str	r3, [r5, #0]
 8008302:	b016      	add	sp, #88	@ 0x58
 8008304:	bd70      	pop	{r4, r5, r6, pc}
 8008306:	466a      	mov	r2, sp
 8008308:	f000 f874 	bl	80083f4 <_fstat_r>
 800830c:	2800      	cmp	r0, #0
 800830e:	dbec      	blt.n	80082ea <__swhatbuf_r+0x12>
 8008310:	9901      	ldr	r1, [sp, #4]
 8008312:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008316:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800831a:	4259      	negs	r1, r3
 800831c:	4159      	adcs	r1, r3
 800831e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008322:	e7eb      	b.n	80082fc <__swhatbuf_r+0x24>

08008324 <__smakebuf_r>:
 8008324:	898b      	ldrh	r3, [r1, #12]
 8008326:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008328:	079d      	lsls	r5, r3, #30
 800832a:	4606      	mov	r6, r0
 800832c:	460c      	mov	r4, r1
 800832e:	d507      	bpl.n	8008340 <__smakebuf_r+0x1c>
 8008330:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008334:	6023      	str	r3, [r4, #0]
 8008336:	6123      	str	r3, [r4, #16]
 8008338:	2301      	movs	r3, #1
 800833a:	6163      	str	r3, [r4, #20]
 800833c:	b003      	add	sp, #12
 800833e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008340:	ab01      	add	r3, sp, #4
 8008342:	466a      	mov	r2, sp
 8008344:	f7ff ffc8 	bl	80082d8 <__swhatbuf_r>
 8008348:	9f00      	ldr	r7, [sp, #0]
 800834a:	4605      	mov	r5, r0
 800834c:	4639      	mov	r1, r7
 800834e:	4630      	mov	r0, r6
 8008350:	f7fc f8f6 	bl	8004540 <_malloc_r>
 8008354:	b948      	cbnz	r0, 800836a <__smakebuf_r+0x46>
 8008356:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800835a:	059a      	lsls	r2, r3, #22
 800835c:	d4ee      	bmi.n	800833c <__smakebuf_r+0x18>
 800835e:	f023 0303 	bic.w	r3, r3, #3
 8008362:	f043 0302 	orr.w	r3, r3, #2
 8008366:	81a3      	strh	r3, [r4, #12]
 8008368:	e7e2      	b.n	8008330 <__smakebuf_r+0xc>
 800836a:	89a3      	ldrh	r3, [r4, #12]
 800836c:	6020      	str	r0, [r4, #0]
 800836e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008372:	81a3      	strh	r3, [r4, #12]
 8008374:	9b01      	ldr	r3, [sp, #4]
 8008376:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800837a:	b15b      	cbz	r3, 8008394 <__smakebuf_r+0x70>
 800837c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008380:	4630      	mov	r0, r6
 8008382:	f000 f849 	bl	8008418 <_isatty_r>
 8008386:	b128      	cbz	r0, 8008394 <__smakebuf_r+0x70>
 8008388:	89a3      	ldrh	r3, [r4, #12]
 800838a:	f023 0303 	bic.w	r3, r3, #3
 800838e:	f043 0301 	orr.w	r3, r3, #1
 8008392:	81a3      	strh	r3, [r4, #12]
 8008394:	89a3      	ldrh	r3, [r4, #12]
 8008396:	431d      	orrs	r5, r3
 8008398:	81a5      	strh	r5, [r4, #12]
 800839a:	e7cf      	b.n	800833c <__smakebuf_r+0x18>

0800839c <memmove>:
 800839c:	4288      	cmp	r0, r1
 800839e:	b510      	push	{r4, lr}
 80083a0:	eb01 0402 	add.w	r4, r1, r2
 80083a4:	d902      	bls.n	80083ac <memmove+0x10>
 80083a6:	4284      	cmp	r4, r0
 80083a8:	4623      	mov	r3, r4
 80083aa:	d807      	bhi.n	80083bc <memmove+0x20>
 80083ac:	1e43      	subs	r3, r0, #1
 80083ae:	42a1      	cmp	r1, r4
 80083b0:	d008      	beq.n	80083c4 <memmove+0x28>
 80083b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80083b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80083ba:	e7f8      	b.n	80083ae <memmove+0x12>
 80083bc:	4402      	add	r2, r0
 80083be:	4601      	mov	r1, r0
 80083c0:	428a      	cmp	r2, r1
 80083c2:	d100      	bne.n	80083c6 <memmove+0x2a>
 80083c4:	bd10      	pop	{r4, pc}
 80083c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80083ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80083ce:	e7f7      	b.n	80083c0 <memmove+0x24>

080083d0 <strncmp>:
 80083d0:	b510      	push	{r4, lr}
 80083d2:	b16a      	cbz	r2, 80083f0 <strncmp+0x20>
 80083d4:	3901      	subs	r1, #1
 80083d6:	1884      	adds	r4, r0, r2
 80083d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80083dc:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80083e0:	429a      	cmp	r2, r3
 80083e2:	d103      	bne.n	80083ec <strncmp+0x1c>
 80083e4:	42a0      	cmp	r0, r4
 80083e6:	d001      	beq.n	80083ec <strncmp+0x1c>
 80083e8:	2a00      	cmp	r2, #0
 80083ea:	d1f5      	bne.n	80083d8 <strncmp+0x8>
 80083ec:	1ad0      	subs	r0, r2, r3
 80083ee:	bd10      	pop	{r4, pc}
 80083f0:	4610      	mov	r0, r2
 80083f2:	e7fc      	b.n	80083ee <strncmp+0x1e>

080083f4 <_fstat_r>:
 80083f4:	b538      	push	{r3, r4, r5, lr}
 80083f6:	4d07      	ldr	r5, [pc, #28]	@ (8008414 <_fstat_r+0x20>)
 80083f8:	2300      	movs	r3, #0
 80083fa:	4604      	mov	r4, r0
 80083fc:	4608      	mov	r0, r1
 80083fe:	4611      	mov	r1, r2
 8008400:	602b      	str	r3, [r5, #0]
 8008402:	f7f9 fca9 	bl	8001d58 <_fstat>
 8008406:	1c43      	adds	r3, r0, #1
 8008408:	d102      	bne.n	8008410 <_fstat_r+0x1c>
 800840a:	682b      	ldr	r3, [r5, #0]
 800840c:	b103      	cbz	r3, 8008410 <_fstat_r+0x1c>
 800840e:	6023      	str	r3, [r4, #0]
 8008410:	bd38      	pop	{r3, r4, r5, pc}
 8008412:	bf00      	nop
 8008414:	200014b4 	.word	0x200014b4

08008418 <_isatty_r>:
 8008418:	b538      	push	{r3, r4, r5, lr}
 800841a:	4d06      	ldr	r5, [pc, #24]	@ (8008434 <_isatty_r+0x1c>)
 800841c:	2300      	movs	r3, #0
 800841e:	4604      	mov	r4, r0
 8008420:	4608      	mov	r0, r1
 8008422:	602b      	str	r3, [r5, #0]
 8008424:	f7f9 fca8 	bl	8001d78 <_isatty>
 8008428:	1c43      	adds	r3, r0, #1
 800842a:	d102      	bne.n	8008432 <_isatty_r+0x1a>
 800842c:	682b      	ldr	r3, [r5, #0]
 800842e:	b103      	cbz	r3, 8008432 <_isatty_r+0x1a>
 8008430:	6023      	str	r3, [r4, #0]
 8008432:	bd38      	pop	{r3, r4, r5, pc}
 8008434:	200014b4 	.word	0x200014b4

08008438 <memcpy>:
 8008438:	440a      	add	r2, r1
 800843a:	4291      	cmp	r1, r2
 800843c:	f100 33ff 	add.w	r3, r0, #4294967295
 8008440:	d100      	bne.n	8008444 <memcpy+0xc>
 8008442:	4770      	bx	lr
 8008444:	b510      	push	{r4, lr}
 8008446:	f811 4b01 	ldrb.w	r4, [r1], #1
 800844a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800844e:	4291      	cmp	r1, r2
 8008450:	d1f9      	bne.n	8008446 <memcpy+0xe>
 8008452:	bd10      	pop	{r4, pc}
 8008454:	0000      	movs	r0, r0
	...

08008458 <nan>:
 8008458:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8008460 <nan+0x8>
 800845c:	4770      	bx	lr
 800845e:	bf00      	nop
 8008460:	00000000 	.word	0x00000000
 8008464:	7ff80000 	.word	0x7ff80000

08008468 <__assert_func>:
 8008468:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800846a:	4614      	mov	r4, r2
 800846c:	461a      	mov	r2, r3
 800846e:	4b09      	ldr	r3, [pc, #36]	@ (8008494 <__assert_func+0x2c>)
 8008470:	681b      	ldr	r3, [r3, #0]
 8008472:	4605      	mov	r5, r0
 8008474:	68d8      	ldr	r0, [r3, #12]
 8008476:	b14c      	cbz	r4, 800848c <__assert_func+0x24>
 8008478:	4b07      	ldr	r3, [pc, #28]	@ (8008498 <__assert_func+0x30>)
 800847a:	9100      	str	r1, [sp, #0]
 800847c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008480:	4906      	ldr	r1, [pc, #24]	@ (800849c <__assert_func+0x34>)
 8008482:	462b      	mov	r3, r5
 8008484:	f000 fba8 	bl	8008bd8 <fiprintf>
 8008488:	f000 fbb8 	bl	8008bfc <abort>
 800848c:	4b04      	ldr	r3, [pc, #16]	@ (80084a0 <__assert_func+0x38>)
 800848e:	461c      	mov	r4, r3
 8008490:	e7f3      	b.n	800847a <__assert_func+0x12>
 8008492:	bf00      	nop
 8008494:	2000001c 	.word	0x2000001c
 8008498:	08008eb2 	.word	0x08008eb2
 800849c:	08008ebf 	.word	0x08008ebf
 80084a0:	08008eed 	.word	0x08008eed

080084a4 <_calloc_r>:
 80084a4:	b570      	push	{r4, r5, r6, lr}
 80084a6:	fba1 5402 	umull	r5, r4, r1, r2
 80084aa:	b934      	cbnz	r4, 80084ba <_calloc_r+0x16>
 80084ac:	4629      	mov	r1, r5
 80084ae:	f7fc f847 	bl	8004540 <_malloc_r>
 80084b2:	4606      	mov	r6, r0
 80084b4:	b928      	cbnz	r0, 80084c2 <_calloc_r+0x1e>
 80084b6:	4630      	mov	r0, r6
 80084b8:	bd70      	pop	{r4, r5, r6, pc}
 80084ba:	220c      	movs	r2, #12
 80084bc:	6002      	str	r2, [r0, #0]
 80084be:	2600      	movs	r6, #0
 80084c0:	e7f9      	b.n	80084b6 <_calloc_r+0x12>
 80084c2:	462a      	mov	r2, r5
 80084c4:	4621      	mov	r1, r4
 80084c6:	f7fd f957 	bl	8005778 <memset>
 80084ca:	e7f4      	b.n	80084b6 <_calloc_r+0x12>

080084cc <rshift>:
 80084cc:	6903      	ldr	r3, [r0, #16]
 80084ce:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80084d2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80084d6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80084da:	f100 0414 	add.w	r4, r0, #20
 80084de:	dd45      	ble.n	800856c <rshift+0xa0>
 80084e0:	f011 011f 	ands.w	r1, r1, #31
 80084e4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80084e8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80084ec:	d10c      	bne.n	8008508 <rshift+0x3c>
 80084ee:	f100 0710 	add.w	r7, r0, #16
 80084f2:	4629      	mov	r1, r5
 80084f4:	42b1      	cmp	r1, r6
 80084f6:	d334      	bcc.n	8008562 <rshift+0x96>
 80084f8:	1a9b      	subs	r3, r3, r2
 80084fa:	009b      	lsls	r3, r3, #2
 80084fc:	1eea      	subs	r2, r5, #3
 80084fe:	4296      	cmp	r6, r2
 8008500:	bf38      	it	cc
 8008502:	2300      	movcc	r3, #0
 8008504:	4423      	add	r3, r4
 8008506:	e015      	b.n	8008534 <rshift+0x68>
 8008508:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800850c:	f1c1 0820 	rsb	r8, r1, #32
 8008510:	40cf      	lsrs	r7, r1
 8008512:	f105 0e04 	add.w	lr, r5, #4
 8008516:	46a1      	mov	r9, r4
 8008518:	4576      	cmp	r6, lr
 800851a:	46f4      	mov	ip, lr
 800851c:	d815      	bhi.n	800854a <rshift+0x7e>
 800851e:	1a9a      	subs	r2, r3, r2
 8008520:	0092      	lsls	r2, r2, #2
 8008522:	3a04      	subs	r2, #4
 8008524:	3501      	adds	r5, #1
 8008526:	42ae      	cmp	r6, r5
 8008528:	bf38      	it	cc
 800852a:	2200      	movcc	r2, #0
 800852c:	18a3      	adds	r3, r4, r2
 800852e:	50a7      	str	r7, [r4, r2]
 8008530:	b107      	cbz	r7, 8008534 <rshift+0x68>
 8008532:	3304      	adds	r3, #4
 8008534:	1b1a      	subs	r2, r3, r4
 8008536:	42a3      	cmp	r3, r4
 8008538:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800853c:	bf08      	it	eq
 800853e:	2300      	moveq	r3, #0
 8008540:	6102      	str	r2, [r0, #16]
 8008542:	bf08      	it	eq
 8008544:	6143      	streq	r3, [r0, #20]
 8008546:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800854a:	f8dc c000 	ldr.w	ip, [ip]
 800854e:	fa0c fc08 	lsl.w	ip, ip, r8
 8008552:	ea4c 0707 	orr.w	r7, ip, r7
 8008556:	f849 7b04 	str.w	r7, [r9], #4
 800855a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800855e:	40cf      	lsrs	r7, r1
 8008560:	e7da      	b.n	8008518 <rshift+0x4c>
 8008562:	f851 cb04 	ldr.w	ip, [r1], #4
 8008566:	f847 cf04 	str.w	ip, [r7, #4]!
 800856a:	e7c3      	b.n	80084f4 <rshift+0x28>
 800856c:	4623      	mov	r3, r4
 800856e:	e7e1      	b.n	8008534 <rshift+0x68>

08008570 <__hexdig_fun>:
 8008570:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8008574:	2b09      	cmp	r3, #9
 8008576:	d802      	bhi.n	800857e <__hexdig_fun+0xe>
 8008578:	3820      	subs	r0, #32
 800857a:	b2c0      	uxtb	r0, r0
 800857c:	4770      	bx	lr
 800857e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8008582:	2b05      	cmp	r3, #5
 8008584:	d801      	bhi.n	800858a <__hexdig_fun+0x1a>
 8008586:	3847      	subs	r0, #71	@ 0x47
 8008588:	e7f7      	b.n	800857a <__hexdig_fun+0xa>
 800858a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800858e:	2b05      	cmp	r3, #5
 8008590:	d801      	bhi.n	8008596 <__hexdig_fun+0x26>
 8008592:	3827      	subs	r0, #39	@ 0x27
 8008594:	e7f1      	b.n	800857a <__hexdig_fun+0xa>
 8008596:	2000      	movs	r0, #0
 8008598:	4770      	bx	lr
	...

0800859c <__gethex>:
 800859c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80085a0:	b085      	sub	sp, #20
 80085a2:	468a      	mov	sl, r1
 80085a4:	9302      	str	r3, [sp, #8]
 80085a6:	680b      	ldr	r3, [r1, #0]
 80085a8:	9001      	str	r0, [sp, #4]
 80085aa:	4690      	mov	r8, r2
 80085ac:	1c9c      	adds	r4, r3, #2
 80085ae:	46a1      	mov	r9, r4
 80085b0:	f814 0b01 	ldrb.w	r0, [r4], #1
 80085b4:	2830      	cmp	r0, #48	@ 0x30
 80085b6:	d0fa      	beq.n	80085ae <__gethex+0x12>
 80085b8:	eba9 0303 	sub.w	r3, r9, r3
 80085bc:	f1a3 0b02 	sub.w	fp, r3, #2
 80085c0:	f7ff ffd6 	bl	8008570 <__hexdig_fun>
 80085c4:	4605      	mov	r5, r0
 80085c6:	2800      	cmp	r0, #0
 80085c8:	d168      	bne.n	800869c <__gethex+0x100>
 80085ca:	49a0      	ldr	r1, [pc, #640]	@ (800884c <__gethex+0x2b0>)
 80085cc:	2201      	movs	r2, #1
 80085ce:	4648      	mov	r0, r9
 80085d0:	f7ff fefe 	bl	80083d0 <strncmp>
 80085d4:	4607      	mov	r7, r0
 80085d6:	2800      	cmp	r0, #0
 80085d8:	d167      	bne.n	80086aa <__gethex+0x10e>
 80085da:	f899 0001 	ldrb.w	r0, [r9, #1]
 80085de:	4626      	mov	r6, r4
 80085e0:	f7ff ffc6 	bl	8008570 <__hexdig_fun>
 80085e4:	2800      	cmp	r0, #0
 80085e6:	d062      	beq.n	80086ae <__gethex+0x112>
 80085e8:	4623      	mov	r3, r4
 80085ea:	7818      	ldrb	r0, [r3, #0]
 80085ec:	2830      	cmp	r0, #48	@ 0x30
 80085ee:	4699      	mov	r9, r3
 80085f0:	f103 0301 	add.w	r3, r3, #1
 80085f4:	d0f9      	beq.n	80085ea <__gethex+0x4e>
 80085f6:	f7ff ffbb 	bl	8008570 <__hexdig_fun>
 80085fa:	fab0 f580 	clz	r5, r0
 80085fe:	096d      	lsrs	r5, r5, #5
 8008600:	f04f 0b01 	mov.w	fp, #1
 8008604:	464a      	mov	r2, r9
 8008606:	4616      	mov	r6, r2
 8008608:	3201      	adds	r2, #1
 800860a:	7830      	ldrb	r0, [r6, #0]
 800860c:	f7ff ffb0 	bl	8008570 <__hexdig_fun>
 8008610:	2800      	cmp	r0, #0
 8008612:	d1f8      	bne.n	8008606 <__gethex+0x6a>
 8008614:	498d      	ldr	r1, [pc, #564]	@ (800884c <__gethex+0x2b0>)
 8008616:	2201      	movs	r2, #1
 8008618:	4630      	mov	r0, r6
 800861a:	f7ff fed9 	bl	80083d0 <strncmp>
 800861e:	2800      	cmp	r0, #0
 8008620:	d13f      	bne.n	80086a2 <__gethex+0x106>
 8008622:	b944      	cbnz	r4, 8008636 <__gethex+0x9a>
 8008624:	1c74      	adds	r4, r6, #1
 8008626:	4622      	mov	r2, r4
 8008628:	4616      	mov	r6, r2
 800862a:	3201      	adds	r2, #1
 800862c:	7830      	ldrb	r0, [r6, #0]
 800862e:	f7ff ff9f 	bl	8008570 <__hexdig_fun>
 8008632:	2800      	cmp	r0, #0
 8008634:	d1f8      	bne.n	8008628 <__gethex+0x8c>
 8008636:	1ba4      	subs	r4, r4, r6
 8008638:	00a7      	lsls	r7, r4, #2
 800863a:	7833      	ldrb	r3, [r6, #0]
 800863c:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8008640:	2b50      	cmp	r3, #80	@ 0x50
 8008642:	d13e      	bne.n	80086c2 <__gethex+0x126>
 8008644:	7873      	ldrb	r3, [r6, #1]
 8008646:	2b2b      	cmp	r3, #43	@ 0x2b
 8008648:	d033      	beq.n	80086b2 <__gethex+0x116>
 800864a:	2b2d      	cmp	r3, #45	@ 0x2d
 800864c:	d034      	beq.n	80086b8 <__gethex+0x11c>
 800864e:	1c71      	adds	r1, r6, #1
 8008650:	2400      	movs	r4, #0
 8008652:	7808      	ldrb	r0, [r1, #0]
 8008654:	f7ff ff8c 	bl	8008570 <__hexdig_fun>
 8008658:	1e43      	subs	r3, r0, #1
 800865a:	b2db      	uxtb	r3, r3
 800865c:	2b18      	cmp	r3, #24
 800865e:	d830      	bhi.n	80086c2 <__gethex+0x126>
 8008660:	f1a0 0210 	sub.w	r2, r0, #16
 8008664:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008668:	f7ff ff82 	bl	8008570 <__hexdig_fun>
 800866c:	f100 3cff 	add.w	ip, r0, #4294967295
 8008670:	fa5f fc8c 	uxtb.w	ip, ip
 8008674:	f1bc 0f18 	cmp.w	ip, #24
 8008678:	f04f 030a 	mov.w	r3, #10
 800867c:	d91e      	bls.n	80086bc <__gethex+0x120>
 800867e:	b104      	cbz	r4, 8008682 <__gethex+0xe6>
 8008680:	4252      	negs	r2, r2
 8008682:	4417      	add	r7, r2
 8008684:	f8ca 1000 	str.w	r1, [sl]
 8008688:	b1ed      	cbz	r5, 80086c6 <__gethex+0x12a>
 800868a:	f1bb 0f00 	cmp.w	fp, #0
 800868e:	bf0c      	ite	eq
 8008690:	2506      	moveq	r5, #6
 8008692:	2500      	movne	r5, #0
 8008694:	4628      	mov	r0, r5
 8008696:	b005      	add	sp, #20
 8008698:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800869c:	2500      	movs	r5, #0
 800869e:	462c      	mov	r4, r5
 80086a0:	e7b0      	b.n	8008604 <__gethex+0x68>
 80086a2:	2c00      	cmp	r4, #0
 80086a4:	d1c7      	bne.n	8008636 <__gethex+0x9a>
 80086a6:	4627      	mov	r7, r4
 80086a8:	e7c7      	b.n	800863a <__gethex+0x9e>
 80086aa:	464e      	mov	r6, r9
 80086ac:	462f      	mov	r7, r5
 80086ae:	2501      	movs	r5, #1
 80086b0:	e7c3      	b.n	800863a <__gethex+0x9e>
 80086b2:	2400      	movs	r4, #0
 80086b4:	1cb1      	adds	r1, r6, #2
 80086b6:	e7cc      	b.n	8008652 <__gethex+0xb6>
 80086b8:	2401      	movs	r4, #1
 80086ba:	e7fb      	b.n	80086b4 <__gethex+0x118>
 80086bc:	fb03 0002 	mla	r0, r3, r2, r0
 80086c0:	e7ce      	b.n	8008660 <__gethex+0xc4>
 80086c2:	4631      	mov	r1, r6
 80086c4:	e7de      	b.n	8008684 <__gethex+0xe8>
 80086c6:	eba6 0309 	sub.w	r3, r6, r9
 80086ca:	3b01      	subs	r3, #1
 80086cc:	4629      	mov	r1, r5
 80086ce:	2b07      	cmp	r3, #7
 80086d0:	dc0a      	bgt.n	80086e8 <__gethex+0x14c>
 80086d2:	9801      	ldr	r0, [sp, #4]
 80086d4:	f7fd ff8a 	bl	80065ec <_Balloc>
 80086d8:	4604      	mov	r4, r0
 80086da:	b940      	cbnz	r0, 80086ee <__gethex+0x152>
 80086dc:	4b5c      	ldr	r3, [pc, #368]	@ (8008850 <__gethex+0x2b4>)
 80086de:	4602      	mov	r2, r0
 80086e0:	21e4      	movs	r1, #228	@ 0xe4
 80086e2:	485c      	ldr	r0, [pc, #368]	@ (8008854 <__gethex+0x2b8>)
 80086e4:	f7ff fec0 	bl	8008468 <__assert_func>
 80086e8:	3101      	adds	r1, #1
 80086ea:	105b      	asrs	r3, r3, #1
 80086ec:	e7ef      	b.n	80086ce <__gethex+0x132>
 80086ee:	f100 0a14 	add.w	sl, r0, #20
 80086f2:	2300      	movs	r3, #0
 80086f4:	4655      	mov	r5, sl
 80086f6:	469b      	mov	fp, r3
 80086f8:	45b1      	cmp	r9, r6
 80086fa:	d337      	bcc.n	800876c <__gethex+0x1d0>
 80086fc:	f845 bb04 	str.w	fp, [r5], #4
 8008700:	eba5 050a 	sub.w	r5, r5, sl
 8008704:	10ad      	asrs	r5, r5, #2
 8008706:	6125      	str	r5, [r4, #16]
 8008708:	4658      	mov	r0, fp
 800870a:	f7fe f861 	bl	80067d0 <__hi0bits>
 800870e:	016d      	lsls	r5, r5, #5
 8008710:	f8d8 6000 	ldr.w	r6, [r8]
 8008714:	1a2d      	subs	r5, r5, r0
 8008716:	42b5      	cmp	r5, r6
 8008718:	dd54      	ble.n	80087c4 <__gethex+0x228>
 800871a:	1bad      	subs	r5, r5, r6
 800871c:	4629      	mov	r1, r5
 800871e:	4620      	mov	r0, r4
 8008720:	f7fe fbed 	bl	8006efe <__any_on>
 8008724:	4681      	mov	r9, r0
 8008726:	b178      	cbz	r0, 8008748 <__gethex+0x1ac>
 8008728:	1e6b      	subs	r3, r5, #1
 800872a:	1159      	asrs	r1, r3, #5
 800872c:	f003 021f 	and.w	r2, r3, #31
 8008730:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8008734:	f04f 0901 	mov.w	r9, #1
 8008738:	fa09 f202 	lsl.w	r2, r9, r2
 800873c:	420a      	tst	r2, r1
 800873e:	d003      	beq.n	8008748 <__gethex+0x1ac>
 8008740:	454b      	cmp	r3, r9
 8008742:	dc36      	bgt.n	80087b2 <__gethex+0x216>
 8008744:	f04f 0902 	mov.w	r9, #2
 8008748:	4629      	mov	r1, r5
 800874a:	4620      	mov	r0, r4
 800874c:	f7ff febe 	bl	80084cc <rshift>
 8008750:	442f      	add	r7, r5
 8008752:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008756:	42bb      	cmp	r3, r7
 8008758:	da42      	bge.n	80087e0 <__gethex+0x244>
 800875a:	9801      	ldr	r0, [sp, #4]
 800875c:	4621      	mov	r1, r4
 800875e:	f7fd ff85 	bl	800666c <_Bfree>
 8008762:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008764:	2300      	movs	r3, #0
 8008766:	6013      	str	r3, [r2, #0]
 8008768:	25a3      	movs	r5, #163	@ 0xa3
 800876a:	e793      	b.n	8008694 <__gethex+0xf8>
 800876c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8008770:	2a2e      	cmp	r2, #46	@ 0x2e
 8008772:	d012      	beq.n	800879a <__gethex+0x1fe>
 8008774:	2b20      	cmp	r3, #32
 8008776:	d104      	bne.n	8008782 <__gethex+0x1e6>
 8008778:	f845 bb04 	str.w	fp, [r5], #4
 800877c:	f04f 0b00 	mov.w	fp, #0
 8008780:	465b      	mov	r3, fp
 8008782:	7830      	ldrb	r0, [r6, #0]
 8008784:	9303      	str	r3, [sp, #12]
 8008786:	f7ff fef3 	bl	8008570 <__hexdig_fun>
 800878a:	9b03      	ldr	r3, [sp, #12]
 800878c:	f000 000f 	and.w	r0, r0, #15
 8008790:	4098      	lsls	r0, r3
 8008792:	ea4b 0b00 	orr.w	fp, fp, r0
 8008796:	3304      	adds	r3, #4
 8008798:	e7ae      	b.n	80086f8 <__gethex+0x15c>
 800879a:	45b1      	cmp	r9, r6
 800879c:	d8ea      	bhi.n	8008774 <__gethex+0x1d8>
 800879e:	492b      	ldr	r1, [pc, #172]	@ (800884c <__gethex+0x2b0>)
 80087a0:	9303      	str	r3, [sp, #12]
 80087a2:	2201      	movs	r2, #1
 80087a4:	4630      	mov	r0, r6
 80087a6:	f7ff fe13 	bl	80083d0 <strncmp>
 80087aa:	9b03      	ldr	r3, [sp, #12]
 80087ac:	2800      	cmp	r0, #0
 80087ae:	d1e1      	bne.n	8008774 <__gethex+0x1d8>
 80087b0:	e7a2      	b.n	80086f8 <__gethex+0x15c>
 80087b2:	1ea9      	subs	r1, r5, #2
 80087b4:	4620      	mov	r0, r4
 80087b6:	f7fe fba2 	bl	8006efe <__any_on>
 80087ba:	2800      	cmp	r0, #0
 80087bc:	d0c2      	beq.n	8008744 <__gethex+0x1a8>
 80087be:	f04f 0903 	mov.w	r9, #3
 80087c2:	e7c1      	b.n	8008748 <__gethex+0x1ac>
 80087c4:	da09      	bge.n	80087da <__gethex+0x23e>
 80087c6:	1b75      	subs	r5, r6, r5
 80087c8:	4621      	mov	r1, r4
 80087ca:	9801      	ldr	r0, [sp, #4]
 80087cc:	462a      	mov	r2, r5
 80087ce:	f7fe f95d 	bl	8006a8c <__lshift>
 80087d2:	1b7f      	subs	r7, r7, r5
 80087d4:	4604      	mov	r4, r0
 80087d6:	f100 0a14 	add.w	sl, r0, #20
 80087da:	f04f 0900 	mov.w	r9, #0
 80087de:	e7b8      	b.n	8008752 <__gethex+0x1b6>
 80087e0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80087e4:	42bd      	cmp	r5, r7
 80087e6:	dd6f      	ble.n	80088c8 <__gethex+0x32c>
 80087e8:	1bed      	subs	r5, r5, r7
 80087ea:	42ae      	cmp	r6, r5
 80087ec:	dc34      	bgt.n	8008858 <__gethex+0x2bc>
 80087ee:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80087f2:	2b02      	cmp	r3, #2
 80087f4:	d022      	beq.n	800883c <__gethex+0x2a0>
 80087f6:	2b03      	cmp	r3, #3
 80087f8:	d024      	beq.n	8008844 <__gethex+0x2a8>
 80087fa:	2b01      	cmp	r3, #1
 80087fc:	d115      	bne.n	800882a <__gethex+0x28e>
 80087fe:	42ae      	cmp	r6, r5
 8008800:	d113      	bne.n	800882a <__gethex+0x28e>
 8008802:	2e01      	cmp	r6, #1
 8008804:	d10b      	bne.n	800881e <__gethex+0x282>
 8008806:	9a02      	ldr	r2, [sp, #8]
 8008808:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800880c:	6013      	str	r3, [r2, #0]
 800880e:	2301      	movs	r3, #1
 8008810:	6123      	str	r3, [r4, #16]
 8008812:	f8ca 3000 	str.w	r3, [sl]
 8008816:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8008818:	2562      	movs	r5, #98	@ 0x62
 800881a:	601c      	str	r4, [r3, #0]
 800881c:	e73a      	b.n	8008694 <__gethex+0xf8>
 800881e:	1e71      	subs	r1, r6, #1
 8008820:	4620      	mov	r0, r4
 8008822:	f7fe fb6c 	bl	8006efe <__any_on>
 8008826:	2800      	cmp	r0, #0
 8008828:	d1ed      	bne.n	8008806 <__gethex+0x26a>
 800882a:	9801      	ldr	r0, [sp, #4]
 800882c:	4621      	mov	r1, r4
 800882e:	f7fd ff1d 	bl	800666c <_Bfree>
 8008832:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008834:	2300      	movs	r3, #0
 8008836:	6013      	str	r3, [r2, #0]
 8008838:	2550      	movs	r5, #80	@ 0x50
 800883a:	e72b      	b.n	8008694 <__gethex+0xf8>
 800883c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800883e:	2b00      	cmp	r3, #0
 8008840:	d1f3      	bne.n	800882a <__gethex+0x28e>
 8008842:	e7e0      	b.n	8008806 <__gethex+0x26a>
 8008844:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008846:	2b00      	cmp	r3, #0
 8008848:	d1dd      	bne.n	8008806 <__gethex+0x26a>
 800884a:	e7ee      	b.n	800882a <__gethex+0x28e>
 800884c:	08008e97 	.word	0x08008e97
 8008850:	08008e2d 	.word	0x08008e2d
 8008854:	08008eee 	.word	0x08008eee
 8008858:	1e6f      	subs	r7, r5, #1
 800885a:	f1b9 0f00 	cmp.w	r9, #0
 800885e:	d130      	bne.n	80088c2 <__gethex+0x326>
 8008860:	b127      	cbz	r7, 800886c <__gethex+0x2d0>
 8008862:	4639      	mov	r1, r7
 8008864:	4620      	mov	r0, r4
 8008866:	f7fe fb4a 	bl	8006efe <__any_on>
 800886a:	4681      	mov	r9, r0
 800886c:	117a      	asrs	r2, r7, #5
 800886e:	2301      	movs	r3, #1
 8008870:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8008874:	f007 071f 	and.w	r7, r7, #31
 8008878:	40bb      	lsls	r3, r7
 800887a:	4213      	tst	r3, r2
 800887c:	4629      	mov	r1, r5
 800887e:	4620      	mov	r0, r4
 8008880:	bf18      	it	ne
 8008882:	f049 0902 	orrne.w	r9, r9, #2
 8008886:	f7ff fe21 	bl	80084cc <rshift>
 800888a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800888e:	1b76      	subs	r6, r6, r5
 8008890:	2502      	movs	r5, #2
 8008892:	f1b9 0f00 	cmp.w	r9, #0
 8008896:	d047      	beq.n	8008928 <__gethex+0x38c>
 8008898:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800889c:	2b02      	cmp	r3, #2
 800889e:	d015      	beq.n	80088cc <__gethex+0x330>
 80088a0:	2b03      	cmp	r3, #3
 80088a2:	d017      	beq.n	80088d4 <__gethex+0x338>
 80088a4:	2b01      	cmp	r3, #1
 80088a6:	d109      	bne.n	80088bc <__gethex+0x320>
 80088a8:	f019 0f02 	tst.w	r9, #2
 80088ac:	d006      	beq.n	80088bc <__gethex+0x320>
 80088ae:	f8da 3000 	ldr.w	r3, [sl]
 80088b2:	ea49 0903 	orr.w	r9, r9, r3
 80088b6:	f019 0f01 	tst.w	r9, #1
 80088ba:	d10e      	bne.n	80088da <__gethex+0x33e>
 80088bc:	f045 0510 	orr.w	r5, r5, #16
 80088c0:	e032      	b.n	8008928 <__gethex+0x38c>
 80088c2:	f04f 0901 	mov.w	r9, #1
 80088c6:	e7d1      	b.n	800886c <__gethex+0x2d0>
 80088c8:	2501      	movs	r5, #1
 80088ca:	e7e2      	b.n	8008892 <__gethex+0x2f6>
 80088cc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80088ce:	f1c3 0301 	rsb	r3, r3, #1
 80088d2:	930f      	str	r3, [sp, #60]	@ 0x3c
 80088d4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80088d6:	2b00      	cmp	r3, #0
 80088d8:	d0f0      	beq.n	80088bc <__gethex+0x320>
 80088da:	f8d4 b010 	ldr.w	fp, [r4, #16]
 80088de:	f104 0314 	add.w	r3, r4, #20
 80088e2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80088e6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80088ea:	f04f 0c00 	mov.w	ip, #0
 80088ee:	4618      	mov	r0, r3
 80088f0:	f853 2b04 	ldr.w	r2, [r3], #4
 80088f4:	f1b2 3fff 	cmp.w	r2, #4294967295
 80088f8:	d01b      	beq.n	8008932 <__gethex+0x396>
 80088fa:	3201      	adds	r2, #1
 80088fc:	6002      	str	r2, [r0, #0]
 80088fe:	2d02      	cmp	r5, #2
 8008900:	f104 0314 	add.w	r3, r4, #20
 8008904:	d13c      	bne.n	8008980 <__gethex+0x3e4>
 8008906:	f8d8 2000 	ldr.w	r2, [r8]
 800890a:	3a01      	subs	r2, #1
 800890c:	42b2      	cmp	r2, r6
 800890e:	d109      	bne.n	8008924 <__gethex+0x388>
 8008910:	1171      	asrs	r1, r6, #5
 8008912:	2201      	movs	r2, #1
 8008914:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008918:	f006 061f 	and.w	r6, r6, #31
 800891c:	fa02 f606 	lsl.w	r6, r2, r6
 8008920:	421e      	tst	r6, r3
 8008922:	d13a      	bne.n	800899a <__gethex+0x3fe>
 8008924:	f045 0520 	orr.w	r5, r5, #32
 8008928:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800892a:	601c      	str	r4, [r3, #0]
 800892c:	9b02      	ldr	r3, [sp, #8]
 800892e:	601f      	str	r7, [r3, #0]
 8008930:	e6b0      	b.n	8008694 <__gethex+0xf8>
 8008932:	4299      	cmp	r1, r3
 8008934:	f843 cc04 	str.w	ip, [r3, #-4]
 8008938:	d8d9      	bhi.n	80088ee <__gethex+0x352>
 800893a:	68a3      	ldr	r3, [r4, #8]
 800893c:	459b      	cmp	fp, r3
 800893e:	db17      	blt.n	8008970 <__gethex+0x3d4>
 8008940:	6861      	ldr	r1, [r4, #4]
 8008942:	9801      	ldr	r0, [sp, #4]
 8008944:	3101      	adds	r1, #1
 8008946:	f7fd fe51 	bl	80065ec <_Balloc>
 800894a:	4681      	mov	r9, r0
 800894c:	b918      	cbnz	r0, 8008956 <__gethex+0x3ba>
 800894e:	4b1a      	ldr	r3, [pc, #104]	@ (80089b8 <__gethex+0x41c>)
 8008950:	4602      	mov	r2, r0
 8008952:	2184      	movs	r1, #132	@ 0x84
 8008954:	e6c5      	b.n	80086e2 <__gethex+0x146>
 8008956:	6922      	ldr	r2, [r4, #16]
 8008958:	3202      	adds	r2, #2
 800895a:	f104 010c 	add.w	r1, r4, #12
 800895e:	0092      	lsls	r2, r2, #2
 8008960:	300c      	adds	r0, #12
 8008962:	f7ff fd69 	bl	8008438 <memcpy>
 8008966:	4621      	mov	r1, r4
 8008968:	9801      	ldr	r0, [sp, #4]
 800896a:	f7fd fe7f 	bl	800666c <_Bfree>
 800896e:	464c      	mov	r4, r9
 8008970:	6923      	ldr	r3, [r4, #16]
 8008972:	1c5a      	adds	r2, r3, #1
 8008974:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008978:	6122      	str	r2, [r4, #16]
 800897a:	2201      	movs	r2, #1
 800897c:	615a      	str	r2, [r3, #20]
 800897e:	e7be      	b.n	80088fe <__gethex+0x362>
 8008980:	6922      	ldr	r2, [r4, #16]
 8008982:	455a      	cmp	r2, fp
 8008984:	dd0b      	ble.n	800899e <__gethex+0x402>
 8008986:	2101      	movs	r1, #1
 8008988:	4620      	mov	r0, r4
 800898a:	f7ff fd9f 	bl	80084cc <rshift>
 800898e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008992:	3701      	adds	r7, #1
 8008994:	42bb      	cmp	r3, r7
 8008996:	f6ff aee0 	blt.w	800875a <__gethex+0x1be>
 800899a:	2501      	movs	r5, #1
 800899c:	e7c2      	b.n	8008924 <__gethex+0x388>
 800899e:	f016 061f 	ands.w	r6, r6, #31
 80089a2:	d0fa      	beq.n	800899a <__gethex+0x3fe>
 80089a4:	4453      	add	r3, sl
 80089a6:	f1c6 0620 	rsb	r6, r6, #32
 80089aa:	f853 0c04 	ldr.w	r0, [r3, #-4]
 80089ae:	f7fd ff0f 	bl	80067d0 <__hi0bits>
 80089b2:	42b0      	cmp	r0, r6
 80089b4:	dbe7      	blt.n	8008986 <__gethex+0x3ea>
 80089b6:	e7f0      	b.n	800899a <__gethex+0x3fe>
 80089b8:	08008e2d 	.word	0x08008e2d

080089bc <L_shift>:
 80089bc:	f1c2 0208 	rsb	r2, r2, #8
 80089c0:	0092      	lsls	r2, r2, #2
 80089c2:	b570      	push	{r4, r5, r6, lr}
 80089c4:	f1c2 0620 	rsb	r6, r2, #32
 80089c8:	6843      	ldr	r3, [r0, #4]
 80089ca:	6804      	ldr	r4, [r0, #0]
 80089cc:	fa03 f506 	lsl.w	r5, r3, r6
 80089d0:	432c      	orrs	r4, r5
 80089d2:	40d3      	lsrs	r3, r2
 80089d4:	6004      	str	r4, [r0, #0]
 80089d6:	f840 3f04 	str.w	r3, [r0, #4]!
 80089da:	4288      	cmp	r0, r1
 80089dc:	d3f4      	bcc.n	80089c8 <L_shift+0xc>
 80089de:	bd70      	pop	{r4, r5, r6, pc}

080089e0 <__match>:
 80089e0:	b530      	push	{r4, r5, lr}
 80089e2:	6803      	ldr	r3, [r0, #0]
 80089e4:	3301      	adds	r3, #1
 80089e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80089ea:	b914      	cbnz	r4, 80089f2 <__match+0x12>
 80089ec:	6003      	str	r3, [r0, #0]
 80089ee:	2001      	movs	r0, #1
 80089f0:	bd30      	pop	{r4, r5, pc}
 80089f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80089f6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80089fa:	2d19      	cmp	r5, #25
 80089fc:	bf98      	it	ls
 80089fe:	3220      	addls	r2, #32
 8008a00:	42a2      	cmp	r2, r4
 8008a02:	d0f0      	beq.n	80089e6 <__match+0x6>
 8008a04:	2000      	movs	r0, #0
 8008a06:	e7f3      	b.n	80089f0 <__match+0x10>

08008a08 <__hexnan>:
 8008a08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a0c:	680b      	ldr	r3, [r1, #0]
 8008a0e:	6801      	ldr	r1, [r0, #0]
 8008a10:	115e      	asrs	r6, r3, #5
 8008a12:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008a16:	f013 031f 	ands.w	r3, r3, #31
 8008a1a:	b087      	sub	sp, #28
 8008a1c:	bf18      	it	ne
 8008a1e:	3604      	addne	r6, #4
 8008a20:	2500      	movs	r5, #0
 8008a22:	1f37      	subs	r7, r6, #4
 8008a24:	4682      	mov	sl, r0
 8008a26:	4690      	mov	r8, r2
 8008a28:	9301      	str	r3, [sp, #4]
 8008a2a:	f846 5c04 	str.w	r5, [r6, #-4]
 8008a2e:	46b9      	mov	r9, r7
 8008a30:	463c      	mov	r4, r7
 8008a32:	9502      	str	r5, [sp, #8]
 8008a34:	46ab      	mov	fp, r5
 8008a36:	784a      	ldrb	r2, [r1, #1]
 8008a38:	1c4b      	adds	r3, r1, #1
 8008a3a:	9303      	str	r3, [sp, #12]
 8008a3c:	b342      	cbz	r2, 8008a90 <__hexnan+0x88>
 8008a3e:	4610      	mov	r0, r2
 8008a40:	9105      	str	r1, [sp, #20]
 8008a42:	9204      	str	r2, [sp, #16]
 8008a44:	f7ff fd94 	bl	8008570 <__hexdig_fun>
 8008a48:	2800      	cmp	r0, #0
 8008a4a:	d151      	bne.n	8008af0 <__hexnan+0xe8>
 8008a4c:	9a04      	ldr	r2, [sp, #16]
 8008a4e:	9905      	ldr	r1, [sp, #20]
 8008a50:	2a20      	cmp	r2, #32
 8008a52:	d818      	bhi.n	8008a86 <__hexnan+0x7e>
 8008a54:	9b02      	ldr	r3, [sp, #8]
 8008a56:	459b      	cmp	fp, r3
 8008a58:	dd13      	ble.n	8008a82 <__hexnan+0x7a>
 8008a5a:	454c      	cmp	r4, r9
 8008a5c:	d206      	bcs.n	8008a6c <__hexnan+0x64>
 8008a5e:	2d07      	cmp	r5, #7
 8008a60:	dc04      	bgt.n	8008a6c <__hexnan+0x64>
 8008a62:	462a      	mov	r2, r5
 8008a64:	4649      	mov	r1, r9
 8008a66:	4620      	mov	r0, r4
 8008a68:	f7ff ffa8 	bl	80089bc <L_shift>
 8008a6c:	4544      	cmp	r4, r8
 8008a6e:	d952      	bls.n	8008b16 <__hexnan+0x10e>
 8008a70:	2300      	movs	r3, #0
 8008a72:	f1a4 0904 	sub.w	r9, r4, #4
 8008a76:	f844 3c04 	str.w	r3, [r4, #-4]
 8008a7a:	f8cd b008 	str.w	fp, [sp, #8]
 8008a7e:	464c      	mov	r4, r9
 8008a80:	461d      	mov	r5, r3
 8008a82:	9903      	ldr	r1, [sp, #12]
 8008a84:	e7d7      	b.n	8008a36 <__hexnan+0x2e>
 8008a86:	2a29      	cmp	r2, #41	@ 0x29
 8008a88:	d157      	bne.n	8008b3a <__hexnan+0x132>
 8008a8a:	3102      	adds	r1, #2
 8008a8c:	f8ca 1000 	str.w	r1, [sl]
 8008a90:	f1bb 0f00 	cmp.w	fp, #0
 8008a94:	d051      	beq.n	8008b3a <__hexnan+0x132>
 8008a96:	454c      	cmp	r4, r9
 8008a98:	d206      	bcs.n	8008aa8 <__hexnan+0xa0>
 8008a9a:	2d07      	cmp	r5, #7
 8008a9c:	dc04      	bgt.n	8008aa8 <__hexnan+0xa0>
 8008a9e:	462a      	mov	r2, r5
 8008aa0:	4649      	mov	r1, r9
 8008aa2:	4620      	mov	r0, r4
 8008aa4:	f7ff ff8a 	bl	80089bc <L_shift>
 8008aa8:	4544      	cmp	r4, r8
 8008aaa:	d936      	bls.n	8008b1a <__hexnan+0x112>
 8008aac:	f1a8 0204 	sub.w	r2, r8, #4
 8008ab0:	4623      	mov	r3, r4
 8008ab2:	f853 1b04 	ldr.w	r1, [r3], #4
 8008ab6:	f842 1f04 	str.w	r1, [r2, #4]!
 8008aba:	429f      	cmp	r7, r3
 8008abc:	d2f9      	bcs.n	8008ab2 <__hexnan+0xaa>
 8008abe:	1b3b      	subs	r3, r7, r4
 8008ac0:	f023 0303 	bic.w	r3, r3, #3
 8008ac4:	3304      	adds	r3, #4
 8008ac6:	3401      	adds	r4, #1
 8008ac8:	3e03      	subs	r6, #3
 8008aca:	42b4      	cmp	r4, r6
 8008acc:	bf88      	it	hi
 8008ace:	2304      	movhi	r3, #4
 8008ad0:	4443      	add	r3, r8
 8008ad2:	2200      	movs	r2, #0
 8008ad4:	f843 2b04 	str.w	r2, [r3], #4
 8008ad8:	429f      	cmp	r7, r3
 8008ada:	d2fb      	bcs.n	8008ad4 <__hexnan+0xcc>
 8008adc:	683b      	ldr	r3, [r7, #0]
 8008ade:	b91b      	cbnz	r3, 8008ae8 <__hexnan+0xe0>
 8008ae0:	4547      	cmp	r7, r8
 8008ae2:	d128      	bne.n	8008b36 <__hexnan+0x12e>
 8008ae4:	2301      	movs	r3, #1
 8008ae6:	603b      	str	r3, [r7, #0]
 8008ae8:	2005      	movs	r0, #5
 8008aea:	b007      	add	sp, #28
 8008aec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008af0:	3501      	adds	r5, #1
 8008af2:	2d08      	cmp	r5, #8
 8008af4:	f10b 0b01 	add.w	fp, fp, #1
 8008af8:	dd06      	ble.n	8008b08 <__hexnan+0x100>
 8008afa:	4544      	cmp	r4, r8
 8008afc:	d9c1      	bls.n	8008a82 <__hexnan+0x7a>
 8008afe:	2300      	movs	r3, #0
 8008b00:	f844 3c04 	str.w	r3, [r4, #-4]
 8008b04:	2501      	movs	r5, #1
 8008b06:	3c04      	subs	r4, #4
 8008b08:	6822      	ldr	r2, [r4, #0]
 8008b0a:	f000 000f 	and.w	r0, r0, #15
 8008b0e:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8008b12:	6020      	str	r0, [r4, #0]
 8008b14:	e7b5      	b.n	8008a82 <__hexnan+0x7a>
 8008b16:	2508      	movs	r5, #8
 8008b18:	e7b3      	b.n	8008a82 <__hexnan+0x7a>
 8008b1a:	9b01      	ldr	r3, [sp, #4]
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d0dd      	beq.n	8008adc <__hexnan+0xd4>
 8008b20:	f1c3 0320 	rsb	r3, r3, #32
 8008b24:	f04f 32ff 	mov.w	r2, #4294967295
 8008b28:	40da      	lsrs	r2, r3
 8008b2a:	f856 3c04 	ldr.w	r3, [r6, #-4]
 8008b2e:	4013      	ands	r3, r2
 8008b30:	f846 3c04 	str.w	r3, [r6, #-4]
 8008b34:	e7d2      	b.n	8008adc <__hexnan+0xd4>
 8008b36:	3f04      	subs	r7, #4
 8008b38:	e7d0      	b.n	8008adc <__hexnan+0xd4>
 8008b3a:	2004      	movs	r0, #4
 8008b3c:	e7d5      	b.n	8008aea <__hexnan+0xe2>

08008b3e <__ascii_mbtowc>:
 8008b3e:	b082      	sub	sp, #8
 8008b40:	b901      	cbnz	r1, 8008b44 <__ascii_mbtowc+0x6>
 8008b42:	a901      	add	r1, sp, #4
 8008b44:	b142      	cbz	r2, 8008b58 <__ascii_mbtowc+0x1a>
 8008b46:	b14b      	cbz	r3, 8008b5c <__ascii_mbtowc+0x1e>
 8008b48:	7813      	ldrb	r3, [r2, #0]
 8008b4a:	600b      	str	r3, [r1, #0]
 8008b4c:	7812      	ldrb	r2, [r2, #0]
 8008b4e:	1e10      	subs	r0, r2, #0
 8008b50:	bf18      	it	ne
 8008b52:	2001      	movne	r0, #1
 8008b54:	b002      	add	sp, #8
 8008b56:	4770      	bx	lr
 8008b58:	4610      	mov	r0, r2
 8008b5a:	e7fb      	b.n	8008b54 <__ascii_mbtowc+0x16>
 8008b5c:	f06f 0001 	mvn.w	r0, #1
 8008b60:	e7f8      	b.n	8008b54 <__ascii_mbtowc+0x16>

08008b62 <_realloc_r>:
 8008b62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008b66:	4607      	mov	r7, r0
 8008b68:	4614      	mov	r4, r2
 8008b6a:	460d      	mov	r5, r1
 8008b6c:	b921      	cbnz	r1, 8008b78 <_realloc_r+0x16>
 8008b6e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008b72:	4611      	mov	r1, r2
 8008b74:	f7fb bce4 	b.w	8004540 <_malloc_r>
 8008b78:	b92a      	cbnz	r2, 8008b86 <_realloc_r+0x24>
 8008b7a:	f7fd fced 	bl	8006558 <_free_r>
 8008b7e:	4625      	mov	r5, r4
 8008b80:	4628      	mov	r0, r5
 8008b82:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b86:	f000 f840 	bl	8008c0a <_malloc_usable_size_r>
 8008b8a:	4284      	cmp	r4, r0
 8008b8c:	4606      	mov	r6, r0
 8008b8e:	d802      	bhi.n	8008b96 <_realloc_r+0x34>
 8008b90:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008b94:	d8f4      	bhi.n	8008b80 <_realloc_r+0x1e>
 8008b96:	4621      	mov	r1, r4
 8008b98:	4638      	mov	r0, r7
 8008b9a:	f7fb fcd1 	bl	8004540 <_malloc_r>
 8008b9e:	4680      	mov	r8, r0
 8008ba0:	b908      	cbnz	r0, 8008ba6 <_realloc_r+0x44>
 8008ba2:	4645      	mov	r5, r8
 8008ba4:	e7ec      	b.n	8008b80 <_realloc_r+0x1e>
 8008ba6:	42b4      	cmp	r4, r6
 8008ba8:	4622      	mov	r2, r4
 8008baa:	4629      	mov	r1, r5
 8008bac:	bf28      	it	cs
 8008bae:	4632      	movcs	r2, r6
 8008bb0:	f7ff fc42 	bl	8008438 <memcpy>
 8008bb4:	4629      	mov	r1, r5
 8008bb6:	4638      	mov	r0, r7
 8008bb8:	f7fd fcce 	bl	8006558 <_free_r>
 8008bbc:	e7f1      	b.n	8008ba2 <_realloc_r+0x40>

08008bbe <__ascii_wctomb>:
 8008bbe:	4603      	mov	r3, r0
 8008bc0:	4608      	mov	r0, r1
 8008bc2:	b141      	cbz	r1, 8008bd6 <__ascii_wctomb+0x18>
 8008bc4:	2aff      	cmp	r2, #255	@ 0xff
 8008bc6:	d904      	bls.n	8008bd2 <__ascii_wctomb+0x14>
 8008bc8:	228a      	movs	r2, #138	@ 0x8a
 8008bca:	601a      	str	r2, [r3, #0]
 8008bcc:	f04f 30ff 	mov.w	r0, #4294967295
 8008bd0:	4770      	bx	lr
 8008bd2:	700a      	strb	r2, [r1, #0]
 8008bd4:	2001      	movs	r0, #1
 8008bd6:	4770      	bx	lr

08008bd8 <fiprintf>:
 8008bd8:	b40e      	push	{r1, r2, r3}
 8008bda:	b503      	push	{r0, r1, lr}
 8008bdc:	4601      	mov	r1, r0
 8008bde:	ab03      	add	r3, sp, #12
 8008be0:	4805      	ldr	r0, [pc, #20]	@ (8008bf8 <fiprintf+0x20>)
 8008be2:	f853 2b04 	ldr.w	r2, [r3], #4
 8008be6:	6800      	ldr	r0, [r0, #0]
 8008be8:	9301      	str	r3, [sp, #4]
 8008bea:	f7ff f9b1 	bl	8007f50 <_vfiprintf_r>
 8008bee:	b002      	add	sp, #8
 8008bf0:	f85d eb04 	ldr.w	lr, [sp], #4
 8008bf4:	b003      	add	sp, #12
 8008bf6:	4770      	bx	lr
 8008bf8:	2000001c 	.word	0x2000001c

08008bfc <abort>:
 8008bfc:	b508      	push	{r3, lr}
 8008bfe:	2006      	movs	r0, #6
 8008c00:	f000 f834 	bl	8008c6c <raise>
 8008c04:	2001      	movs	r0, #1
 8008c06:	f7f9 f857 	bl	8001cb8 <_exit>

08008c0a <_malloc_usable_size_r>:
 8008c0a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008c0e:	1f18      	subs	r0, r3, #4
 8008c10:	2b00      	cmp	r3, #0
 8008c12:	bfbc      	itt	lt
 8008c14:	580b      	ldrlt	r3, [r1, r0]
 8008c16:	18c0      	addlt	r0, r0, r3
 8008c18:	4770      	bx	lr

08008c1a <_raise_r>:
 8008c1a:	291f      	cmp	r1, #31
 8008c1c:	b538      	push	{r3, r4, r5, lr}
 8008c1e:	4605      	mov	r5, r0
 8008c20:	460c      	mov	r4, r1
 8008c22:	d904      	bls.n	8008c2e <_raise_r+0x14>
 8008c24:	2316      	movs	r3, #22
 8008c26:	6003      	str	r3, [r0, #0]
 8008c28:	f04f 30ff 	mov.w	r0, #4294967295
 8008c2c:	bd38      	pop	{r3, r4, r5, pc}
 8008c2e:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8008c30:	b112      	cbz	r2, 8008c38 <_raise_r+0x1e>
 8008c32:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008c36:	b94b      	cbnz	r3, 8008c4c <_raise_r+0x32>
 8008c38:	4628      	mov	r0, r5
 8008c3a:	f000 f831 	bl	8008ca0 <_getpid_r>
 8008c3e:	4622      	mov	r2, r4
 8008c40:	4601      	mov	r1, r0
 8008c42:	4628      	mov	r0, r5
 8008c44:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008c48:	f000 b818 	b.w	8008c7c <_kill_r>
 8008c4c:	2b01      	cmp	r3, #1
 8008c4e:	d00a      	beq.n	8008c66 <_raise_r+0x4c>
 8008c50:	1c59      	adds	r1, r3, #1
 8008c52:	d103      	bne.n	8008c5c <_raise_r+0x42>
 8008c54:	2316      	movs	r3, #22
 8008c56:	6003      	str	r3, [r0, #0]
 8008c58:	2001      	movs	r0, #1
 8008c5a:	e7e7      	b.n	8008c2c <_raise_r+0x12>
 8008c5c:	2100      	movs	r1, #0
 8008c5e:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8008c62:	4620      	mov	r0, r4
 8008c64:	4798      	blx	r3
 8008c66:	2000      	movs	r0, #0
 8008c68:	e7e0      	b.n	8008c2c <_raise_r+0x12>
	...

08008c6c <raise>:
 8008c6c:	4b02      	ldr	r3, [pc, #8]	@ (8008c78 <raise+0xc>)
 8008c6e:	4601      	mov	r1, r0
 8008c70:	6818      	ldr	r0, [r3, #0]
 8008c72:	f7ff bfd2 	b.w	8008c1a <_raise_r>
 8008c76:	bf00      	nop
 8008c78:	2000001c 	.word	0x2000001c

08008c7c <_kill_r>:
 8008c7c:	b538      	push	{r3, r4, r5, lr}
 8008c7e:	4d07      	ldr	r5, [pc, #28]	@ (8008c9c <_kill_r+0x20>)
 8008c80:	2300      	movs	r3, #0
 8008c82:	4604      	mov	r4, r0
 8008c84:	4608      	mov	r0, r1
 8008c86:	4611      	mov	r1, r2
 8008c88:	602b      	str	r3, [r5, #0]
 8008c8a:	f7f9 f805 	bl	8001c98 <_kill>
 8008c8e:	1c43      	adds	r3, r0, #1
 8008c90:	d102      	bne.n	8008c98 <_kill_r+0x1c>
 8008c92:	682b      	ldr	r3, [r5, #0]
 8008c94:	b103      	cbz	r3, 8008c98 <_kill_r+0x1c>
 8008c96:	6023      	str	r3, [r4, #0]
 8008c98:	bd38      	pop	{r3, r4, r5, pc}
 8008c9a:	bf00      	nop
 8008c9c:	200014b4 	.word	0x200014b4

08008ca0 <_getpid_r>:
 8008ca0:	f7f8 bff2 	b.w	8001c88 <_getpid>

08008ca4 <_init>:
 8008ca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008ca6:	bf00      	nop
 8008ca8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008caa:	bc08      	pop	{r3}
 8008cac:	469e      	mov	lr, r3
 8008cae:	4770      	bx	lr

08008cb0 <_fini>:
 8008cb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008cb2:	bf00      	nop
 8008cb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008cb6:	bc08      	pop	{r3}
 8008cb8:	469e      	mov	lr, r3
 8008cba:	4770      	bx	lr
