{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 09 17:12:58 2011 " "Info: Processing started: Wed Mar 09 17:12:58 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab08 -c lab08 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab08 -c lab08" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee367/homework/homework 4/bcd_to_7seg_decimal.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /ee367/homework/homework 4/bcd_to_7seg_decimal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd_to_7seg_decimal-bcd_to_7seg_decimal_arch " "Info: Found design unit 1: bcd_to_7seg_decimal-bcd_to_7seg_decimal_arch" {  } { { "../../Homework/Homework 4/bcd_to_7seg_decimal.vhd" "" { Text "Z:/EE367/Homework/Homework 4/bcd_to_7seg_decimal.vhd" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_7seg_decimal " "Info: Found entity 1: bcd_to_7seg_decimal" {  } { { "../../Homework/Homework 4/bcd_to_7seg_decimal.vhd" "" { Text "Z:/EE367/Homework/Homework 4/bcd_to_7seg_decimal.vhd" 18 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee367/labs/lab07/logic_analyzer_demo.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /ee367/labs/lab07/logic_analyzer_demo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 logic_analyzer_demo-logic_analyzer_demo_arch " "Info: Found design unit 1: logic_analyzer_demo-logic_analyzer_demo_arch" {  } { { "../lab07/logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 41 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 logic_analyzer_demo " "Info: Found entity 1: logic_analyzer_demo" {  } { { "../lab07/logic_analyzer_demo.vhd" "" { Text "Z:/EE367/Labs/lab07/logic_analyzer_demo.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee367/labs/lab07/dflipflop.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /ee367/labs/lab07/dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflipflop-dff_arch " "Info: Found design unit 1: dflipflop-dff_arch" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 28 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Info: Found entity 1: dflipflop" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 20 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee367/labs/lab07/clock_div.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /ee367/labs/lab07/clock_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_div-clock_div_arch " "Info: Found design unit 1: clock_div-clock_div_arch" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 67 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 clock_div " "Info: Found entity 1: clock_div" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 60 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab08.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file lab08.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab08-lab08_arch " "Info: Found design unit 1: lab08-lab08_arch" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 46 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 lab08 " "Info: Found entity 1: lab08" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 30 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab08 " "Info: Elaborating entity \"lab08\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Count3_Out lab08.vhd(64) " "Warning (10541): VHDL Signal Declaration warning at lab08.vhd(64): used implicit default value for signal \"Count3_Out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW lab08.vhd(151) " "Warning (10492): VHDL Process Statement warning at lab08.vhd(151): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 151 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW lab08.vhd(153) " "Warning (10492): VHDL Process Statement warning at lab08.vhd(153): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Count0_Out lab08.vhd(181) " "Warning (10492): VHDL Process Statement warning at lab08.vhd(181): signal \"Count0_Out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 181 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Count1_Out lab08.vhd(196) " "Warning (10492): VHDL Process Statement warning at lab08.vhd(196): signal \"Count1_Out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Count0_Out lab08.vhd(196) " "Warning (10492): VHDL Process Statement warning at lab08.vhd(196): signal \"Count0_Out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 196 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[17..16\] lab08.vhd(40) " "Warning (10873): Using initial value X (don't care) for net \"LEDR\[17..16\]\" at lab08.vhd(40)" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 40 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[7..5\] lab08.vhd(41) " "Warning (10873): Using initial value X (don't care) for net \"LEDG\[7..5\]\" at lab08.vhd(41)" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 41 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_div clock_div:U1 " "Info: Elaborating entity \"clock_div\" for hierarchy \"clock_div:U1\"" {  } { { "lab08.vhd" "U1" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 127 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop clock_div:U1\|dflipflop:D1 " "Info: Elaborating entity \"dflipflop\" for hierarchy \"clock_div:U1\|dflipflop:D1\"" {  } { { "../lab07/clock_div.vhd" "D1" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_7seg_decimal bcd_to_7seg_decimal:U2 " "Info: Elaborating entity \"bcd_to_7seg_decimal\" for hierarchy \"bcd_to_7seg_decimal:U2\"" {  } { { "lab08.vhd" "U2" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 136 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Warning: Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "clock_div:U1\|Mux0 " "Warning: Found clock multiplexer clock_div:U1\|Mux0" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "Found clock multiplexer %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Clock multiplexers are found and protected" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[0\] GND " "Warning (13410): Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[1\] GND " "Warning (13410): Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[2\] GND " "Warning (13410): Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[3\] GND " "Warning (13410): Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[4\] GND " "Warning (13410): Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[5\] GND " "Warning (13410): Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Warning (13410): Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[16\] GND " "Warning (13410): Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDR\[17\] GND " "Warning (13410): Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[5\] GND " "Warning (13410): Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[6\] GND " "Warning (13410): Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[7\] GND " "Warning (13410): Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[0\] GND " "Warning (13410): Pin \"GPIO_0\[0\]\" is stuck at GND" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[2\] GND " "Warning (13410): Pin \"GPIO_0\[2\]\" is stuck at GND" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[4\] GND " "Warning (13410): Pin \"GPIO_0\[4\]\" is stuck at GND" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[6\] GND " "Warning (13410): Pin \"GPIO_0\[6\]\" is stuck at GND" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[8\] GND " "Warning (13410): Pin \"GPIO_0\[8\]\" is stuck at GND" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[10\] GND " "Warning (13410): Pin \"GPIO_0\[10\]\" is stuck at GND" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[12\] GND " "Warning (13410): Pin \"GPIO_0\[12\]\" is stuck at GND" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[14\] GND " "Warning (13410): Pin \"GPIO_0\[14\]\" is stuck at GND" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[16\] GND " "Warning (13410): Pin \"GPIO_0\[16\]\" is stuck at GND" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[18\] GND " "Warning (13410): Pin \"GPIO_0\[18\]\" is stuck at GND" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[20\] GND " "Warning (13410): Pin \"GPIO_0\[20\]\" is stuck at GND" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[22\] GND " "Warning (13410): Pin \"GPIO_0\[22\]\" is stuck at GND" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[24\] GND " "Warning (13410): Pin \"GPIO_0\[24\]\" is stuck at GND" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[26\] GND " "Warning (13410): Pin \"GPIO_0\[26\]\" is stuck at GND" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[28\] GND " "Warning (13410): Pin \"GPIO_0\[28\]\" is stuck at GND" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[30\] GND " "Warning (13410): Pin \"GPIO_0\[30\]\" is stuck at GND" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[32\] GND " "Warning (13410): Pin \"GPIO_0\[32\]\" is stuck at GND" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[34\] GND " "Warning (13410): Pin \"GPIO_0\[34\]\" is stuck at GND" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "GPIO_0\[35\] GND " "Warning (13410): Pin \"GPIO_0\[35\]\" is stuck at GND" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Warning: Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "Warning (15610): No output dependent on input pin \"SW\[10\]\"" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "Warning (15610): No output dependent on input pin \"SW\[11\]\"" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "Warning (15610): No output dependent on input pin \"SW\[12\]\"" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "Warning (15610): No output dependent on input pin \"SW\[13\]\"" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "Warning (15610): No output dependent on input pin \"SW\[14\]\"" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "Warning (15610): No output dependent on input pin \"SW\[15\]\"" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "Warning (15610): No output dependent on input pin \"SW\[16\]\"" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "Warning (15610): No output dependent on input pin \"KEY\[1\]\"" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "Warning (15610): No output dependent on input pin \"KEY\[2\]\"" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 32 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "253 " "Info: Implemented 253 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Info: Implemented 23 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "90 " "Info: Implemented 90 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "140 " "Info: Implemented 140 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "230 " "Info: Peak virtual memory: 230 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 09 17:13:05 2011 " "Info: Processing ended: Wed Mar 09 17:13:05 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Info: Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 09 17:13:06 2011 " "Info: Processing started: Wed Mar 09 17:13:06 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab08 -c lab08 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lab08 -c lab08" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab08 EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"lab08\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/EE367/Labs/lab08/" 0 { } { { 0 { 0 ""} 0 784 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/EE367/Labs/lab08/" 0 { } { { 0 { 0 ""} 0 785 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/EE367/Labs/lab08/" 0 { } { { 0 { 0 ""} 0 786 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_div:U1\|Mux0  " "Info: Automatically promoted node clock_div:U1\|Mux0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "GPIO_0\[33\] " "Info: Destination node GPIO_0\[33\]" {  } { { "c:/altera/10.0/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/10.0/quartus/bin/pin_planner.ppl" { GPIO_0[33] } } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 42 0 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO_0[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/EE367/Labs/lab08/" 0 { } { { 0 { 0 ""} 0 157 4858 5830 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock_div:U1|Mux0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "Z:/EE367/Labs/lab08/" 0 { } { { 0 { 0 ""} 0 501 4858 5830 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Warning: Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Warning: Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Warning: Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Warning: Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Warning: Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Warning: Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27 " "Warning: Node \"CLOCK_27\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Warning: Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Warning: Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Warning: Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Warning: Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Warning: Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Warning: Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Warning: Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Warning: Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Warning: Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Warning: Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Warning: Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Warning: Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Warning: Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Warning: Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Warning: Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Warning: Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Warning: Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Warning: Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Warning: Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Warning: Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Warning: Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Warning: Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Warning: Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Warning: Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Warning: Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Warning: Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Warning: Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Warning: Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Warning: Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Warning: Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Warning: Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Warning: Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Warning: Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Warning: Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Warning: Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Warning: Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Warning: Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Warning: Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CLK " "Warning: Node \"ENET_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CMD " "Warning: Node \"ENET_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CMD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_CS_N " "Warning: Node \"ENET_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[0\] " "Warning: Node \"ENET_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[10\] " "Warning: Node \"ENET_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[11\] " "Warning: Node \"ENET_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[12\] " "Warning: Node \"ENET_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[13\] " "Warning: Node \"ENET_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[14\] " "Warning: Node \"ENET_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[15\] " "Warning: Node \"ENET_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[1\] " "Warning: Node \"ENET_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[2\] " "Warning: Node \"ENET_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[3\] " "Warning: Node \"ENET_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[4\] " "Warning: Node \"ENET_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[5\] " "Warning: Node \"ENET_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[6\] " "Warning: Node \"ENET_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[7\] " "Warning: Node \"ENET_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[8\] " "Warning: Node \"ENET_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_DATA\[9\] " "Warning: Node \"ENET_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_DATA\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_INT " "Warning: Node \"ENET_INT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_INT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RD_N " "Warning: Node \"ENET_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_RD_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_RST_N " "Warning: Node \"ENET_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET_WR_N " "Warning: Node \"ENET_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "ENET_WR_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_CLOCK " "Warning: Node \"EXT_CLOCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "EXT_CLOCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Warning: Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Warning: Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Warning: Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Warning: Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Warning: Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Warning: Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Warning: Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Warning: Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Warning: Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Warning: Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Warning: Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Warning: Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Warning: Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Warning: Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Warning: Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Warning: Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Warning: Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Warning: Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Warning: Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Warning: Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Warning: Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Warning: Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Warning: Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Warning: Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Warning: Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Warning: Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Warning: Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Warning: Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Warning: Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Warning: Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Warning: Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Warning: Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RST_N " "Warning: Node \"FL_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Warning: Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Warning: Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Warning: Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Warning: Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Warning: Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Warning: Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Warning: Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Warning: Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Warning: Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Warning: Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Warning: Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Warning: Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Warning: Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Warning: Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Warning: Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Warning: Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Warning: Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Warning: Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Warning: Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Warning: Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Warning: Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Warning: Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Warning: Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Warning: Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Warning: Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Warning: Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Warning: Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Warning: Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Warning: Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Warning: Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Warning: Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Warning: Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Warning: Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Warning: Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Warning: Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Warning: Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Warning: Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Warning: Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Warning: Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Warning: Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Warning: Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Warning: Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Warning: Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Warning: Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Warning: Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Warning: Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Warning: Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Warning: Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Warning: Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Warning: Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Warning: Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Warning: Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Warning: Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Warning: Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Warning: Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Warning: Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Warning: Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Warning: Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Warning: Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Warning: Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Warning: Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Warning: Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Warning: Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Warning: Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Warning: Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Warning: Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Warning: Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Warning: Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Warning: Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Warning: Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Warning: Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Warning: Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Warning: Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Warning: Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Warning: Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Warning: Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Warning: Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Warning: Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Warning: Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Warning: Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Warning: Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Warning: Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Warning: Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Warning: Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Warning: Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Warning: Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK0_N " "Warning: Node \"OTG_DACK0_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK0_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK1_N " "Warning: Node \"OTG_DACK1_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DACK1_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Warning: Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Warning: Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Warning: Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Warning: Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Warning: Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Warning: Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Warning: Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Warning: Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Warning: Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Warning: Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Warning: Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Warning: Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Warning: Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Warning: Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Warning: Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Warning: Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ0 " "Warning: Node \"OTG_DREQ0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ1 " "Warning: Node \"OTG_DREQ1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_DREQ1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Warning: Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT0 " "Warning: Node \"OTG_INT0\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT0" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT1 " "Warning: Node \"OTG_INT1\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_INT1" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Warning: Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RD_N " "Warning: Node \"OTG_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RD_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Warning: Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WR_N " "Warning: Node \"OTG_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "OTG_WR_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Warning: Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Warning: Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Warning: Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Warning: Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT " "Warning: Node \"SD_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT3 " "Warning: Node \"SD_DAT3\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Warning: Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Warning: Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Warning: Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Warning: Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Warning: Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Warning: Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Warning: Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Warning: Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Warning: Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Warning: Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Warning: Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Warning: Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Warning: Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Warning: Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Warning: Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Warning: Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Warning: Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Warning: Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Warning: Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Warning: Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Warning: Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Warning: Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Warning: Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Warning: Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Warning: Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Warning: Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Warning: Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Warning: Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Warning: Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Warning: Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Warning: Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Warning: Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Warning: Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Warning: Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Warning: Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Warning: Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Warning: Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Warning: Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Warning: Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCK " "Warning: Node \"TCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TCS " "Warning: Node \"TCS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TCS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDI " "Warning: Node \"TDI\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDI" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TDO " "Warning: Node \"TDO\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TDO" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Warning: Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Warning: Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Warning: Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Warning: Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Warning: Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Warning: Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Warning: Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Warning: Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Warning: Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET " "Warning: Node \"TD_RESET\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_RESET" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Warning: Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Warning: Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Warning: Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK " "Warning: Node \"VGA_BLANK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_BLANK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Warning: Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Warning: Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Warning: Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Warning: Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Warning: Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Warning: Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Warning: Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Warning: Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[8\] " "Warning: Node \"VGA_B\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[9\] " "Warning: Node \"VGA_B\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_B\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Warning: Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Warning: Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Warning: Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Warning: Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Warning: Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Warning: Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Warning: Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Warning: Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Warning: Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[8\] " "Warning: Node \"VGA_G\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[9\] " "Warning: Node \"VGA_G\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_G\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Warning: Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Warning: Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Warning: Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Warning: Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Warning: Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Warning: Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Warning: Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Warning: Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Warning: Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[8\] " "Warning: Node \"VGA_R\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[8\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[9\] " "Warning: Node \"VGA_R\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_R\[9\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC " "Warning: Node \"VGA_SYNC\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_SYNC" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Warning: Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 -1}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.474 ns register register " "Info: Estimated most critical path is register to register delay of 2.474 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter_Out\[0\] 1 REG LAB_X62_Y6 14 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X62_Y6; Fanout = 14; REG Node = 'Counter_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.376 ns) + CELL(0.436 ns) 0.812 ns Equal0~0 2 COMB LAB_X63_Y6 9 " "Info: 2: + IC(0.376 ns) + CELL(0.436 ns) = 0.812 ns; Loc. = LAB_X63_Y6; Fanout = 9; COMB Node = 'Equal0~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.812 ns" { Counter_Out[0] Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/10.0/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.437 ns) 1.376 ns Count2~0 3 COMB LAB_X63_Y6 3 " "Info: 3: + IC(0.127 ns) + CELL(0.437 ns) = 1.376 ns; Loc. = LAB_X63_Y6; Fanout = 3; COMB Node = 'Count2~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.564 ns" { Equal0~0 Count2~0 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.438 ns) + CELL(0.660 ns) 2.474 ns Count2_Out\[1\] 4 REG LAB_X64_Y6 10 " "Info: 4: + IC(0.438 ns) + CELL(0.660 ns) = 2.474 ns; Loc. = LAB_X64_Y6; Fanout = 10; REG Node = 'Count2_Out\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.098 ns" { Count2~0 Count2_Out[1] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 194 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.533 ns ( 61.96 % ) " "Info: Total cell delay = 1.533 ns ( 61.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.941 ns ( 38.04 % ) " "Info: Total interconnect delay = 0.941 ns ( 38.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { Counter_Out[0] Equal0~0 Count2~0 Count2_Out[1] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X55_Y0 X65_Y11 " "Info: Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "90 " "Warning: Found 90 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Info: Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Info: Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Info: Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Info: Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Info: Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Info: Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Info: Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Info: Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Info: Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Info: Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Info: Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Info: Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Info: Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Info: Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Info: Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Info: Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Info: Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Info: Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Info: Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Info: Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Info: Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Info: Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Info: Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Info: Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Info: Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Info: Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Info: Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Info: Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[0\] 0 " "Info: Pin \"LEDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[1\] 0 " "Info: Pin \"LEDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[2\] 0 " "Info: Pin \"LEDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[3\] 0 " "Info: Pin \"LEDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[4\] 0 " "Info: Pin \"LEDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[5\] 0 " "Info: Pin \"LEDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[6\] 0 " "Info: Pin \"LEDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[7\] 0 " "Info: Pin \"LEDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[8\] 0 " "Info: Pin \"LEDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[9\] 0 " "Info: Pin \"LEDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[10\] 0 " "Info: Pin \"LEDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[11\] 0 " "Info: Pin \"LEDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[12\] 0 " "Info: Pin \"LEDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[13\] 0 " "Info: Pin \"LEDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[14\] 0 " "Info: Pin \"LEDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[15\] 0 " "Info: Pin \"LEDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[16\] 0 " "Info: Pin \"LEDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDR\[17\] 0 " "Info: Pin \"LEDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Info: Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Info: Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Info: Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Info: Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Info: Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Info: Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Info: Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Info: Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[0\] 0 " "Info: Pin \"GPIO_0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[1\] 0 " "Info: Pin \"GPIO_0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[2\] 0 " "Info: Pin \"GPIO_0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[3\] 0 " "Info: Pin \"GPIO_0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[4\] 0 " "Info: Pin \"GPIO_0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[5\] 0 " "Info: Pin \"GPIO_0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[6\] 0 " "Info: Pin \"GPIO_0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[7\] 0 " "Info: Pin \"GPIO_0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[8\] 0 " "Info: Pin \"GPIO_0\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[9\] 0 " "Info: Pin \"GPIO_0\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[10\] 0 " "Info: Pin \"GPIO_0\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[11\] 0 " "Info: Pin \"GPIO_0\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[12\] 0 " "Info: Pin \"GPIO_0\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[13\] 0 " "Info: Pin \"GPIO_0\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[14\] 0 " "Info: Pin \"GPIO_0\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[15\] 0 " "Info: Pin \"GPIO_0\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[16\] 0 " "Info: Pin \"GPIO_0\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[17\] 0 " "Info: Pin \"GPIO_0\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[18\] 0 " "Info: Pin \"GPIO_0\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[19\] 0 " "Info: Pin \"GPIO_0\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[20\] 0 " "Info: Pin \"GPIO_0\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[21\] 0 " "Info: Pin \"GPIO_0\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[22\] 0 " "Info: Pin \"GPIO_0\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[23\] 0 " "Info: Pin \"GPIO_0\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[24\] 0 " "Info: Pin \"GPIO_0\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[25\] 0 " "Info: Pin \"GPIO_0\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[26\] 0 " "Info: Pin \"GPIO_0\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[27\] 0 " "Info: Pin \"GPIO_0\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[28\] 0 " "Info: Pin \"GPIO_0\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[29\] 0 " "Info: Pin \"GPIO_0\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[30\] 0 " "Info: Pin \"GPIO_0\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[31\] 0 " "Info: Pin \"GPIO_0\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[32\] 0 " "Info: Pin \"GPIO_0\[32\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[33\] 0 " "Info: Pin \"GPIO_0\[33\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[34\] 0 " "Info: Pin \"GPIO_0\[34\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GPIO_0\[35\] 0 " "Info: Pin \"GPIO_0\[35\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "Z:/EE367/Labs/lab08/lab08.fit.smsg " "Info: Generated suppressed messages file Z:/EE367/Labs/lab08/lab08.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 317 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 317 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "302 " "Info: Peak virtual memory: 302 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 09 17:13:15 2011 " "Info: Processing ended: Wed Mar 09 17:13:15 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Info: Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Info: Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 09 17:13:19 2011 " "Info: Processing started: Wed Mar 09 17:13:19 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab08 -c lab08 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off lab08 -c lab08" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "253 " "Info: Peak virtual memory: 253 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 09 17:13:23 2011 " "Info: Processing ended: Wed Mar 09 17:13:23 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 09 17:13:25 2011 " "Info: Processing started: Wed Mar 09 17:13:25 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab08 -c lab08 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab08 -c lab08 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[2\] " "Info: Assuming node \"SW\[2\]\" is an undefined clock" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[0\] " "Info: Assuming node \"SW\[0\]\" is an undefined clock" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[1\] " "Info: Assuming node \"SW\[1\]\" is an undefined clock" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK_50 " "Info: Assuming node \"CLOCK_50\" is an undefined clock" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 33 0 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[3\] " "Info: Assuming node \"SW\[3\]\" is an undefined clock" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[4\] " "Info: Assuming node \"SW\[4\]\" is an undefined clock" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "54 " "Warning: Found 54 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D8\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D8\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D8\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D9\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D9\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D9\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D13\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D13\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D13\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D12\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D12\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D12\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D5\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D5\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D5\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D4\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D4\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D4\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D1\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D1\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D1\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D24\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D24\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D24\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D25\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D25\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D25\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D29\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D29\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D29\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D28\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D28\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D28\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D16\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D16\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D16\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D17\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D17\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D17\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D20\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D20\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D20\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D21\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D21\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D21\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~4 " "Info: Detected gated clock \"clock_div:U1\|Mux0~4\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D10\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D10\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D10\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D11\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D11\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D11\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D14\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D14\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D14\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~6 " "Info: Detected gated clock \"clock_div:U1\|Mux0~6\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D15\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D15\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D15\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D6\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D6\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D6\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~2 " "Info: Detected gated clock \"clock_div:U1\|Mux0~2\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D7\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D7\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D7\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D3\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D3\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D3\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D2\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D2\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D2\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~0 " "Info: Detected gated clock \"clock_div:U1\|Mux0~0\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D27\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D27\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D27\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~12 " "Info: Detected gated clock \"clock_div:U1\|Mux0~12\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D26\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D26\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D26\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D31\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D31\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D31\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D30\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D30\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D30\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~14 " "Info: Detected gated clock \"clock_div:U1\|Mux0~14\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~14" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D19\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D19\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D19\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D18\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D18\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D18\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~8 " "Info: Detected gated clock \"clock_div:U1\|Mux0~8\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D22\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D22\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D22\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~10 " "Info: Detected gated clock \"clock_div:U1\|Mux0~10\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~10" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_div:U1\|dflipflop:D23\|Q " "Info: Detected ripple clock \"clock_div:U1\|dflipflop:D23\|Q\" as buffer" {  } { { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|dflipflop:D23\|Q" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~5 " "Info: Detected gated clock \"clock_div:U1\|Mux0~5\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~7 " "Info: Detected gated clock \"clock_div:U1\|Mux0~7\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~3 " "Info: Detected gated clock \"clock_div:U1\|Mux0~3\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~1 " "Info: Detected gated clock \"clock_div:U1\|Mux0~1\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~13 " "Info: Detected gated clock \"clock_div:U1\|Mux0~13\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~15 " "Info: Detected gated clock \"clock_div:U1\|Mux0~15\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~9 " "Info: Detected gated clock \"clock_div:U1\|Mux0~9\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~11 " "Info: Detected gated clock \"clock_div:U1\|Mux0~11\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~11" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~17 " "Info: Detected gated clock \"clock_div:U1\|Mux0~17\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~16 " "Info: Detected gated clock \"clock_div:U1\|Mux0~16\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~20 " "Info: Detected gated clock \"clock_div:U1\|Mux0~20\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~19 " "Info: Detected gated clock \"clock_div:U1\|Mux0~19\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~18 " "Info: Detected gated clock \"clock_div:U1\|Mux0~18\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~18" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0~21 " "Info: Detected gated clock \"clock_div:U1\|Mux0~21\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0~21" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clock_div:U1\|Mux0 " "Info: Detected gated clock \"clock_div:U1\|Mux0\" as buffer" {  } { { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } } { "c:/altera/10.0/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/10.0/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_div:U1\|Mux0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[2\] register Counter_Out\[1\] register Counter_Out\[15\] 320.62 MHz 3.119 ns Internal " "Info: Clock \"SW\[2\]\" has Internal fmax of 320.62 MHz between source register \"Counter_Out\[1\]\" and destination register \"Counter_Out\[15\]\" (period= 3.119 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.425 ns + Longest register register " "Info: + Longest register to register delay is 2.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter_Out\[1\] 1 REG LCFF_X62_Y6_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y6_N3; Fanout = 4; REG Node = 'Counter_Out\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter_Out[1] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.506 ns) + CELL(0.414 ns) 0.920 ns Counter_Out\[1\]~19 2 COMB LCCOMB_X62_Y6_N2 2 " "Info: 2: + IC(0.506 ns) + CELL(0.414 ns) = 0.920 ns; Loc. = LCCOMB_X62_Y6_N2; Fanout = 2; COMB Node = 'Counter_Out\[1\]~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { Counter_Out[1] Counter_Out[1]~19 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.991 ns Counter_Out\[2\]~21 3 COMB LCCOMB_X62_Y6_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.991 ns; Loc. = LCCOMB_X62_Y6_N4; Fanout = 2; COMB Node = 'Counter_Out\[2\]~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[1]~19 Counter_Out[2]~21 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.062 ns Counter_Out\[3\]~23 4 COMB LCCOMB_X62_Y6_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.062 ns; Loc. = LCCOMB_X62_Y6_N6; Fanout = 2; COMB Node = 'Counter_Out\[3\]~23'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[2]~21 Counter_Out[3]~23 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.133 ns Counter_Out\[4\]~25 5 COMB LCCOMB_X62_Y6_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.133 ns; Loc. = LCCOMB_X62_Y6_N8; Fanout = 2; COMB Node = 'Counter_Out\[4\]~25'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[3]~23 Counter_Out[4]~25 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.204 ns Counter_Out\[5\]~27 6 COMB LCCOMB_X62_Y6_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.204 ns; Loc. = LCCOMB_X62_Y6_N10; Fanout = 2; COMB Node = 'Counter_Out\[5\]~27'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[4]~25 Counter_Out[5]~27 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.275 ns Counter_Out\[6\]~29 7 COMB LCCOMB_X62_Y6_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.275 ns; Loc. = LCCOMB_X62_Y6_N12; Fanout = 2; COMB Node = 'Counter_Out\[6\]~29'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[5]~27 Counter_Out[6]~29 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.434 ns Counter_Out\[7\]~31 8 COMB LCCOMB_X62_Y6_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 1.434 ns; Loc. = LCCOMB_X62_Y6_N14; Fanout = 2; COMB Node = 'Counter_Out\[7\]~31'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Counter_Out[6]~29 Counter_Out[7]~31 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.505 ns Counter_Out\[8\]~33 9 COMB LCCOMB_X62_Y6_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.505 ns; Loc. = LCCOMB_X62_Y6_N16; Fanout = 2; COMB Node = 'Counter_Out\[8\]~33'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[7]~31 Counter_Out[8]~33 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.576 ns Counter_Out\[9\]~35 10 COMB LCCOMB_X62_Y6_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.576 ns; Loc. = LCCOMB_X62_Y6_N18; Fanout = 2; COMB Node = 'Counter_Out\[9\]~35'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[8]~33 Counter_Out[9]~35 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.647 ns Counter_Out\[10\]~37 11 COMB LCCOMB_X62_Y6_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.647 ns; Loc. = LCCOMB_X62_Y6_N20; Fanout = 2; COMB Node = 'Counter_Out\[10\]~37'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[9]~35 Counter_Out[10]~37 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.718 ns Counter_Out\[11\]~39 12 COMB LCCOMB_X62_Y6_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.718 ns; Loc. = LCCOMB_X62_Y6_N22; Fanout = 2; COMB Node = 'Counter_Out\[11\]~39'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[10]~37 Counter_Out[11]~39 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.789 ns Counter_Out\[12\]~41 13 COMB LCCOMB_X62_Y6_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.789 ns; Loc. = LCCOMB_X62_Y6_N24; Fanout = 2; COMB Node = 'Counter_Out\[12\]~41'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[11]~39 Counter_Out[12]~41 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.860 ns Counter_Out\[13\]~43 14 COMB LCCOMB_X62_Y6_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.860 ns; Loc. = LCCOMB_X62_Y6_N26; Fanout = 2; COMB Node = 'Counter_Out\[13\]~43'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[12]~41 Counter_Out[13]~43 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.931 ns Counter_Out\[14\]~45 15 COMB LCCOMB_X62_Y6_N28 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.931 ns; Loc. = LCCOMB_X62_Y6_N28; Fanout = 1; COMB Node = 'Counter_Out\[14\]~45'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[13]~43 Counter_Out[14]~45 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.341 ns Counter_Out\[15\]~46 16 COMB LCCOMB_X62_Y6_N30 1 " "Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 2.341 ns; Loc. = LCCOMB_X62_Y6_N30; Fanout = 1; COMB Node = 'Counter_Out\[15\]~46'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Counter_Out[14]~45 Counter_Out[15]~46 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.425 ns Counter_Out\[15\] 17 REG LCFF_X62_Y6_N31 3 " "Info: 17: + IC(0.000 ns) + CELL(0.084 ns) = 2.425 ns; Loc. = LCFF_X62_Y6_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.919 ns ( 79.13 % ) " "Info: Total cell delay = 1.919 ns ( 79.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.506 ns ( 20.87 % ) " "Info: Total interconnect delay = 0.506 ns ( 20.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.425 ns" { Counter_Out[1] Counter_Out[1]~19 Counter_Out[2]~21 Counter_Out[3]~23 Counter_Out[4]~25 Counter_Out[5]~27 Counter_Out[6]~29 Counter_Out[7]~31 Counter_Out[8]~33 Counter_Out[9]~35 Counter_Out[10]~37 Counter_Out[11]~39 Counter_Out[12]~41 Counter_Out[13]~43 Counter_Out[14]~45 Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.425 ns" { Counter_Out[1] {} Counter_Out[1]~19 {} Counter_Out[2]~21 {} Counter_Out[3]~23 {} Counter_Out[4]~25 {} Counter_Out[5]~27 {} Counter_Out[6]~29 {} Counter_Out[7]~31 {} Counter_Out[8]~33 {} Counter_Out[9]~35 {} Counter_Out[10]~37 {} Counter_Out[11]~39 {} Counter_Out[12]~41 {} Counter_Out[13]~43 {} Counter_Out[14]~45 {} Counter_Out[15]~46 {} Counter_Out[15] {} } { 0.000ns 0.506ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.480 ns - Smallest " "Info: - Smallest clock skew is -0.480 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[2\] destination 6.454 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[2\]\" to destination register is 6.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[2\] 1 CLK PIN_P25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 5; CLK Node = 'SW\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.150 ns) 2.246 ns clock_div:U1\|Mux0~20 2 COMB LCCOMB_X46_Y15_N6 1 " "Info: 2: + IC(1.097 ns) + CELL(0.150 ns) = 2.246 ns; Loc. = LCCOMB_X46_Y15_N6; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~20'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.247 ns" { SW[2] clock_div:U1|Mux0~20 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 2.645 ns clock_div:U1\|Mux0~21 3 COMB LCCOMB_X46_Y15_N22 1 " "Info: 3: + IC(0.249 ns) + CELL(0.150 ns) = 2.645 ns; Loc. = LCCOMB_X46_Y15_N22; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 3.316 ns clock_div:U1\|Mux0 4 COMB LCCOMB_X46_Y15_N2 2 " "Info: 4: + IC(0.251 ns) + CELL(0.420 ns) = 3.316 ns; Loc. = LCCOMB_X46_Y15_N2; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { clock_div:U1|Mux0~21 clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.583 ns) + CELL(0.000 ns) 4.899 ns clock_div:U1\|Mux0~clkctrl 5 COMB CLKCTRL_G5 27 " "Info: 5: + IC(1.583 ns) + CELL(0.000 ns) = 4.899 ns; Loc. = CLKCTRL_G5; Fanout = 27; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 6.454 ns Counter_Out\[15\] 6 REG LCFF_X62_Y6_N31 3 " "Info: 6: + IC(1.018 ns) + CELL(0.537 ns) = 6.454 ns; Loc. = LCFF_X62_Y6_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.256 ns ( 34.96 % ) " "Info: Total cell delay = 2.256 ns ( 34.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.198 ns ( 65.04 % ) " "Info: Total interconnect delay = 4.198 ns ( 65.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.454 ns" { SW[2] clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.454 ns" { SW[2] {} SW[2]~combout {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.097ns 0.249ns 0.251ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.150ns 0.150ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[2\] source 6.934 ns - Longest register " "Info: - Longest clock path from clock \"SW\[2\]\" to source register is 6.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[2\] 1 CLK PIN_P25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 5; CLK Node = 'SW\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.325 ns) + CELL(0.150 ns) 2.474 ns clock_div:U1\|Mux0~16 2 COMB LCCOMB_X42_Y15_N14 1 " "Info: 2: + IC(1.325 ns) + CELL(0.150 ns) = 2.474 ns; Loc. = LCCOMB_X42_Y15_N14; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~16'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { SW[2] clock_div:U1|Mux0~16 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.271 ns) 3.001 ns clock_div:U1\|Mux0~18 3 COMB LCCOMB_X42_Y15_N0 1 " "Info: 3: + IC(0.256 ns) + CELL(0.271 ns) = 3.001 ns; Loc. = LCCOMB_X42_Y15_N0; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.150 ns) 3.796 ns clock_div:U1\|Mux0 4 COMB LCCOMB_X46_Y15_N2 2 " "Info: 4: + IC(0.645 ns) + CELL(0.150 ns) = 3.796 ns; Loc. = LCCOMB_X46_Y15_N2; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.795 ns" { clock_div:U1|Mux0~18 clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.583 ns) + CELL(0.000 ns) 5.379 ns clock_div:U1\|Mux0~clkctrl 5 COMB CLKCTRL_G5 27 " "Info: 5: + IC(1.583 ns) + CELL(0.000 ns) = 5.379 ns; Loc. = CLKCTRL_G5; Fanout = 27; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 6.934 ns Counter_Out\[1\] 6 REG LCFF_X62_Y6_N3 4 " "Info: 6: + IC(1.018 ns) + CELL(0.537 ns) = 6.934 ns; Loc. = LCFF_X62_Y6_N3; Fanout = 4; REG Node = 'Counter_Out\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.107 ns ( 30.39 % ) " "Info: Total cell delay = 2.107 ns ( 30.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.827 ns ( 69.61 % ) " "Info: Total interconnect delay = 4.827 ns ( 69.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.934 ns" { SW[2] clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.934 ns" { SW[2] {} SW[2]~combout {} clock_div:U1|Mux0~16 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[1] {} } { 0.000ns 0.000ns 1.325ns 0.256ns 0.645ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.150ns 0.271ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.454 ns" { SW[2] clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.454 ns" { SW[2] {} SW[2]~combout {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.097ns 0.249ns 0.251ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.150ns 0.150ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.934 ns" { SW[2] clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.934 ns" { SW[2] {} SW[2]~combout {} clock_div:U1|Mux0~16 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[1] {} } { 0.000ns 0.000ns 1.325ns 0.256ns 0.645ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.150ns 0.271ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.425 ns" { Counter_Out[1] Counter_Out[1]~19 Counter_Out[2]~21 Counter_Out[3]~23 Counter_Out[4]~25 Counter_Out[5]~27 Counter_Out[6]~29 Counter_Out[7]~31 Counter_Out[8]~33 Counter_Out[9]~35 Counter_Out[10]~37 Counter_Out[11]~39 Counter_Out[12]~41 Counter_Out[13]~43 Counter_Out[14]~45 Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.425 ns" { Counter_Out[1] {} Counter_Out[1]~19 {} Counter_Out[2]~21 {} Counter_Out[3]~23 {} Counter_Out[4]~25 {} Counter_Out[5]~27 {} Counter_Out[6]~29 {} Counter_Out[7]~31 {} Counter_Out[8]~33 {} Counter_Out[9]~35 {} Counter_Out[10]~37 {} Counter_Out[11]~39 {} Counter_Out[12]~41 {} Counter_Out[13]~43 {} Counter_Out[14]~45 {} Counter_Out[15]~46 {} Counter_Out[15] {} } { 0.000ns 0.506ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.454 ns" { SW[2] clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.454 ns" { SW[2] {} SW[2]~combout {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.097ns 0.249ns 0.251ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.150ns 0.150ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.934 ns" { SW[2] clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.934 ns" { SW[2] {} SW[2]~combout {} clock_div:U1|Mux0~16 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[1] {} } { 0.000ns 0.000ns 1.325ns 0.256ns 0.645ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.150ns 0.271ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[0\] register Counter_Out\[1\] register Counter_Out\[15\] 293.26 MHz 3.41 ns Internal " "Info: Clock \"SW\[0\]\" has Internal fmax of 293.26 MHz between source register \"Counter_Out\[1\]\" and destination register \"Counter_Out\[15\]\" (period= 3.41 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.425 ns + Longest register register " "Info: + Longest register to register delay is 2.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter_Out\[1\] 1 REG LCFF_X62_Y6_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y6_N3; Fanout = 4; REG Node = 'Counter_Out\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter_Out[1] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.506 ns) + CELL(0.414 ns) 0.920 ns Counter_Out\[1\]~19 2 COMB LCCOMB_X62_Y6_N2 2 " "Info: 2: + IC(0.506 ns) + CELL(0.414 ns) = 0.920 ns; Loc. = LCCOMB_X62_Y6_N2; Fanout = 2; COMB Node = 'Counter_Out\[1\]~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { Counter_Out[1] Counter_Out[1]~19 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.991 ns Counter_Out\[2\]~21 3 COMB LCCOMB_X62_Y6_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.991 ns; Loc. = LCCOMB_X62_Y6_N4; Fanout = 2; COMB Node = 'Counter_Out\[2\]~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[1]~19 Counter_Out[2]~21 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.062 ns Counter_Out\[3\]~23 4 COMB LCCOMB_X62_Y6_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.062 ns; Loc. = LCCOMB_X62_Y6_N6; Fanout = 2; COMB Node = 'Counter_Out\[3\]~23'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[2]~21 Counter_Out[3]~23 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.133 ns Counter_Out\[4\]~25 5 COMB LCCOMB_X62_Y6_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.133 ns; Loc. = LCCOMB_X62_Y6_N8; Fanout = 2; COMB Node = 'Counter_Out\[4\]~25'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[3]~23 Counter_Out[4]~25 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.204 ns Counter_Out\[5\]~27 6 COMB LCCOMB_X62_Y6_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.204 ns; Loc. = LCCOMB_X62_Y6_N10; Fanout = 2; COMB Node = 'Counter_Out\[5\]~27'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[4]~25 Counter_Out[5]~27 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.275 ns Counter_Out\[6\]~29 7 COMB LCCOMB_X62_Y6_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.275 ns; Loc. = LCCOMB_X62_Y6_N12; Fanout = 2; COMB Node = 'Counter_Out\[6\]~29'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[5]~27 Counter_Out[6]~29 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.434 ns Counter_Out\[7\]~31 8 COMB LCCOMB_X62_Y6_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 1.434 ns; Loc. = LCCOMB_X62_Y6_N14; Fanout = 2; COMB Node = 'Counter_Out\[7\]~31'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Counter_Out[6]~29 Counter_Out[7]~31 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.505 ns Counter_Out\[8\]~33 9 COMB LCCOMB_X62_Y6_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.505 ns; Loc. = LCCOMB_X62_Y6_N16; Fanout = 2; COMB Node = 'Counter_Out\[8\]~33'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[7]~31 Counter_Out[8]~33 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.576 ns Counter_Out\[9\]~35 10 COMB LCCOMB_X62_Y6_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.576 ns; Loc. = LCCOMB_X62_Y6_N18; Fanout = 2; COMB Node = 'Counter_Out\[9\]~35'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[8]~33 Counter_Out[9]~35 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.647 ns Counter_Out\[10\]~37 11 COMB LCCOMB_X62_Y6_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.647 ns; Loc. = LCCOMB_X62_Y6_N20; Fanout = 2; COMB Node = 'Counter_Out\[10\]~37'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[9]~35 Counter_Out[10]~37 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.718 ns Counter_Out\[11\]~39 12 COMB LCCOMB_X62_Y6_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.718 ns; Loc. = LCCOMB_X62_Y6_N22; Fanout = 2; COMB Node = 'Counter_Out\[11\]~39'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[10]~37 Counter_Out[11]~39 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.789 ns Counter_Out\[12\]~41 13 COMB LCCOMB_X62_Y6_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.789 ns; Loc. = LCCOMB_X62_Y6_N24; Fanout = 2; COMB Node = 'Counter_Out\[12\]~41'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[11]~39 Counter_Out[12]~41 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.860 ns Counter_Out\[13\]~43 14 COMB LCCOMB_X62_Y6_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.860 ns; Loc. = LCCOMB_X62_Y6_N26; Fanout = 2; COMB Node = 'Counter_Out\[13\]~43'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[12]~41 Counter_Out[13]~43 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.931 ns Counter_Out\[14\]~45 15 COMB LCCOMB_X62_Y6_N28 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.931 ns; Loc. = LCCOMB_X62_Y6_N28; Fanout = 1; COMB Node = 'Counter_Out\[14\]~45'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[13]~43 Counter_Out[14]~45 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.341 ns Counter_Out\[15\]~46 16 COMB LCCOMB_X62_Y6_N30 1 " "Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 2.341 ns; Loc. = LCCOMB_X62_Y6_N30; Fanout = 1; COMB Node = 'Counter_Out\[15\]~46'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Counter_Out[14]~45 Counter_Out[15]~46 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.425 ns Counter_Out\[15\] 17 REG LCFF_X62_Y6_N31 3 " "Info: 17: + IC(0.000 ns) + CELL(0.084 ns) = 2.425 ns; Loc. = LCFF_X62_Y6_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.919 ns ( 79.13 % ) " "Info: Total cell delay = 1.919 ns ( 79.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.506 ns ( 20.87 % ) " "Info: Total interconnect delay = 0.506 ns ( 20.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.425 ns" { Counter_Out[1] Counter_Out[1]~19 Counter_Out[2]~21 Counter_Out[3]~23 Counter_Out[4]~25 Counter_Out[5]~27 Counter_Out[6]~29 Counter_Out[7]~31 Counter_Out[8]~33 Counter_Out[9]~35 Counter_Out[10]~37 Counter_Out[11]~39 Counter_Out[12]~41 Counter_Out[13]~43 Counter_Out[14]~45 Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.425 ns" { Counter_Out[1] {} Counter_Out[1]~19 {} Counter_Out[2]~21 {} Counter_Out[3]~23 {} Counter_Out[4]~25 {} Counter_Out[5]~27 {} Counter_Out[6]~29 {} Counter_Out[7]~31 {} Counter_Out[8]~33 {} Counter_Out[9]~35 {} Counter_Out[10]~37 {} Counter_Out[11]~39 {} Counter_Out[12]~41 {} Counter_Out[13]~43 {} Counter_Out[14]~45 {} Counter_Out[15]~46 {} Counter_Out[15] {} } { 0.000ns 0.506ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.771 ns - Smallest " "Info: - Smallest clock skew is -0.771 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[0\] destination 7.883 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[0\]\" to destination register is 7.883 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 CLK PIN_N25 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 9; CLK Node = 'SW\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.150 ns) 2.260 ns clock_div:U1\|Mux0~14 2 COMB LCCOMB_X46_Y15_N12 1 " "Info: 2: + IC(1.111 ns) + CELL(0.150 ns) = 2.260 ns; Loc. = LCCOMB_X46_Y15_N12; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~14'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { SW[0] clock_div:U1|Mux0~14 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.438 ns) 2.967 ns clock_div:U1\|Mux0~15 3 COMB LCCOMB_X46_Y15_N16 1 " "Info: 3: + IC(0.269 ns) + CELL(0.438 ns) = 2.967 ns; Loc. = LCCOMB_X46_Y15_N16; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { clock_div:U1|Mux0~14 clock_div:U1|Mux0~15 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.438 ns) 3.675 ns clock_div:U1\|Mux0~20 4 COMB LCCOMB_X46_Y15_N6 1 " "Info: 4: + IC(0.270 ns) + CELL(0.438 ns) = 3.675 ns; Loc. = LCCOMB_X46_Y15_N6; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~20'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 4.074 ns clock_div:U1\|Mux0~21 5 COMB LCCOMB_X46_Y15_N22 1 " "Info: 5: + IC(0.249 ns) + CELL(0.150 ns) = 4.074 ns; Loc. = LCCOMB_X46_Y15_N22; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 4.745 ns clock_div:U1\|Mux0 6 COMB LCCOMB_X46_Y15_N2 2 " "Info: 6: + IC(0.251 ns) + CELL(0.420 ns) = 4.745 ns; Loc. = LCCOMB_X46_Y15_N2; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { clock_div:U1|Mux0~21 clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.583 ns) + CELL(0.000 ns) 6.328 ns clock_div:U1\|Mux0~clkctrl 7 COMB CLKCTRL_G5 27 " "Info: 7: + IC(1.583 ns) + CELL(0.000 ns) = 6.328 ns; Loc. = CLKCTRL_G5; Fanout = 27; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 7.883 ns Counter_Out\[15\] 8 REG LCFF_X62_Y6_N31 3 " "Info: 8: + IC(1.018 ns) + CELL(0.537 ns) = 7.883 ns; Loc. = LCFF_X62_Y6_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.132 ns ( 39.73 % ) " "Info: Total cell delay = 3.132 ns ( 39.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.751 ns ( 60.27 % ) " "Info: Total interconnect delay = 4.751 ns ( 60.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.883 ns" { SW[0] clock_div:U1|Mux0~14 clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.883 ns" { SW[0] {} SW[0]~combout {} clock_div:U1|Mux0~14 {} clock_div:U1|Mux0~15 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.111ns 0.269ns 0.270ns 0.249ns 0.251ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.150ns 0.438ns 0.438ns 0.150ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[0\] source 8.654 ns - Longest register " "Info: - Longest clock path from clock \"SW\[0\]\" to source register is 8.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 CLK PIN_N25 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 9; CLK Node = 'SW\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.536 ns) + CELL(0.150 ns) 2.685 ns clock_div:U1\|Mux0~8 2 COMB LCCOMB_X42_Y15_N18 1 " "Info: 2: + IC(1.536 ns) + CELL(0.150 ns) = 2.685 ns; Loc. = LCCOMB_X42_Y15_N18; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~8'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.686 ns" { SW[0] clock_div:U1|Mux0~8 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.438 ns) 3.783 ns clock_div:U1\|Mux0~9 3 COMB LCCOMB_X46_Y15_N20 1 " "Info: 3: + IC(0.660 ns) + CELL(0.438 ns) = 3.783 ns; Loc. = LCCOMB_X46_Y15_N20; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.098 ns" { clock_div:U1|Mux0~8 clock_div:U1|Mux0~9 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 4.316 ns clock_div:U1\|Mux0~19 4 COMB LCCOMB_X46_Y15_N4 1 " "Info: 4: + IC(0.258 ns) + CELL(0.275 ns) = 4.316 ns; Loc. = LCCOMB_X46_Y15_N4; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { clock_div:U1|Mux0~9 clock_div:U1|Mux0~19 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.271 ns) 4.845 ns clock_div:U1\|Mux0~21 5 COMB LCCOMB_X46_Y15_N22 1 " "Info: 5: + IC(0.258 ns) + CELL(0.271 ns) = 4.845 ns; Loc. = LCCOMB_X46_Y15_N22; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { clock_div:U1|Mux0~19 clock_div:U1|Mux0~21 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 5.516 ns clock_div:U1\|Mux0 6 COMB LCCOMB_X46_Y15_N2 2 " "Info: 6: + IC(0.251 ns) + CELL(0.420 ns) = 5.516 ns; Loc. = LCCOMB_X46_Y15_N2; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { clock_div:U1|Mux0~21 clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.583 ns) + CELL(0.000 ns) 7.099 ns clock_div:U1\|Mux0~clkctrl 7 COMB CLKCTRL_G5 27 " "Info: 7: + IC(1.583 ns) + CELL(0.000 ns) = 7.099 ns; Loc. = CLKCTRL_G5; Fanout = 27; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 8.654 ns Counter_Out\[1\] 8 REG LCFF_X62_Y6_N3 4 " "Info: 8: + IC(1.018 ns) + CELL(0.537 ns) = 8.654 ns; Loc. = LCFF_X62_Y6_N3; Fanout = 4; REG Node = 'Counter_Out\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.090 ns ( 35.71 % ) " "Info: Total cell delay = 3.090 ns ( 35.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.564 ns ( 64.29 % ) " "Info: Total interconnect delay = 5.564 ns ( 64.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.654 ns" { SW[0] clock_div:U1|Mux0~8 clock_div:U1|Mux0~9 clock_div:U1|Mux0~19 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.654 ns" { SW[0] {} SW[0]~combout {} clock_div:U1|Mux0~8 {} clock_div:U1|Mux0~9 {} clock_div:U1|Mux0~19 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[1] {} } { 0.000ns 0.000ns 1.536ns 0.660ns 0.258ns 0.258ns 0.251ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.150ns 0.438ns 0.275ns 0.271ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.883 ns" { SW[0] clock_div:U1|Mux0~14 clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.883 ns" { SW[0] {} SW[0]~combout {} clock_div:U1|Mux0~14 {} clock_div:U1|Mux0~15 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.111ns 0.269ns 0.270ns 0.249ns 0.251ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.150ns 0.438ns 0.438ns 0.150ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.654 ns" { SW[0] clock_div:U1|Mux0~8 clock_div:U1|Mux0~9 clock_div:U1|Mux0~19 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.654 ns" { SW[0] {} SW[0]~combout {} clock_div:U1|Mux0~8 {} clock_div:U1|Mux0~9 {} clock_div:U1|Mux0~19 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[1] {} } { 0.000ns 0.000ns 1.536ns 0.660ns 0.258ns 0.258ns 0.251ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.150ns 0.438ns 0.275ns 0.271ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.425 ns" { Counter_Out[1] Counter_Out[1]~19 Counter_Out[2]~21 Counter_Out[3]~23 Counter_Out[4]~25 Counter_Out[5]~27 Counter_Out[6]~29 Counter_Out[7]~31 Counter_Out[8]~33 Counter_Out[9]~35 Counter_Out[10]~37 Counter_Out[11]~39 Counter_Out[12]~41 Counter_Out[13]~43 Counter_Out[14]~45 Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.425 ns" { Counter_Out[1] {} Counter_Out[1]~19 {} Counter_Out[2]~21 {} Counter_Out[3]~23 {} Counter_Out[4]~25 {} Counter_Out[5]~27 {} Counter_Out[6]~29 {} Counter_Out[7]~31 {} Counter_Out[8]~33 {} Counter_Out[9]~35 {} Counter_Out[10]~37 {} Counter_Out[11]~39 {} Counter_Out[12]~41 {} Counter_Out[13]~43 {} Counter_Out[14]~45 {} Counter_Out[15]~46 {} Counter_Out[15] {} } { 0.000ns 0.506ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.883 ns" { SW[0] clock_div:U1|Mux0~14 clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.883 ns" { SW[0] {} SW[0]~combout {} clock_div:U1|Mux0~14 {} clock_div:U1|Mux0~15 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.111ns 0.269ns 0.270ns 0.249ns 0.251ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.150ns 0.438ns 0.438ns 0.150ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.654 ns" { SW[0] clock_div:U1|Mux0~8 clock_div:U1|Mux0~9 clock_div:U1|Mux0~19 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.654 ns" { SW[0] {} SW[0]~combout {} clock_div:U1|Mux0~8 {} clock_div:U1|Mux0~9 {} clock_div:U1|Mux0~19 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[1] {} } { 0.000ns 0.000ns 1.536ns 0.660ns 0.258ns 0.258ns 0.251ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.150ns 0.438ns 0.275ns 0.271ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[1\] register Counter_Out\[1\] register Counter_Out\[15\] 255.82 MHz 3.909 ns Internal " "Info: Clock \"SW\[1\]\" has Internal fmax of 255.82 MHz between source register \"Counter_Out\[1\]\" and destination register \"Counter_Out\[15\]\" (period= 3.909 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.425 ns + Longest register register " "Info: + Longest register to register delay is 2.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter_Out\[1\] 1 REG LCFF_X62_Y6_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y6_N3; Fanout = 4; REG Node = 'Counter_Out\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter_Out[1] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.506 ns) + CELL(0.414 ns) 0.920 ns Counter_Out\[1\]~19 2 COMB LCCOMB_X62_Y6_N2 2 " "Info: 2: + IC(0.506 ns) + CELL(0.414 ns) = 0.920 ns; Loc. = LCCOMB_X62_Y6_N2; Fanout = 2; COMB Node = 'Counter_Out\[1\]~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { Counter_Out[1] Counter_Out[1]~19 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.991 ns Counter_Out\[2\]~21 3 COMB LCCOMB_X62_Y6_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.991 ns; Loc. = LCCOMB_X62_Y6_N4; Fanout = 2; COMB Node = 'Counter_Out\[2\]~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[1]~19 Counter_Out[2]~21 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.062 ns Counter_Out\[3\]~23 4 COMB LCCOMB_X62_Y6_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.062 ns; Loc. = LCCOMB_X62_Y6_N6; Fanout = 2; COMB Node = 'Counter_Out\[3\]~23'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[2]~21 Counter_Out[3]~23 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.133 ns Counter_Out\[4\]~25 5 COMB LCCOMB_X62_Y6_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.133 ns; Loc. = LCCOMB_X62_Y6_N8; Fanout = 2; COMB Node = 'Counter_Out\[4\]~25'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[3]~23 Counter_Out[4]~25 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.204 ns Counter_Out\[5\]~27 6 COMB LCCOMB_X62_Y6_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.204 ns; Loc. = LCCOMB_X62_Y6_N10; Fanout = 2; COMB Node = 'Counter_Out\[5\]~27'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[4]~25 Counter_Out[5]~27 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.275 ns Counter_Out\[6\]~29 7 COMB LCCOMB_X62_Y6_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.275 ns; Loc. = LCCOMB_X62_Y6_N12; Fanout = 2; COMB Node = 'Counter_Out\[6\]~29'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[5]~27 Counter_Out[6]~29 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.434 ns Counter_Out\[7\]~31 8 COMB LCCOMB_X62_Y6_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 1.434 ns; Loc. = LCCOMB_X62_Y6_N14; Fanout = 2; COMB Node = 'Counter_Out\[7\]~31'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Counter_Out[6]~29 Counter_Out[7]~31 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.505 ns Counter_Out\[8\]~33 9 COMB LCCOMB_X62_Y6_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.505 ns; Loc. = LCCOMB_X62_Y6_N16; Fanout = 2; COMB Node = 'Counter_Out\[8\]~33'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[7]~31 Counter_Out[8]~33 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.576 ns Counter_Out\[9\]~35 10 COMB LCCOMB_X62_Y6_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.576 ns; Loc. = LCCOMB_X62_Y6_N18; Fanout = 2; COMB Node = 'Counter_Out\[9\]~35'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[8]~33 Counter_Out[9]~35 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.647 ns Counter_Out\[10\]~37 11 COMB LCCOMB_X62_Y6_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.647 ns; Loc. = LCCOMB_X62_Y6_N20; Fanout = 2; COMB Node = 'Counter_Out\[10\]~37'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[9]~35 Counter_Out[10]~37 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.718 ns Counter_Out\[11\]~39 12 COMB LCCOMB_X62_Y6_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.718 ns; Loc. = LCCOMB_X62_Y6_N22; Fanout = 2; COMB Node = 'Counter_Out\[11\]~39'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[10]~37 Counter_Out[11]~39 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.789 ns Counter_Out\[12\]~41 13 COMB LCCOMB_X62_Y6_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.789 ns; Loc. = LCCOMB_X62_Y6_N24; Fanout = 2; COMB Node = 'Counter_Out\[12\]~41'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[11]~39 Counter_Out[12]~41 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.860 ns Counter_Out\[13\]~43 14 COMB LCCOMB_X62_Y6_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.860 ns; Loc. = LCCOMB_X62_Y6_N26; Fanout = 2; COMB Node = 'Counter_Out\[13\]~43'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[12]~41 Counter_Out[13]~43 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.931 ns Counter_Out\[14\]~45 15 COMB LCCOMB_X62_Y6_N28 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.931 ns; Loc. = LCCOMB_X62_Y6_N28; Fanout = 1; COMB Node = 'Counter_Out\[14\]~45'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[13]~43 Counter_Out[14]~45 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.341 ns Counter_Out\[15\]~46 16 COMB LCCOMB_X62_Y6_N30 1 " "Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 2.341 ns; Loc. = LCCOMB_X62_Y6_N30; Fanout = 1; COMB Node = 'Counter_Out\[15\]~46'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Counter_Out[14]~45 Counter_Out[15]~46 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.425 ns Counter_Out\[15\] 17 REG LCFF_X62_Y6_N31 3 " "Info: 17: + IC(0.000 ns) + CELL(0.084 ns) = 2.425 ns; Loc. = LCFF_X62_Y6_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.919 ns ( 79.13 % ) " "Info: Total cell delay = 1.919 ns ( 79.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.506 ns ( 20.87 % ) " "Info: Total interconnect delay = 0.506 ns ( 20.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.425 ns" { Counter_Out[1] Counter_Out[1]~19 Counter_Out[2]~21 Counter_Out[3]~23 Counter_Out[4]~25 Counter_Out[5]~27 Counter_Out[6]~29 Counter_Out[7]~31 Counter_Out[8]~33 Counter_Out[9]~35 Counter_Out[10]~37 Counter_Out[11]~39 Counter_Out[12]~41 Counter_Out[13]~43 Counter_Out[14]~45 Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.425 ns" { Counter_Out[1] {} Counter_Out[1]~19 {} Counter_Out[2]~21 {} Counter_Out[3]~23 {} Counter_Out[4]~25 {} Counter_Out[5]~27 {} Counter_Out[6]~29 {} Counter_Out[7]~31 {} Counter_Out[8]~33 {} Counter_Out[9]~35 {} Counter_Out[10]~37 {} Counter_Out[11]~39 {} Counter_Out[12]~41 {} Counter_Out[13]~43 {} Counter_Out[14]~45 {} Counter_Out[15]~46 {} Counter_Out[15] {} } { 0.000ns 0.506ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.270 ns - Smallest " "Info: - Smallest clock skew is -1.270 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[1\] destination 7.166 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[1\]\" to destination register is 7.166 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[1\] 1 CLK PIN_N26 17 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 17; CLK Node = 'SW\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.151 ns) + CELL(0.275 ns) 2.425 ns clock_div:U1\|Mux0~13 2 COMB LCCOMB_X46_Y15_N24 1 " "Info: 2: + IC(1.151 ns) + CELL(0.275 ns) = 2.425 ns; Loc. = LCCOMB_X46_Y15_N24; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.426 ns" { SW[1] clock_div:U1|Mux0~13 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 2.958 ns clock_div:U1\|Mux0~20 3 COMB LCCOMB_X46_Y15_N6 1 " "Info: 3: + IC(0.258 ns) + CELL(0.275 ns) = 2.958 ns; Loc. = LCCOMB_X46_Y15_N6; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~20'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { clock_div:U1|Mux0~13 clock_div:U1|Mux0~20 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 3.357 ns clock_div:U1\|Mux0~21 4 COMB LCCOMB_X46_Y15_N22 1 " "Info: 4: + IC(0.249 ns) + CELL(0.150 ns) = 3.357 ns; Loc. = LCCOMB_X46_Y15_N22; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 4.028 ns clock_div:U1\|Mux0 5 COMB LCCOMB_X46_Y15_N2 2 " "Info: 5: + IC(0.251 ns) + CELL(0.420 ns) = 4.028 ns; Loc. = LCCOMB_X46_Y15_N2; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { clock_div:U1|Mux0~21 clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.583 ns) + CELL(0.000 ns) 5.611 ns clock_div:U1\|Mux0~clkctrl 6 COMB CLKCTRL_G5 27 " "Info: 6: + IC(1.583 ns) + CELL(0.000 ns) = 5.611 ns; Loc. = CLKCTRL_G5; Fanout = 27; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 7.166 ns Counter_Out\[15\] 7 REG LCFF_X62_Y6_N31 3 " "Info: 7: + IC(1.018 ns) + CELL(0.537 ns) = 7.166 ns; Loc. = LCFF_X62_Y6_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.656 ns ( 37.06 % ) " "Info: Total cell delay = 2.656 ns ( 37.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.510 ns ( 62.94 % ) " "Info: Total interconnect delay = 4.510 ns ( 62.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.166 ns" { SW[1] clock_div:U1|Mux0~13 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.166 ns" { SW[1] {} SW[1]~combout {} clock_div:U1|Mux0~13 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.151ns 0.258ns 0.249ns 0.251ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.150ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[1\] source 8.436 ns - Longest register " "Info: - Longest clock path from clock \"SW\[1\]\" to source register is 8.436 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[1\] 1 CLK PIN_N26 17 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 17; CLK Node = 'SW\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.271 ns) 2.467 ns clock_div:U1\|Mux0~8 2 COMB LCCOMB_X42_Y15_N18 1 " "Info: 2: + IC(1.197 ns) + CELL(0.271 ns) = 2.467 ns; Loc. = LCCOMB_X42_Y15_N18; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~8'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { SW[1] clock_div:U1|Mux0~8 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.438 ns) 3.565 ns clock_div:U1\|Mux0~9 3 COMB LCCOMB_X46_Y15_N20 1 " "Info: 3: + IC(0.660 ns) + CELL(0.438 ns) = 3.565 ns; Loc. = LCCOMB_X46_Y15_N20; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.098 ns" { clock_div:U1|Mux0~8 clock_div:U1|Mux0~9 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 4.098 ns clock_div:U1\|Mux0~19 4 COMB LCCOMB_X46_Y15_N4 1 " "Info: 4: + IC(0.258 ns) + CELL(0.275 ns) = 4.098 ns; Loc. = LCCOMB_X46_Y15_N4; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { clock_div:U1|Mux0~9 clock_div:U1|Mux0~19 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.271 ns) 4.627 ns clock_div:U1\|Mux0~21 5 COMB LCCOMB_X46_Y15_N22 1 " "Info: 5: + IC(0.258 ns) + CELL(0.271 ns) = 4.627 ns; Loc. = LCCOMB_X46_Y15_N22; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { clock_div:U1|Mux0~19 clock_div:U1|Mux0~21 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 5.298 ns clock_div:U1\|Mux0 6 COMB LCCOMB_X46_Y15_N2 2 " "Info: 6: + IC(0.251 ns) + CELL(0.420 ns) = 5.298 ns; Loc. = LCCOMB_X46_Y15_N2; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { clock_div:U1|Mux0~21 clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.583 ns) + CELL(0.000 ns) 6.881 ns clock_div:U1\|Mux0~clkctrl 7 COMB CLKCTRL_G5 27 " "Info: 7: + IC(1.583 ns) + CELL(0.000 ns) = 6.881 ns; Loc. = CLKCTRL_G5; Fanout = 27; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 8.436 ns Counter_Out\[1\] 8 REG LCFF_X62_Y6_N3 4 " "Info: 8: + IC(1.018 ns) + CELL(0.537 ns) = 8.436 ns; Loc. = LCFF_X62_Y6_N3; Fanout = 4; REG Node = 'Counter_Out\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.211 ns ( 38.06 % ) " "Info: Total cell delay = 3.211 ns ( 38.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.225 ns ( 61.94 % ) " "Info: Total interconnect delay = 5.225 ns ( 61.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.436 ns" { SW[1] clock_div:U1|Mux0~8 clock_div:U1|Mux0~9 clock_div:U1|Mux0~19 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.436 ns" { SW[1] {} SW[1]~combout {} clock_div:U1|Mux0~8 {} clock_div:U1|Mux0~9 {} clock_div:U1|Mux0~19 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[1] {} } { 0.000ns 0.000ns 1.197ns 0.660ns 0.258ns 0.258ns 0.251ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.271ns 0.438ns 0.275ns 0.271ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.166 ns" { SW[1] clock_div:U1|Mux0~13 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.166 ns" { SW[1] {} SW[1]~combout {} clock_div:U1|Mux0~13 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.151ns 0.258ns 0.249ns 0.251ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.150ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.436 ns" { SW[1] clock_div:U1|Mux0~8 clock_div:U1|Mux0~9 clock_div:U1|Mux0~19 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.436 ns" { SW[1] {} SW[1]~combout {} clock_div:U1|Mux0~8 {} clock_div:U1|Mux0~9 {} clock_div:U1|Mux0~19 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[1] {} } { 0.000ns 0.000ns 1.197ns 0.660ns 0.258ns 0.258ns 0.251ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.271ns 0.438ns 0.275ns 0.271ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.425 ns" { Counter_Out[1] Counter_Out[1]~19 Counter_Out[2]~21 Counter_Out[3]~23 Counter_Out[4]~25 Counter_Out[5]~27 Counter_Out[6]~29 Counter_Out[7]~31 Counter_Out[8]~33 Counter_Out[9]~35 Counter_Out[10]~37 Counter_Out[11]~39 Counter_Out[12]~41 Counter_Out[13]~43 Counter_Out[14]~45 Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.425 ns" { Counter_Out[1] {} Counter_Out[1]~19 {} Counter_Out[2]~21 {} Counter_Out[3]~23 {} Counter_Out[4]~25 {} Counter_Out[5]~27 {} Counter_Out[6]~29 {} Counter_Out[7]~31 {} Counter_Out[8]~33 {} Counter_Out[9]~35 {} Counter_Out[10]~37 {} Counter_Out[11]~39 {} Counter_Out[12]~41 {} Counter_Out[13]~43 {} Counter_Out[14]~45 {} Counter_Out[15]~46 {} Counter_Out[15] {} } { 0.000ns 0.506ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.166 ns" { SW[1] clock_div:U1|Mux0~13 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.166 ns" { SW[1] {} SW[1]~combout {} clock_div:U1|Mux0~13 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.151ns 0.258ns 0.249ns 0.251ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.150ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.436 ns" { SW[1] clock_div:U1|Mux0~8 clock_div:U1|Mux0~9 clock_div:U1|Mux0~19 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.436 ns" { SW[1] {} SW[1]~combout {} clock_div:U1|Mux0~8 {} clock_div:U1|Mux0~9 {} clock_div:U1|Mux0~19 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[1] {} } { 0.000ns 0.000ns 1.197ns 0.660ns 0.258ns 0.258ns 0.251ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.271ns 0.438ns 0.275ns 0.271ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLOCK_50 register Counter_Out\[1\] register Counter_Out\[15\] 25.38 MHz 39.402 ns Internal " "Info: Clock \"CLOCK_50\" has Internal fmax of 25.38 MHz between source register \"Counter_Out\[1\]\" and destination register \"Counter_Out\[15\]\" (period= 39.402 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.425 ns + Longest register register " "Info: + Longest register to register delay is 2.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter_Out\[1\] 1 REG LCFF_X62_Y6_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y6_N3; Fanout = 4; REG Node = 'Counter_Out\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter_Out[1] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.506 ns) + CELL(0.414 ns) 0.920 ns Counter_Out\[1\]~19 2 COMB LCCOMB_X62_Y6_N2 2 " "Info: 2: + IC(0.506 ns) + CELL(0.414 ns) = 0.920 ns; Loc. = LCCOMB_X62_Y6_N2; Fanout = 2; COMB Node = 'Counter_Out\[1\]~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { Counter_Out[1] Counter_Out[1]~19 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.991 ns Counter_Out\[2\]~21 3 COMB LCCOMB_X62_Y6_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.991 ns; Loc. = LCCOMB_X62_Y6_N4; Fanout = 2; COMB Node = 'Counter_Out\[2\]~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[1]~19 Counter_Out[2]~21 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.062 ns Counter_Out\[3\]~23 4 COMB LCCOMB_X62_Y6_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.062 ns; Loc. = LCCOMB_X62_Y6_N6; Fanout = 2; COMB Node = 'Counter_Out\[3\]~23'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[2]~21 Counter_Out[3]~23 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.133 ns Counter_Out\[4\]~25 5 COMB LCCOMB_X62_Y6_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.133 ns; Loc. = LCCOMB_X62_Y6_N8; Fanout = 2; COMB Node = 'Counter_Out\[4\]~25'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[3]~23 Counter_Out[4]~25 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.204 ns Counter_Out\[5\]~27 6 COMB LCCOMB_X62_Y6_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.204 ns; Loc. = LCCOMB_X62_Y6_N10; Fanout = 2; COMB Node = 'Counter_Out\[5\]~27'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[4]~25 Counter_Out[5]~27 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.275 ns Counter_Out\[6\]~29 7 COMB LCCOMB_X62_Y6_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.275 ns; Loc. = LCCOMB_X62_Y6_N12; Fanout = 2; COMB Node = 'Counter_Out\[6\]~29'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[5]~27 Counter_Out[6]~29 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.434 ns Counter_Out\[7\]~31 8 COMB LCCOMB_X62_Y6_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 1.434 ns; Loc. = LCCOMB_X62_Y6_N14; Fanout = 2; COMB Node = 'Counter_Out\[7\]~31'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Counter_Out[6]~29 Counter_Out[7]~31 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.505 ns Counter_Out\[8\]~33 9 COMB LCCOMB_X62_Y6_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.505 ns; Loc. = LCCOMB_X62_Y6_N16; Fanout = 2; COMB Node = 'Counter_Out\[8\]~33'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[7]~31 Counter_Out[8]~33 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.576 ns Counter_Out\[9\]~35 10 COMB LCCOMB_X62_Y6_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.576 ns; Loc. = LCCOMB_X62_Y6_N18; Fanout = 2; COMB Node = 'Counter_Out\[9\]~35'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[8]~33 Counter_Out[9]~35 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.647 ns Counter_Out\[10\]~37 11 COMB LCCOMB_X62_Y6_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.647 ns; Loc. = LCCOMB_X62_Y6_N20; Fanout = 2; COMB Node = 'Counter_Out\[10\]~37'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[9]~35 Counter_Out[10]~37 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.718 ns Counter_Out\[11\]~39 12 COMB LCCOMB_X62_Y6_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.718 ns; Loc. = LCCOMB_X62_Y6_N22; Fanout = 2; COMB Node = 'Counter_Out\[11\]~39'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[10]~37 Counter_Out[11]~39 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.789 ns Counter_Out\[12\]~41 13 COMB LCCOMB_X62_Y6_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.789 ns; Loc. = LCCOMB_X62_Y6_N24; Fanout = 2; COMB Node = 'Counter_Out\[12\]~41'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[11]~39 Counter_Out[12]~41 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.860 ns Counter_Out\[13\]~43 14 COMB LCCOMB_X62_Y6_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.860 ns; Loc. = LCCOMB_X62_Y6_N26; Fanout = 2; COMB Node = 'Counter_Out\[13\]~43'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[12]~41 Counter_Out[13]~43 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.931 ns Counter_Out\[14\]~45 15 COMB LCCOMB_X62_Y6_N28 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.931 ns; Loc. = LCCOMB_X62_Y6_N28; Fanout = 1; COMB Node = 'Counter_Out\[14\]~45'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[13]~43 Counter_Out[14]~45 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.341 ns Counter_Out\[15\]~46 16 COMB LCCOMB_X62_Y6_N30 1 " "Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 2.341 ns; Loc. = LCCOMB_X62_Y6_N30; Fanout = 1; COMB Node = 'Counter_Out\[15\]~46'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Counter_Out[14]~45 Counter_Out[15]~46 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.425 ns Counter_Out\[15\] 17 REG LCFF_X62_Y6_N31 3 " "Info: 17: + IC(0.000 ns) + CELL(0.084 ns) = 2.425 ns; Loc. = LCFF_X62_Y6_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.919 ns ( 79.13 % ) " "Info: Total cell delay = 1.919 ns ( 79.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.506 ns ( 20.87 % ) " "Info: Total interconnect delay = 0.506 ns ( 20.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.425 ns" { Counter_Out[1] Counter_Out[1]~19 Counter_Out[2]~21 Counter_Out[3]~23 Counter_Out[4]~25 Counter_Out[5]~27 Counter_Out[6]~29 Counter_Out[7]~31 Counter_Out[8]~33 Counter_Out[9]~35 Counter_Out[10]~37 Counter_Out[11]~39 Counter_Out[12]~41 Counter_Out[13]~43 Counter_Out[14]~45 Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.425 ns" { Counter_Out[1] {} Counter_Out[1]~19 {} Counter_Out[2]~21 {} Counter_Out[3]~23 {} Counter_Out[4]~25 {} Counter_Out[5]~27 {} Counter_Out[6]~29 {} Counter_Out[7]~31 {} Counter_Out[8]~33 {} Counter_Out[9]~35 {} Counter_Out[10]~37 {} Counter_Out[11]~39 {} Counter_Out[12]~41 {} Counter_Out[13]~43 {} Counter_Out[14]~45 {} Counter_Out[15]~46 {} Counter_Out[15] {} } { 0.000ns 0.506ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-36.763 ns - Smallest " "Info: - Smallest clock skew is -36.763 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 8.775 ns + Shortest register " "Info: + Shortest clock path from clock \"CLOCK_50\" to destination register is 8.775 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 33 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.420 ns) 2.965 ns clock_div:U1\|Mux0~0 2 COMB LCCOMB_X42_Y15_N12 1 " "Info: 2: + IC(1.546 ns) + CELL(0.420 ns) = 2.965 ns; Loc. = LCCOMB_X42_Y15_N12; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { CLOCK_50 clock_div:U1|Mux0~0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.438 ns) 3.674 ns clock_div:U1\|Mux0~1 3 COMB LCCOMB_X42_Y15_N4 1 " "Info: 3: + IC(0.271 ns) + CELL(0.438 ns) = 3.674 ns; Loc. = LCCOMB_X42_Y15_N4; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { clock_div:U1|Mux0~0 clock_div:U1|Mux0~1 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.388 ns) 4.315 ns clock_div:U1\|Mux0~16 4 COMB LCCOMB_X42_Y15_N14 1 " "Info: 4: + IC(0.253 ns) + CELL(0.388 ns) = 4.315 ns; Loc. = LCCOMB_X42_Y15_N14; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~16'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { clock_div:U1|Mux0~1 clock_div:U1|Mux0~16 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.271 ns) 4.842 ns clock_div:U1\|Mux0~18 5 COMB LCCOMB_X42_Y15_N0 1 " "Info: 5: + IC(0.256 ns) + CELL(0.271 ns) = 4.842 ns; Loc. = LCCOMB_X42_Y15_N0; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.150 ns) 5.637 ns clock_div:U1\|Mux0 6 COMB LCCOMB_X46_Y15_N2 2 " "Info: 6: + IC(0.645 ns) + CELL(0.150 ns) = 5.637 ns; Loc. = LCCOMB_X46_Y15_N2; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.795 ns" { clock_div:U1|Mux0~18 clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.583 ns) + CELL(0.000 ns) 7.220 ns clock_div:U1\|Mux0~clkctrl 7 COMB CLKCTRL_G5 27 " "Info: 7: + IC(1.583 ns) + CELL(0.000 ns) = 7.220 ns; Loc. = CLKCTRL_G5; Fanout = 27; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 8.775 ns Counter_Out\[15\] 8 REG LCFF_X62_Y6_N31 3 " "Info: 8: + IC(1.018 ns) + CELL(0.537 ns) = 8.775 ns; Loc. = LCFF_X62_Y6_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.203 ns ( 36.50 % ) " "Info: Total cell delay = 3.203 ns ( 36.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.572 ns ( 63.50 % ) " "Info: Total interconnect delay = 5.572 ns ( 63.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.775 ns" { CLOCK_50 clock_div:U1|Mux0~0 clock_div:U1|Mux0~1 clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.775 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|Mux0~0 {} clock_div:U1|Mux0~1 {} clock_div:U1|Mux0~16 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.546ns 0.271ns 0.253ns 0.256ns 0.645ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.420ns 0.438ns 0.388ns 0.271ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 45.538 ns - Longest register " "Info: - Longest clock path from clock \"CLOCK_50\" to source register is 45.538 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 33 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.787 ns) 3.299 ns clock_div:U1\|dflipflop:D1\|Q 2 REG LCFF_X41_Y16_N17 3 " "Info: 2: + IC(1.513 ns) + CELL(0.787 ns) = 3.299 ns; Loc. = LCFF_X41_Y16_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D1\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { CLOCK_50 clock_div:U1|dflipflop:D1|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 4.377 ns clock_div:U1\|dflipflop:D2\|Q 3 REG LCFF_X41_Y16_N9 3 " "Info: 3: + IC(0.291 ns) + CELL(0.787 ns) = 4.377 ns; Loc. = LCFF_X41_Y16_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D2\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U1|dflipflop:D1|Q clock_div:U1|dflipflop:D2|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.787 ns) 5.634 ns clock_div:U1\|dflipflop:D3\|Q 4 REG LCFF_X42_Y16_N9 3 " "Info: 4: + IC(0.470 ns) + CELL(0.787 ns) = 5.634 ns; Loc. = LCFF_X42_Y16_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D3\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.257 ns" { clock_div:U1|dflipflop:D2|Q clock_div:U1|dflipflop:D3|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 6.711 ns clock_div:U1\|dflipflop:D4\|Q 5 REG LCFF_X42_Y16_N17 3 " "Info: 5: + IC(0.290 ns) + CELL(0.787 ns) = 6.711 ns; Loc. = LCFF_X42_Y16_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D4\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D3|Q clock_div:U1|dflipflop:D4|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.787 ns) 7.970 ns clock_div:U1\|dflipflop:D5\|Q 6 REG LCFF_X43_Y16_N17 3 " "Info: 6: + IC(0.472 ns) + CELL(0.787 ns) = 7.970 ns; Loc. = LCFF_X43_Y16_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D5\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { clock_div:U1|dflipflop:D4|Q clock_div:U1|dflipflop:D5|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 9.048 ns clock_div:U1\|dflipflop:D6\|Q 7 REG LCFF_X43_Y16_N25 3 " "Info: 7: + IC(0.291 ns) + CELL(0.787 ns) = 9.048 ns; Loc. = LCFF_X43_Y16_N25; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D6\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U1|dflipflop:D5|Q clock_div:U1|dflipflop:D6|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.787 ns) 10.600 ns clock_div:U1\|dflipflop:D7\|Q 8 REG LCFF_X42_Y15_N7 3 " "Info: 8: + IC(0.765 ns) + CELL(0.787 ns) = 10.600 ns; Loc. = LCFF_X42_Y15_N7; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D7\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { clock_div:U1|dflipflop:D6|Q clock_div:U1|dflipflop:D7|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.787 ns) 11.686 ns clock_div:U1\|dflipflop:D8\|Q 9 REG LCFF_X42_Y15_N31 3 " "Info: 9: + IC(0.299 ns) + CELL(0.787 ns) = 11.686 ns; Loc. = LCFF_X42_Y15_N31; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D8\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { clock_div:U1|dflipflop:D7|Q clock_div:U1|dflipflop:D8|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.787 ns) 12.915 ns clock_div:U1\|dflipflop:D9\|Q 10 REG LCFF_X41_Y15_N31 3 " "Info: 10: + IC(0.442 ns) + CELL(0.787 ns) = 12.915 ns; Loc. = LCFF_X41_Y15_N31; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D9\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { clock_div:U1|dflipflop:D8|Q clock_div:U1|dflipflop:D9|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.787 ns) 13.990 ns clock_div:U1\|dflipflop:D10\|Q 11 REG LCFF_X41_Y15_N5 3 " "Info: 11: + IC(0.288 ns) + CELL(0.787 ns) = 13.990 ns; Loc. = LCFF_X41_Y15_N5; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D10\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { clock_div:U1|dflipflop:D9|Q clock_div:U1|dflipflop:D10|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.787 ns) 15.247 ns clock_div:U1\|dflipflop:D11\|Q 12 REG LCFF_X40_Y15_N9 3 " "Info: 12: + IC(0.470 ns) + CELL(0.787 ns) = 15.247 ns; Loc. = LCFF_X40_Y15_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D11\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.257 ns" { clock_div:U1|dflipflop:D10|Q clock_div:U1|dflipflop:D11|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 16.324 ns clock_div:U1\|dflipflop:D12\|Q 13 REG LCFF_X40_Y15_N3 3 " "Info: 13: + IC(0.290 ns) + CELL(0.787 ns) = 16.324 ns; Loc. = LCFF_X40_Y15_N3; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D12\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D11|Q clock_div:U1|dflipflop:D12|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.787 ns) 17.800 ns clock_div:U1\|dflipflop:D13\|Q 14 REG LCFF_X44_Y15_N9 3 " "Info: 14: + IC(0.689 ns) + CELL(0.787 ns) = 17.800 ns; Loc. = LCFF_X44_Y15_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D13\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { clock_div:U1|dflipflop:D12|Q clock_div:U1|dflipflop:D13|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 18.877 ns clock_div:U1\|dflipflop:D14\|Q 15 REG LCFF_X44_Y15_N31 3 " "Info: 15: + IC(0.290 ns) + CELL(0.787 ns) = 18.877 ns; Loc. = LCFF_X44_Y15_N31; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D14\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D13|Q clock_div:U1|dflipflop:D14|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.787 ns) 20.100 ns clock_div:U1\|dflipflop:D15\|Q 16 REG LCFF_X43_Y15_N17 3 " "Info: 16: + IC(0.436 ns) + CELL(0.787 ns) = 20.100 ns; Loc. = LCFF_X43_Y15_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D15\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { clock_div:U1|dflipflop:D14|Q clock_div:U1|dflipflop:D15|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 21.178 ns clock_div:U1\|dflipflop:D16\|Q 17 REG LCFF_X43_Y15_N21 3 " "Info: 17: + IC(0.291 ns) + CELL(0.787 ns) = 21.178 ns; Loc. = LCFF_X43_Y15_N21; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D16\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U1|dflipflop:D15|Q clock_div:U1|dflipflop:D16|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.787 ns) 22.654 ns clock_div:U1\|dflipflop:D17\|Q 18 REG LCFF_X46_Y15_N11 3 " "Info: 18: + IC(0.689 ns) + CELL(0.787 ns) = 22.654 ns; Loc. = LCFF_X46_Y15_N11; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D17\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { clock_div:U1|dflipflop:D16|Q clock_div:U1|dflipflop:D17|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.787 ns) 23.740 ns clock_div:U1\|dflipflop:D18\|Q 19 REG LCFF_X46_Y15_N27 3 " "Info: 19: + IC(0.299 ns) + CELL(0.787 ns) = 23.740 ns; Loc. = LCFF_X46_Y15_N27; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D18\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { clock_div:U1|dflipflop:D17|Q clock_div:U1|dflipflop:D18|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.787 ns) 24.998 ns clock_div:U1\|dflipflop:D19\|Q 20 REG LCFF_X47_Y15_N5 3 " "Info: 20: + IC(0.471 ns) + CELL(0.787 ns) = 24.998 ns; Loc. = LCFF_X47_Y15_N5; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D19\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { clock_div:U1|dflipflop:D18|Q clock_div:U1|dflipflop:D19|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 26.075 ns clock_div:U1\|dflipflop:D20\|Q 21 REG LCFF_X47_Y15_N15 3 " "Info: 21: + IC(0.290 ns) + CELL(0.787 ns) = 26.075 ns; Loc. = LCFF_X47_Y15_N15; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D20\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D19|Q clock_div:U1|dflipflop:D20|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.787 ns) 27.585 ns clock_div:U1\|dflipflop:D21\|Q 22 REG LCFF_X45_Y15_N19 3 " "Info: 22: + IC(0.723 ns) + CELL(0.787 ns) = 27.585 ns; Loc. = LCFF_X45_Y15_N19; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D21\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { clock_div:U1|dflipflop:D20|Q clock_div:U1|dflipflop:D21|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 28.663 ns clock_div:U1\|dflipflop:D22\|Q 23 REG LCFF_X45_Y15_N17 3 " "Info: 23: + IC(0.291 ns) + CELL(0.787 ns) = 28.663 ns; Loc. = LCFF_X45_Y15_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D22\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U1|dflipflop:D21|Q clock_div:U1|dflipflop:D22|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.787 ns) 30.219 ns clock_div:U1\|dflipflop:D23\|Q 24 REG LCFF_X46_Y16_N17 3 " "Info: 24: + IC(0.769 ns) + CELL(0.787 ns) = 30.219 ns; Loc. = LCFF_X46_Y16_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D23\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { clock_div:U1|dflipflop:D22|Q clock_div:U1|dflipflop:D23|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 31.297 ns clock_div:U1\|dflipflop:D24\|Q 25 REG LCFF_X46_Y16_N1 3 " "Info: 25: + IC(0.291 ns) + CELL(0.787 ns) = 31.297 ns; Loc. = LCFF_X46_Y16_N1; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D24\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U1|dflipflop:D23|Q clock_div:U1|dflipflop:D24|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.787 ns) 32.774 ns clock_div:U1\|dflipflop:D25\|Q 26 REG LCFF_X45_Y17_N9 3 " "Info: 26: + IC(0.690 ns) + CELL(0.787 ns) = 32.774 ns; Loc. = LCFF_X45_Y17_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D25\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { clock_div:U1|dflipflop:D24|Q clock_div:U1|dflipflop:D25|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 33.851 ns clock_div:U1\|dflipflop:D26\|Q 27 REG LCFF_X45_Y17_N31 3 " "Info: 27: + IC(0.290 ns) + CELL(0.787 ns) = 33.851 ns; Loc. = LCFF_X45_Y17_N31; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D26\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D25|Q clock_div:U1|dflipflop:D26|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.787 ns) 35.068 ns clock_div:U1\|dflipflop:D27\|Q 28 REG LCFF_X46_Y17_N11 3 " "Info: 28: + IC(0.430 ns) + CELL(0.787 ns) = 35.068 ns; Loc. = LCFF_X46_Y17_N11; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D27\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { clock_div:U1|dflipflop:D26|Q clock_div:U1|dflipflop:D27|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 36.146 ns clock_div:U1\|dflipflop:D28\|Q 29 REG LCFF_X46_Y17_N21 3 " "Info: 29: + IC(0.291 ns) + CELL(0.787 ns) = 36.146 ns; Loc. = LCFF_X46_Y17_N21; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D28\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U1|dflipflop:D27|Q clock_div:U1|dflipflop:D28|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.787 ns) 37.403 ns clock_div:U1\|dflipflop:D29\|Q 30 REG LCFF_X47_Y17_N19 3 " "Info: 30: + IC(0.470 ns) + CELL(0.787 ns) = 37.403 ns; Loc. = LCFF_X47_Y17_N19; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D29\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.257 ns" { clock_div:U1|dflipflop:D28|Q clock_div:U1|dflipflop:D29|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.787 ns) 38.485 ns clock_div:U1\|dflipflop:D30\|Q 31 REG LCFF_X47_Y17_N17 3 " "Info: 31: + IC(0.295 ns) + CELL(0.787 ns) = 38.485 ns; Loc. = LCFF_X47_Y17_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D30\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { clock_div:U1|dflipflop:D29|Q clock_div:U1|dflipflop:D30|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.787 ns) 39.744 ns clock_div:U1\|dflipflop:D31\|Q 32 REG LCFF_X47_Y16_N17 1 " "Info: 32: + IC(0.472 ns) + CELL(0.787 ns) = 39.744 ns; Loc. = LCFF_X47_Y16_N17; Fanout = 1; REG Node = 'clock_div:U1\|dflipflop:D31\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { clock_div:U1|dflipflop:D30|Q clock_div:U1|dflipflop:D31|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.150 ns) 40.622 ns clock_div:U1\|Mux0~15 33 COMB LCCOMB_X46_Y15_N16 1 " "Info: 33: + IC(0.728 ns) + CELL(0.150 ns) = 40.622 ns; Loc. = LCCOMB_X46_Y15_N16; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { clock_div:U1|dflipflop:D31|Q clock_div:U1|Mux0~15 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.438 ns) 41.330 ns clock_div:U1\|Mux0~20 34 COMB LCCOMB_X46_Y15_N6 1 " "Info: 34: + IC(0.270 ns) + CELL(0.438 ns) = 41.330 ns; Loc. = LCCOMB_X46_Y15_N6; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~20'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 41.729 ns clock_div:U1\|Mux0~21 35 COMB LCCOMB_X46_Y15_N22 1 " "Info: 35: + IC(0.249 ns) + CELL(0.150 ns) = 41.729 ns; Loc. = LCCOMB_X46_Y15_N22; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 42.400 ns clock_div:U1\|Mux0 36 COMB LCCOMB_X46_Y15_N2 2 " "Info: 36: + IC(0.251 ns) + CELL(0.420 ns) = 42.400 ns; Loc. = LCCOMB_X46_Y15_N2; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { clock_div:U1|Mux0~21 clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.583 ns) + CELL(0.000 ns) 43.983 ns clock_div:U1\|Mux0~clkctrl 37 COMB CLKCTRL_G5 27 " "Info: 37: + IC(1.583 ns) + CELL(0.000 ns) = 43.983 ns; Loc. = CLKCTRL_G5; Fanout = 27; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 45.538 ns Counter_Out\[1\] 38 REG LCFF_X62_Y6_N3 4 " "Info: 38: + IC(1.018 ns) + CELL(0.537 ns) = 45.538 ns; Loc. = LCFF_X62_Y6_N3; Fanout = 4; REG Node = 'Counter_Out\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "27.091 ns ( 59.49 % ) " "Info: Total cell delay = 27.091 ns ( 59.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.447 ns ( 40.51 % ) " "Info: Total interconnect delay = 18.447 ns ( 40.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "45.538 ns" { CLOCK_50 clock_div:U1|dflipflop:D1|Q clock_div:U1|dflipflop:D2|Q clock_div:U1|dflipflop:D3|Q clock_div:U1|dflipflop:D4|Q clock_div:U1|dflipflop:D5|Q clock_div:U1|dflipflop:D6|Q clock_div:U1|dflipflop:D7|Q clock_div:U1|dflipflop:D8|Q clock_div:U1|dflipflop:D9|Q clock_div:U1|dflipflop:D10|Q clock_div:U1|dflipflop:D11|Q clock_div:U1|dflipflop:D12|Q clock_div:U1|dflipflop:D13|Q clock_div:U1|dflipflop:D14|Q clock_div:U1|dflipflop:D15|Q clock_div:U1|dflipflop:D16|Q clock_div:U1|dflipflop:D17|Q clock_div:U1|dflipflop:D18|Q clock_div:U1|dflipflop:D19|Q clock_div:U1|dflipflop:D20|Q clock_div:U1|dflipflop:D21|Q clock_div:U1|dflipflop:D22|Q clock_div:U1|dflipflop:D23|Q clock_div:U1|dflipflop:D24|Q clock_div:U1|dflipflop:D25|Q clock_div:U1|dflipflop:D26|Q clock_div:U1|dflipflop:D27|Q clock_div:U1|dflipflop:D28|Q clock_div:U1|dflipflop:D29|Q clock_div:U1|dflipflop:D30|Q clock_div:U1|dflipflop:D31|Q clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "45.538 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|dflipflop:D1|Q {} clock_div:U1|dflipflop:D2|Q {} clock_div:U1|dflipflop:D3|Q {} clock_div:U1|dflipflop:D4|Q {} clock_div:U1|dflipflop:D5|Q {} clock_div:U1|dflipflop:D6|Q {} clock_div:U1|dflipflop:D7|Q {} clock_div:U1|dflipflop:D8|Q {} clock_div:U1|dflipflop:D9|Q {} clock_div:U1|dflipflop:D10|Q {} clock_div:U1|dflipflop:D11|Q {} clock_div:U1|dflipflop:D12|Q {} clock_div:U1|dflipflop:D13|Q {} clock_div:U1|dflipflop:D14|Q {} clock_div:U1|dflipflop:D15|Q {} clock_div:U1|dflipflop:D16|Q {} clock_div:U1|dflipflop:D17|Q {} clock_div:U1|dflipflop:D18|Q {} clock_div:U1|dflipflop:D19|Q {} clock_div:U1|dflipflop:D20|Q {} clock_div:U1|dflipflop:D21|Q {} clock_div:U1|dflipflop:D22|Q {} clock_div:U1|dflipflop:D23|Q {} clock_div:U1|dflipflop:D24|Q {} clock_div:U1|dflipflop:D25|Q {} clock_div:U1|dflipflop:D26|Q {} clock_div:U1|dflipflop:D27|Q {} clock_div:U1|dflipflop:D28|Q {} clock_div:U1|dflipflop:D29|Q {} clock_div:U1|dflipflop:D30|Q {} clock_div:U1|dflipflop:D31|Q {} clock_div:U1|Mux0~15 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[1] {} } { 0.000ns 0.000ns 1.513ns 0.291ns 0.470ns 0.290ns 0.472ns 0.291ns 0.765ns 0.299ns 0.442ns 0.288ns 0.470ns 0.290ns 0.689ns 0.290ns 0.436ns 0.291ns 0.689ns 0.299ns 0.471ns 0.290ns 0.723ns 0.291ns 0.769ns 0.291ns 0.690ns 0.290ns 0.430ns 0.291ns 0.470ns 0.295ns 0.472ns 0.728ns 0.270ns 0.249ns 0.251ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.438ns 0.150ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.775 ns" { CLOCK_50 clock_div:U1|Mux0~0 clock_div:U1|Mux0~1 clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.775 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|Mux0~0 {} clock_div:U1|Mux0~1 {} clock_div:U1|Mux0~16 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.546ns 0.271ns 0.253ns 0.256ns 0.645ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.420ns 0.438ns 0.388ns 0.271ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "45.538 ns" { CLOCK_50 clock_div:U1|dflipflop:D1|Q clock_div:U1|dflipflop:D2|Q clock_div:U1|dflipflop:D3|Q clock_div:U1|dflipflop:D4|Q clock_div:U1|dflipflop:D5|Q clock_div:U1|dflipflop:D6|Q clock_div:U1|dflipflop:D7|Q clock_div:U1|dflipflop:D8|Q clock_div:U1|dflipflop:D9|Q clock_div:U1|dflipflop:D10|Q clock_div:U1|dflipflop:D11|Q clock_div:U1|dflipflop:D12|Q clock_div:U1|dflipflop:D13|Q clock_div:U1|dflipflop:D14|Q clock_div:U1|dflipflop:D15|Q clock_div:U1|dflipflop:D16|Q clock_div:U1|dflipflop:D17|Q clock_div:U1|dflipflop:D18|Q clock_div:U1|dflipflop:D19|Q clock_div:U1|dflipflop:D20|Q clock_div:U1|dflipflop:D21|Q clock_div:U1|dflipflop:D22|Q clock_div:U1|dflipflop:D23|Q clock_div:U1|dflipflop:D24|Q clock_div:U1|dflipflop:D25|Q clock_div:U1|dflipflop:D26|Q clock_div:U1|dflipflop:D27|Q clock_div:U1|dflipflop:D28|Q clock_div:U1|dflipflop:D29|Q clock_div:U1|dflipflop:D30|Q clock_div:U1|dflipflop:D31|Q clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "45.538 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|dflipflop:D1|Q {} clock_div:U1|dflipflop:D2|Q {} clock_div:U1|dflipflop:D3|Q {} clock_div:U1|dflipflop:D4|Q {} clock_div:U1|dflipflop:D5|Q {} clock_div:U1|dflipflop:D6|Q {} clock_div:U1|dflipflop:D7|Q {} clock_div:U1|dflipflop:D8|Q {} clock_div:U1|dflipflop:D9|Q {} clock_div:U1|dflipflop:D10|Q {} clock_div:U1|dflipflop:D11|Q {} clock_div:U1|dflipflop:D12|Q {} clock_div:U1|dflipflop:D13|Q {} clock_div:U1|dflipflop:D14|Q {} clock_div:U1|dflipflop:D15|Q {} clock_div:U1|dflipflop:D16|Q {} clock_div:U1|dflipflop:D17|Q {} clock_div:U1|dflipflop:D18|Q {} clock_div:U1|dflipflop:D19|Q {} clock_div:U1|dflipflop:D20|Q {} clock_div:U1|dflipflop:D21|Q {} clock_div:U1|dflipflop:D22|Q {} clock_div:U1|dflipflop:D23|Q {} clock_div:U1|dflipflop:D24|Q {} clock_div:U1|dflipflop:D25|Q {} clock_div:U1|dflipflop:D26|Q {} clock_div:U1|dflipflop:D27|Q {} clock_div:U1|dflipflop:D28|Q {} clock_div:U1|dflipflop:D29|Q {} clock_div:U1|dflipflop:D30|Q {} clock_div:U1|dflipflop:D31|Q {} clock_div:U1|Mux0~15 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[1] {} } { 0.000ns 0.000ns 1.513ns 0.291ns 0.470ns 0.290ns 0.472ns 0.291ns 0.765ns 0.299ns 0.442ns 0.288ns 0.470ns 0.290ns 0.689ns 0.290ns 0.436ns 0.291ns 0.689ns 0.299ns 0.471ns 0.290ns 0.723ns 0.291ns 0.769ns 0.291ns 0.690ns 0.290ns 0.430ns 0.291ns 0.470ns 0.295ns 0.472ns 0.728ns 0.270ns 0.249ns 0.251ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.438ns 0.150ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.425 ns" { Counter_Out[1] Counter_Out[1]~19 Counter_Out[2]~21 Counter_Out[3]~23 Counter_Out[4]~25 Counter_Out[5]~27 Counter_Out[6]~29 Counter_Out[7]~31 Counter_Out[8]~33 Counter_Out[9]~35 Counter_Out[10]~37 Counter_Out[11]~39 Counter_Out[12]~41 Counter_Out[13]~43 Counter_Out[14]~45 Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.425 ns" { Counter_Out[1] {} Counter_Out[1]~19 {} Counter_Out[2]~21 {} Counter_Out[3]~23 {} Counter_Out[4]~25 {} Counter_Out[5]~27 {} Counter_Out[6]~29 {} Counter_Out[7]~31 {} Counter_Out[8]~33 {} Counter_Out[9]~35 {} Counter_Out[10]~37 {} Counter_Out[11]~39 {} Counter_Out[12]~41 {} Counter_Out[13]~43 {} Counter_Out[14]~45 {} Counter_Out[15]~46 {} Counter_Out[15] {} } { 0.000ns 0.506ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.775 ns" { CLOCK_50 clock_div:U1|Mux0~0 clock_div:U1|Mux0~1 clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.775 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|Mux0~0 {} clock_div:U1|Mux0~1 {} clock_div:U1|Mux0~16 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.546ns 0.271ns 0.253ns 0.256ns 0.645ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.420ns 0.438ns 0.388ns 0.271ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "45.538 ns" { CLOCK_50 clock_div:U1|dflipflop:D1|Q clock_div:U1|dflipflop:D2|Q clock_div:U1|dflipflop:D3|Q clock_div:U1|dflipflop:D4|Q clock_div:U1|dflipflop:D5|Q clock_div:U1|dflipflop:D6|Q clock_div:U1|dflipflop:D7|Q clock_div:U1|dflipflop:D8|Q clock_div:U1|dflipflop:D9|Q clock_div:U1|dflipflop:D10|Q clock_div:U1|dflipflop:D11|Q clock_div:U1|dflipflop:D12|Q clock_div:U1|dflipflop:D13|Q clock_div:U1|dflipflop:D14|Q clock_div:U1|dflipflop:D15|Q clock_div:U1|dflipflop:D16|Q clock_div:U1|dflipflop:D17|Q clock_div:U1|dflipflop:D18|Q clock_div:U1|dflipflop:D19|Q clock_div:U1|dflipflop:D20|Q clock_div:U1|dflipflop:D21|Q clock_div:U1|dflipflop:D22|Q clock_div:U1|dflipflop:D23|Q clock_div:U1|dflipflop:D24|Q clock_div:U1|dflipflop:D25|Q clock_div:U1|dflipflop:D26|Q clock_div:U1|dflipflop:D27|Q clock_div:U1|dflipflop:D28|Q clock_div:U1|dflipflop:D29|Q clock_div:U1|dflipflop:D30|Q clock_div:U1|dflipflop:D31|Q clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "45.538 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|dflipflop:D1|Q {} clock_div:U1|dflipflop:D2|Q {} clock_div:U1|dflipflop:D3|Q {} clock_div:U1|dflipflop:D4|Q {} clock_div:U1|dflipflop:D5|Q {} clock_div:U1|dflipflop:D6|Q {} clock_div:U1|dflipflop:D7|Q {} clock_div:U1|dflipflop:D8|Q {} clock_div:U1|dflipflop:D9|Q {} clock_div:U1|dflipflop:D10|Q {} clock_div:U1|dflipflop:D11|Q {} clock_div:U1|dflipflop:D12|Q {} clock_div:U1|dflipflop:D13|Q {} clock_div:U1|dflipflop:D14|Q {} clock_div:U1|dflipflop:D15|Q {} clock_div:U1|dflipflop:D16|Q {} clock_div:U1|dflipflop:D17|Q {} clock_div:U1|dflipflop:D18|Q {} clock_div:U1|dflipflop:D19|Q {} clock_div:U1|dflipflop:D20|Q {} clock_div:U1|dflipflop:D21|Q {} clock_div:U1|dflipflop:D22|Q {} clock_div:U1|dflipflop:D23|Q {} clock_div:U1|dflipflop:D24|Q {} clock_div:U1|dflipflop:D25|Q {} clock_div:U1|dflipflop:D26|Q {} clock_div:U1|dflipflop:D27|Q {} clock_div:U1|dflipflop:D28|Q {} clock_div:U1|dflipflop:D29|Q {} clock_div:U1|dflipflop:D30|Q {} clock_div:U1|dflipflop:D31|Q {} clock_div:U1|Mux0~15 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[1] {} } { 0.000ns 0.000ns 1.513ns 0.291ns 0.470ns 0.290ns 0.472ns 0.291ns 0.765ns 0.299ns 0.442ns 0.288ns 0.470ns 0.290ns 0.689ns 0.290ns 0.436ns 0.291ns 0.689ns 0.299ns 0.471ns 0.290ns 0.723ns 0.291ns 0.769ns 0.291ns 0.690ns 0.290ns 0.430ns 0.291ns 0.470ns 0.295ns 0.472ns 0.728ns 0.270ns 0.249ns 0.251ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.438ns 0.150ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[3\] register Counter_Out\[1\] register Counter_Out\[15\] 357.27 MHz 2.799 ns Internal " "Info: Clock \"SW\[3\]\" has Internal fmax of 357.27 MHz between source register \"Counter_Out\[1\]\" and destination register \"Counter_Out\[15\]\" (period= 2.799 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.425 ns + Longest register register " "Info: + Longest register to register delay is 2.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter_Out\[1\] 1 REG LCFF_X62_Y6_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y6_N3; Fanout = 4; REG Node = 'Counter_Out\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter_Out[1] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.506 ns) + CELL(0.414 ns) 0.920 ns Counter_Out\[1\]~19 2 COMB LCCOMB_X62_Y6_N2 2 " "Info: 2: + IC(0.506 ns) + CELL(0.414 ns) = 0.920 ns; Loc. = LCCOMB_X62_Y6_N2; Fanout = 2; COMB Node = 'Counter_Out\[1\]~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { Counter_Out[1] Counter_Out[1]~19 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.991 ns Counter_Out\[2\]~21 3 COMB LCCOMB_X62_Y6_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.991 ns; Loc. = LCCOMB_X62_Y6_N4; Fanout = 2; COMB Node = 'Counter_Out\[2\]~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[1]~19 Counter_Out[2]~21 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.062 ns Counter_Out\[3\]~23 4 COMB LCCOMB_X62_Y6_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.062 ns; Loc. = LCCOMB_X62_Y6_N6; Fanout = 2; COMB Node = 'Counter_Out\[3\]~23'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[2]~21 Counter_Out[3]~23 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.133 ns Counter_Out\[4\]~25 5 COMB LCCOMB_X62_Y6_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.133 ns; Loc. = LCCOMB_X62_Y6_N8; Fanout = 2; COMB Node = 'Counter_Out\[4\]~25'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[3]~23 Counter_Out[4]~25 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.204 ns Counter_Out\[5\]~27 6 COMB LCCOMB_X62_Y6_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.204 ns; Loc. = LCCOMB_X62_Y6_N10; Fanout = 2; COMB Node = 'Counter_Out\[5\]~27'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[4]~25 Counter_Out[5]~27 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.275 ns Counter_Out\[6\]~29 7 COMB LCCOMB_X62_Y6_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.275 ns; Loc. = LCCOMB_X62_Y6_N12; Fanout = 2; COMB Node = 'Counter_Out\[6\]~29'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[5]~27 Counter_Out[6]~29 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.434 ns Counter_Out\[7\]~31 8 COMB LCCOMB_X62_Y6_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 1.434 ns; Loc. = LCCOMB_X62_Y6_N14; Fanout = 2; COMB Node = 'Counter_Out\[7\]~31'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Counter_Out[6]~29 Counter_Out[7]~31 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.505 ns Counter_Out\[8\]~33 9 COMB LCCOMB_X62_Y6_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.505 ns; Loc. = LCCOMB_X62_Y6_N16; Fanout = 2; COMB Node = 'Counter_Out\[8\]~33'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[7]~31 Counter_Out[8]~33 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.576 ns Counter_Out\[9\]~35 10 COMB LCCOMB_X62_Y6_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.576 ns; Loc. = LCCOMB_X62_Y6_N18; Fanout = 2; COMB Node = 'Counter_Out\[9\]~35'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[8]~33 Counter_Out[9]~35 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.647 ns Counter_Out\[10\]~37 11 COMB LCCOMB_X62_Y6_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.647 ns; Loc. = LCCOMB_X62_Y6_N20; Fanout = 2; COMB Node = 'Counter_Out\[10\]~37'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[9]~35 Counter_Out[10]~37 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.718 ns Counter_Out\[11\]~39 12 COMB LCCOMB_X62_Y6_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.718 ns; Loc. = LCCOMB_X62_Y6_N22; Fanout = 2; COMB Node = 'Counter_Out\[11\]~39'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[10]~37 Counter_Out[11]~39 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.789 ns Counter_Out\[12\]~41 13 COMB LCCOMB_X62_Y6_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.789 ns; Loc. = LCCOMB_X62_Y6_N24; Fanout = 2; COMB Node = 'Counter_Out\[12\]~41'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[11]~39 Counter_Out[12]~41 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.860 ns Counter_Out\[13\]~43 14 COMB LCCOMB_X62_Y6_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.860 ns; Loc. = LCCOMB_X62_Y6_N26; Fanout = 2; COMB Node = 'Counter_Out\[13\]~43'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[12]~41 Counter_Out[13]~43 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.931 ns Counter_Out\[14\]~45 15 COMB LCCOMB_X62_Y6_N28 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.931 ns; Loc. = LCCOMB_X62_Y6_N28; Fanout = 1; COMB Node = 'Counter_Out\[14\]~45'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[13]~43 Counter_Out[14]~45 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.341 ns Counter_Out\[15\]~46 16 COMB LCCOMB_X62_Y6_N30 1 " "Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 2.341 ns; Loc. = LCCOMB_X62_Y6_N30; Fanout = 1; COMB Node = 'Counter_Out\[15\]~46'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Counter_Out[14]~45 Counter_Out[15]~46 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.425 ns Counter_Out\[15\] 17 REG LCFF_X62_Y6_N31 3 " "Info: 17: + IC(0.000 ns) + CELL(0.084 ns) = 2.425 ns; Loc. = LCFF_X62_Y6_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.919 ns ( 79.13 % ) " "Info: Total cell delay = 1.919 ns ( 79.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.506 ns ( 20.87 % ) " "Info: Total interconnect delay = 0.506 ns ( 20.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.425 ns" { Counter_Out[1] Counter_Out[1]~19 Counter_Out[2]~21 Counter_Out[3]~23 Counter_Out[4]~25 Counter_Out[5]~27 Counter_Out[6]~29 Counter_Out[7]~31 Counter_Out[8]~33 Counter_Out[9]~35 Counter_Out[10]~37 Counter_Out[11]~39 Counter_Out[12]~41 Counter_Out[13]~43 Counter_Out[14]~45 Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.425 ns" { Counter_Out[1] {} Counter_Out[1]~19 {} Counter_Out[2]~21 {} Counter_Out[3]~23 {} Counter_Out[4]~25 {} Counter_Out[5]~27 {} Counter_Out[6]~29 {} Counter_Out[7]~31 {} Counter_Out[8]~33 {} Counter_Out[9]~35 {} Counter_Out[10]~37 {} Counter_Out[11]~39 {} Counter_Out[12]~41 {} Counter_Out[13]~43 {} Counter_Out[14]~45 {} Counter_Out[15]~46 {} Counter_Out[15] {} } { 0.000ns 0.506ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.160 ns - Smallest " "Info: - Smallest clock skew is -0.160 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[3\] destination 6.716 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[3\]\" to destination register is 6.716 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[3\] 1 CLK PIN_AE14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 3; CLK Node = 'SW\[3\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.515 ns) + CELL(0.393 ns) 2.907 ns clock_div:U1\|Mux0~21 2 COMB LCCOMB_X46_Y15_N22 1 " "Info: 2: + IC(1.515 ns) + CELL(0.393 ns) = 2.907 ns; Loc. = LCCOMB_X46_Y15_N22; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.908 ns" { SW[3] clock_div:U1|Mux0~21 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 3.578 ns clock_div:U1\|Mux0 3 COMB LCCOMB_X46_Y15_N2 2 " "Info: 3: + IC(0.251 ns) + CELL(0.420 ns) = 3.578 ns; Loc. = LCCOMB_X46_Y15_N2; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { clock_div:U1|Mux0~21 clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.583 ns) + CELL(0.000 ns) 5.161 ns clock_div:U1\|Mux0~clkctrl 4 COMB CLKCTRL_G5 27 " "Info: 4: + IC(1.583 ns) + CELL(0.000 ns) = 5.161 ns; Loc. = CLKCTRL_G5; Fanout = 27; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 6.716 ns Counter_Out\[15\] 5 REG LCFF_X62_Y6_N31 3 " "Info: 5: + IC(1.018 ns) + CELL(0.537 ns) = 6.716 ns; Loc. = LCFF_X62_Y6_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.349 ns ( 34.98 % ) " "Info: Total cell delay = 2.349 ns ( 34.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.367 ns ( 65.02 % ) " "Info: Total interconnect delay = 4.367 ns ( 65.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.716 ns" { SW[3] clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.716 ns" { SW[3] {} SW[3]~combout {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.515ns 0.251ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.393ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[3\] source 6.876 ns - Longest register " "Info: - Longest clock path from clock \"SW\[3\]\" to source register is 6.876 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[3\] 1 CLK PIN_AE14 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AE14; Fanout = 3; CLK Node = 'SW\[3\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[3] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.531 ns) + CELL(0.413 ns) 2.943 ns clock_div:U1\|Mux0~18 2 COMB LCCOMB_X42_Y15_N0 1 " "Info: 2: + IC(1.531 ns) + CELL(0.413 ns) = 2.943 ns; Loc. = LCCOMB_X42_Y15_N0; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.944 ns" { SW[3] clock_div:U1|Mux0~18 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.150 ns) 3.738 ns clock_div:U1\|Mux0 3 COMB LCCOMB_X46_Y15_N2 2 " "Info: 3: + IC(0.645 ns) + CELL(0.150 ns) = 3.738 ns; Loc. = LCCOMB_X46_Y15_N2; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.795 ns" { clock_div:U1|Mux0~18 clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.583 ns) + CELL(0.000 ns) 5.321 ns clock_div:U1\|Mux0~clkctrl 4 COMB CLKCTRL_G5 27 " "Info: 4: + IC(1.583 ns) + CELL(0.000 ns) = 5.321 ns; Loc. = CLKCTRL_G5; Fanout = 27; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 6.876 ns Counter_Out\[1\] 5 REG LCFF_X62_Y6_N3 4 " "Info: 5: + IC(1.018 ns) + CELL(0.537 ns) = 6.876 ns; Loc. = LCFF_X62_Y6_N3; Fanout = 4; REG Node = 'Counter_Out\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.099 ns ( 30.53 % ) " "Info: Total cell delay = 2.099 ns ( 30.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.777 ns ( 69.47 % ) " "Info: Total interconnect delay = 4.777 ns ( 69.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.876 ns" { SW[3] clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.876 ns" { SW[3] {} SW[3]~combout {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[1] {} } { 0.000ns 0.000ns 1.531ns 0.645ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.413ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.716 ns" { SW[3] clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.716 ns" { SW[3] {} SW[3]~combout {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.515ns 0.251ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.393ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.876 ns" { SW[3] clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.876 ns" { SW[3] {} SW[3]~combout {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[1] {} } { 0.000ns 0.000ns 1.531ns 0.645ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.413ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.425 ns" { Counter_Out[1] Counter_Out[1]~19 Counter_Out[2]~21 Counter_Out[3]~23 Counter_Out[4]~25 Counter_Out[5]~27 Counter_Out[6]~29 Counter_Out[7]~31 Counter_Out[8]~33 Counter_Out[9]~35 Counter_Out[10]~37 Counter_Out[11]~39 Counter_Out[12]~41 Counter_Out[13]~43 Counter_Out[14]~45 Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.425 ns" { Counter_Out[1] {} Counter_Out[1]~19 {} Counter_Out[2]~21 {} Counter_Out[3]~23 {} Counter_Out[4]~25 {} Counter_Out[5]~27 {} Counter_Out[6]~29 {} Counter_Out[7]~31 {} Counter_Out[8]~33 {} Counter_Out[9]~35 {} Counter_Out[10]~37 {} Counter_Out[11]~39 {} Counter_Out[12]~41 {} Counter_Out[13]~43 {} Counter_Out[14]~45 {} Counter_Out[15]~46 {} Counter_Out[15] {} } { 0.000ns 0.506ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.716 ns" { SW[3] clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.716 ns" { SW[3] {} SW[3]~combout {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.515ns 0.251ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.393ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.876 ns" { SW[3] clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.876 ns" { SW[3] {} SW[3]~combout {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[1] {} } { 0.000ns 0.000ns 1.531ns 0.645ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.413ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SW\[4\] register Counter_Out\[1\] register Counter_Out\[15\] 378.93 MHz 2.639 ns Internal " "Info: Clock \"SW\[4\]\" has Internal fmax of 378.93 MHz between source register \"Counter_Out\[1\]\" and destination register \"Counter_Out\[15\]\" (period= 2.639 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.425 ns + Longest register register " "Info: + Longest register to register delay is 2.425 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Counter_Out\[1\] 1 REG LCFF_X62_Y6_N3 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X62_Y6_N3; Fanout = 4; REG Node = 'Counter_Out\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Counter_Out[1] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.506 ns) + CELL(0.414 ns) 0.920 ns Counter_Out\[1\]~19 2 COMB LCCOMB_X62_Y6_N2 2 " "Info: 2: + IC(0.506 ns) + CELL(0.414 ns) = 0.920 ns; Loc. = LCCOMB_X62_Y6_N2; Fanout = 2; COMB Node = 'Counter_Out\[1\]~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { Counter_Out[1] Counter_Out[1]~19 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.991 ns Counter_Out\[2\]~21 3 COMB LCCOMB_X62_Y6_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.991 ns; Loc. = LCCOMB_X62_Y6_N4; Fanout = 2; COMB Node = 'Counter_Out\[2\]~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[1]~19 Counter_Out[2]~21 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.062 ns Counter_Out\[3\]~23 4 COMB LCCOMB_X62_Y6_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.062 ns; Loc. = LCCOMB_X62_Y6_N6; Fanout = 2; COMB Node = 'Counter_Out\[3\]~23'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[2]~21 Counter_Out[3]~23 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.133 ns Counter_Out\[4\]~25 5 COMB LCCOMB_X62_Y6_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.133 ns; Loc. = LCCOMB_X62_Y6_N8; Fanout = 2; COMB Node = 'Counter_Out\[4\]~25'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[3]~23 Counter_Out[4]~25 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.204 ns Counter_Out\[5\]~27 6 COMB LCCOMB_X62_Y6_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.204 ns; Loc. = LCCOMB_X62_Y6_N10; Fanout = 2; COMB Node = 'Counter_Out\[5\]~27'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[4]~25 Counter_Out[5]~27 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.275 ns Counter_Out\[6\]~29 7 COMB LCCOMB_X62_Y6_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.275 ns; Loc. = LCCOMB_X62_Y6_N12; Fanout = 2; COMB Node = 'Counter_Out\[6\]~29'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[5]~27 Counter_Out[6]~29 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.434 ns Counter_Out\[7\]~31 8 COMB LCCOMB_X62_Y6_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 1.434 ns; Loc. = LCCOMB_X62_Y6_N14; Fanout = 2; COMB Node = 'Counter_Out\[7\]~31'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Counter_Out[6]~29 Counter_Out[7]~31 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.505 ns Counter_Out\[8\]~33 9 COMB LCCOMB_X62_Y6_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.505 ns; Loc. = LCCOMB_X62_Y6_N16; Fanout = 2; COMB Node = 'Counter_Out\[8\]~33'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[7]~31 Counter_Out[8]~33 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.576 ns Counter_Out\[9\]~35 10 COMB LCCOMB_X62_Y6_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.576 ns; Loc. = LCCOMB_X62_Y6_N18; Fanout = 2; COMB Node = 'Counter_Out\[9\]~35'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[8]~33 Counter_Out[9]~35 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.647 ns Counter_Out\[10\]~37 11 COMB LCCOMB_X62_Y6_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.647 ns; Loc. = LCCOMB_X62_Y6_N20; Fanout = 2; COMB Node = 'Counter_Out\[10\]~37'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[9]~35 Counter_Out[10]~37 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.718 ns Counter_Out\[11\]~39 12 COMB LCCOMB_X62_Y6_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.718 ns; Loc. = LCCOMB_X62_Y6_N22; Fanout = 2; COMB Node = 'Counter_Out\[11\]~39'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[10]~37 Counter_Out[11]~39 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.789 ns Counter_Out\[12\]~41 13 COMB LCCOMB_X62_Y6_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.789 ns; Loc. = LCCOMB_X62_Y6_N24; Fanout = 2; COMB Node = 'Counter_Out\[12\]~41'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[11]~39 Counter_Out[12]~41 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.860 ns Counter_Out\[13\]~43 14 COMB LCCOMB_X62_Y6_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.860 ns; Loc. = LCCOMB_X62_Y6_N26; Fanout = 2; COMB Node = 'Counter_Out\[13\]~43'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[12]~41 Counter_Out[13]~43 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.931 ns Counter_Out\[14\]~45 15 COMB LCCOMB_X62_Y6_N28 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.931 ns; Loc. = LCCOMB_X62_Y6_N28; Fanout = 1; COMB Node = 'Counter_Out\[14\]~45'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[13]~43 Counter_Out[14]~45 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.341 ns Counter_Out\[15\]~46 16 COMB LCCOMB_X62_Y6_N30 1 " "Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 2.341 ns; Loc. = LCCOMB_X62_Y6_N30; Fanout = 1; COMB Node = 'Counter_Out\[15\]~46'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Counter_Out[14]~45 Counter_Out[15]~46 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.425 ns Counter_Out\[15\] 17 REG LCFF_X62_Y6_N31 3 " "Info: 17: + IC(0.000 ns) + CELL(0.084 ns) = 2.425 ns; Loc. = LCFF_X62_Y6_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.919 ns ( 79.13 % ) " "Info: Total cell delay = 1.919 ns ( 79.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.506 ns ( 20.87 % ) " "Info: Total interconnect delay = 0.506 ns ( 20.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.425 ns" { Counter_Out[1] Counter_Out[1]~19 Counter_Out[2]~21 Counter_Out[3]~23 Counter_Out[4]~25 Counter_Out[5]~27 Counter_Out[6]~29 Counter_Out[7]~31 Counter_Out[8]~33 Counter_Out[9]~35 Counter_Out[10]~37 Counter_Out[11]~39 Counter_Out[12]~41 Counter_Out[13]~43 Counter_Out[14]~45 Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.425 ns" { Counter_Out[1] {} Counter_Out[1]~19 {} Counter_Out[2]~21 {} Counter_Out[3]~23 {} Counter_Out[4]~25 {} Counter_Out[5]~27 {} Counter_Out[6]~29 {} Counter_Out[7]~31 {} Counter_Out[8]~33 {} Counter_Out[9]~35 {} Counter_Out[10]~37 {} Counter_Out[11]~39 {} Counter_Out[12]~41 {} Counter_Out[13]~43 {} Counter_Out[14]~45 {} Counter_Out[15]~46 {} Counter_Out[15] {} } { 0.000ns 0.506ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[4\] destination 5.908 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[4\]\" to destination register is 5.908 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[4\] 1 CLK PIN_AF14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 2; CLK Node = 'SW\[4\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.275 ns) 2.770 ns clock_div:U1\|Mux0 2 COMB LCCOMB_X46_Y15_N2 2 " "Info: 2: + IC(1.496 ns) + CELL(0.275 ns) = 2.770 ns; Loc. = LCCOMB_X46_Y15_N2; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.771 ns" { SW[4] clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.583 ns) + CELL(0.000 ns) 4.353 ns clock_div:U1\|Mux0~clkctrl 3 COMB CLKCTRL_G5 27 " "Info: 3: + IC(1.583 ns) + CELL(0.000 ns) = 4.353 ns; Loc. = CLKCTRL_G5; Fanout = 27; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 5.908 ns Counter_Out\[15\] 4 REG LCFF_X62_Y6_N31 3 " "Info: 4: + IC(1.018 ns) + CELL(0.537 ns) = 5.908 ns; Loc. = LCFF_X62_Y6_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.811 ns ( 30.65 % ) " "Info: Total cell delay = 1.811 ns ( 30.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.097 ns ( 69.35 % ) " "Info: Total interconnect delay = 4.097 ns ( 69.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.908 ns" { SW[4] clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "5.908 ns" { SW[4] {} SW[4]~combout {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.496ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[4\] source 5.908 ns - Longest register " "Info: - Longest clock path from clock \"SW\[4\]\" to source register is 5.908 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[4\] 1 CLK PIN_AF14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 2; CLK Node = 'SW\[4\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.275 ns) 2.770 ns clock_div:U1\|Mux0 2 COMB LCCOMB_X46_Y15_N2 2 " "Info: 2: + IC(1.496 ns) + CELL(0.275 ns) = 2.770 ns; Loc. = LCCOMB_X46_Y15_N2; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.771 ns" { SW[4] clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.583 ns) + CELL(0.000 ns) 4.353 ns clock_div:U1\|Mux0~clkctrl 3 COMB CLKCTRL_G5 27 " "Info: 3: + IC(1.583 ns) + CELL(0.000 ns) = 4.353 ns; Loc. = CLKCTRL_G5; Fanout = 27; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 5.908 ns Counter_Out\[1\] 4 REG LCFF_X62_Y6_N3 4 " "Info: 4: + IC(1.018 ns) + CELL(0.537 ns) = 5.908 ns; Loc. = LCFF_X62_Y6_N3; Fanout = 4; REG Node = 'Counter_Out\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.811 ns ( 30.65 % ) " "Info: Total cell delay = 1.811 ns ( 30.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.097 ns ( 69.35 % ) " "Info: Total interconnect delay = 4.097 ns ( 69.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.908 ns" { SW[4] clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "5.908 ns" { SW[4] {} SW[4]~combout {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[1] {} } { 0.000ns 0.000ns 1.496ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.908 ns" { SW[4] clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "5.908 ns" { SW[4] {} SW[4]~combout {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.496ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.908 ns" { SW[4] clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "5.908 ns" { SW[4] {} SW[4]~combout {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[1] {} } { 0.000ns 0.000ns 1.496ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.425 ns" { Counter_Out[1] Counter_Out[1]~19 Counter_Out[2]~21 Counter_Out[3]~23 Counter_Out[4]~25 Counter_Out[5]~27 Counter_Out[6]~29 Counter_Out[7]~31 Counter_Out[8]~33 Counter_Out[9]~35 Counter_Out[10]~37 Counter_Out[11]~39 Counter_Out[12]~41 Counter_Out[13]~43 Counter_Out[14]~45 Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "2.425 ns" { Counter_Out[1] {} Counter_Out[1]~19 {} Counter_Out[2]~21 {} Counter_Out[3]~23 {} Counter_Out[4]~25 {} Counter_Out[5]~27 {} Counter_Out[6]~29 {} Counter_Out[7]~31 {} Counter_Out[8]~33 {} Counter_Out[9]~35 {} Counter_Out[10]~37 {} Counter_Out[11]~39 {} Counter_Out[12]~41 {} Counter_Out[13]~43 {} Counter_Out[14]~45 {} Counter_Out[15]~46 {} Counter_Out[15] {} } { 0.000ns 0.506ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.908 ns" { SW[4] clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "5.908 ns" { SW[4] {} SW[4]~combout {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.496ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.275ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.908 ns" { SW[4] clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "5.908 ns" { SW[4] {} SW[4]~combout {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[1] {} } { 0.000ns 0.000ns 1.496ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SW\[2\] 2 " "Warning: Circuit may not operate. Detected 2 non-operational path(s) clocked by clock \"SW\[2\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Count1_Out\[0\] Count1_Out\[0\] SW\[2\] 89 ps " "Info: Found hold time violation between source  pin or register \"Count1_Out\[0\]\" and destination pin or register \"Count1_Out\[0\]\" for clock \"SW\[2\]\" (Hold time is 89 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.480 ns + Largest " "Info: + Largest clock skew is 0.480 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[2\] destination 6.934 ns + Longest register " "Info: + Longest clock path from clock \"SW\[2\]\" to destination register is 6.934 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[2\] 1 CLK PIN_P25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 5; CLK Node = 'SW\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.325 ns) + CELL(0.150 ns) 2.474 ns clock_div:U1\|Mux0~16 2 COMB LCCOMB_X42_Y15_N14 1 " "Info: 2: + IC(1.325 ns) + CELL(0.150 ns) = 2.474 ns; Loc. = LCCOMB_X42_Y15_N14; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~16'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.475 ns" { SW[2] clock_div:U1|Mux0~16 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.271 ns) 3.001 ns clock_div:U1\|Mux0~18 3 COMB LCCOMB_X42_Y15_N0 1 " "Info: 3: + IC(0.256 ns) + CELL(0.271 ns) = 3.001 ns; Loc. = LCCOMB_X42_Y15_N0; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.150 ns) 3.796 ns clock_div:U1\|Mux0 4 COMB LCCOMB_X46_Y15_N2 2 " "Info: 4: + IC(0.645 ns) + CELL(0.150 ns) = 3.796 ns; Loc. = LCCOMB_X46_Y15_N2; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.795 ns" { clock_div:U1|Mux0~18 clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.583 ns) + CELL(0.000 ns) 5.379 ns clock_div:U1\|Mux0~clkctrl 5 COMB CLKCTRL_G5 27 " "Info: 5: + IC(1.583 ns) + CELL(0.000 ns) = 5.379 ns; Loc. = CLKCTRL_G5; Fanout = 27; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 6.934 ns Count1_Out\[0\] 6 REG LCFF_X63_Y6_N13 10 " "Info: 6: + IC(1.018 ns) + CELL(0.537 ns) = 6.934 ns; Loc. = LCFF_X63_Y6_N13; Fanout = 10; REG Node = 'Count1_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.107 ns ( 30.39 % ) " "Info: Total cell delay = 2.107 ns ( 30.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.827 ns ( 69.61 % ) " "Info: Total interconnect delay = 4.827 ns ( 69.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.934 ns" { SW[2] clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.934 ns" { SW[2] {} SW[2]~combout {} clock_div:U1|Mux0~16 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.325ns 0.256ns 0.645ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.150ns 0.271ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[2\] source 6.454 ns - Shortest register " "Info: - Shortest clock path from clock \"SW\[2\]\" to source register is 6.454 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[2\] 1 CLK PIN_P25 5 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 5; CLK Node = 'SW\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[2] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.097 ns) + CELL(0.150 ns) 2.246 ns clock_div:U1\|Mux0~20 2 COMB LCCOMB_X46_Y15_N6 1 " "Info: 2: + IC(1.097 ns) + CELL(0.150 ns) = 2.246 ns; Loc. = LCCOMB_X46_Y15_N6; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~20'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.247 ns" { SW[2] clock_div:U1|Mux0~20 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 2.645 ns clock_div:U1\|Mux0~21 3 COMB LCCOMB_X46_Y15_N22 1 " "Info: 3: + IC(0.249 ns) + CELL(0.150 ns) = 2.645 ns; Loc. = LCCOMB_X46_Y15_N22; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 3.316 ns clock_div:U1\|Mux0 4 COMB LCCOMB_X46_Y15_N2 2 " "Info: 4: + IC(0.251 ns) + CELL(0.420 ns) = 3.316 ns; Loc. = LCCOMB_X46_Y15_N2; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { clock_div:U1|Mux0~21 clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.583 ns) + CELL(0.000 ns) 4.899 ns clock_div:U1\|Mux0~clkctrl 5 COMB CLKCTRL_G5 27 " "Info: 5: + IC(1.583 ns) + CELL(0.000 ns) = 4.899 ns; Loc. = CLKCTRL_G5; Fanout = 27; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 6.454 ns Count1_Out\[0\] 6 REG LCFF_X63_Y6_N13 10 " "Info: 6: + IC(1.018 ns) + CELL(0.537 ns) = 6.454 ns; Loc. = LCFF_X63_Y6_N13; Fanout = 10; REG Node = 'Count1_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.256 ns ( 34.96 % ) " "Info: Total cell delay = 2.256 ns ( 34.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.198 ns ( 65.04 % ) " "Info: Total interconnect delay = 4.198 ns ( 65.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.454 ns" { SW[2] clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.454 ns" { SW[2] {} SW[2]~combout {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.097ns 0.249ns 0.251ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.150ns 0.150ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.934 ns" { SW[2] clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.934 ns" { SW[2] {} SW[2]~combout {} clock_div:U1|Mux0~16 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.325ns 0.256ns 0.645ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.150ns 0.271ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.454 ns" { SW[2] clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.454 ns" { SW[2] {} SW[2]~combout {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.097ns 0.249ns 0.251ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.150ns 0.150ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns - Shortest register register " "Info: - Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Count1_Out\[0\] 1 REG LCFF_X63_Y6_N13 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y6_N13; Fanout = 10; REG Node = 'Count1_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Count1_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns Count1_Out\[0\]~3 2 COMB LCCOMB_X63_Y6_N12 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X63_Y6_N12; Fanout = 1; COMB Node = 'Count1_Out\[0\]~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { Count1_Out[0] Count1_Out[0]~3 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns Count1_Out\[0\] 3 REG LCFF_X63_Y6_N13 10 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X63_Y6_N13; Fanout = 10; REG Node = 'Count1_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Count1_Out[0]~3 Count1_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Count1_Out[0] Count1_Out[0]~3 Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Count1_Out[0] {} Count1_Out[0]~3 {} Count1_Out[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.934 ns" { SW[2] clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.934 ns" { SW[2] {} SW[2]~combout {} clock_div:U1|Mux0~16 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.325ns 0.256ns 0.645ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.150ns 0.271ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.454 ns" { SW[2] clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "6.454 ns" { SW[2] {} SW[2]~combout {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.097ns 0.249ns 0.251ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.150ns 0.150ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Count1_Out[0] Count1_Out[0]~3 Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Count1_Out[0] {} Count1_Out[0]~3 {} Count1_Out[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SW\[0\] 6 " "Warning: Circuit may not operate. Detected 6 non-operational path(s) clocked by clock \"SW\[0\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Count1_Out\[0\] Count1_Out\[0\] SW\[0\] 380 ps " "Info: Found hold time violation between source  pin or register \"Count1_Out\[0\]\" and destination pin or register \"Count1_Out\[0\]\" for clock \"SW\[0\]\" (Hold time is 380 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.771 ns + Largest " "Info: + Largest clock skew is 0.771 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[0\] destination 8.654 ns + Longest register " "Info: + Longest clock path from clock \"SW\[0\]\" to destination register is 8.654 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 CLK PIN_N25 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 9; CLK Node = 'SW\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.536 ns) + CELL(0.150 ns) 2.685 ns clock_div:U1\|Mux0~8 2 COMB LCCOMB_X42_Y15_N18 1 " "Info: 2: + IC(1.536 ns) + CELL(0.150 ns) = 2.685 ns; Loc. = LCCOMB_X42_Y15_N18; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~8'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.686 ns" { SW[0] clock_div:U1|Mux0~8 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.438 ns) 3.783 ns clock_div:U1\|Mux0~9 3 COMB LCCOMB_X46_Y15_N20 1 " "Info: 3: + IC(0.660 ns) + CELL(0.438 ns) = 3.783 ns; Loc. = LCCOMB_X46_Y15_N20; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.098 ns" { clock_div:U1|Mux0~8 clock_div:U1|Mux0~9 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 4.316 ns clock_div:U1\|Mux0~19 4 COMB LCCOMB_X46_Y15_N4 1 " "Info: 4: + IC(0.258 ns) + CELL(0.275 ns) = 4.316 ns; Loc. = LCCOMB_X46_Y15_N4; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { clock_div:U1|Mux0~9 clock_div:U1|Mux0~19 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.271 ns) 4.845 ns clock_div:U1\|Mux0~21 5 COMB LCCOMB_X46_Y15_N22 1 " "Info: 5: + IC(0.258 ns) + CELL(0.271 ns) = 4.845 ns; Loc. = LCCOMB_X46_Y15_N22; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { clock_div:U1|Mux0~19 clock_div:U1|Mux0~21 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 5.516 ns clock_div:U1\|Mux0 6 COMB LCCOMB_X46_Y15_N2 2 " "Info: 6: + IC(0.251 ns) + CELL(0.420 ns) = 5.516 ns; Loc. = LCCOMB_X46_Y15_N2; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { clock_div:U1|Mux0~21 clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.583 ns) + CELL(0.000 ns) 7.099 ns clock_div:U1\|Mux0~clkctrl 7 COMB CLKCTRL_G5 27 " "Info: 7: + IC(1.583 ns) + CELL(0.000 ns) = 7.099 ns; Loc. = CLKCTRL_G5; Fanout = 27; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 8.654 ns Count1_Out\[0\] 8 REG LCFF_X63_Y6_N13 10 " "Info: 8: + IC(1.018 ns) + CELL(0.537 ns) = 8.654 ns; Loc. = LCFF_X63_Y6_N13; Fanout = 10; REG Node = 'Count1_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.090 ns ( 35.71 % ) " "Info: Total cell delay = 3.090 ns ( 35.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.564 ns ( 64.29 % ) " "Info: Total interconnect delay = 5.564 ns ( 64.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.654 ns" { SW[0] clock_div:U1|Mux0~8 clock_div:U1|Mux0~9 clock_div:U1|Mux0~19 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.654 ns" { SW[0] {} SW[0]~combout {} clock_div:U1|Mux0~8 {} clock_div:U1|Mux0~9 {} clock_div:U1|Mux0~19 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.536ns 0.660ns 0.258ns 0.258ns 0.251ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.150ns 0.438ns 0.275ns 0.271ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[0\] source 7.883 ns - Shortest register " "Info: - Shortest clock path from clock \"SW\[0\]\" to source register is 7.883 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[0\] 1 CLK PIN_N25 9 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N25; Fanout = 9; CLK Node = 'SW\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.111 ns) + CELL(0.150 ns) 2.260 ns clock_div:U1\|Mux0~14 2 COMB LCCOMB_X46_Y15_N12 1 " "Info: 2: + IC(1.111 ns) + CELL(0.150 ns) = 2.260 ns; Loc. = LCCOMB_X46_Y15_N12; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~14'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { SW[0] clock_div:U1|Mux0~14 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.438 ns) 2.967 ns clock_div:U1\|Mux0~15 3 COMB LCCOMB_X46_Y15_N16 1 " "Info: 3: + IC(0.269 ns) + CELL(0.438 ns) = 2.967 ns; Loc. = LCCOMB_X46_Y15_N16; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { clock_div:U1|Mux0~14 clock_div:U1|Mux0~15 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.438 ns) 3.675 ns clock_div:U1\|Mux0~20 4 COMB LCCOMB_X46_Y15_N6 1 " "Info: 4: + IC(0.270 ns) + CELL(0.438 ns) = 3.675 ns; Loc. = LCCOMB_X46_Y15_N6; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~20'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 4.074 ns clock_div:U1\|Mux0~21 5 COMB LCCOMB_X46_Y15_N22 1 " "Info: 5: + IC(0.249 ns) + CELL(0.150 ns) = 4.074 ns; Loc. = LCCOMB_X46_Y15_N22; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 4.745 ns clock_div:U1\|Mux0 6 COMB LCCOMB_X46_Y15_N2 2 " "Info: 6: + IC(0.251 ns) + CELL(0.420 ns) = 4.745 ns; Loc. = LCCOMB_X46_Y15_N2; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { clock_div:U1|Mux0~21 clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.583 ns) + CELL(0.000 ns) 6.328 ns clock_div:U1\|Mux0~clkctrl 7 COMB CLKCTRL_G5 27 " "Info: 7: + IC(1.583 ns) + CELL(0.000 ns) = 6.328 ns; Loc. = CLKCTRL_G5; Fanout = 27; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 7.883 ns Count1_Out\[0\] 8 REG LCFF_X63_Y6_N13 10 " "Info: 8: + IC(1.018 ns) + CELL(0.537 ns) = 7.883 ns; Loc. = LCFF_X63_Y6_N13; Fanout = 10; REG Node = 'Count1_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.132 ns ( 39.73 % ) " "Info: Total cell delay = 3.132 ns ( 39.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.751 ns ( 60.27 % ) " "Info: Total interconnect delay = 4.751 ns ( 60.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.883 ns" { SW[0] clock_div:U1|Mux0~14 clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.883 ns" { SW[0] {} SW[0]~combout {} clock_div:U1|Mux0~14 {} clock_div:U1|Mux0~15 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.111ns 0.269ns 0.270ns 0.249ns 0.251ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.150ns 0.438ns 0.438ns 0.150ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.654 ns" { SW[0] clock_div:U1|Mux0~8 clock_div:U1|Mux0~9 clock_div:U1|Mux0~19 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.654 ns" { SW[0] {} SW[0]~combout {} clock_div:U1|Mux0~8 {} clock_div:U1|Mux0~9 {} clock_div:U1|Mux0~19 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.536ns 0.660ns 0.258ns 0.258ns 0.251ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.150ns 0.438ns 0.275ns 0.271ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.883 ns" { SW[0] clock_div:U1|Mux0~14 clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.883 ns" { SW[0] {} SW[0]~combout {} clock_div:U1|Mux0~14 {} clock_div:U1|Mux0~15 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.111ns 0.269ns 0.270ns 0.249ns 0.251ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.150ns 0.438ns 0.438ns 0.150ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns - Shortest register register " "Info: - Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Count1_Out\[0\] 1 REG LCFF_X63_Y6_N13 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y6_N13; Fanout = 10; REG Node = 'Count1_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Count1_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns Count1_Out\[0\]~3 2 COMB LCCOMB_X63_Y6_N12 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X63_Y6_N12; Fanout = 1; COMB Node = 'Count1_Out\[0\]~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { Count1_Out[0] Count1_Out[0]~3 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns Count1_Out\[0\] 3 REG LCFF_X63_Y6_N13 10 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X63_Y6_N13; Fanout = 10; REG Node = 'Count1_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Count1_Out[0]~3 Count1_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Count1_Out[0] Count1_Out[0]~3 Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Count1_Out[0] {} Count1_Out[0]~3 {} Count1_Out[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.654 ns" { SW[0] clock_div:U1|Mux0~8 clock_div:U1|Mux0~9 clock_div:U1|Mux0~19 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.654 ns" { SW[0] {} SW[0]~combout {} clock_div:U1|Mux0~8 {} clock_div:U1|Mux0~9 {} clock_div:U1|Mux0~19 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.536ns 0.660ns 0.258ns 0.258ns 0.251ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.150ns 0.438ns 0.275ns 0.271ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.883 ns" { SW[0] clock_div:U1|Mux0~14 clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.883 ns" { SW[0] {} SW[0]~combout {} clock_div:U1|Mux0~14 {} clock_div:U1|Mux0~15 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.111ns 0.269ns 0.270ns 0.249ns 0.251ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.150ns 0.438ns 0.438ns 0.150ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Count1_Out[0] Count1_Out[0]~3 Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Count1_Out[0] {} Count1_Out[0]~3 {} Count1_Out[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "SW\[1\] 59 " "Warning: Circuit may not operate. Detected 59 non-operational path(s) clocked by clock \"SW\[1\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Count1_Out\[0\] Count1_Out\[0\] SW\[1\] 879 ps " "Info: Found hold time violation between source  pin or register \"Count1_Out\[0\]\" and destination pin or register \"Count1_Out\[0\]\" for clock \"SW\[1\]\" (Hold time is 879 ps)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "1.270 ns + Largest " "Info: + Largest clock skew is 1.270 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[1\] destination 8.436 ns + Longest register " "Info: + Longest clock path from clock \"SW\[1\]\" to destination register is 8.436 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[1\] 1 CLK PIN_N26 17 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 17; CLK Node = 'SW\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.197 ns) + CELL(0.271 ns) 2.467 ns clock_div:U1\|Mux0~8 2 COMB LCCOMB_X42_Y15_N18 1 " "Info: 2: + IC(1.197 ns) + CELL(0.271 ns) = 2.467 ns; Loc. = LCCOMB_X42_Y15_N18; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~8'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.468 ns" { SW[1] clock_div:U1|Mux0~8 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.660 ns) + CELL(0.438 ns) 3.565 ns clock_div:U1\|Mux0~9 3 COMB LCCOMB_X46_Y15_N20 1 " "Info: 3: + IC(0.660 ns) + CELL(0.438 ns) = 3.565 ns; Loc. = LCCOMB_X46_Y15_N20; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~9'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.098 ns" { clock_div:U1|Mux0~8 clock_div:U1|Mux0~9 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 4.098 ns clock_div:U1\|Mux0~19 4 COMB LCCOMB_X46_Y15_N4 1 " "Info: 4: + IC(0.258 ns) + CELL(0.275 ns) = 4.098 ns; Loc. = LCCOMB_X46_Y15_N4; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { clock_div:U1|Mux0~9 clock_div:U1|Mux0~19 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.271 ns) 4.627 ns clock_div:U1\|Mux0~21 5 COMB LCCOMB_X46_Y15_N22 1 " "Info: 5: + IC(0.258 ns) + CELL(0.271 ns) = 4.627 ns; Loc. = LCCOMB_X46_Y15_N22; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.529 ns" { clock_div:U1|Mux0~19 clock_div:U1|Mux0~21 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 5.298 ns clock_div:U1\|Mux0 6 COMB LCCOMB_X46_Y15_N2 2 " "Info: 6: + IC(0.251 ns) + CELL(0.420 ns) = 5.298 ns; Loc. = LCCOMB_X46_Y15_N2; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { clock_div:U1|Mux0~21 clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.583 ns) + CELL(0.000 ns) 6.881 ns clock_div:U1\|Mux0~clkctrl 7 COMB CLKCTRL_G5 27 " "Info: 7: + IC(1.583 ns) + CELL(0.000 ns) = 6.881 ns; Loc. = CLKCTRL_G5; Fanout = 27; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 8.436 ns Count1_Out\[0\] 8 REG LCFF_X63_Y6_N13 10 " "Info: 8: + IC(1.018 ns) + CELL(0.537 ns) = 8.436 ns; Loc. = LCFF_X63_Y6_N13; Fanout = 10; REG Node = 'Count1_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.211 ns ( 38.06 % ) " "Info: Total cell delay = 3.211 ns ( 38.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.225 ns ( 61.94 % ) " "Info: Total interconnect delay = 5.225 ns ( 61.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.436 ns" { SW[1] clock_div:U1|Mux0~8 clock_div:U1|Mux0~9 clock_div:U1|Mux0~19 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.436 ns" { SW[1] {} SW[1]~combout {} clock_div:U1|Mux0~8 {} clock_div:U1|Mux0~9 {} clock_div:U1|Mux0~19 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.197ns 0.660ns 0.258ns 0.258ns 0.251ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.271ns 0.438ns 0.275ns 0.271ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[1\] source 7.166 ns - Shortest register " "Info: - Shortest clock path from clock \"SW\[1\]\" to source register is 7.166 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[1\] 1 CLK PIN_N26 17 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 17; CLK Node = 'SW\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[1] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.151 ns) + CELL(0.275 ns) 2.425 ns clock_div:U1\|Mux0~13 2 COMB LCCOMB_X46_Y15_N24 1 " "Info: 2: + IC(1.151 ns) + CELL(0.275 ns) = 2.425 ns; Loc. = LCCOMB_X46_Y15_N24; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~13'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.426 ns" { SW[1] clock_div:U1|Mux0~13 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.275 ns) 2.958 ns clock_div:U1\|Mux0~20 3 COMB LCCOMB_X46_Y15_N6 1 " "Info: 3: + IC(0.258 ns) + CELL(0.275 ns) = 2.958 ns; Loc. = LCCOMB_X46_Y15_N6; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~20'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.533 ns" { clock_div:U1|Mux0~13 clock_div:U1|Mux0~20 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 3.357 ns clock_div:U1\|Mux0~21 4 COMB LCCOMB_X46_Y15_N22 1 " "Info: 4: + IC(0.249 ns) + CELL(0.150 ns) = 3.357 ns; Loc. = LCCOMB_X46_Y15_N22; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 4.028 ns clock_div:U1\|Mux0 5 COMB LCCOMB_X46_Y15_N2 2 " "Info: 5: + IC(0.251 ns) + CELL(0.420 ns) = 4.028 ns; Loc. = LCCOMB_X46_Y15_N2; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { clock_div:U1|Mux0~21 clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.583 ns) + CELL(0.000 ns) 5.611 ns clock_div:U1\|Mux0~clkctrl 6 COMB CLKCTRL_G5 27 " "Info: 6: + IC(1.583 ns) + CELL(0.000 ns) = 5.611 ns; Loc. = CLKCTRL_G5; Fanout = 27; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 7.166 ns Count1_Out\[0\] 7 REG LCFF_X63_Y6_N13 10 " "Info: 7: + IC(1.018 ns) + CELL(0.537 ns) = 7.166 ns; Loc. = LCFF_X63_Y6_N13; Fanout = 10; REG Node = 'Count1_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.656 ns ( 37.06 % ) " "Info: Total cell delay = 2.656 ns ( 37.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.510 ns ( 62.94 % ) " "Info: Total interconnect delay = 4.510 ns ( 62.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.166 ns" { SW[1] clock_div:U1|Mux0~13 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.166 ns" { SW[1] {} SW[1]~combout {} clock_div:U1|Mux0~13 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.151ns 0.258ns 0.249ns 0.251ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.150ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.436 ns" { SW[1] clock_div:U1|Mux0~8 clock_div:U1|Mux0~9 clock_div:U1|Mux0~19 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.436 ns" { SW[1] {} SW[1]~combout {} clock_div:U1|Mux0~8 {} clock_div:U1|Mux0~9 {} clock_div:U1|Mux0~19 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.197ns 0.660ns 0.258ns 0.258ns 0.251ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.271ns 0.438ns 0.275ns 0.271ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.166 ns" { SW[1] clock_div:U1|Mux0~13 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.166 ns" { SW[1] {} SW[1]~combout {} clock_div:U1|Mux0~13 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.151ns 0.258ns 0.249ns 0.251ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.150ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns - Shortest register register " "Info: - Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Count1_Out\[0\] 1 REG LCFF_X63_Y6_N13 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y6_N13; Fanout = 10; REG Node = 'Count1_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Count1_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns Count1_Out\[0\]~3 2 COMB LCCOMB_X63_Y6_N12 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X63_Y6_N12; Fanout = 1; COMB Node = 'Count1_Out\[0\]~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { Count1_Out[0] Count1_Out[0]~3 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns Count1_Out\[0\] 3 REG LCFF_X63_Y6_N13 10 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X63_Y6_N13; Fanout = 10; REG Node = 'Count1_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Count1_Out[0]~3 Count1_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Count1_Out[0] Count1_Out[0]~3 Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Count1_Out[0] {} Count1_Out[0]~3 {} Count1_Out[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.436 ns" { SW[1] clock_div:U1|Mux0~8 clock_div:U1|Mux0~9 clock_div:U1|Mux0~19 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.436 ns" { SW[1] {} SW[1]~combout {} clock_div:U1|Mux0~8 {} clock_div:U1|Mux0~9 {} clock_div:U1|Mux0~19 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.197ns 0.660ns 0.258ns 0.258ns 0.251ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.271ns 0.438ns 0.275ns 0.271ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.166 ns" { SW[1] clock_div:U1|Mux0~13 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.166 ns" { SW[1] {} SW[1]~combout {} clock_div:U1|Mux0~13 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.151ns 0.258ns 0.249ns 0.251ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.275ns 0.275ns 0.150ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Count1_Out[0] Count1_Out[0]~3 Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Count1_Out[0] {} Count1_Out[0]~3 {} Count1_Out[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLOCK_50 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"CLOCK_50\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "Count1_Out\[0\] Count1_Out\[0\] CLOCK_50 36.372 ns " "Info: Found hold time violation between source  pin or register \"Count1_Out\[0\]\" and destination pin or register \"Count1_Out\[0\]\" for clock \"CLOCK_50\" (Hold time is 36.372 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "36.763 ns + Largest " "Info: + Largest clock skew is 36.763 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 45.538 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 45.538 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 33 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.787 ns) 3.299 ns clock_div:U1\|dflipflop:D1\|Q 2 REG LCFF_X41_Y16_N17 3 " "Info: 2: + IC(1.513 ns) + CELL(0.787 ns) = 3.299 ns; Loc. = LCFF_X41_Y16_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D1\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { CLOCK_50 clock_div:U1|dflipflop:D1|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 4.377 ns clock_div:U1\|dflipflop:D2\|Q 3 REG LCFF_X41_Y16_N9 3 " "Info: 3: + IC(0.291 ns) + CELL(0.787 ns) = 4.377 ns; Loc. = LCFF_X41_Y16_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D2\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U1|dflipflop:D1|Q clock_div:U1|dflipflop:D2|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.787 ns) 5.634 ns clock_div:U1\|dflipflop:D3\|Q 4 REG LCFF_X42_Y16_N9 3 " "Info: 4: + IC(0.470 ns) + CELL(0.787 ns) = 5.634 ns; Loc. = LCFF_X42_Y16_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D3\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.257 ns" { clock_div:U1|dflipflop:D2|Q clock_div:U1|dflipflop:D3|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 6.711 ns clock_div:U1\|dflipflop:D4\|Q 5 REG LCFF_X42_Y16_N17 3 " "Info: 5: + IC(0.290 ns) + CELL(0.787 ns) = 6.711 ns; Loc. = LCFF_X42_Y16_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D4\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D3|Q clock_div:U1|dflipflop:D4|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.787 ns) 7.970 ns clock_div:U1\|dflipflop:D5\|Q 6 REG LCFF_X43_Y16_N17 3 " "Info: 6: + IC(0.472 ns) + CELL(0.787 ns) = 7.970 ns; Loc. = LCFF_X43_Y16_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D5\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { clock_div:U1|dflipflop:D4|Q clock_div:U1|dflipflop:D5|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 9.048 ns clock_div:U1\|dflipflop:D6\|Q 7 REG LCFF_X43_Y16_N25 3 " "Info: 7: + IC(0.291 ns) + CELL(0.787 ns) = 9.048 ns; Loc. = LCFF_X43_Y16_N25; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D6\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U1|dflipflop:D5|Q clock_div:U1|dflipflop:D6|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.787 ns) 10.600 ns clock_div:U1\|dflipflop:D7\|Q 8 REG LCFF_X42_Y15_N7 3 " "Info: 8: + IC(0.765 ns) + CELL(0.787 ns) = 10.600 ns; Loc. = LCFF_X42_Y15_N7; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D7\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { clock_div:U1|dflipflop:D6|Q clock_div:U1|dflipflop:D7|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.787 ns) 11.686 ns clock_div:U1\|dflipflop:D8\|Q 9 REG LCFF_X42_Y15_N31 3 " "Info: 9: + IC(0.299 ns) + CELL(0.787 ns) = 11.686 ns; Loc. = LCFF_X42_Y15_N31; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D8\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { clock_div:U1|dflipflop:D7|Q clock_div:U1|dflipflop:D8|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.787 ns) 12.915 ns clock_div:U1\|dflipflop:D9\|Q 10 REG LCFF_X41_Y15_N31 3 " "Info: 10: + IC(0.442 ns) + CELL(0.787 ns) = 12.915 ns; Loc. = LCFF_X41_Y15_N31; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D9\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { clock_div:U1|dflipflop:D8|Q clock_div:U1|dflipflop:D9|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.787 ns) 13.990 ns clock_div:U1\|dflipflop:D10\|Q 11 REG LCFF_X41_Y15_N5 3 " "Info: 11: + IC(0.288 ns) + CELL(0.787 ns) = 13.990 ns; Loc. = LCFF_X41_Y15_N5; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D10\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { clock_div:U1|dflipflop:D9|Q clock_div:U1|dflipflop:D10|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.787 ns) 15.247 ns clock_div:U1\|dflipflop:D11\|Q 12 REG LCFF_X40_Y15_N9 3 " "Info: 12: + IC(0.470 ns) + CELL(0.787 ns) = 15.247 ns; Loc. = LCFF_X40_Y15_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D11\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.257 ns" { clock_div:U1|dflipflop:D10|Q clock_div:U1|dflipflop:D11|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 16.324 ns clock_div:U1\|dflipflop:D12\|Q 13 REG LCFF_X40_Y15_N3 3 " "Info: 13: + IC(0.290 ns) + CELL(0.787 ns) = 16.324 ns; Loc. = LCFF_X40_Y15_N3; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D12\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D11|Q clock_div:U1|dflipflop:D12|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.787 ns) 17.800 ns clock_div:U1\|dflipflop:D13\|Q 14 REG LCFF_X44_Y15_N9 3 " "Info: 14: + IC(0.689 ns) + CELL(0.787 ns) = 17.800 ns; Loc. = LCFF_X44_Y15_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D13\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { clock_div:U1|dflipflop:D12|Q clock_div:U1|dflipflop:D13|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 18.877 ns clock_div:U1\|dflipflop:D14\|Q 15 REG LCFF_X44_Y15_N31 3 " "Info: 15: + IC(0.290 ns) + CELL(0.787 ns) = 18.877 ns; Loc. = LCFF_X44_Y15_N31; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D14\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D13|Q clock_div:U1|dflipflop:D14|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.787 ns) 20.100 ns clock_div:U1\|dflipflop:D15\|Q 16 REG LCFF_X43_Y15_N17 3 " "Info: 16: + IC(0.436 ns) + CELL(0.787 ns) = 20.100 ns; Loc. = LCFF_X43_Y15_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D15\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { clock_div:U1|dflipflop:D14|Q clock_div:U1|dflipflop:D15|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 21.178 ns clock_div:U1\|dflipflop:D16\|Q 17 REG LCFF_X43_Y15_N21 3 " "Info: 17: + IC(0.291 ns) + CELL(0.787 ns) = 21.178 ns; Loc. = LCFF_X43_Y15_N21; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D16\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U1|dflipflop:D15|Q clock_div:U1|dflipflop:D16|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.787 ns) 22.654 ns clock_div:U1\|dflipflop:D17\|Q 18 REG LCFF_X46_Y15_N11 3 " "Info: 18: + IC(0.689 ns) + CELL(0.787 ns) = 22.654 ns; Loc. = LCFF_X46_Y15_N11; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D17\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { clock_div:U1|dflipflop:D16|Q clock_div:U1|dflipflop:D17|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.787 ns) 23.740 ns clock_div:U1\|dflipflop:D18\|Q 19 REG LCFF_X46_Y15_N27 3 " "Info: 19: + IC(0.299 ns) + CELL(0.787 ns) = 23.740 ns; Loc. = LCFF_X46_Y15_N27; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D18\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { clock_div:U1|dflipflop:D17|Q clock_div:U1|dflipflop:D18|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.787 ns) 24.998 ns clock_div:U1\|dflipflop:D19\|Q 20 REG LCFF_X47_Y15_N5 3 " "Info: 20: + IC(0.471 ns) + CELL(0.787 ns) = 24.998 ns; Loc. = LCFF_X47_Y15_N5; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D19\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { clock_div:U1|dflipflop:D18|Q clock_div:U1|dflipflop:D19|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 26.075 ns clock_div:U1\|dflipflop:D20\|Q 21 REG LCFF_X47_Y15_N15 3 " "Info: 21: + IC(0.290 ns) + CELL(0.787 ns) = 26.075 ns; Loc. = LCFF_X47_Y15_N15; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D20\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D19|Q clock_div:U1|dflipflop:D20|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.787 ns) 27.585 ns clock_div:U1\|dflipflop:D21\|Q 22 REG LCFF_X45_Y15_N19 3 " "Info: 22: + IC(0.723 ns) + CELL(0.787 ns) = 27.585 ns; Loc. = LCFF_X45_Y15_N19; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D21\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { clock_div:U1|dflipflop:D20|Q clock_div:U1|dflipflop:D21|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 28.663 ns clock_div:U1\|dflipflop:D22\|Q 23 REG LCFF_X45_Y15_N17 3 " "Info: 23: + IC(0.291 ns) + CELL(0.787 ns) = 28.663 ns; Loc. = LCFF_X45_Y15_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D22\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U1|dflipflop:D21|Q clock_div:U1|dflipflop:D22|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.787 ns) 30.219 ns clock_div:U1\|dflipflop:D23\|Q 24 REG LCFF_X46_Y16_N17 3 " "Info: 24: + IC(0.769 ns) + CELL(0.787 ns) = 30.219 ns; Loc. = LCFF_X46_Y16_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D23\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { clock_div:U1|dflipflop:D22|Q clock_div:U1|dflipflop:D23|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 31.297 ns clock_div:U1\|dflipflop:D24\|Q 25 REG LCFF_X46_Y16_N1 3 " "Info: 25: + IC(0.291 ns) + CELL(0.787 ns) = 31.297 ns; Loc. = LCFF_X46_Y16_N1; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D24\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U1|dflipflop:D23|Q clock_div:U1|dflipflop:D24|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.787 ns) 32.774 ns clock_div:U1\|dflipflop:D25\|Q 26 REG LCFF_X45_Y17_N9 3 " "Info: 26: + IC(0.690 ns) + CELL(0.787 ns) = 32.774 ns; Loc. = LCFF_X45_Y17_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D25\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { clock_div:U1|dflipflop:D24|Q clock_div:U1|dflipflop:D25|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 33.851 ns clock_div:U1\|dflipflop:D26\|Q 27 REG LCFF_X45_Y17_N31 3 " "Info: 27: + IC(0.290 ns) + CELL(0.787 ns) = 33.851 ns; Loc. = LCFF_X45_Y17_N31; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D26\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D25|Q clock_div:U1|dflipflop:D26|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.787 ns) 35.068 ns clock_div:U1\|dflipflop:D27\|Q 28 REG LCFF_X46_Y17_N11 3 " "Info: 28: + IC(0.430 ns) + CELL(0.787 ns) = 35.068 ns; Loc. = LCFF_X46_Y17_N11; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D27\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { clock_div:U1|dflipflop:D26|Q clock_div:U1|dflipflop:D27|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 36.146 ns clock_div:U1\|dflipflop:D28\|Q 29 REG LCFF_X46_Y17_N21 3 " "Info: 29: + IC(0.291 ns) + CELL(0.787 ns) = 36.146 ns; Loc. = LCFF_X46_Y17_N21; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D28\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U1|dflipflop:D27|Q clock_div:U1|dflipflop:D28|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.787 ns) 37.403 ns clock_div:U1\|dflipflop:D29\|Q 30 REG LCFF_X47_Y17_N19 3 " "Info: 30: + IC(0.470 ns) + CELL(0.787 ns) = 37.403 ns; Loc. = LCFF_X47_Y17_N19; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D29\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.257 ns" { clock_div:U1|dflipflop:D28|Q clock_div:U1|dflipflop:D29|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.787 ns) 38.485 ns clock_div:U1\|dflipflop:D30\|Q 31 REG LCFF_X47_Y17_N17 3 " "Info: 31: + IC(0.295 ns) + CELL(0.787 ns) = 38.485 ns; Loc. = LCFF_X47_Y17_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D30\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { clock_div:U1|dflipflop:D29|Q clock_div:U1|dflipflop:D30|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.787 ns) 39.744 ns clock_div:U1\|dflipflop:D31\|Q 32 REG LCFF_X47_Y16_N17 1 " "Info: 32: + IC(0.472 ns) + CELL(0.787 ns) = 39.744 ns; Loc. = LCFF_X47_Y16_N17; Fanout = 1; REG Node = 'clock_div:U1\|dflipflop:D31\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { clock_div:U1|dflipflop:D30|Q clock_div:U1|dflipflop:D31|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.150 ns) 40.622 ns clock_div:U1\|Mux0~15 33 COMB LCCOMB_X46_Y15_N16 1 " "Info: 33: + IC(0.728 ns) + CELL(0.150 ns) = 40.622 ns; Loc. = LCCOMB_X46_Y15_N16; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { clock_div:U1|dflipflop:D31|Q clock_div:U1|Mux0~15 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.438 ns) 41.330 ns clock_div:U1\|Mux0~20 34 COMB LCCOMB_X46_Y15_N6 1 " "Info: 34: + IC(0.270 ns) + CELL(0.438 ns) = 41.330 ns; Loc. = LCCOMB_X46_Y15_N6; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~20'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 41.729 ns clock_div:U1\|Mux0~21 35 COMB LCCOMB_X46_Y15_N22 1 " "Info: 35: + IC(0.249 ns) + CELL(0.150 ns) = 41.729 ns; Loc. = LCCOMB_X46_Y15_N22; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 42.400 ns clock_div:U1\|Mux0 36 COMB LCCOMB_X46_Y15_N2 2 " "Info: 36: + IC(0.251 ns) + CELL(0.420 ns) = 42.400 ns; Loc. = LCCOMB_X46_Y15_N2; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { clock_div:U1|Mux0~21 clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.583 ns) + CELL(0.000 ns) 43.983 ns clock_div:U1\|Mux0~clkctrl 37 COMB CLKCTRL_G5 27 " "Info: 37: + IC(1.583 ns) + CELL(0.000 ns) = 43.983 ns; Loc. = CLKCTRL_G5; Fanout = 27; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 45.538 ns Count1_Out\[0\] 38 REG LCFF_X63_Y6_N13 10 " "Info: 38: + IC(1.018 ns) + CELL(0.537 ns) = 45.538 ns; Loc. = LCFF_X63_Y6_N13; Fanout = 10; REG Node = 'Count1_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "27.091 ns ( 59.49 % ) " "Info: Total cell delay = 27.091 ns ( 59.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.447 ns ( 40.51 % ) " "Info: Total interconnect delay = 18.447 ns ( 40.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "45.538 ns" { CLOCK_50 clock_div:U1|dflipflop:D1|Q clock_div:U1|dflipflop:D2|Q clock_div:U1|dflipflop:D3|Q clock_div:U1|dflipflop:D4|Q clock_div:U1|dflipflop:D5|Q clock_div:U1|dflipflop:D6|Q clock_div:U1|dflipflop:D7|Q clock_div:U1|dflipflop:D8|Q clock_div:U1|dflipflop:D9|Q clock_div:U1|dflipflop:D10|Q clock_div:U1|dflipflop:D11|Q clock_div:U1|dflipflop:D12|Q clock_div:U1|dflipflop:D13|Q clock_div:U1|dflipflop:D14|Q clock_div:U1|dflipflop:D15|Q clock_div:U1|dflipflop:D16|Q clock_div:U1|dflipflop:D17|Q clock_div:U1|dflipflop:D18|Q clock_div:U1|dflipflop:D19|Q clock_div:U1|dflipflop:D20|Q clock_div:U1|dflipflop:D21|Q clock_div:U1|dflipflop:D22|Q clock_div:U1|dflipflop:D23|Q clock_div:U1|dflipflop:D24|Q clock_div:U1|dflipflop:D25|Q clock_div:U1|dflipflop:D26|Q clock_div:U1|dflipflop:D27|Q clock_div:U1|dflipflop:D28|Q clock_div:U1|dflipflop:D29|Q clock_div:U1|dflipflop:D30|Q clock_div:U1|dflipflop:D31|Q clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "45.538 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|dflipflop:D1|Q {} clock_div:U1|dflipflop:D2|Q {} clock_div:U1|dflipflop:D3|Q {} clock_div:U1|dflipflop:D4|Q {} clock_div:U1|dflipflop:D5|Q {} clock_div:U1|dflipflop:D6|Q {} clock_div:U1|dflipflop:D7|Q {} clock_div:U1|dflipflop:D8|Q {} clock_div:U1|dflipflop:D9|Q {} clock_div:U1|dflipflop:D10|Q {} clock_div:U1|dflipflop:D11|Q {} clock_div:U1|dflipflop:D12|Q {} clock_div:U1|dflipflop:D13|Q {} clock_div:U1|dflipflop:D14|Q {} clock_div:U1|dflipflop:D15|Q {} clock_div:U1|dflipflop:D16|Q {} clock_div:U1|dflipflop:D17|Q {} clock_div:U1|dflipflop:D18|Q {} clock_div:U1|dflipflop:D19|Q {} clock_div:U1|dflipflop:D20|Q {} clock_div:U1|dflipflop:D21|Q {} clock_div:U1|dflipflop:D22|Q {} clock_div:U1|dflipflop:D23|Q {} clock_div:U1|dflipflop:D24|Q {} clock_div:U1|dflipflop:D25|Q {} clock_div:U1|dflipflop:D26|Q {} clock_div:U1|dflipflop:D27|Q {} clock_div:U1|dflipflop:D28|Q {} clock_div:U1|dflipflop:D29|Q {} clock_div:U1|dflipflop:D30|Q {} clock_div:U1|dflipflop:D31|Q {} clock_div:U1|Mux0~15 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.513ns 0.291ns 0.470ns 0.290ns 0.472ns 0.291ns 0.765ns 0.299ns 0.442ns 0.288ns 0.470ns 0.290ns 0.689ns 0.290ns 0.436ns 0.291ns 0.689ns 0.299ns 0.471ns 0.290ns 0.723ns 0.291ns 0.769ns 0.291ns 0.690ns 0.290ns 0.430ns 0.291ns 0.470ns 0.295ns 0.472ns 0.728ns 0.270ns 0.249ns 0.251ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.438ns 0.150ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 8.775 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK_50\" to source register is 8.775 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 33 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.420 ns) 2.965 ns clock_div:U1\|Mux0~0 2 COMB LCCOMB_X42_Y15_N12 1 " "Info: 2: + IC(1.546 ns) + CELL(0.420 ns) = 2.965 ns; Loc. = LCCOMB_X42_Y15_N12; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { CLOCK_50 clock_div:U1|Mux0~0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.438 ns) 3.674 ns clock_div:U1\|Mux0~1 3 COMB LCCOMB_X42_Y15_N4 1 " "Info: 3: + IC(0.271 ns) + CELL(0.438 ns) = 3.674 ns; Loc. = LCCOMB_X42_Y15_N4; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { clock_div:U1|Mux0~0 clock_div:U1|Mux0~1 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.388 ns) 4.315 ns clock_div:U1\|Mux0~16 4 COMB LCCOMB_X42_Y15_N14 1 " "Info: 4: + IC(0.253 ns) + CELL(0.388 ns) = 4.315 ns; Loc. = LCCOMB_X42_Y15_N14; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~16'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { clock_div:U1|Mux0~1 clock_div:U1|Mux0~16 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.271 ns) 4.842 ns clock_div:U1\|Mux0~18 5 COMB LCCOMB_X42_Y15_N0 1 " "Info: 5: + IC(0.256 ns) + CELL(0.271 ns) = 4.842 ns; Loc. = LCCOMB_X42_Y15_N0; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.150 ns) 5.637 ns clock_div:U1\|Mux0 6 COMB LCCOMB_X46_Y15_N2 2 " "Info: 6: + IC(0.645 ns) + CELL(0.150 ns) = 5.637 ns; Loc. = LCCOMB_X46_Y15_N2; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.795 ns" { clock_div:U1|Mux0~18 clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.583 ns) + CELL(0.000 ns) 7.220 ns clock_div:U1\|Mux0~clkctrl 7 COMB CLKCTRL_G5 27 " "Info: 7: + IC(1.583 ns) + CELL(0.000 ns) = 7.220 ns; Loc. = CLKCTRL_G5; Fanout = 27; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 8.775 ns Count1_Out\[0\] 8 REG LCFF_X63_Y6_N13 10 " "Info: 8: + IC(1.018 ns) + CELL(0.537 ns) = 8.775 ns; Loc. = LCFF_X63_Y6_N13; Fanout = 10; REG Node = 'Count1_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.203 ns ( 36.50 % ) " "Info: Total cell delay = 3.203 ns ( 36.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.572 ns ( 63.50 % ) " "Info: Total interconnect delay = 5.572 ns ( 63.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.775 ns" { CLOCK_50 clock_div:U1|Mux0~0 clock_div:U1|Mux0~1 clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.775 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|Mux0~0 {} clock_div:U1|Mux0~1 {} clock_div:U1|Mux0~16 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.546ns 0.271ns 0.253ns 0.256ns 0.645ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.420ns 0.438ns 0.388ns 0.271ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "45.538 ns" { CLOCK_50 clock_div:U1|dflipflop:D1|Q clock_div:U1|dflipflop:D2|Q clock_div:U1|dflipflop:D3|Q clock_div:U1|dflipflop:D4|Q clock_div:U1|dflipflop:D5|Q clock_div:U1|dflipflop:D6|Q clock_div:U1|dflipflop:D7|Q clock_div:U1|dflipflop:D8|Q clock_div:U1|dflipflop:D9|Q clock_div:U1|dflipflop:D10|Q clock_div:U1|dflipflop:D11|Q clock_div:U1|dflipflop:D12|Q clock_div:U1|dflipflop:D13|Q clock_div:U1|dflipflop:D14|Q clock_div:U1|dflipflop:D15|Q clock_div:U1|dflipflop:D16|Q clock_div:U1|dflipflop:D17|Q clock_div:U1|dflipflop:D18|Q clock_div:U1|dflipflop:D19|Q clock_div:U1|dflipflop:D20|Q clock_div:U1|dflipflop:D21|Q clock_div:U1|dflipflop:D22|Q clock_div:U1|dflipflop:D23|Q clock_div:U1|dflipflop:D24|Q clock_div:U1|dflipflop:D25|Q clock_div:U1|dflipflop:D26|Q clock_div:U1|dflipflop:D27|Q clock_div:U1|dflipflop:D28|Q clock_div:U1|dflipflop:D29|Q clock_div:U1|dflipflop:D30|Q clock_div:U1|dflipflop:D31|Q clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "45.538 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|dflipflop:D1|Q {} clock_div:U1|dflipflop:D2|Q {} clock_div:U1|dflipflop:D3|Q {} clock_div:U1|dflipflop:D4|Q {} clock_div:U1|dflipflop:D5|Q {} clock_div:U1|dflipflop:D6|Q {} clock_div:U1|dflipflop:D7|Q {} clock_div:U1|dflipflop:D8|Q {} clock_div:U1|dflipflop:D9|Q {} clock_div:U1|dflipflop:D10|Q {} clock_div:U1|dflipflop:D11|Q {} clock_div:U1|dflipflop:D12|Q {} clock_div:U1|dflipflop:D13|Q {} clock_div:U1|dflipflop:D14|Q {} clock_div:U1|dflipflop:D15|Q {} clock_div:U1|dflipflop:D16|Q {} clock_div:U1|dflipflop:D17|Q {} clock_div:U1|dflipflop:D18|Q {} clock_div:U1|dflipflop:D19|Q {} clock_div:U1|dflipflop:D20|Q {} clock_div:U1|dflipflop:D21|Q {} clock_div:U1|dflipflop:D22|Q {} clock_div:U1|dflipflop:D23|Q {} clock_div:U1|dflipflop:D24|Q {} clock_div:U1|dflipflop:D25|Q {} clock_div:U1|dflipflop:D26|Q {} clock_div:U1|dflipflop:D27|Q {} clock_div:U1|dflipflop:D28|Q {} clock_div:U1|dflipflop:D29|Q {} clock_div:U1|dflipflop:D30|Q {} clock_div:U1|dflipflop:D31|Q {} clock_div:U1|Mux0~15 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.513ns 0.291ns 0.470ns 0.290ns 0.472ns 0.291ns 0.765ns 0.299ns 0.442ns 0.288ns 0.470ns 0.290ns 0.689ns 0.290ns 0.436ns 0.291ns 0.689ns 0.299ns 0.471ns 0.290ns 0.723ns 0.291ns 0.769ns 0.291ns 0.690ns 0.290ns 0.430ns 0.291ns 0.470ns 0.295ns 0.472ns 0.728ns 0.270ns 0.249ns 0.251ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.438ns 0.150ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.775 ns" { CLOCK_50 clock_div:U1|Mux0~0 clock_div:U1|Mux0~1 clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.775 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|Mux0~0 {} clock_div:U1|Mux0~1 {} clock_div:U1|Mux0~16 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.546ns 0.271ns 0.253ns 0.256ns 0.645ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.420ns 0.438ns 0.388ns 0.271ns 0.150ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns - Shortest register register " "Info: - Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Count1_Out\[0\] 1 REG LCFF_X63_Y6_N13 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y6_N13; Fanout = 10; REG Node = 'Count1_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Count1_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns Count1_Out\[0\]~3 2 COMB LCCOMB_X63_Y6_N12 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X63_Y6_N12; Fanout = 1; COMB Node = 'Count1_Out\[0\]~3'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { Count1_Out[0] Count1_Out[0]~3 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns Count1_Out\[0\] 3 REG LCFF_X63_Y6_N13 10 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X63_Y6_N13; Fanout = 10; REG Node = 'Count1_Out\[0\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Count1_Out[0]~3 Count1_Out[0] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Count1_Out[0] Count1_Out[0]~3 Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Count1_Out[0] {} Count1_Out[0]~3 {} Count1_Out[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 179 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "45.538 ns" { CLOCK_50 clock_div:U1|dflipflop:D1|Q clock_div:U1|dflipflop:D2|Q clock_div:U1|dflipflop:D3|Q clock_div:U1|dflipflop:D4|Q clock_div:U1|dflipflop:D5|Q clock_div:U1|dflipflop:D6|Q clock_div:U1|dflipflop:D7|Q clock_div:U1|dflipflop:D8|Q clock_div:U1|dflipflop:D9|Q clock_div:U1|dflipflop:D10|Q clock_div:U1|dflipflop:D11|Q clock_div:U1|dflipflop:D12|Q clock_div:U1|dflipflop:D13|Q clock_div:U1|dflipflop:D14|Q clock_div:U1|dflipflop:D15|Q clock_div:U1|dflipflop:D16|Q clock_div:U1|dflipflop:D17|Q clock_div:U1|dflipflop:D18|Q clock_div:U1|dflipflop:D19|Q clock_div:U1|dflipflop:D20|Q clock_div:U1|dflipflop:D21|Q clock_div:U1|dflipflop:D22|Q clock_div:U1|dflipflop:D23|Q clock_div:U1|dflipflop:D24|Q clock_div:U1|dflipflop:D25|Q clock_div:U1|dflipflop:D26|Q clock_div:U1|dflipflop:D27|Q clock_div:U1|dflipflop:D28|Q clock_div:U1|dflipflop:D29|Q clock_div:U1|dflipflop:D30|Q clock_div:U1|dflipflop:D31|Q clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "45.538 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|dflipflop:D1|Q {} clock_div:U1|dflipflop:D2|Q {} clock_div:U1|dflipflop:D3|Q {} clock_div:U1|dflipflop:D4|Q {} clock_div:U1|dflipflop:D5|Q {} clock_div:U1|dflipflop:D6|Q {} clock_div:U1|dflipflop:D7|Q {} clock_div:U1|dflipflop:D8|Q {} clock_div:U1|dflipflop:D9|Q {} clock_div:U1|dflipflop:D10|Q {} clock_div:U1|dflipflop:D11|Q {} clock_div:U1|dflipflop:D12|Q {} clock_div:U1|dflipflop:D13|Q {} clock_div:U1|dflipflop:D14|Q {} clock_div:U1|dflipflop:D15|Q {} clock_div:U1|dflipflop:D16|Q {} clock_div:U1|dflipflop:D17|Q {} clock_div:U1|dflipflop:D18|Q {} clock_div:U1|dflipflop:D19|Q {} clock_div:U1|dflipflop:D20|Q {} clock_div:U1|dflipflop:D21|Q {} clock_div:U1|dflipflop:D22|Q {} clock_div:U1|dflipflop:D23|Q {} clock_div:U1|dflipflop:D24|Q {} clock_div:U1|dflipflop:D25|Q {} clock_div:U1|dflipflop:D26|Q {} clock_div:U1|dflipflop:D27|Q {} clock_div:U1|dflipflop:D28|Q {} clock_div:U1|dflipflop:D29|Q {} clock_div:U1|dflipflop:D30|Q {} clock_div:U1|dflipflop:D31|Q {} clock_div:U1|Mux0~15 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.513ns 0.291ns 0.470ns 0.290ns 0.472ns 0.291ns 0.765ns 0.299ns 0.442ns 0.288ns 0.470ns 0.290ns 0.689ns 0.290ns 0.436ns 0.291ns 0.689ns 0.299ns 0.471ns 0.290ns 0.723ns 0.291ns 0.769ns 0.291ns 0.690ns 0.290ns 0.430ns 0.291ns 0.470ns 0.295ns 0.472ns 0.728ns 0.270ns 0.249ns 0.251ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.438ns 0.150ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "8.775 ns" { CLOCK_50 clock_div:U1|Mux0~0 clock_div:U1|Mux0~1 clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "8.775 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|Mux0~0 {} clock_div:U1|Mux0~1 {} clock_div:U1|Mux0~16 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count1_Out[0] {} } { 0.000ns 0.000ns 1.546ns 0.271ns 0.253ns 0.256ns 0.645ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.420ns 0.438ns 0.388ns 0.271ns 0.150ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { Count1_Out[0] Count1_Out[0]~3 Count1_Out[0] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { Count1_Out[0] {} Count1_Out[0]~3 {} Count1_Out[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Counter_Out\[15\] SW\[17\] SW\[4\] 3.331 ns register " "Info: tsu for register \"Counter_Out\[15\]\" (data pin = \"SW\[17\]\", clock pin = \"SW\[4\]\") is 3.331 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.275 ns + Longest pin register " "Info: + Longest pin to register delay is 9.275 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 PIN PIN_V2 29 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 29; PIN Node = 'SW\[17\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.525 ns) + CELL(0.393 ns) 7.770 ns Counter_Out\[1\]~19 2 COMB LCCOMB_X62_Y6_N2 2 " "Info: 2: + IC(6.525 ns) + CELL(0.393 ns) = 7.770 ns; Loc. = LCCOMB_X62_Y6_N2; Fanout = 2; COMB Node = 'Counter_Out\[1\]~19'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.918 ns" { SW[17] Counter_Out[1]~19 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.841 ns Counter_Out\[2\]~21 3 COMB LCCOMB_X62_Y6_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 7.841 ns; Loc. = LCCOMB_X62_Y6_N4; Fanout = 2; COMB Node = 'Counter_Out\[2\]~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[1]~19 Counter_Out[2]~21 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.912 ns Counter_Out\[3\]~23 4 COMB LCCOMB_X62_Y6_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 7.912 ns; Loc. = LCCOMB_X62_Y6_N6; Fanout = 2; COMB Node = 'Counter_Out\[3\]~23'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[2]~21 Counter_Out[3]~23 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.983 ns Counter_Out\[4\]~25 5 COMB LCCOMB_X62_Y6_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 7.983 ns; Loc. = LCCOMB_X62_Y6_N8; Fanout = 2; COMB Node = 'Counter_Out\[4\]~25'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[3]~23 Counter_Out[4]~25 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.054 ns Counter_Out\[5\]~27 6 COMB LCCOMB_X62_Y6_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 8.054 ns; Loc. = LCCOMB_X62_Y6_N10; Fanout = 2; COMB Node = 'Counter_Out\[5\]~27'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[4]~25 Counter_Out[5]~27 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.125 ns Counter_Out\[6\]~29 7 COMB LCCOMB_X62_Y6_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 8.125 ns; Loc. = LCCOMB_X62_Y6_N12; Fanout = 2; COMB Node = 'Counter_Out\[6\]~29'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[5]~27 Counter_Out[6]~29 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 8.284 ns Counter_Out\[7\]~31 8 COMB LCCOMB_X62_Y6_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 8.284 ns; Loc. = LCCOMB_X62_Y6_N14; Fanout = 2; COMB Node = 'Counter_Out\[7\]~31'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Counter_Out[6]~29 Counter_Out[7]~31 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.355 ns Counter_Out\[8\]~33 9 COMB LCCOMB_X62_Y6_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 8.355 ns; Loc. = LCCOMB_X62_Y6_N16; Fanout = 2; COMB Node = 'Counter_Out\[8\]~33'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[7]~31 Counter_Out[8]~33 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.426 ns Counter_Out\[9\]~35 10 COMB LCCOMB_X62_Y6_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 8.426 ns; Loc. = LCCOMB_X62_Y6_N18; Fanout = 2; COMB Node = 'Counter_Out\[9\]~35'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[8]~33 Counter_Out[9]~35 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.497 ns Counter_Out\[10\]~37 11 COMB LCCOMB_X62_Y6_N20 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 8.497 ns; Loc. = LCCOMB_X62_Y6_N20; Fanout = 2; COMB Node = 'Counter_Out\[10\]~37'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[9]~35 Counter_Out[10]~37 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.568 ns Counter_Out\[11\]~39 12 COMB LCCOMB_X62_Y6_N22 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 8.568 ns; Loc. = LCCOMB_X62_Y6_N22; Fanout = 2; COMB Node = 'Counter_Out\[11\]~39'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[10]~37 Counter_Out[11]~39 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.639 ns Counter_Out\[12\]~41 13 COMB LCCOMB_X62_Y6_N24 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 8.639 ns; Loc. = LCCOMB_X62_Y6_N24; Fanout = 2; COMB Node = 'Counter_Out\[12\]~41'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[11]~39 Counter_Out[12]~41 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.710 ns Counter_Out\[13\]~43 14 COMB LCCOMB_X62_Y6_N26 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 8.710 ns; Loc. = LCCOMB_X62_Y6_N26; Fanout = 2; COMB Node = 'Counter_Out\[13\]~43'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[12]~41 Counter_Out[13]~43 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.781 ns Counter_Out\[14\]~45 15 COMB LCCOMB_X62_Y6_N28 1 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 8.781 ns; Loc. = LCCOMB_X62_Y6_N28; Fanout = 1; COMB Node = 'Counter_Out\[14\]~45'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Counter_Out[13]~43 Counter_Out[14]~45 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.191 ns Counter_Out\[15\]~46 16 COMB LCCOMB_X62_Y6_N30 1 " "Info: 16: + IC(0.000 ns) + CELL(0.410 ns) = 9.191 ns; Loc. = LCCOMB_X62_Y6_N30; Fanout = 1; COMB Node = 'Counter_Out\[15\]~46'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Counter_Out[14]~45 Counter_Out[15]~46 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.275 ns Counter_Out\[15\] 17 REG LCFF_X62_Y6_N31 3 " "Info: 17: + IC(0.000 ns) + CELL(0.084 ns) = 9.275 ns; Loc. = LCFF_X62_Y6_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.750 ns ( 29.65 % ) " "Info: Total cell delay = 2.750 ns ( 29.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.525 ns ( 70.35 % ) " "Info: Total interconnect delay = 6.525 ns ( 70.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.275 ns" { SW[17] Counter_Out[1]~19 Counter_Out[2]~21 Counter_Out[3]~23 Counter_Out[4]~25 Counter_Out[5]~27 Counter_Out[6]~29 Counter_Out[7]~31 Counter_Out[8]~33 Counter_Out[9]~35 Counter_Out[10]~37 Counter_Out[11]~39 Counter_Out[12]~41 Counter_Out[13]~43 Counter_Out[14]~45 Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.275 ns" { SW[17] {} SW[17]~combout {} Counter_Out[1]~19 {} Counter_Out[2]~21 {} Counter_Out[3]~23 {} Counter_Out[4]~25 {} Counter_Out[5]~27 {} Counter_Out[6]~29 {} Counter_Out[7]~31 {} Counter_Out[8]~33 {} Counter_Out[9]~35 {} Counter_Out[10]~37 {} Counter_Out[11]~39 {} Counter_Out[12]~41 {} Counter_Out[13]~43 {} Counter_Out[14]~45 {} Counter_Out[15]~46 {} Counter_Out[15] {} } { 0.000ns 0.000ns 6.525ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.852ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[4\] destination 5.908 ns - Shortest register " "Info: - Shortest clock path from clock \"SW\[4\]\" to destination register is 5.908 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns SW\[4\] 1 CLK PIN_AF14 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_AF14; Fanout = 2; CLK Node = 'SW\[4\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[4] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.496 ns) + CELL(0.275 ns) 2.770 ns clock_div:U1\|Mux0 2 COMB LCCOMB_X46_Y15_N2 2 " "Info: 2: + IC(1.496 ns) + CELL(0.275 ns) = 2.770 ns; Loc. = LCCOMB_X46_Y15_N2; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.771 ns" { SW[4] clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.583 ns) + CELL(0.000 ns) 4.353 ns clock_div:U1\|Mux0~clkctrl 3 COMB CLKCTRL_G5 27 " "Info: 3: + IC(1.583 ns) + CELL(0.000 ns) = 4.353 ns; Loc. = CLKCTRL_G5; Fanout = 27; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 5.908 ns Counter_Out\[15\] 4 REG LCFF_X62_Y6_N31 3 " "Info: 4: + IC(1.018 ns) + CELL(0.537 ns) = 5.908 ns; Loc. = LCFF_X62_Y6_N31; Fanout = 3; REG Node = 'Counter_Out\[15\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.811 ns ( 30.65 % ) " "Info: Total cell delay = 1.811 ns ( 30.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.097 ns ( 69.35 % ) " "Info: Total interconnect delay = 4.097 ns ( 69.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.908 ns" { SW[4] clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "5.908 ns" { SW[4] {} SW[4]~combout {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.496ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "9.275 ns" { SW[17] Counter_Out[1]~19 Counter_Out[2]~21 Counter_Out[3]~23 Counter_Out[4]~25 Counter_Out[5]~27 Counter_Out[6]~29 Counter_Out[7]~31 Counter_Out[8]~33 Counter_Out[9]~35 Counter_Out[10]~37 Counter_Out[11]~39 Counter_Out[12]~41 Counter_Out[13]~43 Counter_Out[14]~45 Counter_Out[15]~46 Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "9.275 ns" { SW[17] {} SW[17]~combout {} Counter_Out[1]~19 {} Counter_Out[2]~21 {} Counter_Out[3]~23 {} Counter_Out[4]~25 {} Counter_Out[5]~27 {} Counter_Out[6]~29 {} Counter_Out[7]~31 {} Counter_Out[8]~33 {} Counter_Out[9]~35 {} Counter_Out[10]~37 {} Counter_Out[11]~39 {} Counter_Out[12]~41 {} Counter_Out[13]~43 {} Counter_Out[14]~45 {} Counter_Out[15]~46 {} Counter_Out[15] {} } { 0.000ns 0.000ns 6.525ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.852ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.084ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.908 ns" { SW[4] clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[15] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "5.908 ns" { SW[4] {} SW[4]~combout {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[15] {} } { 0.000ns 0.000ns 1.496ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.275ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 HEX0\[1\] Count0_Out\[2\] 53.306 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"HEX0\[1\]\" through register \"Count0_Out\[2\]\" is 53.306 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 source 45.538 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to source register is 45.538 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 33 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.787 ns) 3.299 ns clock_div:U1\|dflipflop:D1\|Q 2 REG LCFF_X41_Y16_N17 3 " "Info: 2: + IC(1.513 ns) + CELL(0.787 ns) = 3.299 ns; Loc. = LCFF_X41_Y16_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D1\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { CLOCK_50 clock_div:U1|dflipflop:D1|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 4.377 ns clock_div:U1\|dflipflop:D2\|Q 3 REG LCFF_X41_Y16_N9 3 " "Info: 3: + IC(0.291 ns) + CELL(0.787 ns) = 4.377 ns; Loc. = LCFF_X41_Y16_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D2\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U1|dflipflop:D1|Q clock_div:U1|dflipflop:D2|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.787 ns) 5.634 ns clock_div:U1\|dflipflop:D3\|Q 4 REG LCFF_X42_Y16_N9 3 " "Info: 4: + IC(0.470 ns) + CELL(0.787 ns) = 5.634 ns; Loc. = LCFF_X42_Y16_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D3\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.257 ns" { clock_div:U1|dflipflop:D2|Q clock_div:U1|dflipflop:D3|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 6.711 ns clock_div:U1\|dflipflop:D4\|Q 5 REG LCFF_X42_Y16_N17 3 " "Info: 5: + IC(0.290 ns) + CELL(0.787 ns) = 6.711 ns; Loc. = LCFF_X42_Y16_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D4\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D3|Q clock_div:U1|dflipflop:D4|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.787 ns) 7.970 ns clock_div:U1\|dflipflop:D5\|Q 6 REG LCFF_X43_Y16_N17 3 " "Info: 6: + IC(0.472 ns) + CELL(0.787 ns) = 7.970 ns; Loc. = LCFF_X43_Y16_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D5\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { clock_div:U1|dflipflop:D4|Q clock_div:U1|dflipflop:D5|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 9.048 ns clock_div:U1\|dflipflop:D6\|Q 7 REG LCFF_X43_Y16_N25 3 " "Info: 7: + IC(0.291 ns) + CELL(0.787 ns) = 9.048 ns; Loc. = LCFF_X43_Y16_N25; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D6\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U1|dflipflop:D5|Q clock_div:U1|dflipflop:D6|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.787 ns) 10.600 ns clock_div:U1\|dflipflop:D7\|Q 8 REG LCFF_X42_Y15_N7 3 " "Info: 8: + IC(0.765 ns) + CELL(0.787 ns) = 10.600 ns; Loc. = LCFF_X42_Y15_N7; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D7\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { clock_div:U1|dflipflop:D6|Q clock_div:U1|dflipflop:D7|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.787 ns) 11.686 ns clock_div:U1\|dflipflop:D8\|Q 9 REG LCFF_X42_Y15_N31 3 " "Info: 9: + IC(0.299 ns) + CELL(0.787 ns) = 11.686 ns; Loc. = LCFF_X42_Y15_N31; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D8\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { clock_div:U1|dflipflop:D7|Q clock_div:U1|dflipflop:D8|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.787 ns) 12.915 ns clock_div:U1\|dflipflop:D9\|Q 10 REG LCFF_X41_Y15_N31 3 " "Info: 10: + IC(0.442 ns) + CELL(0.787 ns) = 12.915 ns; Loc. = LCFF_X41_Y15_N31; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D9\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { clock_div:U1|dflipflop:D8|Q clock_div:U1|dflipflop:D9|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.787 ns) 13.990 ns clock_div:U1\|dflipflop:D10\|Q 11 REG LCFF_X41_Y15_N5 3 " "Info: 11: + IC(0.288 ns) + CELL(0.787 ns) = 13.990 ns; Loc. = LCFF_X41_Y15_N5; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D10\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { clock_div:U1|dflipflop:D9|Q clock_div:U1|dflipflop:D10|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.787 ns) 15.247 ns clock_div:U1\|dflipflop:D11\|Q 12 REG LCFF_X40_Y15_N9 3 " "Info: 12: + IC(0.470 ns) + CELL(0.787 ns) = 15.247 ns; Loc. = LCFF_X40_Y15_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D11\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.257 ns" { clock_div:U1|dflipflop:D10|Q clock_div:U1|dflipflop:D11|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 16.324 ns clock_div:U1\|dflipflop:D12\|Q 13 REG LCFF_X40_Y15_N3 3 " "Info: 13: + IC(0.290 ns) + CELL(0.787 ns) = 16.324 ns; Loc. = LCFF_X40_Y15_N3; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D12\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D11|Q clock_div:U1|dflipflop:D12|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.787 ns) 17.800 ns clock_div:U1\|dflipflop:D13\|Q 14 REG LCFF_X44_Y15_N9 3 " "Info: 14: + IC(0.689 ns) + CELL(0.787 ns) = 17.800 ns; Loc. = LCFF_X44_Y15_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D13\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { clock_div:U1|dflipflop:D12|Q clock_div:U1|dflipflop:D13|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 18.877 ns clock_div:U1\|dflipflop:D14\|Q 15 REG LCFF_X44_Y15_N31 3 " "Info: 15: + IC(0.290 ns) + CELL(0.787 ns) = 18.877 ns; Loc. = LCFF_X44_Y15_N31; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D14\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D13|Q clock_div:U1|dflipflop:D14|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.787 ns) 20.100 ns clock_div:U1\|dflipflop:D15\|Q 16 REG LCFF_X43_Y15_N17 3 " "Info: 16: + IC(0.436 ns) + CELL(0.787 ns) = 20.100 ns; Loc. = LCFF_X43_Y15_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D15\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { clock_div:U1|dflipflop:D14|Q clock_div:U1|dflipflop:D15|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 21.178 ns clock_div:U1\|dflipflop:D16\|Q 17 REG LCFF_X43_Y15_N21 3 " "Info: 17: + IC(0.291 ns) + CELL(0.787 ns) = 21.178 ns; Loc. = LCFF_X43_Y15_N21; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D16\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U1|dflipflop:D15|Q clock_div:U1|dflipflop:D16|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.787 ns) 22.654 ns clock_div:U1\|dflipflop:D17\|Q 18 REG LCFF_X46_Y15_N11 3 " "Info: 18: + IC(0.689 ns) + CELL(0.787 ns) = 22.654 ns; Loc. = LCFF_X46_Y15_N11; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D17\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { clock_div:U1|dflipflop:D16|Q clock_div:U1|dflipflop:D17|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.787 ns) 23.740 ns clock_div:U1\|dflipflop:D18\|Q 19 REG LCFF_X46_Y15_N27 3 " "Info: 19: + IC(0.299 ns) + CELL(0.787 ns) = 23.740 ns; Loc. = LCFF_X46_Y15_N27; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D18\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { clock_div:U1|dflipflop:D17|Q clock_div:U1|dflipflop:D18|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.787 ns) 24.998 ns clock_div:U1\|dflipflop:D19\|Q 20 REG LCFF_X47_Y15_N5 3 " "Info: 20: + IC(0.471 ns) + CELL(0.787 ns) = 24.998 ns; Loc. = LCFF_X47_Y15_N5; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D19\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { clock_div:U1|dflipflop:D18|Q clock_div:U1|dflipflop:D19|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 26.075 ns clock_div:U1\|dflipflop:D20\|Q 21 REG LCFF_X47_Y15_N15 3 " "Info: 21: + IC(0.290 ns) + CELL(0.787 ns) = 26.075 ns; Loc. = LCFF_X47_Y15_N15; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D20\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D19|Q clock_div:U1|dflipflop:D20|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.787 ns) 27.585 ns clock_div:U1\|dflipflop:D21\|Q 22 REG LCFF_X45_Y15_N19 3 " "Info: 22: + IC(0.723 ns) + CELL(0.787 ns) = 27.585 ns; Loc. = LCFF_X45_Y15_N19; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D21\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { clock_div:U1|dflipflop:D20|Q clock_div:U1|dflipflop:D21|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 28.663 ns clock_div:U1\|dflipflop:D22\|Q 23 REG LCFF_X45_Y15_N17 3 " "Info: 23: + IC(0.291 ns) + CELL(0.787 ns) = 28.663 ns; Loc. = LCFF_X45_Y15_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D22\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U1|dflipflop:D21|Q clock_div:U1|dflipflop:D22|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.787 ns) 30.219 ns clock_div:U1\|dflipflop:D23\|Q 24 REG LCFF_X46_Y16_N17 3 " "Info: 24: + IC(0.769 ns) + CELL(0.787 ns) = 30.219 ns; Loc. = LCFF_X46_Y16_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D23\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { clock_div:U1|dflipflop:D22|Q clock_div:U1|dflipflop:D23|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 31.297 ns clock_div:U1\|dflipflop:D24\|Q 25 REG LCFF_X46_Y16_N1 3 " "Info: 25: + IC(0.291 ns) + CELL(0.787 ns) = 31.297 ns; Loc. = LCFF_X46_Y16_N1; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D24\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U1|dflipflop:D23|Q clock_div:U1|dflipflop:D24|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.787 ns) 32.774 ns clock_div:U1\|dflipflop:D25\|Q 26 REG LCFF_X45_Y17_N9 3 " "Info: 26: + IC(0.690 ns) + CELL(0.787 ns) = 32.774 ns; Loc. = LCFF_X45_Y17_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D25\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { clock_div:U1|dflipflop:D24|Q clock_div:U1|dflipflop:D25|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 33.851 ns clock_div:U1\|dflipflop:D26\|Q 27 REG LCFF_X45_Y17_N31 3 " "Info: 27: + IC(0.290 ns) + CELL(0.787 ns) = 33.851 ns; Loc. = LCFF_X45_Y17_N31; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D26\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D25|Q clock_div:U1|dflipflop:D26|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.787 ns) 35.068 ns clock_div:U1\|dflipflop:D27\|Q 28 REG LCFF_X46_Y17_N11 3 " "Info: 28: + IC(0.430 ns) + CELL(0.787 ns) = 35.068 ns; Loc. = LCFF_X46_Y17_N11; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D27\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { clock_div:U1|dflipflop:D26|Q clock_div:U1|dflipflop:D27|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 36.146 ns clock_div:U1\|dflipflop:D28\|Q 29 REG LCFF_X46_Y17_N21 3 " "Info: 29: + IC(0.291 ns) + CELL(0.787 ns) = 36.146 ns; Loc. = LCFF_X46_Y17_N21; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D28\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U1|dflipflop:D27|Q clock_div:U1|dflipflop:D28|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.787 ns) 37.403 ns clock_div:U1\|dflipflop:D29\|Q 30 REG LCFF_X47_Y17_N19 3 " "Info: 30: + IC(0.470 ns) + CELL(0.787 ns) = 37.403 ns; Loc. = LCFF_X47_Y17_N19; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D29\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.257 ns" { clock_div:U1|dflipflop:D28|Q clock_div:U1|dflipflop:D29|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.787 ns) 38.485 ns clock_div:U1\|dflipflop:D30\|Q 31 REG LCFF_X47_Y17_N17 3 " "Info: 31: + IC(0.295 ns) + CELL(0.787 ns) = 38.485 ns; Loc. = LCFF_X47_Y17_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D30\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { clock_div:U1|dflipflop:D29|Q clock_div:U1|dflipflop:D30|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.787 ns) 39.744 ns clock_div:U1\|dflipflop:D31\|Q 32 REG LCFF_X47_Y16_N17 1 " "Info: 32: + IC(0.472 ns) + CELL(0.787 ns) = 39.744 ns; Loc. = LCFF_X47_Y16_N17; Fanout = 1; REG Node = 'clock_div:U1\|dflipflop:D31\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { clock_div:U1|dflipflop:D30|Q clock_div:U1|dflipflop:D31|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.150 ns) 40.622 ns clock_div:U1\|Mux0~15 33 COMB LCCOMB_X46_Y15_N16 1 " "Info: 33: + IC(0.728 ns) + CELL(0.150 ns) = 40.622 ns; Loc. = LCCOMB_X46_Y15_N16; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { clock_div:U1|dflipflop:D31|Q clock_div:U1|Mux0~15 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.438 ns) 41.330 ns clock_div:U1\|Mux0~20 34 COMB LCCOMB_X46_Y15_N6 1 " "Info: 34: + IC(0.270 ns) + CELL(0.438 ns) = 41.330 ns; Loc. = LCCOMB_X46_Y15_N6; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~20'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 41.729 ns clock_div:U1\|Mux0~21 35 COMB LCCOMB_X46_Y15_N22 1 " "Info: 35: + IC(0.249 ns) + CELL(0.150 ns) = 41.729 ns; Loc. = LCCOMB_X46_Y15_N22; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 42.400 ns clock_div:U1\|Mux0 36 COMB LCCOMB_X46_Y15_N2 2 " "Info: 36: + IC(0.251 ns) + CELL(0.420 ns) = 42.400 ns; Loc. = LCCOMB_X46_Y15_N2; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { clock_div:U1|Mux0~21 clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.583 ns) + CELL(0.000 ns) 43.983 ns clock_div:U1\|Mux0~clkctrl 37 COMB CLKCTRL_G5 27 " "Info: 37: + IC(1.583 ns) + CELL(0.000 ns) = 43.983 ns; Loc. = CLKCTRL_G5; Fanout = 27; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 45.538 ns Count0_Out\[2\] 38 REG LCFF_X63_Y6_N21 10 " "Info: 38: + IC(1.018 ns) + CELL(0.537 ns) = 45.538 ns; Loc. = LCFF_X63_Y6_N21; Fanout = 10; REG Node = 'Count0_Out\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { clock_div:U1|Mux0~clkctrl Count0_Out[2] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "27.091 ns ( 59.49 % ) " "Info: Total cell delay = 27.091 ns ( 59.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.447 ns ( 40.51 % ) " "Info: Total interconnect delay = 18.447 ns ( 40.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "45.538 ns" { CLOCK_50 clock_div:U1|dflipflop:D1|Q clock_div:U1|dflipflop:D2|Q clock_div:U1|dflipflop:D3|Q clock_div:U1|dflipflop:D4|Q clock_div:U1|dflipflop:D5|Q clock_div:U1|dflipflop:D6|Q clock_div:U1|dflipflop:D7|Q clock_div:U1|dflipflop:D8|Q clock_div:U1|dflipflop:D9|Q clock_div:U1|dflipflop:D10|Q clock_div:U1|dflipflop:D11|Q clock_div:U1|dflipflop:D12|Q clock_div:U1|dflipflop:D13|Q clock_div:U1|dflipflop:D14|Q clock_div:U1|dflipflop:D15|Q clock_div:U1|dflipflop:D16|Q clock_div:U1|dflipflop:D17|Q clock_div:U1|dflipflop:D18|Q clock_div:U1|dflipflop:D19|Q clock_div:U1|dflipflop:D20|Q clock_div:U1|dflipflop:D21|Q clock_div:U1|dflipflop:D22|Q clock_div:U1|dflipflop:D23|Q clock_div:U1|dflipflop:D24|Q clock_div:U1|dflipflop:D25|Q clock_div:U1|dflipflop:D26|Q clock_div:U1|dflipflop:D27|Q clock_div:U1|dflipflop:D28|Q clock_div:U1|dflipflop:D29|Q clock_div:U1|dflipflop:D30|Q clock_div:U1|dflipflop:D31|Q clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count0_Out[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "45.538 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|dflipflop:D1|Q {} clock_div:U1|dflipflop:D2|Q {} clock_div:U1|dflipflop:D3|Q {} clock_div:U1|dflipflop:D4|Q {} clock_div:U1|dflipflop:D5|Q {} clock_div:U1|dflipflop:D6|Q {} clock_div:U1|dflipflop:D7|Q {} clock_div:U1|dflipflop:D8|Q {} clock_div:U1|dflipflop:D9|Q {} clock_div:U1|dflipflop:D10|Q {} clock_div:U1|dflipflop:D11|Q {} clock_div:U1|dflipflop:D12|Q {} clock_div:U1|dflipflop:D13|Q {} clock_div:U1|dflipflop:D14|Q {} clock_div:U1|dflipflop:D15|Q {} clock_div:U1|dflipflop:D16|Q {} clock_div:U1|dflipflop:D17|Q {} clock_div:U1|dflipflop:D18|Q {} clock_div:U1|dflipflop:D19|Q {} clock_div:U1|dflipflop:D20|Q {} clock_div:U1|dflipflop:D21|Q {} clock_div:U1|dflipflop:D22|Q {} clock_div:U1|dflipflop:D23|Q {} clock_div:U1|dflipflop:D24|Q {} clock_div:U1|dflipflop:D25|Q {} clock_div:U1|dflipflop:D26|Q {} clock_div:U1|dflipflop:D27|Q {} clock_div:U1|dflipflop:D28|Q {} clock_div:U1|dflipflop:D29|Q {} clock_div:U1|dflipflop:D30|Q {} clock_div:U1|dflipflop:D31|Q {} clock_div:U1|Mux0~15 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count0_Out[2] {} } { 0.000ns 0.000ns 1.513ns 0.291ns 0.470ns 0.290ns 0.472ns 0.291ns 0.765ns 0.299ns 0.442ns 0.288ns 0.470ns 0.290ns 0.689ns 0.290ns 0.436ns 0.291ns 0.689ns 0.299ns 0.471ns 0.290ns 0.723ns 0.291ns 0.769ns 0.291ns 0.690ns 0.290ns 0.430ns 0.291ns 0.470ns 0.295ns 0.472ns 0.728ns 0.270ns 0.249ns 0.251ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.438ns 0.150ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 164 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.518 ns + Longest register pin " "Info: + Longest register to pin delay is 7.518 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Count0_Out\[2\] 1 REG LCFF_X63_Y6_N21 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y6_N21; Fanout = 10; REG Node = 'Count0_Out\[2\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { Count0_Out[2] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 164 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.290 ns) + CELL(0.420 ns) 1.710 ns bcd_to_7seg_decimal:U2\|Mux5~0 2 COMB LCCOMB_X63_Y6_N26 1 " "Info: 2: + IC(1.290 ns) + CELL(0.420 ns) = 1.710 ns; Loc. = LCCOMB_X63_Y6_N26; Fanout = 1; COMB Node = 'bcd_to_7seg_decimal:U2\|Mux5~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.710 ns" { Count0_Out[2] bcd_to_7seg_decimal:U2|Mux5~0 } "NODE_NAME" } } { "../../Homework/Homework 4/bcd_to_7seg_decimal.vhd" "" { Text "Z:/EE367/Homework/Homework 4/bcd_to_7seg_decimal.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.040 ns) + CELL(2.768 ns) 7.518 ns HEX0\[1\] 3 PIN PIN_AB12 0 " "Info: 3: + IC(3.040 ns) + CELL(2.768 ns) = 7.518 ns; Loc. = PIN_AB12; Fanout = 0; PIN Node = 'HEX0\[1\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "5.808 ns" { bcd_to_7seg_decimal:U2|Mux5~0 HEX0[1] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 35 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.188 ns ( 42.40 % ) " "Info: Total cell delay = 3.188 ns ( 42.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.330 ns ( 57.60 % ) " "Info: Total interconnect delay = 4.330 ns ( 57.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.518 ns" { Count0_Out[2] bcd_to_7seg_decimal:U2|Mux5~0 HEX0[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.518 ns" { Count0_Out[2] {} bcd_to_7seg_decimal:U2|Mux5~0 {} HEX0[1] {} } { 0.000ns 1.290ns 3.040ns } { 0.000ns 0.420ns 2.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "45.538 ns" { CLOCK_50 clock_div:U1|dflipflop:D1|Q clock_div:U1|dflipflop:D2|Q clock_div:U1|dflipflop:D3|Q clock_div:U1|dflipflop:D4|Q clock_div:U1|dflipflop:D5|Q clock_div:U1|dflipflop:D6|Q clock_div:U1|dflipflop:D7|Q clock_div:U1|dflipflop:D8|Q clock_div:U1|dflipflop:D9|Q clock_div:U1|dflipflop:D10|Q clock_div:U1|dflipflop:D11|Q clock_div:U1|dflipflop:D12|Q clock_div:U1|dflipflop:D13|Q clock_div:U1|dflipflop:D14|Q clock_div:U1|dflipflop:D15|Q clock_div:U1|dflipflop:D16|Q clock_div:U1|dflipflop:D17|Q clock_div:U1|dflipflop:D18|Q clock_div:U1|dflipflop:D19|Q clock_div:U1|dflipflop:D20|Q clock_div:U1|dflipflop:D21|Q clock_div:U1|dflipflop:D22|Q clock_div:U1|dflipflop:D23|Q clock_div:U1|dflipflop:D24|Q clock_div:U1|dflipflop:D25|Q clock_div:U1|dflipflop:D26|Q clock_div:U1|dflipflop:D27|Q clock_div:U1|dflipflop:D28|Q clock_div:U1|dflipflop:D29|Q clock_div:U1|dflipflop:D30|Q clock_div:U1|dflipflop:D31|Q clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Count0_Out[2] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "45.538 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|dflipflop:D1|Q {} clock_div:U1|dflipflop:D2|Q {} clock_div:U1|dflipflop:D3|Q {} clock_div:U1|dflipflop:D4|Q {} clock_div:U1|dflipflop:D5|Q {} clock_div:U1|dflipflop:D6|Q {} clock_div:U1|dflipflop:D7|Q {} clock_div:U1|dflipflop:D8|Q {} clock_div:U1|dflipflop:D9|Q {} clock_div:U1|dflipflop:D10|Q {} clock_div:U1|dflipflop:D11|Q {} clock_div:U1|dflipflop:D12|Q {} clock_div:U1|dflipflop:D13|Q {} clock_div:U1|dflipflop:D14|Q {} clock_div:U1|dflipflop:D15|Q {} clock_div:U1|dflipflop:D16|Q {} clock_div:U1|dflipflop:D17|Q {} clock_div:U1|dflipflop:D18|Q {} clock_div:U1|dflipflop:D19|Q {} clock_div:U1|dflipflop:D20|Q {} clock_div:U1|dflipflop:D21|Q {} clock_div:U1|dflipflop:D22|Q {} clock_div:U1|dflipflop:D23|Q {} clock_div:U1|dflipflop:D24|Q {} clock_div:U1|dflipflop:D25|Q {} clock_div:U1|dflipflop:D26|Q {} clock_div:U1|dflipflop:D27|Q {} clock_div:U1|dflipflop:D28|Q {} clock_div:U1|dflipflop:D29|Q {} clock_div:U1|dflipflop:D30|Q {} clock_div:U1|dflipflop:D31|Q {} clock_div:U1|Mux0~15 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Count0_Out[2] {} } { 0.000ns 0.000ns 1.513ns 0.291ns 0.470ns 0.290ns 0.472ns 0.291ns 0.765ns 0.299ns 0.442ns 0.288ns 0.470ns 0.290ns 0.689ns 0.290ns 0.436ns 0.291ns 0.689ns 0.299ns 0.471ns 0.290ns 0.723ns 0.291ns 0.769ns 0.291ns 0.690ns 0.290ns 0.430ns 0.291ns 0.470ns 0.295ns 0.472ns 0.728ns 0.270ns 0.249ns 0.251ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.438ns 0.150ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.518 ns" { Count0_Out[2] bcd_to_7seg_decimal:U2|Mux5~0 HEX0[1] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.518 ns" { Count0_Out[2] {} bcd_to_7seg_decimal:U2|Mux5~0 {} HEX0[1] {} } { 0.000ns 1.290ns 3.040ns } { 0.000ns 0.420ns 2.768ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "CLOCK_50 GPIO_0\[33\] 10.047 ns Longest " "Info: Longest tpd from source pin \"CLOCK_50\" to destination pin \"GPIO_0\[33\]\" is 10.047 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 33 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.546 ns) + CELL(0.420 ns) 2.965 ns clock_div:U1\|Mux0~0 2 COMB LCCOMB_X42_Y15_N12 1 " "Info: 2: + IC(1.546 ns) + CELL(0.420 ns) = 2.965 ns; Loc. = LCCOMB_X42_Y15_N12; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { CLOCK_50 clock_div:U1|Mux0~0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.271 ns) + CELL(0.438 ns) 3.674 ns clock_div:U1\|Mux0~1 3 COMB LCCOMB_X42_Y15_N4 1 " "Info: 3: + IC(0.271 ns) + CELL(0.438 ns) = 3.674 ns; Loc. = LCCOMB_X42_Y15_N4; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~1'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.709 ns" { clock_div:U1|Mux0~0 clock_div:U1|Mux0~1 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.253 ns) + CELL(0.388 ns) 4.315 ns clock_div:U1\|Mux0~16 4 COMB LCCOMB_X42_Y15_N14 1 " "Info: 4: + IC(0.253 ns) + CELL(0.388 ns) = 4.315 ns; Loc. = LCCOMB_X42_Y15_N14; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~16'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.641 ns" { clock_div:U1|Mux0~1 clock_div:U1|Mux0~16 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.256 ns) + CELL(0.271 ns) 4.842 ns clock_div:U1\|Mux0~18 5 COMB LCCOMB_X42_Y15_N0 1 " "Info: 5: + IC(0.256 ns) + CELL(0.271 ns) = 4.842 ns; Loc. = LCCOMB_X42_Y15_N0; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~18'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.645 ns) + CELL(0.150 ns) 5.637 ns clock_div:U1\|Mux0 6 COMB LCCOMB_X46_Y15_N2 2 " "Info: 6: + IC(0.645 ns) + CELL(0.150 ns) = 5.637 ns; Loc. = LCCOMB_X46_Y15_N2; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.795 ns" { clock_div:U1|Mux0~18 clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.778 ns) + CELL(2.632 ns) 10.047 ns GPIO_0\[33\] 7 PIN PIN_L24 0 " "Info: 7: + IC(1.778 ns) + CELL(2.632 ns) = 10.047 ns; Loc. = PIN_L24; Fanout = 0; PIN Node = 'GPIO_0\[33\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "4.410 ns" { clock_div:U1|Mux0 GPIO_0[33] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 42 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.298 ns ( 52.73 % ) " "Info: Total cell delay = 5.298 ns ( 52.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.749 ns ( 47.27 % ) " "Info: Total interconnect delay = 4.749 ns ( 47.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "10.047 ns" { CLOCK_50 clock_div:U1|Mux0~0 clock_div:U1|Mux0~1 clock_div:U1|Mux0~16 clock_div:U1|Mux0~18 clock_div:U1|Mux0 GPIO_0[33] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "10.047 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|Mux0~0 {} clock_div:U1|Mux0~1 {} clock_div:U1|Mux0~16 {} clock_div:U1|Mux0~18 {} clock_div:U1|Mux0 {} GPIO_0[33] {} } { 0.000ns 0.000ns 1.546ns 0.271ns 0.253ns 0.256ns 0.645ns 1.778ns } { 0.000ns 0.999ns 0.420ns 0.438ns 0.388ns 0.271ns 0.150ns 2.632ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Counter_Out\[3\] SW\[17\] CLOCK_50 37.928 ns register " "Info: th for register \"Counter_Out\[3\]\" (data pin = \"SW\[17\]\", clock pin = \"CLOCK_50\") is 37.928 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK_50 destination 45.538 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK_50\" to destination register is 45.538 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLOCK_50 1 CLK PIN_N2 3 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 3; CLK Node = 'CLOCK_50'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 33 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.513 ns) + CELL(0.787 ns) 3.299 ns clock_div:U1\|dflipflop:D1\|Q 2 REG LCFF_X41_Y16_N17 3 " "Info: 2: + IC(1.513 ns) + CELL(0.787 ns) = 3.299 ns; Loc. = LCFF_X41_Y16_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D1\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { CLOCK_50 clock_div:U1|dflipflop:D1|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 4.377 ns clock_div:U1\|dflipflop:D2\|Q 3 REG LCFF_X41_Y16_N9 3 " "Info: 3: + IC(0.291 ns) + CELL(0.787 ns) = 4.377 ns; Loc. = LCFF_X41_Y16_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D2\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U1|dflipflop:D1|Q clock_div:U1|dflipflop:D2|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.787 ns) 5.634 ns clock_div:U1\|dflipflop:D3\|Q 4 REG LCFF_X42_Y16_N9 3 " "Info: 4: + IC(0.470 ns) + CELL(0.787 ns) = 5.634 ns; Loc. = LCFF_X42_Y16_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D3\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.257 ns" { clock_div:U1|dflipflop:D2|Q clock_div:U1|dflipflop:D3|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 6.711 ns clock_div:U1\|dflipflop:D4\|Q 5 REG LCFF_X42_Y16_N17 3 " "Info: 5: + IC(0.290 ns) + CELL(0.787 ns) = 6.711 ns; Loc. = LCFF_X42_Y16_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D4\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D3|Q clock_div:U1|dflipflop:D4|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.787 ns) 7.970 ns clock_div:U1\|dflipflop:D5\|Q 6 REG LCFF_X43_Y16_N17 3 " "Info: 6: + IC(0.472 ns) + CELL(0.787 ns) = 7.970 ns; Loc. = LCFF_X43_Y16_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D5\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { clock_div:U1|dflipflop:D4|Q clock_div:U1|dflipflop:D5|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 9.048 ns clock_div:U1\|dflipflop:D6\|Q 7 REG LCFF_X43_Y16_N25 3 " "Info: 7: + IC(0.291 ns) + CELL(0.787 ns) = 9.048 ns; Loc. = LCFF_X43_Y16_N25; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D6\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U1|dflipflop:D5|Q clock_div:U1|dflipflop:D6|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.765 ns) + CELL(0.787 ns) 10.600 ns clock_div:U1\|dflipflop:D7\|Q 8 REG LCFF_X42_Y15_N7 3 " "Info: 8: + IC(0.765 ns) + CELL(0.787 ns) = 10.600 ns; Loc. = LCFF_X42_Y15_N7; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D7\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.552 ns" { clock_div:U1|dflipflop:D6|Q clock_div:U1|dflipflop:D7|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.787 ns) 11.686 ns clock_div:U1\|dflipflop:D8\|Q 9 REG LCFF_X42_Y15_N31 3 " "Info: 9: + IC(0.299 ns) + CELL(0.787 ns) = 11.686 ns; Loc. = LCFF_X42_Y15_N31; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D8\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { clock_div:U1|dflipflop:D7|Q clock_div:U1|dflipflop:D8|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.787 ns) 12.915 ns clock_div:U1\|dflipflop:D9\|Q 10 REG LCFF_X41_Y15_N31 3 " "Info: 10: + IC(0.442 ns) + CELL(0.787 ns) = 12.915 ns; Loc. = LCFF_X41_Y15_N31; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D9\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.229 ns" { clock_div:U1|dflipflop:D8|Q clock_div:U1|dflipflop:D9|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.288 ns) + CELL(0.787 ns) 13.990 ns clock_div:U1\|dflipflop:D10\|Q 11 REG LCFF_X41_Y15_N5 3 " "Info: 11: + IC(0.288 ns) + CELL(0.787 ns) = 13.990 ns; Loc. = LCFF_X41_Y15_N5; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D10\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { clock_div:U1|dflipflop:D9|Q clock_div:U1|dflipflop:D10|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.787 ns) 15.247 ns clock_div:U1\|dflipflop:D11\|Q 12 REG LCFF_X40_Y15_N9 3 " "Info: 12: + IC(0.470 ns) + CELL(0.787 ns) = 15.247 ns; Loc. = LCFF_X40_Y15_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D11\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.257 ns" { clock_div:U1|dflipflop:D10|Q clock_div:U1|dflipflop:D11|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 16.324 ns clock_div:U1\|dflipflop:D12\|Q 13 REG LCFF_X40_Y15_N3 3 " "Info: 13: + IC(0.290 ns) + CELL(0.787 ns) = 16.324 ns; Loc. = LCFF_X40_Y15_N3; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D12\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D11|Q clock_div:U1|dflipflop:D12|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.787 ns) 17.800 ns clock_div:U1\|dflipflop:D13\|Q 14 REG LCFF_X44_Y15_N9 3 " "Info: 14: + IC(0.689 ns) + CELL(0.787 ns) = 17.800 ns; Loc. = LCFF_X44_Y15_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D13\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { clock_div:U1|dflipflop:D12|Q clock_div:U1|dflipflop:D13|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 18.877 ns clock_div:U1\|dflipflop:D14\|Q 15 REG LCFF_X44_Y15_N31 3 " "Info: 15: + IC(0.290 ns) + CELL(0.787 ns) = 18.877 ns; Loc. = LCFF_X44_Y15_N31; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D14\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D13|Q clock_div:U1|dflipflop:D14|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.436 ns) + CELL(0.787 ns) 20.100 ns clock_div:U1\|dflipflop:D15\|Q 16 REG LCFF_X43_Y15_N17 3 " "Info: 16: + IC(0.436 ns) + CELL(0.787 ns) = 20.100 ns; Loc. = LCFF_X43_Y15_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D15\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.223 ns" { clock_div:U1|dflipflop:D14|Q clock_div:U1|dflipflop:D15|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 21.178 ns clock_div:U1\|dflipflop:D16\|Q 17 REG LCFF_X43_Y15_N21 3 " "Info: 17: + IC(0.291 ns) + CELL(0.787 ns) = 21.178 ns; Loc. = LCFF_X43_Y15_N21; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D16\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U1|dflipflop:D15|Q clock_div:U1|dflipflop:D16|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.689 ns) + CELL(0.787 ns) 22.654 ns clock_div:U1\|dflipflop:D17\|Q 18 REG LCFF_X46_Y15_N11 3 " "Info: 18: + IC(0.689 ns) + CELL(0.787 ns) = 22.654 ns; Loc. = LCFF_X46_Y15_N11; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D17\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.476 ns" { clock_div:U1|dflipflop:D16|Q clock_div:U1|dflipflop:D17|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.299 ns) + CELL(0.787 ns) 23.740 ns clock_div:U1\|dflipflop:D18\|Q 19 REG LCFF_X46_Y15_N27 3 " "Info: 19: + IC(0.299 ns) + CELL(0.787 ns) = 23.740 ns; Loc. = LCFF_X46_Y15_N27; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D18\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.086 ns" { clock_div:U1|dflipflop:D17|Q clock_div:U1|dflipflop:D18|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.471 ns) + CELL(0.787 ns) 24.998 ns clock_div:U1\|dflipflop:D19\|Q 20 REG LCFF_X47_Y15_N5 3 " "Info: 20: + IC(0.471 ns) + CELL(0.787 ns) = 24.998 ns; Loc. = LCFF_X47_Y15_N5; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D19\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.258 ns" { clock_div:U1|dflipflop:D18|Q clock_div:U1|dflipflop:D19|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 26.075 ns clock_div:U1\|dflipflop:D20\|Q 21 REG LCFF_X47_Y15_N15 3 " "Info: 21: + IC(0.290 ns) + CELL(0.787 ns) = 26.075 ns; Loc. = LCFF_X47_Y15_N15; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D20\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D19|Q clock_div:U1|dflipflop:D20|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.723 ns) + CELL(0.787 ns) 27.585 ns clock_div:U1\|dflipflop:D21\|Q 22 REG LCFF_X45_Y15_N19 3 " "Info: 22: + IC(0.723 ns) + CELL(0.787 ns) = 27.585 ns; Loc. = LCFF_X45_Y15_N19; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D21\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { clock_div:U1|dflipflop:D20|Q clock_div:U1|dflipflop:D21|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 28.663 ns clock_div:U1\|dflipflop:D22\|Q 23 REG LCFF_X45_Y15_N17 3 " "Info: 23: + IC(0.291 ns) + CELL(0.787 ns) = 28.663 ns; Loc. = LCFF_X45_Y15_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D22\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U1|dflipflop:D21|Q clock_div:U1|dflipflop:D22|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.769 ns) + CELL(0.787 ns) 30.219 ns clock_div:U1\|dflipflop:D23\|Q 24 REG LCFF_X46_Y16_N17 3 " "Info: 24: + IC(0.769 ns) + CELL(0.787 ns) = 30.219 ns; Loc. = LCFF_X46_Y16_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D23\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { clock_div:U1|dflipflop:D22|Q clock_div:U1|dflipflop:D23|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 31.297 ns clock_div:U1\|dflipflop:D24\|Q 25 REG LCFF_X46_Y16_N1 3 " "Info: 25: + IC(0.291 ns) + CELL(0.787 ns) = 31.297 ns; Loc. = LCFF_X46_Y16_N1; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D24\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U1|dflipflop:D23|Q clock_div:U1|dflipflop:D24|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.690 ns) + CELL(0.787 ns) 32.774 ns clock_div:U1\|dflipflop:D25\|Q 26 REG LCFF_X45_Y17_N9 3 " "Info: 26: + IC(0.690 ns) + CELL(0.787 ns) = 32.774 ns; Loc. = LCFF_X45_Y17_N9; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D25\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.477 ns" { clock_div:U1|dflipflop:D24|Q clock_div:U1|dflipflop:D25|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.787 ns) 33.851 ns clock_div:U1\|dflipflop:D26\|Q 27 REG LCFF_X45_Y17_N31 3 " "Info: 27: + IC(0.290 ns) + CELL(0.787 ns) = 33.851 ns; Loc. = LCFF_X45_Y17_N31; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D26\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.077 ns" { clock_div:U1|dflipflop:D25|Q clock_div:U1|dflipflop:D26|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.430 ns) + CELL(0.787 ns) 35.068 ns clock_div:U1\|dflipflop:D27\|Q 28 REG LCFF_X46_Y17_N11 3 " "Info: 28: + IC(0.430 ns) + CELL(0.787 ns) = 35.068 ns; Loc. = LCFF_X46_Y17_N11; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D27\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.217 ns" { clock_div:U1|dflipflop:D26|Q clock_div:U1|dflipflop:D27|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 36.146 ns clock_div:U1\|dflipflop:D28\|Q 29 REG LCFF_X46_Y17_N21 3 " "Info: 29: + IC(0.291 ns) + CELL(0.787 ns) = 36.146 ns; Loc. = LCFF_X46_Y17_N21; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D28\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { clock_div:U1|dflipflop:D27|Q clock_div:U1|dflipflop:D28|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.787 ns) 37.403 ns clock_div:U1\|dflipflop:D29\|Q 30 REG LCFF_X47_Y17_N19 3 " "Info: 30: + IC(0.470 ns) + CELL(0.787 ns) = 37.403 ns; Loc. = LCFF_X47_Y17_N19; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D29\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.257 ns" { clock_div:U1|dflipflop:D28|Q clock_div:U1|dflipflop:D29|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.295 ns) + CELL(0.787 ns) 38.485 ns clock_div:U1\|dflipflop:D30\|Q 31 REG LCFF_X47_Y17_N17 3 " "Info: 31: + IC(0.295 ns) + CELL(0.787 ns) = 38.485 ns; Loc. = LCFF_X47_Y17_N17; Fanout = 3; REG Node = 'clock_div:U1\|dflipflop:D30\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.082 ns" { clock_div:U1|dflipflop:D29|Q clock_div:U1|dflipflop:D30|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.787 ns) 39.744 ns clock_div:U1\|dflipflop:D31\|Q 32 REG LCFF_X47_Y16_N17 1 " "Info: 32: + IC(0.472 ns) + CELL(0.787 ns) = 39.744 ns; Loc. = LCFF_X47_Y16_N17; Fanout = 1; REG Node = 'clock_div:U1\|dflipflop:D31\|Q'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { clock_div:U1|dflipflop:D30|Q clock_div:U1|dflipflop:D31|Q } "NODE_NAME" } } { "../lab07/dflipflop.vhd" "" { Text "Z:/EE367/Labs/lab07/dflipflop.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.728 ns) + CELL(0.150 ns) 40.622 ns clock_div:U1\|Mux0~15 33 COMB LCCOMB_X46_Y15_N16 1 " "Info: 33: + IC(0.728 ns) + CELL(0.150 ns) = 40.622 ns; Loc. = LCCOMB_X46_Y15_N16; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~15'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.878 ns" { clock_div:U1|dflipflop:D31|Q clock_div:U1|Mux0~15 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.438 ns) 41.330 ns clock_div:U1\|Mux0~20 34 COMB LCCOMB_X46_Y15_N6 1 " "Info: 34: + IC(0.270 ns) + CELL(0.438 ns) = 41.330 ns; Loc. = LCCOMB_X46_Y15_N6; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~20'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.708 ns" { clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.150 ns) 41.729 ns clock_div:U1\|Mux0~21 35 COMB LCCOMB_X46_Y15_N22 1 " "Info: 35: + IC(0.249 ns) + CELL(0.150 ns) = 41.729 ns; Loc. = LCCOMB_X46_Y15_N22; Fanout = 1; COMB Node = 'clock_div:U1\|Mux0~21'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.420 ns) 42.400 ns clock_div:U1\|Mux0 36 COMB LCCOMB_X46_Y15_N2 2 " "Info: 36: + IC(0.251 ns) + CELL(0.420 ns) = 42.400 ns; Loc. = LCCOMB_X46_Y15_N2; Fanout = 2; COMB Node = 'clock_div:U1\|Mux0'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { clock_div:U1|Mux0~21 clock_div:U1|Mux0 } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.583 ns) + CELL(0.000 ns) 43.983 ns clock_div:U1\|Mux0~clkctrl 37 COMB CLKCTRL_G5 27 " "Info: 37: + IC(1.583 ns) + CELL(0.000 ns) = 43.983 ns; Loc. = CLKCTRL_G5; Fanout = 27; COMB Node = 'clock_div:U1\|Mux0~clkctrl'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.583 ns" { clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl } "NODE_NAME" } } { "../lab07/clock_div.vhd" "" { Text "Z:/EE367/Labs/lab07/clock_div.vhd" 122 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.018 ns) + CELL(0.537 ns) 45.538 ns Counter_Out\[3\] 38 REG LCFF_X62_Y6_N7 4 " "Info: 38: + IC(1.018 ns) + CELL(0.537 ns) = 45.538 ns; Loc. = LCFF_X62_Y6_N7; Fanout = 4; REG Node = 'Counter_Out\[3\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { clock_div:U1|Mux0~clkctrl Counter_Out[3] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "27.091 ns ( 59.49 % ) " "Info: Total cell delay = 27.091 ns ( 59.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "18.447 ns ( 40.51 % ) " "Info: Total interconnect delay = 18.447 ns ( 40.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "45.538 ns" { CLOCK_50 clock_div:U1|dflipflop:D1|Q clock_div:U1|dflipflop:D2|Q clock_div:U1|dflipflop:D3|Q clock_div:U1|dflipflop:D4|Q clock_div:U1|dflipflop:D5|Q clock_div:U1|dflipflop:D6|Q clock_div:U1|dflipflop:D7|Q clock_div:U1|dflipflop:D8|Q clock_div:U1|dflipflop:D9|Q clock_div:U1|dflipflop:D10|Q clock_div:U1|dflipflop:D11|Q clock_div:U1|dflipflop:D12|Q clock_div:U1|dflipflop:D13|Q clock_div:U1|dflipflop:D14|Q clock_div:U1|dflipflop:D15|Q clock_div:U1|dflipflop:D16|Q clock_div:U1|dflipflop:D17|Q clock_div:U1|dflipflop:D18|Q clock_div:U1|dflipflop:D19|Q clock_div:U1|dflipflop:D20|Q clock_div:U1|dflipflop:D21|Q clock_div:U1|dflipflop:D22|Q clock_div:U1|dflipflop:D23|Q clock_div:U1|dflipflop:D24|Q clock_div:U1|dflipflop:D25|Q clock_div:U1|dflipflop:D26|Q clock_div:U1|dflipflop:D27|Q clock_div:U1|dflipflop:D28|Q clock_div:U1|dflipflop:D29|Q clock_div:U1|dflipflop:D30|Q clock_div:U1|dflipflop:D31|Q clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[3] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "45.538 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|dflipflop:D1|Q {} clock_div:U1|dflipflop:D2|Q {} clock_div:U1|dflipflop:D3|Q {} clock_div:U1|dflipflop:D4|Q {} clock_div:U1|dflipflop:D5|Q {} clock_div:U1|dflipflop:D6|Q {} clock_div:U1|dflipflop:D7|Q {} clock_div:U1|dflipflop:D8|Q {} clock_div:U1|dflipflop:D9|Q {} clock_div:U1|dflipflop:D10|Q {} clock_div:U1|dflipflop:D11|Q {} clock_div:U1|dflipflop:D12|Q {} clock_div:U1|dflipflop:D13|Q {} clock_div:U1|dflipflop:D14|Q {} clock_div:U1|dflipflop:D15|Q {} clock_div:U1|dflipflop:D16|Q {} clock_div:U1|dflipflop:D17|Q {} clock_div:U1|dflipflop:D18|Q {} clock_div:U1|dflipflop:D19|Q {} clock_div:U1|dflipflop:D20|Q {} clock_div:U1|dflipflop:D21|Q {} clock_div:U1|dflipflop:D22|Q {} clock_div:U1|dflipflop:D23|Q {} clock_div:U1|dflipflop:D24|Q {} clock_div:U1|dflipflop:D25|Q {} clock_div:U1|dflipflop:D26|Q {} clock_div:U1|dflipflop:D27|Q {} clock_div:U1|dflipflop:D28|Q {} clock_div:U1|dflipflop:D29|Q {} clock_div:U1|dflipflop:D30|Q {} clock_div:U1|dflipflop:D31|Q {} clock_div:U1|Mux0~15 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[3] {} } { 0.000ns 0.000ns 1.513ns 0.291ns 0.470ns 0.290ns 0.472ns 0.291ns 0.765ns 0.299ns 0.442ns 0.288ns 0.470ns 0.290ns 0.689ns 0.290ns 0.436ns 0.291ns 0.689ns 0.299ns 0.471ns 0.290ns 0.723ns 0.291ns 0.769ns 0.291ns 0.690ns 0.290ns 0.430ns 0.291ns 0.470ns 0.295ns 0.472ns 0.728ns 0.270ns 0.249ns 0.251ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.438ns 0.150ns 0.420ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.876 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.876 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[17\] 1 PIN PIN_V2 29 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 29; PIN Node = 'SW\[17\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[17] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 31 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.524 ns) + CELL(0.416 ns) 7.792 ns Counter_Out\[3\]~22 2 COMB LCCOMB_X62_Y6_N6 1 " "Info: 2: + IC(6.524 ns) + CELL(0.416 ns) = 7.792 ns; Loc. = LCCOMB_X62_Y6_N6; Fanout = 1; COMB Node = 'Counter_Out\[3\]~22'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "6.940 ns" { SW[17] Counter_Out[3]~22 } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.876 ns Counter_Out\[3\] 3 REG LCFF_X62_Y6_N7 4 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.876 ns; Loc. = LCFF_X62_Y6_N7; Fanout = 4; REG Node = 'Counter_Out\[3\]'" {  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Counter_Out[3]~22 Counter_Out[3] } "NODE_NAME" } } { "lab08.vhd" "" { Text "Z:/EE367/Labs/lab08/lab08.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.352 ns ( 17.17 % ) " "Info: Total cell delay = 1.352 ns ( 17.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.524 ns ( 82.83 % ) " "Info: Total interconnect delay = 6.524 ns ( 82.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.876 ns" { SW[17] Counter_Out[3]~22 Counter_Out[3] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.876 ns" { SW[17] {} SW[17]~combout {} Counter_Out[3]~22 {} Counter_Out[3] {} } { 0.000ns 0.000ns 6.524ns 0.000ns } { 0.000ns 0.852ns 0.416ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "45.538 ns" { CLOCK_50 clock_div:U1|dflipflop:D1|Q clock_div:U1|dflipflop:D2|Q clock_div:U1|dflipflop:D3|Q clock_div:U1|dflipflop:D4|Q clock_div:U1|dflipflop:D5|Q clock_div:U1|dflipflop:D6|Q clock_div:U1|dflipflop:D7|Q clock_div:U1|dflipflop:D8|Q clock_div:U1|dflipflop:D9|Q clock_div:U1|dflipflop:D10|Q clock_div:U1|dflipflop:D11|Q clock_div:U1|dflipflop:D12|Q clock_div:U1|dflipflop:D13|Q clock_div:U1|dflipflop:D14|Q clock_div:U1|dflipflop:D15|Q clock_div:U1|dflipflop:D16|Q clock_div:U1|dflipflop:D17|Q clock_div:U1|dflipflop:D18|Q clock_div:U1|dflipflop:D19|Q clock_div:U1|dflipflop:D20|Q clock_div:U1|dflipflop:D21|Q clock_div:U1|dflipflop:D22|Q clock_div:U1|dflipflop:D23|Q clock_div:U1|dflipflop:D24|Q clock_div:U1|dflipflop:D25|Q clock_div:U1|dflipflop:D26|Q clock_div:U1|dflipflop:D27|Q clock_div:U1|dflipflop:D28|Q clock_div:U1|dflipflop:D29|Q clock_div:U1|dflipflop:D30|Q clock_div:U1|dflipflop:D31|Q clock_div:U1|Mux0~15 clock_div:U1|Mux0~20 clock_div:U1|Mux0~21 clock_div:U1|Mux0 clock_div:U1|Mux0~clkctrl Counter_Out[3] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "45.538 ns" { CLOCK_50 {} CLOCK_50~combout {} clock_div:U1|dflipflop:D1|Q {} clock_div:U1|dflipflop:D2|Q {} clock_div:U1|dflipflop:D3|Q {} clock_div:U1|dflipflop:D4|Q {} clock_div:U1|dflipflop:D5|Q {} clock_div:U1|dflipflop:D6|Q {} clock_div:U1|dflipflop:D7|Q {} clock_div:U1|dflipflop:D8|Q {} clock_div:U1|dflipflop:D9|Q {} clock_div:U1|dflipflop:D10|Q {} clock_div:U1|dflipflop:D11|Q {} clock_div:U1|dflipflop:D12|Q {} clock_div:U1|dflipflop:D13|Q {} clock_div:U1|dflipflop:D14|Q {} clock_div:U1|dflipflop:D15|Q {} clock_div:U1|dflipflop:D16|Q {} clock_div:U1|dflipflop:D17|Q {} clock_div:U1|dflipflop:D18|Q {} clock_div:U1|dflipflop:D19|Q {} clock_div:U1|dflipflop:D20|Q {} clock_div:U1|dflipflop:D21|Q {} clock_div:U1|dflipflop:D22|Q {} clock_div:U1|dflipflop:D23|Q {} clock_div:U1|dflipflop:D24|Q {} clock_div:U1|dflipflop:D25|Q {} clock_div:U1|dflipflop:D26|Q {} clock_div:U1|dflipflop:D27|Q {} clock_div:U1|dflipflop:D28|Q {} clock_div:U1|dflipflop:D29|Q {} clock_div:U1|dflipflop:D30|Q {} clock_div:U1|dflipflop:D31|Q {} clock_div:U1|Mux0~15 {} clock_div:U1|Mux0~20 {} clock_div:U1|Mux0~21 {} clock_div:U1|Mux0 {} clock_div:U1|Mux0~clkctrl {} Counter_Out[3] {} } { 0.000ns 0.000ns 1.513ns 0.291ns 0.470ns 0.290ns 0.472ns 0.291ns 0.765ns 0.299ns 0.442ns 0.288ns 0.470ns 0.290ns 0.689ns 0.290ns 0.436ns 0.291ns 0.689ns 0.299ns 0.471ns 0.290ns 0.723ns 0.291ns 0.769ns 0.291ns 0.690ns 0.290ns 0.430ns 0.291ns 0.470ns 0.295ns 0.472ns 0.728ns 0.270ns 0.249ns 0.251ns 1.583ns 1.018ns } { 0.000ns 0.999ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.787ns 0.150ns 0.438ns 0.150ns 0.420ns 0.000ns 0.537ns } "" } } { "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/10.0/quartus/bin/TimingClosureFloorplan.fld" "" "7.876 ns" { SW[17] Counter_Out[3]~22 Counter_Out[3] } "NODE_NAME" } } { "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/10.0/quartus/bin/Technology_Viewer.qrui" "7.876 ns" { SW[17] {} SW[17]~combout {} Counter_Out[3]~22 {} Counter_Out[3] {} } { 0.000ns 0.000ns 6.524ns 0.000ns } { 0.000ns 0.852ns 0.416ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "174 " "Info: Peak virtual memory: 174 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 09 17:13:36 2011 " "Info: Processing ended: Wed Mar 09 17:13:36 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Info: Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 382 s " "Info: Quartus II Full Compilation was successful. 0 errors, 382 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
