Analysis & Elaboration report for DE10_Standard_Audio
Wed Apr 13 15:28:03 2022
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration IP Cores Summary
  5. Source assignments for audio_nios:u0|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component
  6. Source assignments for audio_nios:u0|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated
  7. Source assignments for audio_nios:u0|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p
  8. Source assignments for audio_nios:u0|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p
  9. Source assignments for audio_nios:u0|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram
 10. Source assignments for audio_nios:u0|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
 11. Source assignments for audio_nios:u0|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12
 12. Source assignments for audio_nios:u0|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|dffpipe_3dc:wraclr
 13. Source assignments for audio_nios:u0|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
 14. Source assignments for audio_nios:u0|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17
 15. Source assignments for audio_nios:u0|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component
 16. Source assignments for audio_nios:u0|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated
 17. Source assignments for audio_nios:u0|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p
 18. Source assignments for audio_nios:u0|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p
 19. Source assignments for audio_nios:u0|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram
 20. Source assignments for audio_nios:u0|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_0ol:rs_dgwp
 21. Source assignments for audio_nios:u0|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12
 22. Source assignments for audio_nios:u0|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|dffpipe_3dc:wraclr
 23. Source assignments for audio_nios:u0|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp
 24. Source assignments for audio_nios:u0|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17
 25. Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge
 26. Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u
 27. Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u
 28. Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u
 29. Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u
 30. Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u
 31. Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u
 32. Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u
 33. Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u
 34. Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u
 35. Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u
 36. Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u
 37. Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u
 38. Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u
 39. Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u
 40. Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u
 41. Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u
 42. Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u
 43. Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u
 44. Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u
 45. Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u
 46. Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u
 47. Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u
 48. Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u
 49. Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u
 50. Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u
 51. Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u
 52. Source assignments for audio_nios:u0|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 53. Source assignments for audio_nios:u0|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_r:the_audio_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram
 54. Source assignments for audio_nios:u0|audio_nios_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_qjn1:auto_generated
 55. Source assignments for audio_nios:u0|audio_nios_sdram:sdram
 56. Source assignments for audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_cmd_demux:cmd_demux
 57. Source assignments for audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 58. Source assignments for audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_demux:rsp_demux
 59. Source assignments for audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_001
 60. Source assignments for audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_demux:rsp_demux_002
 61. Source assignments for audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_demux_003:rsp_demux_003
 62. Source assignments for audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_demux:rsp_demux_004
 63. Source assignments for audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_demux_003:rsp_demux_005
 64. Source assignments for audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_demux:rsp_demux_006
 65. Source assignments for audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_demux:rsp_demux_007
 66. Source assignments for audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 67. Source assignments for audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 68. Source assignments for audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 69. Source assignments for audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 70. Source assignments for audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_cmd_demux:cmd_demux
 71. Source assignments for audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_rsp_demux:rsp_demux
 72. Source assignments for audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_rsp_demux:rsp_demux_001
 73. Source assignments for audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_rsp_demux:rsp_demux_002
 74. Source assignments for audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_rsp_demux:rsp_demux_003
 75. Source assignments for audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_rsp_demux:rsp_demux_004
 76. Source assignments for audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_rsp_demux:rsp_demux_005
 77. Source assignments for audio_nios:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 78. Source assignments for audio_nios:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u
 79. Source assignments for audio_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 80. Source assignments for audio_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 81. Source assignments for audio_nios:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 82. Source assignments for audio_nios:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 83. Source assignments for audio_nios:u0|altera_reset_controller:rst_controller_002
 84. Source assignments for audio_nios:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
 85. Source assignments for audio_nios:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
 86. Source assignments for audio_nios:u0|altera_reset_controller:rst_controller_003
 87. Source assignments for audio_nios:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1
 88. Source assignments for audio_nios:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1
 89. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_altpll_audio:altpll_audio|altera_pll:altera_pll_i
 90. Parameter Settings for User Entity Instance: audio_nios:u0|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance
 91. Parameter Settings for User Entity Instance: audio_nios:u0|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component
 92. Parameter Settings for User Entity Instance: audio_nios:u0|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance
 93. Parameter Settings for User Entity Instance: audio_nios:u0|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component
 94. Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge
 95. Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo
 96. Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser
 97. Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u
 98. Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u
 99. Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u
100. Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u
101. Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u
102. Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u
103. Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser
104. Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u
105. Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u
106. Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u
107. Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u
108. Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u
109. Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u
110. Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo
111. Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser
112. Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u
113. Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u
114. Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u
115. Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u
116. Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u
117. Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u
118. Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u
119. Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser
120. Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u
121. Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u
122. Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u
123. Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u
124. Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u
125. Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u
126. Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u
127. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w|scfifo:wfifo
128. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_r:the_audio_nios_jtag_uart_scfifo_r|scfifo:rfifo
129. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_onchip_memory2:onchip_memory2
130. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram
131. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_pll:pll|altera_pll:altera_pll_i
132. Parameter Settings for User Entity Instance: audio_nios:u0|SEG7_IF:seg7
133. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator
134. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator
135. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator
136. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_slave_translator
137. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator
138. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator
139. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_peripheral_bridge_s0_translator
140. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator
141. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator
142. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
143. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent
144. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent
145. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent
146. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor
147. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo
148. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_slave_agent
149. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor
150. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_slave_agent_rsp_fifo
151. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_slave_agent_rdata_fifo
152. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent
153. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor
154. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo
155. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent
156. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor
157. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo
158. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_peripheral_bridge_s0_agent
159. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_peripheral_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor
160. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_agent_rsp_fifo
161. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent
162. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor
163. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo
164. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent
165. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor
166. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo
167. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
168. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
169. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
170. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
171. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router:router|audio_nios_mm_interconnect_0_router_default_decode:the_default_decode
172. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router_001:router_001|audio_nios_mm_interconnect_0_router_001_default_decode:the_default_decode
173. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router_002:router_002|audio_nios_mm_interconnect_0_router_002_default_decode:the_default_decode
174. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router_002:router_003|audio_nios_mm_interconnect_0_router_002_default_decode:the_default_decode
175. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router_002:router_004|audio_nios_mm_interconnect_0_router_002_default_decode:the_default_decode
176. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router_005:router_005|audio_nios_mm_interconnect_0_router_005_default_decode:the_default_decode
177. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router_002:router_006|audio_nios_mm_interconnect_0_router_002_default_decode:the_default_decode
178. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router_005:router_007|audio_nios_mm_interconnect_0_router_005_default_decode:the_default_decode
179. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router_002:router_008|audio_nios_mm_interconnect_0_router_002_default_decode:the_default_decode
180. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router_009:router_009|audio_nios_mm_interconnect_0_router_009_default_decode:the_default_decode
181. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter
182. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter
183. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
184. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
185. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb
186. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
187. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb
188. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
189. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
190. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
191. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
192. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
193. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
194. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
195. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
196. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
197. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
198. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
199. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
200. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
201. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
202. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
203. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
204. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
205. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
206. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
207. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
208. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
209. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
210. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006
211. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007
212. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:cpu_peripheral_bridge_m0_translator
213. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:seg7_avalon_slave_translator
214. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator
215. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_led_s1_translator
216. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator
217. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_scl_s1_translator
218. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_sda_s1_translator
219. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:cpu_peripheral_bridge_m0_agent
220. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:seg7_avalon_slave_agent
221. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:seg7_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor
222. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_avalon_slave_agent_rsp_fifo
223. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:key_s1_agent
224. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor
225. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo
226. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_led_s1_agent
227. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor
228. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo
229. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sw_s1_agent
230. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor
231. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo
232. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:i2c_scl_s1_agent
233. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:i2c_scl_s1_agent|altera_merlin_burst_uncompressor:uncompressor
234. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo
235. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:i2c_sda_s1_agent
236. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:i2c_sda_s1_agent|altera_merlin_burst_uncompressor:uncompressor
237. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo
238. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_router:router|audio_nios_mm_interconnect_1_router_default_decode:the_default_decode
239. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_router_001:router_001|audio_nios_mm_interconnect_1_router_001_default_decode:the_default_decode
240. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_router_001:router_002|audio_nios_mm_interconnect_1_router_001_default_decode:the_default_decode
241. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_router_001:router_003|audio_nios_mm_interconnect_1_router_001_default_decode:the_default_decode
242. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_router_001:router_004|audio_nios_mm_interconnect_1_router_001_default_decode:the_default_decode
243. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_router_001:router_005|audio_nios_mm_interconnect_1_router_001_default_decode:the_default_decode
244. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_router_001:router_006|audio_nios_mm_interconnect_1_router_001_default_decode:the_default_decode
245. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:cpu_peripheral_bridge_m0_limiter
246. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
247. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
248. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
249. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
250. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002
251. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003
252. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004
253. Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005
254. Parameter Settings for User Entity Instance: audio_nios:u0|altera_irq_clock_crosser:irq_synchronizer
255. Parameter Settings for User Entity Instance: audio_nios:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync
256. Parameter Settings for User Entity Instance: audio_nios:u0|altera_irq_clock_crosser:irq_synchronizer_001
257. Parameter Settings for User Entity Instance: audio_nios:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync
258. Parameter Settings for User Entity Instance: audio_nios:u0|altera_reset_controller:rst_controller
259. Parameter Settings for User Entity Instance: audio_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
260. Parameter Settings for User Entity Instance: audio_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
261. Parameter Settings for User Entity Instance: audio_nios:u0|altera_reset_controller:rst_controller_001
262. Parameter Settings for User Entity Instance: audio_nios:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
263. Parameter Settings for User Entity Instance: audio_nios:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
264. Parameter Settings for User Entity Instance: audio_nios:u0|altera_reset_controller:rst_controller_002
265. Parameter Settings for User Entity Instance: audio_nios:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1
266. Parameter Settings for User Entity Instance: audio_nios:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1
267. Parameter Settings for User Entity Instance: audio_nios:u0|altera_reset_controller:rst_controller_003
268. Parameter Settings for User Entity Instance: audio_nios:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1
269. Parameter Settings for User Entity Instance: audio_nios:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1
270. dcfifo Parameter Settings by Entity Instance
271. scfifo Parameter Settings by Entity Instance
272. altsyncram Parameter Settings by Entity Instance
273. Analysis & Elaboration Settings
274. Port Connectivity Checks: "audio_nios:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1"
275. Port Connectivity Checks: "audio_nios:u0|altera_reset_controller:rst_controller_003"
276. Port Connectivity Checks: "audio_nios:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1"
277. Port Connectivity Checks: "audio_nios:u0|altera_reset_controller:rst_controller_002"
278. Port Connectivity Checks: "audio_nios:u0|altera_reset_controller:rst_controller_001"
279. Port Connectivity Checks: "audio_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
280. Port Connectivity Checks: "audio_nios:u0|altera_reset_controller:rst_controller"
281. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
282. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_router_001:router_001|audio_nios_mm_interconnect_1_router_001_default_decode:the_default_decode"
283. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_router:router|audio_nios_mm_interconnect_1_router_default_decode:the_default_decode"
284. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo"
285. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:i2c_sda_s1_agent"
286. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo"
287. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:i2c_scl_s1_agent"
288. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo"
289. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sw_s1_agent"
290. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo"
291. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_led_s1_agent"
292. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo"
293. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:key_s1_agent"
294. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_avalon_slave_agent_rsp_fifo"
295. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:seg7_avalon_slave_agent"
296. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:cpu_peripheral_bridge_m0_agent"
297. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_sda_s1_translator"
298. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_scl_s1_translator"
299. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator"
300. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_led_s1_translator"
301. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator"
302. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:seg7_avalon_slave_translator"
303. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:cpu_peripheral_bridge_m0_translator"
304. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
305. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
306. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
307. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
308. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
309. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
310. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
311. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
312. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router_009:router_009|audio_nios_mm_interconnect_0_router_009_default_decode:the_default_decode"
313. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router_005:router_005|audio_nios_mm_interconnect_0_router_005_default_decode:the_default_decode"
314. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router_002:router_002|audio_nios_mm_interconnect_0_router_002_default_decode:the_default_decode"
315. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router_001:router_001|audio_nios_mm_interconnect_0_router_001_default_decode:the_default_decode"
316. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router:router|audio_nios_mm_interconnect_0_router_default_decode:the_default_decode"
317. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
318. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
319. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
320. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo"
321. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent"
322. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo"
323. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent"
324. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_agent_rsp_fifo"
325. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_peripheral_bridge_s0_agent"
326. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo"
327. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent"
328. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo"
329. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent"
330. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_slave_agent_rdata_fifo"
331. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_slave_agent_rsp_fifo"
332. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_slave_agent"
333. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
334. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent"
335. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent"
336. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent"
337. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
338. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator"
339. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator"
340. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_peripheral_bridge_s0_translator"
341. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator"
342. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator"
343. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_slave_translator"
344. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator"
345. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator"
346. Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator"
347. Port Connectivity Checks: "audio_nios:u0|audio_nios_sdram:sdram|audio_nios_sdram_input_efifo_module:the_audio_nios_sdram_input_efifo_module"
348. Port Connectivity Checks: "audio_nios:u0|audio_nios_pll:pll|altera_pll:altera_pll_i"
349. Port Connectivity Checks: "audio_nios:u0|audio_nios_onchip_memory2:onchip_memory2"
350. Port Connectivity Checks: "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0"
351. Port Connectivity Checks: "audio_nios:u0|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic"
352. Port Connectivity Checks: "audio_nios:u0|audio_nios_jtag_uart:jtag_uart"
353. Port Connectivity Checks: "audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo"
354. Port Connectivity Checks: "audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo"
355. Port Connectivity Checks: "audio_nios:u0|audio_nios_altpll_audio:altpll_audio|altera_pll:altera_pll_i"
356. Port Connectivity Checks: "audio_nios:u0"
357. Analysis & Elaboration Messages
358. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Wed Apr 13 15:28:03 2022       ;
; Quartus Prime Version         ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                 ; DE10_Standard_Audio                         ;
; Top-level Entity Name         ; DE10_Standard_Audio                         ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------+------------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type  ; Entity Instance                                                                                                                                                                                                                                                                                                                                                                                             ; IP Include File                                                                                                                        ;
+--------+------------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE10_Standard_Audio|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                    ;                                                                                                                                        ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE10_Standard_Audio|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                ;                                                                                                                                        ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE10_Standard_Audio|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit                                                                                                                      ;                                                                                                                                        ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE10_Standard_Audio|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                    ;                                                                                                                                        ;
; Altera ; Signal Tap                               ; N/A     ; N/A          ; Licensed      ; |DE10_Standard_Audio|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter                                                                                                                      ;                                                                                                                                        ;
; N/A    ; Qsys                                     ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0                                                                                                                                                                                                                                                                                                                                                                          ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_pll                               ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_altpll_audio:altpll_audio                                                                                                                                                                                                                                                                                                                                     ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_avalon_mm_clock_crossing_bridge   ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge                                                                                                                                                                                                                                                                                                             ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_i2c_scl:i2c_scl                                                                                                                                                                                                                                                                                                                                               ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_i2c_sda:i2c_sda                                                                                                                                                                                                                                                                                                                                               ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_irq_mapper                        ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_irq_mapper:irq_mapper                                                                                                                                                                                                                                                                                                                                         ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_irq_clock_crosser                 ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|altera_irq_clock_crosser:irq_synchronizer                                                                                                                                                                                                                                                                                                                                ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_irq_clock_crosser                 ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|altera_irq_clock_crosser:irq_synchronizer_001                                                                                                                                                                                                                                                                                                                            ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_avalon_jtag_uart                  ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_jtag_uart:jtag_uart                                                                                                                                                                                                                                                                                                                                           ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_key:key                                                                                                                                                                                                                                                                                                                                                       ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                                           ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_slave_agent                                                                                                                                                                                                                                                                        ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_slave_agent_rdata_fifo                                                                                                                                                                                                                                                                 ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                   ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_slave_translator                                                                                                                                                                                                                                                              ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                                          ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                           ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                                                                      ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                       ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                                                                      ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                       ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                                                                      ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                       ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                                                                                                      ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                       ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                                                                                                                      ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                       ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006                                                                                                                                                                                                                                                      ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006|audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                       ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007                                                                                                                                                                                                                                                  ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007|audio_nios_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0:error_adapter_0                                                                                                                                                               ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                          ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                                                                                                                                                                                  ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                              ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                          ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                          ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_cmd_mux_003:cmd_mux_003                                                                                                                                                                                                                                                                      ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                          ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_cmd_mux_003:cmd_mux_005                                                                                                                                                                                                                                                                      ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_cmd_mux:cmd_mux_006                                                                                                                                                                                                                                                                          ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_cmd_mux:cmd_mux_007                                                                                                                                                                                                                                                                          ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_peripheral_bridge_s0_agent                                                                                                                                                                                                                                                                  ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_agent_rsp_fifo                                                                                                                                                                                                                                                             ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_peripheral_bridge_s0_translator                                                                                                                                                                                                                                                        ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                          ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                      ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent                                                                                                                                                                                                                                                               ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo                                                                                                                                                                                                                                                          ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator                                                                                                                                                                                                                                                     ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent                                                                                                                                                                                                                                                                 ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter                                                                                                                                                                                                                                                            ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator                                                                                                                                                                                                                                                       ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent                                                                                                                                                                                                                                                              ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo                                                                                                                                                                                                                                                         ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator                                                                                                                                                                                                                                                    ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent                                                                                                                                                                                                                                                          ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter                                                                                                                                                                                                                                                     ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator                                                                                                                                                                                                                                                ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent                                                                                                                                                                                                                                                                         ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                    ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator                                                                                                                                                                                                                                                               ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router:router                                                                                                                                                                                                                                                                                ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router_001:router_001                                                                                                                                                                                                                                                                        ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router_002:router_002                                                                                                                                                                                                                                                                        ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router_002:router_003                                                                                                                                                                                                                                                                        ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router_002:router_004                                                                                                                                                                                                                                                                        ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router_005:router_005                                                                                                                                                                                                                                                                        ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router_002:router_006                                                                                                                                                                                                                                                                        ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router_005:router_007                                                                                                                                                                                                                                                                        ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router_002:router_008                                                                                                                                                                                                                                                                        ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router_009:router_009                                                                                                                                                                                                                                                                        ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                          ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_001                                                                                                                                                                                                                                                                  ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                      ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                                                                                                                                                                                  ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                                                      ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_demux_003:rsp_demux_005                                                                                                                                                                                                                                                                  ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_demux:rsp_demux_006                                                                                                                                                                                                                                                                      ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_demux:rsp_demux_007                                                                                                                                                                                                                                                                      ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                              ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                                                                                                                                                                                      ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                                                                                                                                                                                  ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                                                                                                                                                                                           ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                             ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                                                                                                                                                                                        ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                                                                                                                                                                                    ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_width_adapter              ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                                                                                                                                                                                    ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                                                                                                                                                                                        ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent                                                                                                                                                                                                                                                                  ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo                                                                                                                                                                                                                                                             ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator                                                                                                                                                                                                                                                        ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent                                                                                                                                                                                                                                                                                  ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                             ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator                                                                                                                                                                                                                                                                        ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_mm_interconnect                   ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1                                                                                                                                                                                                                                                                                                                           ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                                          ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                           ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                                                                                                                                                                                                      ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                       ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002                                                                                                                                                                                                                                                      ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002|audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                       ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003                                                                                                                                                                                                                                                      ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003|audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                       ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004                                                                                                                                                                                                                                                      ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004|audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                       ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005                                                                                                                                                                                                                                                      ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; error_adapter                            ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005|audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0                                                                                                                                                                       ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_cmd_demux:cmd_demux                                                                                                                                                                                                                                                                          ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_cmd_mux:cmd_mux                                                                                                                                                                                                                                                                              ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                                                          ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_cmd_mux:cmd_mux_002                                                                                                                                                                                                                                                                          ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_cmd_mux:cmd_mux_003                                                                                                                                                                                                                                                                          ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_cmd_mux:cmd_mux_004                                                                                                                                                                                                                                                                          ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_cmd_mux:cmd_mux_005                                                                                                                                                                                                                                                                          ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_master_agent               ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:cpu_peripheral_bridge_m0_agent                                                                                                                                                                                                                                                                 ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:cpu_peripheral_bridge_m0_limiter                                                                                                                                                                                                                                                            ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_master_translator          ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:cpu_peripheral_bridge_m0_translator                                                                                                                                                                                                                                                       ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:i2c_scl_s1_agent                                                                                                                                                                                                                                                                                ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                           ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_scl_s1_translator                                                                                                                                                                                                                                                                      ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:i2c_sda_s1_agent                                                                                                                                                                                                                                                                                ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                           ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_sda_s1_translator                                                                                                                                                                                                                                                                      ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:key_s1_agent                                                                                                                                                                                                                                                                                    ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                               ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator                                                                                                                                                                                                                                                                          ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_led_s1_agent                                                                                                                                                                                                                                                                                ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                           ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_led_s1_translator                                                                                                                                                                                                                                                                      ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_router:router                                                                                                                                                                                                                                                                                ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_router_001:router_001                                                                                                                                                                                                                                                                        ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_router_001:router_002                                                                                                                                                                                                                                                                        ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_router_001:router_003                                                                                                                                                                                                                                                                        ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_router_001:router_004                                                                                                                                                                                                                                                                        ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_router_001:router_005                                                                                                                                                                                                                                                                        ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_router                     ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_router_001:router_006                                                                                                                                                                                                                                                                        ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_rsp_demux:rsp_demux                                                                                                                                                                                                                                                                          ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                                                      ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_rsp_demux:rsp_demux_002                                                                                                                                                                                                                                                                      ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_rsp_demux:rsp_demux_003                                                                                                                                                                                                                                                                      ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_rsp_demux:rsp_demux_004                                                                                                                                                                                                                                                                      ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_rsp_demux:rsp_demux_005                                                                                                                                                                                                                                                                      ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_multiplexer                ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_rsp_mux:rsp_mux                                                                                                                                                                                                                                                                              ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:seg7_avalon_slave_agent                                                                                                                                                                                                                                                                         ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_avalon_slave_agent_rsp_fifo                                                                                                                                                                                                                                                                    ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:seg7_avalon_slave_translator                                                                                                                                                                                                                                                               ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_slave_agent                ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sw_s1_agent                                                                                                                                                                                                                                                                                     ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo                                                                                                                                                                                                                                                                                ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_merlin_slave_translator           ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator                                                                                                                                                                                                                                                                           ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_nios2_gen2                        ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0                                                                                                                                                                                                                                                                                                                                     ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu                                                                                                                                                                                                                                                                                                     ;                                                                                                                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_bht_module:audio_nios_nios2_gen2_0_cpu_bht                                                                                                                                                                                                                              ;                                                                                                                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_dc_data_module:audio_nios_nios2_gen2_0_cpu_dc_data                                                                                                                                                                                                                      ;                                                                                                                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_dc_tag_module:audio_nios_nios2_gen2_0_cpu_dc_tag                                                                                                                                                                                                                        ;                                                                                                                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_dc_victim_module:audio_nios_nios2_gen2_0_cpu_dc_victim                                                                                                                                                                                                                  ;                                                                                                                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_ic_data_module:audio_nios_nios2_gen2_0_cpu_ic_data                                                                                                                                                                                                                      ;                                                                                                                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_ic_tag_module:audio_nios_nios2_gen2_0_cpu_ic_tag                                                                                                                                                                                                                        ;                                                                                                                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_register_bank_a_module:audio_nios_nios2_gen2_0_cpu_register_bank_a                                                                                                                                                                                                      ;                                                                                                                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_register_bank_b_module:audio_nios_nios2_gen2_0_cpu_register_bank_b                                                                                                                                                                                                      ;                                                                                                                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci                                                                                                                                                                                                                     ;                                                                                                                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_nios2_avalon_reg:the_audio_nios_nios2_gen2_0_cpu_nios2_avalon_reg                                                                                                                       ;                                                                                                                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_nios2_oci_break:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_break                                                                                                                         ;                                                                                                                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_nios2_oci_dbrk:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_dbrk                                                                                                                           ;                                                                                                                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_debug                                                                                                                         ;                                                                                                                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace                                                                                                                       ;                                                                                                                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace|audio_nios_nios2_gen2_0_cpu_nios2_oci_td_mode:audio_nios_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode                  ;                                                                                                                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo                                                                                                                           ;                                                                                                                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo|audio_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt ;                                                                                                                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc                 ;                                                                                                                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc             ;                                                                                                                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_nios2_oci_im:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_im                                                                                                                               ;                                                                                                                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace                                                                                                                       ;                                                                                                                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_nios2_oci_pib:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_pib                                                                                                                             ;                                                                                                                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_nios2_oci_xbrk:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_xbrk                                                                                                                           ;                                                                                                                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen2_0_cpu_nios2_ocimem                                                                                                                               ;                                                                                                                                        ;
; Altera ; Nios II Processor (6AF7_00A2)            ; N/A     ; Apr 2009     ; OpenCore Plus ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen2_0_cpu_nios2_ocimem|audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module:audio_nios_nios2_gen2_0_cpu_ociram_sp_ram                                    ;                                                                                                                                        ;
; Altera ; altera_avalon_onchip_memory2             ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_onchip_memory2:onchip_memory2                                                                                                                                                                                                                                                                                                                                 ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_pio_led:pio_led                                                                                                                                                                                                                                                                                                                                               ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_pll                               ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_pll:pll                                                                                                                                                                                                                                                                                                                                                       ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                   ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                               ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|altera_reset_controller:rst_controller_002                                                                                                                                                                                                                                                                                                                               ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_reset_controller                  ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|altera_reset_controller:rst_controller_003                                                                                                                                                                                                                                                                                                                               ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_sdram:sdram                                                                                                                                                                                                                                                                                                                                                   ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_avalon_pio                        ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_sw:sw                                                                                                                                                                                                                                                                                                                                                         ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_avalon_sysid_qsys                 ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_sysid_qsys:sysid_qsys                                                                                                                                                                                                                                                                                                                                         ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
; Altera ; altera_avalon_timer                      ; 18.1    ; N/A          ; N/A           ; |DE10_Standard_Audio|audio_nios:u0|audio_nios_timer:timer                                                                                                                                                                                                                                                                                                                                                   ; C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/audio_nios.qsys ;
+--------+------------------------------------------+---------+--------------+---------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
OpenCore Plus Hardware Evaluation feature is turned on for all cores in the design.


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated ;
+---------------------------------------+------------------------+------+---------------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                        ;
+---------------------------------------+------------------------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                                     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                                                     ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                                     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                                                     ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                               ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                                               ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                                                ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                               ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                                               ;
+---------------------------------------+------------------------+------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_0ol:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                              ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                              ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                    ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                     ;
+---------------------------------+-------+------+-----------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated ;
+---------------------------------------+------------------------+------+---------------------------------------------------------------------------+
; Assignment                            ; Value                  ; From ; To                                                                        ;
+---------------------------------------+------------------------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                    ; -    ; -                                                                         ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF                    ; -    ; -                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF                    ; -    ; -                                                                         ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 3                      ; -    ; -                                                                         ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_lsb_aeb                                                     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_lsb_aeb                                                     ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_lsb_aeb                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rdemp_eq_comp_msb_aeb                                                     ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rdemp_eq_comp_msb_aeb                                                     ;
; POWER_UP_LEVEL                        ; HIGH                   ; -    ; rdemp_eq_comp_msb_aeb                                                     ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; rs_dgwp_reg                                                               ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; rs_dgwp_reg                                                               ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_lsb_mux_reg                                                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_lsb_mux_reg                                                ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; wrfull_eq_comp_msb_mux_reg                                                ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; wrfull_eq_comp_msb_mux_reg                                                ;
; POWER_UP_LEVEL                        ; LOW                    ; -    ; wrptr_g                                                                   ;
; SYNCHRONIZER_IDENTIFICATION           ; FORCED_IF_ASYNCHRONOUS ; -    ; ws_dgrp_reg                                                               ;
; PRESERVE_REGISTER                     ; ON                     ; -    ; ws_dgrp_reg                                                               ;
+---------------------------------------+------------------------+------+---------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                                                                                            ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                                                                                    ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                                                                                       ;
+----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                           ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                            ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_0ol:rs_dgwp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                              ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|dffpipe_3dc:wraclr ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                  ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                   ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                                             ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                                                                              ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                                                                              ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                                                                                ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                                                                                 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge ;
+------------------------------------+-------+------+-----------------------------------------------+
; Assignment                         ; Value ; From ; To                                            ;
+------------------------------------+-------+------+-----------------------------------------------+
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION ; ON    ; -    ; altera_avalon_dc_fifo:cmd_fifo                ;
; ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION ; ON    ; -    ; altera_avalon_dc_fifo:rsp_fifo                ;
+------------------------------------+-------+------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                    ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                               ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                    ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                               ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                    ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                               ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                    ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                               ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                    ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                               ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                    ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                               ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                              ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                              ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                              ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                              ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                              ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                              ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                    ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                               ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                    ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                               ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                    ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                               ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                    ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                               ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                    ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                               ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                    ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                               ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                    ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                               ;
+-----------------------------+-------------+------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                              ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                              ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                              ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                              ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                              ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                              ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                   ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                              ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                               ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                               ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                               ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                               ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[1]                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[1]                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[1]                                                                                                                                                              ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_r:the_audio_nios_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|audio_nios_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_qjn1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+---------------------------------------------------------------+
; Source assignments for audio_nios:u0|audio_nios_sdram:sdram   ;
+-----------------------------+-------+------+------------------+
; Assignment                  ; Value ; From ; To               ;
+-----------------------------+-------+------+------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]      ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]       ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]       ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]        ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]         ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]         ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe               ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0  ;
+-----------------------------+-------+------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_001 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_demux_003:rsp_demux_003 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_demux_003:rsp_demux_005 ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                          ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                         ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                       ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_demux:rsp_demux_006 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_demux:rsp_demux_007 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                              ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                         ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                         ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                          ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                          ;
+-----------------------------+-------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                  ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                             ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                             ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                              ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                              ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                              ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                              ;
+-----------------------------+-------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                  ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                 ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                               ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_rsp_demux:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_rsp_demux:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_rsp_demux:rsp_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                      ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                     ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                   ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                     ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                ;
+-----------------------------+------------------------+------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                                                         ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[0]                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[0]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[0]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[0]                                                                                    ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; din_s1                                                                                     ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; din_s1                                                                                     ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; din_s1                                                                                     ;
; PRESERVE_REGISTER           ; ON                     ; -    ; din_s1                                                                                     ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; dreg[1]                                                                                    ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; dreg[1]                                                                                    ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; dreg[1]                                                                                    ;
; PRESERVE_REGISTER           ; ON                     ; -    ; dreg[1]                                                                                    ;
+-----------------------------+------------------------+------+--------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                  ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|altera_reset_controller:rst_controller_002 ;
+-------------------+-------+------+----------------------------------------------+
; Assignment        ; Value ; From ; To                                           ;
+-------------------+-------+------+----------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]       ;
+-------------------+-------+------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|altera_reset_controller:rst_controller_003 ;
+-------------------+-------+------+----------------------------------------------+
; Assignment        ; Value ; From ; To                                           ;
+-------------------+-------+------+----------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[4]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[3]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[2]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]       ;
+-------------------+-------+------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                      ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for audio_nios:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                          ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                      ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_altpll_audio:altpll_audio|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                    ;
+--------------------------------------+------------------------+---------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                  ;
; fractional_vco_multiplier            ; true                   ; String                                                  ;
; pll_type                             ; General                ; String                                                  ;
; pll_subtype                          ; General                ; String                                                  ;
; number_of_clocks                     ; 1                      ; Signed Integer                                          ;
; operation_mode                       ; normal                 ; String                                                  ;
; deserialization_factor               ; 4                      ; Signed Integer                                          ;
; data_rate                            ; 0                      ; Signed Integer                                          ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                          ;
; output_clock_frequency0              ; 18.432000 MHz          ; String                                                  ;
; phase_shift0                         ; 0 ps                   ; String                                                  ;
; duty_cycle0                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                  ;
; phase_shift1                         ; 0 ps                   ; String                                                  ;
; duty_cycle1                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                  ;
; phase_shift2                         ; 0 ps                   ; String                                                  ;
; duty_cycle2                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                  ;
; phase_shift3                         ; 0 ps                   ; String                                                  ;
; duty_cycle3                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                  ;
; phase_shift4                         ; 0 ps                   ; String                                                  ;
; duty_cycle4                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                  ;
; phase_shift5                         ; 0 ps                   ; String                                                  ;
; duty_cycle5                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                  ;
; phase_shift6                         ; 0 ps                   ; String                                                  ;
; duty_cycle6                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                  ;
; phase_shift7                         ; 0 ps                   ; String                                                  ;
; duty_cycle7                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                  ;
; phase_shift8                         ; 0 ps                   ; String                                                  ;
; duty_cycle8                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                  ;
; phase_shift9                         ; 0 ps                   ; String                                                  ;
; duty_cycle9                          ; 50                     ; Signed Integer                                          ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                  ;
; phase_shift10                        ; 0 ps                   ; String                                                  ;
; duty_cycle10                         ; 50                     ; Signed Integer                                          ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                  ;
; phase_shift11                        ; 0 ps                   ; String                                                  ;
; duty_cycle11                         ; 50                     ; Signed Integer                                          ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                  ;
; phase_shift12                        ; 0 ps                   ; String                                                  ;
; duty_cycle12                         ; 50                     ; Signed Integer                                          ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                  ;
; phase_shift13                        ; 0 ps                   ; String                                                  ;
; duty_cycle13                         ; 50                     ; Signed Integer                                          ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                  ;
; phase_shift14                        ; 0 ps                   ; String                                                  ;
; duty_cycle14                         ; 50                     ; Signed Integer                                          ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                  ;
; phase_shift15                        ; 0 ps                   ; String                                                  ;
; duty_cycle15                         ; 50                     ; Signed Integer                                          ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                  ;
; phase_shift16                        ; 0 ps                   ; String                                                  ;
; duty_cycle16                         ; 50                     ; Signed Integer                                          ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                  ;
; phase_shift17                        ; 0 ps                   ; String                                                  ;
; duty_cycle17                         ; 50                     ; Signed Integer                                          ;
; clock_name_0                         ;                        ; String                                                  ;
; clock_name_1                         ;                        ; String                                                  ;
; clock_name_2                         ;                        ; String                                                  ;
; clock_name_3                         ;                        ; String                                                  ;
; clock_name_4                         ;                        ; String                                                  ;
; clock_name_5                         ;                        ; String                                                  ;
; clock_name_6                         ;                        ; String                                                  ;
; clock_name_7                         ;                        ; String                                                  ;
; clock_name_8                         ;                        ; String                                                  ;
; clock_name_global_0                  ; false                  ; String                                                  ;
; clock_name_global_1                  ; false                  ; String                                                  ;
; clock_name_global_2                  ; false                  ; String                                                  ;
; clock_name_global_3                  ; false                  ; String                                                  ;
; clock_name_global_4                  ; false                  ; String                                                  ;
; clock_name_global_5                  ; false                  ; String                                                  ;
; clock_name_global_6                  ; false                  ; String                                                  ;
; clock_name_global_7                  ; false                  ; String                                                  ;
; clock_name_global_8                  ; false                  ; String                                                  ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                          ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                          ;
; m_cnt_bypass_en                      ; false                  ; String                                                  ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                  ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                          ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                          ;
; n_cnt_bypass_en                      ; false                  ; String                                                  ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                  ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en0                     ; false                  ; String                                                  ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                  ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en1                     ; false                  ; String                                                  ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                  ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en2                     ; false                  ; String                                                  ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                  ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en3                     ; false                  ; String                                                  ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                  ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en4                     ; false                  ; String                                                  ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                  ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en5                     ; false                  ; String                                                  ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                  ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en6                     ; false                  ; String                                                  ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                  ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en7                     ; false                  ; String                                                  ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                  ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en8                     ; false                  ; String                                                  ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                  ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en9                     ; false                  ; String                                                  ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                  ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en10                    ; false                  ; String                                                  ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                  ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en11                    ; false                  ; String                                                  ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                  ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en12                    ; false                  ; String                                                  ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                  ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en13                    ; false                  ; String                                                  ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                  ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en14                    ; false                  ; String                                                  ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                  ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en15                    ; false                  ; String                                                  ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                  ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en16                    ; false                  ; String                                                  ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                  ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                          ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                          ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                          ;
; c_cnt_bypass_en17                    ; false                  ; String                                                  ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                  ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                  ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                          ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                          ;
; pll_vco_div                          ; 1                      ; Signed Integer                                          ;
; pll_slf_rst                          ; false                  ; String                                                  ;
; pll_bw_sel                           ; low                    ; String                                                  ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                  ;
; pll_cp_current                       ; 0                      ; Signed Integer                                          ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                          ;
; pll_fractional_division              ; 1                      ; Signed Integer                                          ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                          ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                  ;
; mimic_fbclk_type                     ; gclk                   ; String                                                  ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                  ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                  ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                  ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                          ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                  ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                  ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                  ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                  ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                  ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                  ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                          ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                  ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                  ;
+--------------------------------------+------------------------+---------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                 ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                       ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                                       ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                       ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                       ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                              ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                              ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                              ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                              ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                              ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                       ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                       ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                              ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                              ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                              ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                                                              ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                              ;
; CBXI_PARAMETER          ; dcfifo_ebo1 ; Untyped                                                                                              ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance ;
+----------------+-------+-------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                    ;
+----------------+-------+-------------------------------------------------------------------------+
; DATA_WIDTH     ; 32    ; Signed Integer                                                          ;
+----------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                 ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA           ; 1           ; Untyped                                                                                              ;
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                       ;
; LPM_WIDTH               ; 32          ; Signed Integer                                                                                       ;
; LPM_NUMWORDS            ; 256         ; Signed Integer                                                                                       ;
; LPM_WIDTHU              ; 8           ; Signed Integer                                                                                       ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                              ;
; UNDERFLOW_CHECKING      ; ON          ; Untyped                                                                                              ;
; OVERFLOW_CHECKING       ; ON          ; Untyped                                                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                              ;
; DELAY_RDUSEDW           ; 1           ; Untyped                                                                                              ;
; DELAY_WRUSEDW           ; 1           ; Untyped                                                                                              ;
; RDSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                       ;
; WRSYNC_DELAYPIPE        ; 5           ; Signed Integer                                                                                       ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE       ; Untyped                                                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                              ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                              ;
; ADD_USEDW_MSB_BIT       ; OFF         ; Untyped                                                                                              ;
; WRITE_ACLR_SYNCH        ; ON          ; Untyped                                                                                              ;
; READ_ACLR_SYNCH         ; OFF         ; Untyped                                                                                              ;
; CBXI_PARAMETER          ; dcfifo_ebo1 ; Untyped                                                                                              ;
+-------------------------+-------------+------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge ;
+---------------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 32    ; Signed Integer                                                                            ;
; SYMBOL_WIDTH        ; 8     ; Signed Integer                                                                            ;
; HDL_ADDR_WIDTH      ; 9     ; Signed Integer                                                                            ;
; BURSTCOUNT_WIDTH    ; 1     ; Signed Integer                                                                            ;
; COMMAND_FIFO_DEPTH  ; 32    ; Signed Integer                                                                            ;
; RESPONSE_FIFO_DEPTH ; 64    ; Signed Integer                                                                            ;
; MASTER_SYNC_DEPTH   ; 3     ; Signed Integer                                                                            ;
; SLAVE_SYNC_DEPTH    ; 3     ; Signed Integer                                                                            ;
; BYTEEN_WIDTH        ; 4     ; Signed Integer                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT          ; 1     ; Signed Integer                                                                                                     ;
; BITS_PER_SYMBOL           ; 49    ; Signed Integer                                                                                                     ;
; FIFO_DEPTH                ; 32    ; Signed Integer                                                                                                     ;
; CHANNEL_WIDTH             ; 0     ; Signed Integer                                                                                                     ;
; ERROR_WIDTH               ; 0     ; Signed Integer                                                                                                     ;
; USE_PACKETS               ; 0     ; Signed Integer                                                                                                     ;
; USE_IN_FILL_LEVEL         ; 0     ; Signed Integer                                                                                                     ;
; USE_OUT_FILL_LEVEL        ; 0     ; Signed Integer                                                                                                     ;
; WR_SYNC_DEPTH             ; 3     ; Signed Integer                                                                                                     ;
; RD_SYNC_DEPTH             ; 3     ; Signed Integer                                                                                                     ;
; STREAM_ALMOST_FULL        ; 0     ; Signed Integer                                                                                                     ;
; STREAM_ALMOST_EMPTY       ; 0     ; Signed Integer                                                                                                     ;
; BACKPRESSURE_DURING_RESET ; 1     ; Signed Integer                                                                                                     ;
; LOOKAHEAD_POINTERS        ; 0     ; Signed Integer                                                                                                     ;
; PIPELINE_POINTERS         ; 0     ; Signed Integer                                                                                                     ;
; USE_SPACE_AVAIL_IF        ; 0     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                ;
; DEPTH          ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                               ;
; DEPTH          ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT          ; 1     ; Signed Integer                                                                                                     ;
; BITS_PER_SYMBOL           ; 32    ; Signed Integer                                                                                                     ;
; FIFO_DEPTH                ; 64    ; Signed Integer                                                                                                     ;
; CHANNEL_WIDTH             ; 0     ; Signed Integer                                                                                                     ;
; ERROR_WIDTH               ; 0     ; Signed Integer                                                                                                     ;
; USE_PACKETS               ; 0     ; Signed Integer                                                                                                     ;
; USE_IN_FILL_LEVEL         ; 0     ; Signed Integer                                                                                                     ;
; USE_OUT_FILL_LEVEL        ; 0     ; Signed Integer                                                                                                     ;
; WR_SYNC_DEPTH             ; 3     ; Signed Integer                                                                                                     ;
; RD_SYNC_DEPTH             ; 3     ; Signed Integer                                                                                                     ;
; STREAM_ALMOST_FULL        ; 0     ; Signed Integer                                                                                                     ;
; STREAM_ALMOST_EMPTY       ; 0     ; Signed Integer                                                                                                     ;
; BACKPRESSURE_DURING_RESET ; 0     ; Signed Integer                                                                                                     ;
; LOOKAHEAD_POINTERS        ; 0     ; Signed Integer                                                                                                     ;
; PIPELINE_POINTERS         ; 0     ; Signed Integer                                                                                                     ;
; USE_SPACE_AVAIL_IF        ; 1     ; Signed Integer                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                ;
; DEPTH          ; 3     ; Signed Integer                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[4].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[5].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[6].u ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                         ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                               ;
; DEPTH          ; 3     ; Signed Integer                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[0].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[1].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[2].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[3].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[4].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[5].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:read_crosser|altera_std_synchronizer_nocut:sync[6].u ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w|scfifo:wfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                           ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                        ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                        ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_r:the_audio_nios_jtag_uart_scfifo_r|scfifo:rfifo ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                           ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                     ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                   ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                   ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                 ;
; lpm_width               ; 8           ; Signed Integer                                                                                                                 ;
; LPM_NUMWORDS            ; 64          ; Signed Integer                                                                                                                 ;
; LPM_WIDTHU              ; 6           ; Signed Integer                                                                                                                 ;
; LPM_SHOWAHEAD           ; OFF         ; Untyped                                                                                                                        ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                        ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                        ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                        ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                        ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                        ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                        ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                        ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                        ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                        ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                        ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                        ;
; CBXI_PARAMETER          ; scfifo_3291 ; Untyped                                                                                                                        ;
+-------------------------+-------------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_onchip_memory2:onchip_memory2 ;
+----------------+-------------------------------+----------------------------------------------------+
; Parameter Name ; Value                         ; Type                                               ;
+----------------+-------------------------------+----------------------------------------------------+
; INIT_FILE      ; audio_nios_onchip_memory2.hex ; String                                             ;
+----------------+-------------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram ;
+------------------------------------+-------------------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                         ; Type                                                     ;
+------------------------------------+-------------------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped                                                  ;
; OPERATION_MODE                     ; SINGLE_PORT                   ; Untyped                                                  ;
; WIDTH_A                            ; 32                            ; Signed Integer                                           ;
; WIDTHAD_A                          ; 17                            ; Signed Integer                                           ;
; NUMWORDS_A                         ; 80000                         ; Signed Integer                                           ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped                                                  ;
; WIDTH_B                            ; 1                             ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                             ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                             ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                        ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1                        ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 4                             ; Signed Integer                                           ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                             ; Signed Integer                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                     ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE                     ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped                                                  ;
; INIT_FILE                          ; audio_nios_onchip_memory2.hex ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 80000                         ; Signed Integer                                           ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                         ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone V                     ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_qjn1               ; Untyped                                                  ;
+------------------------------------+-------------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_pll:pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+---------------------------------------+
; Parameter Name                       ; Value                  ; Type                                  ;
+--------------------------------------+------------------------+---------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                ;
; fractional_vco_multiplier            ; false                  ; String                                ;
; pll_type                             ; General                ; String                                ;
; pll_subtype                          ; General                ; String                                ;
; number_of_clocks                     ; 3                      ; Signed Integer                        ;
; operation_mode                       ; normal                 ; String                                ;
; deserialization_factor               ; 4                      ; Signed Integer                        ;
; data_rate                            ; 0                      ; Signed Integer                        ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                        ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                ;
; phase_shift0                         ; 0 ps                   ; String                                ;
; duty_cycle0                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                ;
; phase_shift1                         ; 7500 ps                ; String                                ;
; duty_cycle1                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency2              ; 10.000000 MHz          ; String                                ;
; phase_shift2                         ; 0 ps                   ; String                                ;
; duty_cycle2                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency3              ; 0 MHz                  ; String                                ;
; phase_shift3                         ; 0 ps                   ; String                                ;
; duty_cycle3                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency4              ; 0 MHz                  ; String                                ;
; phase_shift4                         ; 0 ps                   ; String                                ;
; duty_cycle4                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency5              ; 0 MHz                  ; String                                ;
; phase_shift5                         ; 0 ps                   ; String                                ;
; duty_cycle5                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency6              ; 0 MHz                  ; String                                ;
; phase_shift6                         ; 0 ps                   ; String                                ;
; duty_cycle6                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency7              ; 0 MHz                  ; String                                ;
; phase_shift7                         ; 0 ps                   ; String                                ;
; duty_cycle7                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency8              ; 0 MHz                  ; String                                ;
; phase_shift8                         ; 0 ps                   ; String                                ;
; duty_cycle8                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency9              ; 0 MHz                  ; String                                ;
; phase_shift9                         ; 0 ps                   ; String                                ;
; duty_cycle9                          ; 50                     ; Signed Integer                        ;
; output_clock_frequency10             ; 0 MHz                  ; String                                ;
; phase_shift10                        ; 0 ps                   ; String                                ;
; duty_cycle10                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency11             ; 0 MHz                  ; String                                ;
; phase_shift11                        ; 0 ps                   ; String                                ;
; duty_cycle11                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency12             ; 0 MHz                  ; String                                ;
; phase_shift12                        ; 0 ps                   ; String                                ;
; duty_cycle12                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency13             ; 0 MHz                  ; String                                ;
; phase_shift13                        ; 0 ps                   ; String                                ;
; duty_cycle13                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency14             ; 0 MHz                  ; String                                ;
; phase_shift14                        ; 0 ps                   ; String                                ;
; duty_cycle14                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency15             ; 0 MHz                  ; String                                ;
; phase_shift15                        ; 0 ps                   ; String                                ;
; duty_cycle15                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency16             ; 0 MHz                  ; String                                ;
; phase_shift16                        ; 0 ps                   ; String                                ;
; duty_cycle16                         ; 50                     ; Signed Integer                        ;
; output_clock_frequency17             ; 0 MHz                  ; String                                ;
; phase_shift17                        ; 0 ps                   ; String                                ;
; duty_cycle17                         ; 50                     ; Signed Integer                        ;
; clock_name_0                         ;                        ; String                                ;
; clock_name_1                         ;                        ; String                                ;
; clock_name_2                         ;                        ; String                                ;
; clock_name_3                         ;                        ; String                                ;
; clock_name_4                         ;                        ; String                                ;
; clock_name_5                         ;                        ; String                                ;
; clock_name_6                         ;                        ; String                                ;
; clock_name_7                         ;                        ; String                                ;
; clock_name_8                         ;                        ; String                                ;
; clock_name_global_0                  ; false                  ; String                                ;
; clock_name_global_1                  ; false                  ; String                                ;
; clock_name_global_2                  ; false                  ; String                                ;
; clock_name_global_3                  ; false                  ; String                                ;
; clock_name_global_4                  ; false                  ; String                                ;
; clock_name_global_5                  ; false                  ; String                                ;
; clock_name_global_6                  ; false                  ; String                                ;
; clock_name_global_7                  ; false                  ; String                                ;
; clock_name_global_8                  ; false                  ; String                                ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                        ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                        ;
; m_cnt_bypass_en                      ; false                  ; String                                ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                        ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                        ;
; n_cnt_bypass_en                      ; false                  ; String                                ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en0                     ; false                  ; String                                ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en1                     ; false                  ; String                                ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en2                     ; false                  ; String                                ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en3                     ; false                  ; String                                ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en4                     ; false                  ; String                                ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en5                     ; false                  ; String                                ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en6                     ; false                  ; String                                ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en7                     ; false                  ; String                                ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en8                     ; false                  ; String                                ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en9                     ; false                  ; String                                ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en10                    ; false                  ; String                                ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en11                    ; false                  ; String                                ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en12                    ; false                  ; String                                ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en13                    ; false                  ; String                                ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en14                    ; false                  ; String                                ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en15                    ; false                  ; String                                ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en16                    ; false                  ; String                                ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                        ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                        ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                        ;
; c_cnt_bypass_en17                    ; false                  ; String                                ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                        ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                        ;
; pll_vco_div                          ; 1                      ; Signed Integer                        ;
; pll_slf_rst                          ; false                  ; String                                ;
; pll_bw_sel                           ; low                    ; String                                ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                ;
; pll_cp_current                       ; 0                      ; Signed Integer                        ;
; pll_bwctrl                           ; 0                      ; Signed Integer                        ;
; pll_fractional_division              ; 1                      ; Signed Integer                        ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                        ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                ;
; mimic_fbclk_type                     ; gclk                   ; String                                ;
; pll_fbclk_mux_1                      ; glb                    ; String                                ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                        ;
; refclk1_frequency                    ; 0 MHz                  ; String                                ;
; pll_clkin_0_src                      ; clk_0                  ; String                                ;
; pll_clkin_1_src                      ; clk_0                  ; String                                ;
; pll_clk_loss_sw_en                   ; false                  ; String                                ;
; pll_auto_clk_sw_en                   ; false                  ; String                                ;
; pll_manu_clk_sw_en                   ; false                  ; String                                ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                        ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                ;
+--------------------------------------+------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|SEG7_IF:seg7 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; SEG7_NUM       ; 6     ; Signed Integer                                 ;
; ADDR_WIDTH     ; 3     ; Signed Integer                                 ;
; DEFAULT_ACTIVE ; 1     ; Signed Integer                                 ;
; LOW_ACTIVE     ; 1     ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                                          ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                          ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                          ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                           ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 27    ; Signed Integer                                                                                                                                 ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                                 ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                                 ;
; UAV_ADDRESS_W               ; 27    ; Signed Integer                                                                                                                                 ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                                 ;
; USE_BURSTCOUNT              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                                 ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                                 ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                                 ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                                 ;
; USE_WRITE                   ; 0     ; Signed Integer                                                                                                                                 ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                                 ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                                 ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                                 ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                                 ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                                 ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                                 ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                                 ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                                 ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                                 ;
; AV_LINEWRAPBURSTS           ; 1     ; Signed Integer                                                                                                                                 ;
+-----------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                          ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                                ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                          ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                          ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                          ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                          ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                          ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                          ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                          ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                          ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                          ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                          ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                          ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                          ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_peripheral_bridge_s0_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 9     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 1     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 17    ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                      ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                      ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                      ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                      ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                      ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                      ;
; UAV_ADDRESS_W                  ; 27    ; Signed Integer                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                      ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                      ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                                                  ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_H               ; 97    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_L               ; 94    ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_H           ; 90    ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_L           ; 90    ; Signed Integer                                                                                                                  ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                  ;
; ID                        ; 0     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                  ;
; BURSTWRAP_VALUE           ; 7     ; Signed Integer                                                                                                                  ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                  ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 83    ; Signed Integer                                                                                                                         ;
; PKT_QOS_L                 ; 83    ; Signed Integer                                                                                                                         ;
; PKT_DATA_SIDEBAND_H       ; 81    ; Signed Integer                                                                                                                         ;
; PKT_DATA_SIDEBAND_L       ; 81    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_SIDEBAND_H       ; 80    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_SIDEBAND_L       ; 80    ; Signed Integer                                                                                                                         ;
; PKT_CACHE_H               ; 97    ; Signed Integer                                                                                                                         ;
; PKT_CACHE_L               ; 94    ; Signed Integer                                                                                                                         ;
; PKT_THREAD_ID_H           ; 90    ; Signed Integer                                                                                                                         ;
; PKT_THREAD_ID_L           ; 90    ; Signed Integer                                                                                                                         ;
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                         ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                                         ;
; PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                         ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                         ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                         ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                         ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                         ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                         ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                         ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                         ;
; ID                        ; 1     ; Signed Integer                                                                                                                         ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                         ;
; BURSTWRAP_VALUE           ; 3     ; Signed Integer                                                                                                                         ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                         ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                         ;
; PKT_BURSTWRAP_W           ; 3     ; Signed Integer                                                                                                                         ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                         ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                         ;
; PKT_ADDR_W                ; 27    ; Signed Integer                                                                                                                         ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                         ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                         ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                         ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                         ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                         ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                           ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                           ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                           ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                           ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                           ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                           ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                           ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                           ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                           ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                           ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                           ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                           ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                           ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                           ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                           ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                           ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                           ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                           ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                           ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                    ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                    ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                    ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                    ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                      ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                      ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                      ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                      ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                      ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                      ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                      ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                      ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                      ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                      ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_slave_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                  ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                        ;
; BITS_PER_SYMBOL     ; 34    ; Signed Integer                                                                                                                        ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                        ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                        ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                        ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                        ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                        ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                        ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                        ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                        ;
; DATA_WIDTH          ; 34    ; Signed Integer                                                                                                                        ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                     ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                     ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                     ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                     ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                     ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                     ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                     ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                     ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                     ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                     ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                     ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                     ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                     ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                     ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                     ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                     ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                     ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                                     ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                              ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                              ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                              ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                              ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                                ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_peripheral_bridge_s0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_peripheral_bridge_s0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 97    ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 82    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 67    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 66    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 74    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 93    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 91    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 104   ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 104   ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 104   ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                           ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 64    ; Signed Integer                                                                                                 ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                 ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                 ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                 ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                 ;
; PKT_TRANS_LOCK            ; 49    ; Signed Integer                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                 ;
; PKT_TRANS_POSTED          ; 46    ; Signed Integer                                                                                                 ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                                 ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_H              ; 68    ; Signed Integer                                                                                                 ;
; PKT_SRC_ID_L              ; 66    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_H             ; 71    ; Signed Integer                                                                                                 ;
; PKT_DEST_ID_L             ; 69    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                                 ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                 ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_H          ; 75    ; Signed Integer                                                                                                 ;
; PKT_PROTECTION_L          ; 73    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 81    ; Signed Integer                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 80    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                                 ;
; PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 82    ; Signed Integer                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 84    ; Signed Integer                                                                                                 ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                                                 ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                 ;
; ADDR_W                    ; 27    ; Signed Integer                                                                                                 ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                 ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                 ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                 ;
; FIFO_DATA_W               ; 86    ; Signed Integer                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                 ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                          ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                          ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                          ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                            ;
; BITS_PER_SYMBOL     ; 86    ; Signed Integer                                                                                                            ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                            ;
; DATA_WIDTH          ; 86    ; Signed Integer                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router:router|audio_nios_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 7     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 5     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router_001:router_001|audio_nios_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 1     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router_002:router_002|audio_nios_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router_002:router_003|audio_nios_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router_002:router_004|audio_nios_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router_005:router_005|audio_nios_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router_002:router_006|audio_nios_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router_005:router_007|audio_nios_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router_002:router_008|audio_nios_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router_009:router_009|audio_nios_mm_interconnect_0_router_009_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                       ;
; MAX_OUTSTANDING_RESPONSES ; 96    ; Signed Integer                                                                                                                       ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                       ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                       ;
; VALID_WIDTH               ; 8     ; Signed Integer                                                                                                                       ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                       ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                       ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                       ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 64    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                              ;
; PKT_DEST_ID_L             ; 87    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_H              ; 86    ; Signed Integer                                                                                                                              ;
; PKT_SRC_ID_L              ; 84    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                              ;
; PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_WRITE           ; 65    ; Signed Integer                                                                                                                              ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                              ;
; ST_DATA_W                 ; 103   ; Signed Integer                                                                                                                              ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                                              ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                              ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                              ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                              ;
; VALID_WIDTH               ; 8     ; Signed Integer                                                                                                                              ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                              ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                              ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                              ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                              ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                   ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                           ;
; PKT_BEGIN_BURST           ; 64    ; Signed Integer                                                                                                           ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                           ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                           ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                                           ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                           ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                                           ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                           ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_H          ; 61    ; Signed Integer                                                                                                           ;
; PKT_BURST_TYPE_L          ; 60    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                                           ;
; PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                                           ;
; ST_DATA_W                 ; 85    ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W              ; 8     ; Signed Integer                                                                                                           ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                           ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                           ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                           ;
; BURSTWRAP_CONST_MASK      ; 7     ; Signed Integer                                                                                                           ;
; BURSTWRAP_CONST_VALUE     ; 7     ; Signed Integer                                                                                                           ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                           ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                           ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                           ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                           ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                           ;
; OUT_BYTE_CNT_H            ; 52    ; Signed Integer                                                                                                           ;
; OUT_BURSTWRAP_H           ; 56    ; Signed Integer                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 53    ; Signed Integer                                                                                                                                                                                                                                ;
; PKT_BYTE_CNT_L ; 51    ; Signed Integer                                                                                                                                                                                                                                ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                ;
; ST_DATA_W      ; 85    ; Signed Integer                                                                                                                                                                                                                                ;
; ST_CHANNEL_W   ; 8     ; Signed Integer                                                                                                                                                                                                                                ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                       ;
; PIPELINE       ; 0           ; Signed Integer                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                         ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                               ;
; SCHEME         ; round-robin ; String                                                                                                                                                       ;
; PIPELINE       ; 0           ; Signed Integer                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_cmd_mux_003:cmd_mux_005|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 8      ; Signed Integer                                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 16    ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                              ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                                    ;
; SCHEME         ; no-arb ; String                                                                                                                                                            ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                     ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                           ;
; IN_PKT_ADDR_H                 ; 44    ; Signed Integer                                                                                                           ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                           ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                           ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                           ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                           ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 45    ; Signed Integer                                                                                                           ;
; IN_PKT_BYTE_CNT_L             ; 51    ; Signed Integer                                                                                                           ;
; IN_PKT_BYTE_CNT_H             ; 53    ; Signed Integer                                                                                                           ;
; IN_PKT_BURSTWRAP_L            ; 54    ; Signed Integer                                                                                                           ;
; IN_PKT_BURSTWRAP_H            ; 56    ; Signed Integer                                                                                                           ;
; IN_PKT_BURST_SIZE_L           ; 57    ; Signed Integer                                                                                                           ;
; IN_PKT_BURST_SIZE_H           ; 59    ; Signed Integer                                                                                                           ;
; IN_PKT_RESPONSE_STATUS_L      ; 80    ; Signed Integer                                                                                                           ;
; IN_PKT_RESPONSE_STATUS_H      ; 81    ; Signed Integer                                                                                                           ;
; IN_PKT_TRANS_EXCLUSIVE        ; 50    ; Signed Integer                                                                                                           ;
; IN_PKT_BURST_TYPE_L           ; 60    ; Signed Integer                                                                                                           ;
; IN_PKT_BURST_TYPE_H           ; 61    ; Signed Integer                                                                                                           ;
; IN_PKT_ORI_BURST_SIZE_L       ; 82    ; Signed Integer                                                                                                           ;
; IN_PKT_ORI_BURST_SIZE_H       ; 84    ; Signed Integer                                                                                                           ;
; IN_PKT_TRANS_WRITE            ; 47    ; Signed Integer                                                                                                           ;
; IN_ST_DATA_W                  ; 85    ; Signed Integer                                                                                                           ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                           ;
; OUT_PKT_ADDR_H                ; 62    ; Signed Integer                                                                                                           ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                           ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                           ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                           ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 63    ; Signed Integer                                                                                                           ;
; OUT_PKT_BYTE_CNT_L            ; 69    ; Signed Integer                                                                                                           ;
; OUT_PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                           ;
; OUT_PKT_BURST_SIZE_L          ; 75    ; Signed Integer                                                                                                           ;
; OUT_PKT_BURST_SIZE_H          ; 77    ; Signed Integer                                                                                                           ;
; OUT_PKT_RESPONSE_STATUS_L     ; 98    ; Signed Integer                                                                                                           ;
; OUT_PKT_RESPONSE_STATUS_H     ; 99    ; Signed Integer                                                                                                           ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 68    ; Signed Integer                                                                                                           ;
; OUT_PKT_BURST_TYPE_L          ; 78    ; Signed Integer                                                                                                           ;
; OUT_PKT_BURST_TYPE_H          ; 79    ; Signed Integer                                                                                                           ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 100   ; Signed Integer                                                                                                           ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 102   ; Signed Integer                                                                                                           ;
; OUT_ST_DATA_W                 ; 103   ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W                  ; 8     ; Signed Integer                                                                                                           ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                           ;
; PACKING                       ; 1     ; Signed Integer                                                                                                           ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                           ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                           ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                           ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 27    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 3     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                     ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                           ;
; IN_PKT_ADDR_H                 ; 62    ; Signed Integer                                                                                                           ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                           ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                           ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                           ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                           ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 63    ; Signed Integer                                                                                                           ;
; IN_PKT_BYTE_CNT_L             ; 69    ; Signed Integer                                                                                                           ;
; IN_PKT_BYTE_CNT_H             ; 71    ; Signed Integer                                                                                                           ;
; IN_PKT_BURSTWRAP_L            ; 72    ; Signed Integer                                                                                                           ;
; IN_PKT_BURSTWRAP_H            ; 74    ; Signed Integer                                                                                                           ;
; IN_PKT_BURST_SIZE_L           ; 75    ; Signed Integer                                                                                                           ;
; IN_PKT_BURST_SIZE_H           ; 77    ; Signed Integer                                                                                                           ;
; IN_PKT_RESPONSE_STATUS_L      ; 98    ; Signed Integer                                                                                                           ;
; IN_PKT_RESPONSE_STATUS_H      ; 99    ; Signed Integer                                                                                                           ;
; IN_PKT_TRANS_EXCLUSIVE        ; 68    ; Signed Integer                                                                                                           ;
; IN_PKT_BURST_TYPE_L           ; 78    ; Signed Integer                                                                                                           ;
; IN_PKT_BURST_TYPE_H           ; 79    ; Signed Integer                                                                                                           ;
; IN_PKT_ORI_BURST_SIZE_L       ; 100   ; Signed Integer                                                                                                           ;
; IN_PKT_ORI_BURST_SIZE_H       ; 102   ; Signed Integer                                                                                                           ;
; IN_PKT_TRANS_WRITE            ; 65    ; Signed Integer                                                                                                           ;
; IN_ST_DATA_W                  ; 103   ; Signed Integer                                                                                                           ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                           ;
; OUT_PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                           ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                           ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                           ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                           ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                           ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                           ;
; OUT_PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                           ;
; OUT_PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                           ;
; OUT_PKT_BURST_SIZE_L          ; 57    ; Signed Integer                                                                                                           ;
; OUT_PKT_BURST_SIZE_H          ; 59    ; Signed Integer                                                                                                           ;
; OUT_PKT_RESPONSE_STATUS_L     ; 80    ; Signed Integer                                                                                                           ;
; OUT_PKT_RESPONSE_STATUS_H     ; 81    ; Signed Integer                                                                                                           ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 50    ; Signed Integer                                                                                                           ;
; OUT_PKT_BURST_TYPE_L          ; 60    ; Signed Integer                                                                                                           ;
; OUT_PKT_BURST_TYPE_H          ; 61    ; Signed Integer                                                                                                           ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 82    ; Signed Integer                                                                                                           ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 84    ; Signed Integer                                                                                                           ;
; OUT_ST_DATA_W                 ; 85    ; Signed Integer                                                                                                           ;
; ST_CHANNEL_W                  ; 8     ; Signed Integer                                                                                                           ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                           ;
; PACKING                       ; 1     ; Signed Integer                                                                                                           ;
; CONSTANT_BURST_SIZE           ; 1     ; Signed Integer                                                                                                           ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                           ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                           ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                               ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                               ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                               ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                                                                               ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                               ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                               ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                               ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                               ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                               ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                  ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                        ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                                        ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                        ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                        ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                  ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                  ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                             ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 103   ; Signed Integer                                                                                                                   ;
; BITS_PER_SYMBOL     ; 103   ; Signed Integer                                                                                                                   ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                   ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                   ;
; CHANNEL_WIDTH       ; 8     ; Signed Integer                                                                                                                   ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                   ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                   ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                   ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                   ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                   ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                      ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 113   ; Signed Integer                                                                                                                                                            ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                            ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                            ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                      ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                     ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                           ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                           ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                           ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                           ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                           ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                           ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                           ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                           ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                           ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                           ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                           ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                           ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                           ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                           ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                           ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:cpu_peripheral_bridge_m0_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 9     ; Signed Integer                                                                                                                          ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W               ; 9     ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                          ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE            ; 0     ; Signed Integer                                                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                          ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:seg7_avalon_slave_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                         ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 3     ; Signed Integer                                                                                                               ;
; AV_DATA_W                      ; 8     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                               ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                               ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                               ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                               ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                               ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                               ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                               ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                               ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                               ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                               ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                               ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                               ;
; UAV_ADDRESS_W                  ; 9     ; Signed Integer                                                                                                               ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                               ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                               ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                               ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                               ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                               ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                               ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                              ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                    ;
; UAV_ADDRESS_W                  ; 9     ; Signed Integer                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                    ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_led_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 9     ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                             ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                   ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                   ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                   ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                   ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                   ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                   ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                   ;
; UAV_ADDRESS_W                  ; 9     ; Signed Integer                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                   ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                   ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_scl_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 9     ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_sda_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                  ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                        ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                        ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                        ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                        ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                        ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                        ;
; UAV_ADDRESS_W                  ; 9     ; Signed Integer                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                        ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                        ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:cpu_peripheral_bridge_m0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 63    ; Signed Integer                                                                                                                  ;
; PKT_QOS_L                 ; 63    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 61    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 61    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 60    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 60    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_H               ; 77    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_L               ; 74    ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_H           ; 70    ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_L           ; 70    ; Signed Integer                                                                                                                  ;
; PKT_BEGIN_BURST           ; 62    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 73    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 71    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 54    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 57    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 55    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 59    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 58    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 50    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 49    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 46    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 66    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 64    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 69    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 67    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 78    ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 79    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 80    ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 82    ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 83    ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                  ;
; ID                        ; 0     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 0     ; Signed Integer                                                                                                                  ;
; BURSTWRAP_VALUE           ; 1     ; Signed Integer                                                                                                                  ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                  ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_W           ; 1     ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_W            ; 3     ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_ADDR_W                ; 9     ; Signed Integer                                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_W              ; 3     ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_W             ; 3     ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:seg7_avalon_slave_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                    ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 62    ; Signed Integer                                                                                                          ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                          ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                          ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                          ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                          ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                          ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                          ;
; PKT_TRANS_LOCK            ; 49    ; Signed Integer                                                                                                          ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                          ;
; PKT_TRANS_POSTED          ; 46    ; Signed Integer                                                                                                          ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                                          ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_H              ; 66    ; Signed Integer                                                                                                          ;
; PKT_SRC_ID_L              ; 64    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_H             ; 69    ; Signed Integer                                                                                                          ;
; PKT_DEST_ID_L             ; 67    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_H           ; 54    ; Signed Integer                                                                                                          ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                          ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_H          ; 73    ; Signed Integer                                                                                                          ;
; PKT_PROTECTION_L          ; 71    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_H     ; 79    ; Signed Integer                                                                                                          ;
; PKT_RESPONSE_STATUS_L     ; 78    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_H          ; 57    ; Signed Integer                                                                                                          ;
; PKT_BURST_SIZE_L          ; 55    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_L      ; 80    ; Signed Integer                                                                                                          ;
; PKT_ORI_BURST_SIZE_H      ; 82    ; Signed Integer                                                                                                          ;
; ST_DATA_W                 ; 83    ; Signed Integer                                                                                                          ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                          ;
; ADDR_W                    ; 9     ; Signed Integer                                                                                                          ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                          ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                          ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                          ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                          ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                          ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                          ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                          ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                          ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                          ;
; FIFO_DATA_W               ; 84    ; Signed Integer                                                                                                          ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:seg7_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 9     ; Signed Integer                                                                                                                                                                   ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                                   ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                                   ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                   ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_avalon_slave_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                     ;
; BITS_PER_SYMBOL     ; 84    ; Signed Integer                                                                                                                     ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                     ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                     ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                     ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                     ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                     ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                     ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                     ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                     ;
; DATA_WIDTH          ; 84    ; Signed Integer                                                                                                                     ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:key_s1_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                         ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 62    ; Signed Integer                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                               ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                               ;
; PKT_TRANS_LOCK            ; 49    ; Signed Integer                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                               ;
; PKT_TRANS_POSTED          ; 46    ; Signed Integer                                                                                               ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                               ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_H              ; 66    ; Signed Integer                                                                                               ;
; PKT_SRC_ID_L              ; 64    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_H             ; 69    ; Signed Integer                                                                                               ;
; PKT_DEST_ID_L             ; 67    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_H           ; 54    ; Signed Integer                                                                                               ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                               ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_H          ; 73    ; Signed Integer                                                                                               ;
; PKT_PROTECTION_L          ; 71    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 79    ; Signed Integer                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 78    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_H          ; 57    ; Signed Integer                                                                                               ;
; PKT_BURST_SIZE_L          ; 55    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 80    ; Signed Integer                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 82    ; Signed Integer                                                                                               ;
; ST_DATA_W                 ; 83    ; Signed Integer                                                                                               ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                               ;
; ADDR_W                    ; 9     ; Signed Integer                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                               ;
; FIFO_DATA_W               ; 84    ; Signed Integer                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                               ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:key_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 9     ; Signed Integer                                                                                                                                                        ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                        ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                    ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                          ;
; BITS_PER_SYMBOL     ; 84    ; Signed Integer                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                          ;
; DATA_WIDTH          ; 84    ; Signed Integer                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                          ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_led_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 62    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 49    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 46    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 66    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 64    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 69    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 67    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 54    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 73    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 71    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 79    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 78    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 57    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 55    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 80    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 82    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 83    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 9     ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 84    ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 9     ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 84    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 84    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sw_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                        ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 62    ; Signed Integer                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                              ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                              ;
; PKT_TRANS_LOCK            ; 49    ; Signed Integer                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                              ;
; PKT_TRANS_POSTED          ; 46    ; Signed Integer                                                                                              ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                              ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_H              ; 66    ; Signed Integer                                                                                              ;
; PKT_SRC_ID_L              ; 64    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_H             ; 69    ; Signed Integer                                                                                              ;
; PKT_DEST_ID_L             ; 67    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_H           ; 54    ; Signed Integer                                                                                              ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                              ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_H          ; 73    ; Signed Integer                                                                                              ;
; PKT_PROTECTION_L          ; 71    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 79    ; Signed Integer                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 78    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_H          ; 57    ; Signed Integer                                                                                              ;
; PKT_BURST_SIZE_L          ; 55    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 80    ; Signed Integer                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 82    ; Signed Integer                                                                                              ;
; ST_DATA_W                 ; 83    ; Signed Integer                                                                                              ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                              ;
; ADDR_W                    ; 9     ; Signed Integer                                                                                              ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                              ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                              ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                              ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                              ;
; FIFO_DATA_W               ; 84    ; Signed Integer                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                              ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 9     ; Signed Integer                                                                                                                                                       ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                       ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                       ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                   ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                         ;
; BITS_PER_SYMBOL     ; 84    ; Signed Integer                                                                                                         ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                         ;
; DATA_WIDTH          ; 84    ; Signed Integer                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                         ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:i2c_scl_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 62    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 49    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 46    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 66    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 64    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 69    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 67    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 54    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 73    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 71    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 79    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 78    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 57    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 55    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 80    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 82    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 83    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 9     ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 84    ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:i2c_scl_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 9     ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 84    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 84    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:i2c_sda_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                             ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 62    ; Signed Integer                                                                                                   ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                   ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                   ;
; PKT_ADDR_H                ; 44    ; Signed Integer                                                                                                   ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                   ;
; PKT_TRANS_LOCK            ; 49    ; Signed Integer                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 45    ; Signed Integer                                                                                                   ;
; PKT_TRANS_POSTED          ; 46    ; Signed Integer                                                                                                   ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                                   ;
; PKT_TRANS_READ            ; 48    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_H              ; 66    ; Signed Integer                                                                                                   ;
; PKT_SRC_ID_L              ; 64    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_H             ; 69    ; Signed Integer                                                                                                   ;
; PKT_DEST_ID_L             ; 67    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_H           ; 54    ; Signed Integer                                                                                                   ;
; PKT_BURSTWRAP_L           ; 54    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                   ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_H          ; 73    ; Signed Integer                                                                                                   ;
; PKT_PROTECTION_L          ; 71    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 79    ; Signed Integer                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 78    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_H          ; 57    ; Signed Integer                                                                                                   ;
; PKT_BURST_SIZE_L          ; 55    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 80    ; Signed Integer                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 82    ; Signed Integer                                                                                                   ;
; ST_DATA_W                 ; 83    ; Signed Integer                                                                                                   ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                   ;
; ADDR_W                    ; 9     ; Signed Integer                                                                                                   ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                   ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                   ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                   ;
; FIFO_DATA_W               ; 84    ; Signed Integer                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                   ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:i2c_sda_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 9     ; Signed Integer                                                                                                                                                            ;
; BURSTWRAP_W    ; 1     ; Signed Integer                                                                                                                                                            ;
; BYTE_CNT_W     ; 3     ; Signed Integer                                                                                                                                                            ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                        ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                              ;
; BITS_PER_SYMBOL     ; 84    ; Signed Integer                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                              ;
; DATA_WIDTH          ; 84    ; Signed Integer                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                              ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_router:router|audio_nios_mm_interconnect_1_router_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                          ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                ;
; DEFAULT_DESTID     ; 4     ; Signed Integer                                                                                                                                                                                ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_router_001:router_001|audio_nios_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_router_001:router_002|audio_nios_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_router_001:router_003|audio_nios_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_router_001:router_004|audio_nios_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_router_001:router_005|audio_nios_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_router_001:router_006|audio_nios_mm_interconnect_1_router_001_default_decode:the_default_decode ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                      ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                            ;
+--------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:cpu_peripheral_bridge_m0_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 46    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 69    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 67    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 66    ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 64    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 53    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 51    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 47    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 83    ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 6     ; Signed Integer                                                                                                                       ;
; MAX_OUTSTANDING_RESPONSES ; 1     ; Signed Integer                                                                                                                       ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                       ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                       ;
; VALID_WIDTH               ; 6     ; Signed Integer                                                                                                                       ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                       ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                       ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                       ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 6      ; Signed Integer                                                                                                                                            ;
; SCHEME         ; no-arb ; String                                                                                                                                                    ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                            ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 12    ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                   ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                   ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                   ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                   ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                   ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                   ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                   ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                   ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                   ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                   ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                   ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                   ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                   ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                   ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                   ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                   ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                       ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                       ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                       ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                       ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                       ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                       ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                       ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                       ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                       ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                       ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                       ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                       ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                       ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                       ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                       ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                       ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_irq_clock_crosser:irq_synchronizer ;
+--------------------+-------+-------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                    ;
+--------------------+-------+-------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                          ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                          ;
+--------------------+-------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                  ;
; depth          ; 3     ; Signed Integer                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_irq_clock_crosser:irq_synchronizer_001 ;
+--------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                        ;
+--------------------+-------+-----------------------------------------------------------------------------+
; IRQ_WIDTH          ; 1     ; Signed Integer                                                              ;
; SYNCHRONIZER_DEPTH ; 3     ; Signed Integer                                                              ;
+--------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; width          ; 1     ; Signed Integer                                                                                                      ;
; depth          ; 3     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                       ;
+---------------------------+----------+------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                             ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                             ;
+---------------------------+----------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                 ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_reset_controller:rst_controller_002 ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                 ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_reset_controller:rst_controller_003 ;
+---------------------------+----------+----------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                           ;
+---------------------------+----------+----------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                 ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                 ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                         ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                 ;
; RESET_REQUEST_PRESENT     ; 1        ; Signed Integer                                                 ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                 ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                 ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                 ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                 ;
+---------------------------+----------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                         ;
; DEPTH          ; 2     ; Signed Integer                                                                                                          ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: audio_nios:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                              ;
; DEPTH          ; 2     ; Signed Integer                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                                                                                 ;
+----------------------------+-------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                           ;
+----------------------------+-------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                               ;
; Entity Instance            ; audio_nios:u0|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                      ;
;     -- LPM_WIDTH           ; 32                                                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                             ;
;     -- USE_EAB             ; ON                                                                                              ;
; Entity Instance            ; audio_nios:u0|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance|audio_fifo:adc_fifo|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                                                                                      ;
;     -- LPM_WIDTH           ; 32                                                                                              ;
;     -- LPM_NUMWORDS        ; 256                                                                                             ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                             ;
;     -- USE_EAB             ; ON                                                                                              ;
+----------------------------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                           ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                     ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                         ;
; Entity Instance            ; audio_nios:u0|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w|scfifo:wfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                        ;
; Entity Instance            ; audio_nios:u0|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_r:the_audio_nios_jtag_uart_scfifo_r|scfifo:rfifo ;
;     -- FIFO Type           ; Single Clock                                                                                                              ;
;     -- lpm_width           ; 8                                                                                                                         ;
;     -- LPM_NUMWORDS        ; 64                                                                                                                        ;
;     -- LPM_SHOWAHEAD       ; OFF                                                                                                                       ;
;     -- USE_EAB             ; ON                                                                                                                        ;
+----------------------------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                             ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                            ;
+-------------------------------------------+----------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                ;
; Entity Instance                           ; audio_nios:u0|audio_nios_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                      ;
;     -- WIDTH_A                            ; 32                                                                               ;
;     -- NUMWORDS_A                         ; 80000                                                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                     ;
;     -- WIDTH_B                            ; 1                                                                                ;
;     -- NUMWORDS_B                         ; 1                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                           ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                     ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                             ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                        ;
+-------------------------------------------+----------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                             ;
+---------------------------------------------------------------------------------+---------------------+---------------------+
; Option                                                                          ; Setting             ; Default Value       ;
+---------------------------------------------------------------------------------+---------------------+---------------------+
; Device                                                                          ; 5CSXFC6D6F31C6      ;                     ;
; Top-level entity name                                                           ; DE10_Standard_Audio ; DE10_Standard_Audio ;
; Family name                                                                     ; Cyclone V           ; Cyclone V           ;
; Restructure Multiplexers                                                        ; Off                 ; Auto                ;
; Optimization Technique                                                          ; Speed               ; Balanced            ;
; Use smart compilation                                                           ; Off                 ; Off                 ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                  ; On                  ;
; Enable compact report table                                                     ; Off                 ; Off                 ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                 ; Off                 ;
; Create Debugging Nodes for IP Cores                                             ; Off                 ; Off                 ;
; Preserve fewer node names                                                       ; On                  ; On                  ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable              ; Enable              ;
; Verilog Version                                                                 ; Verilog_2001        ; Verilog_2001        ;
; VHDL Version                                                                    ; VHDL_1993           ; VHDL_1993           ;
; State Machine Processing                                                        ; Auto                ; Auto                ;
; Safe State Machine                                                              ; Off                 ; Off                 ;
; Extract Verilog State Machines                                                  ; On                  ; On                  ;
; Extract VHDL State Machines                                                     ; On                  ; On                  ;
; Ignore Verilog initial constructs                                               ; Off                 ; Off                 ;
; Iteration limit for constant Verilog loops                                      ; 5000                ; 5000                ;
; Iteration limit for non-constant Verilog loops                                  ; 250                 ; 250                 ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                  ; On                  ;
; Infer RAMs from Raw Logic                                                       ; On                  ; On                  ;
; Parallel Synthesis                                                              ; On                  ; On                  ;
; DSP Block Balancing                                                             ; Auto                ; Auto                ;
; NOT Gate Push-Back                                                              ; On                  ; On                  ;
; Power-Up Don't Care                                                             ; On                  ; On                  ;
; Remove Redundant Logic Cells                                                    ; Off                 ; Off                 ;
; Remove Duplicate Registers                                                      ; On                  ; On                  ;
; Ignore CARRY Buffers                                                            ; Off                 ; Off                 ;
; Ignore CASCADE Buffers                                                          ; Off                 ; Off                 ;
; Ignore GLOBAL Buffers                                                           ; Off                 ; Off                 ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                 ; Off                 ;
; Ignore LCELL Buffers                                                            ; Off                 ; Off                 ;
; Ignore SOFT Buffers                                                             ; On                  ; On                  ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                 ; Off                 ;
; Carry Chain Length                                                              ; 70                  ; 70                  ;
; Auto Carry Chains                                                               ; On                  ; On                  ;
; Auto Open-Drain Pins                                                            ; On                  ; On                  ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                 ; Off                 ;
; Auto ROM Replacement                                                            ; On                  ; On                  ;
; Auto RAM Replacement                                                            ; On                  ; On                  ;
; Auto DSP Block Replacement                                                      ; On                  ; On                  ;
; Auto Shift Register Replacement                                                 ; Auto                ; Auto                ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                ; Auto                ;
; Auto Clock Enable Replacement                                                   ; On                  ; On                  ;
; Strict RAM Replacement                                                          ; Off                 ; Off                 ;
; Allow Synchronous Control Signals                                               ; On                  ; On                  ;
; Force Use of Synchronous Clear Signals                                          ; Off                 ; Off                 ;
; Auto Resource Sharing                                                           ; Off                 ; Off                 ;
; Allow Any RAM Size For Recognition                                              ; Off                 ; Off                 ;
; Allow Any ROM Size For Recognition                                              ; Off                 ; Off                 ;
; Allow Any Shift Register Size For Recognition                                   ; Off                 ; Off                 ;
; Use LogicLock Constraints during Resource Balancing                             ; On                  ; On                  ;
; Ignore translate_off and synthesis_off directives                               ; Off                 ; Off                 ;
; Timing-Driven Synthesis                                                         ; On                  ; On                  ;
; Report Parameter Settings                                                       ; On                  ; On                  ;
; Report Source Assignments                                                       ; On                  ; On                  ;
; Report Connectivity Checks                                                      ; On                  ; On                  ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                 ; Off                 ;
; Synchronization Register Chain Length                                           ; 3                   ; 3                   ;
; Power Optimization During Synthesis                                             ; Normal compilation  ; Normal compilation  ;
; HDL message level                                                               ; Level2              ; Level2              ;
; Suppress Register Optimization Related Messages                                 ; Off                 ; Off                 ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                ; 5000                ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                ; 5000                ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                 ; 100                 ;
; Clock MUX Protection                                                            ; On                  ; On                  ;
; Auto Gated Clock Conversion                                                     ; Off                 ; Off                 ;
; Block Design Naming                                                             ; Auto                ; Auto                ;
; SDC constraint protection                                                       ; Off                 ; Off                 ;
; Synthesis Effort                                                                ; Auto                ; Auto                ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                  ; On                  ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                 ; Off                 ;
; Analysis & Synthesis Message Level                                              ; Medium              ; Medium              ;
; Disable Register Merging Across Hierarchies                                     ; Auto                ; Auto                ;
; Resource Aware Inference For Block RAM                                          ; On                  ; On                  ;
; Automatic Parallel Synthesis                                                    ; On                  ; On                  ;
; Partial Reconfiguration Bitstream ID                                            ; Off                 ; Off                 ;
+---------------------------------------------------------------------------------+---------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|altera_reset_controller:rst_controller_003|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                          ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|altera_reset_controller:rst_controller_003" ;
+----------------+-------+----------+--------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                          ;
+----------------+-------+----------+--------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                     ;
+----------------+-------+----------+--------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                               ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                          ;
+----------+-------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|altera_reset_controller:rst_controller_002" ;
+----------------+-------+----------+--------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                          ;
+----------------+-------+----------+--------------------------------------------------+
; reset_req_in0  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in1      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in1  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in2      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in2  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in3      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in3  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in4      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in4  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in5      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in5  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in6      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in6  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in7      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in7  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in8      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in8  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in9      ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in9  ; Input ; Info     ; Stuck at GND                                     ;
; reset_in10     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in10 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in11     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in11 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in12     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in12 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in13     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in13 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in14     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in14 ; Input ; Info     ; Stuck at GND                                     ;
; reset_in15     ; Input ; Info     ; Stuck at GND                                     ;
; reset_req_in15 ; Input ; Info     ; Stuck at GND                                     ;
+----------------+-------+----------+--------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                         ;
+----------------+--------+----------+-------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                          ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                    ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                    ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                    ;
+----------------+--------+----------+-------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                           ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                      ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+---------------------------------------------+
; Port           ; Type   ; Severity ; Details                                     ;
+----------------+--------+----------+---------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                      ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                ;
+----------------+--------+----------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[11..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                      ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_router_001:router_001|audio_nios_mm_interconnect_1_router_001_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_router:router|audio_nios_mm_interconnect_1_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_sda_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:i2c_sda_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:i2c_scl_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:i2c_scl_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sw_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                     ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                      ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:sw_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                             ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                        ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:pio_led_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                  ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                             ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:key_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                       ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:key_s1_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                              ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                         ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_avalon_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:seg7_avalon_slave_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:cpu_peripheral_bridge_m0_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_sda_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:i2c_scl_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sw_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                     ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:pio_led_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                          ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                     ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                      ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                 ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:seg7_avalon_slave_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:cpu_peripheral_bridge_m0_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                       ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-----------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                   ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                              ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                    ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                    ;
+-----------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                               ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                          ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                            ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                       ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                       ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                       ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                             ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                               ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                          ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                               ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                               ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[15..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                      ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                      ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                               ;
+----------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                     ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router_009:router_009|audio_nios_mm_interconnect_0_router_009_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router_005:router_005|audio_nios_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router_002:router_002|audio_nios_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                  ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                   ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router_001:router_001|audio_nios_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                      ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                       ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router:router|audio_nios_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                          ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+--------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                          ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                     ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                           ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                           ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:timer_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                        ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                         ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:timer_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                           ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                 ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                            ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                            ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                         ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                    ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                    ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:cpu_peripheral_bridge_s0_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_gen2_0_debug_mem_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                            ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:nios2_gen2_0_debug_mem_slave_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                    ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                               ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                               ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_slave_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                    ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                               ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                               ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                               ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                     ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                               ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                     ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:audio_avalon_slave_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                          ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                     ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                     ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                       ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-----------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_response           ; Output ; Info     ; Explicitly unconnected                                                                                 ;
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                        ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                   ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                 ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                            ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                            ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                  ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                            ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_peripheral_bridge_s0_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                            ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                       ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                             ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                       ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_slave_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                  ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                             ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                   ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                             ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                           ;
; av_byteenable          ; Input  ; Info     ; Stuck at VCC                                                                                                           ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_write               ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writedata           ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_debugaccess         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                           ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_burstcount          ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; uav_response           ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_response            ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_sdram:sdram|audio_nios_sdram_input_efifo_module:the_audio_nios_sdram_input_efifo_module" ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                   ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                       ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                       ;
+--------------+--------+----------+-----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_pll:pll|altera_pll:altera_pll_i"                                                                                                 ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_onchip_memory2:onchip_memory2" ;
+--------+-------+----------+--------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                ;
+--------+-------+----------+--------------------------------------------------------+
; freeze ; Input ; Info     ; Stuck at GND                                           ;
+--------+-------+----------+--------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0" ;
+---------------+--------+----------+--------------------------------------------+
; Port          ; Type   ; Severity ; Details                                    ;
+---------------+--------+----------+--------------------------------------------+
; dummy_ci_port ; Output ; Info     ; Explicitly unconnected                     ;
+---------------+--------+----------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic"                                                 ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; raw_tck        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdi            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_rti ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; usr1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; clr            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ena            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; ir_in          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; tdo            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ir_out         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; jtag_state_cdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_sdr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; jtag_state_udr ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_jtag_uart:jtag_uart"                                                                     ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                                  ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; dataavailable ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; readyfordata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo"             ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; in_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; out_ready          ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; in_startofpacket   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_endofpacket     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_empty           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_error           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_channel         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_address     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_read        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_write       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_writedata   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_address    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_read       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_write      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_writedata  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_startofpacket  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_endofpacket    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_empty          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_error          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_channel        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; in_csr_readdata    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_csr_readdata   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_full_valid  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_full_data   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_empty_valid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_empty_data  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo"             ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; in_startofpacket   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_endofpacket     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_empty           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_error           ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_channel         ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_address     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_read        ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_write       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; in_csr_writedata   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_address    ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_read       ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_write      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_csr_writedata  ; Input  ; Info     ; Stuck at GND                                                                                             ;
; out_startofpacket  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_endofpacket    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_empty          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_error          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_channel        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; in_csr_readdata    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; out_csr_readdata   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_full_valid  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_full_data   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_empty_valid ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; almost_empty_data  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; space_avail_data   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0|audio_nios_altpll_audio:altpll_audio|altera_pll:altera_pll_i"                                                                               ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "audio_nios:u0"                                                                                                                  ;
+-----------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port                        ; Type   ; Severity ; Details                                                                                                  ;
+-----------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; reset_reset_n               ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; seg7_conduit_end_export[47] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; seg7_conduit_end_export[39] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; seg7_conduit_end_export[31] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; seg7_conduit_end_export[23] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; seg7_conduit_end_export[15] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; seg7_conduit_end_export[7]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; altpll_audio_locked_export  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; pll_locked_export           ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-----------------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Apr 13 15:25:01 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE10_Standard_Audio -c DE10_Standard_Audio --analysis_and_elaboration
Info (16303): Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (12248): Elaborating Platform Designer system entity "audio_nios.qsys"
Info (12250): 2022.04.13.15:25:35 Progress: Loading DE10_Standard_Audio/audio_nios.qsys
Info (12250): 2022.04.13.15:25:36 Progress: Reading input file
Info (12250): 2022.04.13.15:25:36 Progress: Adding altpll_audio [altera_pll 16.1]
Warning (12251): Altpll_audio: Used altera_pll 18.1 (instead of 16.1)
Info (12250): 2022.04.13.15:25:42 Progress: Parameterizing module altpll_audio
Info (12250): 2022.04.13.15:25:42 Progress: Adding audio [AUDIO_IF 1.0]
Info (12250): 2022.04.13.15:25:44 Progress: Parameterizing module audio
Info (12250): 2022.04.13.15:25:44 Progress: Adding clk_50 [clock_source 16.1]
Warning (12251): Clk_50: Used clock_source 18.1 (instead of 16.1)
Info (12250): 2022.04.13.15:25:45 Progress: Parameterizing module clk_50
Info (12250): 2022.04.13.15:25:45 Progress: Adding cpu_peripheral_bridge [altera_avalon_mm_clock_crossing_bridge 16.1]
Warning (12251): Cpu_peripheral_bridge: Used altera_avalon_mm_clock_crossing_bridge 18.1 (instead of 16.1)
Info (12250): 2022.04.13.15:25:45 Progress: Parameterizing module cpu_peripheral_bridge
Info (12250): 2022.04.13.15:25:45 Progress: Adding i2c_scl [altera_avalon_pio 16.1]
Warning (12251): I2c_scl: Used altera_avalon_pio 18.1 (instead of 16.1)
Info (12250): 2022.04.13.15:25:45 Progress: Parameterizing module i2c_scl
Info (12250): 2022.04.13.15:25:45 Progress: Adding i2c_sda [altera_avalon_pio 16.1]
Warning (12251): I2c_sda: Used altera_avalon_pio 18.1 (instead of 16.1)
Info (12250): 2022.04.13.15:25:45 Progress: Parameterizing module i2c_sda
Info (12250): 2022.04.13.15:25:45 Progress: Adding jtag_uart [altera_avalon_jtag_uart 16.1]
Warning (12251): Jtag_uart: Used altera_avalon_jtag_uart 18.1 (instead of 16.1)
Info (12250): 2022.04.13.15:25:45 Progress: Parameterizing module jtag_uart
Info (12250): 2022.04.13.15:25:45 Progress: Adding key [altera_avalon_pio 16.1]
Warning (12251): Key: Used altera_avalon_pio 18.1 (instead of 16.1)
Info (12250): 2022.04.13.15:25:45 Progress: Parameterizing module key
Info (12250): 2022.04.13.15:25:45 Progress: Adding nios2_gen2_0 [altera_nios2_gen2 16.1]
Warning (12251): Nios2_gen2_0: Used altera_nios2_gen2 18.1 (instead of 16.1)
Info (12250): 2022.04.13.15:25:45 Progress: Parameterizing module nios2_gen2_0
Info (12250): 2022.04.13.15:25:45 Progress: Adding onchip_memory2 [altera_avalon_onchip_memory2 16.1]
Warning (12251): Onchip_memory2: Used altera_avalon_onchip_memory2 18.1 (instead of 16.1)
Info (12250): 2022.04.13.15:25:46 Progress: Parameterizing module onchip_memory2
Info (12250): 2022.04.13.15:25:46 Progress: Adding pio_led [altera_avalon_pio 16.1]
Warning (12251): Pio_led: Used altera_avalon_pio 18.1 (instead of 16.1)
Info (12250): 2022.04.13.15:25:46 Progress: Parameterizing module pio_led
Info (12250): 2022.04.13.15:25:46 Progress: Adding pll [altera_pll 16.1]
Warning (12251): Pll: Used altera_pll 18.1 (instead of 16.1)
Info (12250): 2022.04.13.15:25:46 Progress: Parameterizing module pll
Info (12250): 2022.04.13.15:25:46 Progress: Adding sdram [altera_avalon_new_sdram_controller 16.1]
Warning (12251): Sdram: Used altera_avalon_new_sdram_controller 18.1 (instead of 16.1)
Info (12250): 2022.04.13.15:25:46 Progress: Parameterizing module sdram
Info (12250): 2022.04.13.15:25:46 Progress: Adding seg7 [SEG7_IF 1.0]
Info (12250): 2022.04.13.15:25:46 Progress: Parameterizing module seg7
Info (12250): 2022.04.13.15:25:46 Progress: Adding sw [altera_avalon_pio 16.1]
Warning (12251): Sw: Used altera_avalon_pio 18.1 (instead of 16.1)
Info (12250): 2022.04.13.15:25:46 Progress: Parameterizing module sw
Info (12250): 2022.04.13.15:25:46 Progress: Adding sysid_qsys [altera_avalon_sysid_qsys 16.1]
Warning (12251): Sysid_qsys: Used altera_avalon_sysid_qsys 18.1 (instead of 16.1)
Info (12250): 2022.04.13.15:25:46 Progress: Parameterizing module sysid_qsys
Info (12250): 2022.04.13.15:25:46 Progress: Adding timer [altera_avalon_timer 16.1]
Warning (12251): Timer: Used altera_avalon_timer 18.1 (instead of 16.1)
Info (12250): 2022.04.13.15:25:46 Progress: Parameterizing module timer
Info (12250): 2022.04.13.15:25:46 Progress: Building connections
Info (12250): 2022.04.13.15:25:46 Progress: Parameterizing connections
Info (12250): 2022.04.13.15:25:46 Progress: Validating
Info (12250): 2022.04.13.15:25:53 Progress: Done reading input file
Info (12250): Audio_nios.altpll_audio: The legal reference clock frequency is 50.0 MHz..800.0 MHz
Info (12250): Audio_nios.altpll_audio: Able to implement PLL with user settings
Info (12250): Audio_nios.i2c_sda: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): Audio_nios.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): Audio_nios.pll: The legal reference clock frequency is 5.0 MHz..800.0 MHz
Info (12250): Audio_nios.pll: Able to implement PLL with user settings
Info (12250): Audio_nios.sdram: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Info (12250): Audio_nios.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info (12250): Audio_nios.sysid_qsys: Time stamp will be automatically updated when this component is generated.
Info (12250): Audio_nios: Generating audio_nios "audio_nios" for QUARTUS_SYNTH
Info (12250): Inserting clock-crossing logic between cmd_demux.src1 and cmd_mux_001.sink0
Info (12250): Inserting clock-crossing logic between rsp_demux_001.src0 and rsp_mux.sink1
Info (12250): Altpll_audio: "audio_nios" instantiated altera_pll "altpll_audio"
Info (12250): Audio: "audio_nios" instantiated AUDIO_IF "audio"
Info (12250): Cpu_peripheral_bridge: "audio_nios" instantiated altera_avalon_mm_clock_crossing_bridge "cpu_peripheral_bridge"
Info (12250): I2c_scl: Starting RTL generation for module 'audio_nios_i2c_scl'
Info (12250): I2c_scl:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=audio_nios_i2c_scl --dir=C:/Users/Seth/AppData/Local/Temp/alt9095_4585808644711759687.dir/0005_i2c_scl_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Seth/AppData/Local/Temp/alt9095_4585808644711759687.dir/0005_i2c_scl_gen//audio_nios_i2c_scl_component_configuration.pl  --do_build_sim=0  ]
Info (12250): I2c_scl: Done RTL generation for module 'audio_nios_i2c_scl'
Info (12250): I2c_scl: "audio_nios" instantiated altera_avalon_pio "i2c_scl"
Info (12250): I2c_sda: Starting RTL generation for module 'audio_nios_i2c_sda'
Info (12250): I2c_sda:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=audio_nios_i2c_sda --dir=C:/Users/Seth/AppData/Local/Temp/alt9095_4585808644711759687.dir/0006_i2c_sda_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Seth/AppData/Local/Temp/alt9095_4585808644711759687.dir/0006_i2c_sda_gen//audio_nios_i2c_sda_component_configuration.pl  --do_build_sim=0  ]
Info (12250): I2c_sda: Done RTL generation for module 'audio_nios_i2c_sda'
Info (12250): I2c_sda: "audio_nios" instantiated altera_avalon_pio "i2c_sda"
Info (12250): Jtag_uart: Starting RTL generation for module 'audio_nios_jtag_uart'
Info (12250): Jtag_uart:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=audio_nios_jtag_uart --dir=C:/Users/Seth/AppData/Local/Temp/alt9095_4585808644711759687.dir/0007_jtag_uart_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Seth/AppData/Local/Temp/alt9095_4585808644711759687.dir/0007_jtag_uart_gen//audio_nios_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart: Done RTL generation for module 'audio_nios_jtag_uart'
Info (12250): Jtag_uart: "audio_nios" instantiated altera_avalon_jtag_uart "jtag_uart"
Info (12250): Key: Starting RTL generation for module 'audio_nios_key'
Info (12250): Key:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=audio_nios_key --dir=C:/Users/Seth/AppData/Local/Temp/alt9095_4585808644711759687.dir/0008_key_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Seth/AppData/Local/Temp/alt9095_4585808644711759687.dir/0008_key_gen//audio_nios_key_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Key: Done RTL generation for module 'audio_nios_key'
Info (12250): Key: "audio_nios" instantiated altera_avalon_pio "key"
Info (12250): Nios2_gen2_0: "audio_nios" instantiated altera_nios2_gen2 "nios2_gen2_0"
Info (12250): Onchip_memory2: Starting RTL generation for module 'audio_nios_onchip_memory2'
Info (12250): Onchip_memory2:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=audio_nios_onchip_memory2 --dir=C:/Users/Seth/AppData/Local/Temp/alt9095_4585808644711759687.dir/0009_onchip_memory2_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Seth/AppData/Local/Temp/alt9095_4585808644711759687.dir/0009_onchip_memory2_gen//audio_nios_onchip_memory2_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2: Done RTL generation for module 'audio_nios_onchip_memory2'
Info (12250): Onchip_memory2: "audio_nios" instantiated altera_avalon_onchip_memory2 "onchip_memory2"
Info (12250): Pio_led: Starting RTL generation for module 'audio_nios_pio_led'
Info (12250): Pio_led:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=audio_nios_pio_led --dir=C:/Users/Seth/AppData/Local/Temp/alt9095_4585808644711759687.dir/0010_pio_led_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Seth/AppData/Local/Temp/alt9095_4585808644711759687.dir/0010_pio_led_gen//audio_nios_pio_led_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Pio_led: Done RTL generation for module 'audio_nios_pio_led'
Info (12250): Pio_led: "audio_nios" instantiated altera_avalon_pio "pio_led"
Info (12250): Pll: "audio_nios" instantiated altera_pll "pll"
Info (12250): Sdram: Starting RTL generation for module 'audio_nios_sdram'
Info (12250): Sdram:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=audio_nios_sdram --dir=C:/Users/Seth/AppData/Local/Temp/alt9095_4585808644711759687.dir/0012_sdram_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Seth/AppData/Local/Temp/alt9095_4585808644711759687.dir/0012_sdram_gen//audio_nios_sdram_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sdram: Done RTL generation for module 'audio_nios_sdram'
Info (12250): Sdram: "audio_nios" instantiated altera_avalon_new_sdram_controller "sdram"
Info (12250): Seg7: "audio_nios" instantiated SEG7_IF "seg7"
Info (12250): Sw: Starting RTL generation for module 'audio_nios_sw'
Info (12250): Sw:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=audio_nios_sw --dir=C:/Users/Seth/AppData/Local/Temp/alt9095_4585808644711759687.dir/0014_sw_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Seth/AppData/Local/Temp/alt9095_4585808644711759687.dir/0014_sw_gen//audio_nios_sw_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Sw: Done RTL generation for module 'audio_nios_sw'
Info (12250): Sw: "audio_nios" instantiated altera_avalon_pio "sw"
Info (12250): Sysid_qsys: "audio_nios" instantiated altera_avalon_sysid_qsys "sysid_qsys"
Info (12250): Timer: Starting RTL generation for module 'audio_nios_timer'
Info (12250): Timer:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=audio_nios_timer --dir=C:/Users/Seth/AppData/Local/Temp/alt9095_4585808644711759687.dir/0016_timer_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/Seth/AppData/Local/Temp/alt9095_4585808644711759687.dir/0016_timer_gen//audio_nios_timer_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Timer: Done RTL generation for module 'audio_nios_timer'
Info (12250): Timer: "audio_nios" instantiated altera_avalon_timer "timer"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "audio_nios" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_1: "audio_nios" instantiated altera_mm_interconnect "mm_interconnect_1"
Info (12250): Irq_mapper: "audio_nios" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Irq_synchronizer: "audio_nios" instantiated altera_irq_clock_crosser "irq_synchronizer"
Info (12250): Rst_controller: "audio_nios" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'audio_nios_nios2_gen2_0_cpu'
Info (12250): Cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=audio_nios_nios2_gen2_0_cpu --dir=C:/Users/Seth/AppData/Local/Temp/alt9095_4585808644711759687.dir/0020_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/Seth/AppData/Local/Temp/alt9095_4585808644711759687.dir/0020_cpu_gen//audio_nios_nios2_gen2_0_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2022.04.13 15:26:50 (*) Starting Nios II generation
Info (12250): Cpu: # 2022.04.13 15:26:50 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2022.04.13 15:26:51 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info (12250): Cpu: # 2022.04.13 15:26:51 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2022.04.13 15:26:51 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2022.04.13 15:26:51 (*)   Plaintext license not found.
Info (12250): Cpu: # 2022.04.13 15:26:51 (*)   Checking for encrypted license (non-evaluation).
Info (12250): Cpu: # 2022.04.13 15:26:52 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info (12250): Cpu: # 2022.04.13 15:26:52 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2022.04.13 15:26:52 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2022.04.13 15:26:52 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info (12250): Cpu: # 2022.04.13 15:26:52 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2022.04.13 15:26:52 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2022.04.13 15:26:52 (*)     Testbench
Info (12250): Cpu: # 2022.04.13 15:26:52 (*)     Instruction decoding
Info (12250): Cpu: # 2022.04.13 15:26:52 (*)       Instruction fields
Info (12250): Cpu: # 2022.04.13 15:26:52 (*)       Instruction decodes
Info (12250): Cpu: # 2022.04.13 15:26:53 (*)       Signals for RTL simulation waveforms
Info (12250): Cpu: # 2022.04.13 15:26:53 (*)       Instruction controls
Info (12250): Cpu: # 2022.04.13 15:26:53 (*)     Pipeline frontend
Info (12250): Cpu: # 2022.04.13 15:26:53 (*)     Pipeline backend
Info (12250): Cpu: # 2022.04.13 15:26:56 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2022.04.13 15:26:59 (*)   Creating encrypted RTL
Info (12250): Cpu: # 2022.04.13 15:27:00 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'audio_nios_nios2_gen2_0_cpu'
Info (12250): Cpu: "nios2_gen2_0" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Nios2_gen2_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_gen2_0_data_master_translator"
Info (12250): Jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info (12250): Nios2_gen2_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_gen2_0_data_master_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info (12250): Router_009: "mm_interconnect_0" instantiated altera_merlin_router "router_009"
Info (12250): Nios2_gen2_0_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "nios2_gen2_0_data_master_limiter"
Info (12250): Reusing file C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_avalon_sc_fifo.v
Info (12250): Sdram_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "sdram_s1_burst_adapter"
Info (12250): Reusing file C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info (12250): Reusing file C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info (12250): Rsp_demux_003: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_003"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv
Info (12250): Sdram_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "sdram_s1_rsp_width_adapter"
Info (12250): Reusing file C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_address_alignment.sv
Info (12250): Reusing file C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_burst_uncompressor.sv
Info (12250): Crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info (12250): Reusing file C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_avalon_st_pipeline_base.v
Info (12250): Reusing file C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_std_synchronizer_nocut.v
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Avalon_st_adapter_007: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_007"
Info (12250): Router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_1" instantiated altera_merlin_router "router_001"
Info (12250): Cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Reusing file C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): Error_adapter_0: "avalon_st_adapter_007" instantiated error_adapter "error_adapter_0"
Info (12250): Audio_nios: Done "audio_nios" with 56 modules, 96 files
Info (12249): Finished elaborating Platform Designer system entity "audio_nios.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/audio_nios.v
    Info (12023): Found entity 1: audio_nios File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_adc.v
    Info (12023): Found entity 1: AUDIO_ADC File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_adc.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_dac.v
    Info (12023): Found entity 1: AUDIO_DAC File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_dac.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_if.v
    Info (12023): Found entity 1: AUDIO_IF File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_if.v Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/seg7_if.v
    Info (12023): Found entity 1: SEG7_IF File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/seg7_if.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_avalon_dc_fifo.v
    Info (12023): Found entity 1: altera_avalon_dc_fifo File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_avalon_dc_fifo.v Line: 13
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_avalon_mm_clock_crossing_bridge.v
    Info (12023): Found entity 1: altera_avalon_mm_clock_crossing_bridge File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_avalon_mm_clock_crossing_bridge.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_avalon_st_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_clock_crosser File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_avalon_st_clock_crosser.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_avalon_st_handshake_clock_crosser.v
    Info (12023): Found entity 1: altera_avalon_st_handshake_clock_crosser File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_dcfifo_synchronizer_bundle.v
    Info (12023): Found entity 1: altera_dcfifo_synchronizer_bundle File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_dcfifo_synchronizer_bundle.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_irq_clock_crosser.sv
    Info (12023): Found entity 1: altera_irq_clock_crosser File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_irq_clock_crosser.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/audio_nios/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/audio_nios/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_std_synchronizer_nocut.v
    Info (12023): Found entity 1: altera_std_synchronizer_nocut File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_std_synchronizer_nocut.v Line: 44
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_fifo.v
    Info (12023): Found entity 1: audio_fifo File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_fifo.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_altpll_audio.v
    Info (12023): Found entity 1: audio_nios_altpll_audio File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_altpll_audio.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_i2c_scl.v
    Info (12023): Found entity 1: audio_nios_i2c_scl File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_i2c_scl.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_i2c_sda.v
    Info (12023): Found entity 1: audio_nios_i2c_sda File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_i2c_sda.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_irq_mapper.sv
    Info (12023): Found entity 1: audio_nios_irq_mapper File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_irq_mapper.sv Line: 31
Info (12021): Found 5 design units, including 5 entities, in source file db/ip/audio_nios/submodules/audio_nios_jtag_uart.v
    Info (12023): Found entity 1: audio_nios_jtag_uart_sim_scfifo_w File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_jtag_uart.v Line: 21
    Info (12023): Found entity 2: audio_nios_jtag_uart_scfifo_w File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_jtag_uart.v Line: 78
    Info (12023): Found entity 3: audio_nios_jtag_uart_sim_scfifo_r File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_jtag_uart.v Line: 164
    Info (12023): Found entity 4: audio_nios_jtag_uart_scfifo_r File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_jtag_uart.v Line: 243
    Info (12023): Found entity 5: audio_nios_jtag_uart File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_jtag_uart.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_key.v
    Info (12023): Found entity 1: audio_nios_key File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_key.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v
    Info (12023): Found entity 1: audio_nios_mm_interconnect_0 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: audio_nios_mm_interconnect_0_avalon_st_adapter File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_007.v
    Info (12023): Found entity 1: audio_nios_mm_interconnect_0_avalon_st_adapter_007 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_007.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv
    Info (12023): Found entity 1: audio_nios_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: audio_nios_mm_interconnect_0_cmd_demux File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: audio_nios_mm_interconnect_0_cmd_demux_001 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: audio_nios_mm_interconnect_0_cmd_mux File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: audio_nios_mm_interconnect_0_cmd_mux_003 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_mux_003.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: audio_nios_mm_interconnect_0_router_default_decode File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: audio_nios_mm_interconnect_0_router File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: audio_nios_mm_interconnect_0_router_001_default_decode File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: audio_nios_mm_interconnect_0_router_001 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: audio_nios_mm_interconnect_0_router_002_default_decode File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: audio_nios_mm_interconnect_0_router_002 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: audio_nios_mm_interconnect_0_router_005_default_decode File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: audio_nios_mm_interconnect_0_router_005 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_009.sv
    Info (12023): Found entity 1: audio_nios_mm_interconnect_0_router_009_default_decode File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_009.sv Line: 45
    Info (12023): Found entity 2: audio_nios_mm_interconnect_0_router_009 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_009.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: audio_nios_mm_interconnect_0_rsp_demux File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: audio_nios_mm_interconnect_0_rsp_demux_001 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_demux_003.sv
    Info (12023): Found entity 1: audio_nios_mm_interconnect_0_rsp_demux_003 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_demux_003.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: audio_nios_mm_interconnect_0_rsp_mux File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: audio_nios_mm_interconnect_0_rsp_mux_001 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v
    Info (12023): Found entity 1: audio_nios_mm_interconnect_1 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_cmd_demux.sv
    Info (12023): Found entity 1: audio_nios_mm_interconnect_1_cmd_demux File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_cmd_mux.sv
    Info (12023): Found entity 1: audio_nios_mm_interconnect_1_cmd_mux File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_cmd_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_router.sv
    Info (12023): Found entity 1: audio_nios_mm_interconnect_1_router_default_decode File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_router.sv Line: 45
    Info (12023): Found entity 2: audio_nios_mm_interconnect_1_router File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_router_001.sv
    Info (12023): Found entity 1: audio_nios_mm_interconnect_1_router_001_default_decode File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_router_001.sv Line: 45
    Info (12023): Found entity 2: audio_nios_mm_interconnect_1_router_001 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_router_001.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_rsp_demux.sv
    Info (12023): Found entity 1: audio_nios_mm_interconnect_1_rsp_demux File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_rsp_mux.sv
    Info (12023): Found entity 1: audio_nios_mm_interconnect_1_rsp_mux File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0.v
    Info (12023): Found entity 1: audio_nios_nios2_gen2_0 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: audio_nios_nios2_gen2_0_cpu_ic_data_module File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: audio_nios_nios2_gen2_0_cpu_ic_tag_module File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 89
    Info (12023): Found entity 3: audio_nios_nios2_gen2_0_cpu_bht_module File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 158
    Info (12023): Found entity 4: audio_nios_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 227
    Info (12023): Found entity 5: audio_nios_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 293
    Info (12023): Found entity 6: audio_nios_nios2_gen2_0_cpu_dc_tag_module File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 359
    Info (12023): Found entity 7: audio_nios_nios2_gen2_0_cpu_dc_data_module File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 425
    Info (12023): Found entity 8: audio_nios_nios2_gen2_0_cpu_dc_victim_module File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 494
    Info (12023): Found entity 9: audio_nios_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 562
    Info (12023): Found entity 10: audio_nios_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 708
    Info (12023): Found entity 11: audio_nios_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 1001
    Info (12023): Found entity 12: audio_nios_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 1262
    Info (12023): Found entity 13: audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 1451
    Info (12023): Found entity 14: audio_nios_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 1634
    Info (12023): Found entity 15: audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 1702
    Info (12023): Found entity 16: audio_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 1784
    Info (12023): Found entity 17: audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 1856
    Info (12023): Found entity 18: audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 1899
    Info (12023): Found entity 19: audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 1946
    Info (12023): Found entity 20: audio_nios_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 2432
    Info (12023): Found entity 21: audio_nios_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 2455
    Info (12023): Found entity 22: audio_nios_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 2525
    Info (12023): Found entity 23: audio_nios_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 2542
    Info (12023): Found entity 24: audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 2635
    Info (12023): Found entity 25: audio_nios_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 2700
    Info (12023): Found entity 26: audio_nios_nios2_gen2_0_cpu_nios2_oci File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 2881
    Info (12023): Found entity 27: audio_nios_nios2_gen2_0_cpu File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 3426
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: audio_nios_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_mult_cell.v
    Info (12023): Found entity 1: audio_nios_nios2_gen2_0_cpu_mult_cell File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: audio_nios_nios2_gen2_0_cpu_test_bench File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_onchip_memory2.v
    Info (12023): Found entity 1: audio_nios_onchip_memory2 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_onchip_memory2.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_pio_led.v
    Info (12023): Found entity 1: audio_nios_pio_led File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_pio_led.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_pll.v
    Info (12023): Found entity 1: audio_nios_pll File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_pll.v Line: 2
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/audio_nios/submodules/audio_nios_sdram.v
    Info (12023): Found entity 1: audio_nios_sdram_input_efifo_module File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_sdram.v Line: 21
    Info (12023): Found entity 2: audio_nios_sdram File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_sdram.v Line: 159
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/audio_nios/submodules/audio_nios_sdram_test_component.v
    Info (12023): Found entity 1: audio_nios_sdram_test_component_ram_module File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_sdram_test_component.v Line: 21
    Info (12023): Found entity 2: audio_nios_sdram_test_component File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_sdram_test_component.v Line: 114
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_sw.v
    Info (12023): Found entity 1: audio_nios_sw File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_sw.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_sysid_qsys.v
    Info (12023): Found entity 1: audio_nios_sysid_qsys File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_sysid_qsys.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/audio_nios/submodules/audio_nios_timer.v
    Info (12023): Found entity 1: audio_nios_timer File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_timer.v Line: 21
Warning (12125): Using design file de10_standard_audio.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: DE10_Standard_Audio File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/de10_standard_audio.v Line: 6
Info (12127): Elaborating entity "DE10_Standard_Audio" for the top level hierarchy
Warning (10034): Output port "VGA_B" at de10_standard_audio.v(53) has no driver File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/de10_standard_audio.v Line: 53
Warning (10034): Output port "VGA_G" at de10_standard_audio.v(55) has no driver File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/de10_standard_audio.v Line: 55
Warning (10034): Output port "VGA_R" at de10_standard_audio.v(57) has no driver File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/de10_standard_audio.v Line: 57
Warning (10034): Output port "TD_RESET_N" at de10_standard_audio.v(48) has no driver File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/de10_standard_audio.v Line: 48
Warning (10034): Output port "VGA_BLANK_N" at de10_standard_audio.v(52) has no driver File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/de10_standard_audio.v Line: 52
Warning (10034): Output port "VGA_CLK" at de10_standard_audio.v(54) has no driver File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/de10_standard_audio.v Line: 54
Warning (10034): Output port "VGA_HS" at de10_standard_audio.v(56) has no driver File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/de10_standard_audio.v Line: 56
Warning (10034): Output port "VGA_SYNC_N" at de10_standard_audio.v(58) has no driver File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/de10_standard_audio.v Line: 58
Warning (10034): Output port "VGA_VS" at de10_standard_audio.v(59) has no driver File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/de10_standard_audio.v Line: 59
Warning (10034): Output port "ADC_CONVST" at de10_standard_audio.v(76) has no driver File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/de10_standard_audio.v Line: 76
Warning (10034): Output port "ADC_DIN" at de10_standard_audio.v(77) has no driver File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/de10_standard_audio.v Line: 77
Warning (10034): Output port "ADC_SCLK" at de10_standard_audio.v(79) has no driver File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/de10_standard_audio.v Line: 79
Warning (10034): Output port "IRDA_TXD" at de10_standard_audio.v(88) has no driver File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/de10_standard_audio.v Line: 88
Info (12128): Elaborating entity "audio_nios" for hierarchy "audio_nios:u0" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/de10_standard_audio.v Line: 143
Info (12128): Elaborating entity "audio_nios_altpll_audio" for hierarchy "audio_nios:u0|audio_nios_altpll_audio:altpll_audio" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v Line: 165
Info (12128): Elaborating entity "altera_pll" for hierarchy "audio_nios:u0|audio_nios_altpll_audio:altpll_audio|altera_pll:altera_pll_i" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_altpll_audio.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "audio_nios:u0|audio_nios_altpll_audio:altpll_audio|altera_pll:altera_pll_i" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_altpll_audio.v Line: 85
Info (12133): Instantiated megafunction "audio_nios:u0|audio_nios_altpll_audio:altpll_audio|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_altpll_audio.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "18.432000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "AUDIO_IF" for hierarchy "audio_nios:u0|AUDIO_IF:audio" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v Line: 181
Info (12128): Elaborating entity "AUDIO_DAC" for hierarchy "audio_nios:u0|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_if.v Line: 226
Warning (10230): Verilog HDL assignment warning at audio_dac.v(99): truncated value with size 32 to match size of target (5) File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_dac.v Line: 99
Info (12128): Elaborating entity "audio_fifo" for hierarchy "audio_nios:u0|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_dac.v Line: 141
Info (12128): Elaborating entity "dcfifo" for hierarchy "audio_nios:u0|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_fifo.v Line: 91
Info (12130): Elaborated megafunction instantiation "audio_nios:u0|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_fifo.v Line: 91
Info (12133): Instantiated megafunction "audio_nios:u0|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component" with the following parameter: File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_fifo.v Line: 91
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "256"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "32"
    Info (12134): Parameter "lpm_widthu" = "8"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "5"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "write_aclr_synch" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_ebo1.tdf
    Info (12023): Found entity 1: dcfifo_ebo1 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/dcfifo_ebo1.tdf Line: 42
Info (12128): Elaborating entity "dcfifo_ebo1" for hierarchy "audio_nios:u0|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_fu6.tdf
    Info (12023): Found entity 1: a_graycounter_fu6 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/a_graycounter_fu6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_fu6" for hierarchy "audio_nios:u0|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_fu6:rdptr_g1p" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/dcfifo_ebo1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_bcc.tdf
    Info (12023): Found entity 1: a_graycounter_bcc File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/a_graycounter_bcc.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_bcc" for hierarchy "audio_nios:u0|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|a_graycounter_bcc:wrptr_g1p" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/dcfifo_ebo1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_26d1.tdf
    Info (12023): Found entity 1: altsyncram_26d1 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/altsyncram_26d1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_26d1" for hierarchy "audio_nios:u0|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|altsyncram_26d1:fifo_ram" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/dcfifo_ebo1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_0ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_0ol File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/alt_synch_pipe_0ol.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_0ol" for hierarchy "audio_nios:u0|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_0ol:rs_dgwp" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/dcfifo_ebo1.tdf Line: 76
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_hd9.tdf
    Info (12023): Found entity 1: dffpipe_hd9 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/dffpipe_hd9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_hd9" for hierarchy "audio_nios:u0|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_0ol:rs_dgwp|dffpipe_hd9:dffpipe12" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/alt_synch_pipe_0ol.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf
    Info (12023): Found entity 1: dffpipe_3dc File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/dffpipe_3dc.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_3dc" for hierarchy "audio_nios:u0|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|dffpipe_3dc:wraclr" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/dcfifo_ebo1.tdf Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_1ol.tdf
    Info (12023): Found entity 1: alt_synch_pipe_1ol File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/alt_synch_pipe_1ol.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_1ol" for hierarchy "audio_nios:u0|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/dcfifo_ebo1.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_id9.tdf
    Info (12023): Found entity 1: dffpipe_id9 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/dffpipe_id9.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_id9" for hierarchy "audio_nios:u0|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_id9:dffpipe17" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/alt_synch_pipe_1ol.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf
    Info (12023): Found entity 1: cmpr_tu5 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/cmpr_tu5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_tu5" for hierarchy "audio_nios:u0|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|cmpr_tu5:rdempty_eq_comp1_lsb" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/dcfifo_ebo1.tdf Line: 79
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_su5.tdf
    Info (12023): Found entity 1: cmpr_su5 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/cmpr_su5.tdf Line: 22
Info (12128): Elaborating entity "cmpr_su5" for hierarchy "audio_nios:u0|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|cmpr_su5:rdempty_eq_comp1_msb" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/dcfifo_ebo1.tdf Line: 80
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf
    Info (12023): Found entity 1: mux_5r7 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/mux_5r7.tdf Line: 22
Info (12128): Elaborating entity "mux_5r7" for hierarchy "audio_nios:u0|AUDIO_IF:audio|AUDIO_DAC:DAC_Instance|audio_fifo:dac_fifo|dcfifo:dcfifo_component|dcfifo_ebo1:auto_generated|mux_5r7:rdemp_eq_comp_lsb_mux" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/dcfifo_ebo1.tdf Line: 87
Info (12128): Elaborating entity "AUDIO_ADC" for hierarchy "audio_nios:u0|AUDIO_IF:audio|AUDIO_ADC:ADC_Instance" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_if.v Line: 241
Warning (10230): Verilog HDL assignment warning at audio_adc.v(73): truncated value with size 32 to match size of target (5) File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_adc.v Line: 73
Warning (10230): Verilog HDL assignment warning at audio_adc.v(89): truncated value with size 32 to match size of target (5) File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_adc.v Line: 89
Info (12128): Elaborating entity "altera_avalon_mm_clock_crossing_bridge" for hierarchy "audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v Line: 217
Info (12128): Elaborating entity "altera_avalon_dc_fifo" for hierarchy "audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_avalon_mm_clock_crossing_bridge.v Line: 149
Info (12128): Elaborating entity "altera_dcfifo_synchronizer_bundle" for hierarchy "audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_avalon_dc_fifo.v Line: 373
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:cmd_fifo|altera_dcfifo_synchronizer_bundle:write_crosser|altera_std_synchronizer_nocut:sync[0].u" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_dcfifo_synchronizer_bundle.v Line: 33
Info (12128): Elaborating entity "altera_avalon_dc_fifo" for hierarchy "audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_avalon_mm_clock_crossing_bridge.v Line: 282
Info (12128): Elaborating entity "altera_dcfifo_synchronizer_bundle" for hierarchy "audio_nios:u0|altera_avalon_mm_clock_crossing_bridge:cpu_peripheral_bridge|altera_avalon_dc_fifo:rsp_fifo|altera_dcfifo_synchronizer_bundle:write_crosser" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_avalon_dc_fifo.v Line: 373
Info (12128): Elaborating entity "audio_nios_i2c_scl" for hierarchy "audio_nios:u0|audio_nios_i2c_scl:i2c_scl" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v Line: 228
Info (12128): Elaborating entity "audio_nios_i2c_sda" for hierarchy "audio_nios:u0|audio_nios_i2c_sda:i2c_sda" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v Line: 239
Info (12128): Elaborating entity "audio_nios_jtag_uart" for hierarchy "audio_nios:u0|audio_nios_jtag_uart:jtag_uart" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v Line: 252
Info (12128): Elaborating entity "audio_nios_jtag_uart_scfifo_w" for hierarchy "audio_nios:u0|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_jtag_uart.v Line: 420
Info (12128): Elaborating entity "scfifo" for hierarchy "audio_nios:u0|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_jtag_uart.v Line: 139
Info (12130): Elaborated megafunction instantiation "audio_nios:u0|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w|scfifo:wfifo" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_jtag_uart.v Line: 139
Info (12133): Instantiated megafunction "audio_nios:u0|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w|scfifo:wfifo" with the following parameter: File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_jtag_uart.v Line: 139
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=AUTO"
    Info (12134): Parameter "lpm_numwords" = "64"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "8"
    Info (12134): Parameter "lpm_widthu" = "6"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf
    Info (12023): Found entity 1: scfifo_3291 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/scfifo_3291.tdf Line: 24
Info (12128): Elaborating entity "scfifo_3291" for hierarchy "audio_nios:u0|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf
    Info (12023): Found entity 1: a_dpfifo_5771 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/a_dpfifo_5771.tdf Line: 28
Info (12128): Elaborating entity "a_dpfifo_5771" for hierarchy "audio_nios:u0|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/scfifo_3291.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf
    Info (12023): Found entity 1: a_fefifo_7cf File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/a_fefifo_7cf.tdf Line: 24
Info (12128): Elaborating entity "a_fefifo_7cf" for hierarchy "audio_nios:u0|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/a_dpfifo_5771.tdf Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf
    Info (12023): Found entity 1: cntr_vg7 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/cntr_vg7.tdf Line: 25
Info (12128): Elaborating entity "cntr_vg7" for hierarchy "audio_nios:u0|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|cntr_vg7:count_usedw" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/a_fefifo_7cf.tdf Line: 38
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf
    Info (12023): Found entity 1: altsyncram_7pu1 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/altsyncram_7pu1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_7pu1" for hierarchy "audio_nios:u0|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/a_dpfifo_5771.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf
    Info (12023): Found entity 1: cntr_jgb File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/cntr_jgb.tdf Line: 25
Info (12128): Elaborating entity "cntr_jgb" for hierarchy "audio_nios:u0|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_w:the_audio_nios_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:rd_ptr_count" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/a_dpfifo_5771.tdf Line: 44
Info (12128): Elaborating entity "audio_nios_jtag_uart_scfifo_r" for hierarchy "audio_nios:u0|audio_nios_jtag_uart:jtag_uart|audio_nios_jtag_uart_scfifo_r:the_audio_nios_jtag_uart_scfifo_r" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_jtag_uart.v Line: 434
Info (12128): Elaborating entity "alt_jtag_atlantic" for hierarchy "audio_nios:u0|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_jtag_uart.v Line: 569
Info (12130): Elaborated megafunction instantiation "audio_nios:u0|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_jtag_uart.v Line: 569
Info (12133): Instantiated megafunction "audio_nios:u0|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic" with the following parameter: File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_jtag_uart.v Line: 569
    Info (12134): Parameter "INSTANCE_ID" = "0"
    Info (12134): Parameter "LOG2_RXFIFO_DEPTH" = "6"
    Info (12134): Parameter "LOG2_TXFIFO_DEPTH" = "6"
    Info (12134): Parameter "SLD_AUTO_INSTANCE_INDEX" = "YES"
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "audio_nios:u0|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v Line: 276
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "audio_nios:u0|audio_nios_jtag_uart:jtag_uart|alt_jtag_atlantic:audio_nios_jtag_uart_alt_jtag_atlantic|sld_jtag_endpoint_adapter:inst|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "audio_nios_key" for hierarchy "audio_nios:u0|audio_nios_key:key" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v Line: 264
Info (12128): Elaborating entity "audio_nios_nios2_gen2_0" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v Line: 295
Info (12128): Elaborating entity "audio_nios_nios2_gen2_0_cpu" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0.v Line: 69
Info (12128): Elaborating entity "audio_nios_nios2_gen2_0_cpu_test_bench" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_test_bench:the_audio_nios_nios2_gen2_0_cpu_test_bench" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 5993
Info (12128): Elaborating entity "audio_nios_nios2_gen2_0_cpu_ic_data_module" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_ic_data_module:audio_nios_nios2_gen2_0_cpu_ic_data" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 6995
Info (12128): Elaborating entity "altsyncram" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_ic_data_module:audio_nios_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 61
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_spj1.tdf
    Info (12023): Found entity 1: altsyncram_spj1 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/altsyncram_spj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_spj1" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_ic_data_module:audio_nios_nios2_gen2_0_cpu_ic_data|altsyncram:the_altsyncram|altsyncram_spj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "audio_nios_nios2_gen2_0_cpu_ic_tag_module" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_ic_tag_module:audio_nios_nios2_gen2_0_cpu_ic_tag" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 7061
Info (12128): Elaborating entity "altsyncram" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_ic_tag_module:audio_nios_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 129
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pgj1.tdf
    Info (12023): Found entity 1: altsyncram_pgj1 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/altsyncram_pgj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pgj1" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_ic_tag_module:audio_nios_nios2_gen2_0_cpu_ic_tag|altsyncram:the_altsyncram|altsyncram_pgj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "audio_nios_nios2_gen2_0_cpu_bht_module" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_bht_module:audio_nios_nios2_gen2_0_cpu_bht" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 7259
Info (12128): Elaborating entity "altsyncram" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_bht_module:audio_nios_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 198
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_pdj1.tdf
    Info (12023): Found entity 1: altsyncram_pdj1 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/altsyncram_pdj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_pdj1" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_bht_module:audio_nios_nios2_gen2_0_cpu_bht|altsyncram:the_altsyncram|altsyncram_pdj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "audio_nios_nios2_gen2_0_cpu_register_bank_a_module" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_register_bank_a_module:audio_nios_nios2_gen2_0_cpu_register_bank_a" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 8216
Info (12128): Elaborating entity "altsyncram" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_register_bank_a_module:audio_nios_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_voi1.tdf
    Info (12023): Found entity 1: altsyncram_voi1 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/altsyncram_voi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_voi1" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_register_bank_a_module:audio_nios_nios2_gen2_0_cpu_register_bank_a|altsyncram:the_altsyncram|altsyncram_voi1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "audio_nios_nios2_gen2_0_cpu_register_bank_b_module" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_register_bank_b_module:audio_nios_nios2_gen2_0_cpu_register_bank_b" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 8234
Info (12128): Elaborating entity "audio_nios_nios2_gen2_0_cpu_mult_cell" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 8819
Info (12128): Elaborating entity "altera_mult_add" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_mult_cell.v Line: 63
Info (12021): Found 1 design units, including 1 entities, in source file db/altera_mult_add_37p2.v
    Info (12023): Found entity 1: altera_mult_add_37p2 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/altera_mult_add_37p2.v Line: 28
Info (12128): Elaborating entity "altera_mult_add_37p2" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add.tdf Line: 454
Info (12128): Elaborating entity "altera_mult_add_rtl" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/altera_mult_add_37p2.v Line: 116
Info (12128): Elaborating entity "ama_register_function" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:signa_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 907
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1023
Info (12128): Elaborating entity "ama_register_function" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:dataa_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_data_split_reg_ext_function" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1113
Info (12128): Elaborating entity "ama_register_function" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_register_function:data_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1989
Info (12128): Elaborating entity "ama_dynamic_signed_function" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_data_split_reg_ext_function:datac_split|ama_dynamic_signed_function:data0_signed_extension_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2145
Info (12128): Elaborating entity "ama_preadder_function" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1265
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3264
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_preadder_function:preadder_block|ama_adder_function:preadder_adder_0|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_multiplier_function" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1309
Info (12128): Elaborating entity "ama_register_function" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3060
Info (12128): Elaborating entity "ama_register_function" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_1" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 3074
Info (12128): Elaborating entity "ama_adder_function" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1350
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:first_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2705
Info (12128): Elaborating entity "ama_signed_extension_function" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_adder_function:final_adder_block|ama_signed_extension_function:second_adder_ext_block_0" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 2738
Info (12128): Elaborating entity "ama_register_function" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_mult_cell:the_audio_nios_nios2_gen2_0_cpu_mult_cell|altera_mult_add:the_altmult_add_p1|altera_mult_add_37p2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_register_function:output_reg_block" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v Line: 1490
Info (12128): Elaborating entity "audio_nios_nios2_gen2_0_cpu_dc_tag_module" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_dc_tag_module:audio_nios_nios2_gen2_0_cpu_dc_tag" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 9241
Info (12128): Elaborating entity "altsyncram" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_dc_tag_module:audio_nios_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 396
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jpi1.tdf
    Info (12023): Found entity 1: altsyncram_jpi1 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/altsyncram_jpi1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_jpi1" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_dc_tag_module:audio_nios_nios2_gen2_0_cpu_dc_tag|altsyncram:the_altsyncram|altsyncram_jpi1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "audio_nios_nios2_gen2_0_cpu_dc_data_module" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_dc_data_module:audio_nios_nios2_gen2_0_cpu_dc_data" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 9307
Info (12128): Elaborating entity "altsyncram" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_dc_data_module:audio_nios_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 465
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_4kl1.tdf
    Info (12023): Found entity 1: altsyncram_4kl1 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/altsyncram_4kl1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_4kl1" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_dc_data_module:audio_nios_nios2_gen2_0_cpu_dc_data|altsyncram:the_altsyncram|altsyncram_4kl1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "audio_nios_nios2_gen2_0_cpu_dc_victim_module" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_dc_victim_module:audio_nios_nios2_gen2_0_cpu_dc_victim" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 9419
Info (12128): Elaborating entity "altsyncram" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_dc_victim_module:audio_nios_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 534
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_baj1.tdf
    Info (12023): Found entity 1: altsyncram_baj1 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/altsyncram_baj1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_baj1" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_dc_victim_module:audio_nios_nios2_gen2_0_cpu_dc_victim|altsyncram:the_altsyncram|altsyncram_baj1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "audio_nios_nios2_gen2_0_cpu_nios2_oci" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 10250
Info (12128): Elaborating entity "audio_nios_nios2_gen2_0_cpu_nios2_oci_debug" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_debug" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 3098
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_nios2_oci_debug:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 632
Info (12128): Elaborating entity "audio_nios_nios2_gen2_0_cpu_nios2_oci_break" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_nios2_oci_break:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_break" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 3128
Info (12128): Elaborating entity "audio_nios_nios2_gen2_0_cpu_nios2_oci_xbrk" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_nios2_oci_xbrk:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_xbrk" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 3151
Info (12128): Elaborating entity "audio_nios_nios2_gen2_0_cpu_nios2_oci_dbrk" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_nios2_oci_dbrk:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_dbrk" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 3178
Info (12128): Elaborating entity "audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 3216
Info (12128): Elaborating entity "audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 3231
Info (12128): Elaborating entity "audio_nios_nios2_gen2_0_cpu_nios2_oci_td_mode" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_dtrace|audio_nios_nios2_gen2_0_cpu_nios2_oci_td_mode:audio_nios_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 1752
Info (12128): Elaborating entity "audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 3246
Info (12128): Elaborating entity "audio_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo|audio_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 2065
Info (12128): Elaborating entity "audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 2074
Info (12128): Elaborating entity "audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo|audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 2083
Info (12128): Elaborating entity "audio_nios_nios2_gen2_0_cpu_nios2_oci_pib" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_nios2_oci_pib:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_pib" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 3251
Info (12128): Elaborating entity "audio_nios_nios2_gen2_0_cpu_nios2_oci_im" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_nios2_oci_im:the_audio_nios_nios2_gen2_0_cpu_nios2_oci_im" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 3265
Info (12128): Elaborating entity "audio_nios_nios2_gen2_0_cpu_nios2_avalon_reg" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_nios2_avalon_reg:the_audio_nios_nios2_gen2_0_cpu_nios2_avalon_reg" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 3284
Info (12128): Elaborating entity "audio_nios_nios2_gen2_0_cpu_nios2_ocimem" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen2_0_cpu_nios2_ocimem" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 3304
Info (12128): Elaborating entity "audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen2_0_cpu_nios2_ocimem|audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module:audio_nios_nios2_gen2_0_cpu_ociram_sp_ram" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 2851
Info (12128): Elaborating entity "altsyncram" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen2_0_cpu_nios2_ocimem|audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module:audio_nios_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 2675
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf
    Info (12023): Found entity 1: altsyncram_qid1 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/altsyncram_qid1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_qid1" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_nios2_ocimem:the_audio_nios_nios2_gen2_0_cpu_nios2_ocimem|audio_nios_nios2_gen2_0_cpu_ociram_sp_ram_module:audio_nios_nios2_gen2_0_cpu_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_qid1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 3406
Info (12128): Elaborating entity "audio_nios_nios2_gen2_0_cpu_debug_slave_tck" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper|audio_nios_nios2_gen2_0_cpu_debug_slave_tck:the_audio_nios_nios2_gen2_0_cpu_debug_slave_tck" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 157
Info (12128): Elaborating entity "audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper|audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk:the_audio_nios_nios2_gen2_0_cpu_debug_slave_sysclk" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 177
Info (12128): Elaborating entity "sld_virtual_jtag_basic" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:audio_nios_nios2_gen2_0_cpu_debug_slave_phy" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 207
Info (12128): Elaborating entity "sld_virtual_jtag_impl" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:audio_nios_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 151
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:audio_nios_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v Line: 414
Info (12128): Elaborating entity "sld_jtag_endpoint_adapter_impl" for hierarchy "audio_nios:u0|audio_nios_nios2_gen2_0:nios2_gen2_0|audio_nios_nios2_gen2_0_cpu:cpu|audio_nios_nios2_gen2_0_cpu_nios2_oci:the_audio_nios_nios2_gen2_0_cpu_nios2_oci|audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper:the_audio_nios_nios2_gen2_0_cpu_debug_slave_wrapper|sld_virtual_jtag_basic:audio_nios_nios2_gen2_0_cpu_debug_slave_phy|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd Line: 232
Info (12128): Elaborating entity "audio_nios_onchip_memory2" for hierarchy "audio_nios:u0|audio_nios_onchip_memory2:onchip_memory2" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v Line: 309
Info (12128): Elaborating entity "altsyncram" for hierarchy "audio_nios:u0|audio_nios_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_onchip_memory2.v Line: 69
Info (12130): Elaborated megafunction instantiation "audio_nios:u0|audio_nios_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_onchip_memory2.v Line: 69
Info (12133): Instantiated megafunction "audio_nios:u0|audio_nios_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram" with the following parameter: File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_onchip_memory2.v Line: 69
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "init_file" = "audio_nios_onchip_memory2.hex"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "maximum_depth" = "80000"
    Info (12134): Parameter "numwords_a" = "80000"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "DONT_CARE"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "4"
    Info (12134): Parameter "widthad_a" = "17"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qjn1.tdf
    Info (12023): Found entity 1: altsyncram_qjn1 File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/altsyncram_qjn1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_qjn1" for hierarchy "audio_nios:u0|audio_nios_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_qjn1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_nma.tdf
    Info (12023): Found entity 1: decode_nma File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/decode_nma.tdf Line: 22
Info (12128): Elaborating entity "decode_nma" for hierarchy "audio_nios:u0|audio_nios_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_qjn1:auto_generated|decode_nma:decode3" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/altsyncram_qjn1.tdf Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_kib.tdf
    Info (12023): Found entity 1: mux_kib File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/mux_kib.tdf Line: 22
Info (12128): Elaborating entity "mux_kib" for hierarchy "audio_nios:u0|audio_nios_onchip_memory2:onchip_memory2|altsyncram:the_altsyncram|altsyncram_qjn1:auto_generated|mux_kib:mux2" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/altsyncram_qjn1.tdf Line: 44
Info (12128): Elaborating entity "audio_nios_pio_led" for hierarchy "audio_nios:u0|audio_nios_pio_led:pio_led" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v Line: 320
Info (12128): Elaborating entity "audio_nios_pll" for hierarchy "audio_nios:u0|audio_nios_pll:pll" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v Line: 329
Info (12128): Elaborating entity "altera_pll" for hierarchy "audio_nios:u0|audio_nios_pll:pll|altera_pll:altera_pll_i" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_pll.v Line: 91
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "audio_nios:u0|audio_nios_pll:pll|altera_pll:altera_pll_i" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_pll.v Line: 91
Info (12133): Instantiated megafunction "audio_nios:u0|audio_nios_pll:pll|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_pll.v Line: 91
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "normal"
    Info (12134): Parameter "number_of_clocks" = "3"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "7500 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "10.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "audio_nios_sdram" for hierarchy "audio_nios:u0|audio_nios_sdram:sdram" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v Line: 352
Info (12128): Elaborating entity "audio_nios_sdram_input_efifo_module" for hierarchy "audio_nios:u0|audio_nios_sdram:sdram|audio_nios_sdram_input_efifo_module:the_audio_nios_sdram_input_efifo_module" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_sdram.v Line: 298
Info (12128): Elaborating entity "SEG7_IF" for hierarchy "audio_nios:u0|SEG7_IF:seg7" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v Line: 368
Info (12128): Elaborating entity "audio_nios_sw" for hierarchy "audio_nios:u0|audio_nios_sw:sw" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v Line: 380
Info (12128): Elaborating entity "audio_nios_sysid_qsys" for hierarchy "audio_nios:u0|audio_nios_sysid_qsys:sysid_qsys" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v Line: 387
Info (12128): Elaborating entity "audio_nios_timer" for hierarchy "audio_nios:u0|audio_nios_timer:timer" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v Line: 398
Info (12128): Elaborating entity "audio_nios_mm_interconnect_0" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v Line: 473
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_data_master_translator" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v Line: 739
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v Line: 799
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v Line: 863
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:audio_avalon_slave_translator" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v Line: 927
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sysid_qsys_control_slave_translator" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v Line: 991
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v Line: 1055
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:cpu_peripheral_bridge_s0_translator" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v Line: 1119
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_memory2_s1_translator" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v Line: 1183
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:timer_s1_translator" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v Line: 1247
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v Line: 1311
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_data_master_agent" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v Line: 1392
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v Line: 1473
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v Line: 1557
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v Line: 1598
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:audio_avalon_slave_agent_rdata_fifo" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v Line: 1764
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:cpu_peripheral_bridge_s0_agent_rsp_fifo" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v Line: 2139
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v Line: 2473
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v Line: 2514
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v Line: 2555
Info (12128): Elaborating entity "audio_nios_mm_interconnect_0_router" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router:router" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v Line: 2571
Info (12128): Elaborating entity "audio_nios_mm_interconnect_0_router_default_decode" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router:router|audio_nios_mm_interconnect_0_router_default_decode:the_default_decode" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router.sv Line: 191
Info (12128): Elaborating entity "audio_nios_mm_interconnect_0_router_001" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router_001:router_001" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v Line: 2587
Info (12128): Elaborating entity "audio_nios_mm_interconnect_0_router_001_default_decode" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router_001:router_001|audio_nios_mm_interconnect_0_router_001_default_decode:the_default_decode" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_001.sv Line: 180
Info (12128): Elaborating entity "audio_nios_mm_interconnect_0_router_002" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router_002:router_002" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v Line: 2603
Info (12128): Elaborating entity "audio_nios_mm_interconnect_0_router_002_default_decode" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router_002:router_002|audio_nios_mm_interconnect_0_router_002_default_decode:the_default_decode" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_002.sv Line: 173
Info (12128): Elaborating entity "audio_nios_mm_interconnect_0_router_005" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router_005:router_005" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v Line: 2651
Info (12128): Elaborating entity "audio_nios_mm_interconnect_0_router_005_default_decode" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router_005:router_005|audio_nios_mm_interconnect_0_router_005_default_decode:the_default_decode" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_005.sv Line: 178
Info (12128): Elaborating entity "audio_nios_mm_interconnect_0_router_009" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router_009:router_009" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v Line: 2715
Info (12128): Elaborating entity "audio_nios_mm_interconnect_0_router_009_default_decode" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_router_009:router_009|audio_nios_mm_interconnect_0_router_009_default_decode:the_default_decode" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_router_009.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_data_master_limiter" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v Line: 2765
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:nios2_gen2_0_instruction_master_limiter" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v Line: 2815
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v Line: 2865
Info (12128): Elaborating entity "altera_merlin_burst_adapter_uncompressed_only" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_burst_adapter.sv Line: 126
Info (12128): Elaborating entity "audio_nios_mm_interconnect_0_cmd_demux" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_cmd_demux:cmd_demux" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v Line: 2924
Info (12128): Elaborating entity "audio_nios_mm_interconnect_0_cmd_demux_001" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_cmd_demux_001:cmd_demux_001" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v Line: 2947
Info (12128): Elaborating entity "audio_nios_mm_interconnect_0_cmd_mux" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_cmd_mux:cmd_mux" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v Line: 2964
Info (12128): Elaborating entity "audio_nios_mm_interconnect_0_cmd_mux_003" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_cmd_mux_003:cmd_mux_003" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v Line: 3021
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_cmd_mux_003.sv Line: 331
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_cmd_mux_003:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "audio_nios_mm_interconnect_0_rsp_demux" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_demux:rsp_demux" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v Line: 3112
Info (12128): Elaborating entity "audio_nios_mm_interconnect_0_rsp_demux_001" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_demux_001:rsp_demux_001" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v Line: 3129
Info (12128): Elaborating entity "audio_nios_mm_interconnect_0_rsp_demux_003" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_demux_003:rsp_demux_003" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v Line: 3169
Info (12128): Elaborating entity "audio_nios_mm_interconnect_0_rsp_mux" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_mux:rsp_mux" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v Line: 3302
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_mux.sv Line: 406
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "audio_nios_mm_interconnect_0_rsp_mux_001" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v Line: 3325
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_rsp_mux_001.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v Line: 3391
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v Line: 3457
Info (12128): Elaborating entity "altera_avalon_st_handshake_clock_crosser" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v Line: 3491
Info (12128): Elaborating entity "altera_avalon_st_clock_crosser" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_avalon_st_handshake_clock_crosser.v Line: 149
Info (12128): Elaborating entity "altera_std_synchronizer_nocut" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_avalon_st_clock_crosser.v Line: 105
Info (12128): Elaborating entity "audio_nios_mm_interconnect_0_avalon_st_adapter" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v Line: 3554
Info (12128): Elaborating entity "audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|audio_nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "audio_nios_mm_interconnect_0_avalon_st_adapter_007" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0.v Line: 3757
Info (12128): Elaborating entity "audio_nios_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_0:mm_interconnect_0|audio_nios_mm_interconnect_0_avalon_st_adapter_007:avalon_st_adapter_007|audio_nios_mm_interconnect_0_avalon_st_adapter_007_error_adapter_0:error_adapter_0" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_0_avalon_st_adapter_007.v Line: 200
Info (12128): Elaborating entity "audio_nios_mm_interconnect_1" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v Line: 518
Info (12128): Elaborating entity "altera_merlin_master_translator" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_translator:cpu_peripheral_bridge_m0_translator" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v Line: 495
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:seg7_avalon_slave_translator" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v Line: 559
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:key_s1_translator" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v Line: 623
Info (12128): Elaborating entity "altera_merlin_master_agent" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:cpu_peripheral_bridge_m0_agent" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v Line: 960
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:seg7_avalon_slave_agent" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v Line: 1044
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_agent:seg7_avalon_slave_agent|altera_merlin_burst_uncompressor:uncompressor" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:seg7_avalon_slave_agent_rsp_fifo" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v Line: 1085
Info (12128): Elaborating entity "audio_nios_mm_interconnect_1_router" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_router:router" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v Line: 1726
Info (12128): Elaborating entity "audio_nios_mm_interconnect_1_router_default_decode" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_router:router|audio_nios_mm_interconnect_1_router_default_decode:the_default_decode" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_router.sv Line: 184
Info (12128): Elaborating entity "audio_nios_mm_interconnect_1_router_001" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_router_001:router_001" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v Line: 1742
Info (12128): Elaborating entity "audio_nios_mm_interconnect_1_router_001_default_decode" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_router_001:router_001|audio_nios_mm_interconnect_1_router_001_default_decode:the_default_decode" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_router_001.sv Line: 173
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:cpu_peripheral_bridge_m0_limiter" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v Line: 1872
Info (12128): Elaborating entity "audio_nios_mm_interconnect_1_cmd_demux" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_cmd_demux:cmd_demux" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v Line: 1919
Info (12128): Elaborating entity "audio_nios_mm_interconnect_1_cmd_mux" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_cmd_mux:cmd_mux" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v Line: 1936
Info (12128): Elaborating entity "audio_nios_mm_interconnect_1_rsp_demux" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_rsp_demux:rsp_demux" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v Line: 2038
Info (12128): Elaborating entity "audio_nios_mm_interconnect_1_rsp_mux" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_rsp_mux:rsp_mux" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1.v Line: 2170
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_mm_interconnect_1_rsp_mux.sv Line: 374
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "audio_nios:u0|audio_nios_mm_interconnect_1:mm_interconnect_1|audio_nios_mm_interconnect_1_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "audio_nios_irq_mapper" for hierarchy "audio_nios:u0|audio_nios_irq_mapper:irq_mapper" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v Line: 528
Info (12128): Elaborating entity "altera_irq_clock_crosser" for hierarchy "audio_nios:u0|altera_irq_clock_crosser:irq_synchronizer" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v Line: 539
Info (12128): Elaborating entity "altera_std_synchronizer_bundle" for hierarchy "audio_nios:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_irq_clock_crosser.sv Line: 45
Info (12130): Elaborated megafunction instantiation "audio_nios:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_irq_clock_crosser.sv Line: 45
Info (12133): Instantiated megafunction "audio_nios:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" with the following parameter: File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_irq_clock_crosser.sv Line: 45
    Info (12134): Parameter "depth" = "3"
    Info (12134): Parameter "width" = "1"
Info (12128): Elaborating entity "altera_std_synchronizer" for hierarchy "audio_nios:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v Line: 41
Info (12131): Elaborated megafunction instantiation "audio_nios:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u", which is child of megafunction instantiation "audio_nios:u0|altera_irq_clock_crosser:irq_synchronizer|altera_std_synchronizer_bundle:sync" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer_bundle.v Line: 41
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "audio_nios:u0|altera_reset_controller:rst_controller" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v Line: 613
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "audio_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "audio_nios:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "audio_nios:u0|altera_reset_controller:rst_controller_002" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v Line: 739
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "audio_nios:u0|altera_reset_controller:rst_controller_003" File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/audio_nios.v Line: 802
Warning (12020): Port "jdo" on the entity instantiation of "the_audio_nios_nios2_gen2_0_cpu_nios2_oci_itrace" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored. File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/audio_nios/submodules/audio_nios_nios2_gen2_0_cpu.v Line: 3216
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.04.13.15:27:50 Progress: Loading slde122abf7/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde122abf7/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/slde122abf7/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 182
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/db/ip/slde122abf7/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Warning (265072): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature
    Warning (265073): Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor
        Warning (265074): The reset input will be asserted when the evaluation time expires
Warning (265069): Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed
Info (265071): Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation
Warning (12241): 7 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/output_files/DE10_Standard_Audio.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 42 warnings
    Info: Peak virtual memory: 5093 megabytes
    Info: Processing ended: Wed Apr 13 15:28:03 2022
    Info: Elapsed time: 00:03:02
    Info: Total CPU time (on all processors): 00:04:49


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/Seth/Documents/GitHub/FPGA-Midi-Synth/FPGA-Midi-Synth/src/DE10_Standard Demos (reference)/DE10_Standard_Audio/output_files/DE10_Standard_Audio.map.smsg.


