-- VHDL for IBM SMS ALD page 13.60.02.1
-- Title: ODD.EVEN PARITY MODES
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 7/30/2020 1:52:10 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_13_60_02_1_ODD_EVEN_PARITY_MODES is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PS_E_CH_SELECT_UNIT_U:	 in STD_LOGIC;
		PS_F_CH_SELECT_UNIT_U:	 in STD_LOGIC;
		PS_E_CYCLE:	 in STD_LOGIC;
		PS_F_CYCLE:	 in STD_LOGIC;
		PS_E_CH_SELECT_ODD_PARITY_UNIT:	 in STD_LOGIC;
		PS_F_CH_SELECT_ODD_PARITY_UNIT:	 in STD_LOGIC;
		PS_EVEN_PARITY_CYCLE:	 out STD_LOGIC;
		MS_ODD_PARITY_CYCLE:	 out STD_LOGIC);
end ALD_13_60_02_1_ODD_EVEN_PARITY_MODES;

architecture behavioral of ALD_13_60_02_1_ODD_EVEN_PARITY_MODES is 

	signal OUT_4B_C: STD_LOGIC;
	signal OUT_3B_D: STD_LOGIC;
	signal OUT_4C_C: STD_LOGIC;
	signal OUT_4F_D: STD_LOGIC;
	signal OUT_3F_NoPin: STD_LOGIC;
	signal OUT_2F_D: STD_LOGIC;
	signal OUT_4G_C: STD_LOGIC;

begin

	OUT_4B_C <= NOT(PS_E_CYCLE AND PS_E_CH_SELECT_UNIT_U );
	OUT_3B_D <= NOT(OUT_4B_C AND OUT_4C_C );
	OUT_4C_C <= NOT(PS_F_CYCLE AND PS_F_CH_SELECT_UNIT_U );
	OUT_4F_D <= NOT(PS_E_CYCLE AND PS_E_CH_SELECT_ODD_PARITY_UNIT );
	OUT_3F_NoPin <= NOT(OUT_4F_D AND OUT_4G_C );
	OUT_2F_D <= NOT OUT_3F_NoPin;
	OUT_4G_C <= NOT(PS_F_CYCLE AND PS_F_CH_SELECT_ODD_PARITY_UNIT );

	PS_EVEN_PARITY_CYCLE <= OUT_3B_D;
	MS_ODD_PARITY_CYCLE <= OUT_2F_D;


end;
