library ieee;
use ieee.std_logic_1164.all;

entity maioria_tb is
end maioria_tb;

architecture arch of maioria_tb is
	signal A,B,C: std_logic;
	signal Y: std_logic;
	begin
		UUT: entity work.maioria port map (A=>A, B=>B, C=>C, Y=>Y);
		test: process
		begin
			A <= '0';
			B <= '0';
			C <= '0';
			wait for 100 ps;
			A <= '1';
			B <= '1';
			C <= '0';
			wait for 100 ps;
			A <= '0';
			B <= '1';
			C <= '1';
			wait for 100 ps;
			A <= '1';
			B <= '0';
			C <= '1';
			wait for 100 ps;
			A <= '1';
			B <= '0';
			C <= '0';
			wait for 100 ps;
			A <= '0';
			B <= '1';
			C <= '0';
			wait for 100 ps;
			A <= '0';
			B <= '0';
			C <= '1';
			wait for 100 ps;
		end process;
	end arch;
