# Concat Verilog Sources of Whole Chip

- `caravel_chip.0928.v`: Initial version
- `caravel_chip.0929.v`: remove the `initial` define of registers in module `mgmt_core` and `config_ctrl`
