open main
pred id45yKmhyZi98RQkJHo_prop6 {
	
	always some s : Signal | always s' != s
}
pred __repair { id45yKmhyZi98RQkJHo_prop6 }
check __repair { id45yKmhyZi98RQkJHo_prop6 <=> prop6o }