// Seed: 3712390112
module module_0 #(
    parameter id_7 = 32'd36
) (
    input wor id_0,
    input supply0 id_1,
    input wor id_2,
    input supply0 id_3,
    output tri1 id_4
);
  logic id_6;
  ;
  assign module_1.id_2 = 0;
  wire _id_7;
  wire [id_7 : -1] id_8;
endmodule
module module_0 (
    input tri0 id_0,
    output logic id_1,
    input supply0 id_2,
    input uwire module_1,
    output wire id_4
);
  always @(posedge id_2 or -1)
    if (1 + !1)
      if (1) id_1 <= id_0;
      else begin : LABEL_0
        release id_4;
        id_1 <= 1;
        disable id_6;
      end
    else id_1 <= 1 != id_2;
  parameter id_7 = 1;
  wire id_8;
  assign id_8 = id_2;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_2,
      id_0,
      id_4
  );
  wire id_9;
endmodule
