
UJIMotorsport.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009f70  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000050c  0800a100  0800a100  0001a100  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a60c  0800a60c  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800a60c  0800a60c  0001a60c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a614  0800a614  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a614  0800a614  0001a614  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a618  0800a618  0001a618  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800a61c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e4  2**0
                  CONTENTS
 10 .bss          0000424c  200001e4  200001e4  000201e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004430  20004430  000201e4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001f0c5  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003fea  00000000  00000000  0003f2d9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001710  00000000  00000000  000432c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001588  00000000  00000000  000449d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026b0f  00000000  00000000  00045f60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019bd6  00000000  00000000  0006ca6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e8b96  00000000  00000000  00086645  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0016f1db  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007534  00000000  00000000  0016f230  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a0e8 	.word	0x0800a0e8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	0800a0e8 	.word	0x0800a0e8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000c9c:	f000 b9a4 	b.w	8000fe8 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468c      	mov	ip, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	f040 8083 	bne.w	8000e3a <__udivmoddi4+0x116>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d947      	bls.n	8000dca <__udivmoddi4+0xa6>
 8000d3a:	fab2 f282 	clz	r2, r2
 8000d3e:	b142      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	f1c2 0020 	rsb	r0, r2, #32
 8000d44:	fa24 f000 	lsr.w	r0, r4, r0
 8000d48:	4091      	lsls	r1, r2
 8000d4a:	4097      	lsls	r7, r2
 8000d4c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d50:	4094      	lsls	r4, r2
 8000d52:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d56:	0c23      	lsrs	r3, r4, #16
 8000d58:	fbbc f6f8 	udiv	r6, ip, r8
 8000d5c:	fa1f fe87 	uxth.w	lr, r7
 8000d60:	fb08 c116 	mls	r1, r8, r6, ip
 8000d64:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d68:	fb06 f10e 	mul.w	r1, r6, lr
 8000d6c:	4299      	cmp	r1, r3
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x60>
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000d76:	f080 8119 	bcs.w	8000fac <__udivmoddi4+0x288>
 8000d7a:	4299      	cmp	r1, r3
 8000d7c:	f240 8116 	bls.w	8000fac <__udivmoddi4+0x288>
 8000d80:	3e02      	subs	r6, #2
 8000d82:	443b      	add	r3, r7
 8000d84:	1a5b      	subs	r3, r3, r1
 8000d86:	b2a4      	uxth	r4, r4
 8000d88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d8c:	fb08 3310 	mls	r3, r8, r0, r3
 8000d90:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d94:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d98:	45a6      	cmp	lr, r4
 8000d9a:	d909      	bls.n	8000db0 <__udivmoddi4+0x8c>
 8000d9c:	193c      	adds	r4, r7, r4
 8000d9e:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000da2:	f080 8105 	bcs.w	8000fb0 <__udivmoddi4+0x28c>
 8000da6:	45a6      	cmp	lr, r4
 8000da8:	f240 8102 	bls.w	8000fb0 <__udivmoddi4+0x28c>
 8000dac:	3802      	subs	r0, #2
 8000dae:	443c      	add	r4, r7
 8000db0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000db4:	eba4 040e 	sub.w	r4, r4, lr
 8000db8:	2600      	movs	r6, #0
 8000dba:	b11d      	cbz	r5, 8000dc4 <__udivmoddi4+0xa0>
 8000dbc:	40d4      	lsrs	r4, r2
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc4:	4631      	mov	r1, r6
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	b902      	cbnz	r2, 8000dce <__udivmoddi4+0xaa>
 8000dcc:	deff      	udf	#255	; 0xff
 8000dce:	fab2 f282 	clz	r2, r2
 8000dd2:	2a00      	cmp	r2, #0
 8000dd4:	d150      	bne.n	8000e78 <__udivmoddi4+0x154>
 8000dd6:	1bcb      	subs	r3, r1, r7
 8000dd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ddc:	fa1f f887 	uxth.w	r8, r7
 8000de0:	2601      	movs	r6, #1
 8000de2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000de6:	0c21      	lsrs	r1, r4, #16
 8000de8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df0:	fb08 f30c 	mul.w	r3, r8, ip
 8000df4:	428b      	cmp	r3, r1
 8000df6:	d907      	bls.n	8000e08 <__udivmoddi4+0xe4>
 8000df8:	1879      	adds	r1, r7, r1
 8000dfa:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000dfe:	d202      	bcs.n	8000e06 <__udivmoddi4+0xe2>
 8000e00:	428b      	cmp	r3, r1
 8000e02:	f200 80e9 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e06:	4684      	mov	ip, r0
 8000e08:	1ac9      	subs	r1, r1, r3
 8000e0a:	b2a3      	uxth	r3, r4
 8000e0c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e10:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e14:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e18:	fb08 f800 	mul.w	r8, r8, r0
 8000e1c:	45a0      	cmp	r8, r4
 8000e1e:	d907      	bls.n	8000e30 <__udivmoddi4+0x10c>
 8000e20:	193c      	adds	r4, r7, r4
 8000e22:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e26:	d202      	bcs.n	8000e2e <__udivmoddi4+0x10a>
 8000e28:	45a0      	cmp	r8, r4
 8000e2a:	f200 80d9 	bhi.w	8000fe0 <__udivmoddi4+0x2bc>
 8000e2e:	4618      	mov	r0, r3
 8000e30:	eba4 0408 	sub.w	r4, r4, r8
 8000e34:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e38:	e7bf      	b.n	8000dba <__udivmoddi4+0x96>
 8000e3a:	428b      	cmp	r3, r1
 8000e3c:	d909      	bls.n	8000e52 <__udivmoddi4+0x12e>
 8000e3e:	2d00      	cmp	r5, #0
 8000e40:	f000 80b1 	beq.w	8000fa6 <__udivmoddi4+0x282>
 8000e44:	2600      	movs	r6, #0
 8000e46:	e9c5 0100 	strd	r0, r1, [r5]
 8000e4a:	4630      	mov	r0, r6
 8000e4c:	4631      	mov	r1, r6
 8000e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e52:	fab3 f683 	clz	r6, r3
 8000e56:	2e00      	cmp	r6, #0
 8000e58:	d14a      	bne.n	8000ef0 <__udivmoddi4+0x1cc>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d302      	bcc.n	8000e64 <__udivmoddi4+0x140>
 8000e5e:	4282      	cmp	r2, r0
 8000e60:	f200 80b8 	bhi.w	8000fd4 <__udivmoddi4+0x2b0>
 8000e64:	1a84      	subs	r4, r0, r2
 8000e66:	eb61 0103 	sbc.w	r1, r1, r3
 8000e6a:	2001      	movs	r0, #1
 8000e6c:	468c      	mov	ip, r1
 8000e6e:	2d00      	cmp	r5, #0
 8000e70:	d0a8      	beq.n	8000dc4 <__udivmoddi4+0xa0>
 8000e72:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e76:	e7a5      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000e78:	f1c2 0320 	rsb	r3, r2, #32
 8000e7c:	fa20 f603 	lsr.w	r6, r0, r3
 8000e80:	4097      	lsls	r7, r2
 8000e82:	fa01 f002 	lsl.w	r0, r1, r2
 8000e86:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e8a:	40d9      	lsrs	r1, r3
 8000e8c:	4330      	orrs	r0, r6
 8000e8e:	0c03      	lsrs	r3, r0, #16
 8000e90:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e94:	fa1f f887 	uxth.w	r8, r7
 8000e98:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e9c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ea0:	fb06 f108 	mul.w	r1, r6, r8
 8000ea4:	4299      	cmp	r1, r3
 8000ea6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eaa:	d909      	bls.n	8000ec0 <__udivmoddi4+0x19c>
 8000eac:	18fb      	adds	r3, r7, r3
 8000eae:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
 8000eb2:	f080 808d 	bcs.w	8000fd0 <__udivmoddi4+0x2ac>
 8000eb6:	4299      	cmp	r1, r3
 8000eb8:	f240 808a 	bls.w	8000fd0 <__udivmoddi4+0x2ac>
 8000ebc:	3e02      	subs	r6, #2
 8000ebe:	443b      	add	r3, r7
 8000ec0:	1a5b      	subs	r3, r3, r1
 8000ec2:	b281      	uxth	r1, r0
 8000ec4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ec8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ecc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed0:	fb00 f308 	mul.w	r3, r0, r8
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	d907      	bls.n	8000ee8 <__udivmoddi4+0x1c4>
 8000ed8:	1879      	adds	r1, r7, r1
 8000eda:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8000ede:	d273      	bcs.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee0:	428b      	cmp	r3, r1
 8000ee2:	d971      	bls.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4439      	add	r1, r7
 8000ee8:	1acb      	subs	r3, r1, r3
 8000eea:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000eee:	e778      	b.n	8000de2 <__udivmoddi4+0xbe>
 8000ef0:	f1c6 0c20 	rsb	ip, r6, #32
 8000ef4:	fa03 f406 	lsl.w	r4, r3, r6
 8000ef8:	fa22 f30c 	lsr.w	r3, r2, ip
 8000efc:	431c      	orrs	r4, r3
 8000efe:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f02:	fa01 f306 	lsl.w	r3, r1, r6
 8000f06:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f0a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f0e:	431f      	orrs	r7, r3
 8000f10:	0c3b      	lsrs	r3, r7, #16
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fa1f f884 	uxth.w	r8, r4
 8000f1a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f1e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f22:	fb09 fa08 	mul.w	sl, r9, r8
 8000f26:	458a      	cmp	sl, r1
 8000f28:	fa02 f206 	lsl.w	r2, r2, r6
 8000f2c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f30:	d908      	bls.n	8000f44 <__udivmoddi4+0x220>
 8000f32:	1861      	adds	r1, r4, r1
 8000f34:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000f38:	d248      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3a:	458a      	cmp	sl, r1
 8000f3c:	d946      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f42:	4421      	add	r1, r4
 8000f44:	eba1 010a 	sub.w	r1, r1, sl
 8000f48:	b2bf      	uxth	r7, r7
 8000f4a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f4e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f52:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f56:	fb00 f808 	mul.w	r8, r0, r8
 8000f5a:	45b8      	cmp	r8, r7
 8000f5c:	d907      	bls.n	8000f6e <__udivmoddi4+0x24a>
 8000f5e:	19e7      	adds	r7, r4, r7
 8000f60:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000f64:	d22e      	bcs.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f66:	45b8      	cmp	r8, r7
 8000f68:	d92c      	bls.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f6a:	3802      	subs	r0, #2
 8000f6c:	4427      	add	r7, r4
 8000f6e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f72:	eba7 0708 	sub.w	r7, r7, r8
 8000f76:	fba0 8902 	umull	r8, r9, r0, r2
 8000f7a:	454f      	cmp	r7, r9
 8000f7c:	46c6      	mov	lr, r8
 8000f7e:	4649      	mov	r1, r9
 8000f80:	d31a      	bcc.n	8000fb8 <__udivmoddi4+0x294>
 8000f82:	d017      	beq.n	8000fb4 <__udivmoddi4+0x290>
 8000f84:	b15d      	cbz	r5, 8000f9e <__udivmoddi4+0x27a>
 8000f86:	ebb3 020e 	subs.w	r2, r3, lr
 8000f8a:	eb67 0701 	sbc.w	r7, r7, r1
 8000f8e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f92:	40f2      	lsrs	r2, r6
 8000f94:	ea4c 0202 	orr.w	r2, ip, r2
 8000f98:	40f7      	lsrs	r7, r6
 8000f9a:	e9c5 2700 	strd	r2, r7, [r5]
 8000f9e:	2600      	movs	r6, #0
 8000fa0:	4631      	mov	r1, r6
 8000fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fa6:	462e      	mov	r6, r5
 8000fa8:	4628      	mov	r0, r5
 8000faa:	e70b      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000fac:	4606      	mov	r6, r0
 8000fae:	e6e9      	b.n	8000d84 <__udivmoddi4+0x60>
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	e6fd      	b.n	8000db0 <__udivmoddi4+0x8c>
 8000fb4:	4543      	cmp	r3, r8
 8000fb6:	d2e5      	bcs.n	8000f84 <__udivmoddi4+0x260>
 8000fb8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fbc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fc0:	3801      	subs	r0, #1
 8000fc2:	e7df      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fc4:	4608      	mov	r0, r1
 8000fc6:	e7d2      	b.n	8000f6e <__udivmoddi4+0x24a>
 8000fc8:	4660      	mov	r0, ip
 8000fca:	e78d      	b.n	8000ee8 <__udivmoddi4+0x1c4>
 8000fcc:	4681      	mov	r9, r0
 8000fce:	e7b9      	b.n	8000f44 <__udivmoddi4+0x220>
 8000fd0:	4666      	mov	r6, ip
 8000fd2:	e775      	b.n	8000ec0 <__udivmoddi4+0x19c>
 8000fd4:	4630      	mov	r0, r6
 8000fd6:	e74a      	b.n	8000e6e <__udivmoddi4+0x14a>
 8000fd8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fdc:	4439      	add	r1, r7
 8000fde:	e713      	b.n	8000e08 <__udivmoddi4+0xe4>
 8000fe0:	3802      	subs	r0, #2
 8000fe2:	443c      	add	r4, r7
 8000fe4:	e724      	b.n	8000e30 <__udivmoddi4+0x10c>
 8000fe6:	bf00      	nop

08000fe8 <__aeabi_idiv0>:
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop

08000fec <BlinkTask>:
// variables from main.c, for calling HAL functions and so on.
extern DAC_HandleTypeDef hdac;


// Blink task
void BlinkTask(void * pvParams) {
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b082      	sub	sp, #8
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]

  for (;;) {
	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 8000ff4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ff8:	480b      	ldr	r0, [pc, #44]	; (8001028 <BlinkTask+0x3c>)
 8000ffa:	f001 ff32 	bl	8002e62 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_14);
 8000ffe:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001002:	4809      	ldr	r0, [pc, #36]	; (8001028 <BlinkTask+0x3c>)
 8001004:	f001 ff2d 	bl	8002e62 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_13);
 8001008:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800100c:	4806      	ldr	r0, [pc, #24]	; (8001028 <BlinkTask+0x3c>)
 800100e:	f001 ff28 	bl	8002e62 <HAL_GPIO_TogglePin>
	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_12);
 8001012:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001016:	4804      	ldr	r0, [pc, #16]	; (8001028 <BlinkTask+0x3c>)
 8001018:	f001 ff23 	bl	8002e62 <HAL_GPIO_TogglePin>

    vTaskDelay(500);
 800101c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001020:	f003 fc0a 	bl	8004838 <vTaskDelay>
	HAL_GPIO_TogglePin(GPIOD, GPIO_PIN_15);
 8001024:	e7e6      	b.n	8000ff4 <BlinkTask+0x8>
 8001026:	bf00      	nop
 8001028:	40020c00 	.word	0x40020c00

0800102c <SecondMain>:
  }
}


int SecondMain(void){
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af02      	add	r7, sp, #8

	initializeLEDS(&hdac);
 8001032:	4808      	ldr	r0, [pc, #32]	; (8001054 <SecondMain+0x28>)
 8001034:	f000 f814 	bl	8001060 <initializeLEDS>

	// start blink task
	xTaskCreate(BlinkTask, "Blinking", 150, NULL, 1, NULL);
 8001038:	2300      	movs	r3, #0
 800103a:	9301      	str	r3, [sp, #4]
 800103c:	2301      	movs	r3, #1
 800103e:	9300      	str	r3, [sp, #0]
 8001040:	2300      	movs	r3, #0
 8001042:	2296      	movs	r2, #150	; 0x96
 8001044:	4904      	ldr	r1, [pc, #16]	; (8001058 <SecondMain+0x2c>)
 8001046:	4805      	ldr	r0, [pc, #20]	; (800105c <SecondMain+0x30>)
 8001048:	f003 faa8 	bl	800459c <xTaskCreate>

	// start scheduler, this won't return unless there is an error
	vTaskStartScheduler();
 800104c:	f003 fc28 	bl	80048a0 <vTaskStartScheduler>


	// endless loop so we never return to that hell of main
	for(;;);
 8001050:	e7fe      	b.n	8001050 <SecondMain+0x24>
 8001052:	bf00      	nop
 8001054:	20004308 	.word	0x20004308
 8001058:	0800a100 	.word	0x0800a100
 800105c:	08000fed 	.word	0x08000fed

08001060 <initializeLEDS>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */

void initializeLEDS(DAC_HandleTypeDef *hdac){
 8001060:	b580      	push	{r7, lr}
 8001062:	b082      	sub	sp, #8
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
	// disable audio dac
	HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_RESET);
 8001068:	2200      	movs	r2, #0
 800106a:	2110      	movs	r1, #16
 800106c:	4808      	ldr	r0, [pc, #32]	; (8001090 <initializeLEDS+0x30>)
 800106e:	f001 fedf 	bl	8002e30 <HAL_GPIO_WritePin>


	// initialize steering wheel leds output
	HAL_DAC_Start(hdac, LED_DAC);
 8001072:	2100      	movs	r1, #0
 8001074:	6878      	ldr	r0, [r7, #4]
 8001076:	f001 fc79 	bl	800296c <HAL_DAC_Start>
	HAL_DAC_SetValue(hdac, LED_DAC,DAC_ALIGN_12B_R,0);
 800107a:	2300      	movs	r3, #0
 800107c:	2200      	movs	r2, #0
 800107e:	2100      	movs	r1, #0
 8001080:	6878      	ldr	r0, [r7, #4]
 8001082:	f001 fcc5 	bl	8002a10 <HAL_DAC_SetValue>
}
 8001086:	bf00      	nop
 8001088:	3708      	adds	r7, #8
 800108a:	46bd      	mov	sp, r7
 800108c:	bd80      	pop	{r7, pc}
 800108e:	bf00      	nop
 8001090:	40020c00 	.word	0x40020c00

08001094 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001094:	b480      	push	{r7}
 8001096:	b085      	sub	sp, #20
 8001098:	af00      	add	r7, sp, #0
 800109a:	60f8      	str	r0, [r7, #12]
 800109c:	60b9      	str	r1, [r7, #8]
 800109e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80010a0:	68fb      	ldr	r3, [r7, #12]
 80010a2:	4a07      	ldr	r2, [pc, #28]	; (80010c0 <vApplicationGetIdleTaskMemory+0x2c>)
 80010a4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80010a6:	68bb      	ldr	r3, [r7, #8]
 80010a8:	4a06      	ldr	r2, [pc, #24]	; (80010c4 <vApplicationGetIdleTaskMemory+0x30>)
 80010aa:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	2280      	movs	r2, #128	; 0x80
 80010b0:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80010b2:	bf00      	nop
 80010b4:	3714      	adds	r7, #20
 80010b6:	46bd      	mov	sp, r7
 80010b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010bc:	4770      	bx	lr
 80010be:	bf00      	nop
 80010c0:	20000200 	.word	0x20000200
 80010c4:	200002b4 	.word	0x200002b4

080010c8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010c8:	b5b0      	push	{r4, r5, r7, lr}
 80010ca:	b088      	sub	sp, #32
 80010cc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010ce:	f000 ffa9 	bl	8002024 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010d2:	f000 f82b 	bl	800112c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010d6:	f000 fa03 	bl	80014e0 <MX_GPIO_Init>
  MX_SPI1_Init();
 80010da:	f000 f941 	bl	8001360 <MX_SPI1_Init>
  MX_DAC_Init();
 80010de:	f000 f915 	bl	800130c <MX_DAC_Init>
  MX_ADC1_Init();
 80010e2:	f000 f88d 	bl	8001200 <MX_ADC1_Init>
  MX_CAN1_Init();
 80010e6:	f000 f8dd 	bl	80012a4 <MX_CAN1_Init>
  MX_SPI2_Init();
 80010ea:	f000 f96f 	bl	80013cc <MX_SPI2_Init>
  MX_USART3_UART_Init();
 80010ee:	f000 f9a3 	bl	8001438 <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 80010f2:	f000 f9cb 	bl	800148c <MX_USART6_UART_Init>
  /* USER CODE BEGIN 2 */
  SecondMain();
 80010f6:	f7ff ff99 	bl	800102c <SecondMain>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80010fa:	4b0a      	ldr	r3, [pc, #40]	; (8001124 <main+0x5c>)
 80010fc:	1d3c      	adds	r4, r7, #4
 80010fe:	461d      	mov	r5, r3
 8001100:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001102:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001104:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001108:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 800110c:	1d3b      	adds	r3, r7, #4
 800110e:	2100      	movs	r1, #0
 8001110:	4618      	mov	r0, r3
 8001112:	f003 f8d2 	bl	80042ba <osThreadCreate>
 8001116:	4603      	mov	r3, r0
 8001118:	4a03      	ldr	r2, [pc, #12]	; (8001128 <main+0x60>)
 800111a:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 800111c:	f003 f8c6 	bl	80042ac <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001120:	e7fe      	b.n	8001120 <main+0x58>
 8001122:	bf00      	nop
 8001124:	0800a118 	.word	0x0800a118
 8001128:	20004220 	.word	0x20004220

0800112c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b094      	sub	sp, #80	; 0x50
 8001130:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001132:	f107 0320 	add.w	r3, r7, #32
 8001136:	2230      	movs	r2, #48	; 0x30
 8001138:	2100      	movs	r1, #0
 800113a:	4618      	mov	r0, r3
 800113c:	f004 fc4c 	bl	80059d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001140:	f107 030c 	add.w	r3, r7, #12
 8001144:	2200      	movs	r2, #0
 8001146:	601a      	str	r2, [r3, #0]
 8001148:	605a      	str	r2, [r3, #4]
 800114a:	609a      	str	r2, [r3, #8]
 800114c:	60da      	str	r2, [r3, #12]
 800114e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001150:	2300      	movs	r3, #0
 8001152:	60bb      	str	r3, [r7, #8]
 8001154:	4b28      	ldr	r3, [pc, #160]	; (80011f8 <SystemClock_Config+0xcc>)
 8001156:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001158:	4a27      	ldr	r2, [pc, #156]	; (80011f8 <SystemClock_Config+0xcc>)
 800115a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800115e:	6413      	str	r3, [r2, #64]	; 0x40
 8001160:	4b25      	ldr	r3, [pc, #148]	; (80011f8 <SystemClock_Config+0xcc>)
 8001162:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001164:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001168:	60bb      	str	r3, [r7, #8]
 800116a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800116c:	2300      	movs	r3, #0
 800116e:	607b      	str	r3, [r7, #4]
 8001170:	4b22      	ldr	r3, [pc, #136]	; (80011fc <SystemClock_Config+0xd0>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	4a21      	ldr	r2, [pc, #132]	; (80011fc <SystemClock_Config+0xd0>)
 8001176:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800117a:	6013      	str	r3, [r2, #0]
 800117c:	4b1f      	ldr	r3, [pc, #124]	; (80011fc <SystemClock_Config+0xd0>)
 800117e:	681b      	ldr	r3, [r3, #0]
 8001180:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001184:	607b      	str	r3, [r7, #4]
 8001186:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001188:	2301      	movs	r3, #1
 800118a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800118c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001190:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001192:	2302      	movs	r3, #2
 8001194:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001196:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800119a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800119c:	2308      	movs	r3, #8
 800119e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80011a0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80011a4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011a6:	2302      	movs	r3, #2
 80011a8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80011aa:	2307      	movs	r3, #7
 80011ac:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011ae:	f107 0320 	add.w	r3, r7, #32
 80011b2:	4618      	mov	r0, r3
 80011b4:	f001 fe70 	bl	8002e98 <HAL_RCC_OscConfig>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d001      	beq.n	80011c2 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80011be:	f000 fac5 	bl	800174c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011c2:	230f      	movs	r3, #15
 80011c4:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011c6:	2302      	movs	r3, #2
 80011c8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011ca:	2300      	movs	r3, #0
 80011cc:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80011ce:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80011d2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80011d4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80011d8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80011da:	f107 030c 	add.w	r3, r7, #12
 80011de:	2105      	movs	r1, #5
 80011e0:	4618      	mov	r0, r3
 80011e2:	f002 f8d1 	bl	8003388 <HAL_RCC_ClockConfig>
 80011e6:	4603      	mov	r3, r0
 80011e8:	2b00      	cmp	r3, #0
 80011ea:	d001      	beq.n	80011f0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80011ec:	f000 faae 	bl	800174c <Error_Handler>
  }
}
 80011f0:	bf00      	nop
 80011f2:	3750      	adds	r7, #80	; 0x50
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	40023800 	.word	0x40023800
 80011fc:	40007000 	.word	0x40007000

08001200 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	b084      	sub	sp, #16
 8001204:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001206:	463b      	mov	r3, r7
 8001208:	2200      	movs	r2, #0
 800120a:	601a      	str	r2, [r3, #0]
 800120c:	605a      	str	r2, [r3, #4]
 800120e:	609a      	str	r2, [r3, #8]
 8001210:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001212:	4b21      	ldr	r3, [pc, #132]	; (8001298 <MX_ADC1_Init+0x98>)
 8001214:	4a21      	ldr	r2, [pc, #132]	; (800129c <MX_ADC1_Init+0x9c>)
 8001216:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001218:	4b1f      	ldr	r3, [pc, #124]	; (8001298 <MX_ADC1_Init+0x98>)
 800121a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800121e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001220:	4b1d      	ldr	r3, [pc, #116]	; (8001298 <MX_ADC1_Init+0x98>)
 8001222:	2200      	movs	r2, #0
 8001224:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001226:	4b1c      	ldr	r3, [pc, #112]	; (8001298 <MX_ADC1_Init+0x98>)
 8001228:	2200      	movs	r2, #0
 800122a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800122c:	4b1a      	ldr	r3, [pc, #104]	; (8001298 <MX_ADC1_Init+0x98>)
 800122e:	2200      	movs	r2, #0
 8001230:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001232:	4b19      	ldr	r3, [pc, #100]	; (8001298 <MX_ADC1_Init+0x98>)
 8001234:	2200      	movs	r2, #0
 8001236:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800123a:	4b17      	ldr	r3, [pc, #92]	; (8001298 <MX_ADC1_Init+0x98>)
 800123c:	2200      	movs	r2, #0
 800123e:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001240:	4b15      	ldr	r3, [pc, #84]	; (8001298 <MX_ADC1_Init+0x98>)
 8001242:	4a17      	ldr	r2, [pc, #92]	; (80012a0 <MX_ADC1_Init+0xa0>)
 8001244:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001246:	4b14      	ldr	r3, [pc, #80]	; (8001298 <MX_ADC1_Init+0x98>)
 8001248:	2200      	movs	r2, #0
 800124a:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800124c:	4b12      	ldr	r3, [pc, #72]	; (8001298 <MX_ADC1_Init+0x98>)
 800124e:	2201      	movs	r2, #1
 8001250:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001252:	4b11      	ldr	r3, [pc, #68]	; (8001298 <MX_ADC1_Init+0x98>)
 8001254:	2200      	movs	r2, #0
 8001256:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800125a:	4b0f      	ldr	r3, [pc, #60]	; (8001298 <MX_ADC1_Init+0x98>)
 800125c:	2201      	movs	r2, #1
 800125e:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001260:	480d      	ldr	r0, [pc, #52]	; (8001298 <MX_ADC1_Init+0x98>)
 8001262:	f000 ff21 	bl	80020a8 <HAL_ADC_Init>
 8001266:	4603      	mov	r3, r0
 8001268:	2b00      	cmp	r3, #0
 800126a:	d001      	beq.n	8001270 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 800126c:	f000 fa6e 	bl	800174c <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001270:	2301      	movs	r3, #1
 8001272:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001274:	2301      	movs	r3, #1
 8001276:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001278:	2300      	movs	r3, #0
 800127a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800127c:	463b      	mov	r3, r7
 800127e:	4619      	mov	r1, r3
 8001280:	4805      	ldr	r0, [pc, #20]	; (8001298 <MX_ADC1_Init+0x98>)
 8001282:	f000 ff55 	bl	8002130 <HAL_ADC_ConfigChannel>
 8001286:	4603      	mov	r3, r0
 8001288:	2b00      	cmp	r3, #0
 800128a:	d001      	beq.n	8001290 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 800128c:	f000 fa5e 	bl	800174c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001290:	bf00      	nop
 8001292:	3710      	adds	r7, #16
 8001294:	46bd      	mov	sp, r7
 8001296:	bd80      	pop	{r7, pc}
 8001298:	200042c0 	.word	0x200042c0
 800129c:	40012000 	.word	0x40012000
 80012a0:	0f000001 	.word	0x0f000001

080012a4 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 80012a4:	b580      	push	{r7, lr}
 80012a6:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80012a8:	4b16      	ldr	r3, [pc, #88]	; (8001304 <MX_CAN1_Init+0x60>)
 80012aa:	4a17      	ldr	r2, [pc, #92]	; (8001308 <MX_CAN1_Init+0x64>)
 80012ac:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 16;
 80012ae:	4b15      	ldr	r3, [pc, #84]	; (8001304 <MX_CAN1_Init+0x60>)
 80012b0:	2210      	movs	r2, #16
 80012b2:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 80012b4:	4b13      	ldr	r3, [pc, #76]	; (8001304 <MX_CAN1_Init+0x60>)
 80012b6:	2200      	movs	r2, #0
 80012b8:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80012ba:	4b12      	ldr	r3, [pc, #72]	; (8001304 <MX_CAN1_Init+0x60>)
 80012bc:	2200      	movs	r2, #0
 80012be:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_1TQ;
 80012c0:	4b10      	ldr	r3, [pc, #64]	; (8001304 <MX_CAN1_Init+0x60>)
 80012c2:	2200      	movs	r2, #0
 80012c4:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_1TQ;
 80012c6:	4b0f      	ldr	r3, [pc, #60]	; (8001304 <MX_CAN1_Init+0x60>)
 80012c8:	2200      	movs	r2, #0
 80012ca:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80012cc:	4b0d      	ldr	r3, [pc, #52]	; (8001304 <MX_CAN1_Init+0x60>)
 80012ce:	2200      	movs	r2, #0
 80012d0:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80012d2:	4b0c      	ldr	r3, [pc, #48]	; (8001304 <MX_CAN1_Init+0x60>)
 80012d4:	2200      	movs	r2, #0
 80012d6:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80012d8:	4b0a      	ldr	r3, [pc, #40]	; (8001304 <MX_CAN1_Init+0x60>)
 80012da:	2200      	movs	r2, #0
 80012dc:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 80012de:	4b09      	ldr	r3, [pc, #36]	; (8001304 <MX_CAN1_Init+0x60>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 80012e4:	4b07      	ldr	r3, [pc, #28]	; (8001304 <MX_CAN1_Init+0x60>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 80012ea:	4b06      	ldr	r3, [pc, #24]	; (8001304 <MX_CAN1_Init+0x60>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 80012f0:	4804      	ldr	r0, [pc, #16]	; (8001304 <MX_CAN1_Init+0x60>)
 80012f2:	f001 f93b 	bl	800256c <HAL_CAN_Init>
 80012f6:	4603      	mov	r3, r0
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d001      	beq.n	8001300 <MX_CAN1_Init+0x5c>
  {
    Error_Handler();
 80012fc:	f000 fa26 	bl	800174c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001300:	bf00      	nop
 8001302:	bd80      	pop	{r7, pc}
 8001304:	200043b8 	.word	0x200043b8
 8001308:	40006400 	.word	0x40006400

0800130c <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001312:	463b      	mov	r3, r7
 8001314:	2200      	movs	r2, #0
 8001316:	601a      	str	r2, [r3, #0]
 8001318:	605a      	str	r2, [r3, #4]
  /* USER CODE BEGIN DAC_Init 1 */

  /* USER CODE END DAC_Init 1 */
  /** DAC Initialization
  */
  hdac.Instance = DAC;
 800131a:	4b0f      	ldr	r3, [pc, #60]	; (8001358 <MX_DAC_Init+0x4c>)
 800131c:	4a0f      	ldr	r2, [pc, #60]	; (800135c <MX_DAC_Init+0x50>)
 800131e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8001320:	480d      	ldr	r0, [pc, #52]	; (8001358 <MX_DAC_Init+0x4c>)
 8001322:	f001 fb01 	bl	8002928 <HAL_DAC_Init>
 8001326:	4603      	mov	r3, r0
 8001328:	2b00      	cmp	r3, #0
 800132a:	d001      	beq.n	8001330 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 800132c:	f000 fa0e 	bl	800174c <Error_Handler>
  }
  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001330:	2300      	movs	r3, #0
 8001332:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001334:	2300      	movs	r3, #0
 8001336:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001338:	463b      	mov	r3, r7
 800133a:	2200      	movs	r2, #0
 800133c:	4619      	mov	r1, r3
 800133e:	4806      	ldr	r0, [pc, #24]	; (8001358 <MX_DAC_Init+0x4c>)
 8001340:	f001 fb8b 	bl	8002a5a <HAL_DAC_ConfigChannel>
 8001344:	4603      	mov	r3, r0
 8001346:	2b00      	cmp	r3, #0
 8001348:	d001      	beq.n	800134e <MX_DAC_Init+0x42>
  {
    Error_Handler();
 800134a:	f000 f9ff 	bl	800174c <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 800134e:	bf00      	nop
 8001350:	3708      	adds	r7, #8
 8001352:	46bd      	mov	sp, r7
 8001354:	bd80      	pop	{r7, pc}
 8001356:	bf00      	nop
 8001358:	20004308 	.word	0x20004308
 800135c:	40007400 	.word	0x40007400

08001360 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001364:	4b17      	ldr	r3, [pc, #92]	; (80013c4 <MX_SPI1_Init+0x64>)
 8001366:	4a18      	ldr	r2, [pc, #96]	; (80013c8 <MX_SPI1_Init+0x68>)
 8001368:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800136a:	4b16      	ldr	r3, [pc, #88]	; (80013c4 <MX_SPI1_Init+0x64>)
 800136c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001370:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001372:	4b14      	ldr	r3, [pc, #80]	; (80013c4 <MX_SPI1_Init+0x64>)
 8001374:	2200      	movs	r2, #0
 8001376:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001378:	4b12      	ldr	r3, [pc, #72]	; (80013c4 <MX_SPI1_Init+0x64>)
 800137a:	2200      	movs	r2, #0
 800137c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800137e:	4b11      	ldr	r3, [pc, #68]	; (80013c4 <MX_SPI1_Init+0x64>)
 8001380:	2200      	movs	r2, #0
 8001382:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001384:	4b0f      	ldr	r3, [pc, #60]	; (80013c4 <MX_SPI1_Init+0x64>)
 8001386:	2200      	movs	r2, #0
 8001388:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800138a:	4b0e      	ldr	r3, [pc, #56]	; (80013c4 <MX_SPI1_Init+0x64>)
 800138c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001390:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001392:	4b0c      	ldr	r3, [pc, #48]	; (80013c4 <MX_SPI1_Init+0x64>)
 8001394:	2200      	movs	r2, #0
 8001396:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001398:	4b0a      	ldr	r3, [pc, #40]	; (80013c4 <MX_SPI1_Init+0x64>)
 800139a:	2200      	movs	r2, #0
 800139c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800139e:	4b09      	ldr	r3, [pc, #36]	; (80013c4 <MX_SPI1_Init+0x64>)
 80013a0:	2200      	movs	r2, #0
 80013a2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80013a4:	4b07      	ldr	r3, [pc, #28]	; (80013c4 <MX_SPI1_Init+0x64>)
 80013a6:	2200      	movs	r2, #0
 80013a8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80013aa:	4b06      	ldr	r3, [pc, #24]	; (80013c4 <MX_SPI1_Init+0x64>)
 80013ac:	220a      	movs	r2, #10
 80013ae:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80013b0:	4804      	ldr	r0, [pc, #16]	; (80013c4 <MX_SPI1_Init+0x64>)
 80013b2:	f002 fa17 	bl	80037e4 <HAL_SPI_Init>
 80013b6:	4603      	mov	r3, r0
 80013b8:	2b00      	cmp	r3, #0
 80013ba:	d001      	beq.n	80013c0 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80013bc:	f000 f9c6 	bl	800174c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80013c0:	bf00      	nop
 80013c2:	bd80      	pop	{r7, pc}
 80013c4:	20004360 	.word	0x20004360
 80013c8:	40013000 	.word	0x40013000

080013cc <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80013d0:	4b17      	ldr	r3, [pc, #92]	; (8001430 <MX_SPI2_Init+0x64>)
 80013d2:	4a18      	ldr	r2, [pc, #96]	; (8001434 <MX_SPI2_Init+0x68>)
 80013d4:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80013d6:	4b16      	ldr	r3, [pc, #88]	; (8001430 <MX_SPI2_Init+0x64>)
 80013d8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80013dc:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80013de:	4b14      	ldr	r3, [pc, #80]	; (8001430 <MX_SPI2_Init+0x64>)
 80013e0:	2200      	movs	r2, #0
 80013e2:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 80013e4:	4b12      	ldr	r3, [pc, #72]	; (8001430 <MX_SPI2_Init+0x64>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80013ea:	4b11      	ldr	r3, [pc, #68]	; (8001430 <MX_SPI2_Init+0x64>)
 80013ec:	2200      	movs	r2, #0
 80013ee:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80013f0:	4b0f      	ldr	r3, [pc, #60]	; (8001430 <MX_SPI2_Init+0x64>)
 80013f2:	2200      	movs	r2, #0
 80013f4:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80013f6:	4b0e      	ldr	r3, [pc, #56]	; (8001430 <MX_SPI2_Init+0x64>)
 80013f8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80013fc:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80013fe:	4b0c      	ldr	r3, [pc, #48]	; (8001430 <MX_SPI2_Init+0x64>)
 8001400:	2200      	movs	r2, #0
 8001402:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001404:	4b0a      	ldr	r3, [pc, #40]	; (8001430 <MX_SPI2_Init+0x64>)
 8001406:	2200      	movs	r2, #0
 8001408:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800140a:	4b09      	ldr	r3, [pc, #36]	; (8001430 <MX_SPI2_Init+0x64>)
 800140c:	2200      	movs	r2, #0
 800140e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001410:	4b07      	ldr	r3, [pc, #28]	; (8001430 <MX_SPI2_Init+0x64>)
 8001412:	2200      	movs	r2, #0
 8001414:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001416:	4b06      	ldr	r3, [pc, #24]	; (8001430 <MX_SPI2_Init+0x64>)
 8001418:	220a      	movs	r2, #10
 800141a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 800141c:	4804      	ldr	r0, [pc, #16]	; (8001430 <MX_SPI2_Init+0x64>)
 800141e:	f002 f9e1 	bl	80037e4 <HAL_SPI_Init>
 8001422:	4603      	mov	r3, r0
 8001424:	2b00      	cmp	r3, #0
 8001426:	d001      	beq.n	800142c <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001428:	f000 f990 	bl	800174c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 800142c:	bf00      	nop
 800142e:	bd80      	pop	{r7, pc}
 8001430:	20004224 	.word	0x20004224
 8001434:	40003800 	.word	0x40003800

08001438 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800143c:	4b11      	ldr	r3, [pc, #68]	; (8001484 <MX_USART3_UART_Init+0x4c>)
 800143e:	4a12      	ldr	r2, [pc, #72]	; (8001488 <MX_USART3_UART_Init+0x50>)
 8001440:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001442:	4b10      	ldr	r3, [pc, #64]	; (8001484 <MX_USART3_UART_Init+0x4c>)
 8001444:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001448:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800144a:	4b0e      	ldr	r3, [pc, #56]	; (8001484 <MX_USART3_UART_Init+0x4c>)
 800144c:	2200      	movs	r2, #0
 800144e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001450:	4b0c      	ldr	r3, [pc, #48]	; (8001484 <MX_USART3_UART_Init+0x4c>)
 8001452:	2200      	movs	r2, #0
 8001454:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001456:	4b0b      	ldr	r3, [pc, #44]	; (8001484 <MX_USART3_UART_Init+0x4c>)
 8001458:	2200      	movs	r2, #0
 800145a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800145c:	4b09      	ldr	r3, [pc, #36]	; (8001484 <MX_USART3_UART_Init+0x4c>)
 800145e:	220c      	movs	r2, #12
 8001460:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001462:	4b08      	ldr	r3, [pc, #32]	; (8001484 <MX_USART3_UART_Init+0x4c>)
 8001464:	2200      	movs	r2, #0
 8001466:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001468:	4b06      	ldr	r3, [pc, #24]	; (8001484 <MX_USART3_UART_Init+0x4c>)
 800146a:	2200      	movs	r2, #0
 800146c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800146e:	4805      	ldr	r0, [pc, #20]	; (8001484 <MX_USART3_UART_Init+0x4c>)
 8001470:	f002 fcee 	bl	8003e50 <HAL_UART_Init>
 8001474:	4603      	mov	r3, r0
 8001476:	2b00      	cmp	r3, #0
 8001478:	d001      	beq.n	800147e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800147a:	f000 f967 	bl	800174c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800147e:	bf00      	nop
 8001480:	bd80      	pop	{r7, pc}
 8001482:	bf00      	nop
 8001484:	2000427c 	.word	0x2000427c
 8001488:	40004800 	.word	0x40004800

0800148c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 800148c:	b580      	push	{r7, lr}
 800148e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001490:	4b11      	ldr	r3, [pc, #68]	; (80014d8 <MX_USART6_UART_Init+0x4c>)
 8001492:	4a12      	ldr	r2, [pc, #72]	; (80014dc <MX_USART6_UART_Init+0x50>)
 8001494:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001496:	4b10      	ldr	r3, [pc, #64]	; (80014d8 <MX_USART6_UART_Init+0x4c>)
 8001498:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800149c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800149e:	4b0e      	ldr	r3, [pc, #56]	; (80014d8 <MX_USART6_UART_Init+0x4c>)
 80014a0:	2200      	movs	r2, #0
 80014a2:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 80014a4:	4b0c      	ldr	r3, [pc, #48]	; (80014d8 <MX_USART6_UART_Init+0x4c>)
 80014a6:	2200      	movs	r2, #0
 80014a8:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 80014aa:	4b0b      	ldr	r3, [pc, #44]	; (80014d8 <MX_USART6_UART_Init+0x4c>)
 80014ac:	2200      	movs	r2, #0
 80014ae:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 80014b0:	4b09      	ldr	r3, [pc, #36]	; (80014d8 <MX_USART6_UART_Init+0x4c>)
 80014b2:	220c      	movs	r2, #12
 80014b4:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80014b6:	4b08      	ldr	r3, [pc, #32]	; (80014d8 <MX_USART6_UART_Init+0x4c>)
 80014b8:	2200      	movs	r2, #0
 80014ba:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 80014bc:	4b06      	ldr	r3, [pc, #24]	; (80014d8 <MX_USART6_UART_Init+0x4c>)
 80014be:	2200      	movs	r2, #0
 80014c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 80014c2:	4805      	ldr	r0, [pc, #20]	; (80014d8 <MX_USART6_UART_Init+0x4c>)
 80014c4:	f002 fcc4 	bl	8003e50 <HAL_UART_Init>
 80014c8:	4603      	mov	r3, r0
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d001      	beq.n	80014d2 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 80014ce:	f000 f93d 	bl	800174c <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80014d2:	bf00      	nop
 80014d4:	bd80      	pop	{r7, pc}
 80014d6:	bf00      	nop
 80014d8:	2000431c 	.word	0x2000431c
 80014dc:	40011400 	.word	0x40011400

080014e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b08c      	sub	sp, #48	; 0x30
 80014e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014e6:	f107 031c 	add.w	r3, r7, #28
 80014ea:	2200      	movs	r2, #0
 80014ec:	601a      	str	r2, [r3, #0]
 80014ee:	605a      	str	r2, [r3, #4]
 80014f0:	609a      	str	r2, [r3, #8]
 80014f2:	60da      	str	r2, [r3, #12]
 80014f4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80014f6:	2300      	movs	r3, #0
 80014f8:	61bb      	str	r3, [r7, #24]
 80014fa:	4b81      	ldr	r3, [pc, #516]	; (8001700 <MX_GPIO_Init+0x220>)
 80014fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80014fe:	4a80      	ldr	r2, [pc, #512]	; (8001700 <MX_GPIO_Init+0x220>)
 8001500:	f043 0310 	orr.w	r3, r3, #16
 8001504:	6313      	str	r3, [r2, #48]	; 0x30
 8001506:	4b7e      	ldr	r3, [pc, #504]	; (8001700 <MX_GPIO_Init+0x220>)
 8001508:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800150a:	f003 0310 	and.w	r3, r3, #16
 800150e:	61bb      	str	r3, [r7, #24]
 8001510:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001512:	2300      	movs	r3, #0
 8001514:	617b      	str	r3, [r7, #20]
 8001516:	4b7a      	ldr	r3, [pc, #488]	; (8001700 <MX_GPIO_Init+0x220>)
 8001518:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800151a:	4a79      	ldr	r2, [pc, #484]	; (8001700 <MX_GPIO_Init+0x220>)
 800151c:	f043 0304 	orr.w	r3, r3, #4
 8001520:	6313      	str	r3, [r2, #48]	; 0x30
 8001522:	4b77      	ldr	r3, [pc, #476]	; (8001700 <MX_GPIO_Init+0x220>)
 8001524:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001526:	f003 0304 	and.w	r3, r3, #4
 800152a:	617b      	str	r3, [r7, #20]
 800152c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800152e:	2300      	movs	r3, #0
 8001530:	613b      	str	r3, [r7, #16]
 8001532:	4b73      	ldr	r3, [pc, #460]	; (8001700 <MX_GPIO_Init+0x220>)
 8001534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001536:	4a72      	ldr	r2, [pc, #456]	; (8001700 <MX_GPIO_Init+0x220>)
 8001538:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800153c:	6313      	str	r3, [r2, #48]	; 0x30
 800153e:	4b70      	ldr	r3, [pc, #448]	; (8001700 <MX_GPIO_Init+0x220>)
 8001540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001542:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001546:	613b      	str	r3, [r7, #16]
 8001548:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800154a:	2300      	movs	r3, #0
 800154c:	60fb      	str	r3, [r7, #12]
 800154e:	4b6c      	ldr	r3, [pc, #432]	; (8001700 <MX_GPIO_Init+0x220>)
 8001550:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001552:	4a6b      	ldr	r2, [pc, #428]	; (8001700 <MX_GPIO_Init+0x220>)
 8001554:	f043 0301 	orr.w	r3, r3, #1
 8001558:	6313      	str	r3, [r2, #48]	; 0x30
 800155a:	4b69      	ldr	r3, [pc, #420]	; (8001700 <MX_GPIO_Init+0x220>)
 800155c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800155e:	f003 0301 	and.w	r3, r3, #1
 8001562:	60fb      	str	r3, [r7, #12]
 8001564:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001566:	2300      	movs	r3, #0
 8001568:	60bb      	str	r3, [r7, #8]
 800156a:	4b65      	ldr	r3, [pc, #404]	; (8001700 <MX_GPIO_Init+0x220>)
 800156c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800156e:	4a64      	ldr	r2, [pc, #400]	; (8001700 <MX_GPIO_Init+0x220>)
 8001570:	f043 0302 	orr.w	r3, r3, #2
 8001574:	6313      	str	r3, [r2, #48]	; 0x30
 8001576:	4b62      	ldr	r3, [pc, #392]	; (8001700 <MX_GPIO_Init+0x220>)
 8001578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800157a:	f003 0302 	and.w	r3, r3, #2
 800157e:	60bb      	str	r3, [r7, #8]
 8001580:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001582:	2300      	movs	r3, #0
 8001584:	607b      	str	r3, [r7, #4]
 8001586:	4b5e      	ldr	r3, [pc, #376]	; (8001700 <MX_GPIO_Init+0x220>)
 8001588:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800158a:	4a5d      	ldr	r2, [pc, #372]	; (8001700 <MX_GPIO_Init+0x220>)
 800158c:	f043 0308 	orr.w	r3, r3, #8
 8001590:	6313      	str	r3, [r2, #48]	; 0x30
 8001592:	4b5b      	ldr	r3, [pc, #364]	; (8001700 <MX_GPIO_Init+0x220>)
 8001594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001596:	f003 0308 	and.w	r3, r3, #8
 800159a:	607b      	str	r3, [r7, #4]
 800159c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_3, GPIO_PIN_RESET);
 800159e:	2200      	movs	r2, #0
 80015a0:	2108      	movs	r1, #8
 80015a2:	4858      	ldr	r0, [pc, #352]	; (8001704 <MX_GPIO_Init+0x224>)
 80015a4:	f001 fc44 	bl	8002e30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80015a8:	2201      	movs	r2, #1
 80015aa:	2101      	movs	r1, #1
 80015ac:	4856      	ldr	r0, [pc, #344]	; (8001708 <MX_GPIO_Init+0x228>)
 80015ae:	f001 fc3f 	bl	8002e30 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_10|GPIO_PIN_11|LD4_Pin|LD3_Pin
 80015b2:	2200      	movs	r2, #0
 80015b4:	f64f 4110 	movw	r1, #64528	; 0xfc10
 80015b8:	4854      	ldr	r0, [pc, #336]	; (800170c <MX_GPIO_Init+0x22c>)
 80015ba:	f001 fc39 	bl	8002e30 <HAL_GPIO_WritePin>
                          |LD5_Pin|LD6_Pin|Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_3;
 80015be:	2308      	movs	r3, #8
 80015c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015c2:	2301      	movs	r3, #1
 80015c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c6:	2300      	movs	r3, #0
 80015c8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015ca:	2300      	movs	r3, #0
 80015cc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80015ce:	f107 031c 	add.w	r3, r7, #28
 80015d2:	4619      	mov	r1, r3
 80015d4:	484b      	ldr	r0, [pc, #300]	; (8001704 <MX_GPIO_Init+0x224>)
 80015d6:	f001 fa8f 	bl	8002af8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80015da:	2301      	movs	r3, #1
 80015dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80015de:	2301      	movs	r3, #1
 80015e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015e2:	2300      	movs	r3, #0
 80015e4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015e6:	2300      	movs	r3, #0
 80015e8:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80015ea:	f107 031c 	add.w	r3, r7, #28
 80015ee:	4619      	mov	r1, r3
 80015f0:	4845      	ldr	r0, [pc, #276]	; (8001708 <MX_GPIO_Init+0x228>)
 80015f2:	f001 fa81 	bl	8002af8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80015f6:	2308      	movs	r3, #8
 80015f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015fa:	2302      	movs	r3, #2
 80015fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015fe:	2300      	movs	r3, #0
 8001600:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001602:	2300      	movs	r3, #0
 8001604:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001606:	2305      	movs	r3, #5
 8001608:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800160a:	f107 031c 	add.w	r3, r7, #28
 800160e:	4619      	mov	r1, r3
 8001610:	483d      	ldr	r0, [pc, #244]	; (8001708 <MX_GPIO_Init+0x228>)
 8001612:	f001 fa71 	bl	8002af8 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001616:	2301      	movs	r3, #1
 8001618:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800161a:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800161e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001620:	2300      	movs	r3, #0
 8001622:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001624:	f107 031c 	add.w	r3, r7, #28
 8001628:	4619      	mov	r1, r3
 800162a:	4839      	ldr	r0, [pc, #228]	; (8001710 <MX_GPIO_Init+0x230>)
 800162c:	f001 fa64 	bl	8002af8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8001630:	2304      	movs	r3, #4
 8001632:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001634:	2300      	movs	r3, #0
 8001636:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001638:	2300      	movs	r3, #0
 800163a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800163c:	f107 031c 	add.w	r3, r7, #28
 8001640:	4619      	mov	r1, r3
 8001642:	4834      	ldr	r0, [pc, #208]	; (8001714 <MX_GPIO_Init+0x234>)
 8001644:	f001 fa58 	bl	8002af8 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8001648:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800164c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800164e:	2302      	movs	r3, #2
 8001650:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001652:	2300      	movs	r3, #0
 8001654:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001656:	2300      	movs	r3, #0
 8001658:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800165a:	2305      	movs	r3, #5
 800165c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 800165e:	f107 031c 	add.w	r3, r7, #28
 8001662:	4619      	mov	r1, r3
 8001664:	482b      	ldr	r0, [pc, #172]	; (8001714 <MX_GPIO_Init+0x234>)
 8001666:	f001 fa47 	bl	8002af8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD10 PD11 LD4_Pin LD3_Pin
                           LD5_Pin LD6_Pin Audio_RST_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|LD4_Pin|LD3_Pin
 800166a:	f64f 4310 	movw	r3, #64528	; 0xfc10
 800166e:	61fb      	str	r3, [r7, #28]
                          |LD5_Pin|LD6_Pin|Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001670:	2301      	movs	r3, #1
 8001672:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001674:	2300      	movs	r3, #0
 8001676:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001678:	2300      	movs	r3, #0
 800167a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800167c:	f107 031c 	add.w	r3, r7, #28
 8001680:	4619      	mov	r1, r3
 8001682:	4822      	ldr	r0, [pc, #136]	; (800170c <MX_GPIO_Init+0x22c>)
 8001684:	f001 fa38 	bl	8002af8 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8001688:	f44f 7300 	mov.w	r3, #512	; 0x200
 800168c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800168e:	2300      	movs	r3, #0
 8001690:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001692:	2300      	movs	r3, #0
 8001694:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8001696:	f107 031c 	add.w	r3, r7, #28
 800169a:	4619      	mov	r1, r3
 800169c:	481c      	ldr	r0, [pc, #112]	; (8001710 <MX_GPIO_Init+0x230>)
 800169e:	f001 fa2b 	bl	8002af8 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80016a2:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80016a6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016a8:	2302      	movs	r3, #2
 80016aa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ac:	2300      	movs	r3, #0
 80016ae:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b0:	2300      	movs	r3, #0
 80016b2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80016b4:	230a      	movs	r3, #10
 80016b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016b8:	f107 031c 	add.w	r3, r7, #28
 80016bc:	4619      	mov	r1, r3
 80016be:	4814      	ldr	r0, [pc, #80]	; (8001710 <MX_GPIO_Init+0x230>)
 80016c0:	f001 fa1a 	bl	8002af8 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80016c4:	2320      	movs	r3, #32
 80016c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016c8:	2300      	movs	r3, #0
 80016ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016cc:	2300      	movs	r3, #0
 80016ce:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80016d0:	f107 031c 	add.w	r3, r7, #28
 80016d4:	4619      	mov	r1, r3
 80016d6:	480d      	ldr	r0, [pc, #52]	; (800170c <MX_GPIO_Init+0x22c>)
 80016d8:	f001 fa0e 	bl	8002af8 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80016dc:	2302      	movs	r3, #2
 80016de:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80016e0:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80016e4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e6:	2300      	movs	r3, #0
 80016e8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80016ea:	f107 031c 	add.w	r3, r7, #28
 80016ee:	4619      	mov	r1, r3
 80016f0:	4804      	ldr	r0, [pc, #16]	; (8001704 <MX_GPIO_Init+0x224>)
 80016f2:	f001 fa01 	bl	8002af8 <HAL_GPIO_Init>

}
 80016f6:	bf00      	nop
 80016f8:	3730      	adds	r7, #48	; 0x30
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	40023800 	.word	0x40023800
 8001704:	40021000 	.word	0x40021000
 8001708:	40020800 	.word	0x40020800
 800170c:	40020c00 	.word	0x40020c00
 8001710:	40020000 	.word	0x40020000
 8001714:	40020400 	.word	0x40020400

08001718 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b082      	sub	sp, #8
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001720:	2001      	movs	r0, #1
 8001722:	f002 fe16 	bl	8004352 <osDelay>
 8001726:	e7fb      	b.n	8001720 <StartDefaultTask+0x8>

08001728 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b082      	sub	sp, #8
 800172c:	af00      	add	r7, sp, #0
 800172e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a04      	ldr	r2, [pc, #16]	; (8001748 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d101      	bne.n	800173e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800173a:	f000 fc95 	bl	8002068 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800173e:	bf00      	nop
 8001740:	3708      	adds	r7, #8
 8001742:	46bd      	mov	sp, r7
 8001744:	bd80      	pop	{r7, pc}
 8001746:	bf00      	nop
 8001748:	40010000 	.word	0x40010000

0800174c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800174c:	b480      	push	{r7}
 800174e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001750:	b672      	cpsid	i
}
 8001752:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001754:	e7fe      	b.n	8001754 <Error_Handler+0x8>
	...

08001758 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b082      	sub	sp, #8
 800175c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800175e:	2300      	movs	r3, #0
 8001760:	607b      	str	r3, [r7, #4]
 8001762:	4b12      	ldr	r3, [pc, #72]	; (80017ac <HAL_MspInit+0x54>)
 8001764:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001766:	4a11      	ldr	r2, [pc, #68]	; (80017ac <HAL_MspInit+0x54>)
 8001768:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800176c:	6453      	str	r3, [r2, #68]	; 0x44
 800176e:	4b0f      	ldr	r3, [pc, #60]	; (80017ac <HAL_MspInit+0x54>)
 8001770:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001772:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001776:	607b      	str	r3, [r7, #4]
 8001778:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800177a:	2300      	movs	r3, #0
 800177c:	603b      	str	r3, [r7, #0]
 800177e:	4b0b      	ldr	r3, [pc, #44]	; (80017ac <HAL_MspInit+0x54>)
 8001780:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001782:	4a0a      	ldr	r2, [pc, #40]	; (80017ac <HAL_MspInit+0x54>)
 8001784:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001788:	6413      	str	r3, [r2, #64]	; 0x40
 800178a:	4b08      	ldr	r3, [pc, #32]	; (80017ac <HAL_MspInit+0x54>)
 800178c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800178e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001792:	603b      	str	r3, [r7, #0]
 8001794:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001796:	2200      	movs	r2, #0
 8001798:	210f      	movs	r1, #15
 800179a:	f06f 0001 	mvn.w	r0, #1
 800179e:	f001 f899 	bl	80028d4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017a2:	bf00      	nop
 80017a4:	3708      	adds	r7, #8
 80017a6:	46bd      	mov	sp, r7
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	40023800 	.word	0x40023800

080017b0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80017b0:	b580      	push	{r7, lr}
 80017b2:	b08c      	sub	sp, #48	; 0x30
 80017b4:	af00      	add	r7, sp, #0
 80017b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017b8:	f107 031c 	add.w	r3, r7, #28
 80017bc:	2200      	movs	r2, #0
 80017be:	601a      	str	r2, [r3, #0]
 80017c0:	605a      	str	r2, [r3, #4]
 80017c2:	609a      	str	r2, [r3, #8]
 80017c4:	60da      	str	r2, [r3, #12]
 80017c6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a31      	ldr	r2, [pc, #196]	; (8001894 <HAL_ADC_MspInit+0xe4>)
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d15b      	bne.n	800188a <HAL_ADC_MspInit+0xda>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80017d2:	2300      	movs	r3, #0
 80017d4:	61bb      	str	r3, [r7, #24]
 80017d6:	4b30      	ldr	r3, [pc, #192]	; (8001898 <HAL_ADC_MspInit+0xe8>)
 80017d8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017da:	4a2f      	ldr	r2, [pc, #188]	; (8001898 <HAL_ADC_MspInit+0xe8>)
 80017dc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017e0:	6453      	str	r3, [r2, #68]	; 0x44
 80017e2:	4b2d      	ldr	r3, [pc, #180]	; (8001898 <HAL_ADC_MspInit+0xe8>)
 80017e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80017ea:	61bb      	str	r3, [r7, #24]
 80017ec:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80017ee:	2300      	movs	r3, #0
 80017f0:	617b      	str	r3, [r7, #20]
 80017f2:	4b29      	ldr	r3, [pc, #164]	; (8001898 <HAL_ADC_MspInit+0xe8>)
 80017f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f6:	4a28      	ldr	r2, [pc, #160]	; (8001898 <HAL_ADC_MspInit+0xe8>)
 80017f8:	f043 0304 	orr.w	r3, r3, #4
 80017fc:	6313      	str	r3, [r2, #48]	; 0x30
 80017fe:	4b26      	ldr	r3, [pc, #152]	; (8001898 <HAL_ADC_MspInit+0xe8>)
 8001800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001802:	f003 0304 	and.w	r3, r3, #4
 8001806:	617b      	str	r3, [r7, #20]
 8001808:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800180a:	2300      	movs	r3, #0
 800180c:	613b      	str	r3, [r7, #16]
 800180e:	4b22      	ldr	r3, [pc, #136]	; (8001898 <HAL_ADC_MspInit+0xe8>)
 8001810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001812:	4a21      	ldr	r2, [pc, #132]	; (8001898 <HAL_ADC_MspInit+0xe8>)
 8001814:	f043 0301 	orr.w	r3, r3, #1
 8001818:	6313      	str	r3, [r2, #48]	; 0x30
 800181a:	4b1f      	ldr	r3, [pc, #124]	; (8001898 <HAL_ADC_MspInit+0xe8>)
 800181c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181e:	f003 0301 	and.w	r3, r3, #1
 8001822:	613b      	str	r3, [r7, #16]
 8001824:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001826:	2300      	movs	r3, #0
 8001828:	60fb      	str	r3, [r7, #12]
 800182a:	4b1b      	ldr	r3, [pc, #108]	; (8001898 <HAL_ADC_MspInit+0xe8>)
 800182c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800182e:	4a1a      	ldr	r2, [pc, #104]	; (8001898 <HAL_ADC_MspInit+0xe8>)
 8001830:	f043 0302 	orr.w	r3, r3, #2
 8001834:	6313      	str	r3, [r2, #48]	; 0x30
 8001836:	4b18      	ldr	r3, [pc, #96]	; (8001898 <HAL_ADC_MspInit+0xe8>)
 8001838:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800183a:	f003 0302 	and.w	r3, r3, #2
 800183e:	60fb      	str	r3, [r7, #12]
 8001840:	68fb      	ldr	r3, [r7, #12]
    PC4     ------> ADC1_IN14
    PC5     ------> ADC1_IN15
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 8001842:	2332      	movs	r3, #50	; 0x32
 8001844:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001846:	2303      	movs	r3, #3
 8001848:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800184a:	2300      	movs	r3, #0
 800184c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800184e:	f107 031c 	add.w	r3, r7, #28
 8001852:	4619      	mov	r1, r3
 8001854:	4811      	ldr	r0, [pc, #68]	; (800189c <HAL_ADC_MspInit+0xec>)
 8001856:	f001 f94f 	bl	8002af8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 800185a:	230e      	movs	r3, #14
 800185c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800185e:	2303      	movs	r3, #3
 8001860:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001862:	2300      	movs	r3, #0
 8001864:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001866:	f107 031c 	add.w	r3, r7, #28
 800186a:	4619      	mov	r1, r3
 800186c:	480c      	ldr	r0, [pc, #48]	; (80018a0 <HAL_ADC_MspInit+0xf0>)
 800186e:	f001 f943 	bl	8002af8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001872:	2303      	movs	r3, #3
 8001874:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001876:	2303      	movs	r3, #3
 8001878:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800187a:	2300      	movs	r3, #0
 800187c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800187e:	f107 031c 	add.w	r3, r7, #28
 8001882:	4619      	mov	r1, r3
 8001884:	4807      	ldr	r0, [pc, #28]	; (80018a4 <HAL_ADC_MspInit+0xf4>)
 8001886:	f001 f937 	bl	8002af8 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800188a:	bf00      	nop
 800188c:	3730      	adds	r7, #48	; 0x30
 800188e:	46bd      	mov	sp, r7
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	40012000 	.word	0x40012000
 8001898:	40023800 	.word	0x40023800
 800189c:	40020800 	.word	0x40020800
 80018a0:	40020000 	.word	0x40020000
 80018a4:	40020400 	.word	0x40020400

080018a8 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80018a8:	b580      	push	{r7, lr}
 80018aa:	b08a      	sub	sp, #40	; 0x28
 80018ac:	af00      	add	r7, sp, #0
 80018ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018b0:	f107 0314 	add.w	r3, r7, #20
 80018b4:	2200      	movs	r2, #0
 80018b6:	601a      	str	r2, [r3, #0]
 80018b8:	605a      	str	r2, [r3, #4]
 80018ba:	609a      	str	r2, [r3, #8]
 80018bc:	60da      	str	r2, [r3, #12]
 80018be:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	681b      	ldr	r3, [r3, #0]
 80018c4:	4a19      	ldr	r2, [pc, #100]	; (800192c <HAL_CAN_MspInit+0x84>)
 80018c6:	4293      	cmp	r3, r2
 80018c8:	d12b      	bne.n	8001922 <HAL_CAN_MspInit+0x7a>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80018ca:	2300      	movs	r3, #0
 80018cc:	613b      	str	r3, [r7, #16]
 80018ce:	4b18      	ldr	r3, [pc, #96]	; (8001930 <HAL_CAN_MspInit+0x88>)
 80018d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018d2:	4a17      	ldr	r2, [pc, #92]	; (8001930 <HAL_CAN_MspInit+0x88>)
 80018d4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80018d8:	6413      	str	r3, [r2, #64]	; 0x40
 80018da:	4b15      	ldr	r3, [pc, #84]	; (8001930 <HAL_CAN_MspInit+0x88>)
 80018dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018de:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018e2:	613b      	str	r3, [r7, #16]
 80018e4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80018e6:	2300      	movs	r3, #0
 80018e8:	60fb      	str	r3, [r7, #12]
 80018ea:	4b11      	ldr	r3, [pc, #68]	; (8001930 <HAL_CAN_MspInit+0x88>)
 80018ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ee:	4a10      	ldr	r2, [pc, #64]	; (8001930 <HAL_CAN_MspInit+0x88>)
 80018f0:	f043 0308 	orr.w	r3, r3, #8
 80018f4:	6313      	str	r3, [r2, #48]	; 0x30
 80018f6:	4b0e      	ldr	r3, [pc, #56]	; (8001930 <HAL_CAN_MspInit+0x88>)
 80018f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018fa:	f003 0308 	and.w	r3, r3, #8
 80018fe:	60fb      	str	r3, [r7, #12]
 8001900:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001902:	2303      	movs	r3, #3
 8001904:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001906:	2302      	movs	r3, #2
 8001908:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800190a:	2300      	movs	r3, #0
 800190c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800190e:	2303      	movs	r3, #3
 8001910:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001912:	2309      	movs	r3, #9
 8001914:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001916:	f107 0314 	add.w	r3, r7, #20
 800191a:	4619      	mov	r1, r3
 800191c:	4805      	ldr	r0, [pc, #20]	; (8001934 <HAL_CAN_MspInit+0x8c>)
 800191e:	f001 f8eb 	bl	8002af8 <HAL_GPIO_Init>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 8001922:	bf00      	nop
 8001924:	3728      	adds	r7, #40	; 0x28
 8001926:	46bd      	mov	sp, r7
 8001928:	bd80      	pop	{r7, pc}
 800192a:	bf00      	nop
 800192c:	40006400 	.word	0x40006400
 8001930:	40023800 	.word	0x40023800
 8001934:	40020c00 	.word	0x40020c00

08001938 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8001938:	b580      	push	{r7, lr}
 800193a:	b08a      	sub	sp, #40	; 0x28
 800193c:	af00      	add	r7, sp, #0
 800193e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001940:	f107 0314 	add.w	r3, r7, #20
 8001944:	2200      	movs	r2, #0
 8001946:	601a      	str	r2, [r3, #0]
 8001948:	605a      	str	r2, [r3, #4]
 800194a:	609a      	str	r2, [r3, #8]
 800194c:	60da      	str	r2, [r3, #12]
 800194e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	4a17      	ldr	r2, [pc, #92]	; (80019b4 <HAL_DAC_MspInit+0x7c>)
 8001956:	4293      	cmp	r3, r2
 8001958:	d127      	bne.n	80019aa <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 800195a:	2300      	movs	r3, #0
 800195c:	613b      	str	r3, [r7, #16]
 800195e:	4b16      	ldr	r3, [pc, #88]	; (80019b8 <HAL_DAC_MspInit+0x80>)
 8001960:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001962:	4a15      	ldr	r2, [pc, #84]	; (80019b8 <HAL_DAC_MspInit+0x80>)
 8001964:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001968:	6413      	str	r3, [r2, #64]	; 0x40
 800196a:	4b13      	ldr	r3, [pc, #76]	; (80019b8 <HAL_DAC_MspInit+0x80>)
 800196c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800196e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001972:	613b      	str	r3, [r7, #16]
 8001974:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001976:	2300      	movs	r3, #0
 8001978:	60fb      	str	r3, [r7, #12]
 800197a:	4b0f      	ldr	r3, [pc, #60]	; (80019b8 <HAL_DAC_MspInit+0x80>)
 800197c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800197e:	4a0e      	ldr	r2, [pc, #56]	; (80019b8 <HAL_DAC_MspInit+0x80>)
 8001980:	f043 0301 	orr.w	r3, r3, #1
 8001984:	6313      	str	r3, [r2, #48]	; 0x30
 8001986:	4b0c      	ldr	r3, [pc, #48]	; (80019b8 <HAL_DAC_MspInit+0x80>)
 8001988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800198a:	f003 0301 	and.w	r3, r3, #1
 800198e:	60fb      	str	r3, [r7, #12]
 8001990:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001992:	2310      	movs	r3, #16
 8001994:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001996:	2303      	movs	r3, #3
 8001998:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800199a:	2300      	movs	r3, #0
 800199c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800199e:	f107 0314 	add.w	r3, r7, #20
 80019a2:	4619      	mov	r1, r3
 80019a4:	4805      	ldr	r0, [pc, #20]	; (80019bc <HAL_DAC_MspInit+0x84>)
 80019a6:	f001 f8a7 	bl	8002af8 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC_MspInit 1 */

  /* USER CODE END DAC_MspInit 1 */
  }

}
 80019aa:	bf00      	nop
 80019ac:	3728      	adds	r7, #40	; 0x28
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}
 80019b2:	bf00      	nop
 80019b4:	40007400 	.word	0x40007400
 80019b8:	40023800 	.word	0x40023800
 80019bc:	40020000 	.word	0x40020000

080019c0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	b08c      	sub	sp, #48	; 0x30
 80019c4:	af00      	add	r7, sp, #0
 80019c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c8:	f107 031c 	add.w	r3, r7, #28
 80019cc:	2200      	movs	r2, #0
 80019ce:	601a      	str	r2, [r3, #0]
 80019d0:	605a      	str	r2, [r3, #4]
 80019d2:	609a      	str	r2, [r3, #8]
 80019d4:	60da      	str	r2, [r3, #12]
 80019d6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	4a32      	ldr	r2, [pc, #200]	; (8001aa8 <HAL_SPI_MspInit+0xe8>)
 80019de:	4293      	cmp	r3, r2
 80019e0:	d12c      	bne.n	8001a3c <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80019e2:	2300      	movs	r3, #0
 80019e4:	61bb      	str	r3, [r7, #24]
 80019e6:	4b31      	ldr	r3, [pc, #196]	; (8001aac <HAL_SPI_MspInit+0xec>)
 80019e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019ea:	4a30      	ldr	r2, [pc, #192]	; (8001aac <HAL_SPI_MspInit+0xec>)
 80019ec:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80019f0:	6453      	str	r3, [r2, #68]	; 0x44
 80019f2:	4b2e      	ldr	r3, [pc, #184]	; (8001aac <HAL_SPI_MspInit+0xec>)
 80019f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019f6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80019fa:	61bb      	str	r3, [r7, #24]
 80019fc:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80019fe:	2300      	movs	r3, #0
 8001a00:	617b      	str	r3, [r7, #20]
 8001a02:	4b2a      	ldr	r3, [pc, #168]	; (8001aac <HAL_SPI_MspInit+0xec>)
 8001a04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a06:	4a29      	ldr	r2, [pc, #164]	; (8001aac <HAL_SPI_MspInit+0xec>)
 8001a08:	f043 0301 	orr.w	r3, r3, #1
 8001a0c:	6313      	str	r3, [r2, #48]	; 0x30
 8001a0e:	4b27      	ldr	r3, [pc, #156]	; (8001aac <HAL_SPI_MspInit+0xec>)
 8001a10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a12:	f003 0301 	and.w	r3, r3, #1
 8001a16:	617b      	str	r3, [r7, #20]
 8001a18:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8001a1a:	23e0      	movs	r3, #224	; 0xe0
 8001a1c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a1e:	2302      	movs	r3, #2
 8001a20:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a22:	2300      	movs	r3, #0
 8001a24:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a26:	2300      	movs	r3, #0
 8001a28:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001a2a:	2305      	movs	r3, #5
 8001a2c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a2e:	f107 031c 	add.w	r3, r7, #28
 8001a32:	4619      	mov	r1, r3
 8001a34:	481e      	ldr	r0, [pc, #120]	; (8001ab0 <HAL_SPI_MspInit+0xf0>)
 8001a36:	f001 f85f 	bl	8002af8 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001a3a:	e031      	b.n	8001aa0 <HAL_SPI_MspInit+0xe0>
  else if(hspi->Instance==SPI2)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	4a1c      	ldr	r2, [pc, #112]	; (8001ab4 <HAL_SPI_MspInit+0xf4>)
 8001a42:	4293      	cmp	r3, r2
 8001a44:	d12c      	bne.n	8001aa0 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001a46:	2300      	movs	r3, #0
 8001a48:	613b      	str	r3, [r7, #16]
 8001a4a:	4b18      	ldr	r3, [pc, #96]	; (8001aac <HAL_SPI_MspInit+0xec>)
 8001a4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a4e:	4a17      	ldr	r2, [pc, #92]	; (8001aac <HAL_SPI_MspInit+0xec>)
 8001a50:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a54:	6413      	str	r3, [r2, #64]	; 0x40
 8001a56:	4b15      	ldr	r3, [pc, #84]	; (8001aac <HAL_SPI_MspInit+0xec>)
 8001a58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a5a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a5e:	613b      	str	r3, [r7, #16]
 8001a60:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a62:	2300      	movs	r3, #0
 8001a64:	60fb      	str	r3, [r7, #12]
 8001a66:	4b11      	ldr	r3, [pc, #68]	; (8001aac <HAL_SPI_MspInit+0xec>)
 8001a68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a6a:	4a10      	ldr	r2, [pc, #64]	; (8001aac <HAL_SPI_MspInit+0xec>)
 8001a6c:	f043 0302 	orr.w	r3, r3, #2
 8001a70:	6313      	str	r3, [r2, #48]	; 0x30
 8001a72:	4b0e      	ldr	r3, [pc, #56]	; (8001aac <HAL_SPI_MspInit+0xec>)
 8001a74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a76:	f003 0302 	and.w	r3, r3, #2
 8001a7a:	60fb      	str	r3, [r7, #12]
 8001a7c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = CAN_SCK_Pin|CAN_MISO_Pin|CAN_MOSI_Pin;
 8001a7e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001a82:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a84:	2302      	movs	r3, #2
 8001a86:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a88:	2300      	movs	r3, #0
 8001a8a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a8c:	2303      	movs	r3, #3
 8001a8e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001a90:	2305      	movs	r3, #5
 8001a92:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a94:	f107 031c 	add.w	r3, r7, #28
 8001a98:	4619      	mov	r1, r3
 8001a9a:	4807      	ldr	r0, [pc, #28]	; (8001ab8 <HAL_SPI_MspInit+0xf8>)
 8001a9c:	f001 f82c 	bl	8002af8 <HAL_GPIO_Init>
}
 8001aa0:	bf00      	nop
 8001aa2:	3730      	adds	r7, #48	; 0x30
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	bd80      	pop	{r7, pc}
 8001aa8:	40013000 	.word	0x40013000
 8001aac:	40023800 	.word	0x40023800
 8001ab0:	40020000 	.word	0x40020000
 8001ab4:	40003800 	.word	0x40003800
 8001ab8:	40020400 	.word	0x40020400

08001abc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001abc:	b580      	push	{r7, lr}
 8001abe:	b08c      	sub	sp, #48	; 0x30
 8001ac0:	af00      	add	r7, sp, #0
 8001ac2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ac4:	f107 031c 	add.w	r3, r7, #28
 8001ac8:	2200      	movs	r2, #0
 8001aca:	601a      	str	r2, [r3, #0]
 8001acc:	605a      	str	r2, [r3, #4]
 8001ace:	609a      	str	r2, [r3, #8]
 8001ad0:	60da      	str	r2, [r3, #12]
 8001ad2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4a42      	ldr	r2, [pc, #264]	; (8001be4 <HAL_UART_MspInit+0x128>)
 8001ada:	4293      	cmp	r3, r2
 8001adc:	d14c      	bne.n	8001b78 <HAL_UART_MspInit+0xbc>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001ade:	2300      	movs	r3, #0
 8001ae0:	61bb      	str	r3, [r7, #24]
 8001ae2:	4b41      	ldr	r3, [pc, #260]	; (8001be8 <HAL_UART_MspInit+0x12c>)
 8001ae4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae6:	4a40      	ldr	r2, [pc, #256]	; (8001be8 <HAL_UART_MspInit+0x12c>)
 8001ae8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001aec:	6413      	str	r3, [r2, #64]	; 0x40
 8001aee:	4b3e      	ldr	r3, [pc, #248]	; (8001be8 <HAL_UART_MspInit+0x12c>)
 8001af0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001af2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001af6:	61bb      	str	r3, [r7, #24]
 8001af8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001afa:	2300      	movs	r3, #0
 8001afc:	617b      	str	r3, [r7, #20]
 8001afe:	4b3a      	ldr	r3, [pc, #232]	; (8001be8 <HAL_UART_MspInit+0x12c>)
 8001b00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b02:	4a39      	ldr	r2, [pc, #228]	; (8001be8 <HAL_UART_MspInit+0x12c>)
 8001b04:	f043 0302 	orr.w	r3, r3, #2
 8001b08:	6313      	str	r3, [r2, #48]	; 0x30
 8001b0a:	4b37      	ldr	r3, [pc, #220]	; (8001be8 <HAL_UART_MspInit+0x12c>)
 8001b0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b0e:	f003 0302 	and.w	r3, r3, #2
 8001b12:	617b      	str	r3, [r7, #20]
 8001b14:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001b16:	2300      	movs	r3, #0
 8001b18:	613b      	str	r3, [r7, #16]
 8001b1a:	4b33      	ldr	r3, [pc, #204]	; (8001be8 <HAL_UART_MspInit+0x12c>)
 8001b1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b1e:	4a32      	ldr	r2, [pc, #200]	; (8001be8 <HAL_UART_MspInit+0x12c>)
 8001b20:	f043 0308 	orr.w	r3, r3, #8
 8001b24:	6313      	str	r3, [r2, #48]	; 0x30
 8001b26:	4b30      	ldr	r3, [pc, #192]	; (8001be8 <HAL_UART_MspInit+0x12c>)
 8001b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b2a:	f003 0308 	and.w	r3, r3, #8
 8001b2e:	613b      	str	r3, [r7, #16]
 8001b30:	693b      	ldr	r3, [r7, #16]
    /**USART3 GPIO Configuration
    PB11     ------> USART3_RX
    PD8     ------> USART3_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001b32:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001b36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b38:	2302      	movs	r3, #2
 8001b3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b3c:	2300      	movs	r3, #0
 8001b3e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b40:	2303      	movs	r3, #3
 8001b42:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001b44:	2307      	movs	r3, #7
 8001b46:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b48:	f107 031c 	add.w	r3, r7, #28
 8001b4c:	4619      	mov	r1, r3
 8001b4e:	4827      	ldr	r0, [pc, #156]	; (8001bec <HAL_UART_MspInit+0x130>)
 8001b50:	f000 ffd2 	bl	8002af8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001b54:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b5a:	2302      	movs	r3, #2
 8001b5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001b62:	2303      	movs	r3, #3
 8001b64:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001b66:	2307      	movs	r3, #7
 8001b68:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001b6a:	f107 031c 	add.w	r3, r7, #28
 8001b6e:	4619      	mov	r1, r3
 8001b70:	481f      	ldr	r0, [pc, #124]	; (8001bf0 <HAL_UART_MspInit+0x134>)
 8001b72:	f000 ffc1 	bl	8002af8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8001b76:	e030      	b.n	8001bda <HAL_UART_MspInit+0x11e>
  else if(huart->Instance==USART6)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4a1d      	ldr	r2, [pc, #116]	; (8001bf4 <HAL_UART_MspInit+0x138>)
 8001b7e:	4293      	cmp	r3, r2
 8001b80:	d12b      	bne.n	8001bda <HAL_UART_MspInit+0x11e>
    __HAL_RCC_USART6_CLK_ENABLE();
 8001b82:	2300      	movs	r3, #0
 8001b84:	60fb      	str	r3, [r7, #12]
 8001b86:	4b18      	ldr	r3, [pc, #96]	; (8001be8 <HAL_UART_MspInit+0x12c>)
 8001b88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b8a:	4a17      	ldr	r2, [pc, #92]	; (8001be8 <HAL_UART_MspInit+0x12c>)
 8001b8c:	f043 0320 	orr.w	r3, r3, #32
 8001b90:	6453      	str	r3, [r2, #68]	; 0x44
 8001b92:	4b15      	ldr	r3, [pc, #84]	; (8001be8 <HAL_UART_MspInit+0x12c>)
 8001b94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001b96:	f003 0320 	and.w	r3, r3, #32
 8001b9a:	60fb      	str	r3, [r7, #12]
 8001b9c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	60bb      	str	r3, [r7, #8]
 8001ba2:	4b11      	ldr	r3, [pc, #68]	; (8001be8 <HAL_UART_MspInit+0x12c>)
 8001ba4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ba6:	4a10      	ldr	r2, [pc, #64]	; (8001be8 <HAL_UART_MspInit+0x12c>)
 8001ba8:	f043 0304 	orr.w	r3, r3, #4
 8001bac:	6313      	str	r3, [r2, #48]	; 0x30
 8001bae:	4b0e      	ldr	r3, [pc, #56]	; (8001be8 <HAL_UART_MspInit+0x12c>)
 8001bb0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bb2:	f003 0304 	and.w	r3, r3, #4
 8001bb6:	60bb      	str	r3, [r7, #8]
 8001bb8:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001bba:	23c0      	movs	r3, #192	; 0xc0
 8001bbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bbe:	2302      	movs	r3, #2
 8001bc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bc2:	2300      	movs	r3, #0
 8001bc4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001bc6:	2303      	movs	r3, #3
 8001bc8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8001bca:	2308      	movs	r3, #8
 8001bcc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001bce:	f107 031c 	add.w	r3, r7, #28
 8001bd2:	4619      	mov	r1, r3
 8001bd4:	4808      	ldr	r0, [pc, #32]	; (8001bf8 <HAL_UART_MspInit+0x13c>)
 8001bd6:	f000 ff8f 	bl	8002af8 <HAL_GPIO_Init>
}
 8001bda:	bf00      	nop
 8001bdc:	3730      	adds	r7, #48	; 0x30
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bd80      	pop	{r7, pc}
 8001be2:	bf00      	nop
 8001be4:	40004800 	.word	0x40004800
 8001be8:	40023800 	.word	0x40023800
 8001bec:	40020400 	.word	0x40020400
 8001bf0:	40020c00 	.word	0x40020c00
 8001bf4:	40011400 	.word	0x40011400
 8001bf8:	40020800 	.word	0x40020800

08001bfc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b08c      	sub	sp, #48	; 0x30
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8001c04:	2300      	movs	r3, #0
 8001c06:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8001c08:	2300      	movs	r3, #0
 8001c0a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority ,0);
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	6879      	ldr	r1, [r7, #4]
 8001c10:	2019      	movs	r0, #25
 8001c12:	f000 fe5f 	bl	80028d4 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001c16:	2019      	movs	r0, #25
 8001c18:	f000 fe78 	bl	800290c <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 8001c1c:	2300      	movs	r3, #0
 8001c1e:	60fb      	str	r3, [r7, #12]
 8001c20:	4b1f      	ldr	r3, [pc, #124]	; (8001ca0 <HAL_InitTick+0xa4>)
 8001c22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c24:	4a1e      	ldr	r2, [pc, #120]	; (8001ca0 <HAL_InitTick+0xa4>)
 8001c26:	f043 0301 	orr.w	r3, r3, #1
 8001c2a:	6453      	str	r3, [r2, #68]	; 0x44
 8001c2c:	4b1c      	ldr	r3, [pc, #112]	; (8001ca0 <HAL_InitTick+0xa4>)
 8001c2e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c30:	f003 0301 	and.w	r3, r3, #1
 8001c34:	60fb      	str	r3, [r7, #12]
 8001c36:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8001c38:	f107 0210 	add.w	r2, r7, #16
 8001c3c:	f107 0314 	add.w	r3, r7, #20
 8001c40:	4611      	mov	r1, r2
 8001c42:	4618      	mov	r0, r3
 8001c44:	f001 fd9c 	bl	8003780 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK2Freq();
 8001c48:	f001 fd86 	bl	8003758 <HAL_RCC_GetPCLK2Freq>
 8001c4c:	4603      	mov	r3, r0
 8001c4e:	005b      	lsls	r3, r3, #1
 8001c50:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8001c52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001c54:	4a13      	ldr	r2, [pc, #76]	; (8001ca4 <HAL_InitTick+0xa8>)
 8001c56:	fba2 2303 	umull	r2, r3, r2, r3
 8001c5a:	0c9b      	lsrs	r3, r3, #18
 8001c5c:	3b01      	subs	r3, #1
 8001c5e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8001c60:	4b11      	ldr	r3, [pc, #68]	; (8001ca8 <HAL_InitTick+0xac>)
 8001c62:	4a12      	ldr	r2, [pc, #72]	; (8001cac <HAL_InitTick+0xb0>)
 8001c64:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8001c66:	4b10      	ldr	r3, [pc, #64]	; (8001ca8 <HAL_InitTick+0xac>)
 8001c68:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001c6c:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8001c6e:	4a0e      	ldr	r2, [pc, #56]	; (8001ca8 <HAL_InitTick+0xac>)
 8001c70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c72:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001c74:	4b0c      	ldr	r3, [pc, #48]	; (8001ca8 <HAL_InitTick+0xac>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c7a:	4b0b      	ldr	r3, [pc, #44]	; (8001ca8 <HAL_InitTick+0xac>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 8001c80:	4809      	ldr	r0, [pc, #36]	; (8001ca8 <HAL_InitTick+0xac>)
 8001c82:	f001 fe38 	bl	80038f6 <HAL_TIM_Base_Init>
 8001c86:	4603      	mov	r3, r0
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d104      	bne.n	8001c96 <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001c8c:	4806      	ldr	r0, [pc, #24]	; (8001ca8 <HAL_InitTick+0xac>)
 8001c8e:	f001 fe8b 	bl	80039a8 <HAL_TIM_Base_Start_IT>
 8001c92:	4603      	mov	r3, r0
 8001c94:	e000      	b.n	8001c98 <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 8001c96:	2301      	movs	r3, #1
}
 8001c98:	4618      	mov	r0, r3
 8001c9a:	3730      	adds	r7, #48	; 0x30
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	bd80      	pop	{r7, pc}
 8001ca0:	40023800 	.word	0x40023800
 8001ca4:	431bde83 	.word	0x431bde83
 8001ca8:	200043e0 	.word	0x200043e0
 8001cac:	40010000 	.word	0x40010000

08001cb0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001cb4:	e7fe      	b.n	8001cb4 <NMI_Handler+0x4>

08001cb6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cb6:	b480      	push	{r7}
 8001cb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001cba:	e7fe      	b.n	8001cba <HardFault_Handler+0x4>

08001cbc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001cc0:	e7fe      	b.n	8001cc0 <MemManage_Handler+0x4>

08001cc2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cc2:	b480      	push	{r7}
 8001cc4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cc6:	e7fe      	b.n	8001cc6 <BusFault_Handler+0x4>

08001cc8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cc8:	b480      	push	{r7}
 8001cca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ccc:	e7fe      	b.n	8001ccc <UsageFault_Handler+0x4>

08001cce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001cce:	b480      	push	{r7}
 8001cd0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001cd2:	bf00      	nop
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cda:	4770      	bx	lr

08001cdc <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001cdc:	b580      	push	{r7, lr}
 8001cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001ce0:	4802      	ldr	r0, [pc, #8]	; (8001cec <TIM1_UP_TIM10_IRQHandler+0x10>)
 8001ce2:	f001 fed1 	bl	8003a88 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001ce6:	bf00      	nop
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	200043e0 	.word	0x200043e0

08001cf0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	af00      	add	r7, sp, #0
	return 1;
 8001cf4:	2301      	movs	r3, #1
}
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr

08001d00 <_kill>:

int _kill(int pid, int sig)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b082      	sub	sp, #8
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
 8001d08:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001d0a:	f003 fd2f 	bl	800576c <__errno>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	2216      	movs	r2, #22
 8001d12:	601a      	str	r2, [r3, #0]
	return -1;
 8001d14:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001d18:	4618      	mov	r0, r3
 8001d1a:	3708      	adds	r7, #8
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bd80      	pop	{r7, pc}

08001d20 <_exit>:

void _exit (int status)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	b082      	sub	sp, #8
 8001d24:	af00      	add	r7, sp, #0
 8001d26:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001d28:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001d2c:	6878      	ldr	r0, [r7, #4]
 8001d2e:	f7ff ffe7 	bl	8001d00 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001d32:	e7fe      	b.n	8001d32 <_exit+0x12>

08001d34 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	b086      	sub	sp, #24
 8001d38:	af00      	add	r7, sp, #0
 8001d3a:	60f8      	str	r0, [r7, #12]
 8001d3c:	60b9      	str	r1, [r7, #8]
 8001d3e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d40:	2300      	movs	r3, #0
 8001d42:	617b      	str	r3, [r7, #20]
 8001d44:	e00a      	b.n	8001d5c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001d46:	f3af 8000 	nop.w
 8001d4a:	4601      	mov	r1, r0
 8001d4c:	68bb      	ldr	r3, [r7, #8]
 8001d4e:	1c5a      	adds	r2, r3, #1
 8001d50:	60ba      	str	r2, [r7, #8]
 8001d52:	b2ca      	uxtb	r2, r1
 8001d54:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d56:	697b      	ldr	r3, [r7, #20]
 8001d58:	3301      	adds	r3, #1
 8001d5a:	617b      	str	r3, [r7, #20]
 8001d5c:	697a      	ldr	r2, [r7, #20]
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	429a      	cmp	r2, r3
 8001d62:	dbf0      	blt.n	8001d46 <_read+0x12>
	}

return len;
 8001d64:	687b      	ldr	r3, [r7, #4]
}
 8001d66:	4618      	mov	r0, r3
 8001d68:	3718      	adds	r7, #24
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}

08001d6e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d6e:	b580      	push	{r7, lr}
 8001d70:	b086      	sub	sp, #24
 8001d72:	af00      	add	r7, sp, #0
 8001d74:	60f8      	str	r0, [r7, #12]
 8001d76:	60b9      	str	r1, [r7, #8]
 8001d78:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	617b      	str	r3, [r7, #20]
 8001d7e:	e009      	b.n	8001d94 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001d80:	68bb      	ldr	r3, [r7, #8]
 8001d82:	1c5a      	adds	r2, r3, #1
 8001d84:	60ba      	str	r2, [r7, #8]
 8001d86:	781b      	ldrb	r3, [r3, #0]
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d8e:	697b      	ldr	r3, [r7, #20]
 8001d90:	3301      	adds	r3, #1
 8001d92:	617b      	str	r3, [r7, #20]
 8001d94:	697a      	ldr	r2, [r7, #20]
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	429a      	cmp	r2, r3
 8001d9a:	dbf1      	blt.n	8001d80 <_write+0x12>
	}
	return len;
 8001d9c:	687b      	ldr	r3, [r7, #4]
}
 8001d9e:	4618      	mov	r0, r3
 8001da0:	3718      	adds	r7, #24
 8001da2:	46bd      	mov	sp, r7
 8001da4:	bd80      	pop	{r7, pc}

08001da6 <_close>:

int _close(int file)
{
 8001da6:	b480      	push	{r7}
 8001da8:	b083      	sub	sp, #12
 8001daa:	af00      	add	r7, sp, #0
 8001dac:	6078      	str	r0, [r7, #4]
	return -1;
 8001dae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001db2:	4618      	mov	r0, r3
 8001db4:	370c      	adds	r7, #12
 8001db6:	46bd      	mov	sp, r7
 8001db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbc:	4770      	bx	lr

08001dbe <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001dbe:	b480      	push	{r7}
 8001dc0:	b083      	sub	sp, #12
 8001dc2:	af00      	add	r7, sp, #0
 8001dc4:	6078      	str	r0, [r7, #4]
 8001dc6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001dc8:	683b      	ldr	r3, [r7, #0]
 8001dca:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001dce:	605a      	str	r2, [r3, #4]
	return 0;
 8001dd0:	2300      	movs	r3, #0
}
 8001dd2:	4618      	mov	r0, r3
 8001dd4:	370c      	adds	r7, #12
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ddc:	4770      	bx	lr

08001dde <_isatty>:

int _isatty(int file)
{
 8001dde:	b480      	push	{r7}
 8001de0:	b083      	sub	sp, #12
 8001de2:	af00      	add	r7, sp, #0
 8001de4:	6078      	str	r0, [r7, #4]
	return 1;
 8001de6:	2301      	movs	r3, #1
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	370c      	adds	r7, #12
 8001dec:	46bd      	mov	sp, r7
 8001dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df2:	4770      	bx	lr

08001df4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b085      	sub	sp, #20
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	60f8      	str	r0, [r7, #12]
 8001dfc:	60b9      	str	r1, [r7, #8]
 8001dfe:	607a      	str	r2, [r7, #4]
	return 0;
 8001e00:	2300      	movs	r3, #0
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	3714      	adds	r7, #20
 8001e06:	46bd      	mov	sp, r7
 8001e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e0c:	4770      	bx	lr
	...

08001e10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e10:	b580      	push	{r7, lr}
 8001e12:	b086      	sub	sp, #24
 8001e14:	af00      	add	r7, sp, #0
 8001e16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e18:	4a14      	ldr	r2, [pc, #80]	; (8001e6c <_sbrk+0x5c>)
 8001e1a:	4b15      	ldr	r3, [pc, #84]	; (8001e70 <_sbrk+0x60>)
 8001e1c:	1ad3      	subs	r3, r2, r3
 8001e1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e20:	697b      	ldr	r3, [r7, #20]
 8001e22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e24:	4b13      	ldr	r3, [pc, #76]	; (8001e74 <_sbrk+0x64>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	d102      	bne.n	8001e32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e2c:	4b11      	ldr	r3, [pc, #68]	; (8001e74 <_sbrk+0x64>)
 8001e2e:	4a12      	ldr	r2, [pc, #72]	; (8001e78 <_sbrk+0x68>)
 8001e30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e32:	4b10      	ldr	r3, [pc, #64]	; (8001e74 <_sbrk+0x64>)
 8001e34:	681a      	ldr	r2, [r3, #0]
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	4413      	add	r3, r2
 8001e3a:	693a      	ldr	r2, [r7, #16]
 8001e3c:	429a      	cmp	r2, r3
 8001e3e:	d207      	bcs.n	8001e50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e40:	f003 fc94 	bl	800576c <__errno>
 8001e44:	4603      	mov	r3, r0
 8001e46:	220c      	movs	r2, #12
 8001e48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e4a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001e4e:	e009      	b.n	8001e64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e50:	4b08      	ldr	r3, [pc, #32]	; (8001e74 <_sbrk+0x64>)
 8001e52:	681b      	ldr	r3, [r3, #0]
 8001e54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e56:	4b07      	ldr	r3, [pc, #28]	; (8001e74 <_sbrk+0x64>)
 8001e58:	681a      	ldr	r2, [r3, #0]
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	4413      	add	r3, r2
 8001e5e:	4a05      	ldr	r2, [pc, #20]	; (8001e74 <_sbrk+0x64>)
 8001e60:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e62:	68fb      	ldr	r3, [r7, #12]
}
 8001e64:	4618      	mov	r0, r3
 8001e66:	3718      	adds	r7, #24
 8001e68:	46bd      	mov	sp, r7
 8001e6a:	bd80      	pop	{r7, pc}
 8001e6c:	20020000 	.word	0x20020000
 8001e70:	00000400 	.word	0x00000400
 8001e74:	200004b4 	.word	0x200004b4
 8001e78:	20004430 	.word	0x20004430

08001e7c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e80:	4b06      	ldr	r3, [pc, #24]	; (8001e9c <SystemInit+0x20>)
 8001e82:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001e86:	4a05      	ldr	r2, [pc, #20]	; (8001e9c <SystemInit+0x20>)
 8001e88:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001e8c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e90:	bf00      	nop
 8001e92:	46bd      	mov	sp, r7
 8001e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e98:	4770      	bx	lr
 8001e9a:	bf00      	nop
 8001e9c:	e000ed00 	.word	0xe000ed00

08001ea0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8001ea0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001ed8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ea4:	480d      	ldr	r0, [pc, #52]	; (8001edc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001ea6:	490e      	ldr	r1, [pc, #56]	; (8001ee0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001ea8:	4a0e      	ldr	r2, [pc, #56]	; (8001ee4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001eaa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001eac:	e002      	b.n	8001eb4 <LoopCopyDataInit>

08001eae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001eae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001eb0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001eb2:	3304      	adds	r3, #4

08001eb4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001eb4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001eb6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001eb8:	d3f9      	bcc.n	8001eae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001eba:	4a0b      	ldr	r2, [pc, #44]	; (8001ee8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001ebc:	4c0b      	ldr	r4, [pc, #44]	; (8001eec <LoopFillZerobss+0x26>)
  movs r3, #0
 8001ebe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001ec0:	e001      	b.n	8001ec6 <LoopFillZerobss>

08001ec2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001ec2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ec4:	3204      	adds	r2, #4

08001ec6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ec6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ec8:	d3fb      	bcc.n	8001ec2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001eca:	f7ff ffd7 	bl	8001e7c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ece:	f003 fd49 	bl	8005964 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001ed2:	f7ff f8f9 	bl	80010c8 <main>
  bx  lr    
 8001ed6:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8001ed8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001edc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ee0:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8001ee4:	0800a61c 	.word	0x0800a61c
  ldr r2, =_sbss
 8001ee8:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8001eec:	20004430 	.word	0x20004430

08001ef0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001ef0:	e7fe      	b.n	8001ef0 <ADC_IRQHandler>

08001ef2 <stm32_lock_init>:
/**
  * @brief Initialize STM32 lock
  * @param lock The lock to init
  */
static inline void stm32_lock_init(LockingData_t *lock)
{
 8001ef2:	b580      	push	{r7, lr}
 8001ef4:	b082      	sub	sp, #8
 8001ef6:	af00      	add	r7, sp, #0
 8001ef8:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d104      	bne.n	8001f0a <stm32_lock_init+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8001f00:	b672      	cpsid	i
}
 8001f02:	bf00      	nop
 8001f04:	f7ff fc22 	bl	800174c <Error_Handler>
 8001f08:	e7fe      	b.n	8001f08 <stm32_lock_init+0x16>
}
 8001f0a:	bf00      	nop
 8001f0c:	3708      	adds	r7, #8
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}

08001f12 <stm32_lock_acquire>:
/**
  * @brief Acquire STM32 lock
  * @param lock The lock to acquire
  */
static inline void stm32_lock_acquire(LockingData_t *lock)
{
 8001f12:	b580      	push	{r7, lr}
 8001f14:	b084      	sub	sp, #16
 8001f16:	af00      	add	r7, sp, #0
 8001f18:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d104      	bne.n	8001f2a <stm32_lock_acquire+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8001f20:	b672      	cpsid	i
}
 8001f22:	bf00      	nop
 8001f24:	f7ff fc12 	bl	800174c <Error_Handler>
 8001f28:	e7fe      	b.n	8001f28 <stm32_lock_acquire+0x16>
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001f2a:	f3ef 8305 	mrs	r3, IPSR
 8001f2e:	60fb      	str	r3, [r7, #12]
  return(result);
 8001f30:	68fb      	ldr	r3, [r7, #12]
  STM32_LOCK_BLOCK_IF_INTERRUPT_CONTEXT();
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d004      	beq.n	8001f40 <stm32_lock_acquire+0x2e>
  __ASM volatile ("cpsid i" : : : "memory");
 8001f36:	b672      	cpsid	i
}
 8001f38:	bf00      	nop
 8001f3a:	f7ff fc07 	bl	800174c <Error_Handler>
 8001f3e:	e7fe      	b.n	8001f3e <stm32_lock_acquire+0x2c>
  vTaskSuspendAll();
 8001f40:	f002 fd18 	bl	8004974 <vTaskSuspendAll>
}
 8001f44:	bf00      	nop
 8001f46:	3710      	adds	r7, #16
 8001f48:	46bd      	mov	sp, r7
 8001f4a:	bd80      	pop	{r7, pc}

08001f4c <stm32_lock_release>:
/**
  * @brief Release STM32 lock
  * @param lock The lock to release
  */
static inline void stm32_lock_release(LockingData_t *lock)
{
 8001f4c:	b580      	push	{r7, lr}
 8001f4e:	b084      	sub	sp, #16
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d104      	bne.n	8001f64 <stm32_lock_release+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8001f5a:	b672      	cpsid	i
}
 8001f5c:	bf00      	nop
 8001f5e:	f7ff fbf5 	bl	800174c <Error_Handler>
 8001f62:	e7fe      	b.n	8001f62 <stm32_lock_release+0x16>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8001f64:	f3ef 8305 	mrs	r3, IPSR
 8001f68:	60fb      	str	r3, [r7, #12]
  return(result);
 8001f6a:	68fb      	ldr	r3, [r7, #12]
  STM32_LOCK_BLOCK_IF_INTERRUPT_CONTEXT();
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d004      	beq.n	8001f7a <stm32_lock_release+0x2e>
  __ASM volatile ("cpsid i" : : : "memory");
 8001f70:	b672      	cpsid	i
}
 8001f72:	bf00      	nop
 8001f74:	f7ff fbea 	bl	800174c <Error_Handler>
 8001f78:	e7fe      	b.n	8001f78 <stm32_lock_release+0x2c>
  xTaskResumeAll();
 8001f7a:	f002 fd09 	bl	8004990 <xTaskResumeAll>
}
 8001f7e:	bf00      	nop
 8001f80:	3710      	adds	r7, #16
 8001f82:	46bd      	mov	sp, r7
 8001f84:	bd80      	pop	{r7, pc}

08001f86 <__retarget_lock_init_recursive>:
/**
  * @brief Initialize recursive lock
  * @param lock The lock
  */
void __retarget_lock_init_recursive(_LOCK_T *lock)
{
 8001f86:	b580      	push	{r7, lr}
 8001f88:	b082      	sub	sp, #8
 8001f8a:	af00      	add	r7, sp, #0
 8001f8c:	6078      	str	r0, [r7, #4]
  if (lock == NULL)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	2b00      	cmp	r3, #0
 8001f92:	d105      	bne.n	8001fa0 <__retarget_lock_init_recursive+0x1a>
  {
    errno = EINVAL;
 8001f94:	f003 fbea 	bl	800576c <__errno>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2216      	movs	r2, #22
 8001f9c:	601a      	str	r2, [r3, #0]
    return;
 8001f9e:	e015      	b.n	8001fcc <__retarget_lock_init_recursive+0x46>
  }

  *lock = (_LOCK_T)malloc(sizeof(struct __lock));
 8001fa0:	2001      	movs	r0, #1
 8001fa2:	f003 fd03 	bl	80059ac <malloc>
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	461a      	mov	r2, r3
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	601a      	str	r2, [r3, #0]
  if (*lock != NULL)
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d005      	beq.n	8001fc2 <__retarget_lock_init_recursive+0x3c>
  {
    stm32_lock_init(STM32_LOCK_PARAMETER(*lock));
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	4618      	mov	r0, r3
 8001fbc:	f7ff ff99 	bl	8001ef2 <stm32_lock_init>
    return;
 8001fc0:	e004      	b.n	8001fcc <__retarget_lock_init_recursive+0x46>
  __ASM volatile ("cpsid i" : : : "memory");
 8001fc2:	b672      	cpsid	i
}
 8001fc4:	bf00      	nop
  }

  /* Unable to allocate memory */
  STM32_LOCK_BLOCK();
 8001fc6:	f7ff fbc1 	bl	800174c <Error_Handler>
 8001fca:	e7fe      	b.n	8001fca <__retarget_lock_init_recursive+0x44>
}
 8001fcc:	3708      	adds	r7, #8
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bd80      	pop	{r7, pc}

08001fd2 <__retarget_lock_acquire_recursive>:
/**
  * @brief Acquire recursive lock
  * @param lock The lock
  */
void __retarget_lock_acquire_recursive(_LOCK_T lock)
{
 8001fd2:	b580      	push	{r7, lr}
 8001fd4:	b082      	sub	sp, #8
 8001fd6:	af00      	add	r7, sp, #0
 8001fd8:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d104      	bne.n	8001fea <__retarget_lock_acquire_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8001fe0:	b672      	cpsid	i
}
 8001fe2:	bf00      	nop
 8001fe4:	f7ff fbb2 	bl	800174c <Error_Handler>
 8001fe8:	e7fe      	b.n	8001fe8 <__retarget_lock_acquire_recursive+0x16>
  stm32_lock_acquire(STM32_LOCK_PARAMETER(lock));
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	4618      	mov	r0, r3
 8001fee:	f7ff ff90 	bl	8001f12 <stm32_lock_acquire>
}
 8001ff2:	bf00      	nop
 8001ff4:	3708      	adds	r7, #8
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}

08001ffa <__retarget_lock_release_recursive>:
/**
  * @brief Release recursive lock
  * @param lock The lock
  */
void __retarget_lock_release_recursive(_LOCK_T lock)
{
 8001ffa:	b580      	push	{r7, lr}
 8001ffc:	b082      	sub	sp, #8
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	6078      	str	r0, [r7, #4]
  STM32_LOCK_BLOCK_IF_NULL_ARGUMENT(lock);
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	2b00      	cmp	r3, #0
 8002006:	d104      	bne.n	8002012 <__retarget_lock_release_recursive+0x18>
  __ASM volatile ("cpsid i" : : : "memory");
 8002008:	b672      	cpsid	i
}
 800200a:	bf00      	nop
 800200c:	f7ff fb9e 	bl	800174c <Error_Handler>
 8002010:	e7fe      	b.n	8002010 <__retarget_lock_release_recursive+0x16>
  stm32_lock_release(STM32_LOCK_PARAMETER(lock));
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	4618      	mov	r0, r3
 8002016:	f7ff ff99 	bl	8001f4c <stm32_lock_release>
}
 800201a:	bf00      	nop
 800201c:	3708      	adds	r7, #8
 800201e:	46bd      	mov	sp, r7
 8002020:	bd80      	pop	{r7, pc}
	...

08002024 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002028:	4b0e      	ldr	r3, [pc, #56]	; (8002064 <HAL_Init+0x40>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a0d      	ldr	r2, [pc, #52]	; (8002064 <HAL_Init+0x40>)
 800202e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002032:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002034:	4b0b      	ldr	r3, [pc, #44]	; (8002064 <HAL_Init+0x40>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	4a0a      	ldr	r2, [pc, #40]	; (8002064 <HAL_Init+0x40>)
 800203a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800203e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002040:	4b08      	ldr	r3, [pc, #32]	; (8002064 <HAL_Init+0x40>)
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	4a07      	ldr	r2, [pc, #28]	; (8002064 <HAL_Init+0x40>)
 8002046:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800204a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800204c:	2003      	movs	r0, #3
 800204e:	f000 fc36 	bl	80028be <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002052:	200f      	movs	r0, #15
 8002054:	f7ff fdd2 	bl	8001bfc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002058:	f7ff fb7e 	bl	8001758 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800205c:	2300      	movs	r3, #0
}
 800205e:	4618      	mov	r0, r3
 8002060:	bd80      	pop	{r7, pc}
 8002062:	bf00      	nop
 8002064:	40023c00 	.word	0x40023c00

08002068 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002068:	b480      	push	{r7}
 800206a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800206c:	4b06      	ldr	r3, [pc, #24]	; (8002088 <HAL_IncTick+0x20>)
 800206e:	781b      	ldrb	r3, [r3, #0]
 8002070:	461a      	mov	r2, r3
 8002072:	4b06      	ldr	r3, [pc, #24]	; (800208c <HAL_IncTick+0x24>)
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	4413      	add	r3, r2
 8002078:	4a04      	ldr	r2, [pc, #16]	; (800208c <HAL_IncTick+0x24>)
 800207a:	6013      	str	r3, [r2, #0]
}
 800207c:	bf00      	nop
 800207e:	46bd      	mov	sp, r7
 8002080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002084:	4770      	bx	lr
 8002086:	bf00      	nop
 8002088:	20000008 	.word	0x20000008
 800208c:	20004428 	.word	0x20004428

08002090 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002090:	b480      	push	{r7}
 8002092:	af00      	add	r7, sp, #0
  return uwTick;
 8002094:	4b03      	ldr	r3, [pc, #12]	; (80020a4 <HAL_GetTick+0x14>)
 8002096:	681b      	ldr	r3, [r3, #0]
}
 8002098:	4618      	mov	r0, r3
 800209a:	46bd      	mov	sp, r7
 800209c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020a0:	4770      	bx	lr
 80020a2:	bf00      	nop
 80020a4:	20004428 	.word	0x20004428

080020a8 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b084      	sub	sp, #16
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80020b0:	2300      	movs	r3, #0
 80020b2:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d101      	bne.n	80020be <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80020ba:	2301      	movs	r3, #1
 80020bc:	e033      	b.n	8002126 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d109      	bne.n	80020da <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80020c6:	6878      	ldr	r0, [r7, #4]
 80020c8:	f7ff fb72 	bl	80017b0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2200      	movs	r2, #0
 80020d0:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2200      	movs	r2, #0
 80020d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020de:	f003 0310 	and.w	r3, r3, #16
 80020e2:	2b00      	cmp	r3, #0
 80020e4:	d118      	bne.n	8002118 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ea:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80020ee:	f023 0302 	bic.w	r3, r3, #2
 80020f2:	f043 0202 	orr.w	r2, r3, #2
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80020fa:	6878      	ldr	r0, [r7, #4]
 80020fc:	f000 f93a 	bl	8002374 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2200      	movs	r2, #0
 8002104:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800210a:	f023 0303 	bic.w	r3, r3, #3
 800210e:	f043 0201 	orr.w	r2, r3, #1
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	641a      	str	r2, [r3, #64]	; 0x40
 8002116:	e001      	b.n	800211c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002118:	2301      	movs	r3, #1
 800211a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2200      	movs	r2, #0
 8002120:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002124:	7bfb      	ldrb	r3, [r7, #15]
}
 8002126:	4618      	mov	r0, r3
 8002128:	3710      	adds	r7, #16
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
	...

08002130 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002130:	b480      	push	{r7}
 8002132:	b085      	sub	sp, #20
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
 8002138:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800213a:	2300      	movs	r3, #0
 800213c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002144:	2b01      	cmp	r3, #1
 8002146:	d101      	bne.n	800214c <HAL_ADC_ConfigChannel+0x1c>
 8002148:	2302      	movs	r3, #2
 800214a:	e105      	b.n	8002358 <HAL_ADC_ConfigChannel+0x228>
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2201      	movs	r2, #1
 8002150:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	2b09      	cmp	r3, #9
 800215a:	d925      	bls.n	80021a8 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	68d9      	ldr	r1, [r3, #12]
 8002162:	683b      	ldr	r3, [r7, #0]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	b29b      	uxth	r3, r3
 8002168:	461a      	mov	r2, r3
 800216a:	4613      	mov	r3, r2
 800216c:	005b      	lsls	r3, r3, #1
 800216e:	4413      	add	r3, r2
 8002170:	3b1e      	subs	r3, #30
 8002172:	2207      	movs	r2, #7
 8002174:	fa02 f303 	lsl.w	r3, r2, r3
 8002178:	43da      	mvns	r2, r3
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	400a      	ands	r2, r1
 8002180:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	68d9      	ldr	r1, [r3, #12]
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	689a      	ldr	r2, [r3, #8]
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	681b      	ldr	r3, [r3, #0]
 8002190:	b29b      	uxth	r3, r3
 8002192:	4618      	mov	r0, r3
 8002194:	4603      	mov	r3, r0
 8002196:	005b      	lsls	r3, r3, #1
 8002198:	4403      	add	r3, r0
 800219a:	3b1e      	subs	r3, #30
 800219c:	409a      	lsls	r2, r3
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	430a      	orrs	r2, r1
 80021a4:	60da      	str	r2, [r3, #12]
 80021a6:	e022      	b.n	80021ee <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	6919      	ldr	r1, [r3, #16]
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	b29b      	uxth	r3, r3
 80021b4:	461a      	mov	r2, r3
 80021b6:	4613      	mov	r3, r2
 80021b8:	005b      	lsls	r3, r3, #1
 80021ba:	4413      	add	r3, r2
 80021bc:	2207      	movs	r2, #7
 80021be:	fa02 f303 	lsl.w	r3, r2, r3
 80021c2:	43da      	mvns	r2, r3
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	681b      	ldr	r3, [r3, #0]
 80021c8:	400a      	ands	r2, r1
 80021ca:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	6919      	ldr	r1, [r3, #16]
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	689a      	ldr	r2, [r3, #8]
 80021d6:	683b      	ldr	r3, [r7, #0]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	b29b      	uxth	r3, r3
 80021dc:	4618      	mov	r0, r3
 80021de:	4603      	mov	r3, r0
 80021e0:	005b      	lsls	r3, r3, #1
 80021e2:	4403      	add	r3, r0
 80021e4:	409a      	lsls	r2, r3
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	430a      	orrs	r2, r1
 80021ec:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80021ee:	683b      	ldr	r3, [r7, #0]
 80021f0:	685b      	ldr	r3, [r3, #4]
 80021f2:	2b06      	cmp	r3, #6
 80021f4:	d824      	bhi.n	8002240 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	681b      	ldr	r3, [r3, #0]
 80021fa:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	685a      	ldr	r2, [r3, #4]
 8002200:	4613      	mov	r3, r2
 8002202:	009b      	lsls	r3, r3, #2
 8002204:	4413      	add	r3, r2
 8002206:	3b05      	subs	r3, #5
 8002208:	221f      	movs	r2, #31
 800220a:	fa02 f303 	lsl.w	r3, r2, r3
 800220e:	43da      	mvns	r2, r3
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	681b      	ldr	r3, [r3, #0]
 8002214:	400a      	ands	r2, r1
 8002216:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	681b      	ldr	r3, [r3, #0]
 800221c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	b29b      	uxth	r3, r3
 8002224:	4618      	mov	r0, r3
 8002226:	683b      	ldr	r3, [r7, #0]
 8002228:	685a      	ldr	r2, [r3, #4]
 800222a:	4613      	mov	r3, r2
 800222c:	009b      	lsls	r3, r3, #2
 800222e:	4413      	add	r3, r2
 8002230:	3b05      	subs	r3, #5
 8002232:	fa00 f203 	lsl.w	r2, r0, r3
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	430a      	orrs	r2, r1
 800223c:	635a      	str	r2, [r3, #52]	; 0x34
 800223e:	e04c      	b.n	80022da <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002240:	683b      	ldr	r3, [r7, #0]
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	2b0c      	cmp	r3, #12
 8002246:	d824      	bhi.n	8002292 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	681b      	ldr	r3, [r3, #0]
 800224c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 800224e:	683b      	ldr	r3, [r7, #0]
 8002250:	685a      	ldr	r2, [r3, #4]
 8002252:	4613      	mov	r3, r2
 8002254:	009b      	lsls	r3, r3, #2
 8002256:	4413      	add	r3, r2
 8002258:	3b23      	subs	r3, #35	; 0x23
 800225a:	221f      	movs	r2, #31
 800225c:	fa02 f303 	lsl.w	r3, r2, r3
 8002260:	43da      	mvns	r2, r3
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	400a      	ands	r2, r1
 8002268:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002270:	683b      	ldr	r3, [r7, #0]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	b29b      	uxth	r3, r3
 8002276:	4618      	mov	r0, r3
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	685a      	ldr	r2, [r3, #4]
 800227c:	4613      	mov	r3, r2
 800227e:	009b      	lsls	r3, r3, #2
 8002280:	4413      	add	r3, r2
 8002282:	3b23      	subs	r3, #35	; 0x23
 8002284:	fa00 f203 	lsl.w	r2, r0, r3
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	430a      	orrs	r2, r1
 800228e:	631a      	str	r2, [r3, #48]	; 0x30
 8002290:	e023      	b.n	80022da <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002298:	683b      	ldr	r3, [r7, #0]
 800229a:	685a      	ldr	r2, [r3, #4]
 800229c:	4613      	mov	r3, r2
 800229e:	009b      	lsls	r3, r3, #2
 80022a0:	4413      	add	r3, r2
 80022a2:	3b41      	subs	r3, #65	; 0x41
 80022a4:	221f      	movs	r2, #31
 80022a6:	fa02 f303 	lsl.w	r3, r2, r3
 80022aa:	43da      	mvns	r2, r3
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	400a      	ands	r2, r1
 80022b2:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	b29b      	uxth	r3, r3
 80022c0:	4618      	mov	r0, r3
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	685a      	ldr	r2, [r3, #4]
 80022c6:	4613      	mov	r3, r2
 80022c8:	009b      	lsls	r3, r3, #2
 80022ca:	4413      	add	r3, r2
 80022cc:	3b41      	subs	r3, #65	; 0x41
 80022ce:	fa00 f203 	lsl.w	r2, r0, r3
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	430a      	orrs	r2, r1
 80022d8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80022da:	4b22      	ldr	r3, [pc, #136]	; (8002364 <HAL_ADC_ConfigChannel+0x234>)
 80022dc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4a21      	ldr	r2, [pc, #132]	; (8002368 <HAL_ADC_ConfigChannel+0x238>)
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d109      	bne.n	80022fc <HAL_ADC_ConfigChannel+0x1cc>
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	2b12      	cmp	r3, #18
 80022ee:	d105      	bne.n	80022fc <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	685b      	ldr	r3, [r3, #4]
 80022f4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 80022f8:	68fb      	ldr	r3, [r7, #12]
 80022fa:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a19      	ldr	r2, [pc, #100]	; (8002368 <HAL_ADC_ConfigChannel+0x238>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d123      	bne.n	800234e <HAL_ADC_ConfigChannel+0x21e>
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	2b10      	cmp	r3, #16
 800230c:	d003      	beq.n	8002316 <HAL_ADC_ConfigChannel+0x1e6>
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	2b11      	cmp	r3, #17
 8002314:	d11b      	bne.n	800234e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	685b      	ldr	r3, [r3, #4]
 800231a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	2b10      	cmp	r3, #16
 8002328:	d111      	bne.n	800234e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800232a:	4b10      	ldr	r3, [pc, #64]	; (800236c <HAL_ADC_ConfigChannel+0x23c>)
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4a10      	ldr	r2, [pc, #64]	; (8002370 <HAL_ADC_ConfigChannel+0x240>)
 8002330:	fba2 2303 	umull	r2, r3, r2, r3
 8002334:	0c9a      	lsrs	r2, r3, #18
 8002336:	4613      	mov	r3, r2
 8002338:	009b      	lsls	r3, r3, #2
 800233a:	4413      	add	r3, r2
 800233c:	005b      	lsls	r3, r3, #1
 800233e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002340:	e002      	b.n	8002348 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002342:	68bb      	ldr	r3, [r7, #8]
 8002344:	3b01      	subs	r3, #1
 8002346:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8002348:	68bb      	ldr	r3, [r7, #8]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d1f9      	bne.n	8002342 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	2200      	movs	r2, #0
 8002352:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002356:	2300      	movs	r3, #0
}
 8002358:	4618      	mov	r0, r3
 800235a:	3714      	adds	r7, #20
 800235c:	46bd      	mov	sp, r7
 800235e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002362:	4770      	bx	lr
 8002364:	40012300 	.word	0x40012300
 8002368:	40012000 	.word	0x40012000
 800236c:	20000000 	.word	0x20000000
 8002370:	431bde83 	.word	0x431bde83

08002374 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002374:	b480      	push	{r7}
 8002376:	b085      	sub	sp, #20
 8002378:	af00      	add	r7, sp, #0
 800237a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800237c:	4b79      	ldr	r3, [pc, #484]	; (8002564 <ADC_Init+0x1f0>)
 800237e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	685b      	ldr	r3, [r3, #4]
 8002384:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	685a      	ldr	r2, [r3, #4]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	431a      	orrs	r2, r3
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	685a      	ldr	r2, [r3, #4]
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80023a8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	6859      	ldr	r1, [r3, #4]
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	691b      	ldr	r3, [r3, #16]
 80023b4:	021a      	lsls	r2, r3, #8
 80023b6:	687b      	ldr	r3, [r7, #4]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	430a      	orrs	r2, r1
 80023bc:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	685a      	ldr	r2, [r3, #4]
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 80023cc:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	6859      	ldr	r1, [r3, #4]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	689a      	ldr	r2, [r3, #8]
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	430a      	orrs	r2, r1
 80023de:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	689a      	ldr	r2, [r3, #8]
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80023ee:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	6899      	ldr	r1, [r3, #8]
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	68da      	ldr	r2, [r3, #12]
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	430a      	orrs	r2, r1
 8002400:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002406:	4a58      	ldr	r2, [pc, #352]	; (8002568 <ADC_Init+0x1f4>)
 8002408:	4293      	cmp	r3, r2
 800240a:	d022      	beq.n	8002452 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	689a      	ldr	r2, [r3, #8]
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 800241a:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	6899      	ldr	r1, [r3, #8]
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	430a      	orrs	r2, r1
 800242c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	689a      	ldr	r2, [r3, #8]
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800243c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	6899      	ldr	r1, [r3, #8]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	430a      	orrs	r2, r1
 800244e:	609a      	str	r2, [r3, #8]
 8002450:	e00f      	b.n	8002472 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	689a      	ldr	r2, [r3, #8]
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002460:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	689a      	ldr	r2, [r3, #8]
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8002470:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	689a      	ldr	r2, [r3, #8]
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	f022 0202 	bic.w	r2, r2, #2
 8002480:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	6899      	ldr	r1, [r3, #8]
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	7e1b      	ldrb	r3, [r3, #24]
 800248c:	005a      	lsls	r2, r3, #1
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	430a      	orrs	r2, r1
 8002494:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	f893 3020 	ldrb.w	r3, [r3, #32]
 800249c:	2b00      	cmp	r3, #0
 800249e:	d01b      	beq.n	80024d8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	685a      	ldr	r2, [r3, #4]
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80024ae:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	685a      	ldr	r2, [r3, #4]
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 80024be:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	6859      	ldr	r1, [r3, #4]
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80024ca:	3b01      	subs	r3, #1
 80024cc:	035a      	lsls	r2, r3, #13
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	430a      	orrs	r2, r1
 80024d4:	605a      	str	r2, [r3, #4]
 80024d6:	e007      	b.n	80024e8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	685a      	ldr	r2, [r3, #4]
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80024e6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 80024f6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	69db      	ldr	r3, [r3, #28]
 8002502:	3b01      	subs	r3, #1
 8002504:	051a      	lsls	r2, r3, #20
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	430a      	orrs	r2, r1
 800250c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	689a      	ldr	r2, [r3, #8]
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800251c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	6899      	ldr	r1, [r3, #8]
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800252a:	025a      	lsls	r2, r3, #9
 800252c:	687b      	ldr	r3, [r7, #4]
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	430a      	orrs	r2, r1
 8002532:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	689a      	ldr	r2, [r3, #8]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002542:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	6899      	ldr	r1, [r3, #8]
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	695b      	ldr	r3, [r3, #20]
 800254e:	029a      	lsls	r2, r3, #10
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	430a      	orrs	r2, r1
 8002556:	609a      	str	r2, [r3, #8]
}
 8002558:	bf00      	nop
 800255a:	3714      	adds	r7, #20
 800255c:	46bd      	mov	sp, r7
 800255e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002562:	4770      	bx	lr
 8002564:	40012300 	.word	0x40012300
 8002568:	0f000001 	.word	0x0f000001

0800256c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b084      	sub	sp, #16
 8002570:	af00      	add	r7, sp, #0
 8002572:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	2b00      	cmp	r3, #0
 8002578:	d101      	bne.n	800257e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800257a:	2301      	movs	r3, #1
 800257c:	e0ed      	b.n	800275a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002584:	b2db      	uxtb	r3, r3
 8002586:	2b00      	cmp	r3, #0
 8002588:	d102      	bne.n	8002590 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800258a:	6878      	ldr	r0, [r7, #4]
 800258c:	f7ff f98c 	bl	80018a8 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8002590:	687b      	ldr	r3, [r7, #4]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	681a      	ldr	r2, [r3, #0]
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f042 0201 	orr.w	r2, r2, #1
 800259e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80025a0:	f7ff fd76 	bl	8002090 <HAL_GetTick>
 80025a4:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80025a6:	e012      	b.n	80025ce <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80025a8:	f7ff fd72 	bl	8002090 <HAL_GetTick>
 80025ac:	4602      	mov	r2, r0
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	1ad3      	subs	r3, r2, r3
 80025b2:	2b0a      	cmp	r3, #10
 80025b4:	d90b      	bls.n	80025ce <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025ba:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2205      	movs	r2, #5
 80025c6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	e0c5      	b.n	800275a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	685b      	ldr	r3, [r3, #4]
 80025d4:	f003 0301 	and.w	r3, r3, #1
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d0e5      	beq.n	80025a8 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	681a      	ldr	r2, [r3, #0]
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	f022 0202 	bic.w	r2, r2, #2
 80025ea:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80025ec:	f7ff fd50 	bl	8002090 <HAL_GetTick>
 80025f0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80025f2:	e012      	b.n	800261a <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80025f4:	f7ff fd4c 	bl	8002090 <HAL_GetTick>
 80025f8:	4602      	mov	r2, r0
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	1ad3      	subs	r3, r2, r3
 80025fe:	2b0a      	cmp	r3, #10
 8002600:	d90b      	bls.n	800261a <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002606:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2205      	movs	r2, #5
 8002612:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8002616:	2301      	movs	r3, #1
 8002618:	e09f      	b.n	800275a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	685b      	ldr	r3, [r3, #4]
 8002620:	f003 0302 	and.w	r3, r3, #2
 8002624:	2b00      	cmp	r3, #0
 8002626:	d1e5      	bne.n	80025f4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	7e1b      	ldrb	r3, [r3, #24]
 800262c:	2b01      	cmp	r3, #1
 800262e:	d108      	bne.n	8002642 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	681a      	ldr	r2, [r3, #0]
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800263e:	601a      	str	r2, [r3, #0]
 8002640:	e007      	b.n	8002652 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	681a      	ldr	r2, [r3, #0]
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002650:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	7e5b      	ldrb	r3, [r3, #25]
 8002656:	2b01      	cmp	r3, #1
 8002658:	d108      	bne.n	800266c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	681a      	ldr	r2, [r3, #0]
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002668:	601a      	str	r2, [r3, #0]
 800266a:	e007      	b.n	800267c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	681a      	ldr	r2, [r3, #0]
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800267a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	7e9b      	ldrb	r3, [r3, #26]
 8002680:	2b01      	cmp	r3, #1
 8002682:	d108      	bne.n	8002696 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	681a      	ldr	r2, [r3, #0]
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f042 0220 	orr.w	r2, r2, #32
 8002692:	601a      	str	r2, [r3, #0]
 8002694:	e007      	b.n	80026a6 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	681a      	ldr	r2, [r3, #0]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f022 0220 	bic.w	r2, r2, #32
 80026a4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	7edb      	ldrb	r3, [r3, #27]
 80026aa:	2b01      	cmp	r3, #1
 80026ac:	d108      	bne.n	80026c0 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	681a      	ldr	r2, [r3, #0]
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f022 0210 	bic.w	r2, r2, #16
 80026bc:	601a      	str	r2, [r3, #0]
 80026be:	e007      	b.n	80026d0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	681a      	ldr	r2, [r3, #0]
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	f042 0210 	orr.w	r2, r2, #16
 80026ce:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	7f1b      	ldrb	r3, [r3, #28]
 80026d4:	2b01      	cmp	r3, #1
 80026d6:	d108      	bne.n	80026ea <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f042 0208 	orr.w	r2, r2, #8
 80026e6:	601a      	str	r2, [r3, #0]
 80026e8:	e007      	b.n	80026fa <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	681a      	ldr	r2, [r3, #0]
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	681b      	ldr	r3, [r3, #0]
 80026f4:	f022 0208 	bic.w	r2, r2, #8
 80026f8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	7f5b      	ldrb	r3, [r3, #29]
 80026fe:	2b01      	cmp	r3, #1
 8002700:	d108      	bne.n	8002714 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002702:	687b      	ldr	r3, [r7, #4]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	681a      	ldr	r2, [r3, #0]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	f042 0204 	orr.w	r2, r2, #4
 8002710:	601a      	str	r2, [r3, #0]
 8002712:	e007      	b.n	8002724 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	681a      	ldr	r2, [r3, #0]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f022 0204 	bic.w	r2, r2, #4
 8002722:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	689a      	ldr	r2, [r3, #8]
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	68db      	ldr	r3, [r3, #12]
 800272c:	431a      	orrs	r2, r3
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	691b      	ldr	r3, [r3, #16]
 8002732:	431a      	orrs	r2, r3
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	695b      	ldr	r3, [r3, #20]
 8002738:	ea42 0103 	orr.w	r1, r2, r3
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	1e5a      	subs	r2, r3, #1
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	430a      	orrs	r2, r1
 8002748:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2200      	movs	r2, #0
 800274e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	2201      	movs	r2, #1
 8002754:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8002758:	2300      	movs	r3, #0
}
 800275a:	4618      	mov	r0, r3
 800275c:	3710      	adds	r7, #16
 800275e:	46bd      	mov	sp, r7
 8002760:	bd80      	pop	{r7, pc}
	...

08002764 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002764:	b480      	push	{r7}
 8002766:	b085      	sub	sp, #20
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	f003 0307 	and.w	r3, r3, #7
 8002772:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002774:	4b0c      	ldr	r3, [pc, #48]	; (80027a8 <__NVIC_SetPriorityGrouping+0x44>)
 8002776:	68db      	ldr	r3, [r3, #12]
 8002778:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800277a:	68ba      	ldr	r2, [r7, #8]
 800277c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002780:	4013      	ands	r3, r2
 8002782:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002784:	68fb      	ldr	r3, [r7, #12]
 8002786:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002788:	68bb      	ldr	r3, [r7, #8]
 800278a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800278c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002790:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002794:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002796:	4a04      	ldr	r2, [pc, #16]	; (80027a8 <__NVIC_SetPriorityGrouping+0x44>)
 8002798:	68bb      	ldr	r3, [r7, #8]
 800279a:	60d3      	str	r3, [r2, #12]
}
 800279c:	bf00      	nop
 800279e:	3714      	adds	r7, #20
 80027a0:	46bd      	mov	sp, r7
 80027a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a6:	4770      	bx	lr
 80027a8:	e000ed00 	.word	0xe000ed00

080027ac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80027ac:	b480      	push	{r7}
 80027ae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80027b0:	4b04      	ldr	r3, [pc, #16]	; (80027c4 <__NVIC_GetPriorityGrouping+0x18>)
 80027b2:	68db      	ldr	r3, [r3, #12]
 80027b4:	0a1b      	lsrs	r3, r3, #8
 80027b6:	f003 0307 	and.w	r3, r3, #7
}
 80027ba:	4618      	mov	r0, r3
 80027bc:	46bd      	mov	sp, r7
 80027be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c2:	4770      	bx	lr
 80027c4:	e000ed00 	.word	0xe000ed00

080027c8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027c8:	b480      	push	{r7}
 80027ca:	b083      	sub	sp, #12
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	4603      	mov	r3, r0
 80027d0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80027d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	db0b      	blt.n	80027f2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80027da:	79fb      	ldrb	r3, [r7, #7]
 80027dc:	f003 021f 	and.w	r2, r3, #31
 80027e0:	4907      	ldr	r1, [pc, #28]	; (8002800 <__NVIC_EnableIRQ+0x38>)
 80027e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027e6:	095b      	lsrs	r3, r3, #5
 80027e8:	2001      	movs	r0, #1
 80027ea:	fa00 f202 	lsl.w	r2, r0, r2
 80027ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80027f2:	bf00      	nop
 80027f4:	370c      	adds	r7, #12
 80027f6:	46bd      	mov	sp, r7
 80027f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fc:	4770      	bx	lr
 80027fe:	bf00      	nop
 8002800:	e000e100 	.word	0xe000e100

08002804 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002804:	b480      	push	{r7}
 8002806:	b083      	sub	sp, #12
 8002808:	af00      	add	r7, sp, #0
 800280a:	4603      	mov	r3, r0
 800280c:	6039      	str	r1, [r7, #0]
 800280e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002810:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002814:	2b00      	cmp	r3, #0
 8002816:	db0a      	blt.n	800282e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	b2da      	uxtb	r2, r3
 800281c:	490c      	ldr	r1, [pc, #48]	; (8002850 <__NVIC_SetPriority+0x4c>)
 800281e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002822:	0112      	lsls	r2, r2, #4
 8002824:	b2d2      	uxtb	r2, r2
 8002826:	440b      	add	r3, r1
 8002828:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800282c:	e00a      	b.n	8002844 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	b2da      	uxtb	r2, r3
 8002832:	4908      	ldr	r1, [pc, #32]	; (8002854 <__NVIC_SetPriority+0x50>)
 8002834:	79fb      	ldrb	r3, [r7, #7]
 8002836:	f003 030f 	and.w	r3, r3, #15
 800283a:	3b04      	subs	r3, #4
 800283c:	0112      	lsls	r2, r2, #4
 800283e:	b2d2      	uxtb	r2, r2
 8002840:	440b      	add	r3, r1
 8002842:	761a      	strb	r2, [r3, #24]
}
 8002844:	bf00      	nop
 8002846:	370c      	adds	r7, #12
 8002848:	46bd      	mov	sp, r7
 800284a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284e:	4770      	bx	lr
 8002850:	e000e100 	.word	0xe000e100
 8002854:	e000ed00 	.word	0xe000ed00

08002858 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002858:	b480      	push	{r7}
 800285a:	b089      	sub	sp, #36	; 0x24
 800285c:	af00      	add	r7, sp, #0
 800285e:	60f8      	str	r0, [r7, #12]
 8002860:	60b9      	str	r1, [r7, #8]
 8002862:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	f003 0307 	and.w	r3, r3, #7
 800286a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800286c:	69fb      	ldr	r3, [r7, #28]
 800286e:	f1c3 0307 	rsb	r3, r3, #7
 8002872:	2b04      	cmp	r3, #4
 8002874:	bf28      	it	cs
 8002876:	2304      	movcs	r3, #4
 8002878:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800287a:	69fb      	ldr	r3, [r7, #28]
 800287c:	3304      	adds	r3, #4
 800287e:	2b06      	cmp	r3, #6
 8002880:	d902      	bls.n	8002888 <NVIC_EncodePriority+0x30>
 8002882:	69fb      	ldr	r3, [r7, #28]
 8002884:	3b03      	subs	r3, #3
 8002886:	e000      	b.n	800288a <NVIC_EncodePriority+0x32>
 8002888:	2300      	movs	r3, #0
 800288a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800288c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002890:	69bb      	ldr	r3, [r7, #24]
 8002892:	fa02 f303 	lsl.w	r3, r2, r3
 8002896:	43da      	mvns	r2, r3
 8002898:	68bb      	ldr	r3, [r7, #8]
 800289a:	401a      	ands	r2, r3
 800289c:	697b      	ldr	r3, [r7, #20]
 800289e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80028a0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80028a4:	697b      	ldr	r3, [r7, #20]
 80028a6:	fa01 f303 	lsl.w	r3, r1, r3
 80028aa:	43d9      	mvns	r1, r3
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80028b0:	4313      	orrs	r3, r2
         );
}
 80028b2:	4618      	mov	r0, r3
 80028b4:	3724      	adds	r7, #36	; 0x24
 80028b6:	46bd      	mov	sp, r7
 80028b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028bc:	4770      	bx	lr

080028be <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028be:	b580      	push	{r7, lr}
 80028c0:	b082      	sub	sp, #8
 80028c2:	af00      	add	r7, sp, #0
 80028c4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80028c6:	6878      	ldr	r0, [r7, #4]
 80028c8:	f7ff ff4c 	bl	8002764 <__NVIC_SetPriorityGrouping>
}
 80028cc:	bf00      	nop
 80028ce:	3708      	adds	r7, #8
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}

080028d4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80028d4:	b580      	push	{r7, lr}
 80028d6:	b086      	sub	sp, #24
 80028d8:	af00      	add	r7, sp, #0
 80028da:	4603      	mov	r3, r0
 80028dc:	60b9      	str	r1, [r7, #8]
 80028de:	607a      	str	r2, [r7, #4]
 80028e0:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80028e2:	2300      	movs	r3, #0
 80028e4:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80028e6:	f7ff ff61 	bl	80027ac <__NVIC_GetPriorityGrouping>
 80028ea:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80028ec:	687a      	ldr	r2, [r7, #4]
 80028ee:	68b9      	ldr	r1, [r7, #8]
 80028f0:	6978      	ldr	r0, [r7, #20]
 80028f2:	f7ff ffb1 	bl	8002858 <NVIC_EncodePriority>
 80028f6:	4602      	mov	r2, r0
 80028f8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80028fc:	4611      	mov	r1, r2
 80028fe:	4618      	mov	r0, r3
 8002900:	f7ff ff80 	bl	8002804 <__NVIC_SetPriority>
}
 8002904:	bf00      	nop
 8002906:	3718      	adds	r7, #24
 8002908:	46bd      	mov	sp, r7
 800290a:	bd80      	pop	{r7, pc}

0800290c <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	b082      	sub	sp, #8
 8002910:	af00      	add	r7, sp, #0
 8002912:	4603      	mov	r3, r0
 8002914:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002916:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800291a:	4618      	mov	r0, r3
 800291c:	f7ff ff54 	bl	80027c8 <__NVIC_EnableIRQ>
}
 8002920:	bf00      	nop
 8002922:	3708      	adds	r7, #8
 8002924:	46bd      	mov	sp, r7
 8002926:	bd80      	pop	{r7, pc}

08002928 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b082      	sub	sp, #8
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d101      	bne.n	800293a <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8002936:	2301      	movs	r3, #1
 8002938:	e014      	b.n	8002964 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	791b      	ldrb	r3, [r3, #4]
 800293e:	b2db      	uxtb	r3, r3
 8002940:	2b00      	cmp	r3, #0
 8002942:	d105      	bne.n	8002950 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2200      	movs	r2, #0
 8002948:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800294a:	6878      	ldr	r0, [r7, #4]
 800294c:	f7fe fff4 	bl	8001938 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2202      	movs	r2, #2
 8002954:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2200      	movs	r2, #0
 800295a:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2201      	movs	r2, #1
 8002960:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8002962:	2300      	movs	r3, #0
}
 8002964:	4618      	mov	r0, r3
 8002966:	3708      	adds	r7, #8
 8002968:	46bd      	mov	sp, r7
 800296a:	bd80      	pop	{r7, pc}

0800296c <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800296c:	b480      	push	{r7}
 800296e:	b083      	sub	sp, #12
 8002970:	af00      	add	r7, sp, #0
 8002972:	6078      	str	r0, [r7, #4]
 8002974:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	795b      	ldrb	r3, [r3, #5]
 800297a:	2b01      	cmp	r3, #1
 800297c:	d101      	bne.n	8002982 <HAL_DAC_Start+0x16>
 800297e:	2302      	movs	r3, #2
 8002980:	e040      	b.n	8002a04 <HAL_DAC_Start+0x98>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	2201      	movs	r2, #1
 8002986:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2202      	movs	r2, #2
 800298c:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	6819      	ldr	r1, [r3, #0]
 8002994:	683b      	ldr	r3, [r7, #0]
 8002996:	f003 0310 	and.w	r3, r3, #16
 800299a:	2201      	movs	r2, #1
 800299c:	409a      	lsls	r2, r3
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	430a      	orrs	r2, r1
 80029a4:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d10f      	bne.n	80029cc <HAL_DAC_Start+0x60>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	f003 033c 	and.w	r3, r3, #60	; 0x3c
 80029b6:	2b3c      	cmp	r3, #60	; 0x3c
 80029b8:	d11d      	bne.n	80029f6 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	685a      	ldr	r2, [r3, #4]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f042 0201 	orr.w	r2, r2, #1
 80029c8:	605a      	str	r2, [r3, #4]
 80029ca:	e014      	b.n	80029f6 <HAL_DAC_Start+0x8a>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	f003 0310 	and.w	r3, r3, #16
 80029dc:	213c      	movs	r1, #60	; 0x3c
 80029de:	fa01 f303 	lsl.w	r3, r1, r3
 80029e2:	429a      	cmp	r2, r3
 80029e4:	d107      	bne.n	80029f6 <HAL_DAC_Start+0x8a>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	685a      	ldr	r2, [r3, #4]
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	f042 0202 	orr.w	r2, r2, #2
 80029f4:	605a      	str	r2, [r3, #4]
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	2201      	movs	r2, #1
 80029fa:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	2200      	movs	r2, #0
 8002a00:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002a02:	2300      	movs	r3, #0
}
 8002a04:	4618      	mov	r0, r3
 8002a06:	370c      	adds	r7, #12
 8002a08:	46bd      	mov	sp, r7
 8002a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0e:	4770      	bx	lr

08002a10 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 8002a10:	b480      	push	{r7}
 8002a12:	b087      	sub	sp, #28
 8002a14:	af00      	add	r7, sp, #0
 8002a16:	60f8      	str	r0, [r7, #12]
 8002a18:	60b9      	str	r1, [r7, #8]
 8002a1a:	607a      	str	r2, [r7, #4]
 8002a1c:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 8002a1e:	2300      	movs	r3, #0
 8002a20:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 8002a28:	68bb      	ldr	r3, [r7, #8]
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d105      	bne.n	8002a3a <HAL_DAC_SetValue+0x2a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8002a2e:	697a      	ldr	r2, [r7, #20]
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	4413      	add	r3, r2
 8002a34:	3308      	adds	r3, #8
 8002a36:	617b      	str	r3, [r7, #20]
 8002a38:	e004      	b.n	8002a44 <HAL_DAC_SetValue+0x34>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 8002a3a:	697a      	ldr	r2, [r7, #20]
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	4413      	add	r3, r2
 8002a40:	3314      	adds	r3, #20
 8002a42:	617b      	str	r3, [r7, #20]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8002a44:	697b      	ldr	r3, [r7, #20]
 8002a46:	461a      	mov	r2, r3
 8002a48:	683b      	ldr	r3, [r7, #0]
 8002a4a:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8002a4c:	2300      	movs	r3, #0
}
 8002a4e:	4618      	mov	r0, r3
 8002a50:	371c      	adds	r7, #28
 8002a52:	46bd      	mov	sp, r7
 8002a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a58:	4770      	bx	lr

08002a5a <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8002a5a:	b480      	push	{r7}
 8002a5c:	b087      	sub	sp, #28
 8002a5e:	af00      	add	r7, sp, #0
 8002a60:	60f8      	str	r0, [r7, #12]
 8002a62:	60b9      	str	r1, [r7, #8]
 8002a64:	607a      	str	r2, [r7, #4]
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	795b      	ldrb	r3, [r3, #5]
 8002a6a:	2b01      	cmp	r3, #1
 8002a6c:	d101      	bne.n	8002a72 <HAL_DAC_ConfigChannel+0x18>
 8002a6e:	2302      	movs	r3, #2
 8002a70:	e03c      	b.n	8002aec <HAL_DAC_ConfigChannel+0x92>
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	2201      	movs	r2, #1
 8002a76:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	2202      	movs	r2, #2
 8002a7c:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	617b      	str	r3, [r7, #20]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1)) << (Channel & 0x10UL));
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	f003 0310 	and.w	r3, r3, #16
 8002a8c:	f640 72fe 	movw	r2, #4094	; 0xffe
 8002a90:	fa02 f303 	lsl.w	r3, r2, r3
 8002a94:	43db      	mvns	r3, r3
 8002a96:	697a      	ldr	r2, [r7, #20]
 8002a98:	4013      	ands	r3, r2
 8002a9a:	617b      	str	r3, [r7, #20]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8002a9c:	68bb      	ldr	r3, [r7, #8]
 8002a9e:	681a      	ldr	r2, [r3, #0]
 8002aa0:	68bb      	ldr	r3, [r7, #8]
 8002aa2:	685b      	ldr	r3, [r3, #4]
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	613b      	str	r3, [r7, #16]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	f003 0310 	and.w	r3, r3, #16
 8002aae:	693a      	ldr	r2, [r7, #16]
 8002ab0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab4:	697a      	ldr	r2, [r7, #20]
 8002ab6:	4313      	orrs	r3, r2
 8002ab8:	617b      	str	r3, [r7, #20]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	697a      	ldr	r2, [r7, #20]
 8002ac0:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	6819      	ldr	r1, [r3, #0]
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	f003 0310 	and.w	r3, r3, #16
 8002ace:	22c0      	movs	r2, #192	; 0xc0
 8002ad0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad4:	43da      	mvns	r2, r3
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	400a      	ands	r2, r1
 8002adc:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	2201      	movs	r2, #1
 8002ae2:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002aea:	2300      	movs	r3, #0
}
 8002aec:	4618      	mov	r0, r3
 8002aee:	371c      	adds	r7, #28
 8002af0:	46bd      	mov	sp, r7
 8002af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af6:	4770      	bx	lr

08002af8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002af8:	b480      	push	{r7}
 8002afa:	b089      	sub	sp, #36	; 0x24
 8002afc:	af00      	add	r7, sp, #0
 8002afe:	6078      	str	r0, [r7, #4]
 8002b00:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002b02:	2300      	movs	r3, #0
 8002b04:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002b06:	2300      	movs	r3, #0
 8002b08:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002b0e:	2300      	movs	r3, #0
 8002b10:	61fb      	str	r3, [r7, #28]
 8002b12:	e16b      	b.n	8002dec <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002b14:	2201      	movs	r2, #1
 8002b16:	69fb      	ldr	r3, [r7, #28]
 8002b18:	fa02 f303 	lsl.w	r3, r2, r3
 8002b1c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002b1e:	683b      	ldr	r3, [r7, #0]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	697a      	ldr	r2, [r7, #20]
 8002b24:	4013      	ands	r3, r2
 8002b26:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002b28:	693a      	ldr	r2, [r7, #16]
 8002b2a:	697b      	ldr	r3, [r7, #20]
 8002b2c:	429a      	cmp	r2, r3
 8002b2e:	f040 815a 	bne.w	8002de6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b32:	683b      	ldr	r3, [r7, #0]
 8002b34:	685b      	ldr	r3, [r3, #4]
 8002b36:	f003 0303 	and.w	r3, r3, #3
 8002b3a:	2b01      	cmp	r3, #1
 8002b3c:	d005      	beq.n	8002b4a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002b46:	2b02      	cmp	r3, #2
 8002b48:	d130      	bne.n	8002bac <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	689b      	ldr	r3, [r3, #8]
 8002b4e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002b50:	69fb      	ldr	r3, [r7, #28]
 8002b52:	005b      	lsls	r3, r3, #1
 8002b54:	2203      	movs	r2, #3
 8002b56:	fa02 f303 	lsl.w	r3, r2, r3
 8002b5a:	43db      	mvns	r3, r3
 8002b5c:	69ba      	ldr	r2, [r7, #24]
 8002b5e:	4013      	ands	r3, r2
 8002b60:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002b62:	683b      	ldr	r3, [r7, #0]
 8002b64:	68da      	ldr	r2, [r3, #12]
 8002b66:	69fb      	ldr	r3, [r7, #28]
 8002b68:	005b      	lsls	r3, r3, #1
 8002b6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6e:	69ba      	ldr	r2, [r7, #24]
 8002b70:	4313      	orrs	r3, r2
 8002b72:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	69ba      	ldr	r2, [r7, #24]
 8002b78:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	685b      	ldr	r3, [r3, #4]
 8002b7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002b80:	2201      	movs	r2, #1
 8002b82:	69fb      	ldr	r3, [r7, #28]
 8002b84:	fa02 f303 	lsl.w	r3, r2, r3
 8002b88:	43db      	mvns	r3, r3
 8002b8a:	69ba      	ldr	r2, [r7, #24]
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	091b      	lsrs	r3, r3, #4
 8002b96:	f003 0201 	and.w	r2, r3, #1
 8002b9a:	69fb      	ldr	r3, [r7, #28]
 8002b9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002ba0:	69ba      	ldr	r2, [r7, #24]
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	69ba      	ldr	r2, [r7, #24]
 8002baa:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002bac:	683b      	ldr	r3, [r7, #0]
 8002bae:	685b      	ldr	r3, [r3, #4]
 8002bb0:	f003 0303 	and.w	r3, r3, #3
 8002bb4:	2b03      	cmp	r3, #3
 8002bb6:	d017      	beq.n	8002be8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	68db      	ldr	r3, [r3, #12]
 8002bbc:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002bbe:	69fb      	ldr	r3, [r7, #28]
 8002bc0:	005b      	lsls	r3, r3, #1
 8002bc2:	2203      	movs	r2, #3
 8002bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002bc8:	43db      	mvns	r3, r3
 8002bca:	69ba      	ldr	r2, [r7, #24]
 8002bcc:	4013      	ands	r3, r2
 8002bce:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002bd0:	683b      	ldr	r3, [r7, #0]
 8002bd2:	689a      	ldr	r2, [r3, #8]
 8002bd4:	69fb      	ldr	r3, [r7, #28]
 8002bd6:	005b      	lsls	r3, r3, #1
 8002bd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bdc:	69ba      	ldr	r2, [r7, #24]
 8002bde:	4313      	orrs	r3, r2
 8002be0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	69ba      	ldr	r2, [r7, #24]
 8002be6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002be8:	683b      	ldr	r3, [r7, #0]
 8002bea:	685b      	ldr	r3, [r3, #4]
 8002bec:	f003 0303 	and.w	r3, r3, #3
 8002bf0:	2b02      	cmp	r3, #2
 8002bf2:	d123      	bne.n	8002c3c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002bf4:	69fb      	ldr	r3, [r7, #28]
 8002bf6:	08da      	lsrs	r2, r3, #3
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	3208      	adds	r2, #8
 8002bfc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c00:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002c02:	69fb      	ldr	r3, [r7, #28]
 8002c04:	f003 0307 	and.w	r3, r3, #7
 8002c08:	009b      	lsls	r3, r3, #2
 8002c0a:	220f      	movs	r2, #15
 8002c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c10:	43db      	mvns	r3, r3
 8002c12:	69ba      	ldr	r2, [r7, #24]
 8002c14:	4013      	ands	r3, r2
 8002c16:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	691a      	ldr	r2, [r3, #16]
 8002c1c:	69fb      	ldr	r3, [r7, #28]
 8002c1e:	f003 0307 	and.w	r3, r3, #7
 8002c22:	009b      	lsls	r3, r3, #2
 8002c24:	fa02 f303 	lsl.w	r3, r2, r3
 8002c28:	69ba      	ldr	r2, [r7, #24]
 8002c2a:	4313      	orrs	r3, r2
 8002c2c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002c2e:	69fb      	ldr	r3, [r7, #28]
 8002c30:	08da      	lsrs	r2, r3, #3
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	3208      	adds	r2, #8
 8002c36:	69b9      	ldr	r1, [r7, #24]
 8002c38:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002c42:	69fb      	ldr	r3, [r7, #28]
 8002c44:	005b      	lsls	r3, r3, #1
 8002c46:	2203      	movs	r2, #3
 8002c48:	fa02 f303 	lsl.w	r3, r2, r3
 8002c4c:	43db      	mvns	r3, r3
 8002c4e:	69ba      	ldr	r2, [r7, #24]
 8002c50:	4013      	ands	r3, r2
 8002c52:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	685b      	ldr	r3, [r3, #4]
 8002c58:	f003 0203 	and.w	r2, r3, #3
 8002c5c:	69fb      	ldr	r3, [r7, #28]
 8002c5e:	005b      	lsls	r3, r3, #1
 8002c60:	fa02 f303 	lsl.w	r3, r2, r3
 8002c64:	69ba      	ldr	r2, [r7, #24]
 8002c66:	4313      	orrs	r3, r2
 8002c68:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	69ba      	ldr	r2, [r7, #24]
 8002c6e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	685b      	ldr	r3, [r3, #4]
 8002c74:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	f000 80b4 	beq.w	8002de6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c7e:	2300      	movs	r3, #0
 8002c80:	60fb      	str	r3, [r7, #12]
 8002c82:	4b60      	ldr	r3, [pc, #384]	; (8002e04 <HAL_GPIO_Init+0x30c>)
 8002c84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c86:	4a5f      	ldr	r2, [pc, #380]	; (8002e04 <HAL_GPIO_Init+0x30c>)
 8002c88:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002c8c:	6453      	str	r3, [r2, #68]	; 0x44
 8002c8e:	4b5d      	ldr	r3, [pc, #372]	; (8002e04 <HAL_GPIO_Init+0x30c>)
 8002c90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c92:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002c96:	60fb      	str	r3, [r7, #12]
 8002c98:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002c9a:	4a5b      	ldr	r2, [pc, #364]	; (8002e08 <HAL_GPIO_Init+0x310>)
 8002c9c:	69fb      	ldr	r3, [r7, #28]
 8002c9e:	089b      	lsrs	r3, r3, #2
 8002ca0:	3302      	adds	r3, #2
 8002ca2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ca6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002ca8:	69fb      	ldr	r3, [r7, #28]
 8002caa:	f003 0303 	and.w	r3, r3, #3
 8002cae:	009b      	lsls	r3, r3, #2
 8002cb0:	220f      	movs	r2, #15
 8002cb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002cb6:	43db      	mvns	r3, r3
 8002cb8:	69ba      	ldr	r2, [r7, #24]
 8002cba:	4013      	ands	r3, r2
 8002cbc:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	4a52      	ldr	r2, [pc, #328]	; (8002e0c <HAL_GPIO_Init+0x314>)
 8002cc2:	4293      	cmp	r3, r2
 8002cc4:	d02b      	beq.n	8002d1e <HAL_GPIO_Init+0x226>
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	4a51      	ldr	r2, [pc, #324]	; (8002e10 <HAL_GPIO_Init+0x318>)
 8002cca:	4293      	cmp	r3, r2
 8002ccc:	d025      	beq.n	8002d1a <HAL_GPIO_Init+0x222>
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	4a50      	ldr	r2, [pc, #320]	; (8002e14 <HAL_GPIO_Init+0x31c>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d01f      	beq.n	8002d16 <HAL_GPIO_Init+0x21e>
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	4a4f      	ldr	r2, [pc, #316]	; (8002e18 <HAL_GPIO_Init+0x320>)
 8002cda:	4293      	cmp	r3, r2
 8002cdc:	d019      	beq.n	8002d12 <HAL_GPIO_Init+0x21a>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	4a4e      	ldr	r2, [pc, #312]	; (8002e1c <HAL_GPIO_Init+0x324>)
 8002ce2:	4293      	cmp	r3, r2
 8002ce4:	d013      	beq.n	8002d0e <HAL_GPIO_Init+0x216>
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	4a4d      	ldr	r2, [pc, #308]	; (8002e20 <HAL_GPIO_Init+0x328>)
 8002cea:	4293      	cmp	r3, r2
 8002cec:	d00d      	beq.n	8002d0a <HAL_GPIO_Init+0x212>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	4a4c      	ldr	r2, [pc, #304]	; (8002e24 <HAL_GPIO_Init+0x32c>)
 8002cf2:	4293      	cmp	r3, r2
 8002cf4:	d007      	beq.n	8002d06 <HAL_GPIO_Init+0x20e>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	4a4b      	ldr	r2, [pc, #300]	; (8002e28 <HAL_GPIO_Init+0x330>)
 8002cfa:	4293      	cmp	r3, r2
 8002cfc:	d101      	bne.n	8002d02 <HAL_GPIO_Init+0x20a>
 8002cfe:	2307      	movs	r3, #7
 8002d00:	e00e      	b.n	8002d20 <HAL_GPIO_Init+0x228>
 8002d02:	2308      	movs	r3, #8
 8002d04:	e00c      	b.n	8002d20 <HAL_GPIO_Init+0x228>
 8002d06:	2306      	movs	r3, #6
 8002d08:	e00a      	b.n	8002d20 <HAL_GPIO_Init+0x228>
 8002d0a:	2305      	movs	r3, #5
 8002d0c:	e008      	b.n	8002d20 <HAL_GPIO_Init+0x228>
 8002d0e:	2304      	movs	r3, #4
 8002d10:	e006      	b.n	8002d20 <HAL_GPIO_Init+0x228>
 8002d12:	2303      	movs	r3, #3
 8002d14:	e004      	b.n	8002d20 <HAL_GPIO_Init+0x228>
 8002d16:	2302      	movs	r3, #2
 8002d18:	e002      	b.n	8002d20 <HAL_GPIO_Init+0x228>
 8002d1a:	2301      	movs	r3, #1
 8002d1c:	e000      	b.n	8002d20 <HAL_GPIO_Init+0x228>
 8002d1e:	2300      	movs	r3, #0
 8002d20:	69fa      	ldr	r2, [r7, #28]
 8002d22:	f002 0203 	and.w	r2, r2, #3
 8002d26:	0092      	lsls	r2, r2, #2
 8002d28:	4093      	lsls	r3, r2
 8002d2a:	69ba      	ldr	r2, [r7, #24]
 8002d2c:	4313      	orrs	r3, r2
 8002d2e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002d30:	4935      	ldr	r1, [pc, #212]	; (8002e08 <HAL_GPIO_Init+0x310>)
 8002d32:	69fb      	ldr	r3, [r7, #28]
 8002d34:	089b      	lsrs	r3, r3, #2
 8002d36:	3302      	adds	r3, #2
 8002d38:	69ba      	ldr	r2, [r7, #24]
 8002d3a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002d3e:	4b3b      	ldr	r3, [pc, #236]	; (8002e2c <HAL_GPIO_Init+0x334>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d44:	693b      	ldr	r3, [r7, #16]
 8002d46:	43db      	mvns	r3, r3
 8002d48:	69ba      	ldr	r2, [r7, #24]
 8002d4a:	4013      	ands	r3, r2
 8002d4c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002d4e:	683b      	ldr	r3, [r7, #0]
 8002d50:	685b      	ldr	r3, [r3, #4]
 8002d52:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d003      	beq.n	8002d62 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002d5a:	69ba      	ldr	r2, [r7, #24]
 8002d5c:	693b      	ldr	r3, [r7, #16]
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002d62:	4a32      	ldr	r2, [pc, #200]	; (8002e2c <HAL_GPIO_Init+0x334>)
 8002d64:	69bb      	ldr	r3, [r7, #24]
 8002d66:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8002d68:	4b30      	ldr	r3, [pc, #192]	; (8002e2c <HAL_GPIO_Init+0x334>)
 8002d6a:	685b      	ldr	r3, [r3, #4]
 8002d6c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	43db      	mvns	r3, r3
 8002d72:	69ba      	ldr	r2, [r7, #24]
 8002d74:	4013      	ands	r3, r2
 8002d76:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d003      	beq.n	8002d8c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002d84:	69ba      	ldr	r2, [r7, #24]
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	4313      	orrs	r3, r2
 8002d8a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002d8c:	4a27      	ldr	r2, [pc, #156]	; (8002e2c <HAL_GPIO_Init+0x334>)
 8002d8e:	69bb      	ldr	r3, [r7, #24]
 8002d90:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002d92:	4b26      	ldr	r3, [pc, #152]	; (8002e2c <HAL_GPIO_Init+0x334>)
 8002d94:	689b      	ldr	r3, [r3, #8]
 8002d96:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002d98:	693b      	ldr	r3, [r7, #16]
 8002d9a:	43db      	mvns	r3, r3
 8002d9c:	69ba      	ldr	r2, [r7, #24]
 8002d9e:	4013      	ands	r3, r2
 8002da0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002da2:	683b      	ldr	r3, [r7, #0]
 8002da4:	685b      	ldr	r3, [r3, #4]
 8002da6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d003      	beq.n	8002db6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002dae:	69ba      	ldr	r2, [r7, #24]
 8002db0:	693b      	ldr	r3, [r7, #16]
 8002db2:	4313      	orrs	r3, r2
 8002db4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002db6:	4a1d      	ldr	r2, [pc, #116]	; (8002e2c <HAL_GPIO_Init+0x334>)
 8002db8:	69bb      	ldr	r3, [r7, #24]
 8002dba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002dbc:	4b1b      	ldr	r3, [pc, #108]	; (8002e2c <HAL_GPIO_Init+0x334>)
 8002dbe:	68db      	ldr	r3, [r3, #12]
 8002dc0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002dc2:	693b      	ldr	r3, [r7, #16]
 8002dc4:	43db      	mvns	r3, r3
 8002dc6:	69ba      	ldr	r2, [r7, #24]
 8002dc8:	4013      	ands	r3, r2
 8002dca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002dcc:	683b      	ldr	r3, [r7, #0]
 8002dce:	685b      	ldr	r3, [r3, #4]
 8002dd0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d003      	beq.n	8002de0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002dd8:	69ba      	ldr	r2, [r7, #24]
 8002dda:	693b      	ldr	r3, [r7, #16]
 8002ddc:	4313      	orrs	r3, r2
 8002dde:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002de0:	4a12      	ldr	r2, [pc, #72]	; (8002e2c <HAL_GPIO_Init+0x334>)
 8002de2:	69bb      	ldr	r3, [r7, #24]
 8002de4:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002de6:	69fb      	ldr	r3, [r7, #28]
 8002de8:	3301      	adds	r3, #1
 8002dea:	61fb      	str	r3, [r7, #28]
 8002dec:	69fb      	ldr	r3, [r7, #28]
 8002dee:	2b0f      	cmp	r3, #15
 8002df0:	f67f ae90 	bls.w	8002b14 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002df4:	bf00      	nop
 8002df6:	bf00      	nop
 8002df8:	3724      	adds	r7, #36	; 0x24
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr
 8002e02:	bf00      	nop
 8002e04:	40023800 	.word	0x40023800
 8002e08:	40013800 	.word	0x40013800
 8002e0c:	40020000 	.word	0x40020000
 8002e10:	40020400 	.word	0x40020400
 8002e14:	40020800 	.word	0x40020800
 8002e18:	40020c00 	.word	0x40020c00
 8002e1c:	40021000 	.word	0x40021000
 8002e20:	40021400 	.word	0x40021400
 8002e24:	40021800 	.word	0x40021800
 8002e28:	40021c00 	.word	0x40021c00
 8002e2c:	40013c00 	.word	0x40013c00

08002e30 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002e30:	b480      	push	{r7}
 8002e32:	b083      	sub	sp, #12
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
 8002e38:	460b      	mov	r3, r1
 8002e3a:	807b      	strh	r3, [r7, #2]
 8002e3c:	4613      	mov	r3, r2
 8002e3e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002e40:	787b      	ldrb	r3, [r7, #1]
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d003      	beq.n	8002e4e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002e46:	887a      	ldrh	r2, [r7, #2]
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002e4c:	e003      	b.n	8002e56 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002e4e:	887b      	ldrh	r3, [r7, #2]
 8002e50:	041a      	lsls	r2, r3, #16
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	619a      	str	r2, [r3, #24]
}
 8002e56:	bf00      	nop
 8002e58:	370c      	adds	r7, #12
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e60:	4770      	bx	lr

08002e62 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002e62:	b480      	push	{r7}
 8002e64:	b085      	sub	sp, #20
 8002e66:	af00      	add	r7, sp, #0
 8002e68:	6078      	str	r0, [r7, #4]
 8002e6a:	460b      	mov	r3, r1
 8002e6c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	695b      	ldr	r3, [r3, #20]
 8002e72:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002e74:	887a      	ldrh	r2, [r7, #2]
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	4013      	ands	r3, r2
 8002e7a:	041a      	lsls	r2, r3, #16
 8002e7c:	68fb      	ldr	r3, [r7, #12]
 8002e7e:	43d9      	mvns	r1, r3
 8002e80:	887b      	ldrh	r3, [r7, #2]
 8002e82:	400b      	ands	r3, r1
 8002e84:	431a      	orrs	r2, r3
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	619a      	str	r2, [r3, #24]
}
 8002e8a:	bf00      	nop
 8002e8c:	3714      	adds	r7, #20
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e94:	4770      	bx	lr
	...

08002e98 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002e98:	b580      	push	{r7, lr}
 8002e9a:	b086      	sub	sp, #24
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d101      	bne.n	8002eaa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ea6:	2301      	movs	r3, #1
 8002ea8:	e264      	b.n	8003374 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	f003 0301 	and.w	r3, r3, #1
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d075      	beq.n	8002fa2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002eb6:	4ba3      	ldr	r3, [pc, #652]	; (8003144 <HAL_RCC_OscConfig+0x2ac>)
 8002eb8:	689b      	ldr	r3, [r3, #8]
 8002eba:	f003 030c 	and.w	r3, r3, #12
 8002ebe:	2b04      	cmp	r3, #4
 8002ec0:	d00c      	beq.n	8002edc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ec2:	4ba0      	ldr	r3, [pc, #640]	; (8003144 <HAL_RCC_OscConfig+0x2ac>)
 8002ec4:	689b      	ldr	r3, [r3, #8]
 8002ec6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002eca:	2b08      	cmp	r3, #8
 8002ecc:	d112      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ece:	4b9d      	ldr	r3, [pc, #628]	; (8003144 <HAL_RCC_OscConfig+0x2ac>)
 8002ed0:	685b      	ldr	r3, [r3, #4]
 8002ed2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002ed6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002eda:	d10b      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002edc:	4b99      	ldr	r3, [pc, #612]	; (8003144 <HAL_RCC_OscConfig+0x2ac>)
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d05b      	beq.n	8002fa0 <HAL_RCC_OscConfig+0x108>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d157      	bne.n	8002fa0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002ef0:	2301      	movs	r3, #1
 8002ef2:	e23f      	b.n	8003374 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	685b      	ldr	r3, [r3, #4]
 8002ef8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002efc:	d106      	bne.n	8002f0c <HAL_RCC_OscConfig+0x74>
 8002efe:	4b91      	ldr	r3, [pc, #580]	; (8003144 <HAL_RCC_OscConfig+0x2ac>)
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	4a90      	ldr	r2, [pc, #576]	; (8003144 <HAL_RCC_OscConfig+0x2ac>)
 8002f04:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f08:	6013      	str	r3, [r2, #0]
 8002f0a:	e01d      	b.n	8002f48 <HAL_RCC_OscConfig+0xb0>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002f14:	d10c      	bne.n	8002f30 <HAL_RCC_OscConfig+0x98>
 8002f16:	4b8b      	ldr	r3, [pc, #556]	; (8003144 <HAL_RCC_OscConfig+0x2ac>)
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	4a8a      	ldr	r2, [pc, #552]	; (8003144 <HAL_RCC_OscConfig+0x2ac>)
 8002f1c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f20:	6013      	str	r3, [r2, #0]
 8002f22:	4b88      	ldr	r3, [pc, #544]	; (8003144 <HAL_RCC_OscConfig+0x2ac>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	4a87      	ldr	r2, [pc, #540]	; (8003144 <HAL_RCC_OscConfig+0x2ac>)
 8002f28:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f2c:	6013      	str	r3, [r2, #0]
 8002f2e:	e00b      	b.n	8002f48 <HAL_RCC_OscConfig+0xb0>
 8002f30:	4b84      	ldr	r3, [pc, #528]	; (8003144 <HAL_RCC_OscConfig+0x2ac>)
 8002f32:	681b      	ldr	r3, [r3, #0]
 8002f34:	4a83      	ldr	r2, [pc, #524]	; (8003144 <HAL_RCC_OscConfig+0x2ac>)
 8002f36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f3a:	6013      	str	r3, [r2, #0]
 8002f3c:	4b81      	ldr	r3, [pc, #516]	; (8003144 <HAL_RCC_OscConfig+0x2ac>)
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	4a80      	ldr	r2, [pc, #512]	; (8003144 <HAL_RCC_OscConfig+0x2ac>)
 8002f42:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f46:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	685b      	ldr	r3, [r3, #4]
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d013      	beq.n	8002f78 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f50:	f7ff f89e 	bl	8002090 <HAL_GetTick>
 8002f54:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f56:	e008      	b.n	8002f6a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f58:	f7ff f89a 	bl	8002090 <HAL_GetTick>
 8002f5c:	4602      	mov	r2, r0
 8002f5e:	693b      	ldr	r3, [r7, #16]
 8002f60:	1ad3      	subs	r3, r2, r3
 8002f62:	2b64      	cmp	r3, #100	; 0x64
 8002f64:	d901      	bls.n	8002f6a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002f66:	2303      	movs	r3, #3
 8002f68:	e204      	b.n	8003374 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f6a:	4b76      	ldr	r3, [pc, #472]	; (8003144 <HAL_RCC_OscConfig+0x2ac>)
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f72:	2b00      	cmp	r3, #0
 8002f74:	d0f0      	beq.n	8002f58 <HAL_RCC_OscConfig+0xc0>
 8002f76:	e014      	b.n	8002fa2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002f78:	f7ff f88a 	bl	8002090 <HAL_GetTick>
 8002f7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f7e:	e008      	b.n	8002f92 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002f80:	f7ff f886 	bl	8002090 <HAL_GetTick>
 8002f84:	4602      	mov	r2, r0
 8002f86:	693b      	ldr	r3, [r7, #16]
 8002f88:	1ad3      	subs	r3, r2, r3
 8002f8a:	2b64      	cmp	r3, #100	; 0x64
 8002f8c:	d901      	bls.n	8002f92 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002f8e:	2303      	movs	r3, #3
 8002f90:	e1f0      	b.n	8003374 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002f92:	4b6c      	ldr	r3, [pc, #432]	; (8003144 <HAL_RCC_OscConfig+0x2ac>)
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d1f0      	bne.n	8002f80 <HAL_RCC_OscConfig+0xe8>
 8002f9e:	e000      	b.n	8002fa2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fa0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	f003 0302 	and.w	r3, r3, #2
 8002faa:	2b00      	cmp	r3, #0
 8002fac:	d063      	beq.n	8003076 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002fae:	4b65      	ldr	r3, [pc, #404]	; (8003144 <HAL_RCC_OscConfig+0x2ac>)
 8002fb0:	689b      	ldr	r3, [r3, #8]
 8002fb2:	f003 030c 	and.w	r3, r3, #12
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d00b      	beq.n	8002fd2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fba:	4b62      	ldr	r3, [pc, #392]	; (8003144 <HAL_RCC_OscConfig+0x2ac>)
 8002fbc:	689b      	ldr	r3, [r3, #8]
 8002fbe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002fc2:	2b08      	cmp	r3, #8
 8002fc4:	d11c      	bne.n	8003000 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002fc6:	4b5f      	ldr	r3, [pc, #380]	; (8003144 <HAL_RCC_OscConfig+0x2ac>)
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d116      	bne.n	8003000 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002fd2:	4b5c      	ldr	r3, [pc, #368]	; (8003144 <HAL_RCC_OscConfig+0x2ac>)
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f003 0302 	and.w	r3, r3, #2
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d005      	beq.n	8002fea <HAL_RCC_OscConfig+0x152>
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	68db      	ldr	r3, [r3, #12]
 8002fe2:	2b01      	cmp	r3, #1
 8002fe4:	d001      	beq.n	8002fea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	e1c4      	b.n	8003374 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fea:	4b56      	ldr	r3, [pc, #344]	; (8003144 <HAL_RCC_OscConfig+0x2ac>)
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	691b      	ldr	r3, [r3, #16]
 8002ff6:	00db      	lsls	r3, r3, #3
 8002ff8:	4952      	ldr	r1, [pc, #328]	; (8003144 <HAL_RCC_OscConfig+0x2ac>)
 8002ffa:	4313      	orrs	r3, r2
 8002ffc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ffe:	e03a      	b.n	8003076 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	68db      	ldr	r3, [r3, #12]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d020      	beq.n	800304a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003008:	4b4f      	ldr	r3, [pc, #316]	; (8003148 <HAL_RCC_OscConfig+0x2b0>)
 800300a:	2201      	movs	r2, #1
 800300c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800300e:	f7ff f83f 	bl	8002090 <HAL_GetTick>
 8003012:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003014:	e008      	b.n	8003028 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003016:	f7ff f83b 	bl	8002090 <HAL_GetTick>
 800301a:	4602      	mov	r2, r0
 800301c:	693b      	ldr	r3, [r7, #16]
 800301e:	1ad3      	subs	r3, r2, r3
 8003020:	2b02      	cmp	r3, #2
 8003022:	d901      	bls.n	8003028 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003024:	2303      	movs	r3, #3
 8003026:	e1a5      	b.n	8003374 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003028:	4b46      	ldr	r3, [pc, #280]	; (8003144 <HAL_RCC_OscConfig+0x2ac>)
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0302 	and.w	r3, r3, #2
 8003030:	2b00      	cmp	r3, #0
 8003032:	d0f0      	beq.n	8003016 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003034:	4b43      	ldr	r3, [pc, #268]	; (8003144 <HAL_RCC_OscConfig+0x2ac>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	691b      	ldr	r3, [r3, #16]
 8003040:	00db      	lsls	r3, r3, #3
 8003042:	4940      	ldr	r1, [pc, #256]	; (8003144 <HAL_RCC_OscConfig+0x2ac>)
 8003044:	4313      	orrs	r3, r2
 8003046:	600b      	str	r3, [r1, #0]
 8003048:	e015      	b.n	8003076 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800304a:	4b3f      	ldr	r3, [pc, #252]	; (8003148 <HAL_RCC_OscConfig+0x2b0>)
 800304c:	2200      	movs	r2, #0
 800304e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003050:	f7ff f81e 	bl	8002090 <HAL_GetTick>
 8003054:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003056:	e008      	b.n	800306a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003058:	f7ff f81a 	bl	8002090 <HAL_GetTick>
 800305c:	4602      	mov	r2, r0
 800305e:	693b      	ldr	r3, [r7, #16]
 8003060:	1ad3      	subs	r3, r2, r3
 8003062:	2b02      	cmp	r3, #2
 8003064:	d901      	bls.n	800306a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003066:	2303      	movs	r3, #3
 8003068:	e184      	b.n	8003374 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800306a:	4b36      	ldr	r3, [pc, #216]	; (8003144 <HAL_RCC_OscConfig+0x2ac>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f003 0302 	and.w	r3, r3, #2
 8003072:	2b00      	cmp	r3, #0
 8003074:	d1f0      	bne.n	8003058 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	f003 0308 	and.w	r3, r3, #8
 800307e:	2b00      	cmp	r3, #0
 8003080:	d030      	beq.n	80030e4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	695b      	ldr	r3, [r3, #20]
 8003086:	2b00      	cmp	r3, #0
 8003088:	d016      	beq.n	80030b8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800308a:	4b30      	ldr	r3, [pc, #192]	; (800314c <HAL_RCC_OscConfig+0x2b4>)
 800308c:	2201      	movs	r2, #1
 800308e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003090:	f7fe fffe 	bl	8002090 <HAL_GetTick>
 8003094:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003096:	e008      	b.n	80030aa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003098:	f7fe fffa 	bl	8002090 <HAL_GetTick>
 800309c:	4602      	mov	r2, r0
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	1ad3      	subs	r3, r2, r3
 80030a2:	2b02      	cmp	r3, #2
 80030a4:	d901      	bls.n	80030aa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80030a6:	2303      	movs	r3, #3
 80030a8:	e164      	b.n	8003374 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80030aa:	4b26      	ldr	r3, [pc, #152]	; (8003144 <HAL_RCC_OscConfig+0x2ac>)
 80030ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80030ae:	f003 0302 	and.w	r3, r3, #2
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d0f0      	beq.n	8003098 <HAL_RCC_OscConfig+0x200>
 80030b6:	e015      	b.n	80030e4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80030b8:	4b24      	ldr	r3, [pc, #144]	; (800314c <HAL_RCC_OscConfig+0x2b4>)
 80030ba:	2200      	movs	r2, #0
 80030bc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80030be:	f7fe ffe7 	bl	8002090 <HAL_GetTick>
 80030c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030c4:	e008      	b.n	80030d8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80030c6:	f7fe ffe3 	bl	8002090 <HAL_GetTick>
 80030ca:	4602      	mov	r2, r0
 80030cc:	693b      	ldr	r3, [r7, #16]
 80030ce:	1ad3      	subs	r3, r2, r3
 80030d0:	2b02      	cmp	r3, #2
 80030d2:	d901      	bls.n	80030d8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80030d4:	2303      	movs	r3, #3
 80030d6:	e14d      	b.n	8003374 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80030d8:	4b1a      	ldr	r3, [pc, #104]	; (8003144 <HAL_RCC_OscConfig+0x2ac>)
 80030da:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80030dc:	f003 0302 	and.w	r3, r3, #2
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d1f0      	bne.n	80030c6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f003 0304 	and.w	r3, r3, #4
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	f000 80a0 	beq.w	8003232 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030f2:	2300      	movs	r3, #0
 80030f4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030f6:	4b13      	ldr	r3, [pc, #76]	; (8003144 <HAL_RCC_OscConfig+0x2ac>)
 80030f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d10f      	bne.n	8003122 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003102:	2300      	movs	r3, #0
 8003104:	60bb      	str	r3, [r7, #8]
 8003106:	4b0f      	ldr	r3, [pc, #60]	; (8003144 <HAL_RCC_OscConfig+0x2ac>)
 8003108:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800310a:	4a0e      	ldr	r2, [pc, #56]	; (8003144 <HAL_RCC_OscConfig+0x2ac>)
 800310c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003110:	6413      	str	r3, [r2, #64]	; 0x40
 8003112:	4b0c      	ldr	r3, [pc, #48]	; (8003144 <HAL_RCC_OscConfig+0x2ac>)
 8003114:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003116:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800311a:	60bb      	str	r3, [r7, #8]
 800311c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800311e:	2301      	movs	r3, #1
 8003120:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003122:	4b0b      	ldr	r3, [pc, #44]	; (8003150 <HAL_RCC_OscConfig+0x2b8>)
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800312a:	2b00      	cmp	r3, #0
 800312c:	d121      	bne.n	8003172 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800312e:	4b08      	ldr	r3, [pc, #32]	; (8003150 <HAL_RCC_OscConfig+0x2b8>)
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4a07      	ldr	r2, [pc, #28]	; (8003150 <HAL_RCC_OscConfig+0x2b8>)
 8003134:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003138:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800313a:	f7fe ffa9 	bl	8002090 <HAL_GetTick>
 800313e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003140:	e011      	b.n	8003166 <HAL_RCC_OscConfig+0x2ce>
 8003142:	bf00      	nop
 8003144:	40023800 	.word	0x40023800
 8003148:	42470000 	.word	0x42470000
 800314c:	42470e80 	.word	0x42470e80
 8003150:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003154:	f7fe ff9c 	bl	8002090 <HAL_GetTick>
 8003158:	4602      	mov	r2, r0
 800315a:	693b      	ldr	r3, [r7, #16]
 800315c:	1ad3      	subs	r3, r2, r3
 800315e:	2b02      	cmp	r3, #2
 8003160:	d901      	bls.n	8003166 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003162:	2303      	movs	r3, #3
 8003164:	e106      	b.n	8003374 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003166:	4b85      	ldr	r3, [pc, #532]	; (800337c <HAL_RCC_OscConfig+0x4e4>)
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800316e:	2b00      	cmp	r3, #0
 8003170:	d0f0      	beq.n	8003154 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	689b      	ldr	r3, [r3, #8]
 8003176:	2b01      	cmp	r3, #1
 8003178:	d106      	bne.n	8003188 <HAL_RCC_OscConfig+0x2f0>
 800317a:	4b81      	ldr	r3, [pc, #516]	; (8003380 <HAL_RCC_OscConfig+0x4e8>)
 800317c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800317e:	4a80      	ldr	r2, [pc, #512]	; (8003380 <HAL_RCC_OscConfig+0x4e8>)
 8003180:	f043 0301 	orr.w	r3, r3, #1
 8003184:	6713      	str	r3, [r2, #112]	; 0x70
 8003186:	e01c      	b.n	80031c2 <HAL_RCC_OscConfig+0x32a>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	689b      	ldr	r3, [r3, #8]
 800318c:	2b05      	cmp	r3, #5
 800318e:	d10c      	bne.n	80031aa <HAL_RCC_OscConfig+0x312>
 8003190:	4b7b      	ldr	r3, [pc, #492]	; (8003380 <HAL_RCC_OscConfig+0x4e8>)
 8003192:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003194:	4a7a      	ldr	r2, [pc, #488]	; (8003380 <HAL_RCC_OscConfig+0x4e8>)
 8003196:	f043 0304 	orr.w	r3, r3, #4
 800319a:	6713      	str	r3, [r2, #112]	; 0x70
 800319c:	4b78      	ldr	r3, [pc, #480]	; (8003380 <HAL_RCC_OscConfig+0x4e8>)
 800319e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031a0:	4a77      	ldr	r2, [pc, #476]	; (8003380 <HAL_RCC_OscConfig+0x4e8>)
 80031a2:	f043 0301 	orr.w	r3, r3, #1
 80031a6:	6713      	str	r3, [r2, #112]	; 0x70
 80031a8:	e00b      	b.n	80031c2 <HAL_RCC_OscConfig+0x32a>
 80031aa:	4b75      	ldr	r3, [pc, #468]	; (8003380 <HAL_RCC_OscConfig+0x4e8>)
 80031ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031ae:	4a74      	ldr	r2, [pc, #464]	; (8003380 <HAL_RCC_OscConfig+0x4e8>)
 80031b0:	f023 0301 	bic.w	r3, r3, #1
 80031b4:	6713      	str	r3, [r2, #112]	; 0x70
 80031b6:	4b72      	ldr	r3, [pc, #456]	; (8003380 <HAL_RCC_OscConfig+0x4e8>)
 80031b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031ba:	4a71      	ldr	r2, [pc, #452]	; (8003380 <HAL_RCC_OscConfig+0x4e8>)
 80031bc:	f023 0304 	bic.w	r3, r3, #4
 80031c0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	689b      	ldr	r3, [r3, #8]
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d015      	beq.n	80031f6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031ca:	f7fe ff61 	bl	8002090 <HAL_GetTick>
 80031ce:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031d0:	e00a      	b.n	80031e8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031d2:	f7fe ff5d 	bl	8002090 <HAL_GetTick>
 80031d6:	4602      	mov	r2, r0
 80031d8:	693b      	ldr	r3, [r7, #16]
 80031da:	1ad3      	subs	r3, r2, r3
 80031dc:	f241 3288 	movw	r2, #5000	; 0x1388
 80031e0:	4293      	cmp	r3, r2
 80031e2:	d901      	bls.n	80031e8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80031e4:	2303      	movs	r3, #3
 80031e6:	e0c5      	b.n	8003374 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80031e8:	4b65      	ldr	r3, [pc, #404]	; (8003380 <HAL_RCC_OscConfig+0x4e8>)
 80031ea:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031ec:	f003 0302 	and.w	r3, r3, #2
 80031f0:	2b00      	cmp	r3, #0
 80031f2:	d0ee      	beq.n	80031d2 <HAL_RCC_OscConfig+0x33a>
 80031f4:	e014      	b.n	8003220 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031f6:	f7fe ff4b 	bl	8002090 <HAL_GetTick>
 80031fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80031fc:	e00a      	b.n	8003214 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80031fe:	f7fe ff47 	bl	8002090 <HAL_GetTick>
 8003202:	4602      	mov	r2, r0
 8003204:	693b      	ldr	r3, [r7, #16]
 8003206:	1ad3      	subs	r3, r2, r3
 8003208:	f241 3288 	movw	r2, #5000	; 0x1388
 800320c:	4293      	cmp	r3, r2
 800320e:	d901      	bls.n	8003214 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003210:	2303      	movs	r3, #3
 8003212:	e0af      	b.n	8003374 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003214:	4b5a      	ldr	r3, [pc, #360]	; (8003380 <HAL_RCC_OscConfig+0x4e8>)
 8003216:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003218:	f003 0302 	and.w	r3, r3, #2
 800321c:	2b00      	cmp	r3, #0
 800321e:	d1ee      	bne.n	80031fe <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003220:	7dfb      	ldrb	r3, [r7, #23]
 8003222:	2b01      	cmp	r3, #1
 8003224:	d105      	bne.n	8003232 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003226:	4b56      	ldr	r3, [pc, #344]	; (8003380 <HAL_RCC_OscConfig+0x4e8>)
 8003228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800322a:	4a55      	ldr	r2, [pc, #340]	; (8003380 <HAL_RCC_OscConfig+0x4e8>)
 800322c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003230:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	699b      	ldr	r3, [r3, #24]
 8003236:	2b00      	cmp	r3, #0
 8003238:	f000 809b 	beq.w	8003372 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800323c:	4b50      	ldr	r3, [pc, #320]	; (8003380 <HAL_RCC_OscConfig+0x4e8>)
 800323e:	689b      	ldr	r3, [r3, #8]
 8003240:	f003 030c 	and.w	r3, r3, #12
 8003244:	2b08      	cmp	r3, #8
 8003246:	d05c      	beq.n	8003302 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	699b      	ldr	r3, [r3, #24]
 800324c:	2b02      	cmp	r3, #2
 800324e:	d141      	bne.n	80032d4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003250:	4b4c      	ldr	r3, [pc, #304]	; (8003384 <HAL_RCC_OscConfig+0x4ec>)
 8003252:	2200      	movs	r2, #0
 8003254:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003256:	f7fe ff1b 	bl	8002090 <HAL_GetTick>
 800325a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800325c:	e008      	b.n	8003270 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800325e:	f7fe ff17 	bl	8002090 <HAL_GetTick>
 8003262:	4602      	mov	r2, r0
 8003264:	693b      	ldr	r3, [r7, #16]
 8003266:	1ad3      	subs	r3, r2, r3
 8003268:	2b02      	cmp	r3, #2
 800326a:	d901      	bls.n	8003270 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 800326c:	2303      	movs	r3, #3
 800326e:	e081      	b.n	8003374 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003270:	4b43      	ldr	r3, [pc, #268]	; (8003380 <HAL_RCC_OscConfig+0x4e8>)
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003278:	2b00      	cmp	r3, #0
 800327a:	d1f0      	bne.n	800325e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	69da      	ldr	r2, [r3, #28]
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6a1b      	ldr	r3, [r3, #32]
 8003284:	431a      	orrs	r2, r3
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800328a:	019b      	lsls	r3, r3, #6
 800328c:	431a      	orrs	r2, r3
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003292:	085b      	lsrs	r3, r3, #1
 8003294:	3b01      	subs	r3, #1
 8003296:	041b      	lsls	r3, r3, #16
 8003298:	431a      	orrs	r2, r3
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800329e:	061b      	lsls	r3, r3, #24
 80032a0:	4937      	ldr	r1, [pc, #220]	; (8003380 <HAL_RCC_OscConfig+0x4e8>)
 80032a2:	4313      	orrs	r3, r2
 80032a4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80032a6:	4b37      	ldr	r3, [pc, #220]	; (8003384 <HAL_RCC_OscConfig+0x4ec>)
 80032a8:	2201      	movs	r2, #1
 80032aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032ac:	f7fe fef0 	bl	8002090 <HAL_GetTick>
 80032b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032b2:	e008      	b.n	80032c6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032b4:	f7fe feec 	bl	8002090 <HAL_GetTick>
 80032b8:	4602      	mov	r2, r0
 80032ba:	693b      	ldr	r3, [r7, #16]
 80032bc:	1ad3      	subs	r3, r2, r3
 80032be:	2b02      	cmp	r3, #2
 80032c0:	d901      	bls.n	80032c6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80032c2:	2303      	movs	r3, #3
 80032c4:	e056      	b.n	8003374 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80032c6:	4b2e      	ldr	r3, [pc, #184]	; (8003380 <HAL_RCC_OscConfig+0x4e8>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d0f0      	beq.n	80032b4 <HAL_RCC_OscConfig+0x41c>
 80032d2:	e04e      	b.n	8003372 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032d4:	4b2b      	ldr	r3, [pc, #172]	; (8003384 <HAL_RCC_OscConfig+0x4ec>)
 80032d6:	2200      	movs	r2, #0
 80032d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032da:	f7fe fed9 	bl	8002090 <HAL_GetTick>
 80032de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032e0:	e008      	b.n	80032f4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80032e2:	f7fe fed5 	bl	8002090 <HAL_GetTick>
 80032e6:	4602      	mov	r2, r0
 80032e8:	693b      	ldr	r3, [r7, #16]
 80032ea:	1ad3      	subs	r3, r2, r3
 80032ec:	2b02      	cmp	r3, #2
 80032ee:	d901      	bls.n	80032f4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80032f0:	2303      	movs	r3, #3
 80032f2:	e03f      	b.n	8003374 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032f4:	4b22      	ldr	r3, [pc, #136]	; (8003380 <HAL_RCC_OscConfig+0x4e8>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d1f0      	bne.n	80032e2 <HAL_RCC_OscConfig+0x44a>
 8003300:	e037      	b.n	8003372 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	699b      	ldr	r3, [r3, #24]
 8003306:	2b01      	cmp	r3, #1
 8003308:	d101      	bne.n	800330e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800330a:	2301      	movs	r3, #1
 800330c:	e032      	b.n	8003374 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800330e:	4b1c      	ldr	r3, [pc, #112]	; (8003380 <HAL_RCC_OscConfig+0x4e8>)
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	699b      	ldr	r3, [r3, #24]
 8003318:	2b01      	cmp	r3, #1
 800331a:	d028      	beq.n	800336e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800331c:	68fb      	ldr	r3, [r7, #12]
 800331e:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003326:	429a      	cmp	r2, r3
 8003328:	d121      	bne.n	800336e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003334:	429a      	cmp	r2, r3
 8003336:	d11a      	bne.n	800336e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003338:	68fa      	ldr	r2, [r7, #12]
 800333a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800333e:	4013      	ands	r3, r2
 8003340:	687a      	ldr	r2, [r7, #4]
 8003342:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003344:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003346:	4293      	cmp	r3, r2
 8003348:	d111      	bne.n	800336e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003354:	085b      	lsrs	r3, r3, #1
 8003356:	3b01      	subs	r3, #1
 8003358:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800335a:	429a      	cmp	r2, r3
 800335c:	d107      	bne.n	800336e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003368:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800336a:	429a      	cmp	r2, r3
 800336c:	d001      	beq.n	8003372 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800336e:	2301      	movs	r3, #1
 8003370:	e000      	b.n	8003374 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8003372:	2300      	movs	r3, #0
}
 8003374:	4618      	mov	r0, r3
 8003376:	3718      	adds	r7, #24
 8003378:	46bd      	mov	sp, r7
 800337a:	bd80      	pop	{r7, pc}
 800337c:	40007000 	.word	0x40007000
 8003380:	40023800 	.word	0x40023800
 8003384:	42470060 	.word	0x42470060

08003388 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	b084      	sub	sp, #16
 800338c:	af00      	add	r7, sp, #0
 800338e:	6078      	str	r0, [r7, #4]
 8003390:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	2b00      	cmp	r3, #0
 8003396:	d101      	bne.n	800339c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003398:	2301      	movs	r3, #1
 800339a:	e0cc      	b.n	8003536 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800339c:	4b68      	ldr	r3, [pc, #416]	; (8003540 <HAL_RCC_ClockConfig+0x1b8>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f003 0307 	and.w	r3, r3, #7
 80033a4:	683a      	ldr	r2, [r7, #0]
 80033a6:	429a      	cmp	r2, r3
 80033a8:	d90c      	bls.n	80033c4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033aa:	4b65      	ldr	r3, [pc, #404]	; (8003540 <HAL_RCC_ClockConfig+0x1b8>)
 80033ac:	683a      	ldr	r2, [r7, #0]
 80033ae:	b2d2      	uxtb	r2, r2
 80033b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033b2:	4b63      	ldr	r3, [pc, #396]	; (8003540 <HAL_RCC_ClockConfig+0x1b8>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f003 0307 	and.w	r3, r3, #7
 80033ba:	683a      	ldr	r2, [r7, #0]
 80033bc:	429a      	cmp	r2, r3
 80033be:	d001      	beq.n	80033c4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80033c0:	2301      	movs	r3, #1
 80033c2:	e0b8      	b.n	8003536 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	f003 0302 	and.w	r3, r3, #2
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d020      	beq.n	8003412 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f003 0304 	and.w	r3, r3, #4
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d005      	beq.n	80033e8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80033dc:	4b59      	ldr	r3, [pc, #356]	; (8003544 <HAL_RCC_ClockConfig+0x1bc>)
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	4a58      	ldr	r2, [pc, #352]	; (8003544 <HAL_RCC_ClockConfig+0x1bc>)
 80033e2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80033e6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	f003 0308 	and.w	r3, r3, #8
 80033f0:	2b00      	cmp	r3, #0
 80033f2:	d005      	beq.n	8003400 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80033f4:	4b53      	ldr	r3, [pc, #332]	; (8003544 <HAL_RCC_ClockConfig+0x1bc>)
 80033f6:	689b      	ldr	r3, [r3, #8]
 80033f8:	4a52      	ldr	r2, [pc, #328]	; (8003544 <HAL_RCC_ClockConfig+0x1bc>)
 80033fa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80033fe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003400:	4b50      	ldr	r3, [pc, #320]	; (8003544 <HAL_RCC_ClockConfig+0x1bc>)
 8003402:	689b      	ldr	r3, [r3, #8]
 8003404:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	689b      	ldr	r3, [r3, #8]
 800340c:	494d      	ldr	r1, [pc, #308]	; (8003544 <HAL_RCC_ClockConfig+0x1bc>)
 800340e:	4313      	orrs	r3, r2
 8003410:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f003 0301 	and.w	r3, r3, #1
 800341a:	2b00      	cmp	r3, #0
 800341c:	d044      	beq.n	80034a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	685b      	ldr	r3, [r3, #4]
 8003422:	2b01      	cmp	r3, #1
 8003424:	d107      	bne.n	8003436 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003426:	4b47      	ldr	r3, [pc, #284]	; (8003544 <HAL_RCC_ClockConfig+0x1bc>)
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800342e:	2b00      	cmp	r3, #0
 8003430:	d119      	bne.n	8003466 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003432:	2301      	movs	r3, #1
 8003434:	e07f      	b.n	8003536 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	685b      	ldr	r3, [r3, #4]
 800343a:	2b02      	cmp	r3, #2
 800343c:	d003      	beq.n	8003446 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003442:	2b03      	cmp	r3, #3
 8003444:	d107      	bne.n	8003456 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003446:	4b3f      	ldr	r3, [pc, #252]	; (8003544 <HAL_RCC_ClockConfig+0x1bc>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800344e:	2b00      	cmp	r3, #0
 8003450:	d109      	bne.n	8003466 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003452:	2301      	movs	r3, #1
 8003454:	e06f      	b.n	8003536 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003456:	4b3b      	ldr	r3, [pc, #236]	; (8003544 <HAL_RCC_ClockConfig+0x1bc>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f003 0302 	and.w	r3, r3, #2
 800345e:	2b00      	cmp	r3, #0
 8003460:	d101      	bne.n	8003466 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003462:	2301      	movs	r3, #1
 8003464:	e067      	b.n	8003536 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003466:	4b37      	ldr	r3, [pc, #220]	; (8003544 <HAL_RCC_ClockConfig+0x1bc>)
 8003468:	689b      	ldr	r3, [r3, #8]
 800346a:	f023 0203 	bic.w	r2, r3, #3
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	685b      	ldr	r3, [r3, #4]
 8003472:	4934      	ldr	r1, [pc, #208]	; (8003544 <HAL_RCC_ClockConfig+0x1bc>)
 8003474:	4313      	orrs	r3, r2
 8003476:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003478:	f7fe fe0a 	bl	8002090 <HAL_GetTick>
 800347c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800347e:	e00a      	b.n	8003496 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003480:	f7fe fe06 	bl	8002090 <HAL_GetTick>
 8003484:	4602      	mov	r2, r0
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	1ad3      	subs	r3, r2, r3
 800348a:	f241 3288 	movw	r2, #5000	; 0x1388
 800348e:	4293      	cmp	r3, r2
 8003490:	d901      	bls.n	8003496 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003492:	2303      	movs	r3, #3
 8003494:	e04f      	b.n	8003536 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003496:	4b2b      	ldr	r3, [pc, #172]	; (8003544 <HAL_RCC_ClockConfig+0x1bc>)
 8003498:	689b      	ldr	r3, [r3, #8]
 800349a:	f003 020c 	and.w	r2, r3, #12
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	009b      	lsls	r3, r3, #2
 80034a4:	429a      	cmp	r2, r3
 80034a6:	d1eb      	bne.n	8003480 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80034a8:	4b25      	ldr	r3, [pc, #148]	; (8003540 <HAL_RCC_ClockConfig+0x1b8>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f003 0307 	and.w	r3, r3, #7
 80034b0:	683a      	ldr	r2, [r7, #0]
 80034b2:	429a      	cmp	r2, r3
 80034b4:	d20c      	bcs.n	80034d0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034b6:	4b22      	ldr	r3, [pc, #136]	; (8003540 <HAL_RCC_ClockConfig+0x1b8>)
 80034b8:	683a      	ldr	r2, [r7, #0]
 80034ba:	b2d2      	uxtb	r2, r2
 80034bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034be:	4b20      	ldr	r3, [pc, #128]	; (8003540 <HAL_RCC_ClockConfig+0x1b8>)
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f003 0307 	and.w	r3, r3, #7
 80034c6:	683a      	ldr	r2, [r7, #0]
 80034c8:	429a      	cmp	r2, r3
 80034ca:	d001      	beq.n	80034d0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80034cc:	2301      	movs	r3, #1
 80034ce:	e032      	b.n	8003536 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f003 0304 	and.w	r3, r3, #4
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d008      	beq.n	80034ee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80034dc:	4b19      	ldr	r3, [pc, #100]	; (8003544 <HAL_RCC_ClockConfig+0x1bc>)
 80034de:	689b      	ldr	r3, [r3, #8]
 80034e0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	68db      	ldr	r3, [r3, #12]
 80034e8:	4916      	ldr	r1, [pc, #88]	; (8003544 <HAL_RCC_ClockConfig+0x1bc>)
 80034ea:	4313      	orrs	r3, r2
 80034ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f003 0308 	and.w	r3, r3, #8
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d009      	beq.n	800350e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80034fa:	4b12      	ldr	r3, [pc, #72]	; (8003544 <HAL_RCC_ClockConfig+0x1bc>)
 80034fc:	689b      	ldr	r3, [r3, #8]
 80034fe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	691b      	ldr	r3, [r3, #16]
 8003506:	00db      	lsls	r3, r3, #3
 8003508:	490e      	ldr	r1, [pc, #56]	; (8003544 <HAL_RCC_ClockConfig+0x1bc>)
 800350a:	4313      	orrs	r3, r2
 800350c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800350e:	f000 f821 	bl	8003554 <HAL_RCC_GetSysClockFreq>
 8003512:	4602      	mov	r2, r0
 8003514:	4b0b      	ldr	r3, [pc, #44]	; (8003544 <HAL_RCC_ClockConfig+0x1bc>)
 8003516:	689b      	ldr	r3, [r3, #8]
 8003518:	091b      	lsrs	r3, r3, #4
 800351a:	f003 030f 	and.w	r3, r3, #15
 800351e:	490a      	ldr	r1, [pc, #40]	; (8003548 <HAL_RCC_ClockConfig+0x1c0>)
 8003520:	5ccb      	ldrb	r3, [r1, r3]
 8003522:	fa22 f303 	lsr.w	r3, r2, r3
 8003526:	4a09      	ldr	r2, [pc, #36]	; (800354c <HAL_RCC_ClockConfig+0x1c4>)
 8003528:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800352a:	4b09      	ldr	r3, [pc, #36]	; (8003550 <HAL_RCC_ClockConfig+0x1c8>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	4618      	mov	r0, r3
 8003530:	f7fe fb64 	bl	8001bfc <HAL_InitTick>

  return HAL_OK;
 8003534:	2300      	movs	r3, #0
}
 8003536:	4618      	mov	r0, r3
 8003538:	3710      	adds	r7, #16
 800353a:	46bd      	mov	sp, r7
 800353c:	bd80      	pop	{r7, pc}
 800353e:	bf00      	nop
 8003540:	40023c00 	.word	0x40023c00
 8003544:	40023800 	.word	0x40023800
 8003548:	0800a13c 	.word	0x0800a13c
 800354c:	20000000 	.word	0x20000000
 8003550:	20000004 	.word	0x20000004

08003554 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003554:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003558:	b084      	sub	sp, #16
 800355a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800355c:	2300      	movs	r3, #0
 800355e:	607b      	str	r3, [r7, #4]
 8003560:	2300      	movs	r3, #0
 8003562:	60fb      	str	r3, [r7, #12]
 8003564:	2300      	movs	r3, #0
 8003566:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003568:	2300      	movs	r3, #0
 800356a:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800356c:	4b67      	ldr	r3, [pc, #412]	; (800370c <HAL_RCC_GetSysClockFreq+0x1b8>)
 800356e:	689b      	ldr	r3, [r3, #8]
 8003570:	f003 030c 	and.w	r3, r3, #12
 8003574:	2b08      	cmp	r3, #8
 8003576:	d00d      	beq.n	8003594 <HAL_RCC_GetSysClockFreq+0x40>
 8003578:	2b08      	cmp	r3, #8
 800357a:	f200 80bd 	bhi.w	80036f8 <HAL_RCC_GetSysClockFreq+0x1a4>
 800357e:	2b00      	cmp	r3, #0
 8003580:	d002      	beq.n	8003588 <HAL_RCC_GetSysClockFreq+0x34>
 8003582:	2b04      	cmp	r3, #4
 8003584:	d003      	beq.n	800358e <HAL_RCC_GetSysClockFreq+0x3a>
 8003586:	e0b7      	b.n	80036f8 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003588:	4b61      	ldr	r3, [pc, #388]	; (8003710 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800358a:	60bb      	str	r3, [r7, #8]
       break;
 800358c:	e0b7      	b.n	80036fe <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800358e:	4b61      	ldr	r3, [pc, #388]	; (8003714 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8003590:	60bb      	str	r3, [r7, #8]
      break;
 8003592:	e0b4      	b.n	80036fe <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003594:	4b5d      	ldr	r3, [pc, #372]	; (800370c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800359c:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800359e:	4b5b      	ldr	r3, [pc, #364]	; (800370c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d04d      	beq.n	8003646 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80035aa:	4b58      	ldr	r3, [pc, #352]	; (800370c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80035ac:	685b      	ldr	r3, [r3, #4]
 80035ae:	099b      	lsrs	r3, r3, #6
 80035b0:	461a      	mov	r2, r3
 80035b2:	f04f 0300 	mov.w	r3, #0
 80035b6:	f240 10ff 	movw	r0, #511	; 0x1ff
 80035ba:	f04f 0100 	mov.w	r1, #0
 80035be:	ea02 0800 	and.w	r8, r2, r0
 80035c2:	ea03 0901 	and.w	r9, r3, r1
 80035c6:	4640      	mov	r0, r8
 80035c8:	4649      	mov	r1, r9
 80035ca:	f04f 0200 	mov.w	r2, #0
 80035ce:	f04f 0300 	mov.w	r3, #0
 80035d2:	014b      	lsls	r3, r1, #5
 80035d4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80035d8:	0142      	lsls	r2, r0, #5
 80035da:	4610      	mov	r0, r2
 80035dc:	4619      	mov	r1, r3
 80035de:	ebb0 0008 	subs.w	r0, r0, r8
 80035e2:	eb61 0109 	sbc.w	r1, r1, r9
 80035e6:	f04f 0200 	mov.w	r2, #0
 80035ea:	f04f 0300 	mov.w	r3, #0
 80035ee:	018b      	lsls	r3, r1, #6
 80035f0:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80035f4:	0182      	lsls	r2, r0, #6
 80035f6:	1a12      	subs	r2, r2, r0
 80035f8:	eb63 0301 	sbc.w	r3, r3, r1
 80035fc:	f04f 0000 	mov.w	r0, #0
 8003600:	f04f 0100 	mov.w	r1, #0
 8003604:	00d9      	lsls	r1, r3, #3
 8003606:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800360a:	00d0      	lsls	r0, r2, #3
 800360c:	4602      	mov	r2, r0
 800360e:	460b      	mov	r3, r1
 8003610:	eb12 0208 	adds.w	r2, r2, r8
 8003614:	eb43 0309 	adc.w	r3, r3, r9
 8003618:	f04f 0000 	mov.w	r0, #0
 800361c:	f04f 0100 	mov.w	r1, #0
 8003620:	0259      	lsls	r1, r3, #9
 8003622:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8003626:	0250      	lsls	r0, r2, #9
 8003628:	4602      	mov	r2, r0
 800362a:	460b      	mov	r3, r1
 800362c:	4610      	mov	r0, r2
 800362e:	4619      	mov	r1, r3
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	461a      	mov	r2, r3
 8003634:	f04f 0300 	mov.w	r3, #0
 8003638:	f7fd fb26 	bl	8000c88 <__aeabi_uldivmod>
 800363c:	4602      	mov	r2, r0
 800363e:	460b      	mov	r3, r1
 8003640:	4613      	mov	r3, r2
 8003642:	60fb      	str	r3, [r7, #12]
 8003644:	e04a      	b.n	80036dc <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003646:	4b31      	ldr	r3, [pc, #196]	; (800370c <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003648:	685b      	ldr	r3, [r3, #4]
 800364a:	099b      	lsrs	r3, r3, #6
 800364c:	461a      	mov	r2, r3
 800364e:	f04f 0300 	mov.w	r3, #0
 8003652:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003656:	f04f 0100 	mov.w	r1, #0
 800365a:	ea02 0400 	and.w	r4, r2, r0
 800365e:	ea03 0501 	and.w	r5, r3, r1
 8003662:	4620      	mov	r0, r4
 8003664:	4629      	mov	r1, r5
 8003666:	f04f 0200 	mov.w	r2, #0
 800366a:	f04f 0300 	mov.w	r3, #0
 800366e:	014b      	lsls	r3, r1, #5
 8003670:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003674:	0142      	lsls	r2, r0, #5
 8003676:	4610      	mov	r0, r2
 8003678:	4619      	mov	r1, r3
 800367a:	1b00      	subs	r0, r0, r4
 800367c:	eb61 0105 	sbc.w	r1, r1, r5
 8003680:	f04f 0200 	mov.w	r2, #0
 8003684:	f04f 0300 	mov.w	r3, #0
 8003688:	018b      	lsls	r3, r1, #6
 800368a:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800368e:	0182      	lsls	r2, r0, #6
 8003690:	1a12      	subs	r2, r2, r0
 8003692:	eb63 0301 	sbc.w	r3, r3, r1
 8003696:	f04f 0000 	mov.w	r0, #0
 800369a:	f04f 0100 	mov.w	r1, #0
 800369e:	00d9      	lsls	r1, r3, #3
 80036a0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80036a4:	00d0      	lsls	r0, r2, #3
 80036a6:	4602      	mov	r2, r0
 80036a8:	460b      	mov	r3, r1
 80036aa:	1912      	adds	r2, r2, r4
 80036ac:	eb45 0303 	adc.w	r3, r5, r3
 80036b0:	f04f 0000 	mov.w	r0, #0
 80036b4:	f04f 0100 	mov.w	r1, #0
 80036b8:	0299      	lsls	r1, r3, #10
 80036ba:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80036be:	0290      	lsls	r0, r2, #10
 80036c0:	4602      	mov	r2, r0
 80036c2:	460b      	mov	r3, r1
 80036c4:	4610      	mov	r0, r2
 80036c6:	4619      	mov	r1, r3
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	461a      	mov	r2, r3
 80036cc:	f04f 0300 	mov.w	r3, #0
 80036d0:	f7fd fada 	bl	8000c88 <__aeabi_uldivmod>
 80036d4:	4602      	mov	r2, r0
 80036d6:	460b      	mov	r3, r1
 80036d8:	4613      	mov	r3, r2
 80036da:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80036dc:	4b0b      	ldr	r3, [pc, #44]	; (800370c <HAL_RCC_GetSysClockFreq+0x1b8>)
 80036de:	685b      	ldr	r3, [r3, #4]
 80036e0:	0c1b      	lsrs	r3, r3, #16
 80036e2:	f003 0303 	and.w	r3, r3, #3
 80036e6:	3301      	adds	r3, #1
 80036e8:	005b      	lsls	r3, r3, #1
 80036ea:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80036ec:	68fa      	ldr	r2, [r7, #12]
 80036ee:	683b      	ldr	r3, [r7, #0]
 80036f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80036f4:	60bb      	str	r3, [r7, #8]
      break;
 80036f6:	e002      	b.n	80036fe <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80036f8:	4b05      	ldr	r3, [pc, #20]	; (8003710 <HAL_RCC_GetSysClockFreq+0x1bc>)
 80036fa:	60bb      	str	r3, [r7, #8]
      break;
 80036fc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80036fe:	68bb      	ldr	r3, [r7, #8]
}
 8003700:	4618      	mov	r0, r3
 8003702:	3710      	adds	r7, #16
 8003704:	46bd      	mov	sp, r7
 8003706:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800370a:	bf00      	nop
 800370c:	40023800 	.word	0x40023800
 8003710:	00f42400 	.word	0x00f42400
 8003714:	007a1200 	.word	0x007a1200

08003718 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003718:	b480      	push	{r7}
 800371a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800371c:	4b03      	ldr	r3, [pc, #12]	; (800372c <HAL_RCC_GetHCLKFreq+0x14>)
 800371e:	681b      	ldr	r3, [r3, #0]
}
 8003720:	4618      	mov	r0, r3
 8003722:	46bd      	mov	sp, r7
 8003724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003728:	4770      	bx	lr
 800372a:	bf00      	nop
 800372c:	20000000 	.word	0x20000000

08003730 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003734:	f7ff fff0 	bl	8003718 <HAL_RCC_GetHCLKFreq>
 8003738:	4602      	mov	r2, r0
 800373a:	4b05      	ldr	r3, [pc, #20]	; (8003750 <HAL_RCC_GetPCLK1Freq+0x20>)
 800373c:	689b      	ldr	r3, [r3, #8]
 800373e:	0a9b      	lsrs	r3, r3, #10
 8003740:	f003 0307 	and.w	r3, r3, #7
 8003744:	4903      	ldr	r1, [pc, #12]	; (8003754 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003746:	5ccb      	ldrb	r3, [r1, r3]
 8003748:	fa22 f303 	lsr.w	r3, r2, r3
}
 800374c:	4618      	mov	r0, r3
 800374e:	bd80      	pop	{r7, pc}
 8003750:	40023800 	.word	0x40023800
 8003754:	0800a14c 	.word	0x0800a14c

08003758 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003758:	b580      	push	{r7, lr}
 800375a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800375c:	f7ff ffdc 	bl	8003718 <HAL_RCC_GetHCLKFreq>
 8003760:	4602      	mov	r2, r0
 8003762:	4b05      	ldr	r3, [pc, #20]	; (8003778 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003764:	689b      	ldr	r3, [r3, #8]
 8003766:	0b5b      	lsrs	r3, r3, #13
 8003768:	f003 0307 	and.w	r3, r3, #7
 800376c:	4903      	ldr	r1, [pc, #12]	; (800377c <HAL_RCC_GetPCLK2Freq+0x24>)
 800376e:	5ccb      	ldrb	r3, [r1, r3]
 8003770:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003774:	4618      	mov	r0, r3
 8003776:	bd80      	pop	{r7, pc}
 8003778:	40023800 	.word	0x40023800
 800377c:	0800a14c 	.word	0x0800a14c

08003780 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003780:	b480      	push	{r7}
 8003782:	b083      	sub	sp, #12
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
 8003788:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	220f      	movs	r2, #15
 800378e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003790:	4b12      	ldr	r3, [pc, #72]	; (80037dc <HAL_RCC_GetClockConfig+0x5c>)
 8003792:	689b      	ldr	r3, [r3, #8]
 8003794:	f003 0203 	and.w	r2, r3, #3
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800379c:	4b0f      	ldr	r3, [pc, #60]	; (80037dc <HAL_RCC_GetClockConfig+0x5c>)
 800379e:	689b      	ldr	r3, [r3, #8]
 80037a0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80037a8:	4b0c      	ldr	r3, [pc, #48]	; (80037dc <HAL_RCC_GetClockConfig+0x5c>)
 80037aa:	689b      	ldr	r3, [r3, #8]
 80037ac:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80037b4:	4b09      	ldr	r3, [pc, #36]	; (80037dc <HAL_RCC_GetClockConfig+0x5c>)
 80037b6:	689b      	ldr	r3, [r3, #8]
 80037b8:	08db      	lsrs	r3, r3, #3
 80037ba:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 80037c2:	4b07      	ldr	r3, [pc, #28]	; (80037e0 <HAL_RCC_GetClockConfig+0x60>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f003 0207 	and.w	r2, r3, #7
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	601a      	str	r2, [r3, #0]
}
 80037ce:	bf00      	nop
 80037d0:	370c      	adds	r7, #12
 80037d2:	46bd      	mov	sp, r7
 80037d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d8:	4770      	bx	lr
 80037da:	bf00      	nop
 80037dc:	40023800 	.word	0x40023800
 80037e0:	40023c00 	.word	0x40023c00

080037e4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b082      	sub	sp, #8
 80037e8:	af00      	add	r7, sp, #0
 80037ea:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d101      	bne.n	80037f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80037f2:	2301      	movs	r3, #1
 80037f4:	e07b      	b.n	80038ee <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d108      	bne.n	8003810 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003806:	d009      	beq.n	800381c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	2200      	movs	r2, #0
 800380c:	61da      	str	r2, [r3, #28]
 800380e:	e005      	b.n	800381c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2200      	movs	r2, #0
 8003814:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2200      	movs	r2, #0
 800381a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2200      	movs	r2, #0
 8003820:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003828:	b2db      	uxtb	r3, r3
 800382a:	2b00      	cmp	r3, #0
 800382c:	d106      	bne.n	800383c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2200      	movs	r2, #0
 8003832:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003836:	6878      	ldr	r0, [r7, #4]
 8003838:	f7fe f8c2 	bl	80019c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2202      	movs	r2, #2
 8003840:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	681a      	ldr	r2, [r3, #0]
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003852:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	685b      	ldr	r3, [r3, #4]
 8003858:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	689b      	ldr	r3, [r3, #8]
 8003860:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003864:	431a      	orrs	r2, r3
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	68db      	ldr	r3, [r3, #12]
 800386a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800386e:	431a      	orrs	r2, r3
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	691b      	ldr	r3, [r3, #16]
 8003874:	f003 0302 	and.w	r3, r3, #2
 8003878:	431a      	orrs	r2, r3
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	695b      	ldr	r3, [r3, #20]
 800387e:	f003 0301 	and.w	r3, r3, #1
 8003882:	431a      	orrs	r2, r3
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	699b      	ldr	r3, [r3, #24]
 8003888:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800388c:	431a      	orrs	r2, r3
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	69db      	ldr	r3, [r3, #28]
 8003892:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003896:	431a      	orrs	r2, r3
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6a1b      	ldr	r3, [r3, #32]
 800389c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038a0:	ea42 0103 	orr.w	r1, r2, r3
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80038a8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	430a      	orrs	r2, r1
 80038b2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	699b      	ldr	r3, [r3, #24]
 80038b8:	0c1b      	lsrs	r3, r3, #16
 80038ba:	f003 0104 	and.w	r1, r3, #4
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038c2:	f003 0210 	and.w	r2, r3, #16
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	430a      	orrs	r2, r1
 80038cc:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	69da      	ldr	r2, [r3, #28]
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80038dc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2200      	movs	r2, #0
 80038e2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2201      	movs	r2, #1
 80038e8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80038ec:	2300      	movs	r3, #0
}
 80038ee:	4618      	mov	r0, r3
 80038f0:	3708      	adds	r7, #8
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bd80      	pop	{r7, pc}

080038f6 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80038f6:	b580      	push	{r7, lr}
 80038f8:	b082      	sub	sp, #8
 80038fa:	af00      	add	r7, sp, #0
 80038fc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2b00      	cmp	r3, #0
 8003902:	d101      	bne.n	8003908 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003904:	2301      	movs	r3, #1
 8003906:	e041      	b.n	800398c <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800390e:	b2db      	uxtb	r3, r3
 8003910:	2b00      	cmp	r3, #0
 8003912:	d106      	bne.n	8003922 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2200      	movs	r2, #0
 8003918:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800391c:	6878      	ldr	r0, [r7, #4]
 800391e:	f000 f839 	bl	8003994 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2202      	movs	r2, #2
 8003926:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681a      	ldr	r2, [r3, #0]
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	3304      	adds	r3, #4
 8003932:	4619      	mov	r1, r3
 8003934:	4610      	mov	r0, r2
 8003936:	f000 f9d7 	bl	8003ce8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2201      	movs	r2, #1
 800393e:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2201      	movs	r2, #1
 8003946:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	2201      	movs	r2, #1
 800394e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2201      	movs	r2, #1
 8003956:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	2201      	movs	r2, #1
 800395e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2201      	movs	r2, #1
 8003966:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2201      	movs	r2, #1
 800396e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2201      	movs	r2, #1
 8003976:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	2201      	movs	r2, #1
 800397e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2201      	movs	r2, #1
 8003986:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800398a:	2300      	movs	r3, #0
}
 800398c:	4618      	mov	r0, r3
 800398e:	3708      	adds	r7, #8
 8003990:	46bd      	mov	sp, r7
 8003992:	bd80      	pop	{r7, pc}

08003994 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003994:	b480      	push	{r7}
 8003996:	b083      	sub	sp, #12
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800399c:	bf00      	nop
 800399e:	370c      	adds	r7, #12
 80039a0:	46bd      	mov	sp, r7
 80039a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039a6:	4770      	bx	lr

080039a8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80039a8:	b480      	push	{r7}
 80039aa:	b085      	sub	sp, #20
 80039ac:	af00      	add	r7, sp, #0
 80039ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039b6:	b2db      	uxtb	r3, r3
 80039b8:	2b01      	cmp	r3, #1
 80039ba:	d001      	beq.n	80039c0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80039bc:	2301      	movs	r3, #1
 80039be:	e04e      	b.n	8003a5e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	2202      	movs	r2, #2
 80039c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	68da      	ldr	r2, [r3, #12]
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	f042 0201 	orr.w	r2, r2, #1
 80039d6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4a23      	ldr	r2, [pc, #140]	; (8003a6c <HAL_TIM_Base_Start_IT+0xc4>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d022      	beq.n	8003a28 <HAL_TIM_Base_Start_IT+0x80>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039ea:	d01d      	beq.n	8003a28 <HAL_TIM_Base_Start_IT+0x80>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	4a1f      	ldr	r2, [pc, #124]	; (8003a70 <HAL_TIM_Base_Start_IT+0xc8>)
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d018      	beq.n	8003a28 <HAL_TIM_Base_Start_IT+0x80>
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4a1e      	ldr	r2, [pc, #120]	; (8003a74 <HAL_TIM_Base_Start_IT+0xcc>)
 80039fc:	4293      	cmp	r3, r2
 80039fe:	d013      	beq.n	8003a28 <HAL_TIM_Base_Start_IT+0x80>
 8003a00:	687b      	ldr	r3, [r7, #4]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4a1c      	ldr	r2, [pc, #112]	; (8003a78 <HAL_TIM_Base_Start_IT+0xd0>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d00e      	beq.n	8003a28 <HAL_TIM_Base_Start_IT+0x80>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4a1b      	ldr	r2, [pc, #108]	; (8003a7c <HAL_TIM_Base_Start_IT+0xd4>)
 8003a10:	4293      	cmp	r3, r2
 8003a12:	d009      	beq.n	8003a28 <HAL_TIM_Base_Start_IT+0x80>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4a19      	ldr	r2, [pc, #100]	; (8003a80 <HAL_TIM_Base_Start_IT+0xd8>)
 8003a1a:	4293      	cmp	r3, r2
 8003a1c:	d004      	beq.n	8003a28 <HAL_TIM_Base_Start_IT+0x80>
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	4a18      	ldr	r2, [pc, #96]	; (8003a84 <HAL_TIM_Base_Start_IT+0xdc>)
 8003a24:	4293      	cmp	r3, r2
 8003a26:	d111      	bne.n	8003a4c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	689b      	ldr	r3, [r3, #8]
 8003a2e:	f003 0307 	and.w	r3, r3, #7
 8003a32:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	2b06      	cmp	r3, #6
 8003a38:	d010      	beq.n	8003a5c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	681a      	ldr	r2, [r3, #0]
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f042 0201 	orr.w	r2, r2, #1
 8003a48:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a4a:	e007      	b.n	8003a5c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	681a      	ldr	r2, [r3, #0]
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f042 0201 	orr.w	r2, r2, #1
 8003a5a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a5c:	2300      	movs	r3, #0
}
 8003a5e:	4618      	mov	r0, r3
 8003a60:	3714      	adds	r7, #20
 8003a62:	46bd      	mov	sp, r7
 8003a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a68:	4770      	bx	lr
 8003a6a:	bf00      	nop
 8003a6c:	40010000 	.word	0x40010000
 8003a70:	40000400 	.word	0x40000400
 8003a74:	40000800 	.word	0x40000800
 8003a78:	40000c00 	.word	0x40000c00
 8003a7c:	40010400 	.word	0x40010400
 8003a80:	40014000 	.word	0x40014000
 8003a84:	40001800 	.word	0x40001800

08003a88 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b082      	sub	sp, #8
 8003a8c:	af00      	add	r7, sp, #0
 8003a8e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	691b      	ldr	r3, [r3, #16]
 8003a96:	f003 0302 	and.w	r3, r3, #2
 8003a9a:	2b02      	cmp	r3, #2
 8003a9c:	d122      	bne.n	8003ae4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	68db      	ldr	r3, [r3, #12]
 8003aa4:	f003 0302 	and.w	r3, r3, #2
 8003aa8:	2b02      	cmp	r3, #2
 8003aaa:	d11b      	bne.n	8003ae4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f06f 0202 	mvn.w	r2, #2
 8003ab4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	2201      	movs	r2, #1
 8003aba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	699b      	ldr	r3, [r3, #24]
 8003ac2:	f003 0303 	and.w	r3, r3, #3
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d003      	beq.n	8003ad2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003aca:	6878      	ldr	r0, [r7, #4]
 8003acc:	f000 f8ee 	bl	8003cac <HAL_TIM_IC_CaptureCallback>
 8003ad0:	e005      	b.n	8003ade <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003ad2:	6878      	ldr	r0, [r7, #4]
 8003ad4:	f000 f8e0 	bl	8003c98 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003ad8:	6878      	ldr	r0, [r7, #4]
 8003ada:	f000 f8f1 	bl	8003cc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	691b      	ldr	r3, [r3, #16]
 8003aea:	f003 0304 	and.w	r3, r3, #4
 8003aee:	2b04      	cmp	r3, #4
 8003af0:	d122      	bne.n	8003b38 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	68db      	ldr	r3, [r3, #12]
 8003af8:	f003 0304 	and.w	r3, r3, #4
 8003afc:	2b04      	cmp	r3, #4
 8003afe:	d11b      	bne.n	8003b38 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f06f 0204 	mvn.w	r2, #4
 8003b08:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	2202      	movs	r2, #2
 8003b0e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	699b      	ldr	r3, [r3, #24]
 8003b16:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d003      	beq.n	8003b26 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b1e:	6878      	ldr	r0, [r7, #4]
 8003b20:	f000 f8c4 	bl	8003cac <HAL_TIM_IC_CaptureCallback>
 8003b24:	e005      	b.n	8003b32 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b26:	6878      	ldr	r0, [r7, #4]
 8003b28:	f000 f8b6 	bl	8003c98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b2c:	6878      	ldr	r0, [r7, #4]
 8003b2e:	f000 f8c7 	bl	8003cc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2200      	movs	r2, #0
 8003b36:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	691b      	ldr	r3, [r3, #16]
 8003b3e:	f003 0308 	and.w	r3, r3, #8
 8003b42:	2b08      	cmp	r3, #8
 8003b44:	d122      	bne.n	8003b8c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003b46:	687b      	ldr	r3, [r7, #4]
 8003b48:	681b      	ldr	r3, [r3, #0]
 8003b4a:	68db      	ldr	r3, [r3, #12]
 8003b4c:	f003 0308 	and.w	r3, r3, #8
 8003b50:	2b08      	cmp	r3, #8
 8003b52:	d11b      	bne.n	8003b8c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f06f 0208 	mvn.w	r2, #8
 8003b5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2204      	movs	r2, #4
 8003b62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	69db      	ldr	r3, [r3, #28]
 8003b6a:	f003 0303 	and.w	r3, r3, #3
 8003b6e:	2b00      	cmp	r3, #0
 8003b70:	d003      	beq.n	8003b7a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003b72:	6878      	ldr	r0, [r7, #4]
 8003b74:	f000 f89a 	bl	8003cac <HAL_TIM_IC_CaptureCallback>
 8003b78:	e005      	b.n	8003b86 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003b7a:	6878      	ldr	r0, [r7, #4]
 8003b7c:	f000 f88c 	bl	8003c98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003b80:	6878      	ldr	r0, [r7, #4]
 8003b82:	f000 f89d 	bl	8003cc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	691b      	ldr	r3, [r3, #16]
 8003b92:	f003 0310 	and.w	r3, r3, #16
 8003b96:	2b10      	cmp	r3, #16
 8003b98:	d122      	bne.n	8003be0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	68db      	ldr	r3, [r3, #12]
 8003ba0:	f003 0310 	and.w	r3, r3, #16
 8003ba4:	2b10      	cmp	r3, #16
 8003ba6:	d11b      	bne.n	8003be0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	f06f 0210 	mvn.w	r2, #16
 8003bb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	2208      	movs	r2, #8
 8003bb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	69db      	ldr	r3, [r3, #28]
 8003bbe:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d003      	beq.n	8003bce <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003bc6:	6878      	ldr	r0, [r7, #4]
 8003bc8:	f000 f870 	bl	8003cac <HAL_TIM_IC_CaptureCallback>
 8003bcc:	e005      	b.n	8003bda <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003bce:	6878      	ldr	r0, [r7, #4]
 8003bd0:	f000 f862 	bl	8003c98 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003bd4:	6878      	ldr	r0, [r7, #4]
 8003bd6:	f000 f873 	bl	8003cc0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2200      	movs	r2, #0
 8003bde:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	691b      	ldr	r3, [r3, #16]
 8003be6:	f003 0301 	and.w	r3, r3, #1
 8003bea:	2b01      	cmp	r3, #1
 8003bec:	d10e      	bne.n	8003c0c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	68db      	ldr	r3, [r3, #12]
 8003bf4:	f003 0301 	and.w	r3, r3, #1
 8003bf8:	2b01      	cmp	r3, #1
 8003bfa:	d107      	bne.n	8003c0c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	681b      	ldr	r3, [r3, #0]
 8003c00:	f06f 0201 	mvn.w	r2, #1
 8003c04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003c06:	6878      	ldr	r0, [r7, #4]
 8003c08:	f7fd fd8e 	bl	8001728 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	691b      	ldr	r3, [r3, #16]
 8003c12:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c16:	2b80      	cmp	r3, #128	; 0x80
 8003c18:	d10e      	bne.n	8003c38 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	68db      	ldr	r3, [r3, #12]
 8003c20:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c24:	2b80      	cmp	r3, #128	; 0x80
 8003c26:	d107      	bne.n	8003c38 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003c30:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003c32:	6878      	ldr	r0, [r7, #4]
 8003c34:	f000 f902 	bl	8003e3c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	691b      	ldr	r3, [r3, #16]
 8003c3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c42:	2b40      	cmp	r3, #64	; 0x40
 8003c44:	d10e      	bne.n	8003c64 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	68db      	ldr	r3, [r3, #12]
 8003c4c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c50:	2b40      	cmp	r3, #64	; 0x40
 8003c52:	d107      	bne.n	8003c64 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681b      	ldr	r3, [r3, #0]
 8003c58:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003c5c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003c5e:	6878      	ldr	r0, [r7, #4]
 8003c60:	f000 f838 	bl	8003cd4 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	681b      	ldr	r3, [r3, #0]
 8003c68:	691b      	ldr	r3, [r3, #16]
 8003c6a:	f003 0320 	and.w	r3, r3, #32
 8003c6e:	2b20      	cmp	r3, #32
 8003c70:	d10e      	bne.n	8003c90 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	68db      	ldr	r3, [r3, #12]
 8003c78:	f003 0320 	and.w	r3, r3, #32
 8003c7c:	2b20      	cmp	r3, #32
 8003c7e:	d107      	bne.n	8003c90 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f06f 0220 	mvn.w	r2, #32
 8003c88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003c8a:	6878      	ldr	r0, [r7, #4]
 8003c8c:	f000 f8cc 	bl	8003e28 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003c90:	bf00      	nop
 8003c92:	3708      	adds	r7, #8
 8003c94:	46bd      	mov	sp, r7
 8003c96:	bd80      	pop	{r7, pc}

08003c98 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b083      	sub	sp, #12
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003ca0:	bf00      	nop
 8003ca2:	370c      	adds	r7, #12
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003caa:	4770      	bx	lr

08003cac <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8003cac:	b480      	push	{r7}
 8003cae:	b083      	sub	sp, #12
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003cb4:	bf00      	nop
 8003cb6:	370c      	adds	r7, #12
 8003cb8:	46bd      	mov	sp, r7
 8003cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbe:	4770      	bx	lr

08003cc0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003cc0:	b480      	push	{r7}
 8003cc2:	b083      	sub	sp, #12
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003cc8:	bf00      	nop
 8003cca:	370c      	adds	r7, #12
 8003ccc:	46bd      	mov	sp, r7
 8003cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd2:	4770      	bx	lr

08003cd4 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003cd4:	b480      	push	{r7}
 8003cd6:	b083      	sub	sp, #12
 8003cd8:	af00      	add	r7, sp, #0
 8003cda:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003cdc:	bf00      	nop
 8003cde:	370c      	adds	r7, #12
 8003ce0:	46bd      	mov	sp, r7
 8003ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce6:	4770      	bx	lr

08003ce8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8003ce8:	b480      	push	{r7}
 8003cea:	b085      	sub	sp, #20
 8003cec:	af00      	add	r7, sp, #0
 8003cee:	6078      	str	r0, [r7, #4]
 8003cf0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	4a40      	ldr	r2, [pc, #256]	; (8003dfc <TIM_Base_SetConfig+0x114>)
 8003cfc:	4293      	cmp	r3, r2
 8003cfe:	d013      	beq.n	8003d28 <TIM_Base_SetConfig+0x40>
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d06:	d00f      	beq.n	8003d28 <TIM_Base_SetConfig+0x40>
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	4a3d      	ldr	r2, [pc, #244]	; (8003e00 <TIM_Base_SetConfig+0x118>)
 8003d0c:	4293      	cmp	r3, r2
 8003d0e:	d00b      	beq.n	8003d28 <TIM_Base_SetConfig+0x40>
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	4a3c      	ldr	r2, [pc, #240]	; (8003e04 <TIM_Base_SetConfig+0x11c>)
 8003d14:	4293      	cmp	r3, r2
 8003d16:	d007      	beq.n	8003d28 <TIM_Base_SetConfig+0x40>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	4a3b      	ldr	r2, [pc, #236]	; (8003e08 <TIM_Base_SetConfig+0x120>)
 8003d1c:	4293      	cmp	r3, r2
 8003d1e:	d003      	beq.n	8003d28 <TIM_Base_SetConfig+0x40>
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	4a3a      	ldr	r2, [pc, #232]	; (8003e0c <TIM_Base_SetConfig+0x124>)
 8003d24:	4293      	cmp	r3, r2
 8003d26:	d108      	bne.n	8003d3a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003d28:	68fb      	ldr	r3, [r7, #12]
 8003d2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003d30:	683b      	ldr	r3, [r7, #0]
 8003d32:	685b      	ldr	r3, [r3, #4]
 8003d34:	68fa      	ldr	r2, [r7, #12]
 8003d36:	4313      	orrs	r3, r2
 8003d38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	4a2f      	ldr	r2, [pc, #188]	; (8003dfc <TIM_Base_SetConfig+0x114>)
 8003d3e:	4293      	cmp	r3, r2
 8003d40:	d02b      	beq.n	8003d9a <TIM_Base_SetConfig+0xb2>
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d48:	d027      	beq.n	8003d9a <TIM_Base_SetConfig+0xb2>
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	4a2c      	ldr	r2, [pc, #176]	; (8003e00 <TIM_Base_SetConfig+0x118>)
 8003d4e:	4293      	cmp	r3, r2
 8003d50:	d023      	beq.n	8003d9a <TIM_Base_SetConfig+0xb2>
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	4a2b      	ldr	r2, [pc, #172]	; (8003e04 <TIM_Base_SetConfig+0x11c>)
 8003d56:	4293      	cmp	r3, r2
 8003d58:	d01f      	beq.n	8003d9a <TIM_Base_SetConfig+0xb2>
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	4a2a      	ldr	r2, [pc, #168]	; (8003e08 <TIM_Base_SetConfig+0x120>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d01b      	beq.n	8003d9a <TIM_Base_SetConfig+0xb2>
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	4a29      	ldr	r2, [pc, #164]	; (8003e0c <TIM_Base_SetConfig+0x124>)
 8003d66:	4293      	cmp	r3, r2
 8003d68:	d017      	beq.n	8003d9a <TIM_Base_SetConfig+0xb2>
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	4a28      	ldr	r2, [pc, #160]	; (8003e10 <TIM_Base_SetConfig+0x128>)
 8003d6e:	4293      	cmp	r3, r2
 8003d70:	d013      	beq.n	8003d9a <TIM_Base_SetConfig+0xb2>
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	4a27      	ldr	r2, [pc, #156]	; (8003e14 <TIM_Base_SetConfig+0x12c>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d00f      	beq.n	8003d9a <TIM_Base_SetConfig+0xb2>
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	4a26      	ldr	r2, [pc, #152]	; (8003e18 <TIM_Base_SetConfig+0x130>)
 8003d7e:	4293      	cmp	r3, r2
 8003d80:	d00b      	beq.n	8003d9a <TIM_Base_SetConfig+0xb2>
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	4a25      	ldr	r2, [pc, #148]	; (8003e1c <TIM_Base_SetConfig+0x134>)
 8003d86:	4293      	cmp	r3, r2
 8003d88:	d007      	beq.n	8003d9a <TIM_Base_SetConfig+0xb2>
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	4a24      	ldr	r2, [pc, #144]	; (8003e20 <TIM_Base_SetConfig+0x138>)
 8003d8e:	4293      	cmp	r3, r2
 8003d90:	d003      	beq.n	8003d9a <TIM_Base_SetConfig+0xb2>
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	4a23      	ldr	r2, [pc, #140]	; (8003e24 <TIM_Base_SetConfig+0x13c>)
 8003d96:	4293      	cmp	r3, r2
 8003d98:	d108      	bne.n	8003dac <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003da0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	68db      	ldr	r3, [r3, #12]
 8003da6:	68fa      	ldr	r2, [r7, #12]
 8003da8:	4313      	orrs	r3, r2
 8003daa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003dac:	68fb      	ldr	r3, [r7, #12]
 8003dae:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	695b      	ldr	r3, [r3, #20]
 8003db6:	4313      	orrs	r3, r2
 8003db8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	68fa      	ldr	r2, [r7, #12]
 8003dbe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	689a      	ldr	r2, [r3, #8]
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003dc8:	683b      	ldr	r3, [r7, #0]
 8003dca:	681a      	ldr	r2, [r3, #0]
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	4a0a      	ldr	r2, [pc, #40]	; (8003dfc <TIM_Base_SetConfig+0x114>)
 8003dd4:	4293      	cmp	r3, r2
 8003dd6:	d003      	beq.n	8003de0 <TIM_Base_SetConfig+0xf8>
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	4a0c      	ldr	r2, [pc, #48]	; (8003e0c <TIM_Base_SetConfig+0x124>)
 8003ddc:	4293      	cmp	r3, r2
 8003dde:	d103      	bne.n	8003de8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003de0:	683b      	ldr	r3, [r7, #0]
 8003de2:	691a      	ldr	r2, [r3, #16]
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2201      	movs	r2, #1
 8003dec:	615a      	str	r2, [r3, #20]
}
 8003dee:	bf00      	nop
 8003df0:	3714      	adds	r7, #20
 8003df2:	46bd      	mov	sp, r7
 8003df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df8:	4770      	bx	lr
 8003dfa:	bf00      	nop
 8003dfc:	40010000 	.word	0x40010000
 8003e00:	40000400 	.word	0x40000400
 8003e04:	40000800 	.word	0x40000800
 8003e08:	40000c00 	.word	0x40000c00
 8003e0c:	40010400 	.word	0x40010400
 8003e10:	40014000 	.word	0x40014000
 8003e14:	40014400 	.word	0x40014400
 8003e18:	40014800 	.word	0x40014800
 8003e1c:	40001800 	.word	0x40001800
 8003e20:	40001c00 	.word	0x40001c00
 8003e24:	40002000 	.word	0x40002000

08003e28 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b083      	sub	sp, #12
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003e30:	bf00      	nop
 8003e32:	370c      	adds	r7, #12
 8003e34:	46bd      	mov	sp, r7
 8003e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e3a:	4770      	bx	lr

08003e3c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003e3c:	b480      	push	{r7}
 8003e3e:	b083      	sub	sp, #12
 8003e40:	af00      	add	r7, sp, #0
 8003e42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003e44:	bf00      	nop
 8003e46:	370c      	adds	r7, #12
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4e:	4770      	bx	lr

08003e50 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b082      	sub	sp, #8
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d101      	bne.n	8003e62 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003e5e:	2301      	movs	r3, #1
 8003e60:	e03f      	b.n	8003ee2 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e68:	b2db      	uxtb	r3, r3
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d106      	bne.n	8003e7c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	2200      	movs	r2, #0
 8003e72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003e76:	6878      	ldr	r0, [r7, #4]
 8003e78:	f7fd fe20 	bl	8001abc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2224      	movs	r2, #36	; 0x24
 8003e80:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	68da      	ldr	r2, [r3, #12]
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003e92:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003e94:	6878      	ldr	r0, [r7, #4]
 8003e96:	f000 f829 	bl	8003eec <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	691a      	ldr	r2, [r3, #16]
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003ea8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	695a      	ldr	r2, [r3, #20]
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8003eb8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	68da      	ldr	r2, [r3, #12]
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003ec8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2200      	movs	r2, #0
 8003ece:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2220      	movs	r2, #32
 8003ed4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2220      	movs	r2, #32
 8003edc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003ee0:	2300      	movs	r3, #0
}
 8003ee2:	4618      	mov	r0, r3
 8003ee4:	3708      	adds	r7, #8
 8003ee6:	46bd      	mov	sp, r7
 8003ee8:	bd80      	pop	{r7, pc}
	...

08003eec <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003eec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ef0:	b09f      	sub	sp, #124	; 0x7c
 8003ef2:	af00      	add	r7, sp, #0
 8003ef4:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003ef6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	691b      	ldr	r3, [r3, #16]
 8003efc:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8003f00:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f02:	68d9      	ldr	r1, [r3, #12]
 8003f04:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f06:	681a      	ldr	r2, [r3, #0]
 8003f08:	ea40 0301 	orr.w	r3, r0, r1
 8003f0c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8003f0e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f10:	689a      	ldr	r2, [r3, #8]
 8003f12:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f14:	691b      	ldr	r3, [r3, #16]
 8003f16:	431a      	orrs	r2, r3
 8003f18:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f1a:	695b      	ldr	r3, [r3, #20]
 8003f1c:	431a      	orrs	r2, r3
 8003f1e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f20:	69db      	ldr	r3, [r3, #28]
 8003f22:	4313      	orrs	r3, r2
 8003f24:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8003f26:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	68db      	ldr	r3, [r3, #12]
 8003f2c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8003f30:	f021 010c 	bic.w	r1, r1, #12
 8003f34:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f36:	681a      	ldr	r2, [r3, #0]
 8003f38:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003f3a:	430b      	orrs	r3, r1
 8003f3c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003f3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	695b      	ldr	r3, [r3, #20]
 8003f44:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8003f48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f4a:	6999      	ldr	r1, [r3, #24]
 8003f4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f4e:	681a      	ldr	r2, [r3, #0]
 8003f50:	ea40 0301 	orr.w	r3, r0, r1
 8003f54:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003f56:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f58:	681a      	ldr	r2, [r3, #0]
 8003f5a:	4bc5      	ldr	r3, [pc, #788]	; (8004270 <UART_SetConfig+0x384>)
 8003f5c:	429a      	cmp	r2, r3
 8003f5e:	d004      	beq.n	8003f6a <UART_SetConfig+0x7e>
 8003f60:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f62:	681a      	ldr	r2, [r3, #0]
 8003f64:	4bc3      	ldr	r3, [pc, #780]	; (8004274 <UART_SetConfig+0x388>)
 8003f66:	429a      	cmp	r2, r3
 8003f68:	d103      	bne.n	8003f72 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003f6a:	f7ff fbf5 	bl	8003758 <HAL_RCC_GetPCLK2Freq>
 8003f6e:	6778      	str	r0, [r7, #116]	; 0x74
 8003f70:	e002      	b.n	8003f78 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003f72:	f7ff fbdd 	bl	8003730 <HAL_RCC_GetPCLK1Freq>
 8003f76:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003f78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003f7a:	69db      	ldr	r3, [r3, #28]
 8003f7c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003f80:	f040 80b6 	bne.w	80040f0 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003f84:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003f86:	461c      	mov	r4, r3
 8003f88:	f04f 0500 	mov.w	r5, #0
 8003f8c:	4622      	mov	r2, r4
 8003f8e:	462b      	mov	r3, r5
 8003f90:	1891      	adds	r1, r2, r2
 8003f92:	6439      	str	r1, [r7, #64]	; 0x40
 8003f94:	415b      	adcs	r3, r3
 8003f96:	647b      	str	r3, [r7, #68]	; 0x44
 8003f98:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8003f9c:	1912      	adds	r2, r2, r4
 8003f9e:	eb45 0303 	adc.w	r3, r5, r3
 8003fa2:	f04f 0000 	mov.w	r0, #0
 8003fa6:	f04f 0100 	mov.w	r1, #0
 8003faa:	00d9      	lsls	r1, r3, #3
 8003fac:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003fb0:	00d0      	lsls	r0, r2, #3
 8003fb2:	4602      	mov	r2, r0
 8003fb4:	460b      	mov	r3, r1
 8003fb6:	1911      	adds	r1, r2, r4
 8003fb8:	6639      	str	r1, [r7, #96]	; 0x60
 8003fba:	416b      	adcs	r3, r5
 8003fbc:	667b      	str	r3, [r7, #100]	; 0x64
 8003fbe:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003fc0:	685b      	ldr	r3, [r3, #4]
 8003fc2:	461a      	mov	r2, r3
 8003fc4:	f04f 0300 	mov.w	r3, #0
 8003fc8:	1891      	adds	r1, r2, r2
 8003fca:	63b9      	str	r1, [r7, #56]	; 0x38
 8003fcc:	415b      	adcs	r3, r3
 8003fce:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003fd0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8003fd4:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8003fd8:	f7fc fe56 	bl	8000c88 <__aeabi_uldivmod>
 8003fdc:	4602      	mov	r2, r0
 8003fde:	460b      	mov	r3, r1
 8003fe0:	4ba5      	ldr	r3, [pc, #660]	; (8004278 <UART_SetConfig+0x38c>)
 8003fe2:	fba3 2302 	umull	r2, r3, r3, r2
 8003fe6:	095b      	lsrs	r3, r3, #5
 8003fe8:	011e      	lsls	r6, r3, #4
 8003fea:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003fec:	461c      	mov	r4, r3
 8003fee:	f04f 0500 	mov.w	r5, #0
 8003ff2:	4622      	mov	r2, r4
 8003ff4:	462b      	mov	r3, r5
 8003ff6:	1891      	adds	r1, r2, r2
 8003ff8:	6339      	str	r1, [r7, #48]	; 0x30
 8003ffa:	415b      	adcs	r3, r3
 8003ffc:	637b      	str	r3, [r7, #52]	; 0x34
 8003ffe:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8004002:	1912      	adds	r2, r2, r4
 8004004:	eb45 0303 	adc.w	r3, r5, r3
 8004008:	f04f 0000 	mov.w	r0, #0
 800400c:	f04f 0100 	mov.w	r1, #0
 8004010:	00d9      	lsls	r1, r3, #3
 8004012:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004016:	00d0      	lsls	r0, r2, #3
 8004018:	4602      	mov	r2, r0
 800401a:	460b      	mov	r3, r1
 800401c:	1911      	adds	r1, r2, r4
 800401e:	65b9      	str	r1, [r7, #88]	; 0x58
 8004020:	416b      	adcs	r3, r5
 8004022:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004024:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004026:	685b      	ldr	r3, [r3, #4]
 8004028:	461a      	mov	r2, r3
 800402a:	f04f 0300 	mov.w	r3, #0
 800402e:	1891      	adds	r1, r2, r2
 8004030:	62b9      	str	r1, [r7, #40]	; 0x28
 8004032:	415b      	adcs	r3, r3
 8004034:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004036:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800403a:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800403e:	f7fc fe23 	bl	8000c88 <__aeabi_uldivmod>
 8004042:	4602      	mov	r2, r0
 8004044:	460b      	mov	r3, r1
 8004046:	4b8c      	ldr	r3, [pc, #560]	; (8004278 <UART_SetConfig+0x38c>)
 8004048:	fba3 1302 	umull	r1, r3, r3, r2
 800404c:	095b      	lsrs	r3, r3, #5
 800404e:	2164      	movs	r1, #100	; 0x64
 8004050:	fb01 f303 	mul.w	r3, r1, r3
 8004054:	1ad3      	subs	r3, r2, r3
 8004056:	00db      	lsls	r3, r3, #3
 8004058:	3332      	adds	r3, #50	; 0x32
 800405a:	4a87      	ldr	r2, [pc, #540]	; (8004278 <UART_SetConfig+0x38c>)
 800405c:	fba2 2303 	umull	r2, r3, r2, r3
 8004060:	095b      	lsrs	r3, r3, #5
 8004062:	005b      	lsls	r3, r3, #1
 8004064:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004068:	441e      	add	r6, r3
 800406a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800406c:	4618      	mov	r0, r3
 800406e:	f04f 0100 	mov.w	r1, #0
 8004072:	4602      	mov	r2, r0
 8004074:	460b      	mov	r3, r1
 8004076:	1894      	adds	r4, r2, r2
 8004078:	623c      	str	r4, [r7, #32]
 800407a:	415b      	adcs	r3, r3
 800407c:	627b      	str	r3, [r7, #36]	; 0x24
 800407e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004082:	1812      	adds	r2, r2, r0
 8004084:	eb41 0303 	adc.w	r3, r1, r3
 8004088:	f04f 0400 	mov.w	r4, #0
 800408c:	f04f 0500 	mov.w	r5, #0
 8004090:	00dd      	lsls	r5, r3, #3
 8004092:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004096:	00d4      	lsls	r4, r2, #3
 8004098:	4622      	mov	r2, r4
 800409a:	462b      	mov	r3, r5
 800409c:	1814      	adds	r4, r2, r0
 800409e:	653c      	str	r4, [r7, #80]	; 0x50
 80040a0:	414b      	adcs	r3, r1
 80040a2:	657b      	str	r3, [r7, #84]	; 0x54
 80040a4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040a6:	685b      	ldr	r3, [r3, #4]
 80040a8:	461a      	mov	r2, r3
 80040aa:	f04f 0300 	mov.w	r3, #0
 80040ae:	1891      	adds	r1, r2, r2
 80040b0:	61b9      	str	r1, [r7, #24]
 80040b2:	415b      	adcs	r3, r3
 80040b4:	61fb      	str	r3, [r7, #28]
 80040b6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80040ba:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80040be:	f7fc fde3 	bl	8000c88 <__aeabi_uldivmod>
 80040c2:	4602      	mov	r2, r0
 80040c4:	460b      	mov	r3, r1
 80040c6:	4b6c      	ldr	r3, [pc, #432]	; (8004278 <UART_SetConfig+0x38c>)
 80040c8:	fba3 1302 	umull	r1, r3, r3, r2
 80040cc:	095b      	lsrs	r3, r3, #5
 80040ce:	2164      	movs	r1, #100	; 0x64
 80040d0:	fb01 f303 	mul.w	r3, r1, r3
 80040d4:	1ad3      	subs	r3, r2, r3
 80040d6:	00db      	lsls	r3, r3, #3
 80040d8:	3332      	adds	r3, #50	; 0x32
 80040da:	4a67      	ldr	r2, [pc, #412]	; (8004278 <UART_SetConfig+0x38c>)
 80040dc:	fba2 2303 	umull	r2, r3, r2, r3
 80040e0:	095b      	lsrs	r3, r3, #5
 80040e2:	f003 0207 	and.w	r2, r3, #7
 80040e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	4432      	add	r2, r6
 80040ec:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80040ee:	e0b9      	b.n	8004264 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80040f0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80040f2:	461c      	mov	r4, r3
 80040f4:	f04f 0500 	mov.w	r5, #0
 80040f8:	4622      	mov	r2, r4
 80040fa:	462b      	mov	r3, r5
 80040fc:	1891      	adds	r1, r2, r2
 80040fe:	6139      	str	r1, [r7, #16]
 8004100:	415b      	adcs	r3, r3
 8004102:	617b      	str	r3, [r7, #20]
 8004104:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004108:	1912      	adds	r2, r2, r4
 800410a:	eb45 0303 	adc.w	r3, r5, r3
 800410e:	f04f 0000 	mov.w	r0, #0
 8004112:	f04f 0100 	mov.w	r1, #0
 8004116:	00d9      	lsls	r1, r3, #3
 8004118:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800411c:	00d0      	lsls	r0, r2, #3
 800411e:	4602      	mov	r2, r0
 8004120:	460b      	mov	r3, r1
 8004122:	eb12 0804 	adds.w	r8, r2, r4
 8004126:	eb43 0905 	adc.w	r9, r3, r5
 800412a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800412c:	685b      	ldr	r3, [r3, #4]
 800412e:	4618      	mov	r0, r3
 8004130:	f04f 0100 	mov.w	r1, #0
 8004134:	f04f 0200 	mov.w	r2, #0
 8004138:	f04f 0300 	mov.w	r3, #0
 800413c:	008b      	lsls	r3, r1, #2
 800413e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8004142:	0082      	lsls	r2, r0, #2
 8004144:	4640      	mov	r0, r8
 8004146:	4649      	mov	r1, r9
 8004148:	f7fc fd9e 	bl	8000c88 <__aeabi_uldivmod>
 800414c:	4602      	mov	r2, r0
 800414e:	460b      	mov	r3, r1
 8004150:	4b49      	ldr	r3, [pc, #292]	; (8004278 <UART_SetConfig+0x38c>)
 8004152:	fba3 2302 	umull	r2, r3, r3, r2
 8004156:	095b      	lsrs	r3, r3, #5
 8004158:	011e      	lsls	r6, r3, #4
 800415a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800415c:	4618      	mov	r0, r3
 800415e:	f04f 0100 	mov.w	r1, #0
 8004162:	4602      	mov	r2, r0
 8004164:	460b      	mov	r3, r1
 8004166:	1894      	adds	r4, r2, r2
 8004168:	60bc      	str	r4, [r7, #8]
 800416a:	415b      	adcs	r3, r3
 800416c:	60fb      	str	r3, [r7, #12]
 800416e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004172:	1812      	adds	r2, r2, r0
 8004174:	eb41 0303 	adc.w	r3, r1, r3
 8004178:	f04f 0400 	mov.w	r4, #0
 800417c:	f04f 0500 	mov.w	r5, #0
 8004180:	00dd      	lsls	r5, r3, #3
 8004182:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004186:	00d4      	lsls	r4, r2, #3
 8004188:	4622      	mov	r2, r4
 800418a:	462b      	mov	r3, r5
 800418c:	1814      	adds	r4, r2, r0
 800418e:	64bc      	str	r4, [r7, #72]	; 0x48
 8004190:	414b      	adcs	r3, r1
 8004192:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004194:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004196:	685b      	ldr	r3, [r3, #4]
 8004198:	4618      	mov	r0, r3
 800419a:	f04f 0100 	mov.w	r1, #0
 800419e:	f04f 0200 	mov.w	r2, #0
 80041a2:	f04f 0300 	mov.w	r3, #0
 80041a6:	008b      	lsls	r3, r1, #2
 80041a8:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80041ac:	0082      	lsls	r2, r0, #2
 80041ae:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80041b2:	f7fc fd69 	bl	8000c88 <__aeabi_uldivmod>
 80041b6:	4602      	mov	r2, r0
 80041b8:	460b      	mov	r3, r1
 80041ba:	4b2f      	ldr	r3, [pc, #188]	; (8004278 <UART_SetConfig+0x38c>)
 80041bc:	fba3 1302 	umull	r1, r3, r3, r2
 80041c0:	095b      	lsrs	r3, r3, #5
 80041c2:	2164      	movs	r1, #100	; 0x64
 80041c4:	fb01 f303 	mul.w	r3, r1, r3
 80041c8:	1ad3      	subs	r3, r2, r3
 80041ca:	011b      	lsls	r3, r3, #4
 80041cc:	3332      	adds	r3, #50	; 0x32
 80041ce:	4a2a      	ldr	r2, [pc, #168]	; (8004278 <UART_SetConfig+0x38c>)
 80041d0:	fba2 2303 	umull	r2, r3, r2, r3
 80041d4:	095b      	lsrs	r3, r3, #5
 80041d6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80041da:	441e      	add	r6, r3
 80041dc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80041de:	4618      	mov	r0, r3
 80041e0:	f04f 0100 	mov.w	r1, #0
 80041e4:	4602      	mov	r2, r0
 80041e6:	460b      	mov	r3, r1
 80041e8:	1894      	adds	r4, r2, r2
 80041ea:	603c      	str	r4, [r7, #0]
 80041ec:	415b      	adcs	r3, r3
 80041ee:	607b      	str	r3, [r7, #4]
 80041f0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80041f4:	1812      	adds	r2, r2, r0
 80041f6:	eb41 0303 	adc.w	r3, r1, r3
 80041fa:	f04f 0400 	mov.w	r4, #0
 80041fe:	f04f 0500 	mov.w	r5, #0
 8004202:	00dd      	lsls	r5, r3, #3
 8004204:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8004208:	00d4      	lsls	r4, r2, #3
 800420a:	4622      	mov	r2, r4
 800420c:	462b      	mov	r3, r5
 800420e:	eb12 0a00 	adds.w	sl, r2, r0
 8004212:	eb43 0b01 	adc.w	fp, r3, r1
 8004216:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	4618      	mov	r0, r3
 800421c:	f04f 0100 	mov.w	r1, #0
 8004220:	f04f 0200 	mov.w	r2, #0
 8004224:	f04f 0300 	mov.w	r3, #0
 8004228:	008b      	lsls	r3, r1, #2
 800422a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800422e:	0082      	lsls	r2, r0, #2
 8004230:	4650      	mov	r0, sl
 8004232:	4659      	mov	r1, fp
 8004234:	f7fc fd28 	bl	8000c88 <__aeabi_uldivmod>
 8004238:	4602      	mov	r2, r0
 800423a:	460b      	mov	r3, r1
 800423c:	4b0e      	ldr	r3, [pc, #56]	; (8004278 <UART_SetConfig+0x38c>)
 800423e:	fba3 1302 	umull	r1, r3, r3, r2
 8004242:	095b      	lsrs	r3, r3, #5
 8004244:	2164      	movs	r1, #100	; 0x64
 8004246:	fb01 f303 	mul.w	r3, r1, r3
 800424a:	1ad3      	subs	r3, r2, r3
 800424c:	011b      	lsls	r3, r3, #4
 800424e:	3332      	adds	r3, #50	; 0x32
 8004250:	4a09      	ldr	r2, [pc, #36]	; (8004278 <UART_SetConfig+0x38c>)
 8004252:	fba2 2303 	umull	r2, r3, r2, r3
 8004256:	095b      	lsrs	r3, r3, #5
 8004258:	f003 020f 	and.w	r2, r3, #15
 800425c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	4432      	add	r2, r6
 8004262:	609a      	str	r2, [r3, #8]
}
 8004264:	bf00      	nop
 8004266:	377c      	adds	r7, #124	; 0x7c
 8004268:	46bd      	mov	sp, r7
 800426a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800426e:	bf00      	nop
 8004270:	40011000 	.word	0x40011000
 8004274:	40011400 	.word	0x40011400
 8004278:	51eb851f 	.word	0x51eb851f

0800427c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800427c:	b480      	push	{r7}
 800427e:	b085      	sub	sp, #20
 8004280:	af00      	add	r7, sp, #0
 8004282:	4603      	mov	r3, r0
 8004284:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8004286:	2300      	movs	r3, #0
 8004288:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800428a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800428e:	2b84      	cmp	r3, #132	; 0x84
 8004290:	d005      	beq.n	800429e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8004292:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	4413      	add	r3, r2
 800429a:	3303      	adds	r3, #3
 800429c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800429e:	68fb      	ldr	r3, [r7, #12]
}
 80042a0:	4618      	mov	r0, r3
 80042a2:	3714      	adds	r7, #20
 80042a4:	46bd      	mov	sp, r7
 80042a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042aa:	4770      	bx	lr

080042ac <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 80042b0:	f000 faf6 	bl	80048a0 <vTaskStartScheduler>
  
  return osOK;
 80042b4:	2300      	movs	r3, #0
}
 80042b6:	4618      	mov	r0, r3
 80042b8:	bd80      	pop	{r7, pc}

080042ba <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 80042ba:	b5f0      	push	{r4, r5, r6, r7, lr}
 80042bc:	b089      	sub	sp, #36	; 0x24
 80042be:	af04      	add	r7, sp, #16
 80042c0:	6078      	str	r0, [r7, #4]
 80042c2:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	695b      	ldr	r3, [r3, #20]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d020      	beq.n	800430e <osThreadCreate+0x54>
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	699b      	ldr	r3, [r3, #24]
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d01c      	beq.n	800430e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	685c      	ldr	r4, [r3, #4]
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681d      	ldr	r5, [r3, #0]
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	691e      	ldr	r6, [r3, #16]
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80042e6:	4618      	mov	r0, r3
 80042e8:	f7ff ffc8 	bl	800427c <makeFreeRtosPriority>
 80042ec:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	695b      	ldr	r3, [r3, #20]
 80042f2:	687a      	ldr	r2, [r7, #4]
 80042f4:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80042f6:	9202      	str	r2, [sp, #8]
 80042f8:	9301      	str	r3, [sp, #4]
 80042fa:	9100      	str	r1, [sp, #0]
 80042fc:	683b      	ldr	r3, [r7, #0]
 80042fe:	4632      	mov	r2, r6
 8004300:	4629      	mov	r1, r5
 8004302:	4620      	mov	r0, r4
 8004304:	f000 f8ed 	bl	80044e2 <xTaskCreateStatic>
 8004308:	4603      	mov	r3, r0
 800430a:	60fb      	str	r3, [r7, #12]
 800430c:	e01c      	b.n	8004348 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	685c      	ldr	r4, [r3, #4]
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800431a:	b29e      	uxth	r6, r3
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8004322:	4618      	mov	r0, r3
 8004324:	f7ff ffaa 	bl	800427c <makeFreeRtosPriority>
 8004328:	4602      	mov	r2, r0
 800432a:	f107 030c 	add.w	r3, r7, #12
 800432e:	9301      	str	r3, [sp, #4]
 8004330:	9200      	str	r2, [sp, #0]
 8004332:	683b      	ldr	r3, [r7, #0]
 8004334:	4632      	mov	r2, r6
 8004336:	4629      	mov	r1, r5
 8004338:	4620      	mov	r0, r4
 800433a:	f000 f92f 	bl	800459c <xTaskCreate>
 800433e:	4603      	mov	r3, r0
 8004340:	2b01      	cmp	r3, #1
 8004342:	d001      	beq.n	8004348 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8004344:	2300      	movs	r3, #0
 8004346:	e000      	b.n	800434a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8004348:	68fb      	ldr	r3, [r7, #12]
}
 800434a:	4618      	mov	r0, r3
 800434c:	3714      	adds	r7, #20
 800434e:	46bd      	mov	sp, r7
 8004350:	bdf0      	pop	{r4, r5, r6, r7, pc}

08004352 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8004352:	b580      	push	{r7, lr}
 8004354:	b084      	sub	sp, #16
 8004356:	af00      	add	r7, sp, #0
 8004358:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d001      	beq.n	8004368 <osDelay+0x16>
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	e000      	b.n	800436a <osDelay+0x18>
 8004368:	2301      	movs	r3, #1
 800436a:	4618      	mov	r0, r3
 800436c:	f000 fa64 	bl	8004838 <vTaskDelay>
  
  return osOK;
 8004370:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8004372:	4618      	mov	r0, r3
 8004374:	3710      	adds	r7, #16
 8004376:	46bd      	mov	sp, r7
 8004378:	bd80      	pop	{r7, pc}

0800437a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800437a:	b480      	push	{r7}
 800437c:	b083      	sub	sp, #12
 800437e:	af00      	add	r7, sp, #0
 8004380:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	f103 0208 	add.w	r2, r3, #8
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004392:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	f103 0208 	add.w	r2, r3, #8
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	f103 0208 	add.w	r2, r3, #8
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2200      	movs	r2, #0
 80043ac:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80043ae:	bf00      	nop
 80043b0:	370c      	adds	r7, #12
 80043b2:	46bd      	mov	sp, r7
 80043b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b8:	4770      	bx	lr

080043ba <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80043ba:	b480      	push	{r7}
 80043bc:	b083      	sub	sp, #12
 80043be:	af00      	add	r7, sp, #0
 80043c0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	2200      	movs	r2, #0
 80043c6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80043c8:	bf00      	nop
 80043ca:	370c      	adds	r7, #12
 80043cc:	46bd      	mov	sp, r7
 80043ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d2:	4770      	bx	lr

080043d4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80043d4:	b480      	push	{r7}
 80043d6:	b085      	sub	sp, #20
 80043d8:	af00      	add	r7, sp, #0
 80043da:	6078      	str	r0, [r7, #4]
 80043dc:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	685b      	ldr	r3, [r3, #4]
 80043e2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	68fa      	ldr	r2, [r7, #12]
 80043e8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	689a      	ldr	r2, [r3, #8]
 80043ee:	683b      	ldr	r3, [r7, #0]
 80043f0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	689b      	ldr	r3, [r3, #8]
 80043f6:	683a      	ldr	r2, [r7, #0]
 80043f8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	683a      	ldr	r2, [r7, #0]
 80043fe:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	687a      	ldr	r2, [r7, #4]
 8004404:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	1c5a      	adds	r2, r3, #1
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	601a      	str	r2, [r3, #0]
}
 8004410:	bf00      	nop
 8004412:	3714      	adds	r7, #20
 8004414:	46bd      	mov	sp, r7
 8004416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800441a:	4770      	bx	lr

0800441c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800441c:	b480      	push	{r7}
 800441e:	b085      	sub	sp, #20
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
 8004424:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004426:	683b      	ldr	r3, [r7, #0]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800442c:	68bb      	ldr	r3, [r7, #8]
 800442e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004432:	d103      	bne.n	800443c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	691b      	ldr	r3, [r3, #16]
 8004438:	60fb      	str	r3, [r7, #12]
 800443a:	e00c      	b.n	8004456 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	3308      	adds	r3, #8
 8004440:	60fb      	str	r3, [r7, #12]
 8004442:	e002      	b.n	800444a <vListInsert+0x2e>
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	685b      	ldr	r3, [r3, #4]
 8004448:	60fb      	str	r3, [r7, #12]
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	685b      	ldr	r3, [r3, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	68ba      	ldr	r2, [r7, #8]
 8004452:	429a      	cmp	r2, r3
 8004454:	d2f6      	bcs.n	8004444 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	685a      	ldr	r2, [r3, #4]
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	685b      	ldr	r3, [r3, #4]
 8004462:	683a      	ldr	r2, [r7, #0]
 8004464:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8004466:	683b      	ldr	r3, [r7, #0]
 8004468:	68fa      	ldr	r2, [r7, #12]
 800446a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	683a      	ldr	r2, [r7, #0]
 8004470:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8004472:	683b      	ldr	r3, [r7, #0]
 8004474:	687a      	ldr	r2, [r7, #4]
 8004476:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	1c5a      	adds	r2, r3, #1
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	601a      	str	r2, [r3, #0]
}
 8004482:	bf00      	nop
 8004484:	3714      	adds	r7, #20
 8004486:	46bd      	mov	sp, r7
 8004488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800448c:	4770      	bx	lr

0800448e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800448e:	b480      	push	{r7}
 8004490:	b085      	sub	sp, #20
 8004492:	af00      	add	r7, sp, #0
 8004494:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	691b      	ldr	r3, [r3, #16]
 800449a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	687a      	ldr	r2, [r7, #4]
 80044a2:	6892      	ldr	r2, [r2, #8]
 80044a4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	689b      	ldr	r3, [r3, #8]
 80044aa:	687a      	ldr	r2, [r7, #4]
 80044ac:	6852      	ldr	r2, [r2, #4]
 80044ae:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	685b      	ldr	r3, [r3, #4]
 80044b4:	687a      	ldr	r2, [r7, #4]
 80044b6:	429a      	cmp	r2, r3
 80044b8:	d103      	bne.n	80044c2 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	689a      	ldr	r2, [r3, #8]
 80044be:	68fb      	ldr	r3, [r7, #12]
 80044c0:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2200      	movs	r2, #0
 80044c6:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80044c8:	68fb      	ldr	r3, [r7, #12]
 80044ca:	681b      	ldr	r3, [r3, #0]
 80044cc:	1e5a      	subs	r2, r3, #1
 80044ce:	68fb      	ldr	r3, [r7, #12]
 80044d0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
}
 80044d6:	4618      	mov	r0, r3
 80044d8:	3714      	adds	r7, #20
 80044da:	46bd      	mov	sp, r7
 80044dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e0:	4770      	bx	lr

080044e2 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80044e2:	b580      	push	{r7, lr}
 80044e4:	b08e      	sub	sp, #56	; 0x38
 80044e6:	af04      	add	r7, sp, #16
 80044e8:	60f8      	str	r0, [r7, #12]
 80044ea:	60b9      	str	r1, [r7, #8]
 80044ec:	607a      	str	r2, [r7, #4]
 80044ee:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80044f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d10a      	bne.n	800450c <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80044f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80044fa:	f383 8811 	msr	BASEPRI, r3
 80044fe:	f3bf 8f6f 	isb	sy
 8004502:	f3bf 8f4f 	dsb	sy
 8004506:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004508:	bf00      	nop
 800450a:	e7fe      	b.n	800450a <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800450c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800450e:	2b00      	cmp	r3, #0
 8004510:	d10a      	bne.n	8004528 <xTaskCreateStatic+0x46>
	__asm volatile
 8004512:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004516:	f383 8811 	msr	BASEPRI, r3
 800451a:	f3bf 8f6f 	isb	sy
 800451e:	f3bf 8f4f 	dsb	sy
 8004522:	61fb      	str	r3, [r7, #28]
}
 8004524:	bf00      	nop
 8004526:	e7fe      	b.n	8004526 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004528:	23b4      	movs	r3, #180	; 0xb4
 800452a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800452c:	693b      	ldr	r3, [r7, #16]
 800452e:	2bb4      	cmp	r3, #180	; 0xb4
 8004530:	d00a      	beq.n	8004548 <xTaskCreateStatic+0x66>
	__asm volatile
 8004532:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004536:	f383 8811 	msr	BASEPRI, r3
 800453a:	f3bf 8f6f 	isb	sy
 800453e:	f3bf 8f4f 	dsb	sy
 8004542:	61bb      	str	r3, [r7, #24]
}
 8004544:	bf00      	nop
 8004546:	e7fe      	b.n	8004546 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004548:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800454a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800454c:	2b00      	cmp	r3, #0
 800454e:	d01e      	beq.n	800458e <xTaskCreateStatic+0xac>
 8004550:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004552:	2b00      	cmp	r3, #0
 8004554:	d01b      	beq.n	800458e <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004556:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004558:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800455a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800455c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800455e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004560:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004562:	2202      	movs	r2, #2
 8004564:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004568:	2300      	movs	r3, #0
 800456a:	9303      	str	r3, [sp, #12]
 800456c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800456e:	9302      	str	r3, [sp, #8]
 8004570:	f107 0314 	add.w	r3, r7, #20
 8004574:	9301      	str	r3, [sp, #4]
 8004576:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004578:	9300      	str	r3, [sp, #0]
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	687a      	ldr	r2, [r7, #4]
 800457e:	68b9      	ldr	r1, [r7, #8]
 8004580:	68f8      	ldr	r0, [r7, #12]
 8004582:	f000 f851 	bl	8004628 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004586:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8004588:	f000 f8ec 	bl	8004764 <prvAddNewTaskToReadyList>
 800458c:	e001      	b.n	8004592 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800458e:	2300      	movs	r3, #0
 8004590:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004592:	697b      	ldr	r3, [r7, #20]
	}
 8004594:	4618      	mov	r0, r3
 8004596:	3728      	adds	r7, #40	; 0x28
 8004598:	46bd      	mov	sp, r7
 800459a:	bd80      	pop	{r7, pc}

0800459c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800459c:	b580      	push	{r7, lr}
 800459e:	b08c      	sub	sp, #48	; 0x30
 80045a0:	af04      	add	r7, sp, #16
 80045a2:	60f8      	str	r0, [r7, #12]
 80045a4:	60b9      	str	r1, [r7, #8]
 80045a6:	603b      	str	r3, [r7, #0]
 80045a8:	4613      	mov	r3, r2
 80045aa:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80045ac:	88fb      	ldrh	r3, [r7, #6]
 80045ae:	009b      	lsls	r3, r3, #2
 80045b0:	4618      	mov	r0, r3
 80045b2:	f000 fef1 	bl	8005398 <pvPortMalloc>
 80045b6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80045b8:	697b      	ldr	r3, [r7, #20]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d00e      	beq.n	80045dc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80045be:	20b4      	movs	r0, #180	; 0xb4
 80045c0:	f000 feea 	bl	8005398 <pvPortMalloc>
 80045c4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80045c6:	69fb      	ldr	r3, [r7, #28]
 80045c8:	2b00      	cmp	r3, #0
 80045ca:	d003      	beq.n	80045d4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80045cc:	69fb      	ldr	r3, [r7, #28]
 80045ce:	697a      	ldr	r2, [r7, #20]
 80045d0:	631a      	str	r2, [r3, #48]	; 0x30
 80045d2:	e005      	b.n	80045e0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80045d4:	6978      	ldr	r0, [r7, #20]
 80045d6:	f000 ffab 	bl	8005530 <vPortFree>
 80045da:	e001      	b.n	80045e0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80045dc:	2300      	movs	r3, #0
 80045de:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80045e0:	69fb      	ldr	r3, [r7, #28]
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d017      	beq.n	8004616 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80045e6:	69fb      	ldr	r3, [r7, #28]
 80045e8:	2200      	movs	r2, #0
 80045ea:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80045ee:	88fa      	ldrh	r2, [r7, #6]
 80045f0:	2300      	movs	r3, #0
 80045f2:	9303      	str	r3, [sp, #12]
 80045f4:	69fb      	ldr	r3, [r7, #28]
 80045f6:	9302      	str	r3, [sp, #8]
 80045f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045fa:	9301      	str	r3, [sp, #4]
 80045fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045fe:	9300      	str	r3, [sp, #0]
 8004600:	683b      	ldr	r3, [r7, #0]
 8004602:	68b9      	ldr	r1, [r7, #8]
 8004604:	68f8      	ldr	r0, [r7, #12]
 8004606:	f000 f80f 	bl	8004628 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800460a:	69f8      	ldr	r0, [r7, #28]
 800460c:	f000 f8aa 	bl	8004764 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004610:	2301      	movs	r3, #1
 8004612:	61bb      	str	r3, [r7, #24]
 8004614:	e002      	b.n	800461c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004616:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800461a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800461c:	69bb      	ldr	r3, [r7, #24]
	}
 800461e:	4618      	mov	r0, r3
 8004620:	3720      	adds	r7, #32
 8004622:	46bd      	mov	sp, r7
 8004624:	bd80      	pop	{r7, pc}
	...

08004628 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004628:	b580      	push	{r7, lr}
 800462a:	b088      	sub	sp, #32
 800462c:	af00      	add	r7, sp, #0
 800462e:	60f8      	str	r0, [r7, #12]
 8004630:	60b9      	str	r1, [r7, #8]
 8004632:	607a      	str	r2, [r7, #4]
 8004634:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004636:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004638:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8004640:	3b01      	subs	r3, #1
 8004642:	009b      	lsls	r3, r3, #2
 8004644:	4413      	add	r3, r2
 8004646:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004648:	69bb      	ldr	r3, [r7, #24]
 800464a:	f023 0307 	bic.w	r3, r3, #7
 800464e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004650:	69bb      	ldr	r3, [r7, #24]
 8004652:	f003 0307 	and.w	r3, r3, #7
 8004656:	2b00      	cmp	r3, #0
 8004658:	d00a      	beq.n	8004670 <prvInitialiseNewTask+0x48>
	__asm volatile
 800465a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800465e:	f383 8811 	msr	BASEPRI, r3
 8004662:	f3bf 8f6f 	isb	sy
 8004666:	f3bf 8f4f 	dsb	sy
 800466a:	617b      	str	r3, [r7, #20]
}
 800466c:	bf00      	nop
 800466e:	e7fe      	b.n	800466e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8004670:	68bb      	ldr	r3, [r7, #8]
 8004672:	2b00      	cmp	r3, #0
 8004674:	d01f      	beq.n	80046b6 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004676:	2300      	movs	r3, #0
 8004678:	61fb      	str	r3, [r7, #28]
 800467a:	e012      	b.n	80046a2 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800467c:	68ba      	ldr	r2, [r7, #8]
 800467e:	69fb      	ldr	r3, [r7, #28]
 8004680:	4413      	add	r3, r2
 8004682:	7819      	ldrb	r1, [r3, #0]
 8004684:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004686:	69fb      	ldr	r3, [r7, #28]
 8004688:	4413      	add	r3, r2
 800468a:	3334      	adds	r3, #52	; 0x34
 800468c:	460a      	mov	r2, r1
 800468e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8004690:	68ba      	ldr	r2, [r7, #8]
 8004692:	69fb      	ldr	r3, [r7, #28]
 8004694:	4413      	add	r3, r2
 8004696:	781b      	ldrb	r3, [r3, #0]
 8004698:	2b00      	cmp	r3, #0
 800469a:	d006      	beq.n	80046aa <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800469c:	69fb      	ldr	r3, [r7, #28]
 800469e:	3301      	adds	r3, #1
 80046a0:	61fb      	str	r3, [r7, #28]
 80046a2:	69fb      	ldr	r3, [r7, #28]
 80046a4:	2b0f      	cmp	r3, #15
 80046a6:	d9e9      	bls.n	800467c <prvInitialiseNewTask+0x54>
 80046a8:	e000      	b.n	80046ac <prvInitialiseNewTask+0x84>
			{
				break;
 80046aa:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80046ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046ae:	2200      	movs	r2, #0
 80046b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80046b4:	e003      	b.n	80046be <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80046b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046b8:	2200      	movs	r2, #0
 80046ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80046be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046c0:	2b06      	cmp	r3, #6
 80046c2:	d901      	bls.n	80046c8 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80046c4:	2306      	movs	r3, #6
 80046c6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80046c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80046cc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80046ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80046d2:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80046d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046d6:	2200      	movs	r2, #0
 80046d8:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80046da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046dc:	3304      	adds	r3, #4
 80046de:	4618      	mov	r0, r3
 80046e0:	f7ff fe6b 	bl	80043ba <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80046e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046e6:	3318      	adds	r3, #24
 80046e8:	4618      	mov	r0, r3
 80046ea:	f7ff fe66 	bl	80043ba <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80046ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80046f2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80046f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80046f6:	f1c3 0207 	rsb	r2, r3, #7
 80046fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80046fc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80046fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004700:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004702:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004704:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004706:	2200      	movs	r2, #0
 8004708:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800470c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800470e:	2200      	movs	r2, #0
 8004710:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004714:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004716:	334c      	adds	r3, #76	; 0x4c
 8004718:	2260      	movs	r2, #96	; 0x60
 800471a:	2100      	movs	r1, #0
 800471c:	4618      	mov	r0, r3
 800471e:	f001 f95b 	bl	80059d8 <memset>
 8004722:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004724:	4a0c      	ldr	r2, [pc, #48]	; (8004758 <prvInitialiseNewTask+0x130>)
 8004726:	651a      	str	r2, [r3, #80]	; 0x50
 8004728:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800472a:	4a0c      	ldr	r2, [pc, #48]	; (800475c <prvInitialiseNewTask+0x134>)
 800472c:	655a      	str	r2, [r3, #84]	; 0x54
 800472e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004730:	4a0b      	ldr	r2, [pc, #44]	; (8004760 <prvInitialiseNewTask+0x138>)
 8004732:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004734:	683a      	ldr	r2, [r7, #0]
 8004736:	68f9      	ldr	r1, [r7, #12]
 8004738:	69b8      	ldr	r0, [r7, #24]
 800473a:	f000 fc1f 	bl	8004f7c <pxPortInitialiseStack>
 800473e:	4602      	mov	r2, r0
 8004740:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004742:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004744:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004746:	2b00      	cmp	r3, #0
 8004748:	d002      	beq.n	8004750 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800474a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800474c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800474e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004750:	bf00      	nop
 8004752:	3720      	adds	r7, #32
 8004754:	46bd      	mov	sp, r7
 8004756:	bd80      	pop	{r7, pc}
 8004758:	0800a174 	.word	0x0800a174
 800475c:	0800a194 	.word	0x0800a194
 8004760:	0800a154 	.word	0x0800a154

08004764 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004764:	b580      	push	{r7, lr}
 8004766:	b082      	sub	sp, #8
 8004768:	af00      	add	r7, sp, #0
 800476a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800476c:	f000 fd32 	bl	80051d4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004770:	4b2a      	ldr	r3, [pc, #168]	; (800481c <prvAddNewTaskToReadyList+0xb8>)
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	3301      	adds	r3, #1
 8004776:	4a29      	ldr	r2, [pc, #164]	; (800481c <prvAddNewTaskToReadyList+0xb8>)
 8004778:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800477a:	4b29      	ldr	r3, [pc, #164]	; (8004820 <prvAddNewTaskToReadyList+0xbc>)
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d109      	bne.n	8004796 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004782:	4a27      	ldr	r2, [pc, #156]	; (8004820 <prvAddNewTaskToReadyList+0xbc>)
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004788:	4b24      	ldr	r3, [pc, #144]	; (800481c <prvAddNewTaskToReadyList+0xb8>)
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	2b01      	cmp	r3, #1
 800478e:	d110      	bne.n	80047b2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004790:	f000 facc 	bl	8004d2c <prvInitialiseTaskLists>
 8004794:	e00d      	b.n	80047b2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004796:	4b23      	ldr	r3, [pc, #140]	; (8004824 <prvAddNewTaskToReadyList+0xc0>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d109      	bne.n	80047b2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800479e:	4b20      	ldr	r3, [pc, #128]	; (8004820 <prvAddNewTaskToReadyList+0xbc>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047a8:	429a      	cmp	r2, r3
 80047aa:	d802      	bhi.n	80047b2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80047ac:	4a1c      	ldr	r2, [pc, #112]	; (8004820 <prvAddNewTaskToReadyList+0xbc>)
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80047b2:	4b1d      	ldr	r3, [pc, #116]	; (8004828 <prvAddNewTaskToReadyList+0xc4>)
 80047b4:	681b      	ldr	r3, [r3, #0]
 80047b6:	3301      	adds	r3, #1
 80047b8:	4a1b      	ldr	r2, [pc, #108]	; (8004828 <prvAddNewTaskToReadyList+0xc4>)
 80047ba:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80047c0:	2201      	movs	r2, #1
 80047c2:	409a      	lsls	r2, r3
 80047c4:	4b19      	ldr	r3, [pc, #100]	; (800482c <prvAddNewTaskToReadyList+0xc8>)
 80047c6:	681b      	ldr	r3, [r3, #0]
 80047c8:	4313      	orrs	r3, r2
 80047ca:	4a18      	ldr	r2, [pc, #96]	; (800482c <prvAddNewTaskToReadyList+0xc8>)
 80047cc:	6013      	str	r3, [r2, #0]
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047d2:	4613      	mov	r3, r2
 80047d4:	009b      	lsls	r3, r3, #2
 80047d6:	4413      	add	r3, r2
 80047d8:	009b      	lsls	r3, r3, #2
 80047da:	4a15      	ldr	r2, [pc, #84]	; (8004830 <prvAddNewTaskToReadyList+0xcc>)
 80047dc:	441a      	add	r2, r3
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	3304      	adds	r3, #4
 80047e2:	4619      	mov	r1, r3
 80047e4:	4610      	mov	r0, r2
 80047e6:	f7ff fdf5 	bl	80043d4 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80047ea:	f000 fd23 	bl	8005234 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80047ee:	4b0d      	ldr	r3, [pc, #52]	; (8004824 <prvAddNewTaskToReadyList+0xc0>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d00e      	beq.n	8004814 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80047f6:	4b0a      	ldr	r3, [pc, #40]	; (8004820 <prvAddNewTaskToReadyList+0xbc>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004800:	429a      	cmp	r2, r3
 8004802:	d207      	bcs.n	8004814 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004804:	4b0b      	ldr	r3, [pc, #44]	; (8004834 <prvAddNewTaskToReadyList+0xd0>)
 8004806:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800480a:	601a      	str	r2, [r3, #0]
 800480c:	f3bf 8f4f 	dsb	sy
 8004810:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004814:	bf00      	nop
 8004816:	3708      	adds	r7, #8
 8004818:	46bd      	mov	sp, r7
 800481a:	bd80      	pop	{r7, pc}
 800481c:	200005c4 	.word	0x200005c4
 8004820:	200004c4 	.word	0x200004c4
 8004824:	200005d0 	.word	0x200005d0
 8004828:	200005e0 	.word	0x200005e0
 800482c:	200005cc 	.word	0x200005cc
 8004830:	200004c8 	.word	0x200004c8
 8004834:	e000ed04 	.word	0xe000ed04

08004838 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004838:	b580      	push	{r7, lr}
 800483a:	b084      	sub	sp, #16
 800483c:	af00      	add	r7, sp, #0
 800483e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004840:	2300      	movs	r3, #0
 8004842:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2b00      	cmp	r3, #0
 8004848:	d017      	beq.n	800487a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800484a:	4b13      	ldr	r3, [pc, #76]	; (8004898 <vTaskDelay+0x60>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	2b00      	cmp	r3, #0
 8004850:	d00a      	beq.n	8004868 <vTaskDelay+0x30>
	__asm volatile
 8004852:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004856:	f383 8811 	msr	BASEPRI, r3
 800485a:	f3bf 8f6f 	isb	sy
 800485e:	f3bf 8f4f 	dsb	sy
 8004862:	60bb      	str	r3, [r7, #8]
}
 8004864:	bf00      	nop
 8004866:	e7fe      	b.n	8004866 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004868:	f000 f884 	bl	8004974 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800486c:	2100      	movs	r1, #0
 800486e:	6878      	ldr	r0, [r7, #4]
 8004870:	f000 fb1e 	bl	8004eb0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004874:	f000 f88c 	bl	8004990 <xTaskResumeAll>
 8004878:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	2b00      	cmp	r3, #0
 800487e:	d107      	bne.n	8004890 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8004880:	4b06      	ldr	r3, [pc, #24]	; (800489c <vTaskDelay+0x64>)
 8004882:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004886:	601a      	str	r2, [r3, #0]
 8004888:	f3bf 8f4f 	dsb	sy
 800488c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004890:	bf00      	nop
 8004892:	3710      	adds	r7, #16
 8004894:	46bd      	mov	sp, r7
 8004896:	bd80      	pop	{r7, pc}
 8004898:	200005ec 	.word	0x200005ec
 800489c:	e000ed04 	.word	0xe000ed04

080048a0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80048a0:	b580      	push	{r7, lr}
 80048a2:	b08a      	sub	sp, #40	; 0x28
 80048a4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80048a6:	2300      	movs	r3, #0
 80048a8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80048aa:	2300      	movs	r3, #0
 80048ac:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80048ae:	463a      	mov	r2, r7
 80048b0:	1d39      	adds	r1, r7, #4
 80048b2:	f107 0308 	add.w	r3, r7, #8
 80048b6:	4618      	mov	r0, r3
 80048b8:	f7fc fbec 	bl	8001094 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80048bc:	6839      	ldr	r1, [r7, #0]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	68ba      	ldr	r2, [r7, #8]
 80048c2:	9202      	str	r2, [sp, #8]
 80048c4:	9301      	str	r3, [sp, #4]
 80048c6:	2300      	movs	r3, #0
 80048c8:	9300      	str	r3, [sp, #0]
 80048ca:	2300      	movs	r3, #0
 80048cc:	460a      	mov	r2, r1
 80048ce:	4921      	ldr	r1, [pc, #132]	; (8004954 <vTaskStartScheduler+0xb4>)
 80048d0:	4821      	ldr	r0, [pc, #132]	; (8004958 <vTaskStartScheduler+0xb8>)
 80048d2:	f7ff fe06 	bl	80044e2 <xTaskCreateStatic>
 80048d6:	4603      	mov	r3, r0
 80048d8:	4a20      	ldr	r2, [pc, #128]	; (800495c <vTaskStartScheduler+0xbc>)
 80048da:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80048dc:	4b1f      	ldr	r3, [pc, #124]	; (800495c <vTaskStartScheduler+0xbc>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d002      	beq.n	80048ea <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80048e4:	2301      	movs	r3, #1
 80048e6:	617b      	str	r3, [r7, #20]
 80048e8:	e001      	b.n	80048ee <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80048ea:	2300      	movs	r3, #0
 80048ec:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80048ee:	697b      	ldr	r3, [r7, #20]
 80048f0:	2b01      	cmp	r3, #1
 80048f2:	d11b      	bne.n	800492c <vTaskStartScheduler+0x8c>
	__asm volatile
 80048f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80048f8:	f383 8811 	msr	BASEPRI, r3
 80048fc:	f3bf 8f6f 	isb	sy
 8004900:	f3bf 8f4f 	dsb	sy
 8004904:	613b      	str	r3, [r7, #16]
}
 8004906:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004908:	4b15      	ldr	r3, [pc, #84]	; (8004960 <vTaskStartScheduler+0xc0>)
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	334c      	adds	r3, #76	; 0x4c
 800490e:	4a15      	ldr	r2, [pc, #84]	; (8004964 <vTaskStartScheduler+0xc4>)
 8004910:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004912:	4b15      	ldr	r3, [pc, #84]	; (8004968 <vTaskStartScheduler+0xc8>)
 8004914:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004918:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800491a:	4b14      	ldr	r3, [pc, #80]	; (800496c <vTaskStartScheduler+0xcc>)
 800491c:	2201      	movs	r2, #1
 800491e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004920:	4b13      	ldr	r3, [pc, #76]	; (8004970 <vTaskStartScheduler+0xd0>)
 8004922:	2200      	movs	r2, #0
 8004924:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004926:	f000 fbb3 	bl	8005090 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800492a:	e00e      	b.n	800494a <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800492c:	697b      	ldr	r3, [r7, #20]
 800492e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004932:	d10a      	bne.n	800494a <vTaskStartScheduler+0xaa>
	__asm volatile
 8004934:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004938:	f383 8811 	msr	BASEPRI, r3
 800493c:	f3bf 8f6f 	isb	sy
 8004940:	f3bf 8f4f 	dsb	sy
 8004944:	60fb      	str	r3, [r7, #12]
}
 8004946:	bf00      	nop
 8004948:	e7fe      	b.n	8004948 <vTaskStartScheduler+0xa8>
}
 800494a:	bf00      	nop
 800494c:	3718      	adds	r7, #24
 800494e:	46bd      	mov	sp, r7
 8004950:	bd80      	pop	{r7, pc}
 8004952:	bf00      	nop
 8004954:	0800a134 	.word	0x0800a134
 8004958:	08004cfd 	.word	0x08004cfd
 800495c:	200005e8 	.word	0x200005e8
 8004960:	200004c4 	.word	0x200004c4
 8004964:	20000010 	.word	0x20000010
 8004968:	200005e4 	.word	0x200005e4
 800496c:	200005d0 	.word	0x200005d0
 8004970:	200005c8 	.word	0x200005c8

08004974 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004974:	b480      	push	{r7}
 8004976:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004978:	4b04      	ldr	r3, [pc, #16]	; (800498c <vTaskSuspendAll+0x18>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	3301      	adds	r3, #1
 800497e:	4a03      	ldr	r2, [pc, #12]	; (800498c <vTaskSuspendAll+0x18>)
 8004980:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004982:	bf00      	nop
 8004984:	46bd      	mov	sp, r7
 8004986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800498a:	4770      	bx	lr
 800498c:	200005ec 	.word	0x200005ec

08004990 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004990:	b580      	push	{r7, lr}
 8004992:	b084      	sub	sp, #16
 8004994:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004996:	2300      	movs	r3, #0
 8004998:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800499a:	2300      	movs	r3, #0
 800499c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800499e:	4b41      	ldr	r3, [pc, #260]	; (8004aa4 <xTaskResumeAll+0x114>)
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d10a      	bne.n	80049bc <xTaskResumeAll+0x2c>
	__asm volatile
 80049a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80049aa:	f383 8811 	msr	BASEPRI, r3
 80049ae:	f3bf 8f6f 	isb	sy
 80049b2:	f3bf 8f4f 	dsb	sy
 80049b6:	603b      	str	r3, [r7, #0]
}
 80049b8:	bf00      	nop
 80049ba:	e7fe      	b.n	80049ba <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80049bc:	f000 fc0a 	bl	80051d4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80049c0:	4b38      	ldr	r3, [pc, #224]	; (8004aa4 <xTaskResumeAll+0x114>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	3b01      	subs	r3, #1
 80049c6:	4a37      	ldr	r2, [pc, #220]	; (8004aa4 <xTaskResumeAll+0x114>)
 80049c8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80049ca:	4b36      	ldr	r3, [pc, #216]	; (8004aa4 <xTaskResumeAll+0x114>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d161      	bne.n	8004a96 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80049d2:	4b35      	ldr	r3, [pc, #212]	; (8004aa8 <xTaskResumeAll+0x118>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d05d      	beq.n	8004a96 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80049da:	e02e      	b.n	8004a3a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80049dc:	4b33      	ldr	r3, [pc, #204]	; (8004aac <xTaskResumeAll+0x11c>)
 80049de:	68db      	ldr	r3, [r3, #12]
 80049e0:	68db      	ldr	r3, [r3, #12]
 80049e2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	3318      	adds	r3, #24
 80049e8:	4618      	mov	r0, r3
 80049ea:	f7ff fd50 	bl	800448e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	3304      	adds	r3, #4
 80049f2:	4618      	mov	r0, r3
 80049f4:	f7ff fd4b 	bl	800448e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049fc:	2201      	movs	r2, #1
 80049fe:	409a      	lsls	r2, r3
 8004a00:	4b2b      	ldr	r3, [pc, #172]	; (8004ab0 <xTaskResumeAll+0x120>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	4313      	orrs	r3, r2
 8004a06:	4a2a      	ldr	r2, [pc, #168]	; (8004ab0 <xTaskResumeAll+0x120>)
 8004a08:	6013      	str	r3, [r2, #0]
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a0e:	4613      	mov	r3, r2
 8004a10:	009b      	lsls	r3, r3, #2
 8004a12:	4413      	add	r3, r2
 8004a14:	009b      	lsls	r3, r3, #2
 8004a16:	4a27      	ldr	r2, [pc, #156]	; (8004ab4 <xTaskResumeAll+0x124>)
 8004a18:	441a      	add	r2, r3
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	3304      	adds	r3, #4
 8004a1e:	4619      	mov	r1, r3
 8004a20:	4610      	mov	r0, r2
 8004a22:	f7ff fcd7 	bl	80043d4 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004a26:	68fb      	ldr	r3, [r7, #12]
 8004a28:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004a2a:	4b23      	ldr	r3, [pc, #140]	; (8004ab8 <xTaskResumeAll+0x128>)
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a30:	429a      	cmp	r2, r3
 8004a32:	d302      	bcc.n	8004a3a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8004a34:	4b21      	ldr	r3, [pc, #132]	; (8004abc <xTaskResumeAll+0x12c>)
 8004a36:	2201      	movs	r2, #1
 8004a38:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004a3a:	4b1c      	ldr	r3, [pc, #112]	; (8004aac <xTaskResumeAll+0x11c>)
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	2b00      	cmp	r3, #0
 8004a40:	d1cc      	bne.n	80049dc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d001      	beq.n	8004a4c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004a48:	f000 fa12 	bl	8004e70 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004a4c:	4b1c      	ldr	r3, [pc, #112]	; (8004ac0 <xTaskResumeAll+0x130>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2b00      	cmp	r3, #0
 8004a56:	d010      	beq.n	8004a7a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004a58:	f000 f836 	bl	8004ac8 <xTaskIncrementTick>
 8004a5c:	4603      	mov	r3, r0
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d002      	beq.n	8004a68 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8004a62:	4b16      	ldr	r3, [pc, #88]	; (8004abc <xTaskResumeAll+0x12c>)
 8004a64:	2201      	movs	r2, #1
 8004a66:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	3b01      	subs	r3, #1
 8004a6c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	2b00      	cmp	r3, #0
 8004a72:	d1f1      	bne.n	8004a58 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8004a74:	4b12      	ldr	r3, [pc, #72]	; (8004ac0 <xTaskResumeAll+0x130>)
 8004a76:	2200      	movs	r2, #0
 8004a78:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004a7a:	4b10      	ldr	r3, [pc, #64]	; (8004abc <xTaskResumeAll+0x12c>)
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d009      	beq.n	8004a96 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004a82:	2301      	movs	r3, #1
 8004a84:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004a86:	4b0f      	ldr	r3, [pc, #60]	; (8004ac4 <xTaskResumeAll+0x134>)
 8004a88:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004a8c:	601a      	str	r2, [r3, #0]
 8004a8e:	f3bf 8f4f 	dsb	sy
 8004a92:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004a96:	f000 fbcd 	bl	8005234 <vPortExitCritical>

	return xAlreadyYielded;
 8004a9a:	68bb      	ldr	r3, [r7, #8]
}
 8004a9c:	4618      	mov	r0, r3
 8004a9e:	3710      	adds	r7, #16
 8004aa0:	46bd      	mov	sp, r7
 8004aa2:	bd80      	pop	{r7, pc}
 8004aa4:	200005ec 	.word	0x200005ec
 8004aa8:	200005c4 	.word	0x200005c4
 8004aac:	20000584 	.word	0x20000584
 8004ab0:	200005cc 	.word	0x200005cc
 8004ab4:	200004c8 	.word	0x200004c8
 8004ab8:	200004c4 	.word	0x200004c4
 8004abc:	200005d8 	.word	0x200005d8
 8004ac0:	200005d4 	.word	0x200005d4
 8004ac4:	e000ed04 	.word	0xe000ed04

08004ac8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004ac8:	b580      	push	{r7, lr}
 8004aca:	b086      	sub	sp, #24
 8004acc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004ace:	2300      	movs	r3, #0
 8004ad0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004ad2:	4b4e      	ldr	r3, [pc, #312]	; (8004c0c <xTaskIncrementTick+0x144>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	f040 808e 	bne.w	8004bf8 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004adc:	4b4c      	ldr	r3, [pc, #304]	; (8004c10 <xTaskIncrementTick+0x148>)
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	3301      	adds	r3, #1
 8004ae2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004ae4:	4a4a      	ldr	r2, [pc, #296]	; (8004c10 <xTaskIncrementTick+0x148>)
 8004ae6:	693b      	ldr	r3, [r7, #16]
 8004ae8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d120      	bne.n	8004b32 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8004af0:	4b48      	ldr	r3, [pc, #288]	; (8004c14 <xTaskIncrementTick+0x14c>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d00a      	beq.n	8004b10 <xTaskIncrementTick+0x48>
	__asm volatile
 8004afa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004afe:	f383 8811 	msr	BASEPRI, r3
 8004b02:	f3bf 8f6f 	isb	sy
 8004b06:	f3bf 8f4f 	dsb	sy
 8004b0a:	603b      	str	r3, [r7, #0]
}
 8004b0c:	bf00      	nop
 8004b0e:	e7fe      	b.n	8004b0e <xTaskIncrementTick+0x46>
 8004b10:	4b40      	ldr	r3, [pc, #256]	; (8004c14 <xTaskIncrementTick+0x14c>)
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	60fb      	str	r3, [r7, #12]
 8004b16:	4b40      	ldr	r3, [pc, #256]	; (8004c18 <xTaskIncrementTick+0x150>)
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a3e      	ldr	r2, [pc, #248]	; (8004c14 <xTaskIncrementTick+0x14c>)
 8004b1c:	6013      	str	r3, [r2, #0]
 8004b1e:	4a3e      	ldr	r2, [pc, #248]	; (8004c18 <xTaskIncrementTick+0x150>)
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	6013      	str	r3, [r2, #0]
 8004b24:	4b3d      	ldr	r3, [pc, #244]	; (8004c1c <xTaskIncrementTick+0x154>)
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	3301      	adds	r3, #1
 8004b2a:	4a3c      	ldr	r2, [pc, #240]	; (8004c1c <xTaskIncrementTick+0x154>)
 8004b2c:	6013      	str	r3, [r2, #0]
 8004b2e:	f000 f99f 	bl	8004e70 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004b32:	4b3b      	ldr	r3, [pc, #236]	; (8004c20 <xTaskIncrementTick+0x158>)
 8004b34:	681b      	ldr	r3, [r3, #0]
 8004b36:	693a      	ldr	r2, [r7, #16]
 8004b38:	429a      	cmp	r2, r3
 8004b3a:	d348      	bcc.n	8004bce <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004b3c:	4b35      	ldr	r3, [pc, #212]	; (8004c14 <xTaskIncrementTick+0x14c>)
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	2b00      	cmp	r3, #0
 8004b44:	d104      	bne.n	8004b50 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004b46:	4b36      	ldr	r3, [pc, #216]	; (8004c20 <xTaskIncrementTick+0x158>)
 8004b48:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004b4c:	601a      	str	r2, [r3, #0]
					break;
 8004b4e:	e03e      	b.n	8004bce <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004b50:	4b30      	ldr	r3, [pc, #192]	; (8004c14 <xTaskIncrementTick+0x14c>)
 8004b52:	681b      	ldr	r3, [r3, #0]
 8004b54:	68db      	ldr	r3, [r3, #12]
 8004b56:	68db      	ldr	r3, [r3, #12]
 8004b58:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004b5a:	68bb      	ldr	r3, [r7, #8]
 8004b5c:	685b      	ldr	r3, [r3, #4]
 8004b5e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004b60:	693a      	ldr	r2, [r7, #16]
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	429a      	cmp	r2, r3
 8004b66:	d203      	bcs.n	8004b70 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004b68:	4a2d      	ldr	r2, [pc, #180]	; (8004c20 <xTaskIncrementTick+0x158>)
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004b6e:	e02e      	b.n	8004bce <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004b70:	68bb      	ldr	r3, [r7, #8]
 8004b72:	3304      	adds	r3, #4
 8004b74:	4618      	mov	r0, r3
 8004b76:	f7ff fc8a 	bl	800448e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004b7a:	68bb      	ldr	r3, [r7, #8]
 8004b7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d004      	beq.n	8004b8c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004b82:	68bb      	ldr	r3, [r7, #8]
 8004b84:	3318      	adds	r3, #24
 8004b86:	4618      	mov	r0, r3
 8004b88:	f7ff fc81 	bl	800448e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004b8c:	68bb      	ldr	r3, [r7, #8]
 8004b8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b90:	2201      	movs	r2, #1
 8004b92:	409a      	lsls	r2, r3
 8004b94:	4b23      	ldr	r3, [pc, #140]	; (8004c24 <xTaskIncrementTick+0x15c>)
 8004b96:	681b      	ldr	r3, [r3, #0]
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	4a22      	ldr	r2, [pc, #136]	; (8004c24 <xTaskIncrementTick+0x15c>)
 8004b9c:	6013      	str	r3, [r2, #0]
 8004b9e:	68bb      	ldr	r3, [r7, #8]
 8004ba0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004ba2:	4613      	mov	r3, r2
 8004ba4:	009b      	lsls	r3, r3, #2
 8004ba6:	4413      	add	r3, r2
 8004ba8:	009b      	lsls	r3, r3, #2
 8004baa:	4a1f      	ldr	r2, [pc, #124]	; (8004c28 <xTaskIncrementTick+0x160>)
 8004bac:	441a      	add	r2, r3
 8004bae:	68bb      	ldr	r3, [r7, #8]
 8004bb0:	3304      	adds	r3, #4
 8004bb2:	4619      	mov	r1, r3
 8004bb4:	4610      	mov	r0, r2
 8004bb6:	f7ff fc0d 	bl	80043d4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004bba:	68bb      	ldr	r3, [r7, #8]
 8004bbc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bbe:	4b1b      	ldr	r3, [pc, #108]	; (8004c2c <xTaskIncrementTick+0x164>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004bc4:	429a      	cmp	r2, r3
 8004bc6:	d3b9      	bcc.n	8004b3c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8004bc8:	2301      	movs	r3, #1
 8004bca:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004bcc:	e7b6      	b.n	8004b3c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004bce:	4b17      	ldr	r3, [pc, #92]	; (8004c2c <xTaskIncrementTick+0x164>)
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8004bd4:	4914      	ldr	r1, [pc, #80]	; (8004c28 <xTaskIncrementTick+0x160>)
 8004bd6:	4613      	mov	r3, r2
 8004bd8:	009b      	lsls	r3, r3, #2
 8004bda:	4413      	add	r3, r2
 8004bdc:	009b      	lsls	r3, r3, #2
 8004bde:	440b      	add	r3, r1
 8004be0:	681b      	ldr	r3, [r3, #0]
 8004be2:	2b01      	cmp	r3, #1
 8004be4:	d901      	bls.n	8004bea <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 8004be6:	2301      	movs	r3, #1
 8004be8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004bea:	4b11      	ldr	r3, [pc, #68]	; (8004c30 <xTaskIncrementTick+0x168>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	2b00      	cmp	r3, #0
 8004bf0:	d007      	beq.n	8004c02 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 8004bf2:	2301      	movs	r3, #1
 8004bf4:	617b      	str	r3, [r7, #20]
 8004bf6:	e004      	b.n	8004c02 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004bf8:	4b0e      	ldr	r3, [pc, #56]	; (8004c34 <xTaskIncrementTick+0x16c>)
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	3301      	adds	r3, #1
 8004bfe:	4a0d      	ldr	r2, [pc, #52]	; (8004c34 <xTaskIncrementTick+0x16c>)
 8004c00:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004c02:	697b      	ldr	r3, [r7, #20]
}
 8004c04:	4618      	mov	r0, r3
 8004c06:	3718      	adds	r7, #24
 8004c08:	46bd      	mov	sp, r7
 8004c0a:	bd80      	pop	{r7, pc}
 8004c0c:	200005ec 	.word	0x200005ec
 8004c10:	200005c8 	.word	0x200005c8
 8004c14:	2000057c 	.word	0x2000057c
 8004c18:	20000580 	.word	0x20000580
 8004c1c:	200005dc 	.word	0x200005dc
 8004c20:	200005e4 	.word	0x200005e4
 8004c24:	200005cc 	.word	0x200005cc
 8004c28:	200004c8 	.word	0x200004c8
 8004c2c:	200004c4 	.word	0x200004c4
 8004c30:	200005d8 	.word	0x200005d8
 8004c34:	200005d4 	.word	0x200005d4

08004c38 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004c38:	b480      	push	{r7}
 8004c3a:	b087      	sub	sp, #28
 8004c3c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004c3e:	4b29      	ldr	r3, [pc, #164]	; (8004ce4 <vTaskSwitchContext+0xac>)
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d003      	beq.n	8004c4e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004c46:	4b28      	ldr	r3, [pc, #160]	; (8004ce8 <vTaskSwitchContext+0xb0>)
 8004c48:	2201      	movs	r2, #1
 8004c4a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004c4c:	e044      	b.n	8004cd8 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8004c4e:	4b26      	ldr	r3, [pc, #152]	; (8004ce8 <vTaskSwitchContext+0xb0>)
 8004c50:	2200      	movs	r2, #0
 8004c52:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004c54:	4b25      	ldr	r3, [pc, #148]	; (8004cec <vTaskSwitchContext+0xb4>)
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	fab3 f383 	clz	r3, r3
 8004c60:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8004c62:	7afb      	ldrb	r3, [r7, #11]
 8004c64:	f1c3 031f 	rsb	r3, r3, #31
 8004c68:	617b      	str	r3, [r7, #20]
 8004c6a:	4921      	ldr	r1, [pc, #132]	; (8004cf0 <vTaskSwitchContext+0xb8>)
 8004c6c:	697a      	ldr	r2, [r7, #20]
 8004c6e:	4613      	mov	r3, r2
 8004c70:	009b      	lsls	r3, r3, #2
 8004c72:	4413      	add	r3, r2
 8004c74:	009b      	lsls	r3, r3, #2
 8004c76:	440b      	add	r3, r1
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d10a      	bne.n	8004c94 <vTaskSwitchContext+0x5c>
	__asm volatile
 8004c7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004c82:	f383 8811 	msr	BASEPRI, r3
 8004c86:	f3bf 8f6f 	isb	sy
 8004c8a:	f3bf 8f4f 	dsb	sy
 8004c8e:	607b      	str	r3, [r7, #4]
}
 8004c90:	bf00      	nop
 8004c92:	e7fe      	b.n	8004c92 <vTaskSwitchContext+0x5a>
 8004c94:	697a      	ldr	r2, [r7, #20]
 8004c96:	4613      	mov	r3, r2
 8004c98:	009b      	lsls	r3, r3, #2
 8004c9a:	4413      	add	r3, r2
 8004c9c:	009b      	lsls	r3, r3, #2
 8004c9e:	4a14      	ldr	r2, [pc, #80]	; (8004cf0 <vTaskSwitchContext+0xb8>)
 8004ca0:	4413      	add	r3, r2
 8004ca2:	613b      	str	r3, [r7, #16]
 8004ca4:	693b      	ldr	r3, [r7, #16]
 8004ca6:	685b      	ldr	r3, [r3, #4]
 8004ca8:	685a      	ldr	r2, [r3, #4]
 8004caa:	693b      	ldr	r3, [r7, #16]
 8004cac:	605a      	str	r2, [r3, #4]
 8004cae:	693b      	ldr	r3, [r7, #16]
 8004cb0:	685a      	ldr	r2, [r3, #4]
 8004cb2:	693b      	ldr	r3, [r7, #16]
 8004cb4:	3308      	adds	r3, #8
 8004cb6:	429a      	cmp	r2, r3
 8004cb8:	d104      	bne.n	8004cc4 <vTaskSwitchContext+0x8c>
 8004cba:	693b      	ldr	r3, [r7, #16]
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	685a      	ldr	r2, [r3, #4]
 8004cc0:	693b      	ldr	r3, [r7, #16]
 8004cc2:	605a      	str	r2, [r3, #4]
 8004cc4:	693b      	ldr	r3, [r7, #16]
 8004cc6:	685b      	ldr	r3, [r3, #4]
 8004cc8:	68db      	ldr	r3, [r3, #12]
 8004cca:	4a0a      	ldr	r2, [pc, #40]	; (8004cf4 <vTaskSwitchContext+0xbc>)
 8004ccc:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004cce:	4b09      	ldr	r3, [pc, #36]	; (8004cf4 <vTaskSwitchContext+0xbc>)
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	334c      	adds	r3, #76	; 0x4c
 8004cd4:	4a08      	ldr	r2, [pc, #32]	; (8004cf8 <vTaskSwitchContext+0xc0>)
 8004cd6:	6013      	str	r3, [r2, #0]
}
 8004cd8:	bf00      	nop
 8004cda:	371c      	adds	r7, #28
 8004cdc:	46bd      	mov	sp, r7
 8004cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce2:	4770      	bx	lr
 8004ce4:	200005ec 	.word	0x200005ec
 8004ce8:	200005d8 	.word	0x200005d8
 8004cec:	200005cc 	.word	0x200005cc
 8004cf0:	200004c8 	.word	0x200004c8
 8004cf4:	200004c4 	.word	0x200004c4
 8004cf8:	20000010 	.word	0x20000010

08004cfc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b082      	sub	sp, #8
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004d04:	f000 f852 	bl	8004dac <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004d08:	4b06      	ldr	r3, [pc, #24]	; (8004d24 <prvIdleTask+0x28>)
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	2b01      	cmp	r3, #1
 8004d0e:	d9f9      	bls.n	8004d04 <prvIdleTask+0x8>
			{
				taskYIELD();
 8004d10:	4b05      	ldr	r3, [pc, #20]	; (8004d28 <prvIdleTask+0x2c>)
 8004d12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8004d16:	601a      	str	r2, [r3, #0]
 8004d18:	f3bf 8f4f 	dsb	sy
 8004d1c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004d20:	e7f0      	b.n	8004d04 <prvIdleTask+0x8>
 8004d22:	bf00      	nop
 8004d24:	200004c8 	.word	0x200004c8
 8004d28:	e000ed04 	.word	0xe000ed04

08004d2c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b082      	sub	sp, #8
 8004d30:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004d32:	2300      	movs	r3, #0
 8004d34:	607b      	str	r3, [r7, #4]
 8004d36:	e00c      	b.n	8004d52 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004d38:	687a      	ldr	r2, [r7, #4]
 8004d3a:	4613      	mov	r3, r2
 8004d3c:	009b      	lsls	r3, r3, #2
 8004d3e:	4413      	add	r3, r2
 8004d40:	009b      	lsls	r3, r3, #2
 8004d42:	4a12      	ldr	r2, [pc, #72]	; (8004d8c <prvInitialiseTaskLists+0x60>)
 8004d44:	4413      	add	r3, r2
 8004d46:	4618      	mov	r0, r3
 8004d48:	f7ff fb17 	bl	800437a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	3301      	adds	r3, #1
 8004d50:	607b      	str	r3, [r7, #4]
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2b06      	cmp	r3, #6
 8004d56:	d9ef      	bls.n	8004d38 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004d58:	480d      	ldr	r0, [pc, #52]	; (8004d90 <prvInitialiseTaskLists+0x64>)
 8004d5a:	f7ff fb0e 	bl	800437a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004d5e:	480d      	ldr	r0, [pc, #52]	; (8004d94 <prvInitialiseTaskLists+0x68>)
 8004d60:	f7ff fb0b 	bl	800437a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004d64:	480c      	ldr	r0, [pc, #48]	; (8004d98 <prvInitialiseTaskLists+0x6c>)
 8004d66:	f7ff fb08 	bl	800437a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004d6a:	480c      	ldr	r0, [pc, #48]	; (8004d9c <prvInitialiseTaskLists+0x70>)
 8004d6c:	f7ff fb05 	bl	800437a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004d70:	480b      	ldr	r0, [pc, #44]	; (8004da0 <prvInitialiseTaskLists+0x74>)
 8004d72:	f7ff fb02 	bl	800437a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004d76:	4b0b      	ldr	r3, [pc, #44]	; (8004da4 <prvInitialiseTaskLists+0x78>)
 8004d78:	4a05      	ldr	r2, [pc, #20]	; (8004d90 <prvInitialiseTaskLists+0x64>)
 8004d7a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004d7c:	4b0a      	ldr	r3, [pc, #40]	; (8004da8 <prvInitialiseTaskLists+0x7c>)
 8004d7e:	4a05      	ldr	r2, [pc, #20]	; (8004d94 <prvInitialiseTaskLists+0x68>)
 8004d80:	601a      	str	r2, [r3, #0]
}
 8004d82:	bf00      	nop
 8004d84:	3708      	adds	r7, #8
 8004d86:	46bd      	mov	sp, r7
 8004d88:	bd80      	pop	{r7, pc}
 8004d8a:	bf00      	nop
 8004d8c:	200004c8 	.word	0x200004c8
 8004d90:	20000554 	.word	0x20000554
 8004d94:	20000568 	.word	0x20000568
 8004d98:	20000584 	.word	0x20000584
 8004d9c:	20000598 	.word	0x20000598
 8004da0:	200005b0 	.word	0x200005b0
 8004da4:	2000057c 	.word	0x2000057c
 8004da8:	20000580 	.word	0x20000580

08004dac <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b082      	sub	sp, #8
 8004db0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004db2:	e019      	b.n	8004de8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004db4:	f000 fa0e 	bl	80051d4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004db8:	4b10      	ldr	r3, [pc, #64]	; (8004dfc <prvCheckTasksWaitingTermination+0x50>)
 8004dba:	68db      	ldr	r3, [r3, #12]
 8004dbc:	68db      	ldr	r3, [r3, #12]
 8004dbe:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	3304      	adds	r3, #4
 8004dc4:	4618      	mov	r0, r3
 8004dc6:	f7ff fb62 	bl	800448e <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004dca:	4b0d      	ldr	r3, [pc, #52]	; (8004e00 <prvCheckTasksWaitingTermination+0x54>)
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	3b01      	subs	r3, #1
 8004dd0:	4a0b      	ldr	r2, [pc, #44]	; (8004e00 <prvCheckTasksWaitingTermination+0x54>)
 8004dd2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004dd4:	4b0b      	ldr	r3, [pc, #44]	; (8004e04 <prvCheckTasksWaitingTermination+0x58>)
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	3b01      	subs	r3, #1
 8004dda:	4a0a      	ldr	r2, [pc, #40]	; (8004e04 <prvCheckTasksWaitingTermination+0x58>)
 8004ddc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004dde:	f000 fa29 	bl	8005234 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004de2:	6878      	ldr	r0, [r7, #4]
 8004de4:	f000 f810 	bl	8004e08 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004de8:	4b06      	ldr	r3, [pc, #24]	; (8004e04 <prvCheckTasksWaitingTermination+0x58>)
 8004dea:	681b      	ldr	r3, [r3, #0]
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d1e1      	bne.n	8004db4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004df0:	bf00      	nop
 8004df2:	bf00      	nop
 8004df4:	3708      	adds	r7, #8
 8004df6:	46bd      	mov	sp, r7
 8004df8:	bd80      	pop	{r7, pc}
 8004dfa:	bf00      	nop
 8004dfc:	20000598 	.word	0x20000598
 8004e00:	200005c4 	.word	0x200005c4
 8004e04:	200005ac 	.word	0x200005ac

08004e08 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004e08:	b580      	push	{r7, lr}
 8004e0a:	b084      	sub	sp, #16
 8004e0c:	af00      	add	r7, sp, #0
 8004e0e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	334c      	adds	r3, #76	; 0x4c
 8004e14:	4618      	mov	r0, r3
 8004e16:	f001 fd19 	bl	800684c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d108      	bne.n	8004e36 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e28:	4618      	mov	r0, r3
 8004e2a:	f000 fb81 	bl	8005530 <vPortFree>
				vPortFree( pxTCB );
 8004e2e:	6878      	ldr	r0, [r7, #4]
 8004e30:	f000 fb7e 	bl	8005530 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004e34:	e018      	b.n	8004e68 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8004e3c:	2b01      	cmp	r3, #1
 8004e3e:	d103      	bne.n	8004e48 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8004e40:	6878      	ldr	r0, [r7, #4]
 8004e42:	f000 fb75 	bl	8005530 <vPortFree>
	}
 8004e46:	e00f      	b.n	8004e68 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8004e4e:	2b02      	cmp	r3, #2
 8004e50:	d00a      	beq.n	8004e68 <prvDeleteTCB+0x60>
	__asm volatile
 8004e52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004e56:	f383 8811 	msr	BASEPRI, r3
 8004e5a:	f3bf 8f6f 	isb	sy
 8004e5e:	f3bf 8f4f 	dsb	sy
 8004e62:	60fb      	str	r3, [r7, #12]
}
 8004e64:	bf00      	nop
 8004e66:	e7fe      	b.n	8004e66 <prvDeleteTCB+0x5e>
	}
 8004e68:	bf00      	nop
 8004e6a:	3710      	adds	r7, #16
 8004e6c:	46bd      	mov	sp, r7
 8004e6e:	bd80      	pop	{r7, pc}

08004e70 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004e70:	b480      	push	{r7}
 8004e72:	b083      	sub	sp, #12
 8004e74:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004e76:	4b0c      	ldr	r3, [pc, #48]	; (8004ea8 <prvResetNextTaskUnblockTime+0x38>)
 8004e78:	681b      	ldr	r3, [r3, #0]
 8004e7a:	681b      	ldr	r3, [r3, #0]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d104      	bne.n	8004e8a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004e80:	4b0a      	ldr	r3, [pc, #40]	; (8004eac <prvResetNextTaskUnblockTime+0x3c>)
 8004e82:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004e86:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004e88:	e008      	b.n	8004e9c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004e8a:	4b07      	ldr	r3, [pc, #28]	; (8004ea8 <prvResetNextTaskUnblockTime+0x38>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	68db      	ldr	r3, [r3, #12]
 8004e90:	68db      	ldr	r3, [r3, #12]
 8004e92:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	4a04      	ldr	r2, [pc, #16]	; (8004eac <prvResetNextTaskUnblockTime+0x3c>)
 8004e9a:	6013      	str	r3, [r2, #0]
}
 8004e9c:	bf00      	nop
 8004e9e:	370c      	adds	r7, #12
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea6:	4770      	bx	lr
 8004ea8:	2000057c 	.word	0x2000057c
 8004eac:	200005e4 	.word	0x200005e4

08004eb0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8004eb0:	b580      	push	{r7, lr}
 8004eb2:	b084      	sub	sp, #16
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
 8004eb8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8004eba:	4b29      	ldr	r3, [pc, #164]	; (8004f60 <prvAddCurrentTaskToDelayedList+0xb0>)
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8004ec0:	4b28      	ldr	r3, [pc, #160]	; (8004f64 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	3304      	adds	r3, #4
 8004ec6:	4618      	mov	r0, r3
 8004ec8:	f7ff fae1 	bl	800448e <uxListRemove>
 8004ecc:	4603      	mov	r3, r0
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d10b      	bne.n	8004eea <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8004ed2:	4b24      	ldr	r3, [pc, #144]	; (8004f64 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ed8:	2201      	movs	r2, #1
 8004eda:	fa02 f303 	lsl.w	r3, r2, r3
 8004ede:	43da      	mvns	r2, r3
 8004ee0:	4b21      	ldr	r3, [pc, #132]	; (8004f68 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	4013      	ands	r3, r2
 8004ee6:	4a20      	ldr	r2, [pc, #128]	; (8004f68 <prvAddCurrentTaskToDelayedList+0xb8>)
 8004ee8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004ef0:	d10a      	bne.n	8004f08 <prvAddCurrentTaskToDelayedList+0x58>
 8004ef2:	683b      	ldr	r3, [r7, #0]
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d007      	beq.n	8004f08 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004ef8:	4b1a      	ldr	r3, [pc, #104]	; (8004f64 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	3304      	adds	r3, #4
 8004efe:	4619      	mov	r1, r3
 8004f00:	481a      	ldr	r0, [pc, #104]	; (8004f6c <prvAddCurrentTaskToDelayedList+0xbc>)
 8004f02:	f7ff fa67 	bl	80043d4 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8004f06:	e026      	b.n	8004f56 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8004f08:	68fa      	ldr	r2, [r7, #12]
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	4413      	add	r3, r2
 8004f0e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8004f10:	4b14      	ldr	r3, [pc, #80]	; (8004f64 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	68ba      	ldr	r2, [r7, #8]
 8004f16:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8004f18:	68ba      	ldr	r2, [r7, #8]
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	429a      	cmp	r2, r3
 8004f1e:	d209      	bcs.n	8004f34 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004f20:	4b13      	ldr	r3, [pc, #76]	; (8004f70 <prvAddCurrentTaskToDelayedList+0xc0>)
 8004f22:	681a      	ldr	r2, [r3, #0]
 8004f24:	4b0f      	ldr	r3, [pc, #60]	; (8004f64 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	3304      	adds	r3, #4
 8004f2a:	4619      	mov	r1, r3
 8004f2c:	4610      	mov	r0, r2
 8004f2e:	f7ff fa75 	bl	800441c <vListInsert>
}
 8004f32:	e010      	b.n	8004f56 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8004f34:	4b0f      	ldr	r3, [pc, #60]	; (8004f74 <prvAddCurrentTaskToDelayedList+0xc4>)
 8004f36:	681a      	ldr	r2, [r3, #0]
 8004f38:	4b0a      	ldr	r3, [pc, #40]	; (8004f64 <prvAddCurrentTaskToDelayedList+0xb4>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	3304      	adds	r3, #4
 8004f3e:	4619      	mov	r1, r3
 8004f40:	4610      	mov	r0, r2
 8004f42:	f7ff fa6b 	bl	800441c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8004f46:	4b0c      	ldr	r3, [pc, #48]	; (8004f78 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	68ba      	ldr	r2, [r7, #8]
 8004f4c:	429a      	cmp	r2, r3
 8004f4e:	d202      	bcs.n	8004f56 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8004f50:	4a09      	ldr	r2, [pc, #36]	; (8004f78 <prvAddCurrentTaskToDelayedList+0xc8>)
 8004f52:	68bb      	ldr	r3, [r7, #8]
 8004f54:	6013      	str	r3, [r2, #0]
}
 8004f56:	bf00      	nop
 8004f58:	3710      	adds	r7, #16
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	bd80      	pop	{r7, pc}
 8004f5e:	bf00      	nop
 8004f60:	200005c8 	.word	0x200005c8
 8004f64:	200004c4 	.word	0x200004c4
 8004f68:	200005cc 	.word	0x200005cc
 8004f6c:	200005b0 	.word	0x200005b0
 8004f70:	20000580 	.word	0x20000580
 8004f74:	2000057c 	.word	0x2000057c
 8004f78:	200005e4 	.word	0x200005e4

08004f7c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b085      	sub	sp, #20
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	60f8      	str	r0, [r7, #12]
 8004f84:	60b9      	str	r1, [r7, #8]
 8004f86:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	3b04      	subs	r3, #4
 8004f8c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8004f94:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	3b04      	subs	r3, #4
 8004f9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8004f9c:	68bb      	ldr	r3, [r7, #8]
 8004f9e:	f023 0201 	bic.w	r2, r3, #1
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	3b04      	subs	r3, #4
 8004faa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8004fac:	4a0c      	ldr	r2, [pc, #48]	; (8004fe0 <pxPortInitialiseStack+0x64>)
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	3b14      	subs	r3, #20
 8004fb6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8004fb8:	687a      	ldr	r2, [r7, #4]
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	3b04      	subs	r3, #4
 8004fc2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	f06f 0202 	mvn.w	r2, #2
 8004fca:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	3b20      	subs	r3, #32
 8004fd0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
}
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	3714      	adds	r7, #20
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fde:	4770      	bx	lr
 8004fe0:	08004fe5 	.word	0x08004fe5

08004fe4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8004fe4:	b480      	push	{r7}
 8004fe6:	b085      	sub	sp, #20
 8004fe8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8004fea:	2300      	movs	r3, #0
 8004fec:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8004fee:	4b12      	ldr	r3, [pc, #72]	; (8005038 <prvTaskExitError+0x54>)
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004ff6:	d00a      	beq.n	800500e <prvTaskExitError+0x2a>
	__asm volatile
 8004ff8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8004ffc:	f383 8811 	msr	BASEPRI, r3
 8005000:	f3bf 8f6f 	isb	sy
 8005004:	f3bf 8f4f 	dsb	sy
 8005008:	60fb      	str	r3, [r7, #12]
}
 800500a:	bf00      	nop
 800500c:	e7fe      	b.n	800500c <prvTaskExitError+0x28>
	__asm volatile
 800500e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005012:	f383 8811 	msr	BASEPRI, r3
 8005016:	f3bf 8f6f 	isb	sy
 800501a:	f3bf 8f4f 	dsb	sy
 800501e:	60bb      	str	r3, [r7, #8]
}
 8005020:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005022:	bf00      	nop
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	2b00      	cmp	r3, #0
 8005028:	d0fc      	beq.n	8005024 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800502a:	bf00      	nop
 800502c:	bf00      	nop
 800502e:	3714      	adds	r7, #20
 8005030:	46bd      	mov	sp, r7
 8005032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005036:	4770      	bx	lr
 8005038:	2000000c 	.word	0x2000000c
 800503c:	00000000 	.word	0x00000000

08005040 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005040:	4b07      	ldr	r3, [pc, #28]	; (8005060 <pxCurrentTCBConst2>)
 8005042:	6819      	ldr	r1, [r3, #0]
 8005044:	6808      	ldr	r0, [r1, #0]
 8005046:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800504a:	f380 8809 	msr	PSP, r0
 800504e:	f3bf 8f6f 	isb	sy
 8005052:	f04f 0000 	mov.w	r0, #0
 8005056:	f380 8811 	msr	BASEPRI, r0
 800505a:	4770      	bx	lr
 800505c:	f3af 8000 	nop.w

08005060 <pxCurrentTCBConst2>:
 8005060:	200004c4 	.word	0x200004c4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005064:	bf00      	nop
 8005066:	bf00      	nop

08005068 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005068:	4808      	ldr	r0, [pc, #32]	; (800508c <prvPortStartFirstTask+0x24>)
 800506a:	6800      	ldr	r0, [r0, #0]
 800506c:	6800      	ldr	r0, [r0, #0]
 800506e:	f380 8808 	msr	MSP, r0
 8005072:	f04f 0000 	mov.w	r0, #0
 8005076:	f380 8814 	msr	CONTROL, r0
 800507a:	b662      	cpsie	i
 800507c:	b661      	cpsie	f
 800507e:	f3bf 8f4f 	dsb	sy
 8005082:	f3bf 8f6f 	isb	sy
 8005086:	df00      	svc	0
 8005088:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800508a:	bf00      	nop
 800508c:	e000ed08 	.word	0xe000ed08

08005090 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b086      	sub	sp, #24
 8005094:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005096:	4b46      	ldr	r3, [pc, #280]	; (80051b0 <xPortStartScheduler+0x120>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	4a46      	ldr	r2, [pc, #280]	; (80051b4 <xPortStartScheduler+0x124>)
 800509c:	4293      	cmp	r3, r2
 800509e:	d10a      	bne.n	80050b6 <xPortStartScheduler+0x26>
	__asm volatile
 80050a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050a4:	f383 8811 	msr	BASEPRI, r3
 80050a8:	f3bf 8f6f 	isb	sy
 80050ac:	f3bf 8f4f 	dsb	sy
 80050b0:	613b      	str	r3, [r7, #16]
}
 80050b2:	bf00      	nop
 80050b4:	e7fe      	b.n	80050b4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 80050b6:	4b3e      	ldr	r3, [pc, #248]	; (80051b0 <xPortStartScheduler+0x120>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	4a3f      	ldr	r2, [pc, #252]	; (80051b8 <xPortStartScheduler+0x128>)
 80050bc:	4293      	cmp	r3, r2
 80050be:	d10a      	bne.n	80050d6 <xPortStartScheduler+0x46>
	__asm volatile
 80050c0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80050c4:	f383 8811 	msr	BASEPRI, r3
 80050c8:	f3bf 8f6f 	isb	sy
 80050cc:	f3bf 8f4f 	dsb	sy
 80050d0:	60fb      	str	r3, [r7, #12]
}
 80050d2:	bf00      	nop
 80050d4:	e7fe      	b.n	80050d4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80050d6:	4b39      	ldr	r3, [pc, #228]	; (80051bc <xPortStartScheduler+0x12c>)
 80050d8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80050da:	697b      	ldr	r3, [r7, #20]
 80050dc:	781b      	ldrb	r3, [r3, #0]
 80050de:	b2db      	uxtb	r3, r3
 80050e0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80050e2:	697b      	ldr	r3, [r7, #20]
 80050e4:	22ff      	movs	r2, #255	; 0xff
 80050e6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80050e8:	697b      	ldr	r3, [r7, #20]
 80050ea:	781b      	ldrb	r3, [r3, #0]
 80050ec:	b2db      	uxtb	r3, r3
 80050ee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80050f0:	78fb      	ldrb	r3, [r7, #3]
 80050f2:	b2db      	uxtb	r3, r3
 80050f4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80050f8:	b2da      	uxtb	r2, r3
 80050fa:	4b31      	ldr	r3, [pc, #196]	; (80051c0 <xPortStartScheduler+0x130>)
 80050fc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80050fe:	4b31      	ldr	r3, [pc, #196]	; (80051c4 <xPortStartScheduler+0x134>)
 8005100:	2207      	movs	r2, #7
 8005102:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005104:	e009      	b.n	800511a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8005106:	4b2f      	ldr	r3, [pc, #188]	; (80051c4 <xPortStartScheduler+0x134>)
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	3b01      	subs	r3, #1
 800510c:	4a2d      	ldr	r2, [pc, #180]	; (80051c4 <xPortStartScheduler+0x134>)
 800510e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005110:	78fb      	ldrb	r3, [r7, #3]
 8005112:	b2db      	uxtb	r3, r3
 8005114:	005b      	lsls	r3, r3, #1
 8005116:	b2db      	uxtb	r3, r3
 8005118:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800511a:	78fb      	ldrb	r3, [r7, #3]
 800511c:	b2db      	uxtb	r3, r3
 800511e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005122:	2b80      	cmp	r3, #128	; 0x80
 8005124:	d0ef      	beq.n	8005106 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005126:	4b27      	ldr	r3, [pc, #156]	; (80051c4 <xPortStartScheduler+0x134>)
 8005128:	681b      	ldr	r3, [r3, #0]
 800512a:	f1c3 0307 	rsb	r3, r3, #7
 800512e:	2b04      	cmp	r3, #4
 8005130:	d00a      	beq.n	8005148 <xPortStartScheduler+0xb8>
	__asm volatile
 8005132:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005136:	f383 8811 	msr	BASEPRI, r3
 800513a:	f3bf 8f6f 	isb	sy
 800513e:	f3bf 8f4f 	dsb	sy
 8005142:	60bb      	str	r3, [r7, #8]
}
 8005144:	bf00      	nop
 8005146:	e7fe      	b.n	8005146 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005148:	4b1e      	ldr	r3, [pc, #120]	; (80051c4 <xPortStartScheduler+0x134>)
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	021b      	lsls	r3, r3, #8
 800514e:	4a1d      	ldr	r2, [pc, #116]	; (80051c4 <xPortStartScheduler+0x134>)
 8005150:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005152:	4b1c      	ldr	r3, [pc, #112]	; (80051c4 <xPortStartScheduler+0x134>)
 8005154:	681b      	ldr	r3, [r3, #0]
 8005156:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800515a:	4a1a      	ldr	r2, [pc, #104]	; (80051c4 <xPortStartScheduler+0x134>)
 800515c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	b2da      	uxtb	r2, r3
 8005162:	697b      	ldr	r3, [r7, #20]
 8005164:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005166:	4b18      	ldr	r3, [pc, #96]	; (80051c8 <xPortStartScheduler+0x138>)
 8005168:	681b      	ldr	r3, [r3, #0]
 800516a:	4a17      	ldr	r2, [pc, #92]	; (80051c8 <xPortStartScheduler+0x138>)
 800516c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005170:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005172:	4b15      	ldr	r3, [pc, #84]	; (80051c8 <xPortStartScheduler+0x138>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	4a14      	ldr	r2, [pc, #80]	; (80051c8 <xPortStartScheduler+0x138>)
 8005178:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800517c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800517e:	f000 f8dd 	bl	800533c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005182:	4b12      	ldr	r3, [pc, #72]	; (80051cc <xPortStartScheduler+0x13c>)
 8005184:	2200      	movs	r2, #0
 8005186:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005188:	f000 f8fc 	bl	8005384 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800518c:	4b10      	ldr	r3, [pc, #64]	; (80051d0 <xPortStartScheduler+0x140>)
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	4a0f      	ldr	r2, [pc, #60]	; (80051d0 <xPortStartScheduler+0x140>)
 8005192:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8005196:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005198:	f7ff ff66 	bl	8005068 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800519c:	f7ff fd4c 	bl	8004c38 <vTaskSwitchContext>
	prvTaskExitError();
 80051a0:	f7ff ff20 	bl	8004fe4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80051a4:	2300      	movs	r3, #0
}
 80051a6:	4618      	mov	r0, r3
 80051a8:	3718      	adds	r7, #24
 80051aa:	46bd      	mov	sp, r7
 80051ac:	bd80      	pop	{r7, pc}
 80051ae:	bf00      	nop
 80051b0:	e000ed00 	.word	0xe000ed00
 80051b4:	410fc271 	.word	0x410fc271
 80051b8:	410fc270 	.word	0x410fc270
 80051bc:	e000e400 	.word	0xe000e400
 80051c0:	200005f0 	.word	0x200005f0
 80051c4:	200005f4 	.word	0x200005f4
 80051c8:	e000ed20 	.word	0xe000ed20
 80051cc:	2000000c 	.word	0x2000000c
 80051d0:	e000ef34 	.word	0xe000ef34

080051d4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80051d4:	b480      	push	{r7}
 80051d6:	b083      	sub	sp, #12
 80051d8:	af00      	add	r7, sp, #0
	__asm volatile
 80051da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80051de:	f383 8811 	msr	BASEPRI, r3
 80051e2:	f3bf 8f6f 	isb	sy
 80051e6:	f3bf 8f4f 	dsb	sy
 80051ea:	607b      	str	r3, [r7, #4]
}
 80051ec:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80051ee:	4b0f      	ldr	r3, [pc, #60]	; (800522c <vPortEnterCritical+0x58>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	3301      	adds	r3, #1
 80051f4:	4a0d      	ldr	r2, [pc, #52]	; (800522c <vPortEnterCritical+0x58>)
 80051f6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80051f8:	4b0c      	ldr	r3, [pc, #48]	; (800522c <vPortEnterCritical+0x58>)
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	2b01      	cmp	r3, #1
 80051fe:	d10f      	bne.n	8005220 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005200:	4b0b      	ldr	r3, [pc, #44]	; (8005230 <vPortEnterCritical+0x5c>)
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	b2db      	uxtb	r3, r3
 8005206:	2b00      	cmp	r3, #0
 8005208:	d00a      	beq.n	8005220 <vPortEnterCritical+0x4c>
	__asm volatile
 800520a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800520e:	f383 8811 	msr	BASEPRI, r3
 8005212:	f3bf 8f6f 	isb	sy
 8005216:	f3bf 8f4f 	dsb	sy
 800521a:	603b      	str	r3, [r7, #0]
}
 800521c:	bf00      	nop
 800521e:	e7fe      	b.n	800521e <vPortEnterCritical+0x4a>
	}
}
 8005220:	bf00      	nop
 8005222:	370c      	adds	r7, #12
 8005224:	46bd      	mov	sp, r7
 8005226:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522a:	4770      	bx	lr
 800522c:	2000000c 	.word	0x2000000c
 8005230:	e000ed04 	.word	0xe000ed04

08005234 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005234:	b480      	push	{r7}
 8005236:	b083      	sub	sp, #12
 8005238:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800523a:	4b12      	ldr	r3, [pc, #72]	; (8005284 <vPortExitCritical+0x50>)
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	2b00      	cmp	r3, #0
 8005240:	d10a      	bne.n	8005258 <vPortExitCritical+0x24>
	__asm volatile
 8005242:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005246:	f383 8811 	msr	BASEPRI, r3
 800524a:	f3bf 8f6f 	isb	sy
 800524e:	f3bf 8f4f 	dsb	sy
 8005252:	607b      	str	r3, [r7, #4]
}
 8005254:	bf00      	nop
 8005256:	e7fe      	b.n	8005256 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005258:	4b0a      	ldr	r3, [pc, #40]	; (8005284 <vPortExitCritical+0x50>)
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	3b01      	subs	r3, #1
 800525e:	4a09      	ldr	r2, [pc, #36]	; (8005284 <vPortExitCritical+0x50>)
 8005260:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005262:	4b08      	ldr	r3, [pc, #32]	; (8005284 <vPortExitCritical+0x50>)
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	2b00      	cmp	r3, #0
 8005268:	d105      	bne.n	8005276 <vPortExitCritical+0x42>
 800526a:	2300      	movs	r3, #0
 800526c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 800526e:	683b      	ldr	r3, [r7, #0]
 8005270:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8005274:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005276:	bf00      	nop
 8005278:	370c      	adds	r7, #12
 800527a:	46bd      	mov	sp, r7
 800527c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005280:	4770      	bx	lr
 8005282:	bf00      	nop
 8005284:	2000000c 	.word	0x2000000c
	...

08005290 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005290:	f3ef 8009 	mrs	r0, PSP
 8005294:	f3bf 8f6f 	isb	sy
 8005298:	4b15      	ldr	r3, [pc, #84]	; (80052f0 <pxCurrentTCBConst>)
 800529a:	681a      	ldr	r2, [r3, #0]
 800529c:	f01e 0f10 	tst.w	lr, #16
 80052a0:	bf08      	it	eq
 80052a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80052a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052aa:	6010      	str	r0, [r2, #0]
 80052ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 80052b0:	f04f 0050 	mov.w	r0, #80	; 0x50
 80052b4:	f380 8811 	msr	BASEPRI, r0
 80052b8:	f3bf 8f4f 	dsb	sy
 80052bc:	f3bf 8f6f 	isb	sy
 80052c0:	f7ff fcba 	bl	8004c38 <vTaskSwitchContext>
 80052c4:	f04f 0000 	mov.w	r0, #0
 80052c8:	f380 8811 	msr	BASEPRI, r0
 80052cc:	bc09      	pop	{r0, r3}
 80052ce:	6819      	ldr	r1, [r3, #0]
 80052d0:	6808      	ldr	r0, [r1, #0]
 80052d2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052d6:	f01e 0f10 	tst.w	lr, #16
 80052da:	bf08      	it	eq
 80052dc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80052e0:	f380 8809 	msr	PSP, r0
 80052e4:	f3bf 8f6f 	isb	sy
 80052e8:	4770      	bx	lr
 80052ea:	bf00      	nop
 80052ec:	f3af 8000 	nop.w

080052f0 <pxCurrentTCBConst>:
 80052f0:	200004c4 	.word	0x200004c4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80052f4:	bf00      	nop
 80052f6:	bf00      	nop

080052f8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80052f8:	b580      	push	{r7, lr}
 80052fa:	b082      	sub	sp, #8
 80052fc:	af00      	add	r7, sp, #0
	__asm volatile
 80052fe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005302:	f383 8811 	msr	BASEPRI, r3
 8005306:	f3bf 8f6f 	isb	sy
 800530a:	f3bf 8f4f 	dsb	sy
 800530e:	607b      	str	r3, [r7, #4]
}
 8005310:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005312:	f7ff fbd9 	bl	8004ac8 <xTaskIncrementTick>
 8005316:	4603      	mov	r3, r0
 8005318:	2b00      	cmp	r3, #0
 800531a:	d003      	beq.n	8005324 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800531c:	4b06      	ldr	r3, [pc, #24]	; (8005338 <SysTick_Handler+0x40>)
 800531e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005322:	601a      	str	r2, [r3, #0]
 8005324:	2300      	movs	r3, #0
 8005326:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	f383 8811 	msr	BASEPRI, r3
}
 800532e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005330:	bf00      	nop
 8005332:	3708      	adds	r7, #8
 8005334:	46bd      	mov	sp, r7
 8005336:	bd80      	pop	{r7, pc}
 8005338:	e000ed04 	.word	0xe000ed04

0800533c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800533c:	b480      	push	{r7}
 800533e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005340:	4b0b      	ldr	r3, [pc, #44]	; (8005370 <vPortSetupTimerInterrupt+0x34>)
 8005342:	2200      	movs	r2, #0
 8005344:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005346:	4b0b      	ldr	r3, [pc, #44]	; (8005374 <vPortSetupTimerInterrupt+0x38>)
 8005348:	2200      	movs	r2, #0
 800534a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800534c:	4b0a      	ldr	r3, [pc, #40]	; (8005378 <vPortSetupTimerInterrupt+0x3c>)
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	4a0a      	ldr	r2, [pc, #40]	; (800537c <vPortSetupTimerInterrupt+0x40>)
 8005352:	fba2 2303 	umull	r2, r3, r2, r3
 8005356:	099b      	lsrs	r3, r3, #6
 8005358:	4a09      	ldr	r2, [pc, #36]	; (8005380 <vPortSetupTimerInterrupt+0x44>)
 800535a:	3b01      	subs	r3, #1
 800535c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800535e:	4b04      	ldr	r3, [pc, #16]	; (8005370 <vPortSetupTimerInterrupt+0x34>)
 8005360:	2207      	movs	r2, #7
 8005362:	601a      	str	r2, [r3, #0]
}
 8005364:	bf00      	nop
 8005366:	46bd      	mov	sp, r7
 8005368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800536c:	4770      	bx	lr
 800536e:	bf00      	nop
 8005370:	e000e010 	.word	0xe000e010
 8005374:	e000e018 	.word	0xe000e018
 8005378:	20000000 	.word	0x20000000
 800537c:	10624dd3 	.word	0x10624dd3
 8005380:	e000e014 	.word	0xe000e014

08005384 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005384:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8005394 <vPortEnableVFP+0x10>
 8005388:	6801      	ldr	r1, [r0, #0]
 800538a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800538e:	6001      	str	r1, [r0, #0]
 8005390:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005392:	bf00      	nop
 8005394:	e000ed88 	.word	0xe000ed88

08005398 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005398:	b580      	push	{r7, lr}
 800539a:	b08a      	sub	sp, #40	; 0x28
 800539c:	af00      	add	r7, sp, #0
 800539e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80053a0:	2300      	movs	r3, #0
 80053a2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80053a4:	f7ff fae6 	bl	8004974 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80053a8:	4b5b      	ldr	r3, [pc, #364]	; (8005518 <pvPortMalloc+0x180>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d101      	bne.n	80053b4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80053b0:	f000 f920 	bl	80055f4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80053b4:	4b59      	ldr	r3, [pc, #356]	; (800551c <pvPortMalloc+0x184>)
 80053b6:	681a      	ldr	r2, [r3, #0]
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	4013      	ands	r3, r2
 80053bc:	2b00      	cmp	r3, #0
 80053be:	f040 8093 	bne.w	80054e8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d01d      	beq.n	8005404 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80053c8:	2208      	movs	r2, #8
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	4413      	add	r3, r2
 80053ce:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	f003 0307 	and.w	r3, r3, #7
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d014      	beq.n	8005404 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	f023 0307 	bic.w	r3, r3, #7
 80053e0:	3308      	adds	r3, #8
 80053e2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	f003 0307 	and.w	r3, r3, #7
 80053ea:	2b00      	cmp	r3, #0
 80053ec:	d00a      	beq.n	8005404 <pvPortMalloc+0x6c>
	__asm volatile
 80053ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80053f2:	f383 8811 	msr	BASEPRI, r3
 80053f6:	f3bf 8f6f 	isb	sy
 80053fa:	f3bf 8f4f 	dsb	sy
 80053fe:	617b      	str	r3, [r7, #20]
}
 8005400:	bf00      	nop
 8005402:	e7fe      	b.n	8005402 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d06e      	beq.n	80054e8 <pvPortMalloc+0x150>
 800540a:	4b45      	ldr	r3, [pc, #276]	; (8005520 <pvPortMalloc+0x188>)
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	687a      	ldr	r2, [r7, #4]
 8005410:	429a      	cmp	r2, r3
 8005412:	d869      	bhi.n	80054e8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005414:	4b43      	ldr	r3, [pc, #268]	; (8005524 <pvPortMalloc+0x18c>)
 8005416:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005418:	4b42      	ldr	r3, [pc, #264]	; (8005524 <pvPortMalloc+0x18c>)
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800541e:	e004      	b.n	800542a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8005420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005422:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005424:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800542a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800542c:	685b      	ldr	r3, [r3, #4]
 800542e:	687a      	ldr	r2, [r7, #4]
 8005430:	429a      	cmp	r2, r3
 8005432:	d903      	bls.n	800543c <pvPortMalloc+0xa4>
 8005434:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d1f1      	bne.n	8005420 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800543c:	4b36      	ldr	r3, [pc, #216]	; (8005518 <pvPortMalloc+0x180>)
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005442:	429a      	cmp	r2, r3
 8005444:	d050      	beq.n	80054e8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005446:	6a3b      	ldr	r3, [r7, #32]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	2208      	movs	r2, #8
 800544c:	4413      	add	r3, r2
 800544e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005450:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005452:	681a      	ldr	r2, [r3, #0]
 8005454:	6a3b      	ldr	r3, [r7, #32]
 8005456:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005458:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800545a:	685a      	ldr	r2, [r3, #4]
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	1ad2      	subs	r2, r2, r3
 8005460:	2308      	movs	r3, #8
 8005462:	005b      	lsls	r3, r3, #1
 8005464:	429a      	cmp	r2, r3
 8005466:	d91f      	bls.n	80054a8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005468:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	4413      	add	r3, r2
 800546e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005470:	69bb      	ldr	r3, [r7, #24]
 8005472:	f003 0307 	and.w	r3, r3, #7
 8005476:	2b00      	cmp	r3, #0
 8005478:	d00a      	beq.n	8005490 <pvPortMalloc+0xf8>
	__asm volatile
 800547a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800547e:	f383 8811 	msr	BASEPRI, r3
 8005482:	f3bf 8f6f 	isb	sy
 8005486:	f3bf 8f4f 	dsb	sy
 800548a:	613b      	str	r3, [r7, #16]
}
 800548c:	bf00      	nop
 800548e:	e7fe      	b.n	800548e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005490:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005492:	685a      	ldr	r2, [r3, #4]
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	1ad2      	subs	r2, r2, r3
 8005498:	69bb      	ldr	r3, [r7, #24]
 800549a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800549c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800549e:	687a      	ldr	r2, [r7, #4]
 80054a0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80054a2:	69b8      	ldr	r0, [r7, #24]
 80054a4:	f000 f908 	bl	80056b8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80054a8:	4b1d      	ldr	r3, [pc, #116]	; (8005520 <pvPortMalloc+0x188>)
 80054aa:	681a      	ldr	r2, [r3, #0]
 80054ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054ae:	685b      	ldr	r3, [r3, #4]
 80054b0:	1ad3      	subs	r3, r2, r3
 80054b2:	4a1b      	ldr	r2, [pc, #108]	; (8005520 <pvPortMalloc+0x188>)
 80054b4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80054b6:	4b1a      	ldr	r3, [pc, #104]	; (8005520 <pvPortMalloc+0x188>)
 80054b8:	681a      	ldr	r2, [r3, #0]
 80054ba:	4b1b      	ldr	r3, [pc, #108]	; (8005528 <pvPortMalloc+0x190>)
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	429a      	cmp	r2, r3
 80054c0:	d203      	bcs.n	80054ca <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80054c2:	4b17      	ldr	r3, [pc, #92]	; (8005520 <pvPortMalloc+0x188>)
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	4a18      	ldr	r2, [pc, #96]	; (8005528 <pvPortMalloc+0x190>)
 80054c8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80054ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054cc:	685a      	ldr	r2, [r3, #4]
 80054ce:	4b13      	ldr	r3, [pc, #76]	; (800551c <pvPortMalloc+0x184>)
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	431a      	orrs	r2, r3
 80054d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054d6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80054d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054da:	2200      	movs	r2, #0
 80054dc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80054de:	4b13      	ldr	r3, [pc, #76]	; (800552c <pvPortMalloc+0x194>)
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	3301      	adds	r3, #1
 80054e4:	4a11      	ldr	r2, [pc, #68]	; (800552c <pvPortMalloc+0x194>)
 80054e6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80054e8:	f7ff fa52 	bl	8004990 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80054ec:	69fb      	ldr	r3, [r7, #28]
 80054ee:	f003 0307 	and.w	r3, r3, #7
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	d00a      	beq.n	800550c <pvPortMalloc+0x174>
	__asm volatile
 80054f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80054fa:	f383 8811 	msr	BASEPRI, r3
 80054fe:	f3bf 8f6f 	isb	sy
 8005502:	f3bf 8f4f 	dsb	sy
 8005506:	60fb      	str	r3, [r7, #12]
}
 8005508:	bf00      	nop
 800550a:	e7fe      	b.n	800550a <pvPortMalloc+0x172>
	return pvReturn;
 800550c:	69fb      	ldr	r3, [r7, #28]
}
 800550e:	4618      	mov	r0, r3
 8005510:	3728      	adds	r7, #40	; 0x28
 8005512:	46bd      	mov	sp, r7
 8005514:	bd80      	pop	{r7, pc}
 8005516:	bf00      	nop
 8005518:	20004200 	.word	0x20004200
 800551c:	20004214 	.word	0x20004214
 8005520:	20004204 	.word	0x20004204
 8005524:	200041f8 	.word	0x200041f8
 8005528:	20004208 	.word	0x20004208
 800552c:	2000420c 	.word	0x2000420c

08005530 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005530:	b580      	push	{r7, lr}
 8005532:	b086      	sub	sp, #24
 8005534:	af00      	add	r7, sp, #0
 8005536:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d04d      	beq.n	80055de <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005542:	2308      	movs	r3, #8
 8005544:	425b      	negs	r3, r3
 8005546:	697a      	ldr	r2, [r7, #20]
 8005548:	4413      	add	r3, r2
 800554a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800554c:	697b      	ldr	r3, [r7, #20]
 800554e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005550:	693b      	ldr	r3, [r7, #16]
 8005552:	685a      	ldr	r2, [r3, #4]
 8005554:	4b24      	ldr	r3, [pc, #144]	; (80055e8 <vPortFree+0xb8>)
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	4013      	ands	r3, r2
 800555a:	2b00      	cmp	r3, #0
 800555c:	d10a      	bne.n	8005574 <vPortFree+0x44>
	__asm volatile
 800555e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005562:	f383 8811 	msr	BASEPRI, r3
 8005566:	f3bf 8f6f 	isb	sy
 800556a:	f3bf 8f4f 	dsb	sy
 800556e:	60fb      	str	r3, [r7, #12]
}
 8005570:	bf00      	nop
 8005572:	e7fe      	b.n	8005572 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005574:	693b      	ldr	r3, [r7, #16]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	2b00      	cmp	r3, #0
 800557a:	d00a      	beq.n	8005592 <vPortFree+0x62>
	__asm volatile
 800557c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005580:	f383 8811 	msr	BASEPRI, r3
 8005584:	f3bf 8f6f 	isb	sy
 8005588:	f3bf 8f4f 	dsb	sy
 800558c:	60bb      	str	r3, [r7, #8]
}
 800558e:	bf00      	nop
 8005590:	e7fe      	b.n	8005590 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005592:	693b      	ldr	r3, [r7, #16]
 8005594:	685a      	ldr	r2, [r3, #4]
 8005596:	4b14      	ldr	r3, [pc, #80]	; (80055e8 <vPortFree+0xb8>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	4013      	ands	r3, r2
 800559c:	2b00      	cmp	r3, #0
 800559e:	d01e      	beq.n	80055de <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80055a0:	693b      	ldr	r3, [r7, #16]
 80055a2:	681b      	ldr	r3, [r3, #0]
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d11a      	bne.n	80055de <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80055a8:	693b      	ldr	r3, [r7, #16]
 80055aa:	685a      	ldr	r2, [r3, #4]
 80055ac:	4b0e      	ldr	r3, [pc, #56]	; (80055e8 <vPortFree+0xb8>)
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	43db      	mvns	r3, r3
 80055b2:	401a      	ands	r2, r3
 80055b4:	693b      	ldr	r3, [r7, #16]
 80055b6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80055b8:	f7ff f9dc 	bl	8004974 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80055bc:	693b      	ldr	r3, [r7, #16]
 80055be:	685a      	ldr	r2, [r3, #4]
 80055c0:	4b0a      	ldr	r3, [pc, #40]	; (80055ec <vPortFree+0xbc>)
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	4413      	add	r3, r2
 80055c6:	4a09      	ldr	r2, [pc, #36]	; (80055ec <vPortFree+0xbc>)
 80055c8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80055ca:	6938      	ldr	r0, [r7, #16]
 80055cc:	f000 f874 	bl	80056b8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80055d0:	4b07      	ldr	r3, [pc, #28]	; (80055f0 <vPortFree+0xc0>)
 80055d2:	681b      	ldr	r3, [r3, #0]
 80055d4:	3301      	adds	r3, #1
 80055d6:	4a06      	ldr	r2, [pc, #24]	; (80055f0 <vPortFree+0xc0>)
 80055d8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80055da:	f7ff f9d9 	bl	8004990 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80055de:	bf00      	nop
 80055e0:	3718      	adds	r7, #24
 80055e2:	46bd      	mov	sp, r7
 80055e4:	bd80      	pop	{r7, pc}
 80055e6:	bf00      	nop
 80055e8:	20004214 	.word	0x20004214
 80055ec:	20004204 	.word	0x20004204
 80055f0:	20004210 	.word	0x20004210

080055f4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80055f4:	b480      	push	{r7}
 80055f6:	b085      	sub	sp, #20
 80055f8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80055fa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80055fe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005600:	4b27      	ldr	r3, [pc, #156]	; (80056a0 <prvHeapInit+0xac>)
 8005602:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	f003 0307 	and.w	r3, r3, #7
 800560a:	2b00      	cmp	r3, #0
 800560c:	d00c      	beq.n	8005628 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	3307      	adds	r3, #7
 8005612:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	f023 0307 	bic.w	r3, r3, #7
 800561a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800561c:	68ba      	ldr	r2, [r7, #8]
 800561e:	68fb      	ldr	r3, [r7, #12]
 8005620:	1ad3      	subs	r3, r2, r3
 8005622:	4a1f      	ldr	r2, [pc, #124]	; (80056a0 <prvHeapInit+0xac>)
 8005624:	4413      	add	r3, r2
 8005626:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005628:	68fb      	ldr	r3, [r7, #12]
 800562a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800562c:	4a1d      	ldr	r2, [pc, #116]	; (80056a4 <prvHeapInit+0xb0>)
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005632:	4b1c      	ldr	r3, [pc, #112]	; (80056a4 <prvHeapInit+0xb0>)
 8005634:	2200      	movs	r2, #0
 8005636:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	68ba      	ldr	r2, [r7, #8]
 800563c:	4413      	add	r3, r2
 800563e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005640:	2208      	movs	r2, #8
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	1a9b      	subs	r3, r3, r2
 8005646:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	f023 0307 	bic.w	r3, r3, #7
 800564e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	4a15      	ldr	r2, [pc, #84]	; (80056a8 <prvHeapInit+0xb4>)
 8005654:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005656:	4b14      	ldr	r3, [pc, #80]	; (80056a8 <prvHeapInit+0xb4>)
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	2200      	movs	r2, #0
 800565c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800565e:	4b12      	ldr	r3, [pc, #72]	; (80056a8 <prvHeapInit+0xb4>)
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	2200      	movs	r2, #0
 8005664:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800566a:	683b      	ldr	r3, [r7, #0]
 800566c:	68fa      	ldr	r2, [r7, #12]
 800566e:	1ad2      	subs	r2, r2, r3
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005674:	4b0c      	ldr	r3, [pc, #48]	; (80056a8 <prvHeapInit+0xb4>)
 8005676:	681a      	ldr	r2, [r3, #0]
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800567c:	683b      	ldr	r3, [r7, #0]
 800567e:	685b      	ldr	r3, [r3, #4]
 8005680:	4a0a      	ldr	r2, [pc, #40]	; (80056ac <prvHeapInit+0xb8>)
 8005682:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005684:	683b      	ldr	r3, [r7, #0]
 8005686:	685b      	ldr	r3, [r3, #4]
 8005688:	4a09      	ldr	r2, [pc, #36]	; (80056b0 <prvHeapInit+0xbc>)
 800568a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800568c:	4b09      	ldr	r3, [pc, #36]	; (80056b4 <prvHeapInit+0xc0>)
 800568e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8005692:	601a      	str	r2, [r3, #0]
}
 8005694:	bf00      	nop
 8005696:	3714      	adds	r7, #20
 8005698:	46bd      	mov	sp, r7
 800569a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800569e:	4770      	bx	lr
 80056a0:	200005f8 	.word	0x200005f8
 80056a4:	200041f8 	.word	0x200041f8
 80056a8:	20004200 	.word	0x20004200
 80056ac:	20004208 	.word	0x20004208
 80056b0:	20004204 	.word	0x20004204
 80056b4:	20004214 	.word	0x20004214

080056b8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80056b8:	b480      	push	{r7}
 80056ba:	b085      	sub	sp, #20
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80056c0:	4b28      	ldr	r3, [pc, #160]	; (8005764 <prvInsertBlockIntoFreeList+0xac>)
 80056c2:	60fb      	str	r3, [r7, #12]
 80056c4:	e002      	b.n	80056cc <prvInsertBlockIntoFreeList+0x14>
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	60fb      	str	r3, [r7, #12]
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	687a      	ldr	r2, [r7, #4]
 80056d2:	429a      	cmp	r2, r3
 80056d4:	d8f7      	bhi.n	80056c6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	685b      	ldr	r3, [r3, #4]
 80056de:	68ba      	ldr	r2, [r7, #8]
 80056e0:	4413      	add	r3, r2
 80056e2:	687a      	ldr	r2, [r7, #4]
 80056e4:	429a      	cmp	r2, r3
 80056e6:	d108      	bne.n	80056fa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	685a      	ldr	r2, [r3, #4]
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	685b      	ldr	r3, [r3, #4]
 80056f0:	441a      	add	r2, r3
 80056f2:	68fb      	ldr	r3, [r7, #12]
 80056f4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	685b      	ldr	r3, [r3, #4]
 8005702:	68ba      	ldr	r2, [r7, #8]
 8005704:	441a      	add	r2, r3
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	429a      	cmp	r2, r3
 800570c:	d118      	bne.n	8005740 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	681a      	ldr	r2, [r3, #0]
 8005712:	4b15      	ldr	r3, [pc, #84]	; (8005768 <prvInsertBlockIntoFreeList+0xb0>)
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	429a      	cmp	r2, r3
 8005718:	d00d      	beq.n	8005736 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	685a      	ldr	r2, [r3, #4]
 800571e:	68fb      	ldr	r3, [r7, #12]
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	685b      	ldr	r3, [r3, #4]
 8005724:	441a      	add	r2, r3
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	681a      	ldr	r2, [r3, #0]
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	601a      	str	r2, [r3, #0]
 8005734:	e008      	b.n	8005748 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8005736:	4b0c      	ldr	r3, [pc, #48]	; (8005768 <prvInsertBlockIntoFreeList+0xb0>)
 8005738:	681a      	ldr	r2, [r3, #0]
 800573a:	687b      	ldr	r3, [r7, #4]
 800573c:	601a      	str	r2, [r3, #0]
 800573e:	e003      	b.n	8005748 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681a      	ldr	r2, [r3, #0]
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8005748:	68fa      	ldr	r2, [r7, #12]
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	429a      	cmp	r2, r3
 800574e:	d002      	beq.n	8005756 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	687a      	ldr	r2, [r7, #4]
 8005754:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005756:	bf00      	nop
 8005758:	3714      	adds	r7, #20
 800575a:	46bd      	mov	sp, r7
 800575c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005760:	4770      	bx	lr
 8005762:	bf00      	nop
 8005764:	200041f8 	.word	0x200041f8
 8005768:	20004200 	.word	0x20004200

0800576c <__errno>:
 800576c:	4b01      	ldr	r3, [pc, #4]	; (8005774 <__errno+0x8>)
 800576e:	6818      	ldr	r0, [r3, #0]
 8005770:	4770      	bx	lr
 8005772:	bf00      	nop
 8005774:	20000010 	.word	0x20000010

08005778 <std>:
 8005778:	2300      	movs	r3, #0
 800577a:	b510      	push	{r4, lr}
 800577c:	4604      	mov	r4, r0
 800577e:	e9c0 3300 	strd	r3, r3, [r0]
 8005782:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8005786:	6083      	str	r3, [r0, #8]
 8005788:	8181      	strh	r1, [r0, #12]
 800578a:	6643      	str	r3, [r0, #100]	; 0x64
 800578c:	81c2      	strh	r2, [r0, #14]
 800578e:	6183      	str	r3, [r0, #24]
 8005790:	4619      	mov	r1, r3
 8005792:	2208      	movs	r2, #8
 8005794:	305c      	adds	r0, #92	; 0x5c
 8005796:	f000 f91f 	bl	80059d8 <memset>
 800579a:	4b05      	ldr	r3, [pc, #20]	; (80057b0 <std+0x38>)
 800579c:	6263      	str	r3, [r4, #36]	; 0x24
 800579e:	4b05      	ldr	r3, [pc, #20]	; (80057b4 <std+0x3c>)
 80057a0:	62a3      	str	r3, [r4, #40]	; 0x28
 80057a2:	4b05      	ldr	r3, [pc, #20]	; (80057b8 <std+0x40>)
 80057a4:	62e3      	str	r3, [r4, #44]	; 0x2c
 80057a6:	4b05      	ldr	r3, [pc, #20]	; (80057bc <std+0x44>)
 80057a8:	6224      	str	r4, [r4, #32]
 80057aa:	6323      	str	r3, [r4, #48]	; 0x30
 80057ac:	bd10      	pop	{r4, pc}
 80057ae:	bf00      	nop
 80057b0:	08006971 	.word	0x08006971
 80057b4:	08006993 	.word	0x08006993
 80057b8:	080069cb 	.word	0x080069cb
 80057bc:	080069ef 	.word	0x080069ef

080057c0 <_cleanup_r>:
 80057c0:	4901      	ldr	r1, [pc, #4]	; (80057c8 <_cleanup_r+0x8>)
 80057c2:	f000 b8af 	b.w	8005924 <_fwalk_reent>
 80057c6:	bf00      	nop
 80057c8:	0800859d 	.word	0x0800859d

080057cc <__sfmoreglue>:
 80057cc:	b570      	push	{r4, r5, r6, lr}
 80057ce:	1e4a      	subs	r2, r1, #1
 80057d0:	2568      	movs	r5, #104	; 0x68
 80057d2:	4355      	muls	r5, r2
 80057d4:	460e      	mov	r6, r1
 80057d6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80057da:	f000 f955 	bl	8005a88 <_malloc_r>
 80057de:	4604      	mov	r4, r0
 80057e0:	b140      	cbz	r0, 80057f4 <__sfmoreglue+0x28>
 80057e2:	2100      	movs	r1, #0
 80057e4:	e9c0 1600 	strd	r1, r6, [r0]
 80057e8:	300c      	adds	r0, #12
 80057ea:	60a0      	str	r0, [r4, #8]
 80057ec:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80057f0:	f000 f8f2 	bl	80059d8 <memset>
 80057f4:	4620      	mov	r0, r4
 80057f6:	bd70      	pop	{r4, r5, r6, pc}

080057f8 <__sfp_lock_acquire>:
 80057f8:	4801      	ldr	r0, [pc, #4]	; (8005800 <__sfp_lock_acquire+0x8>)
 80057fa:	f7fc bbea 	b.w	8001fd2 <__retarget_lock_acquire_recursive>
 80057fe:	bf00      	nop
 8005800:	200004bc 	.word	0x200004bc

08005804 <__sfp_lock_release>:
 8005804:	4801      	ldr	r0, [pc, #4]	; (800580c <__sfp_lock_release+0x8>)
 8005806:	f7fc bbf8 	b.w	8001ffa <__retarget_lock_release_recursive>
 800580a:	bf00      	nop
 800580c:	200004bc 	.word	0x200004bc

08005810 <__sinit_lock_acquire>:
 8005810:	4801      	ldr	r0, [pc, #4]	; (8005818 <__sinit_lock_acquire+0x8>)
 8005812:	f7fc bbde 	b.w	8001fd2 <__retarget_lock_acquire_recursive>
 8005816:	bf00      	nop
 8005818:	200004b8 	.word	0x200004b8

0800581c <__sinit_lock_release>:
 800581c:	4801      	ldr	r0, [pc, #4]	; (8005824 <__sinit_lock_release+0x8>)
 800581e:	f7fc bbec 	b.w	8001ffa <__retarget_lock_release_recursive>
 8005822:	bf00      	nop
 8005824:	200004b8 	.word	0x200004b8

08005828 <__sinit>:
 8005828:	b510      	push	{r4, lr}
 800582a:	4604      	mov	r4, r0
 800582c:	f7ff fff0 	bl	8005810 <__sinit_lock_acquire>
 8005830:	69a3      	ldr	r3, [r4, #24]
 8005832:	b11b      	cbz	r3, 800583c <__sinit+0x14>
 8005834:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005838:	f7ff bff0 	b.w	800581c <__sinit_lock_release>
 800583c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005840:	6523      	str	r3, [r4, #80]	; 0x50
 8005842:	4b13      	ldr	r3, [pc, #76]	; (8005890 <__sinit+0x68>)
 8005844:	4a13      	ldr	r2, [pc, #76]	; (8005894 <__sinit+0x6c>)
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	62a2      	str	r2, [r4, #40]	; 0x28
 800584a:	42a3      	cmp	r3, r4
 800584c:	bf04      	itt	eq
 800584e:	2301      	moveq	r3, #1
 8005850:	61a3      	streq	r3, [r4, #24]
 8005852:	4620      	mov	r0, r4
 8005854:	f000 f820 	bl	8005898 <__sfp>
 8005858:	6060      	str	r0, [r4, #4]
 800585a:	4620      	mov	r0, r4
 800585c:	f000 f81c 	bl	8005898 <__sfp>
 8005860:	60a0      	str	r0, [r4, #8]
 8005862:	4620      	mov	r0, r4
 8005864:	f000 f818 	bl	8005898 <__sfp>
 8005868:	2200      	movs	r2, #0
 800586a:	60e0      	str	r0, [r4, #12]
 800586c:	2104      	movs	r1, #4
 800586e:	6860      	ldr	r0, [r4, #4]
 8005870:	f7ff ff82 	bl	8005778 <std>
 8005874:	68a0      	ldr	r0, [r4, #8]
 8005876:	2201      	movs	r2, #1
 8005878:	2109      	movs	r1, #9
 800587a:	f7ff ff7d 	bl	8005778 <std>
 800587e:	68e0      	ldr	r0, [r4, #12]
 8005880:	2202      	movs	r2, #2
 8005882:	2112      	movs	r1, #18
 8005884:	f7ff ff78 	bl	8005778 <std>
 8005888:	2301      	movs	r3, #1
 800588a:	61a3      	str	r3, [r4, #24]
 800588c:	e7d2      	b.n	8005834 <__sinit+0xc>
 800588e:	bf00      	nop
 8005890:	0800a1b4 	.word	0x0800a1b4
 8005894:	080057c1 	.word	0x080057c1

08005898 <__sfp>:
 8005898:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800589a:	4607      	mov	r7, r0
 800589c:	f7ff ffac 	bl	80057f8 <__sfp_lock_acquire>
 80058a0:	4b1e      	ldr	r3, [pc, #120]	; (800591c <__sfp+0x84>)
 80058a2:	681e      	ldr	r6, [r3, #0]
 80058a4:	69b3      	ldr	r3, [r6, #24]
 80058a6:	b913      	cbnz	r3, 80058ae <__sfp+0x16>
 80058a8:	4630      	mov	r0, r6
 80058aa:	f7ff ffbd 	bl	8005828 <__sinit>
 80058ae:	3648      	adds	r6, #72	; 0x48
 80058b0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80058b4:	3b01      	subs	r3, #1
 80058b6:	d503      	bpl.n	80058c0 <__sfp+0x28>
 80058b8:	6833      	ldr	r3, [r6, #0]
 80058ba:	b30b      	cbz	r3, 8005900 <__sfp+0x68>
 80058bc:	6836      	ldr	r6, [r6, #0]
 80058be:	e7f7      	b.n	80058b0 <__sfp+0x18>
 80058c0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80058c4:	b9d5      	cbnz	r5, 80058fc <__sfp+0x64>
 80058c6:	4b16      	ldr	r3, [pc, #88]	; (8005920 <__sfp+0x88>)
 80058c8:	60e3      	str	r3, [r4, #12]
 80058ca:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80058ce:	6665      	str	r5, [r4, #100]	; 0x64
 80058d0:	f7fc fb59 	bl	8001f86 <__retarget_lock_init_recursive>
 80058d4:	f7ff ff96 	bl	8005804 <__sfp_lock_release>
 80058d8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80058dc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80058e0:	6025      	str	r5, [r4, #0]
 80058e2:	61a5      	str	r5, [r4, #24]
 80058e4:	2208      	movs	r2, #8
 80058e6:	4629      	mov	r1, r5
 80058e8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80058ec:	f000 f874 	bl	80059d8 <memset>
 80058f0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80058f4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80058f8:	4620      	mov	r0, r4
 80058fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80058fc:	3468      	adds	r4, #104	; 0x68
 80058fe:	e7d9      	b.n	80058b4 <__sfp+0x1c>
 8005900:	2104      	movs	r1, #4
 8005902:	4638      	mov	r0, r7
 8005904:	f7ff ff62 	bl	80057cc <__sfmoreglue>
 8005908:	4604      	mov	r4, r0
 800590a:	6030      	str	r0, [r6, #0]
 800590c:	2800      	cmp	r0, #0
 800590e:	d1d5      	bne.n	80058bc <__sfp+0x24>
 8005910:	f7ff ff78 	bl	8005804 <__sfp_lock_release>
 8005914:	230c      	movs	r3, #12
 8005916:	603b      	str	r3, [r7, #0]
 8005918:	e7ee      	b.n	80058f8 <__sfp+0x60>
 800591a:	bf00      	nop
 800591c:	0800a1b4 	.word	0x0800a1b4
 8005920:	ffff0001 	.word	0xffff0001

08005924 <_fwalk_reent>:
 8005924:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005928:	4606      	mov	r6, r0
 800592a:	4688      	mov	r8, r1
 800592c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005930:	2700      	movs	r7, #0
 8005932:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005936:	f1b9 0901 	subs.w	r9, r9, #1
 800593a:	d505      	bpl.n	8005948 <_fwalk_reent+0x24>
 800593c:	6824      	ldr	r4, [r4, #0]
 800593e:	2c00      	cmp	r4, #0
 8005940:	d1f7      	bne.n	8005932 <_fwalk_reent+0xe>
 8005942:	4638      	mov	r0, r7
 8005944:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005948:	89ab      	ldrh	r3, [r5, #12]
 800594a:	2b01      	cmp	r3, #1
 800594c:	d907      	bls.n	800595e <_fwalk_reent+0x3a>
 800594e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005952:	3301      	adds	r3, #1
 8005954:	d003      	beq.n	800595e <_fwalk_reent+0x3a>
 8005956:	4629      	mov	r1, r5
 8005958:	4630      	mov	r0, r6
 800595a:	47c0      	blx	r8
 800595c:	4307      	orrs	r7, r0
 800595e:	3568      	adds	r5, #104	; 0x68
 8005960:	e7e9      	b.n	8005936 <_fwalk_reent+0x12>
	...

08005964 <__libc_init_array>:
 8005964:	b570      	push	{r4, r5, r6, lr}
 8005966:	4d0d      	ldr	r5, [pc, #52]	; (800599c <__libc_init_array+0x38>)
 8005968:	4c0d      	ldr	r4, [pc, #52]	; (80059a0 <__libc_init_array+0x3c>)
 800596a:	1b64      	subs	r4, r4, r5
 800596c:	10a4      	asrs	r4, r4, #2
 800596e:	2600      	movs	r6, #0
 8005970:	42a6      	cmp	r6, r4
 8005972:	d109      	bne.n	8005988 <__libc_init_array+0x24>
 8005974:	4d0b      	ldr	r5, [pc, #44]	; (80059a4 <__libc_init_array+0x40>)
 8005976:	4c0c      	ldr	r4, [pc, #48]	; (80059a8 <__libc_init_array+0x44>)
 8005978:	f004 fbb6 	bl	800a0e8 <_init>
 800597c:	1b64      	subs	r4, r4, r5
 800597e:	10a4      	asrs	r4, r4, #2
 8005980:	2600      	movs	r6, #0
 8005982:	42a6      	cmp	r6, r4
 8005984:	d105      	bne.n	8005992 <__libc_init_array+0x2e>
 8005986:	bd70      	pop	{r4, r5, r6, pc}
 8005988:	f855 3b04 	ldr.w	r3, [r5], #4
 800598c:	4798      	blx	r3
 800598e:	3601      	adds	r6, #1
 8005990:	e7ee      	b.n	8005970 <__libc_init_array+0xc>
 8005992:	f855 3b04 	ldr.w	r3, [r5], #4
 8005996:	4798      	blx	r3
 8005998:	3601      	adds	r6, #1
 800599a:	e7f2      	b.n	8005982 <__libc_init_array+0x1e>
 800599c:	0800a614 	.word	0x0800a614
 80059a0:	0800a614 	.word	0x0800a614
 80059a4:	0800a614 	.word	0x0800a614
 80059a8:	0800a618 	.word	0x0800a618

080059ac <malloc>:
 80059ac:	4b02      	ldr	r3, [pc, #8]	; (80059b8 <malloc+0xc>)
 80059ae:	4601      	mov	r1, r0
 80059b0:	6818      	ldr	r0, [r3, #0]
 80059b2:	f000 b869 	b.w	8005a88 <_malloc_r>
 80059b6:	bf00      	nop
 80059b8:	20000010 	.word	0x20000010

080059bc <memcpy>:
 80059bc:	440a      	add	r2, r1
 80059be:	4291      	cmp	r1, r2
 80059c0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80059c4:	d100      	bne.n	80059c8 <memcpy+0xc>
 80059c6:	4770      	bx	lr
 80059c8:	b510      	push	{r4, lr}
 80059ca:	f811 4b01 	ldrb.w	r4, [r1], #1
 80059ce:	f803 4f01 	strb.w	r4, [r3, #1]!
 80059d2:	4291      	cmp	r1, r2
 80059d4:	d1f9      	bne.n	80059ca <memcpy+0xe>
 80059d6:	bd10      	pop	{r4, pc}

080059d8 <memset>:
 80059d8:	4402      	add	r2, r0
 80059da:	4603      	mov	r3, r0
 80059dc:	4293      	cmp	r3, r2
 80059de:	d100      	bne.n	80059e2 <memset+0xa>
 80059e0:	4770      	bx	lr
 80059e2:	f803 1b01 	strb.w	r1, [r3], #1
 80059e6:	e7f9      	b.n	80059dc <memset+0x4>

080059e8 <_free_r>:
 80059e8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80059ea:	2900      	cmp	r1, #0
 80059ec:	d048      	beq.n	8005a80 <_free_r+0x98>
 80059ee:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80059f2:	9001      	str	r0, [sp, #4]
 80059f4:	2b00      	cmp	r3, #0
 80059f6:	f1a1 0404 	sub.w	r4, r1, #4
 80059fa:	bfb8      	it	lt
 80059fc:	18e4      	addlt	r4, r4, r3
 80059fe:	f003 f9a1 	bl	8008d44 <__malloc_lock>
 8005a02:	4a20      	ldr	r2, [pc, #128]	; (8005a84 <_free_r+0x9c>)
 8005a04:	9801      	ldr	r0, [sp, #4]
 8005a06:	6813      	ldr	r3, [r2, #0]
 8005a08:	4615      	mov	r5, r2
 8005a0a:	b933      	cbnz	r3, 8005a1a <_free_r+0x32>
 8005a0c:	6063      	str	r3, [r4, #4]
 8005a0e:	6014      	str	r4, [r2, #0]
 8005a10:	b003      	add	sp, #12
 8005a12:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005a16:	f003 b99b 	b.w	8008d50 <__malloc_unlock>
 8005a1a:	42a3      	cmp	r3, r4
 8005a1c:	d90b      	bls.n	8005a36 <_free_r+0x4e>
 8005a1e:	6821      	ldr	r1, [r4, #0]
 8005a20:	1862      	adds	r2, r4, r1
 8005a22:	4293      	cmp	r3, r2
 8005a24:	bf04      	itt	eq
 8005a26:	681a      	ldreq	r2, [r3, #0]
 8005a28:	685b      	ldreq	r3, [r3, #4]
 8005a2a:	6063      	str	r3, [r4, #4]
 8005a2c:	bf04      	itt	eq
 8005a2e:	1852      	addeq	r2, r2, r1
 8005a30:	6022      	streq	r2, [r4, #0]
 8005a32:	602c      	str	r4, [r5, #0]
 8005a34:	e7ec      	b.n	8005a10 <_free_r+0x28>
 8005a36:	461a      	mov	r2, r3
 8005a38:	685b      	ldr	r3, [r3, #4]
 8005a3a:	b10b      	cbz	r3, 8005a40 <_free_r+0x58>
 8005a3c:	42a3      	cmp	r3, r4
 8005a3e:	d9fa      	bls.n	8005a36 <_free_r+0x4e>
 8005a40:	6811      	ldr	r1, [r2, #0]
 8005a42:	1855      	adds	r5, r2, r1
 8005a44:	42a5      	cmp	r5, r4
 8005a46:	d10b      	bne.n	8005a60 <_free_r+0x78>
 8005a48:	6824      	ldr	r4, [r4, #0]
 8005a4a:	4421      	add	r1, r4
 8005a4c:	1854      	adds	r4, r2, r1
 8005a4e:	42a3      	cmp	r3, r4
 8005a50:	6011      	str	r1, [r2, #0]
 8005a52:	d1dd      	bne.n	8005a10 <_free_r+0x28>
 8005a54:	681c      	ldr	r4, [r3, #0]
 8005a56:	685b      	ldr	r3, [r3, #4]
 8005a58:	6053      	str	r3, [r2, #4]
 8005a5a:	4421      	add	r1, r4
 8005a5c:	6011      	str	r1, [r2, #0]
 8005a5e:	e7d7      	b.n	8005a10 <_free_r+0x28>
 8005a60:	d902      	bls.n	8005a68 <_free_r+0x80>
 8005a62:	230c      	movs	r3, #12
 8005a64:	6003      	str	r3, [r0, #0]
 8005a66:	e7d3      	b.n	8005a10 <_free_r+0x28>
 8005a68:	6825      	ldr	r5, [r4, #0]
 8005a6a:	1961      	adds	r1, r4, r5
 8005a6c:	428b      	cmp	r3, r1
 8005a6e:	bf04      	itt	eq
 8005a70:	6819      	ldreq	r1, [r3, #0]
 8005a72:	685b      	ldreq	r3, [r3, #4]
 8005a74:	6063      	str	r3, [r4, #4]
 8005a76:	bf04      	itt	eq
 8005a78:	1949      	addeq	r1, r1, r5
 8005a7a:	6021      	streq	r1, [r4, #0]
 8005a7c:	6054      	str	r4, [r2, #4]
 8005a7e:	e7c7      	b.n	8005a10 <_free_r+0x28>
 8005a80:	b003      	add	sp, #12
 8005a82:	bd30      	pop	{r4, r5, pc}
 8005a84:	20004218 	.word	0x20004218

08005a88 <_malloc_r>:
 8005a88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a8a:	1ccd      	adds	r5, r1, #3
 8005a8c:	f025 0503 	bic.w	r5, r5, #3
 8005a90:	3508      	adds	r5, #8
 8005a92:	2d0c      	cmp	r5, #12
 8005a94:	bf38      	it	cc
 8005a96:	250c      	movcc	r5, #12
 8005a98:	2d00      	cmp	r5, #0
 8005a9a:	4606      	mov	r6, r0
 8005a9c:	db01      	blt.n	8005aa2 <_malloc_r+0x1a>
 8005a9e:	42a9      	cmp	r1, r5
 8005aa0:	d903      	bls.n	8005aaa <_malloc_r+0x22>
 8005aa2:	230c      	movs	r3, #12
 8005aa4:	6033      	str	r3, [r6, #0]
 8005aa6:	2000      	movs	r0, #0
 8005aa8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005aaa:	f003 f94b 	bl	8008d44 <__malloc_lock>
 8005aae:	4921      	ldr	r1, [pc, #132]	; (8005b34 <_malloc_r+0xac>)
 8005ab0:	680a      	ldr	r2, [r1, #0]
 8005ab2:	4614      	mov	r4, r2
 8005ab4:	b99c      	cbnz	r4, 8005ade <_malloc_r+0x56>
 8005ab6:	4f20      	ldr	r7, [pc, #128]	; (8005b38 <_malloc_r+0xb0>)
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	b923      	cbnz	r3, 8005ac6 <_malloc_r+0x3e>
 8005abc:	4621      	mov	r1, r4
 8005abe:	4630      	mov	r0, r6
 8005ac0:	f000 ff20 	bl	8006904 <_sbrk_r>
 8005ac4:	6038      	str	r0, [r7, #0]
 8005ac6:	4629      	mov	r1, r5
 8005ac8:	4630      	mov	r0, r6
 8005aca:	f000 ff1b 	bl	8006904 <_sbrk_r>
 8005ace:	1c43      	adds	r3, r0, #1
 8005ad0:	d123      	bne.n	8005b1a <_malloc_r+0x92>
 8005ad2:	230c      	movs	r3, #12
 8005ad4:	6033      	str	r3, [r6, #0]
 8005ad6:	4630      	mov	r0, r6
 8005ad8:	f003 f93a 	bl	8008d50 <__malloc_unlock>
 8005adc:	e7e3      	b.n	8005aa6 <_malloc_r+0x1e>
 8005ade:	6823      	ldr	r3, [r4, #0]
 8005ae0:	1b5b      	subs	r3, r3, r5
 8005ae2:	d417      	bmi.n	8005b14 <_malloc_r+0x8c>
 8005ae4:	2b0b      	cmp	r3, #11
 8005ae6:	d903      	bls.n	8005af0 <_malloc_r+0x68>
 8005ae8:	6023      	str	r3, [r4, #0]
 8005aea:	441c      	add	r4, r3
 8005aec:	6025      	str	r5, [r4, #0]
 8005aee:	e004      	b.n	8005afa <_malloc_r+0x72>
 8005af0:	6863      	ldr	r3, [r4, #4]
 8005af2:	42a2      	cmp	r2, r4
 8005af4:	bf0c      	ite	eq
 8005af6:	600b      	streq	r3, [r1, #0]
 8005af8:	6053      	strne	r3, [r2, #4]
 8005afa:	4630      	mov	r0, r6
 8005afc:	f003 f928 	bl	8008d50 <__malloc_unlock>
 8005b00:	f104 000b 	add.w	r0, r4, #11
 8005b04:	1d23      	adds	r3, r4, #4
 8005b06:	f020 0007 	bic.w	r0, r0, #7
 8005b0a:	1ac2      	subs	r2, r0, r3
 8005b0c:	d0cc      	beq.n	8005aa8 <_malloc_r+0x20>
 8005b0e:	1a1b      	subs	r3, r3, r0
 8005b10:	50a3      	str	r3, [r4, r2]
 8005b12:	e7c9      	b.n	8005aa8 <_malloc_r+0x20>
 8005b14:	4622      	mov	r2, r4
 8005b16:	6864      	ldr	r4, [r4, #4]
 8005b18:	e7cc      	b.n	8005ab4 <_malloc_r+0x2c>
 8005b1a:	1cc4      	adds	r4, r0, #3
 8005b1c:	f024 0403 	bic.w	r4, r4, #3
 8005b20:	42a0      	cmp	r0, r4
 8005b22:	d0e3      	beq.n	8005aec <_malloc_r+0x64>
 8005b24:	1a21      	subs	r1, r4, r0
 8005b26:	4630      	mov	r0, r6
 8005b28:	f000 feec 	bl	8006904 <_sbrk_r>
 8005b2c:	3001      	adds	r0, #1
 8005b2e:	d1dd      	bne.n	8005aec <_malloc_r+0x64>
 8005b30:	e7cf      	b.n	8005ad2 <_malloc_r+0x4a>
 8005b32:	bf00      	nop
 8005b34:	20004218 	.word	0x20004218
 8005b38:	2000421c 	.word	0x2000421c

08005b3c <__cvt>:
 8005b3c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005b40:	ec55 4b10 	vmov	r4, r5, d0
 8005b44:	2d00      	cmp	r5, #0
 8005b46:	460e      	mov	r6, r1
 8005b48:	4619      	mov	r1, r3
 8005b4a:	462b      	mov	r3, r5
 8005b4c:	bfbb      	ittet	lt
 8005b4e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005b52:	461d      	movlt	r5, r3
 8005b54:	2300      	movge	r3, #0
 8005b56:	232d      	movlt	r3, #45	; 0x2d
 8005b58:	700b      	strb	r3, [r1, #0]
 8005b5a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005b5c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005b60:	4691      	mov	r9, r2
 8005b62:	f023 0820 	bic.w	r8, r3, #32
 8005b66:	bfbc      	itt	lt
 8005b68:	4622      	movlt	r2, r4
 8005b6a:	4614      	movlt	r4, r2
 8005b6c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005b70:	d005      	beq.n	8005b7e <__cvt+0x42>
 8005b72:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005b76:	d100      	bne.n	8005b7a <__cvt+0x3e>
 8005b78:	3601      	adds	r6, #1
 8005b7a:	2102      	movs	r1, #2
 8005b7c:	e000      	b.n	8005b80 <__cvt+0x44>
 8005b7e:	2103      	movs	r1, #3
 8005b80:	ab03      	add	r3, sp, #12
 8005b82:	9301      	str	r3, [sp, #4]
 8005b84:	ab02      	add	r3, sp, #8
 8005b86:	9300      	str	r3, [sp, #0]
 8005b88:	ec45 4b10 	vmov	d0, r4, r5
 8005b8c:	4653      	mov	r3, sl
 8005b8e:	4632      	mov	r2, r6
 8005b90:	f001 fe92 	bl	80078b8 <_dtoa_r>
 8005b94:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8005b98:	4607      	mov	r7, r0
 8005b9a:	d102      	bne.n	8005ba2 <__cvt+0x66>
 8005b9c:	f019 0f01 	tst.w	r9, #1
 8005ba0:	d022      	beq.n	8005be8 <__cvt+0xac>
 8005ba2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005ba6:	eb07 0906 	add.w	r9, r7, r6
 8005baa:	d110      	bne.n	8005bce <__cvt+0x92>
 8005bac:	783b      	ldrb	r3, [r7, #0]
 8005bae:	2b30      	cmp	r3, #48	; 0x30
 8005bb0:	d10a      	bne.n	8005bc8 <__cvt+0x8c>
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	2300      	movs	r3, #0
 8005bb6:	4620      	mov	r0, r4
 8005bb8:	4629      	mov	r1, r5
 8005bba:	f7fa ff85 	bl	8000ac8 <__aeabi_dcmpeq>
 8005bbe:	b918      	cbnz	r0, 8005bc8 <__cvt+0x8c>
 8005bc0:	f1c6 0601 	rsb	r6, r6, #1
 8005bc4:	f8ca 6000 	str.w	r6, [sl]
 8005bc8:	f8da 3000 	ldr.w	r3, [sl]
 8005bcc:	4499      	add	r9, r3
 8005bce:	2200      	movs	r2, #0
 8005bd0:	2300      	movs	r3, #0
 8005bd2:	4620      	mov	r0, r4
 8005bd4:	4629      	mov	r1, r5
 8005bd6:	f7fa ff77 	bl	8000ac8 <__aeabi_dcmpeq>
 8005bda:	b108      	cbz	r0, 8005be0 <__cvt+0xa4>
 8005bdc:	f8cd 900c 	str.w	r9, [sp, #12]
 8005be0:	2230      	movs	r2, #48	; 0x30
 8005be2:	9b03      	ldr	r3, [sp, #12]
 8005be4:	454b      	cmp	r3, r9
 8005be6:	d307      	bcc.n	8005bf8 <__cvt+0xbc>
 8005be8:	9b03      	ldr	r3, [sp, #12]
 8005bea:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005bec:	1bdb      	subs	r3, r3, r7
 8005bee:	4638      	mov	r0, r7
 8005bf0:	6013      	str	r3, [r2, #0]
 8005bf2:	b004      	add	sp, #16
 8005bf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005bf8:	1c59      	adds	r1, r3, #1
 8005bfa:	9103      	str	r1, [sp, #12]
 8005bfc:	701a      	strb	r2, [r3, #0]
 8005bfe:	e7f0      	b.n	8005be2 <__cvt+0xa6>

08005c00 <__exponent>:
 8005c00:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005c02:	4603      	mov	r3, r0
 8005c04:	2900      	cmp	r1, #0
 8005c06:	bfb8      	it	lt
 8005c08:	4249      	neglt	r1, r1
 8005c0a:	f803 2b02 	strb.w	r2, [r3], #2
 8005c0e:	bfb4      	ite	lt
 8005c10:	222d      	movlt	r2, #45	; 0x2d
 8005c12:	222b      	movge	r2, #43	; 0x2b
 8005c14:	2909      	cmp	r1, #9
 8005c16:	7042      	strb	r2, [r0, #1]
 8005c18:	dd2a      	ble.n	8005c70 <__exponent+0x70>
 8005c1a:	f10d 0407 	add.w	r4, sp, #7
 8005c1e:	46a4      	mov	ip, r4
 8005c20:	270a      	movs	r7, #10
 8005c22:	46a6      	mov	lr, r4
 8005c24:	460a      	mov	r2, r1
 8005c26:	fb91 f6f7 	sdiv	r6, r1, r7
 8005c2a:	fb07 1516 	mls	r5, r7, r6, r1
 8005c2e:	3530      	adds	r5, #48	; 0x30
 8005c30:	2a63      	cmp	r2, #99	; 0x63
 8005c32:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8005c36:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8005c3a:	4631      	mov	r1, r6
 8005c3c:	dcf1      	bgt.n	8005c22 <__exponent+0x22>
 8005c3e:	3130      	adds	r1, #48	; 0x30
 8005c40:	f1ae 0502 	sub.w	r5, lr, #2
 8005c44:	f804 1c01 	strb.w	r1, [r4, #-1]
 8005c48:	1c44      	adds	r4, r0, #1
 8005c4a:	4629      	mov	r1, r5
 8005c4c:	4561      	cmp	r1, ip
 8005c4e:	d30a      	bcc.n	8005c66 <__exponent+0x66>
 8005c50:	f10d 0209 	add.w	r2, sp, #9
 8005c54:	eba2 020e 	sub.w	r2, r2, lr
 8005c58:	4565      	cmp	r5, ip
 8005c5a:	bf88      	it	hi
 8005c5c:	2200      	movhi	r2, #0
 8005c5e:	4413      	add	r3, r2
 8005c60:	1a18      	subs	r0, r3, r0
 8005c62:	b003      	add	sp, #12
 8005c64:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c66:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005c6a:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005c6e:	e7ed      	b.n	8005c4c <__exponent+0x4c>
 8005c70:	2330      	movs	r3, #48	; 0x30
 8005c72:	3130      	adds	r1, #48	; 0x30
 8005c74:	7083      	strb	r3, [r0, #2]
 8005c76:	70c1      	strb	r1, [r0, #3]
 8005c78:	1d03      	adds	r3, r0, #4
 8005c7a:	e7f1      	b.n	8005c60 <__exponent+0x60>

08005c7c <_printf_float>:
 8005c7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c80:	ed2d 8b02 	vpush	{d8}
 8005c84:	b08d      	sub	sp, #52	; 0x34
 8005c86:	460c      	mov	r4, r1
 8005c88:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005c8c:	4616      	mov	r6, r2
 8005c8e:	461f      	mov	r7, r3
 8005c90:	4605      	mov	r5, r0
 8005c92:	f003 f82f 	bl	8008cf4 <_localeconv_r>
 8005c96:	f8d0 a000 	ldr.w	sl, [r0]
 8005c9a:	4650      	mov	r0, sl
 8005c9c:	f7fa fa98 	bl	80001d0 <strlen>
 8005ca0:	2300      	movs	r3, #0
 8005ca2:	930a      	str	r3, [sp, #40]	; 0x28
 8005ca4:	6823      	ldr	r3, [r4, #0]
 8005ca6:	9305      	str	r3, [sp, #20]
 8005ca8:	f8d8 3000 	ldr.w	r3, [r8]
 8005cac:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005cb0:	3307      	adds	r3, #7
 8005cb2:	f023 0307 	bic.w	r3, r3, #7
 8005cb6:	f103 0208 	add.w	r2, r3, #8
 8005cba:	f8c8 2000 	str.w	r2, [r8]
 8005cbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cc2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8005cc6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8005cca:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005cce:	9307      	str	r3, [sp, #28]
 8005cd0:	f8cd 8018 	str.w	r8, [sp, #24]
 8005cd4:	ee08 0a10 	vmov	s16, r0
 8005cd8:	4b9f      	ldr	r3, [pc, #636]	; (8005f58 <_printf_float+0x2dc>)
 8005cda:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005cde:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005ce2:	f7fa ff23 	bl	8000b2c <__aeabi_dcmpun>
 8005ce6:	bb88      	cbnz	r0, 8005d4c <_printf_float+0xd0>
 8005ce8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005cec:	4b9a      	ldr	r3, [pc, #616]	; (8005f58 <_printf_float+0x2dc>)
 8005cee:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005cf2:	f7fa fefd 	bl	8000af0 <__aeabi_dcmple>
 8005cf6:	bb48      	cbnz	r0, 8005d4c <_printf_float+0xd0>
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	4640      	mov	r0, r8
 8005cfe:	4649      	mov	r1, r9
 8005d00:	f7fa feec 	bl	8000adc <__aeabi_dcmplt>
 8005d04:	b110      	cbz	r0, 8005d0c <_printf_float+0x90>
 8005d06:	232d      	movs	r3, #45	; 0x2d
 8005d08:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005d0c:	4b93      	ldr	r3, [pc, #588]	; (8005f5c <_printf_float+0x2e0>)
 8005d0e:	4894      	ldr	r0, [pc, #592]	; (8005f60 <_printf_float+0x2e4>)
 8005d10:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8005d14:	bf94      	ite	ls
 8005d16:	4698      	movls	r8, r3
 8005d18:	4680      	movhi	r8, r0
 8005d1a:	2303      	movs	r3, #3
 8005d1c:	6123      	str	r3, [r4, #16]
 8005d1e:	9b05      	ldr	r3, [sp, #20]
 8005d20:	f023 0204 	bic.w	r2, r3, #4
 8005d24:	6022      	str	r2, [r4, #0]
 8005d26:	f04f 0900 	mov.w	r9, #0
 8005d2a:	9700      	str	r7, [sp, #0]
 8005d2c:	4633      	mov	r3, r6
 8005d2e:	aa0b      	add	r2, sp, #44	; 0x2c
 8005d30:	4621      	mov	r1, r4
 8005d32:	4628      	mov	r0, r5
 8005d34:	f000 f9d8 	bl	80060e8 <_printf_common>
 8005d38:	3001      	adds	r0, #1
 8005d3a:	f040 8090 	bne.w	8005e5e <_printf_float+0x1e2>
 8005d3e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005d42:	b00d      	add	sp, #52	; 0x34
 8005d44:	ecbd 8b02 	vpop	{d8}
 8005d48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d4c:	4642      	mov	r2, r8
 8005d4e:	464b      	mov	r3, r9
 8005d50:	4640      	mov	r0, r8
 8005d52:	4649      	mov	r1, r9
 8005d54:	f7fa feea 	bl	8000b2c <__aeabi_dcmpun>
 8005d58:	b140      	cbz	r0, 8005d6c <_printf_float+0xf0>
 8005d5a:	464b      	mov	r3, r9
 8005d5c:	2b00      	cmp	r3, #0
 8005d5e:	bfbc      	itt	lt
 8005d60:	232d      	movlt	r3, #45	; 0x2d
 8005d62:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005d66:	487f      	ldr	r0, [pc, #508]	; (8005f64 <_printf_float+0x2e8>)
 8005d68:	4b7f      	ldr	r3, [pc, #508]	; (8005f68 <_printf_float+0x2ec>)
 8005d6a:	e7d1      	b.n	8005d10 <_printf_float+0x94>
 8005d6c:	6863      	ldr	r3, [r4, #4]
 8005d6e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005d72:	9206      	str	r2, [sp, #24]
 8005d74:	1c5a      	adds	r2, r3, #1
 8005d76:	d13f      	bne.n	8005df8 <_printf_float+0x17c>
 8005d78:	2306      	movs	r3, #6
 8005d7a:	6063      	str	r3, [r4, #4]
 8005d7c:	9b05      	ldr	r3, [sp, #20]
 8005d7e:	6861      	ldr	r1, [r4, #4]
 8005d80:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005d84:	2300      	movs	r3, #0
 8005d86:	9303      	str	r3, [sp, #12]
 8005d88:	ab0a      	add	r3, sp, #40	; 0x28
 8005d8a:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005d8e:	ab09      	add	r3, sp, #36	; 0x24
 8005d90:	ec49 8b10 	vmov	d0, r8, r9
 8005d94:	9300      	str	r3, [sp, #0]
 8005d96:	6022      	str	r2, [r4, #0]
 8005d98:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005d9c:	4628      	mov	r0, r5
 8005d9e:	f7ff fecd 	bl	8005b3c <__cvt>
 8005da2:	9b06      	ldr	r3, [sp, #24]
 8005da4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005da6:	2b47      	cmp	r3, #71	; 0x47
 8005da8:	4680      	mov	r8, r0
 8005daa:	d108      	bne.n	8005dbe <_printf_float+0x142>
 8005dac:	1cc8      	adds	r0, r1, #3
 8005dae:	db02      	blt.n	8005db6 <_printf_float+0x13a>
 8005db0:	6863      	ldr	r3, [r4, #4]
 8005db2:	4299      	cmp	r1, r3
 8005db4:	dd41      	ble.n	8005e3a <_printf_float+0x1be>
 8005db6:	f1ab 0b02 	sub.w	fp, fp, #2
 8005dba:	fa5f fb8b 	uxtb.w	fp, fp
 8005dbe:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005dc2:	d820      	bhi.n	8005e06 <_printf_float+0x18a>
 8005dc4:	3901      	subs	r1, #1
 8005dc6:	465a      	mov	r2, fp
 8005dc8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005dcc:	9109      	str	r1, [sp, #36]	; 0x24
 8005dce:	f7ff ff17 	bl	8005c00 <__exponent>
 8005dd2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005dd4:	1813      	adds	r3, r2, r0
 8005dd6:	2a01      	cmp	r2, #1
 8005dd8:	4681      	mov	r9, r0
 8005dda:	6123      	str	r3, [r4, #16]
 8005ddc:	dc02      	bgt.n	8005de4 <_printf_float+0x168>
 8005dde:	6822      	ldr	r2, [r4, #0]
 8005de0:	07d2      	lsls	r2, r2, #31
 8005de2:	d501      	bpl.n	8005de8 <_printf_float+0x16c>
 8005de4:	3301      	adds	r3, #1
 8005de6:	6123      	str	r3, [r4, #16]
 8005de8:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	d09c      	beq.n	8005d2a <_printf_float+0xae>
 8005df0:	232d      	movs	r3, #45	; 0x2d
 8005df2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005df6:	e798      	b.n	8005d2a <_printf_float+0xae>
 8005df8:	9a06      	ldr	r2, [sp, #24]
 8005dfa:	2a47      	cmp	r2, #71	; 0x47
 8005dfc:	d1be      	bne.n	8005d7c <_printf_float+0x100>
 8005dfe:	2b00      	cmp	r3, #0
 8005e00:	d1bc      	bne.n	8005d7c <_printf_float+0x100>
 8005e02:	2301      	movs	r3, #1
 8005e04:	e7b9      	b.n	8005d7a <_printf_float+0xfe>
 8005e06:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8005e0a:	d118      	bne.n	8005e3e <_printf_float+0x1c2>
 8005e0c:	2900      	cmp	r1, #0
 8005e0e:	6863      	ldr	r3, [r4, #4]
 8005e10:	dd0b      	ble.n	8005e2a <_printf_float+0x1ae>
 8005e12:	6121      	str	r1, [r4, #16]
 8005e14:	b913      	cbnz	r3, 8005e1c <_printf_float+0x1a0>
 8005e16:	6822      	ldr	r2, [r4, #0]
 8005e18:	07d0      	lsls	r0, r2, #31
 8005e1a:	d502      	bpl.n	8005e22 <_printf_float+0x1a6>
 8005e1c:	3301      	adds	r3, #1
 8005e1e:	440b      	add	r3, r1
 8005e20:	6123      	str	r3, [r4, #16]
 8005e22:	65a1      	str	r1, [r4, #88]	; 0x58
 8005e24:	f04f 0900 	mov.w	r9, #0
 8005e28:	e7de      	b.n	8005de8 <_printf_float+0x16c>
 8005e2a:	b913      	cbnz	r3, 8005e32 <_printf_float+0x1b6>
 8005e2c:	6822      	ldr	r2, [r4, #0]
 8005e2e:	07d2      	lsls	r2, r2, #31
 8005e30:	d501      	bpl.n	8005e36 <_printf_float+0x1ba>
 8005e32:	3302      	adds	r3, #2
 8005e34:	e7f4      	b.n	8005e20 <_printf_float+0x1a4>
 8005e36:	2301      	movs	r3, #1
 8005e38:	e7f2      	b.n	8005e20 <_printf_float+0x1a4>
 8005e3a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8005e3e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005e40:	4299      	cmp	r1, r3
 8005e42:	db05      	blt.n	8005e50 <_printf_float+0x1d4>
 8005e44:	6823      	ldr	r3, [r4, #0]
 8005e46:	6121      	str	r1, [r4, #16]
 8005e48:	07d8      	lsls	r0, r3, #31
 8005e4a:	d5ea      	bpl.n	8005e22 <_printf_float+0x1a6>
 8005e4c:	1c4b      	adds	r3, r1, #1
 8005e4e:	e7e7      	b.n	8005e20 <_printf_float+0x1a4>
 8005e50:	2900      	cmp	r1, #0
 8005e52:	bfd4      	ite	le
 8005e54:	f1c1 0202 	rsble	r2, r1, #2
 8005e58:	2201      	movgt	r2, #1
 8005e5a:	4413      	add	r3, r2
 8005e5c:	e7e0      	b.n	8005e20 <_printf_float+0x1a4>
 8005e5e:	6823      	ldr	r3, [r4, #0]
 8005e60:	055a      	lsls	r2, r3, #21
 8005e62:	d407      	bmi.n	8005e74 <_printf_float+0x1f8>
 8005e64:	6923      	ldr	r3, [r4, #16]
 8005e66:	4642      	mov	r2, r8
 8005e68:	4631      	mov	r1, r6
 8005e6a:	4628      	mov	r0, r5
 8005e6c:	47b8      	blx	r7
 8005e6e:	3001      	adds	r0, #1
 8005e70:	d12c      	bne.n	8005ecc <_printf_float+0x250>
 8005e72:	e764      	b.n	8005d3e <_printf_float+0xc2>
 8005e74:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005e78:	f240 80e0 	bls.w	800603c <_printf_float+0x3c0>
 8005e7c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005e80:	2200      	movs	r2, #0
 8005e82:	2300      	movs	r3, #0
 8005e84:	f7fa fe20 	bl	8000ac8 <__aeabi_dcmpeq>
 8005e88:	2800      	cmp	r0, #0
 8005e8a:	d034      	beq.n	8005ef6 <_printf_float+0x27a>
 8005e8c:	4a37      	ldr	r2, [pc, #220]	; (8005f6c <_printf_float+0x2f0>)
 8005e8e:	2301      	movs	r3, #1
 8005e90:	4631      	mov	r1, r6
 8005e92:	4628      	mov	r0, r5
 8005e94:	47b8      	blx	r7
 8005e96:	3001      	adds	r0, #1
 8005e98:	f43f af51 	beq.w	8005d3e <_printf_float+0xc2>
 8005e9c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005ea0:	429a      	cmp	r2, r3
 8005ea2:	db02      	blt.n	8005eaa <_printf_float+0x22e>
 8005ea4:	6823      	ldr	r3, [r4, #0]
 8005ea6:	07d8      	lsls	r0, r3, #31
 8005ea8:	d510      	bpl.n	8005ecc <_printf_float+0x250>
 8005eaa:	ee18 3a10 	vmov	r3, s16
 8005eae:	4652      	mov	r2, sl
 8005eb0:	4631      	mov	r1, r6
 8005eb2:	4628      	mov	r0, r5
 8005eb4:	47b8      	blx	r7
 8005eb6:	3001      	adds	r0, #1
 8005eb8:	f43f af41 	beq.w	8005d3e <_printf_float+0xc2>
 8005ebc:	f04f 0800 	mov.w	r8, #0
 8005ec0:	f104 091a 	add.w	r9, r4, #26
 8005ec4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005ec6:	3b01      	subs	r3, #1
 8005ec8:	4543      	cmp	r3, r8
 8005eca:	dc09      	bgt.n	8005ee0 <_printf_float+0x264>
 8005ecc:	6823      	ldr	r3, [r4, #0]
 8005ece:	079b      	lsls	r3, r3, #30
 8005ed0:	f100 8105 	bmi.w	80060de <_printf_float+0x462>
 8005ed4:	68e0      	ldr	r0, [r4, #12]
 8005ed6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005ed8:	4298      	cmp	r0, r3
 8005eda:	bfb8      	it	lt
 8005edc:	4618      	movlt	r0, r3
 8005ede:	e730      	b.n	8005d42 <_printf_float+0xc6>
 8005ee0:	2301      	movs	r3, #1
 8005ee2:	464a      	mov	r2, r9
 8005ee4:	4631      	mov	r1, r6
 8005ee6:	4628      	mov	r0, r5
 8005ee8:	47b8      	blx	r7
 8005eea:	3001      	adds	r0, #1
 8005eec:	f43f af27 	beq.w	8005d3e <_printf_float+0xc2>
 8005ef0:	f108 0801 	add.w	r8, r8, #1
 8005ef4:	e7e6      	b.n	8005ec4 <_printf_float+0x248>
 8005ef6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	dc39      	bgt.n	8005f70 <_printf_float+0x2f4>
 8005efc:	4a1b      	ldr	r2, [pc, #108]	; (8005f6c <_printf_float+0x2f0>)
 8005efe:	2301      	movs	r3, #1
 8005f00:	4631      	mov	r1, r6
 8005f02:	4628      	mov	r0, r5
 8005f04:	47b8      	blx	r7
 8005f06:	3001      	adds	r0, #1
 8005f08:	f43f af19 	beq.w	8005d3e <_printf_float+0xc2>
 8005f0c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005f10:	4313      	orrs	r3, r2
 8005f12:	d102      	bne.n	8005f1a <_printf_float+0x29e>
 8005f14:	6823      	ldr	r3, [r4, #0]
 8005f16:	07d9      	lsls	r1, r3, #31
 8005f18:	d5d8      	bpl.n	8005ecc <_printf_float+0x250>
 8005f1a:	ee18 3a10 	vmov	r3, s16
 8005f1e:	4652      	mov	r2, sl
 8005f20:	4631      	mov	r1, r6
 8005f22:	4628      	mov	r0, r5
 8005f24:	47b8      	blx	r7
 8005f26:	3001      	adds	r0, #1
 8005f28:	f43f af09 	beq.w	8005d3e <_printf_float+0xc2>
 8005f2c:	f04f 0900 	mov.w	r9, #0
 8005f30:	f104 0a1a 	add.w	sl, r4, #26
 8005f34:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f36:	425b      	negs	r3, r3
 8005f38:	454b      	cmp	r3, r9
 8005f3a:	dc01      	bgt.n	8005f40 <_printf_float+0x2c4>
 8005f3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005f3e:	e792      	b.n	8005e66 <_printf_float+0x1ea>
 8005f40:	2301      	movs	r3, #1
 8005f42:	4652      	mov	r2, sl
 8005f44:	4631      	mov	r1, r6
 8005f46:	4628      	mov	r0, r5
 8005f48:	47b8      	blx	r7
 8005f4a:	3001      	adds	r0, #1
 8005f4c:	f43f aef7 	beq.w	8005d3e <_printf_float+0xc2>
 8005f50:	f109 0901 	add.w	r9, r9, #1
 8005f54:	e7ee      	b.n	8005f34 <_printf_float+0x2b8>
 8005f56:	bf00      	nop
 8005f58:	7fefffff 	.word	0x7fefffff
 8005f5c:	0800a1b8 	.word	0x0800a1b8
 8005f60:	0800a1bc 	.word	0x0800a1bc
 8005f64:	0800a1c4 	.word	0x0800a1c4
 8005f68:	0800a1c0 	.word	0x0800a1c0
 8005f6c:	0800a1c8 	.word	0x0800a1c8
 8005f70:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005f72:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005f74:	429a      	cmp	r2, r3
 8005f76:	bfa8      	it	ge
 8005f78:	461a      	movge	r2, r3
 8005f7a:	2a00      	cmp	r2, #0
 8005f7c:	4691      	mov	r9, r2
 8005f7e:	dc37      	bgt.n	8005ff0 <_printf_float+0x374>
 8005f80:	f04f 0b00 	mov.w	fp, #0
 8005f84:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005f88:	f104 021a 	add.w	r2, r4, #26
 8005f8c:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005f8e:	9305      	str	r3, [sp, #20]
 8005f90:	eba3 0309 	sub.w	r3, r3, r9
 8005f94:	455b      	cmp	r3, fp
 8005f96:	dc33      	bgt.n	8006000 <_printf_float+0x384>
 8005f98:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005f9c:	429a      	cmp	r2, r3
 8005f9e:	db3b      	blt.n	8006018 <_printf_float+0x39c>
 8005fa0:	6823      	ldr	r3, [r4, #0]
 8005fa2:	07da      	lsls	r2, r3, #31
 8005fa4:	d438      	bmi.n	8006018 <_printf_float+0x39c>
 8005fa6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005fa8:	9b05      	ldr	r3, [sp, #20]
 8005faa:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005fac:	1ad3      	subs	r3, r2, r3
 8005fae:	eba2 0901 	sub.w	r9, r2, r1
 8005fb2:	4599      	cmp	r9, r3
 8005fb4:	bfa8      	it	ge
 8005fb6:	4699      	movge	r9, r3
 8005fb8:	f1b9 0f00 	cmp.w	r9, #0
 8005fbc:	dc35      	bgt.n	800602a <_printf_float+0x3ae>
 8005fbe:	f04f 0800 	mov.w	r8, #0
 8005fc2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005fc6:	f104 0a1a 	add.w	sl, r4, #26
 8005fca:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005fce:	1a9b      	subs	r3, r3, r2
 8005fd0:	eba3 0309 	sub.w	r3, r3, r9
 8005fd4:	4543      	cmp	r3, r8
 8005fd6:	f77f af79 	ble.w	8005ecc <_printf_float+0x250>
 8005fda:	2301      	movs	r3, #1
 8005fdc:	4652      	mov	r2, sl
 8005fde:	4631      	mov	r1, r6
 8005fe0:	4628      	mov	r0, r5
 8005fe2:	47b8      	blx	r7
 8005fe4:	3001      	adds	r0, #1
 8005fe6:	f43f aeaa 	beq.w	8005d3e <_printf_float+0xc2>
 8005fea:	f108 0801 	add.w	r8, r8, #1
 8005fee:	e7ec      	b.n	8005fca <_printf_float+0x34e>
 8005ff0:	4613      	mov	r3, r2
 8005ff2:	4631      	mov	r1, r6
 8005ff4:	4642      	mov	r2, r8
 8005ff6:	4628      	mov	r0, r5
 8005ff8:	47b8      	blx	r7
 8005ffa:	3001      	adds	r0, #1
 8005ffc:	d1c0      	bne.n	8005f80 <_printf_float+0x304>
 8005ffe:	e69e      	b.n	8005d3e <_printf_float+0xc2>
 8006000:	2301      	movs	r3, #1
 8006002:	4631      	mov	r1, r6
 8006004:	4628      	mov	r0, r5
 8006006:	9205      	str	r2, [sp, #20]
 8006008:	47b8      	blx	r7
 800600a:	3001      	adds	r0, #1
 800600c:	f43f ae97 	beq.w	8005d3e <_printf_float+0xc2>
 8006010:	9a05      	ldr	r2, [sp, #20]
 8006012:	f10b 0b01 	add.w	fp, fp, #1
 8006016:	e7b9      	b.n	8005f8c <_printf_float+0x310>
 8006018:	ee18 3a10 	vmov	r3, s16
 800601c:	4652      	mov	r2, sl
 800601e:	4631      	mov	r1, r6
 8006020:	4628      	mov	r0, r5
 8006022:	47b8      	blx	r7
 8006024:	3001      	adds	r0, #1
 8006026:	d1be      	bne.n	8005fa6 <_printf_float+0x32a>
 8006028:	e689      	b.n	8005d3e <_printf_float+0xc2>
 800602a:	9a05      	ldr	r2, [sp, #20]
 800602c:	464b      	mov	r3, r9
 800602e:	4442      	add	r2, r8
 8006030:	4631      	mov	r1, r6
 8006032:	4628      	mov	r0, r5
 8006034:	47b8      	blx	r7
 8006036:	3001      	adds	r0, #1
 8006038:	d1c1      	bne.n	8005fbe <_printf_float+0x342>
 800603a:	e680      	b.n	8005d3e <_printf_float+0xc2>
 800603c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800603e:	2a01      	cmp	r2, #1
 8006040:	dc01      	bgt.n	8006046 <_printf_float+0x3ca>
 8006042:	07db      	lsls	r3, r3, #31
 8006044:	d538      	bpl.n	80060b8 <_printf_float+0x43c>
 8006046:	2301      	movs	r3, #1
 8006048:	4642      	mov	r2, r8
 800604a:	4631      	mov	r1, r6
 800604c:	4628      	mov	r0, r5
 800604e:	47b8      	blx	r7
 8006050:	3001      	adds	r0, #1
 8006052:	f43f ae74 	beq.w	8005d3e <_printf_float+0xc2>
 8006056:	ee18 3a10 	vmov	r3, s16
 800605a:	4652      	mov	r2, sl
 800605c:	4631      	mov	r1, r6
 800605e:	4628      	mov	r0, r5
 8006060:	47b8      	blx	r7
 8006062:	3001      	adds	r0, #1
 8006064:	f43f ae6b 	beq.w	8005d3e <_printf_float+0xc2>
 8006068:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800606c:	2200      	movs	r2, #0
 800606e:	2300      	movs	r3, #0
 8006070:	f7fa fd2a 	bl	8000ac8 <__aeabi_dcmpeq>
 8006074:	b9d8      	cbnz	r0, 80060ae <_printf_float+0x432>
 8006076:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006078:	f108 0201 	add.w	r2, r8, #1
 800607c:	3b01      	subs	r3, #1
 800607e:	4631      	mov	r1, r6
 8006080:	4628      	mov	r0, r5
 8006082:	47b8      	blx	r7
 8006084:	3001      	adds	r0, #1
 8006086:	d10e      	bne.n	80060a6 <_printf_float+0x42a>
 8006088:	e659      	b.n	8005d3e <_printf_float+0xc2>
 800608a:	2301      	movs	r3, #1
 800608c:	4652      	mov	r2, sl
 800608e:	4631      	mov	r1, r6
 8006090:	4628      	mov	r0, r5
 8006092:	47b8      	blx	r7
 8006094:	3001      	adds	r0, #1
 8006096:	f43f ae52 	beq.w	8005d3e <_printf_float+0xc2>
 800609a:	f108 0801 	add.w	r8, r8, #1
 800609e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060a0:	3b01      	subs	r3, #1
 80060a2:	4543      	cmp	r3, r8
 80060a4:	dcf1      	bgt.n	800608a <_printf_float+0x40e>
 80060a6:	464b      	mov	r3, r9
 80060a8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80060ac:	e6dc      	b.n	8005e68 <_printf_float+0x1ec>
 80060ae:	f04f 0800 	mov.w	r8, #0
 80060b2:	f104 0a1a 	add.w	sl, r4, #26
 80060b6:	e7f2      	b.n	800609e <_printf_float+0x422>
 80060b8:	2301      	movs	r3, #1
 80060ba:	4642      	mov	r2, r8
 80060bc:	e7df      	b.n	800607e <_printf_float+0x402>
 80060be:	2301      	movs	r3, #1
 80060c0:	464a      	mov	r2, r9
 80060c2:	4631      	mov	r1, r6
 80060c4:	4628      	mov	r0, r5
 80060c6:	47b8      	blx	r7
 80060c8:	3001      	adds	r0, #1
 80060ca:	f43f ae38 	beq.w	8005d3e <_printf_float+0xc2>
 80060ce:	f108 0801 	add.w	r8, r8, #1
 80060d2:	68e3      	ldr	r3, [r4, #12]
 80060d4:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80060d6:	1a5b      	subs	r3, r3, r1
 80060d8:	4543      	cmp	r3, r8
 80060da:	dcf0      	bgt.n	80060be <_printf_float+0x442>
 80060dc:	e6fa      	b.n	8005ed4 <_printf_float+0x258>
 80060de:	f04f 0800 	mov.w	r8, #0
 80060e2:	f104 0919 	add.w	r9, r4, #25
 80060e6:	e7f4      	b.n	80060d2 <_printf_float+0x456>

080060e8 <_printf_common>:
 80060e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80060ec:	4616      	mov	r6, r2
 80060ee:	4699      	mov	r9, r3
 80060f0:	688a      	ldr	r2, [r1, #8]
 80060f2:	690b      	ldr	r3, [r1, #16]
 80060f4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80060f8:	4293      	cmp	r3, r2
 80060fa:	bfb8      	it	lt
 80060fc:	4613      	movlt	r3, r2
 80060fe:	6033      	str	r3, [r6, #0]
 8006100:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006104:	4607      	mov	r7, r0
 8006106:	460c      	mov	r4, r1
 8006108:	b10a      	cbz	r2, 800610e <_printf_common+0x26>
 800610a:	3301      	adds	r3, #1
 800610c:	6033      	str	r3, [r6, #0]
 800610e:	6823      	ldr	r3, [r4, #0]
 8006110:	0699      	lsls	r1, r3, #26
 8006112:	bf42      	ittt	mi
 8006114:	6833      	ldrmi	r3, [r6, #0]
 8006116:	3302      	addmi	r3, #2
 8006118:	6033      	strmi	r3, [r6, #0]
 800611a:	6825      	ldr	r5, [r4, #0]
 800611c:	f015 0506 	ands.w	r5, r5, #6
 8006120:	d106      	bne.n	8006130 <_printf_common+0x48>
 8006122:	f104 0a19 	add.w	sl, r4, #25
 8006126:	68e3      	ldr	r3, [r4, #12]
 8006128:	6832      	ldr	r2, [r6, #0]
 800612a:	1a9b      	subs	r3, r3, r2
 800612c:	42ab      	cmp	r3, r5
 800612e:	dc26      	bgt.n	800617e <_printf_common+0x96>
 8006130:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006134:	1e13      	subs	r3, r2, #0
 8006136:	6822      	ldr	r2, [r4, #0]
 8006138:	bf18      	it	ne
 800613a:	2301      	movne	r3, #1
 800613c:	0692      	lsls	r2, r2, #26
 800613e:	d42b      	bmi.n	8006198 <_printf_common+0xb0>
 8006140:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006144:	4649      	mov	r1, r9
 8006146:	4638      	mov	r0, r7
 8006148:	47c0      	blx	r8
 800614a:	3001      	adds	r0, #1
 800614c:	d01e      	beq.n	800618c <_printf_common+0xa4>
 800614e:	6823      	ldr	r3, [r4, #0]
 8006150:	68e5      	ldr	r5, [r4, #12]
 8006152:	6832      	ldr	r2, [r6, #0]
 8006154:	f003 0306 	and.w	r3, r3, #6
 8006158:	2b04      	cmp	r3, #4
 800615a:	bf08      	it	eq
 800615c:	1aad      	subeq	r5, r5, r2
 800615e:	68a3      	ldr	r3, [r4, #8]
 8006160:	6922      	ldr	r2, [r4, #16]
 8006162:	bf0c      	ite	eq
 8006164:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006168:	2500      	movne	r5, #0
 800616a:	4293      	cmp	r3, r2
 800616c:	bfc4      	itt	gt
 800616e:	1a9b      	subgt	r3, r3, r2
 8006170:	18ed      	addgt	r5, r5, r3
 8006172:	2600      	movs	r6, #0
 8006174:	341a      	adds	r4, #26
 8006176:	42b5      	cmp	r5, r6
 8006178:	d11a      	bne.n	80061b0 <_printf_common+0xc8>
 800617a:	2000      	movs	r0, #0
 800617c:	e008      	b.n	8006190 <_printf_common+0xa8>
 800617e:	2301      	movs	r3, #1
 8006180:	4652      	mov	r2, sl
 8006182:	4649      	mov	r1, r9
 8006184:	4638      	mov	r0, r7
 8006186:	47c0      	blx	r8
 8006188:	3001      	adds	r0, #1
 800618a:	d103      	bne.n	8006194 <_printf_common+0xac>
 800618c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006190:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006194:	3501      	adds	r5, #1
 8006196:	e7c6      	b.n	8006126 <_printf_common+0x3e>
 8006198:	18e1      	adds	r1, r4, r3
 800619a:	1c5a      	adds	r2, r3, #1
 800619c:	2030      	movs	r0, #48	; 0x30
 800619e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80061a2:	4422      	add	r2, r4
 80061a4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80061a8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80061ac:	3302      	adds	r3, #2
 80061ae:	e7c7      	b.n	8006140 <_printf_common+0x58>
 80061b0:	2301      	movs	r3, #1
 80061b2:	4622      	mov	r2, r4
 80061b4:	4649      	mov	r1, r9
 80061b6:	4638      	mov	r0, r7
 80061b8:	47c0      	blx	r8
 80061ba:	3001      	adds	r0, #1
 80061bc:	d0e6      	beq.n	800618c <_printf_common+0xa4>
 80061be:	3601      	adds	r6, #1
 80061c0:	e7d9      	b.n	8006176 <_printf_common+0x8e>
	...

080061c4 <_printf_i>:
 80061c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80061c8:	460c      	mov	r4, r1
 80061ca:	4691      	mov	r9, r2
 80061cc:	7e27      	ldrb	r7, [r4, #24]
 80061ce:	990c      	ldr	r1, [sp, #48]	; 0x30
 80061d0:	2f78      	cmp	r7, #120	; 0x78
 80061d2:	4680      	mov	r8, r0
 80061d4:	469a      	mov	sl, r3
 80061d6:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80061da:	d807      	bhi.n	80061ec <_printf_i+0x28>
 80061dc:	2f62      	cmp	r7, #98	; 0x62
 80061de:	d80a      	bhi.n	80061f6 <_printf_i+0x32>
 80061e0:	2f00      	cmp	r7, #0
 80061e2:	f000 80d8 	beq.w	8006396 <_printf_i+0x1d2>
 80061e6:	2f58      	cmp	r7, #88	; 0x58
 80061e8:	f000 80a3 	beq.w	8006332 <_printf_i+0x16e>
 80061ec:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80061f0:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80061f4:	e03a      	b.n	800626c <_printf_i+0xa8>
 80061f6:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80061fa:	2b15      	cmp	r3, #21
 80061fc:	d8f6      	bhi.n	80061ec <_printf_i+0x28>
 80061fe:	a001      	add	r0, pc, #4	; (adr r0, 8006204 <_printf_i+0x40>)
 8006200:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8006204:	0800625d 	.word	0x0800625d
 8006208:	08006271 	.word	0x08006271
 800620c:	080061ed 	.word	0x080061ed
 8006210:	080061ed 	.word	0x080061ed
 8006214:	080061ed 	.word	0x080061ed
 8006218:	080061ed 	.word	0x080061ed
 800621c:	08006271 	.word	0x08006271
 8006220:	080061ed 	.word	0x080061ed
 8006224:	080061ed 	.word	0x080061ed
 8006228:	080061ed 	.word	0x080061ed
 800622c:	080061ed 	.word	0x080061ed
 8006230:	0800637d 	.word	0x0800637d
 8006234:	080062a1 	.word	0x080062a1
 8006238:	0800635f 	.word	0x0800635f
 800623c:	080061ed 	.word	0x080061ed
 8006240:	080061ed 	.word	0x080061ed
 8006244:	0800639f 	.word	0x0800639f
 8006248:	080061ed 	.word	0x080061ed
 800624c:	080062a1 	.word	0x080062a1
 8006250:	080061ed 	.word	0x080061ed
 8006254:	080061ed 	.word	0x080061ed
 8006258:	08006367 	.word	0x08006367
 800625c:	680b      	ldr	r3, [r1, #0]
 800625e:	1d1a      	adds	r2, r3, #4
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	600a      	str	r2, [r1, #0]
 8006264:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006268:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800626c:	2301      	movs	r3, #1
 800626e:	e0a3      	b.n	80063b8 <_printf_i+0x1f4>
 8006270:	6825      	ldr	r5, [r4, #0]
 8006272:	6808      	ldr	r0, [r1, #0]
 8006274:	062e      	lsls	r6, r5, #24
 8006276:	f100 0304 	add.w	r3, r0, #4
 800627a:	d50a      	bpl.n	8006292 <_printf_i+0xce>
 800627c:	6805      	ldr	r5, [r0, #0]
 800627e:	600b      	str	r3, [r1, #0]
 8006280:	2d00      	cmp	r5, #0
 8006282:	da03      	bge.n	800628c <_printf_i+0xc8>
 8006284:	232d      	movs	r3, #45	; 0x2d
 8006286:	426d      	negs	r5, r5
 8006288:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800628c:	485e      	ldr	r0, [pc, #376]	; (8006408 <_printf_i+0x244>)
 800628e:	230a      	movs	r3, #10
 8006290:	e019      	b.n	80062c6 <_printf_i+0x102>
 8006292:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006296:	6805      	ldr	r5, [r0, #0]
 8006298:	600b      	str	r3, [r1, #0]
 800629a:	bf18      	it	ne
 800629c:	b22d      	sxthne	r5, r5
 800629e:	e7ef      	b.n	8006280 <_printf_i+0xbc>
 80062a0:	680b      	ldr	r3, [r1, #0]
 80062a2:	6825      	ldr	r5, [r4, #0]
 80062a4:	1d18      	adds	r0, r3, #4
 80062a6:	6008      	str	r0, [r1, #0]
 80062a8:	0628      	lsls	r0, r5, #24
 80062aa:	d501      	bpl.n	80062b0 <_printf_i+0xec>
 80062ac:	681d      	ldr	r5, [r3, #0]
 80062ae:	e002      	b.n	80062b6 <_printf_i+0xf2>
 80062b0:	0669      	lsls	r1, r5, #25
 80062b2:	d5fb      	bpl.n	80062ac <_printf_i+0xe8>
 80062b4:	881d      	ldrh	r5, [r3, #0]
 80062b6:	4854      	ldr	r0, [pc, #336]	; (8006408 <_printf_i+0x244>)
 80062b8:	2f6f      	cmp	r7, #111	; 0x6f
 80062ba:	bf0c      	ite	eq
 80062bc:	2308      	moveq	r3, #8
 80062be:	230a      	movne	r3, #10
 80062c0:	2100      	movs	r1, #0
 80062c2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80062c6:	6866      	ldr	r6, [r4, #4]
 80062c8:	60a6      	str	r6, [r4, #8]
 80062ca:	2e00      	cmp	r6, #0
 80062cc:	bfa2      	ittt	ge
 80062ce:	6821      	ldrge	r1, [r4, #0]
 80062d0:	f021 0104 	bicge.w	r1, r1, #4
 80062d4:	6021      	strge	r1, [r4, #0]
 80062d6:	b90d      	cbnz	r5, 80062dc <_printf_i+0x118>
 80062d8:	2e00      	cmp	r6, #0
 80062da:	d04d      	beq.n	8006378 <_printf_i+0x1b4>
 80062dc:	4616      	mov	r6, r2
 80062de:	fbb5 f1f3 	udiv	r1, r5, r3
 80062e2:	fb03 5711 	mls	r7, r3, r1, r5
 80062e6:	5dc7      	ldrb	r7, [r0, r7]
 80062e8:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80062ec:	462f      	mov	r7, r5
 80062ee:	42bb      	cmp	r3, r7
 80062f0:	460d      	mov	r5, r1
 80062f2:	d9f4      	bls.n	80062de <_printf_i+0x11a>
 80062f4:	2b08      	cmp	r3, #8
 80062f6:	d10b      	bne.n	8006310 <_printf_i+0x14c>
 80062f8:	6823      	ldr	r3, [r4, #0]
 80062fa:	07df      	lsls	r7, r3, #31
 80062fc:	d508      	bpl.n	8006310 <_printf_i+0x14c>
 80062fe:	6923      	ldr	r3, [r4, #16]
 8006300:	6861      	ldr	r1, [r4, #4]
 8006302:	4299      	cmp	r1, r3
 8006304:	bfde      	ittt	le
 8006306:	2330      	movle	r3, #48	; 0x30
 8006308:	f806 3c01 	strble.w	r3, [r6, #-1]
 800630c:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 8006310:	1b92      	subs	r2, r2, r6
 8006312:	6122      	str	r2, [r4, #16]
 8006314:	f8cd a000 	str.w	sl, [sp]
 8006318:	464b      	mov	r3, r9
 800631a:	aa03      	add	r2, sp, #12
 800631c:	4621      	mov	r1, r4
 800631e:	4640      	mov	r0, r8
 8006320:	f7ff fee2 	bl	80060e8 <_printf_common>
 8006324:	3001      	adds	r0, #1
 8006326:	d14c      	bne.n	80063c2 <_printf_i+0x1fe>
 8006328:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800632c:	b004      	add	sp, #16
 800632e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006332:	4835      	ldr	r0, [pc, #212]	; (8006408 <_printf_i+0x244>)
 8006334:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006338:	6823      	ldr	r3, [r4, #0]
 800633a:	680e      	ldr	r6, [r1, #0]
 800633c:	061f      	lsls	r7, r3, #24
 800633e:	f856 5b04 	ldr.w	r5, [r6], #4
 8006342:	600e      	str	r6, [r1, #0]
 8006344:	d514      	bpl.n	8006370 <_printf_i+0x1ac>
 8006346:	07d9      	lsls	r1, r3, #31
 8006348:	bf44      	itt	mi
 800634a:	f043 0320 	orrmi.w	r3, r3, #32
 800634e:	6023      	strmi	r3, [r4, #0]
 8006350:	b91d      	cbnz	r5, 800635a <_printf_i+0x196>
 8006352:	6823      	ldr	r3, [r4, #0]
 8006354:	f023 0320 	bic.w	r3, r3, #32
 8006358:	6023      	str	r3, [r4, #0]
 800635a:	2310      	movs	r3, #16
 800635c:	e7b0      	b.n	80062c0 <_printf_i+0xfc>
 800635e:	6823      	ldr	r3, [r4, #0]
 8006360:	f043 0320 	orr.w	r3, r3, #32
 8006364:	6023      	str	r3, [r4, #0]
 8006366:	2378      	movs	r3, #120	; 0x78
 8006368:	4828      	ldr	r0, [pc, #160]	; (800640c <_printf_i+0x248>)
 800636a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800636e:	e7e3      	b.n	8006338 <_printf_i+0x174>
 8006370:	065e      	lsls	r6, r3, #25
 8006372:	bf48      	it	mi
 8006374:	b2ad      	uxthmi	r5, r5
 8006376:	e7e6      	b.n	8006346 <_printf_i+0x182>
 8006378:	4616      	mov	r6, r2
 800637a:	e7bb      	b.n	80062f4 <_printf_i+0x130>
 800637c:	680b      	ldr	r3, [r1, #0]
 800637e:	6826      	ldr	r6, [r4, #0]
 8006380:	6960      	ldr	r0, [r4, #20]
 8006382:	1d1d      	adds	r5, r3, #4
 8006384:	600d      	str	r5, [r1, #0]
 8006386:	0635      	lsls	r5, r6, #24
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	d501      	bpl.n	8006390 <_printf_i+0x1cc>
 800638c:	6018      	str	r0, [r3, #0]
 800638e:	e002      	b.n	8006396 <_printf_i+0x1d2>
 8006390:	0671      	lsls	r1, r6, #25
 8006392:	d5fb      	bpl.n	800638c <_printf_i+0x1c8>
 8006394:	8018      	strh	r0, [r3, #0]
 8006396:	2300      	movs	r3, #0
 8006398:	6123      	str	r3, [r4, #16]
 800639a:	4616      	mov	r6, r2
 800639c:	e7ba      	b.n	8006314 <_printf_i+0x150>
 800639e:	680b      	ldr	r3, [r1, #0]
 80063a0:	1d1a      	adds	r2, r3, #4
 80063a2:	600a      	str	r2, [r1, #0]
 80063a4:	681e      	ldr	r6, [r3, #0]
 80063a6:	6862      	ldr	r2, [r4, #4]
 80063a8:	2100      	movs	r1, #0
 80063aa:	4630      	mov	r0, r6
 80063ac:	f7f9 ff18 	bl	80001e0 <memchr>
 80063b0:	b108      	cbz	r0, 80063b6 <_printf_i+0x1f2>
 80063b2:	1b80      	subs	r0, r0, r6
 80063b4:	6060      	str	r0, [r4, #4]
 80063b6:	6863      	ldr	r3, [r4, #4]
 80063b8:	6123      	str	r3, [r4, #16]
 80063ba:	2300      	movs	r3, #0
 80063bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80063c0:	e7a8      	b.n	8006314 <_printf_i+0x150>
 80063c2:	6923      	ldr	r3, [r4, #16]
 80063c4:	4632      	mov	r2, r6
 80063c6:	4649      	mov	r1, r9
 80063c8:	4640      	mov	r0, r8
 80063ca:	47d0      	blx	sl
 80063cc:	3001      	adds	r0, #1
 80063ce:	d0ab      	beq.n	8006328 <_printf_i+0x164>
 80063d0:	6823      	ldr	r3, [r4, #0]
 80063d2:	079b      	lsls	r3, r3, #30
 80063d4:	d413      	bmi.n	80063fe <_printf_i+0x23a>
 80063d6:	68e0      	ldr	r0, [r4, #12]
 80063d8:	9b03      	ldr	r3, [sp, #12]
 80063da:	4298      	cmp	r0, r3
 80063dc:	bfb8      	it	lt
 80063de:	4618      	movlt	r0, r3
 80063e0:	e7a4      	b.n	800632c <_printf_i+0x168>
 80063e2:	2301      	movs	r3, #1
 80063e4:	4632      	mov	r2, r6
 80063e6:	4649      	mov	r1, r9
 80063e8:	4640      	mov	r0, r8
 80063ea:	47d0      	blx	sl
 80063ec:	3001      	adds	r0, #1
 80063ee:	d09b      	beq.n	8006328 <_printf_i+0x164>
 80063f0:	3501      	adds	r5, #1
 80063f2:	68e3      	ldr	r3, [r4, #12]
 80063f4:	9903      	ldr	r1, [sp, #12]
 80063f6:	1a5b      	subs	r3, r3, r1
 80063f8:	42ab      	cmp	r3, r5
 80063fa:	dcf2      	bgt.n	80063e2 <_printf_i+0x21e>
 80063fc:	e7eb      	b.n	80063d6 <_printf_i+0x212>
 80063fe:	2500      	movs	r5, #0
 8006400:	f104 0619 	add.w	r6, r4, #25
 8006404:	e7f5      	b.n	80063f2 <_printf_i+0x22e>
 8006406:	bf00      	nop
 8006408:	0800a1ca 	.word	0x0800a1ca
 800640c:	0800a1db 	.word	0x0800a1db

08006410 <_scanf_float>:
 8006410:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006414:	b087      	sub	sp, #28
 8006416:	4617      	mov	r7, r2
 8006418:	9303      	str	r3, [sp, #12]
 800641a:	688b      	ldr	r3, [r1, #8]
 800641c:	1e5a      	subs	r2, r3, #1
 800641e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006422:	bf83      	ittte	hi
 8006424:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8006428:	195b      	addhi	r3, r3, r5
 800642a:	9302      	strhi	r3, [sp, #8]
 800642c:	2300      	movls	r3, #0
 800642e:	bf86      	itte	hi
 8006430:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006434:	608b      	strhi	r3, [r1, #8]
 8006436:	9302      	strls	r3, [sp, #8]
 8006438:	680b      	ldr	r3, [r1, #0]
 800643a:	468b      	mov	fp, r1
 800643c:	2500      	movs	r5, #0
 800643e:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006442:	f84b 3b1c 	str.w	r3, [fp], #28
 8006446:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800644a:	4680      	mov	r8, r0
 800644c:	460c      	mov	r4, r1
 800644e:	465e      	mov	r6, fp
 8006450:	46aa      	mov	sl, r5
 8006452:	46a9      	mov	r9, r5
 8006454:	9501      	str	r5, [sp, #4]
 8006456:	68a2      	ldr	r2, [r4, #8]
 8006458:	b152      	cbz	r2, 8006470 <_scanf_float+0x60>
 800645a:	683b      	ldr	r3, [r7, #0]
 800645c:	781b      	ldrb	r3, [r3, #0]
 800645e:	2b4e      	cmp	r3, #78	; 0x4e
 8006460:	d864      	bhi.n	800652c <_scanf_float+0x11c>
 8006462:	2b40      	cmp	r3, #64	; 0x40
 8006464:	d83c      	bhi.n	80064e0 <_scanf_float+0xd0>
 8006466:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800646a:	b2c8      	uxtb	r0, r1
 800646c:	280e      	cmp	r0, #14
 800646e:	d93a      	bls.n	80064e6 <_scanf_float+0xd6>
 8006470:	f1b9 0f00 	cmp.w	r9, #0
 8006474:	d003      	beq.n	800647e <_scanf_float+0x6e>
 8006476:	6823      	ldr	r3, [r4, #0]
 8006478:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800647c:	6023      	str	r3, [r4, #0]
 800647e:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8006482:	f1ba 0f01 	cmp.w	sl, #1
 8006486:	f200 8113 	bhi.w	80066b0 <_scanf_float+0x2a0>
 800648a:	455e      	cmp	r6, fp
 800648c:	f200 8105 	bhi.w	800669a <_scanf_float+0x28a>
 8006490:	2501      	movs	r5, #1
 8006492:	4628      	mov	r0, r5
 8006494:	b007      	add	sp, #28
 8006496:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800649a:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 800649e:	2a0d      	cmp	r2, #13
 80064a0:	d8e6      	bhi.n	8006470 <_scanf_float+0x60>
 80064a2:	a101      	add	r1, pc, #4	; (adr r1, 80064a8 <_scanf_float+0x98>)
 80064a4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80064a8:	080065e7 	.word	0x080065e7
 80064ac:	08006471 	.word	0x08006471
 80064b0:	08006471 	.word	0x08006471
 80064b4:	08006471 	.word	0x08006471
 80064b8:	08006647 	.word	0x08006647
 80064bc:	0800661f 	.word	0x0800661f
 80064c0:	08006471 	.word	0x08006471
 80064c4:	08006471 	.word	0x08006471
 80064c8:	080065f5 	.word	0x080065f5
 80064cc:	08006471 	.word	0x08006471
 80064d0:	08006471 	.word	0x08006471
 80064d4:	08006471 	.word	0x08006471
 80064d8:	08006471 	.word	0x08006471
 80064dc:	080065ad 	.word	0x080065ad
 80064e0:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80064e4:	e7db      	b.n	800649e <_scanf_float+0x8e>
 80064e6:	290e      	cmp	r1, #14
 80064e8:	d8c2      	bhi.n	8006470 <_scanf_float+0x60>
 80064ea:	a001      	add	r0, pc, #4	; (adr r0, 80064f0 <_scanf_float+0xe0>)
 80064ec:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80064f0:	0800659f 	.word	0x0800659f
 80064f4:	08006471 	.word	0x08006471
 80064f8:	0800659f 	.word	0x0800659f
 80064fc:	08006633 	.word	0x08006633
 8006500:	08006471 	.word	0x08006471
 8006504:	0800654d 	.word	0x0800654d
 8006508:	08006589 	.word	0x08006589
 800650c:	08006589 	.word	0x08006589
 8006510:	08006589 	.word	0x08006589
 8006514:	08006589 	.word	0x08006589
 8006518:	08006589 	.word	0x08006589
 800651c:	08006589 	.word	0x08006589
 8006520:	08006589 	.word	0x08006589
 8006524:	08006589 	.word	0x08006589
 8006528:	08006589 	.word	0x08006589
 800652c:	2b6e      	cmp	r3, #110	; 0x6e
 800652e:	d809      	bhi.n	8006544 <_scanf_float+0x134>
 8006530:	2b60      	cmp	r3, #96	; 0x60
 8006532:	d8b2      	bhi.n	800649a <_scanf_float+0x8a>
 8006534:	2b54      	cmp	r3, #84	; 0x54
 8006536:	d077      	beq.n	8006628 <_scanf_float+0x218>
 8006538:	2b59      	cmp	r3, #89	; 0x59
 800653a:	d199      	bne.n	8006470 <_scanf_float+0x60>
 800653c:	2d07      	cmp	r5, #7
 800653e:	d197      	bne.n	8006470 <_scanf_float+0x60>
 8006540:	2508      	movs	r5, #8
 8006542:	e029      	b.n	8006598 <_scanf_float+0x188>
 8006544:	2b74      	cmp	r3, #116	; 0x74
 8006546:	d06f      	beq.n	8006628 <_scanf_float+0x218>
 8006548:	2b79      	cmp	r3, #121	; 0x79
 800654a:	e7f6      	b.n	800653a <_scanf_float+0x12a>
 800654c:	6821      	ldr	r1, [r4, #0]
 800654e:	05c8      	lsls	r0, r1, #23
 8006550:	d51a      	bpl.n	8006588 <_scanf_float+0x178>
 8006552:	9b02      	ldr	r3, [sp, #8]
 8006554:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006558:	6021      	str	r1, [r4, #0]
 800655a:	f109 0901 	add.w	r9, r9, #1
 800655e:	b11b      	cbz	r3, 8006568 <_scanf_float+0x158>
 8006560:	3b01      	subs	r3, #1
 8006562:	3201      	adds	r2, #1
 8006564:	9302      	str	r3, [sp, #8]
 8006566:	60a2      	str	r2, [r4, #8]
 8006568:	68a3      	ldr	r3, [r4, #8]
 800656a:	3b01      	subs	r3, #1
 800656c:	60a3      	str	r3, [r4, #8]
 800656e:	6923      	ldr	r3, [r4, #16]
 8006570:	3301      	adds	r3, #1
 8006572:	6123      	str	r3, [r4, #16]
 8006574:	687b      	ldr	r3, [r7, #4]
 8006576:	3b01      	subs	r3, #1
 8006578:	2b00      	cmp	r3, #0
 800657a:	607b      	str	r3, [r7, #4]
 800657c:	f340 8084 	ble.w	8006688 <_scanf_float+0x278>
 8006580:	683b      	ldr	r3, [r7, #0]
 8006582:	3301      	adds	r3, #1
 8006584:	603b      	str	r3, [r7, #0]
 8006586:	e766      	b.n	8006456 <_scanf_float+0x46>
 8006588:	eb1a 0f05 	cmn.w	sl, r5
 800658c:	f47f af70 	bne.w	8006470 <_scanf_float+0x60>
 8006590:	6822      	ldr	r2, [r4, #0]
 8006592:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8006596:	6022      	str	r2, [r4, #0]
 8006598:	f806 3b01 	strb.w	r3, [r6], #1
 800659c:	e7e4      	b.n	8006568 <_scanf_float+0x158>
 800659e:	6822      	ldr	r2, [r4, #0]
 80065a0:	0610      	lsls	r0, r2, #24
 80065a2:	f57f af65 	bpl.w	8006470 <_scanf_float+0x60>
 80065a6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80065aa:	e7f4      	b.n	8006596 <_scanf_float+0x186>
 80065ac:	f1ba 0f00 	cmp.w	sl, #0
 80065b0:	d10e      	bne.n	80065d0 <_scanf_float+0x1c0>
 80065b2:	f1b9 0f00 	cmp.w	r9, #0
 80065b6:	d10e      	bne.n	80065d6 <_scanf_float+0x1c6>
 80065b8:	6822      	ldr	r2, [r4, #0]
 80065ba:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80065be:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80065c2:	d108      	bne.n	80065d6 <_scanf_float+0x1c6>
 80065c4:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80065c8:	6022      	str	r2, [r4, #0]
 80065ca:	f04f 0a01 	mov.w	sl, #1
 80065ce:	e7e3      	b.n	8006598 <_scanf_float+0x188>
 80065d0:	f1ba 0f02 	cmp.w	sl, #2
 80065d4:	d055      	beq.n	8006682 <_scanf_float+0x272>
 80065d6:	2d01      	cmp	r5, #1
 80065d8:	d002      	beq.n	80065e0 <_scanf_float+0x1d0>
 80065da:	2d04      	cmp	r5, #4
 80065dc:	f47f af48 	bne.w	8006470 <_scanf_float+0x60>
 80065e0:	3501      	adds	r5, #1
 80065e2:	b2ed      	uxtb	r5, r5
 80065e4:	e7d8      	b.n	8006598 <_scanf_float+0x188>
 80065e6:	f1ba 0f01 	cmp.w	sl, #1
 80065ea:	f47f af41 	bne.w	8006470 <_scanf_float+0x60>
 80065ee:	f04f 0a02 	mov.w	sl, #2
 80065f2:	e7d1      	b.n	8006598 <_scanf_float+0x188>
 80065f4:	b97d      	cbnz	r5, 8006616 <_scanf_float+0x206>
 80065f6:	f1b9 0f00 	cmp.w	r9, #0
 80065fa:	f47f af3c 	bne.w	8006476 <_scanf_float+0x66>
 80065fe:	6822      	ldr	r2, [r4, #0]
 8006600:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006604:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006608:	f47f af39 	bne.w	800647e <_scanf_float+0x6e>
 800660c:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006610:	6022      	str	r2, [r4, #0]
 8006612:	2501      	movs	r5, #1
 8006614:	e7c0      	b.n	8006598 <_scanf_float+0x188>
 8006616:	2d03      	cmp	r5, #3
 8006618:	d0e2      	beq.n	80065e0 <_scanf_float+0x1d0>
 800661a:	2d05      	cmp	r5, #5
 800661c:	e7de      	b.n	80065dc <_scanf_float+0x1cc>
 800661e:	2d02      	cmp	r5, #2
 8006620:	f47f af26 	bne.w	8006470 <_scanf_float+0x60>
 8006624:	2503      	movs	r5, #3
 8006626:	e7b7      	b.n	8006598 <_scanf_float+0x188>
 8006628:	2d06      	cmp	r5, #6
 800662a:	f47f af21 	bne.w	8006470 <_scanf_float+0x60>
 800662e:	2507      	movs	r5, #7
 8006630:	e7b2      	b.n	8006598 <_scanf_float+0x188>
 8006632:	6822      	ldr	r2, [r4, #0]
 8006634:	0591      	lsls	r1, r2, #22
 8006636:	f57f af1b 	bpl.w	8006470 <_scanf_float+0x60>
 800663a:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800663e:	6022      	str	r2, [r4, #0]
 8006640:	f8cd 9004 	str.w	r9, [sp, #4]
 8006644:	e7a8      	b.n	8006598 <_scanf_float+0x188>
 8006646:	6822      	ldr	r2, [r4, #0]
 8006648:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 800664c:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8006650:	d006      	beq.n	8006660 <_scanf_float+0x250>
 8006652:	0550      	lsls	r0, r2, #21
 8006654:	f57f af0c 	bpl.w	8006470 <_scanf_float+0x60>
 8006658:	f1b9 0f00 	cmp.w	r9, #0
 800665c:	f43f af0f 	beq.w	800647e <_scanf_float+0x6e>
 8006660:	0591      	lsls	r1, r2, #22
 8006662:	bf58      	it	pl
 8006664:	9901      	ldrpl	r1, [sp, #4]
 8006666:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800666a:	bf58      	it	pl
 800666c:	eba9 0101 	subpl.w	r1, r9, r1
 8006670:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006674:	bf58      	it	pl
 8006676:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800667a:	6022      	str	r2, [r4, #0]
 800667c:	f04f 0900 	mov.w	r9, #0
 8006680:	e78a      	b.n	8006598 <_scanf_float+0x188>
 8006682:	f04f 0a03 	mov.w	sl, #3
 8006686:	e787      	b.n	8006598 <_scanf_float+0x188>
 8006688:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800668c:	4639      	mov	r1, r7
 800668e:	4640      	mov	r0, r8
 8006690:	4798      	blx	r3
 8006692:	2800      	cmp	r0, #0
 8006694:	f43f aedf 	beq.w	8006456 <_scanf_float+0x46>
 8006698:	e6ea      	b.n	8006470 <_scanf_float+0x60>
 800669a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800669e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80066a2:	463a      	mov	r2, r7
 80066a4:	4640      	mov	r0, r8
 80066a6:	4798      	blx	r3
 80066a8:	6923      	ldr	r3, [r4, #16]
 80066aa:	3b01      	subs	r3, #1
 80066ac:	6123      	str	r3, [r4, #16]
 80066ae:	e6ec      	b.n	800648a <_scanf_float+0x7a>
 80066b0:	1e6b      	subs	r3, r5, #1
 80066b2:	2b06      	cmp	r3, #6
 80066b4:	d825      	bhi.n	8006702 <_scanf_float+0x2f2>
 80066b6:	2d02      	cmp	r5, #2
 80066b8:	d836      	bhi.n	8006728 <_scanf_float+0x318>
 80066ba:	455e      	cmp	r6, fp
 80066bc:	f67f aee8 	bls.w	8006490 <_scanf_float+0x80>
 80066c0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80066c4:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80066c8:	463a      	mov	r2, r7
 80066ca:	4640      	mov	r0, r8
 80066cc:	4798      	blx	r3
 80066ce:	6923      	ldr	r3, [r4, #16]
 80066d0:	3b01      	subs	r3, #1
 80066d2:	6123      	str	r3, [r4, #16]
 80066d4:	e7f1      	b.n	80066ba <_scanf_float+0x2aa>
 80066d6:	9802      	ldr	r0, [sp, #8]
 80066d8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80066dc:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80066e0:	9002      	str	r0, [sp, #8]
 80066e2:	463a      	mov	r2, r7
 80066e4:	4640      	mov	r0, r8
 80066e6:	4798      	blx	r3
 80066e8:	6923      	ldr	r3, [r4, #16]
 80066ea:	3b01      	subs	r3, #1
 80066ec:	6123      	str	r3, [r4, #16]
 80066ee:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 80066f2:	fa5f fa8a 	uxtb.w	sl, sl
 80066f6:	f1ba 0f02 	cmp.w	sl, #2
 80066fa:	d1ec      	bne.n	80066d6 <_scanf_float+0x2c6>
 80066fc:	3d03      	subs	r5, #3
 80066fe:	b2ed      	uxtb	r5, r5
 8006700:	1b76      	subs	r6, r6, r5
 8006702:	6823      	ldr	r3, [r4, #0]
 8006704:	05da      	lsls	r2, r3, #23
 8006706:	d52f      	bpl.n	8006768 <_scanf_float+0x358>
 8006708:	055b      	lsls	r3, r3, #21
 800670a:	d510      	bpl.n	800672e <_scanf_float+0x31e>
 800670c:	455e      	cmp	r6, fp
 800670e:	f67f aebf 	bls.w	8006490 <_scanf_float+0x80>
 8006712:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006716:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800671a:	463a      	mov	r2, r7
 800671c:	4640      	mov	r0, r8
 800671e:	4798      	blx	r3
 8006720:	6923      	ldr	r3, [r4, #16]
 8006722:	3b01      	subs	r3, #1
 8006724:	6123      	str	r3, [r4, #16]
 8006726:	e7f1      	b.n	800670c <_scanf_float+0x2fc>
 8006728:	46aa      	mov	sl, r5
 800672a:	9602      	str	r6, [sp, #8]
 800672c:	e7df      	b.n	80066ee <_scanf_float+0x2de>
 800672e:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006732:	6923      	ldr	r3, [r4, #16]
 8006734:	2965      	cmp	r1, #101	; 0x65
 8006736:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800673a:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 800673e:	6123      	str	r3, [r4, #16]
 8006740:	d00c      	beq.n	800675c <_scanf_float+0x34c>
 8006742:	2945      	cmp	r1, #69	; 0x45
 8006744:	d00a      	beq.n	800675c <_scanf_float+0x34c>
 8006746:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800674a:	463a      	mov	r2, r7
 800674c:	4640      	mov	r0, r8
 800674e:	4798      	blx	r3
 8006750:	6923      	ldr	r3, [r4, #16]
 8006752:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006756:	3b01      	subs	r3, #1
 8006758:	1eb5      	subs	r5, r6, #2
 800675a:	6123      	str	r3, [r4, #16]
 800675c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006760:	463a      	mov	r2, r7
 8006762:	4640      	mov	r0, r8
 8006764:	4798      	blx	r3
 8006766:	462e      	mov	r6, r5
 8006768:	6825      	ldr	r5, [r4, #0]
 800676a:	f015 0510 	ands.w	r5, r5, #16
 800676e:	d158      	bne.n	8006822 <_scanf_float+0x412>
 8006770:	7035      	strb	r5, [r6, #0]
 8006772:	6823      	ldr	r3, [r4, #0]
 8006774:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006778:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800677c:	d11c      	bne.n	80067b8 <_scanf_float+0x3a8>
 800677e:	9b01      	ldr	r3, [sp, #4]
 8006780:	454b      	cmp	r3, r9
 8006782:	eba3 0209 	sub.w	r2, r3, r9
 8006786:	d124      	bne.n	80067d2 <_scanf_float+0x3c2>
 8006788:	2200      	movs	r2, #0
 800678a:	4659      	mov	r1, fp
 800678c:	4640      	mov	r0, r8
 800678e:	f000 ff59 	bl	8007644 <_strtod_r>
 8006792:	9b03      	ldr	r3, [sp, #12]
 8006794:	6821      	ldr	r1, [r4, #0]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	f011 0f02 	tst.w	r1, #2
 800679c:	ec57 6b10 	vmov	r6, r7, d0
 80067a0:	f103 0204 	add.w	r2, r3, #4
 80067a4:	d020      	beq.n	80067e8 <_scanf_float+0x3d8>
 80067a6:	9903      	ldr	r1, [sp, #12]
 80067a8:	600a      	str	r2, [r1, #0]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	e9c3 6700 	strd	r6, r7, [r3]
 80067b0:	68e3      	ldr	r3, [r4, #12]
 80067b2:	3301      	adds	r3, #1
 80067b4:	60e3      	str	r3, [r4, #12]
 80067b6:	e66c      	b.n	8006492 <_scanf_float+0x82>
 80067b8:	9b04      	ldr	r3, [sp, #16]
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d0e4      	beq.n	8006788 <_scanf_float+0x378>
 80067be:	9905      	ldr	r1, [sp, #20]
 80067c0:	230a      	movs	r3, #10
 80067c2:	462a      	mov	r2, r5
 80067c4:	3101      	adds	r1, #1
 80067c6:	4640      	mov	r0, r8
 80067c8:	f000 ffc6 	bl	8007758 <_strtol_r>
 80067cc:	9b04      	ldr	r3, [sp, #16]
 80067ce:	9e05      	ldr	r6, [sp, #20]
 80067d0:	1ac2      	subs	r2, r0, r3
 80067d2:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80067d6:	429e      	cmp	r6, r3
 80067d8:	bf28      	it	cs
 80067da:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80067de:	4912      	ldr	r1, [pc, #72]	; (8006828 <_scanf_float+0x418>)
 80067e0:	4630      	mov	r0, r6
 80067e2:	f000 f8a5 	bl	8006930 <siprintf>
 80067e6:	e7cf      	b.n	8006788 <_scanf_float+0x378>
 80067e8:	f011 0f04 	tst.w	r1, #4
 80067ec:	9903      	ldr	r1, [sp, #12]
 80067ee:	600a      	str	r2, [r1, #0]
 80067f0:	d1db      	bne.n	80067aa <_scanf_float+0x39a>
 80067f2:	f8d3 8000 	ldr.w	r8, [r3]
 80067f6:	ee10 2a10 	vmov	r2, s0
 80067fa:	ee10 0a10 	vmov	r0, s0
 80067fe:	463b      	mov	r3, r7
 8006800:	4639      	mov	r1, r7
 8006802:	f7fa f993 	bl	8000b2c <__aeabi_dcmpun>
 8006806:	b128      	cbz	r0, 8006814 <_scanf_float+0x404>
 8006808:	4808      	ldr	r0, [pc, #32]	; (800682c <_scanf_float+0x41c>)
 800680a:	f000 f88b 	bl	8006924 <nanf>
 800680e:	ed88 0a00 	vstr	s0, [r8]
 8006812:	e7cd      	b.n	80067b0 <_scanf_float+0x3a0>
 8006814:	4630      	mov	r0, r6
 8006816:	4639      	mov	r1, r7
 8006818:	f7fa f9e6 	bl	8000be8 <__aeabi_d2f>
 800681c:	f8c8 0000 	str.w	r0, [r8]
 8006820:	e7c6      	b.n	80067b0 <_scanf_float+0x3a0>
 8006822:	2500      	movs	r5, #0
 8006824:	e635      	b.n	8006492 <_scanf_float+0x82>
 8006826:	bf00      	nop
 8006828:	0800a1ec 	.word	0x0800a1ec
 800682c:	0800a608 	.word	0x0800a608

08006830 <cleanup_glue>:
 8006830:	b538      	push	{r3, r4, r5, lr}
 8006832:	460c      	mov	r4, r1
 8006834:	6809      	ldr	r1, [r1, #0]
 8006836:	4605      	mov	r5, r0
 8006838:	b109      	cbz	r1, 800683e <cleanup_glue+0xe>
 800683a:	f7ff fff9 	bl	8006830 <cleanup_glue>
 800683e:	4621      	mov	r1, r4
 8006840:	4628      	mov	r0, r5
 8006842:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006846:	f7ff b8cf 	b.w	80059e8 <_free_r>
	...

0800684c <_reclaim_reent>:
 800684c:	4b2c      	ldr	r3, [pc, #176]	; (8006900 <_reclaim_reent+0xb4>)
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	4283      	cmp	r3, r0
 8006852:	b570      	push	{r4, r5, r6, lr}
 8006854:	4604      	mov	r4, r0
 8006856:	d051      	beq.n	80068fc <_reclaim_reent+0xb0>
 8006858:	6a43      	ldr	r3, [r0, #36]	; 0x24
 800685a:	b143      	cbz	r3, 800686e <_reclaim_reent+0x22>
 800685c:	68db      	ldr	r3, [r3, #12]
 800685e:	2b00      	cmp	r3, #0
 8006860:	d14a      	bne.n	80068f8 <_reclaim_reent+0xac>
 8006862:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006864:	6819      	ldr	r1, [r3, #0]
 8006866:	b111      	cbz	r1, 800686e <_reclaim_reent+0x22>
 8006868:	4620      	mov	r0, r4
 800686a:	f7ff f8bd 	bl	80059e8 <_free_r>
 800686e:	6961      	ldr	r1, [r4, #20]
 8006870:	b111      	cbz	r1, 8006878 <_reclaim_reent+0x2c>
 8006872:	4620      	mov	r0, r4
 8006874:	f7ff f8b8 	bl	80059e8 <_free_r>
 8006878:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800687a:	b111      	cbz	r1, 8006882 <_reclaim_reent+0x36>
 800687c:	4620      	mov	r0, r4
 800687e:	f7ff f8b3 	bl	80059e8 <_free_r>
 8006882:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8006884:	b111      	cbz	r1, 800688c <_reclaim_reent+0x40>
 8006886:	4620      	mov	r0, r4
 8006888:	f7ff f8ae 	bl	80059e8 <_free_r>
 800688c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 800688e:	b111      	cbz	r1, 8006896 <_reclaim_reent+0x4a>
 8006890:	4620      	mov	r0, r4
 8006892:	f7ff f8a9 	bl	80059e8 <_free_r>
 8006896:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8006898:	b111      	cbz	r1, 80068a0 <_reclaim_reent+0x54>
 800689a:	4620      	mov	r0, r4
 800689c:	f7ff f8a4 	bl	80059e8 <_free_r>
 80068a0:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80068a2:	b111      	cbz	r1, 80068aa <_reclaim_reent+0x5e>
 80068a4:	4620      	mov	r0, r4
 80068a6:	f7ff f89f 	bl	80059e8 <_free_r>
 80068aa:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80068ac:	b111      	cbz	r1, 80068b4 <_reclaim_reent+0x68>
 80068ae:	4620      	mov	r0, r4
 80068b0:	f7ff f89a 	bl	80059e8 <_free_r>
 80068b4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80068b6:	b111      	cbz	r1, 80068be <_reclaim_reent+0x72>
 80068b8:	4620      	mov	r0, r4
 80068ba:	f7ff f895 	bl	80059e8 <_free_r>
 80068be:	69a3      	ldr	r3, [r4, #24]
 80068c0:	b1e3      	cbz	r3, 80068fc <_reclaim_reent+0xb0>
 80068c2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80068c4:	4620      	mov	r0, r4
 80068c6:	4798      	blx	r3
 80068c8:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 80068ca:	b1b9      	cbz	r1, 80068fc <_reclaim_reent+0xb0>
 80068cc:	4620      	mov	r0, r4
 80068ce:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80068d2:	f7ff bfad 	b.w	8006830 <cleanup_glue>
 80068d6:	5949      	ldr	r1, [r1, r5]
 80068d8:	b941      	cbnz	r1, 80068ec <_reclaim_reent+0xa0>
 80068da:	3504      	adds	r5, #4
 80068dc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80068de:	2d80      	cmp	r5, #128	; 0x80
 80068e0:	68d9      	ldr	r1, [r3, #12]
 80068e2:	d1f8      	bne.n	80068d6 <_reclaim_reent+0x8a>
 80068e4:	4620      	mov	r0, r4
 80068e6:	f7ff f87f 	bl	80059e8 <_free_r>
 80068ea:	e7ba      	b.n	8006862 <_reclaim_reent+0x16>
 80068ec:	680e      	ldr	r6, [r1, #0]
 80068ee:	4620      	mov	r0, r4
 80068f0:	f7ff f87a 	bl	80059e8 <_free_r>
 80068f4:	4631      	mov	r1, r6
 80068f6:	e7ef      	b.n	80068d8 <_reclaim_reent+0x8c>
 80068f8:	2500      	movs	r5, #0
 80068fa:	e7ef      	b.n	80068dc <_reclaim_reent+0x90>
 80068fc:	bd70      	pop	{r4, r5, r6, pc}
 80068fe:	bf00      	nop
 8006900:	20000010 	.word	0x20000010

08006904 <_sbrk_r>:
 8006904:	b538      	push	{r3, r4, r5, lr}
 8006906:	4d06      	ldr	r5, [pc, #24]	; (8006920 <_sbrk_r+0x1c>)
 8006908:	2300      	movs	r3, #0
 800690a:	4604      	mov	r4, r0
 800690c:	4608      	mov	r0, r1
 800690e:	602b      	str	r3, [r5, #0]
 8006910:	f7fb fa7e 	bl	8001e10 <_sbrk>
 8006914:	1c43      	adds	r3, r0, #1
 8006916:	d102      	bne.n	800691e <_sbrk_r+0x1a>
 8006918:	682b      	ldr	r3, [r5, #0]
 800691a:	b103      	cbz	r3, 800691e <_sbrk_r+0x1a>
 800691c:	6023      	str	r3, [r4, #0]
 800691e:	bd38      	pop	{r3, r4, r5, pc}
 8006920:	2000442c 	.word	0x2000442c

08006924 <nanf>:
 8006924:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800692c <nanf+0x8>
 8006928:	4770      	bx	lr
 800692a:	bf00      	nop
 800692c:	7fc00000 	.word	0x7fc00000

08006930 <siprintf>:
 8006930:	b40e      	push	{r1, r2, r3}
 8006932:	b500      	push	{lr}
 8006934:	b09c      	sub	sp, #112	; 0x70
 8006936:	ab1d      	add	r3, sp, #116	; 0x74
 8006938:	9002      	str	r0, [sp, #8]
 800693a:	9006      	str	r0, [sp, #24]
 800693c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006940:	4809      	ldr	r0, [pc, #36]	; (8006968 <siprintf+0x38>)
 8006942:	9107      	str	r1, [sp, #28]
 8006944:	9104      	str	r1, [sp, #16]
 8006946:	4909      	ldr	r1, [pc, #36]	; (800696c <siprintf+0x3c>)
 8006948:	f853 2b04 	ldr.w	r2, [r3], #4
 800694c:	9105      	str	r1, [sp, #20]
 800694e:	6800      	ldr	r0, [r0, #0]
 8006950:	9301      	str	r3, [sp, #4]
 8006952:	a902      	add	r1, sp, #8
 8006954:	f002 ff28 	bl	80097a8 <_svfiprintf_r>
 8006958:	9b02      	ldr	r3, [sp, #8]
 800695a:	2200      	movs	r2, #0
 800695c:	701a      	strb	r2, [r3, #0]
 800695e:	b01c      	add	sp, #112	; 0x70
 8006960:	f85d eb04 	ldr.w	lr, [sp], #4
 8006964:	b003      	add	sp, #12
 8006966:	4770      	bx	lr
 8006968:	20000010 	.word	0x20000010
 800696c:	ffff0208 	.word	0xffff0208

08006970 <__sread>:
 8006970:	b510      	push	{r4, lr}
 8006972:	460c      	mov	r4, r1
 8006974:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006978:	f003 f816 	bl	80099a8 <_read_r>
 800697c:	2800      	cmp	r0, #0
 800697e:	bfab      	itete	ge
 8006980:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006982:	89a3      	ldrhlt	r3, [r4, #12]
 8006984:	181b      	addge	r3, r3, r0
 8006986:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800698a:	bfac      	ite	ge
 800698c:	6563      	strge	r3, [r4, #84]	; 0x54
 800698e:	81a3      	strhlt	r3, [r4, #12]
 8006990:	bd10      	pop	{r4, pc}

08006992 <__swrite>:
 8006992:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006996:	461f      	mov	r7, r3
 8006998:	898b      	ldrh	r3, [r1, #12]
 800699a:	05db      	lsls	r3, r3, #23
 800699c:	4605      	mov	r5, r0
 800699e:	460c      	mov	r4, r1
 80069a0:	4616      	mov	r6, r2
 80069a2:	d505      	bpl.n	80069b0 <__swrite+0x1e>
 80069a4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069a8:	2302      	movs	r3, #2
 80069aa:	2200      	movs	r2, #0
 80069ac:	f002 f9a6 	bl	8008cfc <_lseek_r>
 80069b0:	89a3      	ldrh	r3, [r4, #12]
 80069b2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80069b6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80069ba:	81a3      	strh	r3, [r4, #12]
 80069bc:	4632      	mov	r2, r6
 80069be:	463b      	mov	r3, r7
 80069c0:	4628      	mov	r0, r5
 80069c2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80069c6:	f000 bec9 	b.w	800775c <_write_r>

080069ca <__sseek>:
 80069ca:	b510      	push	{r4, lr}
 80069cc:	460c      	mov	r4, r1
 80069ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069d2:	f002 f993 	bl	8008cfc <_lseek_r>
 80069d6:	1c43      	adds	r3, r0, #1
 80069d8:	89a3      	ldrh	r3, [r4, #12]
 80069da:	bf15      	itete	ne
 80069dc:	6560      	strne	r0, [r4, #84]	; 0x54
 80069de:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80069e2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80069e6:	81a3      	strheq	r3, [r4, #12]
 80069e8:	bf18      	it	ne
 80069ea:	81a3      	strhne	r3, [r4, #12]
 80069ec:	bd10      	pop	{r4, pc}

080069ee <__sclose>:
 80069ee:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069f2:	f000 bec5 	b.w	8007780 <_close_r>

080069f6 <sulp>:
 80069f6:	b570      	push	{r4, r5, r6, lr}
 80069f8:	4604      	mov	r4, r0
 80069fa:	460d      	mov	r5, r1
 80069fc:	ec45 4b10 	vmov	d0, r4, r5
 8006a00:	4616      	mov	r6, r2
 8006a02:	f002 fd17 	bl	8009434 <__ulp>
 8006a06:	ec51 0b10 	vmov	r0, r1, d0
 8006a0a:	b17e      	cbz	r6, 8006a2c <sulp+0x36>
 8006a0c:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006a10:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	dd09      	ble.n	8006a2c <sulp+0x36>
 8006a18:	051b      	lsls	r3, r3, #20
 8006a1a:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006a1e:	2400      	movs	r4, #0
 8006a20:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006a24:	4622      	mov	r2, r4
 8006a26:	462b      	mov	r3, r5
 8006a28:	f7f9 fde6 	bl	80005f8 <__aeabi_dmul>
 8006a2c:	bd70      	pop	{r4, r5, r6, pc}
	...

08006a30 <_strtod_l>:
 8006a30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a34:	b0a3      	sub	sp, #140	; 0x8c
 8006a36:	461f      	mov	r7, r3
 8006a38:	2300      	movs	r3, #0
 8006a3a:	931e      	str	r3, [sp, #120]	; 0x78
 8006a3c:	4ba4      	ldr	r3, [pc, #656]	; (8006cd0 <_strtod_l+0x2a0>)
 8006a3e:	9219      	str	r2, [sp, #100]	; 0x64
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	9307      	str	r3, [sp, #28]
 8006a44:	4604      	mov	r4, r0
 8006a46:	4618      	mov	r0, r3
 8006a48:	4688      	mov	r8, r1
 8006a4a:	f7f9 fbc1 	bl	80001d0 <strlen>
 8006a4e:	f04f 0a00 	mov.w	sl, #0
 8006a52:	4605      	mov	r5, r0
 8006a54:	f04f 0b00 	mov.w	fp, #0
 8006a58:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8006a5c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006a5e:	781a      	ldrb	r2, [r3, #0]
 8006a60:	2a2b      	cmp	r2, #43	; 0x2b
 8006a62:	d04c      	beq.n	8006afe <_strtod_l+0xce>
 8006a64:	d839      	bhi.n	8006ada <_strtod_l+0xaa>
 8006a66:	2a0d      	cmp	r2, #13
 8006a68:	d832      	bhi.n	8006ad0 <_strtod_l+0xa0>
 8006a6a:	2a08      	cmp	r2, #8
 8006a6c:	d832      	bhi.n	8006ad4 <_strtod_l+0xa4>
 8006a6e:	2a00      	cmp	r2, #0
 8006a70:	d03c      	beq.n	8006aec <_strtod_l+0xbc>
 8006a72:	2300      	movs	r3, #0
 8006a74:	930e      	str	r3, [sp, #56]	; 0x38
 8006a76:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8006a78:	7833      	ldrb	r3, [r6, #0]
 8006a7a:	2b30      	cmp	r3, #48	; 0x30
 8006a7c:	f040 80b4 	bne.w	8006be8 <_strtod_l+0x1b8>
 8006a80:	7873      	ldrb	r3, [r6, #1]
 8006a82:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006a86:	2b58      	cmp	r3, #88	; 0x58
 8006a88:	d16c      	bne.n	8006b64 <_strtod_l+0x134>
 8006a8a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006a8c:	9301      	str	r3, [sp, #4]
 8006a8e:	ab1e      	add	r3, sp, #120	; 0x78
 8006a90:	9702      	str	r7, [sp, #8]
 8006a92:	9300      	str	r3, [sp, #0]
 8006a94:	4a8f      	ldr	r2, [pc, #572]	; (8006cd4 <_strtod_l+0x2a4>)
 8006a96:	ab1f      	add	r3, sp, #124	; 0x7c
 8006a98:	a91d      	add	r1, sp, #116	; 0x74
 8006a9a:	4620      	mov	r0, r4
 8006a9c:	f001 fe22 	bl	80086e4 <__gethex>
 8006aa0:	f010 0707 	ands.w	r7, r0, #7
 8006aa4:	4605      	mov	r5, r0
 8006aa6:	d005      	beq.n	8006ab4 <_strtod_l+0x84>
 8006aa8:	2f06      	cmp	r7, #6
 8006aaa:	d12a      	bne.n	8006b02 <_strtod_l+0xd2>
 8006aac:	3601      	adds	r6, #1
 8006aae:	2300      	movs	r3, #0
 8006ab0:	961d      	str	r6, [sp, #116]	; 0x74
 8006ab2:	930e      	str	r3, [sp, #56]	; 0x38
 8006ab4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	f040 8596 	bne.w	80075e8 <_strtod_l+0xbb8>
 8006abc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8006abe:	b1db      	cbz	r3, 8006af8 <_strtod_l+0xc8>
 8006ac0:	4652      	mov	r2, sl
 8006ac2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006ac6:	ec43 2b10 	vmov	d0, r2, r3
 8006aca:	b023      	add	sp, #140	; 0x8c
 8006acc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006ad0:	2a20      	cmp	r2, #32
 8006ad2:	d1ce      	bne.n	8006a72 <_strtod_l+0x42>
 8006ad4:	3301      	adds	r3, #1
 8006ad6:	931d      	str	r3, [sp, #116]	; 0x74
 8006ad8:	e7c0      	b.n	8006a5c <_strtod_l+0x2c>
 8006ada:	2a2d      	cmp	r2, #45	; 0x2d
 8006adc:	d1c9      	bne.n	8006a72 <_strtod_l+0x42>
 8006ade:	2201      	movs	r2, #1
 8006ae0:	920e      	str	r2, [sp, #56]	; 0x38
 8006ae2:	1c5a      	adds	r2, r3, #1
 8006ae4:	921d      	str	r2, [sp, #116]	; 0x74
 8006ae6:	785b      	ldrb	r3, [r3, #1]
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d1c4      	bne.n	8006a76 <_strtod_l+0x46>
 8006aec:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006aee:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	f040 8576 	bne.w	80075e4 <_strtod_l+0xbb4>
 8006af8:	4652      	mov	r2, sl
 8006afa:	465b      	mov	r3, fp
 8006afc:	e7e3      	b.n	8006ac6 <_strtod_l+0x96>
 8006afe:	2200      	movs	r2, #0
 8006b00:	e7ee      	b.n	8006ae0 <_strtod_l+0xb0>
 8006b02:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006b04:	b13a      	cbz	r2, 8006b16 <_strtod_l+0xe6>
 8006b06:	2135      	movs	r1, #53	; 0x35
 8006b08:	a820      	add	r0, sp, #128	; 0x80
 8006b0a:	f002 fd9e 	bl	800964a <__copybits>
 8006b0e:	991e      	ldr	r1, [sp, #120]	; 0x78
 8006b10:	4620      	mov	r0, r4
 8006b12:	f002 f963 	bl	8008ddc <_Bfree>
 8006b16:	3f01      	subs	r7, #1
 8006b18:	2f05      	cmp	r7, #5
 8006b1a:	d807      	bhi.n	8006b2c <_strtod_l+0xfc>
 8006b1c:	e8df f007 	tbb	[pc, r7]
 8006b20:	1d180b0e 	.word	0x1d180b0e
 8006b24:	030e      	.short	0x030e
 8006b26:	f04f 0b00 	mov.w	fp, #0
 8006b2a:	46da      	mov	sl, fp
 8006b2c:	0728      	lsls	r0, r5, #28
 8006b2e:	d5c1      	bpl.n	8006ab4 <_strtod_l+0x84>
 8006b30:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8006b34:	e7be      	b.n	8006ab4 <_strtod_l+0x84>
 8006b36:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 8006b3a:	e7f7      	b.n	8006b2c <_strtod_l+0xfc>
 8006b3c:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8006b40:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8006b42:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8006b46:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8006b4a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8006b4e:	e7ed      	b.n	8006b2c <_strtod_l+0xfc>
 8006b50:	f8df b184 	ldr.w	fp, [pc, #388]	; 8006cd8 <_strtod_l+0x2a8>
 8006b54:	f04f 0a00 	mov.w	sl, #0
 8006b58:	e7e8      	b.n	8006b2c <_strtod_l+0xfc>
 8006b5a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8006b5e:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8006b62:	e7e3      	b.n	8006b2c <_strtod_l+0xfc>
 8006b64:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006b66:	1c5a      	adds	r2, r3, #1
 8006b68:	921d      	str	r2, [sp, #116]	; 0x74
 8006b6a:	785b      	ldrb	r3, [r3, #1]
 8006b6c:	2b30      	cmp	r3, #48	; 0x30
 8006b6e:	d0f9      	beq.n	8006b64 <_strtod_l+0x134>
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d09f      	beq.n	8006ab4 <_strtod_l+0x84>
 8006b74:	2301      	movs	r3, #1
 8006b76:	f04f 0900 	mov.w	r9, #0
 8006b7a:	9304      	str	r3, [sp, #16]
 8006b7c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006b7e:	930a      	str	r3, [sp, #40]	; 0x28
 8006b80:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8006b84:	464f      	mov	r7, r9
 8006b86:	220a      	movs	r2, #10
 8006b88:	981d      	ldr	r0, [sp, #116]	; 0x74
 8006b8a:	7806      	ldrb	r6, [r0, #0]
 8006b8c:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8006b90:	b2d9      	uxtb	r1, r3
 8006b92:	2909      	cmp	r1, #9
 8006b94:	d92a      	bls.n	8006bec <_strtod_l+0x1bc>
 8006b96:	9907      	ldr	r1, [sp, #28]
 8006b98:	462a      	mov	r2, r5
 8006b9a:	f002 ff21 	bl	80099e0 <strncmp>
 8006b9e:	b398      	cbz	r0, 8006c08 <_strtod_l+0x1d8>
 8006ba0:	2000      	movs	r0, #0
 8006ba2:	4633      	mov	r3, r6
 8006ba4:	463d      	mov	r5, r7
 8006ba6:	9007      	str	r0, [sp, #28]
 8006ba8:	4602      	mov	r2, r0
 8006baa:	2b65      	cmp	r3, #101	; 0x65
 8006bac:	d001      	beq.n	8006bb2 <_strtod_l+0x182>
 8006bae:	2b45      	cmp	r3, #69	; 0x45
 8006bb0:	d118      	bne.n	8006be4 <_strtod_l+0x1b4>
 8006bb2:	b91d      	cbnz	r5, 8006bbc <_strtod_l+0x18c>
 8006bb4:	9b04      	ldr	r3, [sp, #16]
 8006bb6:	4303      	orrs	r3, r0
 8006bb8:	d098      	beq.n	8006aec <_strtod_l+0xbc>
 8006bba:	2500      	movs	r5, #0
 8006bbc:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8006bc0:	f108 0301 	add.w	r3, r8, #1
 8006bc4:	931d      	str	r3, [sp, #116]	; 0x74
 8006bc6:	f898 3001 	ldrb.w	r3, [r8, #1]
 8006bca:	2b2b      	cmp	r3, #43	; 0x2b
 8006bcc:	d075      	beq.n	8006cba <_strtod_l+0x28a>
 8006bce:	2b2d      	cmp	r3, #45	; 0x2d
 8006bd0:	d07b      	beq.n	8006cca <_strtod_l+0x29a>
 8006bd2:	f04f 0c00 	mov.w	ip, #0
 8006bd6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8006bda:	2909      	cmp	r1, #9
 8006bdc:	f240 8082 	bls.w	8006ce4 <_strtod_l+0x2b4>
 8006be0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8006be4:	2600      	movs	r6, #0
 8006be6:	e09d      	b.n	8006d24 <_strtod_l+0x2f4>
 8006be8:	2300      	movs	r3, #0
 8006bea:	e7c4      	b.n	8006b76 <_strtod_l+0x146>
 8006bec:	2f08      	cmp	r7, #8
 8006bee:	bfd8      	it	le
 8006bf0:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8006bf2:	f100 0001 	add.w	r0, r0, #1
 8006bf6:	bfda      	itte	le
 8006bf8:	fb02 3301 	mlale	r3, r2, r1, r3
 8006bfc:	9309      	strle	r3, [sp, #36]	; 0x24
 8006bfe:	fb02 3909 	mlagt	r9, r2, r9, r3
 8006c02:	3701      	adds	r7, #1
 8006c04:	901d      	str	r0, [sp, #116]	; 0x74
 8006c06:	e7bf      	b.n	8006b88 <_strtod_l+0x158>
 8006c08:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006c0a:	195a      	adds	r2, r3, r5
 8006c0c:	921d      	str	r2, [sp, #116]	; 0x74
 8006c0e:	5d5b      	ldrb	r3, [r3, r5]
 8006c10:	2f00      	cmp	r7, #0
 8006c12:	d037      	beq.n	8006c84 <_strtod_l+0x254>
 8006c14:	9007      	str	r0, [sp, #28]
 8006c16:	463d      	mov	r5, r7
 8006c18:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8006c1c:	2a09      	cmp	r2, #9
 8006c1e:	d912      	bls.n	8006c46 <_strtod_l+0x216>
 8006c20:	2201      	movs	r2, #1
 8006c22:	e7c2      	b.n	8006baa <_strtod_l+0x17a>
 8006c24:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006c26:	1c5a      	adds	r2, r3, #1
 8006c28:	921d      	str	r2, [sp, #116]	; 0x74
 8006c2a:	785b      	ldrb	r3, [r3, #1]
 8006c2c:	3001      	adds	r0, #1
 8006c2e:	2b30      	cmp	r3, #48	; 0x30
 8006c30:	d0f8      	beq.n	8006c24 <_strtod_l+0x1f4>
 8006c32:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8006c36:	2a08      	cmp	r2, #8
 8006c38:	f200 84db 	bhi.w	80075f2 <_strtod_l+0xbc2>
 8006c3c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8006c3e:	9007      	str	r0, [sp, #28]
 8006c40:	2000      	movs	r0, #0
 8006c42:	920a      	str	r2, [sp, #40]	; 0x28
 8006c44:	4605      	mov	r5, r0
 8006c46:	3b30      	subs	r3, #48	; 0x30
 8006c48:	f100 0201 	add.w	r2, r0, #1
 8006c4c:	d014      	beq.n	8006c78 <_strtod_l+0x248>
 8006c4e:	9907      	ldr	r1, [sp, #28]
 8006c50:	4411      	add	r1, r2
 8006c52:	9107      	str	r1, [sp, #28]
 8006c54:	462a      	mov	r2, r5
 8006c56:	eb00 0e05 	add.w	lr, r0, r5
 8006c5a:	210a      	movs	r1, #10
 8006c5c:	4572      	cmp	r2, lr
 8006c5e:	d113      	bne.n	8006c88 <_strtod_l+0x258>
 8006c60:	182a      	adds	r2, r5, r0
 8006c62:	2a08      	cmp	r2, #8
 8006c64:	f105 0501 	add.w	r5, r5, #1
 8006c68:	4405      	add	r5, r0
 8006c6a:	dc1c      	bgt.n	8006ca6 <_strtod_l+0x276>
 8006c6c:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006c6e:	220a      	movs	r2, #10
 8006c70:	fb02 3301 	mla	r3, r2, r1, r3
 8006c74:	9309      	str	r3, [sp, #36]	; 0x24
 8006c76:	2200      	movs	r2, #0
 8006c78:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006c7a:	1c59      	adds	r1, r3, #1
 8006c7c:	911d      	str	r1, [sp, #116]	; 0x74
 8006c7e:	785b      	ldrb	r3, [r3, #1]
 8006c80:	4610      	mov	r0, r2
 8006c82:	e7c9      	b.n	8006c18 <_strtod_l+0x1e8>
 8006c84:	4638      	mov	r0, r7
 8006c86:	e7d2      	b.n	8006c2e <_strtod_l+0x1fe>
 8006c88:	2a08      	cmp	r2, #8
 8006c8a:	dc04      	bgt.n	8006c96 <_strtod_l+0x266>
 8006c8c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8006c8e:	434e      	muls	r6, r1
 8006c90:	9609      	str	r6, [sp, #36]	; 0x24
 8006c92:	3201      	adds	r2, #1
 8006c94:	e7e2      	b.n	8006c5c <_strtod_l+0x22c>
 8006c96:	f102 0c01 	add.w	ip, r2, #1
 8006c9a:	f1bc 0f10 	cmp.w	ip, #16
 8006c9e:	bfd8      	it	le
 8006ca0:	fb01 f909 	mulle.w	r9, r1, r9
 8006ca4:	e7f5      	b.n	8006c92 <_strtod_l+0x262>
 8006ca6:	2d10      	cmp	r5, #16
 8006ca8:	bfdc      	itt	le
 8006caa:	220a      	movle	r2, #10
 8006cac:	fb02 3909 	mlale	r9, r2, r9, r3
 8006cb0:	e7e1      	b.n	8006c76 <_strtod_l+0x246>
 8006cb2:	2300      	movs	r3, #0
 8006cb4:	9307      	str	r3, [sp, #28]
 8006cb6:	2201      	movs	r2, #1
 8006cb8:	e77c      	b.n	8006bb4 <_strtod_l+0x184>
 8006cba:	f04f 0c00 	mov.w	ip, #0
 8006cbe:	f108 0302 	add.w	r3, r8, #2
 8006cc2:	931d      	str	r3, [sp, #116]	; 0x74
 8006cc4:	f898 3002 	ldrb.w	r3, [r8, #2]
 8006cc8:	e785      	b.n	8006bd6 <_strtod_l+0x1a6>
 8006cca:	f04f 0c01 	mov.w	ip, #1
 8006cce:	e7f6      	b.n	8006cbe <_strtod_l+0x28e>
 8006cd0:	0800a448 	.word	0x0800a448
 8006cd4:	0800a1f4 	.word	0x0800a1f4
 8006cd8:	7ff00000 	.word	0x7ff00000
 8006cdc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006cde:	1c59      	adds	r1, r3, #1
 8006ce0:	911d      	str	r1, [sp, #116]	; 0x74
 8006ce2:	785b      	ldrb	r3, [r3, #1]
 8006ce4:	2b30      	cmp	r3, #48	; 0x30
 8006ce6:	d0f9      	beq.n	8006cdc <_strtod_l+0x2ac>
 8006ce8:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8006cec:	2908      	cmp	r1, #8
 8006cee:	f63f af79 	bhi.w	8006be4 <_strtod_l+0x1b4>
 8006cf2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8006cf6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006cf8:	9308      	str	r3, [sp, #32]
 8006cfa:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006cfc:	1c59      	adds	r1, r3, #1
 8006cfe:	911d      	str	r1, [sp, #116]	; 0x74
 8006d00:	785b      	ldrb	r3, [r3, #1]
 8006d02:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8006d06:	2e09      	cmp	r6, #9
 8006d08:	d937      	bls.n	8006d7a <_strtod_l+0x34a>
 8006d0a:	9e08      	ldr	r6, [sp, #32]
 8006d0c:	1b89      	subs	r1, r1, r6
 8006d0e:	2908      	cmp	r1, #8
 8006d10:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8006d14:	dc02      	bgt.n	8006d1c <_strtod_l+0x2ec>
 8006d16:	4576      	cmp	r6, lr
 8006d18:	bfa8      	it	ge
 8006d1a:	4676      	movge	r6, lr
 8006d1c:	f1bc 0f00 	cmp.w	ip, #0
 8006d20:	d000      	beq.n	8006d24 <_strtod_l+0x2f4>
 8006d22:	4276      	negs	r6, r6
 8006d24:	2d00      	cmp	r5, #0
 8006d26:	d14f      	bne.n	8006dc8 <_strtod_l+0x398>
 8006d28:	9904      	ldr	r1, [sp, #16]
 8006d2a:	4301      	orrs	r1, r0
 8006d2c:	f47f aec2 	bne.w	8006ab4 <_strtod_l+0x84>
 8006d30:	2a00      	cmp	r2, #0
 8006d32:	f47f aedb 	bne.w	8006aec <_strtod_l+0xbc>
 8006d36:	2b69      	cmp	r3, #105	; 0x69
 8006d38:	d027      	beq.n	8006d8a <_strtod_l+0x35a>
 8006d3a:	dc24      	bgt.n	8006d86 <_strtod_l+0x356>
 8006d3c:	2b49      	cmp	r3, #73	; 0x49
 8006d3e:	d024      	beq.n	8006d8a <_strtod_l+0x35a>
 8006d40:	2b4e      	cmp	r3, #78	; 0x4e
 8006d42:	f47f aed3 	bne.w	8006aec <_strtod_l+0xbc>
 8006d46:	499e      	ldr	r1, [pc, #632]	; (8006fc0 <_strtod_l+0x590>)
 8006d48:	a81d      	add	r0, sp, #116	; 0x74
 8006d4a:	f001 ff23 	bl	8008b94 <__match>
 8006d4e:	2800      	cmp	r0, #0
 8006d50:	f43f aecc 	beq.w	8006aec <_strtod_l+0xbc>
 8006d54:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006d56:	781b      	ldrb	r3, [r3, #0]
 8006d58:	2b28      	cmp	r3, #40	; 0x28
 8006d5a:	d12d      	bne.n	8006db8 <_strtod_l+0x388>
 8006d5c:	4999      	ldr	r1, [pc, #612]	; (8006fc4 <_strtod_l+0x594>)
 8006d5e:	aa20      	add	r2, sp, #128	; 0x80
 8006d60:	a81d      	add	r0, sp, #116	; 0x74
 8006d62:	f001 ff2b 	bl	8008bbc <__hexnan>
 8006d66:	2805      	cmp	r0, #5
 8006d68:	d126      	bne.n	8006db8 <_strtod_l+0x388>
 8006d6a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006d6c:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8006d70:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8006d74:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8006d78:	e69c      	b.n	8006ab4 <_strtod_l+0x84>
 8006d7a:	210a      	movs	r1, #10
 8006d7c:	fb01 3e0e 	mla	lr, r1, lr, r3
 8006d80:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8006d84:	e7b9      	b.n	8006cfa <_strtod_l+0x2ca>
 8006d86:	2b6e      	cmp	r3, #110	; 0x6e
 8006d88:	e7db      	b.n	8006d42 <_strtod_l+0x312>
 8006d8a:	498f      	ldr	r1, [pc, #572]	; (8006fc8 <_strtod_l+0x598>)
 8006d8c:	a81d      	add	r0, sp, #116	; 0x74
 8006d8e:	f001 ff01 	bl	8008b94 <__match>
 8006d92:	2800      	cmp	r0, #0
 8006d94:	f43f aeaa 	beq.w	8006aec <_strtod_l+0xbc>
 8006d98:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006d9a:	498c      	ldr	r1, [pc, #560]	; (8006fcc <_strtod_l+0x59c>)
 8006d9c:	3b01      	subs	r3, #1
 8006d9e:	a81d      	add	r0, sp, #116	; 0x74
 8006da0:	931d      	str	r3, [sp, #116]	; 0x74
 8006da2:	f001 fef7 	bl	8008b94 <__match>
 8006da6:	b910      	cbnz	r0, 8006dae <_strtod_l+0x37e>
 8006da8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8006daa:	3301      	adds	r3, #1
 8006dac:	931d      	str	r3, [sp, #116]	; 0x74
 8006dae:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8006fdc <_strtod_l+0x5ac>
 8006db2:	f04f 0a00 	mov.w	sl, #0
 8006db6:	e67d      	b.n	8006ab4 <_strtod_l+0x84>
 8006db8:	4885      	ldr	r0, [pc, #532]	; (8006fd0 <_strtod_l+0x5a0>)
 8006dba:	f002 fe09 	bl	80099d0 <nan>
 8006dbe:	ed8d 0b04 	vstr	d0, [sp, #16]
 8006dc2:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8006dc6:	e675      	b.n	8006ab4 <_strtod_l+0x84>
 8006dc8:	9b07      	ldr	r3, [sp, #28]
 8006dca:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006dcc:	1af3      	subs	r3, r6, r3
 8006dce:	2f00      	cmp	r7, #0
 8006dd0:	bf08      	it	eq
 8006dd2:	462f      	moveq	r7, r5
 8006dd4:	2d10      	cmp	r5, #16
 8006dd6:	9308      	str	r3, [sp, #32]
 8006dd8:	46a8      	mov	r8, r5
 8006dda:	bfa8      	it	ge
 8006ddc:	f04f 0810 	movge.w	r8, #16
 8006de0:	f7f9 fb90 	bl	8000504 <__aeabi_ui2d>
 8006de4:	2d09      	cmp	r5, #9
 8006de6:	4682      	mov	sl, r0
 8006de8:	468b      	mov	fp, r1
 8006dea:	dd13      	ble.n	8006e14 <_strtod_l+0x3e4>
 8006dec:	4b79      	ldr	r3, [pc, #484]	; (8006fd4 <_strtod_l+0x5a4>)
 8006dee:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8006df2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8006df6:	f7f9 fbff 	bl	80005f8 <__aeabi_dmul>
 8006dfa:	4682      	mov	sl, r0
 8006dfc:	4648      	mov	r0, r9
 8006dfe:	468b      	mov	fp, r1
 8006e00:	f7f9 fb80 	bl	8000504 <__aeabi_ui2d>
 8006e04:	4602      	mov	r2, r0
 8006e06:	460b      	mov	r3, r1
 8006e08:	4650      	mov	r0, sl
 8006e0a:	4659      	mov	r1, fp
 8006e0c:	f7f9 fa3e 	bl	800028c <__adddf3>
 8006e10:	4682      	mov	sl, r0
 8006e12:	468b      	mov	fp, r1
 8006e14:	2d0f      	cmp	r5, #15
 8006e16:	dc38      	bgt.n	8006e8a <_strtod_l+0x45a>
 8006e18:	9b08      	ldr	r3, [sp, #32]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	f43f ae4a 	beq.w	8006ab4 <_strtod_l+0x84>
 8006e20:	dd24      	ble.n	8006e6c <_strtod_l+0x43c>
 8006e22:	2b16      	cmp	r3, #22
 8006e24:	dc0b      	bgt.n	8006e3e <_strtod_l+0x40e>
 8006e26:	4d6b      	ldr	r5, [pc, #428]	; (8006fd4 <_strtod_l+0x5a4>)
 8006e28:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8006e2c:	e9d5 0100 	ldrd	r0, r1, [r5]
 8006e30:	4652      	mov	r2, sl
 8006e32:	465b      	mov	r3, fp
 8006e34:	f7f9 fbe0 	bl	80005f8 <__aeabi_dmul>
 8006e38:	4682      	mov	sl, r0
 8006e3a:	468b      	mov	fp, r1
 8006e3c:	e63a      	b.n	8006ab4 <_strtod_l+0x84>
 8006e3e:	9a08      	ldr	r2, [sp, #32]
 8006e40:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8006e44:	4293      	cmp	r3, r2
 8006e46:	db20      	blt.n	8006e8a <_strtod_l+0x45a>
 8006e48:	4c62      	ldr	r4, [pc, #392]	; (8006fd4 <_strtod_l+0x5a4>)
 8006e4a:	f1c5 050f 	rsb	r5, r5, #15
 8006e4e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006e52:	4652      	mov	r2, sl
 8006e54:	465b      	mov	r3, fp
 8006e56:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006e5a:	f7f9 fbcd 	bl	80005f8 <__aeabi_dmul>
 8006e5e:	9b08      	ldr	r3, [sp, #32]
 8006e60:	1b5d      	subs	r5, r3, r5
 8006e62:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8006e66:	e9d4 2300 	ldrd	r2, r3, [r4]
 8006e6a:	e7e3      	b.n	8006e34 <_strtod_l+0x404>
 8006e6c:	9b08      	ldr	r3, [sp, #32]
 8006e6e:	3316      	adds	r3, #22
 8006e70:	db0b      	blt.n	8006e8a <_strtod_l+0x45a>
 8006e72:	9b07      	ldr	r3, [sp, #28]
 8006e74:	4a57      	ldr	r2, [pc, #348]	; (8006fd4 <_strtod_l+0x5a4>)
 8006e76:	1b9e      	subs	r6, r3, r6
 8006e78:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8006e7c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006e80:	4650      	mov	r0, sl
 8006e82:	4659      	mov	r1, fp
 8006e84:	f7f9 fce2 	bl	800084c <__aeabi_ddiv>
 8006e88:	e7d6      	b.n	8006e38 <_strtod_l+0x408>
 8006e8a:	9b08      	ldr	r3, [sp, #32]
 8006e8c:	eba5 0808 	sub.w	r8, r5, r8
 8006e90:	4498      	add	r8, r3
 8006e92:	f1b8 0f00 	cmp.w	r8, #0
 8006e96:	dd71      	ble.n	8006f7c <_strtod_l+0x54c>
 8006e98:	f018 030f 	ands.w	r3, r8, #15
 8006e9c:	d00a      	beq.n	8006eb4 <_strtod_l+0x484>
 8006e9e:	494d      	ldr	r1, [pc, #308]	; (8006fd4 <_strtod_l+0x5a4>)
 8006ea0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006ea4:	4652      	mov	r2, sl
 8006ea6:	465b      	mov	r3, fp
 8006ea8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006eac:	f7f9 fba4 	bl	80005f8 <__aeabi_dmul>
 8006eb0:	4682      	mov	sl, r0
 8006eb2:	468b      	mov	fp, r1
 8006eb4:	f038 080f 	bics.w	r8, r8, #15
 8006eb8:	d04d      	beq.n	8006f56 <_strtod_l+0x526>
 8006eba:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8006ebe:	dd22      	ble.n	8006f06 <_strtod_l+0x4d6>
 8006ec0:	2500      	movs	r5, #0
 8006ec2:	462e      	mov	r6, r5
 8006ec4:	9509      	str	r5, [sp, #36]	; 0x24
 8006ec6:	9507      	str	r5, [sp, #28]
 8006ec8:	2322      	movs	r3, #34	; 0x22
 8006eca:	f8df b110 	ldr.w	fp, [pc, #272]	; 8006fdc <_strtod_l+0x5ac>
 8006ece:	6023      	str	r3, [r4, #0]
 8006ed0:	f04f 0a00 	mov.w	sl, #0
 8006ed4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	f43f adec 	beq.w	8006ab4 <_strtod_l+0x84>
 8006edc:	991e      	ldr	r1, [sp, #120]	; 0x78
 8006ede:	4620      	mov	r0, r4
 8006ee0:	f001 ff7c 	bl	8008ddc <_Bfree>
 8006ee4:	9907      	ldr	r1, [sp, #28]
 8006ee6:	4620      	mov	r0, r4
 8006ee8:	f001 ff78 	bl	8008ddc <_Bfree>
 8006eec:	4631      	mov	r1, r6
 8006eee:	4620      	mov	r0, r4
 8006ef0:	f001 ff74 	bl	8008ddc <_Bfree>
 8006ef4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006ef6:	4620      	mov	r0, r4
 8006ef8:	f001 ff70 	bl	8008ddc <_Bfree>
 8006efc:	4629      	mov	r1, r5
 8006efe:	4620      	mov	r0, r4
 8006f00:	f001 ff6c 	bl	8008ddc <_Bfree>
 8006f04:	e5d6      	b.n	8006ab4 <_strtod_l+0x84>
 8006f06:	2300      	movs	r3, #0
 8006f08:	ea4f 1828 	mov.w	r8, r8, asr #4
 8006f0c:	4650      	mov	r0, sl
 8006f0e:	4659      	mov	r1, fp
 8006f10:	4699      	mov	r9, r3
 8006f12:	f1b8 0f01 	cmp.w	r8, #1
 8006f16:	dc21      	bgt.n	8006f5c <_strtod_l+0x52c>
 8006f18:	b10b      	cbz	r3, 8006f1e <_strtod_l+0x4ee>
 8006f1a:	4682      	mov	sl, r0
 8006f1c:	468b      	mov	fp, r1
 8006f1e:	4b2e      	ldr	r3, [pc, #184]	; (8006fd8 <_strtod_l+0x5a8>)
 8006f20:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8006f24:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8006f28:	4652      	mov	r2, sl
 8006f2a:	465b      	mov	r3, fp
 8006f2c:	e9d9 0100 	ldrd	r0, r1, [r9]
 8006f30:	f7f9 fb62 	bl	80005f8 <__aeabi_dmul>
 8006f34:	4b29      	ldr	r3, [pc, #164]	; (8006fdc <_strtod_l+0x5ac>)
 8006f36:	460a      	mov	r2, r1
 8006f38:	400b      	ands	r3, r1
 8006f3a:	4929      	ldr	r1, [pc, #164]	; (8006fe0 <_strtod_l+0x5b0>)
 8006f3c:	428b      	cmp	r3, r1
 8006f3e:	4682      	mov	sl, r0
 8006f40:	d8be      	bhi.n	8006ec0 <_strtod_l+0x490>
 8006f42:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8006f46:	428b      	cmp	r3, r1
 8006f48:	bf86      	itte	hi
 8006f4a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8006fe4 <_strtod_l+0x5b4>
 8006f4e:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 8006f52:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8006f56:	2300      	movs	r3, #0
 8006f58:	9304      	str	r3, [sp, #16]
 8006f5a:	e081      	b.n	8007060 <_strtod_l+0x630>
 8006f5c:	f018 0f01 	tst.w	r8, #1
 8006f60:	d007      	beq.n	8006f72 <_strtod_l+0x542>
 8006f62:	4b1d      	ldr	r3, [pc, #116]	; (8006fd8 <_strtod_l+0x5a8>)
 8006f64:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8006f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f6c:	f7f9 fb44 	bl	80005f8 <__aeabi_dmul>
 8006f70:	2301      	movs	r3, #1
 8006f72:	f109 0901 	add.w	r9, r9, #1
 8006f76:	ea4f 0868 	mov.w	r8, r8, asr #1
 8006f7a:	e7ca      	b.n	8006f12 <_strtod_l+0x4e2>
 8006f7c:	d0eb      	beq.n	8006f56 <_strtod_l+0x526>
 8006f7e:	f1c8 0800 	rsb	r8, r8, #0
 8006f82:	f018 020f 	ands.w	r2, r8, #15
 8006f86:	d00a      	beq.n	8006f9e <_strtod_l+0x56e>
 8006f88:	4b12      	ldr	r3, [pc, #72]	; (8006fd4 <_strtod_l+0x5a4>)
 8006f8a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006f8e:	4650      	mov	r0, sl
 8006f90:	4659      	mov	r1, fp
 8006f92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f96:	f7f9 fc59 	bl	800084c <__aeabi_ddiv>
 8006f9a:	4682      	mov	sl, r0
 8006f9c:	468b      	mov	fp, r1
 8006f9e:	ea5f 1828 	movs.w	r8, r8, asr #4
 8006fa2:	d0d8      	beq.n	8006f56 <_strtod_l+0x526>
 8006fa4:	f1b8 0f1f 	cmp.w	r8, #31
 8006fa8:	dd1e      	ble.n	8006fe8 <_strtod_l+0x5b8>
 8006faa:	2500      	movs	r5, #0
 8006fac:	462e      	mov	r6, r5
 8006fae:	9509      	str	r5, [sp, #36]	; 0x24
 8006fb0:	9507      	str	r5, [sp, #28]
 8006fb2:	2322      	movs	r3, #34	; 0x22
 8006fb4:	f04f 0a00 	mov.w	sl, #0
 8006fb8:	f04f 0b00 	mov.w	fp, #0
 8006fbc:	6023      	str	r3, [r4, #0]
 8006fbe:	e789      	b.n	8006ed4 <_strtod_l+0x4a4>
 8006fc0:	0800a1c5 	.word	0x0800a1c5
 8006fc4:	0800a208 	.word	0x0800a208
 8006fc8:	0800a1bd 	.word	0x0800a1bd
 8006fcc:	0800a34c 	.word	0x0800a34c
 8006fd0:	0800a608 	.word	0x0800a608
 8006fd4:	0800a4e8 	.word	0x0800a4e8
 8006fd8:	0800a4c0 	.word	0x0800a4c0
 8006fdc:	7ff00000 	.word	0x7ff00000
 8006fe0:	7ca00000 	.word	0x7ca00000
 8006fe4:	7fefffff 	.word	0x7fefffff
 8006fe8:	f018 0310 	ands.w	r3, r8, #16
 8006fec:	bf18      	it	ne
 8006fee:	236a      	movne	r3, #106	; 0x6a
 8006ff0:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 80073a8 <_strtod_l+0x978>
 8006ff4:	9304      	str	r3, [sp, #16]
 8006ff6:	4650      	mov	r0, sl
 8006ff8:	4659      	mov	r1, fp
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	f018 0f01 	tst.w	r8, #1
 8007000:	d004      	beq.n	800700c <_strtod_l+0x5dc>
 8007002:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007006:	f7f9 faf7 	bl	80005f8 <__aeabi_dmul>
 800700a:	2301      	movs	r3, #1
 800700c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8007010:	f109 0908 	add.w	r9, r9, #8
 8007014:	d1f2      	bne.n	8006ffc <_strtod_l+0x5cc>
 8007016:	b10b      	cbz	r3, 800701c <_strtod_l+0x5ec>
 8007018:	4682      	mov	sl, r0
 800701a:	468b      	mov	fp, r1
 800701c:	9b04      	ldr	r3, [sp, #16]
 800701e:	b1bb      	cbz	r3, 8007050 <_strtod_l+0x620>
 8007020:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8007024:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007028:	2b00      	cmp	r3, #0
 800702a:	4659      	mov	r1, fp
 800702c:	dd10      	ble.n	8007050 <_strtod_l+0x620>
 800702e:	2b1f      	cmp	r3, #31
 8007030:	f340 8128 	ble.w	8007284 <_strtod_l+0x854>
 8007034:	2b34      	cmp	r3, #52	; 0x34
 8007036:	bfde      	ittt	le
 8007038:	3b20      	suble	r3, #32
 800703a:	f04f 32ff 	movle.w	r2, #4294967295	; 0xffffffff
 800703e:	fa02 f303 	lslle.w	r3, r2, r3
 8007042:	f04f 0a00 	mov.w	sl, #0
 8007046:	bfcc      	ite	gt
 8007048:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800704c:	ea03 0b01 	andle.w	fp, r3, r1
 8007050:	2200      	movs	r2, #0
 8007052:	2300      	movs	r3, #0
 8007054:	4650      	mov	r0, sl
 8007056:	4659      	mov	r1, fp
 8007058:	f7f9 fd36 	bl	8000ac8 <__aeabi_dcmpeq>
 800705c:	2800      	cmp	r0, #0
 800705e:	d1a4      	bne.n	8006faa <_strtod_l+0x57a>
 8007060:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007062:	9300      	str	r3, [sp, #0]
 8007064:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007066:	462b      	mov	r3, r5
 8007068:	463a      	mov	r2, r7
 800706a:	4620      	mov	r0, r4
 800706c:	f001 ff22 	bl	8008eb4 <__s2b>
 8007070:	9009      	str	r0, [sp, #36]	; 0x24
 8007072:	2800      	cmp	r0, #0
 8007074:	f43f af24 	beq.w	8006ec0 <_strtod_l+0x490>
 8007078:	9b07      	ldr	r3, [sp, #28]
 800707a:	1b9e      	subs	r6, r3, r6
 800707c:	9b08      	ldr	r3, [sp, #32]
 800707e:	2b00      	cmp	r3, #0
 8007080:	bfb4      	ite	lt
 8007082:	4633      	movlt	r3, r6
 8007084:	2300      	movge	r3, #0
 8007086:	9310      	str	r3, [sp, #64]	; 0x40
 8007088:	9b08      	ldr	r3, [sp, #32]
 800708a:	2500      	movs	r5, #0
 800708c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007090:	9318      	str	r3, [sp, #96]	; 0x60
 8007092:	462e      	mov	r6, r5
 8007094:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007096:	4620      	mov	r0, r4
 8007098:	6859      	ldr	r1, [r3, #4]
 800709a:	f001 fe5f 	bl	8008d5c <_Balloc>
 800709e:	9007      	str	r0, [sp, #28]
 80070a0:	2800      	cmp	r0, #0
 80070a2:	f43f af11 	beq.w	8006ec8 <_strtod_l+0x498>
 80070a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80070a8:	691a      	ldr	r2, [r3, #16]
 80070aa:	3202      	adds	r2, #2
 80070ac:	f103 010c 	add.w	r1, r3, #12
 80070b0:	0092      	lsls	r2, r2, #2
 80070b2:	300c      	adds	r0, #12
 80070b4:	f7fe fc82 	bl	80059bc <memcpy>
 80070b8:	ec4b ab10 	vmov	d0, sl, fp
 80070bc:	aa20      	add	r2, sp, #128	; 0x80
 80070be:	a91f      	add	r1, sp, #124	; 0x7c
 80070c0:	4620      	mov	r0, r4
 80070c2:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 80070c6:	f002 fa31 	bl	800952c <__d2b>
 80070ca:	901e      	str	r0, [sp, #120]	; 0x78
 80070cc:	2800      	cmp	r0, #0
 80070ce:	f43f aefb 	beq.w	8006ec8 <_strtod_l+0x498>
 80070d2:	2101      	movs	r1, #1
 80070d4:	4620      	mov	r0, r4
 80070d6:	f001 ff87 	bl	8008fe8 <__i2b>
 80070da:	4606      	mov	r6, r0
 80070dc:	2800      	cmp	r0, #0
 80070de:	f43f aef3 	beq.w	8006ec8 <_strtod_l+0x498>
 80070e2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80070e4:	9904      	ldr	r1, [sp, #16]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	bfab      	itete	ge
 80070ea:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 80070ec:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 80070ee:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 80070f0:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 80070f4:	bfac      	ite	ge
 80070f6:	eb03 0902 	addge.w	r9, r3, r2
 80070fa:	1ad7      	sublt	r7, r2, r3
 80070fc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80070fe:	eba3 0801 	sub.w	r8, r3, r1
 8007102:	4490      	add	r8, r2
 8007104:	4ba3      	ldr	r3, [pc, #652]	; (8007394 <_strtod_l+0x964>)
 8007106:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 800710a:	4598      	cmp	r8, r3
 800710c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007110:	f280 80cc 	bge.w	80072ac <_strtod_l+0x87c>
 8007114:	eba3 0308 	sub.w	r3, r3, r8
 8007118:	2b1f      	cmp	r3, #31
 800711a:	eba2 0203 	sub.w	r2, r2, r3
 800711e:	f04f 0101 	mov.w	r1, #1
 8007122:	f300 80b6 	bgt.w	8007292 <_strtod_l+0x862>
 8007126:	fa01 f303 	lsl.w	r3, r1, r3
 800712a:	9311      	str	r3, [sp, #68]	; 0x44
 800712c:	2300      	movs	r3, #0
 800712e:	930c      	str	r3, [sp, #48]	; 0x30
 8007130:	eb09 0802 	add.w	r8, r9, r2
 8007134:	9b04      	ldr	r3, [sp, #16]
 8007136:	45c1      	cmp	r9, r8
 8007138:	4417      	add	r7, r2
 800713a:	441f      	add	r7, r3
 800713c:	464b      	mov	r3, r9
 800713e:	bfa8      	it	ge
 8007140:	4643      	movge	r3, r8
 8007142:	42bb      	cmp	r3, r7
 8007144:	bfa8      	it	ge
 8007146:	463b      	movge	r3, r7
 8007148:	2b00      	cmp	r3, #0
 800714a:	bfc2      	ittt	gt
 800714c:	eba8 0803 	subgt.w	r8, r8, r3
 8007150:	1aff      	subgt	r7, r7, r3
 8007152:	eba9 0903 	subgt.w	r9, r9, r3
 8007156:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007158:	2b00      	cmp	r3, #0
 800715a:	dd17      	ble.n	800718c <_strtod_l+0x75c>
 800715c:	4631      	mov	r1, r6
 800715e:	461a      	mov	r2, r3
 8007160:	4620      	mov	r0, r4
 8007162:	f001 fffd 	bl	8009160 <__pow5mult>
 8007166:	4606      	mov	r6, r0
 8007168:	2800      	cmp	r0, #0
 800716a:	f43f aead 	beq.w	8006ec8 <_strtod_l+0x498>
 800716e:	4601      	mov	r1, r0
 8007170:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007172:	4620      	mov	r0, r4
 8007174:	f001 ff4e 	bl	8009014 <__multiply>
 8007178:	900f      	str	r0, [sp, #60]	; 0x3c
 800717a:	2800      	cmp	r0, #0
 800717c:	f43f aea4 	beq.w	8006ec8 <_strtod_l+0x498>
 8007180:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007182:	4620      	mov	r0, r4
 8007184:	f001 fe2a 	bl	8008ddc <_Bfree>
 8007188:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800718a:	931e      	str	r3, [sp, #120]	; 0x78
 800718c:	f1b8 0f00 	cmp.w	r8, #0
 8007190:	f300 8091 	bgt.w	80072b6 <_strtod_l+0x886>
 8007194:	9b08      	ldr	r3, [sp, #32]
 8007196:	2b00      	cmp	r3, #0
 8007198:	dd08      	ble.n	80071ac <_strtod_l+0x77c>
 800719a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800719c:	9907      	ldr	r1, [sp, #28]
 800719e:	4620      	mov	r0, r4
 80071a0:	f001 ffde 	bl	8009160 <__pow5mult>
 80071a4:	9007      	str	r0, [sp, #28]
 80071a6:	2800      	cmp	r0, #0
 80071a8:	f43f ae8e 	beq.w	8006ec8 <_strtod_l+0x498>
 80071ac:	2f00      	cmp	r7, #0
 80071ae:	dd08      	ble.n	80071c2 <_strtod_l+0x792>
 80071b0:	9907      	ldr	r1, [sp, #28]
 80071b2:	463a      	mov	r2, r7
 80071b4:	4620      	mov	r0, r4
 80071b6:	f002 f82d 	bl	8009214 <__lshift>
 80071ba:	9007      	str	r0, [sp, #28]
 80071bc:	2800      	cmp	r0, #0
 80071be:	f43f ae83 	beq.w	8006ec8 <_strtod_l+0x498>
 80071c2:	f1b9 0f00 	cmp.w	r9, #0
 80071c6:	dd08      	ble.n	80071da <_strtod_l+0x7aa>
 80071c8:	4631      	mov	r1, r6
 80071ca:	464a      	mov	r2, r9
 80071cc:	4620      	mov	r0, r4
 80071ce:	f002 f821 	bl	8009214 <__lshift>
 80071d2:	4606      	mov	r6, r0
 80071d4:	2800      	cmp	r0, #0
 80071d6:	f43f ae77 	beq.w	8006ec8 <_strtod_l+0x498>
 80071da:	9a07      	ldr	r2, [sp, #28]
 80071dc:	991e      	ldr	r1, [sp, #120]	; 0x78
 80071de:	4620      	mov	r0, r4
 80071e0:	f002 f8a0 	bl	8009324 <__mdiff>
 80071e4:	4605      	mov	r5, r0
 80071e6:	2800      	cmp	r0, #0
 80071e8:	f43f ae6e 	beq.w	8006ec8 <_strtod_l+0x498>
 80071ec:	68c3      	ldr	r3, [r0, #12]
 80071ee:	930f      	str	r3, [sp, #60]	; 0x3c
 80071f0:	2300      	movs	r3, #0
 80071f2:	60c3      	str	r3, [r0, #12]
 80071f4:	4631      	mov	r1, r6
 80071f6:	f002 f879 	bl	80092ec <__mcmp>
 80071fa:	2800      	cmp	r0, #0
 80071fc:	da65      	bge.n	80072ca <_strtod_l+0x89a>
 80071fe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007200:	ea53 030a 	orrs.w	r3, r3, sl
 8007204:	f040 8087 	bne.w	8007316 <_strtod_l+0x8e6>
 8007208:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800720c:	2b00      	cmp	r3, #0
 800720e:	f040 8082 	bne.w	8007316 <_strtod_l+0x8e6>
 8007212:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007216:	0d1b      	lsrs	r3, r3, #20
 8007218:	051b      	lsls	r3, r3, #20
 800721a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800721e:	d97a      	bls.n	8007316 <_strtod_l+0x8e6>
 8007220:	696b      	ldr	r3, [r5, #20]
 8007222:	b913      	cbnz	r3, 800722a <_strtod_l+0x7fa>
 8007224:	692b      	ldr	r3, [r5, #16]
 8007226:	2b01      	cmp	r3, #1
 8007228:	dd75      	ble.n	8007316 <_strtod_l+0x8e6>
 800722a:	4629      	mov	r1, r5
 800722c:	2201      	movs	r2, #1
 800722e:	4620      	mov	r0, r4
 8007230:	f001 fff0 	bl	8009214 <__lshift>
 8007234:	4631      	mov	r1, r6
 8007236:	4605      	mov	r5, r0
 8007238:	f002 f858 	bl	80092ec <__mcmp>
 800723c:	2800      	cmp	r0, #0
 800723e:	dd6a      	ble.n	8007316 <_strtod_l+0x8e6>
 8007240:	9904      	ldr	r1, [sp, #16]
 8007242:	4a55      	ldr	r2, [pc, #340]	; (8007398 <_strtod_l+0x968>)
 8007244:	465b      	mov	r3, fp
 8007246:	2900      	cmp	r1, #0
 8007248:	f000 8085 	beq.w	8007356 <_strtod_l+0x926>
 800724c:	ea02 010b 	and.w	r1, r2, fp
 8007250:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007254:	dc7f      	bgt.n	8007356 <_strtod_l+0x926>
 8007256:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800725a:	f77f aeaa 	ble.w	8006fb2 <_strtod_l+0x582>
 800725e:	4a4f      	ldr	r2, [pc, #316]	; (800739c <_strtod_l+0x96c>)
 8007260:	2300      	movs	r3, #0
 8007262:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 8007266:	4650      	mov	r0, sl
 8007268:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800726c:	4659      	mov	r1, fp
 800726e:	f7f9 f9c3 	bl	80005f8 <__aeabi_dmul>
 8007272:	460b      	mov	r3, r1
 8007274:	4303      	orrs	r3, r0
 8007276:	bf08      	it	eq
 8007278:	2322      	moveq	r3, #34	; 0x22
 800727a:	4682      	mov	sl, r0
 800727c:	468b      	mov	fp, r1
 800727e:	bf08      	it	eq
 8007280:	6023      	streq	r3, [r4, #0]
 8007282:	e62b      	b.n	8006edc <_strtod_l+0x4ac>
 8007284:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007288:	fa02 f303 	lsl.w	r3, r2, r3
 800728c:	ea03 0a0a 	and.w	sl, r3, sl
 8007290:	e6de      	b.n	8007050 <_strtod_l+0x620>
 8007292:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8007296:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800729a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800729e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80072a2:	fa01 f308 	lsl.w	r3, r1, r8
 80072a6:	930c      	str	r3, [sp, #48]	; 0x30
 80072a8:	9111      	str	r1, [sp, #68]	; 0x44
 80072aa:	e741      	b.n	8007130 <_strtod_l+0x700>
 80072ac:	2300      	movs	r3, #0
 80072ae:	930c      	str	r3, [sp, #48]	; 0x30
 80072b0:	2301      	movs	r3, #1
 80072b2:	9311      	str	r3, [sp, #68]	; 0x44
 80072b4:	e73c      	b.n	8007130 <_strtod_l+0x700>
 80072b6:	991e      	ldr	r1, [sp, #120]	; 0x78
 80072b8:	4642      	mov	r2, r8
 80072ba:	4620      	mov	r0, r4
 80072bc:	f001 ffaa 	bl	8009214 <__lshift>
 80072c0:	901e      	str	r0, [sp, #120]	; 0x78
 80072c2:	2800      	cmp	r0, #0
 80072c4:	f47f af66 	bne.w	8007194 <_strtod_l+0x764>
 80072c8:	e5fe      	b.n	8006ec8 <_strtod_l+0x498>
 80072ca:	465f      	mov	r7, fp
 80072cc:	d16e      	bne.n	80073ac <_strtod_l+0x97c>
 80072ce:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80072d0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80072d4:	b342      	cbz	r2, 8007328 <_strtod_l+0x8f8>
 80072d6:	4a32      	ldr	r2, [pc, #200]	; (80073a0 <_strtod_l+0x970>)
 80072d8:	4293      	cmp	r3, r2
 80072da:	d128      	bne.n	800732e <_strtod_l+0x8fe>
 80072dc:	9b04      	ldr	r3, [sp, #16]
 80072de:	4650      	mov	r0, sl
 80072e0:	b1eb      	cbz	r3, 800731e <_strtod_l+0x8ee>
 80072e2:	4a2d      	ldr	r2, [pc, #180]	; (8007398 <_strtod_l+0x968>)
 80072e4:	403a      	ands	r2, r7
 80072e6:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80072ea:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80072ee:	d819      	bhi.n	8007324 <_strtod_l+0x8f4>
 80072f0:	0d12      	lsrs	r2, r2, #20
 80072f2:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80072f6:	fa01 f303 	lsl.w	r3, r1, r3
 80072fa:	4298      	cmp	r0, r3
 80072fc:	d117      	bne.n	800732e <_strtod_l+0x8fe>
 80072fe:	4b29      	ldr	r3, [pc, #164]	; (80073a4 <_strtod_l+0x974>)
 8007300:	429f      	cmp	r7, r3
 8007302:	d102      	bne.n	800730a <_strtod_l+0x8da>
 8007304:	3001      	adds	r0, #1
 8007306:	f43f addf 	beq.w	8006ec8 <_strtod_l+0x498>
 800730a:	4b23      	ldr	r3, [pc, #140]	; (8007398 <_strtod_l+0x968>)
 800730c:	403b      	ands	r3, r7
 800730e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8007312:	f04f 0a00 	mov.w	sl, #0
 8007316:	9b04      	ldr	r3, [sp, #16]
 8007318:	2b00      	cmp	r3, #0
 800731a:	d1a0      	bne.n	800725e <_strtod_l+0x82e>
 800731c:	e5de      	b.n	8006edc <_strtod_l+0x4ac>
 800731e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007322:	e7ea      	b.n	80072fa <_strtod_l+0x8ca>
 8007324:	460b      	mov	r3, r1
 8007326:	e7e8      	b.n	80072fa <_strtod_l+0x8ca>
 8007328:	ea53 030a 	orrs.w	r3, r3, sl
 800732c:	d088      	beq.n	8007240 <_strtod_l+0x810>
 800732e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007330:	b1db      	cbz	r3, 800736a <_strtod_l+0x93a>
 8007332:	423b      	tst	r3, r7
 8007334:	d0ef      	beq.n	8007316 <_strtod_l+0x8e6>
 8007336:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007338:	9a04      	ldr	r2, [sp, #16]
 800733a:	4650      	mov	r0, sl
 800733c:	4659      	mov	r1, fp
 800733e:	b1c3      	cbz	r3, 8007372 <_strtod_l+0x942>
 8007340:	f7ff fb59 	bl	80069f6 <sulp>
 8007344:	4602      	mov	r2, r0
 8007346:	460b      	mov	r3, r1
 8007348:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800734c:	f7f8 ff9e 	bl	800028c <__adddf3>
 8007350:	4682      	mov	sl, r0
 8007352:	468b      	mov	fp, r1
 8007354:	e7df      	b.n	8007316 <_strtod_l+0x8e6>
 8007356:	4013      	ands	r3, r2
 8007358:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800735c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007360:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8007364:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8007368:	e7d5      	b.n	8007316 <_strtod_l+0x8e6>
 800736a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800736c:	ea13 0f0a 	tst.w	r3, sl
 8007370:	e7e0      	b.n	8007334 <_strtod_l+0x904>
 8007372:	f7ff fb40 	bl	80069f6 <sulp>
 8007376:	4602      	mov	r2, r0
 8007378:	460b      	mov	r3, r1
 800737a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800737e:	f7f8 ff83 	bl	8000288 <__aeabi_dsub>
 8007382:	2200      	movs	r2, #0
 8007384:	2300      	movs	r3, #0
 8007386:	4682      	mov	sl, r0
 8007388:	468b      	mov	fp, r1
 800738a:	f7f9 fb9d 	bl	8000ac8 <__aeabi_dcmpeq>
 800738e:	2800      	cmp	r0, #0
 8007390:	d0c1      	beq.n	8007316 <_strtod_l+0x8e6>
 8007392:	e60e      	b.n	8006fb2 <_strtod_l+0x582>
 8007394:	fffffc02 	.word	0xfffffc02
 8007398:	7ff00000 	.word	0x7ff00000
 800739c:	39500000 	.word	0x39500000
 80073a0:	000fffff 	.word	0x000fffff
 80073a4:	7fefffff 	.word	0x7fefffff
 80073a8:	0800a220 	.word	0x0800a220
 80073ac:	4631      	mov	r1, r6
 80073ae:	4628      	mov	r0, r5
 80073b0:	f002 f918 	bl	80095e4 <__ratio>
 80073b4:	ec59 8b10 	vmov	r8, r9, d0
 80073b8:	ee10 0a10 	vmov	r0, s0
 80073bc:	2200      	movs	r2, #0
 80073be:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80073c2:	4649      	mov	r1, r9
 80073c4:	f7f9 fb94 	bl	8000af0 <__aeabi_dcmple>
 80073c8:	2800      	cmp	r0, #0
 80073ca:	d07c      	beq.n	80074c6 <_strtod_l+0xa96>
 80073cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80073ce:	2b00      	cmp	r3, #0
 80073d0:	d04c      	beq.n	800746c <_strtod_l+0xa3c>
 80073d2:	4b95      	ldr	r3, [pc, #596]	; (8007628 <_strtod_l+0xbf8>)
 80073d4:	2200      	movs	r2, #0
 80073d6:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80073da:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8007628 <_strtod_l+0xbf8>
 80073de:	f04f 0800 	mov.w	r8, #0
 80073e2:	4b92      	ldr	r3, [pc, #584]	; (800762c <_strtod_l+0xbfc>)
 80073e4:	403b      	ands	r3, r7
 80073e6:	9311      	str	r3, [sp, #68]	; 0x44
 80073e8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80073ea:	4b91      	ldr	r3, [pc, #580]	; (8007630 <_strtod_l+0xc00>)
 80073ec:	429a      	cmp	r2, r3
 80073ee:	f040 80b2 	bne.w	8007556 <_strtod_l+0xb26>
 80073f2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80073f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80073fa:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80073fe:	ec4b ab10 	vmov	d0, sl, fp
 8007402:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8007406:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800740a:	f002 f813 	bl	8009434 <__ulp>
 800740e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007412:	ec53 2b10 	vmov	r2, r3, d0
 8007416:	f7f9 f8ef 	bl	80005f8 <__aeabi_dmul>
 800741a:	4652      	mov	r2, sl
 800741c:	465b      	mov	r3, fp
 800741e:	f7f8 ff35 	bl	800028c <__adddf3>
 8007422:	460b      	mov	r3, r1
 8007424:	4981      	ldr	r1, [pc, #516]	; (800762c <_strtod_l+0xbfc>)
 8007426:	4a83      	ldr	r2, [pc, #524]	; (8007634 <_strtod_l+0xc04>)
 8007428:	4019      	ands	r1, r3
 800742a:	4291      	cmp	r1, r2
 800742c:	4682      	mov	sl, r0
 800742e:	d95e      	bls.n	80074ee <_strtod_l+0xabe>
 8007430:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007432:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8007436:	4293      	cmp	r3, r2
 8007438:	d103      	bne.n	8007442 <_strtod_l+0xa12>
 800743a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800743c:	3301      	adds	r3, #1
 800743e:	f43f ad43 	beq.w	8006ec8 <_strtod_l+0x498>
 8007442:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8007640 <_strtod_l+0xc10>
 8007446:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800744a:	991e      	ldr	r1, [sp, #120]	; 0x78
 800744c:	4620      	mov	r0, r4
 800744e:	f001 fcc5 	bl	8008ddc <_Bfree>
 8007452:	9907      	ldr	r1, [sp, #28]
 8007454:	4620      	mov	r0, r4
 8007456:	f001 fcc1 	bl	8008ddc <_Bfree>
 800745a:	4631      	mov	r1, r6
 800745c:	4620      	mov	r0, r4
 800745e:	f001 fcbd 	bl	8008ddc <_Bfree>
 8007462:	4629      	mov	r1, r5
 8007464:	4620      	mov	r0, r4
 8007466:	f001 fcb9 	bl	8008ddc <_Bfree>
 800746a:	e613      	b.n	8007094 <_strtod_l+0x664>
 800746c:	f1ba 0f00 	cmp.w	sl, #0
 8007470:	d11b      	bne.n	80074aa <_strtod_l+0xa7a>
 8007472:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007476:	b9f3      	cbnz	r3, 80074b6 <_strtod_l+0xa86>
 8007478:	4b6b      	ldr	r3, [pc, #428]	; (8007628 <_strtod_l+0xbf8>)
 800747a:	2200      	movs	r2, #0
 800747c:	4640      	mov	r0, r8
 800747e:	4649      	mov	r1, r9
 8007480:	f7f9 fb2c 	bl	8000adc <__aeabi_dcmplt>
 8007484:	b9d0      	cbnz	r0, 80074bc <_strtod_l+0xa8c>
 8007486:	4640      	mov	r0, r8
 8007488:	4649      	mov	r1, r9
 800748a:	4b6b      	ldr	r3, [pc, #428]	; (8007638 <_strtod_l+0xc08>)
 800748c:	2200      	movs	r2, #0
 800748e:	f7f9 f8b3 	bl	80005f8 <__aeabi_dmul>
 8007492:	4680      	mov	r8, r0
 8007494:	4689      	mov	r9, r1
 8007496:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800749a:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800749e:	931b      	str	r3, [sp, #108]	; 0x6c
 80074a0:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 80074a4:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80074a8:	e79b      	b.n	80073e2 <_strtod_l+0x9b2>
 80074aa:	f1ba 0f01 	cmp.w	sl, #1
 80074ae:	d102      	bne.n	80074b6 <_strtod_l+0xa86>
 80074b0:	2f00      	cmp	r7, #0
 80074b2:	f43f ad7e 	beq.w	8006fb2 <_strtod_l+0x582>
 80074b6:	4b61      	ldr	r3, [pc, #388]	; (800763c <_strtod_l+0xc0c>)
 80074b8:	2200      	movs	r2, #0
 80074ba:	e78c      	b.n	80073d6 <_strtod_l+0x9a6>
 80074bc:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8007638 <_strtod_l+0xc08>
 80074c0:	f04f 0800 	mov.w	r8, #0
 80074c4:	e7e7      	b.n	8007496 <_strtod_l+0xa66>
 80074c6:	4b5c      	ldr	r3, [pc, #368]	; (8007638 <_strtod_l+0xc08>)
 80074c8:	4640      	mov	r0, r8
 80074ca:	4649      	mov	r1, r9
 80074cc:	2200      	movs	r2, #0
 80074ce:	f7f9 f893 	bl	80005f8 <__aeabi_dmul>
 80074d2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80074d4:	4680      	mov	r8, r0
 80074d6:	4689      	mov	r9, r1
 80074d8:	b933      	cbnz	r3, 80074e8 <_strtod_l+0xab8>
 80074da:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80074de:	9012      	str	r0, [sp, #72]	; 0x48
 80074e0:	9313      	str	r3, [sp, #76]	; 0x4c
 80074e2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80074e6:	e7dd      	b.n	80074a4 <_strtod_l+0xa74>
 80074e8:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 80074ec:	e7f9      	b.n	80074e2 <_strtod_l+0xab2>
 80074ee:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80074f2:	9b04      	ldr	r3, [sp, #16]
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d1a8      	bne.n	800744a <_strtod_l+0xa1a>
 80074f8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80074fc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80074fe:	0d1b      	lsrs	r3, r3, #20
 8007500:	051b      	lsls	r3, r3, #20
 8007502:	429a      	cmp	r2, r3
 8007504:	d1a1      	bne.n	800744a <_strtod_l+0xa1a>
 8007506:	4640      	mov	r0, r8
 8007508:	4649      	mov	r1, r9
 800750a:	f7f9 fbd5 	bl	8000cb8 <__aeabi_d2lz>
 800750e:	f7f9 f845 	bl	800059c <__aeabi_l2d>
 8007512:	4602      	mov	r2, r0
 8007514:	460b      	mov	r3, r1
 8007516:	4640      	mov	r0, r8
 8007518:	4649      	mov	r1, r9
 800751a:	f7f8 feb5 	bl	8000288 <__aeabi_dsub>
 800751e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007520:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007524:	ea43 030a 	orr.w	r3, r3, sl
 8007528:	4313      	orrs	r3, r2
 800752a:	4680      	mov	r8, r0
 800752c:	4689      	mov	r9, r1
 800752e:	d053      	beq.n	80075d8 <_strtod_l+0xba8>
 8007530:	a335      	add	r3, pc, #212	; (adr r3, 8007608 <_strtod_l+0xbd8>)
 8007532:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007536:	f7f9 fad1 	bl	8000adc <__aeabi_dcmplt>
 800753a:	2800      	cmp	r0, #0
 800753c:	f47f acce 	bne.w	8006edc <_strtod_l+0x4ac>
 8007540:	a333      	add	r3, pc, #204	; (adr r3, 8007610 <_strtod_l+0xbe0>)
 8007542:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007546:	4640      	mov	r0, r8
 8007548:	4649      	mov	r1, r9
 800754a:	f7f9 fae5 	bl	8000b18 <__aeabi_dcmpgt>
 800754e:	2800      	cmp	r0, #0
 8007550:	f43f af7b 	beq.w	800744a <_strtod_l+0xa1a>
 8007554:	e4c2      	b.n	8006edc <_strtod_l+0x4ac>
 8007556:	9b04      	ldr	r3, [sp, #16]
 8007558:	b333      	cbz	r3, 80075a8 <_strtod_l+0xb78>
 800755a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800755c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007560:	d822      	bhi.n	80075a8 <_strtod_l+0xb78>
 8007562:	a32d      	add	r3, pc, #180	; (adr r3, 8007618 <_strtod_l+0xbe8>)
 8007564:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007568:	4640      	mov	r0, r8
 800756a:	4649      	mov	r1, r9
 800756c:	f7f9 fac0 	bl	8000af0 <__aeabi_dcmple>
 8007570:	b1a0      	cbz	r0, 800759c <_strtod_l+0xb6c>
 8007572:	4649      	mov	r1, r9
 8007574:	4640      	mov	r0, r8
 8007576:	f7f9 fb17 	bl	8000ba8 <__aeabi_d2uiz>
 800757a:	2801      	cmp	r0, #1
 800757c:	bf38      	it	cc
 800757e:	2001      	movcc	r0, #1
 8007580:	f7f8 ffc0 	bl	8000504 <__aeabi_ui2d>
 8007584:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007586:	4680      	mov	r8, r0
 8007588:	4689      	mov	r9, r1
 800758a:	bb13      	cbnz	r3, 80075d2 <_strtod_l+0xba2>
 800758c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007590:	9014      	str	r0, [sp, #80]	; 0x50
 8007592:	9315      	str	r3, [sp, #84]	; 0x54
 8007594:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007598:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800759c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800759e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80075a0:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80075a4:	1a9b      	subs	r3, r3, r2
 80075a6:	930d      	str	r3, [sp, #52]	; 0x34
 80075a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80075ac:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80075b0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80075b4:	f001 ff3e 	bl	8009434 <__ulp>
 80075b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80075bc:	ec53 2b10 	vmov	r2, r3, d0
 80075c0:	f7f9 f81a 	bl	80005f8 <__aeabi_dmul>
 80075c4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80075c8:	f7f8 fe60 	bl	800028c <__adddf3>
 80075cc:	4682      	mov	sl, r0
 80075ce:	468b      	mov	fp, r1
 80075d0:	e78f      	b.n	80074f2 <_strtod_l+0xac2>
 80075d2:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 80075d6:	e7dd      	b.n	8007594 <_strtod_l+0xb64>
 80075d8:	a311      	add	r3, pc, #68	; (adr r3, 8007620 <_strtod_l+0xbf0>)
 80075da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075de:	f7f9 fa7d 	bl	8000adc <__aeabi_dcmplt>
 80075e2:	e7b4      	b.n	800754e <_strtod_l+0xb1e>
 80075e4:	2300      	movs	r3, #0
 80075e6:	930e      	str	r3, [sp, #56]	; 0x38
 80075e8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80075ea:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80075ec:	6013      	str	r3, [r2, #0]
 80075ee:	f7ff ba65 	b.w	8006abc <_strtod_l+0x8c>
 80075f2:	2b65      	cmp	r3, #101	; 0x65
 80075f4:	f43f ab5d 	beq.w	8006cb2 <_strtod_l+0x282>
 80075f8:	2b45      	cmp	r3, #69	; 0x45
 80075fa:	f43f ab5a 	beq.w	8006cb2 <_strtod_l+0x282>
 80075fe:	2201      	movs	r2, #1
 8007600:	f7ff bb92 	b.w	8006d28 <_strtod_l+0x2f8>
 8007604:	f3af 8000 	nop.w
 8007608:	94a03595 	.word	0x94a03595
 800760c:	3fdfffff 	.word	0x3fdfffff
 8007610:	35afe535 	.word	0x35afe535
 8007614:	3fe00000 	.word	0x3fe00000
 8007618:	ffc00000 	.word	0xffc00000
 800761c:	41dfffff 	.word	0x41dfffff
 8007620:	94a03595 	.word	0x94a03595
 8007624:	3fcfffff 	.word	0x3fcfffff
 8007628:	3ff00000 	.word	0x3ff00000
 800762c:	7ff00000 	.word	0x7ff00000
 8007630:	7fe00000 	.word	0x7fe00000
 8007634:	7c9fffff 	.word	0x7c9fffff
 8007638:	3fe00000 	.word	0x3fe00000
 800763c:	bff00000 	.word	0xbff00000
 8007640:	7fefffff 	.word	0x7fefffff

08007644 <_strtod_r>:
 8007644:	4b01      	ldr	r3, [pc, #4]	; (800764c <_strtod_r+0x8>)
 8007646:	f7ff b9f3 	b.w	8006a30 <_strtod_l>
 800764a:	bf00      	nop
 800764c:	20000078 	.word	0x20000078

08007650 <_strtol_l.isra.0>:
 8007650:	2b01      	cmp	r3, #1
 8007652:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007656:	d001      	beq.n	800765c <_strtol_l.isra.0+0xc>
 8007658:	2b24      	cmp	r3, #36	; 0x24
 800765a:	d906      	bls.n	800766a <_strtol_l.isra.0+0x1a>
 800765c:	f7fe f886 	bl	800576c <__errno>
 8007660:	2316      	movs	r3, #22
 8007662:	6003      	str	r3, [r0, #0]
 8007664:	2000      	movs	r0, #0
 8007666:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800766a:	4f3a      	ldr	r7, [pc, #232]	; (8007754 <_strtol_l.isra.0+0x104>)
 800766c:	468e      	mov	lr, r1
 800766e:	4676      	mov	r6, lr
 8007670:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8007674:	5de5      	ldrb	r5, [r4, r7]
 8007676:	f015 0508 	ands.w	r5, r5, #8
 800767a:	d1f8      	bne.n	800766e <_strtol_l.isra.0+0x1e>
 800767c:	2c2d      	cmp	r4, #45	; 0x2d
 800767e:	d134      	bne.n	80076ea <_strtol_l.isra.0+0x9a>
 8007680:	f89e 4000 	ldrb.w	r4, [lr]
 8007684:	f04f 0801 	mov.w	r8, #1
 8007688:	f106 0e02 	add.w	lr, r6, #2
 800768c:	2b00      	cmp	r3, #0
 800768e:	d05c      	beq.n	800774a <_strtol_l.isra.0+0xfa>
 8007690:	2b10      	cmp	r3, #16
 8007692:	d10c      	bne.n	80076ae <_strtol_l.isra.0+0x5e>
 8007694:	2c30      	cmp	r4, #48	; 0x30
 8007696:	d10a      	bne.n	80076ae <_strtol_l.isra.0+0x5e>
 8007698:	f89e 4000 	ldrb.w	r4, [lr]
 800769c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80076a0:	2c58      	cmp	r4, #88	; 0x58
 80076a2:	d14d      	bne.n	8007740 <_strtol_l.isra.0+0xf0>
 80076a4:	f89e 4001 	ldrb.w	r4, [lr, #1]
 80076a8:	2310      	movs	r3, #16
 80076aa:	f10e 0e02 	add.w	lr, lr, #2
 80076ae:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 80076b2:	f10c 3cff 	add.w	ip, ip, #4294967295	; 0xffffffff
 80076b6:	2600      	movs	r6, #0
 80076b8:	fbbc f9f3 	udiv	r9, ip, r3
 80076bc:	4635      	mov	r5, r6
 80076be:	fb03 ca19 	mls	sl, r3, r9, ip
 80076c2:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80076c6:	2f09      	cmp	r7, #9
 80076c8:	d818      	bhi.n	80076fc <_strtol_l.isra.0+0xac>
 80076ca:	463c      	mov	r4, r7
 80076cc:	42a3      	cmp	r3, r4
 80076ce:	dd24      	ble.n	800771a <_strtol_l.isra.0+0xca>
 80076d0:	2e00      	cmp	r6, #0
 80076d2:	db1f      	blt.n	8007714 <_strtol_l.isra.0+0xc4>
 80076d4:	45a9      	cmp	r9, r5
 80076d6:	d31d      	bcc.n	8007714 <_strtol_l.isra.0+0xc4>
 80076d8:	d101      	bne.n	80076de <_strtol_l.isra.0+0x8e>
 80076da:	45a2      	cmp	sl, r4
 80076dc:	db1a      	blt.n	8007714 <_strtol_l.isra.0+0xc4>
 80076de:	fb05 4503 	mla	r5, r5, r3, r4
 80076e2:	2601      	movs	r6, #1
 80076e4:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80076e8:	e7eb      	b.n	80076c2 <_strtol_l.isra.0+0x72>
 80076ea:	2c2b      	cmp	r4, #43	; 0x2b
 80076ec:	bf08      	it	eq
 80076ee:	f89e 4000 	ldrbeq.w	r4, [lr]
 80076f2:	46a8      	mov	r8, r5
 80076f4:	bf08      	it	eq
 80076f6:	f106 0e02 	addeq.w	lr, r6, #2
 80076fa:	e7c7      	b.n	800768c <_strtol_l.isra.0+0x3c>
 80076fc:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8007700:	2f19      	cmp	r7, #25
 8007702:	d801      	bhi.n	8007708 <_strtol_l.isra.0+0xb8>
 8007704:	3c37      	subs	r4, #55	; 0x37
 8007706:	e7e1      	b.n	80076cc <_strtol_l.isra.0+0x7c>
 8007708:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800770c:	2f19      	cmp	r7, #25
 800770e:	d804      	bhi.n	800771a <_strtol_l.isra.0+0xca>
 8007710:	3c57      	subs	r4, #87	; 0x57
 8007712:	e7db      	b.n	80076cc <_strtol_l.isra.0+0x7c>
 8007714:	f04f 36ff 	mov.w	r6, #4294967295	; 0xffffffff
 8007718:	e7e4      	b.n	80076e4 <_strtol_l.isra.0+0x94>
 800771a:	2e00      	cmp	r6, #0
 800771c:	da05      	bge.n	800772a <_strtol_l.isra.0+0xda>
 800771e:	2322      	movs	r3, #34	; 0x22
 8007720:	6003      	str	r3, [r0, #0]
 8007722:	4665      	mov	r5, ip
 8007724:	b942      	cbnz	r2, 8007738 <_strtol_l.isra.0+0xe8>
 8007726:	4628      	mov	r0, r5
 8007728:	e79d      	b.n	8007666 <_strtol_l.isra.0+0x16>
 800772a:	f1b8 0f00 	cmp.w	r8, #0
 800772e:	d000      	beq.n	8007732 <_strtol_l.isra.0+0xe2>
 8007730:	426d      	negs	r5, r5
 8007732:	2a00      	cmp	r2, #0
 8007734:	d0f7      	beq.n	8007726 <_strtol_l.isra.0+0xd6>
 8007736:	b10e      	cbz	r6, 800773c <_strtol_l.isra.0+0xec>
 8007738:	f10e 31ff 	add.w	r1, lr, #4294967295	; 0xffffffff
 800773c:	6011      	str	r1, [r2, #0]
 800773e:	e7f2      	b.n	8007726 <_strtol_l.isra.0+0xd6>
 8007740:	2430      	movs	r4, #48	; 0x30
 8007742:	2b00      	cmp	r3, #0
 8007744:	d1b3      	bne.n	80076ae <_strtol_l.isra.0+0x5e>
 8007746:	2308      	movs	r3, #8
 8007748:	e7b1      	b.n	80076ae <_strtol_l.isra.0+0x5e>
 800774a:	2c30      	cmp	r4, #48	; 0x30
 800774c:	d0a4      	beq.n	8007698 <_strtol_l.isra.0+0x48>
 800774e:	230a      	movs	r3, #10
 8007750:	e7ad      	b.n	80076ae <_strtol_l.isra.0+0x5e>
 8007752:	bf00      	nop
 8007754:	0800a249 	.word	0x0800a249

08007758 <_strtol_r>:
 8007758:	f7ff bf7a 	b.w	8007650 <_strtol_l.isra.0>

0800775c <_write_r>:
 800775c:	b538      	push	{r3, r4, r5, lr}
 800775e:	4d07      	ldr	r5, [pc, #28]	; (800777c <_write_r+0x20>)
 8007760:	4604      	mov	r4, r0
 8007762:	4608      	mov	r0, r1
 8007764:	4611      	mov	r1, r2
 8007766:	2200      	movs	r2, #0
 8007768:	602a      	str	r2, [r5, #0]
 800776a:	461a      	mov	r2, r3
 800776c:	f7fa faff 	bl	8001d6e <_write>
 8007770:	1c43      	adds	r3, r0, #1
 8007772:	d102      	bne.n	800777a <_write_r+0x1e>
 8007774:	682b      	ldr	r3, [r5, #0]
 8007776:	b103      	cbz	r3, 800777a <_write_r+0x1e>
 8007778:	6023      	str	r3, [r4, #0]
 800777a:	bd38      	pop	{r3, r4, r5, pc}
 800777c:	2000442c 	.word	0x2000442c

08007780 <_close_r>:
 8007780:	b538      	push	{r3, r4, r5, lr}
 8007782:	4d06      	ldr	r5, [pc, #24]	; (800779c <_close_r+0x1c>)
 8007784:	2300      	movs	r3, #0
 8007786:	4604      	mov	r4, r0
 8007788:	4608      	mov	r0, r1
 800778a:	602b      	str	r3, [r5, #0]
 800778c:	f7fa fb0b 	bl	8001da6 <_close>
 8007790:	1c43      	adds	r3, r0, #1
 8007792:	d102      	bne.n	800779a <_close_r+0x1a>
 8007794:	682b      	ldr	r3, [r5, #0]
 8007796:	b103      	cbz	r3, 800779a <_close_r+0x1a>
 8007798:	6023      	str	r3, [r4, #0]
 800779a:	bd38      	pop	{r3, r4, r5, pc}
 800779c:	2000442c 	.word	0x2000442c

080077a0 <quorem>:
 80077a0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80077a4:	6903      	ldr	r3, [r0, #16]
 80077a6:	690c      	ldr	r4, [r1, #16]
 80077a8:	42a3      	cmp	r3, r4
 80077aa:	4607      	mov	r7, r0
 80077ac:	f2c0 8081 	blt.w	80078b2 <quorem+0x112>
 80077b0:	3c01      	subs	r4, #1
 80077b2:	f101 0814 	add.w	r8, r1, #20
 80077b6:	f100 0514 	add.w	r5, r0, #20
 80077ba:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80077be:	9301      	str	r3, [sp, #4]
 80077c0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80077c4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80077c8:	3301      	adds	r3, #1
 80077ca:	429a      	cmp	r2, r3
 80077cc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80077d0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80077d4:	fbb2 f6f3 	udiv	r6, r2, r3
 80077d8:	d331      	bcc.n	800783e <quorem+0x9e>
 80077da:	f04f 0e00 	mov.w	lr, #0
 80077de:	4640      	mov	r0, r8
 80077e0:	46ac      	mov	ip, r5
 80077e2:	46f2      	mov	sl, lr
 80077e4:	f850 2b04 	ldr.w	r2, [r0], #4
 80077e8:	b293      	uxth	r3, r2
 80077ea:	fb06 e303 	mla	r3, r6, r3, lr
 80077ee:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80077f2:	b29b      	uxth	r3, r3
 80077f4:	ebaa 0303 	sub.w	r3, sl, r3
 80077f8:	0c12      	lsrs	r2, r2, #16
 80077fa:	f8dc a000 	ldr.w	sl, [ip]
 80077fe:	fb06 e202 	mla	r2, r6, r2, lr
 8007802:	fa13 f38a 	uxtah	r3, r3, sl
 8007806:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800780a:	fa1f fa82 	uxth.w	sl, r2
 800780e:	f8dc 2000 	ldr.w	r2, [ip]
 8007812:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8007816:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800781a:	b29b      	uxth	r3, r3
 800781c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007820:	4581      	cmp	r9, r0
 8007822:	f84c 3b04 	str.w	r3, [ip], #4
 8007826:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800782a:	d2db      	bcs.n	80077e4 <quorem+0x44>
 800782c:	f855 300b 	ldr.w	r3, [r5, fp]
 8007830:	b92b      	cbnz	r3, 800783e <quorem+0x9e>
 8007832:	9b01      	ldr	r3, [sp, #4]
 8007834:	3b04      	subs	r3, #4
 8007836:	429d      	cmp	r5, r3
 8007838:	461a      	mov	r2, r3
 800783a:	d32e      	bcc.n	800789a <quorem+0xfa>
 800783c:	613c      	str	r4, [r7, #16]
 800783e:	4638      	mov	r0, r7
 8007840:	f001 fd54 	bl	80092ec <__mcmp>
 8007844:	2800      	cmp	r0, #0
 8007846:	db24      	blt.n	8007892 <quorem+0xf2>
 8007848:	3601      	adds	r6, #1
 800784a:	4628      	mov	r0, r5
 800784c:	f04f 0c00 	mov.w	ip, #0
 8007850:	f858 2b04 	ldr.w	r2, [r8], #4
 8007854:	f8d0 e000 	ldr.w	lr, [r0]
 8007858:	b293      	uxth	r3, r2
 800785a:	ebac 0303 	sub.w	r3, ip, r3
 800785e:	0c12      	lsrs	r2, r2, #16
 8007860:	fa13 f38e 	uxtah	r3, r3, lr
 8007864:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007868:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800786c:	b29b      	uxth	r3, r3
 800786e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007872:	45c1      	cmp	r9, r8
 8007874:	f840 3b04 	str.w	r3, [r0], #4
 8007878:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800787c:	d2e8      	bcs.n	8007850 <quorem+0xb0>
 800787e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007882:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007886:	b922      	cbnz	r2, 8007892 <quorem+0xf2>
 8007888:	3b04      	subs	r3, #4
 800788a:	429d      	cmp	r5, r3
 800788c:	461a      	mov	r2, r3
 800788e:	d30a      	bcc.n	80078a6 <quorem+0x106>
 8007890:	613c      	str	r4, [r7, #16]
 8007892:	4630      	mov	r0, r6
 8007894:	b003      	add	sp, #12
 8007896:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800789a:	6812      	ldr	r2, [r2, #0]
 800789c:	3b04      	subs	r3, #4
 800789e:	2a00      	cmp	r2, #0
 80078a0:	d1cc      	bne.n	800783c <quorem+0x9c>
 80078a2:	3c01      	subs	r4, #1
 80078a4:	e7c7      	b.n	8007836 <quorem+0x96>
 80078a6:	6812      	ldr	r2, [r2, #0]
 80078a8:	3b04      	subs	r3, #4
 80078aa:	2a00      	cmp	r2, #0
 80078ac:	d1f0      	bne.n	8007890 <quorem+0xf0>
 80078ae:	3c01      	subs	r4, #1
 80078b0:	e7eb      	b.n	800788a <quorem+0xea>
 80078b2:	2000      	movs	r0, #0
 80078b4:	e7ee      	b.n	8007894 <quorem+0xf4>
	...

080078b8 <_dtoa_r>:
 80078b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078bc:	ed2d 8b02 	vpush	{d8}
 80078c0:	ec57 6b10 	vmov	r6, r7, d0
 80078c4:	b095      	sub	sp, #84	; 0x54
 80078c6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80078c8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80078cc:	9105      	str	r1, [sp, #20]
 80078ce:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80078d2:	4604      	mov	r4, r0
 80078d4:	9209      	str	r2, [sp, #36]	; 0x24
 80078d6:	930f      	str	r3, [sp, #60]	; 0x3c
 80078d8:	b975      	cbnz	r5, 80078f8 <_dtoa_r+0x40>
 80078da:	2010      	movs	r0, #16
 80078dc:	f7fe f866 	bl	80059ac <malloc>
 80078e0:	4602      	mov	r2, r0
 80078e2:	6260      	str	r0, [r4, #36]	; 0x24
 80078e4:	b920      	cbnz	r0, 80078f0 <_dtoa_r+0x38>
 80078e6:	4bb2      	ldr	r3, [pc, #712]	; (8007bb0 <_dtoa_r+0x2f8>)
 80078e8:	21ea      	movs	r1, #234	; 0xea
 80078ea:	48b2      	ldr	r0, [pc, #712]	; (8007bb4 <_dtoa_r+0x2fc>)
 80078ec:	f002 f898 	bl	8009a20 <__assert_func>
 80078f0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80078f4:	6005      	str	r5, [r0, #0]
 80078f6:	60c5      	str	r5, [r0, #12]
 80078f8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80078fa:	6819      	ldr	r1, [r3, #0]
 80078fc:	b151      	cbz	r1, 8007914 <_dtoa_r+0x5c>
 80078fe:	685a      	ldr	r2, [r3, #4]
 8007900:	604a      	str	r2, [r1, #4]
 8007902:	2301      	movs	r3, #1
 8007904:	4093      	lsls	r3, r2
 8007906:	608b      	str	r3, [r1, #8]
 8007908:	4620      	mov	r0, r4
 800790a:	f001 fa67 	bl	8008ddc <_Bfree>
 800790e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007910:	2200      	movs	r2, #0
 8007912:	601a      	str	r2, [r3, #0]
 8007914:	1e3b      	subs	r3, r7, #0
 8007916:	bfb9      	ittee	lt
 8007918:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800791c:	9303      	strlt	r3, [sp, #12]
 800791e:	2300      	movge	r3, #0
 8007920:	f8c8 3000 	strge.w	r3, [r8]
 8007924:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8007928:	4ba3      	ldr	r3, [pc, #652]	; (8007bb8 <_dtoa_r+0x300>)
 800792a:	bfbc      	itt	lt
 800792c:	2201      	movlt	r2, #1
 800792e:	f8c8 2000 	strlt.w	r2, [r8]
 8007932:	ea33 0309 	bics.w	r3, r3, r9
 8007936:	d11b      	bne.n	8007970 <_dtoa_r+0xb8>
 8007938:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800793a:	f242 730f 	movw	r3, #9999	; 0x270f
 800793e:	6013      	str	r3, [r2, #0]
 8007940:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007944:	4333      	orrs	r3, r6
 8007946:	f000 857a 	beq.w	800843e <_dtoa_r+0xb86>
 800794a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800794c:	b963      	cbnz	r3, 8007968 <_dtoa_r+0xb0>
 800794e:	4b9b      	ldr	r3, [pc, #620]	; (8007bbc <_dtoa_r+0x304>)
 8007950:	e024      	b.n	800799c <_dtoa_r+0xe4>
 8007952:	4b9b      	ldr	r3, [pc, #620]	; (8007bc0 <_dtoa_r+0x308>)
 8007954:	9300      	str	r3, [sp, #0]
 8007956:	3308      	adds	r3, #8
 8007958:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800795a:	6013      	str	r3, [r2, #0]
 800795c:	9800      	ldr	r0, [sp, #0]
 800795e:	b015      	add	sp, #84	; 0x54
 8007960:	ecbd 8b02 	vpop	{d8}
 8007964:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007968:	4b94      	ldr	r3, [pc, #592]	; (8007bbc <_dtoa_r+0x304>)
 800796a:	9300      	str	r3, [sp, #0]
 800796c:	3303      	adds	r3, #3
 800796e:	e7f3      	b.n	8007958 <_dtoa_r+0xa0>
 8007970:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007974:	2200      	movs	r2, #0
 8007976:	ec51 0b17 	vmov	r0, r1, d7
 800797a:	2300      	movs	r3, #0
 800797c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8007980:	f7f9 f8a2 	bl	8000ac8 <__aeabi_dcmpeq>
 8007984:	4680      	mov	r8, r0
 8007986:	b158      	cbz	r0, 80079a0 <_dtoa_r+0xe8>
 8007988:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800798a:	2301      	movs	r3, #1
 800798c:	6013      	str	r3, [r2, #0]
 800798e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007990:	2b00      	cmp	r3, #0
 8007992:	f000 8551 	beq.w	8008438 <_dtoa_r+0xb80>
 8007996:	488b      	ldr	r0, [pc, #556]	; (8007bc4 <_dtoa_r+0x30c>)
 8007998:	6018      	str	r0, [r3, #0]
 800799a:	1e43      	subs	r3, r0, #1
 800799c:	9300      	str	r3, [sp, #0]
 800799e:	e7dd      	b.n	800795c <_dtoa_r+0xa4>
 80079a0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 80079a4:	aa12      	add	r2, sp, #72	; 0x48
 80079a6:	a913      	add	r1, sp, #76	; 0x4c
 80079a8:	4620      	mov	r0, r4
 80079aa:	f001 fdbf 	bl	800952c <__d2b>
 80079ae:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80079b2:	4683      	mov	fp, r0
 80079b4:	2d00      	cmp	r5, #0
 80079b6:	d07c      	beq.n	8007ab2 <_dtoa_r+0x1fa>
 80079b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079ba:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 80079be:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80079c2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 80079c6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80079ca:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80079ce:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80079d2:	4b7d      	ldr	r3, [pc, #500]	; (8007bc8 <_dtoa_r+0x310>)
 80079d4:	2200      	movs	r2, #0
 80079d6:	4630      	mov	r0, r6
 80079d8:	4639      	mov	r1, r7
 80079da:	f7f8 fc55 	bl	8000288 <__aeabi_dsub>
 80079de:	a36e      	add	r3, pc, #440	; (adr r3, 8007b98 <_dtoa_r+0x2e0>)
 80079e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079e4:	f7f8 fe08 	bl	80005f8 <__aeabi_dmul>
 80079e8:	a36d      	add	r3, pc, #436	; (adr r3, 8007ba0 <_dtoa_r+0x2e8>)
 80079ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079ee:	f7f8 fc4d 	bl	800028c <__adddf3>
 80079f2:	4606      	mov	r6, r0
 80079f4:	4628      	mov	r0, r5
 80079f6:	460f      	mov	r7, r1
 80079f8:	f7f8 fd94 	bl	8000524 <__aeabi_i2d>
 80079fc:	a36a      	add	r3, pc, #424	; (adr r3, 8007ba8 <_dtoa_r+0x2f0>)
 80079fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a02:	f7f8 fdf9 	bl	80005f8 <__aeabi_dmul>
 8007a06:	4602      	mov	r2, r0
 8007a08:	460b      	mov	r3, r1
 8007a0a:	4630      	mov	r0, r6
 8007a0c:	4639      	mov	r1, r7
 8007a0e:	f7f8 fc3d 	bl	800028c <__adddf3>
 8007a12:	4606      	mov	r6, r0
 8007a14:	460f      	mov	r7, r1
 8007a16:	f7f9 f89f 	bl	8000b58 <__aeabi_d2iz>
 8007a1a:	2200      	movs	r2, #0
 8007a1c:	4682      	mov	sl, r0
 8007a1e:	2300      	movs	r3, #0
 8007a20:	4630      	mov	r0, r6
 8007a22:	4639      	mov	r1, r7
 8007a24:	f7f9 f85a 	bl	8000adc <__aeabi_dcmplt>
 8007a28:	b148      	cbz	r0, 8007a3e <_dtoa_r+0x186>
 8007a2a:	4650      	mov	r0, sl
 8007a2c:	f7f8 fd7a 	bl	8000524 <__aeabi_i2d>
 8007a30:	4632      	mov	r2, r6
 8007a32:	463b      	mov	r3, r7
 8007a34:	f7f9 f848 	bl	8000ac8 <__aeabi_dcmpeq>
 8007a38:	b908      	cbnz	r0, 8007a3e <_dtoa_r+0x186>
 8007a3a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007a3e:	f1ba 0f16 	cmp.w	sl, #22
 8007a42:	d854      	bhi.n	8007aee <_dtoa_r+0x236>
 8007a44:	4b61      	ldr	r3, [pc, #388]	; (8007bcc <_dtoa_r+0x314>)
 8007a46:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007a4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a4e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007a52:	f7f9 f843 	bl	8000adc <__aeabi_dcmplt>
 8007a56:	2800      	cmp	r0, #0
 8007a58:	d04b      	beq.n	8007af2 <_dtoa_r+0x23a>
 8007a5a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8007a5e:	2300      	movs	r3, #0
 8007a60:	930e      	str	r3, [sp, #56]	; 0x38
 8007a62:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007a64:	1b5d      	subs	r5, r3, r5
 8007a66:	1e6b      	subs	r3, r5, #1
 8007a68:	9304      	str	r3, [sp, #16]
 8007a6a:	bf43      	ittte	mi
 8007a6c:	2300      	movmi	r3, #0
 8007a6e:	f1c5 0801 	rsbmi	r8, r5, #1
 8007a72:	9304      	strmi	r3, [sp, #16]
 8007a74:	f04f 0800 	movpl.w	r8, #0
 8007a78:	f1ba 0f00 	cmp.w	sl, #0
 8007a7c:	db3b      	blt.n	8007af6 <_dtoa_r+0x23e>
 8007a7e:	9b04      	ldr	r3, [sp, #16]
 8007a80:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8007a84:	4453      	add	r3, sl
 8007a86:	9304      	str	r3, [sp, #16]
 8007a88:	2300      	movs	r3, #0
 8007a8a:	9306      	str	r3, [sp, #24]
 8007a8c:	9b05      	ldr	r3, [sp, #20]
 8007a8e:	2b09      	cmp	r3, #9
 8007a90:	d869      	bhi.n	8007b66 <_dtoa_r+0x2ae>
 8007a92:	2b05      	cmp	r3, #5
 8007a94:	bfc4      	itt	gt
 8007a96:	3b04      	subgt	r3, #4
 8007a98:	9305      	strgt	r3, [sp, #20]
 8007a9a:	9b05      	ldr	r3, [sp, #20]
 8007a9c:	f1a3 0302 	sub.w	r3, r3, #2
 8007aa0:	bfcc      	ite	gt
 8007aa2:	2500      	movgt	r5, #0
 8007aa4:	2501      	movle	r5, #1
 8007aa6:	2b03      	cmp	r3, #3
 8007aa8:	d869      	bhi.n	8007b7e <_dtoa_r+0x2c6>
 8007aaa:	e8df f003 	tbb	[pc, r3]
 8007aae:	4e2c      	.short	0x4e2c
 8007ab0:	5a4c      	.short	0x5a4c
 8007ab2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8007ab6:	441d      	add	r5, r3
 8007ab8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007abc:	2b20      	cmp	r3, #32
 8007abe:	bfc1      	itttt	gt
 8007ac0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007ac4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007ac8:	fa09 f303 	lslgt.w	r3, r9, r3
 8007acc:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007ad0:	bfda      	itte	le
 8007ad2:	f1c3 0320 	rsble	r3, r3, #32
 8007ad6:	fa06 f003 	lslle.w	r0, r6, r3
 8007ada:	4318      	orrgt	r0, r3
 8007adc:	f7f8 fd12 	bl	8000504 <__aeabi_ui2d>
 8007ae0:	2301      	movs	r3, #1
 8007ae2:	4606      	mov	r6, r0
 8007ae4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007ae8:	3d01      	subs	r5, #1
 8007aea:	9310      	str	r3, [sp, #64]	; 0x40
 8007aec:	e771      	b.n	80079d2 <_dtoa_r+0x11a>
 8007aee:	2301      	movs	r3, #1
 8007af0:	e7b6      	b.n	8007a60 <_dtoa_r+0x1a8>
 8007af2:	900e      	str	r0, [sp, #56]	; 0x38
 8007af4:	e7b5      	b.n	8007a62 <_dtoa_r+0x1aa>
 8007af6:	f1ca 0300 	rsb	r3, sl, #0
 8007afa:	9306      	str	r3, [sp, #24]
 8007afc:	2300      	movs	r3, #0
 8007afe:	eba8 080a 	sub.w	r8, r8, sl
 8007b02:	930d      	str	r3, [sp, #52]	; 0x34
 8007b04:	e7c2      	b.n	8007a8c <_dtoa_r+0x1d4>
 8007b06:	2300      	movs	r3, #0
 8007b08:	9308      	str	r3, [sp, #32]
 8007b0a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	dc39      	bgt.n	8007b84 <_dtoa_r+0x2cc>
 8007b10:	f04f 0901 	mov.w	r9, #1
 8007b14:	f8cd 9004 	str.w	r9, [sp, #4]
 8007b18:	464b      	mov	r3, r9
 8007b1a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8007b1e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007b20:	2200      	movs	r2, #0
 8007b22:	6042      	str	r2, [r0, #4]
 8007b24:	2204      	movs	r2, #4
 8007b26:	f102 0614 	add.w	r6, r2, #20
 8007b2a:	429e      	cmp	r6, r3
 8007b2c:	6841      	ldr	r1, [r0, #4]
 8007b2e:	d92f      	bls.n	8007b90 <_dtoa_r+0x2d8>
 8007b30:	4620      	mov	r0, r4
 8007b32:	f001 f913 	bl	8008d5c <_Balloc>
 8007b36:	9000      	str	r0, [sp, #0]
 8007b38:	2800      	cmp	r0, #0
 8007b3a:	d14b      	bne.n	8007bd4 <_dtoa_r+0x31c>
 8007b3c:	4b24      	ldr	r3, [pc, #144]	; (8007bd0 <_dtoa_r+0x318>)
 8007b3e:	4602      	mov	r2, r0
 8007b40:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007b44:	e6d1      	b.n	80078ea <_dtoa_r+0x32>
 8007b46:	2301      	movs	r3, #1
 8007b48:	e7de      	b.n	8007b08 <_dtoa_r+0x250>
 8007b4a:	2300      	movs	r3, #0
 8007b4c:	9308      	str	r3, [sp, #32]
 8007b4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b50:	eb0a 0903 	add.w	r9, sl, r3
 8007b54:	f109 0301 	add.w	r3, r9, #1
 8007b58:	2b01      	cmp	r3, #1
 8007b5a:	9301      	str	r3, [sp, #4]
 8007b5c:	bfb8      	it	lt
 8007b5e:	2301      	movlt	r3, #1
 8007b60:	e7dd      	b.n	8007b1e <_dtoa_r+0x266>
 8007b62:	2301      	movs	r3, #1
 8007b64:	e7f2      	b.n	8007b4c <_dtoa_r+0x294>
 8007b66:	2501      	movs	r5, #1
 8007b68:	2300      	movs	r3, #0
 8007b6a:	9305      	str	r3, [sp, #20]
 8007b6c:	9508      	str	r5, [sp, #32]
 8007b6e:	f04f 39ff 	mov.w	r9, #4294967295	; 0xffffffff
 8007b72:	2200      	movs	r2, #0
 8007b74:	f8cd 9004 	str.w	r9, [sp, #4]
 8007b78:	2312      	movs	r3, #18
 8007b7a:	9209      	str	r2, [sp, #36]	; 0x24
 8007b7c:	e7cf      	b.n	8007b1e <_dtoa_r+0x266>
 8007b7e:	2301      	movs	r3, #1
 8007b80:	9308      	str	r3, [sp, #32]
 8007b82:	e7f4      	b.n	8007b6e <_dtoa_r+0x2b6>
 8007b84:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8007b88:	f8cd 9004 	str.w	r9, [sp, #4]
 8007b8c:	464b      	mov	r3, r9
 8007b8e:	e7c6      	b.n	8007b1e <_dtoa_r+0x266>
 8007b90:	3101      	adds	r1, #1
 8007b92:	6041      	str	r1, [r0, #4]
 8007b94:	0052      	lsls	r2, r2, #1
 8007b96:	e7c6      	b.n	8007b26 <_dtoa_r+0x26e>
 8007b98:	636f4361 	.word	0x636f4361
 8007b9c:	3fd287a7 	.word	0x3fd287a7
 8007ba0:	8b60c8b3 	.word	0x8b60c8b3
 8007ba4:	3fc68a28 	.word	0x3fc68a28
 8007ba8:	509f79fb 	.word	0x509f79fb
 8007bac:	3fd34413 	.word	0x3fd34413
 8007bb0:	0800a356 	.word	0x0800a356
 8007bb4:	0800a36d 	.word	0x0800a36d
 8007bb8:	7ff00000 	.word	0x7ff00000
 8007bbc:	0800a352 	.word	0x0800a352
 8007bc0:	0800a349 	.word	0x0800a349
 8007bc4:	0800a1c9 	.word	0x0800a1c9
 8007bc8:	3ff80000 	.word	0x3ff80000
 8007bcc:	0800a4e8 	.word	0x0800a4e8
 8007bd0:	0800a3cc 	.word	0x0800a3cc
 8007bd4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007bd6:	9a00      	ldr	r2, [sp, #0]
 8007bd8:	601a      	str	r2, [r3, #0]
 8007bda:	9b01      	ldr	r3, [sp, #4]
 8007bdc:	2b0e      	cmp	r3, #14
 8007bde:	f200 80ad 	bhi.w	8007d3c <_dtoa_r+0x484>
 8007be2:	2d00      	cmp	r5, #0
 8007be4:	f000 80aa 	beq.w	8007d3c <_dtoa_r+0x484>
 8007be8:	f1ba 0f00 	cmp.w	sl, #0
 8007bec:	dd36      	ble.n	8007c5c <_dtoa_r+0x3a4>
 8007bee:	4ac3      	ldr	r2, [pc, #780]	; (8007efc <_dtoa_r+0x644>)
 8007bf0:	f00a 030f 	and.w	r3, sl, #15
 8007bf4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8007bf8:	ed93 7b00 	vldr	d7, [r3]
 8007bfc:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8007c00:	ea4f 172a 	mov.w	r7, sl, asr #4
 8007c04:	eeb0 8a47 	vmov.f32	s16, s14
 8007c08:	eef0 8a67 	vmov.f32	s17, s15
 8007c0c:	d016      	beq.n	8007c3c <_dtoa_r+0x384>
 8007c0e:	4bbc      	ldr	r3, [pc, #752]	; (8007f00 <_dtoa_r+0x648>)
 8007c10:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007c14:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007c18:	f7f8 fe18 	bl	800084c <__aeabi_ddiv>
 8007c1c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c20:	f007 070f 	and.w	r7, r7, #15
 8007c24:	2503      	movs	r5, #3
 8007c26:	4eb6      	ldr	r6, [pc, #728]	; (8007f00 <_dtoa_r+0x648>)
 8007c28:	b957      	cbnz	r7, 8007c40 <_dtoa_r+0x388>
 8007c2a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007c2e:	ec53 2b18 	vmov	r2, r3, d8
 8007c32:	f7f8 fe0b 	bl	800084c <__aeabi_ddiv>
 8007c36:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c3a:	e029      	b.n	8007c90 <_dtoa_r+0x3d8>
 8007c3c:	2502      	movs	r5, #2
 8007c3e:	e7f2      	b.n	8007c26 <_dtoa_r+0x36e>
 8007c40:	07f9      	lsls	r1, r7, #31
 8007c42:	d508      	bpl.n	8007c56 <_dtoa_r+0x39e>
 8007c44:	ec51 0b18 	vmov	r0, r1, d8
 8007c48:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007c4c:	f7f8 fcd4 	bl	80005f8 <__aeabi_dmul>
 8007c50:	ec41 0b18 	vmov	d8, r0, r1
 8007c54:	3501      	adds	r5, #1
 8007c56:	107f      	asrs	r7, r7, #1
 8007c58:	3608      	adds	r6, #8
 8007c5a:	e7e5      	b.n	8007c28 <_dtoa_r+0x370>
 8007c5c:	f000 80a6 	beq.w	8007dac <_dtoa_r+0x4f4>
 8007c60:	f1ca 0600 	rsb	r6, sl, #0
 8007c64:	4ba5      	ldr	r3, [pc, #660]	; (8007efc <_dtoa_r+0x644>)
 8007c66:	4fa6      	ldr	r7, [pc, #664]	; (8007f00 <_dtoa_r+0x648>)
 8007c68:	f006 020f 	and.w	r2, r6, #15
 8007c6c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007c70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c74:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007c78:	f7f8 fcbe 	bl	80005f8 <__aeabi_dmul>
 8007c7c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c80:	1136      	asrs	r6, r6, #4
 8007c82:	2300      	movs	r3, #0
 8007c84:	2502      	movs	r5, #2
 8007c86:	2e00      	cmp	r6, #0
 8007c88:	f040 8085 	bne.w	8007d96 <_dtoa_r+0x4de>
 8007c8c:	2b00      	cmp	r3, #0
 8007c8e:	d1d2      	bne.n	8007c36 <_dtoa_r+0x37e>
 8007c90:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007c92:	2b00      	cmp	r3, #0
 8007c94:	f000 808c 	beq.w	8007db0 <_dtoa_r+0x4f8>
 8007c98:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007c9c:	4b99      	ldr	r3, [pc, #612]	; (8007f04 <_dtoa_r+0x64c>)
 8007c9e:	2200      	movs	r2, #0
 8007ca0:	4630      	mov	r0, r6
 8007ca2:	4639      	mov	r1, r7
 8007ca4:	f7f8 ff1a 	bl	8000adc <__aeabi_dcmplt>
 8007ca8:	2800      	cmp	r0, #0
 8007caa:	f000 8081 	beq.w	8007db0 <_dtoa_r+0x4f8>
 8007cae:	9b01      	ldr	r3, [sp, #4]
 8007cb0:	2b00      	cmp	r3, #0
 8007cb2:	d07d      	beq.n	8007db0 <_dtoa_r+0x4f8>
 8007cb4:	f1b9 0f00 	cmp.w	r9, #0
 8007cb8:	dd3c      	ble.n	8007d34 <_dtoa_r+0x47c>
 8007cba:	f10a 33ff 	add.w	r3, sl, #4294967295	; 0xffffffff
 8007cbe:	9307      	str	r3, [sp, #28]
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	4b91      	ldr	r3, [pc, #580]	; (8007f08 <_dtoa_r+0x650>)
 8007cc4:	4630      	mov	r0, r6
 8007cc6:	4639      	mov	r1, r7
 8007cc8:	f7f8 fc96 	bl	80005f8 <__aeabi_dmul>
 8007ccc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007cd0:	3501      	adds	r5, #1
 8007cd2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8007cd6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007cda:	4628      	mov	r0, r5
 8007cdc:	f7f8 fc22 	bl	8000524 <__aeabi_i2d>
 8007ce0:	4632      	mov	r2, r6
 8007ce2:	463b      	mov	r3, r7
 8007ce4:	f7f8 fc88 	bl	80005f8 <__aeabi_dmul>
 8007ce8:	4b88      	ldr	r3, [pc, #544]	; (8007f0c <_dtoa_r+0x654>)
 8007cea:	2200      	movs	r2, #0
 8007cec:	f7f8 face 	bl	800028c <__adddf3>
 8007cf0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007cf4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007cf8:	9303      	str	r3, [sp, #12]
 8007cfa:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	d15c      	bne.n	8007dba <_dtoa_r+0x502>
 8007d00:	4b83      	ldr	r3, [pc, #524]	; (8007f10 <_dtoa_r+0x658>)
 8007d02:	2200      	movs	r2, #0
 8007d04:	4630      	mov	r0, r6
 8007d06:	4639      	mov	r1, r7
 8007d08:	f7f8 fabe 	bl	8000288 <__aeabi_dsub>
 8007d0c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007d10:	4606      	mov	r6, r0
 8007d12:	460f      	mov	r7, r1
 8007d14:	f7f8 ff00 	bl	8000b18 <__aeabi_dcmpgt>
 8007d18:	2800      	cmp	r0, #0
 8007d1a:	f040 8296 	bne.w	800824a <_dtoa_r+0x992>
 8007d1e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007d22:	4630      	mov	r0, r6
 8007d24:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007d28:	4639      	mov	r1, r7
 8007d2a:	f7f8 fed7 	bl	8000adc <__aeabi_dcmplt>
 8007d2e:	2800      	cmp	r0, #0
 8007d30:	f040 8288 	bne.w	8008244 <_dtoa_r+0x98c>
 8007d34:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8007d38:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8007d3c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007d3e:	2b00      	cmp	r3, #0
 8007d40:	f2c0 8158 	blt.w	8007ff4 <_dtoa_r+0x73c>
 8007d44:	f1ba 0f0e 	cmp.w	sl, #14
 8007d48:	f300 8154 	bgt.w	8007ff4 <_dtoa_r+0x73c>
 8007d4c:	4b6b      	ldr	r3, [pc, #428]	; (8007efc <_dtoa_r+0x644>)
 8007d4e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007d52:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007d56:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d58:	2b00      	cmp	r3, #0
 8007d5a:	f280 80e3 	bge.w	8007f24 <_dtoa_r+0x66c>
 8007d5e:	9b01      	ldr	r3, [sp, #4]
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	f300 80df 	bgt.w	8007f24 <_dtoa_r+0x66c>
 8007d66:	f040 826d 	bne.w	8008244 <_dtoa_r+0x98c>
 8007d6a:	4b69      	ldr	r3, [pc, #420]	; (8007f10 <_dtoa_r+0x658>)
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	4640      	mov	r0, r8
 8007d70:	4649      	mov	r1, r9
 8007d72:	f7f8 fc41 	bl	80005f8 <__aeabi_dmul>
 8007d76:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007d7a:	f7f8 fec3 	bl	8000b04 <__aeabi_dcmpge>
 8007d7e:	9e01      	ldr	r6, [sp, #4]
 8007d80:	4637      	mov	r7, r6
 8007d82:	2800      	cmp	r0, #0
 8007d84:	f040 8243 	bne.w	800820e <_dtoa_r+0x956>
 8007d88:	9d00      	ldr	r5, [sp, #0]
 8007d8a:	2331      	movs	r3, #49	; 0x31
 8007d8c:	f805 3b01 	strb.w	r3, [r5], #1
 8007d90:	f10a 0a01 	add.w	sl, sl, #1
 8007d94:	e23f      	b.n	8008216 <_dtoa_r+0x95e>
 8007d96:	07f2      	lsls	r2, r6, #31
 8007d98:	d505      	bpl.n	8007da6 <_dtoa_r+0x4ee>
 8007d9a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007d9e:	f7f8 fc2b 	bl	80005f8 <__aeabi_dmul>
 8007da2:	3501      	adds	r5, #1
 8007da4:	2301      	movs	r3, #1
 8007da6:	1076      	asrs	r6, r6, #1
 8007da8:	3708      	adds	r7, #8
 8007daa:	e76c      	b.n	8007c86 <_dtoa_r+0x3ce>
 8007dac:	2502      	movs	r5, #2
 8007dae:	e76f      	b.n	8007c90 <_dtoa_r+0x3d8>
 8007db0:	9b01      	ldr	r3, [sp, #4]
 8007db2:	f8cd a01c 	str.w	sl, [sp, #28]
 8007db6:	930c      	str	r3, [sp, #48]	; 0x30
 8007db8:	e78d      	b.n	8007cd6 <_dtoa_r+0x41e>
 8007dba:	9900      	ldr	r1, [sp, #0]
 8007dbc:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007dbe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007dc0:	4b4e      	ldr	r3, [pc, #312]	; (8007efc <_dtoa_r+0x644>)
 8007dc2:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007dc6:	4401      	add	r1, r0
 8007dc8:	9102      	str	r1, [sp, #8]
 8007dca:	9908      	ldr	r1, [sp, #32]
 8007dcc:	eeb0 8a47 	vmov.f32	s16, s14
 8007dd0:	eef0 8a67 	vmov.f32	s17, s15
 8007dd4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007dd8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007ddc:	2900      	cmp	r1, #0
 8007dde:	d045      	beq.n	8007e6c <_dtoa_r+0x5b4>
 8007de0:	494c      	ldr	r1, [pc, #304]	; (8007f14 <_dtoa_r+0x65c>)
 8007de2:	2000      	movs	r0, #0
 8007de4:	f7f8 fd32 	bl	800084c <__aeabi_ddiv>
 8007de8:	ec53 2b18 	vmov	r2, r3, d8
 8007dec:	f7f8 fa4c 	bl	8000288 <__aeabi_dsub>
 8007df0:	9d00      	ldr	r5, [sp, #0]
 8007df2:	ec41 0b18 	vmov	d8, r0, r1
 8007df6:	4639      	mov	r1, r7
 8007df8:	4630      	mov	r0, r6
 8007dfa:	f7f8 fead 	bl	8000b58 <__aeabi_d2iz>
 8007dfe:	900c      	str	r0, [sp, #48]	; 0x30
 8007e00:	f7f8 fb90 	bl	8000524 <__aeabi_i2d>
 8007e04:	4602      	mov	r2, r0
 8007e06:	460b      	mov	r3, r1
 8007e08:	4630      	mov	r0, r6
 8007e0a:	4639      	mov	r1, r7
 8007e0c:	f7f8 fa3c 	bl	8000288 <__aeabi_dsub>
 8007e10:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007e12:	3330      	adds	r3, #48	; 0x30
 8007e14:	f805 3b01 	strb.w	r3, [r5], #1
 8007e18:	ec53 2b18 	vmov	r2, r3, d8
 8007e1c:	4606      	mov	r6, r0
 8007e1e:	460f      	mov	r7, r1
 8007e20:	f7f8 fe5c 	bl	8000adc <__aeabi_dcmplt>
 8007e24:	2800      	cmp	r0, #0
 8007e26:	d165      	bne.n	8007ef4 <_dtoa_r+0x63c>
 8007e28:	4632      	mov	r2, r6
 8007e2a:	463b      	mov	r3, r7
 8007e2c:	4935      	ldr	r1, [pc, #212]	; (8007f04 <_dtoa_r+0x64c>)
 8007e2e:	2000      	movs	r0, #0
 8007e30:	f7f8 fa2a 	bl	8000288 <__aeabi_dsub>
 8007e34:	ec53 2b18 	vmov	r2, r3, d8
 8007e38:	f7f8 fe50 	bl	8000adc <__aeabi_dcmplt>
 8007e3c:	2800      	cmp	r0, #0
 8007e3e:	f040 80b9 	bne.w	8007fb4 <_dtoa_r+0x6fc>
 8007e42:	9b02      	ldr	r3, [sp, #8]
 8007e44:	429d      	cmp	r5, r3
 8007e46:	f43f af75 	beq.w	8007d34 <_dtoa_r+0x47c>
 8007e4a:	4b2f      	ldr	r3, [pc, #188]	; (8007f08 <_dtoa_r+0x650>)
 8007e4c:	ec51 0b18 	vmov	r0, r1, d8
 8007e50:	2200      	movs	r2, #0
 8007e52:	f7f8 fbd1 	bl	80005f8 <__aeabi_dmul>
 8007e56:	4b2c      	ldr	r3, [pc, #176]	; (8007f08 <_dtoa_r+0x650>)
 8007e58:	ec41 0b18 	vmov	d8, r0, r1
 8007e5c:	2200      	movs	r2, #0
 8007e5e:	4630      	mov	r0, r6
 8007e60:	4639      	mov	r1, r7
 8007e62:	f7f8 fbc9 	bl	80005f8 <__aeabi_dmul>
 8007e66:	4606      	mov	r6, r0
 8007e68:	460f      	mov	r7, r1
 8007e6a:	e7c4      	b.n	8007df6 <_dtoa_r+0x53e>
 8007e6c:	ec51 0b17 	vmov	r0, r1, d7
 8007e70:	f7f8 fbc2 	bl	80005f8 <__aeabi_dmul>
 8007e74:	9b02      	ldr	r3, [sp, #8]
 8007e76:	9d00      	ldr	r5, [sp, #0]
 8007e78:	930c      	str	r3, [sp, #48]	; 0x30
 8007e7a:	ec41 0b18 	vmov	d8, r0, r1
 8007e7e:	4639      	mov	r1, r7
 8007e80:	4630      	mov	r0, r6
 8007e82:	f7f8 fe69 	bl	8000b58 <__aeabi_d2iz>
 8007e86:	9011      	str	r0, [sp, #68]	; 0x44
 8007e88:	f7f8 fb4c 	bl	8000524 <__aeabi_i2d>
 8007e8c:	4602      	mov	r2, r0
 8007e8e:	460b      	mov	r3, r1
 8007e90:	4630      	mov	r0, r6
 8007e92:	4639      	mov	r1, r7
 8007e94:	f7f8 f9f8 	bl	8000288 <__aeabi_dsub>
 8007e98:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007e9a:	3330      	adds	r3, #48	; 0x30
 8007e9c:	f805 3b01 	strb.w	r3, [r5], #1
 8007ea0:	9b02      	ldr	r3, [sp, #8]
 8007ea2:	429d      	cmp	r5, r3
 8007ea4:	4606      	mov	r6, r0
 8007ea6:	460f      	mov	r7, r1
 8007ea8:	f04f 0200 	mov.w	r2, #0
 8007eac:	d134      	bne.n	8007f18 <_dtoa_r+0x660>
 8007eae:	4b19      	ldr	r3, [pc, #100]	; (8007f14 <_dtoa_r+0x65c>)
 8007eb0:	ec51 0b18 	vmov	r0, r1, d8
 8007eb4:	f7f8 f9ea 	bl	800028c <__adddf3>
 8007eb8:	4602      	mov	r2, r0
 8007eba:	460b      	mov	r3, r1
 8007ebc:	4630      	mov	r0, r6
 8007ebe:	4639      	mov	r1, r7
 8007ec0:	f7f8 fe2a 	bl	8000b18 <__aeabi_dcmpgt>
 8007ec4:	2800      	cmp	r0, #0
 8007ec6:	d175      	bne.n	8007fb4 <_dtoa_r+0x6fc>
 8007ec8:	ec53 2b18 	vmov	r2, r3, d8
 8007ecc:	4911      	ldr	r1, [pc, #68]	; (8007f14 <_dtoa_r+0x65c>)
 8007ece:	2000      	movs	r0, #0
 8007ed0:	f7f8 f9da 	bl	8000288 <__aeabi_dsub>
 8007ed4:	4602      	mov	r2, r0
 8007ed6:	460b      	mov	r3, r1
 8007ed8:	4630      	mov	r0, r6
 8007eda:	4639      	mov	r1, r7
 8007edc:	f7f8 fdfe 	bl	8000adc <__aeabi_dcmplt>
 8007ee0:	2800      	cmp	r0, #0
 8007ee2:	f43f af27 	beq.w	8007d34 <_dtoa_r+0x47c>
 8007ee6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007ee8:	1e6b      	subs	r3, r5, #1
 8007eea:	930c      	str	r3, [sp, #48]	; 0x30
 8007eec:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007ef0:	2b30      	cmp	r3, #48	; 0x30
 8007ef2:	d0f8      	beq.n	8007ee6 <_dtoa_r+0x62e>
 8007ef4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8007ef8:	e04a      	b.n	8007f90 <_dtoa_r+0x6d8>
 8007efa:	bf00      	nop
 8007efc:	0800a4e8 	.word	0x0800a4e8
 8007f00:	0800a4c0 	.word	0x0800a4c0
 8007f04:	3ff00000 	.word	0x3ff00000
 8007f08:	40240000 	.word	0x40240000
 8007f0c:	401c0000 	.word	0x401c0000
 8007f10:	40140000 	.word	0x40140000
 8007f14:	3fe00000 	.word	0x3fe00000
 8007f18:	4baf      	ldr	r3, [pc, #700]	; (80081d8 <_dtoa_r+0x920>)
 8007f1a:	f7f8 fb6d 	bl	80005f8 <__aeabi_dmul>
 8007f1e:	4606      	mov	r6, r0
 8007f20:	460f      	mov	r7, r1
 8007f22:	e7ac      	b.n	8007e7e <_dtoa_r+0x5c6>
 8007f24:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007f28:	9d00      	ldr	r5, [sp, #0]
 8007f2a:	4642      	mov	r2, r8
 8007f2c:	464b      	mov	r3, r9
 8007f2e:	4630      	mov	r0, r6
 8007f30:	4639      	mov	r1, r7
 8007f32:	f7f8 fc8b 	bl	800084c <__aeabi_ddiv>
 8007f36:	f7f8 fe0f 	bl	8000b58 <__aeabi_d2iz>
 8007f3a:	9002      	str	r0, [sp, #8]
 8007f3c:	f7f8 faf2 	bl	8000524 <__aeabi_i2d>
 8007f40:	4642      	mov	r2, r8
 8007f42:	464b      	mov	r3, r9
 8007f44:	f7f8 fb58 	bl	80005f8 <__aeabi_dmul>
 8007f48:	4602      	mov	r2, r0
 8007f4a:	460b      	mov	r3, r1
 8007f4c:	4630      	mov	r0, r6
 8007f4e:	4639      	mov	r1, r7
 8007f50:	f7f8 f99a 	bl	8000288 <__aeabi_dsub>
 8007f54:	9e02      	ldr	r6, [sp, #8]
 8007f56:	9f01      	ldr	r7, [sp, #4]
 8007f58:	3630      	adds	r6, #48	; 0x30
 8007f5a:	f805 6b01 	strb.w	r6, [r5], #1
 8007f5e:	9e00      	ldr	r6, [sp, #0]
 8007f60:	1bae      	subs	r6, r5, r6
 8007f62:	42b7      	cmp	r7, r6
 8007f64:	4602      	mov	r2, r0
 8007f66:	460b      	mov	r3, r1
 8007f68:	d137      	bne.n	8007fda <_dtoa_r+0x722>
 8007f6a:	f7f8 f98f 	bl	800028c <__adddf3>
 8007f6e:	4642      	mov	r2, r8
 8007f70:	464b      	mov	r3, r9
 8007f72:	4606      	mov	r6, r0
 8007f74:	460f      	mov	r7, r1
 8007f76:	f7f8 fdcf 	bl	8000b18 <__aeabi_dcmpgt>
 8007f7a:	b9c8      	cbnz	r0, 8007fb0 <_dtoa_r+0x6f8>
 8007f7c:	4642      	mov	r2, r8
 8007f7e:	464b      	mov	r3, r9
 8007f80:	4630      	mov	r0, r6
 8007f82:	4639      	mov	r1, r7
 8007f84:	f7f8 fda0 	bl	8000ac8 <__aeabi_dcmpeq>
 8007f88:	b110      	cbz	r0, 8007f90 <_dtoa_r+0x6d8>
 8007f8a:	9b02      	ldr	r3, [sp, #8]
 8007f8c:	07d9      	lsls	r1, r3, #31
 8007f8e:	d40f      	bmi.n	8007fb0 <_dtoa_r+0x6f8>
 8007f90:	4620      	mov	r0, r4
 8007f92:	4659      	mov	r1, fp
 8007f94:	f000 ff22 	bl	8008ddc <_Bfree>
 8007f98:	2300      	movs	r3, #0
 8007f9a:	702b      	strb	r3, [r5, #0]
 8007f9c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007f9e:	f10a 0001 	add.w	r0, sl, #1
 8007fa2:	6018      	str	r0, [r3, #0]
 8007fa4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	f43f acd8 	beq.w	800795c <_dtoa_r+0xa4>
 8007fac:	601d      	str	r5, [r3, #0]
 8007fae:	e4d5      	b.n	800795c <_dtoa_r+0xa4>
 8007fb0:	f8cd a01c 	str.w	sl, [sp, #28]
 8007fb4:	462b      	mov	r3, r5
 8007fb6:	461d      	mov	r5, r3
 8007fb8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007fbc:	2a39      	cmp	r2, #57	; 0x39
 8007fbe:	d108      	bne.n	8007fd2 <_dtoa_r+0x71a>
 8007fc0:	9a00      	ldr	r2, [sp, #0]
 8007fc2:	429a      	cmp	r2, r3
 8007fc4:	d1f7      	bne.n	8007fb6 <_dtoa_r+0x6fe>
 8007fc6:	9a07      	ldr	r2, [sp, #28]
 8007fc8:	9900      	ldr	r1, [sp, #0]
 8007fca:	3201      	adds	r2, #1
 8007fcc:	9207      	str	r2, [sp, #28]
 8007fce:	2230      	movs	r2, #48	; 0x30
 8007fd0:	700a      	strb	r2, [r1, #0]
 8007fd2:	781a      	ldrb	r2, [r3, #0]
 8007fd4:	3201      	adds	r2, #1
 8007fd6:	701a      	strb	r2, [r3, #0]
 8007fd8:	e78c      	b.n	8007ef4 <_dtoa_r+0x63c>
 8007fda:	4b7f      	ldr	r3, [pc, #508]	; (80081d8 <_dtoa_r+0x920>)
 8007fdc:	2200      	movs	r2, #0
 8007fde:	f7f8 fb0b 	bl	80005f8 <__aeabi_dmul>
 8007fe2:	2200      	movs	r2, #0
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	4606      	mov	r6, r0
 8007fe8:	460f      	mov	r7, r1
 8007fea:	f7f8 fd6d 	bl	8000ac8 <__aeabi_dcmpeq>
 8007fee:	2800      	cmp	r0, #0
 8007ff0:	d09b      	beq.n	8007f2a <_dtoa_r+0x672>
 8007ff2:	e7cd      	b.n	8007f90 <_dtoa_r+0x6d8>
 8007ff4:	9a08      	ldr	r2, [sp, #32]
 8007ff6:	2a00      	cmp	r2, #0
 8007ff8:	f000 80c4 	beq.w	8008184 <_dtoa_r+0x8cc>
 8007ffc:	9a05      	ldr	r2, [sp, #20]
 8007ffe:	2a01      	cmp	r2, #1
 8008000:	f300 80a8 	bgt.w	8008154 <_dtoa_r+0x89c>
 8008004:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008006:	2a00      	cmp	r2, #0
 8008008:	f000 80a0 	beq.w	800814c <_dtoa_r+0x894>
 800800c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008010:	9e06      	ldr	r6, [sp, #24]
 8008012:	4645      	mov	r5, r8
 8008014:	9a04      	ldr	r2, [sp, #16]
 8008016:	2101      	movs	r1, #1
 8008018:	441a      	add	r2, r3
 800801a:	4620      	mov	r0, r4
 800801c:	4498      	add	r8, r3
 800801e:	9204      	str	r2, [sp, #16]
 8008020:	f000 ffe2 	bl	8008fe8 <__i2b>
 8008024:	4607      	mov	r7, r0
 8008026:	2d00      	cmp	r5, #0
 8008028:	dd0b      	ble.n	8008042 <_dtoa_r+0x78a>
 800802a:	9b04      	ldr	r3, [sp, #16]
 800802c:	2b00      	cmp	r3, #0
 800802e:	dd08      	ble.n	8008042 <_dtoa_r+0x78a>
 8008030:	42ab      	cmp	r3, r5
 8008032:	9a04      	ldr	r2, [sp, #16]
 8008034:	bfa8      	it	ge
 8008036:	462b      	movge	r3, r5
 8008038:	eba8 0803 	sub.w	r8, r8, r3
 800803c:	1aed      	subs	r5, r5, r3
 800803e:	1ad3      	subs	r3, r2, r3
 8008040:	9304      	str	r3, [sp, #16]
 8008042:	9b06      	ldr	r3, [sp, #24]
 8008044:	b1fb      	cbz	r3, 8008086 <_dtoa_r+0x7ce>
 8008046:	9b08      	ldr	r3, [sp, #32]
 8008048:	2b00      	cmp	r3, #0
 800804a:	f000 809f 	beq.w	800818c <_dtoa_r+0x8d4>
 800804e:	2e00      	cmp	r6, #0
 8008050:	dd11      	ble.n	8008076 <_dtoa_r+0x7be>
 8008052:	4639      	mov	r1, r7
 8008054:	4632      	mov	r2, r6
 8008056:	4620      	mov	r0, r4
 8008058:	f001 f882 	bl	8009160 <__pow5mult>
 800805c:	465a      	mov	r2, fp
 800805e:	4601      	mov	r1, r0
 8008060:	4607      	mov	r7, r0
 8008062:	4620      	mov	r0, r4
 8008064:	f000 ffd6 	bl	8009014 <__multiply>
 8008068:	4659      	mov	r1, fp
 800806a:	9007      	str	r0, [sp, #28]
 800806c:	4620      	mov	r0, r4
 800806e:	f000 feb5 	bl	8008ddc <_Bfree>
 8008072:	9b07      	ldr	r3, [sp, #28]
 8008074:	469b      	mov	fp, r3
 8008076:	9b06      	ldr	r3, [sp, #24]
 8008078:	1b9a      	subs	r2, r3, r6
 800807a:	d004      	beq.n	8008086 <_dtoa_r+0x7ce>
 800807c:	4659      	mov	r1, fp
 800807e:	4620      	mov	r0, r4
 8008080:	f001 f86e 	bl	8009160 <__pow5mult>
 8008084:	4683      	mov	fp, r0
 8008086:	2101      	movs	r1, #1
 8008088:	4620      	mov	r0, r4
 800808a:	f000 ffad 	bl	8008fe8 <__i2b>
 800808e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008090:	2b00      	cmp	r3, #0
 8008092:	4606      	mov	r6, r0
 8008094:	dd7c      	ble.n	8008190 <_dtoa_r+0x8d8>
 8008096:	461a      	mov	r2, r3
 8008098:	4601      	mov	r1, r0
 800809a:	4620      	mov	r0, r4
 800809c:	f001 f860 	bl	8009160 <__pow5mult>
 80080a0:	9b05      	ldr	r3, [sp, #20]
 80080a2:	2b01      	cmp	r3, #1
 80080a4:	4606      	mov	r6, r0
 80080a6:	dd76      	ble.n	8008196 <_dtoa_r+0x8de>
 80080a8:	2300      	movs	r3, #0
 80080aa:	9306      	str	r3, [sp, #24]
 80080ac:	6933      	ldr	r3, [r6, #16]
 80080ae:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80080b2:	6918      	ldr	r0, [r3, #16]
 80080b4:	f000 ff48 	bl	8008f48 <__hi0bits>
 80080b8:	f1c0 0020 	rsb	r0, r0, #32
 80080bc:	9b04      	ldr	r3, [sp, #16]
 80080be:	4418      	add	r0, r3
 80080c0:	f010 001f 	ands.w	r0, r0, #31
 80080c4:	f000 8086 	beq.w	80081d4 <_dtoa_r+0x91c>
 80080c8:	f1c0 0320 	rsb	r3, r0, #32
 80080cc:	2b04      	cmp	r3, #4
 80080ce:	dd7f      	ble.n	80081d0 <_dtoa_r+0x918>
 80080d0:	f1c0 001c 	rsb	r0, r0, #28
 80080d4:	9b04      	ldr	r3, [sp, #16]
 80080d6:	4403      	add	r3, r0
 80080d8:	4480      	add	r8, r0
 80080da:	4405      	add	r5, r0
 80080dc:	9304      	str	r3, [sp, #16]
 80080de:	f1b8 0f00 	cmp.w	r8, #0
 80080e2:	dd05      	ble.n	80080f0 <_dtoa_r+0x838>
 80080e4:	4659      	mov	r1, fp
 80080e6:	4642      	mov	r2, r8
 80080e8:	4620      	mov	r0, r4
 80080ea:	f001 f893 	bl	8009214 <__lshift>
 80080ee:	4683      	mov	fp, r0
 80080f0:	9b04      	ldr	r3, [sp, #16]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	dd05      	ble.n	8008102 <_dtoa_r+0x84a>
 80080f6:	4631      	mov	r1, r6
 80080f8:	461a      	mov	r2, r3
 80080fa:	4620      	mov	r0, r4
 80080fc:	f001 f88a 	bl	8009214 <__lshift>
 8008100:	4606      	mov	r6, r0
 8008102:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008104:	2b00      	cmp	r3, #0
 8008106:	d069      	beq.n	80081dc <_dtoa_r+0x924>
 8008108:	4631      	mov	r1, r6
 800810a:	4658      	mov	r0, fp
 800810c:	f001 f8ee 	bl	80092ec <__mcmp>
 8008110:	2800      	cmp	r0, #0
 8008112:	da63      	bge.n	80081dc <_dtoa_r+0x924>
 8008114:	2300      	movs	r3, #0
 8008116:	4659      	mov	r1, fp
 8008118:	220a      	movs	r2, #10
 800811a:	4620      	mov	r0, r4
 800811c:	f000 fe80 	bl	8008e20 <__multadd>
 8008120:	9b08      	ldr	r3, [sp, #32]
 8008122:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8008126:	4683      	mov	fp, r0
 8008128:	2b00      	cmp	r3, #0
 800812a:	f000 818f 	beq.w	800844c <_dtoa_r+0xb94>
 800812e:	4639      	mov	r1, r7
 8008130:	2300      	movs	r3, #0
 8008132:	220a      	movs	r2, #10
 8008134:	4620      	mov	r0, r4
 8008136:	f000 fe73 	bl	8008e20 <__multadd>
 800813a:	f1b9 0f00 	cmp.w	r9, #0
 800813e:	4607      	mov	r7, r0
 8008140:	f300 808e 	bgt.w	8008260 <_dtoa_r+0x9a8>
 8008144:	9b05      	ldr	r3, [sp, #20]
 8008146:	2b02      	cmp	r3, #2
 8008148:	dc50      	bgt.n	80081ec <_dtoa_r+0x934>
 800814a:	e089      	b.n	8008260 <_dtoa_r+0x9a8>
 800814c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800814e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008152:	e75d      	b.n	8008010 <_dtoa_r+0x758>
 8008154:	9b01      	ldr	r3, [sp, #4]
 8008156:	1e5e      	subs	r6, r3, #1
 8008158:	9b06      	ldr	r3, [sp, #24]
 800815a:	42b3      	cmp	r3, r6
 800815c:	bfbf      	itttt	lt
 800815e:	9b06      	ldrlt	r3, [sp, #24]
 8008160:	9606      	strlt	r6, [sp, #24]
 8008162:	1af2      	sublt	r2, r6, r3
 8008164:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8008166:	bfb6      	itet	lt
 8008168:	189b      	addlt	r3, r3, r2
 800816a:	1b9e      	subge	r6, r3, r6
 800816c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800816e:	9b01      	ldr	r3, [sp, #4]
 8008170:	bfb8      	it	lt
 8008172:	2600      	movlt	r6, #0
 8008174:	2b00      	cmp	r3, #0
 8008176:	bfb5      	itete	lt
 8008178:	eba8 0503 	sublt.w	r5, r8, r3
 800817c:	9b01      	ldrge	r3, [sp, #4]
 800817e:	2300      	movlt	r3, #0
 8008180:	4645      	movge	r5, r8
 8008182:	e747      	b.n	8008014 <_dtoa_r+0x75c>
 8008184:	9e06      	ldr	r6, [sp, #24]
 8008186:	9f08      	ldr	r7, [sp, #32]
 8008188:	4645      	mov	r5, r8
 800818a:	e74c      	b.n	8008026 <_dtoa_r+0x76e>
 800818c:	9a06      	ldr	r2, [sp, #24]
 800818e:	e775      	b.n	800807c <_dtoa_r+0x7c4>
 8008190:	9b05      	ldr	r3, [sp, #20]
 8008192:	2b01      	cmp	r3, #1
 8008194:	dc18      	bgt.n	80081c8 <_dtoa_r+0x910>
 8008196:	9b02      	ldr	r3, [sp, #8]
 8008198:	b9b3      	cbnz	r3, 80081c8 <_dtoa_r+0x910>
 800819a:	9b03      	ldr	r3, [sp, #12]
 800819c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80081a0:	b9a3      	cbnz	r3, 80081cc <_dtoa_r+0x914>
 80081a2:	9b03      	ldr	r3, [sp, #12]
 80081a4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80081a8:	0d1b      	lsrs	r3, r3, #20
 80081aa:	051b      	lsls	r3, r3, #20
 80081ac:	b12b      	cbz	r3, 80081ba <_dtoa_r+0x902>
 80081ae:	9b04      	ldr	r3, [sp, #16]
 80081b0:	3301      	adds	r3, #1
 80081b2:	9304      	str	r3, [sp, #16]
 80081b4:	f108 0801 	add.w	r8, r8, #1
 80081b8:	2301      	movs	r3, #1
 80081ba:	9306      	str	r3, [sp, #24]
 80081bc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80081be:	2b00      	cmp	r3, #0
 80081c0:	f47f af74 	bne.w	80080ac <_dtoa_r+0x7f4>
 80081c4:	2001      	movs	r0, #1
 80081c6:	e779      	b.n	80080bc <_dtoa_r+0x804>
 80081c8:	2300      	movs	r3, #0
 80081ca:	e7f6      	b.n	80081ba <_dtoa_r+0x902>
 80081cc:	9b02      	ldr	r3, [sp, #8]
 80081ce:	e7f4      	b.n	80081ba <_dtoa_r+0x902>
 80081d0:	d085      	beq.n	80080de <_dtoa_r+0x826>
 80081d2:	4618      	mov	r0, r3
 80081d4:	301c      	adds	r0, #28
 80081d6:	e77d      	b.n	80080d4 <_dtoa_r+0x81c>
 80081d8:	40240000 	.word	0x40240000
 80081dc:	9b01      	ldr	r3, [sp, #4]
 80081de:	2b00      	cmp	r3, #0
 80081e0:	dc38      	bgt.n	8008254 <_dtoa_r+0x99c>
 80081e2:	9b05      	ldr	r3, [sp, #20]
 80081e4:	2b02      	cmp	r3, #2
 80081e6:	dd35      	ble.n	8008254 <_dtoa_r+0x99c>
 80081e8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80081ec:	f1b9 0f00 	cmp.w	r9, #0
 80081f0:	d10d      	bne.n	800820e <_dtoa_r+0x956>
 80081f2:	4631      	mov	r1, r6
 80081f4:	464b      	mov	r3, r9
 80081f6:	2205      	movs	r2, #5
 80081f8:	4620      	mov	r0, r4
 80081fa:	f000 fe11 	bl	8008e20 <__multadd>
 80081fe:	4601      	mov	r1, r0
 8008200:	4606      	mov	r6, r0
 8008202:	4658      	mov	r0, fp
 8008204:	f001 f872 	bl	80092ec <__mcmp>
 8008208:	2800      	cmp	r0, #0
 800820a:	f73f adbd 	bgt.w	8007d88 <_dtoa_r+0x4d0>
 800820e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008210:	9d00      	ldr	r5, [sp, #0]
 8008212:	ea6f 0a03 	mvn.w	sl, r3
 8008216:	f04f 0800 	mov.w	r8, #0
 800821a:	4631      	mov	r1, r6
 800821c:	4620      	mov	r0, r4
 800821e:	f000 fddd 	bl	8008ddc <_Bfree>
 8008222:	2f00      	cmp	r7, #0
 8008224:	f43f aeb4 	beq.w	8007f90 <_dtoa_r+0x6d8>
 8008228:	f1b8 0f00 	cmp.w	r8, #0
 800822c:	d005      	beq.n	800823a <_dtoa_r+0x982>
 800822e:	45b8      	cmp	r8, r7
 8008230:	d003      	beq.n	800823a <_dtoa_r+0x982>
 8008232:	4641      	mov	r1, r8
 8008234:	4620      	mov	r0, r4
 8008236:	f000 fdd1 	bl	8008ddc <_Bfree>
 800823a:	4639      	mov	r1, r7
 800823c:	4620      	mov	r0, r4
 800823e:	f000 fdcd 	bl	8008ddc <_Bfree>
 8008242:	e6a5      	b.n	8007f90 <_dtoa_r+0x6d8>
 8008244:	2600      	movs	r6, #0
 8008246:	4637      	mov	r7, r6
 8008248:	e7e1      	b.n	800820e <_dtoa_r+0x956>
 800824a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800824c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008250:	4637      	mov	r7, r6
 8008252:	e599      	b.n	8007d88 <_dtoa_r+0x4d0>
 8008254:	9b08      	ldr	r3, [sp, #32]
 8008256:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800825a:	2b00      	cmp	r3, #0
 800825c:	f000 80fd 	beq.w	800845a <_dtoa_r+0xba2>
 8008260:	2d00      	cmp	r5, #0
 8008262:	dd05      	ble.n	8008270 <_dtoa_r+0x9b8>
 8008264:	4639      	mov	r1, r7
 8008266:	462a      	mov	r2, r5
 8008268:	4620      	mov	r0, r4
 800826a:	f000 ffd3 	bl	8009214 <__lshift>
 800826e:	4607      	mov	r7, r0
 8008270:	9b06      	ldr	r3, [sp, #24]
 8008272:	2b00      	cmp	r3, #0
 8008274:	d05c      	beq.n	8008330 <_dtoa_r+0xa78>
 8008276:	6879      	ldr	r1, [r7, #4]
 8008278:	4620      	mov	r0, r4
 800827a:	f000 fd6f 	bl	8008d5c <_Balloc>
 800827e:	4605      	mov	r5, r0
 8008280:	b928      	cbnz	r0, 800828e <_dtoa_r+0x9d6>
 8008282:	4b80      	ldr	r3, [pc, #512]	; (8008484 <_dtoa_r+0xbcc>)
 8008284:	4602      	mov	r2, r0
 8008286:	f240 21ea 	movw	r1, #746	; 0x2ea
 800828a:	f7ff bb2e 	b.w	80078ea <_dtoa_r+0x32>
 800828e:	693a      	ldr	r2, [r7, #16]
 8008290:	3202      	adds	r2, #2
 8008292:	0092      	lsls	r2, r2, #2
 8008294:	f107 010c 	add.w	r1, r7, #12
 8008298:	300c      	adds	r0, #12
 800829a:	f7fd fb8f 	bl	80059bc <memcpy>
 800829e:	2201      	movs	r2, #1
 80082a0:	4629      	mov	r1, r5
 80082a2:	4620      	mov	r0, r4
 80082a4:	f000 ffb6 	bl	8009214 <__lshift>
 80082a8:	9b00      	ldr	r3, [sp, #0]
 80082aa:	3301      	adds	r3, #1
 80082ac:	9301      	str	r3, [sp, #4]
 80082ae:	9b00      	ldr	r3, [sp, #0]
 80082b0:	444b      	add	r3, r9
 80082b2:	9307      	str	r3, [sp, #28]
 80082b4:	9b02      	ldr	r3, [sp, #8]
 80082b6:	f003 0301 	and.w	r3, r3, #1
 80082ba:	46b8      	mov	r8, r7
 80082bc:	9306      	str	r3, [sp, #24]
 80082be:	4607      	mov	r7, r0
 80082c0:	9b01      	ldr	r3, [sp, #4]
 80082c2:	4631      	mov	r1, r6
 80082c4:	3b01      	subs	r3, #1
 80082c6:	4658      	mov	r0, fp
 80082c8:	9302      	str	r3, [sp, #8]
 80082ca:	f7ff fa69 	bl	80077a0 <quorem>
 80082ce:	4603      	mov	r3, r0
 80082d0:	3330      	adds	r3, #48	; 0x30
 80082d2:	9004      	str	r0, [sp, #16]
 80082d4:	4641      	mov	r1, r8
 80082d6:	4658      	mov	r0, fp
 80082d8:	9308      	str	r3, [sp, #32]
 80082da:	f001 f807 	bl	80092ec <__mcmp>
 80082de:	463a      	mov	r2, r7
 80082e0:	4681      	mov	r9, r0
 80082e2:	4631      	mov	r1, r6
 80082e4:	4620      	mov	r0, r4
 80082e6:	f001 f81d 	bl	8009324 <__mdiff>
 80082ea:	68c2      	ldr	r2, [r0, #12]
 80082ec:	9b08      	ldr	r3, [sp, #32]
 80082ee:	4605      	mov	r5, r0
 80082f0:	bb02      	cbnz	r2, 8008334 <_dtoa_r+0xa7c>
 80082f2:	4601      	mov	r1, r0
 80082f4:	4658      	mov	r0, fp
 80082f6:	f000 fff9 	bl	80092ec <__mcmp>
 80082fa:	9b08      	ldr	r3, [sp, #32]
 80082fc:	4602      	mov	r2, r0
 80082fe:	4629      	mov	r1, r5
 8008300:	4620      	mov	r0, r4
 8008302:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8008306:	f000 fd69 	bl	8008ddc <_Bfree>
 800830a:	9b05      	ldr	r3, [sp, #20]
 800830c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800830e:	9d01      	ldr	r5, [sp, #4]
 8008310:	ea43 0102 	orr.w	r1, r3, r2
 8008314:	9b06      	ldr	r3, [sp, #24]
 8008316:	430b      	orrs	r3, r1
 8008318:	9b08      	ldr	r3, [sp, #32]
 800831a:	d10d      	bne.n	8008338 <_dtoa_r+0xa80>
 800831c:	2b39      	cmp	r3, #57	; 0x39
 800831e:	d029      	beq.n	8008374 <_dtoa_r+0xabc>
 8008320:	f1b9 0f00 	cmp.w	r9, #0
 8008324:	dd01      	ble.n	800832a <_dtoa_r+0xa72>
 8008326:	9b04      	ldr	r3, [sp, #16]
 8008328:	3331      	adds	r3, #49	; 0x31
 800832a:	9a02      	ldr	r2, [sp, #8]
 800832c:	7013      	strb	r3, [r2, #0]
 800832e:	e774      	b.n	800821a <_dtoa_r+0x962>
 8008330:	4638      	mov	r0, r7
 8008332:	e7b9      	b.n	80082a8 <_dtoa_r+0x9f0>
 8008334:	2201      	movs	r2, #1
 8008336:	e7e2      	b.n	80082fe <_dtoa_r+0xa46>
 8008338:	f1b9 0f00 	cmp.w	r9, #0
 800833c:	db06      	blt.n	800834c <_dtoa_r+0xa94>
 800833e:	9905      	ldr	r1, [sp, #20]
 8008340:	ea41 0909 	orr.w	r9, r1, r9
 8008344:	9906      	ldr	r1, [sp, #24]
 8008346:	ea59 0101 	orrs.w	r1, r9, r1
 800834a:	d120      	bne.n	800838e <_dtoa_r+0xad6>
 800834c:	2a00      	cmp	r2, #0
 800834e:	ddec      	ble.n	800832a <_dtoa_r+0xa72>
 8008350:	4659      	mov	r1, fp
 8008352:	2201      	movs	r2, #1
 8008354:	4620      	mov	r0, r4
 8008356:	9301      	str	r3, [sp, #4]
 8008358:	f000 ff5c 	bl	8009214 <__lshift>
 800835c:	4631      	mov	r1, r6
 800835e:	4683      	mov	fp, r0
 8008360:	f000 ffc4 	bl	80092ec <__mcmp>
 8008364:	2800      	cmp	r0, #0
 8008366:	9b01      	ldr	r3, [sp, #4]
 8008368:	dc02      	bgt.n	8008370 <_dtoa_r+0xab8>
 800836a:	d1de      	bne.n	800832a <_dtoa_r+0xa72>
 800836c:	07da      	lsls	r2, r3, #31
 800836e:	d5dc      	bpl.n	800832a <_dtoa_r+0xa72>
 8008370:	2b39      	cmp	r3, #57	; 0x39
 8008372:	d1d8      	bne.n	8008326 <_dtoa_r+0xa6e>
 8008374:	9a02      	ldr	r2, [sp, #8]
 8008376:	2339      	movs	r3, #57	; 0x39
 8008378:	7013      	strb	r3, [r2, #0]
 800837a:	462b      	mov	r3, r5
 800837c:	461d      	mov	r5, r3
 800837e:	3b01      	subs	r3, #1
 8008380:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8008384:	2a39      	cmp	r2, #57	; 0x39
 8008386:	d050      	beq.n	800842a <_dtoa_r+0xb72>
 8008388:	3201      	adds	r2, #1
 800838a:	701a      	strb	r2, [r3, #0]
 800838c:	e745      	b.n	800821a <_dtoa_r+0x962>
 800838e:	2a00      	cmp	r2, #0
 8008390:	dd03      	ble.n	800839a <_dtoa_r+0xae2>
 8008392:	2b39      	cmp	r3, #57	; 0x39
 8008394:	d0ee      	beq.n	8008374 <_dtoa_r+0xabc>
 8008396:	3301      	adds	r3, #1
 8008398:	e7c7      	b.n	800832a <_dtoa_r+0xa72>
 800839a:	9a01      	ldr	r2, [sp, #4]
 800839c:	9907      	ldr	r1, [sp, #28]
 800839e:	f802 3c01 	strb.w	r3, [r2, #-1]
 80083a2:	428a      	cmp	r2, r1
 80083a4:	d02a      	beq.n	80083fc <_dtoa_r+0xb44>
 80083a6:	4659      	mov	r1, fp
 80083a8:	2300      	movs	r3, #0
 80083aa:	220a      	movs	r2, #10
 80083ac:	4620      	mov	r0, r4
 80083ae:	f000 fd37 	bl	8008e20 <__multadd>
 80083b2:	45b8      	cmp	r8, r7
 80083b4:	4683      	mov	fp, r0
 80083b6:	f04f 0300 	mov.w	r3, #0
 80083ba:	f04f 020a 	mov.w	r2, #10
 80083be:	4641      	mov	r1, r8
 80083c0:	4620      	mov	r0, r4
 80083c2:	d107      	bne.n	80083d4 <_dtoa_r+0xb1c>
 80083c4:	f000 fd2c 	bl	8008e20 <__multadd>
 80083c8:	4680      	mov	r8, r0
 80083ca:	4607      	mov	r7, r0
 80083cc:	9b01      	ldr	r3, [sp, #4]
 80083ce:	3301      	adds	r3, #1
 80083d0:	9301      	str	r3, [sp, #4]
 80083d2:	e775      	b.n	80082c0 <_dtoa_r+0xa08>
 80083d4:	f000 fd24 	bl	8008e20 <__multadd>
 80083d8:	4639      	mov	r1, r7
 80083da:	4680      	mov	r8, r0
 80083dc:	2300      	movs	r3, #0
 80083de:	220a      	movs	r2, #10
 80083e0:	4620      	mov	r0, r4
 80083e2:	f000 fd1d 	bl	8008e20 <__multadd>
 80083e6:	4607      	mov	r7, r0
 80083e8:	e7f0      	b.n	80083cc <_dtoa_r+0xb14>
 80083ea:	f1b9 0f00 	cmp.w	r9, #0
 80083ee:	9a00      	ldr	r2, [sp, #0]
 80083f0:	bfcc      	ite	gt
 80083f2:	464d      	movgt	r5, r9
 80083f4:	2501      	movle	r5, #1
 80083f6:	4415      	add	r5, r2
 80083f8:	f04f 0800 	mov.w	r8, #0
 80083fc:	4659      	mov	r1, fp
 80083fe:	2201      	movs	r2, #1
 8008400:	4620      	mov	r0, r4
 8008402:	9301      	str	r3, [sp, #4]
 8008404:	f000 ff06 	bl	8009214 <__lshift>
 8008408:	4631      	mov	r1, r6
 800840a:	4683      	mov	fp, r0
 800840c:	f000 ff6e 	bl	80092ec <__mcmp>
 8008410:	2800      	cmp	r0, #0
 8008412:	dcb2      	bgt.n	800837a <_dtoa_r+0xac2>
 8008414:	d102      	bne.n	800841c <_dtoa_r+0xb64>
 8008416:	9b01      	ldr	r3, [sp, #4]
 8008418:	07db      	lsls	r3, r3, #31
 800841a:	d4ae      	bmi.n	800837a <_dtoa_r+0xac2>
 800841c:	462b      	mov	r3, r5
 800841e:	461d      	mov	r5, r3
 8008420:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008424:	2a30      	cmp	r2, #48	; 0x30
 8008426:	d0fa      	beq.n	800841e <_dtoa_r+0xb66>
 8008428:	e6f7      	b.n	800821a <_dtoa_r+0x962>
 800842a:	9a00      	ldr	r2, [sp, #0]
 800842c:	429a      	cmp	r2, r3
 800842e:	d1a5      	bne.n	800837c <_dtoa_r+0xac4>
 8008430:	f10a 0a01 	add.w	sl, sl, #1
 8008434:	2331      	movs	r3, #49	; 0x31
 8008436:	e779      	b.n	800832c <_dtoa_r+0xa74>
 8008438:	4b13      	ldr	r3, [pc, #76]	; (8008488 <_dtoa_r+0xbd0>)
 800843a:	f7ff baaf 	b.w	800799c <_dtoa_r+0xe4>
 800843e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008440:	2b00      	cmp	r3, #0
 8008442:	f47f aa86 	bne.w	8007952 <_dtoa_r+0x9a>
 8008446:	4b11      	ldr	r3, [pc, #68]	; (800848c <_dtoa_r+0xbd4>)
 8008448:	f7ff baa8 	b.w	800799c <_dtoa_r+0xe4>
 800844c:	f1b9 0f00 	cmp.w	r9, #0
 8008450:	dc03      	bgt.n	800845a <_dtoa_r+0xba2>
 8008452:	9b05      	ldr	r3, [sp, #20]
 8008454:	2b02      	cmp	r3, #2
 8008456:	f73f aec9 	bgt.w	80081ec <_dtoa_r+0x934>
 800845a:	9d00      	ldr	r5, [sp, #0]
 800845c:	4631      	mov	r1, r6
 800845e:	4658      	mov	r0, fp
 8008460:	f7ff f99e 	bl	80077a0 <quorem>
 8008464:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8008468:	f805 3b01 	strb.w	r3, [r5], #1
 800846c:	9a00      	ldr	r2, [sp, #0]
 800846e:	1aaa      	subs	r2, r5, r2
 8008470:	4591      	cmp	r9, r2
 8008472:	ddba      	ble.n	80083ea <_dtoa_r+0xb32>
 8008474:	4659      	mov	r1, fp
 8008476:	2300      	movs	r3, #0
 8008478:	220a      	movs	r2, #10
 800847a:	4620      	mov	r0, r4
 800847c:	f000 fcd0 	bl	8008e20 <__multadd>
 8008480:	4683      	mov	fp, r0
 8008482:	e7eb      	b.n	800845c <_dtoa_r+0xba4>
 8008484:	0800a3cc 	.word	0x0800a3cc
 8008488:	0800a1c8 	.word	0x0800a1c8
 800848c:	0800a349 	.word	0x0800a349

08008490 <__sflush_r>:
 8008490:	898a      	ldrh	r2, [r1, #12]
 8008492:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008496:	4605      	mov	r5, r0
 8008498:	0710      	lsls	r0, r2, #28
 800849a:	460c      	mov	r4, r1
 800849c:	d458      	bmi.n	8008550 <__sflush_r+0xc0>
 800849e:	684b      	ldr	r3, [r1, #4]
 80084a0:	2b00      	cmp	r3, #0
 80084a2:	dc05      	bgt.n	80084b0 <__sflush_r+0x20>
 80084a4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	dc02      	bgt.n	80084b0 <__sflush_r+0x20>
 80084aa:	2000      	movs	r0, #0
 80084ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80084b0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80084b2:	2e00      	cmp	r6, #0
 80084b4:	d0f9      	beq.n	80084aa <__sflush_r+0x1a>
 80084b6:	2300      	movs	r3, #0
 80084b8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80084bc:	682f      	ldr	r7, [r5, #0]
 80084be:	602b      	str	r3, [r5, #0]
 80084c0:	d032      	beq.n	8008528 <__sflush_r+0x98>
 80084c2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80084c4:	89a3      	ldrh	r3, [r4, #12]
 80084c6:	075a      	lsls	r2, r3, #29
 80084c8:	d505      	bpl.n	80084d6 <__sflush_r+0x46>
 80084ca:	6863      	ldr	r3, [r4, #4]
 80084cc:	1ac0      	subs	r0, r0, r3
 80084ce:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80084d0:	b10b      	cbz	r3, 80084d6 <__sflush_r+0x46>
 80084d2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80084d4:	1ac0      	subs	r0, r0, r3
 80084d6:	2300      	movs	r3, #0
 80084d8:	4602      	mov	r2, r0
 80084da:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80084dc:	6a21      	ldr	r1, [r4, #32]
 80084de:	4628      	mov	r0, r5
 80084e0:	47b0      	blx	r6
 80084e2:	1c43      	adds	r3, r0, #1
 80084e4:	89a3      	ldrh	r3, [r4, #12]
 80084e6:	d106      	bne.n	80084f6 <__sflush_r+0x66>
 80084e8:	6829      	ldr	r1, [r5, #0]
 80084ea:	291d      	cmp	r1, #29
 80084ec:	d82c      	bhi.n	8008548 <__sflush_r+0xb8>
 80084ee:	4a2a      	ldr	r2, [pc, #168]	; (8008598 <__sflush_r+0x108>)
 80084f0:	40ca      	lsrs	r2, r1
 80084f2:	07d6      	lsls	r6, r2, #31
 80084f4:	d528      	bpl.n	8008548 <__sflush_r+0xb8>
 80084f6:	2200      	movs	r2, #0
 80084f8:	6062      	str	r2, [r4, #4]
 80084fa:	04d9      	lsls	r1, r3, #19
 80084fc:	6922      	ldr	r2, [r4, #16]
 80084fe:	6022      	str	r2, [r4, #0]
 8008500:	d504      	bpl.n	800850c <__sflush_r+0x7c>
 8008502:	1c42      	adds	r2, r0, #1
 8008504:	d101      	bne.n	800850a <__sflush_r+0x7a>
 8008506:	682b      	ldr	r3, [r5, #0]
 8008508:	b903      	cbnz	r3, 800850c <__sflush_r+0x7c>
 800850a:	6560      	str	r0, [r4, #84]	; 0x54
 800850c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800850e:	602f      	str	r7, [r5, #0]
 8008510:	2900      	cmp	r1, #0
 8008512:	d0ca      	beq.n	80084aa <__sflush_r+0x1a>
 8008514:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008518:	4299      	cmp	r1, r3
 800851a:	d002      	beq.n	8008522 <__sflush_r+0x92>
 800851c:	4628      	mov	r0, r5
 800851e:	f7fd fa63 	bl	80059e8 <_free_r>
 8008522:	2000      	movs	r0, #0
 8008524:	6360      	str	r0, [r4, #52]	; 0x34
 8008526:	e7c1      	b.n	80084ac <__sflush_r+0x1c>
 8008528:	6a21      	ldr	r1, [r4, #32]
 800852a:	2301      	movs	r3, #1
 800852c:	4628      	mov	r0, r5
 800852e:	47b0      	blx	r6
 8008530:	1c41      	adds	r1, r0, #1
 8008532:	d1c7      	bne.n	80084c4 <__sflush_r+0x34>
 8008534:	682b      	ldr	r3, [r5, #0]
 8008536:	2b00      	cmp	r3, #0
 8008538:	d0c4      	beq.n	80084c4 <__sflush_r+0x34>
 800853a:	2b1d      	cmp	r3, #29
 800853c:	d001      	beq.n	8008542 <__sflush_r+0xb2>
 800853e:	2b16      	cmp	r3, #22
 8008540:	d101      	bne.n	8008546 <__sflush_r+0xb6>
 8008542:	602f      	str	r7, [r5, #0]
 8008544:	e7b1      	b.n	80084aa <__sflush_r+0x1a>
 8008546:	89a3      	ldrh	r3, [r4, #12]
 8008548:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800854c:	81a3      	strh	r3, [r4, #12]
 800854e:	e7ad      	b.n	80084ac <__sflush_r+0x1c>
 8008550:	690f      	ldr	r7, [r1, #16]
 8008552:	2f00      	cmp	r7, #0
 8008554:	d0a9      	beq.n	80084aa <__sflush_r+0x1a>
 8008556:	0793      	lsls	r3, r2, #30
 8008558:	680e      	ldr	r6, [r1, #0]
 800855a:	bf08      	it	eq
 800855c:	694b      	ldreq	r3, [r1, #20]
 800855e:	600f      	str	r7, [r1, #0]
 8008560:	bf18      	it	ne
 8008562:	2300      	movne	r3, #0
 8008564:	eba6 0807 	sub.w	r8, r6, r7
 8008568:	608b      	str	r3, [r1, #8]
 800856a:	f1b8 0f00 	cmp.w	r8, #0
 800856e:	dd9c      	ble.n	80084aa <__sflush_r+0x1a>
 8008570:	6a21      	ldr	r1, [r4, #32]
 8008572:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008574:	4643      	mov	r3, r8
 8008576:	463a      	mov	r2, r7
 8008578:	4628      	mov	r0, r5
 800857a:	47b0      	blx	r6
 800857c:	2800      	cmp	r0, #0
 800857e:	dc06      	bgt.n	800858e <__sflush_r+0xfe>
 8008580:	89a3      	ldrh	r3, [r4, #12]
 8008582:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008586:	81a3      	strh	r3, [r4, #12]
 8008588:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800858c:	e78e      	b.n	80084ac <__sflush_r+0x1c>
 800858e:	4407      	add	r7, r0
 8008590:	eba8 0800 	sub.w	r8, r8, r0
 8008594:	e7e9      	b.n	800856a <__sflush_r+0xda>
 8008596:	bf00      	nop
 8008598:	20400001 	.word	0x20400001

0800859c <_fflush_r>:
 800859c:	b538      	push	{r3, r4, r5, lr}
 800859e:	690b      	ldr	r3, [r1, #16]
 80085a0:	4605      	mov	r5, r0
 80085a2:	460c      	mov	r4, r1
 80085a4:	b913      	cbnz	r3, 80085ac <_fflush_r+0x10>
 80085a6:	2500      	movs	r5, #0
 80085a8:	4628      	mov	r0, r5
 80085aa:	bd38      	pop	{r3, r4, r5, pc}
 80085ac:	b118      	cbz	r0, 80085b6 <_fflush_r+0x1a>
 80085ae:	6983      	ldr	r3, [r0, #24]
 80085b0:	b90b      	cbnz	r3, 80085b6 <_fflush_r+0x1a>
 80085b2:	f7fd f939 	bl	8005828 <__sinit>
 80085b6:	4b14      	ldr	r3, [pc, #80]	; (8008608 <_fflush_r+0x6c>)
 80085b8:	429c      	cmp	r4, r3
 80085ba:	d11b      	bne.n	80085f4 <_fflush_r+0x58>
 80085bc:	686c      	ldr	r4, [r5, #4]
 80085be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d0ef      	beq.n	80085a6 <_fflush_r+0xa>
 80085c6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80085c8:	07d0      	lsls	r0, r2, #31
 80085ca:	d404      	bmi.n	80085d6 <_fflush_r+0x3a>
 80085cc:	0599      	lsls	r1, r3, #22
 80085ce:	d402      	bmi.n	80085d6 <_fflush_r+0x3a>
 80085d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80085d2:	f7f9 fcfe 	bl	8001fd2 <__retarget_lock_acquire_recursive>
 80085d6:	4628      	mov	r0, r5
 80085d8:	4621      	mov	r1, r4
 80085da:	f7ff ff59 	bl	8008490 <__sflush_r>
 80085de:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80085e0:	07da      	lsls	r2, r3, #31
 80085e2:	4605      	mov	r5, r0
 80085e4:	d4e0      	bmi.n	80085a8 <_fflush_r+0xc>
 80085e6:	89a3      	ldrh	r3, [r4, #12]
 80085e8:	059b      	lsls	r3, r3, #22
 80085ea:	d4dd      	bmi.n	80085a8 <_fflush_r+0xc>
 80085ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80085ee:	f7f9 fd04 	bl	8001ffa <__retarget_lock_release_recursive>
 80085f2:	e7d9      	b.n	80085a8 <_fflush_r+0xc>
 80085f4:	4b05      	ldr	r3, [pc, #20]	; (800860c <_fflush_r+0x70>)
 80085f6:	429c      	cmp	r4, r3
 80085f8:	d101      	bne.n	80085fe <_fflush_r+0x62>
 80085fa:	68ac      	ldr	r4, [r5, #8]
 80085fc:	e7df      	b.n	80085be <_fflush_r+0x22>
 80085fe:	4b04      	ldr	r3, [pc, #16]	; (8008610 <_fflush_r+0x74>)
 8008600:	429c      	cmp	r4, r3
 8008602:	bf08      	it	eq
 8008604:	68ec      	ldreq	r4, [r5, #12]
 8008606:	e7da      	b.n	80085be <_fflush_r+0x22>
 8008608:	0800a174 	.word	0x0800a174
 800860c:	0800a194 	.word	0x0800a194
 8008610:	0800a154 	.word	0x0800a154

08008614 <rshift>:
 8008614:	6903      	ldr	r3, [r0, #16]
 8008616:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800861a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800861e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008622:	f100 0414 	add.w	r4, r0, #20
 8008626:	dd45      	ble.n	80086b4 <rshift+0xa0>
 8008628:	f011 011f 	ands.w	r1, r1, #31
 800862c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008630:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008634:	d10c      	bne.n	8008650 <rshift+0x3c>
 8008636:	f100 0710 	add.w	r7, r0, #16
 800863a:	4629      	mov	r1, r5
 800863c:	42b1      	cmp	r1, r6
 800863e:	d334      	bcc.n	80086aa <rshift+0x96>
 8008640:	1a9b      	subs	r3, r3, r2
 8008642:	009b      	lsls	r3, r3, #2
 8008644:	1eea      	subs	r2, r5, #3
 8008646:	4296      	cmp	r6, r2
 8008648:	bf38      	it	cc
 800864a:	2300      	movcc	r3, #0
 800864c:	4423      	add	r3, r4
 800864e:	e015      	b.n	800867c <rshift+0x68>
 8008650:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008654:	f1c1 0820 	rsb	r8, r1, #32
 8008658:	40cf      	lsrs	r7, r1
 800865a:	f105 0e04 	add.w	lr, r5, #4
 800865e:	46a1      	mov	r9, r4
 8008660:	4576      	cmp	r6, lr
 8008662:	46f4      	mov	ip, lr
 8008664:	d815      	bhi.n	8008692 <rshift+0x7e>
 8008666:	1a9b      	subs	r3, r3, r2
 8008668:	009a      	lsls	r2, r3, #2
 800866a:	3a04      	subs	r2, #4
 800866c:	3501      	adds	r5, #1
 800866e:	42ae      	cmp	r6, r5
 8008670:	bf38      	it	cc
 8008672:	2200      	movcc	r2, #0
 8008674:	18a3      	adds	r3, r4, r2
 8008676:	50a7      	str	r7, [r4, r2]
 8008678:	b107      	cbz	r7, 800867c <rshift+0x68>
 800867a:	3304      	adds	r3, #4
 800867c:	1b1a      	subs	r2, r3, r4
 800867e:	42a3      	cmp	r3, r4
 8008680:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008684:	bf08      	it	eq
 8008686:	2300      	moveq	r3, #0
 8008688:	6102      	str	r2, [r0, #16]
 800868a:	bf08      	it	eq
 800868c:	6143      	streq	r3, [r0, #20]
 800868e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008692:	f8dc c000 	ldr.w	ip, [ip]
 8008696:	fa0c fc08 	lsl.w	ip, ip, r8
 800869a:	ea4c 0707 	orr.w	r7, ip, r7
 800869e:	f849 7b04 	str.w	r7, [r9], #4
 80086a2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80086a6:	40cf      	lsrs	r7, r1
 80086a8:	e7da      	b.n	8008660 <rshift+0x4c>
 80086aa:	f851 cb04 	ldr.w	ip, [r1], #4
 80086ae:	f847 cf04 	str.w	ip, [r7, #4]!
 80086b2:	e7c3      	b.n	800863c <rshift+0x28>
 80086b4:	4623      	mov	r3, r4
 80086b6:	e7e1      	b.n	800867c <rshift+0x68>

080086b8 <__hexdig_fun>:
 80086b8:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80086bc:	2b09      	cmp	r3, #9
 80086be:	d802      	bhi.n	80086c6 <__hexdig_fun+0xe>
 80086c0:	3820      	subs	r0, #32
 80086c2:	b2c0      	uxtb	r0, r0
 80086c4:	4770      	bx	lr
 80086c6:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80086ca:	2b05      	cmp	r3, #5
 80086cc:	d801      	bhi.n	80086d2 <__hexdig_fun+0x1a>
 80086ce:	3847      	subs	r0, #71	; 0x47
 80086d0:	e7f7      	b.n	80086c2 <__hexdig_fun+0xa>
 80086d2:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80086d6:	2b05      	cmp	r3, #5
 80086d8:	d801      	bhi.n	80086de <__hexdig_fun+0x26>
 80086da:	3827      	subs	r0, #39	; 0x27
 80086dc:	e7f1      	b.n	80086c2 <__hexdig_fun+0xa>
 80086de:	2000      	movs	r0, #0
 80086e0:	4770      	bx	lr
	...

080086e4 <__gethex>:
 80086e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086e8:	ed2d 8b02 	vpush	{d8}
 80086ec:	b089      	sub	sp, #36	; 0x24
 80086ee:	ee08 0a10 	vmov	s16, r0
 80086f2:	9304      	str	r3, [sp, #16]
 80086f4:	4bbc      	ldr	r3, [pc, #752]	; (80089e8 <__gethex+0x304>)
 80086f6:	681b      	ldr	r3, [r3, #0]
 80086f8:	9301      	str	r3, [sp, #4]
 80086fa:	4618      	mov	r0, r3
 80086fc:	468b      	mov	fp, r1
 80086fe:	4690      	mov	r8, r2
 8008700:	f7f7 fd66 	bl	80001d0 <strlen>
 8008704:	9b01      	ldr	r3, [sp, #4]
 8008706:	f8db 2000 	ldr.w	r2, [fp]
 800870a:	4403      	add	r3, r0
 800870c:	4682      	mov	sl, r0
 800870e:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008712:	9305      	str	r3, [sp, #20]
 8008714:	1c93      	adds	r3, r2, #2
 8008716:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800871a:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800871e:	32fe      	adds	r2, #254	; 0xfe
 8008720:	18d1      	adds	r1, r2, r3
 8008722:	461f      	mov	r7, r3
 8008724:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008728:	9100      	str	r1, [sp, #0]
 800872a:	2830      	cmp	r0, #48	; 0x30
 800872c:	d0f8      	beq.n	8008720 <__gethex+0x3c>
 800872e:	f7ff ffc3 	bl	80086b8 <__hexdig_fun>
 8008732:	4604      	mov	r4, r0
 8008734:	2800      	cmp	r0, #0
 8008736:	d13a      	bne.n	80087ae <__gethex+0xca>
 8008738:	9901      	ldr	r1, [sp, #4]
 800873a:	4652      	mov	r2, sl
 800873c:	4638      	mov	r0, r7
 800873e:	f001 f94f 	bl	80099e0 <strncmp>
 8008742:	4605      	mov	r5, r0
 8008744:	2800      	cmp	r0, #0
 8008746:	d168      	bne.n	800881a <__gethex+0x136>
 8008748:	f817 000a 	ldrb.w	r0, [r7, sl]
 800874c:	eb07 060a 	add.w	r6, r7, sl
 8008750:	f7ff ffb2 	bl	80086b8 <__hexdig_fun>
 8008754:	2800      	cmp	r0, #0
 8008756:	d062      	beq.n	800881e <__gethex+0x13a>
 8008758:	4633      	mov	r3, r6
 800875a:	7818      	ldrb	r0, [r3, #0]
 800875c:	2830      	cmp	r0, #48	; 0x30
 800875e:	461f      	mov	r7, r3
 8008760:	f103 0301 	add.w	r3, r3, #1
 8008764:	d0f9      	beq.n	800875a <__gethex+0x76>
 8008766:	f7ff ffa7 	bl	80086b8 <__hexdig_fun>
 800876a:	2301      	movs	r3, #1
 800876c:	fab0 f480 	clz	r4, r0
 8008770:	0964      	lsrs	r4, r4, #5
 8008772:	4635      	mov	r5, r6
 8008774:	9300      	str	r3, [sp, #0]
 8008776:	463a      	mov	r2, r7
 8008778:	4616      	mov	r6, r2
 800877a:	3201      	adds	r2, #1
 800877c:	7830      	ldrb	r0, [r6, #0]
 800877e:	f7ff ff9b 	bl	80086b8 <__hexdig_fun>
 8008782:	2800      	cmp	r0, #0
 8008784:	d1f8      	bne.n	8008778 <__gethex+0x94>
 8008786:	9901      	ldr	r1, [sp, #4]
 8008788:	4652      	mov	r2, sl
 800878a:	4630      	mov	r0, r6
 800878c:	f001 f928 	bl	80099e0 <strncmp>
 8008790:	b980      	cbnz	r0, 80087b4 <__gethex+0xd0>
 8008792:	b94d      	cbnz	r5, 80087a8 <__gethex+0xc4>
 8008794:	eb06 050a 	add.w	r5, r6, sl
 8008798:	462a      	mov	r2, r5
 800879a:	4616      	mov	r6, r2
 800879c:	3201      	adds	r2, #1
 800879e:	7830      	ldrb	r0, [r6, #0]
 80087a0:	f7ff ff8a 	bl	80086b8 <__hexdig_fun>
 80087a4:	2800      	cmp	r0, #0
 80087a6:	d1f8      	bne.n	800879a <__gethex+0xb6>
 80087a8:	1bad      	subs	r5, r5, r6
 80087aa:	00ad      	lsls	r5, r5, #2
 80087ac:	e004      	b.n	80087b8 <__gethex+0xd4>
 80087ae:	2400      	movs	r4, #0
 80087b0:	4625      	mov	r5, r4
 80087b2:	e7e0      	b.n	8008776 <__gethex+0x92>
 80087b4:	2d00      	cmp	r5, #0
 80087b6:	d1f7      	bne.n	80087a8 <__gethex+0xc4>
 80087b8:	7833      	ldrb	r3, [r6, #0]
 80087ba:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80087be:	2b50      	cmp	r3, #80	; 0x50
 80087c0:	d13b      	bne.n	800883a <__gethex+0x156>
 80087c2:	7873      	ldrb	r3, [r6, #1]
 80087c4:	2b2b      	cmp	r3, #43	; 0x2b
 80087c6:	d02c      	beq.n	8008822 <__gethex+0x13e>
 80087c8:	2b2d      	cmp	r3, #45	; 0x2d
 80087ca:	d02e      	beq.n	800882a <__gethex+0x146>
 80087cc:	1c71      	adds	r1, r6, #1
 80087ce:	f04f 0900 	mov.w	r9, #0
 80087d2:	7808      	ldrb	r0, [r1, #0]
 80087d4:	f7ff ff70 	bl	80086b8 <__hexdig_fun>
 80087d8:	1e43      	subs	r3, r0, #1
 80087da:	b2db      	uxtb	r3, r3
 80087dc:	2b18      	cmp	r3, #24
 80087de:	d82c      	bhi.n	800883a <__gethex+0x156>
 80087e0:	f1a0 0210 	sub.w	r2, r0, #16
 80087e4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80087e8:	f7ff ff66 	bl	80086b8 <__hexdig_fun>
 80087ec:	1e43      	subs	r3, r0, #1
 80087ee:	b2db      	uxtb	r3, r3
 80087f0:	2b18      	cmp	r3, #24
 80087f2:	d91d      	bls.n	8008830 <__gethex+0x14c>
 80087f4:	f1b9 0f00 	cmp.w	r9, #0
 80087f8:	d000      	beq.n	80087fc <__gethex+0x118>
 80087fa:	4252      	negs	r2, r2
 80087fc:	4415      	add	r5, r2
 80087fe:	f8cb 1000 	str.w	r1, [fp]
 8008802:	b1e4      	cbz	r4, 800883e <__gethex+0x15a>
 8008804:	9b00      	ldr	r3, [sp, #0]
 8008806:	2b00      	cmp	r3, #0
 8008808:	bf14      	ite	ne
 800880a:	2700      	movne	r7, #0
 800880c:	2706      	moveq	r7, #6
 800880e:	4638      	mov	r0, r7
 8008810:	b009      	add	sp, #36	; 0x24
 8008812:	ecbd 8b02 	vpop	{d8}
 8008816:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800881a:	463e      	mov	r6, r7
 800881c:	4625      	mov	r5, r4
 800881e:	2401      	movs	r4, #1
 8008820:	e7ca      	b.n	80087b8 <__gethex+0xd4>
 8008822:	f04f 0900 	mov.w	r9, #0
 8008826:	1cb1      	adds	r1, r6, #2
 8008828:	e7d3      	b.n	80087d2 <__gethex+0xee>
 800882a:	f04f 0901 	mov.w	r9, #1
 800882e:	e7fa      	b.n	8008826 <__gethex+0x142>
 8008830:	230a      	movs	r3, #10
 8008832:	fb03 0202 	mla	r2, r3, r2, r0
 8008836:	3a10      	subs	r2, #16
 8008838:	e7d4      	b.n	80087e4 <__gethex+0x100>
 800883a:	4631      	mov	r1, r6
 800883c:	e7df      	b.n	80087fe <__gethex+0x11a>
 800883e:	1bf3      	subs	r3, r6, r7
 8008840:	3b01      	subs	r3, #1
 8008842:	4621      	mov	r1, r4
 8008844:	2b07      	cmp	r3, #7
 8008846:	dc0b      	bgt.n	8008860 <__gethex+0x17c>
 8008848:	ee18 0a10 	vmov	r0, s16
 800884c:	f000 fa86 	bl	8008d5c <_Balloc>
 8008850:	4604      	mov	r4, r0
 8008852:	b940      	cbnz	r0, 8008866 <__gethex+0x182>
 8008854:	4b65      	ldr	r3, [pc, #404]	; (80089ec <__gethex+0x308>)
 8008856:	4602      	mov	r2, r0
 8008858:	21de      	movs	r1, #222	; 0xde
 800885a:	4865      	ldr	r0, [pc, #404]	; (80089f0 <__gethex+0x30c>)
 800885c:	f001 f8e0 	bl	8009a20 <__assert_func>
 8008860:	3101      	adds	r1, #1
 8008862:	105b      	asrs	r3, r3, #1
 8008864:	e7ee      	b.n	8008844 <__gethex+0x160>
 8008866:	f100 0914 	add.w	r9, r0, #20
 800886a:	f04f 0b00 	mov.w	fp, #0
 800886e:	f1ca 0301 	rsb	r3, sl, #1
 8008872:	f8cd 9008 	str.w	r9, [sp, #8]
 8008876:	f8cd b000 	str.w	fp, [sp]
 800887a:	9306      	str	r3, [sp, #24]
 800887c:	42b7      	cmp	r7, r6
 800887e:	d340      	bcc.n	8008902 <__gethex+0x21e>
 8008880:	9802      	ldr	r0, [sp, #8]
 8008882:	9b00      	ldr	r3, [sp, #0]
 8008884:	f840 3b04 	str.w	r3, [r0], #4
 8008888:	eba0 0009 	sub.w	r0, r0, r9
 800888c:	1080      	asrs	r0, r0, #2
 800888e:	0146      	lsls	r6, r0, #5
 8008890:	6120      	str	r0, [r4, #16]
 8008892:	4618      	mov	r0, r3
 8008894:	f000 fb58 	bl	8008f48 <__hi0bits>
 8008898:	1a30      	subs	r0, r6, r0
 800889a:	f8d8 6000 	ldr.w	r6, [r8]
 800889e:	42b0      	cmp	r0, r6
 80088a0:	dd63      	ble.n	800896a <__gethex+0x286>
 80088a2:	1b87      	subs	r7, r0, r6
 80088a4:	4639      	mov	r1, r7
 80088a6:	4620      	mov	r0, r4
 80088a8:	f000 fef2 	bl	8009690 <__any_on>
 80088ac:	4682      	mov	sl, r0
 80088ae:	b1a8      	cbz	r0, 80088dc <__gethex+0x1f8>
 80088b0:	1e7b      	subs	r3, r7, #1
 80088b2:	1159      	asrs	r1, r3, #5
 80088b4:	f003 021f 	and.w	r2, r3, #31
 80088b8:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80088bc:	f04f 0a01 	mov.w	sl, #1
 80088c0:	fa0a f202 	lsl.w	r2, sl, r2
 80088c4:	420a      	tst	r2, r1
 80088c6:	d009      	beq.n	80088dc <__gethex+0x1f8>
 80088c8:	4553      	cmp	r3, sl
 80088ca:	dd05      	ble.n	80088d8 <__gethex+0x1f4>
 80088cc:	1eb9      	subs	r1, r7, #2
 80088ce:	4620      	mov	r0, r4
 80088d0:	f000 fede 	bl	8009690 <__any_on>
 80088d4:	2800      	cmp	r0, #0
 80088d6:	d145      	bne.n	8008964 <__gethex+0x280>
 80088d8:	f04f 0a02 	mov.w	sl, #2
 80088dc:	4639      	mov	r1, r7
 80088de:	4620      	mov	r0, r4
 80088e0:	f7ff fe98 	bl	8008614 <rshift>
 80088e4:	443d      	add	r5, r7
 80088e6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80088ea:	42ab      	cmp	r3, r5
 80088ec:	da4c      	bge.n	8008988 <__gethex+0x2a4>
 80088ee:	ee18 0a10 	vmov	r0, s16
 80088f2:	4621      	mov	r1, r4
 80088f4:	f000 fa72 	bl	8008ddc <_Bfree>
 80088f8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80088fa:	2300      	movs	r3, #0
 80088fc:	6013      	str	r3, [r2, #0]
 80088fe:	27a3      	movs	r7, #163	; 0xa3
 8008900:	e785      	b.n	800880e <__gethex+0x12a>
 8008902:	1e73      	subs	r3, r6, #1
 8008904:	9a05      	ldr	r2, [sp, #20]
 8008906:	9303      	str	r3, [sp, #12]
 8008908:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800890c:	4293      	cmp	r3, r2
 800890e:	d019      	beq.n	8008944 <__gethex+0x260>
 8008910:	f1bb 0f20 	cmp.w	fp, #32
 8008914:	d107      	bne.n	8008926 <__gethex+0x242>
 8008916:	9b02      	ldr	r3, [sp, #8]
 8008918:	9a00      	ldr	r2, [sp, #0]
 800891a:	f843 2b04 	str.w	r2, [r3], #4
 800891e:	9302      	str	r3, [sp, #8]
 8008920:	2300      	movs	r3, #0
 8008922:	9300      	str	r3, [sp, #0]
 8008924:	469b      	mov	fp, r3
 8008926:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800892a:	f7ff fec5 	bl	80086b8 <__hexdig_fun>
 800892e:	9b00      	ldr	r3, [sp, #0]
 8008930:	f000 000f 	and.w	r0, r0, #15
 8008934:	fa00 f00b 	lsl.w	r0, r0, fp
 8008938:	4303      	orrs	r3, r0
 800893a:	9300      	str	r3, [sp, #0]
 800893c:	f10b 0b04 	add.w	fp, fp, #4
 8008940:	9b03      	ldr	r3, [sp, #12]
 8008942:	e00d      	b.n	8008960 <__gethex+0x27c>
 8008944:	9b03      	ldr	r3, [sp, #12]
 8008946:	9a06      	ldr	r2, [sp, #24]
 8008948:	4413      	add	r3, r2
 800894a:	42bb      	cmp	r3, r7
 800894c:	d3e0      	bcc.n	8008910 <__gethex+0x22c>
 800894e:	4618      	mov	r0, r3
 8008950:	9901      	ldr	r1, [sp, #4]
 8008952:	9307      	str	r3, [sp, #28]
 8008954:	4652      	mov	r2, sl
 8008956:	f001 f843 	bl	80099e0 <strncmp>
 800895a:	9b07      	ldr	r3, [sp, #28]
 800895c:	2800      	cmp	r0, #0
 800895e:	d1d7      	bne.n	8008910 <__gethex+0x22c>
 8008960:	461e      	mov	r6, r3
 8008962:	e78b      	b.n	800887c <__gethex+0x198>
 8008964:	f04f 0a03 	mov.w	sl, #3
 8008968:	e7b8      	b.n	80088dc <__gethex+0x1f8>
 800896a:	da0a      	bge.n	8008982 <__gethex+0x29e>
 800896c:	1a37      	subs	r7, r6, r0
 800896e:	4621      	mov	r1, r4
 8008970:	ee18 0a10 	vmov	r0, s16
 8008974:	463a      	mov	r2, r7
 8008976:	f000 fc4d 	bl	8009214 <__lshift>
 800897a:	1bed      	subs	r5, r5, r7
 800897c:	4604      	mov	r4, r0
 800897e:	f100 0914 	add.w	r9, r0, #20
 8008982:	f04f 0a00 	mov.w	sl, #0
 8008986:	e7ae      	b.n	80088e6 <__gethex+0x202>
 8008988:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800898c:	42a8      	cmp	r0, r5
 800898e:	dd72      	ble.n	8008a76 <__gethex+0x392>
 8008990:	1b45      	subs	r5, r0, r5
 8008992:	42ae      	cmp	r6, r5
 8008994:	dc36      	bgt.n	8008a04 <__gethex+0x320>
 8008996:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800899a:	2b02      	cmp	r3, #2
 800899c:	d02a      	beq.n	80089f4 <__gethex+0x310>
 800899e:	2b03      	cmp	r3, #3
 80089a0:	d02c      	beq.n	80089fc <__gethex+0x318>
 80089a2:	2b01      	cmp	r3, #1
 80089a4:	d115      	bne.n	80089d2 <__gethex+0x2ee>
 80089a6:	42ae      	cmp	r6, r5
 80089a8:	d113      	bne.n	80089d2 <__gethex+0x2ee>
 80089aa:	2e01      	cmp	r6, #1
 80089ac:	d10b      	bne.n	80089c6 <__gethex+0x2e2>
 80089ae:	9a04      	ldr	r2, [sp, #16]
 80089b0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80089b4:	6013      	str	r3, [r2, #0]
 80089b6:	2301      	movs	r3, #1
 80089b8:	6123      	str	r3, [r4, #16]
 80089ba:	f8c9 3000 	str.w	r3, [r9]
 80089be:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80089c0:	2762      	movs	r7, #98	; 0x62
 80089c2:	601c      	str	r4, [r3, #0]
 80089c4:	e723      	b.n	800880e <__gethex+0x12a>
 80089c6:	1e71      	subs	r1, r6, #1
 80089c8:	4620      	mov	r0, r4
 80089ca:	f000 fe61 	bl	8009690 <__any_on>
 80089ce:	2800      	cmp	r0, #0
 80089d0:	d1ed      	bne.n	80089ae <__gethex+0x2ca>
 80089d2:	ee18 0a10 	vmov	r0, s16
 80089d6:	4621      	mov	r1, r4
 80089d8:	f000 fa00 	bl	8008ddc <_Bfree>
 80089dc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80089de:	2300      	movs	r3, #0
 80089e0:	6013      	str	r3, [r2, #0]
 80089e2:	2750      	movs	r7, #80	; 0x50
 80089e4:	e713      	b.n	800880e <__gethex+0x12a>
 80089e6:	bf00      	nop
 80089e8:	0800a448 	.word	0x0800a448
 80089ec:	0800a3cc 	.word	0x0800a3cc
 80089f0:	0800a3dd 	.word	0x0800a3dd
 80089f4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d1eb      	bne.n	80089d2 <__gethex+0x2ee>
 80089fa:	e7d8      	b.n	80089ae <__gethex+0x2ca>
 80089fc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d1d5      	bne.n	80089ae <__gethex+0x2ca>
 8008a02:	e7e6      	b.n	80089d2 <__gethex+0x2ee>
 8008a04:	1e6f      	subs	r7, r5, #1
 8008a06:	f1ba 0f00 	cmp.w	sl, #0
 8008a0a:	d131      	bne.n	8008a70 <__gethex+0x38c>
 8008a0c:	b127      	cbz	r7, 8008a18 <__gethex+0x334>
 8008a0e:	4639      	mov	r1, r7
 8008a10:	4620      	mov	r0, r4
 8008a12:	f000 fe3d 	bl	8009690 <__any_on>
 8008a16:	4682      	mov	sl, r0
 8008a18:	117b      	asrs	r3, r7, #5
 8008a1a:	2101      	movs	r1, #1
 8008a1c:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8008a20:	f007 071f 	and.w	r7, r7, #31
 8008a24:	fa01 f707 	lsl.w	r7, r1, r7
 8008a28:	421f      	tst	r7, r3
 8008a2a:	4629      	mov	r1, r5
 8008a2c:	4620      	mov	r0, r4
 8008a2e:	bf18      	it	ne
 8008a30:	f04a 0a02 	orrne.w	sl, sl, #2
 8008a34:	1b76      	subs	r6, r6, r5
 8008a36:	f7ff fded 	bl	8008614 <rshift>
 8008a3a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008a3e:	2702      	movs	r7, #2
 8008a40:	f1ba 0f00 	cmp.w	sl, #0
 8008a44:	d048      	beq.n	8008ad8 <__gethex+0x3f4>
 8008a46:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008a4a:	2b02      	cmp	r3, #2
 8008a4c:	d015      	beq.n	8008a7a <__gethex+0x396>
 8008a4e:	2b03      	cmp	r3, #3
 8008a50:	d017      	beq.n	8008a82 <__gethex+0x39e>
 8008a52:	2b01      	cmp	r3, #1
 8008a54:	d109      	bne.n	8008a6a <__gethex+0x386>
 8008a56:	f01a 0f02 	tst.w	sl, #2
 8008a5a:	d006      	beq.n	8008a6a <__gethex+0x386>
 8008a5c:	f8d9 0000 	ldr.w	r0, [r9]
 8008a60:	ea4a 0a00 	orr.w	sl, sl, r0
 8008a64:	f01a 0f01 	tst.w	sl, #1
 8008a68:	d10e      	bne.n	8008a88 <__gethex+0x3a4>
 8008a6a:	f047 0710 	orr.w	r7, r7, #16
 8008a6e:	e033      	b.n	8008ad8 <__gethex+0x3f4>
 8008a70:	f04f 0a01 	mov.w	sl, #1
 8008a74:	e7d0      	b.n	8008a18 <__gethex+0x334>
 8008a76:	2701      	movs	r7, #1
 8008a78:	e7e2      	b.n	8008a40 <__gethex+0x35c>
 8008a7a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008a7c:	f1c3 0301 	rsb	r3, r3, #1
 8008a80:	9315      	str	r3, [sp, #84]	; 0x54
 8008a82:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d0f0      	beq.n	8008a6a <__gethex+0x386>
 8008a88:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008a8c:	f104 0314 	add.w	r3, r4, #20
 8008a90:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008a94:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008a98:	f04f 0c00 	mov.w	ip, #0
 8008a9c:	4618      	mov	r0, r3
 8008a9e:	f853 2b04 	ldr.w	r2, [r3], #4
 8008aa2:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 8008aa6:	d01c      	beq.n	8008ae2 <__gethex+0x3fe>
 8008aa8:	3201      	adds	r2, #1
 8008aaa:	6002      	str	r2, [r0, #0]
 8008aac:	2f02      	cmp	r7, #2
 8008aae:	f104 0314 	add.w	r3, r4, #20
 8008ab2:	d13f      	bne.n	8008b34 <__gethex+0x450>
 8008ab4:	f8d8 2000 	ldr.w	r2, [r8]
 8008ab8:	3a01      	subs	r2, #1
 8008aba:	42b2      	cmp	r2, r6
 8008abc:	d10a      	bne.n	8008ad4 <__gethex+0x3f0>
 8008abe:	1171      	asrs	r1, r6, #5
 8008ac0:	2201      	movs	r2, #1
 8008ac2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008ac6:	f006 061f 	and.w	r6, r6, #31
 8008aca:	fa02 f606 	lsl.w	r6, r2, r6
 8008ace:	421e      	tst	r6, r3
 8008ad0:	bf18      	it	ne
 8008ad2:	4617      	movne	r7, r2
 8008ad4:	f047 0720 	orr.w	r7, r7, #32
 8008ad8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008ada:	601c      	str	r4, [r3, #0]
 8008adc:	9b04      	ldr	r3, [sp, #16]
 8008ade:	601d      	str	r5, [r3, #0]
 8008ae0:	e695      	b.n	800880e <__gethex+0x12a>
 8008ae2:	4299      	cmp	r1, r3
 8008ae4:	f843 cc04 	str.w	ip, [r3, #-4]
 8008ae8:	d8d8      	bhi.n	8008a9c <__gethex+0x3b8>
 8008aea:	68a3      	ldr	r3, [r4, #8]
 8008aec:	459b      	cmp	fp, r3
 8008aee:	db19      	blt.n	8008b24 <__gethex+0x440>
 8008af0:	6861      	ldr	r1, [r4, #4]
 8008af2:	ee18 0a10 	vmov	r0, s16
 8008af6:	3101      	adds	r1, #1
 8008af8:	f000 f930 	bl	8008d5c <_Balloc>
 8008afc:	4681      	mov	r9, r0
 8008afe:	b918      	cbnz	r0, 8008b08 <__gethex+0x424>
 8008b00:	4b1a      	ldr	r3, [pc, #104]	; (8008b6c <__gethex+0x488>)
 8008b02:	4602      	mov	r2, r0
 8008b04:	2184      	movs	r1, #132	; 0x84
 8008b06:	e6a8      	b.n	800885a <__gethex+0x176>
 8008b08:	6922      	ldr	r2, [r4, #16]
 8008b0a:	3202      	adds	r2, #2
 8008b0c:	f104 010c 	add.w	r1, r4, #12
 8008b10:	0092      	lsls	r2, r2, #2
 8008b12:	300c      	adds	r0, #12
 8008b14:	f7fc ff52 	bl	80059bc <memcpy>
 8008b18:	4621      	mov	r1, r4
 8008b1a:	ee18 0a10 	vmov	r0, s16
 8008b1e:	f000 f95d 	bl	8008ddc <_Bfree>
 8008b22:	464c      	mov	r4, r9
 8008b24:	6923      	ldr	r3, [r4, #16]
 8008b26:	1c5a      	adds	r2, r3, #1
 8008b28:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008b2c:	6122      	str	r2, [r4, #16]
 8008b2e:	2201      	movs	r2, #1
 8008b30:	615a      	str	r2, [r3, #20]
 8008b32:	e7bb      	b.n	8008aac <__gethex+0x3c8>
 8008b34:	6922      	ldr	r2, [r4, #16]
 8008b36:	455a      	cmp	r2, fp
 8008b38:	dd0b      	ble.n	8008b52 <__gethex+0x46e>
 8008b3a:	2101      	movs	r1, #1
 8008b3c:	4620      	mov	r0, r4
 8008b3e:	f7ff fd69 	bl	8008614 <rshift>
 8008b42:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008b46:	3501      	adds	r5, #1
 8008b48:	42ab      	cmp	r3, r5
 8008b4a:	f6ff aed0 	blt.w	80088ee <__gethex+0x20a>
 8008b4e:	2701      	movs	r7, #1
 8008b50:	e7c0      	b.n	8008ad4 <__gethex+0x3f0>
 8008b52:	f016 061f 	ands.w	r6, r6, #31
 8008b56:	d0fa      	beq.n	8008b4e <__gethex+0x46a>
 8008b58:	449a      	add	sl, r3
 8008b5a:	f1c6 0620 	rsb	r6, r6, #32
 8008b5e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 8008b62:	f000 f9f1 	bl	8008f48 <__hi0bits>
 8008b66:	42b0      	cmp	r0, r6
 8008b68:	dbe7      	blt.n	8008b3a <__gethex+0x456>
 8008b6a:	e7f0      	b.n	8008b4e <__gethex+0x46a>
 8008b6c:	0800a3cc 	.word	0x0800a3cc

08008b70 <L_shift>:
 8008b70:	f1c2 0208 	rsb	r2, r2, #8
 8008b74:	0092      	lsls	r2, r2, #2
 8008b76:	b570      	push	{r4, r5, r6, lr}
 8008b78:	f1c2 0620 	rsb	r6, r2, #32
 8008b7c:	6843      	ldr	r3, [r0, #4]
 8008b7e:	6804      	ldr	r4, [r0, #0]
 8008b80:	fa03 f506 	lsl.w	r5, r3, r6
 8008b84:	432c      	orrs	r4, r5
 8008b86:	40d3      	lsrs	r3, r2
 8008b88:	6004      	str	r4, [r0, #0]
 8008b8a:	f840 3f04 	str.w	r3, [r0, #4]!
 8008b8e:	4288      	cmp	r0, r1
 8008b90:	d3f4      	bcc.n	8008b7c <L_shift+0xc>
 8008b92:	bd70      	pop	{r4, r5, r6, pc}

08008b94 <__match>:
 8008b94:	b530      	push	{r4, r5, lr}
 8008b96:	6803      	ldr	r3, [r0, #0]
 8008b98:	3301      	adds	r3, #1
 8008b9a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008b9e:	b914      	cbnz	r4, 8008ba6 <__match+0x12>
 8008ba0:	6003      	str	r3, [r0, #0]
 8008ba2:	2001      	movs	r0, #1
 8008ba4:	bd30      	pop	{r4, r5, pc}
 8008ba6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008baa:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008bae:	2d19      	cmp	r5, #25
 8008bb0:	bf98      	it	ls
 8008bb2:	3220      	addls	r2, #32
 8008bb4:	42a2      	cmp	r2, r4
 8008bb6:	d0f0      	beq.n	8008b9a <__match+0x6>
 8008bb8:	2000      	movs	r0, #0
 8008bba:	e7f3      	b.n	8008ba4 <__match+0x10>

08008bbc <__hexnan>:
 8008bbc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bc0:	680b      	ldr	r3, [r1, #0]
 8008bc2:	6801      	ldr	r1, [r0, #0]
 8008bc4:	115e      	asrs	r6, r3, #5
 8008bc6:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008bca:	f013 031f 	ands.w	r3, r3, #31
 8008bce:	b087      	sub	sp, #28
 8008bd0:	bf18      	it	ne
 8008bd2:	3604      	addne	r6, #4
 8008bd4:	2500      	movs	r5, #0
 8008bd6:	1f37      	subs	r7, r6, #4
 8008bd8:	4682      	mov	sl, r0
 8008bda:	4690      	mov	r8, r2
 8008bdc:	9301      	str	r3, [sp, #4]
 8008bde:	f846 5c04 	str.w	r5, [r6, #-4]
 8008be2:	46b9      	mov	r9, r7
 8008be4:	463c      	mov	r4, r7
 8008be6:	9502      	str	r5, [sp, #8]
 8008be8:	46ab      	mov	fp, r5
 8008bea:	784a      	ldrb	r2, [r1, #1]
 8008bec:	1c4b      	adds	r3, r1, #1
 8008bee:	9303      	str	r3, [sp, #12]
 8008bf0:	b342      	cbz	r2, 8008c44 <__hexnan+0x88>
 8008bf2:	4610      	mov	r0, r2
 8008bf4:	9105      	str	r1, [sp, #20]
 8008bf6:	9204      	str	r2, [sp, #16]
 8008bf8:	f7ff fd5e 	bl	80086b8 <__hexdig_fun>
 8008bfc:	2800      	cmp	r0, #0
 8008bfe:	d14f      	bne.n	8008ca0 <__hexnan+0xe4>
 8008c00:	9a04      	ldr	r2, [sp, #16]
 8008c02:	9905      	ldr	r1, [sp, #20]
 8008c04:	2a20      	cmp	r2, #32
 8008c06:	d818      	bhi.n	8008c3a <__hexnan+0x7e>
 8008c08:	9b02      	ldr	r3, [sp, #8]
 8008c0a:	459b      	cmp	fp, r3
 8008c0c:	dd13      	ble.n	8008c36 <__hexnan+0x7a>
 8008c0e:	454c      	cmp	r4, r9
 8008c10:	d206      	bcs.n	8008c20 <__hexnan+0x64>
 8008c12:	2d07      	cmp	r5, #7
 8008c14:	dc04      	bgt.n	8008c20 <__hexnan+0x64>
 8008c16:	462a      	mov	r2, r5
 8008c18:	4649      	mov	r1, r9
 8008c1a:	4620      	mov	r0, r4
 8008c1c:	f7ff ffa8 	bl	8008b70 <L_shift>
 8008c20:	4544      	cmp	r4, r8
 8008c22:	d950      	bls.n	8008cc6 <__hexnan+0x10a>
 8008c24:	2300      	movs	r3, #0
 8008c26:	f1a4 0904 	sub.w	r9, r4, #4
 8008c2a:	f844 3c04 	str.w	r3, [r4, #-4]
 8008c2e:	f8cd b008 	str.w	fp, [sp, #8]
 8008c32:	464c      	mov	r4, r9
 8008c34:	461d      	mov	r5, r3
 8008c36:	9903      	ldr	r1, [sp, #12]
 8008c38:	e7d7      	b.n	8008bea <__hexnan+0x2e>
 8008c3a:	2a29      	cmp	r2, #41	; 0x29
 8008c3c:	d156      	bne.n	8008cec <__hexnan+0x130>
 8008c3e:	3102      	adds	r1, #2
 8008c40:	f8ca 1000 	str.w	r1, [sl]
 8008c44:	f1bb 0f00 	cmp.w	fp, #0
 8008c48:	d050      	beq.n	8008cec <__hexnan+0x130>
 8008c4a:	454c      	cmp	r4, r9
 8008c4c:	d206      	bcs.n	8008c5c <__hexnan+0xa0>
 8008c4e:	2d07      	cmp	r5, #7
 8008c50:	dc04      	bgt.n	8008c5c <__hexnan+0xa0>
 8008c52:	462a      	mov	r2, r5
 8008c54:	4649      	mov	r1, r9
 8008c56:	4620      	mov	r0, r4
 8008c58:	f7ff ff8a 	bl	8008b70 <L_shift>
 8008c5c:	4544      	cmp	r4, r8
 8008c5e:	d934      	bls.n	8008cca <__hexnan+0x10e>
 8008c60:	f1a8 0204 	sub.w	r2, r8, #4
 8008c64:	4623      	mov	r3, r4
 8008c66:	f853 1b04 	ldr.w	r1, [r3], #4
 8008c6a:	f842 1f04 	str.w	r1, [r2, #4]!
 8008c6e:	429f      	cmp	r7, r3
 8008c70:	d2f9      	bcs.n	8008c66 <__hexnan+0xaa>
 8008c72:	1b3b      	subs	r3, r7, r4
 8008c74:	f023 0303 	bic.w	r3, r3, #3
 8008c78:	3304      	adds	r3, #4
 8008c7a:	3401      	adds	r4, #1
 8008c7c:	3e03      	subs	r6, #3
 8008c7e:	42b4      	cmp	r4, r6
 8008c80:	bf88      	it	hi
 8008c82:	2304      	movhi	r3, #4
 8008c84:	4443      	add	r3, r8
 8008c86:	2200      	movs	r2, #0
 8008c88:	f843 2b04 	str.w	r2, [r3], #4
 8008c8c:	429f      	cmp	r7, r3
 8008c8e:	d2fb      	bcs.n	8008c88 <__hexnan+0xcc>
 8008c90:	683b      	ldr	r3, [r7, #0]
 8008c92:	b91b      	cbnz	r3, 8008c9c <__hexnan+0xe0>
 8008c94:	4547      	cmp	r7, r8
 8008c96:	d127      	bne.n	8008ce8 <__hexnan+0x12c>
 8008c98:	2301      	movs	r3, #1
 8008c9a:	603b      	str	r3, [r7, #0]
 8008c9c:	2005      	movs	r0, #5
 8008c9e:	e026      	b.n	8008cee <__hexnan+0x132>
 8008ca0:	3501      	adds	r5, #1
 8008ca2:	2d08      	cmp	r5, #8
 8008ca4:	f10b 0b01 	add.w	fp, fp, #1
 8008ca8:	dd06      	ble.n	8008cb8 <__hexnan+0xfc>
 8008caa:	4544      	cmp	r4, r8
 8008cac:	d9c3      	bls.n	8008c36 <__hexnan+0x7a>
 8008cae:	2300      	movs	r3, #0
 8008cb0:	f844 3c04 	str.w	r3, [r4, #-4]
 8008cb4:	2501      	movs	r5, #1
 8008cb6:	3c04      	subs	r4, #4
 8008cb8:	6822      	ldr	r2, [r4, #0]
 8008cba:	f000 000f 	and.w	r0, r0, #15
 8008cbe:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8008cc2:	6022      	str	r2, [r4, #0]
 8008cc4:	e7b7      	b.n	8008c36 <__hexnan+0x7a>
 8008cc6:	2508      	movs	r5, #8
 8008cc8:	e7b5      	b.n	8008c36 <__hexnan+0x7a>
 8008cca:	9b01      	ldr	r3, [sp, #4]
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d0df      	beq.n	8008c90 <__hexnan+0xd4>
 8008cd0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008cd4:	f1c3 0320 	rsb	r3, r3, #32
 8008cd8:	fa22 f303 	lsr.w	r3, r2, r3
 8008cdc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008ce0:	401a      	ands	r2, r3
 8008ce2:	f846 2c04 	str.w	r2, [r6, #-4]
 8008ce6:	e7d3      	b.n	8008c90 <__hexnan+0xd4>
 8008ce8:	3f04      	subs	r7, #4
 8008cea:	e7d1      	b.n	8008c90 <__hexnan+0xd4>
 8008cec:	2004      	movs	r0, #4
 8008cee:	b007      	add	sp, #28
 8008cf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008cf4 <_localeconv_r>:
 8008cf4:	4800      	ldr	r0, [pc, #0]	; (8008cf8 <_localeconv_r+0x4>)
 8008cf6:	4770      	bx	lr
 8008cf8:	20000168 	.word	0x20000168

08008cfc <_lseek_r>:
 8008cfc:	b538      	push	{r3, r4, r5, lr}
 8008cfe:	4d07      	ldr	r5, [pc, #28]	; (8008d1c <_lseek_r+0x20>)
 8008d00:	4604      	mov	r4, r0
 8008d02:	4608      	mov	r0, r1
 8008d04:	4611      	mov	r1, r2
 8008d06:	2200      	movs	r2, #0
 8008d08:	602a      	str	r2, [r5, #0]
 8008d0a:	461a      	mov	r2, r3
 8008d0c:	f7f9 f872 	bl	8001df4 <_lseek>
 8008d10:	1c43      	adds	r3, r0, #1
 8008d12:	d102      	bne.n	8008d1a <_lseek_r+0x1e>
 8008d14:	682b      	ldr	r3, [r5, #0]
 8008d16:	b103      	cbz	r3, 8008d1a <_lseek_r+0x1e>
 8008d18:	6023      	str	r3, [r4, #0]
 8008d1a:	bd38      	pop	{r3, r4, r5, pc}
 8008d1c:	2000442c 	.word	0x2000442c

08008d20 <__ascii_mbtowc>:
 8008d20:	b082      	sub	sp, #8
 8008d22:	b901      	cbnz	r1, 8008d26 <__ascii_mbtowc+0x6>
 8008d24:	a901      	add	r1, sp, #4
 8008d26:	b142      	cbz	r2, 8008d3a <__ascii_mbtowc+0x1a>
 8008d28:	b14b      	cbz	r3, 8008d3e <__ascii_mbtowc+0x1e>
 8008d2a:	7813      	ldrb	r3, [r2, #0]
 8008d2c:	600b      	str	r3, [r1, #0]
 8008d2e:	7812      	ldrb	r2, [r2, #0]
 8008d30:	1e10      	subs	r0, r2, #0
 8008d32:	bf18      	it	ne
 8008d34:	2001      	movne	r0, #1
 8008d36:	b002      	add	sp, #8
 8008d38:	4770      	bx	lr
 8008d3a:	4610      	mov	r0, r2
 8008d3c:	e7fb      	b.n	8008d36 <__ascii_mbtowc+0x16>
 8008d3e:	f06f 0001 	mvn.w	r0, #1
 8008d42:	e7f8      	b.n	8008d36 <__ascii_mbtowc+0x16>

08008d44 <__malloc_lock>:
 8008d44:	4801      	ldr	r0, [pc, #4]	; (8008d4c <__malloc_lock+0x8>)
 8008d46:	f7f9 b944 	b.w	8001fd2 <__retarget_lock_acquire_recursive>
 8008d4a:	bf00      	nop
 8008d4c:	200004c0 	.word	0x200004c0

08008d50 <__malloc_unlock>:
 8008d50:	4801      	ldr	r0, [pc, #4]	; (8008d58 <__malloc_unlock+0x8>)
 8008d52:	f7f9 b952 	b.w	8001ffa <__retarget_lock_release_recursive>
 8008d56:	bf00      	nop
 8008d58:	200004c0 	.word	0x200004c0

08008d5c <_Balloc>:
 8008d5c:	b570      	push	{r4, r5, r6, lr}
 8008d5e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008d60:	4604      	mov	r4, r0
 8008d62:	460d      	mov	r5, r1
 8008d64:	b976      	cbnz	r6, 8008d84 <_Balloc+0x28>
 8008d66:	2010      	movs	r0, #16
 8008d68:	f7fc fe20 	bl	80059ac <malloc>
 8008d6c:	4602      	mov	r2, r0
 8008d6e:	6260      	str	r0, [r4, #36]	; 0x24
 8008d70:	b920      	cbnz	r0, 8008d7c <_Balloc+0x20>
 8008d72:	4b18      	ldr	r3, [pc, #96]	; (8008dd4 <_Balloc+0x78>)
 8008d74:	4818      	ldr	r0, [pc, #96]	; (8008dd8 <_Balloc+0x7c>)
 8008d76:	2166      	movs	r1, #102	; 0x66
 8008d78:	f000 fe52 	bl	8009a20 <__assert_func>
 8008d7c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008d80:	6006      	str	r6, [r0, #0]
 8008d82:	60c6      	str	r6, [r0, #12]
 8008d84:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008d86:	68f3      	ldr	r3, [r6, #12]
 8008d88:	b183      	cbz	r3, 8008dac <_Balloc+0x50>
 8008d8a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008d8c:	68db      	ldr	r3, [r3, #12]
 8008d8e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008d92:	b9b8      	cbnz	r0, 8008dc4 <_Balloc+0x68>
 8008d94:	2101      	movs	r1, #1
 8008d96:	fa01 f605 	lsl.w	r6, r1, r5
 8008d9a:	1d72      	adds	r2, r6, #5
 8008d9c:	0092      	lsls	r2, r2, #2
 8008d9e:	4620      	mov	r0, r4
 8008da0:	f000 fc97 	bl	80096d2 <_calloc_r>
 8008da4:	b160      	cbz	r0, 8008dc0 <_Balloc+0x64>
 8008da6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008daa:	e00e      	b.n	8008dca <_Balloc+0x6e>
 8008dac:	2221      	movs	r2, #33	; 0x21
 8008dae:	2104      	movs	r1, #4
 8008db0:	4620      	mov	r0, r4
 8008db2:	f000 fc8e 	bl	80096d2 <_calloc_r>
 8008db6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008db8:	60f0      	str	r0, [r6, #12]
 8008dba:	68db      	ldr	r3, [r3, #12]
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d1e4      	bne.n	8008d8a <_Balloc+0x2e>
 8008dc0:	2000      	movs	r0, #0
 8008dc2:	bd70      	pop	{r4, r5, r6, pc}
 8008dc4:	6802      	ldr	r2, [r0, #0]
 8008dc6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008dca:	2300      	movs	r3, #0
 8008dcc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008dd0:	e7f7      	b.n	8008dc2 <_Balloc+0x66>
 8008dd2:	bf00      	nop
 8008dd4:	0800a356 	.word	0x0800a356
 8008dd8:	0800a45c 	.word	0x0800a45c

08008ddc <_Bfree>:
 8008ddc:	b570      	push	{r4, r5, r6, lr}
 8008dde:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008de0:	4605      	mov	r5, r0
 8008de2:	460c      	mov	r4, r1
 8008de4:	b976      	cbnz	r6, 8008e04 <_Bfree+0x28>
 8008de6:	2010      	movs	r0, #16
 8008de8:	f7fc fde0 	bl	80059ac <malloc>
 8008dec:	4602      	mov	r2, r0
 8008dee:	6268      	str	r0, [r5, #36]	; 0x24
 8008df0:	b920      	cbnz	r0, 8008dfc <_Bfree+0x20>
 8008df2:	4b09      	ldr	r3, [pc, #36]	; (8008e18 <_Bfree+0x3c>)
 8008df4:	4809      	ldr	r0, [pc, #36]	; (8008e1c <_Bfree+0x40>)
 8008df6:	218a      	movs	r1, #138	; 0x8a
 8008df8:	f000 fe12 	bl	8009a20 <__assert_func>
 8008dfc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008e00:	6006      	str	r6, [r0, #0]
 8008e02:	60c6      	str	r6, [r0, #12]
 8008e04:	b13c      	cbz	r4, 8008e16 <_Bfree+0x3a>
 8008e06:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008e08:	6862      	ldr	r2, [r4, #4]
 8008e0a:	68db      	ldr	r3, [r3, #12]
 8008e0c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008e10:	6021      	str	r1, [r4, #0]
 8008e12:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008e16:	bd70      	pop	{r4, r5, r6, pc}
 8008e18:	0800a356 	.word	0x0800a356
 8008e1c:	0800a45c 	.word	0x0800a45c

08008e20 <__multadd>:
 8008e20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e24:	690e      	ldr	r6, [r1, #16]
 8008e26:	4607      	mov	r7, r0
 8008e28:	4698      	mov	r8, r3
 8008e2a:	460c      	mov	r4, r1
 8008e2c:	f101 0014 	add.w	r0, r1, #20
 8008e30:	2300      	movs	r3, #0
 8008e32:	6805      	ldr	r5, [r0, #0]
 8008e34:	b2a9      	uxth	r1, r5
 8008e36:	fb02 8101 	mla	r1, r2, r1, r8
 8008e3a:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8008e3e:	0c2d      	lsrs	r5, r5, #16
 8008e40:	fb02 c505 	mla	r5, r2, r5, ip
 8008e44:	b289      	uxth	r1, r1
 8008e46:	3301      	adds	r3, #1
 8008e48:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8008e4c:	429e      	cmp	r6, r3
 8008e4e:	f840 1b04 	str.w	r1, [r0], #4
 8008e52:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8008e56:	dcec      	bgt.n	8008e32 <__multadd+0x12>
 8008e58:	f1b8 0f00 	cmp.w	r8, #0
 8008e5c:	d022      	beq.n	8008ea4 <__multadd+0x84>
 8008e5e:	68a3      	ldr	r3, [r4, #8]
 8008e60:	42b3      	cmp	r3, r6
 8008e62:	dc19      	bgt.n	8008e98 <__multadd+0x78>
 8008e64:	6861      	ldr	r1, [r4, #4]
 8008e66:	4638      	mov	r0, r7
 8008e68:	3101      	adds	r1, #1
 8008e6a:	f7ff ff77 	bl	8008d5c <_Balloc>
 8008e6e:	4605      	mov	r5, r0
 8008e70:	b928      	cbnz	r0, 8008e7e <__multadd+0x5e>
 8008e72:	4602      	mov	r2, r0
 8008e74:	4b0d      	ldr	r3, [pc, #52]	; (8008eac <__multadd+0x8c>)
 8008e76:	480e      	ldr	r0, [pc, #56]	; (8008eb0 <__multadd+0x90>)
 8008e78:	21b5      	movs	r1, #181	; 0xb5
 8008e7a:	f000 fdd1 	bl	8009a20 <__assert_func>
 8008e7e:	6922      	ldr	r2, [r4, #16]
 8008e80:	3202      	adds	r2, #2
 8008e82:	f104 010c 	add.w	r1, r4, #12
 8008e86:	0092      	lsls	r2, r2, #2
 8008e88:	300c      	adds	r0, #12
 8008e8a:	f7fc fd97 	bl	80059bc <memcpy>
 8008e8e:	4621      	mov	r1, r4
 8008e90:	4638      	mov	r0, r7
 8008e92:	f7ff ffa3 	bl	8008ddc <_Bfree>
 8008e96:	462c      	mov	r4, r5
 8008e98:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8008e9c:	3601      	adds	r6, #1
 8008e9e:	f8c3 8014 	str.w	r8, [r3, #20]
 8008ea2:	6126      	str	r6, [r4, #16]
 8008ea4:	4620      	mov	r0, r4
 8008ea6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008eaa:	bf00      	nop
 8008eac:	0800a3cc 	.word	0x0800a3cc
 8008eb0:	0800a45c 	.word	0x0800a45c

08008eb4 <__s2b>:
 8008eb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008eb8:	460c      	mov	r4, r1
 8008eba:	4615      	mov	r5, r2
 8008ebc:	461f      	mov	r7, r3
 8008ebe:	2209      	movs	r2, #9
 8008ec0:	3308      	adds	r3, #8
 8008ec2:	4606      	mov	r6, r0
 8008ec4:	fb93 f3f2 	sdiv	r3, r3, r2
 8008ec8:	2100      	movs	r1, #0
 8008eca:	2201      	movs	r2, #1
 8008ecc:	429a      	cmp	r2, r3
 8008ece:	db09      	blt.n	8008ee4 <__s2b+0x30>
 8008ed0:	4630      	mov	r0, r6
 8008ed2:	f7ff ff43 	bl	8008d5c <_Balloc>
 8008ed6:	b940      	cbnz	r0, 8008eea <__s2b+0x36>
 8008ed8:	4602      	mov	r2, r0
 8008eda:	4b19      	ldr	r3, [pc, #100]	; (8008f40 <__s2b+0x8c>)
 8008edc:	4819      	ldr	r0, [pc, #100]	; (8008f44 <__s2b+0x90>)
 8008ede:	21ce      	movs	r1, #206	; 0xce
 8008ee0:	f000 fd9e 	bl	8009a20 <__assert_func>
 8008ee4:	0052      	lsls	r2, r2, #1
 8008ee6:	3101      	adds	r1, #1
 8008ee8:	e7f0      	b.n	8008ecc <__s2b+0x18>
 8008eea:	9b08      	ldr	r3, [sp, #32]
 8008eec:	6143      	str	r3, [r0, #20]
 8008eee:	2d09      	cmp	r5, #9
 8008ef0:	f04f 0301 	mov.w	r3, #1
 8008ef4:	6103      	str	r3, [r0, #16]
 8008ef6:	dd16      	ble.n	8008f26 <__s2b+0x72>
 8008ef8:	f104 0909 	add.w	r9, r4, #9
 8008efc:	46c8      	mov	r8, r9
 8008efe:	442c      	add	r4, r5
 8008f00:	f818 3b01 	ldrb.w	r3, [r8], #1
 8008f04:	4601      	mov	r1, r0
 8008f06:	3b30      	subs	r3, #48	; 0x30
 8008f08:	220a      	movs	r2, #10
 8008f0a:	4630      	mov	r0, r6
 8008f0c:	f7ff ff88 	bl	8008e20 <__multadd>
 8008f10:	45a0      	cmp	r8, r4
 8008f12:	d1f5      	bne.n	8008f00 <__s2b+0x4c>
 8008f14:	f1a5 0408 	sub.w	r4, r5, #8
 8008f18:	444c      	add	r4, r9
 8008f1a:	1b2d      	subs	r5, r5, r4
 8008f1c:	1963      	adds	r3, r4, r5
 8008f1e:	42bb      	cmp	r3, r7
 8008f20:	db04      	blt.n	8008f2c <__s2b+0x78>
 8008f22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f26:	340a      	adds	r4, #10
 8008f28:	2509      	movs	r5, #9
 8008f2a:	e7f6      	b.n	8008f1a <__s2b+0x66>
 8008f2c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008f30:	4601      	mov	r1, r0
 8008f32:	3b30      	subs	r3, #48	; 0x30
 8008f34:	220a      	movs	r2, #10
 8008f36:	4630      	mov	r0, r6
 8008f38:	f7ff ff72 	bl	8008e20 <__multadd>
 8008f3c:	e7ee      	b.n	8008f1c <__s2b+0x68>
 8008f3e:	bf00      	nop
 8008f40:	0800a3cc 	.word	0x0800a3cc
 8008f44:	0800a45c 	.word	0x0800a45c

08008f48 <__hi0bits>:
 8008f48:	0c03      	lsrs	r3, r0, #16
 8008f4a:	041b      	lsls	r3, r3, #16
 8008f4c:	b9d3      	cbnz	r3, 8008f84 <__hi0bits+0x3c>
 8008f4e:	0400      	lsls	r0, r0, #16
 8008f50:	2310      	movs	r3, #16
 8008f52:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008f56:	bf04      	itt	eq
 8008f58:	0200      	lsleq	r0, r0, #8
 8008f5a:	3308      	addeq	r3, #8
 8008f5c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008f60:	bf04      	itt	eq
 8008f62:	0100      	lsleq	r0, r0, #4
 8008f64:	3304      	addeq	r3, #4
 8008f66:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008f6a:	bf04      	itt	eq
 8008f6c:	0080      	lsleq	r0, r0, #2
 8008f6e:	3302      	addeq	r3, #2
 8008f70:	2800      	cmp	r0, #0
 8008f72:	db05      	blt.n	8008f80 <__hi0bits+0x38>
 8008f74:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008f78:	f103 0301 	add.w	r3, r3, #1
 8008f7c:	bf08      	it	eq
 8008f7e:	2320      	moveq	r3, #32
 8008f80:	4618      	mov	r0, r3
 8008f82:	4770      	bx	lr
 8008f84:	2300      	movs	r3, #0
 8008f86:	e7e4      	b.n	8008f52 <__hi0bits+0xa>

08008f88 <__lo0bits>:
 8008f88:	6803      	ldr	r3, [r0, #0]
 8008f8a:	f013 0207 	ands.w	r2, r3, #7
 8008f8e:	4601      	mov	r1, r0
 8008f90:	d00b      	beq.n	8008faa <__lo0bits+0x22>
 8008f92:	07da      	lsls	r2, r3, #31
 8008f94:	d424      	bmi.n	8008fe0 <__lo0bits+0x58>
 8008f96:	0798      	lsls	r0, r3, #30
 8008f98:	bf49      	itett	mi
 8008f9a:	085b      	lsrmi	r3, r3, #1
 8008f9c:	089b      	lsrpl	r3, r3, #2
 8008f9e:	2001      	movmi	r0, #1
 8008fa0:	600b      	strmi	r3, [r1, #0]
 8008fa2:	bf5c      	itt	pl
 8008fa4:	600b      	strpl	r3, [r1, #0]
 8008fa6:	2002      	movpl	r0, #2
 8008fa8:	4770      	bx	lr
 8008faa:	b298      	uxth	r0, r3
 8008fac:	b9b0      	cbnz	r0, 8008fdc <__lo0bits+0x54>
 8008fae:	0c1b      	lsrs	r3, r3, #16
 8008fb0:	2010      	movs	r0, #16
 8008fb2:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008fb6:	bf04      	itt	eq
 8008fb8:	0a1b      	lsreq	r3, r3, #8
 8008fba:	3008      	addeq	r0, #8
 8008fbc:	071a      	lsls	r2, r3, #28
 8008fbe:	bf04      	itt	eq
 8008fc0:	091b      	lsreq	r3, r3, #4
 8008fc2:	3004      	addeq	r0, #4
 8008fc4:	079a      	lsls	r2, r3, #30
 8008fc6:	bf04      	itt	eq
 8008fc8:	089b      	lsreq	r3, r3, #2
 8008fca:	3002      	addeq	r0, #2
 8008fcc:	07da      	lsls	r2, r3, #31
 8008fce:	d403      	bmi.n	8008fd8 <__lo0bits+0x50>
 8008fd0:	085b      	lsrs	r3, r3, #1
 8008fd2:	f100 0001 	add.w	r0, r0, #1
 8008fd6:	d005      	beq.n	8008fe4 <__lo0bits+0x5c>
 8008fd8:	600b      	str	r3, [r1, #0]
 8008fda:	4770      	bx	lr
 8008fdc:	4610      	mov	r0, r2
 8008fde:	e7e8      	b.n	8008fb2 <__lo0bits+0x2a>
 8008fe0:	2000      	movs	r0, #0
 8008fe2:	4770      	bx	lr
 8008fe4:	2020      	movs	r0, #32
 8008fe6:	4770      	bx	lr

08008fe8 <__i2b>:
 8008fe8:	b510      	push	{r4, lr}
 8008fea:	460c      	mov	r4, r1
 8008fec:	2101      	movs	r1, #1
 8008fee:	f7ff feb5 	bl	8008d5c <_Balloc>
 8008ff2:	4602      	mov	r2, r0
 8008ff4:	b928      	cbnz	r0, 8009002 <__i2b+0x1a>
 8008ff6:	4b05      	ldr	r3, [pc, #20]	; (800900c <__i2b+0x24>)
 8008ff8:	4805      	ldr	r0, [pc, #20]	; (8009010 <__i2b+0x28>)
 8008ffa:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008ffe:	f000 fd0f 	bl	8009a20 <__assert_func>
 8009002:	2301      	movs	r3, #1
 8009004:	6144      	str	r4, [r0, #20]
 8009006:	6103      	str	r3, [r0, #16]
 8009008:	bd10      	pop	{r4, pc}
 800900a:	bf00      	nop
 800900c:	0800a3cc 	.word	0x0800a3cc
 8009010:	0800a45c 	.word	0x0800a45c

08009014 <__multiply>:
 8009014:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009018:	4614      	mov	r4, r2
 800901a:	690a      	ldr	r2, [r1, #16]
 800901c:	6923      	ldr	r3, [r4, #16]
 800901e:	429a      	cmp	r2, r3
 8009020:	bfb8      	it	lt
 8009022:	460b      	movlt	r3, r1
 8009024:	460d      	mov	r5, r1
 8009026:	bfbc      	itt	lt
 8009028:	4625      	movlt	r5, r4
 800902a:	461c      	movlt	r4, r3
 800902c:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8009030:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009034:	68ab      	ldr	r3, [r5, #8]
 8009036:	6869      	ldr	r1, [r5, #4]
 8009038:	eb0a 0709 	add.w	r7, sl, r9
 800903c:	42bb      	cmp	r3, r7
 800903e:	b085      	sub	sp, #20
 8009040:	bfb8      	it	lt
 8009042:	3101      	addlt	r1, #1
 8009044:	f7ff fe8a 	bl	8008d5c <_Balloc>
 8009048:	b930      	cbnz	r0, 8009058 <__multiply+0x44>
 800904a:	4602      	mov	r2, r0
 800904c:	4b42      	ldr	r3, [pc, #264]	; (8009158 <__multiply+0x144>)
 800904e:	4843      	ldr	r0, [pc, #268]	; (800915c <__multiply+0x148>)
 8009050:	f240 115d 	movw	r1, #349	; 0x15d
 8009054:	f000 fce4 	bl	8009a20 <__assert_func>
 8009058:	f100 0614 	add.w	r6, r0, #20
 800905c:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8009060:	4633      	mov	r3, r6
 8009062:	2200      	movs	r2, #0
 8009064:	4543      	cmp	r3, r8
 8009066:	d31e      	bcc.n	80090a6 <__multiply+0x92>
 8009068:	f105 0c14 	add.w	ip, r5, #20
 800906c:	f104 0314 	add.w	r3, r4, #20
 8009070:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8009074:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8009078:	9202      	str	r2, [sp, #8]
 800907a:	ebac 0205 	sub.w	r2, ip, r5
 800907e:	3a15      	subs	r2, #21
 8009080:	f022 0203 	bic.w	r2, r2, #3
 8009084:	3204      	adds	r2, #4
 8009086:	f105 0115 	add.w	r1, r5, #21
 800908a:	458c      	cmp	ip, r1
 800908c:	bf38      	it	cc
 800908e:	2204      	movcc	r2, #4
 8009090:	9201      	str	r2, [sp, #4]
 8009092:	9a02      	ldr	r2, [sp, #8]
 8009094:	9303      	str	r3, [sp, #12]
 8009096:	429a      	cmp	r2, r3
 8009098:	d808      	bhi.n	80090ac <__multiply+0x98>
 800909a:	2f00      	cmp	r7, #0
 800909c:	dc55      	bgt.n	800914a <__multiply+0x136>
 800909e:	6107      	str	r7, [r0, #16]
 80090a0:	b005      	add	sp, #20
 80090a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090a6:	f843 2b04 	str.w	r2, [r3], #4
 80090aa:	e7db      	b.n	8009064 <__multiply+0x50>
 80090ac:	f8b3 a000 	ldrh.w	sl, [r3]
 80090b0:	f1ba 0f00 	cmp.w	sl, #0
 80090b4:	d020      	beq.n	80090f8 <__multiply+0xe4>
 80090b6:	f105 0e14 	add.w	lr, r5, #20
 80090ba:	46b1      	mov	r9, r6
 80090bc:	2200      	movs	r2, #0
 80090be:	f85e 4b04 	ldr.w	r4, [lr], #4
 80090c2:	f8d9 b000 	ldr.w	fp, [r9]
 80090c6:	b2a1      	uxth	r1, r4
 80090c8:	fa1f fb8b 	uxth.w	fp, fp
 80090cc:	fb0a b101 	mla	r1, sl, r1, fp
 80090d0:	4411      	add	r1, r2
 80090d2:	f8d9 2000 	ldr.w	r2, [r9]
 80090d6:	0c24      	lsrs	r4, r4, #16
 80090d8:	0c12      	lsrs	r2, r2, #16
 80090da:	fb0a 2404 	mla	r4, sl, r4, r2
 80090de:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80090e2:	b289      	uxth	r1, r1
 80090e4:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80090e8:	45f4      	cmp	ip, lr
 80090ea:	f849 1b04 	str.w	r1, [r9], #4
 80090ee:	ea4f 4214 	mov.w	r2, r4, lsr #16
 80090f2:	d8e4      	bhi.n	80090be <__multiply+0xaa>
 80090f4:	9901      	ldr	r1, [sp, #4]
 80090f6:	5072      	str	r2, [r6, r1]
 80090f8:	9a03      	ldr	r2, [sp, #12]
 80090fa:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80090fe:	3304      	adds	r3, #4
 8009100:	f1b9 0f00 	cmp.w	r9, #0
 8009104:	d01f      	beq.n	8009146 <__multiply+0x132>
 8009106:	6834      	ldr	r4, [r6, #0]
 8009108:	f105 0114 	add.w	r1, r5, #20
 800910c:	46b6      	mov	lr, r6
 800910e:	f04f 0a00 	mov.w	sl, #0
 8009112:	880a      	ldrh	r2, [r1, #0]
 8009114:	f8be b002 	ldrh.w	fp, [lr, #2]
 8009118:	fb09 b202 	mla	r2, r9, r2, fp
 800911c:	4492      	add	sl, r2
 800911e:	b2a4      	uxth	r4, r4
 8009120:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8009124:	f84e 4b04 	str.w	r4, [lr], #4
 8009128:	f851 4b04 	ldr.w	r4, [r1], #4
 800912c:	f8be 2000 	ldrh.w	r2, [lr]
 8009130:	0c24      	lsrs	r4, r4, #16
 8009132:	fb09 2404 	mla	r4, r9, r4, r2
 8009136:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800913a:	458c      	cmp	ip, r1
 800913c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009140:	d8e7      	bhi.n	8009112 <__multiply+0xfe>
 8009142:	9a01      	ldr	r2, [sp, #4]
 8009144:	50b4      	str	r4, [r6, r2]
 8009146:	3604      	adds	r6, #4
 8009148:	e7a3      	b.n	8009092 <__multiply+0x7e>
 800914a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800914e:	2b00      	cmp	r3, #0
 8009150:	d1a5      	bne.n	800909e <__multiply+0x8a>
 8009152:	3f01      	subs	r7, #1
 8009154:	e7a1      	b.n	800909a <__multiply+0x86>
 8009156:	bf00      	nop
 8009158:	0800a3cc 	.word	0x0800a3cc
 800915c:	0800a45c 	.word	0x0800a45c

08009160 <__pow5mult>:
 8009160:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009164:	4615      	mov	r5, r2
 8009166:	f012 0203 	ands.w	r2, r2, #3
 800916a:	4606      	mov	r6, r0
 800916c:	460f      	mov	r7, r1
 800916e:	d007      	beq.n	8009180 <__pow5mult+0x20>
 8009170:	4c25      	ldr	r4, [pc, #148]	; (8009208 <__pow5mult+0xa8>)
 8009172:	3a01      	subs	r2, #1
 8009174:	2300      	movs	r3, #0
 8009176:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800917a:	f7ff fe51 	bl	8008e20 <__multadd>
 800917e:	4607      	mov	r7, r0
 8009180:	10ad      	asrs	r5, r5, #2
 8009182:	d03d      	beq.n	8009200 <__pow5mult+0xa0>
 8009184:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009186:	b97c      	cbnz	r4, 80091a8 <__pow5mult+0x48>
 8009188:	2010      	movs	r0, #16
 800918a:	f7fc fc0f 	bl	80059ac <malloc>
 800918e:	4602      	mov	r2, r0
 8009190:	6270      	str	r0, [r6, #36]	; 0x24
 8009192:	b928      	cbnz	r0, 80091a0 <__pow5mult+0x40>
 8009194:	4b1d      	ldr	r3, [pc, #116]	; (800920c <__pow5mult+0xac>)
 8009196:	481e      	ldr	r0, [pc, #120]	; (8009210 <__pow5mult+0xb0>)
 8009198:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800919c:	f000 fc40 	bl	8009a20 <__assert_func>
 80091a0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80091a4:	6004      	str	r4, [r0, #0]
 80091a6:	60c4      	str	r4, [r0, #12]
 80091a8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80091ac:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80091b0:	b94c      	cbnz	r4, 80091c6 <__pow5mult+0x66>
 80091b2:	f240 2171 	movw	r1, #625	; 0x271
 80091b6:	4630      	mov	r0, r6
 80091b8:	f7ff ff16 	bl	8008fe8 <__i2b>
 80091bc:	2300      	movs	r3, #0
 80091be:	f8c8 0008 	str.w	r0, [r8, #8]
 80091c2:	4604      	mov	r4, r0
 80091c4:	6003      	str	r3, [r0, #0]
 80091c6:	f04f 0900 	mov.w	r9, #0
 80091ca:	07eb      	lsls	r3, r5, #31
 80091cc:	d50a      	bpl.n	80091e4 <__pow5mult+0x84>
 80091ce:	4639      	mov	r1, r7
 80091d0:	4622      	mov	r2, r4
 80091d2:	4630      	mov	r0, r6
 80091d4:	f7ff ff1e 	bl	8009014 <__multiply>
 80091d8:	4639      	mov	r1, r7
 80091da:	4680      	mov	r8, r0
 80091dc:	4630      	mov	r0, r6
 80091de:	f7ff fdfd 	bl	8008ddc <_Bfree>
 80091e2:	4647      	mov	r7, r8
 80091e4:	106d      	asrs	r5, r5, #1
 80091e6:	d00b      	beq.n	8009200 <__pow5mult+0xa0>
 80091e8:	6820      	ldr	r0, [r4, #0]
 80091ea:	b938      	cbnz	r0, 80091fc <__pow5mult+0x9c>
 80091ec:	4622      	mov	r2, r4
 80091ee:	4621      	mov	r1, r4
 80091f0:	4630      	mov	r0, r6
 80091f2:	f7ff ff0f 	bl	8009014 <__multiply>
 80091f6:	6020      	str	r0, [r4, #0]
 80091f8:	f8c0 9000 	str.w	r9, [r0]
 80091fc:	4604      	mov	r4, r0
 80091fe:	e7e4      	b.n	80091ca <__pow5mult+0x6a>
 8009200:	4638      	mov	r0, r7
 8009202:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009206:	bf00      	nop
 8009208:	0800a5b0 	.word	0x0800a5b0
 800920c:	0800a356 	.word	0x0800a356
 8009210:	0800a45c 	.word	0x0800a45c

08009214 <__lshift>:
 8009214:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009218:	460c      	mov	r4, r1
 800921a:	6849      	ldr	r1, [r1, #4]
 800921c:	6923      	ldr	r3, [r4, #16]
 800921e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009222:	68a3      	ldr	r3, [r4, #8]
 8009224:	4607      	mov	r7, r0
 8009226:	4691      	mov	r9, r2
 8009228:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800922c:	f108 0601 	add.w	r6, r8, #1
 8009230:	42b3      	cmp	r3, r6
 8009232:	db0b      	blt.n	800924c <__lshift+0x38>
 8009234:	4638      	mov	r0, r7
 8009236:	f7ff fd91 	bl	8008d5c <_Balloc>
 800923a:	4605      	mov	r5, r0
 800923c:	b948      	cbnz	r0, 8009252 <__lshift+0x3e>
 800923e:	4602      	mov	r2, r0
 8009240:	4b28      	ldr	r3, [pc, #160]	; (80092e4 <__lshift+0xd0>)
 8009242:	4829      	ldr	r0, [pc, #164]	; (80092e8 <__lshift+0xd4>)
 8009244:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009248:	f000 fbea 	bl	8009a20 <__assert_func>
 800924c:	3101      	adds	r1, #1
 800924e:	005b      	lsls	r3, r3, #1
 8009250:	e7ee      	b.n	8009230 <__lshift+0x1c>
 8009252:	2300      	movs	r3, #0
 8009254:	f100 0114 	add.w	r1, r0, #20
 8009258:	f100 0210 	add.w	r2, r0, #16
 800925c:	4618      	mov	r0, r3
 800925e:	4553      	cmp	r3, sl
 8009260:	db33      	blt.n	80092ca <__lshift+0xb6>
 8009262:	6920      	ldr	r0, [r4, #16]
 8009264:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009268:	f104 0314 	add.w	r3, r4, #20
 800926c:	f019 091f 	ands.w	r9, r9, #31
 8009270:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009274:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009278:	d02b      	beq.n	80092d2 <__lshift+0xbe>
 800927a:	f1c9 0e20 	rsb	lr, r9, #32
 800927e:	468a      	mov	sl, r1
 8009280:	2200      	movs	r2, #0
 8009282:	6818      	ldr	r0, [r3, #0]
 8009284:	fa00 f009 	lsl.w	r0, r0, r9
 8009288:	4302      	orrs	r2, r0
 800928a:	f84a 2b04 	str.w	r2, [sl], #4
 800928e:	f853 2b04 	ldr.w	r2, [r3], #4
 8009292:	459c      	cmp	ip, r3
 8009294:	fa22 f20e 	lsr.w	r2, r2, lr
 8009298:	d8f3      	bhi.n	8009282 <__lshift+0x6e>
 800929a:	ebac 0304 	sub.w	r3, ip, r4
 800929e:	3b15      	subs	r3, #21
 80092a0:	f023 0303 	bic.w	r3, r3, #3
 80092a4:	3304      	adds	r3, #4
 80092a6:	f104 0015 	add.w	r0, r4, #21
 80092aa:	4584      	cmp	ip, r0
 80092ac:	bf38      	it	cc
 80092ae:	2304      	movcc	r3, #4
 80092b0:	50ca      	str	r2, [r1, r3]
 80092b2:	b10a      	cbz	r2, 80092b8 <__lshift+0xa4>
 80092b4:	f108 0602 	add.w	r6, r8, #2
 80092b8:	3e01      	subs	r6, #1
 80092ba:	4638      	mov	r0, r7
 80092bc:	612e      	str	r6, [r5, #16]
 80092be:	4621      	mov	r1, r4
 80092c0:	f7ff fd8c 	bl	8008ddc <_Bfree>
 80092c4:	4628      	mov	r0, r5
 80092c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092ca:	f842 0f04 	str.w	r0, [r2, #4]!
 80092ce:	3301      	adds	r3, #1
 80092d0:	e7c5      	b.n	800925e <__lshift+0x4a>
 80092d2:	3904      	subs	r1, #4
 80092d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80092d8:	f841 2f04 	str.w	r2, [r1, #4]!
 80092dc:	459c      	cmp	ip, r3
 80092de:	d8f9      	bhi.n	80092d4 <__lshift+0xc0>
 80092e0:	e7ea      	b.n	80092b8 <__lshift+0xa4>
 80092e2:	bf00      	nop
 80092e4:	0800a3cc 	.word	0x0800a3cc
 80092e8:	0800a45c 	.word	0x0800a45c

080092ec <__mcmp>:
 80092ec:	b530      	push	{r4, r5, lr}
 80092ee:	6902      	ldr	r2, [r0, #16]
 80092f0:	690c      	ldr	r4, [r1, #16]
 80092f2:	1b12      	subs	r2, r2, r4
 80092f4:	d10e      	bne.n	8009314 <__mcmp+0x28>
 80092f6:	f100 0314 	add.w	r3, r0, #20
 80092fa:	3114      	adds	r1, #20
 80092fc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009300:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009304:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009308:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800930c:	42a5      	cmp	r5, r4
 800930e:	d003      	beq.n	8009318 <__mcmp+0x2c>
 8009310:	d305      	bcc.n	800931e <__mcmp+0x32>
 8009312:	2201      	movs	r2, #1
 8009314:	4610      	mov	r0, r2
 8009316:	bd30      	pop	{r4, r5, pc}
 8009318:	4283      	cmp	r3, r0
 800931a:	d3f3      	bcc.n	8009304 <__mcmp+0x18>
 800931c:	e7fa      	b.n	8009314 <__mcmp+0x28>
 800931e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009322:	e7f7      	b.n	8009314 <__mcmp+0x28>

08009324 <__mdiff>:
 8009324:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009328:	460c      	mov	r4, r1
 800932a:	4606      	mov	r6, r0
 800932c:	4611      	mov	r1, r2
 800932e:	4620      	mov	r0, r4
 8009330:	4617      	mov	r7, r2
 8009332:	f7ff ffdb 	bl	80092ec <__mcmp>
 8009336:	1e05      	subs	r5, r0, #0
 8009338:	d110      	bne.n	800935c <__mdiff+0x38>
 800933a:	4629      	mov	r1, r5
 800933c:	4630      	mov	r0, r6
 800933e:	f7ff fd0d 	bl	8008d5c <_Balloc>
 8009342:	b930      	cbnz	r0, 8009352 <__mdiff+0x2e>
 8009344:	4b39      	ldr	r3, [pc, #228]	; (800942c <__mdiff+0x108>)
 8009346:	4602      	mov	r2, r0
 8009348:	f240 2132 	movw	r1, #562	; 0x232
 800934c:	4838      	ldr	r0, [pc, #224]	; (8009430 <__mdiff+0x10c>)
 800934e:	f000 fb67 	bl	8009a20 <__assert_func>
 8009352:	2301      	movs	r3, #1
 8009354:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009358:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800935c:	bfa4      	itt	ge
 800935e:	463b      	movge	r3, r7
 8009360:	4627      	movge	r7, r4
 8009362:	4630      	mov	r0, r6
 8009364:	6879      	ldr	r1, [r7, #4]
 8009366:	bfa6      	itte	ge
 8009368:	461c      	movge	r4, r3
 800936a:	2500      	movge	r5, #0
 800936c:	2501      	movlt	r5, #1
 800936e:	f7ff fcf5 	bl	8008d5c <_Balloc>
 8009372:	b920      	cbnz	r0, 800937e <__mdiff+0x5a>
 8009374:	4b2d      	ldr	r3, [pc, #180]	; (800942c <__mdiff+0x108>)
 8009376:	4602      	mov	r2, r0
 8009378:	f44f 7110 	mov.w	r1, #576	; 0x240
 800937c:	e7e6      	b.n	800934c <__mdiff+0x28>
 800937e:	693e      	ldr	r6, [r7, #16]
 8009380:	60c5      	str	r5, [r0, #12]
 8009382:	6925      	ldr	r5, [r4, #16]
 8009384:	f107 0114 	add.w	r1, r7, #20
 8009388:	f104 0914 	add.w	r9, r4, #20
 800938c:	f100 0e14 	add.w	lr, r0, #20
 8009390:	f107 0210 	add.w	r2, r7, #16
 8009394:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8009398:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800939c:	46f2      	mov	sl, lr
 800939e:	2700      	movs	r7, #0
 80093a0:	f859 3b04 	ldr.w	r3, [r9], #4
 80093a4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80093a8:	fa1f f883 	uxth.w	r8, r3
 80093ac:	fa17 f78b 	uxtah	r7, r7, fp
 80093b0:	0c1b      	lsrs	r3, r3, #16
 80093b2:	eba7 0808 	sub.w	r8, r7, r8
 80093b6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80093ba:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80093be:	fa1f f888 	uxth.w	r8, r8
 80093c2:	141f      	asrs	r7, r3, #16
 80093c4:	454d      	cmp	r5, r9
 80093c6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80093ca:	f84a 3b04 	str.w	r3, [sl], #4
 80093ce:	d8e7      	bhi.n	80093a0 <__mdiff+0x7c>
 80093d0:	1b2b      	subs	r3, r5, r4
 80093d2:	3b15      	subs	r3, #21
 80093d4:	f023 0303 	bic.w	r3, r3, #3
 80093d8:	3304      	adds	r3, #4
 80093da:	3415      	adds	r4, #21
 80093dc:	42a5      	cmp	r5, r4
 80093de:	bf38      	it	cc
 80093e0:	2304      	movcc	r3, #4
 80093e2:	4419      	add	r1, r3
 80093e4:	4473      	add	r3, lr
 80093e6:	469e      	mov	lr, r3
 80093e8:	460d      	mov	r5, r1
 80093ea:	4565      	cmp	r5, ip
 80093ec:	d30e      	bcc.n	800940c <__mdiff+0xe8>
 80093ee:	f10c 0203 	add.w	r2, ip, #3
 80093f2:	1a52      	subs	r2, r2, r1
 80093f4:	f022 0203 	bic.w	r2, r2, #3
 80093f8:	3903      	subs	r1, #3
 80093fa:	458c      	cmp	ip, r1
 80093fc:	bf38      	it	cc
 80093fe:	2200      	movcc	r2, #0
 8009400:	441a      	add	r2, r3
 8009402:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009406:	b17b      	cbz	r3, 8009428 <__mdiff+0x104>
 8009408:	6106      	str	r6, [r0, #16]
 800940a:	e7a5      	b.n	8009358 <__mdiff+0x34>
 800940c:	f855 8b04 	ldr.w	r8, [r5], #4
 8009410:	fa17 f488 	uxtah	r4, r7, r8
 8009414:	1422      	asrs	r2, r4, #16
 8009416:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800941a:	b2a4      	uxth	r4, r4
 800941c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8009420:	f84e 4b04 	str.w	r4, [lr], #4
 8009424:	1417      	asrs	r7, r2, #16
 8009426:	e7e0      	b.n	80093ea <__mdiff+0xc6>
 8009428:	3e01      	subs	r6, #1
 800942a:	e7ea      	b.n	8009402 <__mdiff+0xde>
 800942c:	0800a3cc 	.word	0x0800a3cc
 8009430:	0800a45c 	.word	0x0800a45c

08009434 <__ulp>:
 8009434:	b082      	sub	sp, #8
 8009436:	ed8d 0b00 	vstr	d0, [sp]
 800943a:	9b01      	ldr	r3, [sp, #4]
 800943c:	4912      	ldr	r1, [pc, #72]	; (8009488 <__ulp+0x54>)
 800943e:	4019      	ands	r1, r3
 8009440:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8009444:	2900      	cmp	r1, #0
 8009446:	dd05      	ble.n	8009454 <__ulp+0x20>
 8009448:	2200      	movs	r2, #0
 800944a:	460b      	mov	r3, r1
 800944c:	ec43 2b10 	vmov	d0, r2, r3
 8009450:	b002      	add	sp, #8
 8009452:	4770      	bx	lr
 8009454:	4249      	negs	r1, r1
 8009456:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800945a:	ea4f 5021 	mov.w	r0, r1, asr #20
 800945e:	f04f 0200 	mov.w	r2, #0
 8009462:	f04f 0300 	mov.w	r3, #0
 8009466:	da04      	bge.n	8009472 <__ulp+0x3e>
 8009468:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800946c:	fa41 f300 	asr.w	r3, r1, r0
 8009470:	e7ec      	b.n	800944c <__ulp+0x18>
 8009472:	f1a0 0114 	sub.w	r1, r0, #20
 8009476:	291e      	cmp	r1, #30
 8009478:	bfda      	itte	le
 800947a:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800947e:	fa20 f101 	lsrle.w	r1, r0, r1
 8009482:	2101      	movgt	r1, #1
 8009484:	460a      	mov	r2, r1
 8009486:	e7e1      	b.n	800944c <__ulp+0x18>
 8009488:	7ff00000 	.word	0x7ff00000

0800948c <__b2d>:
 800948c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800948e:	6905      	ldr	r5, [r0, #16]
 8009490:	f100 0714 	add.w	r7, r0, #20
 8009494:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8009498:	1f2e      	subs	r6, r5, #4
 800949a:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800949e:	4620      	mov	r0, r4
 80094a0:	f7ff fd52 	bl	8008f48 <__hi0bits>
 80094a4:	f1c0 0320 	rsb	r3, r0, #32
 80094a8:	280a      	cmp	r0, #10
 80094aa:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8009528 <__b2d+0x9c>
 80094ae:	600b      	str	r3, [r1, #0]
 80094b0:	dc14      	bgt.n	80094dc <__b2d+0x50>
 80094b2:	f1c0 0e0b 	rsb	lr, r0, #11
 80094b6:	fa24 f10e 	lsr.w	r1, r4, lr
 80094ba:	42b7      	cmp	r7, r6
 80094bc:	ea41 030c 	orr.w	r3, r1, ip
 80094c0:	bf34      	ite	cc
 80094c2:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80094c6:	2100      	movcs	r1, #0
 80094c8:	3015      	adds	r0, #21
 80094ca:	fa04 f000 	lsl.w	r0, r4, r0
 80094ce:	fa21 f10e 	lsr.w	r1, r1, lr
 80094d2:	ea40 0201 	orr.w	r2, r0, r1
 80094d6:	ec43 2b10 	vmov	d0, r2, r3
 80094da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80094dc:	42b7      	cmp	r7, r6
 80094de:	bf3a      	itte	cc
 80094e0:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80094e4:	f1a5 0608 	subcc.w	r6, r5, #8
 80094e8:	2100      	movcs	r1, #0
 80094ea:	380b      	subs	r0, #11
 80094ec:	d017      	beq.n	800951e <__b2d+0x92>
 80094ee:	f1c0 0c20 	rsb	ip, r0, #32
 80094f2:	fa04 f500 	lsl.w	r5, r4, r0
 80094f6:	42be      	cmp	r6, r7
 80094f8:	fa21 f40c 	lsr.w	r4, r1, ip
 80094fc:	ea45 0504 	orr.w	r5, r5, r4
 8009500:	bf8c      	ite	hi
 8009502:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8009506:	2400      	movls	r4, #0
 8009508:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800950c:	fa01 f000 	lsl.w	r0, r1, r0
 8009510:	fa24 f40c 	lsr.w	r4, r4, ip
 8009514:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009518:	ea40 0204 	orr.w	r2, r0, r4
 800951c:	e7db      	b.n	80094d6 <__b2d+0x4a>
 800951e:	ea44 030c 	orr.w	r3, r4, ip
 8009522:	460a      	mov	r2, r1
 8009524:	e7d7      	b.n	80094d6 <__b2d+0x4a>
 8009526:	bf00      	nop
 8009528:	3ff00000 	.word	0x3ff00000

0800952c <__d2b>:
 800952c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009530:	4689      	mov	r9, r1
 8009532:	2101      	movs	r1, #1
 8009534:	ec57 6b10 	vmov	r6, r7, d0
 8009538:	4690      	mov	r8, r2
 800953a:	f7ff fc0f 	bl	8008d5c <_Balloc>
 800953e:	4604      	mov	r4, r0
 8009540:	b930      	cbnz	r0, 8009550 <__d2b+0x24>
 8009542:	4602      	mov	r2, r0
 8009544:	4b25      	ldr	r3, [pc, #148]	; (80095dc <__d2b+0xb0>)
 8009546:	4826      	ldr	r0, [pc, #152]	; (80095e0 <__d2b+0xb4>)
 8009548:	f240 310a 	movw	r1, #778	; 0x30a
 800954c:	f000 fa68 	bl	8009a20 <__assert_func>
 8009550:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009554:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009558:	bb35      	cbnz	r5, 80095a8 <__d2b+0x7c>
 800955a:	2e00      	cmp	r6, #0
 800955c:	9301      	str	r3, [sp, #4]
 800955e:	d028      	beq.n	80095b2 <__d2b+0x86>
 8009560:	4668      	mov	r0, sp
 8009562:	9600      	str	r6, [sp, #0]
 8009564:	f7ff fd10 	bl	8008f88 <__lo0bits>
 8009568:	9900      	ldr	r1, [sp, #0]
 800956a:	b300      	cbz	r0, 80095ae <__d2b+0x82>
 800956c:	9a01      	ldr	r2, [sp, #4]
 800956e:	f1c0 0320 	rsb	r3, r0, #32
 8009572:	fa02 f303 	lsl.w	r3, r2, r3
 8009576:	430b      	orrs	r3, r1
 8009578:	40c2      	lsrs	r2, r0
 800957a:	6163      	str	r3, [r4, #20]
 800957c:	9201      	str	r2, [sp, #4]
 800957e:	9b01      	ldr	r3, [sp, #4]
 8009580:	61a3      	str	r3, [r4, #24]
 8009582:	2b00      	cmp	r3, #0
 8009584:	bf14      	ite	ne
 8009586:	2202      	movne	r2, #2
 8009588:	2201      	moveq	r2, #1
 800958a:	6122      	str	r2, [r4, #16]
 800958c:	b1d5      	cbz	r5, 80095c4 <__d2b+0x98>
 800958e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009592:	4405      	add	r5, r0
 8009594:	f8c9 5000 	str.w	r5, [r9]
 8009598:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800959c:	f8c8 0000 	str.w	r0, [r8]
 80095a0:	4620      	mov	r0, r4
 80095a2:	b003      	add	sp, #12
 80095a4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80095a8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80095ac:	e7d5      	b.n	800955a <__d2b+0x2e>
 80095ae:	6161      	str	r1, [r4, #20]
 80095b0:	e7e5      	b.n	800957e <__d2b+0x52>
 80095b2:	a801      	add	r0, sp, #4
 80095b4:	f7ff fce8 	bl	8008f88 <__lo0bits>
 80095b8:	9b01      	ldr	r3, [sp, #4]
 80095ba:	6163      	str	r3, [r4, #20]
 80095bc:	2201      	movs	r2, #1
 80095be:	6122      	str	r2, [r4, #16]
 80095c0:	3020      	adds	r0, #32
 80095c2:	e7e3      	b.n	800958c <__d2b+0x60>
 80095c4:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80095c8:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80095cc:	f8c9 0000 	str.w	r0, [r9]
 80095d0:	6918      	ldr	r0, [r3, #16]
 80095d2:	f7ff fcb9 	bl	8008f48 <__hi0bits>
 80095d6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80095da:	e7df      	b.n	800959c <__d2b+0x70>
 80095dc:	0800a3cc 	.word	0x0800a3cc
 80095e0:	0800a45c 	.word	0x0800a45c

080095e4 <__ratio>:
 80095e4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80095e8:	4688      	mov	r8, r1
 80095ea:	4669      	mov	r1, sp
 80095ec:	4681      	mov	r9, r0
 80095ee:	f7ff ff4d 	bl	800948c <__b2d>
 80095f2:	a901      	add	r1, sp, #4
 80095f4:	4640      	mov	r0, r8
 80095f6:	ec55 4b10 	vmov	r4, r5, d0
 80095fa:	f7ff ff47 	bl	800948c <__b2d>
 80095fe:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009602:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009606:	eba3 0c02 	sub.w	ip, r3, r2
 800960a:	e9dd 3200 	ldrd	r3, r2, [sp]
 800960e:	1a9b      	subs	r3, r3, r2
 8009610:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009614:	ec51 0b10 	vmov	r0, r1, d0
 8009618:	2b00      	cmp	r3, #0
 800961a:	bfd6      	itet	le
 800961c:	460a      	movle	r2, r1
 800961e:	462a      	movgt	r2, r5
 8009620:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009624:	468b      	mov	fp, r1
 8009626:	462f      	mov	r7, r5
 8009628:	bfd4      	ite	le
 800962a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800962e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009632:	4620      	mov	r0, r4
 8009634:	ee10 2a10 	vmov	r2, s0
 8009638:	465b      	mov	r3, fp
 800963a:	4639      	mov	r1, r7
 800963c:	f7f7 f906 	bl	800084c <__aeabi_ddiv>
 8009640:	ec41 0b10 	vmov	d0, r0, r1
 8009644:	b003      	add	sp, #12
 8009646:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800964a <__copybits>:
 800964a:	3901      	subs	r1, #1
 800964c:	b570      	push	{r4, r5, r6, lr}
 800964e:	1149      	asrs	r1, r1, #5
 8009650:	6914      	ldr	r4, [r2, #16]
 8009652:	3101      	adds	r1, #1
 8009654:	f102 0314 	add.w	r3, r2, #20
 8009658:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800965c:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009660:	1f05      	subs	r5, r0, #4
 8009662:	42a3      	cmp	r3, r4
 8009664:	d30c      	bcc.n	8009680 <__copybits+0x36>
 8009666:	1aa3      	subs	r3, r4, r2
 8009668:	3b11      	subs	r3, #17
 800966a:	f023 0303 	bic.w	r3, r3, #3
 800966e:	3211      	adds	r2, #17
 8009670:	42a2      	cmp	r2, r4
 8009672:	bf88      	it	hi
 8009674:	2300      	movhi	r3, #0
 8009676:	4418      	add	r0, r3
 8009678:	2300      	movs	r3, #0
 800967a:	4288      	cmp	r0, r1
 800967c:	d305      	bcc.n	800968a <__copybits+0x40>
 800967e:	bd70      	pop	{r4, r5, r6, pc}
 8009680:	f853 6b04 	ldr.w	r6, [r3], #4
 8009684:	f845 6f04 	str.w	r6, [r5, #4]!
 8009688:	e7eb      	b.n	8009662 <__copybits+0x18>
 800968a:	f840 3b04 	str.w	r3, [r0], #4
 800968e:	e7f4      	b.n	800967a <__copybits+0x30>

08009690 <__any_on>:
 8009690:	f100 0214 	add.w	r2, r0, #20
 8009694:	6900      	ldr	r0, [r0, #16]
 8009696:	114b      	asrs	r3, r1, #5
 8009698:	4298      	cmp	r0, r3
 800969a:	b510      	push	{r4, lr}
 800969c:	db11      	blt.n	80096c2 <__any_on+0x32>
 800969e:	dd0a      	ble.n	80096b6 <__any_on+0x26>
 80096a0:	f011 011f 	ands.w	r1, r1, #31
 80096a4:	d007      	beq.n	80096b6 <__any_on+0x26>
 80096a6:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80096aa:	fa24 f001 	lsr.w	r0, r4, r1
 80096ae:	fa00 f101 	lsl.w	r1, r0, r1
 80096b2:	428c      	cmp	r4, r1
 80096b4:	d10b      	bne.n	80096ce <__any_on+0x3e>
 80096b6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80096ba:	4293      	cmp	r3, r2
 80096bc:	d803      	bhi.n	80096c6 <__any_on+0x36>
 80096be:	2000      	movs	r0, #0
 80096c0:	bd10      	pop	{r4, pc}
 80096c2:	4603      	mov	r3, r0
 80096c4:	e7f7      	b.n	80096b6 <__any_on+0x26>
 80096c6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80096ca:	2900      	cmp	r1, #0
 80096cc:	d0f5      	beq.n	80096ba <__any_on+0x2a>
 80096ce:	2001      	movs	r0, #1
 80096d0:	e7f6      	b.n	80096c0 <__any_on+0x30>

080096d2 <_calloc_r>:
 80096d2:	b513      	push	{r0, r1, r4, lr}
 80096d4:	434a      	muls	r2, r1
 80096d6:	4611      	mov	r1, r2
 80096d8:	9201      	str	r2, [sp, #4]
 80096da:	f7fc f9d5 	bl	8005a88 <_malloc_r>
 80096de:	4604      	mov	r4, r0
 80096e0:	b118      	cbz	r0, 80096ea <_calloc_r+0x18>
 80096e2:	9a01      	ldr	r2, [sp, #4]
 80096e4:	2100      	movs	r1, #0
 80096e6:	f7fc f977 	bl	80059d8 <memset>
 80096ea:	4620      	mov	r0, r4
 80096ec:	b002      	add	sp, #8
 80096ee:	bd10      	pop	{r4, pc}

080096f0 <__ssputs_r>:
 80096f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096f4:	688e      	ldr	r6, [r1, #8]
 80096f6:	429e      	cmp	r6, r3
 80096f8:	4682      	mov	sl, r0
 80096fa:	460c      	mov	r4, r1
 80096fc:	4690      	mov	r8, r2
 80096fe:	461f      	mov	r7, r3
 8009700:	d838      	bhi.n	8009774 <__ssputs_r+0x84>
 8009702:	898a      	ldrh	r2, [r1, #12]
 8009704:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009708:	d032      	beq.n	8009770 <__ssputs_r+0x80>
 800970a:	6825      	ldr	r5, [r4, #0]
 800970c:	6909      	ldr	r1, [r1, #16]
 800970e:	eba5 0901 	sub.w	r9, r5, r1
 8009712:	6965      	ldr	r5, [r4, #20]
 8009714:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009718:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800971c:	3301      	adds	r3, #1
 800971e:	444b      	add	r3, r9
 8009720:	106d      	asrs	r5, r5, #1
 8009722:	429d      	cmp	r5, r3
 8009724:	bf38      	it	cc
 8009726:	461d      	movcc	r5, r3
 8009728:	0553      	lsls	r3, r2, #21
 800972a:	d531      	bpl.n	8009790 <__ssputs_r+0xa0>
 800972c:	4629      	mov	r1, r5
 800972e:	f7fc f9ab 	bl	8005a88 <_malloc_r>
 8009732:	4606      	mov	r6, r0
 8009734:	b950      	cbnz	r0, 800974c <__ssputs_r+0x5c>
 8009736:	230c      	movs	r3, #12
 8009738:	f8ca 3000 	str.w	r3, [sl]
 800973c:	89a3      	ldrh	r3, [r4, #12]
 800973e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009742:	81a3      	strh	r3, [r4, #12]
 8009744:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009748:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800974c:	6921      	ldr	r1, [r4, #16]
 800974e:	464a      	mov	r2, r9
 8009750:	f7fc f934 	bl	80059bc <memcpy>
 8009754:	89a3      	ldrh	r3, [r4, #12]
 8009756:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800975a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800975e:	81a3      	strh	r3, [r4, #12]
 8009760:	6126      	str	r6, [r4, #16]
 8009762:	6165      	str	r5, [r4, #20]
 8009764:	444e      	add	r6, r9
 8009766:	eba5 0509 	sub.w	r5, r5, r9
 800976a:	6026      	str	r6, [r4, #0]
 800976c:	60a5      	str	r5, [r4, #8]
 800976e:	463e      	mov	r6, r7
 8009770:	42be      	cmp	r6, r7
 8009772:	d900      	bls.n	8009776 <__ssputs_r+0x86>
 8009774:	463e      	mov	r6, r7
 8009776:	4632      	mov	r2, r6
 8009778:	6820      	ldr	r0, [r4, #0]
 800977a:	4641      	mov	r1, r8
 800977c:	f000 f980 	bl	8009a80 <memmove>
 8009780:	68a3      	ldr	r3, [r4, #8]
 8009782:	6822      	ldr	r2, [r4, #0]
 8009784:	1b9b      	subs	r3, r3, r6
 8009786:	4432      	add	r2, r6
 8009788:	60a3      	str	r3, [r4, #8]
 800978a:	6022      	str	r2, [r4, #0]
 800978c:	2000      	movs	r0, #0
 800978e:	e7db      	b.n	8009748 <__ssputs_r+0x58>
 8009790:	462a      	mov	r2, r5
 8009792:	f000 f98f 	bl	8009ab4 <_realloc_r>
 8009796:	4606      	mov	r6, r0
 8009798:	2800      	cmp	r0, #0
 800979a:	d1e1      	bne.n	8009760 <__ssputs_r+0x70>
 800979c:	6921      	ldr	r1, [r4, #16]
 800979e:	4650      	mov	r0, sl
 80097a0:	f7fc f922 	bl	80059e8 <_free_r>
 80097a4:	e7c7      	b.n	8009736 <__ssputs_r+0x46>
	...

080097a8 <_svfiprintf_r>:
 80097a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80097ac:	4698      	mov	r8, r3
 80097ae:	898b      	ldrh	r3, [r1, #12]
 80097b0:	061b      	lsls	r3, r3, #24
 80097b2:	b09d      	sub	sp, #116	; 0x74
 80097b4:	4607      	mov	r7, r0
 80097b6:	460d      	mov	r5, r1
 80097b8:	4614      	mov	r4, r2
 80097ba:	d50e      	bpl.n	80097da <_svfiprintf_r+0x32>
 80097bc:	690b      	ldr	r3, [r1, #16]
 80097be:	b963      	cbnz	r3, 80097da <_svfiprintf_r+0x32>
 80097c0:	2140      	movs	r1, #64	; 0x40
 80097c2:	f7fc f961 	bl	8005a88 <_malloc_r>
 80097c6:	6028      	str	r0, [r5, #0]
 80097c8:	6128      	str	r0, [r5, #16]
 80097ca:	b920      	cbnz	r0, 80097d6 <_svfiprintf_r+0x2e>
 80097cc:	230c      	movs	r3, #12
 80097ce:	603b      	str	r3, [r7, #0]
 80097d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80097d4:	e0d1      	b.n	800997a <_svfiprintf_r+0x1d2>
 80097d6:	2340      	movs	r3, #64	; 0x40
 80097d8:	616b      	str	r3, [r5, #20]
 80097da:	2300      	movs	r3, #0
 80097dc:	9309      	str	r3, [sp, #36]	; 0x24
 80097de:	2320      	movs	r3, #32
 80097e0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80097e4:	f8cd 800c 	str.w	r8, [sp, #12]
 80097e8:	2330      	movs	r3, #48	; 0x30
 80097ea:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009994 <_svfiprintf_r+0x1ec>
 80097ee:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80097f2:	f04f 0901 	mov.w	r9, #1
 80097f6:	4623      	mov	r3, r4
 80097f8:	469a      	mov	sl, r3
 80097fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80097fe:	b10a      	cbz	r2, 8009804 <_svfiprintf_r+0x5c>
 8009800:	2a25      	cmp	r2, #37	; 0x25
 8009802:	d1f9      	bne.n	80097f8 <_svfiprintf_r+0x50>
 8009804:	ebba 0b04 	subs.w	fp, sl, r4
 8009808:	d00b      	beq.n	8009822 <_svfiprintf_r+0x7a>
 800980a:	465b      	mov	r3, fp
 800980c:	4622      	mov	r2, r4
 800980e:	4629      	mov	r1, r5
 8009810:	4638      	mov	r0, r7
 8009812:	f7ff ff6d 	bl	80096f0 <__ssputs_r>
 8009816:	3001      	adds	r0, #1
 8009818:	f000 80aa 	beq.w	8009970 <_svfiprintf_r+0x1c8>
 800981c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800981e:	445a      	add	r2, fp
 8009820:	9209      	str	r2, [sp, #36]	; 0x24
 8009822:	f89a 3000 	ldrb.w	r3, [sl]
 8009826:	2b00      	cmp	r3, #0
 8009828:	f000 80a2 	beq.w	8009970 <_svfiprintf_r+0x1c8>
 800982c:	2300      	movs	r3, #0
 800982e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009832:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009836:	f10a 0a01 	add.w	sl, sl, #1
 800983a:	9304      	str	r3, [sp, #16]
 800983c:	9307      	str	r3, [sp, #28]
 800983e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009842:	931a      	str	r3, [sp, #104]	; 0x68
 8009844:	4654      	mov	r4, sl
 8009846:	2205      	movs	r2, #5
 8009848:	f814 1b01 	ldrb.w	r1, [r4], #1
 800984c:	4851      	ldr	r0, [pc, #324]	; (8009994 <_svfiprintf_r+0x1ec>)
 800984e:	f7f6 fcc7 	bl	80001e0 <memchr>
 8009852:	9a04      	ldr	r2, [sp, #16]
 8009854:	b9d8      	cbnz	r0, 800988e <_svfiprintf_r+0xe6>
 8009856:	06d0      	lsls	r0, r2, #27
 8009858:	bf44      	itt	mi
 800985a:	2320      	movmi	r3, #32
 800985c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009860:	0711      	lsls	r1, r2, #28
 8009862:	bf44      	itt	mi
 8009864:	232b      	movmi	r3, #43	; 0x2b
 8009866:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800986a:	f89a 3000 	ldrb.w	r3, [sl]
 800986e:	2b2a      	cmp	r3, #42	; 0x2a
 8009870:	d015      	beq.n	800989e <_svfiprintf_r+0xf6>
 8009872:	9a07      	ldr	r2, [sp, #28]
 8009874:	4654      	mov	r4, sl
 8009876:	2000      	movs	r0, #0
 8009878:	f04f 0c0a 	mov.w	ip, #10
 800987c:	4621      	mov	r1, r4
 800987e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009882:	3b30      	subs	r3, #48	; 0x30
 8009884:	2b09      	cmp	r3, #9
 8009886:	d94e      	bls.n	8009926 <_svfiprintf_r+0x17e>
 8009888:	b1b0      	cbz	r0, 80098b8 <_svfiprintf_r+0x110>
 800988a:	9207      	str	r2, [sp, #28]
 800988c:	e014      	b.n	80098b8 <_svfiprintf_r+0x110>
 800988e:	eba0 0308 	sub.w	r3, r0, r8
 8009892:	fa09 f303 	lsl.w	r3, r9, r3
 8009896:	4313      	orrs	r3, r2
 8009898:	9304      	str	r3, [sp, #16]
 800989a:	46a2      	mov	sl, r4
 800989c:	e7d2      	b.n	8009844 <_svfiprintf_r+0x9c>
 800989e:	9b03      	ldr	r3, [sp, #12]
 80098a0:	1d19      	adds	r1, r3, #4
 80098a2:	681b      	ldr	r3, [r3, #0]
 80098a4:	9103      	str	r1, [sp, #12]
 80098a6:	2b00      	cmp	r3, #0
 80098a8:	bfbb      	ittet	lt
 80098aa:	425b      	neglt	r3, r3
 80098ac:	f042 0202 	orrlt.w	r2, r2, #2
 80098b0:	9307      	strge	r3, [sp, #28]
 80098b2:	9307      	strlt	r3, [sp, #28]
 80098b4:	bfb8      	it	lt
 80098b6:	9204      	strlt	r2, [sp, #16]
 80098b8:	7823      	ldrb	r3, [r4, #0]
 80098ba:	2b2e      	cmp	r3, #46	; 0x2e
 80098bc:	d10c      	bne.n	80098d8 <_svfiprintf_r+0x130>
 80098be:	7863      	ldrb	r3, [r4, #1]
 80098c0:	2b2a      	cmp	r3, #42	; 0x2a
 80098c2:	d135      	bne.n	8009930 <_svfiprintf_r+0x188>
 80098c4:	9b03      	ldr	r3, [sp, #12]
 80098c6:	1d1a      	adds	r2, r3, #4
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	9203      	str	r2, [sp, #12]
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	bfb8      	it	lt
 80098d0:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80098d4:	3402      	adds	r4, #2
 80098d6:	9305      	str	r3, [sp, #20]
 80098d8:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80099a4 <_svfiprintf_r+0x1fc>
 80098dc:	7821      	ldrb	r1, [r4, #0]
 80098de:	2203      	movs	r2, #3
 80098e0:	4650      	mov	r0, sl
 80098e2:	f7f6 fc7d 	bl	80001e0 <memchr>
 80098e6:	b140      	cbz	r0, 80098fa <_svfiprintf_r+0x152>
 80098e8:	2340      	movs	r3, #64	; 0x40
 80098ea:	eba0 000a 	sub.w	r0, r0, sl
 80098ee:	fa03 f000 	lsl.w	r0, r3, r0
 80098f2:	9b04      	ldr	r3, [sp, #16]
 80098f4:	4303      	orrs	r3, r0
 80098f6:	3401      	adds	r4, #1
 80098f8:	9304      	str	r3, [sp, #16]
 80098fa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80098fe:	4826      	ldr	r0, [pc, #152]	; (8009998 <_svfiprintf_r+0x1f0>)
 8009900:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009904:	2206      	movs	r2, #6
 8009906:	f7f6 fc6b 	bl	80001e0 <memchr>
 800990a:	2800      	cmp	r0, #0
 800990c:	d038      	beq.n	8009980 <_svfiprintf_r+0x1d8>
 800990e:	4b23      	ldr	r3, [pc, #140]	; (800999c <_svfiprintf_r+0x1f4>)
 8009910:	bb1b      	cbnz	r3, 800995a <_svfiprintf_r+0x1b2>
 8009912:	9b03      	ldr	r3, [sp, #12]
 8009914:	3307      	adds	r3, #7
 8009916:	f023 0307 	bic.w	r3, r3, #7
 800991a:	3308      	adds	r3, #8
 800991c:	9303      	str	r3, [sp, #12]
 800991e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009920:	4433      	add	r3, r6
 8009922:	9309      	str	r3, [sp, #36]	; 0x24
 8009924:	e767      	b.n	80097f6 <_svfiprintf_r+0x4e>
 8009926:	fb0c 3202 	mla	r2, ip, r2, r3
 800992a:	460c      	mov	r4, r1
 800992c:	2001      	movs	r0, #1
 800992e:	e7a5      	b.n	800987c <_svfiprintf_r+0xd4>
 8009930:	2300      	movs	r3, #0
 8009932:	3401      	adds	r4, #1
 8009934:	9305      	str	r3, [sp, #20]
 8009936:	4619      	mov	r1, r3
 8009938:	f04f 0c0a 	mov.w	ip, #10
 800993c:	4620      	mov	r0, r4
 800993e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009942:	3a30      	subs	r2, #48	; 0x30
 8009944:	2a09      	cmp	r2, #9
 8009946:	d903      	bls.n	8009950 <_svfiprintf_r+0x1a8>
 8009948:	2b00      	cmp	r3, #0
 800994a:	d0c5      	beq.n	80098d8 <_svfiprintf_r+0x130>
 800994c:	9105      	str	r1, [sp, #20]
 800994e:	e7c3      	b.n	80098d8 <_svfiprintf_r+0x130>
 8009950:	fb0c 2101 	mla	r1, ip, r1, r2
 8009954:	4604      	mov	r4, r0
 8009956:	2301      	movs	r3, #1
 8009958:	e7f0      	b.n	800993c <_svfiprintf_r+0x194>
 800995a:	ab03      	add	r3, sp, #12
 800995c:	9300      	str	r3, [sp, #0]
 800995e:	462a      	mov	r2, r5
 8009960:	4b0f      	ldr	r3, [pc, #60]	; (80099a0 <_svfiprintf_r+0x1f8>)
 8009962:	a904      	add	r1, sp, #16
 8009964:	4638      	mov	r0, r7
 8009966:	f7fc f989 	bl	8005c7c <_printf_float>
 800996a:	1c42      	adds	r2, r0, #1
 800996c:	4606      	mov	r6, r0
 800996e:	d1d6      	bne.n	800991e <_svfiprintf_r+0x176>
 8009970:	89ab      	ldrh	r3, [r5, #12]
 8009972:	065b      	lsls	r3, r3, #25
 8009974:	f53f af2c 	bmi.w	80097d0 <_svfiprintf_r+0x28>
 8009978:	9809      	ldr	r0, [sp, #36]	; 0x24
 800997a:	b01d      	add	sp, #116	; 0x74
 800997c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009980:	ab03      	add	r3, sp, #12
 8009982:	9300      	str	r3, [sp, #0]
 8009984:	462a      	mov	r2, r5
 8009986:	4b06      	ldr	r3, [pc, #24]	; (80099a0 <_svfiprintf_r+0x1f8>)
 8009988:	a904      	add	r1, sp, #16
 800998a:	4638      	mov	r0, r7
 800998c:	f7fc fc1a 	bl	80061c4 <_printf_i>
 8009990:	e7eb      	b.n	800996a <_svfiprintf_r+0x1c2>
 8009992:	bf00      	nop
 8009994:	0800a5bc 	.word	0x0800a5bc
 8009998:	0800a5c6 	.word	0x0800a5c6
 800999c:	08005c7d 	.word	0x08005c7d
 80099a0:	080096f1 	.word	0x080096f1
 80099a4:	0800a5c2 	.word	0x0800a5c2

080099a8 <_read_r>:
 80099a8:	b538      	push	{r3, r4, r5, lr}
 80099aa:	4d07      	ldr	r5, [pc, #28]	; (80099c8 <_read_r+0x20>)
 80099ac:	4604      	mov	r4, r0
 80099ae:	4608      	mov	r0, r1
 80099b0:	4611      	mov	r1, r2
 80099b2:	2200      	movs	r2, #0
 80099b4:	602a      	str	r2, [r5, #0]
 80099b6:	461a      	mov	r2, r3
 80099b8:	f7f8 f9bc 	bl	8001d34 <_read>
 80099bc:	1c43      	adds	r3, r0, #1
 80099be:	d102      	bne.n	80099c6 <_read_r+0x1e>
 80099c0:	682b      	ldr	r3, [r5, #0]
 80099c2:	b103      	cbz	r3, 80099c6 <_read_r+0x1e>
 80099c4:	6023      	str	r3, [r4, #0]
 80099c6:	bd38      	pop	{r3, r4, r5, pc}
 80099c8:	2000442c 	.word	0x2000442c
 80099cc:	00000000 	.word	0x00000000

080099d0 <nan>:
 80099d0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80099d8 <nan+0x8>
 80099d4:	4770      	bx	lr
 80099d6:	bf00      	nop
 80099d8:	00000000 	.word	0x00000000
 80099dc:	7ff80000 	.word	0x7ff80000

080099e0 <strncmp>:
 80099e0:	b510      	push	{r4, lr}
 80099e2:	b16a      	cbz	r2, 8009a00 <strncmp+0x20>
 80099e4:	3901      	subs	r1, #1
 80099e6:	1884      	adds	r4, r0, r2
 80099e8:	f810 3b01 	ldrb.w	r3, [r0], #1
 80099ec:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80099f0:	4293      	cmp	r3, r2
 80099f2:	d103      	bne.n	80099fc <strncmp+0x1c>
 80099f4:	42a0      	cmp	r0, r4
 80099f6:	d001      	beq.n	80099fc <strncmp+0x1c>
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d1f5      	bne.n	80099e8 <strncmp+0x8>
 80099fc:	1a98      	subs	r0, r3, r2
 80099fe:	bd10      	pop	{r4, pc}
 8009a00:	4610      	mov	r0, r2
 8009a02:	e7fc      	b.n	80099fe <strncmp+0x1e>

08009a04 <__ascii_wctomb>:
 8009a04:	b149      	cbz	r1, 8009a1a <__ascii_wctomb+0x16>
 8009a06:	2aff      	cmp	r2, #255	; 0xff
 8009a08:	bf85      	ittet	hi
 8009a0a:	238a      	movhi	r3, #138	; 0x8a
 8009a0c:	6003      	strhi	r3, [r0, #0]
 8009a0e:	700a      	strbls	r2, [r1, #0]
 8009a10:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8009a14:	bf98      	it	ls
 8009a16:	2001      	movls	r0, #1
 8009a18:	4770      	bx	lr
 8009a1a:	4608      	mov	r0, r1
 8009a1c:	4770      	bx	lr
	...

08009a20 <__assert_func>:
 8009a20:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009a22:	4614      	mov	r4, r2
 8009a24:	461a      	mov	r2, r3
 8009a26:	4b09      	ldr	r3, [pc, #36]	; (8009a4c <__assert_func+0x2c>)
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	4605      	mov	r5, r0
 8009a2c:	68d8      	ldr	r0, [r3, #12]
 8009a2e:	b14c      	cbz	r4, 8009a44 <__assert_func+0x24>
 8009a30:	4b07      	ldr	r3, [pc, #28]	; (8009a50 <__assert_func+0x30>)
 8009a32:	9100      	str	r1, [sp, #0]
 8009a34:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009a38:	4906      	ldr	r1, [pc, #24]	; (8009a54 <__assert_func+0x34>)
 8009a3a:	462b      	mov	r3, r5
 8009a3c:	f000 f80e 	bl	8009a5c <fiprintf>
 8009a40:	f000 fa78 	bl	8009f34 <abort>
 8009a44:	4b04      	ldr	r3, [pc, #16]	; (8009a58 <__assert_func+0x38>)
 8009a46:	461c      	mov	r4, r3
 8009a48:	e7f3      	b.n	8009a32 <__assert_func+0x12>
 8009a4a:	bf00      	nop
 8009a4c:	20000010 	.word	0x20000010
 8009a50:	0800a5cd 	.word	0x0800a5cd
 8009a54:	0800a5da 	.word	0x0800a5da
 8009a58:	0800a608 	.word	0x0800a608

08009a5c <fiprintf>:
 8009a5c:	b40e      	push	{r1, r2, r3}
 8009a5e:	b503      	push	{r0, r1, lr}
 8009a60:	4601      	mov	r1, r0
 8009a62:	ab03      	add	r3, sp, #12
 8009a64:	4805      	ldr	r0, [pc, #20]	; (8009a7c <fiprintf+0x20>)
 8009a66:	f853 2b04 	ldr.w	r2, [r3], #4
 8009a6a:	6800      	ldr	r0, [r0, #0]
 8009a6c:	9301      	str	r3, [sp, #4]
 8009a6e:	f000 f871 	bl	8009b54 <_vfiprintf_r>
 8009a72:	b002      	add	sp, #8
 8009a74:	f85d eb04 	ldr.w	lr, [sp], #4
 8009a78:	b003      	add	sp, #12
 8009a7a:	4770      	bx	lr
 8009a7c:	20000010 	.word	0x20000010

08009a80 <memmove>:
 8009a80:	4288      	cmp	r0, r1
 8009a82:	b510      	push	{r4, lr}
 8009a84:	eb01 0402 	add.w	r4, r1, r2
 8009a88:	d902      	bls.n	8009a90 <memmove+0x10>
 8009a8a:	4284      	cmp	r4, r0
 8009a8c:	4623      	mov	r3, r4
 8009a8e:	d807      	bhi.n	8009aa0 <memmove+0x20>
 8009a90:	1e43      	subs	r3, r0, #1
 8009a92:	42a1      	cmp	r1, r4
 8009a94:	d008      	beq.n	8009aa8 <memmove+0x28>
 8009a96:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009a9a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8009a9e:	e7f8      	b.n	8009a92 <memmove+0x12>
 8009aa0:	4402      	add	r2, r0
 8009aa2:	4601      	mov	r1, r0
 8009aa4:	428a      	cmp	r2, r1
 8009aa6:	d100      	bne.n	8009aaa <memmove+0x2a>
 8009aa8:	bd10      	pop	{r4, pc}
 8009aaa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009aae:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8009ab2:	e7f7      	b.n	8009aa4 <memmove+0x24>

08009ab4 <_realloc_r>:
 8009ab4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ab6:	4607      	mov	r7, r0
 8009ab8:	4614      	mov	r4, r2
 8009aba:	460e      	mov	r6, r1
 8009abc:	b921      	cbnz	r1, 8009ac8 <_realloc_r+0x14>
 8009abe:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009ac2:	4611      	mov	r1, r2
 8009ac4:	f7fb bfe0 	b.w	8005a88 <_malloc_r>
 8009ac8:	b922      	cbnz	r2, 8009ad4 <_realloc_r+0x20>
 8009aca:	f7fb ff8d 	bl	80059e8 <_free_r>
 8009ace:	4625      	mov	r5, r4
 8009ad0:	4628      	mov	r0, r5
 8009ad2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009ad4:	f000 fa9a 	bl	800a00c <_malloc_usable_size_r>
 8009ad8:	42a0      	cmp	r0, r4
 8009ada:	d20f      	bcs.n	8009afc <_realloc_r+0x48>
 8009adc:	4621      	mov	r1, r4
 8009ade:	4638      	mov	r0, r7
 8009ae0:	f7fb ffd2 	bl	8005a88 <_malloc_r>
 8009ae4:	4605      	mov	r5, r0
 8009ae6:	2800      	cmp	r0, #0
 8009ae8:	d0f2      	beq.n	8009ad0 <_realloc_r+0x1c>
 8009aea:	4631      	mov	r1, r6
 8009aec:	4622      	mov	r2, r4
 8009aee:	f7fb ff65 	bl	80059bc <memcpy>
 8009af2:	4631      	mov	r1, r6
 8009af4:	4638      	mov	r0, r7
 8009af6:	f7fb ff77 	bl	80059e8 <_free_r>
 8009afa:	e7e9      	b.n	8009ad0 <_realloc_r+0x1c>
 8009afc:	4635      	mov	r5, r6
 8009afe:	e7e7      	b.n	8009ad0 <_realloc_r+0x1c>

08009b00 <__sfputc_r>:
 8009b00:	6893      	ldr	r3, [r2, #8]
 8009b02:	3b01      	subs	r3, #1
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	b410      	push	{r4}
 8009b08:	6093      	str	r3, [r2, #8]
 8009b0a:	da08      	bge.n	8009b1e <__sfputc_r+0x1e>
 8009b0c:	6994      	ldr	r4, [r2, #24]
 8009b0e:	42a3      	cmp	r3, r4
 8009b10:	db01      	blt.n	8009b16 <__sfputc_r+0x16>
 8009b12:	290a      	cmp	r1, #10
 8009b14:	d103      	bne.n	8009b1e <__sfputc_r+0x1e>
 8009b16:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009b1a:	f000 b94b 	b.w	8009db4 <__swbuf_r>
 8009b1e:	6813      	ldr	r3, [r2, #0]
 8009b20:	1c58      	adds	r0, r3, #1
 8009b22:	6010      	str	r0, [r2, #0]
 8009b24:	7019      	strb	r1, [r3, #0]
 8009b26:	4608      	mov	r0, r1
 8009b28:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009b2c:	4770      	bx	lr

08009b2e <__sfputs_r>:
 8009b2e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009b30:	4606      	mov	r6, r0
 8009b32:	460f      	mov	r7, r1
 8009b34:	4614      	mov	r4, r2
 8009b36:	18d5      	adds	r5, r2, r3
 8009b38:	42ac      	cmp	r4, r5
 8009b3a:	d101      	bne.n	8009b40 <__sfputs_r+0x12>
 8009b3c:	2000      	movs	r0, #0
 8009b3e:	e007      	b.n	8009b50 <__sfputs_r+0x22>
 8009b40:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009b44:	463a      	mov	r2, r7
 8009b46:	4630      	mov	r0, r6
 8009b48:	f7ff ffda 	bl	8009b00 <__sfputc_r>
 8009b4c:	1c43      	adds	r3, r0, #1
 8009b4e:	d1f3      	bne.n	8009b38 <__sfputs_r+0xa>
 8009b50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009b54 <_vfiprintf_r>:
 8009b54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b58:	460d      	mov	r5, r1
 8009b5a:	b09d      	sub	sp, #116	; 0x74
 8009b5c:	4614      	mov	r4, r2
 8009b5e:	4698      	mov	r8, r3
 8009b60:	4606      	mov	r6, r0
 8009b62:	b118      	cbz	r0, 8009b6c <_vfiprintf_r+0x18>
 8009b64:	6983      	ldr	r3, [r0, #24]
 8009b66:	b90b      	cbnz	r3, 8009b6c <_vfiprintf_r+0x18>
 8009b68:	f7fb fe5e 	bl	8005828 <__sinit>
 8009b6c:	4b89      	ldr	r3, [pc, #548]	; (8009d94 <_vfiprintf_r+0x240>)
 8009b6e:	429d      	cmp	r5, r3
 8009b70:	d11b      	bne.n	8009baa <_vfiprintf_r+0x56>
 8009b72:	6875      	ldr	r5, [r6, #4]
 8009b74:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009b76:	07d9      	lsls	r1, r3, #31
 8009b78:	d405      	bmi.n	8009b86 <_vfiprintf_r+0x32>
 8009b7a:	89ab      	ldrh	r3, [r5, #12]
 8009b7c:	059a      	lsls	r2, r3, #22
 8009b7e:	d402      	bmi.n	8009b86 <_vfiprintf_r+0x32>
 8009b80:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009b82:	f7f8 fa26 	bl	8001fd2 <__retarget_lock_acquire_recursive>
 8009b86:	89ab      	ldrh	r3, [r5, #12]
 8009b88:	071b      	lsls	r3, r3, #28
 8009b8a:	d501      	bpl.n	8009b90 <_vfiprintf_r+0x3c>
 8009b8c:	692b      	ldr	r3, [r5, #16]
 8009b8e:	b9eb      	cbnz	r3, 8009bcc <_vfiprintf_r+0x78>
 8009b90:	4629      	mov	r1, r5
 8009b92:	4630      	mov	r0, r6
 8009b94:	f000 f960 	bl	8009e58 <__swsetup_r>
 8009b98:	b1c0      	cbz	r0, 8009bcc <_vfiprintf_r+0x78>
 8009b9a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009b9c:	07dc      	lsls	r4, r3, #31
 8009b9e:	d50e      	bpl.n	8009bbe <_vfiprintf_r+0x6a>
 8009ba0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009ba4:	b01d      	add	sp, #116	; 0x74
 8009ba6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009baa:	4b7b      	ldr	r3, [pc, #492]	; (8009d98 <_vfiprintf_r+0x244>)
 8009bac:	429d      	cmp	r5, r3
 8009bae:	d101      	bne.n	8009bb4 <_vfiprintf_r+0x60>
 8009bb0:	68b5      	ldr	r5, [r6, #8]
 8009bb2:	e7df      	b.n	8009b74 <_vfiprintf_r+0x20>
 8009bb4:	4b79      	ldr	r3, [pc, #484]	; (8009d9c <_vfiprintf_r+0x248>)
 8009bb6:	429d      	cmp	r5, r3
 8009bb8:	bf08      	it	eq
 8009bba:	68f5      	ldreq	r5, [r6, #12]
 8009bbc:	e7da      	b.n	8009b74 <_vfiprintf_r+0x20>
 8009bbe:	89ab      	ldrh	r3, [r5, #12]
 8009bc0:	0598      	lsls	r0, r3, #22
 8009bc2:	d4ed      	bmi.n	8009ba0 <_vfiprintf_r+0x4c>
 8009bc4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009bc6:	f7f8 fa18 	bl	8001ffa <__retarget_lock_release_recursive>
 8009bca:	e7e9      	b.n	8009ba0 <_vfiprintf_r+0x4c>
 8009bcc:	2300      	movs	r3, #0
 8009bce:	9309      	str	r3, [sp, #36]	; 0x24
 8009bd0:	2320      	movs	r3, #32
 8009bd2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009bd6:	f8cd 800c 	str.w	r8, [sp, #12]
 8009bda:	2330      	movs	r3, #48	; 0x30
 8009bdc:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009da0 <_vfiprintf_r+0x24c>
 8009be0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009be4:	f04f 0901 	mov.w	r9, #1
 8009be8:	4623      	mov	r3, r4
 8009bea:	469a      	mov	sl, r3
 8009bec:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009bf0:	b10a      	cbz	r2, 8009bf6 <_vfiprintf_r+0xa2>
 8009bf2:	2a25      	cmp	r2, #37	; 0x25
 8009bf4:	d1f9      	bne.n	8009bea <_vfiprintf_r+0x96>
 8009bf6:	ebba 0b04 	subs.w	fp, sl, r4
 8009bfa:	d00b      	beq.n	8009c14 <_vfiprintf_r+0xc0>
 8009bfc:	465b      	mov	r3, fp
 8009bfe:	4622      	mov	r2, r4
 8009c00:	4629      	mov	r1, r5
 8009c02:	4630      	mov	r0, r6
 8009c04:	f7ff ff93 	bl	8009b2e <__sfputs_r>
 8009c08:	3001      	adds	r0, #1
 8009c0a:	f000 80aa 	beq.w	8009d62 <_vfiprintf_r+0x20e>
 8009c0e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009c10:	445a      	add	r2, fp
 8009c12:	9209      	str	r2, [sp, #36]	; 0x24
 8009c14:	f89a 3000 	ldrb.w	r3, [sl]
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	f000 80a2 	beq.w	8009d62 <_vfiprintf_r+0x20e>
 8009c1e:	2300      	movs	r3, #0
 8009c20:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009c24:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009c28:	f10a 0a01 	add.w	sl, sl, #1
 8009c2c:	9304      	str	r3, [sp, #16]
 8009c2e:	9307      	str	r3, [sp, #28]
 8009c30:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009c34:	931a      	str	r3, [sp, #104]	; 0x68
 8009c36:	4654      	mov	r4, sl
 8009c38:	2205      	movs	r2, #5
 8009c3a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009c3e:	4858      	ldr	r0, [pc, #352]	; (8009da0 <_vfiprintf_r+0x24c>)
 8009c40:	f7f6 face 	bl	80001e0 <memchr>
 8009c44:	9a04      	ldr	r2, [sp, #16]
 8009c46:	b9d8      	cbnz	r0, 8009c80 <_vfiprintf_r+0x12c>
 8009c48:	06d1      	lsls	r1, r2, #27
 8009c4a:	bf44      	itt	mi
 8009c4c:	2320      	movmi	r3, #32
 8009c4e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009c52:	0713      	lsls	r3, r2, #28
 8009c54:	bf44      	itt	mi
 8009c56:	232b      	movmi	r3, #43	; 0x2b
 8009c58:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009c5c:	f89a 3000 	ldrb.w	r3, [sl]
 8009c60:	2b2a      	cmp	r3, #42	; 0x2a
 8009c62:	d015      	beq.n	8009c90 <_vfiprintf_r+0x13c>
 8009c64:	9a07      	ldr	r2, [sp, #28]
 8009c66:	4654      	mov	r4, sl
 8009c68:	2000      	movs	r0, #0
 8009c6a:	f04f 0c0a 	mov.w	ip, #10
 8009c6e:	4621      	mov	r1, r4
 8009c70:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009c74:	3b30      	subs	r3, #48	; 0x30
 8009c76:	2b09      	cmp	r3, #9
 8009c78:	d94e      	bls.n	8009d18 <_vfiprintf_r+0x1c4>
 8009c7a:	b1b0      	cbz	r0, 8009caa <_vfiprintf_r+0x156>
 8009c7c:	9207      	str	r2, [sp, #28]
 8009c7e:	e014      	b.n	8009caa <_vfiprintf_r+0x156>
 8009c80:	eba0 0308 	sub.w	r3, r0, r8
 8009c84:	fa09 f303 	lsl.w	r3, r9, r3
 8009c88:	4313      	orrs	r3, r2
 8009c8a:	9304      	str	r3, [sp, #16]
 8009c8c:	46a2      	mov	sl, r4
 8009c8e:	e7d2      	b.n	8009c36 <_vfiprintf_r+0xe2>
 8009c90:	9b03      	ldr	r3, [sp, #12]
 8009c92:	1d19      	adds	r1, r3, #4
 8009c94:	681b      	ldr	r3, [r3, #0]
 8009c96:	9103      	str	r1, [sp, #12]
 8009c98:	2b00      	cmp	r3, #0
 8009c9a:	bfbb      	ittet	lt
 8009c9c:	425b      	neglt	r3, r3
 8009c9e:	f042 0202 	orrlt.w	r2, r2, #2
 8009ca2:	9307      	strge	r3, [sp, #28]
 8009ca4:	9307      	strlt	r3, [sp, #28]
 8009ca6:	bfb8      	it	lt
 8009ca8:	9204      	strlt	r2, [sp, #16]
 8009caa:	7823      	ldrb	r3, [r4, #0]
 8009cac:	2b2e      	cmp	r3, #46	; 0x2e
 8009cae:	d10c      	bne.n	8009cca <_vfiprintf_r+0x176>
 8009cb0:	7863      	ldrb	r3, [r4, #1]
 8009cb2:	2b2a      	cmp	r3, #42	; 0x2a
 8009cb4:	d135      	bne.n	8009d22 <_vfiprintf_r+0x1ce>
 8009cb6:	9b03      	ldr	r3, [sp, #12]
 8009cb8:	1d1a      	adds	r2, r3, #4
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	9203      	str	r2, [sp, #12]
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	bfb8      	it	lt
 8009cc2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8009cc6:	3402      	adds	r4, #2
 8009cc8:	9305      	str	r3, [sp, #20]
 8009cca:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009db0 <_vfiprintf_r+0x25c>
 8009cce:	7821      	ldrb	r1, [r4, #0]
 8009cd0:	2203      	movs	r2, #3
 8009cd2:	4650      	mov	r0, sl
 8009cd4:	f7f6 fa84 	bl	80001e0 <memchr>
 8009cd8:	b140      	cbz	r0, 8009cec <_vfiprintf_r+0x198>
 8009cda:	2340      	movs	r3, #64	; 0x40
 8009cdc:	eba0 000a 	sub.w	r0, r0, sl
 8009ce0:	fa03 f000 	lsl.w	r0, r3, r0
 8009ce4:	9b04      	ldr	r3, [sp, #16]
 8009ce6:	4303      	orrs	r3, r0
 8009ce8:	3401      	adds	r4, #1
 8009cea:	9304      	str	r3, [sp, #16]
 8009cec:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009cf0:	482c      	ldr	r0, [pc, #176]	; (8009da4 <_vfiprintf_r+0x250>)
 8009cf2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009cf6:	2206      	movs	r2, #6
 8009cf8:	f7f6 fa72 	bl	80001e0 <memchr>
 8009cfc:	2800      	cmp	r0, #0
 8009cfe:	d03f      	beq.n	8009d80 <_vfiprintf_r+0x22c>
 8009d00:	4b29      	ldr	r3, [pc, #164]	; (8009da8 <_vfiprintf_r+0x254>)
 8009d02:	bb1b      	cbnz	r3, 8009d4c <_vfiprintf_r+0x1f8>
 8009d04:	9b03      	ldr	r3, [sp, #12]
 8009d06:	3307      	adds	r3, #7
 8009d08:	f023 0307 	bic.w	r3, r3, #7
 8009d0c:	3308      	adds	r3, #8
 8009d0e:	9303      	str	r3, [sp, #12]
 8009d10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d12:	443b      	add	r3, r7
 8009d14:	9309      	str	r3, [sp, #36]	; 0x24
 8009d16:	e767      	b.n	8009be8 <_vfiprintf_r+0x94>
 8009d18:	fb0c 3202 	mla	r2, ip, r2, r3
 8009d1c:	460c      	mov	r4, r1
 8009d1e:	2001      	movs	r0, #1
 8009d20:	e7a5      	b.n	8009c6e <_vfiprintf_r+0x11a>
 8009d22:	2300      	movs	r3, #0
 8009d24:	3401      	adds	r4, #1
 8009d26:	9305      	str	r3, [sp, #20]
 8009d28:	4619      	mov	r1, r3
 8009d2a:	f04f 0c0a 	mov.w	ip, #10
 8009d2e:	4620      	mov	r0, r4
 8009d30:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009d34:	3a30      	subs	r2, #48	; 0x30
 8009d36:	2a09      	cmp	r2, #9
 8009d38:	d903      	bls.n	8009d42 <_vfiprintf_r+0x1ee>
 8009d3a:	2b00      	cmp	r3, #0
 8009d3c:	d0c5      	beq.n	8009cca <_vfiprintf_r+0x176>
 8009d3e:	9105      	str	r1, [sp, #20]
 8009d40:	e7c3      	b.n	8009cca <_vfiprintf_r+0x176>
 8009d42:	fb0c 2101 	mla	r1, ip, r1, r2
 8009d46:	4604      	mov	r4, r0
 8009d48:	2301      	movs	r3, #1
 8009d4a:	e7f0      	b.n	8009d2e <_vfiprintf_r+0x1da>
 8009d4c:	ab03      	add	r3, sp, #12
 8009d4e:	9300      	str	r3, [sp, #0]
 8009d50:	462a      	mov	r2, r5
 8009d52:	4b16      	ldr	r3, [pc, #88]	; (8009dac <_vfiprintf_r+0x258>)
 8009d54:	a904      	add	r1, sp, #16
 8009d56:	4630      	mov	r0, r6
 8009d58:	f7fb ff90 	bl	8005c7c <_printf_float>
 8009d5c:	4607      	mov	r7, r0
 8009d5e:	1c78      	adds	r0, r7, #1
 8009d60:	d1d6      	bne.n	8009d10 <_vfiprintf_r+0x1bc>
 8009d62:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009d64:	07d9      	lsls	r1, r3, #31
 8009d66:	d405      	bmi.n	8009d74 <_vfiprintf_r+0x220>
 8009d68:	89ab      	ldrh	r3, [r5, #12]
 8009d6a:	059a      	lsls	r2, r3, #22
 8009d6c:	d402      	bmi.n	8009d74 <_vfiprintf_r+0x220>
 8009d6e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009d70:	f7f8 f943 	bl	8001ffa <__retarget_lock_release_recursive>
 8009d74:	89ab      	ldrh	r3, [r5, #12]
 8009d76:	065b      	lsls	r3, r3, #25
 8009d78:	f53f af12 	bmi.w	8009ba0 <_vfiprintf_r+0x4c>
 8009d7c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009d7e:	e711      	b.n	8009ba4 <_vfiprintf_r+0x50>
 8009d80:	ab03      	add	r3, sp, #12
 8009d82:	9300      	str	r3, [sp, #0]
 8009d84:	462a      	mov	r2, r5
 8009d86:	4b09      	ldr	r3, [pc, #36]	; (8009dac <_vfiprintf_r+0x258>)
 8009d88:	a904      	add	r1, sp, #16
 8009d8a:	4630      	mov	r0, r6
 8009d8c:	f7fc fa1a 	bl	80061c4 <_printf_i>
 8009d90:	e7e4      	b.n	8009d5c <_vfiprintf_r+0x208>
 8009d92:	bf00      	nop
 8009d94:	0800a174 	.word	0x0800a174
 8009d98:	0800a194 	.word	0x0800a194
 8009d9c:	0800a154 	.word	0x0800a154
 8009da0:	0800a5bc 	.word	0x0800a5bc
 8009da4:	0800a5c6 	.word	0x0800a5c6
 8009da8:	08005c7d 	.word	0x08005c7d
 8009dac:	08009b2f 	.word	0x08009b2f
 8009db0:	0800a5c2 	.word	0x0800a5c2

08009db4 <__swbuf_r>:
 8009db4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009db6:	460e      	mov	r6, r1
 8009db8:	4614      	mov	r4, r2
 8009dba:	4605      	mov	r5, r0
 8009dbc:	b118      	cbz	r0, 8009dc6 <__swbuf_r+0x12>
 8009dbe:	6983      	ldr	r3, [r0, #24]
 8009dc0:	b90b      	cbnz	r3, 8009dc6 <__swbuf_r+0x12>
 8009dc2:	f7fb fd31 	bl	8005828 <__sinit>
 8009dc6:	4b21      	ldr	r3, [pc, #132]	; (8009e4c <__swbuf_r+0x98>)
 8009dc8:	429c      	cmp	r4, r3
 8009dca:	d12b      	bne.n	8009e24 <__swbuf_r+0x70>
 8009dcc:	686c      	ldr	r4, [r5, #4]
 8009dce:	69a3      	ldr	r3, [r4, #24]
 8009dd0:	60a3      	str	r3, [r4, #8]
 8009dd2:	89a3      	ldrh	r3, [r4, #12]
 8009dd4:	071a      	lsls	r2, r3, #28
 8009dd6:	d52f      	bpl.n	8009e38 <__swbuf_r+0x84>
 8009dd8:	6923      	ldr	r3, [r4, #16]
 8009dda:	b36b      	cbz	r3, 8009e38 <__swbuf_r+0x84>
 8009ddc:	6923      	ldr	r3, [r4, #16]
 8009dde:	6820      	ldr	r0, [r4, #0]
 8009de0:	1ac0      	subs	r0, r0, r3
 8009de2:	6963      	ldr	r3, [r4, #20]
 8009de4:	b2f6      	uxtb	r6, r6
 8009de6:	4283      	cmp	r3, r0
 8009de8:	4637      	mov	r7, r6
 8009dea:	dc04      	bgt.n	8009df6 <__swbuf_r+0x42>
 8009dec:	4621      	mov	r1, r4
 8009dee:	4628      	mov	r0, r5
 8009df0:	f7fe fbd4 	bl	800859c <_fflush_r>
 8009df4:	bb30      	cbnz	r0, 8009e44 <__swbuf_r+0x90>
 8009df6:	68a3      	ldr	r3, [r4, #8]
 8009df8:	3b01      	subs	r3, #1
 8009dfa:	60a3      	str	r3, [r4, #8]
 8009dfc:	6823      	ldr	r3, [r4, #0]
 8009dfe:	1c5a      	adds	r2, r3, #1
 8009e00:	6022      	str	r2, [r4, #0]
 8009e02:	701e      	strb	r6, [r3, #0]
 8009e04:	6963      	ldr	r3, [r4, #20]
 8009e06:	3001      	adds	r0, #1
 8009e08:	4283      	cmp	r3, r0
 8009e0a:	d004      	beq.n	8009e16 <__swbuf_r+0x62>
 8009e0c:	89a3      	ldrh	r3, [r4, #12]
 8009e0e:	07db      	lsls	r3, r3, #31
 8009e10:	d506      	bpl.n	8009e20 <__swbuf_r+0x6c>
 8009e12:	2e0a      	cmp	r6, #10
 8009e14:	d104      	bne.n	8009e20 <__swbuf_r+0x6c>
 8009e16:	4621      	mov	r1, r4
 8009e18:	4628      	mov	r0, r5
 8009e1a:	f7fe fbbf 	bl	800859c <_fflush_r>
 8009e1e:	b988      	cbnz	r0, 8009e44 <__swbuf_r+0x90>
 8009e20:	4638      	mov	r0, r7
 8009e22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009e24:	4b0a      	ldr	r3, [pc, #40]	; (8009e50 <__swbuf_r+0x9c>)
 8009e26:	429c      	cmp	r4, r3
 8009e28:	d101      	bne.n	8009e2e <__swbuf_r+0x7a>
 8009e2a:	68ac      	ldr	r4, [r5, #8]
 8009e2c:	e7cf      	b.n	8009dce <__swbuf_r+0x1a>
 8009e2e:	4b09      	ldr	r3, [pc, #36]	; (8009e54 <__swbuf_r+0xa0>)
 8009e30:	429c      	cmp	r4, r3
 8009e32:	bf08      	it	eq
 8009e34:	68ec      	ldreq	r4, [r5, #12]
 8009e36:	e7ca      	b.n	8009dce <__swbuf_r+0x1a>
 8009e38:	4621      	mov	r1, r4
 8009e3a:	4628      	mov	r0, r5
 8009e3c:	f000 f80c 	bl	8009e58 <__swsetup_r>
 8009e40:	2800      	cmp	r0, #0
 8009e42:	d0cb      	beq.n	8009ddc <__swbuf_r+0x28>
 8009e44:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8009e48:	e7ea      	b.n	8009e20 <__swbuf_r+0x6c>
 8009e4a:	bf00      	nop
 8009e4c:	0800a174 	.word	0x0800a174
 8009e50:	0800a194 	.word	0x0800a194
 8009e54:	0800a154 	.word	0x0800a154

08009e58 <__swsetup_r>:
 8009e58:	4b32      	ldr	r3, [pc, #200]	; (8009f24 <__swsetup_r+0xcc>)
 8009e5a:	b570      	push	{r4, r5, r6, lr}
 8009e5c:	681d      	ldr	r5, [r3, #0]
 8009e5e:	4606      	mov	r6, r0
 8009e60:	460c      	mov	r4, r1
 8009e62:	b125      	cbz	r5, 8009e6e <__swsetup_r+0x16>
 8009e64:	69ab      	ldr	r3, [r5, #24]
 8009e66:	b913      	cbnz	r3, 8009e6e <__swsetup_r+0x16>
 8009e68:	4628      	mov	r0, r5
 8009e6a:	f7fb fcdd 	bl	8005828 <__sinit>
 8009e6e:	4b2e      	ldr	r3, [pc, #184]	; (8009f28 <__swsetup_r+0xd0>)
 8009e70:	429c      	cmp	r4, r3
 8009e72:	d10f      	bne.n	8009e94 <__swsetup_r+0x3c>
 8009e74:	686c      	ldr	r4, [r5, #4]
 8009e76:	89a3      	ldrh	r3, [r4, #12]
 8009e78:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009e7c:	0719      	lsls	r1, r3, #28
 8009e7e:	d42c      	bmi.n	8009eda <__swsetup_r+0x82>
 8009e80:	06dd      	lsls	r5, r3, #27
 8009e82:	d411      	bmi.n	8009ea8 <__swsetup_r+0x50>
 8009e84:	2309      	movs	r3, #9
 8009e86:	6033      	str	r3, [r6, #0]
 8009e88:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009e8c:	81a3      	strh	r3, [r4, #12]
 8009e8e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009e92:	e03e      	b.n	8009f12 <__swsetup_r+0xba>
 8009e94:	4b25      	ldr	r3, [pc, #148]	; (8009f2c <__swsetup_r+0xd4>)
 8009e96:	429c      	cmp	r4, r3
 8009e98:	d101      	bne.n	8009e9e <__swsetup_r+0x46>
 8009e9a:	68ac      	ldr	r4, [r5, #8]
 8009e9c:	e7eb      	b.n	8009e76 <__swsetup_r+0x1e>
 8009e9e:	4b24      	ldr	r3, [pc, #144]	; (8009f30 <__swsetup_r+0xd8>)
 8009ea0:	429c      	cmp	r4, r3
 8009ea2:	bf08      	it	eq
 8009ea4:	68ec      	ldreq	r4, [r5, #12]
 8009ea6:	e7e6      	b.n	8009e76 <__swsetup_r+0x1e>
 8009ea8:	0758      	lsls	r0, r3, #29
 8009eaa:	d512      	bpl.n	8009ed2 <__swsetup_r+0x7a>
 8009eac:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009eae:	b141      	cbz	r1, 8009ec2 <__swsetup_r+0x6a>
 8009eb0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009eb4:	4299      	cmp	r1, r3
 8009eb6:	d002      	beq.n	8009ebe <__swsetup_r+0x66>
 8009eb8:	4630      	mov	r0, r6
 8009eba:	f7fb fd95 	bl	80059e8 <_free_r>
 8009ebe:	2300      	movs	r3, #0
 8009ec0:	6363      	str	r3, [r4, #52]	; 0x34
 8009ec2:	89a3      	ldrh	r3, [r4, #12]
 8009ec4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009ec8:	81a3      	strh	r3, [r4, #12]
 8009eca:	2300      	movs	r3, #0
 8009ecc:	6063      	str	r3, [r4, #4]
 8009ece:	6923      	ldr	r3, [r4, #16]
 8009ed0:	6023      	str	r3, [r4, #0]
 8009ed2:	89a3      	ldrh	r3, [r4, #12]
 8009ed4:	f043 0308 	orr.w	r3, r3, #8
 8009ed8:	81a3      	strh	r3, [r4, #12]
 8009eda:	6923      	ldr	r3, [r4, #16]
 8009edc:	b94b      	cbnz	r3, 8009ef2 <__swsetup_r+0x9a>
 8009ede:	89a3      	ldrh	r3, [r4, #12]
 8009ee0:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009ee4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009ee8:	d003      	beq.n	8009ef2 <__swsetup_r+0x9a>
 8009eea:	4621      	mov	r1, r4
 8009eec:	4630      	mov	r0, r6
 8009eee:	f000 f84d 	bl	8009f8c <__smakebuf_r>
 8009ef2:	89a0      	ldrh	r0, [r4, #12]
 8009ef4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009ef8:	f010 0301 	ands.w	r3, r0, #1
 8009efc:	d00a      	beq.n	8009f14 <__swsetup_r+0xbc>
 8009efe:	2300      	movs	r3, #0
 8009f00:	60a3      	str	r3, [r4, #8]
 8009f02:	6963      	ldr	r3, [r4, #20]
 8009f04:	425b      	negs	r3, r3
 8009f06:	61a3      	str	r3, [r4, #24]
 8009f08:	6923      	ldr	r3, [r4, #16]
 8009f0a:	b943      	cbnz	r3, 8009f1e <__swsetup_r+0xc6>
 8009f0c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009f10:	d1ba      	bne.n	8009e88 <__swsetup_r+0x30>
 8009f12:	bd70      	pop	{r4, r5, r6, pc}
 8009f14:	0781      	lsls	r1, r0, #30
 8009f16:	bf58      	it	pl
 8009f18:	6963      	ldrpl	r3, [r4, #20]
 8009f1a:	60a3      	str	r3, [r4, #8]
 8009f1c:	e7f4      	b.n	8009f08 <__swsetup_r+0xb0>
 8009f1e:	2000      	movs	r0, #0
 8009f20:	e7f7      	b.n	8009f12 <__swsetup_r+0xba>
 8009f22:	bf00      	nop
 8009f24:	20000010 	.word	0x20000010
 8009f28:	0800a174 	.word	0x0800a174
 8009f2c:	0800a194 	.word	0x0800a194
 8009f30:	0800a154 	.word	0x0800a154

08009f34 <abort>:
 8009f34:	b508      	push	{r3, lr}
 8009f36:	2006      	movs	r0, #6
 8009f38:	f000 f898 	bl	800a06c <raise>
 8009f3c:	2001      	movs	r0, #1
 8009f3e:	f7f7 feef 	bl	8001d20 <_exit>

08009f42 <__swhatbuf_r>:
 8009f42:	b570      	push	{r4, r5, r6, lr}
 8009f44:	460e      	mov	r6, r1
 8009f46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009f4a:	2900      	cmp	r1, #0
 8009f4c:	b096      	sub	sp, #88	; 0x58
 8009f4e:	4614      	mov	r4, r2
 8009f50:	461d      	mov	r5, r3
 8009f52:	da07      	bge.n	8009f64 <__swhatbuf_r+0x22>
 8009f54:	2300      	movs	r3, #0
 8009f56:	602b      	str	r3, [r5, #0]
 8009f58:	89b3      	ldrh	r3, [r6, #12]
 8009f5a:	061a      	lsls	r2, r3, #24
 8009f5c:	d410      	bmi.n	8009f80 <__swhatbuf_r+0x3e>
 8009f5e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009f62:	e00e      	b.n	8009f82 <__swhatbuf_r+0x40>
 8009f64:	466a      	mov	r2, sp
 8009f66:	f000 f89d 	bl	800a0a4 <_fstat_r>
 8009f6a:	2800      	cmp	r0, #0
 8009f6c:	dbf2      	blt.n	8009f54 <__swhatbuf_r+0x12>
 8009f6e:	9a01      	ldr	r2, [sp, #4]
 8009f70:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009f74:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009f78:	425a      	negs	r2, r3
 8009f7a:	415a      	adcs	r2, r3
 8009f7c:	602a      	str	r2, [r5, #0]
 8009f7e:	e7ee      	b.n	8009f5e <__swhatbuf_r+0x1c>
 8009f80:	2340      	movs	r3, #64	; 0x40
 8009f82:	2000      	movs	r0, #0
 8009f84:	6023      	str	r3, [r4, #0]
 8009f86:	b016      	add	sp, #88	; 0x58
 8009f88:	bd70      	pop	{r4, r5, r6, pc}
	...

08009f8c <__smakebuf_r>:
 8009f8c:	898b      	ldrh	r3, [r1, #12]
 8009f8e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009f90:	079d      	lsls	r5, r3, #30
 8009f92:	4606      	mov	r6, r0
 8009f94:	460c      	mov	r4, r1
 8009f96:	d507      	bpl.n	8009fa8 <__smakebuf_r+0x1c>
 8009f98:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009f9c:	6023      	str	r3, [r4, #0]
 8009f9e:	6123      	str	r3, [r4, #16]
 8009fa0:	2301      	movs	r3, #1
 8009fa2:	6163      	str	r3, [r4, #20]
 8009fa4:	b002      	add	sp, #8
 8009fa6:	bd70      	pop	{r4, r5, r6, pc}
 8009fa8:	ab01      	add	r3, sp, #4
 8009faa:	466a      	mov	r2, sp
 8009fac:	f7ff ffc9 	bl	8009f42 <__swhatbuf_r>
 8009fb0:	9900      	ldr	r1, [sp, #0]
 8009fb2:	4605      	mov	r5, r0
 8009fb4:	4630      	mov	r0, r6
 8009fb6:	f7fb fd67 	bl	8005a88 <_malloc_r>
 8009fba:	b948      	cbnz	r0, 8009fd0 <__smakebuf_r+0x44>
 8009fbc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009fc0:	059a      	lsls	r2, r3, #22
 8009fc2:	d4ef      	bmi.n	8009fa4 <__smakebuf_r+0x18>
 8009fc4:	f023 0303 	bic.w	r3, r3, #3
 8009fc8:	f043 0302 	orr.w	r3, r3, #2
 8009fcc:	81a3      	strh	r3, [r4, #12]
 8009fce:	e7e3      	b.n	8009f98 <__smakebuf_r+0xc>
 8009fd0:	4b0d      	ldr	r3, [pc, #52]	; (800a008 <__smakebuf_r+0x7c>)
 8009fd2:	62b3      	str	r3, [r6, #40]	; 0x28
 8009fd4:	89a3      	ldrh	r3, [r4, #12]
 8009fd6:	6020      	str	r0, [r4, #0]
 8009fd8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009fdc:	81a3      	strh	r3, [r4, #12]
 8009fde:	9b00      	ldr	r3, [sp, #0]
 8009fe0:	6163      	str	r3, [r4, #20]
 8009fe2:	9b01      	ldr	r3, [sp, #4]
 8009fe4:	6120      	str	r0, [r4, #16]
 8009fe6:	b15b      	cbz	r3, 800a000 <__smakebuf_r+0x74>
 8009fe8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009fec:	4630      	mov	r0, r6
 8009fee:	f000 f86b 	bl	800a0c8 <_isatty_r>
 8009ff2:	b128      	cbz	r0, 800a000 <__smakebuf_r+0x74>
 8009ff4:	89a3      	ldrh	r3, [r4, #12]
 8009ff6:	f023 0303 	bic.w	r3, r3, #3
 8009ffa:	f043 0301 	orr.w	r3, r3, #1
 8009ffe:	81a3      	strh	r3, [r4, #12]
 800a000:	89a0      	ldrh	r0, [r4, #12]
 800a002:	4305      	orrs	r5, r0
 800a004:	81a5      	strh	r5, [r4, #12]
 800a006:	e7cd      	b.n	8009fa4 <__smakebuf_r+0x18>
 800a008:	080057c1 	.word	0x080057c1

0800a00c <_malloc_usable_size_r>:
 800a00c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a010:	1f18      	subs	r0, r3, #4
 800a012:	2b00      	cmp	r3, #0
 800a014:	bfbc      	itt	lt
 800a016:	580b      	ldrlt	r3, [r1, r0]
 800a018:	18c0      	addlt	r0, r0, r3
 800a01a:	4770      	bx	lr

0800a01c <_raise_r>:
 800a01c:	291f      	cmp	r1, #31
 800a01e:	b538      	push	{r3, r4, r5, lr}
 800a020:	4604      	mov	r4, r0
 800a022:	460d      	mov	r5, r1
 800a024:	d904      	bls.n	800a030 <_raise_r+0x14>
 800a026:	2316      	movs	r3, #22
 800a028:	6003      	str	r3, [r0, #0]
 800a02a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a02e:	bd38      	pop	{r3, r4, r5, pc}
 800a030:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a032:	b112      	cbz	r2, 800a03a <_raise_r+0x1e>
 800a034:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a038:	b94b      	cbnz	r3, 800a04e <_raise_r+0x32>
 800a03a:	4620      	mov	r0, r4
 800a03c:	f000 f830 	bl	800a0a0 <_getpid_r>
 800a040:	462a      	mov	r2, r5
 800a042:	4601      	mov	r1, r0
 800a044:	4620      	mov	r0, r4
 800a046:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a04a:	f000 b817 	b.w	800a07c <_kill_r>
 800a04e:	2b01      	cmp	r3, #1
 800a050:	d00a      	beq.n	800a068 <_raise_r+0x4c>
 800a052:	1c59      	adds	r1, r3, #1
 800a054:	d103      	bne.n	800a05e <_raise_r+0x42>
 800a056:	2316      	movs	r3, #22
 800a058:	6003      	str	r3, [r0, #0]
 800a05a:	2001      	movs	r0, #1
 800a05c:	e7e7      	b.n	800a02e <_raise_r+0x12>
 800a05e:	2400      	movs	r4, #0
 800a060:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a064:	4628      	mov	r0, r5
 800a066:	4798      	blx	r3
 800a068:	2000      	movs	r0, #0
 800a06a:	e7e0      	b.n	800a02e <_raise_r+0x12>

0800a06c <raise>:
 800a06c:	4b02      	ldr	r3, [pc, #8]	; (800a078 <raise+0xc>)
 800a06e:	4601      	mov	r1, r0
 800a070:	6818      	ldr	r0, [r3, #0]
 800a072:	f7ff bfd3 	b.w	800a01c <_raise_r>
 800a076:	bf00      	nop
 800a078:	20000010 	.word	0x20000010

0800a07c <_kill_r>:
 800a07c:	b538      	push	{r3, r4, r5, lr}
 800a07e:	4d07      	ldr	r5, [pc, #28]	; (800a09c <_kill_r+0x20>)
 800a080:	2300      	movs	r3, #0
 800a082:	4604      	mov	r4, r0
 800a084:	4608      	mov	r0, r1
 800a086:	4611      	mov	r1, r2
 800a088:	602b      	str	r3, [r5, #0]
 800a08a:	f7f7 fe39 	bl	8001d00 <_kill>
 800a08e:	1c43      	adds	r3, r0, #1
 800a090:	d102      	bne.n	800a098 <_kill_r+0x1c>
 800a092:	682b      	ldr	r3, [r5, #0]
 800a094:	b103      	cbz	r3, 800a098 <_kill_r+0x1c>
 800a096:	6023      	str	r3, [r4, #0]
 800a098:	bd38      	pop	{r3, r4, r5, pc}
 800a09a:	bf00      	nop
 800a09c:	2000442c 	.word	0x2000442c

0800a0a0 <_getpid_r>:
 800a0a0:	f7f7 be26 	b.w	8001cf0 <_getpid>

0800a0a4 <_fstat_r>:
 800a0a4:	b538      	push	{r3, r4, r5, lr}
 800a0a6:	4d07      	ldr	r5, [pc, #28]	; (800a0c4 <_fstat_r+0x20>)
 800a0a8:	2300      	movs	r3, #0
 800a0aa:	4604      	mov	r4, r0
 800a0ac:	4608      	mov	r0, r1
 800a0ae:	4611      	mov	r1, r2
 800a0b0:	602b      	str	r3, [r5, #0]
 800a0b2:	f7f7 fe84 	bl	8001dbe <_fstat>
 800a0b6:	1c43      	adds	r3, r0, #1
 800a0b8:	d102      	bne.n	800a0c0 <_fstat_r+0x1c>
 800a0ba:	682b      	ldr	r3, [r5, #0]
 800a0bc:	b103      	cbz	r3, 800a0c0 <_fstat_r+0x1c>
 800a0be:	6023      	str	r3, [r4, #0]
 800a0c0:	bd38      	pop	{r3, r4, r5, pc}
 800a0c2:	bf00      	nop
 800a0c4:	2000442c 	.word	0x2000442c

0800a0c8 <_isatty_r>:
 800a0c8:	b538      	push	{r3, r4, r5, lr}
 800a0ca:	4d06      	ldr	r5, [pc, #24]	; (800a0e4 <_isatty_r+0x1c>)
 800a0cc:	2300      	movs	r3, #0
 800a0ce:	4604      	mov	r4, r0
 800a0d0:	4608      	mov	r0, r1
 800a0d2:	602b      	str	r3, [r5, #0]
 800a0d4:	f7f7 fe83 	bl	8001dde <_isatty>
 800a0d8:	1c43      	adds	r3, r0, #1
 800a0da:	d102      	bne.n	800a0e2 <_isatty_r+0x1a>
 800a0dc:	682b      	ldr	r3, [r5, #0]
 800a0de:	b103      	cbz	r3, 800a0e2 <_isatty_r+0x1a>
 800a0e0:	6023      	str	r3, [r4, #0]
 800a0e2:	bd38      	pop	{r3, r4, r5, pc}
 800a0e4:	2000442c 	.word	0x2000442c

0800a0e8 <_init>:
 800a0e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0ea:	bf00      	nop
 800a0ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a0ee:	bc08      	pop	{r3}
 800a0f0:	469e      	mov	lr, r3
 800a0f2:	4770      	bx	lr

0800a0f4 <_fini>:
 800a0f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0f6:	bf00      	nop
 800a0f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a0fa:	bc08      	pop	{r3}
 800a0fc:	469e      	mov	lr, r3
 800a0fe:	4770      	bx	lr
