// Seed: 1313027991
module module_0 #(
    parameter id_1 = 32'd26,
    parameter id_2 = 32'd97,
    parameter id_5 = 32'd5
) (
    _id_1,
    _id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7
);
  inout wire id_7;
  output wire id_6;
  input wire _id_5;
  input wire id_4;
  inout wire id_3;
  inout wire _id_2;
  output wire _id_1;
  supply1 [~  id_2 : 1] id_8;
  wire [(  id_2  ) : id_5] id_9;
  assign id_8 = -1;
  wire id_10;
  logic [-1 : -1  -  id_1] id_11[id_2 : 1];
  ;
  wire id_12;
  assign id_11 = 1;
endmodule
module module_1 #(
    parameter id_12 = 32'd65,
    parameter id_6  = 32'd32
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    _id_12,
    id_13
);
  output wire id_13;
  inout wire _id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output logic [7:0] id_7;
  inout wire _id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_6 = id_8;
  assign id_7[(id_12)] = id_11;
  wire id_14;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_3,
      id_5,
      id_6,
      id_14,
      id_9
  );
  assign id_7[id_6] = id_14;
endmodule
