#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x55e7b2dfe530 .scope module, "cpu_tb" "cpu_tb" 2 3;
 .timescale -9 -11;
v0x55e7b2e2d9a0_0 .var "clk", 0 0;
v0x55e7b2e2da40_0 .var "reset", 0 0;
S_0x55e7b2dfe1d0 .scope module, "micpu" "cpu" 2 19, 3 1 0, S_0x55e7b2dfe530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0x55e7b2e2d0e0_0 .net "clk", 0 0, v0x55e7b2e2d9a0_0;  1 drivers
v0x55e7b2e2d1a0_0 .net "op_alu", 2 0, v0x55e7b2e2c670_0;  1 drivers
v0x55e7b2e2d260_0 .net "opcode", 5 0, L_0x55e7b2e3f5c0;  1 drivers
v0x55e7b2e2d350_0 .net "pop", 0 0, v0x55e7b2e2c860_0;  1 drivers
v0x55e7b2e2d3f0_0 .net "push", 0 0, v0x55e7b2e2c950_0;  1 drivers
v0x55e7b2e2d4e0_0 .net "reset", 0 0, v0x55e7b2e2da40_0;  1 drivers
v0x55e7b2e2d580_0 .net "s_inc", 0 0, v0x55e7b2e2ca40_0;  1 drivers
v0x55e7b2e2d620_0 .net "s_inm", 0 0, v0x55e7b2e2cb80_0;  1 drivers
v0x55e7b2e2d6c0_0 .net "s_pila", 0 0, v0x55e7b2e2cc70_0;  1 drivers
v0x55e7b2e2d760_0 .net "we3", 0 0, v0x55e7b2e2cd60_0;  1 drivers
v0x55e7b2e2d800_0 .net "wez", 0 0, v0x55e7b2e2ce50_0;  1 drivers
v0x55e7b2e2d8a0_0 .net "z", 0 0, v0x55e7b2e27af0_0;  1 drivers
S_0x55e7b2dfdec0 .scope module, "cd_1" "cd" 3 8, 4 1 0, S_0x55e7b2dfe1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "s_inc"
    .port_info 3 /INPUT 1 "s_inm"
    .port_info 4 /INPUT 1 "we3"
    .port_info 5 /INPUT 1 "wez"
    .port_info 6 /INPUT 1 "s_pila"
    .port_info 7 /INPUT 1 "push"
    .port_info 8 /INPUT 1 "pop"
    .port_info 9 /INPUT 3 "op_alu"
    .port_info 10 /OUTPUT 1 "z"
    .port_info 11 /OUTPUT 6 "opcode"
v0x55e7b2e2aff0_0 .net "alu_to_mux", 7 0, v0x55e7b2e259d0_0;  1 drivers
v0x55e7b2e2b100_0 .net "clk", 0 0, v0x55e7b2e2d9a0_0;  alias, 1 drivers
v0x55e7b2e2b1c0_0 .net "mux_to_mux", 9 0, L_0x55e7b2e2db00;  1 drivers
v0x55e7b2e2b2b0_0 .net "mux_to_pc", 9 0, L_0x55e7b2e3f400;  1 drivers
v0x55e7b2e2b3a0_0 .net "op_alu", 2 0, v0x55e7b2e2c670_0;  alias, 1 drivers
v0x55e7b2e2b4b0_0 .net "opcode", 5 0, L_0x55e7b2e3f5c0;  alias, 1 drivers
v0x55e7b2e2b570_0 .net "pc_to_mem", 9 0, v0x55e7b2e29f00_0;  1 drivers
v0x55e7b2e2b630_0 .net "pila_to_mux", 9 0, v0x55e7b2e2a600_0;  1 drivers
v0x55e7b2e2b6f0_0 .net "pop", 0 0, v0x55e7b2e2c860_0;  alias, 1 drivers
v0x55e7b2e2b790_0 .net "push", 0 0, v0x55e7b2e2c950_0;  alias, 1 drivers
v0x55e7b2e2b830_0 .net "rd1", 7 0, L_0x55e7b2e3e3b0;  1 drivers
v0x55e7b2e2b8d0_0 .net "rd2", 7 0, L_0x55e7b2e3eac0;  1 drivers
v0x55e7b2e2b9c0_0 .net "reset", 0 0, v0x55e7b2e2da40_0;  alias, 1 drivers
v0x55e7b2e2ba60_0 .net "s_inc", 0 0, v0x55e7b2e2ca40_0;  alias, 1 drivers
v0x55e7b2e2bb00_0 .net "s_inm", 0 0, v0x55e7b2e2cb80_0;  alias, 1 drivers
v0x55e7b2e2bba0_0 .net "s_pila", 0 0, v0x55e7b2e2cc70_0;  alias, 1 drivers
v0x55e7b2e2bc40_0 .net "sal_mem_pro", 15 0, L_0x55e7b2dd8330;  1 drivers
v0x55e7b2e2bd10_0 .net "sum_to_mux", 9 0, L_0x55e7b2e3f260;  1 drivers
v0x55e7b2e2be00_0 .net "wd3", 7 0, L_0x55e7b2e3ee80;  1 drivers
v0x55e7b2e2bef0_0 .net "we3", 0 0, v0x55e7b2e2cd60_0;  alias, 1 drivers
v0x55e7b2e2bf90_0 .net "wez", 0 0, v0x55e7b2e2ce50_0;  alias, 1 drivers
v0x55e7b2e2c030_0 .net "z", 0 0, v0x55e7b2e27af0_0;  alias, 1 drivers
v0x55e7b2e2c100_0 .net "zalu", 0 0, L_0x55e7b2e3f1f0;  1 drivers
L_0x55e7b2e2dc50 .part L_0x55e7b2dd8330, 0, 10;
L_0x55e7b2e3ec10 .part L_0x55e7b2dd8330, 8, 4;
L_0x55e7b2e3ed40 .part L_0x55e7b2dd8330, 4, 4;
L_0x55e7b2e3ede0 .part L_0x55e7b2dd8330, 0, 4;
L_0x55e7b2e3efb0 .part L_0x55e7b2dd8330, 4, 8;
L_0x55e7b2e3f5c0 .part L_0x55e7b2dd8330, 10, 6;
S_0x55e7b2dd37c0 .scope module, "alu1" "alu" 4 19, 5 1 0, S_0x55e7b2dfdec0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a"
    .port_info 1 /INPUT 8 "b"
    .port_info 2 /INPUT 3 "op_alu"
    .port_info 3 /OUTPUT 8 "y"
    .port_info 4 /OUTPUT 1 "zero"
L_0x55e7b2e3f1f0 .functor NOT 1, L_0x55e7b2e3f150, C4<0>, C4<0>, C4<0>;
v0x55e7b2df7810_0 .net *"_s3", 0 0, L_0x55e7b2e3f150;  1 drivers
v0x55e7b2df78e0_0 .net "a", 7 0, L_0x55e7b2e3e3b0;  alias, 1 drivers
v0x55e7b2e25830_0 .net "b", 7 0, L_0x55e7b2e3eac0;  alias, 1 drivers
v0x55e7b2e258f0_0 .net "op_alu", 2 0, v0x55e7b2e2c670_0;  alias, 1 drivers
v0x55e7b2e259d0_0 .var "s", 7 0;
v0x55e7b2e25b00_0 .net "y", 7 0, v0x55e7b2e259d0_0;  alias, 1 drivers
v0x55e7b2e25be0_0 .net "zero", 0 0, L_0x55e7b2e3f1f0;  alias, 1 drivers
E_0x55e7b2de1810 .event edge, v0x55e7b2e258f0_0, v0x55e7b2e25830_0, v0x55e7b2df78e0_0;
L_0x55e7b2e3f150 .reduce/or v0x55e7b2e259d0_0;
S_0x55e7b2e25d40 .scope module, "banco" "regfile" 4 15, 6 4 0, S_0x55e7b2dfdec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 4 "ra1"
    .port_info 3 /INPUT 4 "ra2"
    .port_info 4 /INPUT 4 "wa3"
    .port_info 5 /INPUT 8 "wd3"
    .port_info 6 /OUTPUT 8 "rd1"
    .port_info 7 /OUTPUT 8 "rd2"
v0x55e7b2e26070_0 .net *"_s0", 31 0, L_0x55e7b2e2def0;  1 drivers
v0x55e7b2e26170_0 .net *"_s10", 5 0, L_0x55e7b2e3e1d0;  1 drivers
L_0x7fe2b45750f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e7b2e26250_0 .net *"_s13", 1 0, L_0x7fe2b45750f0;  1 drivers
L_0x7fe2b4575138 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55e7b2e26310_0 .net/2u *"_s14", 7 0, L_0x7fe2b4575138;  1 drivers
v0x55e7b2e263f0_0 .net *"_s18", 31 0, L_0x55e7b2e3e540;  1 drivers
L_0x7fe2b4575180 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e7b2e26520_0 .net *"_s21", 27 0, L_0x7fe2b4575180;  1 drivers
L_0x7fe2b45751c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e7b2e26600_0 .net/2u *"_s22", 31 0, L_0x7fe2b45751c8;  1 drivers
v0x55e7b2e266e0_0 .net *"_s24", 0 0, L_0x55e7b2e3e670;  1 drivers
v0x55e7b2e267a0_0 .net *"_s26", 7 0, L_0x55e7b2e3e7b0;  1 drivers
v0x55e7b2e26880_0 .net *"_s28", 5 0, L_0x55e7b2e3e8a0;  1 drivers
L_0x7fe2b4575060 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e7b2e26960_0 .net *"_s3", 27 0, L_0x7fe2b4575060;  1 drivers
L_0x7fe2b4575210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e7b2e26a40_0 .net *"_s31", 1 0, L_0x7fe2b4575210;  1 drivers
L_0x7fe2b4575258 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x55e7b2e26b20_0 .net/2u *"_s32", 7 0, L_0x7fe2b4575258;  1 drivers
L_0x7fe2b45750a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55e7b2e26c00_0 .net/2u *"_s4", 31 0, L_0x7fe2b45750a8;  1 drivers
v0x55e7b2e26ce0_0 .net *"_s6", 0 0, L_0x55e7b2e3dff0;  1 drivers
v0x55e7b2e26da0_0 .net *"_s8", 7 0, L_0x55e7b2e3e130;  1 drivers
v0x55e7b2e26e80_0 .net "clk", 0 0, v0x55e7b2e2d9a0_0;  alias, 1 drivers
v0x55e7b2e26f40_0 .net "ra1", 3 0, L_0x55e7b2e3ec10;  1 drivers
v0x55e7b2e27020_0 .net "ra2", 3 0, L_0x55e7b2e3ed40;  1 drivers
v0x55e7b2e27100_0 .net "rd1", 7 0, L_0x55e7b2e3e3b0;  alias, 1 drivers
v0x55e7b2e271c0_0 .net "rd2", 7 0, L_0x55e7b2e3eac0;  alias, 1 drivers
v0x55e7b2e27260 .array "regb", 15 0, 7 0;
v0x55e7b2e27300_0 .net "wa3", 3 0, L_0x55e7b2e3ede0;  1 drivers
v0x55e7b2e273e0_0 .net "wd3", 7 0, L_0x55e7b2e3ee80;  alias, 1 drivers
v0x55e7b2e274c0_0 .net "we3", 0 0, v0x55e7b2e2cd60_0;  alias, 1 drivers
E_0x55e7b2e085a0 .event posedge, v0x55e7b2e26e80_0;
L_0x55e7b2e2def0 .concat [ 4 28 0 0], L_0x55e7b2e3ec10, L_0x7fe2b4575060;
L_0x55e7b2e3dff0 .cmp/ne 32, L_0x55e7b2e2def0, L_0x7fe2b45750a8;
L_0x55e7b2e3e130 .array/port v0x55e7b2e27260, L_0x55e7b2e3e1d0;
L_0x55e7b2e3e1d0 .concat [ 4 2 0 0], L_0x55e7b2e3ec10, L_0x7fe2b45750f0;
L_0x55e7b2e3e3b0 .functor MUXZ 8, L_0x7fe2b4575138, L_0x55e7b2e3e130, L_0x55e7b2e3dff0, C4<>;
L_0x55e7b2e3e540 .concat [ 4 28 0 0], L_0x55e7b2e3ed40, L_0x7fe2b4575180;
L_0x55e7b2e3e670 .cmp/ne 32, L_0x55e7b2e3e540, L_0x7fe2b45751c8;
L_0x55e7b2e3e7b0 .array/port v0x55e7b2e27260, L_0x55e7b2e3e8a0;
L_0x55e7b2e3e8a0 .concat [ 4 2 0 0], L_0x55e7b2e3ed40, L_0x7fe2b4575210;
L_0x55e7b2e3eac0 .functor MUXZ 8, L_0x7fe2b4575258, L_0x55e7b2e3e7b0, L_0x55e7b2e3e670, C4<>;
S_0x55e7b2e27680 .scope module, "ffz" "ffd" 4 21, 6 61 0, S_0x55e7b2dfdec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "d"
    .port_info 3 /INPUT 1 "carga"
    .port_info 4 /OUTPUT 1 "q"
v0x55e7b2e27820_0 .net "carga", 0 0, v0x55e7b2e2ce50_0;  alias, 1 drivers
v0x55e7b2e27900_0 .net "clk", 0 0, v0x55e7b2e2d9a0_0;  alias, 1 drivers
v0x55e7b2e279f0_0 .net "d", 0 0, L_0x55e7b2e3f1f0;  alias, 1 drivers
v0x55e7b2e27af0_0 .var "q", 0 0;
v0x55e7b2e27b90_0 .net "reset", 0 0, v0x55e7b2e2da40_0;  alias, 1 drivers
E_0x55e7b2e083b0 .event posedge, v0x55e7b2e27b90_0, v0x55e7b2e26e80_0;
S_0x55e7b2e27ce0 .scope module, "mem_prog" "memprog" 4 13, 7 3 0, S_0x55e7b2dfdec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 10 "a"
    .port_info 2 /OUTPUT 16 "rd"
L_0x55e7b2dd8330 .functor BUFZ 16, L_0x55e7b2e2dcf0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x55e7b2e27f20_0 .net *"_s0", 15 0, L_0x55e7b2e2dcf0;  1 drivers
v0x55e7b2e28020_0 .net *"_s2", 11 0, L_0x55e7b2e2ddb0;  1 drivers
L_0x7fe2b4575018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55e7b2e28100_0 .net *"_s5", 1 0, L_0x7fe2b4575018;  1 drivers
v0x55e7b2e281c0_0 .net "a", 9 0, v0x55e7b2e29f00_0;  alias, 1 drivers
v0x55e7b2e282a0_0 .net "clk", 0 0, v0x55e7b2e2d9a0_0;  alias, 1 drivers
v0x55e7b2e283e0 .array "mem", 1023 0, 15 0;
v0x55e7b2e284a0_0 .net "rd", 15 0, L_0x55e7b2dd8330;  alias, 1 drivers
L_0x55e7b2e2dcf0 .array/port v0x55e7b2e283e0, L_0x55e7b2e2ddb0;
L_0x55e7b2e2ddb0 .concat [ 10 2 0 0], v0x55e7b2e29f00_0, L_0x7fe2b4575018;
S_0x55e7b2e28600 .scope module, "mux_1" "mux2" 4 9, 6 50 0, S_0x55e7b2dfdec0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x55e7b2e28820 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x55e7b2e288c0_0 .net "d0", 9 0, L_0x55e7b2e2dc50;  1 drivers
v0x55e7b2e289a0_0 .net "d1", 9 0, L_0x55e7b2e3f260;  alias, 1 drivers
v0x55e7b2e28a80_0 .net "s", 0 0, v0x55e7b2e2ca40_0;  alias, 1 drivers
v0x55e7b2e28b20_0 .net "y", 9 0, L_0x55e7b2e2db00;  alias, 1 drivers
L_0x55e7b2e2db00 .functor MUXZ 10, L_0x55e7b2e2dc50, L_0x55e7b2e3f260, v0x55e7b2e2ca40_0, C4<>;
S_0x55e7b2e28cb0 .scope module, "mux_2" "mux2" 4 17, 6 50 0, S_0x55e7b2dfdec0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0"
    .port_info 1 /INPUT 8 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 8 "y"
P_0x55e7b2e28e80 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001000>;
v0x55e7b2e28f50_0 .net "d0", 7 0, v0x55e7b2e259d0_0;  alias, 1 drivers
v0x55e7b2e29060_0 .net "d1", 7 0, L_0x55e7b2e3efb0;  1 drivers
v0x55e7b2e29120_0 .net "s", 0 0, v0x55e7b2e2cb80_0;  alias, 1 drivers
v0x55e7b2e291f0_0 .net "y", 7 0, L_0x55e7b2e3ee80;  alias, 1 drivers
L_0x55e7b2e3ee80 .functor MUXZ 8, v0x55e7b2e259d0_0, L_0x55e7b2e3efb0, v0x55e7b2e2cb80_0, C4<>;
S_0x55e7b2e29370 .scope module, "mux_3" "mux2" 4 25, 6 50 0, S_0x55e7b2dfdec0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "d0"
    .port_info 1 /INPUT 10 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 10 "y"
P_0x55e7b2e29540 .param/l "WIDTH" 0 6 50, +C4<00000000000000000000000000001010>;
v0x55e7b2e29610_0 .net "d0", 9 0, L_0x55e7b2e2db00;  alias, 1 drivers
v0x55e7b2e29720_0 .net "d1", 9 0, v0x55e7b2e2a600_0;  alias, 1 drivers
v0x55e7b2e297e0_0 .net "s", 0 0, v0x55e7b2e2cc70_0;  alias, 1 drivers
v0x55e7b2e298b0_0 .net "y", 9 0, L_0x55e7b2e3f400;  alias, 1 drivers
L_0x55e7b2e3f400 .functor MUXZ 10, L_0x55e7b2e2db00, v0x55e7b2e2a600_0, v0x55e7b2e2cc70_0, C4<>;
S_0x55e7b2e29a40 .scope module, "pc" "registro" 4 11, 6 38 0, S_0x55e7b2dfdec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 10 "d"
    .port_info 3 /OUTPUT 10 "q"
P_0x55e7b2e29c10 .param/l "WIDTH" 0 6 38, +C4<00000000000000000000000000001010>;
v0x55e7b2e29d50_0 .net "clk", 0 0, v0x55e7b2e2d9a0_0;  alias, 1 drivers
v0x55e7b2e29e10_0 .net "d", 9 0, L_0x55e7b2e3f400;  alias, 1 drivers
v0x55e7b2e29f00_0 .var "q", 9 0;
v0x55e7b2e2a000_0 .net "reset", 0 0, v0x55e7b2e2da40_0;  alias, 1 drivers
S_0x55e7b2e2a120 .scope module, "pila1" "pila" 4 27, 6 72 0, S_0x55e7b2dfdec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "push"
    .port_info 3 /INPUT 1 "pop"
    .port_info 4 /INPUT 10 "inpush"
    .port_info 5 /OUTPUT 10 "outpop"
v0x55e7b2e2a3e0_0 .net "clk", 0 0, v0x55e7b2e2d9a0_0;  alias, 1 drivers
v0x55e7b2e2a4a0_0 .net "inpush", 9 0, v0x55e7b2e29f00_0;  alias, 1 drivers
v0x55e7b2e2a560 .array "mem", 7 0, 9 0;
v0x55e7b2e2a600_0 .var "outpop", 9 0;
v0x55e7b2e2a6c0_0 .net "pop", 0 0, v0x55e7b2e2c860_0;  alias, 1 drivers
v0x55e7b2e2a760_0 .net "push", 0 0, v0x55e7b2e2c950_0;  alias, 1 drivers
v0x55e7b2e2a820_0 .net "reset", 0 0, v0x55e7b2e2da40_0;  alias, 1 drivers
v0x55e7b2e2a910_0 .var "sp", 2 0;
E_0x55e7b2e08370/0 .event edge, v0x55e7b2e27b90_0, v0x55e7b2e2a6c0_0, v0x55e7b2e2a760_0;
E_0x55e7b2e08370/1 .event posedge, v0x55e7b2e26e80_0;
E_0x55e7b2e08370 .event/or E_0x55e7b2e08370/0, E_0x55e7b2e08370/1;
S_0x55e7b2e2aaf0 .scope module, "sum1" "sum" 4 23, 6 30 0, S_0x55e7b2dfdec0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "a"
    .port_info 1 /INPUT 10 "b"
    .port_info 2 /OUTPUT 10 "y"
v0x55e7b2e2ad30_0 .net "a", 9 0, v0x55e7b2e29f00_0;  alias, 1 drivers
L_0x7fe2b45752a0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0x55e7b2e2ae10_0 .net "b", 9 0, L_0x7fe2b45752a0;  1 drivers
v0x55e7b2e2aef0_0 .net "y", 9 0, L_0x55e7b2e3f260;  alias, 1 drivers
L_0x55e7b2e3f260 .arith/sum 10, v0x55e7b2e29f00_0, L_0x7fe2b45752a0;
S_0x55e7b2e2c360 .scope module, "uc_1" "uc" 3 9, 8 1 0, S_0x55e7b2dfe1d0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode"
    .port_info 1 /INPUT 1 "z"
    .port_info 2 /OUTPUT 1 "s_inc"
    .port_info 3 /OUTPUT 1 "s_inm"
    .port_info 4 /OUTPUT 1 "we3"
    .port_info 5 /OUTPUT 1 "wez"
    .port_info 6 /OUTPUT 1 "s_pila"
    .port_info 7 /OUTPUT 1 "push"
    .port_info 8 /OUTPUT 1 "pop"
    .port_info 9 /OUTPUT 3 "op_alu"
v0x55e7b2e2c670_0 .var "op_alu", 2 0;
v0x55e7b2e2c7a0_0 .net "opcode", 5 0, L_0x55e7b2e3f5c0;  alias, 1 drivers
v0x55e7b2e2c860_0 .var "pop", 0 0;
v0x55e7b2e2c950_0 .var "push", 0 0;
v0x55e7b2e2ca40_0 .var "s_inc", 0 0;
v0x55e7b2e2cb80_0 .var "s_inm", 0 0;
v0x55e7b2e2cc70_0 .var "s_pila", 0 0;
v0x55e7b2e2cd60_0 .var "we3", 0 0;
v0x55e7b2e2ce50_0 .var "wez", 0 0;
v0x55e7b2e2cef0_0 .net "z", 0 0, v0x55e7b2e27af0_0;  alias, 1 drivers
E_0x55e7b2e08120 .event edge, v0x55e7b2e2b4b0_0;
    .scope S_0x55e7b2e29a40;
T_0 ;
    %wait E_0x55e7b2e083b0;
    %load/vec4 v0x55e7b2e2a000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x55e7b2e29f00_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x55e7b2e29e10_0;
    %assign/vec4 v0x55e7b2e29f00_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x55e7b2e27ce0;
T_1 ;
    %vpi_call 7 11 "$readmemb", "progfile.dat", v0x55e7b2e283e0 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x55e7b2e25d40;
T_2 ;
    %vpi_call 6 14 "$readmemb", "regfile.dat", v0x55e7b2e27260 {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x55e7b2e25d40;
T_3 ;
    %wait E_0x55e7b2e085a0;
    %load/vec4 v0x55e7b2e274c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55e7b2e273e0_0;
    %load/vec4 v0x55e7b2e27300_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55e7b2e27260, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55e7b2dd37c0;
T_4 ;
    %wait E_0x55e7b2de1810;
    %load/vec4 v0x55e7b2e258f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0x55e7b2e259d0_0, 0, 8;
    %jmp T_4.9;
T_4.0 ;
    %load/vec4 v0x55e7b2df78e0_0;
    %store/vec4 v0x55e7b2e259d0_0, 0, 8;
    %jmp T_4.9;
T_4.1 ;
    %load/vec4 v0x55e7b2df78e0_0;
    %inv;
    %store/vec4 v0x55e7b2e259d0_0, 0, 8;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x55e7b2df78e0_0;
    %load/vec4 v0x55e7b2e25830_0;
    %add;
    %store/vec4 v0x55e7b2e259d0_0, 0, 8;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x55e7b2df78e0_0;
    %load/vec4 v0x55e7b2e25830_0;
    %sub;
    %store/vec4 v0x55e7b2e259d0_0, 0, 8;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x55e7b2df78e0_0;
    %load/vec4 v0x55e7b2e25830_0;
    %and;
    %store/vec4 v0x55e7b2e259d0_0, 0, 8;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x55e7b2df78e0_0;
    %load/vec4 v0x55e7b2e25830_0;
    %or;
    %store/vec4 v0x55e7b2e259d0_0, 0, 8;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x55e7b2df78e0_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x55e7b2e259d0_0, 0, 8;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x55e7b2e25830_0;
    %inv;
    %pushi/vec4 1, 0, 8;
    %add;
    %store/vec4 v0x55e7b2e259d0_0, 0, 8;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55e7b2e27680;
T_5 ;
    %wait E_0x55e7b2e083b0;
    %load/vec4 v0x55e7b2e27b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x55e7b2e27af0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55e7b2e27820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x55e7b2e279f0_0;
    %assign/vec4 v0x55e7b2e27af0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55e7b2e2a120;
T_6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55e7b2e2a910_0, 0, 3;
    %end;
    .thread T_6;
    .scope S_0x55e7b2e2a120;
T_7 ;
    %wait E_0x55e7b2e08370;
    %load/vec4 v0x55e7b2e2a820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x55e7b2e2a910_0, 0, 3;
T_7.0 ;
    %load/vec4 v0x55e7b2e2a760_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55e7b2e2a4a0_0;
    %load/vec4 v0x55e7b2e2a910_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x55e7b2e2a560, 4, 0;
    %load/vec4 v0x55e7b2e2a910_0;
    %addi 1, 0, 3;
    %store/vec4 v0x55e7b2e2a910_0, 0, 3;
T_7.2 ;
    %load/vec4 v0x55e7b2e2a6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x55e7b2e2a910_0;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x55e7b2e2a560, 4;
    %store/vec4 v0x55e7b2e2a600_0, 0, 10;
    %load/vec4 v0x55e7b2e2a910_0;
    %subi 1, 0, 3;
    %store/vec4 v0x55e7b2e2a910_0, 0, 3;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55e7b2e2c360;
T_8 ;
    %wait E_0x55e7b2e08120;
    %load/vec4 v0x55e7b2e2c7a0_0;
    %dup/vec4;
    %pushi/vec4 0, 31, 6;
    %cmp/z;
    %jmp/1 T_8.0, 4;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/z;
    %jmp/1 T_8.1, 4;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/z;
    %jmp/1 T_8.2, 4;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/z;
    %jmp/1 T_8.3, 4;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/z;
    %jmp/1 T_8.4, 4;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/z;
    %jmp/1 T_8.5, 4;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/z;
    %jmp/1 T_8.6, 4;
    %jmp T_8.8;
T_8.0 ;
    %load/vec4 v0x55e7b2e2c7a0_0;
    %parti/s 3, 2, 3;
    %store/vec4 v0x55e7b2e2c670_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e7b2e2ce50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7b2e2cb80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e7b2e2cd60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e7b2e2ca40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7b2e2cc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7b2e2c950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7b2e2c860_0, 0, 1;
    %jmp T_8.8;
T_8.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e7b2e2cb80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e7b2e2cd60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e7b2e2ca40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7b2e2cc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7b2e2c950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7b2e2c860_0, 0, 1;
    %jmp T_8.8;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7b2e2ca40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7b2e2cc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7b2e2c950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7b2e2c860_0, 0, 1;
    %jmp T_8.8;
T_8.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7b2e2cc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7b2e2cd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7b2e2ce50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7b2e2c950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7b2e2c860_0, 0, 1;
    %load/vec4 v0x55e7b2e2cef0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.9, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7b2e2ca40_0, 0, 1;
    %jmp T_8.10;
T_8.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e7b2e2ca40_0, 0, 1;
T_8.10 ;
    %jmp T_8.8;
T_8.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7b2e2cc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7b2e2cd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7b2e2ce50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7b2e2c950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7b2e2c860_0, 0, 1;
    %load/vec4 v0x55e7b2e2cef0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.11, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7b2e2ca40_0, 0, 1;
    %jmp T_8.12;
T_8.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e7b2e2ca40_0, 0, 1;
T_8.12 ;
    %jmp T_8.8;
T_8.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e7b2e2c950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7b2e2c860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7b2e2cc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7b2e2cd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7b2e2ce50_0, 0, 1;
    %jmp T_8.8;
T_8.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e7b2e2c860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7b2e2c950_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e7b2e2cc70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7b2e2cd60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7b2e2ce50_0, 0, 1;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55e7b2dfe530;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e7b2e2d9a0_0, 0, 1;
    %delay 3000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7b2e2d9a0_0, 0, 1;
    %delay 3000, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55e7b2dfe530;
T_10 ;
    %vpi_call 2 23 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 25 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55e7b2e2da40_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55e7b2e2da40_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x55e7b2dfe530;
T_11 ;
    %delay 54000, 0;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "cpu.v";
    "cd.v";
    "alu.v";
    "componentes.v";
    "memprog.v";
    "uc.v";
