;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-120
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB 0, 310
	MOV -7, <-20
	SPL 82, #240
	SUB 12, @10
	MOV -1, <-20
	SPL @300, 90
	SUB @127, 106
	SUB 12, @10
	ADD 8, <-124
	ADD 8, <-124
	MOV -1, <-20
	JMZ -7, @-20
	ADD #270, <1
	JMZ -7, @-20
	MOV -7, <-20
	JMN <-128, 107
	SUB @127, 106
	SUB @127, 106
	SUB @121, 106
	SUB #72, @200
	DAT <72, <200
	DAT <72, <200
	SUB @127, 106
	SUB #72, @200
	SUB #72, @200
	SUB 12, @10
	CMP @-128, 602
	ADD 30, 9
	DAT <72, <200
	ADD 8, <-124
	ADD #270, <1
	SUB @127, 106
	SLT 721, 0
	DJN 210, 410
	SPL @300, 90
	MOV -4, <-20
	DAT <72, <200
	SLT -1, <74
	SUB 12, @10
	SUB 12, @10
	SPL -100, -601
	SLT 721, 5
	SLT 721, 0
	ADD 3, 21
	SUB #72, @200
	JMP @12, #200
	JMP @42, #200
	JMN @12, #200
	JMN @12, #200
	SUB -0, 100
	JMP @72, #202
	MOV @821, -400
	SUB @127, 100
	JMP @12, #202
