{
  "module_name": "tpc5_cmdq_regs.h",
  "hash_id": "baacaaa6d7e9d83247edac6bd76fe689d1acff10889c60eef6a9db101accaeff",
  "original_prompt": "Ingested from linux-6.6.14/drivers/accel/habanalabs/include/goya/asic_reg/tpc5_cmdq_regs.h",
  "human_readable_source": " \n\n \n\n#ifndef ASIC_REG_TPC5_CMDQ_REGS_H_\n#define ASIC_REG_TPC5_CMDQ_REGS_H_\n\n \n\n#define mmTPC5_CMDQ_GLBL_CFG0                                        0xF49000\n\n#define mmTPC5_CMDQ_GLBL_CFG1                                        0xF49004\n\n#define mmTPC5_CMDQ_GLBL_PROT                                        0xF49008\n\n#define mmTPC5_CMDQ_GLBL_ERR_CFG                                     0xF4900C\n\n#define mmTPC5_CMDQ_GLBL_ERR_ADDR_LO                                 0xF49010\n\n#define mmTPC5_CMDQ_GLBL_ERR_ADDR_HI                                 0xF49014\n\n#define mmTPC5_CMDQ_GLBL_ERR_WDATA                                   0xF49018\n\n#define mmTPC5_CMDQ_GLBL_SECURE_PROPS                                0xF4901C\n\n#define mmTPC5_CMDQ_GLBL_NON_SECURE_PROPS                            0xF49020\n\n#define mmTPC5_CMDQ_GLBL_STS0                                        0xF49024\n\n#define mmTPC5_CMDQ_GLBL_STS1                                        0xF49028\n\n#define mmTPC5_CMDQ_CQ_CFG0                                          0xF490B0\n\n#define mmTPC5_CMDQ_CQ_CFG1                                          0xF490B4\n\n#define mmTPC5_CMDQ_CQ_ARUSER                                        0xF490B8\n\n#define mmTPC5_CMDQ_CQ_PTR_LO                                        0xF490C0\n\n#define mmTPC5_CMDQ_CQ_PTR_HI                                        0xF490C4\n\n#define mmTPC5_CMDQ_CQ_TSIZE                                         0xF490C8\n\n#define mmTPC5_CMDQ_CQ_CTL                                           0xF490CC\n\n#define mmTPC5_CMDQ_CQ_PTR_LO_STS                                    0xF490D4\n\n#define mmTPC5_CMDQ_CQ_PTR_HI_STS                                    0xF490D8\n\n#define mmTPC5_CMDQ_CQ_TSIZE_STS                                     0xF490DC\n\n#define mmTPC5_CMDQ_CQ_CTL_STS                                       0xF490E0\n\n#define mmTPC5_CMDQ_CQ_STS0                                          0xF490E4\n\n#define mmTPC5_CMDQ_CQ_STS1                                          0xF490E8\n\n#define mmTPC5_CMDQ_CQ_RD_RATE_LIM_EN                                0xF490F0\n\n#define mmTPC5_CMDQ_CQ_RD_RATE_LIM_RST_TOKEN                         0xF490F4\n\n#define mmTPC5_CMDQ_CQ_RD_RATE_LIM_SAT                               0xF490F8\n\n#define mmTPC5_CMDQ_CQ_RD_RATE_LIM_TOUT                              0xF490FC\n\n#define mmTPC5_CMDQ_CQ_IFIFO_CNT                                     0xF49108\n\n#define mmTPC5_CMDQ_CP_MSG_BASE0_ADDR_LO                             0xF49120\n\n#define mmTPC5_CMDQ_CP_MSG_BASE0_ADDR_HI                             0xF49124\n\n#define mmTPC5_CMDQ_CP_MSG_BASE1_ADDR_LO                             0xF49128\n\n#define mmTPC5_CMDQ_CP_MSG_BASE1_ADDR_HI                             0xF4912C\n\n#define mmTPC5_CMDQ_CP_MSG_BASE2_ADDR_LO                             0xF49130\n\n#define mmTPC5_CMDQ_CP_MSG_BASE2_ADDR_HI                             0xF49134\n\n#define mmTPC5_CMDQ_CP_MSG_BASE3_ADDR_LO                             0xF49138\n\n#define mmTPC5_CMDQ_CP_MSG_BASE3_ADDR_HI                             0xF4913C\n\n#define mmTPC5_CMDQ_CP_LDMA_TSIZE_OFFSET                             0xF49140\n\n#define mmTPC5_CMDQ_CP_LDMA_SRC_BASE_LO_OFFSET                       0xF49144\n\n#define mmTPC5_CMDQ_CP_LDMA_SRC_BASE_HI_OFFSET                       0xF49148\n\n#define mmTPC5_CMDQ_CP_LDMA_DST_BASE_LO_OFFSET                       0xF4914C\n\n#define mmTPC5_CMDQ_CP_LDMA_DST_BASE_HI_OFFSET                       0xF49150\n\n#define mmTPC5_CMDQ_CP_LDMA_COMMIT_OFFSET                            0xF49154\n\n#define mmTPC5_CMDQ_CP_FENCE0_RDATA                                  0xF49158\n\n#define mmTPC5_CMDQ_CP_FENCE1_RDATA                                  0xF4915C\n\n#define mmTPC5_CMDQ_CP_FENCE2_RDATA                                  0xF49160\n\n#define mmTPC5_CMDQ_CP_FENCE3_RDATA                                  0xF49164\n\n#define mmTPC5_CMDQ_CP_FENCE0_CNT                                    0xF49168\n\n#define mmTPC5_CMDQ_CP_FENCE1_CNT                                    0xF4916C\n\n#define mmTPC5_CMDQ_CP_FENCE2_CNT                                    0xF49170\n\n#define mmTPC5_CMDQ_CP_FENCE3_CNT                                    0xF49174\n\n#define mmTPC5_CMDQ_CP_STS                                           0xF49178\n\n#define mmTPC5_CMDQ_CP_CURRENT_INST_LO                               0xF4917C\n\n#define mmTPC5_CMDQ_CP_CURRENT_INST_HI                               0xF49180\n\n#define mmTPC5_CMDQ_CP_BARRIER_CFG                                   0xF49184\n\n#define mmTPC5_CMDQ_CP_DBG_0                                         0xF49188\n\n#define mmTPC5_CMDQ_CQ_BUF_ADDR                                      0xF49308\n\n#define mmTPC5_CMDQ_CQ_BUF_RDATA                                     0xF4930C\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}