User-defined configuration file (/Users/sudo/CodeProjects/Tufts/EECE0193/Final_Project/EXPERIMENTS/Input/NVSim/iso_area/LeakagePower/STTRAM/1024KB/1024KB.cfg) is loaded

Memory Cell: MRAM (Magnetoresistive)
Cell Area (F^2)    : 54.000 (5.400Fx10.000F)
Cell Aspect Ratio  : 0.540
Cell Turned-On Resistance : 3.000Kohm
Cell Turned-Off Resistance: 6.000Kohm
Read Mode: Current-Sensing
  - Read Voltage: 0.250V
Reset Mode: Current
  - Reset Current: 80.000uA
  - Reset Pulse: 10.000ns
Set Mode: Current
  - Set Current: 80.000uA
  - Set Pulse: 10.000ns
Access Type: CMOS

====================
DESIGN SPECIFICATION
====================
Design Target: Random Access Memory
Capacity   : 1MB
Data Width : 128Bits (16Bytes)

Searching for the best solution that is optimized for leakage power ...

=============
CONFIGURATION
=============
Bank Organization: 1 x 1
 - Row Activation   : 1 / 1
 - Column Activation: 1 / 1
Mat Organization: 2 x 2
 - Row Activation   : 2 / 2
 - Column Activation: 2 / 2
 - Subarray Size    : 1024 Rows x 2048 Columns
Mux Level:
 - Senseamp Mux      : 64
 - Output Level-1 Mux: 1
 - Output Level-2 Mux: 1
Local Wire:
 - Wire Type : Local Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Global Wire:
 - Wire Type : Global Aggressive
 - Repeater Type: No Repeaters
 - Low Swing : No
Buffer Design Style: Latency-Optimized
=============
   RESULT
=============
Area:
 - Total Area = 250.474um x 942.338um = 236030.837um^2
 |--- Mat Area      = 250.474um x 942.338um = 236030.837um^2   (92.888%)
 |--- Subarray Area = 125.237um x 465.259um = 58267.607um^2   (94.068%)
 - Area Efficiency = 92.888%
Timing:
 -  Read Latency = 9.096ns
 |--- H-Tree Latency = 0.000ps
 |--- Mat Latency    = 9.096ns
    |--- Predecoder Latency = 305.678ps
    |--- Subarray Latency   = 8.790ns
       |--- Row Decoder Latency = 7.085ns
       |--- Bitline Latency     = 184.920ps
       |--- Senseamp Latency    = 1.456ns
       |--- Mux Latency         = 64.423ps
       |--- Precharge Latency   = 1.941ns
 - Write Latency = 17.391ns
 |--- H-Tree Latency = 0.000ps
 |--- Mat Latency    = 17.391ns
    |--- Predecoder Latency = 305.678ps
    |--- Subarray Latency   = 17.085ns
       |--- Write Pulse Duration = 10.000ns
       |--- Row Decoder Latency = 7.085ns
       |--- Charge Latency      = 290.191ps
 - Read Bandwidth  = 4.387GB/s
 - Write Bandwidth = 936.491MB/s
Power:
 -  Read Dynamic Energy = 41.413pJ
 |--- H-Tree Dynamic Energy = 0.000pJ
 |--- Mat Dynamic Energy    = 41.413pJ per mat
    |--- Predecoder Dynamic Energy = 0.238pJ
    |--- Subarray Dynamic Energy   = 10.294pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.348pJ
       |--- Mux Decoder Dynamic Energy = 0.776pJ
       |--- Bitline & Cell Read Energy = 2.796pJ
       |--- Senseamp Dynamic Energy    = 4.812pJ
       |--- Mux Dynamic Energy         = 0.244pJ
       |--- Precharge Dynamic Energy   = 0.776pJ
 - Write Dynamic Energy = 139.565pJ
 |--- H-Tree Dynamic Energy = 0.000pJ
 |--- Mat Dynamic Energy    = 139.565pJ per mat
    |--- Predecoder Dynamic Energy = 0.238pJ
    |--- Subarray Dynamic Energy   = 34.832pJ per active subarray
       |--- Row Decoder Dynamic Energy = 0.348pJ
       |--- Mux Decoder Dynamic Energy = 0.776pJ
       |--- Mux Dynamic Energy         = 0.244pJ
       |--- Bitline & Cell Write Energy= 33.464pJ
 - Leakage Power = 22.254uW
 |--- H-Tree Leakage Power = 0.000pW
 |--- Mat Leakage Power    = 22.254uW per mat

Finished!
