{
  "module_name": "ipa_reg-v4.5.c",
  "hash_id": "f5575b413bef52a355536af6223779a75bad8f30d778679008d157802afc8864",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/ipa/reg/ipa_reg-v4.5.c",
  "human_readable_source": "\n\n \n\n#include <linux/types.h>\n\n#include \"../ipa.h\"\n#include \"../ipa_reg.h\"\n\nstatic const u32 reg_comp_cfg_fmask[] = {\n\t\t\t\t\t\t \n\t[GSI_SNOC_BYPASS_DIS]\t\t\t\t= BIT(1),\n\t[GEN_QMB_0_SNOC_BYPASS_DIS]\t\t\t= BIT(2),\n\t[GEN_QMB_1_SNOC_BYPASS_DIS]\t\t\t= BIT(3),\n\t\t\t\t\t\t \n\t[IPA_QMB_SELECT_CONS_EN]\t\t\t= BIT(5),\n\t[IPA_QMB_SELECT_PROD_EN]\t\t\t= BIT(6),\n\t[GSI_MULTI_INORDER_RD_DIS]\t\t\t= BIT(7),\n\t[GSI_MULTI_INORDER_WR_DIS]\t\t\t= BIT(8),\n\t[GEN_QMB_0_MULTI_INORDER_RD_DIS]\t\t= BIT(9),\n\t[GEN_QMB_1_MULTI_INORDER_RD_DIS]\t\t= BIT(10),\n\t[GEN_QMB_0_MULTI_INORDER_WR_DIS]\t\t= BIT(11),\n\t[GEN_QMB_1_MULTI_INORDER_WR_DIS]\t\t= BIT(12),\n\t[GEN_QMB_0_SNOC_CNOC_LOOP_PROT_DIS]\t\t= BIT(13),\n\t[GSI_SNOC_CNOC_LOOP_PROT_DISABLE]\t\t= BIT(14),\n\t[GSI_MULTI_AXI_MASTERS_DIS]\t\t\t= BIT(15),\n\t[IPA_QMB_SELECT_GLOBAL_EN]\t\t\t= BIT(16),\n\t[ATOMIC_FETCHER_ARB_LOCK_DIS]\t\t\t= GENMASK(20, 17),\n\t[FULL_FLUSH_WAIT_RS_CLOSURE_EN]\t\t\t= BIT(21),\n\t\t\t\t\t\t \n};\n\nREG_FIELDS(COMP_CFG, comp_cfg, 0x0000003c);\n\nstatic const u32 reg_clkon_cfg_fmask[] = {\n\t[CLKON_RX]\t\t\t\t\t= BIT(0),\n\t[CLKON_PROC]\t\t\t\t\t= BIT(1),\n\t[TX_WRAPPER]\t\t\t\t\t= BIT(2),\n\t[CLKON_MISC]\t\t\t\t\t= BIT(3),\n\t[RAM_ARB]\t\t\t\t\t= BIT(4),\n\t[FTCH_HPS]\t\t\t\t\t= BIT(5),\n\t[FTCH_DPS]\t\t\t\t\t= BIT(6),\n\t[CLKON_HPS]\t\t\t\t\t= BIT(7),\n\t[CLKON_DPS]\t\t\t\t\t= BIT(8),\n\t[RX_HPS_CMDQS]\t\t\t\t\t= BIT(9),\n\t[HPS_DPS_CMDQS]\t\t\t\t\t= BIT(10),\n\t[DPS_TX_CMDQS]\t\t\t\t\t= BIT(11),\n\t[RSRC_MNGR]\t\t\t\t\t= BIT(12),\n\t[CTX_HANDLER]\t\t\t\t\t= BIT(13),\n\t[ACK_MNGR]\t\t\t\t\t= BIT(14),\n\t[D_DCPH]\t\t\t\t\t= BIT(15),\n\t[H_DCPH]\t\t\t\t\t= BIT(16),\n\t[CLKON_DCMP]\t\t\t\t\t= BIT(17),\n\t[NTF_TX_CMDQS]\t\t\t\t\t= BIT(18),\n\t[CLKON_TX_0]\t\t\t\t\t= BIT(19),\n\t[CLKON_TX_1]\t\t\t\t\t= BIT(20),\n\t[CLKON_FNR]\t\t\t\t\t= BIT(21),\n\t[QSB2AXI_CMDQ_L]\t\t\t\t= BIT(22),\n\t[AGGR_WRAPPER]\t\t\t\t\t= BIT(23),\n\t[RAM_SLAVEWAY]\t\t\t\t\t= BIT(24),\n\t[CLKON_QMB]\t\t\t\t\t= BIT(25),\n\t[WEIGHT_ARB]\t\t\t\t\t= BIT(26),\n\t[GSI_IF]\t\t\t\t\t= BIT(27),\n\t[CLKON_GLOBAL]\t\t\t\t\t= BIT(28),\n\t[GLOBAL_2X_CLK]\t\t\t\t\t= BIT(29),\n\t[DPL_FIFO]\t\t\t\t\t= BIT(30),\n\t\t\t\t\t\t \n};\n\nREG_FIELDS(CLKON_CFG, clkon_cfg, 0x00000044);\n\nstatic const u32 reg_route_fmask[] = {\n\t[ROUTE_DIS]\t\t\t\t\t= BIT(0),\n\t[ROUTE_DEF_PIPE]\t\t\t\t= GENMASK(5, 1),\n\t[ROUTE_DEF_HDR_TABLE]\t\t\t\t= BIT(6),\n\t[ROUTE_DEF_HDR_OFST]\t\t\t\t= GENMASK(16, 7),\n\t[ROUTE_FRAG_DEF_PIPE]\t\t\t\t= GENMASK(21, 17),\n\t\t\t\t\t\t \n\t[ROUTE_DEF_RETAIN_HDR]\t\t\t\t= BIT(24),\n\t\t\t\t\t\t \n};\n\nREG_FIELDS(ROUTE, route, 0x00000048);\n\nstatic const u32 reg_shared_mem_size_fmask[] = {\n\t[MEM_SIZE]\t\t\t\t\t= GENMASK(15, 0),\n\t[MEM_BADDR]\t\t\t\t\t= GENMASK(31, 16),\n};\n\nREG_FIELDS(SHARED_MEM_SIZE, shared_mem_size, 0x00000054);\n\nstatic const u32 reg_qsb_max_writes_fmask[] = {\n\t[GEN_QMB_0_MAX_WRITES]\t\t\t\t= GENMASK(3, 0),\n\t[GEN_QMB_1_MAX_WRITES]\t\t\t\t= GENMASK(7, 4),\n\t\t\t\t\t\t \n};\n\nREG_FIELDS(QSB_MAX_WRITES, qsb_max_writes, 0x00000074);\n\nstatic const u32 reg_qsb_max_reads_fmask[] = {\n\t[GEN_QMB_0_MAX_READS]\t\t\t\t= GENMASK(3, 0),\n\t[GEN_QMB_1_MAX_READS]\t\t\t\t= GENMASK(7, 4),\n\t\t\t\t\t\t \n\t[GEN_QMB_0_MAX_READS_BEATS]\t\t\t= GENMASK(23, 16),\n\t[GEN_QMB_1_MAX_READS_BEATS]\t\t\t= GENMASK(31, 24),\n};\n\nREG_FIELDS(QSB_MAX_READS, qsb_max_reads, 0x00000078);\n\nstatic const u32 reg_filt_rout_hash_en_fmask[] = {\n\t[IPV6_ROUTER_HASH]\t\t\t\t= BIT(0),\n\t\t\t\t\t\t \n\t[IPV6_FILTER_HASH]\t\t\t\t= BIT(4),\n\t\t\t\t\t\t \n\t[IPV4_ROUTER_HASH]\t\t\t\t= BIT(8),\n\t\t\t\t\t\t \n\t[IPV4_FILTER_HASH]\t\t\t\t= BIT(12),\n\t\t\t\t\t\t \n};\n\nREG_FIELDS(FILT_ROUT_HASH_EN, filt_rout_hash_en, 0x0000148);\n\nstatic const u32 reg_filt_rout_hash_flush_fmask[] = {\n\t[IPV6_ROUTER_HASH]\t\t\t\t= BIT(0),\n\t\t\t\t\t\t \n\t[IPV6_FILTER_HASH]\t\t\t\t= BIT(4),\n\t\t\t\t\t\t \n\t[IPV4_ROUTER_HASH]\t\t\t\t= BIT(8),\n\t\t\t\t\t\t \n\t[IPV4_FILTER_HASH]\t\t\t\t= BIT(12),\n\t\t\t\t\t\t \n};\n\nREG_FIELDS(FILT_ROUT_HASH_FLUSH, filt_rout_hash_flush, 0x000014c);\n\n \nREG_STRIDE(STATE_AGGR_ACTIVE, state_aggr_active, 0x000000b4, 0x0004);\n\nstatic const u32 reg_local_pkt_proc_cntxt_fmask[] = {\n\t[IPA_BASE_ADDR]\t\t\t\t\t= GENMASK(17, 0),\n\t\t\t\t\t\t \n};\n\n \nREG_FIELDS(LOCAL_PKT_PROC_CNTXT, local_pkt_proc_cntxt, 0x000001e8);\n\n \nREG_STRIDE(AGGR_FORCE_CLOSE, aggr_force_close, 0x000001ec, 0x0004);\n\nstatic const u32 reg_ipa_tx_cfg_fmask[] = {\n\t\t\t\t\t\t \n\t[PREFETCH_ALMOST_EMPTY_SIZE_TX0]\t\t= GENMASK(5, 2),\n\t[DMAW_SCND_OUTSD_PRED_THRESHOLD]\t\t= GENMASK(9, 6),\n\t[DMAW_SCND_OUTSD_PRED_EN]\t\t\t= BIT(10),\n\t[DMAW_MAX_BEATS_256_DIS]\t\t\t= BIT(11),\n\t[PA_MASK_EN]\t\t\t\t\t= BIT(12),\n\t[PREFETCH_ALMOST_EMPTY_SIZE_TX1]\t\t= GENMASK(16, 13),\n\t[DUAL_TX_ENABLE]\t\t\t\t= BIT(17),\n\t\t\t\t\t\t \n};\n\nREG_FIELDS(IPA_TX_CFG, ipa_tx_cfg, 0x000001fc);\n\nstatic const u32 reg_flavor_0_fmask[] = {\n\t[MAX_PIPES]\t\t\t\t\t= GENMASK(3, 0),\n\t\t\t\t\t\t \n\t[MAX_CONS_PIPES]\t\t\t\t= GENMASK(12, 8),\n\t\t\t\t\t\t \n\t[MAX_PROD_PIPES]\t\t\t\t= GENMASK(20, 16),\n\t\t\t\t\t\t \n\t[PROD_LOWEST]\t\t\t\t\t= GENMASK(27, 24),\n\t\t\t\t\t\t \n};\n\nREG_FIELDS(FLAVOR_0, flavor_0, 0x00000210);\n\nstatic const u32 reg_idle_indication_cfg_fmask[] = {\n\t[ENTER_IDLE_DEBOUNCE_THRESH]\t\t\t= GENMASK(15, 0),\n\t[CONST_NON_IDLE_ENABLE]\t\t\t\t= BIT(16),\n\t\t\t\t\t\t \n};\n\nREG_FIELDS(IDLE_INDICATION_CFG, idle_indication_cfg, 0x00000240);\n\nstatic const u32 reg_qtime_timestamp_cfg_fmask[] = {\n\t[DPL_TIMESTAMP_LSB]\t\t\t\t= GENMASK(4, 0),\n\t\t\t\t\t\t \n\t[DPL_TIMESTAMP_SEL]\t\t\t\t= BIT(7),\n\t[TAG_TIMESTAMP_LSB]\t\t\t\t= GENMASK(12, 8),\n\t\t\t\t\t\t \n\t[NAT_TIMESTAMP_LSB]\t\t\t\t= GENMASK(20, 16),\n\t\t\t\t\t\t \n};\n\nREG_FIELDS(QTIME_TIMESTAMP_CFG, qtime_timestamp_cfg, 0x0000024c);\n\nstatic const u32 reg_timers_xo_clk_div_cfg_fmask[] = {\n\t[DIV_VALUE]\t\t\t\t\t= GENMASK(8, 0),\n\t\t\t\t\t\t \n\t[DIV_ENABLE]\t\t\t\t\t= BIT(31),\n};\n\nREG_FIELDS(TIMERS_XO_CLK_DIV_CFG, timers_xo_clk_div_cfg, 0x00000250);\n\nstatic const u32 reg_timers_pulse_gran_cfg_fmask[] = {\n\t[PULSE_GRAN_0]\t\t\t\t\t= GENMASK(2, 0),\n\t[PULSE_GRAN_1]\t\t\t\t\t= GENMASK(5, 3),\n\t[PULSE_GRAN_2]\t\t\t\t\t= GENMASK(8, 6),\n};\n\nREG_FIELDS(TIMERS_PULSE_GRAN_CFG, timers_pulse_gran_cfg, 0x00000254);\n\nstatic const u32 reg_src_rsrc_grp_01_rsrc_type_fmask[] = {\n\t[X_MIN_LIM]\t\t\t\t\t= GENMASK(5, 0),\n\t\t\t\t\t\t \n\t[X_MAX_LIM]\t\t\t\t\t= GENMASK(13, 8),\n\t\t\t\t\t\t \n\t[Y_MIN_LIM]\t\t\t\t\t= GENMASK(21, 16),\n\t\t\t\t\t\t \n\t[Y_MAX_LIM]\t\t\t\t\t= GENMASK(29, 24),\n\t\t\t\t\t\t \n};\n\nREG_STRIDE_FIELDS(SRC_RSRC_GRP_01_RSRC_TYPE, src_rsrc_grp_01_rsrc_type,\n\t\t  0x00000400, 0x0020);\n\nstatic const u32 reg_src_rsrc_grp_23_rsrc_type_fmask[] = {\n\t[X_MIN_LIM]\t\t\t\t\t= GENMASK(5, 0),\n\t\t\t\t\t\t \n\t[X_MAX_LIM]\t\t\t\t\t= GENMASK(13, 8),\n\t\t\t\t\t\t \n\t[Y_MIN_LIM]\t\t\t\t\t= GENMASK(21, 16),\n\t\t\t\t\t\t \n\t[Y_MAX_LIM]\t\t\t\t\t= GENMASK(29, 24),\n\t\t\t\t\t\t \n};\n\nREG_STRIDE_FIELDS(SRC_RSRC_GRP_23_RSRC_TYPE, src_rsrc_grp_23_rsrc_type,\n\t\t  0x00000404, 0x0020);\n\nstatic const u32 reg_src_rsrc_grp_45_rsrc_type_fmask[] = {\n\t[X_MIN_LIM]\t\t\t\t\t= GENMASK(5, 0),\n\t\t\t\t\t\t \n\t[X_MAX_LIM]\t\t\t\t\t= GENMASK(13, 8),\n\t\t\t\t\t\t \n\t[Y_MIN_LIM]\t\t\t\t\t= GENMASK(21, 16),\n\t\t\t\t\t\t \n\t[Y_MAX_LIM]\t\t\t\t\t= GENMASK(29, 24),\n\t\t\t\t\t\t \n};\n\nREG_STRIDE_FIELDS(SRC_RSRC_GRP_45_RSRC_TYPE, src_rsrc_grp_45_rsrc_type,\n\t\t  0x00000408, 0x0020);\n\nstatic const u32 reg_dst_rsrc_grp_01_rsrc_type_fmask[] = {\n\t[X_MIN_LIM]\t\t\t\t\t= GENMASK(5, 0),\n\t\t\t\t\t\t \n\t[X_MAX_LIM]\t\t\t\t\t= GENMASK(13, 8),\n\t\t\t\t\t\t \n\t[Y_MIN_LIM]\t\t\t\t\t= GENMASK(21, 16),\n\t\t\t\t\t\t \n\t[Y_MAX_LIM]\t\t\t\t\t= GENMASK(29, 24),\n\t\t\t\t\t\t \n};\n\nREG_STRIDE_FIELDS(DST_RSRC_GRP_01_RSRC_TYPE, dst_rsrc_grp_01_rsrc_type,\n\t\t  0x00000500, 0x0020);\n\nstatic const u32 reg_dst_rsrc_grp_23_rsrc_type_fmask[] = {\n\t[X_MIN_LIM]\t\t\t\t\t= GENMASK(5, 0),\n\t\t\t\t\t\t \n\t[X_MAX_LIM]\t\t\t\t\t= GENMASK(13, 8),\n\t\t\t\t\t\t \n\t[Y_MIN_LIM]\t\t\t\t\t= GENMASK(21, 16),\n\t\t\t\t\t\t \n\t[Y_MAX_LIM]\t\t\t\t\t= GENMASK(29, 24),\n\t\t\t\t\t\t \n};\n\nREG_STRIDE_FIELDS(DST_RSRC_GRP_23_RSRC_TYPE, dst_rsrc_grp_23_rsrc_type,\n\t\t  0x00000504, 0x0020);\n\nstatic const u32 reg_dst_rsrc_grp_45_rsrc_type_fmask[] = {\n\t[X_MIN_LIM]\t\t\t\t\t= GENMASK(5, 0),\n\t\t\t\t\t\t \n\t[X_MAX_LIM]\t\t\t\t\t= GENMASK(13, 8),\n\t\t\t\t\t\t \n\t[Y_MIN_LIM]\t\t\t\t\t= GENMASK(21, 16),\n\t\t\t\t\t\t \n\t[Y_MAX_LIM]\t\t\t\t\t= GENMASK(29, 24),\n\t\t\t\t\t\t \n};\n\nREG_STRIDE_FIELDS(DST_RSRC_GRP_45_RSRC_TYPE, dst_rsrc_grp_45_rsrc_type,\n\t\t  0x00000508, 0x0020);\n\nstatic const u32 reg_endp_init_cfg_fmask[] = {\n\t[FRAG_OFFLOAD_EN]\t\t\t\t= BIT(0),\n\t[CS_OFFLOAD_EN]\t\t\t\t\t= GENMASK(2, 1),\n\t[CS_METADATA_HDR_OFFSET]\t\t\t= GENMASK(6, 3),\n\t\t\t\t\t\t \n\t[CS_GEN_QMB_MASTER_SEL]\t\t\t\t= BIT(8),\n\t\t\t\t\t\t \n};\n\nREG_STRIDE_FIELDS(ENDP_INIT_CFG, endp_init_cfg, 0x00000808, 0x0070);\n\nstatic const u32 reg_endp_init_nat_fmask[] = {\n\t[NAT_EN]\t\t\t\t\t= GENMASK(1, 0),\n\t\t\t\t\t\t \n};\n\nREG_STRIDE_FIELDS(ENDP_INIT_NAT, endp_init_nat, 0x0000080c, 0x0070);\n\nstatic const u32 reg_endp_init_hdr_fmask[] = {\n\t[HDR_LEN]\t\t\t\t\t= GENMASK(5, 0),\n\t[HDR_OFST_METADATA_VALID]\t\t\t= BIT(6),\n\t[HDR_OFST_METADATA]\t\t\t\t= GENMASK(12, 7),\n\t[HDR_ADDITIONAL_CONST_LEN]\t\t\t= GENMASK(18, 13),\n\t[HDR_OFST_PKT_SIZE_VALID]\t\t\t= BIT(19),\n\t[HDR_OFST_PKT_SIZE]\t\t\t\t= GENMASK(25, 20),\n\t[HDR_A5_MUX]\t\t\t\t\t= BIT(26),\n\t[HDR_LEN_INC_DEAGG_HDR]\t\t\t\t= BIT(27),\n\t[HDR_LEN_MSB]\t\t\t\t\t= GENMASK(29, 28),\n\t[HDR_OFST_METADATA_MSB]\t\t\t\t= GENMASK(31, 30),\n};\n\nREG_STRIDE_FIELDS(ENDP_INIT_HDR, endp_init_hdr, 0x00000810, 0x0070);\n\nstatic const u32 reg_endp_init_hdr_ext_fmask[] = {\n\t[HDR_ENDIANNESS]\t\t\t\t= BIT(0),\n\t[HDR_TOTAL_LEN_OR_PAD_VALID]\t\t\t= BIT(1),\n\t[HDR_TOTAL_LEN_OR_PAD]\t\t\t\t= BIT(2),\n\t[HDR_PAYLOAD_LEN_INC_PADDING]\t\t\t= BIT(3),\n\t[HDR_TOTAL_LEN_OR_PAD_OFFSET]\t\t\t= GENMASK(9, 4),\n\t[HDR_PAD_TO_ALIGNMENT]\t\t\t\t= GENMASK(13, 10),\n\t\t\t\t\t\t \n\t[HDR_TOTAL_LEN_OR_PAD_OFFSET_MSB]\t\t= GENMASK(17, 16),\n\t[HDR_OFST_PKT_SIZE_MSB]\t\t\t\t= GENMASK(19, 18),\n\t[HDR_ADDITIONAL_CONST_LEN_MSB]\t\t\t= GENMASK(21, 20),\n\t\t\t\t\t\t \n};\n\nREG_STRIDE_FIELDS(ENDP_INIT_HDR_EXT, endp_init_hdr_ext, 0x00000814, 0x0070);\n\nREG_STRIDE(ENDP_INIT_HDR_METADATA_MASK, endp_init_hdr_metadata_mask,\n\t   0x00000818, 0x0070);\n\nstatic const u32 reg_endp_init_mode_fmask[] = {\n\t[ENDP_MODE]\t\t\t\t\t= GENMASK(2, 0),\n\t[DCPH_ENABLE]\t\t\t\t\t= BIT(3),\n\t[DEST_PIPE_INDEX]\t\t\t\t= GENMASK(8, 4),\n\t\t\t\t\t\t \n\t[BYTE_THRESHOLD]\t\t\t\t= GENMASK(27, 12),\n\t[PIPE_REPLICATION_EN]\t\t\t\t= BIT(28),\n\t[PAD_EN]\t\t\t\t\t= BIT(29),\n\t\t\t\t\t\t \n};\n\nREG_STRIDE_FIELDS(ENDP_INIT_MODE, endp_init_mode, 0x00000820, 0x0070);\n\nstatic const u32 reg_endp_init_aggr_fmask[] = {\n\t[AGGR_EN]\t\t\t\t\t= GENMASK(1, 0),\n\t[AGGR_TYPE]\t\t\t\t\t= GENMASK(4, 2),\n\t[BYTE_LIMIT]\t\t\t\t\t= GENMASK(10, 5),\n\t\t\t\t\t\t \n\t[TIME_LIMIT]\t\t\t\t\t= GENMASK(16, 12),\n\t[PKT_LIMIT]\t\t\t\t\t= GENMASK(22, 17),\n\t[SW_EOF_ACTIVE]\t\t\t\t\t= BIT(23),\n\t[FORCE_CLOSE]\t\t\t\t\t= BIT(24),\n\t\t\t\t\t\t \n\t[HARD_BYTE_LIMIT_EN]\t\t\t\t= BIT(26),\n\t[AGGR_GRAN_SEL]\t\t\t\t\t= BIT(27),\n\t\t\t\t\t\t \n};\n\nREG_STRIDE_FIELDS(ENDP_INIT_AGGR, endp_init_aggr, 0x00000824, 0x0070);\n\nstatic const u32 reg_endp_init_hol_block_en_fmask[] = {\n\t[HOL_BLOCK_EN]\t\t\t\t\t= BIT(0),\n\t\t\t\t\t\t \n};\n\nREG_STRIDE_FIELDS(ENDP_INIT_HOL_BLOCK_EN, endp_init_hol_block_en,\n\t\t  0x0000082c, 0x0070);\n\nstatic const u32 reg_endp_init_hol_block_timer_fmask[] = {\n\t[TIMER_LIMIT]\t\t\t\t\t= GENMASK(4, 0),\n\t\t\t\t\t\t \n\t[TIMER_GRAN_SEL]\t\t\t\t= BIT(8),\n\t\t\t\t\t\t \n};\n\nREG_STRIDE_FIELDS(ENDP_INIT_HOL_BLOCK_TIMER, endp_init_hol_block_timer,\n\t\t  0x00000830, 0x0070);\n\nstatic const u32 reg_endp_init_deaggr_fmask[] = {\n\t[DEAGGR_HDR_LEN]\t\t\t\t= GENMASK(5, 0),\n\t[SYSPIPE_ERR_DETECTION]\t\t\t\t= BIT(6),\n\t[PACKET_OFFSET_VALID]\t\t\t\t= BIT(7),\n\t[PACKET_OFFSET_LOCATION]\t\t\t= GENMASK(13, 8),\n\t[IGNORE_MIN_PKT_ERR]\t\t\t\t= BIT(14),\n\t\t\t\t\t\t \n\t[MAX_PACKET_LEN]\t\t\t\t= GENMASK(31, 16),\n};\n\nREG_STRIDE_FIELDS(ENDP_INIT_DEAGGR, endp_init_deaggr, 0x00000834, 0x0070);\n\nstatic const u32 reg_endp_init_rsrc_grp_fmask[] = {\n\t[ENDP_RSRC_GRP]\t\t\t\t\t= GENMASK(2, 0),\n\t\t\t\t\t\t \n};\n\nREG_STRIDE_FIELDS(ENDP_INIT_RSRC_GRP, endp_init_rsrc_grp, 0x00000838, 0x0070);\n\nstatic const u32 reg_endp_init_seq_fmask[] = {\n\t[SEQ_TYPE]\t\t\t\t\t= GENMASK(7, 0),\n\t\t\t\t\t\t \n};\n\nREG_STRIDE_FIELDS(ENDP_INIT_SEQ, endp_init_seq, 0x0000083c, 0x0070);\n\nstatic const u32 reg_endp_status_fmask[] = {\n\t[STATUS_EN]\t\t\t\t\t= BIT(0),\n\t[STATUS_ENDP]\t\t\t\t\t= GENMASK(5, 1),\n\t\t\t\t\t\t \n\t[STATUS_PKT_SUPPRESS]\t\t\t\t= BIT(9),\n\t\t\t\t\t\t \n};\n\nREG_STRIDE_FIELDS(ENDP_STATUS, endp_status, 0x00000840, 0x0070);\n\nstatic const u32 reg_endp_filter_router_hsh_cfg_fmask[] = {\n\t[FILTER_HASH_MSK_SRC_ID]\t\t\t= BIT(0),\n\t[FILTER_HASH_MSK_SRC_IP]\t\t\t= BIT(1),\n\t[FILTER_HASH_MSK_DST_IP]\t\t\t= BIT(2),\n\t[FILTER_HASH_MSK_SRC_PORT]\t\t\t= BIT(3),\n\t[FILTER_HASH_MSK_DST_PORT]\t\t\t= BIT(4),\n\t[FILTER_HASH_MSK_PROTOCOL]\t\t\t= BIT(5),\n\t[FILTER_HASH_MSK_METADATA]\t\t\t= BIT(6),\n\t[FILTER_HASH_MSK_ALL]\t\t\t\t= GENMASK(6, 0),\n\t\t\t\t\t\t \n\t[ROUTER_HASH_MSK_SRC_ID]\t\t\t= BIT(16),\n\t[ROUTER_HASH_MSK_SRC_IP]\t\t\t= BIT(17),\n\t[ROUTER_HASH_MSK_DST_IP]\t\t\t= BIT(18),\n\t[ROUTER_HASH_MSK_SRC_PORT]\t\t\t= BIT(19),\n\t[ROUTER_HASH_MSK_DST_PORT]\t\t\t= BIT(20),\n\t[ROUTER_HASH_MSK_PROTOCOL]\t\t\t= BIT(21),\n\t[ROUTER_HASH_MSK_METADATA]\t\t\t= BIT(22),\n\t[ROUTER_HASH_MSK_ALL]\t\t\t\t= GENMASK(22, 16),\n\t\t\t\t\t\t \n};\n\nREG_STRIDE_FIELDS(ENDP_FILTER_ROUTER_HSH_CFG, endp_filter_router_hsh_cfg,\n\t\t  0x0000085c, 0x0070);\n\n \nREG(IPA_IRQ_STTS, ipa_irq_stts, 0x00003008 + 0x1000 * GSI_EE_AP);\n\n \nREG(IPA_IRQ_EN, ipa_irq_en, 0x0000300c + 0x1000 * GSI_EE_AP);\n\n \nREG(IPA_IRQ_CLR, ipa_irq_clr, 0x00003010 + 0x1000 * GSI_EE_AP);\n\nstatic const u32 reg_ipa_irq_uc_fmask[] = {\n\t[UC_INTR]\t\t\t\t\t= BIT(0),\n\t\t\t\t\t\t \n};\n\nREG_FIELDS(IPA_IRQ_UC, ipa_irq_uc, 0x0000301c + 0x1000 * GSI_EE_AP);\n\n \nREG_STRIDE(IRQ_SUSPEND_INFO, irq_suspend_info,\n\t   0x00003030 + 0x1000 * GSI_EE_AP, 0x0004);\n\n \nREG_STRIDE(IRQ_SUSPEND_EN, irq_suspend_en,\n\t   0x00003034 + 0x1000 * GSI_EE_AP, 0x0004);\n\n \nREG_STRIDE(IRQ_SUSPEND_CLR, irq_suspend_clr,\n\t   0x00003038 + 0x1000 * GSI_EE_AP, 0x0004);\n\nstatic const struct reg *reg_array[] = {\n\t[COMP_CFG]\t\t\t= &reg_comp_cfg,\n\t[CLKON_CFG]\t\t\t= &reg_clkon_cfg,\n\t[ROUTE]\t\t\t\t= &reg_route,\n\t[SHARED_MEM_SIZE]\t\t= &reg_shared_mem_size,\n\t[QSB_MAX_WRITES]\t\t= &reg_qsb_max_writes,\n\t[QSB_MAX_READS]\t\t\t= &reg_qsb_max_reads,\n\t[FILT_ROUT_HASH_EN]\t\t= &reg_filt_rout_hash_en,\n\t[FILT_ROUT_HASH_FLUSH]\t\t= &reg_filt_rout_hash_flush,\n\t[STATE_AGGR_ACTIVE]\t\t= &reg_state_aggr_active,\n\t[LOCAL_PKT_PROC_CNTXT]\t\t= &reg_local_pkt_proc_cntxt,\n\t[AGGR_FORCE_CLOSE]\t\t= &reg_aggr_force_close,\n\t[IPA_TX_CFG]\t\t\t= &reg_ipa_tx_cfg,\n\t[FLAVOR_0]\t\t\t= &reg_flavor_0,\n\t[IDLE_INDICATION_CFG]\t\t= &reg_idle_indication_cfg,\n\t[QTIME_TIMESTAMP_CFG]\t\t= &reg_qtime_timestamp_cfg,\n\t[TIMERS_XO_CLK_DIV_CFG]\t\t= &reg_timers_xo_clk_div_cfg,\n\t[TIMERS_PULSE_GRAN_CFG]\t\t= &reg_timers_pulse_gran_cfg,\n\t[SRC_RSRC_GRP_01_RSRC_TYPE]\t= &reg_src_rsrc_grp_01_rsrc_type,\n\t[SRC_RSRC_GRP_23_RSRC_TYPE]\t= &reg_src_rsrc_grp_23_rsrc_type,\n\t[SRC_RSRC_GRP_45_RSRC_TYPE]\t= &reg_src_rsrc_grp_45_rsrc_type,\n\t[DST_RSRC_GRP_01_RSRC_TYPE]\t= &reg_dst_rsrc_grp_01_rsrc_type,\n\t[DST_RSRC_GRP_23_RSRC_TYPE]\t= &reg_dst_rsrc_grp_23_rsrc_type,\n\t[DST_RSRC_GRP_45_RSRC_TYPE]\t= &reg_dst_rsrc_grp_45_rsrc_type,\n\t[ENDP_INIT_CFG]\t\t\t= &reg_endp_init_cfg,\n\t[ENDP_INIT_NAT]\t\t\t= &reg_endp_init_nat,\n\t[ENDP_INIT_HDR]\t\t\t= &reg_endp_init_hdr,\n\t[ENDP_INIT_HDR_EXT]\t\t= &reg_endp_init_hdr_ext,\n\t[ENDP_INIT_HDR_METADATA_MASK]\t= &reg_endp_init_hdr_metadata_mask,\n\t[ENDP_INIT_MODE]\t\t= &reg_endp_init_mode,\n\t[ENDP_INIT_AGGR]\t\t= &reg_endp_init_aggr,\n\t[ENDP_INIT_HOL_BLOCK_EN]\t= &reg_endp_init_hol_block_en,\n\t[ENDP_INIT_HOL_BLOCK_TIMER]\t= &reg_endp_init_hol_block_timer,\n\t[ENDP_INIT_DEAGGR]\t\t= &reg_endp_init_deaggr,\n\t[ENDP_INIT_RSRC_GRP]\t\t= &reg_endp_init_rsrc_grp,\n\t[ENDP_INIT_SEQ]\t\t\t= &reg_endp_init_seq,\n\t[ENDP_STATUS]\t\t\t= &reg_endp_status,\n\t[ENDP_FILTER_ROUTER_HSH_CFG]\t= &reg_endp_filter_router_hsh_cfg,\n\t[IPA_IRQ_STTS]\t\t\t= &reg_ipa_irq_stts,\n\t[IPA_IRQ_EN]\t\t\t= &reg_ipa_irq_en,\n\t[IPA_IRQ_CLR]\t\t\t= &reg_ipa_irq_clr,\n\t[IPA_IRQ_UC]\t\t\t= &reg_ipa_irq_uc,\n\t[IRQ_SUSPEND_INFO]\t\t= &reg_irq_suspend_info,\n\t[IRQ_SUSPEND_EN]\t\t= &reg_irq_suspend_en,\n\t[IRQ_SUSPEND_CLR]\t\t= &reg_irq_suspend_clr,\n};\n\nconst struct regs ipa_regs_v4_5 = {\n\t.reg_count\t= ARRAY_SIZE(reg_array),\n\t.reg\t\t= reg_array,\n};\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}