

================================================================
== Vitis HLS Report for 'Modulation'
================================================================
* Date:           Fri Jun 17 13:14:55 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        MIMO
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  40.00 ns|  1.838 ns|    10.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       67|       67|  2.680 us|  2.680 us|   67|   67|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_18_1  |       65|       65|         6|          4|          1|    16|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 4, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.21>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%data_idx = alloca i32 1"   --->   Operation 9 'alloca' 'data_idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %AES_EN_out, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %AES_EN_out, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %AES_EN_out, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %xi, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %xi, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %xi, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %xr, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %xr, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %xr, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %xi, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %xr, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %AES_EN_out, void @empty_60, i32 0, i32 0, void @empty_59, i32 0, i32 0, void @empty_59, void @empty_59, void @empty_59, i32 0, i32 0, i32 0, i32 0, void @empty_59, void @empty_59"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln18 = store i5 0, i5 %data_idx" [src/Modulation.cpp:18]   --->   Operation 22 'store' 'store_ln18' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln18 = br void" [src/Modulation.cpp:18]   --->   Operation 23 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_idx_5 = load i5 %data_idx" [src/Modulation.cpp:18]   --->   Operation 24 'load' 'data_idx_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 25 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.75ns)   --->   "%icmp_ln18 = icmp_eq  i5 %data_idx_5, i5 16" [src/Modulation.cpp:18]   --->   Operation 26 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 0.75> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.78ns)   --->   "%data_idx_6 = add i5 %data_idx_5, i5 1" [src/Modulation.cpp:18]   --->   Operation 28 'add' 'data_idx_6' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %.split4.i, void %Modulation.exit" [src/Modulation.cpp:18]   --->   Operation 29 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln18 = store i5 %data_idx_6, i5 %data_idx" [src/Modulation.cpp:18]   --->   Operation 30 'store' 'store_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 31 'br' 'br_ln0' <Predicate = (!icmp_ln18)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_27" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 32 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.83ns)   --->   "%tmp_407 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %AES_EN_out" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 33 'read' 'tmp_407' <Predicate = (!icmp_ln18)> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln223 = trunc i8 %tmp_407"   --->   Operation 34 'trunc' 'trunc_ln223' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %tmp_407, i32 1"   --->   Operation 35 'bitselect' 'tmp' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_401 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %tmp_407, i32 2"   --->   Operation 36 'bitselect' 'tmp_401' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_402 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %tmp_407, i32 3"   --->   Operation 37 'bitselect' 'tmp_402' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_403 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %tmp_407, i32 4"   --->   Operation 38 'bitselect' 'tmp_403' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_404 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %tmp_407, i32 5"   --->   Operation 39 'bitselect' 'tmp_404' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_405 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %tmp_407, i32 6"   --->   Operation 40 'bitselect' 'tmp_405' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_406 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %tmp_407, i32 7"   --->   Operation 41 'bitselect' 'tmp_406' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %trunc_ln223, void %ap_fixed_base.exit49.0.i, void %ap_fixed_base.exit73.0.i" [src/Modulation.cpp:28]   --->   Operation 42 'br' 'br_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %tmp, void %ap_fixed_base.exit.0.i, void %ap_fixed_base.exit25.0.i" [src/Modulation.cpp:31]   --->   Operation 43 'br' 'br_ln31' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %tmp_401, void %ap_fixed_base.exit49.1.i, void %ap_fixed_base.exit73.1.i" [src/Modulation.cpp:28]   --->   Operation 44 'br' 'br_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %tmp_402, void %ap_fixed_base.exit.1.i, void %ap_fixed_base.exit25.1.i" [src/Modulation.cpp:31]   --->   Operation 45 'br' 'br_ln31' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %tmp_403, void %ap_fixed_base.exit49.2.i, void %ap_fixed_base.exit73.2.i" [src/Modulation.cpp:28]   --->   Operation 46 'br' 'br_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %tmp_404, void %ap_fixed_base.exit.2.i, void %ap_fixed_base.exit25.2.i" [src/Modulation.cpp:31]   --->   Operation 47 'br' 'br_ln31' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln28 = br i1 %tmp_405, void %ap_fixed_base.exit49.3.i, void %ap_fixed_base.exit73.3.i" [src/Modulation.cpp:28]   --->   Operation 48 'br' 'br_ln28' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %tmp_406, void %ap_fixed_base.exit.3.i, void %ap_fixed_base.exit25.3.i" [src/Modulation.cpp:31]   --->   Operation 49 'br' 'br_ln31' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 82 'ret' 'ret_ln0' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.64>
ST_3 : Operation 50 [1/1] (1.64ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %xr, i16 65354" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 50 'write' 'write_ln173' <Predicate = (!icmp_ln18 & !trunc_ln223)> <Delay = 1.64> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 128> <FIFO>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 51 'br' 'br_ln0' <Predicate = (!icmp_ln18 & !trunc_ln223)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.64ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %xr, i16 181" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 52 'write' 'write_ln173' <Predicate = (!icmp_ln18 & trunc_ln223)> <Delay = 1.64> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 128> <FIFO>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln28 = br void" [src/Modulation.cpp:28]   --->   Operation 53 'br' 'br_ln28' <Predicate = (!icmp_ln18 & trunc_ln223)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (1.64ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %xi, i16 65354" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 54 'write' 'write_ln173' <Predicate = (!icmp_ln18 & !tmp)> <Delay = 1.64> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 128> <FIFO>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split2.1.i"   --->   Operation 55 'br' 'br_ln0' <Predicate = (!icmp_ln18 & !tmp)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.64ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %xi, i16 181" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 56 'write' 'write_ln173' <Predicate = (!icmp_ln18 & tmp)> <Delay = 1.64> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 128> <FIFO>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln31 = br void %.split2.1.i" [src/Modulation.cpp:31]   --->   Operation 57 'br' 'br_ln31' <Predicate = (!icmp_ln18 & tmp)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 58 [1/1] (1.64ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %xr, i16 65354" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 58 'write' 'write_ln173' <Predicate = (!icmp_ln18 & !tmp_401)> <Delay = 1.64> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 128> <FIFO>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 59 'br' 'br_ln0' <Predicate = (!icmp_ln18 & !tmp_401)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.64ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %xr, i16 181" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 60 'write' 'write_ln173' <Predicate = (!icmp_ln18 & tmp_401)> <Delay = 1.64> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 128> <FIFO>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln28 = br void" [src/Modulation.cpp:28]   --->   Operation 61 'br' 'br_ln28' <Predicate = (!icmp_ln18 & tmp_401)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.64ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %xi, i16 65354" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 62 'write' 'write_ln173' <Predicate = (!icmp_ln18 & !tmp_402)> <Delay = 1.64> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 128> <FIFO>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split2.2.i"   --->   Operation 63 'br' 'br_ln0' <Predicate = (!icmp_ln18 & !tmp_402)> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (1.64ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %xi, i16 181" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 64 'write' 'write_ln173' <Predicate = (!icmp_ln18 & tmp_402)> <Delay = 1.64> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 128> <FIFO>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln31 = br void %.split2.2.i" [src/Modulation.cpp:31]   --->   Operation 65 'br' 'br_ln31' <Predicate = (!icmp_ln18 & tmp_402)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.64>
ST_5 : Operation 66 [1/1] (1.64ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %xr, i16 65354" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 66 'write' 'write_ln173' <Predicate = (!tmp_403)> <Delay = 1.64> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 128> <FIFO>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 67 'br' 'br_ln0' <Predicate = (!tmp_403)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.64ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %xr, i16 181" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 68 'write' 'write_ln173' <Predicate = (tmp_403)> <Delay = 1.64> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 128> <FIFO>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln28 = br void" [src/Modulation.cpp:28]   --->   Operation 69 'br' 'br_ln28' <Predicate = (tmp_403)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (1.64ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %xi, i16 65354" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 70 'write' 'write_ln173' <Predicate = (!tmp_404)> <Delay = 1.64> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 128> <FIFO>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split2.3.i"   --->   Operation 71 'br' 'br_ln0' <Predicate = (!tmp_404)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (1.64ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %xi, i16 181" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 72 'write' 'write_ln173' <Predicate = (tmp_404)> <Delay = 1.64> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 128> <FIFO>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln31 = br void %.split2.3.i" [src/Modulation.cpp:31]   --->   Operation 73 'br' 'br_ln31' <Predicate = (tmp_404)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.64>
ST_6 : Operation 74 [1/1] (1.64ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %xr, i16 65354" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 74 'write' 'write_ln173' <Predicate = (!tmp_405)> <Delay = 1.64> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 128> <FIFO>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 75 'br' 'br_ln0' <Predicate = (!tmp_405)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (1.64ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %xr, i16 181" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 76 'write' 'write_ln173' <Predicate = (tmp_405)> <Delay = 1.64> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 128> <FIFO>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln28 = br void" [src/Modulation.cpp:28]   --->   Operation 77 'br' 'br_ln28' <Predicate = (tmp_405)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (1.64ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %xi, i16 65354" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 78 'write' 'write_ln173' <Predicate = (!tmp_406)> <Delay = 1.64> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 128> <FIFO>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.4.i"   --->   Operation 79 'br' 'br_ln0' <Predicate = (!tmp_406)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (1.64ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %xi, i16 181" [D:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 80 'write' 'write_ln173' <Predicate = (tmp_406)> <Delay = 1.64> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 128> <FIFO>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln31 = br void %.preheader.4.i" [src/Modulation.cpp:31]   --->   Operation 81 'br' 'br_ln31' <Predicate = (tmp_406)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ AES_EN_out]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xi]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ xr]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
data_idx          (alloca           ) [ 0100000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
specinterface_ln0 (specinterface    ) [ 0000000]
store_ln18        (store            ) [ 0000000]
br_ln18           (br               ) [ 0000000]
data_idx_5        (load             ) [ 0000000]
specpipeline_ln0  (specpipeline     ) [ 0000000]
icmp_ln18         (icmp             ) [ 0111100]
empty             (speclooptripcount) [ 0000000]
data_idx_6        (add              ) [ 0000000]
br_ln18           (br               ) [ 0000000]
store_ln18        (store            ) [ 0000000]
br_ln0            (br               ) [ 0000000]
specloopname_ln0  (specloopname     ) [ 0000000]
tmp_407           (read             ) [ 0000000]
trunc_ln223       (trunc            ) [ 0001000]
tmp               (bitselect        ) [ 0001000]
tmp_401           (bitselect        ) [ 0001100]
tmp_402           (bitselect        ) [ 0001100]
tmp_403           (bitselect        ) [ 0101110]
tmp_404           (bitselect        ) [ 0101110]
tmp_405           (bitselect        ) [ 0111111]
tmp_406           (bitselect        ) [ 0111111]
br_ln28           (br               ) [ 0000000]
br_ln31           (br               ) [ 0000000]
br_ln28           (br               ) [ 0000000]
br_ln31           (br               ) [ 0000000]
br_ln28           (br               ) [ 0000000]
br_ln31           (br               ) [ 0000000]
br_ln28           (br               ) [ 0000000]
br_ln31           (br               ) [ 0000000]
write_ln173       (write            ) [ 0000000]
br_ln0            (br               ) [ 0000000]
write_ln173       (write            ) [ 0000000]
br_ln28           (br               ) [ 0000000]
write_ln173       (write            ) [ 0000000]
br_ln0            (br               ) [ 0000000]
write_ln173       (write            ) [ 0000000]
br_ln31           (br               ) [ 0000000]
write_ln173       (write            ) [ 0000000]
br_ln0            (br               ) [ 0000000]
write_ln173       (write            ) [ 0000000]
br_ln28           (br               ) [ 0000000]
write_ln173       (write            ) [ 0000000]
br_ln0            (br               ) [ 0000000]
write_ln173       (write            ) [ 0000000]
br_ln31           (br               ) [ 0000000]
write_ln173       (write            ) [ 0000000]
br_ln0            (br               ) [ 0000000]
write_ln173       (write            ) [ 0000000]
br_ln28           (br               ) [ 0000000]
write_ln173       (write            ) [ 0000000]
br_ln0            (br               ) [ 0000000]
write_ln173       (write            ) [ 0000000]
br_ln31           (br               ) [ 0000000]
write_ln173       (write            ) [ 0000000]
br_ln0            (br               ) [ 0000000]
write_ln173       (write            ) [ 0000000]
br_ln28           (br               ) [ 0000000]
write_ln173       (write            ) [ 0000000]
br_ln0            (br               ) [ 0000000]
write_ln173       (write            ) [ 0000000]
br_ln31           (br               ) [ 0000000]
ret_ln0           (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="AES_EN_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AES_EN_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="xi">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xi"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="xr">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xr"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_60"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_59"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_27"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i8.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="data_idx_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_idx/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="tmp_407_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="8" slack="0"/>
<pin id="64" dir="0" index="1" bw="8" slack="0"/>
<pin id="65" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_407/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_write_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="0" slack="0"/>
<pin id="70" dir="0" index="1" bw="16" slack="0"/>
<pin id="71" dir="0" index="2" bw="9" slack="0"/>
<pin id="72" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/3 write_ln173/3 write_ln173/4 write_ln173/4 write_ln173/5 write_ln173/5 write_ln173/6 write_ln173/6 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_write_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="0" slack="0"/>
<pin id="79" dir="0" index="1" bw="16" slack="0"/>
<pin id="80" dir="0" index="2" bw="9" slack="0"/>
<pin id="81" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln173/3 write_ln173/3 write_ln173/4 write_ln173/4 write_ln173/5 write_ln173/5 write_ln173/6 write_ln173/6 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln18_store_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="5" slack="0"/>
<pin id="89" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="data_idx_5_load_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="5" slack="0"/>
<pin id="93" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_idx_5/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="icmp_ln18_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="5" slack="0"/>
<pin id="96" dir="0" index="1" bw="5" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="data_idx_6_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="5" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="data_idx_6/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln18_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="5" slack="0"/>
<pin id="108" dir="0" index="1" bw="5" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln18/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="trunc_ln223_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="8" slack="0"/>
<pin id="113" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln223/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="tmp_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="8" slack="0"/>
<pin id="118" dir="0" index="2" bw="1" slack="0"/>
<pin id="119" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="tmp_401_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="1" slack="0"/>
<pin id="125" dir="0" index="1" bw="8" slack="0"/>
<pin id="126" dir="0" index="2" bw="3" slack="0"/>
<pin id="127" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_401/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="tmp_402_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="1" slack="0"/>
<pin id="133" dir="0" index="1" bw="8" slack="0"/>
<pin id="134" dir="0" index="2" bw="3" slack="0"/>
<pin id="135" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_402/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="tmp_403_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="0"/>
<pin id="141" dir="0" index="1" bw="8" slack="0"/>
<pin id="142" dir="0" index="2" bw="4" slack="0"/>
<pin id="143" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_403/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_404_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="8" slack="0"/>
<pin id="150" dir="0" index="2" bw="4" slack="0"/>
<pin id="151" dir="1" index="3" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_404/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_405_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="0"/>
<pin id="157" dir="0" index="1" bw="8" slack="0"/>
<pin id="158" dir="0" index="2" bw="4" slack="0"/>
<pin id="159" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_405/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_406_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="0" index="1" bw="8" slack="0"/>
<pin id="166" dir="0" index="2" bw="4" slack="0"/>
<pin id="167" dir="1" index="3" bw="1" slack="4"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_406/2 "/>
</bind>
</comp>

<comp id="171" class="1005" name="data_idx_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="5" slack="0"/>
<pin id="173" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="data_idx "/>
</bind>
</comp>

<comp id="178" class="1005" name="icmp_ln18_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="1"/>
<pin id="180" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln18 "/>
</bind>
</comp>

<comp id="182" class="1005" name="trunc_ln223_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="1" slack="1"/>
<pin id="184" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln223 "/>
</bind>
</comp>

<comp id="186" class="1005" name="tmp_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="1" slack="1"/>
<pin id="188" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="190" class="1005" name="tmp_401_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="2"/>
<pin id="192" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_401 "/>
</bind>
</comp>

<comp id="194" class="1005" name="tmp_402_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="2"/>
<pin id="196" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_402 "/>
</bind>
</comp>

<comp id="198" class="1005" name="tmp_403_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="3"/>
<pin id="200" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_403 "/>
</bind>
</comp>

<comp id="202" class="1005" name="tmp_404_reg_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="3"/>
<pin id="204" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_404 "/>
</bind>
</comp>

<comp id="206" class="1005" name="tmp_405_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="1" slack="4"/>
<pin id="208" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_405 "/>
</bind>
</comp>

<comp id="210" class="1005" name="tmp_406_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="4"/>
<pin id="212" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_406 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="6" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="36" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="73"><net_src comp="52" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="4" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="75"><net_src comp="54" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="76"><net_src comp="56" pin="0"/><net_sink comp="68" pin=2"/></net>

<net id="82"><net_src comp="52" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="84"><net_src comp="54" pin="0"/><net_sink comp="77" pin=2"/></net>

<net id="85"><net_src comp="56" pin="0"/><net_sink comp="77" pin=2"/></net>

<net id="90"><net_src comp="16" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="98"><net_src comp="91" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="24" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="91" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="30" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="100" pin="2"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="62" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="120"><net_src comp="38" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="62" pin="2"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="6" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="128"><net_src comp="38" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="62" pin="2"/><net_sink comp="123" pin=1"/></net>

<net id="130"><net_src comp="40" pin="0"/><net_sink comp="123" pin=2"/></net>

<net id="136"><net_src comp="38" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="62" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="42" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="144"><net_src comp="38" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="62" pin="2"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="44" pin="0"/><net_sink comp="139" pin=2"/></net>

<net id="152"><net_src comp="38" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="62" pin="2"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="46" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="160"><net_src comp="38" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="62" pin="2"/><net_sink comp="155" pin=1"/></net>

<net id="162"><net_src comp="48" pin="0"/><net_sink comp="155" pin=2"/></net>

<net id="168"><net_src comp="38" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="62" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="170"><net_src comp="50" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="174"><net_src comp="58" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="175"><net_src comp="171" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="176"><net_src comp="171" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="177"><net_src comp="171" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="181"><net_src comp="94" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="111" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="115" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="193"><net_src comp="123" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="131" pin="3"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="139" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="147" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="155" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="213"><net_src comp="163" pin="3"/><net_sink comp="210" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: xi | {3 4 5 6 }
	Port: xr | {3 4 5 6 }
 - Input state : 
	Port: Modulation : AES_EN_out | {2 }
  - Chain level:
	State 1
		store_ln18 : 1
		data_idx_5 : 1
		icmp_ln18 : 2
		data_idx_6 : 2
		br_ln18 : 3
		store_ln18 : 3
	State 2
		br_ln28 : 1
		br_ln31 : 1
		br_ln28 : 1
		br_ln31 : 1
		br_ln28 : 1
		br_ln31 : 1
		br_ln28 : 1
		br_ln31 : 1
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|
| Operation|   Functional Unit  |    FF   |   LUT   |
|----------|--------------------|---------|---------|
|    add   |  data_idx_6_fu_100 |    0    |    12   |
|----------|--------------------|---------|---------|
|   icmp   |   icmp_ln18_fu_94  |    0    |    9    |
|----------|--------------------|---------|---------|
|   read   | tmp_407_read_fu_62 |    0    |    0    |
|----------|--------------------|---------|---------|
|   write  |   grp_write_fu_68  |    0    |    0    |
|          |   grp_write_fu_77  |    0    |    0    |
|----------|--------------------|---------|---------|
|   trunc  | trunc_ln223_fu_111 |    0    |    0    |
|----------|--------------------|---------|---------|
|          |     tmp_fu_115     |    0    |    0    |
|          |   tmp_401_fu_123   |    0    |    0    |
|          |   tmp_402_fu_131   |    0    |    0    |
| bitselect|   tmp_403_fu_139   |    0    |    0    |
|          |   tmp_404_fu_147   |    0    |    0    |
|          |   tmp_405_fu_155   |    0    |    0    |
|          |   tmp_406_fu_163   |    0    |    0    |
|----------|--------------------|---------|---------|
|   Total  |                    |    0    |    21   |
|----------|--------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|  data_idx_reg_171 |    5   |
| icmp_ln18_reg_178 |    1   |
|  tmp_401_reg_190  |    1   |
|  tmp_402_reg_194  |    1   |
|  tmp_403_reg_198  |    1   |
|  tmp_404_reg_202  |    1   |
|  tmp_405_reg_206  |    1   |
|  tmp_406_reg_210  |    1   |
|    tmp_reg_186    |    1   |
|trunc_ln223_reg_182|    1   |
+-------------------+--------+
|       Total       |   14   |
+-------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  |
|-----------------|------|------|------|--------||---------|
| grp_write_fu_68 |  p2  |   2  |   9  |   18   |
| grp_write_fu_77 |  p2  |   2  |   9  |   18   |
|-----------------|------|------|------|--------||---------|
|      Total      |      |      |      |   36   ||  0.854  |
|-----------------|------|------|------|--------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   21   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    -   |
|  Register |    -   |   14   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   14   |   21   |
+-----------+--------+--------+--------+
