---
calibre_verifs: true
releaseRepeaterMacro: dwc_ddrphy_clktree_repeater
releasePmMailDist: araratk
supply_pins_override: 
    ddrphy_bdl: D5
    ddrphy_lcdl: D5
cdl_prune_cells: cvcp* cvpp* vflag*
supply_pins: D7
releaseUtilityMacro: 
    - dwc_ddrphy_decapvddq_ew
    - dwc_ddrphy_decapvddq_ns
    - dwc_ddrphy_vddqclamp_ns
releaseMailDist: araratk
metal_stack: 13M_4Mx_7Dx_2Iz_LB
metal_stack_ip: 7M_4Mx_3Dx
layers: M1 M2 M3 M4 D5 D6 D7 OVERLAP
release_gds_cdl: icv
layout_tag: Prefinal Placeholders
rel: 1.00a_pre3
utility_name: dwc_ddrphy_utility_cells
vcrel: 1.00a_pre3
metal_stack_minimal: 7M_4Mx_3Dx
p4_release_root: products/ddr54/project/d802-ddr54-ss7lpp18
process: SS7lpp

