<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4887" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4887{left:782px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.09px;}
#t2_4887{left:820px;bottom:68px;letter-spacing:0.12px;}
#t3_4887{left:644px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4887{left:83px;bottom:979px;letter-spacing:-0.15px;}
#t5_4887{left:139px;bottom:979px;letter-spacing:-0.16px;}
#t6_4887{left:190px;bottom:979px;letter-spacing:-0.14px;}
#t7_4887{left:430px;bottom:979px;letter-spacing:-0.13px;}
#t8_4887{left:523px;bottom:979px;letter-spacing:-0.11px;word-spacing:-0.34px;}
#t9_4887{left:522px;bottom:962px;letter-spacing:-0.12px;}
#ta_4887{left:522px;bottom:946px;letter-spacing:-0.11px;}
#tb_4887{left:190px;bottom:921px;letter-spacing:-0.13px;}
#tc_4887{left:523px;bottom:921px;letter-spacing:-0.12px;}
#td_4887{left:82px;bottom:897px;letter-spacing:-0.16px;}
#te_4887{left:139px;bottom:897px;letter-spacing:-0.15px;}
#tf_4887{left:190px;bottom:897px;letter-spacing:-0.14px;}
#tg_4887{left:429px;bottom:897px;letter-spacing:-0.12px;}
#th_4887{left:523px;bottom:897px;letter-spacing:-0.11px;}
#ti_4887{left:705px;bottom:897px;}
#tj_4887{left:708px;bottom:897px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tk_4887{left:82px;bottom:872px;letter-spacing:-0.16px;}
#tl_4887{left:139px;bottom:872px;letter-spacing:-0.15px;}
#tm_4887{left:190px;bottom:872px;letter-spacing:-0.13px;}
#tn_4887{left:430px;bottom:872px;letter-spacing:-0.13px;}
#to_4887{left:523px;bottom:872px;letter-spacing:-0.12px;}
#tp_4887{left:82px;bottom:848px;letter-spacing:-0.16px;}
#tq_4887{left:139px;bottom:848px;letter-spacing:-0.16px;}
#tr_4887{left:190px;bottom:848px;letter-spacing:-0.14px;}
#ts_4887{left:430px;bottom:848px;letter-spacing:-0.13px;}
#tt_4887{left:523px;bottom:848px;letter-spacing:-0.12px;}
#tu_4887{left:82px;bottom:823px;letter-spacing:-0.16px;}
#tv_4887{left:139px;bottom:823px;letter-spacing:-0.15px;}
#tw_4887{left:190px;bottom:823px;letter-spacing:-0.14px;}
#tx_4887{left:429px;bottom:823px;letter-spacing:-0.12px;}
#ty_4887{left:523px;bottom:823px;letter-spacing:-0.11px;}
#tz_4887{left:705px;bottom:823px;}
#t10_4887{left:708px;bottom:823px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t11_4887{left:82px;bottom:799px;letter-spacing:-0.16px;}
#t12_4887{left:139px;bottom:799px;letter-spacing:-0.15px;}
#t13_4887{left:190px;bottom:799px;letter-spacing:-0.13px;}
#t14_4887{left:430px;bottom:799px;letter-spacing:-0.13px;}
#t15_4887{left:523px;bottom:799px;letter-spacing:-0.12px;}
#t16_4887{left:82px;bottom:774px;letter-spacing:-0.16px;}
#t17_4887{left:139px;bottom:774px;letter-spacing:-0.15px;}
#t18_4887{left:190px;bottom:774px;letter-spacing:-0.14px;}
#t19_4887{left:429px;bottom:774px;letter-spacing:-0.12px;}
#t1a_4887{left:523px;bottom:774px;letter-spacing:-0.11px;}
#t1b_4887{left:705px;bottom:774px;}
#t1c_4887{left:708px;bottom:774px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1d_4887{left:82px;bottom:750px;letter-spacing:-0.16px;}
#t1e_4887{left:139px;bottom:750px;letter-spacing:-0.15px;}
#t1f_4887{left:190px;bottom:750px;letter-spacing:-0.13px;}
#t1g_4887{left:430px;bottom:750px;letter-spacing:-0.13px;}
#t1h_4887{left:523px;bottom:750px;letter-spacing:-0.12px;}
#t1i_4887{left:82px;bottom:726px;letter-spacing:-0.14px;}
#t1j_4887{left:139px;bottom:726px;letter-spacing:-0.16px;}
#t1k_4887{left:190px;bottom:726px;letter-spacing:-0.14px;}
#t1l_4887{left:430px;bottom:726px;letter-spacing:-0.13px;}
#t1m_4887{left:523px;bottom:726px;letter-spacing:-0.12px;}
#t1n_4887{left:83px;bottom:701px;letter-spacing:-0.15px;}
#t1o_4887{left:139px;bottom:701px;letter-spacing:-0.15px;}
#t1p_4887{left:190px;bottom:701px;letter-spacing:-0.14px;}
#t1q_4887{left:429px;bottom:701px;letter-spacing:-0.11px;}
#t1r_4887{left:523px;bottom:701px;letter-spacing:-0.12px;}
#t1s_4887{left:705px;bottom:701px;}
#t1t_4887{left:708px;bottom:701px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1u_4887{left:82px;bottom:677px;letter-spacing:-0.17px;}
#t1v_4887{left:139px;bottom:677px;letter-spacing:-0.15px;}
#t1w_4887{left:190px;bottom:677px;letter-spacing:-0.15px;}
#t1x_4887{left:429px;bottom:677px;letter-spacing:-0.12px;}
#t1y_4887{left:523px;bottom:677px;letter-spacing:-0.12px;}
#t1z_4887{left:83px;bottom:652px;letter-spacing:-0.15px;}
#t20_4887{left:139px;bottom:652px;letter-spacing:-0.15px;}
#t21_4887{left:190px;bottom:652px;letter-spacing:-0.16px;}
#t22_4887{left:429px;bottom:652px;letter-spacing:-0.12px;}
#t23_4887{left:523px;bottom:652px;letter-spacing:-0.12px;}
#t24_4887{left:82px;bottom:628px;letter-spacing:-0.16px;}
#t25_4887{left:139px;bottom:628px;letter-spacing:-0.15px;}
#t26_4887{left:190px;bottom:628px;letter-spacing:-0.14px;}
#t27_4887{left:429px;bottom:628px;letter-spacing:-0.12px;}
#t28_4887{left:523px;bottom:628px;letter-spacing:-0.11px;}
#t29_4887{left:705px;bottom:628px;}
#t2a_4887{left:708px;bottom:628px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2b_4887{left:82px;bottom:603px;letter-spacing:-0.16px;}
#t2c_4887{left:139px;bottom:603px;letter-spacing:-0.15px;}
#t2d_4887{left:190px;bottom:603px;letter-spacing:-0.13px;}
#t2e_4887{left:430px;bottom:603px;letter-spacing:-0.13px;}
#t2f_4887{left:523px;bottom:603px;letter-spacing:-0.12px;}
#t2g_4887{left:82px;bottom:579px;letter-spacing:-0.16px;}
#t2h_4887{left:139px;bottom:579px;letter-spacing:-0.16px;}
#t2i_4887{left:190px;bottom:579px;letter-spacing:-0.14px;}
#t2j_4887{left:430px;bottom:579px;letter-spacing:-0.13px;}
#t2k_4887{left:523px;bottom:579px;letter-spacing:-0.12px;}
#t2l_4887{left:523px;bottom:558px;letter-spacing:-0.12px;word-spacing:-0.78px;}
#t2m_4887{left:523px;bottom:541px;letter-spacing:-0.11px;}
#t2n_4887{left:523px;bottom:524px;letter-spacing:-0.12px;}
#t2o_4887{left:523px;bottom:503px;letter-spacing:-0.11px;}
#t2p_4887{left:523px;bottom:486px;letter-spacing:-0.11px;}
#t2q_4887{left:523px;bottom:469px;letter-spacing:-0.11px;}
#t2r_4887{left:82px;bottom:444px;letter-spacing:-0.16px;}
#t2s_4887{left:139px;bottom:444px;letter-spacing:-0.15px;}
#t2t_4887{left:190px;bottom:444px;letter-spacing:-0.14px;}
#t2u_4887{left:429px;bottom:444px;letter-spacing:-0.12px;}
#t2v_4887{left:523px;bottom:444px;letter-spacing:-0.12px;}
#t2w_4887{left:705px;bottom:444px;}
#t2x_4887{left:708px;bottom:444px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2y_4887{left:82px;bottom:420px;letter-spacing:-0.16px;}
#t2z_4887{left:139px;bottom:420px;letter-spacing:-0.16px;}
#t30_4887{left:190px;bottom:420px;letter-spacing:-0.14px;}
#t31_4887{left:430px;bottom:420px;letter-spacing:-0.12px;}
#t32_4887{left:523px;bottom:420px;letter-spacing:-0.12px;}
#t33_4887{left:82px;bottom:396px;letter-spacing:-0.17px;}
#t34_4887{left:139px;bottom:396px;letter-spacing:-0.16px;}
#t35_4887{left:190px;bottom:396px;letter-spacing:-0.14px;}
#t36_4887{left:429px;bottom:396px;letter-spacing:-0.12px;}
#t37_4887{left:523px;bottom:396px;letter-spacing:-0.12px;}
#t38_4887{left:83px;bottom:371px;letter-spacing:-0.17px;}
#t39_4887{left:139px;bottom:371px;letter-spacing:-0.17px;}
#t3a_4887{left:190px;bottom:371px;letter-spacing:-0.15px;}
#t3b_4887{left:429px;bottom:371px;letter-spacing:-0.12px;}
#t3c_4887{left:522px;bottom:371px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t3d_4887{left:83px;bottom:347px;letter-spacing:-0.17px;}
#t3e_4887{left:139px;bottom:347px;letter-spacing:-0.17px;}
#t3f_4887{left:190px;bottom:347px;letter-spacing:-0.15px;}
#t3g_4887{left:429px;bottom:347px;letter-spacing:-0.12px;}
#t3h_4887{left:522px;bottom:347px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t3i_4887{left:82px;bottom:322px;letter-spacing:-0.17px;}
#t3j_4887{left:139px;bottom:322px;letter-spacing:-0.17px;}
#t3k_4887{left:190px;bottom:322px;letter-spacing:-0.15px;}
#t3l_4887{left:429px;bottom:322px;letter-spacing:-0.14px;}
#t3m_4887{left:522px;bottom:322px;letter-spacing:-0.12px;}
#t3n_4887{left:523px;bottom:301px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t3o_4887{left:82px;bottom:276px;letter-spacing:-0.17px;}
#t3p_4887{left:139px;bottom:276px;letter-spacing:-0.17px;}
#t3q_4887{left:190px;bottom:276px;letter-spacing:-0.15px;}
#t3r_4887{left:429px;bottom:276px;letter-spacing:-0.13px;}
#t3s_4887{left:523px;bottom:276px;letter-spacing:-0.11px;}
#t3t_4887{left:190px;bottom:252px;letter-spacing:-0.11px;}
#t3u_4887{left:429px;bottom:252px;letter-spacing:-0.14px;}
#t3v_4887{left:522px;bottom:252px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t3w_4887{left:523px;bottom:231px;letter-spacing:-0.11px;}
#t3x_4887{left:190px;bottom:206px;letter-spacing:-0.11px;}
#t3y_4887{left:429px;bottom:206px;letter-spacing:-0.14px;}
#t3z_4887{left:522px;bottom:206px;letter-spacing:-0.12px;}
#t40_4887{left:142px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t41_4887{left:228px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t42_4887{left:234px;bottom:1068px;letter-spacing:0.13px;word-spacing:-0.01px;}
#t43_4887{left:635px;bottom:1068px;letter-spacing:0.12px;}
#t44_4887{left:101px;bottom:1045px;letter-spacing:-0.12px;}
#t45_4887{left:102px;bottom:1028px;letter-spacing:-0.14px;}
#t46_4887{left:223px;bottom:1028px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t47_4887{left:242px;bottom:1011px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t48_4887{left:451px;bottom:1028px;letter-spacing:-0.16px;}
#t49_4887{left:639px;bottom:1028px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t4a_4887{left:88px;bottom:1004px;letter-spacing:-0.17px;}
#t4b_4887{left:144px;bottom:1004px;letter-spacing:-0.16px;}

.s1_4887{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4887{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4887{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4887{font-size:14px;font-family:Arial_b5v;color:#000;}
.s5_4887{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s6_4887{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4887" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4887Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4887" style="-webkit-user-select: none;"><object width="935" height="1210" data="4887/4887.svg" type="image/svg+xml" id="pdf4887" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4887" class="t s1_4887">Vol. 4 </span><span id="t2_4887" class="t s1_4887">2-365 </span>
<span id="t3_4887" class="t s2_4887">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4887" class="t s3_4887">3FFH </span><span id="t5_4887" class="t s3_4887">1023 </span><span id="t6_4887" class="t s3_4887">MSR_CORE_C6_RESIDENCY </span><span id="t7_4887" class="t s3_4887">Core </span><span id="t8_4887" class="t s3_4887">Note: C-state values are processor specific C-state code </span>
<span id="t9_4887" class="t s3_4887">names, unrelated to MWAIT extension C-state </span>
<span id="ta_4887" class="t s3_4887">parameters or ACPI C-states. </span>
<span id="tb_4887" class="t s3_4887">63:0 </span><span id="tc_4887" class="t s3_4887">CORE C6 Residency Counter (R/O) </span>
<span id="td_4887" class="t s3_4887">400H </span><span id="te_4887" class="t s3_4887">1024 </span><span id="tf_4887" class="t s3_4887">IA32_MC0_CTL </span><span id="tg_4887" class="t s3_4887">Core </span><span id="th_4887" class="t s3_4887">See Section 16.3.2.1, “IA32_MC</span><span id="ti_4887" class="t s4_4887">i</span><span id="tj_4887" class="t s3_4887">_CTL MSRs.” </span>
<span id="tk_4887" class="t s3_4887">401H </span><span id="tl_4887" class="t s3_4887">1025 </span><span id="tm_4887" class="t s3_4887">IA32_MC0_STATUS </span><span id="tn_4887" class="t s3_4887">Core </span><span id="to_4887" class="t s3_4887">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="tp_4887" class="t s3_4887">402H </span><span id="tq_4887" class="t s3_4887">1026 </span><span id="tr_4887" class="t s3_4887">IA32_MC0_ADDR </span><span id="ts_4887" class="t s3_4887">Core </span><span id="tt_4887" class="t s3_4887">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="tu_4887" class="t s3_4887">404H </span><span id="tv_4887" class="t s3_4887">1028 </span><span id="tw_4887" class="t s3_4887">IA32_MC1_CTL </span><span id="tx_4887" class="t s3_4887">Core </span><span id="ty_4887" class="t s3_4887">See Section 16.3.2.1, “IA32_MC</span><span id="tz_4887" class="t s4_4887">i</span><span id="t10_4887" class="t s3_4887">_CTL MSRs.” </span>
<span id="t11_4887" class="t s3_4887">405H </span><span id="t12_4887" class="t s3_4887">1029 </span><span id="t13_4887" class="t s3_4887">IA32_MC1_STATUS </span><span id="t14_4887" class="t s3_4887">Core </span><span id="t15_4887" class="t s3_4887">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t16_4887" class="t s3_4887">408H </span><span id="t17_4887" class="t s3_4887">1032 </span><span id="t18_4887" class="t s3_4887">IA32_MC2_CTL </span><span id="t19_4887" class="t s3_4887">Core </span><span id="t1a_4887" class="t s3_4887">See Section 16.3.2.1, “IA32_MC</span><span id="t1b_4887" class="t s4_4887">i</span><span id="t1c_4887" class="t s3_4887">_CTL MSRs.” </span>
<span id="t1d_4887" class="t s3_4887">409H </span><span id="t1e_4887" class="t s3_4887">1033 </span><span id="t1f_4887" class="t s3_4887">IA32_MC2_STATUS </span><span id="t1g_4887" class="t s3_4887">Core </span><span id="t1h_4887" class="t s3_4887">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t1i_4887" class="t s3_4887">40AH </span><span id="t1j_4887" class="t s3_4887">1034 </span><span id="t1k_4887" class="t s3_4887">IA32_MC2_ADDR </span><span id="t1l_4887" class="t s3_4887">Core </span><span id="t1m_4887" class="t s3_4887">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t1n_4887" class="t s3_4887">40CH </span><span id="t1o_4887" class="t s3_4887">1036 </span><span id="t1p_4887" class="t s3_4887">IA32_MC3_CTL </span><span id="t1q_4887" class="t s3_4887">Core </span><span id="t1r_4887" class="t s3_4887">See Section 16.3.2.1, “IA32_MC</span><span id="t1s_4887" class="t s4_4887">i</span><span id="t1t_4887" class="t s3_4887">_CTL MSRs.” </span>
<span id="t1u_4887" class="t s3_4887">40DH </span><span id="t1v_4887" class="t s3_4887">1037 </span><span id="t1w_4887" class="t s3_4887">IA32_MC3_STATUS </span><span id="t1x_4887" class="t s3_4887">Core </span><span id="t1y_4887" class="t s3_4887">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t1z_4887" class="t s3_4887">40EH </span><span id="t20_4887" class="t s3_4887">1038 </span><span id="t21_4887" class="t s3_4887">IA32_MC3_ADDR </span><span id="t22_4887" class="t s3_4887">Core </span><span id="t23_4887" class="t s3_4887">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t24_4887" class="t s3_4887">410H </span><span id="t25_4887" class="t s3_4887">1040 </span><span id="t26_4887" class="t s3_4887">IA32_MC4_CTL </span><span id="t27_4887" class="t s3_4887">Core </span><span id="t28_4887" class="t s3_4887">See Section 16.3.2.1, “IA32_MC</span><span id="t29_4887" class="t s4_4887">i</span><span id="t2a_4887" class="t s3_4887">_CTL MSRs.” </span>
<span id="t2b_4887" class="t s3_4887">411H </span><span id="t2c_4887" class="t s3_4887">1041 </span><span id="t2d_4887" class="t s3_4887">IA32_MC4_STATUS </span><span id="t2e_4887" class="t s3_4887">Core </span><span id="t2f_4887" class="t s3_4887">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t2g_4887" class="t s3_4887">412H </span><span id="t2h_4887" class="t s3_4887">1042 </span><span id="t2i_4887" class="t s3_4887">IA32_MC4_ADDR </span><span id="t2j_4887" class="t s3_4887">Core </span><span id="t2k_4887" class="t s3_4887">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t2l_4887" class="t s3_4887">The MSR_MC4_ADDR register is either not implemented </span>
<span id="t2m_4887" class="t s3_4887">or contains no address if the ADDRV flag in the </span>
<span id="t2n_4887" class="t s3_4887">MSR_MC4_STATUS register is clear. </span>
<span id="t2o_4887" class="t s3_4887">When not implemented in the processor, all reads and </span>
<span id="t2p_4887" class="t s3_4887">writes to this MSR will cause a general-protection </span>
<span id="t2q_4887" class="t s3_4887">exception. </span>
<span id="t2r_4887" class="t s3_4887">414H </span><span id="t2s_4887" class="t s3_4887">1044 </span><span id="t2t_4887" class="t s3_4887">IA32_MC5_CTL </span><span id="t2u_4887" class="t s3_4887">Package </span><span id="t2v_4887" class="t s3_4887">See Section 16.3.2.1, “IA32_MC</span><span id="t2w_4887" class="t s4_4887">i</span><span id="t2x_4887" class="t s3_4887">_CTL MSRs.” </span>
<span id="t2y_4887" class="t s3_4887">415H </span><span id="t2z_4887" class="t s3_4887">1045 </span><span id="t30_4887" class="t s3_4887">IA32_MC5_STATUS </span><span id="t31_4887" class="t s3_4887">Package </span><span id="t32_4887" class="t s3_4887">See Section 16.3.2.2, “IA32_MCi_STATUS MSRS.” </span>
<span id="t33_4887" class="t s3_4887">416H </span><span id="t34_4887" class="t s3_4887">1046 </span><span id="t35_4887" class="t s3_4887">IA32_MC5_ADDR </span><span id="t36_4887" class="t s3_4887">Package </span><span id="t37_4887" class="t s3_4887">See Section 16.3.2.3, “IA32_MCi_ADDR MSRs.” </span>
<span id="t38_4887" class="t s3_4887">4C1H </span><span id="t39_4887" class="t s3_4887">1217 </span><span id="t3a_4887" class="t s3_4887">IA32_A_PMC0 </span><span id="t3b_4887" class="t s3_4887">Thread </span><span id="t3c_4887" class="t s3_4887">See Table 2-2. </span>
<span id="t3d_4887" class="t s3_4887">4C2H </span><span id="t3e_4887" class="t s3_4887">1218 </span><span id="t3f_4887" class="t s3_4887">IA32_A_PMC1 </span><span id="t3g_4887" class="t s3_4887">Thread </span><span id="t3h_4887" class="t s3_4887">See Table 2-2. </span>
<span id="t3i_4887" class="t s3_4887">600H </span><span id="t3j_4887" class="t s3_4887">1536 </span><span id="t3k_4887" class="t s3_4887">IA32_DS_AREA </span><span id="t3l_4887" class="t s3_4887">Thread </span><span id="t3m_4887" class="t s3_4887">DS Save Area (R/W) </span>
<span id="t3n_4887" class="t s3_4887">See Table 2-2. </span>
<span id="t3o_4887" class="t s3_4887">606H </span><span id="t3p_4887" class="t s3_4887">1542 </span><span id="t3q_4887" class="t s3_4887">MSR_RAPL_POWER_UNIT </span><span id="t3r_4887" class="t s3_4887">Package </span><span id="t3s_4887" class="t s3_4887">Unit Multipliers Used in RAPL Interfaces (R/O) </span>
<span id="t3t_4887" class="t s3_4887">3:0 </span><span id="t3u_4887" class="t s3_4887">Package </span><span id="t3v_4887" class="t s3_4887">Power Units </span>
<span id="t3w_4887" class="t s3_4887">See Section 15.10.1, “RAPL Interfaces.” </span>
<span id="t3x_4887" class="t s3_4887">7:4 </span><span id="t3y_4887" class="t s3_4887">Package </span><span id="t3z_4887" class="t s3_4887">Reserved </span>
<span id="t40_4887" class="t s5_4887">Table 2-53. </span><span id="t41_4887" class="t s5_4887">Selected MSRs Supported by Intel® Xeon Phi™ Processors with a CPUID Signature </span>
<span id="t42_4887" class="t s5_4887">DisplayFamily_DisplayModel Value of 06_57H or 06_85H </span><span id="t43_4887" class="t s5_4887">(Contd.) </span>
<span id="t44_4887" class="t s6_4887">Register </span>
<span id="t45_4887" class="t s6_4887">Address </span><span id="t46_4887" class="t s6_4887">Register Name / Bit Fields </span>
<span id="t47_4887" class="t s6_4887">(Former MSR Name) </span>
<span id="t48_4887" class="t s6_4887">Scope </span><span id="t49_4887" class="t s6_4887">Bit Description </span>
<span id="t4a_4887" class="t s6_4887">Hex </span><span id="t4b_4887" class="t s6_4887">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
