"""Tests for GRID-level lane-loop vectorization on the CuTe backend.

Pointwise kernels (``for tile in hl.tile(...)`` at grid level) get the same
outer x constexpr-V lane partition + hoisted ``cute.arch.load(..., V)`` /
``_cute_store_u*_vec`` flush protocol as device loops when the config sets
``num_threads[block] < block_size`` and ``cute_vector_widths[block] > 1``.

Covers both strategies (``PerThreadNDTileStrategy`` for N-D tiles,
``PerThreadFlattenedTileStrategy`` for 1D), fp32 Uint32-carrier stores, the
``fast_math`` setting on cute, and two regressions found in review:

- an index-independent store value must not drop the vec wrapper (the store
  flush lives inside it),
- a lane block accepted on a NON-stride-1 tensor dim must not be vectorized
  (the hoist reads V contiguous elements).
"""

from __future__ import annotations

import pytest
import torch

import helion
from helion._testing import DEVICE
from helion._testing import TestCase
from helion._testing import code_and_output
from helion._testing import onlyBackends
import helion.language as hl

cutlass = pytest.importorskip("cutlass")
cute = pytest.importorskip("cutlass.cute")


@helion.kernel(backend="cute", static_shapes=True)
def _add2d(x: torch.Tensor, y: torch.Tensor) -> torch.Tensor:
    out = torch.empty_like(x)
    for tile in hl.tile(out.size()):
        out[tile] = x[tile] + y[tile]
    return out


@helion.kernel(backend="cute", static_shapes=True)
def _mul1d(x: torch.Tensor, y: torch.Tensor) -> torch.Tensor:
    out = torch.empty_like(x)
    for tile in hl.tile(out.size()):
        out[tile] = x[tile] * y[tile]
    return out


@helion.kernel(backend="cute", static_shapes=True)
def _const_store(x: torch.Tensor, s: torch.Tensor) -> torch.Tensor:
    out = torch.empty_like(x)
    for tile in hl.tile(out.size()):
        out[tile] = s[0] * 2.0
    return out


@helion.kernel(backend="cute", static_shapes=True)
def _col0_gather(x: torch.Tensor) -> torch.Tensor:
    m = x.size(0)
    out = torch.empty([m], dtype=x.dtype, device=x.device)
    for tile_m in hl.tile(m):
        out[tile_m] = x[tile_m, 0] * 2.0
    return out


@helion.kernel(backend="cute", static_shapes=True)
def _repeated_scale(
    x: torch.Tensor, scale: torch.Tensor, repeat: hl.constexpr
) -> torch.Tensor:
    out = torch.empty_like(x)
    for tile in hl.tile(x.size(0)):
        out[tile] = x[tile] * scale[tile.index // repeat]
    return out


@helion.kernel(backend="cute", static_shapes=True)
def _tanh1d(x: torch.Tensor) -> torch.Tensor:
    out = torch.empty_like(x)
    for tile in hl.tile(out.size()):
        out[tile] = torch.tanh(x[tile])
    return out


@helion.kernel(backend="cute", static_shapes=True)
def _bias_add2d(x: torch.Tensor, b: torch.Tensor) -> torch.Tensor:
    out = torch.empty_like(x)
    for tile_m, tile_n in hl.tile(out.size()):
        out[tile_m, tile_n] = x[tile_m, tile_n] + b[tile_n]
    return out


@helion.kernel(backend="cute", static_shapes=True)
def _tile_index_bias(x: torch.Tensor, b: torch.Tensor) -> torch.Tensor:
    out = torch.empty_like(x)
    for tile_m, tile_n in hl.tile(x.size()):
        out[tile_m, tile_n] = (
            x[tile_m, tile_n]
            + b[tile_n]
            + hl.tile_index(tile_m).to(torch.float32)[:, None]
        )
    return out


@helion.kernel(backend="cute", static_shapes=True)
def _sigmoid1d(x: torch.Tensor) -> torch.Tensor:
    out = torch.empty_like(x)
    for tile in hl.tile(out.size()):
        out[tile] = torch.sigmoid(x[tile])
    return out


@helion.kernel(backend="cute", static_shapes=True, fast_math=True)
def _tanh1d_fastmath(x: torch.Tensor) -> torch.Tensor:
    out = torch.empty_like(x)
    for tile in hl.tile(out.size()):
        out[tile] = torch.tanh(x[tile])
    return out


@helion.kernel(backend="cute", static_shapes=True, fast_math=True)
def _div1d_fastmath(x: torch.Tensor, y: torch.Tensor) -> torch.Tensor:
    out = torch.empty_like(x)
    for tile in hl.tile(out.size()):
        out[tile] = x[tile] / y[tile]
    return out


@helion.kernel(backend="cute", static_shapes=True)
def _div1d(x: torch.Tensor, y: torch.Tensor) -> torch.Tensor:
    out = torch.empty_like(x)
    for tile in hl.tile(out.size()):
        out[tile] = x[tile] / y[tile]
    return out


@helion.kernel(backend="cute", static_shapes=True)
def _add_explicit_evict(x: torch.Tensor, y: torch.Tensor) -> torch.Tensor:
    out = torch.empty_like(x)
    for tile in hl.tile(x.size(0)):
        a = hl.load(x, [tile], eviction_policy="evict_last")
        out[tile] = a + y[tile]
    return out


@helion.kernel(backend="cute", static_shapes=True)
def _cast_i16_to_bf16(w: torch.Tensor) -> torch.Tensor:
    k, n = w.shape
    out = torch.empty((k, n), dtype=torch.bfloat16, device=w.device)
    for tk, tn in hl.tile((k, n)):
        out[tk, tn] = w[tk, tn].to(torch.bfloat16)
    return out


@helion.kernel(backend="cute", static_shapes=True)
def _cast_i32_to_f32(w: torch.Tensor) -> torch.Tensor:
    k, n = w.shape
    out = torch.empty((k, n), dtype=torch.float32, device=w.device)
    for tk, tn in hl.tile((k, n)):
        out[tk, tn] = w[tk, tn].to(torch.float32)
    return out


@helion.kernel(backend="cute", static_shapes=True)
def _double_bf16(w: torch.Tensor) -> torch.Tensor:
    k, n = w.shape
    out = torch.empty((k, n), dtype=torch.bfloat16, device=w.device)
    for tk, tn in hl.tile((k, n)):
        out[tk, tn] = w[tk, tn] * 2
    return out


@onlyBackends(["cute"])
class TestCutePointwiseVec(TestCase):
    def test_nd_grid_vec_bf16(self) -> None:
        """2D grid tile with nt<bs and V=8 emits one LDG.128 hoist per input
        and a single u16 vec-store flush; results match eager."""
        x = torch.randn(256, 2048, device=DEVICE, dtype=torch.bfloat16)
        y = torch.randn(256, 2048, device=DEVICE, dtype=torch.bfloat16)
        code, out = code_and_output(
            _add2d,
            (x, y),
            block_sizes=[1, 2048],
            num_threads=[1, 256],
            cute_vector_widths=[1, 8],
        )
        self.assertIn("ir.VectorType.get([8], cutlass.Uint16.mlir_type)", code)
        self.assertIn("_cute_store_u16_vec", code)
        torch.testing.assert_close(out, x + y)

    def test_flattened_grid_vec_fp32_u32_store(self) -> None:
        """1D (flattened) grid tile with V=4 fp32: Uint32 vec loads and the
        Uint32-carrier vec-store flush."""
        x = torch.randn(2**16, device=DEVICE, dtype=torch.float32)
        y = torch.randn(2**16, device=DEVICE, dtype=torch.float32)
        code, out = code_and_output(
            _mul1d,
            (x, y),
            block_sizes=[1024],
            num_threads=[256],
            cute_vector_widths=[4],
        )
        self.assertIn("ir.VectorType.get([4], cutlass.Uint32.mlir_type)", code)
        self.assertIn("_cute_store_u32_vec", code)
        torch.testing.assert_close(out, x * y)

    def test_strided_lane_layout_vec(self) -> None:
        """Strided lane layout with vec: thread vec chunks interleave by NT."""
        x = torch.randn(2**16, device=DEVICE, dtype=torch.float32)
        y = torch.randn(2**16, device=DEVICE, dtype=torch.float32)
        code, out = code_and_output(
            _mul1d,
            (x, y),
            block_sizes=[2048],
            num_threads=[256],
            cute_vector_widths=[4],
            cute_lane_layouts=["strided"],
        )
        self.assertIn("ir.VectorType.get([4], cutlass.Uint32.mlir_type)", code)
        torch.testing.assert_close(out, x * y)

    def test_masked_tail_tile_vec(self) -> None:
        """Extent not divisible by the block (but divisible by V): the tail
        tile is masked per element and the flush is mask-gated."""
        x = torch.randn(8, 1664, device=DEVICE, dtype=torch.bfloat16)
        y = torch.randn(8, 1664, device=DEVICE, dtype=torch.bfloat16)
        code, out = code_and_output(
            _add2d,
            (x, y),
            block_sizes=[1, 1024],
            num_threads=[1, 128],
            cute_vector_widths=[1, 8],
        )
        self.assertIn("ir.VectorType.get([8], cutlass.Uint16.mlir_type)", code)
        torch.testing.assert_close(out, x + y)

    def test_index_independent_store_keeps_wrapper(self) -> None:
        """Regression: a store whose VALUE reads no per-lane vars must keep
        the vec wrapper (its flush IS the store) — previously the wrapper
        was dropped as dead, losing the store entirely."""
        for dtype, vec in ((torch.float32, 4), (torch.bfloat16, 8)):
            x = torch.randn(2**14, device=DEVICE, dtype=dtype)
            s = torch.full((1,), 3.0, device=DEVICE, dtype=dtype)
            _, out = code_and_output(
                _const_store,
                (x, s),
                block_sizes=[1024],
                num_threads=[128],
                cute_vector_widths=[vec],
            )
            torch.testing.assert_close(out, torch.full_like(x, 6.0))

    def test_non_stride1_lane_axis_not_vectorized(self) -> None:
        """Regression: the lane block sits on dim 0 of ``x`` while dim 1 is
        contiguous — the hoist (V contiguous elements) must NOT fire."""
        x = torch.randn(4096, 8, device=DEVICE, dtype=torch.bfloat16)
        code, out = code_and_output(
            _col0_gather,
            (x,),
            block_sizes=[2048],
            num_threads=[256],
            cute_vector_widths=[8],
        )
        self.assertNotIn("ir.VectorType.get([8]", code)
        torch.testing.assert_close(out, x[:, 0] * 2.0)

    def test_gather_index_extent_does_not_imply_contiguous_loads(self) -> None:
        """Divided lane indices must retain repeated addresses when vectorizing."""
        for dtype, vector_width in ((torch.float32, 4), (torch.bfloat16, 8)):
            for repeat in (1, 64):
                with self.subTest(dtype=dtype, repeat=repeat):
                    x = torch.linspace(0.5, 1.5, 1024, device=DEVICE, dtype=dtype)
                    # Keep all possible wrong lane-base reads in bounds, with
                    # distinct values so a contiguous-load rewrite is visible.
                    scale = torch.arange(1024, device=DEVICE).to(dtype)
                    _, out = code_and_output(
                        _repeated_scale,
                        (x, scale, repeat),
                        block_sizes=[1024],
                        num_threads=[128],
                        cute_vector_widths=[vector_width],
                    )
                    expected = x * scale[torch.arange(1024, device=DEVICE) // repeat]
                    torch.testing.assert_close(out, expected)

    def test_flat_multi_vec_full_cover(self) -> None:
        """flatten_loops + vec on a 2D kernel: full-cover contiguous tensors
        get FLAT base-pointer hoists; results match eager."""
        x = torch.randn(64, 4096, device=DEVICE, dtype=torch.bfloat16)
        y = torch.randn(64, 4096, device=DEVICE, dtype=torch.bfloat16)
        code, out = code_and_output(
            _add2d,
            (x, y),
            block_sizes=[1, 2048],
            num_threads=[1, 256],
            cute_vector_widths=[1, 8],
            flatten_loops=[True],
        )
        self.assertIn("ir.VectorType.get([8], cutlass.Uint16.mlir_type)", code)
        torch.testing.assert_close(out, x + y)

    def test_flat_multi_vec_odd_row_broadcast(self) -> None:
        """ODD row length (V does not divide N, but divides the total):
        x/out vectorize via flat chunks that straddle rows; the broadcast
        bias fails the full-cover gate and stays scalar per element."""
        m, n = 64, 4093
        x = torch.randn(m, n, device=DEVICE, dtype=torch.float16)
        b = torch.randn(n, device=DEVICE, dtype=torch.float16)
        code, out = code_and_output(
            _bias_add2d,
            (x, b),
            block_sizes=[1, 4096],
            num_threads=[1, 512],
            cute_vector_widths=[1, 8],
            flatten_loops=[True],
        )
        self.assertIn("ir.VectorType.get([8], cutlass.Uint16.mlir_type)", code)
        torch.testing.assert_close(out, x + b)

    def test_flat_multi_vec_reordered_loops_stays_scalar(self) -> None:
        """A non-identity loop_order breaks the row-major flat equivalence;
        the ctx gate must fall back to scalar and stay correct."""
        x = torch.randn(64, 4096, device=DEVICE, dtype=torch.bfloat16)
        y = torch.randn(64, 4096, device=DEVICE, dtype=torch.bfloat16)
        code, out = code_and_output(
            _add2d,
            (x, y),
            block_sizes=[1, 2048],
            num_threads=[1, 256],
            cute_vector_widths=[1, 8],
            flatten_loops=[True],
            loop_orders=[[1, 0]],
        )
        self.assertNotIn("ir.VectorType.get([8]", code)
        torch.testing.assert_close(out, x + y)

    def test_tile_index_disables_flatten_reregistration(self) -> None:
        """Regression: hl.tile_index only disabled flatten at CODEGEN time,
        so the pointwise flatten re-registration resurrected it -> wrong
        results under flatten_loops=[True]."""
        x = torch.randn(64, 512, device=DEVICE, dtype=torch.float32)
        b = torch.randn(512, device=DEVICE, dtype=torch.float32)
        spec = _tile_index_bias.bind((x, b)).config_spec
        self.assertEqual(len(spec.flatten_loops), 0)
        _, out = code_and_output(
            _tile_index_bias, (x, b), block_sizes=[16, 128], num_threads=[1, 64]
        )
        ref = (
            x + b + torch.arange(x.size(0), device=DEVICE, dtype=torch.float32)[:, None]
        )
        torch.testing.assert_close(out, ref)

    def test_scalar_strided_lane_keeps_launch_width(self) -> None:
        """Regression: a SCALAR lane loop with cute_lane_layouts=strided
        must not change the launch width.  The launch-dim recovery regex
        derives the thread extent from the ``thread_idx()[a] * epT``
        multiplier of ``indices_*`` lines; an ``offset + tid + lane*NT``
        form parsed as epT=1 and inflated the launch to block_size,
        sending surplus threads out of bounds (cudaErrorIllegalAddress
        during autotuning)."""
        x = torch.randn(1024, 512, device=DEVICE, dtype=torch.bfloat16)
        y = torch.randn(1024, 512, device=DEVICE, dtype=torch.bfloat16)
        code, out = code_and_output(
            _add2d,
            (x, y),
            block_sizes=[128, 512],
            num_threads=[64, 1],
            cute_vector_widths=[1, 1],
            cute_lane_layouts=["strided", "strided"],
        )
        self.assertIn("block=(64, 1, 1)", code)
        torch.testing.assert_close(out, x + y)

    def test_l2_last_eviction_policy(self) -> None:
        """``load_eviction_policies=["l2_last", ...]`` routes 16-byte vec
        hoists through the inline-PTX L2::evict_last cache-hint load."""
        x = torch.randn(2**16, device=DEVICE, dtype=torch.float32)
        y = torch.randn(2**16, device=DEVICE, dtype=torch.float32)
        code, out = code_and_output(
            _mul1d,
            (x, y),
            block_sizes=[1024],
            num_threads=[256],
            cute_vector_widths=[4],
            load_eviction_policies=["l2_last", "l2_last"],
        )
        self.assertIn("_cute_load_l2_evict_last(", code)
        torch.testing.assert_close(out, x * y)

    def test_l2_last_eviction_policy_narrow_packets(self) -> None:
        """``l2_last`` reaches 8- and 4-byte packets through the helper of
        their width (it used to be dropped below 16 bytes)."""
        for dtype, width, suffix in (
            (torch.float32, 2, "_8b"),
            (torch.float16, 4, "_8b"),
            (torch.float16, 2, "_4b"),
            (torch.bfloat16, 2, "_4b"),
        ):
            with self.subTest(dtype=dtype, width=width):
                x = torch.randn(2**14, device=DEVICE, dtype=dtype)
                y = torch.randn_like(x)
                code, out = code_and_output(
                    _mul1d,
                    (x, y),
                    block_sizes=[1024],
                    num_threads=[128],
                    cute_vector_widths=[width],
                    load_eviction_policies=["l2_last", "l2_last"],
                )
                self.assertIn(f"_cute_load_l2_evict_last{suffix}(", code)
                torch.testing.assert_close(out, x * y, atol=0, rtol=0)

    def test_two_level_eviction_policy(self) -> None:
        """8/16-byte cache hints and scalar fallbacks preserve every element."""
        for dtype, width in (
            (torch.float32, 4),
            (torch.float16, 8),
            (torch.bfloat16, 8),
        ):
            for policy in ("l1_l2_first", "l1_l2_last"):
                for selected_width in sorted({width, 4, 2, 1}, reverse=True):
                    with self.subTest(dtype=dtype, policy=policy, width=selected_width):
                        x = torch.randn(2**14, device=DEVICE, dtype=dtype)
                        y = torch.randn_like(x)
                        code, out = code_and_output(
                            _mul1d,
                            (x, y),
                            block_sizes=[1024],
                            num_threads=[128],
                            cute_vector_widths=[selected_width],
                            load_eviction_policies=[policy, policy],
                        )
                        helper = "_cute_load_l1_l2_evict_" + policy.rsplit("_", 1)[1]
                        packet_bytes = selected_width * x.element_size()
                        self.assertEqual(f"{helper}(" in code, packet_bytes == 16)
                        self.assertEqual(f"{helper}_8b(" in code, packet_bytes == 8)
                        # A width-1 site is a scalar load, not a packet.
                        self.assertEqual(
                            f"{helper}_4b(" in code,
                            packet_bytes == 4 and selected_width > 1,
                        )
                        torch.testing.assert_close(out, x * y, atol=0, rtol=0)

    def test_epilogue_subtile_disables_vec(self) -> None:
        """Regression: epilogue_subtile stages stores through smem with a
        sync inside the per-element pipeline; combined with the vec
        hoist/flush protocol it silently corrupted ~50% of the output.
        Subtiled configs must stay on the scalar form."""
        x = torch.randn(64, 2048, device=DEVICE, dtype=torch.float32)
        y = torch.randn(64, 2048, device=DEVICE, dtype=torch.float32)
        code, out = code_and_output(
            _add2d,
            (x, y),
            block_sizes=[1, 2048],
            num_threads=[1, 256],
            cute_vector_widths=[1, 4],
            epilogue_subtile=2,
        )
        self.assertNotIn("ir.VectorType.get(", code)
        torch.testing.assert_close(out, x + y)

    def test_fast_math_setting_routes_cute_fastmath(self) -> None:
        """The ``fast_math`` SETTING (user opt-in) routes fastmath=True into
        cute.math calls; without it the accurate form is emitted.  Numerics
        changes are never a tunable config knob — only this setting."""
        x = torch.randn(2**14, device=DEVICE, dtype=torch.float32)
        code, out = code_and_output(
            _tanh1d_fastmath,
            (x,),
            block_sizes=[1024],
            num_threads=[256],
            cute_vector_widths=[4],
        )
        self.assertIn("fastmath=True", code)
        torch.testing.assert_close(out, torch.tanh(x), rtol=1e-4, atol=1e-4)
        code, out = code_and_output(
            _tanh1d,
            (x,),
            block_sizes=[1024],
            num_threads=[256],
            cute_vector_widths=[4],
        )
        self.assertNotIn("fastmath=True", code)
        torch.testing.assert_close(out, torch.tanh(x))

    def test_fastmath_div_non_fp32_keeps_accurate_path(self) -> None:
        """Regression: ``cute.math.div`` lowers to fp32-only NVVM intrinsics,
        so under ``fast_math`` a 16-bit division must keep the accurate IEEE
        path instead of raising at DSL trace time; fp32 still gets the
        approx+ftz form."""
        for dtype in (torch.float16, torch.bfloat16):
            x = torch.randn(2**14, device=DEVICE, dtype=dtype)
            y = torch.rand(2**14, device=DEVICE, dtype=dtype) + 0.5
            code, out = code_and_output(_div1d_fastmath, (x, y), block_sizes=[1024])
            self.assertNotIn("cute.math.div", code)
            torch.testing.assert_close(out, x / y)
        x = torch.randn(2**14, device=DEVICE, dtype=torch.float32)
        y = torch.rand(2**14, device=DEVICE, dtype=torch.float32) + 0.5
        code, out = code_and_output(_div1d_fastmath, (x, y), block_sizes=[1024])
        self.assertIn("cute.math.div", code)
        torch.testing.assert_close(out, x / y, rtol=1e-4, atol=1e-4)

    def test_default_div_does_not_depend_on_torch_fastmath_context(self) -> None:
        """Default division reads Helion's setting, not a private Torch symbol."""
        x = torch.randn(2**14, device=DEVICE, dtype=torch.float32)
        y = torch.rand(2**14, device=DEVICE, dtype=torch.float32) + 0.5
        code, out = code_and_output(_div1d, (x, y), block_sizes=[1024])
        self.assertNotIn("cute.math.div", code)
        torch.testing.assert_close(out, x / y)

    def test_seed_eviction_list_sized_from_spec_slots(self) -> None:
        """Regression: a load carrying an explicit ``hl.load(...,
        eviction_policy=...)`` gets no config slot, so the l2_last seed must
        size ``load_eviction_policies`` from the spec (not the load count) or
        the flat search surface rejects it (`Expected list of length 1`)."""
        x = torch.randn(2**14, device=DEVICE, dtype=torch.float32)
        y = torch.randn(2**14, device=DEVICE, dtype=torch.float32)
        bound = _add_explicit_evict.bind((x, y))
        spec = bound.env.config_spec
        n_slots = spec.load_eviction_policies.length
        self.assertEqual(n_slots, 1)
        seeds = spec.compiler_seed_configs
        self.assertTrue(seeds)
        seeded_policies = [
            s.config["load_eviction_policies"]
            for s in seeds
            if s.config.get("load_eviction_policies")
        ]
        self.assertTrue(seeded_policies)
        for policies in seeded_policies:
            self.assertEqual(list(policies), ["l2_last"] * n_slots)
        config_gen = spec.create_config_generation()
        for seed in seeds:
            config_gen.canonicalize_flat(config_gen.flatten(seed))

    def test_default_sigmoid_rcp_approx(self) -> None:
        """Default (no fast_math) sigmoid lowers through the triton-parity
        RCP.APPROX + EX2.APPROX sequence: same accuracy class as the branchy
        IEEE-div form it replaces (both are dominated by the x*log2e
        argument rounding; max 64 ulp / mean 3.5 ulp vs fp64 on [-87, 87])
        and ~20% faster on fp16 streams.  Specials must be preserved."""
        x = torch.randn(2**14, device=DEVICE, dtype=torch.float16)
        code, out = code_and_output(_sigmoid1d, (x,), block_sizes=[1024])
        self.assertIn("cute.math.rcp", code)
        self.assertNotIn("1.0 / ", code)
        torch.testing.assert_close(
            out, torch.sigmoid(x.to(torch.float32)).to(torch.float16)
        )
        xs = torch.tensor(
            [0.0, -0.0, float("inf"), float("-inf"), float("nan"), -200.0, 200.0, 30.0],
            device=DEVICE,
            dtype=torch.float32,
        )
        _, out32 = code_and_output(_sigmoid1d, (xs,), block_sizes=[8])
        torch.testing.assert_close(out32, torch.sigmoid(xs), equal_nan=True)

    def test_int16_packet_cast_to_bf16_is_bitwise_exact(self) -> None:
        """Every int16 value rides a V=8 Uint16 packet, is bitcast back to
        Int16 per lane and takes the program's own bf16 cast: sign and
        round-to-nearest-even match torch bit for bit."""
        w = (
            torch.arange(-32768, 32768, dtype=torch.int32, device=DEVICE)
            .to(torch.int16)
            .reshape(64, 1024)
        )
        code, out = code_and_output(
            _cast_i16_to_bf16,
            (w,),
            block_sizes=[8, 1024],
            num_threads=[8, 128],
            cute_vector_widths=[1, 8],
        )
        self.assertIn("ir.VectorType.get([8], cutlass.Uint16.mlir_type)", code)
        self.assertIn(".bitcast(cutlass.Int16)", code)
        self.assertIn("_cute_store_u16_vec", code)
        self.assertTrue(
            torch.equal(out.view(torch.int16), w.to(torch.bfloat16).view(torch.int16))
        )

    def test_int32_packet_cast_to_fp32_is_bitwise_exact(self) -> None:
        """int32 words ride a V=4 Uint32 packet; the fp32 cast rounds the
        values above 2**24 (ties included) exactly as torch does."""
        generator = torch.Generator().manual_seed(0)
        w = torch.randint(
            -(2**31), 2**31 - 1, (128, 512), generator=generator, dtype=torch.int64
        ).to(torch.int32)
        w[0, :16] = torch.tensor(
            [
                0,
                1,
                -1,
                2**24 + 1,
                -(2**24) - 1,
                2**24 + 3,
                2**31 - 1,
                -(2**31),
                2**25 + 2,
                -(2**25) - 2,
                33554433,
                -33554433,
                12345679,
                -12345679,
                100000001,
                -100000001,
            ],
            dtype=torch.int32,
        )
        w = w.to(DEVICE)
        code, out = code_and_output(
            _cast_i32_to_f32,
            (w,),
            block_sizes=[8, 512],
            num_threads=[8, 128],
            cute_vector_widths=[1, 4],
        )
        self.assertIn("ir.VectorType.get([4], cutlass.Uint32.mlir_type)", code)
        self.assertIn("_cute_store_u32_vec", code)
        self.assertTrue(
            torch.equal(out.view(torch.int32), w.to(torch.float32).view(torch.int32))
        )

    def test_misaligned_views_take_scalar_loads(self) -> None:
        """A packet needs an aligned base and row stride.  A 132-wide row
        (264 bytes) or a view four elements into its storage stays on scalar
        loads and still computes the exact result; the contiguous copy of the
        same data keeps its packet."""
        packet = "ir.VectorType.get([8], cutlass.Uint16.mlir_type)"
        for kernel, big in (
            (
                _cast_i16_to_bf16,
                torch.randint(
                    -32768, 32767, (64, 136), dtype=torch.int16, device=DEVICE
                ),
            ),
            (_double_bf16, torch.randn(64, 136, dtype=torch.bfloat16, device=DEVICE)),
        ):
            row_stride = torch.empty((64, 132), dtype=big.dtype, device=DEVICE)
            row_stride = row_stride[:, :128]
            row_stride.copy_(big[:, :128])
            views = {
                "contiguous": big[:, :128].contiguous(),
                "row_stride_132": row_stride,
                "offset_4": big[:, 4:132],
            }
            for name, w in views.items():
                with self.subTest(kernel=kernel.name, view=name):
                    code, out = code_and_output(
                        kernel,
                        (w,),
                        block_sizes=[8, 128],
                        num_threads=[8, 16],
                        cute_vector_widths=[1, 8],
                    )
                    self.assertEqual(packet in code, name == "contiguous")
                    reference = (
                        w.to(torch.bfloat16) if w.dtype is torch.int16 else w * 2
                    )
                    self.assertTrue(torch.equal(out, reference))


if __name__ == "__main__":
    import unittest

    unittest.main()
