// Seed: 2138628121
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_5;
  module_2(
      id_5, id_4, id_5, id_4, id_4, id_2, id_1, id_5, id_5, id_5, id_3, id_2, id_5
  );
endmodule
module module_1 ();
  assign id_1 = 1'b0;
  module_0(
      id_1, id_1, id_1, id_1
  );
  assign id_1 = id_1;
endmodule
module module_2 #(
    parameter id_14 = 32'd42,
    parameter id_15 = 32'd36,
    parameter id_17 = 32'd7,
    parameter id_18 = 32'd45
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  defparam id_14.id_15 = 1;
  wire id_16;
  defparam id_17.id_18 = 1;
endmodule
