###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         1652   # Number of WRITE/WRITEP commands
num_reads_done                 =       219414   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       190600   # Number of read row buffer hits
num_read_cmds                  =       219419   # Number of READ/READP commands
num_writes_done                =         1660   # Number of read requests issued
num_write_row_hits             =         1021   # Number of write row buffer hits
num_act_cmds                   =        29476   # Number of ACT commands
num_pre_cmds                   =        29455   # Number of PRE commands
num_ondemand_pres              =        12767   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8889365   # Cyles of rank active rank.0
rank_active_cycles.1           =      8433726   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1110635   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1566274   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       197094   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          688   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          184   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          181   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          402   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          784   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1850   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          624   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           29   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           49   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19194   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            1   # Write cmd latency (cycles)
write_latency[40-59]           =            4   # Write cmd latency (cycles)
write_latency[60-79]           =           26   # Write cmd latency (cycles)
write_latency[80-99]           =           36   # Write cmd latency (cycles)
write_latency[100-119]         =           36   # Write cmd latency (cycles)
write_latency[120-139]         =           29   # Write cmd latency (cycles)
write_latency[140-159]         =           28   # Write cmd latency (cycles)
write_latency[160-179]         =           32   # Write cmd latency (cycles)
write_latency[180-199]         =           22   # Write cmd latency (cycles)
write_latency[200-]            =         1438   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       131086   # Read request latency (cycles)
read_latency[40-59]            =        40771   # Read request latency (cycles)
read_latency[60-79]            =        18701   # Read request latency (cycles)
read_latency[80-99]            =         4828   # Read request latency (cycles)
read_latency[100-119]          =         3838   # Read request latency (cycles)
read_latency[120-139]          =         3026   # Read request latency (cycles)
read_latency[140-159]          =         1769   # Read request latency (cycles)
read_latency[160-179]          =         1516   # Read request latency (cycles)
read_latency[180-199]          =         1344   # Read request latency (cycles)
read_latency[200-]             =        12535   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.24678e+06   # Write energy
read_energy                    =  8.84697e+08   # Read energy
act_energy                     =  8.06463e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  5.33105e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  7.51812e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.54696e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.26265e+09   # Active standby energy rank.1
average_read_latency           =      62.5777   # Average read request latency (cycles)
average_interarrival           =      45.2326   # Average request interarrival latency (cycles)
total_energy                   =  1.37728e+10   # Total energy (pJ)
average_power                  =      1377.28   # Average power (mW)
average_bandwidth              =       1.8865   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =         6188   # Number of WRITE/WRITEP commands
num_reads_done                 =       251079   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       219849   # Number of read row buffer hits
num_read_cmds                  =       251083   # Number of READ/READP commands
num_writes_done                =         6193   # Number of read requests issued
num_write_row_hits             =         4701   # Number of write row buffer hits
num_act_cmds                   =        32759   # Number of ACT commands
num_pre_cmds                   =        32734   # Number of PRE commands
num_ondemand_pres              =        13890   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      8651917   # Cyles of rank active rank.0
rank_active_cycles.1           =      8585137   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      1348083   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1414863   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       233308   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          642   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =          162   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =          174   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =          402   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          820   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1842   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          589   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =           27   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =           50   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19261   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =           12   # Write cmd latency (cycles)
write_latency[40-59]           =           33   # Write cmd latency (cycles)
write_latency[60-79]           =          100   # Write cmd latency (cycles)
write_latency[80-99]           =          188   # Write cmd latency (cycles)
write_latency[100-119]         =          256   # Write cmd latency (cycles)
write_latency[120-139]         =          231   # Write cmd latency (cycles)
write_latency[140-159]         =          212   # Write cmd latency (cycles)
write_latency[160-179]         =          145   # Write cmd latency (cycles)
write_latency[180-199]         =          103   # Write cmd latency (cycles)
write_latency[200-]            =         4908   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       138094   # Read request latency (cycles)
read_latency[40-59]            =        51353   # Read request latency (cycles)
read_latency[60-79]            =        24083   # Read request latency (cycles)
read_latency[80-99]            =         7015   # Read request latency (cycles)
read_latency[100-119]          =         4697   # Read request latency (cycles)
read_latency[120-139]          =         3615   # Read request latency (cycles)
read_latency[140-159]          =         2043   # Read request latency (cycles)
read_latency[160-179]          =         1754   # Read request latency (cycles)
read_latency[180-199]          =         1481   # Read request latency (cycles)
read_latency[200-]             =        16944   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.08905e+07   # Write energy
read_energy                    =  1.01237e+09   # Read energy
act_energy                     =  8.96286e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   6.4708e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  6.79134e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.3988e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.35713e+09   # Active standby energy rank.1
average_read_latency           =      70.8203   # Average read request latency (cycles)
average_interarrival           =      38.8686   # Average request interarrival latency (cycles)
total_energy                   =  1.39197e+10   # Total energy (pJ)
average_power                  =      1391.97   # Average power (mW)
average_bandwidth              =      2.19539   # Average bandwidth
