{
    "strategy": "delay",
    "total_runtime": 165367,
    "synthesis_runtime": 12517,
    "packing_runtime": 14224,
    "placement_runtime": 90100,
    "routing_runtime": 47713,
    "time_analysis_runtime": null,
    "bitstream_runtime": null,
    "reg_id": "23",
    "device": "1GVTC",
    "target device": "1VG28",
    "version": "2024.05",
    "git_hash": "4b7f724",
    "built": "1.0.53",
    "built_type": "Engineering",
    "status": "Fail",
    "error_msg": "SIM: Simulation Failed SPR: Design GJC4 simulation compilation failed! SPR: Design GJC4 Post-PnR simulation failed!",
    "post_synth_sim_status": "Fail",
    "post_route_sim_status": "Fail",
    "bitstream_sim_status": null,
    "failure_type": "SIM",
    "fmax_clock1": 124.377,
    "fmax_clock2": null,
    "fmax_clock3": null,
    "fmax_clock4": null,
    "fmax_clock5": null,
    "fmax_clock6": null,
    "wns_clock1": -3.04007,
    "wns_clock2": null,
    "wns_clock3": null,
    "wns_clock4": null,
    "wns_clock5": null,
    "wns_clock6": null,
    "tns": -107.414,
    "fmax_geomean": 124.377,
    "registers": null,
    "total_luts": null,
    "brams": null,
    "dsp": 12,
    "Adder_Carry": null,
    "CLB": 4,
    "LUT_CLB_ratio": 0.0,
    "CLB_percentage_used": 0.18315018315018314,
    "FLE_Percentage_used": 0.17742673992673993,
    "Wirelength_Percentage_used": 3.186067019400353,
    "logic_level_clock1": 0,
    "logic_level_clock2": null,
    "logic_level_clock3": null,
    "logic_level_clock4": null,
    "logic_level_clock5": null,
    "logic_level_clock6": null,
    "total_power": null,
    "dynamic_power": null,
    "static_power": null,
    "target_freq_clock1": 200.0,
    "target_freq_clock2": null,
    "target_freq_clock3": null,
    "target_freq_clock4": null,
    "target_freq_clock5": null,
    "target_freq_clock6": null
}