
# 100DAYSOFRTL  
Collection of Basic and essentials RTL Design and verification codes.
The Design modules will be implemented in all possible modelling styles of verilog.
I have used Modelsim software & EDA Playground for RTL Simulation.



The DUT and TESTBENCH Modules are coded under a single.v file.

[DAY 1]: Asynchronous Counters.

[DAY 2]: Bidirectional Shift Register.

[DAY 3]: Johnson Counter.

[DAY 4]: BCD TO Seven Segment Display Controller.

[DAY 5]: D FLIPFLOP.

[DAY 6]: ONE HOT TO BINARY ENCODER.

[DAY 7]: Binary Gray Converters.

[Day 8]: Synchronous Counter(Ringcounter).

[Day 9]:  Full Adder.

[Day 10]: Mealey Sequence Detector.

[Day 11]: Decoder Combinatinal Circuit.

[Day 12]: Fulladder cum Sub.

[Day 13]: N bit Counters.

[Day 14]: Clock Divide by even number.

[Day 15]: Demux.

[Day 16]: Parity Generators.

[Day 17]: Moore Sequence Detector.

[DAY 18]: Multiplexer.

[DAY 19]: Serial in Serial out Shift Register.

[Day 20]: Parallel in Serial Out Shift Register.

[Day 22]: Comparator.

[Day 23]: BCD Counter.

[Day 24]:

[Day 25]:

[Day 26]:

[Day 27]:

[Day 28]:

[Day 29]:

[Day 30]:

[Day 31]:

[Day 32]:

[Day 33]:

[Day 34]:

[Day 35]:

[Day 36]:

[Day 37]:

[Day 38]:

[Day 39]:

[Day 40]:

[Day 41]:

[Day 42]:

[Day 43]:

[Day 44]:

[Day 45]:

[Day 46]:

[Day 47]:

[Day 48]:

[Day 49]:

[Day 50]:

[Day 51]:

[Day 52]:

[Day 53]:

[Day 54]:

[Day 55]:

[Day 56]:

[Day 57]:

[Day 58]:

[Day 59]:

[Day 60]:

[Day 61]:

[Day 62]:

[Day 63]:

[Day 64]:

[Day 65]:









