<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_top.v<br>
D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_tools.v<br>
D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_fetch_stage.v<br>
D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_de_stage.v<br>
D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_jtag_ihb.v<br>
D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_lisa_inst_decode.v<br>
D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_serial_smart_mdu.v<br>
D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_mem_stage.v<br>
D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_lisa_cpucfg.v<br>
D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_wb_stage.v<br>
D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_axi_interface.v<br>
D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_axi_sysbus.v<br>
D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_nocache.v<br>
D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_jtag_module.v<br>
D:\Gowin\Gowin_project\debug_FPGA\1C102_encryption\1C102\src\LA132\la132_jtag_dcr.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138PG484AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Jan 16 17:32:15 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>la132_top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 155.438MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.25s, Elapsed time = 0h 0m 0.265s, Peak memory usage = 155.438MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 155.438MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.421s, Elapsed time = 0h 0m 0.425s, Peak memory usage = 155.438MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 155.438MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.328s, Elapsed time = 0h 0m 0.33s, Peak memory usage = 155.438MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0.006s, Peak memory usage = 155.438MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.107s, Peak memory usage = 155.438MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.031s, Peak memory usage = 155.438MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 4s, Elapsed time = 0h 0m 4s, Peak memory usage = 155.438MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.328s, Elapsed time = 0h 0m 0.327s, Peak memory usage = 155.438MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.578s, Elapsed time = 0h 0m 0.57s, Peak memory usage = 155.438MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 1m 17s, Elapsed time = 0h 1m 18s, Peak memory usage = 157.887MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 157.887MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 186.473MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 1m 28s, Elapsed time = 0h 1m 29s, Peak memory usage = 186.473MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>1151</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>1137</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>728</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>409</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>3152</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>94</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>2709</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>22</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>327</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>12043</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>1004</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>3345</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>7694</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>722</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>722</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>7</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>12772(12050 LUT, 722 ALU) / 138240</td>
<td>10%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>3152 / 139095</td>
<td>3%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 139095</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>3152 / 139095</td>
<td>3%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>0 / 340</td>
<td>0%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>clk_count</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>clk_count_ibuf/I </td>
</tr>
<tr>
<td>tck</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>tck_ibuf/I </td>
</tr>
<tr>
<td>la132_ljtag_module/tap/n6_6</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>la132_ljtag_module/tap/n6_s2/O </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>No.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.0(MHz)</td>
<td>47.5(MHz)</td>
<td>34</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clk_count</td>
<td>100.0(MHz)</td>
<td>125.8(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>tck</td>
<td>100.0(MHz)</td>
<td>184.0(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.064</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.825</td>
</tr>
<tr>
<td class="label">From</td>
<td>la132_de/inst_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>la132_axi_ifc/la132_axi_sysbus/gen_no_dcc.la132_dcache/cache_r_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2737</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_de/inst_5_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>322</td>
<td>la132_de/inst_5_s0/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n1918_s0/I1</td>
</tr>
<tr>
<td>2.077</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>la132_de/n1918_s0/COUT</td>
</tr>
<tr>
<td>2.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>la132_de/n1919_s0/CIN</td>
</tr>
<tr>
<td>2.127</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>la132_de/n1919_s0/COUT</td>
</tr>
<tr>
<td>2.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n1920_s0/CIN</td>
</tr>
<tr>
<td>2.177</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n1920_s0/COUT</td>
</tr>
<tr>
<td>2.177</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n1921_s0/CIN</td>
</tr>
<tr>
<td>2.227</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n1921_s0/COUT</td>
</tr>
<tr>
<td>2.227</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n1922_s0/CIN</td>
</tr>
<tr>
<td>2.277</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n1922_s0/COUT</td>
</tr>
<tr>
<td>2.484</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_de/r0_value_31_s28/I2</td>
</tr>
<tr>
<td>2.991</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/r0_value_31_s28/F</td>
</tr>
<tr>
<td>3.197</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_de/r0_value_31_s12/I2</td>
</tr>
<tr>
<td>3.705</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>la132_de/r0_value_31_s12/F</td>
</tr>
<tr>
<td>3.911</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_de/r0_value_31_s4/I3</td>
</tr>
<tr>
<td>4.200</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>la132_de/r0_value_31_s4/F</td>
</tr>
<tr>
<td>4.406</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_de/r0_value_1_s2/I3</td>
</tr>
<tr>
<td>4.695</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/r0_value_1_s2/F</td>
</tr>
<tr>
<td>4.901</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_de/r0_value_1_s0/I2</td>
</tr>
<tr>
<td>5.409</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>la132_de/r0_value_1_s0/F</td>
</tr>
<tr>
<td>5.615</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_de/lsa_add_src1_1_s0/I1</td>
</tr>
<tr>
<td>6.183</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/lsa_add_src1_1_s0/F</td>
</tr>
<tr>
<td>6.389</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/lsa_add_res_1_s/I0</td>
</tr>
<tr>
<td>6.984</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>la132_de/lsa_add_res_1_s/COUT</td>
</tr>
<tr>
<td>6.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_69_s/CIN</td>
</tr>
<tr>
<td>7.034</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_69_s/COUT</td>
</tr>
<tr>
<td>7.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_70_s/CIN</td>
</tr>
<tr>
<td>7.084</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_70_s/COUT</td>
</tr>
<tr>
<td>7.084</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_71_s/CIN</td>
</tr>
<tr>
<td>7.134</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_71_s/COUT</td>
</tr>
<tr>
<td>7.134</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_72_s/CIN</td>
</tr>
<tr>
<td>7.184</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_72_s/COUT</td>
</tr>
<tr>
<td>7.184</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_73_s/CIN</td>
</tr>
<tr>
<td>7.234</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_73_s/COUT</td>
</tr>
<tr>
<td>7.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_74_s/CIN</td>
</tr>
<tr>
<td>7.284</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_74_s/COUT</td>
</tr>
<tr>
<td>7.284</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_75_s/CIN</td>
</tr>
<tr>
<td>7.334</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_75_s/COUT</td>
</tr>
<tr>
<td>7.334</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_76_s/CIN</td>
</tr>
<tr>
<td>7.384</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_76_s/COUT</td>
</tr>
<tr>
<td>7.384</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_77_s/CIN</td>
</tr>
<tr>
<td>7.434</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_77_s/COUT</td>
</tr>
<tr>
<td>7.434</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_78_s/CIN</td>
</tr>
<tr>
<td>7.484</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_78_s/COUT</td>
</tr>
<tr>
<td>7.484</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_79_s/CIN</td>
</tr>
<tr>
<td>7.534</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_79_s/COUT</td>
</tr>
<tr>
<td>7.534</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_80_s/CIN</td>
</tr>
<tr>
<td>7.584</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_80_s/COUT</td>
</tr>
<tr>
<td>7.584</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_81_s/CIN</td>
</tr>
<tr>
<td>7.634</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_81_s/COUT</td>
</tr>
<tr>
<td>7.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_82_s/CIN</td>
</tr>
<tr>
<td>7.684</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_82_s/COUT</td>
</tr>
<tr>
<td>7.684</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_83_s/CIN</td>
</tr>
<tr>
<td>7.734</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_83_s/COUT</td>
</tr>
<tr>
<td>7.734</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_84_s/CIN</td>
</tr>
<tr>
<td>7.784</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_84_s/COUT</td>
</tr>
<tr>
<td>7.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_85_s/CIN</td>
</tr>
<tr>
<td>7.834</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_85_s/COUT</td>
</tr>
<tr>
<td>7.834</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_86_s/CIN</td>
</tr>
<tr>
<td>7.884</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_86_s/COUT</td>
</tr>
<tr>
<td>7.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_87_s/CIN</td>
</tr>
<tr>
<td>7.934</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_87_s/COUT</td>
</tr>
<tr>
<td>7.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_88_s/CIN</td>
</tr>
<tr>
<td>7.984</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_88_s/COUT</td>
</tr>
<tr>
<td>7.984</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_89_s/CIN</td>
</tr>
<tr>
<td>8.034</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_89_s/COUT</td>
</tr>
<tr>
<td>8.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_90_s/CIN</td>
</tr>
<tr>
<td>8.084</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_90_s/COUT</td>
</tr>
<tr>
<td>8.084</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_91_s/CIN</td>
</tr>
<tr>
<td>8.134</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_91_s/COUT</td>
</tr>
<tr>
<td>8.134</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_92_s/CIN</td>
</tr>
<tr>
<td>8.184</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_92_s/COUT</td>
</tr>
<tr>
<td>8.184</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_93_s/CIN</td>
</tr>
<tr>
<td>8.428</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>la132_de/mem2ifc_bus_93_s/SUM</td>
</tr>
<tr>
<td>8.634</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s167/I0</td>
</tr>
<tr>
<td>9.213</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s167/F</td>
</tr>
<tr>
<td>9.419</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s158/I2</td>
</tr>
<tr>
<td>9.926</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s158/F</td>
</tr>
<tr>
<td>10.133</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s137/I3</td>
</tr>
<tr>
<td>10.421</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s137/F</td>
</tr>
<tr>
<td>10.628</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s106/I3</td>
</tr>
<tr>
<td>10.916</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s106/F</td>
</tr>
<tr>
<td>11.123</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s73/I1</td>
</tr>
<tr>
<td>11.690</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s73/F</td>
</tr>
<tr>
<td>11.896</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s42/I0</td>
</tr>
<tr>
<td>12.475</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s42/F</td>
</tr>
<tr>
<td>12.681</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s19/I0</td>
</tr>
<tr>
<td>13.260</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s19/F</td>
</tr>
<tr>
<td>13.466</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s3/I3</td>
</tr>
<tr>
<td>13.755</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s3/F</td>
</tr>
<tr>
<td>13.961</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s/I3</td>
</tr>
<tr>
<td>14.250</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s/F</td>
</tr>
<tr>
<td>14.456</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_mem/n2030_s7/I1</td>
</tr>
<tr>
<td>15.024</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>la132_mem/n2030_s7/F</td>
</tr>
<tr>
<td>15.230</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/dcc_axi_araddr_12_s0/I2</td>
</tr>
<tr>
<td>15.738</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>la132_axi_ifc/la132_axi_sysbus/dcc_axi_araddr_12_s0/F</td>
</tr>
<tr>
<td>15.944</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n391_s0/I1</td>
</tr>
<tr>
<td>16.511</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n391_s0/F</td>
</tr>
<tr>
<td>16.718</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n411_s0/I0</td>
</tr>
<tr>
<td>17.313</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n411_s0/COUT</td>
</tr>
<tr>
<td>17.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n412_s0/CIN</td>
</tr>
<tr>
<td>17.363</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n412_s0/COUT</td>
</tr>
<tr>
<td>17.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n413_s0/CIN</td>
</tr>
<tr>
<td>17.413</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n413_s0/COUT</td>
</tr>
<tr>
<td>17.413</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n414_s0/CIN</td>
</tr>
<tr>
<td>17.462</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n414_s0/COUT</td>
</tr>
<tr>
<td>17.462</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n415_s0/CIN</td>
</tr>
<tr>
<td>17.512</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n415_s0/COUT</td>
</tr>
<tr>
<td>17.512</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n416_s0/CIN</td>
</tr>
<tr>
<td>17.562</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n416_s0/COUT</td>
</tr>
<tr>
<td>17.562</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n417_s0/CIN</td>
</tr>
<tr>
<td>17.612</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n417_s0/COUT</td>
</tr>
<tr>
<td>17.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n418_s0/CIN</td>
</tr>
<tr>
<td>17.662</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n418_s0/COUT</td>
</tr>
<tr>
<td>17.662</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n419_s0/CIN</td>
</tr>
<tr>
<td>17.712</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n419_s0/COUT</td>
</tr>
<tr>
<td>17.712</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n420_s0/CIN</td>
</tr>
<tr>
<td>17.762</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n420_s0/COUT</td>
</tr>
<tr>
<td>17.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n421_s0/CIN</td>
</tr>
<tr>
<td>17.812</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n421_s0/COUT</td>
</tr>
<tr>
<td>17.812</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n422_s0/CIN</td>
</tr>
<tr>
<td>17.862</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n422_s0/COUT</td>
</tr>
<tr>
<td>17.862</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n423_s0/CIN</td>
</tr>
<tr>
<td>17.912</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n423_s0/COUT</td>
</tr>
<tr>
<td>17.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n424_s0/CIN</td>
</tr>
<tr>
<td>17.962</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n424_s0/COUT</td>
</tr>
<tr>
<td>17.962</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n425_s0/CIN</td>
</tr>
<tr>
<td>18.012</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n425_s0/COUT</td>
</tr>
<tr>
<td>18.012</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n426_s0/CIN</td>
</tr>
<tr>
<td>18.062</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n426_s0/COUT</td>
</tr>
<tr>
<td>18.062</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n427_s0/CIN</td>
</tr>
<tr>
<td>18.112</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n427_s0/COUT</td>
</tr>
<tr>
<td>18.112</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n428_s0/CIN</td>
</tr>
<tr>
<td>18.162</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n428_s0/COUT</td>
</tr>
<tr>
<td>18.162</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n429_s0/CIN</td>
</tr>
<tr>
<td>18.212</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n429_s0/COUT</td>
</tr>
<tr>
<td>18.419</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/n1543_s44/I2</td>
</tr>
<tr>
<td>18.926</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>la132_axi_ifc/la132_axi_sysbus/n1543_s44/F</td>
</tr>
<tr>
<td>19.132</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/n1543_s21/I1</td>
</tr>
<tr>
<td>19.700</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/n1543_s21/F</td>
</tr>
<tr>
<td>19.906</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/n1543_s9/I3</td>
</tr>
<tr>
<td>20.195</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/n1543_s9/F</td>
</tr>
<tr>
<td>20.401</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/n1543_s3/I2</td>
</tr>
<tr>
<td>20.909</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>la132_axi_ifc/la132_axi_sysbus/n1543_s3/F</td>
</tr>
<tr>
<td>21.115</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/dcc_axi_arcache_s/I1</td>
</tr>
<tr>
<td>21.682</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/dcc_axi_arcache_s/F</td>
</tr>
<tr>
<td>21.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/gen_no_dcc.la132_dcache/cache_r_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2737</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/gen_no_dcc.la132_dcache/cache_r_s0/CLK</td>
</tr>
<tr>
<td>10.825</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/gen_no_dcc.la132_dcache/cache_r_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 15.049, 71.661%; route: 5.569, 26.518%; tC2Q: 0.382, 1.821%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-11.004</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.829</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.825</td>
</tr>
<tr>
<td class="label">From</td>
<td>la132_de/inst_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>la132_axi_ifc/la132_axi_sysbus/ar_cache_r_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2737</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_de/inst_5_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>322</td>
<td>la132_de/inst_5_s0/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n1918_s0/I1</td>
</tr>
<tr>
<td>2.077</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>la132_de/n1918_s0/COUT</td>
</tr>
<tr>
<td>2.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>la132_de/n1919_s0/CIN</td>
</tr>
<tr>
<td>2.127</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>la132_de/n1919_s0/COUT</td>
</tr>
<tr>
<td>2.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n1920_s0/CIN</td>
</tr>
<tr>
<td>2.177</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n1920_s0/COUT</td>
</tr>
<tr>
<td>2.177</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n1921_s0/CIN</td>
</tr>
<tr>
<td>2.227</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n1921_s0/COUT</td>
</tr>
<tr>
<td>2.227</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n1922_s0/CIN</td>
</tr>
<tr>
<td>2.277</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n1922_s0/COUT</td>
</tr>
<tr>
<td>2.484</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_de/r0_value_31_s28/I2</td>
</tr>
<tr>
<td>2.991</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/r0_value_31_s28/F</td>
</tr>
<tr>
<td>3.197</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_de/r0_value_31_s12/I2</td>
</tr>
<tr>
<td>3.705</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>la132_de/r0_value_31_s12/F</td>
</tr>
<tr>
<td>3.911</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_de/r0_value_31_s4/I3</td>
</tr>
<tr>
<td>4.200</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>la132_de/r0_value_31_s4/F</td>
</tr>
<tr>
<td>4.406</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_de/r0_value_1_s2/I3</td>
</tr>
<tr>
<td>4.695</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/r0_value_1_s2/F</td>
</tr>
<tr>
<td>4.901</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_de/r0_value_1_s0/I2</td>
</tr>
<tr>
<td>5.409</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>la132_de/r0_value_1_s0/F</td>
</tr>
<tr>
<td>5.615</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_de/lsa_add_src1_1_s0/I1</td>
</tr>
<tr>
<td>6.183</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/lsa_add_src1_1_s0/F</td>
</tr>
<tr>
<td>6.389</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/lsa_add_res_1_s/I0</td>
</tr>
<tr>
<td>6.984</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>la132_de/lsa_add_res_1_s/COUT</td>
</tr>
<tr>
<td>6.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_69_s/CIN</td>
</tr>
<tr>
<td>7.034</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_69_s/COUT</td>
</tr>
<tr>
<td>7.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_70_s/CIN</td>
</tr>
<tr>
<td>7.084</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_70_s/COUT</td>
</tr>
<tr>
<td>7.084</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_71_s/CIN</td>
</tr>
<tr>
<td>7.134</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_71_s/COUT</td>
</tr>
<tr>
<td>7.134</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_72_s/CIN</td>
</tr>
<tr>
<td>7.184</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_72_s/COUT</td>
</tr>
<tr>
<td>7.184</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_73_s/CIN</td>
</tr>
<tr>
<td>7.234</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_73_s/COUT</td>
</tr>
<tr>
<td>7.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_74_s/CIN</td>
</tr>
<tr>
<td>7.284</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_74_s/COUT</td>
</tr>
<tr>
<td>7.284</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_75_s/CIN</td>
</tr>
<tr>
<td>7.334</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_75_s/COUT</td>
</tr>
<tr>
<td>7.334</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_76_s/CIN</td>
</tr>
<tr>
<td>7.384</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_76_s/COUT</td>
</tr>
<tr>
<td>7.384</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_77_s/CIN</td>
</tr>
<tr>
<td>7.434</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_77_s/COUT</td>
</tr>
<tr>
<td>7.434</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_78_s/CIN</td>
</tr>
<tr>
<td>7.484</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_78_s/COUT</td>
</tr>
<tr>
<td>7.484</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_79_s/CIN</td>
</tr>
<tr>
<td>7.534</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_79_s/COUT</td>
</tr>
<tr>
<td>7.534</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_80_s/CIN</td>
</tr>
<tr>
<td>7.584</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_80_s/COUT</td>
</tr>
<tr>
<td>7.584</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_81_s/CIN</td>
</tr>
<tr>
<td>7.634</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_81_s/COUT</td>
</tr>
<tr>
<td>7.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_82_s/CIN</td>
</tr>
<tr>
<td>7.684</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_82_s/COUT</td>
</tr>
<tr>
<td>7.684</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_83_s/CIN</td>
</tr>
<tr>
<td>7.734</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_83_s/COUT</td>
</tr>
<tr>
<td>7.734</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_84_s/CIN</td>
</tr>
<tr>
<td>7.784</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_84_s/COUT</td>
</tr>
<tr>
<td>7.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_85_s/CIN</td>
</tr>
<tr>
<td>7.834</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_85_s/COUT</td>
</tr>
<tr>
<td>7.834</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_86_s/CIN</td>
</tr>
<tr>
<td>7.884</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_86_s/COUT</td>
</tr>
<tr>
<td>7.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_87_s/CIN</td>
</tr>
<tr>
<td>7.934</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_87_s/COUT</td>
</tr>
<tr>
<td>7.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_88_s/CIN</td>
</tr>
<tr>
<td>7.984</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_88_s/COUT</td>
</tr>
<tr>
<td>7.984</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_89_s/CIN</td>
</tr>
<tr>
<td>8.034</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_89_s/COUT</td>
</tr>
<tr>
<td>8.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_90_s/CIN</td>
</tr>
<tr>
<td>8.084</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_90_s/COUT</td>
</tr>
<tr>
<td>8.084</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_91_s/CIN</td>
</tr>
<tr>
<td>8.134</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_91_s/COUT</td>
</tr>
<tr>
<td>8.134</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_92_s/CIN</td>
</tr>
<tr>
<td>8.184</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_92_s/COUT</td>
</tr>
<tr>
<td>8.184</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_93_s/CIN</td>
</tr>
<tr>
<td>8.428</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>la132_de/mem2ifc_bus_93_s/SUM</td>
</tr>
<tr>
<td>8.634</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s167/I0</td>
</tr>
<tr>
<td>9.213</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s167/F</td>
</tr>
<tr>
<td>9.419</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s158/I2</td>
</tr>
<tr>
<td>9.926</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s158/F</td>
</tr>
<tr>
<td>10.133</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s137/I3</td>
</tr>
<tr>
<td>10.421</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s137/F</td>
</tr>
<tr>
<td>10.628</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s106/I3</td>
</tr>
<tr>
<td>10.916</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s106/F</td>
</tr>
<tr>
<td>11.123</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s73/I1</td>
</tr>
<tr>
<td>11.690</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s73/F</td>
</tr>
<tr>
<td>11.896</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s42/I0</td>
</tr>
<tr>
<td>12.475</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s42/F</td>
</tr>
<tr>
<td>12.681</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s19/I0</td>
</tr>
<tr>
<td>13.260</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s19/F</td>
</tr>
<tr>
<td>13.466</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s3/I3</td>
</tr>
<tr>
<td>13.755</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s3/F</td>
</tr>
<tr>
<td>13.961</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s/I3</td>
</tr>
<tr>
<td>14.250</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s/F</td>
</tr>
<tr>
<td>14.456</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_mem/n2030_s7/I1</td>
</tr>
<tr>
<td>15.024</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>la132_mem/n2030_s7/F</td>
</tr>
<tr>
<td>15.230</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/dcc_axi_araddr_12_s0/I2</td>
</tr>
<tr>
<td>15.738</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>la132_axi_ifc/la132_axi_sysbus/dcc_axi_araddr_12_s0/F</td>
</tr>
<tr>
<td>15.944</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n391_s0/I1</td>
</tr>
<tr>
<td>16.511</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n391_s0/F</td>
</tr>
<tr>
<td>16.718</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n411_s0/I0</td>
</tr>
<tr>
<td>17.313</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n411_s0/COUT</td>
</tr>
<tr>
<td>17.313</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n412_s0/CIN</td>
</tr>
<tr>
<td>17.363</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n412_s0/COUT</td>
</tr>
<tr>
<td>17.363</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n413_s0/CIN</td>
</tr>
<tr>
<td>17.413</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n413_s0/COUT</td>
</tr>
<tr>
<td>17.413</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n414_s0/CIN</td>
</tr>
<tr>
<td>17.462</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n414_s0/COUT</td>
</tr>
<tr>
<td>17.462</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n415_s0/CIN</td>
</tr>
<tr>
<td>17.512</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n415_s0/COUT</td>
</tr>
<tr>
<td>17.512</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n416_s0/CIN</td>
</tr>
<tr>
<td>17.562</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n416_s0/COUT</td>
</tr>
<tr>
<td>17.562</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n417_s0/CIN</td>
</tr>
<tr>
<td>17.612</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n417_s0/COUT</td>
</tr>
<tr>
<td>17.612</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n418_s0/CIN</td>
</tr>
<tr>
<td>17.662</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n418_s0/COUT</td>
</tr>
<tr>
<td>17.662</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n419_s0/CIN</td>
</tr>
<tr>
<td>17.712</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n419_s0/COUT</td>
</tr>
<tr>
<td>17.712</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n420_s0/CIN</td>
</tr>
<tr>
<td>17.762</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n420_s0/COUT</td>
</tr>
<tr>
<td>17.762</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n421_s0/CIN</td>
</tr>
<tr>
<td>17.812</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n421_s0/COUT</td>
</tr>
<tr>
<td>17.812</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n422_s0/CIN</td>
</tr>
<tr>
<td>17.862</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n422_s0/COUT</td>
</tr>
<tr>
<td>17.862</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n423_s0/CIN</td>
</tr>
<tr>
<td>17.912</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n423_s0/COUT</td>
</tr>
<tr>
<td>17.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n424_s0/CIN</td>
</tr>
<tr>
<td>17.962</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n424_s0/COUT</td>
</tr>
<tr>
<td>17.962</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n425_s0/CIN</td>
</tr>
<tr>
<td>18.012</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n425_s0/COUT</td>
</tr>
<tr>
<td>18.012</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n426_s0/CIN</td>
</tr>
<tr>
<td>18.062</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n426_s0/COUT</td>
</tr>
<tr>
<td>18.062</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n427_s0/CIN</td>
</tr>
<tr>
<td>18.112</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n427_s0/COUT</td>
</tr>
<tr>
<td>18.112</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n428_s0/CIN</td>
</tr>
<tr>
<td>18.162</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n428_s0/COUT</td>
</tr>
<tr>
<td>18.162</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n429_s0/CIN</td>
</tr>
<tr>
<td>18.212</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/u_vaddr_attribute/n429_s0/COUT</td>
</tr>
<tr>
<td>18.419</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/n1543_s44/I2</td>
</tr>
<tr>
<td>18.926</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>la132_axi_ifc/la132_axi_sysbus/n1543_s44/F</td>
</tr>
<tr>
<td>19.132</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/n1543_s21/I1</td>
</tr>
<tr>
<td>19.700</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/n1543_s21/F</td>
</tr>
<tr>
<td>19.906</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/n1543_s9/I3</td>
</tr>
<tr>
<td>20.195</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/n1543_s9/F</td>
</tr>
<tr>
<td>20.401</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/n1543_s3/I2</td>
</tr>
<tr>
<td>20.909</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>la132_axi_ifc/la132_axi_sysbus/n1543_s3/F</td>
</tr>
<tr>
<td>21.115</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/n1543_s0/I2</td>
</tr>
<tr>
<td>21.622</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/n1543_s0/F</td>
</tr>
<tr>
<td>21.829</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/ar_cache_r_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2737</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/ar_cache_r_s1/CLK</td>
</tr>
<tr>
<td>10.825</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/ar_cache_r_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>34</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 14.989, 71.579%; route: 5.569, 26.594%; tC2Q: 0.382, 1.827%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.609</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.186</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.578</td>
</tr>
<tr>
<td class="label">From</td>
<td>la132_de/inst_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>la132_axi_ifc/canc_wait_i_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2737</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_de/inst_30_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>la132_de/inst_30_s0/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_de/ml_r1_4_s1/I0</td>
</tr>
<tr>
<td>2.056</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>la132_de/ml_r1_4_s1/F</td>
</tr>
<tr>
<td>2.263</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_de/ml_r1_0_s0/I2</td>
</tr>
<tr>
<td>2.770</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>482</td>
<td>la132_de/ml_r1_0_s0/F</td>
</tr>
<tr>
<td>2.976</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n1942_s0/I1</td>
</tr>
<tr>
<td>3.576</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>la132_de/n1942_s0/COUT</td>
</tr>
<tr>
<td>3.576</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>la132_de/n1943_s0/CIN</td>
</tr>
<tr>
<td>3.626</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>la132_de/n1943_s0/COUT</td>
</tr>
<tr>
<td>3.626</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n1944_s0/CIN</td>
</tr>
<tr>
<td>3.676</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n1944_s0/COUT</td>
</tr>
<tr>
<td>3.676</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n1945_s0/CIN</td>
</tr>
<tr>
<td>3.726</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n1945_s0/COUT</td>
</tr>
<tr>
<td>3.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n1946_s0/CIN</td>
</tr>
<tr>
<td>3.776</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n1946_s0/COUT</td>
</tr>
<tr>
<td>3.982</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n2124_s13/I1</td>
</tr>
<tr>
<td>4.550</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n2124_s13/F</td>
</tr>
<tr>
<td>4.756</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n2124_s11/I3</td>
</tr>
<tr>
<td>5.045</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>13</td>
<td>la132_de/n2124_s11/F</td>
</tr>
<tr>
<td>5.251</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n2125_s4/I2</td>
</tr>
<tr>
<td>5.759</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n2125_s4/F</td>
</tr>
<tr>
<td>5.965</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n2125_s5/I1</td>
</tr>
<tr>
<td>6.533</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>20</td>
<td>la132_de/n2125_s5/F</td>
</tr>
<tr>
<td>6.739</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n2125_s6/I3</td>
</tr>
<tr>
<td>7.028</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n2125_s6/F</td>
</tr>
<tr>
<td>7.234</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n2157_s0/I1</td>
</tr>
<tr>
<td>7.834</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>la132_de/n2157_s0/COUT</td>
</tr>
<tr>
<td>7.834</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>la132_de/n2158_s0/CIN</td>
</tr>
<tr>
<td>7.884</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>la132_de/n2158_s0/COUT</td>
</tr>
<tr>
<td>7.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n2159_s0/CIN</td>
</tr>
<tr>
<td>7.934</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n2159_s0/COUT</td>
</tr>
<tr>
<td>7.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n2160_s0/CIN</td>
</tr>
<tr>
<td>7.984</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n2160_s0/COUT</td>
</tr>
<tr>
<td>7.984</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n2161_s0/CIN</td>
</tr>
<tr>
<td>8.034</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n2161_s0/COUT</td>
</tr>
<tr>
<td>8.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n2162_s0/CIN</td>
</tr>
<tr>
<td>8.084</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n2162_s0/COUT</td>
</tr>
<tr>
<td>8.084</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n2163_s0/CIN</td>
</tr>
<tr>
<td>8.134</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n2163_s0/COUT</td>
</tr>
<tr>
<td>8.134</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n2164_s0/CIN</td>
</tr>
<tr>
<td>8.184</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n2164_s0/COUT</td>
</tr>
<tr>
<td>8.184</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n2165_s0/CIN</td>
</tr>
<tr>
<td>8.234</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n2165_s0/COUT</td>
</tr>
<tr>
<td>8.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n2166_s0/CIN</td>
</tr>
<tr>
<td>8.284</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n2166_s0/COUT</td>
</tr>
<tr>
<td>8.284</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n2167_s0/CIN</td>
</tr>
<tr>
<td>8.334</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n2167_s0/COUT</td>
</tr>
<tr>
<td>8.334</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n2168_s0/CIN</td>
</tr>
<tr>
<td>8.384</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n2168_s0/COUT</td>
</tr>
<tr>
<td>8.384</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n2169_s0/CIN</td>
</tr>
<tr>
<td>8.434</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n2169_s0/COUT</td>
</tr>
<tr>
<td>8.434</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n2170_s0/CIN</td>
</tr>
<tr>
<td>8.484</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n2170_s0/COUT</td>
</tr>
<tr>
<td>8.484</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n2171_s0/CIN</td>
</tr>
<tr>
<td>8.534</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n2171_s0/COUT</td>
</tr>
<tr>
<td>8.534</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n2172_s0/CIN</td>
</tr>
<tr>
<td>8.584</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n2172_s0/COUT</td>
</tr>
<tr>
<td>8.584</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n2173_s0/CIN</td>
</tr>
<tr>
<td>8.634</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n2173_s0/COUT</td>
</tr>
<tr>
<td>8.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n2174_s0/CIN</td>
</tr>
<tr>
<td>8.684</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n2174_s0/COUT</td>
</tr>
<tr>
<td>8.684</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n2175_s0/CIN</td>
</tr>
<tr>
<td>8.734</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n2175_s0/COUT</td>
</tr>
<tr>
<td>8.734</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n2176_s0/CIN</td>
</tr>
<tr>
<td>8.784</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n2176_s0/COUT</td>
</tr>
<tr>
<td>8.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n2177_s0/CIN</td>
</tr>
<tr>
<td>8.834</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n2177_s0/COUT</td>
</tr>
<tr>
<td>8.834</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n2178_s0/CIN</td>
</tr>
<tr>
<td>8.884</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n2178_s0/COUT</td>
</tr>
<tr>
<td>8.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n2179_s0/CIN</td>
</tr>
<tr>
<td>8.934</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n2179_s0/COUT</td>
</tr>
<tr>
<td>8.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n2180_s0/CIN</td>
</tr>
<tr>
<td>8.984</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n2180_s0/COUT</td>
</tr>
<tr>
<td>8.984</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n2181_s0/CIN</td>
</tr>
<tr>
<td>9.034</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n2181_s0/COUT</td>
</tr>
<tr>
<td>9.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n2182_s0/CIN</td>
</tr>
<tr>
<td>9.084</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n2182_s0/COUT</td>
</tr>
<tr>
<td>9.084</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n2183_s0/CIN</td>
</tr>
<tr>
<td>9.134</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n2183_s0/COUT</td>
</tr>
<tr>
<td>9.134</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n2184_s0/CIN</td>
</tr>
<tr>
<td>9.184</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n2184_s0/COUT</td>
</tr>
<tr>
<td>9.184</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n2185_s0/CIN</td>
</tr>
<tr>
<td>9.234</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n2185_s0/COUT</td>
</tr>
<tr>
<td>9.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n2186_s0/CIN</td>
</tr>
<tr>
<td>9.284</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n2186_s0/COUT</td>
</tr>
<tr>
<td>9.284</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n2187_s0/CIN</td>
</tr>
<tr>
<td>9.334</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n2187_s0/COUT</td>
</tr>
<tr>
<td>9.540</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_fetch/n502_s16/I0</td>
</tr>
<tr>
<td>10.119</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_fetch/n502_s16/F</td>
</tr>
<tr>
<td>10.325</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_fetch/n502_s17/I0</td>
</tr>
<tr>
<td>10.904</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>12</td>
<td>la132_fetch/n502_s17/F</td>
</tr>
<tr>
<td>11.110</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_fetch/vaddr_5_s6/I2</td>
</tr>
<tr>
<td>11.618</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>la132_fetch/vaddr_5_s6/F</td>
</tr>
<tr>
<td>11.824</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_fetch/vaddr_5_s5/I2</td>
</tr>
<tr>
<td>12.331</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>la132_fetch/vaddr_5_s5/F</td>
</tr>
<tr>
<td>12.538</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_fetch/vaddr_5_s1/I1</td>
</tr>
<tr>
<td>13.105</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>la132_fetch/vaddr_5_s1/F</td>
</tr>
<tr>
<td>13.311</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/n1789_s44/I0</td>
</tr>
<tr>
<td>13.890</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>la132_axi_ifc/n1789_s44/F</td>
</tr>
<tr>
<td>14.096</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/fetch_vaddr_sel/fetch_hit_ibus_s310/I0</td>
</tr>
<tr>
<td>14.675</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/fetch_vaddr_sel/fetch_hit_ibus_s310/F</td>
</tr>
<tr>
<td>14.881</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/fetch_vaddr_sel/fetch_hit_ibus_s258/I1</td>
</tr>
<tr>
<td>15.449</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/fetch_vaddr_sel/fetch_hit_ibus_s258/F</td>
</tr>
<tr>
<td>15.655</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/fetch_vaddr_sel/fetch_hit_ibus_s163/I3</td>
</tr>
<tr>
<td>15.944</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/fetch_vaddr_sel/fetch_hit_ibus_s163/F</td>
</tr>
<tr>
<td>16.150</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/fetch_vaddr_sel/fetch_hit_ibus_s63/I3</td>
</tr>
<tr>
<td>16.439</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/fetch_vaddr_sel/fetch_hit_ibus_s63/F</td>
</tr>
<tr>
<td>16.645</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/fetch_vaddr_sel/fetch_hit_ibus_s17/I3</td>
</tr>
<tr>
<td>16.934</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>la132_axi_ifc/fetch_vaddr_sel/fetch_hit_ibus_s17/F</td>
</tr>
<tr>
<td>17.140</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_fetch/ft_st_nxt_1_s11/I1</td>
</tr>
<tr>
<td>17.708</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>la132_fetch/ft_st_nxt_1_s11/F</td>
</tr>
<tr>
<td>17.914</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/n1789_s6/I1</td>
</tr>
<tr>
<td>18.481</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/n1789_s6/F</td>
</tr>
<tr>
<td>18.688</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/n1789_s1/I2</td>
</tr>
<tr>
<td>19.195</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>la132_axi_ifc/n1789_s1/F</td>
</tr>
<tr>
<td>19.401</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/n1789_s0/I0</td>
</tr>
<tr>
<td>19.980</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/n1789_s0/F</td>
</tr>
<tr>
<td>20.186</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/canc_wait_i_s0/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2737</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/canc_wait_i_s0/CLK</td>
</tr>
<tr>
<td>10.578</td>
<td>-0.311</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>la132_axi_ifc/canc_wait_i_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>30</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 13.759, 71.298%; route: 5.156, 26.720%; tC2Q: 0.382, 1.982%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.825</td>
</tr>
<tr>
<td class="label">From</td>
<td>la132_de/inst_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>la132_mem/storeq_size_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2737</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_de/inst_5_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>322</td>
<td>la132_de/inst_5_s0/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n1918_s0/I1</td>
</tr>
<tr>
<td>2.077</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>la132_de/n1918_s0/COUT</td>
</tr>
<tr>
<td>2.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>la132_de/n1919_s0/CIN</td>
</tr>
<tr>
<td>2.127</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>la132_de/n1919_s0/COUT</td>
</tr>
<tr>
<td>2.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n1920_s0/CIN</td>
</tr>
<tr>
<td>2.177</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n1920_s0/COUT</td>
</tr>
<tr>
<td>2.177</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n1921_s0/CIN</td>
</tr>
<tr>
<td>2.227</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n1921_s0/COUT</td>
</tr>
<tr>
<td>2.227</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n1922_s0/CIN</td>
</tr>
<tr>
<td>2.277</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n1922_s0/COUT</td>
</tr>
<tr>
<td>2.484</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_de/r0_value_31_s28/I2</td>
</tr>
<tr>
<td>2.991</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/r0_value_31_s28/F</td>
</tr>
<tr>
<td>3.197</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_de/r0_value_31_s12/I2</td>
</tr>
<tr>
<td>3.705</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>la132_de/r0_value_31_s12/F</td>
</tr>
<tr>
<td>3.911</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_de/r0_value_31_s4/I3</td>
</tr>
<tr>
<td>4.200</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>la132_de/r0_value_31_s4/F</td>
</tr>
<tr>
<td>4.406</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_de/r0_value_1_s2/I3</td>
</tr>
<tr>
<td>4.695</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/r0_value_1_s2/F</td>
</tr>
<tr>
<td>4.901</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_de/r0_value_1_s0/I2</td>
</tr>
<tr>
<td>5.409</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>la132_de/r0_value_1_s0/F</td>
</tr>
<tr>
<td>5.615</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_de/lsa_add_src1_1_s0/I1</td>
</tr>
<tr>
<td>6.183</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/lsa_add_src1_1_s0/F</td>
</tr>
<tr>
<td>6.389</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/lsa_add_res_1_s/I0</td>
</tr>
<tr>
<td>6.984</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>la132_de/lsa_add_res_1_s/COUT</td>
</tr>
<tr>
<td>6.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_69_s/CIN</td>
</tr>
<tr>
<td>7.034</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_69_s/COUT</td>
</tr>
<tr>
<td>7.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_70_s/CIN</td>
</tr>
<tr>
<td>7.084</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_70_s/COUT</td>
</tr>
<tr>
<td>7.084</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_71_s/CIN</td>
</tr>
<tr>
<td>7.134</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_71_s/COUT</td>
</tr>
<tr>
<td>7.134</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_72_s/CIN</td>
</tr>
<tr>
<td>7.184</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_72_s/COUT</td>
</tr>
<tr>
<td>7.184</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_73_s/CIN</td>
</tr>
<tr>
<td>7.234</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_73_s/COUT</td>
</tr>
<tr>
<td>7.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_74_s/CIN</td>
</tr>
<tr>
<td>7.284</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_74_s/COUT</td>
</tr>
<tr>
<td>7.284</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_75_s/CIN</td>
</tr>
<tr>
<td>7.334</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_75_s/COUT</td>
</tr>
<tr>
<td>7.334</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_76_s/CIN</td>
</tr>
<tr>
<td>7.384</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_76_s/COUT</td>
</tr>
<tr>
<td>7.384</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_77_s/CIN</td>
</tr>
<tr>
<td>7.434</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_77_s/COUT</td>
</tr>
<tr>
<td>7.434</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_78_s/CIN</td>
</tr>
<tr>
<td>7.484</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_78_s/COUT</td>
</tr>
<tr>
<td>7.484</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_79_s/CIN</td>
</tr>
<tr>
<td>7.534</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_79_s/COUT</td>
</tr>
<tr>
<td>7.534</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_80_s/CIN</td>
</tr>
<tr>
<td>7.584</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_80_s/COUT</td>
</tr>
<tr>
<td>7.584</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_81_s/CIN</td>
</tr>
<tr>
<td>7.634</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_81_s/COUT</td>
</tr>
<tr>
<td>7.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_82_s/CIN</td>
</tr>
<tr>
<td>7.684</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_82_s/COUT</td>
</tr>
<tr>
<td>7.684</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_83_s/CIN</td>
</tr>
<tr>
<td>7.734</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_83_s/COUT</td>
</tr>
<tr>
<td>7.734</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_84_s/CIN</td>
</tr>
<tr>
<td>7.784</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_84_s/COUT</td>
</tr>
<tr>
<td>7.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_85_s/CIN</td>
</tr>
<tr>
<td>7.834</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_85_s/COUT</td>
</tr>
<tr>
<td>7.834</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_86_s/CIN</td>
</tr>
<tr>
<td>7.884</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_86_s/COUT</td>
</tr>
<tr>
<td>7.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_87_s/CIN</td>
</tr>
<tr>
<td>7.934</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_87_s/COUT</td>
</tr>
<tr>
<td>7.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_88_s/CIN</td>
</tr>
<tr>
<td>7.984</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_88_s/COUT</td>
</tr>
<tr>
<td>7.984</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_89_s/CIN</td>
</tr>
<tr>
<td>8.034</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_89_s/COUT</td>
</tr>
<tr>
<td>8.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_90_s/CIN</td>
</tr>
<tr>
<td>8.084</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_90_s/COUT</td>
</tr>
<tr>
<td>8.084</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_91_s/CIN</td>
</tr>
<tr>
<td>8.134</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_91_s/COUT</td>
</tr>
<tr>
<td>8.134</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_92_s/CIN</td>
</tr>
<tr>
<td>8.184</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_92_s/COUT</td>
</tr>
<tr>
<td>8.184</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_93_s/CIN</td>
</tr>
<tr>
<td>8.428</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>la132_de/mem2ifc_bus_93_s/SUM</td>
</tr>
<tr>
<td>8.634</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s167/I0</td>
</tr>
<tr>
<td>9.213</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s167/F</td>
</tr>
<tr>
<td>9.419</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s158/I2</td>
</tr>
<tr>
<td>9.926</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s158/F</td>
</tr>
<tr>
<td>10.133</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s137/I3</td>
</tr>
<tr>
<td>10.421</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s137/F</td>
</tr>
<tr>
<td>10.628</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s106/I3</td>
</tr>
<tr>
<td>10.916</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s106/F</td>
</tr>
<tr>
<td>11.123</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s73/I1</td>
</tr>
<tr>
<td>11.690</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s73/F</td>
</tr>
<tr>
<td>11.896</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s42/I0</td>
</tr>
<tr>
<td>12.475</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s42/F</td>
</tr>
<tr>
<td>12.681</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s19/I0</td>
</tr>
<tr>
<td>13.260</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s19/F</td>
</tr>
<tr>
<td>13.466</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s3/I3</td>
</tr>
<tr>
<td>13.755</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s3/F</td>
</tr>
<tr>
<td>13.961</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s/I3</td>
</tr>
<tr>
<td>14.250</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s/F</td>
</tr>
<tr>
<td>14.456</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_mem/n2030_s7/I1</td>
</tr>
<tr>
<td>15.024</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>la132_mem/n2030_s7/F</td>
</tr>
<tr>
<td>15.230</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/dcc_axi_araddr_28_s0/I0</td>
</tr>
<tr>
<td>15.809</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>la132_axi_ifc/la132_axi_sysbus/dcc_axi_araddr_28_s0/F</td>
</tr>
<tr>
<td>16.015</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/gen_no_dcc.la132_dcache/axi_wr_go_s3/I0</td>
</tr>
<tr>
<td>16.594</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>la132_axi_ifc/la132_axi_sysbus/gen_no_dcc.la132_dcache/axi_wr_go_s3/F</td>
</tr>
<tr>
<td>16.800</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_mem/mem_st_go_sq_s10/I3</td>
</tr>
<tr>
<td>17.089</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_mem/mem_st_go_sq_s10/F</td>
</tr>
<tr>
<td>17.295</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_mem/mem_st_go_sq_s5/I0</td>
</tr>
<tr>
<td>17.874</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_mem/mem_st_go_sq_s5/F</td>
</tr>
<tr>
<td>18.080</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_mem/mem_st_go_sq_s1/I0</td>
</tr>
<tr>
<td>18.659</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>la132_mem/mem_st_go_sq_s1/F</td>
</tr>
<tr>
<td>18.865</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_mem/n1775_s0/I0</td>
</tr>
<tr>
<td>19.444</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>la132_mem/n1775_s0/F</td>
</tr>
<tr>
<td>19.650</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_mem/n1781_s0/I2</td>
</tr>
<tr>
<td>20.158</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_mem/n1781_s0/F</td>
</tr>
<tr>
<td>20.364</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_mem/storeq_size_0_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2737</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_mem/storeq_size_0_s1/CLK</td>
</tr>
<tr>
<td>10.825</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>la132_mem/storeq_size_0_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>31</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 13.730, 70.501%; route: 5.363, 27.535%; tC2Q: 0.382, 1.964%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-9.539</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>20.364</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>10.825</td>
</tr>
<tr>
<td class="label">From</td>
<td>la132_de/inst_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>la132_mem/storeq_size_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2737</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>0.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_de/inst_5_s0/CLK</td>
</tr>
<tr>
<td>1.271</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>322</td>
<td>la132_de/inst_5_s0/Q</td>
</tr>
<tr>
<td>1.477</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n1918_s0/I1</td>
</tr>
<tr>
<td>2.077</td>
<td>0.600</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>la132_de/n1918_s0/COUT</td>
</tr>
<tr>
<td>2.077</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>la132_de/n1919_s0/CIN</td>
</tr>
<tr>
<td>2.127</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>la132_de/n1919_s0/COUT</td>
</tr>
<tr>
<td>2.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n1920_s0/CIN</td>
</tr>
<tr>
<td>2.177</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n1920_s0/COUT</td>
</tr>
<tr>
<td>2.177</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n1921_s0/CIN</td>
</tr>
<tr>
<td>2.227</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/n1921_s0/COUT</td>
</tr>
<tr>
<td>2.227</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n1922_s0/CIN</td>
</tr>
<tr>
<td>2.277</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>la132_de/n1922_s0/COUT</td>
</tr>
<tr>
<td>2.484</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_de/r0_value_31_s28/I2</td>
</tr>
<tr>
<td>2.991</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/r0_value_31_s28/F</td>
</tr>
<tr>
<td>3.197</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_de/r0_value_31_s12/I2</td>
</tr>
<tr>
<td>3.705</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>la132_de/r0_value_31_s12/F</td>
</tr>
<tr>
<td>3.911</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_de/r0_value_31_s4/I3</td>
</tr>
<tr>
<td>4.200</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>52</td>
<td>la132_de/r0_value_31_s4/F</td>
</tr>
<tr>
<td>4.406</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_de/r0_value_1_s2/I3</td>
</tr>
<tr>
<td>4.695</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/r0_value_1_s2/F</td>
</tr>
<tr>
<td>4.901</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_de/r0_value_1_s0/I2</td>
</tr>
<tr>
<td>5.409</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>26</td>
<td>la132_de/r0_value_1_s0/F</td>
</tr>
<tr>
<td>5.615</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_de/lsa_add_src1_1_s0/I1</td>
</tr>
<tr>
<td>6.183</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/lsa_add_src1_1_s0/F</td>
</tr>
<tr>
<td>6.389</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/lsa_add_res_1_s/I0</td>
</tr>
<tr>
<td>6.984</td>
<td>0.595</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>la132_de/lsa_add_res_1_s/COUT</td>
</tr>
<tr>
<td>6.984</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_69_s/CIN</td>
</tr>
<tr>
<td>7.034</td>
<td>0.050</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_69_s/COUT</td>
</tr>
<tr>
<td>7.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_70_s/CIN</td>
</tr>
<tr>
<td>7.084</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_70_s/COUT</td>
</tr>
<tr>
<td>7.084</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_71_s/CIN</td>
</tr>
<tr>
<td>7.134</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_71_s/COUT</td>
</tr>
<tr>
<td>7.134</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_72_s/CIN</td>
</tr>
<tr>
<td>7.184</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_72_s/COUT</td>
</tr>
<tr>
<td>7.184</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_73_s/CIN</td>
</tr>
<tr>
<td>7.234</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_73_s/COUT</td>
</tr>
<tr>
<td>7.234</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_74_s/CIN</td>
</tr>
<tr>
<td>7.284</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_74_s/COUT</td>
</tr>
<tr>
<td>7.284</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_75_s/CIN</td>
</tr>
<tr>
<td>7.334</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_75_s/COUT</td>
</tr>
<tr>
<td>7.334</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_76_s/CIN</td>
</tr>
<tr>
<td>7.384</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_76_s/COUT</td>
</tr>
<tr>
<td>7.384</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_77_s/CIN</td>
</tr>
<tr>
<td>7.434</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_77_s/COUT</td>
</tr>
<tr>
<td>7.434</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_78_s/CIN</td>
</tr>
<tr>
<td>7.484</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_78_s/COUT</td>
</tr>
<tr>
<td>7.484</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_79_s/CIN</td>
</tr>
<tr>
<td>7.534</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_79_s/COUT</td>
</tr>
<tr>
<td>7.534</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_80_s/CIN</td>
</tr>
<tr>
<td>7.584</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_80_s/COUT</td>
</tr>
<tr>
<td>7.584</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_81_s/CIN</td>
</tr>
<tr>
<td>7.634</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_81_s/COUT</td>
</tr>
<tr>
<td>7.634</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_82_s/CIN</td>
</tr>
<tr>
<td>7.684</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_82_s/COUT</td>
</tr>
<tr>
<td>7.684</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_83_s/CIN</td>
</tr>
<tr>
<td>7.734</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_83_s/COUT</td>
</tr>
<tr>
<td>7.734</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_84_s/CIN</td>
</tr>
<tr>
<td>7.784</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_84_s/COUT</td>
</tr>
<tr>
<td>7.784</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_85_s/CIN</td>
</tr>
<tr>
<td>7.834</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_85_s/COUT</td>
</tr>
<tr>
<td>7.834</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_86_s/CIN</td>
</tr>
<tr>
<td>7.884</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_86_s/COUT</td>
</tr>
<tr>
<td>7.884</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_87_s/CIN</td>
</tr>
<tr>
<td>7.934</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_87_s/COUT</td>
</tr>
<tr>
<td>7.934</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_88_s/CIN</td>
</tr>
<tr>
<td>7.984</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_88_s/COUT</td>
</tr>
<tr>
<td>7.984</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_89_s/CIN</td>
</tr>
<tr>
<td>8.034</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_89_s/COUT</td>
</tr>
<tr>
<td>8.034</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_90_s/CIN</td>
</tr>
<tr>
<td>8.084</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_90_s/COUT</td>
</tr>
<tr>
<td>8.084</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_91_s/CIN</td>
</tr>
<tr>
<td>8.134</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_91_s/COUT</td>
</tr>
<tr>
<td>8.134</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_92_s/CIN</td>
</tr>
<tr>
<td>8.184</td>
<td>0.050</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_de/mem2ifc_bus_92_s/COUT</td>
</tr>
<tr>
<td>8.184</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>la132_de/mem2ifc_bus_93_s/CIN</td>
</tr>
<tr>
<td>8.428</td>
<td>0.244</td>
<td>tINS</td>
<td>RR</td>
<td>14</td>
<td>la132_de/mem2ifc_bus_93_s/SUM</td>
</tr>
<tr>
<td>8.634</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s167/I0</td>
</tr>
<tr>
<td>9.213</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s167/F</td>
</tr>
<tr>
<td>9.419</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s158/I2</td>
</tr>
<tr>
<td>9.926</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s158/F</td>
</tr>
<tr>
<td>10.133</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s137/I3</td>
</tr>
<tr>
<td>10.421</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s137/F</td>
</tr>
<tr>
<td>10.628</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s106/I3</td>
</tr>
<tr>
<td>10.916</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s106/F</td>
</tr>
<tr>
<td>11.123</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s73/I1</td>
</tr>
<tr>
<td>11.690</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s73/F</td>
</tr>
<tr>
<td>11.896</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s42/I0</td>
</tr>
<tr>
<td>12.475</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s42/F</td>
</tr>
<tr>
<td>12.681</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s19/I0</td>
</tr>
<tr>
<td>13.260</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s19/F</td>
</tr>
<tr>
<td>13.466</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s3/I3</td>
</tr>
<tr>
<td>13.755</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s3/F</td>
</tr>
<tr>
<td>13.961</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s/I3</td>
</tr>
<tr>
<td>14.250</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>la132_axi_ifc/mald_addr_sel/de_mald_hit_dbus_s/F</td>
</tr>
<tr>
<td>14.456</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_mem/n2030_s7/I1</td>
</tr>
<tr>
<td>15.024</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>44</td>
<td>la132_mem/n2030_s7/F</td>
</tr>
<tr>
<td>15.230</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/dcc_axi_araddr_28_s0/I0</td>
</tr>
<tr>
<td>15.809</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>la132_axi_ifc/la132_axi_sysbus/dcc_axi_araddr_28_s0/F</td>
</tr>
<tr>
<td>16.015</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_axi_ifc/la132_axi_sysbus/gen_no_dcc.la132_dcache/axi_wr_go_s3/I0</td>
</tr>
<tr>
<td>16.594</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>la132_axi_ifc/la132_axi_sysbus/gen_no_dcc.la132_dcache/axi_wr_go_s3/F</td>
</tr>
<tr>
<td>16.800</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_mem/mem_st_go_sq_s10/I3</td>
</tr>
<tr>
<td>17.089</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_mem/mem_st_go_sq_s10/F</td>
</tr>
<tr>
<td>17.295</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_mem/mem_st_go_sq_s5/I0</td>
</tr>
<tr>
<td>17.874</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_mem/mem_st_go_sq_s5/F</td>
</tr>
<tr>
<td>18.080</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_mem/mem_st_go_sq_s1/I0</td>
</tr>
<tr>
<td>18.659</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>6</td>
<td>la132_mem/mem_st_go_sq_s1/F</td>
</tr>
<tr>
<td>18.865</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_mem/n1775_s0/I0</td>
</tr>
<tr>
<td>19.444</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>la132_mem/n1775_s0/F</td>
</tr>
<tr>
<td>19.650</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_mem/n1780_s0/I2</td>
</tr>
<tr>
<td>20.158</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>la132_mem/n1780_s0/F</td>
</tr>
<tr>
<td>20.364</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_mem/storeq_size_1_s1/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>2737</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>10.889</td>
<td>0.206</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>la132_mem/storeq_size_1_s1/CLK</td>
</tr>
<tr>
<td>10.825</td>
<td>-0.064</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>la132_mem/storeq_size_1_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>31</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 13.730, 70.501%; route: 5.363, 27.535%; tC2Q: 0.382, 1.964%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.683, 76.793%; route: 0.206, 23.207%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
