################################################################################
#
# This file has been generated by SpyGlass:
#     Report Created by: Vsd22113
#     Report Created on: Wed Dec 21 01:05:59 2022
#     Working Directory: /home/user2/Vsd22/Vsd22113/Desktop/HW4_2/build
#     Report Location  : ./spyglass-1/cdc/cdc_verify/spyglass_reports/clock-reset/adv_cdc.reg
#     SpyGlass Version : SpyGlass_vQ-2020.03
#     Policy Name      : clock-reset(SpyGlass_vQ-2020.03)
#     Comment          : Generated by clock-reset
#
################################################################################

################################################################################
#   Purpose:
#    This report contains important information on registers in a design that
#    are relevant for functional analysis.
#   Format:
#    This report contains the following sections :
#    Section A: Clocks in the design
#      Lists all the clocks in the design.
#      An integer ID number is assigned to each clock.
#    Section B: Resets in the design
#      Lists all the synchronous and asynchronous resets in the design.
#      An integer ID number is assigned to each reset.
#    Section C: Initial State (after primary sets/resets are applied)
#      Lists the initial state of sequential elements.
#    Section D: Uninitialized Sequential Elements 
#      Lists the uninitialised sequential elements along with the pin values.
#################################################################################


################################################################################

Section A: Clocks in the design
===============================

(Clock Name)             ;  (Clock-ID)
--------------------------------------
top.clk2                 ;  1
top.clk                  ;  2

################################################################################

Section B: Resets in the design
===============================

(Reset Name)             ;  (Reset-ID)
--------------------------------------
top.rst                  ;  1
top.rst2                 ;  2

################################################################################

Section C: Initial State
================================================================

(Name)                                     ; (Initial value)     ; (Initialization Phase)    ; (Clock ID) ; (Reset ID) ; (File Name)              ; (Line No.)
--------------------------------------------------------------------------------------------------------------------------------------------------------------
top.IM1.s_slave[1:0]                       ; 00                  ; After Clock Simulation    ; (2)        ; (1)        ; ../src/SRAM_wrapper.sv   ; 40 
top.IM1.reg_ARID[7:0]                      ; 00000000            ; After Clock Simulation    ; (2)        ; (1)        ; ../src/SRAM_wrapper.sv   ; 108 
top.IM1.reg_AWID[7:0]                      ; 00000000            ; After Clock Simulation    ; (2)        ; (1)        ; ../src/SRAM_wrapper.sv   ; 109 
top.IM1.reg_ARLEN[3:0]                     ; 0000                ; After Clock Simulation    ; (2)        ; (1)        ; ../src/SRAM_wrapper.sv   ; 124 
top.IM1.reg_AWLEN[3:0]                     ; 0000                ; After Clock Simulation    ; (2)        ; (1)        ; ../src/SRAM_wrapper.sv   ; 125 
top.IM1.cnt[3:0]                           ; 0000                ; After Clock Simulation    ; (2)        ; (1)        ; ../src/SRAM_wrapper.sv   ; 138 
top.IM1.reg_RADDR[13:0]                    ; 00000000000000      ; After Clock Simulation    ; (2)        ; (1)        ; ../src/SRAM_wrapper.sv   ; 178 
top.IM1.reg_WADDR[13:0]                    ; 00000000000000      ; After Clock Simulation    ; (2)        ; (1)        ; ../src/SRAM_wrapper.sv   ; 179 
top.ROM_wrapper.slave_status[1:0]          ; 00                  ; After Clock Simulation    ; (2)        ; (1)        ; ../src/ROM_wrapper.sv    ; 45 
top.ROM_wrapper.reg_ARID[7:0]              ; 00000000            ; After Clock Simulation    ; (2)        ; (1)        ; ../src/ROM_wrapper.sv    ; 112 
top.ROM_wrapper.reg_AWID[7:0]              ; 00000000            ; After Clock Simulation    ; (2)        ; (1)        ; ../src/ROM_wrapper.sv    ; 113 
top.ROM_wrapper.reg_ARLEN[3:0]             ; 0000                ; After Clock Simulation    ; (2)        ; (1)        ; ../src/ROM_wrapper.sv    ; 126 
top.ROM_wrapper.reg_AWLEN[3:0]             ; 0000                ; After Clock Simulation    ; (2)        ; (1)        ; ../src/ROM_wrapper.sv    ; 127 
top.ROM_wrapper.cnt[3:0]                   ; 0000                ; After Clock Simulation    ; (2)        ; (1)        ; ../src/ROM_wrapper.sv    ; 139 
top.ROM_wrapper.reg_RADDR[13:0]            ; 00000000000000      ; After Clock Simulation    ; (2)        ; (1)        ; ../src/ROM_wrapper.sv    ; 177 
top.ROM_wrapper.reg_WADDR[13:0]            ; 00000000000000      ; After Clock Simulation    ; (2)        ; (1)        ; ../src/ROM_wrapper.sv    ; 178 
top.DRAM_wrapper.slave_state[2:0]          ; 000                 ; After Clock Simulation    ; (2)        ; (1)        ; ../src/DRAM_wrapper.sv   ; 62 
top.DRAM_wrapper.delay_cnt[2:0]            ; 000                 ; After Clock Simulation    ; (2)        ; (1)        ; ../src/DRAM_wrapper.sv   ; 132 
top.DRAM_wrapper.write                     ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/DRAM_wrapper.sv   ; 53 
top.DRAM_wrapper.reg_ADDR[31:0]            ; 00000000000000000000000000000000; After Clock Simulation    ; (2)        ; (1)        ; ../src/DRAM_wrapper.sv   ; 116 
top.DRAM_wrapper.reg_ID[3:0]               ; 0000                ; After Clock Simulation    ; (NULL)     ; (1)        ; ../src/DRAM_wrapper.sv   ; 115 
top.DRAM_wrapper.reg_ID[5:4]               ; 00                  ; After Clock Simulation    ; (2)        ; (1)        ; ../src/DRAM_wrapper.sv   ; 115 
top.DRAM_wrapper.reg_ID[7:6]               ; 00                  ; After Clock Simulation    ; (NULL)     ; (1)        ; ../src/DRAM_wrapper.sv   ; 115 
top.DRAM_wrapper.reg_BURST[0]              ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/DRAM_wrapper.sv   ; 119 
top.DRAM_wrapper.reg_BURST[1]              ; 0                   ; After Clock Simulation    ; (NULL)     ; (1)        ; ../src/DRAM_wrapper.sv   ; 119 
top.DRAM_wrapper.reg_LEN[1:0]              ; 00                  ; After Clock Simulation    ; (2)        ; (1)        ; ../src/DRAM_wrapper.sv   ; 117 
top.DRAM_wrapper.reg_LEN[3:2]              ; 00                  ; After Clock Simulation    ; (NULL)     ; (1)        ; ../src/DRAM_wrapper.sv   ; 117 
top.DRAM_wrapper.reg_SIZE[0]               ; 0                   ; After Clock Simulation    ; (NULL)     ; (1)        ; ../src/DRAM_wrapper.sv   ; 118 
top.DRAM_wrapper.reg_SIZE[1]               ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/DRAM_wrapper.sv   ; 118 
top.DRAM_wrapper.reg_SIZE[2]               ; 0                   ; After Clock Simulation    ; (NULL)     ; (1)        ; ../src/DRAM_wrapper.sv   ; 118 
top.DRAM_wrapper.read_cnt[3:0]             ; 0000                ; After Clock Simulation    ; (2)        ; (1)        ; ../src/DRAM_wrapper.sv   ; 145 
top.DRAM_wrapper.reg_WDATA[31:0]           ; 00000000000000000000000000000000; After Clock Simulation    ; (2)        ; (1)        ; ../src/DRAM_wrapper.sv   ; 153 
top.DRAM_wrapper.reg_RDATA[31:0]           ; 00000000000000000000000000000000; After Clock Simulation    ; (2)        ; (1)        ; ../src/DRAM_wrapper.sv   ; 257 
top.DM1.s_slave[1:0]                       ; 00                  ; After Clock Simulation    ; (2)        ; (1)        ; ../src/SRAM_wrapper.sv   ; 40 
top.DM1.reg_ARID[7:0]                      ; 00000000            ; After Clock Simulation    ; (2)        ; (1)        ; ../src/SRAM_wrapper.sv   ; 108 
top.DM1.reg_AWID[7:0]                      ; 00000000            ; After Clock Simulation    ; (2)        ; (1)        ; ../src/SRAM_wrapper.sv   ; 109 
top.DM1.reg_ARLEN[3:0]                     ; 0000                ; After Clock Simulation    ; (2)        ; (1)        ; ../src/SRAM_wrapper.sv   ; 124 
top.DM1.reg_AWLEN[3:0]                     ; 0000                ; After Clock Simulation    ; (2)        ; (1)        ; ../src/SRAM_wrapper.sv   ; 125 
top.DM1.cnt[3:0]                           ; 0000                ; After Clock Simulation    ; (2)        ; (1)        ; ../src/SRAM_wrapper.sv   ; 138 
top.DM1.reg_RADDR[13:0]                    ; 00000000000000      ; After Clock Simulation    ; (2)        ; (1)        ; ../src/SRAM_wrapper.sv   ; 178 
top.DM1.reg_WADDR[13:0]                    ; 00000000000000      ; After Clock Simulation    ; (2)        ; (1)        ; ../src/SRAM_wrapper.sv   ; 179 
top.WDT_wrapper.WDT.wdlive                 ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/WDT.sv            ; 37 
top.WDT_wrapper.WDT.wtocnt[31:0]           ; 00000000000000000000000000000000; After Clock Simulation    ; (2)        ; (1)        ; ../src/WDT.sv            ; 38 
top.WDT_wrapper.WDT.cont[2:0]              ; 000                 ; After Clock Simulation    ; (2)        ; (1)        ; ../src/WDT.sv            ; 41 
top.WDT_wrapper.s_slave[1:0]               ; 00                  ; After Clock Simulation    ; (2)        ; (1)        ; ../src/WDT_wrapper.sv    ; 35 
top.WDT_wrapper.reg_ARID[7:0]              ; 00000000            ; After Clock Simulation    ; (2)        ; (1)        ; ../src/WDT_wrapper.sv    ; 103 
top.WDT_wrapper.reg_AWID[7:0]              ; 00000000            ; After Clock Simulation    ; (2)        ; (1)        ; ../src/WDT_wrapper.sv    ; 104 
top.WDT_wrapper.reg_ARLEN[3:0]             ; 0000                ; After Clock Simulation    ; (2)        ; (1)        ; ../src/WDT_wrapper.sv    ; 119 
top.WDT_wrapper.reg_AWLEN[3:0]             ; 0000                ; After Clock Simulation    ; (2)        ; (1)        ; ../src/WDT_wrapper.sv    ; 120 
top.WDT_wrapper.cnt[3:0]                   ; 0000                ; After Clock Simulation    ; (2)        ; (1)        ; ../src/WDT_wrapper.sv    ; 133 
top.WDT_wrapper.reg_ADDR[31:0]             ; 00000000000000000000000000000000; After Clock Simulation    ; (2)        ; (1)        ; ../src/WDT_wrapper.sv    ; 147 
top.WDT_wrapper.WDEN                       ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/WDT_wrapper.sv    ; 163 
top.WDT_wrapper.WDLIVE                     ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/WDT_wrapper.sv    ; 165 
top.WDT_wrapper.WDOCNT[31:0]               ; 00000000000000000000000000000000; After Clock Simulation    ; (2)        ; (1)        ; ../src/WDT_wrapper.sv    ; 167 
top.sensor_wrapper.sensor_ctrl.counter[5:0]; 000000              ; After Clock Simulation    ; (2)        ; (1)        ; ../src/sensor_ctrl.sv    ; 35 
top.sensor_wrapper.sensor_ctrl.full        ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/sensor_ctrl.sv    ; 61 
top.sensor_wrapper.sensor_ctrl.mem[0:2047] ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000; After Clock Simulation    ; (2)        ; (1)        : ../src/sensor_ctrl.sv    ; 51 
top.sensor_wrapper.s_slave[1:0]            ; 00                  ; After Clock Simulation    ; (2)        ; (1)        ; ../src/sensor_wrapper.sv ; 37 
top.sensor_wrapper.reg_ARID[7:0]           ; 00000000            ; After Clock Simulation    ; (2)        ; (1)        ; ../src/sensor_wrapper.sv ; 105 
top.sensor_wrapper.reg_AWID[7:0]           ; 00000000            ; After Clock Simulation    ; (2)        ; (1)        ; ../src/sensor_wrapper.sv ; 106 
top.sensor_wrapper.reg_ARLEN[3:0]          ; 0000                ; After Clock Simulation    ; (2)        ; (1)        ; ../src/sensor_wrapper.sv ; 121 
top.sensor_wrapper.reg_AWLEN[3:0]          ; 0000                ; After Clock Simulation    ; (2)        ; (1)        ; ../src/sensor_wrapper.sv ; 122 
top.sensor_wrapper.cnt[3:0]                ; 0000                ; After Clock Simulation    ; (2)        ; (1)        ; ../src/sensor_wrapper.sv ; 135 
top.sensor_wrapper.reg_ADDR[31:0]          ; 00000000000000000000000000000000; After Clock Simulation    ; (2)        ; (1)        ; ../src/sensor_wrapper.sv ; 146 
top.sensor_wrapper.sctrl_en                ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/sensor_wrapper.sv ; 159 
top.sensor_wrapper.sctrl_clear             ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/sensor_wrapper.sv ; 161 
top.AXI.WR.lock_S0                         ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/AXI/WriteRespon.sv; 35 
top.AXI.WR.lock_S1                         ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/AXI/WriteRespon.sv; 36 
top.AXI.WR.lock_S2                         ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/AXI/WriteRespon.sv; 37 
top.AXI.WR.lock_S3                         ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/AXI/WriteRespon.sv; 38 
top.AXI.WR.lock_S4                         ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/AXI/WriteRespon.sv; 39 
top.AXI.WR.lock_S5                         ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/AXI/WriteRespon.sv; 40 
top.AXI.WR.lock_SDEFAULT                   ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/AXI/WriteRespon.sv; 41 
top.AXI.WD.reg_WVALID_S0                   ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/AXI/WriteData.sv  ; 74 
top.AXI.WD.reg_WVALID_S1                   ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/AXI/WriteData.sv  ; 75 
top.AXI.WD.reg_WVALID_S2                   ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/AXI/WriteData.sv  ; 76 
top.AXI.WD.reg_WVALID_S3                   ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/AXI/WriteData.sv  ; 77 
top.AXI.WD.reg_WVALID_S4                   ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/AXI/WriteData.sv  ; 78 
top.AXI.WD.reg_WVALID_S5                   ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/AXI/WriteData.sv  ; 79 
top.AXI.WD.reg_WVALID_SD                   ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/AXI/WriteData.sv  ; 80 
top.AXI.DS.s_slave[1:0]                    ; 00                  ; After Clock Simulation    ; (2)        ; (1)        ; ../src/AXI/DefaultSlave.sv; 26 
top.AXI.DS.temp_ARLEN                      ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/AXI/DefaultSlave.sv; 56 
top.AXI.RD.lockS0                          ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/AXI/ReadData.sv   ; 47 
top.AXI.RD.lockS1                          ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/AXI/ReadData.sv   ; 48 
top.AXI.RD.lockS2                          ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/AXI/ReadData.sv   ; 49 
top.AXI.RD.lockS3                          ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/AXI/ReadData.sv   ; 50 
top.AXI.RD.lockS4                          ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/AXI/ReadData.sv   ; 51 
top.AXI.RD.lockS5                          ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/AXI/ReadData.sv   ; 52 
top.AXI.RD.lockSD                          ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/AXI/ReadData.sv   ; 53 
top.AXI.WA.WArbiter.lockM0                 ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/AXI/Arbiter.sv    ; 45 
top.AXI.WA.WArbiter.lockM1                 ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/AXI/Arbiter.sv    ; 46 
top.AXI.RA.RArbiter.lockM0                 ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/AXI/Arbiter.sv    ; 45 
top.AXI.RA.RArbiter.lockM1                 ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/AXI/Arbiter.sv    ; 46 
top.AXI.RA.\VS0.reg_READY                  ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/AXI/ReadAddr.sv   ; 106 
top.AXI.RA.\VS1.reg_READY                  ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/AXI/ReadAddr.sv   ; 107 
top.AXI.RA.\VS2.reg_READY                  ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/AXI/ReadAddr.sv   ; 108 
top.AXI.RA.\VS3.reg_READY                  ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/AXI/ReadAddr.sv   ; 109 
top.AXI.RA.\VS4.reg_READY                  ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/AXI/ReadAddr.sv   ; 111 
top.AXI.RA.\VS5.reg_READY                  ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/AXI/ReadAddr.sv   ; 112 
top.AXI.RA.\VSD.reg_READY                  ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/AXI/ReadAddr.sv   ; 110 
top.AXI.DS.\SD_RD.S_RID [7:0]              ; 00000000            ; After Clock Simulation    ; (2)        ; (1)        ; ../src/AXI/DefaultSlave.sv; 67 
top.AXI.DS.\SD_RD.RLAST                    ; 1                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/AXI/DefaultSlave.sv; 84 
top.AXI.DS.\SD_WR.S_BID [7:0]              ; 00000000            ; After Clock Simulation    ; (2)        ; (1)        ; ../src/AXI/DefaultSlave.sv; 98 
top.CPU_wrapper.M0.s_master[2:0]           ; 000                 ; After Clock Simulation    ; (2)        ; (1)        ; ../src/Master.sv         ; 80 
top.CPU_wrapper.M0.r                       ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/Master.sv         ; 119 
top.CPU_wrapper.M0.w                       ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/Master.sv         ; 119 
top.CPU_wrapper.M0.reg_RDATA[31:0]         ; 00000000000000000000000000000000; After Clock Simulation    ; (2)        ; (1)        ; ../src/Master.sv         ; 144 
top.CPU_wrapper.M1.s_master[2:0]           ; 000                 ; After Clock Simulation    ; (2)        ; (1)        ; ../src/Master.sv         ; 80 
top.CPU_wrapper.M1.r                       ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/Master.sv         ; 119 
top.CPU_wrapper.M1.w                       ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/Master.sv         ; 119 
top.CPU_wrapper.M1.reg_RDATA[31:0]         ; 00000000000000000000000000000000; After Clock Simulation    ; (2)        ; (1)        ; ../src/Master.sv         ; 144 
top.CPU_wrapper.L1CD.DA_in[127:0]          ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000; After Clock Simulation    ; (2)        ; (1)        ; ../src/L1C_data.sv       ; 394 
top.CPU_wrapper.L1CD.DA_write[15:0]        ; 1111111111111111    ; After Clock Simulation    ; (2)        ; (1)        ; ../src/L1C_data.sv       ; 393 
top.CPU_wrapper.L1CD.valid[63:0]           ; 0000000000000000000000000000000000000000000000000000000000000000; After Clock Simulation    ; (2)        ; (1)        ; ../src/L1C_data.sv       ; 187 
top.CPU_wrapper.L1CD.cache_state[2:0]      ; 000                 ; After Clock Simulation    ; (2)        ; (1)        ; ../src/L1C_data.sv       ; 89 
top.CPU_wrapper.L1CD.reg_core_addr[31:0]   ; 00000000000000000000000000000000; After Clock Simulation    ; (2)        ; (1)        ; ../src/L1C_data.sv       ; 67 
top.CPU_wrapper.L1CD.reg_core_write        ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/L1C_data.sv       ; 68 
top.CPU_wrapper.L1CD.reg_core_in[31:0]     ; 00000000000000000000000000000000; After Clock Simulation    ; (2)        ; (1)        ; ../src/L1C_data.sv       ; 69 
top.CPU_wrapper.L1CD.reg_core_type[2:0]    ; 000                 ; After Clock Simulation    ; (2)        ; (1)        ; ../src/L1C_data.sv       ; 70 
top.CPU_wrapper.L1CD.cnt[2:0]              ; 000                 ; After Clock Simulation    ; (2)        ; (1)        ; ../src/L1C_data.sv       ; 163 
top.CPU_wrapper.L1CD.reg_TA_in[21:0]       ; 0000000000000000000000; After Clock Simulation    ; (2)        ; (1)        ; ../src/L1C_data.sv       ; 323 
top.CPU_wrapper.L1CI.valid[63:0]           ; 0000000000000000000000000000000000000000000000000000000000000000; After Clock Simulation    ; (2)        ; (1)        ; ../src/L1C_inst.sv       ; 228 
top.CPU_wrapper.L1CI.cache_state[1:0]      ; 00                  ; After Clock Simulation    ; (2)        ; (1)        ; ../src/L1C_inst.sv       ; 77 
top.CPU_wrapper.L1CI.cnt[2:0]              ; 000                 ; After Clock Simulation    ; (2)        ; (1)        ; ../src/L1C_inst.sv       ; 248 
top.CPU_wrapper.L1CI.cache_hit[31:0]       ; 00000000000000000000000000000000; After Clock Simulation    ; (2)        ; (1)        ; ../src/L1C_inst.sv       ; 64 
top.CPU_wrapper.L1CI.cache_read[31:0]      ; 00000000000000000000000000000000; After Clock Simulation    ; (2)        ; (1)        ; ../src/L1C_inst.sv       ; 68 
top.CPU_wrapper.CPU.EXE.Csr.rdcycle[31:0]  ; 00000000000000000000000000000000; After Clock Simulation    ; (2)        ; (1)        ; ../src/Csr.sv            ; 61 
top.CPU_wrapper.CPU.EXE.Csr.rdcycleh[31:0] ; 00000000000000000000000000000000; After Clock Simulation    ; (2)        ; (1)        ; ../src/Csr.sv            ; 61 
top.CPU_wrapper.CPU.EXE.Csr.rdinstret[31:0]; 00000000000000000000000000000000; After Clock Simulation    ; (2)        ; (1)        ; ../src/Csr.sv            ; 66 
top.CPU_wrapper.CPU.EXE.Csr.rdinstreth[31:0]; 00000000000000000000000000000000; After Clock Simulation    ; (2)        ; (1)        ; ../src/Csr.sv            ; 66 
top.CPU_wrapper.CPU.EXE.Csr.mstatus[31:0]  ; 00000000000000000000000000000000; After Clock Simulation    ; (2)        ; (1)        ; ../src/Csr.sv            ; 137 
top.CPU_wrapper.CPU.EXE.Csr.mie[31:0]      ; 00000000000000000000000000000000; After Clock Simulation    ; (2)        ; (1)        ; ../src/Csr.sv            ; 154 
top.CPU_wrapper.CPU.EXE.Csr.mepc[31:0]     ; 00000000000000000000000000000000; After Clock Simulation    ; (2)        ; (1)        ; ../src/Csr.sv            ; 162 
top.CPU_wrapper.CPU.EXE.Csr.mip[6:0]       ; 0000000             ; After Clock Simulation    ; (NULL)     ; (NULL)     ; ../src/Csr.sv            ; 89 
top.CPU_wrapper.CPU.EXE.Csr.mip[7]         ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/Csr.sv            ; 115 
top.CPU_wrapper.CPU.EXE.Csr.mip[10:8]      ; 000                 ; After Clock Simulation    ; (NULL)     ; (NULL)     ; ../src/Csr.sv            ; 89 
top.CPU_wrapper.CPU.EXE.Csr.mip[11]        ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/Csr.sv            ; 108 
top.CPU_wrapper.CPU.EXE.Csr.mip[31:12]     ; 00000000000000000000; After Clock Simulation    ; (NULL)     ; (NULL)     ; ../src/Csr.sv            ; 89 
top.CPU_wrapper.CPU.ID.RF.Reg[0:1023]      ; 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000; After Clock Simulation    ; (2)        ; (1)        : ../src/RegisterFile.sv   ; 27 
top.CPU_wrapper.CPU.IF.PC.PC_out[31:0]     ; 00000000000000000000000000000000; After Clock Simulation    ; (2)        ; (1)        ; ../src/ProgramCounter.sv ; 15 
top.CPU_wrapper.CPU.EXE.Csr.csrstall       ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/Csr.sv            ; 196 
top.CPU_wrapper.CPU.ID.ID_rs1addr[4:0]     ; 00000               ; After Clock Simulation    ; (2)        ; (1)        ; ../src/ID.sv             ; 140 
top.CPU_wrapper.CPU.ID.ID_rs2addr[4:0]     ; 00000               ; After Clock Simulation    ; (2)        ; (1)        ; ../src/ID.sv             ; 141 
top.CPU_wrapper.CPU.ID.ID_branch[1:0]      ; 00                  ; After Clock Simulation    ; (2)        ; (1)        ; ../src/ID.sv             ; 157 
top.CPU_wrapper.CPU.IF.\IFIDo.IF_pcout [31:0]; 00000000000000000000000000000000; After Clock Simulation    ; (2)        ; (1)        ; ../src/IF.sv             ; 60 
top.CPU_wrapper.CPU.IF.\IFIDo.IF_instrout [31:0]; 00000000000000000000000000000000; After Clock Simulation    ; (2)        ; (1)        ; ../src/IF.sv             ; 65 
top.CPU_wrapper.CPU.ID.\IDEXEo.ID_pcout [31:0]; 00000000000000000000000000000000; After Clock Simulation    ; (2)        ; (1)        ; ../src/ID.sv             ; 128 
top.CPU_wrapper.CPU.ID.\IDEXEo.ID_rs1data [31:0]; 00000000000000000000000000000000; After Clock Simulation    ; (2)        ; (1)        ; ../src/ID.sv             ; 129 
top.CPU_wrapper.CPU.ID.\IDEXEo.ID_rs2data [31:0]; 00000000000000000000000000000000; After Clock Simulation    ; (2)        ; (1)        ; ../src/ID.sv             ; 130 
top.CPU_wrapper.CPU.ID.\IDEXEo.ID_imm [31:0]; 00000000000000000000000000000000; After Clock Simulation    ; (2)        ; (1)        ; ../src/ID.sv             ; 131 
top.CPU_wrapper.CPU.ID.\IDEXEo.ID_csraddr [11:0]; 000000000000        ; After Clock Simulation    ; (2)        ; (1)        ; ../src/ID.sv             ; 156 
top.CPU_wrapper.CPU.ID.\IDEXEo.ID_Funct7 [6:0]; 0000000             ; After Clock Simulation    ; (2)        ; (1)        ; ../src/ID.sv             ; 133 
top.CPU_wrapper.CPU.ID.\IDEXEo.ID_rdaddr [4:0]; 00000               ; After Clock Simulation    ; (2)        ; (1)        ; ../src/ID.sv             ; 134 
top.CPU_wrapper.CPU.ID.\IDEXEo.ID_Funct3 [2:0]; 000                 ; After Clock Simulation    ; (2)        ; (1)        ; ../src/ID.sv             ; 132 
top.CPU_wrapper.CPU.ID.\IDEXEo.ID_ALUOP [2:0]; 000                 ; After Clock Simulation    ; (2)        ; (1)        ; ../src/ID.sv             ; 135 
top.CPU_wrapper.CPU.ID.\IDEXEo.ID_PCtoRegSrc ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/ID.sv             ; 136 
top.CPU_wrapper.CPU.ID.\IDEXEo.ID_ALUSrc   ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/ID.sv             ; 137 
top.CPU_wrapper.CPU.ID.\IDEXEo.ID_rdsrc    ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/ID.sv             ; 138 
top.CPU_wrapper.CPU.ID.\IDEXEo.ID_MemRead  ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/ID.sv             ; 152 
top.CPU_wrapper.CPU.ID.\IDEXEo.ID_MemWrite ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/ID.sv             ; 153 
top.CPU_wrapper.CPU.ID.\IDEXEo.ID_MemtoReg ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/ID.sv             ; 139 
top.CPU_wrapper.CPU.ID.\IDEXEo.ID_RegWrite ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/ID.sv             ; 154 
top.CPU_wrapper.CPU.ID.\IDEXEo.ID_csrweb   ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/ID.sv             ; 155 
top.CPU_wrapper.CPU.EXE.\EXEMEMo.EXE_ALUout [31:0]; 00000000000000000000000000000000; After Clock Simulation    ; (2)        ; (1)        ; ../src/EXE.sv            ; 139 
top.CPU_wrapper.CPU.EXE.\EXEMEMo.EXE_PCtoReg [31:0]; 00000000000000000000000000000000; After Clock Simulation    ; (2)        ; (1)        ; ../src/EXE.sv            ; 135 
top.CPU_wrapper.CPU.EXE.\EXEMEMo.EXE_rs2data [31:0]; 00000000000000000000000000000000; After Clock Simulation    ; (2)        ; (1)        ; ../src/EXE.sv            ; 142 
top.CPU_wrapper.CPU.EXE.\EXEMEMo.EXE_rdaddr [4:0]; 00000               ; After Clock Simulation    ; (2)        ; (1)        ; ../src/EXE.sv            ; 143 
top.CPU_wrapper.CPU.EXE.\EXEMEMo.EXE_Funct3 [2:0]; 000                 ; After Clock Simulation    ; (2)        ; (1)        ; ../src/EXE.sv            ; 144 
top.CPU_wrapper.CPU.EXE.\EXEMEMo.EXE_rdsrc ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/EXE.sv            ; 145 
top.CPU_wrapper.CPU.EXE.\EXEMEMo.EXE_MemRead ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/EXE.sv            ; 146 
top.CPU_wrapper.CPU.EXE.\EXEMEMo.EXE_MemWrite ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/EXE.sv            ; 147 
top.CPU_wrapper.CPU.EXE.\EXEMEMo.EXE_MemtoReg ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/EXE.sv            ; 148 
top.CPU_wrapper.CPU.EXE.\EXEMEMo.EXE_RegWrite ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/EXE.sv            ; 149 
top.CPU_wrapper.CPU.MEM.\MEMWBo.MEM_dout [31:0]; 00000000000000000000000000000000; After Clock Simulation    ; (2)        ; (1)        ; ../src/MEM.sv            ; 125 
top.CPU_wrapper.CPU.MEM.\MEMWBo.MEM_rddata [31:0]; 00000000000000000000000000000000; After Clock Simulation    ; (2)        ; (1)        ; ../src/MEM.sv            ; 123 
top.CPU_wrapper.CPU.MEM.\MEMWBo.MEM_rdaddr [4:0]; 00000               ; After Clock Simulation    ; (2)        ; (1)        ; ../src/MEM.sv            ; 118 
top.CPU_wrapper.CPU.MEM.\MEMWBo.MEM_MemtoReg ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/MEM.sv            ; 119 
top.CPU_wrapper.CPU.MEM.\MEMWBo.MEM_RegWrite ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/MEM.sv            ; 120 
top.CPU_wrapper.lock_DM                    ; 0                   ; After Clock Simulation    ; (2)        ; (1)        ; ../src/CPU_wrapper.sv    ; 57 
top.CPU_wrapper.L1CD.core_out[31:0]        ; 00000000000000000000000000000000; After Clock Simulation    ; (2)        ; (1)        ; ../src/L1C_data.sv       ; 213 

################################################################################

################################################################################

Section D: Uninitialized Sequential Elements
=============================================

(Name)                               ; (Async Reset) ; (Async Set) ; (Clock) ; (Enable) ; (Data) ; (Others) ; (Clock ID) ; (Reset ID) ; (File Name)     ; (Line No.)
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
top.WDT_wrapper.WDT.count[31:0]      ; -             ; -           ; -       ; -        ; -      ; yes      ; (1)        ; (2)        ; ../src/WDT.sv   ; 82
top.WDT_wrapper.WDT.wden             ; -             ; -           ; -       ; -        ; X      ; no       ; (1)        ; (NULL)     ; ../src/WDT.sv   ; 25
top.WDT_wrapper.WDT.wden_temp        ; -             ; -           ; -       ; -        ; -      ; yes      ; (1)        ; (NULL)     ; ../src/WDT.sv   ; 24
top.WDT_wrapper.WDT.wdlive1          ; -             ; -           ; -       ; -        ; -      ; yes      ; (1)        ; (2)        ; ../src/WDT.sv   ; 58
top.WDT_wrapper.WDT.wtocnt1[31:0]    ; -             ; -           ; -       ; -        ; -      ; yes      ; (1)        ; (2)        ; ../src/WDT.sv   ; 64
top.WDT_wrapper.WDT.wdlive2          ; -             ; -           ; -       ; -        ; -      ; yes      ; (1)        ; (2)        ; ../src/WDT.sv   ; 59
top.WDT_wrapper.WDT.wtocnt2[31:0]    ; -             ; -           ; -       ; -        ; -      ; yes      ; (1)        ; (2)        ; ../src/WDT.sv   ; 65
top.WDT_wrapper.WDT.wdlive3          ; -             ; -           ; -       ; -        ; -      ; yes      ; (1)        ; (2)        ; ../src/WDT.sv   ; 60
top.WDT_wrapper.WDT.wtocnt3[31:0]    ; -             ; -           ; -       ; -        ; -      ; yes      ; (1)        ; (2)        ; ../src/WDT.sv   ; 66
top.WDT_wrapper.WDT.wdlive4          ; -             ; -           ; -       ; -        ; -      ; yes      ; (1)        ; (2)        ; ../src/WDT.sv   ; 61
top.WDT_wrapper.WDT.WTO              ; -             ; -           ; -       ; -        ; -      ; yes      ; (1)        ; (2)        ; ../src/WDT.sv   ; 83
top.WDT_wrapper.wto_temp             ; -             ; -           ; -       ; -        ; X      ; no       ; (2)        ; (NULL)     ; ../src/WDT_wrapper.sv; 173
top.WDT_wrapper.wto                  ; -             ; -           ; -       ; -        ; X      ; no       ; (2)        ; (NULL)     ; ../src/WDT_wrapper.sv; 174

################################################################################
