;redcode
;assert 1
	SPL -9, @-62
	MOV -1, <-26
	SUB #0, -5
	SUB 421, 1
	ADD 312, @410
	SPL 0, <-54
	MOV -7, <-20
	SPL 0, #400
	SPL 0, #400
	MOV -9, <-20
	DJN -1, @-20
	SUB 21, @103
	SPL 0, <-54
	SUB -100, -1
	SUB -100, -1
	JMP 100, 16
	SUB -100, -1
	DJN -11, @0
	DJN -11, @0
	SUB @121, 103
	JMN @112, 3
	JMN 21, #103
	SLT 100, -100
	SUB #10, 1
	DJN -301, @-20
	DJN -301, @-20
	DJN 1, #0
	DJN 1, #0
	SLT 312, @410
	SLT 312, @410
	SUB -100, -1
	CMP @121, 103
	SUB -11, <0
	DAT #600, #170
	JMN @12, #201
	CMP #12, @-2
	SUB @121, -103
	DAT #600, #170
	MOV 0, 100
	ADD 210, 30
	SLT 312, @410
	SLT 312, @410
	SUB #0, <-5
	CMP <-0, 8
	SUB @121, 103
	SUB #0, -5
	SUB #0, -5
	SPL -9, @-62
	SUB #0, -5
	ADD 312, @410
	SPL 0, <-54
