Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2.2.1.239.2

Tue May  4 17:29:04 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt SPI_impl_1.twr SPI_impl_1.udb -gui

-----------------------------------------
Design:          peripheral
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
Performance Hardware Data Status:   Advanced       Version 1.0 
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock clk
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {clk} -period 20.8333 [get_pins {H/CLKHF }] 

Operating conditions:
--------------------
    Temperature: 85

1.2  Combinational Loop
========================
None

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "clk"
=======================
create_clock -name {clk} -period 20.8333 [get_pins {H/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk                |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk                               |             Target |          20.833 ns |         48.000 MHz 
                                        | Actual (all paths) |          20.830 ns |         48.008 MHz 
H/CLKHF (MPW)                           |   (50% duty cycle) |          20.830 ns |         48.008 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 88.2151%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
CIPO_i0/D                                |    0.160 ns 
{image_shiftreg_i0_i16/SP   image_shiftreg_i0_i17/SP}              
                                         |    6.371 ns 
{image_shiftreg_i0_i14/SP   image_shiftreg_i0_i15/SP}              
                                         |    6.371 ns 
{image_shiftreg_i0_i12/SP   image_shiftreg_i0_i13/SP}              
                                         |    6.371 ns 
{image_shiftreg_i0_i10/SP   image_shiftreg_i0_i11/SP}              
                                         |    6.371 ns 
{image_shiftreg_i0_i8/SP   image_shiftreg_i0_i9/SP}              
                                         |    6.371 ns 
{image_shiftreg_i0_i6/SP   image_shiftreg_i0_i7/SP}              
                                         |    6.371 ns 
{image_shiftreg_i0_i4/SP   image_shiftreg_i0_i5/SP}              
                                         |    6.371 ns 
{image_shiftreg_i0_i2/SP   image_shiftreg_i0_i3/SP}              
                                         |    6.371 ns 
{image_shiftreg_i0_i0/SP   image_shiftreg_i0_i1/SP}              
                                         |    6.371 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
image_shiftreg_i0_i33/D                  |    1.719 ns 
image_shiftreg_i0_i31/D                  |    1.719 ns 
image_shiftreg_i0_i27/D                  |    1.719 ns 
image_shiftreg_i0_i21/D                  |    1.719 ns 
image_shiftreg_i0_i17/D                  |    1.719 ns 
image_shiftreg_i0_i13/D                  |    1.719 ns 
image_shiftreg_i0_i3/D                   |    1.719 ns 
byte_counter_i0_i2/D                     |    1.719 ns 
byte_counter_i0_i3/D                     |    1.719 ns 
s_i1/D                                   |    1.719 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 2 Start Points         |           Type           
-------------------------------------------------------------------
CIPO_i0/Q                               |          No required time
data_ready_i1/PADDO                     |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         2
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
{image_shiftreg_i0_i0/SR   image_shiftreg_i0_i1/SR}                           
                                        |           No arrival time
{byte_counter_i0_i1/SR   byte_counter_i0_i0/SR}                           
                                        |           No arrival time
{byte_counter_i0_i2/SR   byte_counter_i0_i3/SR}                           
                                        |           No arrival time
{image_shiftreg_i0_i2/SR   image_shiftreg_i0_i3/SR}                           
                                        |           No arrival time
{image_shiftreg_i0_i4/SR   image_shiftreg_i0_i5/SR}                           
                                        |           No arrival time
{image_shiftreg_i0_i6/SR   image_shiftreg_i0_i7/SR}                           
                                        |           No arrival time
{image_shiftreg_i0_i8/SR   image_shiftreg_i0_i9/SR}                           
                                        |           No arrival time
{image_shiftreg_i0_i10/SR   image_shiftreg_i0_i11/SR}                           
                                        |           No arrival time
{image_shiftreg_i0_i12/SR   image_shiftreg_i0_i13/SR}                           
                                        |           No arrival time
{image_shiftreg_i0_i14/SR   image_shiftreg_i0_i15/SR}                           
                                        |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        75
                                        |                          
-------------------------------------------------------------------

3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
led_array[7]                            |                    output
led_array[6]                            |                    output
led_array[5]                            |                    output
led_array[4]                            |                    output
led_array[3]                            |                    output
led_array[2]                            |                    output
led_array[1]                            |                    output
led_array[0]                            |                    output
CIPO                                    |                    output
led                                     |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        11
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : bit_counter__i0/Q  (SLICE_R15C6C)
Path End         : CIPO_i0/D  (SLICE_R15C8C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 8
Delay Ratio      : 77.7% (route), 22.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 0.160 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk                                                          NET DELAY      5.510         5.510  1       



bit_counter__i0/CK->bit_counter__i0/Q     SLICE_R15C6C    CLK_TO_Q1_DELAY  1.391         6.901  40      
bit_counter[0]                                            NET DELAY        2.874         9.775  1       
i1598_3_lut/C->i1598_3_lut/Z              SLICE_R19C8B    D0_TO_F0_DELAY   0.450        10.225  1       
n2502                                                     NET DELAY        2.172        12.397  1       
bit_counter[1]_bdd_4_lut/C->bit_counter[1]_bdd_4_lut/Z
                                          SLICE_R18C8A    D1_TO_F1_DELAY   0.450        12.847  1       
n2614                                                     NET DELAY        2.172        15.019  1       
n2614_bdd_4_lut/A->n2614_bdd_4_lut/Z      SLICE_R18C8B    D1_TO_F1_DELAY   0.450        15.469  1       
n2617                                                     NET DELAY        2.172        17.641  1       
CIPO_N_286[3]_bdd_4_lut_2/B->CIPO_N_286[3]_bdd_4_lut_2/Z
                                          SLICE_R17C7B    D1_TO_F1_DELAY   0.450        18.091  1       
n2626                                                     NET DELAY        2.172        20.263  1       
n2626_bdd_4_lut/A->n2626_bdd_4_lut/Z      SLICE_R17C8B    D1_TO_F1_DELAY   0.450        20.713  1       
n2629                                                     NET DELAY        2.172        22.885  1       
i1563_4_lut/A->i1563_4_lut/Z              SLICE_R16C7C    D1_TO_F1_DELAY   0.450        23.335  1       
n2467                                                     NET DELAY        2.172        25.507  1       
i1284_4_lut/A->i1284_4_lut/Z              SLICE_R15C8C    D1_TO_F1_DELAY   0.477        25.984  1       
n1 ( DI1 )                                                NET DELAY        0.000        25.984  1       


                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  75      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -25.983  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      0.160  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOLOGIC_IOL_L9A)
Path End         : {image_shiftreg_i0_i16/SP   image_shiftreg_i0_i17/SP}  (SLICE_R16C13C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 86.5% (route), 13.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 6.371 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk                                                          NET DELAY      5.510         5.510  1       



controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOLOGIC_IOL_L9A  INCLK_TO_DI0_DELAY  1.005         6.515  6       
controller_clk_last                                        NET DELAY           3.391         9.906  1       
i1_2_lut_3_lut/A->i1_2_lut_3_lut/Z        SLICE_R14C5A     D0_TO_F0_DELAY      0.477        10.383  2       
n8                                                         NET DELAY           0.305        10.688  1       
i1_2_lut_3_lut_adj_9/B->i1_2_lut_3_lut_adj_9/Z
                                          SLICE_R14C5A     C1_TO_F1_DELAY      0.450        11.138  64      
n2025 ( CE )                                               NET DELAY           8.635        19.773  1       


                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  75      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -19.772  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      6.371  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOLOGIC_IOL_L9A)
Path End         : {image_shiftreg_i0_i14/SP   image_shiftreg_i0_i15/SP}  (SLICE_R16C12D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 86.5% (route), 13.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 6.371 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk                                                          NET DELAY      5.510         5.510  1       



controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOLOGIC_IOL_L9A  INCLK_TO_DI0_DELAY  1.005         6.515  6       
controller_clk_last                                        NET DELAY           3.391         9.906  1       
i1_2_lut_3_lut/A->i1_2_lut_3_lut/Z        SLICE_R14C5A     D0_TO_F0_DELAY      0.477        10.383  2       
n8                                                         NET DELAY           0.305        10.688  1       
i1_2_lut_3_lut_adj_9/B->i1_2_lut_3_lut_adj_9/Z
                                          SLICE_R14C5A     C1_TO_F1_DELAY      0.450        11.138  64      
n2025 ( CE )                                               NET DELAY           8.635        19.773  1       


                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  75      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -19.772  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      6.371  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOLOGIC_IOL_L9A)
Path End         : {image_shiftreg_i0_i12/SP   image_shiftreg_i0_i13/SP}  (SLICE_R16C12C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 86.5% (route), 13.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 6.371 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk                                                          NET DELAY      5.510         5.510  1       



controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOLOGIC_IOL_L9A  INCLK_TO_DI0_DELAY  1.005         6.515  6       
controller_clk_last                                        NET DELAY           3.391         9.906  1       
i1_2_lut_3_lut/A->i1_2_lut_3_lut/Z        SLICE_R14C5A     D0_TO_F0_DELAY      0.477        10.383  2       
n8                                                         NET DELAY           0.305        10.688  1       
i1_2_lut_3_lut_adj_9/B->i1_2_lut_3_lut_adj_9/Z
                                          SLICE_R14C5A     C1_TO_F1_DELAY      0.450        11.138  64      
n2025 ( CE )                                               NET DELAY           8.635        19.773  1       


                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  75      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -19.772  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      6.371  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOLOGIC_IOL_L9A)
Path End         : {image_shiftreg_i0_i10/SP   image_shiftreg_i0_i11/SP}  (SLICE_R16C11B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 86.5% (route), 13.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 6.371 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk                                                          NET DELAY      5.510         5.510  1       



controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOLOGIC_IOL_L9A  INCLK_TO_DI0_DELAY  1.005         6.515  6       
controller_clk_last                                        NET DELAY           3.391         9.906  1       
i1_2_lut_3_lut/A->i1_2_lut_3_lut/Z        SLICE_R14C5A     D0_TO_F0_DELAY      0.477        10.383  2       
n8                                                         NET DELAY           0.305        10.688  1       
i1_2_lut_3_lut_adj_9/B->i1_2_lut_3_lut_adj_9/Z
                                          SLICE_R14C5A     C1_TO_F1_DELAY      0.450        11.138  64      
n2025 ( CE )                                               NET DELAY           8.635        19.773  1       


                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  75      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -19.772  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      6.371  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOLOGIC_IOL_L9A)
Path End         : {image_shiftreg_i0_i8/SP   image_shiftreg_i0_i9/SP}  (SLICE_R16C11C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 86.5% (route), 13.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 6.371 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk                                                          NET DELAY      5.510         5.510  1       



controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOLOGIC_IOL_L9A  INCLK_TO_DI0_DELAY  1.005         6.515  6       
controller_clk_last                                        NET DELAY           3.391         9.906  1       
i1_2_lut_3_lut/A->i1_2_lut_3_lut/Z        SLICE_R14C5A     D0_TO_F0_DELAY      0.477        10.383  2       
n8                                                         NET DELAY           0.305        10.688  1       
i1_2_lut_3_lut_adj_9/B->i1_2_lut_3_lut_adj_9/Z
                                          SLICE_R14C5A     C1_TO_F1_DELAY      0.450        11.138  64      
n2025 ( CE )                                               NET DELAY           8.635        19.773  1       


                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  75      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -19.772  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      6.371  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOLOGIC_IOL_L9A)
Path End         : {image_shiftreg_i0_i6/SP   image_shiftreg_i0_i7/SP}  (SLICE_R15C9C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 86.5% (route), 13.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 6.371 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk                                                          NET DELAY      5.510         5.510  1       



controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOLOGIC_IOL_L9A  INCLK_TO_DI0_DELAY  1.005         6.515  6       
controller_clk_last                                        NET DELAY           3.391         9.906  1       
i1_2_lut_3_lut/A->i1_2_lut_3_lut/Z        SLICE_R14C5A     D0_TO_F0_DELAY      0.477        10.383  2       
n8                                                         NET DELAY           0.305        10.688  1       
i1_2_lut_3_lut_adj_9/B->i1_2_lut_3_lut_adj_9/Z
                                          SLICE_R14C5A     C1_TO_F1_DELAY      0.450        11.138  64      
n2025 ( CE )                                               NET DELAY           8.635        19.773  1       


                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  75      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -19.772  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      6.371  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOLOGIC_IOL_L9A)
Path End         : {image_shiftreg_i0_i4/SP   image_shiftreg_i0_i5/SP}  (SLICE_R15C9B)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 86.5% (route), 13.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 6.371 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk                                                          NET DELAY      5.510         5.510  1       



controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOLOGIC_IOL_L9A  INCLK_TO_DI0_DELAY  1.005         6.515  6       
controller_clk_last                                        NET DELAY           3.391         9.906  1       
i1_2_lut_3_lut/A->i1_2_lut_3_lut/Z        SLICE_R14C5A     D0_TO_F0_DELAY      0.477        10.383  2       
n8                                                         NET DELAY           0.305        10.688  1       
i1_2_lut_3_lut_adj_9/B->i1_2_lut_3_lut_adj_9/Z
                                          SLICE_R14C5A     C1_TO_F1_DELAY      0.450        11.138  64      
n2025 ( CE )                                               NET DELAY           8.635        19.773  1       


                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  75      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -19.772  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      6.371  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOLOGIC_IOL_L9A)
Path End         : {image_shiftreg_i0_i2/SP   image_shiftreg_i0_i3/SP}  (SLICE_R15C9A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 86.5% (route), 13.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 6.371 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk                                                          NET DELAY      5.510         5.510  1       



controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOLOGIC_IOL_L9A  INCLK_TO_DI0_DELAY  1.005         6.515  6       
controller_clk_last                                        NET DELAY           3.391         9.906  1       
i1_2_lut_3_lut/A->i1_2_lut_3_lut/Z        SLICE_R14C5A     D0_TO_F0_DELAY      0.477        10.383  2       
n8                                                         NET DELAY           0.305        10.688  1       
i1_2_lut_3_lut_adj_9/B->i1_2_lut_3_lut_adj_9/Z
                                          SLICE_R14C5A     C1_TO_F1_DELAY      0.450        11.138  64      
n2025 ( CE )                                               NET DELAY           8.635        19.773  1       


                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  75      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -19.772  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      6.371  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : controller_clk_last_c/DI0  (IOLOGIC_IOL_L9A)
Path End         : {image_shiftreg_i0_i0/SP   image_shiftreg_i0_i1/SP}  (SLICE_R17C9A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 3
Delay Ratio      : 86.5% (route), 13.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : 6.371 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk                                                          NET DELAY      5.510         5.510  1       



controller_clk_last_c/INCLK->controller_clk_last_c/DI0
                                          IOLOGIC_IOL_L9A  INCLK_TO_DI0_DELAY  1.005         6.515  6       
controller_clk_last                                        NET DELAY           3.391         9.906  1       
i1_2_lut_3_lut/A->i1_2_lut_3_lut/Z        SLICE_R14C5A     D0_TO_F0_DELAY      0.477        10.383  2       
n8                                                         NET DELAY           0.305        10.688  1       
i1_2_lut_3_lut_adj_9/B->i1_2_lut_3_lut_adj_9/Z
                                          SLICE_R14C5A     C1_TO_F1_DELAY      0.450        11.138  64      
n2025 ( CE )                                               NET DELAY           8.635        19.773  1       


                                                             CONSTRAINT     0.000        20.833  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000        20.833  75      
clk ( CLK )                                                  NET DELAY      5.510        26.343  1       
                                                             Uncertainty    0.000        26.343  
                                                             Setup time     0.199        26.144  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            26.144  
Arrival Time                                                                            -19.772  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      6.371  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : image_shiftreg_i0_i34/Q  (SLICE_R18C11D)
Path End         : image_shiftreg_i0_i33/D  (SLICE_R18C11C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk                                                          NET DELAY      3.041         3.041  1       



image_shiftreg_i0_i34/CK->image_shiftreg_i0_i34/Q
                                          SLICE_R18C11D   CLK_TO_Q0_DELAY  0.768         3.809  2       
image_shiftreg[34]                                        NET DELAY        0.702         4.511  1       
SLICE_40/D1->SLICE_40/F1                  SLICE_R18C11C   D1_TO_F1_DELAY   0.249         4.760  1       
image_shiftreg[34].sig_034.FeedThruLUT ( DI1 )
                                                          NET DELAY        0.000         4.760  1       


                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : image_shiftreg_i0_i32/Q  (SLICE_R18C11C)
Path End         : image_shiftreg_i0_i31/D  (SLICE_R17C12C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk                                                          NET DELAY      3.041         3.041  1       



image_shiftreg_i0_i32/CK->image_shiftreg_i0_i32/Q
                                          SLICE_R18C11C   CLK_TO_Q0_DELAY  0.768         3.809  2       
image_shiftreg[32]                                        NET DELAY        0.702         4.511  1       
SLICE_38/D1->SLICE_38/F1                  SLICE_R17C12C   D1_TO_F1_DELAY   0.249         4.760  1       
image_shiftreg[32].sig_032.FeedThruLUT ( DI1 )
                                                          NET DELAY        0.000         4.760  1       


                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : image_shiftreg_i0_i28/Q  (SLICE_R17C12D)
Path End         : image_shiftreg_i0_i27/D  (SLICE_R17C13A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk                                                          NET DELAY      3.041         3.041  1       



image_shiftreg_i0_i28/CK->image_shiftreg_i0_i28/Q
                                          SLICE_R17C12D   CLK_TO_Q0_DELAY  0.768         3.809  2       
image_shiftreg[28]                                        NET DELAY        0.702         4.511  1       
SLICE_34/D1->SLICE_34/F1                  SLICE_R17C13A   D1_TO_F1_DELAY   0.249         4.760  1       
image_shiftreg[28].sig_028.FeedThruLUT ( DI1 )
                                                          NET DELAY        0.000         4.760  1       


                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : image_shiftreg_i0_i22/Q  (SLICE_R15C13C)
Path End         : image_shiftreg_i0_i21/D  (SLICE_R15C13A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk                                                          NET DELAY      3.041         3.041  1       



image_shiftreg_i0_i22/CK->image_shiftreg_i0_i22/Q
                                          SLICE_R15C13C   CLK_TO_Q0_DELAY  0.768         3.809  2       
image_shiftreg[22]                                        NET DELAY        0.702         4.511  1       
SLICE_28/D1->SLICE_28/F1                  SLICE_R15C13A   D1_TO_F1_DELAY   0.249         4.760  1       
image_shiftreg[22].sig_022.FeedThruLUT ( DI1 )
                                                          NET DELAY        0.000         4.760  1       


                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : image_shiftreg_i0_i18/Q  (SLICE_R16C13D)
Path End         : image_shiftreg_i0_i17/D  (SLICE_R16C13C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk                                                          NET DELAY      3.041         3.041  1       



image_shiftreg_i0_i18/CK->image_shiftreg_i0_i18/Q
                                          SLICE_R16C13D   CLK_TO_Q0_DELAY  0.768         3.809  2       
image_shiftreg[18]                                        NET DELAY        0.702         4.511  1       
SLICE_24/D1->SLICE_24/F1                  SLICE_R16C13C   D1_TO_F1_DELAY   0.249         4.760  1       
image_shiftreg[18].sig_018.FeedThruLUT ( DI1 )
                                                          NET DELAY        0.000         4.760  1       


                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : image_shiftreg_i0_i14/Q  (SLICE_R16C12D)
Path End         : image_shiftreg_i0_i13/D  (SLICE_R16C12C)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk                                                          NET DELAY      3.041         3.041  1       



image_shiftreg_i0_i14/CK->image_shiftreg_i0_i14/Q
                                          SLICE_R16C12D   CLK_TO_Q0_DELAY  0.768         3.809  2       
image_shiftreg[14]                                        NET DELAY        0.702         4.511  1       
SLICE_20/D1->SLICE_20/F1                  SLICE_R16C12C   D1_TO_F1_DELAY   0.249         4.760  1       
image_shiftreg[14].sig_014.FeedThruLUT ( DI1 )
                                                          NET DELAY        0.000         4.760  1       


                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : image_shiftreg_i0_i4/Q  (SLICE_R15C9B)
Path End         : image_shiftreg_i0_i3/D  (SLICE_R15C9A)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk                                                          NET DELAY      3.041         3.041  1       



image_shiftreg_i0_i4/CK->image_shiftreg_i0_i4/Q
                                          SLICE_R15C9B    CLK_TO_Q0_DELAY  0.768         3.809  2       
image_shiftreg[4]                                         NET DELAY        0.702         4.511  1       
SLICE_10/D1->SLICE_10/F1                  SLICE_R15C9A    D1_TO_F1_DELAY   0.249         4.760  1       
image_shiftreg[4].sig_004.FeedThruLUT ( DI1 )
                                                          NET DELAY        0.000         4.760  1       


                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : byte_counter_i0_i1/Q  (SLICE_R14C7A)
Path End         : byte_counter_i0_i2/D  (SLICE_R14C7D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk                                                          NET DELAY      3.041         3.041  1       



byte_counter_i0_i1/CK->byte_counter_i0_i1/Q
                                          SLICE_R14C7A    CLK_TO_Q0_DELAY  0.768         3.809  7       
byte_counter[1]                                           NET DELAY        0.702         4.511  1       
i2_4_lut/A->i2_4_lut/Z                    SLICE_R14C7D    D0_TO_F0_DELAY   0.249         4.760  1       
n2326 ( DI0 )                                             NET DELAY        0.000         4.760  1       


                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s_i0/Q  (SLICE_R14C8D)
Path End         : byte_counter_i0_i3/D  (SLICE_R14C7D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk                                                          NET DELAY      3.041         3.041  1       



s_i0/CK->s_i0/Q                           SLICE_R14C8D    CLK_TO_Q0_DELAY  0.768         3.809  12      
s[0]                                                      NET DELAY        0.702         4.511  1       
i2_3_lut_adj_5/B->i2_3_lut_adj_5/Z        SLICE_R14C7D    D1_TO_F1_DELAY   0.249         4.760  1       
n2328 ( DI1 )                                             NET DELAY        0.000         4.760  1       


                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : s_i1/Q  (SLICE_R14C8D)
Path End         : s_i1/D  (SLICE_R14C8D)
Source Clock     : clk (R)
Destination Clock: clk (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name     Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       



s_i1/CK->s_i1/Q                           SLICE_R14C8D    CLK_TO_Q1_DELAY  0.768         3.809  7       
s[1]                                                      NET DELAY        0.702         4.511  1       
i1609_2_lut_4_lut_4_lut/B->i1609_2_lut_4_lut_4_lut/Z
                                          SLICE_R14C8D    D1_TO_F1_DELAY   0.249         4.760  1       
n2357 ( DI1 )                                             NET DELAY        0.000         4.760  1       


                                                             CONSTRAINT     0.000         0.000  1       
H/CLKHF                                   HFOSC_HFOSC_R1C32  CLOCK LATENCY  0.000         0.000  75      
clk ( CLK )                                                  NET DELAY      3.041         3.041  1       
                                                             Uncertainty    0.000         3.041  
                                                             Hold time      0.000         3.041  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Required Time                                                                            -3.041  
Arrival Time                                                                              4.760  
----------------------------------------  -----------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                      1.719  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

