<?xml version="1.0"?>
<block name="ram_true_reg_addr_dp_1024x32_post_synth.net" instance="FPGA_packed_netlist[0]" architecture_id="SHA256:7241295185b4257fa99a0102f5aa91d021af3372c8fa3eb31f7dc9784231d2bd" atom_netlist_id="SHA256:bcf61a0b48495782837deeb9fea445ef3b9abe35313a7e6484c26aa8ff6e8274">
	<inputs>clk weA weB addrB[9] addrB[8] addrB[7] addrB[6] addrB[5] addrB[4] addrB[3] addrB[2] addrB[1] addrB[0] dinA[31] dinA[30] dinA[29] dinA[28] dinA[27] dinA[26] dinA[25] dinA[24] dinA[23] dinA[22] dinA[21] dinA[20] dinA[19] dinA[18] dinA[17] dinA[16] dinA[15] dinA[14] dinA[13] dinA[12] dinA[11] dinA[10] dinA[9] dinA[8] dinA[7] dinA[6] dinA[5] dinA[4] dinA[3] dinA[2] dinA[1] dinA[0] dinB[31] dinB[30] dinB[29] dinB[28] dinB[27] dinB[26] dinB[25] dinB[24] dinB[23] dinB[22] dinB[21] dinB[20] dinB[19] dinB[18] dinB[17] dinB[16] dinB[15] dinB[14] dinB[13] dinB[12] dinB[11] dinB[10] dinB[9] dinB[8] dinB[7] dinB[6] dinB[5] dinB[4] dinB[3] dinB[2] dinB[1] dinB[0] addrA[9] addrA[8] addrA[7] addrA[6] addrA[5] addrA[4] addrA[3] addrA[2] addrA[1] addrA[0]</inputs>
	<outputs>out:doutA[31] out:doutA[30] out:doutA[29] out:doutA[28] out:doutA[27] out:doutA[26] out:doutA[25] out:doutA[24] out:doutA[23] out:doutA[22] out:doutA[21] out:doutA[20] out:doutA[19] out:doutA[18] out:doutA[17] out:doutA[16] out:doutA[15] out:doutA[14] out:doutA[13] out:doutA[12] out:doutA[11] out:doutA[10] out:doutA[9] out:doutA[8] out:doutA[7] out:doutA[6] out:doutA[5] out:doutA[4] out:doutA[3] out:doutA[2] out:doutA[1] out:doutA[0] out:doutB[31] out:doutB[30] out:doutB[29] out:doutB[28] out:doutB[27] out:doutB[26] out:doutB[25] out:doutB[24] out:doutB[23] out:doutB[22] out:doutB[21] out:doutB[20] out:doutB[19] out:doutB[18] out:doutB[17] out:doutB[16] out:doutB[15] out:doutB[14] out:doutB[13] out:doutB[12] out:doutB[11] out:doutB[10] out:doutB[9] out:doutB[8] out:doutB[7] out:doutB[6] out:doutB[5] out:doutB[4] out:doutB[3] out:doutB[2] out:doutB[1] out:doutB[0]</outputs>
	<clocks>clk</clocks>
	<block name="doutA[0]" instance="bram[0]" mode="default">
		<inputs>
			<port name="I00">addrA[0] addrB[0] dinA[5] $false open dinB[2] dinA[2] open open open dinA[1] dinB[5]</port>
			<port name="I10">dinB[21] dinB[18] dinA[19] $false open open dinB[22] dinB[19] dinA[23] dinA[20] dinA[18] addrA[0]</port>
			<port name="I20">addrB[0] dinB[23] dinB[20] dinB[3] dinB[0] dinA[21] dinA[4] open open open open open</port>
			<port name="I30">open open open open open open open dinB[1] dinB[4] dinA[22] dinA[3] dinA[0]</port>
			<port name="IS0">open open open open open open</port>
			<port name="I01">dinA[11] dinA[9] dinA[7] weB dinA[6] addrB[3] _00_ addrA[4] addrA[2] addrB[4] addrB[5] addrB[2]</port>
			<port name="I11">addrA[5] addrA[1] addrA[3] dinB[28] dinB[25] dinB[24] dinA[27] dinA[25] _00_ dinA[24] addrB[5] addrB[1]</port>
			<port name="I21">addrA[5] dinB[6] dinA[10] dinB[29] dinB[26] dinB[9] dinA[29] dinA[26] weB addrB[3] addrA[4] addrA[2]</port>
			<port name="I31">addrB[4] addrB[2] addrB[1] addrA[3] addrA[1] dinB[10] dinB[27] dinB[11] dinB[8] dinA[28] dinB[7] dinA[8]</port>
			<port name="IS1">open open open open open open</port>
			<port name="I02">dinB[17] dinB[16] dinB[14] dinA[16] dinB[12] dinA[14] dinA[12] weB addrB[9] open addrA[9] addrA[7]</port>
			<port name="I12">$undef open open addrA[7] dinA[30] dinB[31] dinA[31] open open open open addrB[8]</port>
			<port name="I22">$true open open open _00_ dinB[15] dinA[13] addrB[6] addrB[7] addrA[8] addrA[6] weB</port>
			<port name="I32">open dinB[30] dinB[13] dinA[17] dinA[15] $true addrB[8] addrB[7] addrB[6] addrA[8] addrA[6] _00_</port>
			<port name="IS2">open open _00_ $false weB open</port>
			<port name="sc_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="RAM_ID_i">open open open open open open open open open open open open open open open open open open open open</port>
			<port name="PL_IN">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="PL_DATA_IN">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</inputs>
		<outputs>
			<port name="O0">ff_wrap[0].out_b2[0]-&gt;direct_o_0_0 ff_wrap[0].out_a2[0]-&gt;direct_o_0_1 ff_wrap[0].out_b1[0]-&gt;direct_o_0_2 ff_wrap[0].out_a1[0]-&gt;direct_o_0_3 ff_wrap[0].out_b2[1]-&gt;direct_o_0_4 ff_wrap[0].out_a2[1]-&gt;direct_o_0_5 ff_wrap[0].out_b1[1]-&gt;direct_o_0_6 ff_wrap[0].out_a1[1]-&gt;direct_o_0_7 ff_wrap[0].out_b2[2]-&gt;direct_o_0_8 ff_wrap[0].out_a2[2]-&gt;direct_o_0_9 ff_wrap[0].out_b1[2]-&gt;direct_o_0_10 ff_wrap[0].out_a1[2]-&gt;direct_o_0_11 ff_wrap[0].out_b2[3]-&gt;direct_o_0_12 ff_wrap[0].out_a2[3]-&gt;direct_o_0_13 ff_wrap[0].out_b1[3]-&gt;direct_o_0_14 ff_wrap[0].out_a1[3]-&gt;direct_o_0_15 ff_wrap[0].out_b2[4]-&gt;direct_o_0_16 ff_wrap[0].out_a2[4]-&gt;direct_o_0_17 ff_wrap[0].out_b1[4]-&gt;direct_o_0_18 ff_wrap[0].out_a1[4]-&gt;direct_o_0_19 ff_wrap[0].out_b2[5]-&gt;direct_o_0_20 ff_wrap[0].out_a2[5]-&gt;direct_o_0_21 ff_wrap[0].out_b1[5]-&gt;direct_o_0_22 ff_wrap[0].out_a1[5]-&gt;direct_o_0_23</port>
			<port name="O1">ff_wrap[0].out_b2[6]-&gt;direct_o_1_0 ff_wrap[0].out_a2[6]-&gt;direct_o_1_1 ff_wrap[0].out_b1[6]-&gt;direct_o_1_2 ff_wrap[0].out_a1[6]-&gt;direct_o_1_3 ff_wrap[0].out_b2[7]-&gt;direct_o_1_4 ff_wrap[0].out_a2[7]-&gt;direct_o_1_5 ff_wrap[0].out_b1[7]-&gt;direct_o_1_6 ff_wrap[0].out_a1[7]-&gt;direct_o_1_7 ff_wrap[0].out_b2[8]-&gt;direct_o_1_8 ff_wrap[0].out_a2[8]-&gt;direct_o_1_9 ff_wrap[0].out_b1[8]-&gt;direct_o_1_10 ff_wrap[0].out_a1[8]-&gt;direct_o_1_11 ff_wrap[0].out_b2[9]-&gt;direct_o_1_12 ff_wrap[0].out_a2[9]-&gt;direct_o_1_13 ff_wrap[0].out_b1[9]-&gt;direct_o_1_14 ff_wrap[0].out_a1[9]-&gt;direct_o_1_15 ff_wrap[0].out_b2[10]-&gt;direct_o_1_16 ff_wrap[0].out_a2[10]-&gt;direct_o_1_17 ff_wrap[0].out_b1[10]-&gt;direct_o_1_18 ff_wrap[0].out_a1[10]-&gt;direct_o_1_19 ff_wrap[0].out_b2[11]-&gt;direct_o_1_20 ff_wrap[0].out_a2[11]-&gt;direct_o_1_21 ff_wrap[0].out_b1[11]-&gt;direct_o_1_22 ff_wrap[0].out_a1[11]-&gt;direct_o_1_23</port>
			<port name="O2">ff_wrap[0].out_b2[12]-&gt;direct_o_2_0 ff_wrap[0].out_a2[12]-&gt;direct_o_2_1 ff_wrap[0].out_b1[12]-&gt;direct_o_2_2 ff_wrap[0].out_a1[12]-&gt;direct_o_2_3 ff_wrap[0].out_b2[13]-&gt;direct_o_2_4 ff_wrap[0].out_a2[13]-&gt;direct_o_2_5 ff_wrap[0].out_b1[13]-&gt;direct_o_2_6 ff_wrap[0].out_a1[13]-&gt;direct_o_2_7 open open ff_wrap[0].out_b1[14]-&gt;direct_o_2_10 ff_wrap[0].out_a1[14]-&gt;direct_o_2_11 open open ff_wrap[0].out_b1[15]-&gt;direct_o_2_14 ff_wrap[0].out_a1[15]-&gt;direct_o_2_15 open open ff_wrap[0].out_b1[16]-&gt;direct_o_2_18 ff_wrap[0].out_a1[16]-&gt;direct_o_2_19 open open ff_wrap[0].out_b1[17]-&gt;direct_o_2_22 ff_wrap[0].out_a1[17]-&gt;direct_o_2_23</port>
			<port name="sc_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="PL_OUT">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			<port name="PL_DATA_OUT">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open clk</port>
		</clocks>
		<block name="doutA[0]" instance="bram_rtl[0]" mode="RS_TDP36K">
			<inputs>
				<port name="WDATA_A1_i">bram.I30[11]-&gt;II_0_0 bram.I00[10]-&gt;II_0_8 bram.I00[6]-&gt;II_0_16 bram.I30[10]-&gt;II_0_24 bram.I20[6]-&gt;II_0_32 bram.I00[2]-&gt;II_0_40 bram.I01[4]-&gt;II_1_0 bram.I01[2]-&gt;II_1_8 bram.I31[11]-&gt;II_1_16 bram.I01[1]-&gt;II_1_24 bram.I21[2]-&gt;II_1_32 bram.I01[0]-&gt;II_1_40 bram.I02[6]-&gt;II_2_0 bram.I22[6]-&gt;II_2_8 bram.I02[5]-&gt;II_2_16 bram.I32[4]-&gt;II_2_24 bram.I02[3]-&gt;II_2_32 bram.I32[3]-&gt;II_2_40</port>
				<port name="WDATA_A2_i">bram.I10[10]-&gt;II_0_1 bram.I10[2]-&gt;II_0_9 bram.I10[9]-&gt;II_0_17 bram.I20[5]-&gt;II_0_25 bram.I30[9]-&gt;II_0_33 bram.I10[8]-&gt;II_0_41 bram.I11[9]-&gt;II_1_1 bram.I11[7]-&gt;II_1_9 bram.I21[7]-&gt;II_1_17 bram.I11[6]-&gt;II_1_25 bram.I31[9]-&gt;II_1_33 bram.I21[6]-&gt;II_1_41 bram.I12[4]-&gt;II_2_1 bram.I12[6]-&gt;II_2_9 bram.I12[0]-&gt;II_2_17 bram.I12[0]-&gt;II_2_25 bram.I12[0]-&gt;II_2_33 bram.I12[0]-&gt;II_2_41</port>
				<port name="ADDR_A1_i">bram.I00[3]-&gt;II_0_4 bram.I00[3]-&gt;II_0_12 bram.I00[3]-&gt;II_0_20 bram.I00[3]-&gt;II_0_28 bram.I00[3]-&gt;II_0_36 bram.I00[0]-&gt;II_0_44 bram.I31[4]-&gt;II_1_4 bram.I01[8]-&gt;II_1_12 bram.I31[3]-&gt;II_1_28 bram.I01[7]-&gt;II_1_36 bram.I21[0]-&gt;II_1_44 bram.I32[10]-&gt;II_2_4 bram.I02[11]-&gt;II_2_12 bram.I22[9]-&gt;II_2_20 bram.I02[10]-&gt;II_2_28</port>
				<port name="ADDR_A2_i">bram.I10[3]-&gt;II_0_5 bram.I10[3]-&gt;II_0_13 bram.I10[3]-&gt;II_0_21 bram.I10[3]-&gt;II_0_29 bram.I10[3]-&gt;II_0_37 bram.I10[11]-&gt;II_0_45 bram.I11[1]-&gt;II_1_5 bram.I21[11]-&gt;II_1_13 bram.I11[2]-&gt;II_1_29 bram.I21[10]-&gt;II_1_37 bram.I11[0]-&gt;II_1_45 bram.I22[10]-&gt;II_2_5 bram.I12[3]-&gt;II_2_13 bram.I32[9]-&gt;II_2_21</port>
				<port name="REN_A1_i">bram.I32[5]-&gt;II_2_36</port>
				<port name="REN_A2_i">bram.I22[0]-&gt;II_2_37</port>
				<port name="WEN_A1_i">bram.IS2[2]-&gt;SS_2_2</port>
				<port name="WEN_A2_i">bram.IS2[2]-&gt;SS_2_3</port>
				<port name="BE_A1_i">bram.I01[6]-&gt;II_1_20 bram.I22[4]-&gt;II_2_44</port>
				<port name="BE_A2_i">bram.I11[8]-&gt;II_1_21 bram.I32[11]-&gt;II_2_45</port>
				<port name="FLUSH1_i">flush_opt[0].O[0]-&gt;direct13a</port>
				<port name="WDATA_B1_i">bram.I20[4]-&gt;II_0_2 bram.I30[7]-&gt;II_0_10 bram.I00[5]-&gt;II_0_18 bram.I20[3]-&gt;II_0_26 bram.I30[8]-&gt;II_0_34 bram.I00[11]-&gt;II_0_42 bram.I21[1]-&gt;II_1_2 bram.I31[10]-&gt;II_1_10 bram.I31[8]-&gt;II_1_18 bram.I21[5]-&gt;II_1_26 bram.I31[5]-&gt;II_1_34 bram.I31[7]-&gt;II_1_42 bram.I02[4]-&gt;II_2_2 bram.I32[2]-&gt;II_2_10 bram.I02[2]-&gt;II_2_18 bram.I22[5]-&gt;II_2_26 bram.I02[1]-&gt;II_2_34 bram.I02[0]-&gt;II_2_42</port>
				<port name="WDATA_B2_i">bram.I10[1]-&gt;II_0_3 bram.I10[7]-&gt;II_0_11 bram.I20[2]-&gt;II_0_19 bram.I10[0]-&gt;II_0_27 bram.I10[6]-&gt;II_0_35 bram.I20[1]-&gt;II_0_43 bram.I11[5]-&gt;II_1_3 bram.I11[4]-&gt;II_1_11 bram.I21[4]-&gt;II_1_19 bram.I31[6]-&gt;II_1_27 bram.I11[3]-&gt;II_1_35 bram.I21[3]-&gt;II_1_43 bram.I32[1]-&gt;II_2_3 bram.I12[5]-&gt;II_2_11 bram.I12[0]-&gt;II_2_19 bram.I12[0]-&gt;II_2_27 bram.I12[0]-&gt;II_2_35 bram.I12[0]-&gt;II_2_43</port>
				<port name="ADDR_B1_i">bram.I00[3]-&gt;II_0_6 bram.I00[3]-&gt;II_0_14 bram.I00[3]-&gt;II_0_22 bram.I00[3]-&gt;II_0_30 bram.I00[3]-&gt;II_0_38 bram.I00[1]-&gt;II_0_46 bram.I31[2]-&gt;II_1_6 bram.I01[11]-&gt;II_1_14 bram.I01[5]-&gt;II_1_30 bram.I01[9]-&gt;II_1_38 bram.I01[10]-&gt;II_1_46 bram.I32[8]-&gt;II_2_6 bram.I22[8]-&gt;II_2_14 bram.I32[6]-&gt;II_2_22 bram.I02[8]-&gt;II_2_30</port>
				<port name="ADDR_B2_i">bram.I10[3]-&gt;II_0_7 bram.I10[3]-&gt;II_0_15 bram.I10[3]-&gt;II_0_23 bram.I10[3]-&gt;II_0_31 bram.I10[3]-&gt;II_0_39 bram.I20[0]-&gt;II_0_47 bram.I11[11]-&gt;II_1_7 bram.I31[1]-&gt;II_1_15 bram.I21[9]-&gt;II_1_31 bram.I31[0]-&gt;II_1_39 bram.I11[10]-&gt;II_1_47 bram.I22[7]-&gt;II_2_7 bram.I32[7]-&gt;II_2_15 bram.I12[11]-&gt;II_2_23</port>
				<port name="REN_B1_i">bram.I22[0]-&gt;II_2_38</port>
				<port name="REN_B2_i">bram.I32[5]-&gt;II_2_39</port>
				<port name="WEN_B1_i">bram.IS2[4]-&gt;SS_2_4</port>
				<port name="WEN_B2_i">bram.IS2[4]-&gt;SS_2_5</port>
				<port name="BE_B1_i">bram.I01[3]-&gt;II_1_22 bram.I02[7]-&gt;II_2_46</port>
				<port name="BE_B2_i">bram.I21[8]-&gt;II_1_23 bram.I22[11]-&gt;II_2_47</port>
				<port name="FLUSH2_i">flush_opt[0].O[0]-&gt;direct37a</port>
				<port name="RAM_ID_i">open open open open open open open open open open open open open open open open open open open open</port>
				<port name="PL_INIT_i">open</port>
				<port name="PL_ENA_i">open</port>
				<port name="PL_REN_i">open</port>
				<port name="PL_WEN_i">open open</port>
				<port name="PL_ADDR_i">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="PL_DATA_i">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="sc_in">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			</inputs>
			<outputs>
				<port name="RDATA_A1_o">RS_TDP36K[0].RDATA_A1[0]-&gt;direct_RDATA_A1_o RS_TDP36K[0].RDATA_A1[1]-&gt;direct_RDATA_A1_o RS_TDP36K[0].RDATA_A1[2]-&gt;direct_RDATA_A1_o RS_TDP36K[0].RDATA_A1[3]-&gt;direct_RDATA_A1_o RS_TDP36K[0].RDATA_A1[4]-&gt;direct_RDATA_A1_o RS_TDP36K[0].RDATA_A1[5]-&gt;direct_RDATA_A1_o RS_TDP36K[0].RDATA_A1[6]-&gt;direct_RDATA_A1_o RS_TDP36K[0].RDATA_A1[7]-&gt;direct_RDATA_A1_o RS_TDP36K[0].RDATA_A1[8]-&gt;direct_RDATA_A1_o RS_TDP36K[0].RDATA_A1[9]-&gt;direct_RDATA_A1_o RS_TDP36K[0].RDATA_A1[10]-&gt;direct_RDATA_A1_o RS_TDP36K[0].RDATA_A1[11]-&gt;direct_RDATA_A1_o RS_TDP36K[0].RDATA_A1[12]-&gt;direct_RDATA_A1_o RS_TDP36K[0].RDATA_A1[13]-&gt;direct_RDATA_A1_o RS_TDP36K[0].RDATA_A1[14]-&gt;direct_RDATA_A1_o RS_TDP36K[0].RDATA_A1[15]-&gt;direct_RDATA_A1_o RS_TDP36K[0].RDATA_A1[16]-&gt;direct_RDATA_A1_o RS_TDP36K[0].RDATA_A1[17]-&gt;direct_RDATA_A1_o</port>
				<port name="RDATA_A2_o">RS_TDP36K[0].RDATA_A2[0]-&gt;direct_RDATA_A2_o RS_TDP36K[0].RDATA_A2[1]-&gt;direct_RDATA_A2_o RS_TDP36K[0].RDATA_A2[2]-&gt;direct_RDATA_A2_o RS_TDP36K[0].RDATA_A2[3]-&gt;direct_RDATA_A2_o RS_TDP36K[0].RDATA_A2[4]-&gt;direct_RDATA_A2_o RS_TDP36K[0].RDATA_A2[5]-&gt;direct_RDATA_A2_o RS_TDP36K[0].RDATA_A2[6]-&gt;direct_RDATA_A2_o RS_TDP36K[0].RDATA_A2[7]-&gt;direct_RDATA_A2_o RS_TDP36K[0].RDATA_A2[8]-&gt;direct_RDATA_A2_o RS_TDP36K[0].RDATA_A2[9]-&gt;direct_RDATA_A2_o RS_TDP36K[0].RDATA_A2[10]-&gt;direct_RDATA_A2_o RS_TDP36K[0].RDATA_A2[11]-&gt;direct_RDATA_A2_o RS_TDP36K[0].RDATA_A2[12]-&gt;direct_RDATA_A2_o RS_TDP36K[0].RDATA_A2[13]-&gt;direct_RDATA_A2_o open open open open</port>
				<port name="RDATA_B1_o">RS_TDP36K[0].RDATA_B1[0]-&gt;direct_RDATA_B1_o RS_TDP36K[0].RDATA_B1[1]-&gt;direct_RDATA_B1_o RS_TDP36K[0].RDATA_B1[2]-&gt;direct_RDATA_B1_o RS_TDP36K[0].RDATA_B1[3]-&gt;direct_RDATA_B1_o RS_TDP36K[0].RDATA_B1[4]-&gt;direct_RDATA_B1_o RS_TDP36K[0].RDATA_B1[5]-&gt;direct_RDATA_B1_o RS_TDP36K[0].RDATA_B1[6]-&gt;direct_RDATA_B1_o RS_TDP36K[0].RDATA_B1[7]-&gt;direct_RDATA_B1_o RS_TDP36K[0].RDATA_B1[8]-&gt;direct_RDATA_B1_o RS_TDP36K[0].RDATA_B1[9]-&gt;direct_RDATA_B1_o RS_TDP36K[0].RDATA_B1[10]-&gt;direct_RDATA_B1_o RS_TDP36K[0].RDATA_B1[11]-&gt;direct_RDATA_B1_o RS_TDP36K[0].RDATA_B1[12]-&gt;direct_RDATA_B1_o RS_TDP36K[0].RDATA_B1[13]-&gt;direct_RDATA_B1_o RS_TDP36K[0].RDATA_B1[14]-&gt;direct_RDATA_B1_o RS_TDP36K[0].RDATA_B1[15]-&gt;direct_RDATA_B1_o RS_TDP36K[0].RDATA_B1[16]-&gt;direct_RDATA_B1_o RS_TDP36K[0].RDATA_B1[17]-&gt;direct_RDATA_B1_o</port>
				<port name="RDATA_B2_o">RS_TDP36K[0].RDATA_B2[0]-&gt;direct_RDATA_B2_o RS_TDP36K[0].RDATA_B2[1]-&gt;direct_RDATA_B2_o RS_TDP36K[0].RDATA_B2[2]-&gt;direct_RDATA_B2_o RS_TDP36K[0].RDATA_B2[3]-&gt;direct_RDATA_B2_o RS_TDP36K[0].RDATA_B2[4]-&gt;direct_RDATA_B2_o RS_TDP36K[0].RDATA_B2[5]-&gt;direct_RDATA_B2_o RS_TDP36K[0].RDATA_B2[6]-&gt;direct_RDATA_B2_o RS_TDP36K[0].RDATA_B2[7]-&gt;direct_RDATA_B2_o RS_TDP36K[0].RDATA_B2[8]-&gt;direct_RDATA_B2_o RS_TDP36K[0].RDATA_B2[9]-&gt;direct_RDATA_B2_o RS_TDP36K[0].RDATA_B2[10]-&gt;direct_RDATA_B2_o RS_TDP36K[0].RDATA_B2[11]-&gt;direct_RDATA_B2_o RS_TDP36K[0].RDATA_B2[12]-&gt;direct_RDATA_B2_o RS_TDP36K[0].RDATA_B2[13]-&gt;direct_RDATA_B2_o open open open open</port>
				<port name="PL_INIT_o">open</port>
				<port name="PL_ENA_o">open</port>
				<port name="PL_REN_o">open</port>
				<port name="PL_CLK_o">open</port>
				<port name="PL_WEN_o">open open</port>
				<port name="PL_ADDR_o">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="PL_DATA_o">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
				<port name="sc_out">open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open open</port>
			</outputs>
			<clocks>
				<port name="CLK_A1_i">clk_opt[0].O[0]-&gt;bram_clk_a1</port>
				<port name="CLK_A2_i">clk_opt[2].O[0]-&gt;bram_clk_a2</port>
				<port name="CLK_B1_i">clk_opt[1].O[0]-&gt;bram_clk_b1</port>
				<port name="CLK_B2_i">clk_opt[3].O[0]-&gt;bram_clk_b2</port>
				<port name="PL_CLK_i">open</port>
			</clocks>
			<block name="doutA[0]" instance="RS_TDP36K[0]">
				<attributes />
				<parameters>
					<parameter name="MODE_BITS">011011011011000000101000000000101000000000110110110110000001010000000010100000000</parameter>
				</parameters>
				<inputs>
					<port name="WDATA_A1">bram_rtl.WDATA_A1_i[0]-&gt;direct_WDATA_A1_i bram_rtl.WDATA_A1_i[1]-&gt;direct_WDATA_A1_i bram_rtl.WDATA_A1_i[2]-&gt;direct_WDATA_A1_i bram_rtl.WDATA_A1_i[3]-&gt;direct_WDATA_A1_i bram_rtl.WDATA_A1_i[4]-&gt;direct_WDATA_A1_i bram_rtl.WDATA_A1_i[5]-&gt;direct_WDATA_A1_i bram_rtl.WDATA_A1_i[6]-&gt;direct_WDATA_A1_i bram_rtl.WDATA_A1_i[7]-&gt;direct_WDATA_A1_i bram_rtl.WDATA_A1_i[8]-&gt;direct_WDATA_A1_i bram_rtl.WDATA_A1_i[9]-&gt;direct_WDATA_A1_i bram_rtl.WDATA_A1_i[10]-&gt;direct_WDATA_A1_i bram_rtl.WDATA_A1_i[11]-&gt;direct_WDATA_A1_i bram_rtl.WDATA_A1_i[12]-&gt;direct_WDATA_A1_i bram_rtl.WDATA_A1_i[13]-&gt;direct_WDATA_A1_i bram_rtl.WDATA_A1_i[14]-&gt;direct_WDATA_A1_i bram_rtl.WDATA_A1_i[15]-&gt;direct_WDATA_A1_i bram_rtl.WDATA_A1_i[16]-&gt;direct_WDATA_A1_i bram_rtl.WDATA_A1_i[17]-&gt;direct_WDATA_A1_i</port>
					<port name="WDATA_A2">bram_rtl.WDATA_A2_i[0]-&gt;direct_WDATA_A2_i bram_rtl.WDATA_A2_i[1]-&gt;direct_WDATA_A2_i bram_rtl.WDATA_A2_i[2]-&gt;direct_WDATA_A2_i bram_rtl.WDATA_A2_i[3]-&gt;direct_WDATA_A2_i bram_rtl.WDATA_A2_i[4]-&gt;direct_WDATA_A2_i bram_rtl.WDATA_A2_i[5]-&gt;direct_WDATA_A2_i bram_rtl.WDATA_A2_i[6]-&gt;direct_WDATA_A2_i bram_rtl.WDATA_A2_i[7]-&gt;direct_WDATA_A2_i bram_rtl.WDATA_A2_i[8]-&gt;direct_WDATA_A2_i bram_rtl.WDATA_A2_i[9]-&gt;direct_WDATA_A2_i bram_rtl.WDATA_A2_i[10]-&gt;direct_WDATA_A2_i bram_rtl.WDATA_A2_i[11]-&gt;direct_WDATA_A2_i bram_rtl.WDATA_A2_i[12]-&gt;direct_WDATA_A2_i bram_rtl.WDATA_A2_i[13]-&gt;direct_WDATA_A2_i bram_rtl.WDATA_A2_i[14]-&gt;direct_WDATA_A2_i bram_rtl.WDATA_A2_i[15]-&gt;direct_WDATA_A2_i bram_rtl.WDATA_A2_i[16]-&gt;direct_WDATA_A2_i bram_rtl.WDATA_A2_i[17]-&gt;direct_WDATA_A2_i</port>
					<port name="ADDR_A1">bram_rtl.ADDR_A1_i[0]-&gt;direct_ADDR_A1_i bram_rtl.ADDR_A1_i[1]-&gt;direct_ADDR_A1_i bram_rtl.ADDR_A1_i[2]-&gt;direct_ADDR_A1_i bram_rtl.ADDR_A1_i[3]-&gt;direct_ADDR_A1_i bram_rtl.ADDR_A1_i[4]-&gt;direct_ADDR_A1_i bram_rtl.ADDR_A1_i[5]-&gt;direct_ADDR_A1_i bram_rtl.ADDR_A1_i[6]-&gt;direct_ADDR_A1_i bram_rtl.ADDR_A1_i[7]-&gt;direct_ADDR_A1_i bram_rtl.ADDR_A1_i[8]-&gt;direct_ADDR_A1_i bram_rtl.ADDR_A1_i[9]-&gt;direct_ADDR_A1_i bram_rtl.ADDR_A1_i[10]-&gt;direct_ADDR_A1_i bram_rtl.ADDR_A1_i[11]-&gt;direct_ADDR_A1_i bram_rtl.ADDR_A1_i[12]-&gt;direct_ADDR_A1_i bram_rtl.ADDR_A1_i[13]-&gt;direct_ADDR_A1_i bram_rtl.ADDR_A1_i[14]-&gt;direct_ADDR_A1_i</port>
					<port name="ADDR_A2">bram_rtl.ADDR_A2_i[0]-&gt;direct_ADDR_A2_i bram_rtl.ADDR_A2_i[1]-&gt;direct_ADDR_A2_i bram_rtl.ADDR_A2_i[2]-&gt;direct_ADDR_A2_i bram_rtl.ADDR_A2_i[3]-&gt;direct_ADDR_A2_i bram_rtl.ADDR_A2_i[4]-&gt;direct_ADDR_A2_i bram_rtl.ADDR_A2_i[5]-&gt;direct_ADDR_A2_i bram_rtl.ADDR_A2_i[6]-&gt;direct_ADDR_A2_i bram_rtl.ADDR_A2_i[7]-&gt;direct_ADDR_A2_i bram_rtl.ADDR_A2_i[8]-&gt;direct_ADDR_A2_i bram_rtl.ADDR_A2_i[9]-&gt;direct_ADDR_A2_i bram_rtl.ADDR_A2_i[10]-&gt;direct_ADDR_A2_i bram_rtl.ADDR_A2_i[11]-&gt;direct_ADDR_A2_i bram_rtl.ADDR_A2_i[12]-&gt;direct_ADDR_A2_i bram_rtl.ADDR_A2_i[13]-&gt;direct_ADDR_A2_i</port>
					<port name="REN_A1">bram_rtl.REN_A1_i[0]-&gt;direct_REN_A1_i</port>
					<port name="REN_A2">bram_rtl.REN_A2_i[0]-&gt;direct_REN_A2_i</port>
					<port name="WEN_A1">bram_rtl.WEN_A1_i[0]-&gt;direct_WEN_A1_i</port>
					<port name="WEN_A2">bram_rtl.WEN_A2_i[0]-&gt;direct_WEN_A2_i</port>
					<port name="BE_A1">bram_rtl.BE_A1_i[0]-&gt;direct_BE_A1_i bram_rtl.BE_A1_i[1]-&gt;direct_BE_A1_i</port>
					<port name="BE_A2">bram_rtl.BE_A2_i[0]-&gt;direct_BE_A2_i bram_rtl.BE_A2_i[1]-&gt;direct_BE_A2_i</port>
					<port name="FLUSH1">bram_rtl.FLUSH1_i[0]-&gt;direct_FLUSH1_i</port>
					<port name="WDATA_B1">bram_rtl.WDATA_B1_i[0]-&gt;direct_WDATA_B1_i bram_rtl.WDATA_B1_i[1]-&gt;direct_WDATA_B1_i bram_rtl.WDATA_B1_i[2]-&gt;direct_WDATA_B1_i bram_rtl.WDATA_B1_i[3]-&gt;direct_WDATA_B1_i bram_rtl.WDATA_B1_i[4]-&gt;direct_WDATA_B1_i bram_rtl.WDATA_B1_i[5]-&gt;direct_WDATA_B1_i bram_rtl.WDATA_B1_i[6]-&gt;direct_WDATA_B1_i bram_rtl.WDATA_B1_i[7]-&gt;direct_WDATA_B1_i bram_rtl.WDATA_B1_i[8]-&gt;direct_WDATA_B1_i bram_rtl.WDATA_B1_i[9]-&gt;direct_WDATA_B1_i bram_rtl.WDATA_B1_i[10]-&gt;direct_WDATA_B1_i bram_rtl.WDATA_B1_i[11]-&gt;direct_WDATA_B1_i bram_rtl.WDATA_B1_i[12]-&gt;direct_WDATA_B1_i bram_rtl.WDATA_B1_i[13]-&gt;direct_WDATA_B1_i bram_rtl.WDATA_B1_i[14]-&gt;direct_WDATA_B1_i bram_rtl.WDATA_B1_i[15]-&gt;direct_WDATA_B1_i bram_rtl.WDATA_B1_i[16]-&gt;direct_WDATA_B1_i bram_rtl.WDATA_B1_i[17]-&gt;direct_WDATA_B1_i</port>
					<port name="WDATA_B2">bram_rtl.WDATA_B2_i[0]-&gt;direct_WDATA_B2_i bram_rtl.WDATA_B2_i[1]-&gt;direct_WDATA_B2_i bram_rtl.WDATA_B2_i[2]-&gt;direct_WDATA_B2_i bram_rtl.WDATA_B2_i[3]-&gt;direct_WDATA_B2_i bram_rtl.WDATA_B2_i[4]-&gt;direct_WDATA_B2_i bram_rtl.WDATA_B2_i[5]-&gt;direct_WDATA_B2_i bram_rtl.WDATA_B2_i[6]-&gt;direct_WDATA_B2_i bram_rtl.WDATA_B2_i[7]-&gt;direct_WDATA_B2_i bram_rtl.WDATA_B2_i[8]-&gt;direct_WDATA_B2_i bram_rtl.WDATA_B2_i[9]-&gt;direct_WDATA_B2_i bram_rtl.WDATA_B2_i[10]-&gt;direct_WDATA_B2_i bram_rtl.WDATA_B2_i[11]-&gt;direct_WDATA_B2_i bram_rtl.WDATA_B2_i[12]-&gt;direct_WDATA_B2_i bram_rtl.WDATA_B2_i[13]-&gt;direct_WDATA_B2_i bram_rtl.WDATA_B2_i[14]-&gt;direct_WDATA_B2_i bram_rtl.WDATA_B2_i[15]-&gt;direct_WDATA_B2_i bram_rtl.WDATA_B2_i[16]-&gt;direct_WDATA_B2_i bram_rtl.WDATA_B2_i[17]-&gt;direct_WDATA_B2_i</port>
					<port name="ADDR_B1">bram_rtl.ADDR_B1_i[0]-&gt;direct_ADDR_B1_i bram_rtl.ADDR_B1_i[1]-&gt;direct_ADDR_B1_i bram_rtl.ADDR_B1_i[2]-&gt;direct_ADDR_B1_i bram_rtl.ADDR_B1_i[3]-&gt;direct_ADDR_B1_i bram_rtl.ADDR_B1_i[4]-&gt;direct_ADDR_B1_i bram_rtl.ADDR_B1_i[5]-&gt;direct_ADDR_B1_i bram_rtl.ADDR_B1_i[6]-&gt;direct_ADDR_B1_i bram_rtl.ADDR_B1_i[7]-&gt;direct_ADDR_B1_i bram_rtl.ADDR_B1_i[8]-&gt;direct_ADDR_B1_i bram_rtl.ADDR_B1_i[9]-&gt;direct_ADDR_B1_i bram_rtl.ADDR_B1_i[10]-&gt;direct_ADDR_B1_i bram_rtl.ADDR_B1_i[11]-&gt;direct_ADDR_B1_i bram_rtl.ADDR_B1_i[12]-&gt;direct_ADDR_B1_i bram_rtl.ADDR_B1_i[13]-&gt;direct_ADDR_B1_i bram_rtl.ADDR_B1_i[14]-&gt;direct_ADDR_B1_i</port>
					<port name="ADDR_B2">bram_rtl.ADDR_B2_i[0]-&gt;direct_ADDR_B2_i bram_rtl.ADDR_B2_i[1]-&gt;direct_ADDR_B2_i bram_rtl.ADDR_B2_i[2]-&gt;direct_ADDR_B2_i bram_rtl.ADDR_B2_i[3]-&gt;direct_ADDR_B2_i bram_rtl.ADDR_B2_i[4]-&gt;direct_ADDR_B2_i bram_rtl.ADDR_B2_i[5]-&gt;direct_ADDR_B2_i bram_rtl.ADDR_B2_i[6]-&gt;direct_ADDR_B2_i bram_rtl.ADDR_B2_i[7]-&gt;direct_ADDR_B2_i bram_rtl.ADDR_B2_i[8]-&gt;direct_ADDR_B2_i bram_rtl.ADDR_B2_i[9]-&gt;direct_ADDR_B2_i bram_rtl.ADDR_B2_i[10]-&gt;direct_ADDR_B2_i bram_rtl.ADDR_B2_i[11]-&gt;direct_ADDR_B2_i bram_rtl.ADDR_B2_i[12]-&gt;direct_ADDR_B2_i bram_rtl.ADDR_B2_i[13]-&gt;direct_ADDR_B2_i</port>
					<port name="REN_B1">bram_rtl.REN_B1_i[0]-&gt;direct_REN_B1_i</port>
					<port name="REN_B2">bram_rtl.REN_B2_i[0]-&gt;direct_REN_B2_i</port>
					<port name="WEN_B1">bram_rtl.WEN_B1_i[0]-&gt;direct_WEN_B1_i</port>
					<port name="WEN_B2">bram_rtl.WEN_B2_i[0]-&gt;direct_WEN_B2_i</port>
					<port name="BE_B1">bram_rtl.BE_B1_i[0]-&gt;direct_BE_B1_i bram_rtl.BE_B1_i[1]-&gt;direct_BE_B1_i</port>
					<port name="BE_B2">bram_rtl.BE_B2_i[0]-&gt;direct_BE_B2_i bram_rtl.BE_B2_i[1]-&gt;direct_BE_B2_i</port>
					<port name="FLUSH2">bram_rtl.FLUSH2_i[0]-&gt;direct_FLUSH2_i</port>
				</inputs>
				<outputs>
					<port name="RDATA_A1">doutA[0] doutA[1] doutA[2] doutA[3] doutA[4] doutA[5] doutA[6] doutA[7] doutA[8] doutA[9] doutA[10] doutA[11] doutA[12] doutA[13] doutA[14] doutA[15] doutA[16] doutA[17]</port>
					<port name="RDATA_A2">doutA[18] doutA[19] doutA[20] doutA[21] doutA[22] doutA[23] doutA[24] doutA[25] doutA[26] doutA[27] doutA[28] doutA[29] doutA[30] doutA[31] open open open open</port>
					<port name="RDATA_B1">doutB[0] doutB[1] doutB[2] doutB[3] doutB[4] doutB[5] doutB[6] doutB[7] doutB[8] doutB[9] doutB[10] doutB[11] doutB[12] doutB[13] doutB[14] doutB[15] doutB[16] doutB[17]</port>
					<port name="RDATA_B2">doutB[18] doutB[19] doutB[20] doutB[21] doutB[22] doutB[23] doutB[24] doutB[25] doutB[26] doutB[27] doutB[28] doutB[29] doutB[30] doutB[31] open open open open</port>
				</outputs>
				<clocks>
					<port name="CLK_A1">bram_rtl.CLK_A1_i[0]-&gt;direct_CLK_A1_c</port>
					<port name="CLK_A2">bram_rtl.CLK_A2_i[0]-&gt;direct_CLK_A2_c</port>
					<port name="CLK_B1">bram_rtl.CLK_B1_i[0]-&gt;direct_CLK_B1_c</port>
					<port name="CLK_B2">bram_rtl.CLK_B2_i[0]-&gt;direct_CLK_B2_c</port>
				</clocks>
			</block>
		</block>
		<block name="open" instance="sr_opt[0]" />
		<block name="open" instance="sr_opt[1]" />
		<block name="open" instance="sr_opt[2]" />
		<block name="open" instance="sr_opt[3]" />
		<block name="open" instance="flush_opt[0]" mode="default" pb_type_num_modes="1">
			<inputs>
				<port name="I">open bram.IS2[3]-&gt;SS_2_1</port>
			</inputs>
			<outputs>
				<port name="O">flush_opt[0].I[1]-&gt;opt_const open</port>
			</outputs>
			<clocks />
			<block name="open" instance="logic0[0]" />
			<block name="open" instance="logic1[0]" />
		</block>
		<block name="open" instance="clk_opt[0]" mode="default" pb_type_num_modes="1">
			<inputs>
				<port name="I">bram.clk[15]-&gt;bram_clk_in</port>
			</inputs>
			<outputs>
				<port name="O">clk_opt[0].I[0]-&gt;clk_mux</port>
			</outputs>
			<clocks />
			<block name="open" instance="clk_inv[0]" />
		</block>
		<block name="open" instance="clk_opt[1]" mode="default" pb_type_num_modes="1">
			<inputs>
				<port name="I">bram.clk[15]-&gt;bram_clk_in</port>
			</inputs>
			<outputs>
				<port name="O">clk_opt[1].I[0]-&gt;clk_mux</port>
			</outputs>
			<clocks />
			<block name="open" instance="clk_inv[0]" />
		</block>
		<block name="open" instance="clk_opt[2]" mode="default" pb_type_num_modes="1">
			<inputs>
				<port name="I">bram.clk[15]-&gt;bram_clk_in</port>
			</inputs>
			<outputs>
				<port name="O">clk_opt[2].I[0]-&gt;clk_mux</port>
			</outputs>
			<clocks />
			<block name="open" instance="clk_inv[0]" />
		</block>
		<block name="open" instance="clk_opt[3]" mode="default" pb_type_num_modes="1">
			<inputs>
				<port name="I">bram.clk[15]-&gt;bram_clk_in</port>
			</inputs>
			<outputs>
				<port name="O">clk_opt[3].I[0]-&gt;clk_mux</port>
			</outputs>
			<clocks />
			<block name="open" instance="clk_inv[0]" />
		</block>
		<block name="open" instance="ff_wrap[0]" mode="default" pb_type_num_modes="1">
			<inputs>
				<port name="rdata_a1">bram_rtl[0].RDATA_A1_o[0]-&gt;direct11a bram_rtl[0].RDATA_A1_o[1]-&gt;direct11a bram_rtl[0].RDATA_A1_o[2]-&gt;direct11a bram_rtl[0].RDATA_A1_o[3]-&gt;direct11a bram_rtl[0].RDATA_A1_o[4]-&gt;direct11a bram_rtl[0].RDATA_A1_o[5]-&gt;direct11a bram_rtl[0].RDATA_A1_o[6]-&gt;direct11a bram_rtl[0].RDATA_A1_o[7]-&gt;direct11a bram_rtl[0].RDATA_A1_o[8]-&gt;direct11a bram_rtl[0].RDATA_A1_o[9]-&gt;direct11a bram_rtl[0].RDATA_A1_o[10]-&gt;direct11a bram_rtl[0].RDATA_A1_o[11]-&gt;direct11a bram_rtl[0].RDATA_A1_o[12]-&gt;direct11a bram_rtl[0].RDATA_A1_o[13]-&gt;direct11a bram_rtl[0].RDATA_A1_o[14]-&gt;direct11a bram_rtl[0].RDATA_A1_o[15]-&gt;direct11a bram_rtl[0].RDATA_A1_o[16]-&gt;direct11a bram_rtl[0].RDATA_A1_o[17]-&gt;direct11a</port>
				<port name="rdata_b1">bram_rtl[0].RDATA_B1_o[0]-&gt;direct12a bram_rtl[0].RDATA_B1_o[1]-&gt;direct12a bram_rtl[0].RDATA_B1_o[2]-&gt;direct12a bram_rtl[0].RDATA_B1_o[3]-&gt;direct12a bram_rtl[0].RDATA_B1_o[4]-&gt;direct12a bram_rtl[0].RDATA_B1_o[5]-&gt;direct12a bram_rtl[0].RDATA_B1_o[6]-&gt;direct12a bram_rtl[0].RDATA_B1_o[7]-&gt;direct12a bram_rtl[0].RDATA_B1_o[8]-&gt;direct12a bram_rtl[0].RDATA_B1_o[9]-&gt;direct12a bram_rtl[0].RDATA_B1_o[10]-&gt;direct12a bram_rtl[0].RDATA_B1_o[11]-&gt;direct12a bram_rtl[0].RDATA_B1_o[12]-&gt;direct12a bram_rtl[0].RDATA_B1_o[13]-&gt;direct12a bram_rtl[0].RDATA_B1_o[14]-&gt;direct12a bram_rtl[0].RDATA_B1_o[15]-&gt;direct12a bram_rtl[0].RDATA_B1_o[16]-&gt;direct12a bram_rtl[0].RDATA_B1_o[17]-&gt;direct12a</port>
				<port name="rdata_a2">bram_rtl[0].RDATA_A2_o[0]-&gt;direct35a bram_rtl[0].RDATA_A2_o[1]-&gt;direct35a bram_rtl[0].RDATA_A2_o[2]-&gt;direct35a bram_rtl[0].RDATA_A2_o[3]-&gt;direct35a bram_rtl[0].RDATA_A2_o[4]-&gt;direct35a bram_rtl[0].RDATA_A2_o[5]-&gt;direct35a bram_rtl[0].RDATA_A2_o[6]-&gt;direct35a bram_rtl[0].RDATA_A2_o[7]-&gt;direct35a bram_rtl[0].RDATA_A2_o[8]-&gt;direct35a bram_rtl[0].RDATA_A2_o[9]-&gt;direct35a bram_rtl[0].RDATA_A2_o[10]-&gt;direct35a bram_rtl[0].RDATA_A2_o[11]-&gt;direct35a bram_rtl[0].RDATA_A2_o[12]-&gt;direct35a bram_rtl[0].RDATA_A2_o[13]-&gt;direct35a open open open open</port>
				<port name="rdata_b2">bram_rtl[0].RDATA_B2_o[0]-&gt;direct36a bram_rtl[0].RDATA_B2_o[1]-&gt;direct36a bram_rtl[0].RDATA_B2_o[2]-&gt;direct36a bram_rtl[0].RDATA_B2_o[3]-&gt;direct36a bram_rtl[0].RDATA_B2_o[4]-&gt;direct36a bram_rtl[0].RDATA_B2_o[5]-&gt;direct36a bram_rtl[0].RDATA_B2_o[6]-&gt;direct36a bram_rtl[0].RDATA_B2_o[7]-&gt;direct36a bram_rtl[0].RDATA_B2_o[8]-&gt;direct36a bram_rtl[0].RDATA_B2_o[9]-&gt;direct36a bram_rtl[0].RDATA_B2_o[10]-&gt;direct36a bram_rtl[0].RDATA_B2_o[11]-&gt;direct36a bram_rtl[0].RDATA_B2_o[12]-&gt;direct36a bram_rtl[0].RDATA_B2_o[13]-&gt;direct36a open open open open</port>
				<port name="reset">open open open open</port>
				<port name="enable">open open open open</port>
				<port name="sc_in">open open open open</port>
			</inputs>
			<outputs>
				<port name="out_a1">ff_wrap[0].rdata_a1[0]-&gt;ff_out_0_0 ff_wrap[0].rdata_a1[1]-&gt;ff_out_0_1 ff_wrap[0].rdata_a1[2]-&gt;ff_out_0_2 ff_wrap[0].rdata_a1[3]-&gt;ff_out_0_3 ff_wrap[0].rdata_a1[4]-&gt;ff_out_0_4 ff_wrap[0].rdata_a1[5]-&gt;ff_out_0_5 ff_wrap[0].rdata_a1[6]-&gt;ff_out_0_6 ff_wrap[0].rdata_a1[7]-&gt;ff_out_0_7 ff_wrap[0].rdata_a1[8]-&gt;ff_out_0_8 ff_wrap[0].rdata_a1[9]-&gt;ff_out_0_9 ff_wrap[0].rdata_a1[10]-&gt;ff_out_0_10 ff_wrap[0].rdata_a1[11]-&gt;ff_out_0_11 ff_wrap[0].rdata_a1[12]-&gt;ff_out_0_12 ff_wrap[0].rdata_a1[13]-&gt;ff_out_0_13 ff_wrap[0].rdata_a1[14]-&gt;ff_out_0_14 ff_wrap[0].rdata_a1[15]-&gt;ff_out_0_15 ff_wrap[0].rdata_a1[16]-&gt;ff_out_0_16 ff_wrap[0].rdata_a1[17]-&gt;ff_out_0_17</port>
				<port name="out_b1">ff_wrap[0].rdata_b1[0]-&gt;ff_out_1_0 ff_wrap[0].rdata_b1[1]-&gt;ff_out_1_1 ff_wrap[0].rdata_b1[2]-&gt;ff_out_1_2 ff_wrap[0].rdata_b1[3]-&gt;ff_out_1_3 ff_wrap[0].rdata_b1[4]-&gt;ff_out_1_4 ff_wrap[0].rdata_b1[5]-&gt;ff_out_1_5 ff_wrap[0].rdata_b1[6]-&gt;ff_out_1_6 ff_wrap[0].rdata_b1[7]-&gt;ff_out_1_7 ff_wrap[0].rdata_b1[8]-&gt;ff_out_1_8 ff_wrap[0].rdata_b1[9]-&gt;ff_out_1_9 ff_wrap[0].rdata_b1[10]-&gt;ff_out_1_10 ff_wrap[0].rdata_b1[11]-&gt;ff_out_1_11 ff_wrap[0].rdata_b1[12]-&gt;ff_out_1_12 ff_wrap[0].rdata_b1[13]-&gt;ff_out_1_13 ff_wrap[0].rdata_b1[14]-&gt;ff_out_1_14 ff_wrap[0].rdata_b1[15]-&gt;ff_out_1_15 ff_wrap[0].rdata_b1[16]-&gt;ff_out_1_16 ff_wrap[0].rdata_b1[17]-&gt;ff_out_1_17</port>
				<port name="out_a2">ff_wrap[0].rdata_a2[0]-&gt;ff_out_2_0 ff_wrap[0].rdata_a2[1]-&gt;ff_out_2_1 ff_wrap[0].rdata_a2[2]-&gt;ff_out_2_2 ff_wrap[0].rdata_a2[3]-&gt;ff_out_2_3 ff_wrap[0].rdata_a2[4]-&gt;ff_out_2_4 ff_wrap[0].rdata_a2[5]-&gt;ff_out_2_5 ff_wrap[0].rdata_a2[6]-&gt;ff_out_2_6 ff_wrap[0].rdata_a2[7]-&gt;ff_out_2_7 ff_wrap[0].rdata_a2[8]-&gt;ff_out_2_8 ff_wrap[0].rdata_a2[9]-&gt;ff_out_2_9 ff_wrap[0].rdata_a2[10]-&gt;ff_out_2_10 ff_wrap[0].rdata_a2[11]-&gt;ff_out_2_11 ff_wrap[0].rdata_a2[12]-&gt;ff_out_2_12 ff_wrap[0].rdata_a2[13]-&gt;ff_out_2_13 open open open open</port>
				<port name="out_b2">ff_wrap[0].rdata_b2[0]-&gt;ff_out_3_0 ff_wrap[0].rdata_b2[1]-&gt;ff_out_3_1 ff_wrap[0].rdata_b2[2]-&gt;ff_out_3_2 ff_wrap[0].rdata_b2[3]-&gt;ff_out_3_3 ff_wrap[0].rdata_b2[4]-&gt;ff_out_3_4 ff_wrap[0].rdata_b2[5]-&gt;ff_out_3_5 ff_wrap[0].rdata_b2[6]-&gt;ff_out_3_6 ff_wrap[0].rdata_b2[7]-&gt;ff_out_3_7 ff_wrap[0].rdata_b2[8]-&gt;ff_out_3_8 ff_wrap[0].rdata_b2[9]-&gt;ff_out_3_9 ff_wrap[0].rdata_b2[10]-&gt;ff_out_3_10 ff_wrap[0].rdata_b2[11]-&gt;ff_out_3_11 ff_wrap[0].rdata_b2[12]-&gt;ff_out_3_12 ff_wrap[0].rdata_b2[13]-&gt;ff_out_3_13 open open open open</port>
				<port name="sc_out">open open open open</port>
			</outputs>
			<clocks>
				<port name="clock">open open open open</port>
			</clocks>
			<block name="open" instance="ff_group[0]" />
			<block name="open" instance="ff_group[1]" />
			<block name="open" instance="ff_group[2]" />
			<block name="open" instance="ff_group[3]" />
		</block>
	</block>
	<block name="_00_" instance="clb[1]" mode="default">
		<inputs>
			<port name="I30">addrA[0] addrA[6] _03_ addrB[1] addrA[2] addrB[8] addrA[4] open _01_ addrA[7] addrB[5] addrA[9]</port>
			<port name="I20">addrB[6] addrB[2] addrB[4] open addrA[5] addrB[3] open open addrB[0] _02_ open open</port>
			<port name="I10">open open open addrB[0] addrA[3] addrB[7] addrA[8] open open addrA[1] weA addrB[9]</port>
			<port name="I00">weB open open open open open open open open open open open</port>
			<port name="IS0">open open open open open open</port>
			<port name="cin">open</port>
			<port name="cascdn_i">open</port>
			<port name="cascup_i">open</port>
			<port name="sc_in">open open</port>
		</inputs>
		<outputs>
			<port name="O0">fle_wrapper[0].out[0]-&gt;outputs fle_wrapper[0].out[1]-&gt;outputs open fle_wrapper[0].out[3]-&gt;outputs fle_wrapper[0].out[4]-&gt;outputs open fle_wrapper[0].out[6]-&gt;outputs fle_wrapper[0].out[7]-&gt;outputs open open open open open open open open open open open open open open open fle_wrapper[0].out[23]-&gt;outputs</port>
			<port name="cout">open</port>
			<port name="cascdn_o">open</port>
			<port name="cascup_o">open</port>
			<port name="sc_out">open open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="_00_" instance="fle_wrapper[0]" mode="default">
			<inputs>
				<port name="II">clb.I00[0]-&gt;II_0_0 clb.I20[2]-&gt;II_0_1 clb.I20[8]-&gt;II_0_2 clb.I30[0]-&gt;II_0_3 clb.I30[6]-&gt;II_0_4 open clb.I30[1]-&gt;II_0_6 clb.I20[0]-&gt;II_0_7 clb.I20[4]-&gt;II_0_8 open clb.I30[10]-&gt;II_0_10 open clb.I30[11]-&gt;II_0_12 clb.I10[11]-&gt;II_0_13 clb.I20[1]-&gt;II_0_14 clb.I30[4]-&gt;II_0_15 open open open open open open open open open open open open open open clb.I30[3]-&gt;II_0_30 clb.I10[9]-&gt;II_0_31 clb.I20[5]-&gt;II_0_32 clb.I10[5]-&gt;II_0_33 clb.I30[9]-&gt;II_0_34 clb.I10[4]-&gt;II_0_35 clb.I30[5]-&gt;II_0_36 clb.I10[3]-&gt;II_0_37 clb.I20[0]-&gt;II_0_38 clb.I30[0]-&gt;II_0_39 clb.I30[1]-&gt;II_0_40 clb.I10[6]-&gt;II_0_41 fle_wrapper[0].out[17]-&gt;II_0_42 fle_wrapper[0].out[20]-&gt;II_0_43 clb.I20[9]-&gt;II_0_44 clb.I30[2]-&gt;II_0_45 clb.I30[8]-&gt;II_0_46 clb.I10[10]-&gt;II_0_47</port>
				<port name="SS">open open open open open open</port>
				<port name="cin">open</port>
				<port name="clk">open</port>
				<port name="cascdn_i">open</port>
				<port name="cascup_i">open</port>
				<port name="sc_in">open open</port>
			</inputs>
			<outputs>
				<port name="out">comb_block[0].out0[0]-&gt;out_complete_up_0 comb_block[0].out1[0]-&gt;out_complete_dn_0 open comb_block[0].out0[1]-&gt;out_complete_up_1 comb_block[0].out1[1]-&gt;out_complete_dn_1 open comb_block[0].out0[2]-&gt;out_complete_up_2 comb_block[0].out1[2]-&gt;out_complete_dn_2 open open open open open open open open open comb_block[0].o6[5]-&gt;direct_o6_output_5 open open comb_block[0].o6[6]-&gt;direct_o6_output_6 open open comb_block[0].o6[7]-&gt;direct_o6_output_7</port>
				<port name="cout">open</port>
				<port name="cascdn_o">open</port>
				<port name="cascup_o">open</port>
				<port name="sc_out">open open</port>
			</outputs>
			<clocks />
			<block name="_00_" instance="comb_block[0]" mode="default">
				<inputs>
					<port name="II">fle_wrapper.II[0]-&gt;in_direct fle_wrapper.II[1]-&gt;in_direct fle_wrapper.II[2]-&gt;in_direct fle_wrapper.II[3]-&gt;in_direct fle_wrapper.II[4]-&gt;in_direct open fle_wrapper.II[6]-&gt;in_direct fle_wrapper.II[7]-&gt;in_direct fle_wrapper.II[8]-&gt;in_direct open fle_wrapper.II[10]-&gt;in_direct open fle_wrapper.II[12]-&gt;in_direct fle_wrapper.II[13]-&gt;in_direct fle_wrapper.II[14]-&gt;in_direct fle_wrapper.II[15]-&gt;in_direct open open open open open open open open open open open open open open fle_wrapper.II[30]-&gt;in_direct fle_wrapper.II[31]-&gt;in_direct fle_wrapper.II[32]-&gt;in_direct fle_wrapper.II[33]-&gt;in_direct fle_wrapper.II[34]-&gt;in_direct fle_wrapper.II[35]-&gt;in_direct fle_wrapper.II[36]-&gt;in_direct fle_wrapper.II[37]-&gt;in_direct fle_wrapper.II[38]-&gt;in_direct fle_wrapper.II[39]-&gt;in_direct fle_wrapper.II[40]-&gt;in_direct fle_wrapper.II[41]-&gt;in_direct fle_wrapper.II[42]-&gt;in_direct fle_wrapper.II[43]-&gt;in_direct fle_wrapper.II[44]-&gt;in_direct fle_wrapper.II[45]-&gt;in_direct fle_wrapper.II[46]-&gt;in_direct fle_wrapper.II[47]-&gt;in_direct</port>
					<port name="cin">open</port>
					<port name="cascdn_i">open</port>
					<port name="cascup_i">open</port>
				</inputs>
				<outputs>
					<port name="out0">lut_block[0].o5_up[0]-&gt;out_mux0_0 lut_block[0].o5_up[1]-&gt;out_mux0_1 lut_block[0].o5_up[2]-&gt;out_mux0_2 open open open open open</port>
					<port name="o6">open open open open open lut_block[0].o6[5]-&gt;direct_comb_block_o6 lut_block[0].o6[6]-&gt;direct_comb_block_o6 lut_block[0].o6[7]-&gt;direct_comb_block_o6</port>
					<port name="out1">lut_block[0].o5_dn[0]-&gt;out_mux1_0 lut_block[0].o5_dn[1]-&gt;out_mux1_1 lut_block[0].o5_dn[2]-&gt;out_mux1_2 open open open open open</port>
					<port name="cout">open</port>
					<port name="cascdn_o">open</port>
					<port name="cascup_o">open</port>
				</outputs>
				<clocks />
				<block name="_00_" instance="lut_block[0]" mode="default">
					<inputs>
						<port name="II">comb_block.II[0]-&gt;direct_II comb_block.II[1]-&gt;direct_II comb_block.II[2]-&gt;direct_II comb_block.II[3]-&gt;direct_II comb_block.II[4]-&gt;direct_II open comb_block.II[6]-&gt;direct_II comb_block.II[7]-&gt;direct_II comb_block.II[8]-&gt;direct_II open comb_block.II[10]-&gt;direct_II open comb_block.II[12]-&gt;direct_II comb_block.II[13]-&gt;direct_II comb_block.II[14]-&gt;direct_II comb_block.II[15]-&gt;direct_II open open open open open open open open open open open open open open comb_block.II[30]-&gt;direct_II comb_block.II[31]-&gt;direct_II comb_block.II[32]-&gt;direct_II comb_block.II[33]-&gt;direct_II comb_block.II[34]-&gt;direct_II comb_block.II[35]-&gt;direct_II comb_block.II[36]-&gt;direct_II comb_block.II[37]-&gt;direct_II comb_block.II[38]-&gt;direct_II comb_block.II[39]-&gt;direct_II comb_block.II[40]-&gt;direct_II comb_block.II[41]-&gt;direct_II comb_block.II[42]-&gt;direct_II comb_block.II[43]-&gt;direct_II comb_block.II[44]-&gt;direct_II comb_block.II[45]-&gt;direct_II comb_block.II[46]-&gt;direct_II comb_block.II[47]-&gt;direct_II</port>
						<port name="cascdn_i">open</port>
						<port name="cascup_i">open</port>
					</inputs>
					<outputs>
						<port name="o4_up_1">open open open open open open open open</port>
						<port name="o4_up_2">open open open open open open open open</port>
						<port name="o4_dn_1">open open open open open open open open</port>
						<port name="o4_dn_2">open open open open open open open open</port>
						<port name="o5_up">frac_lut[0].o5_up[0]-&gt;direct_out5_0 frac_lut[1].o5_up[0]-&gt;direct_out5_0 frac_lut[2].o5_up[0]-&gt;direct_out5_0 open open open open open</port>
						<port name="o5_dn">frac_lut[0].o5_dn[0]-&gt;direct_out5_1 frac_lut[1].o5_dn[0]-&gt;direct_out5_1 frac_lut[2].o5_dn[0]-&gt;direct_out5_1 open open open open open</port>
						<port name="o6">open open open open open frac_lut[5].o6[0]-&gt;direct_out6 frac_lut[6].o6[0]-&gt;direct_out6 frac_lut[7].o6[0]-&gt;direct_out6</port>
						<port name="cascdn_o">open</port>
						<port name="cascup_o">open</port>
					</outputs>
					<clocks />
					<block name="_02_" instance="frac_lut[0]" mode="default">
						<inputs>
							<port name="II">lut_block.II[0]-&gt;direct_in lut_block.II[1]-&gt;direct_in lut_block.II[2]-&gt;direct_in lut_block.II[3]-&gt;direct_in lut_block.II[4]-&gt;direct_in open</port>
							<port name="cascdn_i">open</port>
							<port name="cascup_i">open</port>
						</inputs>
						<outputs>
							<port name="o4_up_1">open</port>
							<port name="o4_up_2">open</port>
							<port name="o4_dn_1">open</port>
							<port name="o4_dn_2">open</port>
							<port name="o5_up">mux_wrap[0].o5_up[0]-&gt;direct_o5_up</port>
							<port name="o5_dn">mux_wrap[0].o5_dn[0]-&gt;direct_o5_dn</port>
							<port name="o6">open</port>
							<port name="cascdn_o">open</port>
							<port name="cascup_o">open</port>
						</outputs>
						<clocks />
						<block name="_02_" instance="mux_wrap[0]" mode="lut5_mode">
							<inputs>
								<port name="II">frac_lut.II[0]-&gt;direct_II frac_lut.II[1]-&gt;direct_II frac_lut.II[2]-&gt;direct_II frac_lut.II[3]-&gt;direct_II frac_lut.II[4]-&gt;direct_II open</port>
							</inputs>
							<outputs>
								<port name="o4_up_1">open</port>
								<port name="o4_up_2">open</port>
								<port name="o4_dn_1">open</port>
								<port name="o4_dn_2">open</port>
								<port name="o5_up">lut5[0].out[0]-&gt;direct_out5_up</port>
								<port name="o5_dn">lut5[1].out[0]-&gt;direct_out5_dn</port>
								<port name="o6">open</port>
								<port name="cascdn_o">open</port>
								<port name="cascup_o">open</port>
							</outputs>
							<clocks />
							<block name="_02_" instance="lut5[0]" mode="lut5">
								<inputs>
									<port name="in">mux_wrap.II[0]-&gt;direct_in_lut4_0 mux_wrap.II[1]-&gt;direct_in_lut4_0 mux_wrap.II[2]-&gt;direct_in_lut4_0 mux_wrap.II[3]-&gt;direct_in_lut4_0 mux_wrap.II[4]-&gt;direct_in_lut4_0</port>
								</inputs>
								<outputs>
									<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
								</outputs>
								<clocks />
								<block name="_02_" instance="lut[0]">
									<attributes />
									<parameters />
									<inputs>
										<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 lut5.in[4]-&gt;direct:lut5</port>
										<port_rotation_map name="in">0 2 3 4 1</port_rotation_map>
									</inputs>
									<outputs>
										<port name="out">_02_</port>
									</outputs>
									<clocks />
								</block>
							</block>
							<block name="$undef" instance="lut5[1]" mode="lut5">
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
								</outputs>
								<clocks />
								<block name="$undef" instance="lut[0]">
									<attributes />
									<parameters />
									<inputs>
										<port name="in">open open open open open</port>
									</inputs>
									<outputs>
										<port name="out">$undef</port>
									</outputs>
									<clocks />
								</block>
							</block>
						</block>
					</block>
					<block name="_03_" instance="frac_lut[1]" mode="default">
						<inputs>
							<port name="II">lut_block.II[6]-&gt;direct_in lut_block.II[7]-&gt;direct_in lut_block.II[8]-&gt;direct_in open lut_block.II[10]-&gt;direct_in open</port>
							<port name="cascdn_i">open</port>
							<port name="cascup_i">open</port>
						</inputs>
						<outputs>
							<port name="o4_up_1">open</port>
							<port name="o4_up_2">open</port>
							<port name="o4_dn_1">open</port>
							<port name="o4_dn_2">open</port>
							<port name="o5_up">mux_wrap[0].o5_up[0]-&gt;direct_o5_up</port>
							<port name="o5_dn">mux_wrap[0].o5_dn[0]-&gt;direct_o5_dn</port>
							<port name="o6">open</port>
							<port name="cascdn_o">open</port>
							<port name="cascup_o">open</port>
						</outputs>
						<clocks />
						<block name="_03_" instance="mux_wrap[0]" mode="lut5_mode">
							<inputs>
								<port name="II">frac_lut.II[0]-&gt;direct_II frac_lut.II[1]-&gt;direct_II frac_lut.II[2]-&gt;direct_II open frac_lut.II[4]-&gt;direct_II open</port>
							</inputs>
							<outputs>
								<port name="o4_up_1">open</port>
								<port name="o4_up_2">open</port>
								<port name="o4_dn_1">open</port>
								<port name="o4_dn_2">open</port>
								<port name="o5_up">lut5[0].out[0]-&gt;direct_out5_up</port>
								<port name="o5_dn">lut5[1].out[0]-&gt;direct_out5_dn</port>
								<port name="o6">open</port>
								<port name="cascdn_o">open</port>
								<port name="cascup_o">open</port>
							</outputs>
							<clocks />
							<block name="_03_" instance="lut5[0]" mode="lut5">
								<inputs>
									<port name="in">mux_wrap.II[0]-&gt;direct_in_lut4_0 mux_wrap.II[1]-&gt;direct_in_lut4_0 mux_wrap.II[2]-&gt;direct_in_lut4_0 open mux_wrap.II[4]-&gt;direct_in_lut4_0</port>
								</inputs>
								<outputs>
									<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
								</outputs>
								<clocks />
								<block name="_03_" instance="lut[0]">
									<attributes />
									<parameters />
									<inputs>
										<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 open lut5.in[4]-&gt;direct:lut5</port>
										<port_rotation_map name="in">2 3 1 open 0</port_rotation_map>
									</inputs>
									<outputs>
										<port name="out">_03_</port>
									</outputs>
									<clocks />
								</block>
							</block>
							<block name="$true" instance="lut5[1]" mode="lut5">
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
								</outputs>
								<clocks />
								<block name="$true" instance="lut[0]">
									<attributes />
									<parameters />
									<inputs>
										<port name="in">open open open open open</port>
									</inputs>
									<outputs>
										<port name="out">$true</port>
									</outputs>
									<clocks />
								</block>
							</block>
						</block>
					</block>
					<block name="_01_" instance="frac_lut[2]" mode="default">
						<inputs>
							<port name="II">lut_block.II[12]-&gt;direct_in lut_block.II[13]-&gt;direct_in lut_block.II[14]-&gt;direct_in lut_block.II[15]-&gt;direct_in open open</port>
							<port name="cascdn_i">open</port>
							<port name="cascup_i">open</port>
						</inputs>
						<outputs>
							<port name="o4_up_1">open</port>
							<port name="o4_up_2">open</port>
							<port name="o4_dn_1">open</port>
							<port name="o4_dn_2">open</port>
							<port name="o5_up">mux_wrap[0].o5_up[0]-&gt;direct_o5_up</port>
							<port name="o5_dn">mux_wrap[0].o5_dn[0]-&gt;direct_o5_dn</port>
							<port name="o6">open</port>
							<port name="cascdn_o">open</port>
							<port name="cascup_o">open</port>
						</outputs>
						<clocks />
						<block name="_01_" instance="mux_wrap[0]" mode="lut5_mode">
							<inputs>
								<port name="II">frac_lut.II[0]-&gt;direct_II frac_lut.II[1]-&gt;direct_II frac_lut.II[2]-&gt;direct_II frac_lut.II[3]-&gt;direct_II open open</port>
							</inputs>
							<outputs>
								<port name="o4_up_1">open</port>
								<port name="o4_up_2">open</port>
								<port name="o4_dn_1">open</port>
								<port name="o4_dn_2">open</port>
								<port name="o5_up">lut5[0].out[0]-&gt;direct_out5_up</port>
								<port name="o5_dn">lut5[1].out[0]-&gt;direct_out5_dn</port>
								<port name="o6">open</port>
								<port name="cascdn_o">open</port>
								<port name="cascup_o">open</port>
							</outputs>
							<clocks />
							<block name="_01_" instance="lut5[0]" mode="lut5">
								<inputs>
									<port name="in">mux_wrap.II[0]-&gt;direct_in_lut4_0 mux_wrap.II[1]-&gt;direct_in_lut4_0 mux_wrap.II[2]-&gt;direct_in_lut4_0 mux_wrap.II[3]-&gt;direct_in_lut4_0 open</port>
								</inputs>
								<outputs>
									<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
								</outputs>
								<clocks />
								<block name="_01_" instance="lut[0]">
									<attributes />
									<parameters />
									<inputs>
										<port name="in">lut5.in[0]-&gt;direct:lut5 lut5.in[1]-&gt;direct:lut5 lut5.in[2]-&gt;direct:lut5 lut5.in[3]-&gt;direct:lut5 open</port>
										<port_rotation_map name="in">0 1 2 3 open</port_rotation_map>
									</inputs>
									<outputs>
										<port name="out">_01_</port>
									</outputs>
									<clocks />
								</block>
							</block>
							<block name="$false" instance="lut5[1]" mode="lut5">
								<inputs>
									<port name="in">open open open open open</port>
								</inputs>
								<outputs>
									<port name="out">lut[0].out[0]-&gt;direct:lut5</port>
								</outputs>
								<clocks />
								<block name="$false" instance="lut[0]">
									<attributes />
									<parameters />
									<inputs>
										<port name="in">open open open open open</port>
									</inputs>
									<outputs>
										<port name="out">$false</port>
									</outputs>
									<clocks />
								</block>
							</block>
						</block>
					</block>
					<block name="open" instance="frac_lut[3]" />
					<block name="open" instance="frac_lut[4]" />
					<block name="_05_" instance="frac_lut[5]" mode="default">
						<inputs>
							<port name="II">lut_block.II[30]-&gt;direct_in lut_block.II[31]-&gt;direct_in lut_block.II[32]-&gt;direct_in lut_block.II[33]-&gt;direct_in lut_block.II[34]-&gt;direct_in lut_block.II[35]-&gt;direct_in</port>
							<port name="cascdn_i">open</port>
							<port name="cascup_i">open</port>
						</inputs>
						<outputs>
							<port name="o4_up_1">open</port>
							<port name="o4_up_2">open</port>
							<port name="o4_dn_1">open</port>
							<port name="o4_dn_2">open</port>
							<port name="o5_up">open</port>
							<port name="o5_dn">open</port>
							<port name="o6">mux_wrap[0].o6[0]-&gt;direct_o6</port>
							<port name="cascdn_o">open</port>
							<port name="cascup_o">open</port>
						</outputs>
						<clocks />
						<block name="_05_" instance="mux_wrap[0]" mode="lut6_mode">
							<inputs>
								<port name="II">frac_lut.II[0]-&gt;direct_II frac_lut.II[1]-&gt;direct_II frac_lut.II[2]-&gt;direct_II frac_lut.II[3]-&gt;direct_II frac_lut.II[4]-&gt;direct_II frac_lut.II[5]-&gt;mux_lut_in5</port>
							</inputs>
							<outputs>
								<port name="o4_up_1">open</port>
								<port name="o4_up_2">open</port>
								<port name="o4_dn_1">open</port>
								<port name="o4_dn_2">open</port>
								<port name="o5_up">open</port>
								<port name="o5_dn">open</port>
								<port name="o6">lut6[0].out[0]-&gt;direct_out6</port>
								<port name="cascdn_o">open</port>
								<port name="cascup_o">open</port>
							</outputs>
							<clocks />
							<block name="_05_" instance="lut6[0]" mode="lut6">
								<inputs>
									<port name="in">mux_wrap.II[0]-&gt;direct_in mux_wrap.II[1]-&gt;direct_in mux_wrap.II[2]-&gt;direct_in mux_wrap.II[3]-&gt;direct_in mux_wrap.II[4]-&gt;direct_in mux_wrap.II[5]-&gt;direct_in</port>
								</inputs>
								<outputs>
									<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
								</outputs>
								<clocks />
								<block name="_05_" instance="lut[0]">
									<attributes />
									<parameters />
									<inputs>
										<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
										<port_rotation_map name="in">3 2 1 5 4 0</port_rotation_map>
									</inputs>
									<outputs>
										<port name="out">_05_</port>
									</outputs>
									<clocks />
								</block>
							</block>
						</block>
					</block>
					<block name="_04_" instance="frac_lut[6]" mode="default">
						<inputs>
							<port name="II">lut_block.II[36]-&gt;direct_in lut_block.II[37]-&gt;direct_in lut_block.II[38]-&gt;direct_in lut_block.II[39]-&gt;direct_in lut_block.II[40]-&gt;direct_in lut_block.II[41]-&gt;direct_in</port>
							<port name="cascdn_i">open</port>
							<port name="cascup_i">open</port>
						</inputs>
						<outputs>
							<port name="o4_up_1">open</port>
							<port name="o4_up_2">open</port>
							<port name="o4_dn_1">open</port>
							<port name="o4_dn_2">open</port>
							<port name="o5_up">open</port>
							<port name="o5_dn">open</port>
							<port name="o6">mux_wrap[0].o6[0]-&gt;direct_o6</port>
							<port name="cascdn_o">open</port>
							<port name="cascup_o">open</port>
						</outputs>
						<clocks />
						<block name="_04_" instance="mux_wrap[0]" mode="lut6_mode">
							<inputs>
								<port name="II">frac_lut.II[0]-&gt;direct_II frac_lut.II[1]-&gt;direct_II frac_lut.II[2]-&gt;direct_II frac_lut.II[3]-&gt;direct_II frac_lut.II[4]-&gt;direct_II frac_lut.II[5]-&gt;mux_lut_in5</port>
							</inputs>
							<outputs>
								<port name="o4_up_1">open</port>
								<port name="o4_up_2">open</port>
								<port name="o4_dn_1">open</port>
								<port name="o4_dn_2">open</port>
								<port name="o5_up">open</port>
								<port name="o5_dn">open</port>
								<port name="o6">lut6[0].out[0]-&gt;direct_out6</port>
								<port name="cascdn_o">open</port>
								<port name="cascup_o">open</port>
							</outputs>
							<clocks />
							<block name="_04_" instance="lut6[0]" mode="lut6">
								<inputs>
									<port name="in">mux_wrap.II[0]-&gt;direct_in mux_wrap.II[1]-&gt;direct_in mux_wrap.II[2]-&gt;direct_in mux_wrap.II[3]-&gt;direct_in mux_wrap.II[4]-&gt;direct_in mux_wrap.II[5]-&gt;direct_in</port>
								</inputs>
								<outputs>
									<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
								</outputs>
								<clocks />
								<block name="_04_" instance="lut[0]">
									<attributes />
									<parameters />
									<inputs>
										<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
										<port_rotation_map name="in">0 2 4 3 5 1</port_rotation_map>
									</inputs>
									<outputs>
										<port name="out">_04_</port>
									</outputs>
									<clocks />
								</block>
							</block>
						</block>
					</block>
					<block name="_00_" instance="frac_lut[7]" mode="default">
						<inputs>
							<port name="II">lut_block.II[42]-&gt;direct_in lut_block.II[43]-&gt;direct_in lut_block.II[44]-&gt;direct_in lut_block.II[45]-&gt;direct_in lut_block.II[46]-&gt;direct_in lut_block.II[47]-&gt;direct_in</port>
							<port name="cascdn_i">open</port>
							<port name="cascup_i">open</port>
						</inputs>
						<outputs>
							<port name="o4_up_1">open</port>
							<port name="o4_up_2">open</port>
							<port name="o4_dn_1">open</port>
							<port name="o4_dn_2">open</port>
							<port name="o5_up">open</port>
							<port name="o5_dn">open</port>
							<port name="o6">mux_wrap[0].o6[0]-&gt;direct_o6</port>
							<port name="cascdn_o">open</port>
							<port name="cascup_o">open</port>
						</outputs>
						<clocks />
						<block name="_00_" instance="mux_wrap[0]" mode="lut6_mode">
							<inputs>
								<port name="II">frac_lut.II[0]-&gt;direct_II frac_lut.II[1]-&gt;direct_II frac_lut.II[2]-&gt;direct_II frac_lut.II[3]-&gt;direct_II frac_lut.II[4]-&gt;direct_II frac_lut.II[5]-&gt;mux_lut_in5</port>
							</inputs>
							<outputs>
								<port name="o4_up_1">open</port>
								<port name="o4_up_2">open</port>
								<port name="o4_dn_1">open</port>
								<port name="o4_dn_2">open</port>
								<port name="o5_up">open</port>
								<port name="o5_dn">open</port>
								<port name="o6">lut6[0].out[0]-&gt;direct_out6</port>
								<port name="cascdn_o">open</port>
								<port name="cascup_o">open</port>
							</outputs>
							<clocks />
							<block name="_00_" instance="lut6[0]" mode="lut6">
								<inputs>
									<port name="in">mux_wrap.II[0]-&gt;direct_in mux_wrap.II[1]-&gt;direct_in mux_wrap.II[2]-&gt;direct_in mux_wrap.II[3]-&gt;direct_in mux_wrap.II[4]-&gt;direct_in mux_wrap.II[5]-&gt;direct_in</port>
								</inputs>
								<outputs>
									<port name="out">lut[0].out[0]-&gt;direct:lut6</port>
								</outputs>
								<clocks />
								<block name="_00_" instance="lut[0]">
									<attributes />
									<parameters />
									<inputs>
										<port name="in">lut6.in[0]-&gt;direct:lut6 lut6.in[1]-&gt;direct:lut6 lut6.in[2]-&gt;direct:lut6 lut6.in[3]-&gt;direct:lut6 lut6.in[4]-&gt;direct:lut6 lut6.in[5]-&gt;direct:lut6</port>
										<port_rotation_map name="in">2 3 1 4 5 0</port_rotation_map>
									</inputs>
									<outputs>
										<port name="out">_00_</port>
									</outputs>
									<clocks />
								</block>
							</block>
						</block>
					</block>
				</block>
				<block name="open" instance="fa_2bit_block[0]" />
			</block>
			<block name="open" instance="ff_wrap[0]" />
		</block>
	</block>
	<block name="out:doutB[17]" instance="io[2]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutB[17]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutB[17]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutB[17]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutB[16]" instance="io[3]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutB[16]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutB[16]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutB[16]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutB[15]" instance="io[4]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutB[15]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutB[15]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutB[15]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutB[14]" instance="io[5]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutB[14]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutB[14]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutB[14]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutB[13]" instance="io[6]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutB[13]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutB[13]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutB[13]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutB[12]" instance="io[7]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutB[12]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutB[12]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutB[12]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutB[11]" instance="io[8]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutB[11]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutB[11]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutB[11]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutB[10]" instance="io[9]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutB[10]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutB[10]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutB[10]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutB[9]" instance="io[10]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutB[9]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutB[9]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutB[9]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutB[8]" instance="io[11]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutB[8]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutB[8]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutB[8]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutB[7]" instance="io[12]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutB[7]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutB[7]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutB[7]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutB[6]" instance="io[13]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutB[6]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutB[6]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutB[6]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutB[5]" instance="io[14]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutB[5]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutB[5]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutB[5]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutB[4]" instance="io[15]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutB[4]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutB[4]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutB[4]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutB[3]" instance="io[16]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutB[3]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutB[3]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutB[3]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutB[2]" instance="io[17]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutB[2]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutB[2]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutB[2]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutB[1]" instance="io[18]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutB[1]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutB[1]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutB[1]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutB[0]" instance="io[19]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutB[0]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutB[0]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutB[0]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutA[17]" instance="io[20]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutA[17]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutA[17]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutA[17]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutA[16]" instance="io[21]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutA[16]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutA[16]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutA[16]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutA[15]" instance="io[22]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutA[15]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutA[15]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutA[15]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutA[14]" instance="io[23]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutA[14]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutA[14]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutA[14]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutA[13]" instance="io[24]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutA[13]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutA[13]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutA[13]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutA[12]" instance="io[25]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutA[12]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutA[12]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutA[12]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutA[11]" instance="io[26]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutA[11]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutA[11]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutA[11]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutA[10]" instance="io[27]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutA[10]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutA[10]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutA[10]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutA[9]" instance="io[28]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutA[9]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutA[9]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutA[9]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutA[8]" instance="io[29]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutA[8]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutA[8]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutA[8]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutA[7]" instance="io[30]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutA[7]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutA[7]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutA[7]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutA[6]" instance="io[31]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutA[6]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutA[6]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutA[6]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutA[5]" instance="io[32]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutA[5]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutA[5]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutA[5]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutA[4]" instance="io[33]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutA[4]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutA[4]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutA[4]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutA[3]" instance="io[34]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutA[3]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutA[3]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutA[3]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutA[2]" instance="io[35]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutA[2]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutA[2]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutA[2]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutA[1]" instance="io[36]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutA[1]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutA[1]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutA[1]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutA[0]" instance="io[37]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutA[0]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutA[0]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutA[0]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutA[31]" instance="io[38]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutA[31]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutA[31]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutA[31]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutA[30]" instance="io[39]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutA[30]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutA[30]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutA[30]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutA[29]" instance="io[40]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutA[29]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutA[29]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutA[29]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutA[28]" instance="io[41]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutA[28]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutA[28]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutA[28]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutA[27]" instance="io[42]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutA[27]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutA[27]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutA[27]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutA[26]" instance="io[43]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutA[26]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutA[26]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutA[26]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutA[25]" instance="io[44]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutA[25]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutA[25]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutA[25]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutA[24]" instance="io[45]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutA[24]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutA[24]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutA[24]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutA[23]" instance="io[46]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutA[23]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutA[23]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutA[23]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutA[22]" instance="io[47]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutA[22]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutA[22]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutA[22]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutA[21]" instance="io[48]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutA[21]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutA[21]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutA[21]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutA[20]" instance="io[49]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutA[20]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutA[20]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutA[20]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutA[19]" instance="io[50]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutA[19]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutA[19]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutA[19]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutA[18]" instance="io[51]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutA[18]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutA[18]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutA[18]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutB[31]" instance="io[52]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutB[31]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutB[31]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutB[31]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutB[30]" instance="io[53]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutB[30]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutB[30]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutB[30]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutB[29]" instance="io[54]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutB[29]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutB[29]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutB[29]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutB[28]" instance="io[55]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutB[28]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutB[28]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutB[28]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutB[27]" instance="io[56]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutB[27]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutB[27]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutB[27]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutB[26]" instance="io[57]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutB[26]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutB[26]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutB[26]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutB[25]" instance="io[58]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutB[25]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutB[25]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutB[25]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutB[24]" instance="io[59]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutB[24]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutB[24]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutB[24]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutB[23]" instance="io[60]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutB[23]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutB[23]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutB[23]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutB[22]" instance="io[61]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutB[22]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutB[22]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutB[22]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutB[21]" instance="io[62]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutB[21]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutB[21]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutB[21]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutB[20]" instance="io[63]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutB[20]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutB[20]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutB[20]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutB[19]" instance="io[64]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutB[19]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutB[19]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutB[19]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="out:doutB[18]" instance="io[65]" mode="io_output">
		<inputs>
			<port name="f2a_i">doutB[18]</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">open</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="out:doutB[18]" instance="io_output[0]" mode="default">
			<inputs>
				<port name="f2a_i">io.f2a_i[0]-&gt;io_output-f2a_i</port>
			</inputs>
			<outputs />
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="open" instance="ff[0]" />
			<block name="out:doutB[18]" instance="outpad[0]">
				<attributes />
				<parameters />
				<inputs>
					<port name="outpad">io_output.f2a_i[0]-&gt;mux1</port>
				</inputs>
				<outputs />
				<clocks />
			</block>
		</block>
	</block>
	<block name="clk" instance="io[66]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="clk" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="clk" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">clk</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="weA" instance="io[67]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="weA" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="weA" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">weA</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="weB" instance="io[68]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="weB" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="weB" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">weB</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="addrB[9]" instance="io[69]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="addrB[9]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="addrB[9]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">addrB[9]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="addrB[8]" instance="io[70]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="addrB[8]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="addrB[8]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">addrB[8]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="addrB[7]" instance="io[71]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="addrB[7]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="addrB[7]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">addrB[7]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="addrB[6]" instance="io[72]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="addrB[6]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="addrB[6]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">addrB[6]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="addrB[5]" instance="io[73]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="addrB[5]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="addrB[5]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">addrB[5]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="addrB[4]" instance="io[74]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="addrB[4]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="addrB[4]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">addrB[4]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="addrB[3]" instance="io[75]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="addrB[3]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="addrB[3]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">addrB[3]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="addrB[2]" instance="io[76]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="addrB[2]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="addrB[2]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">addrB[2]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="addrB[1]" instance="io[77]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="addrB[1]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="addrB[1]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">addrB[1]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="addrB[0]" instance="io[78]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="addrB[0]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="addrB[0]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">addrB[0]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinA[31]" instance="io[79]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinA[31]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinA[31]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinA[31]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinA[30]" instance="io[80]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinA[30]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinA[30]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinA[30]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinA[29]" instance="io[81]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinA[29]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinA[29]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinA[29]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinA[28]" instance="io[82]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinA[28]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinA[28]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinA[28]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinA[27]" instance="io[83]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinA[27]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinA[27]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinA[27]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinA[26]" instance="io[84]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinA[26]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinA[26]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinA[26]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinA[25]" instance="io[85]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinA[25]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinA[25]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinA[25]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinA[24]" instance="io[86]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinA[24]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinA[24]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinA[24]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinA[23]" instance="io[87]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinA[23]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinA[23]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinA[23]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinA[22]" instance="io[88]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinA[22]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinA[22]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinA[22]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinA[21]" instance="io[89]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinA[21]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinA[21]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinA[21]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinA[20]" instance="io[90]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinA[20]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinA[20]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinA[20]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinA[19]" instance="io[91]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinA[19]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinA[19]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinA[19]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinA[18]" instance="io[92]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinA[18]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinA[18]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinA[18]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinA[17]" instance="io[93]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinA[17]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinA[17]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinA[17]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinA[16]" instance="io[94]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinA[16]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinA[16]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinA[16]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinA[15]" instance="io[95]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinA[15]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinA[15]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinA[15]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinA[14]" instance="io[96]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinA[14]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinA[14]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinA[14]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinA[13]" instance="io[97]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinA[13]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinA[13]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinA[13]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinA[12]" instance="io[98]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinA[12]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinA[12]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinA[12]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinA[11]" instance="io[99]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinA[11]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinA[11]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinA[11]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinA[10]" instance="io[100]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinA[10]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinA[10]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinA[10]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinA[9]" instance="io[101]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinA[9]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinA[9]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinA[9]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinA[8]" instance="io[102]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinA[8]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinA[8]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinA[8]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinA[7]" instance="io[103]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinA[7]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinA[7]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinA[7]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinA[6]" instance="io[104]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinA[6]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinA[6]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinA[6]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinA[5]" instance="io[105]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinA[5]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinA[5]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinA[5]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinA[4]" instance="io[106]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinA[4]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinA[4]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinA[4]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinA[3]" instance="io[107]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinA[3]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinA[3]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinA[3]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinA[2]" instance="io[108]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinA[2]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinA[2]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinA[2]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinA[1]" instance="io[109]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinA[1]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinA[1]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinA[1]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinA[0]" instance="io[110]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinA[0]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinA[0]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinA[0]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinB[31]" instance="io[111]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinB[31]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinB[31]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinB[31]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinB[30]" instance="io[112]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinB[30]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinB[30]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinB[30]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinB[29]" instance="io[113]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinB[29]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinB[29]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinB[29]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinB[28]" instance="io[114]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinB[28]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinB[28]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinB[28]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinB[27]" instance="io[115]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinB[27]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinB[27]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinB[27]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinB[26]" instance="io[116]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinB[26]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinB[26]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinB[26]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinB[25]" instance="io[117]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinB[25]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinB[25]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinB[25]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinB[24]" instance="io[118]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinB[24]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinB[24]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinB[24]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinB[23]" instance="io[119]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinB[23]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinB[23]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinB[23]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinB[22]" instance="io[120]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinB[22]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinB[22]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinB[22]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinB[21]" instance="io[121]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinB[21]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinB[21]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinB[21]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinB[20]" instance="io[122]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinB[20]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinB[20]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinB[20]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinB[19]" instance="io[123]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinB[19]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinB[19]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinB[19]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinB[18]" instance="io[124]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinB[18]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinB[18]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinB[18]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinB[17]" instance="io[125]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinB[17]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinB[17]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinB[17]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinB[16]" instance="io[126]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinB[16]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinB[16]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinB[16]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinB[15]" instance="io[127]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinB[15]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinB[15]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinB[15]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinB[14]" instance="io[128]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinB[14]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinB[14]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinB[14]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinB[13]" instance="io[129]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinB[13]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinB[13]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinB[13]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinB[12]" instance="io[130]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinB[12]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinB[12]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinB[12]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinB[11]" instance="io[131]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinB[11]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinB[11]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinB[11]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinB[10]" instance="io[132]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinB[10]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinB[10]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinB[10]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinB[9]" instance="io[133]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinB[9]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinB[9]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinB[9]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinB[8]" instance="io[134]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinB[8]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinB[8]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinB[8]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinB[7]" instance="io[135]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinB[7]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinB[7]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinB[7]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinB[6]" instance="io[136]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinB[6]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinB[6]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinB[6]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinB[5]" instance="io[137]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinB[5]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinB[5]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinB[5]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinB[4]" instance="io[138]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinB[4]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinB[4]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinB[4]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinB[3]" instance="io[139]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinB[3]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinB[3]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinB[3]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinB[2]" instance="io[140]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinB[2]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinB[2]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinB[2]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinB[1]" instance="io[141]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinB[1]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinB[1]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinB[1]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="dinB[0]" instance="io[142]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="dinB[0]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="dinB[0]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">dinB[0]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="addrA[9]" instance="io[143]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="addrA[9]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="addrA[9]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">addrA[9]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="addrA[8]" instance="io[144]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="addrA[8]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="addrA[8]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">addrA[8]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="addrA[7]" instance="io[145]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="addrA[7]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="addrA[7]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">addrA[7]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="addrA[6]" instance="io[146]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="addrA[6]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="addrA[6]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">addrA[6]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="addrA[5]" instance="io[147]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="addrA[5]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="addrA[5]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">addrA[5]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="addrA[4]" instance="io[148]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="addrA[4]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="addrA[4]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">addrA[4]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="addrA[3]" instance="io[149]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="addrA[3]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="addrA[3]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">addrA[3]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="addrA[2]" instance="io[150]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="addrA[2]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="addrA[2]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">addrA[2]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="addrA[1]" instance="io[151]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="addrA[1]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="addrA[1]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">addrA[1]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
	<block name="addrA[0]" instance="io[152]" mode="io_input">
		<inputs>
			<port name="f2a_i">open</port>
			<port name="sc_in">open</port>
		</inputs>
		<outputs>
			<port name="a2f_o">io_input[0].a2f_o[0]-&gt;io-a2f_o</port>
			<port name="sc_out">open</port>
		</outputs>
		<clocks>
			<port name="clk">open open open open open open open open open open open open open open open open</port>
		</clocks>
		<block name="addrA[0]" instance="io_input[0]" mode="default">
			<inputs />
			<outputs>
				<port name="a2f_o">inpad[0].inpad[0]-&gt;mux2</port>
			</outputs>
			<clocks>
				<port name="clk">open</port>
			</clocks>
			<block name="addrA[0]" instance="inpad[0]">
				<attributes />
				<parameters />
				<inputs />
				<outputs>
					<port name="inpad">addrA[0]</port>
				</outputs>
				<clocks />
			</block>
			<block name="open" instance="ff[0]" />
		</block>
	</block>
</block>
