Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Nov 13 23:20:30 2023
| Host         : CAK-M3NSK32-556 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hello_world_cmod_a7_timing_summary_routed.rpt -pb hello_world_cmod_a7_timing_summary_routed.pb -rpx hello_world_cmod_a7_timing_summary_routed.rpx -warn_on_violation
| Design       : hello_world_cmod_a7
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     55.490        0.000                      0                 4491        0.103        0.000                      0                 4491       41.160        0.000                       0                  1535  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock              55.490        0.000                      0                 4491        0.103        0.000                      0                 4491       41.160        0.000                       0                  1535  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clock                       
(none)                      clock         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack       55.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             55.490ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        26.785ns  (logic 3.655ns (13.646%)  route 23.130ns (86.354%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 88.135 - 83.330 ) 
    Source Clock Delay      (SCD):    5.285ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.741     5.285    rvsteel_soc_instance/ram_instance/clock_IBUF_BUFG
    SLICE_X10Y103        FDRE                                         r  rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.518     5.803 f  rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/Q
                         net (fo=3, routed)           1.180     6.983    rvsteel_soc_instance/bus_mux_instance/device0_mem_write_request_ack
    SLICE_X14Y103        LUT4 (Prop_lut4_I1_O)        0.124     7.107 f  rvsteel_soc_instance/bus_mux_instance/mem_write_request_ack/O
                         net (fo=1, routed)           0.689     7.796    rvsteel_soc_instance/bus_mux_instance/mem_write_request_ack__0
    SLICE_X14Y103        LUT4 (Prop_lut4_I0_O)        0.124     7.920 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_2/O
                         net (fo=242, routed)         0.990     8.910    rvsteel_soc_instance/bus_mux_instance/clock_enable
    SLICE_X19Y103        LUT3 (Prop_lut3_I1_O)        0.124     9.034 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[31]_i_2/O
                         net (fo=44, routed)          1.460    10.494    rvsteel_soc_instance/bus_mux_instance/instruction2
    SLICE_X9Y106         LUT6 (Prop_lut6_I3_O)        0.124    10.618 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[22]_i_1/O
                         net (fo=150, routed)         5.498    16.115    rvsteel_soc_instance/rvsteel_core_instance/instruction_rs2_address[2]
    SLICE_X30Y125        MUXF7 (Prop_muxf7_S_O)       0.292    16.407 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[21]_i_6/O
                         net (fo=1, routed)           0.825    17.232    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[21]_i_6_n_0
    SLICE_X31Y122        LUT6 (Prop_lut6_I1_O)        0.297    17.529 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[21]_i_4/O
                         net (fo=5, routed)           1.700    19.229    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_51
    SLICE_X28Y111        LUT6 (Prop_lut6_I1_O)        0.124    19.353 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_36/O
                         net (fo=1, routed)           0.000    19.353    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_36_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.754 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.754    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_22_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.982 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_12/CO[2]
                         net (fo=1, routed)           0.935    20.917    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4_0[0]
    SLICE_X22Y107        LUT3 (Prop_lut3_I2_O)        0.313    21.230 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_8/O
                         net (fo=1, routed)           0.636    21.866    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_8_n_0
    SLICE_X22Y106        LUT6 (Prop_lut6_I3_O)        0.124    21.990 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.832    22.822    rvsteel_soc_instance/bus_mux_instance/take_branch
    SLICE_X22Y104        LUT6 (Prop_lut6_I3_O)        0.124    22.946 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.334    23.280    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X20Y103        LUT6 (Prop_lut6_I4_O)        0.124    23.404 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          3.016    26.420    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X19Y122        LUT6 (Prop_lut6_I3_O)        0.124    26.544 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[28]_i_1/O
                         net (fo=2, routed)           1.003    27.547    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[28]_i_1_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I1_O)        0.124    27.671 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.862    28.533    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X9Y118         LUT4 (Prop_lut4_I1_O)        0.124    28.657 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=55, routed)          1.619    30.276    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I3_O)        0.124    30.400 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.744    31.144    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter_reg[2]
    SLICE_X13Y99         LUT4 (Prop_lut4_I0_O)        0.118    31.262 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          0.808    32.070    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X10Y93         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.441    88.135    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X10Y93         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/C
                         clock pessimism              0.186    88.321    
                         clock uncertainty           -0.035    88.286    
    SLICE_X10Y93         FDRE (Setup_fdre_C_R)       -0.726    87.560    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         87.560    
                         arrival time                         -32.070    
  -------------------------------------------------------------------
                         slack                                 55.490    

Slack (MET) :             55.531ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        26.744ns  (logic 3.655ns (13.667%)  route 23.089ns (86.333%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 88.135 - 83.330 ) 
    Source Clock Delay      (SCD):    5.285ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.741     5.285    rvsteel_soc_instance/ram_instance/clock_IBUF_BUFG
    SLICE_X10Y103        FDRE                                         r  rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.518     5.803 f  rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/Q
                         net (fo=3, routed)           1.180     6.983    rvsteel_soc_instance/bus_mux_instance/device0_mem_write_request_ack
    SLICE_X14Y103        LUT4 (Prop_lut4_I1_O)        0.124     7.107 f  rvsteel_soc_instance/bus_mux_instance/mem_write_request_ack/O
                         net (fo=1, routed)           0.689     7.796    rvsteel_soc_instance/bus_mux_instance/mem_write_request_ack__0
    SLICE_X14Y103        LUT4 (Prop_lut4_I0_O)        0.124     7.920 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_2/O
                         net (fo=242, routed)         0.990     8.910    rvsteel_soc_instance/bus_mux_instance/clock_enable
    SLICE_X19Y103        LUT3 (Prop_lut3_I1_O)        0.124     9.034 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[31]_i_2/O
                         net (fo=44, routed)          1.460    10.494    rvsteel_soc_instance/bus_mux_instance/instruction2
    SLICE_X9Y106         LUT6 (Prop_lut6_I3_O)        0.124    10.618 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[22]_i_1/O
                         net (fo=150, routed)         5.498    16.115    rvsteel_soc_instance/rvsteel_core_instance/instruction_rs2_address[2]
    SLICE_X30Y125        MUXF7 (Prop_muxf7_S_O)       0.292    16.407 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[21]_i_6/O
                         net (fo=1, routed)           0.825    17.232    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[21]_i_6_n_0
    SLICE_X31Y122        LUT6 (Prop_lut6_I1_O)        0.297    17.529 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[21]_i_4/O
                         net (fo=5, routed)           1.700    19.229    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_51
    SLICE_X28Y111        LUT6 (Prop_lut6_I1_O)        0.124    19.353 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_36/O
                         net (fo=1, routed)           0.000    19.353    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_36_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.754 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.754    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_22_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.982 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_12/CO[2]
                         net (fo=1, routed)           0.935    20.917    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4_0[0]
    SLICE_X22Y107        LUT3 (Prop_lut3_I2_O)        0.313    21.230 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_8/O
                         net (fo=1, routed)           0.636    21.866    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_8_n_0
    SLICE_X22Y106        LUT6 (Prop_lut6_I3_O)        0.124    21.990 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.832    22.822    rvsteel_soc_instance/bus_mux_instance/take_branch
    SLICE_X22Y104        LUT6 (Prop_lut6_I3_O)        0.124    22.946 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.334    23.280    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X20Y103        LUT6 (Prop_lut6_I4_O)        0.124    23.404 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          3.016    26.420    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X19Y122        LUT6 (Prop_lut6_I3_O)        0.124    26.544 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[28]_i_1/O
                         net (fo=2, routed)           1.003    27.547    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[28]_i_1_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I1_O)        0.124    27.671 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.862    28.533    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X9Y118         LUT4 (Prop_lut4_I1_O)        0.124    28.657 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=55, routed)          1.619    30.276    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I3_O)        0.124    30.400 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.744    31.144    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter_reg[2]
    SLICE_X13Y99         LUT4 (Prop_lut4_I0_O)        0.118    31.262 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          0.767    32.029    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X10Y94         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.441    88.135    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X10Y94         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/C
                         clock pessimism              0.186    88.321    
                         clock uncertainty           -0.035    88.286    
    SLICE_X10Y94         FDRE (Setup_fdre_C_R)       -0.726    87.560    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         87.560    
                         arrival time                         -32.029    
  -------------------------------------------------------------------
                         slack                                 55.531    

Slack (MET) :             55.531ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        26.744ns  (logic 3.655ns (13.667%)  route 23.089ns (86.333%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 88.135 - 83.330 ) 
    Source Clock Delay      (SCD):    5.285ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.741     5.285    rvsteel_soc_instance/ram_instance/clock_IBUF_BUFG
    SLICE_X10Y103        FDRE                                         r  rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.518     5.803 f  rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/Q
                         net (fo=3, routed)           1.180     6.983    rvsteel_soc_instance/bus_mux_instance/device0_mem_write_request_ack
    SLICE_X14Y103        LUT4 (Prop_lut4_I1_O)        0.124     7.107 f  rvsteel_soc_instance/bus_mux_instance/mem_write_request_ack/O
                         net (fo=1, routed)           0.689     7.796    rvsteel_soc_instance/bus_mux_instance/mem_write_request_ack__0
    SLICE_X14Y103        LUT4 (Prop_lut4_I0_O)        0.124     7.920 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_2/O
                         net (fo=242, routed)         0.990     8.910    rvsteel_soc_instance/bus_mux_instance/clock_enable
    SLICE_X19Y103        LUT3 (Prop_lut3_I1_O)        0.124     9.034 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[31]_i_2/O
                         net (fo=44, routed)          1.460    10.494    rvsteel_soc_instance/bus_mux_instance/instruction2
    SLICE_X9Y106         LUT6 (Prop_lut6_I3_O)        0.124    10.618 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[22]_i_1/O
                         net (fo=150, routed)         5.498    16.115    rvsteel_soc_instance/rvsteel_core_instance/instruction_rs2_address[2]
    SLICE_X30Y125        MUXF7 (Prop_muxf7_S_O)       0.292    16.407 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[21]_i_6/O
                         net (fo=1, routed)           0.825    17.232    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[21]_i_6_n_0
    SLICE_X31Y122        LUT6 (Prop_lut6_I1_O)        0.297    17.529 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[21]_i_4/O
                         net (fo=5, routed)           1.700    19.229    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_51
    SLICE_X28Y111        LUT6 (Prop_lut6_I1_O)        0.124    19.353 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_36/O
                         net (fo=1, routed)           0.000    19.353    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_36_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.754 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.754    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_22_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.982 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_12/CO[2]
                         net (fo=1, routed)           0.935    20.917    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4_0[0]
    SLICE_X22Y107        LUT3 (Prop_lut3_I2_O)        0.313    21.230 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_8/O
                         net (fo=1, routed)           0.636    21.866    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_8_n_0
    SLICE_X22Y106        LUT6 (Prop_lut6_I3_O)        0.124    21.990 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.832    22.822    rvsteel_soc_instance/bus_mux_instance/take_branch
    SLICE_X22Y104        LUT6 (Prop_lut6_I3_O)        0.124    22.946 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.334    23.280    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X20Y103        LUT6 (Prop_lut6_I4_O)        0.124    23.404 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          3.016    26.420    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X19Y122        LUT6 (Prop_lut6_I3_O)        0.124    26.544 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[28]_i_1/O
                         net (fo=2, routed)           1.003    27.547    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[28]_i_1_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I1_O)        0.124    27.671 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.862    28.533    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X9Y118         LUT4 (Prop_lut4_I1_O)        0.124    28.657 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=55, routed)          1.619    30.276    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I3_O)        0.124    30.400 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.744    31.144    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter_reg[2]
    SLICE_X13Y99         LUT4 (Prop_lut4_I0_O)        0.118    31.262 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          0.767    32.029    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X10Y94         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.441    88.135    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X10Y94         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]/C
                         clock pessimism              0.186    88.321    
                         clock uncertainty           -0.035    88.286    
    SLICE_X10Y94         FDRE (Setup_fdre_C_R)       -0.726    87.560    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         87.560    
                         arrival time                         -32.029    
  -------------------------------------------------------------------
                         slack                                 55.531    

Slack (MET) :             55.531ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        26.744ns  (logic 3.655ns (13.667%)  route 23.089ns (86.333%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 88.135 - 83.330 ) 
    Source Clock Delay      (SCD):    5.285ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.741     5.285    rvsteel_soc_instance/ram_instance/clock_IBUF_BUFG
    SLICE_X10Y103        FDRE                                         r  rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.518     5.803 f  rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/Q
                         net (fo=3, routed)           1.180     6.983    rvsteel_soc_instance/bus_mux_instance/device0_mem_write_request_ack
    SLICE_X14Y103        LUT4 (Prop_lut4_I1_O)        0.124     7.107 f  rvsteel_soc_instance/bus_mux_instance/mem_write_request_ack/O
                         net (fo=1, routed)           0.689     7.796    rvsteel_soc_instance/bus_mux_instance/mem_write_request_ack__0
    SLICE_X14Y103        LUT4 (Prop_lut4_I0_O)        0.124     7.920 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_2/O
                         net (fo=242, routed)         0.990     8.910    rvsteel_soc_instance/bus_mux_instance/clock_enable
    SLICE_X19Y103        LUT3 (Prop_lut3_I1_O)        0.124     9.034 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[31]_i_2/O
                         net (fo=44, routed)          1.460    10.494    rvsteel_soc_instance/bus_mux_instance/instruction2
    SLICE_X9Y106         LUT6 (Prop_lut6_I3_O)        0.124    10.618 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[22]_i_1/O
                         net (fo=150, routed)         5.498    16.115    rvsteel_soc_instance/rvsteel_core_instance/instruction_rs2_address[2]
    SLICE_X30Y125        MUXF7 (Prop_muxf7_S_O)       0.292    16.407 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[21]_i_6/O
                         net (fo=1, routed)           0.825    17.232    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[21]_i_6_n_0
    SLICE_X31Y122        LUT6 (Prop_lut6_I1_O)        0.297    17.529 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[21]_i_4/O
                         net (fo=5, routed)           1.700    19.229    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_51
    SLICE_X28Y111        LUT6 (Prop_lut6_I1_O)        0.124    19.353 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_36/O
                         net (fo=1, routed)           0.000    19.353    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_36_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.754 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.754    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_22_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.982 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_12/CO[2]
                         net (fo=1, routed)           0.935    20.917    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4_0[0]
    SLICE_X22Y107        LUT3 (Prop_lut3_I2_O)        0.313    21.230 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_8/O
                         net (fo=1, routed)           0.636    21.866    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_8_n_0
    SLICE_X22Y106        LUT6 (Prop_lut6_I3_O)        0.124    21.990 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.832    22.822    rvsteel_soc_instance/bus_mux_instance/take_branch
    SLICE_X22Y104        LUT6 (Prop_lut6_I3_O)        0.124    22.946 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.334    23.280    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X20Y103        LUT6 (Prop_lut6_I4_O)        0.124    23.404 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          3.016    26.420    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X19Y122        LUT6 (Prop_lut6_I3_O)        0.124    26.544 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[28]_i_1/O
                         net (fo=2, routed)           1.003    27.547    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[28]_i_1_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I1_O)        0.124    27.671 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.862    28.533    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X9Y118         LUT4 (Prop_lut4_I1_O)        0.124    28.657 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=55, routed)          1.619    30.276    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I3_O)        0.124    30.400 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.744    31.144    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter_reg[2]
    SLICE_X13Y99         LUT4 (Prop_lut4_I0_O)        0.118    31.262 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          0.767    32.029    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X10Y94         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.441    88.135    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X10Y94         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/C
                         clock pessimism              0.186    88.321    
                         clock uncertainty           -0.035    88.286    
    SLICE_X10Y94         FDRE (Setup_fdre_C_R)       -0.726    87.560    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         87.560    
                         arrival time                         -32.029    
  -------------------------------------------------------------------
                         slack                                 55.531    

Slack (MET) :             55.531ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        26.744ns  (logic 3.655ns (13.667%)  route 23.089ns (86.333%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 88.135 - 83.330 ) 
    Source Clock Delay      (SCD):    5.285ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.741     5.285    rvsteel_soc_instance/ram_instance/clock_IBUF_BUFG
    SLICE_X10Y103        FDRE                                         r  rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.518     5.803 f  rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/Q
                         net (fo=3, routed)           1.180     6.983    rvsteel_soc_instance/bus_mux_instance/device0_mem_write_request_ack
    SLICE_X14Y103        LUT4 (Prop_lut4_I1_O)        0.124     7.107 f  rvsteel_soc_instance/bus_mux_instance/mem_write_request_ack/O
                         net (fo=1, routed)           0.689     7.796    rvsteel_soc_instance/bus_mux_instance/mem_write_request_ack__0
    SLICE_X14Y103        LUT4 (Prop_lut4_I0_O)        0.124     7.920 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_2/O
                         net (fo=242, routed)         0.990     8.910    rvsteel_soc_instance/bus_mux_instance/clock_enable
    SLICE_X19Y103        LUT3 (Prop_lut3_I1_O)        0.124     9.034 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[31]_i_2/O
                         net (fo=44, routed)          1.460    10.494    rvsteel_soc_instance/bus_mux_instance/instruction2
    SLICE_X9Y106         LUT6 (Prop_lut6_I3_O)        0.124    10.618 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[22]_i_1/O
                         net (fo=150, routed)         5.498    16.115    rvsteel_soc_instance/rvsteel_core_instance/instruction_rs2_address[2]
    SLICE_X30Y125        MUXF7 (Prop_muxf7_S_O)       0.292    16.407 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[21]_i_6/O
                         net (fo=1, routed)           0.825    17.232    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[21]_i_6_n_0
    SLICE_X31Y122        LUT6 (Prop_lut6_I1_O)        0.297    17.529 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[21]_i_4/O
                         net (fo=5, routed)           1.700    19.229    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_51
    SLICE_X28Y111        LUT6 (Prop_lut6_I1_O)        0.124    19.353 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_36/O
                         net (fo=1, routed)           0.000    19.353    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_36_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.754 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.754    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_22_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.982 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_12/CO[2]
                         net (fo=1, routed)           0.935    20.917    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4_0[0]
    SLICE_X22Y107        LUT3 (Prop_lut3_I2_O)        0.313    21.230 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_8/O
                         net (fo=1, routed)           0.636    21.866    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_8_n_0
    SLICE_X22Y106        LUT6 (Prop_lut6_I3_O)        0.124    21.990 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.832    22.822    rvsteel_soc_instance/bus_mux_instance/take_branch
    SLICE_X22Y104        LUT6 (Prop_lut6_I3_O)        0.124    22.946 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.334    23.280    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X20Y103        LUT6 (Prop_lut6_I4_O)        0.124    23.404 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          3.016    26.420    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X19Y122        LUT6 (Prop_lut6_I3_O)        0.124    26.544 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[28]_i_1/O
                         net (fo=2, routed)           1.003    27.547    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[28]_i_1_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I1_O)        0.124    27.671 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.862    28.533    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X9Y118         LUT4 (Prop_lut4_I1_O)        0.124    28.657 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=55, routed)          1.619    30.276    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I3_O)        0.124    30.400 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.744    31.144    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter_reg[2]
    SLICE_X13Y99         LUT4 (Prop_lut4_I0_O)        0.118    31.262 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          0.767    32.029    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X10Y94         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.441    88.135    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X10Y94         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/C
                         clock pessimism              0.186    88.321    
                         clock uncertainty           -0.035    88.286    
    SLICE_X10Y94         FDRE (Setup_fdre_C_R)       -0.726    87.560    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         87.560    
                         arrival time                         -32.029    
  -------------------------------------------------------------------
                         slack                                 55.531    

Slack (MET) :             55.626ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        26.744ns  (logic 3.655ns (13.667%)  route 23.089ns (86.333%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns = ( 88.135 - 83.330 ) 
    Source Clock Delay      (SCD):    5.285ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.741     5.285    rvsteel_soc_instance/ram_instance/clock_IBUF_BUFG
    SLICE_X10Y103        FDRE                                         r  rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.518     5.803 f  rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/Q
                         net (fo=3, routed)           1.180     6.983    rvsteel_soc_instance/bus_mux_instance/device0_mem_write_request_ack
    SLICE_X14Y103        LUT4 (Prop_lut4_I1_O)        0.124     7.107 f  rvsteel_soc_instance/bus_mux_instance/mem_write_request_ack/O
                         net (fo=1, routed)           0.689     7.796    rvsteel_soc_instance/bus_mux_instance/mem_write_request_ack__0
    SLICE_X14Y103        LUT4 (Prop_lut4_I0_O)        0.124     7.920 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_2/O
                         net (fo=242, routed)         0.990     8.910    rvsteel_soc_instance/bus_mux_instance/clock_enable
    SLICE_X19Y103        LUT3 (Prop_lut3_I1_O)        0.124     9.034 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[31]_i_2/O
                         net (fo=44, routed)          1.460    10.494    rvsteel_soc_instance/bus_mux_instance/instruction2
    SLICE_X9Y106         LUT6 (Prop_lut6_I3_O)        0.124    10.618 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[22]_i_1/O
                         net (fo=150, routed)         5.498    16.115    rvsteel_soc_instance/rvsteel_core_instance/instruction_rs2_address[2]
    SLICE_X30Y125        MUXF7 (Prop_muxf7_S_O)       0.292    16.407 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[21]_i_6/O
                         net (fo=1, routed)           0.825    17.232    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[21]_i_6_n_0
    SLICE_X31Y122        LUT6 (Prop_lut6_I1_O)        0.297    17.529 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[21]_i_4/O
                         net (fo=5, routed)           1.700    19.229    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_51
    SLICE_X28Y111        LUT6 (Prop_lut6_I1_O)        0.124    19.353 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_36/O
                         net (fo=1, routed)           0.000    19.353    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_36_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.754 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.754    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_22_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.982 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_12/CO[2]
                         net (fo=1, routed)           0.935    20.917    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4_0[0]
    SLICE_X22Y107        LUT3 (Prop_lut3_I2_O)        0.313    21.230 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_8/O
                         net (fo=1, routed)           0.636    21.866    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_8_n_0
    SLICE_X22Y106        LUT6 (Prop_lut6_I3_O)        0.124    21.990 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.832    22.822    rvsteel_soc_instance/bus_mux_instance/take_branch
    SLICE_X22Y104        LUT6 (Prop_lut6_I3_O)        0.124    22.946 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.334    23.280    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X20Y103        LUT6 (Prop_lut6_I4_O)        0.124    23.404 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          3.016    26.420    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X19Y122        LUT6 (Prop_lut6_I3_O)        0.124    26.544 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[28]_i_1/O
                         net (fo=2, routed)           1.003    27.547    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[28]_i_1_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I1_O)        0.124    27.671 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.862    28.533    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X9Y118         LUT4 (Prop_lut4_I1_O)        0.124    28.657 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=55, routed)          1.619    30.276    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I3_O)        0.124    30.400 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.744    31.144    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter_reg[2]
    SLICE_X13Y99         LUT4 (Prop_lut4_I0_O)        0.118    31.262 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          0.767    32.029    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X11Y94         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.441    88.135    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X11Y94         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/C
                         clock pessimism              0.186    88.321    
                         clock uncertainty           -0.035    88.286    
    SLICE_X11Y94         FDRE (Setup_fdre_C_R)       -0.631    87.655    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         87.655    
                         arrival time                         -32.029    
  -------------------------------------------------------------------
                         slack                                 55.626    

Slack (MET) :             55.685ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        26.841ns  (logic 3.566ns (13.286%)  route 23.275ns (86.714%))
  Logic Levels:           17  (CARRY4=2 LUT3=3 LUT4=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 88.353 - 83.330 ) 
    Source Clock Delay      (SCD):    5.285ns
    Clock Pessimism Removal (CPR):    0.266ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.741     5.285    rvsteel_soc_instance/ram_instance/clock_IBUF_BUFG
    SLICE_X10Y103        FDRE                                         r  rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.518     5.803 f  rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/Q
                         net (fo=3, routed)           1.180     6.983    rvsteel_soc_instance/bus_mux_instance/device0_mem_write_request_ack
    SLICE_X14Y103        LUT4 (Prop_lut4_I1_O)        0.124     7.107 f  rvsteel_soc_instance/bus_mux_instance/mem_write_request_ack/O
                         net (fo=1, routed)           0.689     7.796    rvsteel_soc_instance/bus_mux_instance/mem_write_request_ack__0
    SLICE_X14Y103        LUT4 (Prop_lut4_I0_O)        0.124     7.920 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_2/O
                         net (fo=242, routed)         0.990     8.910    rvsteel_soc_instance/bus_mux_instance/clock_enable
    SLICE_X19Y103        LUT3 (Prop_lut3_I1_O)        0.124     9.034 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[31]_i_2/O
                         net (fo=44, routed)          1.460    10.494    rvsteel_soc_instance/bus_mux_instance/instruction2
    SLICE_X9Y106         LUT6 (Prop_lut6_I3_O)        0.124    10.618 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[22]_i_1/O
                         net (fo=150, routed)         5.498    16.115    rvsteel_soc_instance/rvsteel_core_instance/instruction_rs2_address[2]
    SLICE_X30Y125        MUXF7 (Prop_muxf7_S_O)       0.292    16.407 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[21]_i_6/O
                         net (fo=1, routed)           0.825    17.232    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[21]_i_6_n_0
    SLICE_X31Y122        LUT6 (Prop_lut6_I1_O)        0.297    17.529 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[21]_i_4/O
                         net (fo=5, routed)           1.700    19.229    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_51
    SLICE_X28Y111        LUT6 (Prop_lut6_I1_O)        0.124    19.353 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_36/O
                         net (fo=1, routed)           0.000    19.353    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_36_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.754 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.754    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_22_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.982 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_12/CO[2]
                         net (fo=1, routed)           0.935    20.917    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4_0[0]
    SLICE_X22Y107        LUT3 (Prop_lut3_I2_O)        0.313    21.230 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_8/O
                         net (fo=1, routed)           0.636    21.866    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_8_n_0
    SLICE_X22Y106        LUT6 (Prop_lut6_I3_O)        0.124    21.990 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.832    22.822    rvsteel_soc_instance/bus_mux_instance/take_branch
    SLICE_X22Y104        LUT6 (Prop_lut6_I3_O)        0.124    22.946 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.334    23.280    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X20Y103        LUT6 (Prop_lut6_I4_O)        0.124    23.404 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          3.016    26.420    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X19Y122        LUT6 (Prop_lut6_I3_O)        0.124    26.544 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[28]_i_1/O
                         net (fo=2, routed)           1.003    27.547    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[28]_i_1_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I1_O)        0.124    27.671 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.862    28.533    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X9Y118         LUT4 (Prop_lut4_I1_O)        0.124    28.657 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=55, routed)          1.938    30.595    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X10Y103        LUT3 (Prop_lut3_I0_O)        0.153    30.748 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_11/O
                         net (fo=4, routed)           1.378    32.126    rvsteel_soc_instance/ram_instance/ADDRARDADDR[2]
    RAMB36_X0Y20         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.659    88.353    rvsteel_soc_instance/ram_instance/clock_IBUF_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
                         clock pessimism              0.266    88.619    
                         clock uncertainty           -0.035    88.584    
    RAMB36_X0Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.773    87.811    rvsteel_soc_instance/ram_instance/ram_reg_0
  -------------------------------------------------------------------
                         required time                         87.811    
                         arrival time                         -32.126    
  -------------------------------------------------------------------
                         slack                                 55.685    

Slack (MET) :             55.692ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        26.582ns  (logic 3.655ns (13.750%)  route 22.927ns (86.250%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 88.134 - 83.330 ) 
    Source Clock Delay      (SCD):    5.285ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.741     5.285    rvsteel_soc_instance/ram_instance/clock_IBUF_BUFG
    SLICE_X10Y103        FDRE                                         r  rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.518     5.803 f  rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/Q
                         net (fo=3, routed)           1.180     6.983    rvsteel_soc_instance/bus_mux_instance/device0_mem_write_request_ack
    SLICE_X14Y103        LUT4 (Prop_lut4_I1_O)        0.124     7.107 f  rvsteel_soc_instance/bus_mux_instance/mem_write_request_ack/O
                         net (fo=1, routed)           0.689     7.796    rvsteel_soc_instance/bus_mux_instance/mem_write_request_ack__0
    SLICE_X14Y103        LUT4 (Prop_lut4_I0_O)        0.124     7.920 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_2/O
                         net (fo=242, routed)         0.990     8.910    rvsteel_soc_instance/bus_mux_instance/clock_enable
    SLICE_X19Y103        LUT3 (Prop_lut3_I1_O)        0.124     9.034 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[31]_i_2/O
                         net (fo=44, routed)          1.460    10.494    rvsteel_soc_instance/bus_mux_instance/instruction2
    SLICE_X9Y106         LUT6 (Prop_lut6_I3_O)        0.124    10.618 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[22]_i_1/O
                         net (fo=150, routed)         5.498    16.115    rvsteel_soc_instance/rvsteel_core_instance/instruction_rs2_address[2]
    SLICE_X30Y125        MUXF7 (Prop_muxf7_S_O)       0.292    16.407 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[21]_i_6/O
                         net (fo=1, routed)           0.825    17.232    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[21]_i_6_n_0
    SLICE_X31Y122        LUT6 (Prop_lut6_I1_O)        0.297    17.529 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[21]_i_4/O
                         net (fo=5, routed)           1.700    19.229    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_51
    SLICE_X28Y111        LUT6 (Prop_lut6_I1_O)        0.124    19.353 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_36/O
                         net (fo=1, routed)           0.000    19.353    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_36_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.754 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.754    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_22_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.982 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_12/CO[2]
                         net (fo=1, routed)           0.935    20.917    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4_0[0]
    SLICE_X22Y107        LUT3 (Prop_lut3_I2_O)        0.313    21.230 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_8/O
                         net (fo=1, routed)           0.636    21.866    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_8_n_0
    SLICE_X22Y106        LUT6 (Prop_lut6_I3_O)        0.124    21.990 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.832    22.822    rvsteel_soc_instance/bus_mux_instance/take_branch
    SLICE_X22Y104        LUT6 (Prop_lut6_I3_O)        0.124    22.946 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.334    23.280    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X20Y103        LUT6 (Prop_lut6_I4_O)        0.124    23.404 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          3.016    26.420    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X19Y122        LUT6 (Prop_lut6_I3_O)        0.124    26.544 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[28]_i_1/O
                         net (fo=2, routed)           1.003    27.547    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[28]_i_1_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I1_O)        0.124    27.671 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.862    28.533    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X9Y118         LUT4 (Prop_lut4_I1_O)        0.124    28.657 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=55, routed)          1.619    30.276    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I3_O)        0.124    30.400 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.744    31.144    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter_reg[2]
    SLICE_X13Y99         LUT4 (Prop_lut4_I0_O)        0.118    31.262 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          0.605    31.867    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X12Y94         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.440    88.134    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X12Y94         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]/C
                         clock pessimism              0.186    88.320    
                         clock uncertainty           -0.035    88.285    
    SLICE_X12Y94         FDRE (Setup_fdre_C_R)       -0.726    87.559    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         87.559    
                         arrival time                         -31.867    
  -------------------------------------------------------------------
                         slack                                 55.692    

Slack (MET) :             55.692ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        26.582ns  (logic 3.655ns (13.750%)  route 22.927ns (86.250%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 88.134 - 83.330 ) 
    Source Clock Delay      (SCD):    5.285ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.741     5.285    rvsteel_soc_instance/ram_instance/clock_IBUF_BUFG
    SLICE_X10Y103        FDRE                                         r  rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.518     5.803 f  rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/Q
                         net (fo=3, routed)           1.180     6.983    rvsteel_soc_instance/bus_mux_instance/device0_mem_write_request_ack
    SLICE_X14Y103        LUT4 (Prop_lut4_I1_O)        0.124     7.107 f  rvsteel_soc_instance/bus_mux_instance/mem_write_request_ack/O
                         net (fo=1, routed)           0.689     7.796    rvsteel_soc_instance/bus_mux_instance/mem_write_request_ack__0
    SLICE_X14Y103        LUT4 (Prop_lut4_I0_O)        0.124     7.920 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_2/O
                         net (fo=242, routed)         0.990     8.910    rvsteel_soc_instance/bus_mux_instance/clock_enable
    SLICE_X19Y103        LUT3 (Prop_lut3_I1_O)        0.124     9.034 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[31]_i_2/O
                         net (fo=44, routed)          1.460    10.494    rvsteel_soc_instance/bus_mux_instance/instruction2
    SLICE_X9Y106         LUT6 (Prop_lut6_I3_O)        0.124    10.618 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[22]_i_1/O
                         net (fo=150, routed)         5.498    16.115    rvsteel_soc_instance/rvsteel_core_instance/instruction_rs2_address[2]
    SLICE_X30Y125        MUXF7 (Prop_muxf7_S_O)       0.292    16.407 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[21]_i_6/O
                         net (fo=1, routed)           0.825    17.232    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[21]_i_6_n_0
    SLICE_X31Y122        LUT6 (Prop_lut6_I1_O)        0.297    17.529 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[21]_i_4/O
                         net (fo=5, routed)           1.700    19.229    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_51
    SLICE_X28Y111        LUT6 (Prop_lut6_I1_O)        0.124    19.353 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_36/O
                         net (fo=1, routed)           0.000    19.353    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_36_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.754 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.754    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_22_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.982 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_12/CO[2]
                         net (fo=1, routed)           0.935    20.917    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4_0[0]
    SLICE_X22Y107        LUT3 (Prop_lut3_I2_O)        0.313    21.230 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_8/O
                         net (fo=1, routed)           0.636    21.866    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_8_n_0
    SLICE_X22Y106        LUT6 (Prop_lut6_I3_O)        0.124    21.990 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.832    22.822    rvsteel_soc_instance/bus_mux_instance/take_branch
    SLICE_X22Y104        LUT6 (Prop_lut6_I3_O)        0.124    22.946 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.334    23.280    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X20Y103        LUT6 (Prop_lut6_I4_O)        0.124    23.404 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          3.016    26.420    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X19Y122        LUT6 (Prop_lut6_I3_O)        0.124    26.544 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[28]_i_1/O
                         net (fo=2, routed)           1.003    27.547    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[28]_i_1_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I1_O)        0.124    27.671 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.862    28.533    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X9Y118         LUT4 (Prop_lut4_I1_O)        0.124    28.657 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=55, routed)          1.619    30.276    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I3_O)        0.124    30.400 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.744    31.144    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter_reg[2]
    SLICE_X13Y99         LUT4 (Prop_lut4_I0_O)        0.118    31.262 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          0.605    31.867    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X12Y94         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.440    88.134    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X12Y94         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[7]/C
                         clock pessimism              0.186    88.320    
                         clock uncertainty           -0.035    88.285    
    SLICE_X12Y94         FDRE (Setup_fdre_C_R)       -0.726    87.559    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         87.559    
                         arrival time                         -31.867    
  -------------------------------------------------------------------
                         slack                                 55.692    

Slack (MET) :             55.692ns  (required time - arrival time)
  Source:                 rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (clock rise@83.330ns - clock rise@0.000ns)
  Data Path Delay:        26.582ns  (logic 3.655ns (13.750%)  route 22.927ns (86.250%))
  Logic Levels:           18  (CARRY4=2 LUT3=2 LUT4=4 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.804ns = ( 88.134 - 83.330 ) 
    Source Clock Delay      (SCD):    5.285ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.741     5.285    rvsteel_soc_instance/ram_instance/clock_IBUF_BUFG
    SLICE_X10Y103        FDRE                                         r  rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y103        FDRE (Prop_fdre_C_Q)         0.518     5.803 f  rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/Q
                         net (fo=3, routed)           1.180     6.983    rvsteel_soc_instance/bus_mux_instance/device0_mem_write_request_ack
    SLICE_X14Y103        LUT4 (Prop_lut4_I1_O)        0.124     7.107 f  rvsteel_soc_instance/bus_mux_instance/mem_write_request_ack/O
                         net (fo=1, routed)           0.689     7.796    rvsteel_soc_instance/bus_mux_instance/mem_write_request_ack__0
    SLICE_X14Y103        LUT4 (Prop_lut4_I0_O)        0.124     7.920 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_2/O
                         net (fo=242, routed)         0.990     8.910    rvsteel_soc_instance/bus_mux_instance/clock_enable
    SLICE_X19Y103        LUT3 (Prop_lut3_I1_O)        0.124     9.034 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[31]_i_2/O
                         net (fo=44, routed)          1.460    10.494    rvsteel_soc_instance/bus_mux_instance/instruction2
    SLICE_X9Y106         LUT6 (Prop_lut6_I3_O)        0.124    10.618 r  rvsteel_soc_instance/bus_mux_instance/prev_instruction[22]_i_1/O
                         net (fo=150, routed)         5.498    16.115    rvsteel_soc_instance/rvsteel_core_instance/instruction_rs2_address[2]
    SLICE_X30Y125        MUXF7 (Prop_muxf7_S_O)       0.292    16.407 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[21]_i_6/O
                         net (fo=1, routed)           0.825    17.232    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data_reg[21]_i_6_n_0
    SLICE_X31Y122        LUT6 (Prop_lut6_I1_O)        0.297    17.529 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_write_data[21]_i_4/O
                         net (fo=5, routed)           1.700    19.229    rvsteel_soc_instance/rvsteel_core_instance/selected_response_reg[2]_51
    SLICE_X28Y111        LUT6 (Prop_lut6_I1_O)        0.124    19.353 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_36/O
                         net (fo=1, routed)           0.000    19.353    rvsteel_soc_instance/rvsteel_core_instance/program_counter[1]_i_36_n_0
    SLICE_X28Y111        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    19.754 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_22/CO[3]
                         net (fo=1, routed)           0.000    19.754    rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_22_n_0
    SLICE_X28Y112        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.982 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[1]_i_12/CO[2]
                         net (fo=1, routed)           0.935    20.917    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4_0[0]
    SLICE_X22Y107        LUT3 (Prop_lut3_I2_O)        0.313    21.230 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_8/O
                         net (fo=1, routed)           0.636    21.866    rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_8_n_0
    SLICE_X22Y106        LUT6 (Prop_lut6_I3_O)        0.124    21.990 f  rvsteel_soc_instance/bus_mux_instance/program_counter[1]_i_4/O
                         net (fo=34, routed)          0.832    22.822    rvsteel_soc_instance/bus_mux_instance/take_branch
    SLICE_X22Y104        LUT6 (Prop_lut6_I3_O)        0.124    22.946 f  rvsteel_soc_instance/bus_mux_instance/current_state[3]_i_4/O
                         net (fo=71, routed)          0.334    23.280    rvsteel_soc_instance/bus_mux_instance/take_trap
    SLICE_X20Y103        LUT6 (Prop_lut6_I4_O)        0.124    23.404 r  rvsteel_soc_instance/bus_mux_instance/prev_mem_address[31]_i_2/O
                         net (fo=31, routed)          3.016    26.420    rvsteel_soc_instance/rvsteel_core_instance/mem_address_internal1
    SLICE_X19Y122        LUT6 (Prop_lut6_I3_O)        0.124    26.544 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[28]_i_1/O
                         net (fo=2, routed)           1.003    27.547    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[28]_i_1_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I1_O)        0.124    27.671 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.862    28.533    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X9Y118         LUT4 (Prop_lut4_I1_O)        0.124    28.657 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=55, routed)          1.619    30.276    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I3_O)        0.124    30.400 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.744    31.144    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter_reg[2]
    SLICE_X13Y99         LUT4 (Prop_lut4_I0_O)        0.118    31.262 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          0.605    31.867    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X12Y94         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     83.330    83.330 r  
    L17                                               0.000    83.330 r  clock (IN)
                         net (fo=0)                   0.000    83.330    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.440    88.134    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X12Y94         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[8]/C
                         clock pessimism              0.186    88.320    
                         clock uncertainty           -0.035    88.285    
    SLICE_X12Y94         FDRE (Setup_fdre_C_R)       -0.726    87.559    rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         87.559    
                         arrival time                         -31.867    
  -------------------------------------------------------------------
                         slack                                 55.692    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.560ns  (logic 0.392ns (70.012%)  route 0.168ns (29.988%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.594     1.498    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.639 f  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]/Q
                         net (fo=2, routed)           0.167     1.806    rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]
    SLICE_X3Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.851 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     1.851    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_6_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.003 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.004    rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]_i_2_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.058 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.058    rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[4]_i_1_n_7
    SLICE_X3Y100         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.951     2.101    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[4]/C
                         clock pessimism             -0.250     1.850    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.955    rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.403ns (70.590%)  route 0.168ns (29.410%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.594     1.498    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.639 f  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]/Q
                         net (fo=2, routed)           0.167     1.806    rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]
    SLICE_X3Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.851 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     1.851    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_6_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.003 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.004    rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]_i_2_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.069 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.069    rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[4]_i_1_n_5
    SLICE_X3Y100         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.951     2.101    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[6]/C
                         clock pessimism             -0.250     1.850    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.955    rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.428ns (71.824%)  route 0.168ns (28.176%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.594     1.498    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.639 f  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]/Q
                         net (fo=2, routed)           0.167     1.806    rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]
    SLICE_X3Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.851 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     1.851    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_6_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.003 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.004    rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]_i_2_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.094 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.094    rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[4]_i_1_n_6
    SLICE_X3Y100         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.951     2.101    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[5]/C
                         clock pessimism             -0.250     1.850    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.955    rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.428ns (71.824%)  route 0.168ns (28.176%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.594     1.498    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.639 f  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]/Q
                         net (fo=2, routed)           0.167     1.806    rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]
    SLICE_X3Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.851 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     1.851    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_6_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.003 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.004    rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]_i_2_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.094 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.094    rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[4]_i_1_n_4
    SLICE_X3Y100         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.951     2.101    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[7]/C
                         clock pessimism             -0.250     1.850    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.955    rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.028%)  route 0.087ns (31.972%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.565     1.469    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X13Y98         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[2]/Q
                         net (fo=4, routed)           0.087     1.697    rvsteel_soc_instance/uart_instance/tx_bit_counter_reg_n_0_[2]
    SLICE_X12Y98         LUT6 (Prop_lut6_I0_O)        0.045     1.742 r  rvsteel_soc_instance/uart_instance/tx_bit_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.742    rvsteel_soc_instance/uart_instance/tx_bit_counter[3]_i_1_n_0
    SLICE_X12Y98         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.834     1.984    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X12Y98         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[3]/C
                         clock pessimism             -0.502     1.482    
    SLICE_X12Y98         FDRE (Hold_fdre_C_D)         0.121     1.603    rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.431ns (71.965%)  route 0.168ns (28.035%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.594     1.498    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.639 f  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]/Q
                         net (fo=2, routed)           0.167     1.806    rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]
    SLICE_X3Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.851 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     1.851    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_6_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.003 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.004    rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]_i_2_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.043 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.043    rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[4]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.097 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.097    rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[8]_i_1_n_7
    SLICE_X3Y101         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.951     2.101    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[8]/C
                         clock pessimism             -0.250     1.850    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.105     1.955    rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.097    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.059%)  route 0.065ns (25.941%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    1.548ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.644     1.548    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X22Y109        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y109        FDRE (Prop_fdre_C_Q)         0.141     1.689 r  rvsteel_soc_instance/rvsteel_core_instance/program_counter_reg[5]/Q
                         net (fo=4, routed)           0.065     1.754    rvsteel_soc_instance/bus_mux_instance/Q[4]
    SLICE_X23Y109        LUT6 (Prop_lut6_I3_O)        0.045     1.799 r  rvsteel_soc_instance/bus_mux_instance/csr_mtval[5]_i_1/O
                         net (fo=1, routed)           0.000     1.799    rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[5]_0
    SLICE_X23Y109        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.918     2.068    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X23Y109        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[5]/C
                         clock pessimism             -0.506     1.561    
    SLICE_X23Y109        FDRE (Hold_fdre_C_D)         0.092     1.653    rvsteel_soc_instance/rvsteel_core_instance/csr_mtval_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.610ns  (logic 0.442ns (72.471%)  route 0.168ns (27.529%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.101ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.594     1.498    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.639 f  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]/Q
                         net (fo=2, routed)           0.167     1.806    rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]
    SLICE_X3Y99          LUT1 (Prop_lut1_I0_O)        0.045     1.851 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_6/O
                         net (fo=1, routed)           0.000     1.851    rvsteel_soc_instance/uart_instance/rx_cycle_counter[0]_i_6_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     2.003 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     2.004    rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[0]_i_2_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.043 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.043    rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[4]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.108 r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.108    rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[8]_i_1_n_5
    SLICE_X3Y101         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.951     2.101    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[10]/C
                         clock pessimism             -0.250     1.850    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.105     1.955    rvsteel_soc_instance/uart_instance/rx_cycle_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           2.108    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.702%)  route 0.120ns (39.298%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.565     1.469    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X13Y98         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y98         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[0]/Q
                         net (fo=5, routed)           0.120     1.730    rvsteel_soc_instance/uart_instance/tx_bit_counter_reg_n_0_[0]
    SLICE_X12Y98         LUT6 (Prop_lut6_I1_O)        0.045     1.775 r  rvsteel_soc_instance/uart_instance/tx_bit_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.775    rvsteel_soc_instance/uart_instance/tx_bit_counter[1]_i_1_n_0
    SLICE_X12Y98         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.834     1.984    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X12Y98         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[1]/C
                         clock pessimism             -0.502     1.482    
    SLICE_X12Y98         FDRE (Hold_fdre_C_D)         0.120     1.602    rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.209ns (74.349%)  route 0.072ns (25.651%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.565     1.469    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X12Y98         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y98         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[3]/Q
                         net (fo=4, routed)           0.072     1.705    rvsteel_soc_instance/uart_instance/tx_bit_counter_reg_n_0_[3]
    SLICE_X13Y98         LUT6 (Prop_lut6_I1_O)        0.045     1.750 r  rvsteel_soc_instance/uart_instance/tx_bit_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.750    rvsteel_soc_instance/uart_instance/tx_bit_counter[2]_i_1_n_0
    SLICE_X13Y98         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.834     1.984    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X13Y98         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[2]/C
                         clock pessimism             -0.502     1.482    
    SLICE_X13Y98         FDRE (Hold_fdre_C_D)         0.092     1.574    rvsteel_soc_instance/uart_instance/tx_bit_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         83.330      80.386     RAMB36_X0Y20   rvsteel_soc_instance/ram_instance/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         83.330      80.386     RAMB36_X0Y21   rvsteel_soc_instance/ram_instance/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB36_X0Y20   rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB36_X0Y21   rvsteel_soc_instance/ram_instance/ram_reg_1/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         83.330      82.330     SLICE_X13Y102  rvsteel_soc_instance/bus_mux_instance/selected_response_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         83.330      82.330     SLICE_X12Y102  rvsteel_soc_instance/bus_mux_instance/selected_response_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X13Y102  rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X10Y103  rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X24Y106  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         41.670      41.170     SLICE_X13Y102  rvsteel_soc_instance/bus_mux_instance/selected_response_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         41.670      41.170     SLICE_X13Y102  rvsteel_soc_instance/bus_mux_instance/selected_response_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         41.670      41.170     SLICE_X12Y102  rvsteel_soc_instance/bus_mux_instance/selected_response_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         41.670      41.170     SLICE_X12Y102  rvsteel_soc_instance/bus_mux_instance/selected_response_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X13Y102  rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X13Y102  rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X10Y103  rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X10Y103  rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X24Y106  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X24Y106  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         41.660      41.160     SLICE_X13Y102  rvsteel_soc_instance/bus_mux_instance/selected_response_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         41.660      41.160     SLICE_X13Y102  rvsteel_soc_instance/bus_mux_instance/selected_response_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         41.660      41.160     SLICE_X12Y102  rvsteel_soc_instance/bus_mux_instance/selected_response_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         41.660      41.160     SLICE_X12Y102  rvsteel_soc_instance/bus_mux_instance/selected_response_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X13Y102  rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X13Y102  rvsteel_soc_instance/ram_instance/mem_read_request_ack_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X10Y103  rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X10Y103  rvsteel_soc_instance/ram_instance/mem_write_request_ack_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X24Y106  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X24Y106  rvsteel_soc_instance/rvsteel_core_instance/csr_mcause_code_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clock
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.073ns  (logic 3.981ns (49.310%)  route 4.092ns (50.690%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.558     5.102    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X13Y99         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.456     5.558 r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           4.092     9.650    uart_tx_OBUF
    J18                  OBUF (Prop_obuf_I_O)         3.525    13.174 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    13.174    uart_tx
    J18                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.808ns  (logic 1.367ns (48.675%)  route 1.441ns (51.325%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.565     1.469    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X13Y99         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  rvsteel_soc_instance/uart_instance/tx_register_reg[0]/Q
                         net (fo=1, routed)           1.441     3.051    uart_tx_OBUF
    J18                  OBUF (Prop_obuf_I_O)         1.226     4.276 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     4.276    uart_tx
    J18                                                               r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clock

Max Delay          1773 Endpoints
Min Delay          1773 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.091ns  (logic 2.105ns (13.950%)  route 12.986ns (86.050%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=49, routed)          2.684     4.140    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X11Y101        LUT2 (Prop_lut2_I1_O)        0.124     4.264 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1517, routed)        5.489     9.753    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X10Y122        LUT6 (Prop_lut6_I5_O)        0.124     9.877 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1/O
                         net (fo=2, routed)           0.635    10.512    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I5_O)        0.124    10.636 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.862    11.498    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X9Y118         LUT4 (Prop_lut4_I1_O)        0.124    11.622 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=55, routed)          1.938    13.560    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X10Y103        LUT3 (Prop_lut3_I0_O)        0.153    13.713 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_11/O
                         net (fo=4, routed)           1.378    15.091    rvsteel_soc_instance/ram_instance/ADDRARDADDR[2]
    RAMB36_X0Y20         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.659     5.023    rvsteel_soc_instance/ram_instance/clock_IBUF_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.043ns  (logic 2.076ns (13.802%)  route 12.967ns (86.198%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=49, routed)          2.684     4.140    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X11Y101        LUT2 (Prop_lut2_I1_O)        0.124     4.264 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1517, routed)        5.489     9.753    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X10Y122        LUT6 (Prop_lut6_I5_O)        0.124     9.877 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1/O
                         net (fo=2, routed)           0.635    10.512    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I5_O)        0.124    10.636 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.862    11.498    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X9Y118         LUT4 (Prop_lut4_I1_O)        0.124    11.622 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=55, routed)          1.938    13.560    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X10Y103        LUT3 (Prop_lut3_I0_O)        0.124    13.684 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_12/O
                         net (fo=4, routed)           1.358    15.043    rvsteel_soc_instance/ram_instance/ADDRARDADDR[1]
    RAMB36_X0Y20         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.658     5.022    rvsteel_soc_instance/ram_instance/clock_IBUF_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.041ns  (logic 2.076ns (13.803%)  route 12.965ns (86.197%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=49, routed)          2.684     4.140    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X11Y101        LUT2 (Prop_lut2_I1_O)        0.124     4.264 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1517, routed)        5.489     9.753    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X10Y122        LUT6 (Prop_lut6_I5_O)        0.124     9.877 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1/O
                         net (fo=2, routed)           0.635    10.512    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I5_O)        0.124    10.636 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.862    11.498    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X9Y118         LUT4 (Prop_lut4_I1_O)        0.124    11.622 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=55, routed)          1.938    13.560    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X10Y103        LUT3 (Prop_lut3_I0_O)        0.124    13.684 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_12/O
                         net (fo=4, routed)           1.357    15.041    rvsteel_soc_instance/ram_instance/ADDRARDADDR[1]
    RAMB36_X0Y20         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.659     5.023    rvsteel_soc_instance/ram_instance/clock_IBUF_BUFG
    RAMB36_X0Y20         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_0/CLKBWRCLK

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        15.035ns  (logic 2.194ns (14.594%)  route 12.841ns (85.406%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=49, routed)          2.684     4.140    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X11Y101        LUT2 (Prop_lut2_I1_O)        0.124     4.264 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1517, routed)        5.489     9.753    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X10Y122        LUT6 (Prop_lut6_I5_O)        0.124     9.877 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1/O
                         net (fo=2, routed)           0.635    10.512    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I5_O)        0.124    10.636 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.862    11.498    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X9Y118         LUT4 (Prop_lut4_I1_O)        0.124    11.622 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=55, routed)          1.619    13.241    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I3_O)        0.124    13.365 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.744    14.109    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter_reg[2]
    SLICE_X13Y99         LUT4 (Prop_lut4_I0_O)        0.118    14.227 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          0.808    15.035    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X10Y93         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.441     4.805    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X10Y93         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.994ns  (logic 2.194ns (14.634%)  route 12.799ns (85.366%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=49, routed)          2.684     4.140    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X11Y101        LUT2 (Prop_lut2_I1_O)        0.124     4.264 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1517, routed)        5.489     9.753    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X10Y122        LUT6 (Prop_lut6_I5_O)        0.124     9.877 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1/O
                         net (fo=2, routed)           0.635    10.512    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I5_O)        0.124    10.636 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.862    11.498    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X9Y118         LUT4 (Prop_lut4_I1_O)        0.124    11.622 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=55, routed)          1.619    13.241    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I3_O)        0.124    13.365 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.744    14.109    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter_reg[2]
    SLICE_X13Y99         LUT4 (Prop_lut4_I0_O)        0.118    14.227 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          0.767    14.994    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X10Y94         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.441     4.805    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X10Y94         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.994ns  (logic 2.194ns (14.634%)  route 12.799ns (85.366%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=49, routed)          2.684     4.140    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X11Y101        LUT2 (Prop_lut2_I1_O)        0.124     4.264 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1517, routed)        5.489     9.753    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X10Y122        LUT6 (Prop_lut6_I5_O)        0.124     9.877 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1/O
                         net (fo=2, routed)           0.635    10.512    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I5_O)        0.124    10.636 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.862    11.498    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X9Y118         LUT4 (Prop_lut4_I1_O)        0.124    11.622 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=55, routed)          1.619    13.241    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I3_O)        0.124    13.365 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.744    14.109    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter_reg[2]
    SLICE_X13Y99         LUT4 (Prop_lut4_I0_O)        0.118    14.227 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          0.767    14.994    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X10Y94         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.441     4.805    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X10Y94         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.994ns  (logic 2.194ns (14.634%)  route 12.799ns (85.366%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=49, routed)          2.684     4.140    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X11Y101        LUT2 (Prop_lut2_I1_O)        0.124     4.264 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1517, routed)        5.489     9.753    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X10Y122        LUT6 (Prop_lut6_I5_O)        0.124     9.877 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1/O
                         net (fo=2, routed)           0.635    10.512    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I5_O)        0.124    10.636 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.862    11.498    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X9Y118         LUT4 (Prop_lut4_I1_O)        0.124    11.622 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=55, routed)          1.619    13.241    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I3_O)        0.124    13.365 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.744    14.109    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter_reg[2]
    SLICE_X13Y99         LUT4 (Prop_lut4_I0_O)        0.118    14.227 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          0.767    14.994    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X11Y94         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.441     4.805    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X11Y94         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.994ns  (logic 2.194ns (14.634%)  route 12.799ns (85.366%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=49, routed)          2.684     4.140    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X11Y101        LUT2 (Prop_lut2_I1_O)        0.124     4.264 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1517, routed)        5.489     9.753    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X10Y122        LUT6 (Prop_lut6_I5_O)        0.124     9.877 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1/O
                         net (fo=2, routed)           0.635    10.512    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I5_O)        0.124    10.636 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.862    11.498    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X9Y118         LUT4 (Prop_lut4_I1_O)        0.124    11.622 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=55, routed)          1.619    13.241    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I3_O)        0.124    13.365 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.744    14.109    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter_reg[2]
    SLICE_X13Y99         LUT4 (Prop_lut4_I0_O)        0.118    14.227 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          0.767    14.994    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X10Y94         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.441     4.805    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X10Y94         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.994ns  (logic 2.194ns (14.634%)  route 12.799ns (85.366%))
  Logic Levels:           7  (IBUF=1 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        4.805ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.805ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=49, routed)          2.684     4.140    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X11Y101        LUT2 (Prop_lut2_I1_O)        0.124     4.264 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1517, routed)        5.489     9.753    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X10Y122        LUT6 (Prop_lut6_I5_O)        0.124     9.877 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1/O
                         net (fo=2, routed)           0.635    10.512    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I5_O)        0.124    10.636 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.862    11.498    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X9Y118         LUT4 (Prop_lut4_I1_O)        0.124    11.622 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=55, routed)          1.619    13.241    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I3_O)        0.124    13.365 f  rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter[3]_i_3/O
                         net (fo=14, routed)          0.744    14.109    rvsteel_soc_instance/rvsteel_core_instance/tx_bit_counter_reg[2]
    SLICE_X13Y99         LUT4 (Prop_lut4_I0_O)        0.118    14.227 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[8]_i_1/O
                         net (fo=20, routed)          0.767    14.994    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_1[0]
    SLICE_X10Y94         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.441     4.805    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X10Y94         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_cycle_counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/ram_instance/ram_reg_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        14.972ns  (logic 2.076ns (13.867%)  route 12.896ns (86.133%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  reset_IBUF_inst/O
                         net (fo=49, routed)          2.684     4.140    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X11Y101        LUT2 (Prop_lut2_I1_O)        0.124     4.264 r  rvsteel_soc_instance/rvsteel_core_instance/current_state[3]_i_1/O
                         net (fo=1517, routed)        5.489     9.753    rvsteel_soc_instance/rvsteel_core_instance/reset_internal
    SLICE_X10Y122        LUT6 (Prop_lut6_I5_O)        0.124     9.877 f  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1/O
                         net (fo=2, routed)           0.635    10.512    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[25]_i_1_n_0
    SLICE_X11Y122        LUT6 (Prop_lut6_I5_O)        0.124    10.636 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34/O
                         net (fo=1, routed)           0.862    11.498    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_34_n_0
    SLICE_X9Y118         LUT4 (Prop_lut4_I1_O)        0.124    11.622 f  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32/O
                         net (fo=55, routed)          2.229    13.851    rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_32_n_0
    SLICE_X8Y102         LUT3 (Prop_lut3_I0_O)        0.124    13.975 r  rvsteel_soc_instance/rvsteel_core_instance/ram_reg_0_i_13/O
                         net (fo=4, routed)           0.997    14.972    rvsteel_soc_instance/ram_instance/ADDRARDADDR[0]
    RAMB36_X0Y21         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.274    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.365 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        1.657     5.021    rvsteel_soc_instance/ram_instance/clock_IBUF_BUFG
    RAMB36_X0Y21         RAMB36E1                                     r  rvsteel_soc_instance/ram_instance/ram_reg_1/CLKARDCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.020ns  (logic 0.269ns (26.391%)  route 0.751ns (73.609%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=49, routed)          0.751     0.975    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X8Y115         LUT6 (Prop_lut6_I5_O)        0.045     1.020 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[14]_i_1/O
                         net (fo=2, routed)           0.000     1.020    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[14]_i_1_n_0
    SLICE_X8Y115         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.915     2.065    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X8Y115         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[14]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.085ns  (logic 0.269ns (24.812%)  route 0.816ns (75.188%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=49, routed)          0.816     1.040    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X8Y116         LUT6 (Prop_lut6_I5_O)        0.045     1.085 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[17]_i_1/O
                         net (fo=2, routed)           0.000     1.085    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[17]_i_1_n_0
    SLICE_X8Y116         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.914     2.064    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X8Y116         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.087ns  (logic 0.269ns (24.768%)  route 0.818ns (75.232%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=49, routed)          0.818     1.042    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X13Y110        LUT6 (Prop_lut6_I5_O)        0.045     1.087 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[8]_i_1/O
                         net (fo=2, routed)           0.000     1.087    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[8]_i_1_n_0
    SLICE_X13Y110        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.918     2.068    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X13Y110        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.101ns  (logic 0.269ns (24.461%)  route 0.832ns (75.539%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.066ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=49, routed)          0.832     1.056    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X9Y113         LUT6 (Prop_lut6_I5_O)        0.045     1.101 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[13]_i_1/O
                         net (fo=2, routed)           0.000     1.101    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[13]_i_1_n_0
    SLICE_X9Y113         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.916     2.066    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X9Y113         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[13]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.156ns  (logic 0.269ns (23.292%)  route 0.887ns (76.708%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=49, routed)          0.887     1.111    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X9Y117         LUT6 (Prop_lut6_I5_O)        0.045     1.156 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[19]_i_1/O
                         net (fo=2, routed)           0.000     1.156    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[19]_i_1_n_0
    SLICE_X9Y117         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.913     2.063    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X9Y117         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[19]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.170ns  (logic 0.269ns (23.016%)  route 0.901ns (76.984%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=49, routed)          0.901     1.125    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X11Y122        LUT6 (Prop_lut6_I5_O)        0.045     1.170 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[26]_i_1/O
                         net (fo=2, routed)           0.000     1.170    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[26]_i_1_n_0
    SLICE_X11Y122        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.908     2.058    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X11Y122        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.202ns  (logic 0.269ns (22.400%)  route 0.933ns (77.600%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.069ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=49, routed)          0.933     1.157    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X10Y111        LUT6 (Prop_lut6_I5_O)        0.045     1.202 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[10]_i_1/O
                         net (fo=2, routed)           0.000     1.202    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[10]_i_1_n_0
    SLICE_X10Y111        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.919     2.069    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X10Y111        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.214ns  (logic 0.269ns (22.182%)  route 0.945ns (77.818%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=49, routed)          0.945     1.169    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X13Y110        LUT6 (Prop_lut6_I5_O)        0.045     1.214 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[9]_i_1/O
                         net (fo=2, routed)           0.000     1.214    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[9]_i_1_n_0
    SLICE_X13Y110        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.918     2.068    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X13Y110        FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.273ns  (logic 0.314ns (24.688%)  route 0.959ns (75.312%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 f  reset_IBUF_inst/O
                         net (fo=49, routed)          0.816     1.040    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X8Y116         LUT6 (Prop_lut6_I5_O)        0.045     1.085 r  rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[17]_i_1/O
                         net (fo=2, routed)           0.143     1.228    rvsteel_soc_instance/rvsteel_core_instance/prev_instruction_address[17]_i_1_n_0
    SLICE_X9Y118         LUT6 (Prop_lut6_I2_O)        0.045     1.273 r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[17]_i_1/O
                         net (fo=2, routed)           0.000     1.273    rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address[17]_i_1_n_0
    SLICE_X9Y118         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.912     2.062    rvsteel_soc_instance/rvsteel_core_instance/clock_IBUF_BUFG
    SLICE_X9Y118         FDRE                                         r  rvsteel_soc_instance/rvsteel_core_instance/prev_mem_address_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rvsteel_soc_instance/uart_instance/tx_register_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.274ns  (logic 0.269ns (21.141%)  route 1.005ns (78.859%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    B18                  IBUF (Prop_ibuf_I_O)         0.224     0.224 r  reset_IBUF_inst/O
                         net (fo=49, routed)          1.005     1.229    rvsteel_soc_instance/rvsteel_core_instance/reset_IBUF
    SLICE_X13Y99         LUT5 (Prop_lut5_I0_O)        0.045     1.274 r  rvsteel_soc_instance/rvsteel_core_instance/tx_register[1]_i_1/O
                         net (fo=1, routed)           0.000     1.274    rvsteel_soc_instance/uart_instance/tx_register_reg[8]_2[1]
    SLICE_X13Y99         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    L17                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clock_IBUF_BUFG_inst/O
                         net (fo=1534, routed)        0.834     1.984    rvsteel_soc_instance/uart_instance/clock_IBUF_BUFG
    SLICE_X13Y99         FDRE                                         r  rvsteel_soc_instance/uart_instance/tx_register_reg[1]/C





