// Seed: 1674575646
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd55,
    parameter id_2 = 32'd4,
    parameter id_3 = 32'd48
) (
    _id_1,
    _id_2[id_3 : {id_3, id_1}&id_2],
    _id_3,
    id_4
);
  inout wire id_4;
  output wire _id_3;
  input logic [7:0] _id_2;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4
  );
  inout wire _id_1;
  wire [id_1 : 1] id_5, id_6;
  wire id_7, id_8;
endmodule
