<profile>

<section name = "Vitis HLS Report for 'Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20'" level="0">
<item name = "Date">Wed Jan 17 08:24:24 2024
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">DynMap</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z035-ffg676-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.292 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">174, 424, 1.740 us, 4.240 us, 174, 424, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_722_19_VITIS_LOOP_724_20">172, 422, 4, 1, 1, 170 ~ 420, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 116, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">3, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 171, 64, -</column>
<specialColumn name="Available">1000, 900, 343800, 171900, 0</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="dependency_predecessors_kernels_values1_U">Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20_dependency_predecessors_kebkb, 3, 0, 0, 0, 6000, 6, 1, 36000</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln722_1_fu_136_p2">+, 0, 0, 10, 10, 1</column>
<column name="add_ln724_fu_176_p2">+, 0, 0, 6, 4, 1</column>
<column name="add_ln725_1_fu_225_p2">+, 0, 0, 13, 13, 13</column>
<column name="add_ln725_2_fu_234_p2">+, 0, 0, 13, 13, 13</column>
<column name="add_ln725_fu_200_p2">+, 0, 0, 10, 10, 10</column>
<column name="add_ln730_1_fu_276_p2">+, 0, 0, 13, 10, 10</column>
<column name="add_ln730_fu_267_p2">+, 0, 0, 13, 10, 10</column>
<column name="i_13_fu_148_p2">+, 0, 0, 6, 6, 1</column>
<column name="icmp_ln722_fu_130_p2">icmp, 0, 0, 5, 10, 10</column>
<column name="icmp_ln724_fu_154_p2">icmp, 0, 0, 2, 4, 4</column>
<column name="icmp_ln725_1_fu_295_p2">icmp, 0, 0, 3, 6, 1</column>
<column name="icmp_ln725_fu_287_p2">icmp, 0, 0, 2, 4, 1</column>
<column name="or_ln725_fu_300_p2">or, 0, 0, 1, 1, 1</column>
<column name="select_ln722_1_fu_168_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln722_fu_160_p3">select, 0, 0, 4, 1, 1</column>
<column name="select_ln725_fu_306_p3">select, 0, 0, 7, 1, 7</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i_load">9, 2, 6, 12</column>
<column name="ap_sig_allocacmp_indvar_flatten54_load">9, 2, 10, 20</column>
<column name="ap_sig_allocacmp_j_load">9, 2, 4, 8</column>
<column name="i_fu_66">9, 2, 6, 12</column>
<column name="indvar_flatten54_fu_70">9, 2, 10, 20</column>
<column name="j_fu_62">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="dependency_predecessors_kernels_values1_load_reg_368">6, 0, 6, 0</column>
<column name="i_fu_66">6, 0, 6, 0</column>
<column name="indvar_flatten54_fu_70">10, 0, 10, 0</column>
<column name="j_fu_62">4, 0, 4, 0</column>
<column name="select_ln722_1_reg_356">6, 0, 6, 0</column>
<column name="select_ln722_reg_349">4, 0, 4, 0</column>
<column name="select_ln722_1_reg_356">64, 32, 6, 0</column>
<column name="select_ln722_reg_349">64, 32, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Reset_Pipeline_VITIS_LOOP_722_19_VITIS_LOOP_724_20, return value</column>
<column name="add_ln722">in, 10, ap_none, add_ln722, scalar</column>
<column name="mul_ln725">in, 10, ap_none, mul_ln725, scalar</column>
<column name="dependency_predecessor_values_address0">out, 10, ap_memory, dependency_predecessor_values, array</column>
<column name="dependency_predecessor_values_ce0">out, 1, ap_memory, dependency_predecessor_values, array</column>
<column name="dependency_predecessor_values_we0">out, 1, ap_memory, dependency_predecessor_values, array</column>
<column name="dependency_predecessor_values_d0">out, 8, ap_memory, dependency_predecessor_values, array</column>
</table>
</item>
</section>
</profile>
