\hypertarget{group___u_a_r_t___rx___inv}{}\doxysection{UART Advanced Feature RX Pin Active Level Inversion}
\label{group___u_a_r_t___rx___inv}\index{UART Advanced Feature RX Pin Active Level Inversion@{UART Advanced Feature RX Pin Active Level Inversion}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___rx___inv_gae9598a2e4fec4b9166ad5eab24027870}{UART\+\_\+\+ADVFEATURE\+\_\+\+RXINV\+\_\+\+DISABLE}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___rx___inv_gae12343bc2373080ae518ce7b536205cb}{UART\+\_\+\+ADVFEATURE\+\_\+\+RXINV\+\_\+\+ENABLE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafff10115e1adb07c00f42627cedf01e5}{USART\+\_\+\+CR2\+\_\+\+RXINV}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___u_a_r_t___rx___inv_gae9598a2e4fec4b9166ad5eab24027870}\label{group___u_a_r_t___rx___inv_gae9598a2e4fec4b9166ad5eab24027870}} 
\index{UART Advanced Feature RX Pin Active Level Inversion@{UART Advanced Feature RX Pin Active Level Inversion}!UART\_ADVFEATURE\_RXINV\_DISABLE@{UART\_ADVFEATURE\_RXINV\_DISABLE}}
\index{UART\_ADVFEATURE\_RXINV\_DISABLE@{UART\_ADVFEATURE\_RXINV\_DISABLE}!UART Advanced Feature RX Pin Active Level Inversion@{UART Advanced Feature RX Pin Active Level Inversion}}
\doxysubsubsection{\texorpdfstring{UART\_ADVFEATURE\_RXINV\_DISABLE}{UART\_ADVFEATURE\_RXINV\_DISABLE}}
{\footnotesize\ttfamily \#define UART\+\_\+\+ADVFEATURE\+\_\+\+RXINV\+\_\+\+DISABLE~0x00000000U}

RX pin active level inversion disable 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__uart_8h_source_l00533}{533}} of file \mbox{\hyperlink{stm32f7xx__hal__uart_8h_source}{stm32f7xx\+\_\+hal\+\_\+uart.\+h}}.

\mbox{\Hypertarget{group___u_a_r_t___rx___inv_gae12343bc2373080ae518ce7b536205cb}\label{group___u_a_r_t___rx___inv_gae12343bc2373080ae518ce7b536205cb}} 
\index{UART Advanced Feature RX Pin Active Level Inversion@{UART Advanced Feature RX Pin Active Level Inversion}!UART\_ADVFEATURE\_RXINV\_ENABLE@{UART\_ADVFEATURE\_RXINV\_ENABLE}}
\index{UART\_ADVFEATURE\_RXINV\_ENABLE@{UART\_ADVFEATURE\_RXINV\_ENABLE}!UART Advanced Feature RX Pin Active Level Inversion@{UART Advanced Feature RX Pin Active Level Inversion}}
\doxysubsubsection{\texorpdfstring{UART\_ADVFEATURE\_RXINV\_ENABLE}{UART\_ADVFEATURE\_RXINV\_ENABLE}}
{\footnotesize\ttfamily \#define UART\+\_\+\+ADVFEATURE\+\_\+\+RXINV\+\_\+\+ENABLE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gafff10115e1adb07c00f42627cedf01e5}{USART\+\_\+\+CR2\+\_\+\+RXINV}}}

RX pin active level inversion enable ~\newline
 

Definition at line \mbox{\hyperlink{stm32f7xx__hal__uart_8h_source_l00534}{534}} of file \mbox{\hyperlink{stm32f7xx__hal__uart_8h_source}{stm32f7xx\+\_\+hal\+\_\+uart.\+h}}.

