// ==============================================================
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.2 (64-bit)
// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// ==============================================================
#ifndef __myip_v1_0_HLS_weiNgs_H__
#define __myip_v1_0_HLS_weiNgs_H__


#include <systemc>
using namespace sc_core;
using namespace sc_dt;




#include <iostream>
#include <fstream>

struct myip_v1_0_HLS_weiNgs_ram : public sc_core::sc_module {

  static const unsigned DataWidth = 32;
  static const unsigned AddressRange = 172;
  static const unsigned AddressWidth = 8;

//latency = 1
//input_reg = 1
//output_reg = 0
sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in <sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


sc_lv<DataWidth> ram[AddressRange];


   SC_CTOR(myip_v1_0_HLS_weiNgs_ram) {
        ram[0] = "0b10111101100101000100000111111111";
        ram[1] = "0b00111110011001010001101110001011";
        ram[2] = "0b00111101111011111010000000100000";
        ram[3] = "0b10111110011010110111001111011010";
        ram[4] = "0b10111110100001101100011100000001";
        ram[5] = "0b10111110011111001110001010101001";
        ram[6] = "0b10111110001001001000111101111001";
        ram[7] = "0b10111101001000000111001011110001";
        ram[8] = "0b00111011101111111101110011110001";
        ram[9] = "0b00111010101100001110100101010001";
        ram[10] = "0b10111101101101111101010011001010";
        ram[11] = "0b10111101111001001000110010100001";
        ram[12] = "0b00111100101000110100011100110000";
        ram[13] = "0b10111110100000100111000010111010";
        ram[14] = "0b00111110000100110001111100000110";
        ram[15] = "0b10111101110111010000010111111101";
        ram[16] = "0b00111110001000000010011101101001";
        ram[17] = "0b00111101100111110111101000010101";
        ram[18] = "0b10111101101010100011000000000000";
        ram[19] = "0b00111100000010101010001010110111";
        ram[20] = "0b10111101001001011011100010010110";
        ram[21] = "0b10111110011000101010001011011001";
        ram[22] = "0b00111101111010010111001101101000";
        ram[23] = "0b00111101111010011101010011110001";
        ram[24] = "0b10111110100111100101111110011110";
        ram[25] = "0b10111110000110111111100110110110";
        ram[26] = "0b10111101100000011101001101010000";
        ram[27] = "0b10111110011001111010010111101010";
        ram[28] = "0b10111110100011110110001100101111";
        ram[29] = "0b00111110011010110110111110101000";
        ram[30] = "0b10111101011000011001010110100000";
        ram[31] = "0b00111101001110111000001010110101";
        ram[32] = "0b10111011101011010010011011011000";
        ram[33] = "0b00111110001001011011111111111000";
        ram[34] = "0b00111011111010111111101100011100";
        ram[35] = "0b10111110001000000001001000100101";
        ram[36] = "0b10111101101100101010000111000111";
        ram[37] = "0b00111110001011000111111000101110";
        ram[38] = "0b10111101100011000110110101100011";
        ram[39] = "0b10111110000100000100101000101011";
        ram[40] = "0b10111110000101101110110101110000";
        ram[41] = "0b10111101100001000111000101011111";
        ram[42] = "0b00111110100111101111001001100010";
        ram[43] = "0b10111100100000101111001100110001";
        ram[44] = "0b00111101111001011011000001001011";
        ram[45] = "0b10111110100010101000001001111111";
        ram[46] = "0b00111011011011010111011010000000";
        ram[47] = "0b00111101000101001101011110001011";
        ram[48] = "0b10111101101000101101101011010000";
        ram[49] = "0b00111110010110001000000011100101";
        ram[50] = "0b00111101001111100100100000011010";
        ram[51] = "0b00111110001101110100110001000111";
        ram[52] = "0b10111100000000001100000000100001";
        ram[53] = "0b00111110000011011101101001011101";
        ram[54] = "0b10111110011001011000101111010110";
        ram[55] = "0b10111101111001010010100100011110";
        ram[56] = "0b00111101100111100101001110001010";
        ram[57] = "0b00111101101011101011011111111110";
        ram[58] = "0b10111100011011111100001001100000";
        ram[59] = "0b10111101010111001010110100011100";
        ram[60] = "0b10111110001011101100100011111001";
        ram[61] = "0b00111101111010101001001101000110";
        ram[62] = "0b10111100100110101001011010110110";
        ram[63] = "0b00111101101110111001011101001000";
        ram[64] = "0b10111110000100001100100011111101";
        ram[65] = "0b10111011110011001001000100110100";
        ram[66] = "0b00111110011001100011100110011000";
        ram[67] = "0b00111110001011111011011100010011";
        ram[68] = "0b10111100110101101011000110010111";
        ram[69] = "0b10111110011011101011101000001100";
        ram[70] = "0b00111101111110010100010101101101";
        ram[71] = "0b10111101110010000100100010101100";
        ram[72] = "0b10111101101101001011110111011100";
        ram[73] = "0b00111100101001101001110010010111";
        ram[74] = "0b10111110010001000110100101111001";
        ram[75] = "0b10111110100010110110010100000111";
        ram[76] = "0b00111110000001001011100110010111";
        ram[77] = "0b00111110001100100000101001101110";
        ram[78] = "0b10111101001100001010011111000000";
        ram[79] = "0b00111101111100100001011101010101";
        ram[80] = "0b00111110000000001101001010110100";
        ram[81] = "0b00111110011000011010100011100001";
        ram[82] = "0b00111110100100101000000111011110";
        ram[83] = "0b10111100111011011001110001011100";
        ram[84] = "0b10111110001011110010110000110110";
        ram[85] = "0b10111101101000101101111100110101";
        ram[86] = "0b00111010110111010110000100110100";
        ram[87] = "0b10111101001111101011010011011110";
        ram[88] = "0b10111110000000011110110000010100";
        ram[89] = "0b10111101001000001000001001010110";
        ram[90] = "0b10111101101000100111000101000110";
        ram[91] = "0b10111101101101101011001011100100";
        ram[92] = "0b10111101100111010100001110011010";
        ram[93] = "0b00111101110111101101100001010110";
        ram[94] = "0b10111100101000001110001100001011";
        ram[95] = "0b00111110000100111011011010001001";
        ram[96] = "0b10111110010001000101101111010111";
        ram[97] = "0b10111101100100111110010000001100";
        ram[98] = "0b10111011000010001000101011010110";
        ram[99] = "0b00111100110011001010000101011000";
        ram[100] = "0b00111101111011000110100100100100";
        ram[101] = "0b10111110000011001000001001011011";
        ram[102] = "0b00111110000101011010100010101000";
        ram[103] = "0b10111011001101000101010111010111";
        ram[104] = "0b10111101100111001111001001011001";
        ram[105] = "0b00111101001100011101011110101100";
        ram[106] = "0b00111100111111110011111010101110";
        ram[107] = "0b00111101010101000100101110101101";
        ram[108] = "0b10111101111011001011010011101000";
        ram[109] = "0b10111100110011101001111111100110";
        ram[110] = "0b10111101010010100000101010111010";
        ram[111] = "0b10111101100010010100101100001010";
        ram[112] = "0b10111110100101001111011001011010";
        ram[113] = "0b10111110100011000011010001110001";
        ram[114] = "0b00111110010101100101100011101101";
        ram[115] = "0b00111110010000001011101111100011";
        ram[116] = "0b00111110011011110001001100101001";
        ram[117] = "0b10111100110010011001000010100000";
        ram[118] = "0b10111101010001011100001110001110";
        ram[119] = "0b00111101101000100111111110111001";
        ram[120] = "0b10111101100111111110001101000101";
        ram[121] = "0b10111101111001011101000000001110";
        ram[122] = "0b00111100100001100101111010100110";
        ram[123] = "0b10111110001011010111111001101000";
        ram[124] = "0b00111110010011100001110100001101";
        ram[125] = "0b00111101110111011001110010101100";
        ram[126] = "0b00111110000101101011010010010010";
        ram[127] = "0b00111100101110110010010101100001";
        ram[128] = "0b10111110100110010111110110101111";
        ram[129] = "0b00111101000001011010111000100010";
        ram[130] = "0b00111110100110000110011111001110";
        ram[131] = "0b10111101010101011110011110011011";
        ram[132] = "0b10111110000000101011011001110111";
        ram[133] = "0b10111101010101111100101011101010";
        ram[134] = "0b10111101101010100000111101111100";
        ram[135] = "0b10111110011110011011101100100010";
        ram[136] = "0b00111110010111101001000100101100";
        ram[137] = "0b00111101100001001010100001111010";
        ram[138] = "0b00111110000110001110011010001101";
        ram[139] = "0b10111110011010101000111011111101";
        ram[140] = "0b10111101100010001000101001110110";
        ram[141] = "0b00111110100101010010000101100110";
        ram[142] = "0b00111101010010110010111011000001";
        ram[143] = "0b00111110010101010111000000100001";
        ram[144] = "0b10111100000001010001000001001111";
        ram[145] = "0b00111101000100001010000110110100";
        ram[146] = "0b10111011110101111001100100101001";
        ram[147] = "0b10111110010001110101100110001101";
        ram[148] = "0b00111101101001001110100011101001";
        ram[149] = "0b00111101001001101011010001011100";
        ram[150] = "0b00111101000000011001111000100011";
        ram[151] = "0b10111110001001101100101110111010";
        ram[152] = "0b10111101101011011011110001101011";
        ram[153] = "0b00111101100101101000110110111111";
        ram[154] = "0b00111101110010111000010010000100";
        ram[155] = "0b00111110000111000001000010110100";
        ram[156] = "0b00111100100110000110111000101001";
        ram[157] = "0b00111101000000010101010100011100";
        ram[158] = "0b10111110011111000000100100010100";
        ram[159] = "0b00111011111011101010110111000111";
        ram[160] = "0b10111101100000000000010101101110";
        ram[161] = "0b00111110010000100110110001010000";
        ram[162] = "0b00111100111001110001010011110000";
        ram[163] = "0b10111101100011110010110000010001";
        ram[164] = "0b00111101100000111100001011110111";
        ram[165] = "0b10111101010011110110100001111011";
        ram[166] = "0b00111101000110100111011100000000";
        ram[167] = "0b00111101101111001111011010011011";
        ram[168] = "0b10111110011011000010010011101101";
        ram[169] = "0b00111100111000000011111111011011";
        ram[170] = "0b00111110010011010000101001001000";
        ram[171] = "0b10111100011111100110000101000000";


SC_METHOD(prc_write_0);
  sensitive<<clk.pos();
   }


void prc_write_0()
{
    if (ce0.read() == sc_dt::Log_1) 
    {
            if(address0.read().is_01() && address0.read().to_uint()<AddressRange)
              q0 = ram[address0.read().to_uint()];
            else
              q0 = sc_lv<DataWidth>();
    }
}


}; //endmodule


SC_MODULE(myip_v1_0_HLS_weiNgs) {


static const unsigned DataWidth = 32;
static const unsigned AddressRange = 172;
static const unsigned AddressWidth = 8;

sc_core::sc_in <sc_lv<AddressWidth> > address0;
sc_core::sc_in<sc_logic> ce0;
sc_core::sc_out <sc_lv<DataWidth> > q0;
sc_core::sc_in<sc_logic> reset;
sc_core::sc_in<bool> clk;


myip_v1_0_HLS_weiNgs_ram* meminst;


SC_CTOR(myip_v1_0_HLS_weiNgs) {
meminst = new myip_v1_0_HLS_weiNgs_ram("myip_v1_0_HLS_weiNgs_ram");
meminst->address0(address0);
meminst->ce0(ce0);
meminst->q0(q0);

meminst->reset(reset);
meminst->clk(clk);
}
~myip_v1_0_HLS_weiNgs() {
    delete meminst;
}


};//endmodule
#endif
