$date
	Sun Oct 23 08:20:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#637188
b1 !
1"
#637190
b1 &
b1 %
1$
#637191
0"
#637194
1#
#637198
b0 &
0#
b0 %
0$
#1582292
b1101 !
1"
#1582294
b1101 &
b1101 %
1$
#1582295
0"
#1582298
b101000 &
b101000 %
#1582302
b10100 &
b10100 %
#1582306
b1010 &
b1010 %
#1582310
b101 &
b101 %
#1582314
b10000 &
b10000 %
#1582318
b1000 &
b1000 %
#1582322
b100 &
b100 %
#1582326
b10 &
b10 %
#1582330
b1 &
b1 %
1#
#1582334
b0 &
0#
b0 %
0$
#2563188
b1010 !
1"
#2563190
b1010 &
b1010 %
1$
#2563191
0"
#2563194
b101 &
b101 %
#2563198
b10000 &
b10000 %
#2563202
b1000 &
b1000 %
#2563206
b100 &
b100 %
#2563210
b10 &
b10 %
#2563214
b1 &
1#
b1 %
#2563218
b0 &
b0 %
0#
0$
#4500012
