{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571412380278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571412380290 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 18 10:26:20 2019 " "Processing started: Fri Oct 18 10:26:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571412380290 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571412380290 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off PWM_test -c PWM_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off PWM_test -c PWM_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571412380290 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571412383432 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571412383432 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n rst_synch.sv(3) " "Verilog HDL Declaration information at rst_synch.sv(3): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "rst_synch.sv" "" { Text "I:/ece551/EX11/PWM_test/rst_synch.sv" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1571412558973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rst_synch.sv 1 1 " "Found 1 design units, including 1 entities, in source file rst_synch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 rst_synch " "Found entity 1: rst_synch" {  } { { "rst_synch.sv" "" { Text "I:/ece551/EX11/PWM_test/rst_synch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571412558981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571412558981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "up_dwn_cnt4.sv 1 1 " "Found 1 design units, including 1 entities, in source file up_dwn_cnt4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 up_dwn_cnt4 " "Found entity 1: up_dwn_cnt4" {  } { { "up_dwn_cnt4.sv" "" { Text "I:/ece551/EX11/PWM_test/up_dwn_cnt4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571412559028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571412559028 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_n rst_n PWM_test.sv(4) " "Verilog HDL Declaration information at PWM_test.sv(4): object \"RST_n\" differs only in case from object \"rst_n\" in the same scope" {  } { { "PWM_test.sv" "" { Text "I:/ece551/EX11/PWM_test/PWM_test.sv" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1571412559075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_test " "Found entity 1: PWM_test" {  } { { "PWM_test.sv" "" { Text "I:/ece551/EX11/PWM_test/PWM_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571412559082 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571412559082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm11.sv 1 1 " "Found 1 design units, including 1 entities, in source file pwm11.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PWM11 " "Found entity 1: PWM11" {  } { { "PWM11.sv" "" { Text "I:/ece551/EX11/PWM_test/PWM11.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571412559129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571412559129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pb_rise.sv 1 1 " "Found 1 design units, including 1 entities, in source file pb_rise.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PB_rise " "Found entity 1: PB_rise" {  } { { "PB_rise.sv" "" { Text "I:/ece551/EX11/PWM_test/PB_rise.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571412559175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571412559175 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "PWM_test " "Elaborating entity \"PWM_test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571412559268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rst_synch rst_synch:iRST " "Elaborating entity \"rst_synch\" for hierarchy \"rst_synch:iRST\"" {  } { { "PWM_test.sv" "iRST" { Text "I:/ece551/EX11/PWM_test/PWM_test.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571412559288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PB_rise PB_rise:iPB " "Elaborating entity \"PB_rise\" for hierarchy \"PB_rise:iPB\"" {  } { { "PWM_test.sv" "iPB" { Text "I:/ece551/EX11/PWM_test/PWM_test.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571412559341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "up_dwn_cnt4 up_dwn_cnt4:iCNT " "Elaborating entity \"up_dwn_cnt4\" for hierarchy \"up_dwn_cnt4:iCNT\"" {  } { { "PWM_test.sv" "iCNT" { Text "I:/ece551/EX11/PWM_test/PWM_test.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571412559392 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 up_dwn_cnt4.sv(11) " "Verilog HDL assignment warning at up_dwn_cnt4.sv(11): truncated value with size 32 to match size of target (4)" {  } { { "up_dwn_cnt4.sv" "" { Text "I:/ece551/EX11/PWM_test/up_dwn_cnt4.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571412559393 "|PWM_test|up_dwn_cnt4:iCNT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 up_dwn_cnt4.sv(13) " "Verilog HDL assignment warning at up_dwn_cnt4.sv(13): truncated value with size 32 to match size of target (4)" {  } { { "up_dwn_cnt4.sv" "" { Text "I:/ece551/EX11/PWM_test/up_dwn_cnt4.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571412559393 "|PWM_test|up_dwn_cnt4:iCNT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM11 PWM11:iDUT " "Elaborating entity \"PWM11\" for hierarchy \"PWM11:iDUT\"" {  } { { "PWM_test.sv" "iDUT" { Text "I:/ece551/EX11/PWM_test/PWM_test.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571412559441 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[1\] GND " "Pin \"LED\[1\]\" is stuck at GND" {  } { { "PWM_test.sv" "" { Text "I:/ece551/EX11/PWM_test/PWM_test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571412560314 "|PWM_test|LED[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[2\] GND " "Pin \"LED\[2\]\" is stuck at GND" {  } { { "PWM_test.sv" "" { Text "I:/ece551/EX11/PWM_test/PWM_test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571412560314 "|PWM_test|LED[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[3\] GND " "Pin \"LED\[3\]\" is stuck at GND" {  } { { "PWM_test.sv" "" { Text "I:/ece551/EX11/PWM_test/PWM_test.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1571412560314 "|PWM_test|LED[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1571412560314 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571412560398 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "I:/ece551/EX11/PWM_test/PWM_test.map.smsg " "Generated suppressed messages file I:/ece551/EX11/PWM_test/PWM_test.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571412560927 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571412561320 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571412561320 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "37 " "Implemented 37 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571412561722 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571412561722 ""} { "Info" "ICUT_CUT_TM_LCELLS" "25 " "Implemented 25 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571412561722 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571412561722 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4969 " "Peak virtual memory: 4969 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571412561813 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 18 10:29:21 2019 " "Processing ended: Fri Oct 18 10:29:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571412561813 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:01 " "Elapsed time: 00:03:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571412561813 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:24 " "Total CPU time (on all processors): 00:01:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571412561813 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571412561813 ""}
