INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lolwa/Low_part_or_Adder 16/Low_part_or_Adder 16.sim/sim_1/synth/func/xsim/Low_part_OR_Adder_tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Full_Adder
INFO: [VRFC 10-311] analyzing module Low_part_OR_Adder
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lolwa/Low_part_or_Adder 16/Low_part_or_Adder 16.srcs/sim_1/new/Low_part_OR_Adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Low_part_OR_Adder_tb
