Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Apr 28 01:09:37 2017
| Host         : DESKTOP-707DVJK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cpu_control_sets_placed.rpt
| Design       : cpu
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    36 |
| Unused register locations in slices containing registers |     0 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              32 |           21 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             992 |          476 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------+-------------------------------+------------------+------------------+----------------+
|   Clock Signal   |         Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count |
+------------------+-------------------------------+------------------+------------------+----------------+
|  clock_IBUF_BUFG |                               | reset_IBUF       |               21 |             32 |
| ~clock_IBUF_BUFG | regf/tmp_data[6][31]_i_1_n_0  | reset_IBUF       |               14 |             32 |
| ~clock_IBUF_BUFG | regf/tmp_data[7][31]_i_1_n_0  | reset_IBUF       |               11 |             32 |
| ~clock_IBUF_BUFG | regf/tmp_data[8][31]_i_1_n_0  | reset_IBUF       |               17 |             32 |
| ~clock_IBUF_BUFG | regf/tmp_data[9][31]_i_1_n_0  | reset_IBUF       |               15 |             32 |
| ~clock_IBUF_BUFG | regf/tmp_data                 | reset_IBUF       |               17 |             32 |
| ~clock_IBUF_BUFG | regf/tmp_data[10][31]_i_1_n_0 | reset_IBUF       |               16 |             32 |
| ~clock_IBUF_BUFG | regf/tmp_data[11][31]_i_1_n_0 | reset_IBUF       |               12 |             32 |
| ~clock_IBUF_BUFG | regf/tmp_data[12][31]_i_1_n_0 | reset_IBUF       |               15 |             32 |
| ~clock_IBUF_BUFG | regf/tmp_data[13][31]_i_1_n_0 | reset_IBUF       |               12 |             32 |
| ~clock_IBUF_BUFG | regf/tmp_data[14][31]_i_1_n_0 | reset_IBUF       |               13 |             32 |
| ~clock_IBUF_BUFG | regf/tmp_data[15][31]_i_1_n_0 | reset_IBUF       |               11 |             32 |
| ~clock_IBUF_BUFG | regf/tmp_data[16][31]_i_1_n_0 | reset_IBUF       |               20 |             32 |
| ~clock_IBUF_BUFG | regf/tmp_data[17][31]_i_1_n_0 | reset_IBUF       |               14 |             32 |
| ~clock_IBUF_BUFG | regf/tmp_data[18][31]_i_1_n_0 | reset_IBUF       |               13 |             32 |
| ~clock_IBUF_BUFG | regf/tmp_data[19][31]_i_1_n_0 | reset_IBUF       |               15 |             32 |
| ~clock_IBUF_BUFG | regf/tmp_data[1][31]_i_1_n_0  | reset_IBUF       |               12 |             32 |
| ~clock_IBUF_BUFG | regf/tmp_data[20][31]_i_1_n_0 | reset_IBUF       |               12 |             32 |
| ~clock_IBUF_BUFG | regf/tmp_data[21][31]_i_1_n_0 | reset_IBUF       |               13 |             32 |
| ~clock_IBUF_BUFG | regf/tmp_data[22][31]_i_1_n_0 | reset_IBUF       |               14 |             32 |
| ~clock_IBUF_BUFG | regf/tmp_data[23][31]_i_1_n_0 | reset_IBUF       |               14 |             32 |
| ~clock_IBUF_BUFG | regf/tmp_data[24][31]_i_1_n_0 | reset_IBUF       |               15 |             32 |
| ~clock_IBUF_BUFG | regf/tmp_data[25][31]_i_1_n_0 | reset_IBUF       |               20 |             32 |
| ~clock_IBUF_BUFG | regf/tmp_data[26][31]_i_1_n_0 | reset_IBUF       |               16 |             32 |
| ~clock_IBUF_BUFG | regf/tmp_data[27][31]_i_1_n_0 | reset_IBUF       |               20 |             32 |
| ~clock_IBUF_BUFG | regf/tmp_data[28][31]_i_1_n_0 | reset_IBUF       |               23 |             32 |
| ~clock_IBUF_BUFG | regf/tmp_data[29][31]_i_1_n_0 | reset_IBUF       |               24 |             32 |
| ~clock_IBUF_BUFG | regf/tmp_data[2][31]_i_1_n_0  | reset_IBUF       |               12 |             32 |
| ~clock_IBUF_BUFG | regf/tmp_data[30][31]_i_1_n_0 | reset_IBUF       |               25 |             32 |
| ~clock_IBUF_BUFG | regf/tmp_data[3][31]_i_1_n_0  | reset_IBUF       |               12 |             32 |
| ~clock_IBUF_BUFG | regf/tmp_data[4][31]_i_1_n_0  | reset_IBUF       |               12 |             32 |
| ~clock_IBUF_BUFG | regf/tmp_data[5][31]_i_1_n_0  | reset_IBUF       |               17 |             32 |
|  clock_IBUF_BUFG | regf/tmp_data_reg[31][30]_0   |                  |               32 |            128 |
|  clock_IBUF_BUFG | regf/tmp_data_reg[31][30]_1   |                  |               32 |            128 |
|  clock_IBUF_BUFG | regf/tmp_data_reg[31][31]_2   |                  |               32 |            128 |
|  clock_IBUF_BUFG | regf/tmp_data_reg[31][31]_3   |                  |               32 |            128 |
+------------------+-------------------------------+------------------+------------------+----------------+


