{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 05 15:25:00 2020 " "Info: Processing started: Sat Dec 05 15:25:00 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ARM_System -c ARM_System --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ARM_System -c ARM_System --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[13\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[13\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[12\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[12\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[30\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[30\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[31\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[31\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|MemWrite " "Warning: Node \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|MemWrite\" is a latch" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 112 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[27\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[27\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[29\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[29\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[28\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[28\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[26\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[26\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[23\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[23\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[24\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[24\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[25\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[25\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[22\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[22\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[14\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[14\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[15\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[15\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[16\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[16\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[17\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[17\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[21\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[21\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[18\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[18\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[20\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[20\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[19\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[19\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[0\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[0\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|condEx " "Warning: Node \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|condEx\" is a latch" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 114 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|Store " "Warning: Node \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|Store\" is a latch" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 12 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[3\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[3\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[2\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[2\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[0\] " "Warning: Node \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[0\]\" is a latch" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|Load " "Warning: Node \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|Load\" is a latch" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 14 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|RegWrite " "Warning: Node \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|RegWrite\" is a latch" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 110 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[1\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[1\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[3\] " "Warning: Node \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[3\]\" is a latch" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[2\] " "Warning: Node \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[2\]\" is a latch" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[1\] " "Warning: Node \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUOp\[1\]\" is a latch" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ImmSrc\[1\] " "Warning: Node \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ImmSrc\[1\]\" is a latch" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUSrc " "Warning: Node \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ALUSrc\" is a latch" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 6 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|PCSrc " "Warning: Node \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|PCSrc\" is a latch" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 109 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUFlags\[2\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUFlags\[2\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[2\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[2\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ImmSrc\[0\] " "Warning: Node \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ImmSrc\[0\]\" is a latch" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[11\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[11\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[0\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[0\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[10\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[10\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[20\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[20\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[4\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[4\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[5\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[5\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[6\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[6\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[7\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[7\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[8\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[8\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[9\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[9\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[21\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[21\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|Svalue " "Warning: Node \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|Svalue\" is a latch" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 10 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[26\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[26\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[27\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[27\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[3\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[3\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[14\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[14\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[15\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[15\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[12\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[12\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[13\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[13\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[1\] " "Warning: Node \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|ALUResult\[1\]\" is a latch" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[30\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[30\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[31\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[31\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[28\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[28\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[29\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[29\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[16\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[16\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[17\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[17\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[18\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[18\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[19\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[19\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[4\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[4\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[6\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[6\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[7\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[7\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[10\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[10\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[11\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[11\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[24\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[24\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[25\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[25\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[22\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[22\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[23\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[23\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[5\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[5\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[8\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[8\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[9\] " "Warning: Node \"armreduced:arm_cpu\|Hazard_Unit:_Hazard_Unit\|WriteDataE\[9\]\" is a latch" {  } { { "../ARM_System/ARM/Hazard_Unit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Hazard_Unit.v" 67 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "15 " "Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|Decoder0~0 " "Info: Detected gated clock \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|Decoder0~0\" as buffer" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|Decoder0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[29\] " "Info: Detected ripple clock \"armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[29\]\" as buffer" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[29\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[30\] " "Info: Detected ripple clock \"armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[30\]\" as buffer" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[30\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[28\] " "Info: Detected ripple clock \"armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[28\]\" as buffer" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[28\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[31\] " "Info: Detected ripple clock \"armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[31\]\" as buffer" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[31\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "armreduced:arm_cpu\|IDEX_Register:comb_39\|StoreE " "Info: Detected ripple clock \"armreduced:arm_cpu\|IDEX_Register:comb_39\|StoreE\" as buffer" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 27 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|IDEX_Register:comb_39\|StoreE" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[27\] " "Info: Detected ripple clock \"armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[27\]\" as buffer" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[27\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|Mux5~0 " "Info: Detected gated clock \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|Mux5~0\" as buffer" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 118 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|Mux5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|Mux2~0 " "Info: Detected gated clock \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|Mux2~0\" as buffer" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 127 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|Mux2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\] " "Info: Detected ripple clock \"armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\]\" as buffer" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[26\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[1\] " "Info: Detected ripple clock \"armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[1\]\" as buffer" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[2\] " "Info: Detected ripple clock \"armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[2\]\" as buffer" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[3\] " "Info: Detected ripple clock \"armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[3\]\" as buffer" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|Mux32~0 " "Info: Detected gated clock \"armreduced:arm_cpu\|ALU32bit:_ALU32bit\|Mux32~0\" as buffer" {  } { { "../ARM_System/ARM/alu.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/alu.v" 11 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|ALU32bit:_ALU32bit\|Mux32~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\] " "Info: Detected ripple clock \"armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]\" as buffer" {  } { { "../ARM_System/ARM/IDEX_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/IDEX_Register.v" 41 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "armreduced:arm_cpu\|IDEX_Register:comb_39\|ALUOpE\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 register armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|pc_out\[10\] memory ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a18~porta_address_reg8 19.923 ns " "Info: Slack time is 19.923 ns for clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" between source register \"armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|pc_out\[10\]\" and destination memory \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a18~porta_address_reg8\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "24.766 ns + Largest register memory " "Info: + Largest register to memory requirement is 24.766 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "25.000 ns + " "Info: + Setup relationship between source and destination is 25.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 97.616 ns " "Info: + Latch edge is 97.616 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 100.000 ns -2.384 ns  50 " "Info: Clock period of Destination clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is 100.000 ns with  offset of -2.384 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 72.616 ns " "Info: - Launch edge is 72.616 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 100.000 ns 72.616 ns inverted 50 " "Info: Clock period of Source clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" is 100.000 ns with inverted offset of 72.616 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.051 ns + Largest " "Info: + Largest clock skew is 0.051 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 destination 2.685 ns + Shortest memory " "Info: + Shortest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to destination memory is 2.685 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 1055 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.949 ns) + CELL(0.661 ns) 2.685 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a18~porta_address_reg8 3 MEM M4K_X52_Y20 2 " "Info: 3: + IC(0.949 ns) + CELL(0.661 ns) = 2.685 ns; Loc. = M4K_X52_Y20; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a18~porta_address_reg8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.610 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg8 } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System_Syn/db/altsyncram_i9b2.tdf" 674 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.661 ns ( 24.62 % ) " "Info: Total cell delay = 0.661 ns ( 24.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.024 ns ( 75.38 % ) " "Info: Total interconnect delay = 2.024 ns ( 75.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg8 {} } { 0.000ns 1.075ns 0.949ns } { 0.000ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 source 2.634 ns - Longest register " "Info: - Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" to source register is 2.634 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G10 909 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 909; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.537 ns) 2.634 ns armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|pc_out\[10\] 3 REG LCFF_X24_Y22_N17 19 " "Info: 3: + IC(1.022 ns) + CELL(0.537 ns) = 2.634 ns; Loc. = LCFF_X24_Y22_N17; Fanout = 19; REG Node = 'armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|pc_out\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.559 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[10] } "NODE_NAME" } } { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.39 % ) " "Info: Total cell delay = 0.537 ns ( 20.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.097 ns ( 79.61 % ) " "Info: Total interconnect delay = 2.097 ns ( 79.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.634 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.634 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[10] {} } { 0.000ns 1.075ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg8 {} } { 0.000ns 1.075ns 0.949ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.634 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.634 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[10] {} } { 0.000ns 1.075ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns - " "Info: - Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System_Syn/db/altsyncram_i9b2.tdf" 674 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg8 {} } { 0.000ns 1.075ns 0.949ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.634 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.634 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[10] {} } { 0.000ns 1.075ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.843 ns - Longest register memory " "Info: - Longest register to memory delay is 4.843 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|pc_out\[10\] 1 REG LCFF_X24_Y22_N17 19 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y22_N17; Fanout = 19; REG Node = 'armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|pc_out\[10\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[10] } "NODE_NAME" } } { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.701 ns) + CELL(0.142 ns) 4.843 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a18~porta_address_reg8 2 MEM M4K_X52_Y20 2 " "Info: 2: + IC(4.701 ns) + CELL(0.142 ns) = 4.843 ns; Loc. = M4K_X52_Y20; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a18~porta_address_reg8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.843 ns" { armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[10] ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg8 } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System_Syn/db/altsyncram_i9b2.tdf" 674 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.142 ns ( 2.93 % ) " "Info: Total cell delay = 0.142 ns ( 2.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.701 ns ( 97.07 % ) " "Info: Total interconnect delay = 4.701 ns ( 97.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.843 ns" { armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[10] ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.843 ns" { armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[10] {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg8 {} } { 0.000ns 4.701ns } { 0.000ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.685 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.685 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg8 {} } { 0.000ns 1.075ns 0.949ns } { 0.000ns 0.000ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.634 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[10] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.634 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[10] {} } { 0.000ns 1.075ns 1.022ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.843 ns" { armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[10] ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.843 ns" { armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|pc_out[10] {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a18~porta_address_reg8 {} } { 0.000ns 4.701ns } { 0.000ns 0.142ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 memory ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a0~portb_address_reg10 register armreduced:arm_cpu\|MEMWB_Register:_MEMWB_Register\|ReadDataW\[1\] 15.686 ns " "Info: Slack time is 15.686 ns for clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" between source memory \"ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a0~portb_address_reg10\" and destination register \"armreduced:arm_cpu\|MEMWB_Register:_MEMWB_Register\|ReadDataW\[1\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "24.726 ns + Largest memory register " "Info: + Largest memory to register requirement is 24.726 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "25.000 ns + " "Info: + Setup relationship between source and destination is 25.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 72.616 ns " "Info: + Latch edge is 72.616 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 100.000 ns 72.616 ns inverted 50 " "Info: Clock period of Destination clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" is 100.000 ns with inverted offset of 72.616 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 47.616 ns " "Info: - Launch edge is 47.616 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 100.000 ns 47.616 ns inverted 50 " "Info: Clock period of Source clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is 100.000 ns with inverted offset of 47.616 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.101 ns + Largest " "Info: + Largest clock skew is -0.101 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 destination 2.624 ns + Shortest register " "Info: + Shortest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" to destination register is 2.624 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G10 909 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 909; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.537 ns) 2.624 ns armreduced:arm_cpu\|MEMWB_Register:_MEMWB_Register\|ReadDataW\[1\] 3 REG LCFF_X31_Y25_N9 2 " "Info: 3: + IC(1.012 ns) + CELL(0.537 ns) = 2.624 ns; Loc. = LCFF_X31_Y25_N9; Fanout = 2; REG Node = 'armreduced:arm_cpu\|MEMWB_Register:_MEMWB_Register\|ReadDataW\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.549 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[1] } "NODE_NAME" } } { "../ARM_System/ARM/MEMWB_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/MEMWB_Register.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.46 % ) " "Info: Total cell delay = 0.537 ns ( 20.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.087 ns ( 79.54 % ) " "Info: Total interconnect delay = 2.087 ns ( 79.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.624 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.624 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[1] {} } { 0.000ns 1.075ns 1.012ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 source 2.725 ns - Longest memory " "Info: - Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to source memory is 2.725 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 1055 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.961 ns) + CELL(0.689 ns) 2.725 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a0~portb_address_reg10 3 MEM M4K_X13_Y17 2 " "Info: 3: + IC(0.961 ns) + CELL(0.689 ns) = 2.725 ns; Loc. = M4K_X13_Y17; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a0~portb_address_reg10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.650 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10 } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System_Syn/db/altsyncram_i9b2.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.689 ns ( 25.28 % ) " "Info: Total cell delay = 0.689 ns ( 25.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.036 ns ( 74.72 % ) " "Info: Total interconnect delay = 2.036 ns ( 74.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.725 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10 {} } { 0.000ns 1.075ns 0.961ns } { 0.000ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.624 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.624 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[1] {} } { 0.000ns 1.075ns 1.012ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.725 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10 {} } { 0.000ns 1.075ns 0.961ns } { 0.000ns 0.000ns 0.689ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System_Syn/db/altsyncram_i9b2.tdf" 44 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "../ARM_System/ARM/MEMWB_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/MEMWB_Register.v" 26 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.624 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.624 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[1] {} } { 0.000ns 1.075ns 1.012ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.725 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10 {} } { 0.000ns 1.075ns 0.961ns } { 0.000ns 0.000ns 0.689ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.040 ns - Longest memory register " "Info: - Longest memory to register delay is 9.040 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a0~portb_address_reg10 1 MEM M4K_X13_Y17 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y17; Fanout = 2; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|ram_block1a0~portb_address_reg10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10 } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System_Syn/db/altsyncram_i9b2.tdf" 44 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.991 ns) 2.991 ns ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_b\[1\] 2 MEM M4K_X13_Y17 1 " "Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X13_Y17; Fanout = 1; MEM Node = 'ram2port_inst_data:Inst_Data_Mem\|altsyncram:altsyncram_component\|altsyncram_i9b2:auto_generated\|q_b\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[1] } "NODE_NAME" } } { "db/altsyncram_i9b2.tdf" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System_Syn/db/altsyncram_i9b2.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.880 ns) + CELL(0.275 ns) 5.146 ns read_data\[1\]~16 3 COMB LCCOMB_X33_Y18_N26 1 " "Info: 3: + IC(1.880 ns) + CELL(0.275 ns) = 5.146 ns; Loc. = LCCOMB_X33_Y18_N26; Fanout = 1; COMB Node = 'read_data\[1\]~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.155 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[1] read_data[1]~16 } "NODE_NAME" } } { "../ARM_System/ARM_System.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM_System.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.420 ns) 5.820 ns read_data\[1\]~17 4 COMB LCCOMB_X33_Y18_N4 1 " "Info: 4: + IC(0.254 ns) + CELL(0.420 ns) = 5.820 ns; Loc. = LCCOMB_X33_Y18_N4; Fanout = 1; COMB Node = 'read_data\[1\]~17'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { read_data[1]~16 read_data[1]~17 } "NODE_NAME" } } { "../ARM_System/ARM_System.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM_System.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.247 ns) + CELL(0.416 ns) 6.483 ns read_data\[1\]~19 5 COMB LCCOMB_X33_Y18_N6 1 " "Info: 5: + IC(0.247 ns) + CELL(0.416 ns) = 6.483 ns; Loc. = LCCOMB_X33_Y18_N6; Fanout = 1; COMB Node = 'read_data\[1\]~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.663 ns" { read_data[1]~17 read_data[1]~19 } "NODE_NAME" } } { "../ARM_System/ARM_System.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM_System.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.438 ns) 7.181 ns read_data\[1\] 6 COMB LCCOMB_X33_Y18_N28 2 " "Info: 6: + IC(0.260 ns) + CELL(0.438 ns) = 7.181 ns; Loc. = LCCOMB_X33_Y18_N28; Fanout = 2; COMB Node = 'read_data\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.698 ns" { read_data[1]~19 read_data[1] } "NODE_NAME" } } { "../ARM_System/ARM_System.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM_System.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.362 ns) + CELL(0.413 ns) 8.956 ns armreduced:arm_cpu\|MEMWB_Register:_MEMWB_Register\|ReadDataW~11 7 COMB LCCOMB_X31_Y25_N8 1 " "Info: 7: + IC(1.362 ns) + CELL(0.413 ns) = 8.956 ns; Loc. = LCCOMB_X31_Y25_N8; Fanout = 1; COMB Node = 'armreduced:arm_cpu\|MEMWB_Register:_MEMWB_Register\|ReadDataW~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.775 ns" { read_data[1] armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW~11 } "NODE_NAME" } } { "../ARM_System/ARM/MEMWB_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/MEMWB_Register.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.040 ns armreduced:arm_cpu\|MEMWB_Register:_MEMWB_Register\|ReadDataW\[1\] 8 REG LCFF_X31_Y25_N9 2 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 9.040 ns; Loc. = LCFF_X31_Y25_N9; Fanout = 2; REG Node = 'armreduced:arm_cpu\|MEMWB_Register:_MEMWB_Register\|ReadDataW\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW~11 armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[1] } "NODE_NAME" } } { "../ARM_System/ARM/MEMWB_Register.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/MEMWB_Register.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.037 ns ( 55.72 % ) " "Info: Total cell delay = 5.037 ns ( 55.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.003 ns ( 44.28 % ) " "Info: Total interconnect delay = 4.003 ns ( 44.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.040 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[1] read_data[1]~16 read_data[1]~17 read_data[1]~19 read_data[1] armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW~11 armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.040 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10 {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[1] {} read_data[1]~16 {} read_data[1]~17 {} read_data[1]~19 {} read_data[1] {} armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW~11 {} armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[1] {} } { 0.000ns 0.000ns 1.880ns 0.254ns 0.247ns 0.260ns 1.362ns 0.000ns } { 0.000ns 2.991ns 0.275ns 0.420ns 0.416ns 0.438ns 0.413ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.624 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.624 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[1] {} } { 0.000ns 1.075ns 1.012ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.725 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.725 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10 {} } { 0.000ns 1.075ns 0.961ns } { 0.000ns 0.000ns 0.689ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.040 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10 ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[1] read_data[1]~16 read_data[1]~17 read_data[1]~19 read_data[1] armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW~11 armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.040 ns" { ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|ram_block1a0~portb_address_reg10 {} ram2port_inst_data:Inst_Data_Mem|altsyncram:altsyncram_component|altsyncram_i9b2:auto_generated|q_b[1] {} read_data[1]~16 {} read_data[1]~17 {} read_data[1]~19 {} read_data[1] {} armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW~11 {} armreduced:arm_cpu|MEMWB_Register:_MEMWB_Register|ReadDataW[1] {} } { 0.000ns 0.000ns 1.880ns 0.254ns 0.247ns 0.260ns 1.362ns 0.000ns } { 0.000ns 2.991ns 0.275ns 0.420ns 0.416ns 0.438ns 0.413ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_27 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_27\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 register GPIO:uGPIO\|SW_StatusR\[5\] register GPIO:uGPIO\|SW_StatusR\[5\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" between source register \"GPIO:uGPIO\|SW_StatusR\[5\]\" and destination register \"GPIO:uGPIO\|SW_StatusR\[5\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO:uGPIO\|SW_StatusR\[5\] 1 REG LCFF_X35_Y17_N25 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y17_N25; Fanout = 2; REG Node = 'GPIO:uGPIO\|SW_StatusR\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO:uGPIO|SW_StatusR[5] } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/GPIO/GPIO.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns GPIO:uGPIO\|SW_StatusR~6 2 COMB LCCOMB_X35_Y17_N24 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X35_Y17_N24; Fanout = 1; COMB Node = 'GPIO:uGPIO\|SW_StatusR~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { GPIO:uGPIO|SW_StatusR[5] GPIO:uGPIO|SW_StatusR~6 } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/GPIO/GPIO.v" 46 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns GPIO:uGPIO\|SW_StatusR\[5\] 3 REG LCFF_X35_Y17_N25 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X35_Y17_N25; Fanout = 2; REG Node = 'GPIO:uGPIO\|SW_StatusR\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { GPIO:uGPIO|SW_StatusR~6 GPIO:uGPIO|SW_StatusR[5] } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/GPIO/GPIO.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { GPIO:uGPIO|SW_StatusR[5] GPIO:uGPIO|SW_StatusR~6 GPIO:uGPIO|SW_StatusR[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { GPIO:uGPIO|SW_StatusR[5] {} GPIO:uGPIO|SW_StatusR~6 {} GPIO:uGPIO|SW_StatusR[5] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 47.616 ns " "Info: + Latch edge is 47.616 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 100.000 ns 47.616 ns inverted 50 " "Info: Clock period of Destination clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is 100.000 ns with inverted offset of 47.616 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 47.616 ns " "Info: - Launch edge is 47.616 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 100.000 ns 47.616 ns inverted 50 " "Info: Clock period of Source clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is 100.000 ns with inverted offset of 47.616 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 destination 2.618 ns + Longest register " "Info: + Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to destination register is 2.618 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 1055 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 2.618 ns GPIO:uGPIO\|SW_StatusR\[5\] 3 REG LCFF_X35_Y17_N25 2 " "Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.618 ns; Loc. = LCFF_X35_Y17_N25; Fanout = 2; REG Node = 'GPIO:uGPIO\|SW_StatusR\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|SW_StatusR[5] } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/GPIO/GPIO.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.51 % ) " "Info: Total cell delay = 0.537 ns ( 20.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.081 ns ( 79.49 % ) " "Info: Total interconnect delay = 2.081 ns ( 79.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.618 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|SW_StatusR[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.618 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|SW_StatusR[5] {} } { 0.000ns 1.075ns 1.006ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 source 2.618 ns - Shortest register " "Info: - Shortest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to source register is 2.618 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 1055 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 2.618 ns GPIO:uGPIO\|SW_StatusR\[5\] 3 REG LCFF_X35_Y17_N25 2 " "Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.618 ns; Loc. = LCFF_X35_Y17_N25; Fanout = 2; REG Node = 'GPIO:uGPIO\|SW_StatusR\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|SW_StatusR[5] } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/GPIO/GPIO.v" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.51 % ) " "Info: Total cell delay = 0.537 ns ( 20.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.081 ns ( 79.49 % ) " "Info: Total interconnect delay = 2.081 ns ( 79.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.618 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|SW_StatusR[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.618 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|SW_StatusR[5] {} } { 0.000ns 1.075ns 1.006ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.618 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|SW_StatusR[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.618 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|SW_StatusR[5] {} } { 0.000ns 1.075ns 1.006ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/GPIO/GPIO.v" 161 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/GPIO/GPIO.v" 161 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.618 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|SW_StatusR[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.618 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|SW_StatusR[5] {} } { 0.000ns 1.075ns 1.006ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { GPIO:uGPIO|SW_StatusR[5] GPIO:uGPIO|SW_StatusR~6 GPIO:uGPIO|SW_StatusR[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { GPIO:uGPIO|SW_StatusR[5] {} GPIO:uGPIO|SW_StatusR~6 {} GPIO:uGPIO|SW_StatusR[5] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.618 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|SW_StatusR[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.618 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|SW_StatusR[5] {} } { 0.000ns 1.075ns 1.006ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 register armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[27\] register armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ImmSrc\[1\] -3.558 ns " "Info: Minimum slack time is -3.558 ns for clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" between source register \"armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[27\]\" and destination register \"armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ImmSrc\[1\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.786 ns + Shortest register register " "Info: + Shortest register to register delay is 0.786 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[27\] 1 REG LCFF_X27_Y18_N21 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y18_N21; Fanout = 10; REG Node = 'armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[27\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27] } "NODE_NAME" } } { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.348 ns) + CELL(0.438 ns) 0.786 ns armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ImmSrc\[1\] 2 REG LCCOMB_X27_Y18_N16 78 " "Info: 2: + IC(0.348 ns) + CELL(0.438 ns) = 0.786 ns; Loc. = LCCOMB_X27_Y18_N16; Fanout = 78; REG Node = 'armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ImmSrc\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.786 ns" { armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27] armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[1] } "NODE_NAME" } } { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.438 ns ( 55.73 % ) " "Info: Total cell delay = 0.438 ns ( 55.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.348 ns ( 44.27 % ) " "Info: Total interconnect delay = 0.348 ns ( 44.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.786 ns" { armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27] armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.786 ns" { armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27] {} armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[1] {} } { 0.000ns 0.348ns } { 0.000ns 0.438ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "4.344 ns - Smallest register register " "Info: - Smallest register to register requirement is 4.344 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 72.616 ns " "Info: + Latch edge is 72.616 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 100.000 ns 72.616 ns inverted 50 " "Info: Clock period of Destination clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" is 100.000 ns with inverted offset of 72.616 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 72.616 ns " "Info: - Launch edge is 72.616 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 100.000 ns 72.616 ns inverted 50 " "Info: Clock period of Source clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" is 100.000 ns with inverted offset of 72.616 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.594 ns + Smallest " "Info: + Smallest clock skew is 4.594 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 destination 7.240 ns + Longest register " "Info: + Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" to destination register is 7.240 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G10 909 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 909; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.787 ns) 2.896 ns armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[27\] 3 REG LCFF_X27_Y18_N21 10 " "Info: 3: + IC(1.034 ns) + CELL(0.787 ns) = 2.896 ns; Loc. = LCFF_X27_Y18_N21; Fanout = 10; REG Node = 'armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[27\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.821 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27] } "NODE_NAME" } } { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.852 ns) + CELL(0.150 ns) 3.898 ns armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|Mux2~0 4 COMB LCCOMB_X28_Y19_N0 1 " "Info: 4: + IC(0.852 ns) + CELL(0.150 ns) = 3.898 ns; Loc. = LCCOMB_X28_Y19_N0; Fanout = 1; COMB Node = 'armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|Mux2~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.002 ns" { armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27] armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0 } "NODE_NAME" } } { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.803 ns) + CELL(0.000 ns) 5.701 ns armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|Mux2~0clkctrl 5 COMB CLKCTRL_G2 13 " "Info: 5: + IC(1.803 ns) + CELL(0.000 ns) = 5.701 ns; Loc. = CLKCTRL_G2; Fanout = 13; COMB Node = 'armreduced:arm_cpu\|ctrlSig:_ctrlSig\|ConditionalLogic:_conditional\|Mux2~0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.803 ns" { armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0 armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0clkctrl } "NODE_NAME" } } { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.389 ns) + CELL(0.150 ns) 7.240 ns armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ImmSrc\[1\] 6 REG LCCOMB_X27_Y18_N16 78 " "Info: 6: + IC(1.389 ns) + CELL(0.150 ns) = 7.240 ns; Loc. = LCCOMB_X27_Y18_N16; Fanout = 78; REG Node = 'armreduced:arm_cpu\|ctrlSig:_ctrlSig\|Decoder:_decoder\|ImmSrc\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0clkctrl armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[1] } "NODE_NAME" } } { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.087 ns ( 15.01 % ) " "Info: Total cell delay = 1.087 ns ( 15.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.153 ns ( 84.99 % ) " "Info: Total interconnect delay = 6.153 ns ( 84.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.240 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27] armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0 armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0clkctrl armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.240 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27] {} armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0 {} armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0clkctrl {} armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[1] {} } { 0.000ns 1.075ns 1.034ns 0.852ns 1.803ns 1.389ns } { 0.000ns 0.000ns 0.787ns 0.150ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 source 2.646 ns - Shortest register " "Info: - Shortest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1\" to source register is 2.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G10 909 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G10; Fanout = 909; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.034 ns) + CELL(0.537 ns) 2.646 ns armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[27\] 3 REG LCFF_X27_Y18_N21 10 " "Info: 3: + IC(1.034 ns) + CELL(0.537 ns) = 2.646 ns; Loc. = LCFF_X27_Y18_N21; Fanout = 10; REG Node = 'armreduced:arm_cpu\|Instruction_Fetch:_Instruction_Fetch\|instD\[27\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.571 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27] } "NODE_NAME" } } { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.29 % ) " "Info: Total cell delay = 0.537 ns ( 20.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.109 ns ( 79.71 % ) " "Info: Total interconnect delay = 2.109 ns ( 79.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27] {} } { 0.000ns 1.075ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.240 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27] armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0 armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0clkctrl armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.240 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27] {} armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0 {} armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0clkctrl {} armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[1] {} } { 0.000ns 1.075ns 1.034ns 0.852ns 1.803ns 1.389ns } { 0.000ns 0.000ns 0.787ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27] {} } { 0.000ns 1.075ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../ARM_System/ARM/Instruction_Fetch.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/Instruction_Fetch.v" 36 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../ARM_System/ARM/ctrlSig.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM/ctrlSig.v" 18 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.240 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27] armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0 armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0clkctrl armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.240 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27] {} armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0 {} armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0clkctrl {} armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[1] {} } { 0.000ns 1.075ns 1.034ns 0.852ns 1.803ns 1.389ns } { 0.000ns 0.000ns 0.787ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27] {} } { 0.000ns 1.075ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.786 ns" { armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27] armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.786 ns" { armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27] {} armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[1] {} } { 0.000ns 0.348ns } { 0.000ns 0.438ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.240 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27] armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0 armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0clkctrl armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.240 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27] {} armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0 {} armreduced:arm_cpu|ctrlSig:_ctrlSig|ConditionalLogic:_conditional|Mux2~0clkctrl {} armreduced:arm_cpu|ctrlSig:_ctrlSig|Decoder:_decoder|ImmSrc[1] {} } { 0.000ns 1.075ns 1.034ns 0.852ns 1.803ns 1.389ns } { 0.000ns 0.000ns 0.787ns 0.150ns 0.000ns 0.150ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.646 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.646 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk1~clkctrl {} armreduced:arm_cpu|Instruction_Fetch:_Instruction_Fetch|instD[27] {} } { 0.000ns 1.075ns 1.034ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 363 " "Warning: Can't achieve minimum setup and hold requirement ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk1 along 363 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "miniUART:UART\|RxUnit:RxDev\|SampleCnt\[0\] UART_RXD CLOCK_27 8.649 ns register " "Info: tsu for register \"miniUART:UART\|RxUnit:RxDev\|SampleCnt\[0\]\" (data pin = \"UART_RXD\", clock pin = \"CLOCK_27\") is 8.649 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.915 ns + Longest pin register " "Info: + Longest pin to register delay is 8.915 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.882 ns) 0.882 ns UART_RXD 1 PIN PIN_C25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C25; Fanout = 3; PIN Node = 'UART_RXD'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "../ARM_System/ARM_System.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM_System.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.107 ns) + CELL(0.150 ns) 7.139 ns miniUART:UART\|RxUnit:RxDev\|SampleCnt\[3\]~0 2 COMB LCCOMB_X33_Y15_N28 1 " "Info: 2: + IC(6.107 ns) + CELL(0.150 ns) = 7.139 ns; Loc. = LCCOMB_X33_Y15_N28; Fanout = 1; COMB Node = 'miniUART:UART\|RxUnit:RxDev\|SampleCnt\[3\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.257 ns" { UART_RXD miniUART:UART|RxUnit:RxDev|SampleCnt[3]~0 } "NODE_NAME" } } { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.758 ns) + CELL(0.245 ns) 8.142 ns miniUART:UART\|RxUnit:RxDev\|SampleCnt\[3\]~1 3 COMB LCCOMB_X33_Y16_N8 4 " "Info: 3: + IC(0.758 ns) + CELL(0.245 ns) = 8.142 ns; Loc. = LCCOMB_X33_Y16_N8; Fanout = 4; COMB Node = 'miniUART:UART\|RxUnit:RxDev\|SampleCnt\[3\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.003 ns" { miniUART:UART|RxUnit:RxDev|SampleCnt[3]~0 miniUART:UART|RxUnit:RxDev|SampleCnt[3]~1 } "NODE_NAME" } } { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.419 ns) 8.831 ns miniUART:UART\|RxUnit:RxDev\|SampleCnt\[0\]~4 4 COMB LCCOMB_X33_Y16_N24 1 " "Info: 4: + IC(0.270 ns) + CELL(0.419 ns) = 8.831 ns; Loc. = LCCOMB_X33_Y16_N24; Fanout = 1; COMB Node = 'miniUART:UART\|RxUnit:RxDev\|SampleCnt\[0\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.689 ns" { miniUART:UART|RxUnit:RxDev|SampleCnt[3]~1 miniUART:UART|RxUnit:RxDev|SampleCnt[0]~4 } "NODE_NAME" } } { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 8.915 ns miniUART:UART\|RxUnit:RxDev\|SampleCnt\[0\] 5 REG LCFF_X33_Y16_N25 6 " "Info: 5: + IC(0.000 ns) + CELL(0.084 ns) = 8.915 ns; Loc. = LCFF_X33_Y16_N25; Fanout = 6; REG Node = 'miniUART:UART\|RxUnit:RxDev\|SampleCnt\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { miniUART:UART|RxUnit:RxDev|SampleCnt[0]~4 miniUART:UART|RxUnit:RxDev|SampleCnt[0] } "NODE_NAME" } } { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.780 ns ( 19.97 % ) " "Info: Total cell delay = 1.780 ns ( 19.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.135 ns ( 80.03 % ) " "Info: Total interconnect delay = 7.135 ns ( 80.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.915 ns" { UART_RXD miniUART:UART|RxUnit:RxDev|SampleCnt[3]~0 miniUART:UART|RxUnit:RxDev|SampleCnt[3]~1 miniUART:UART|RxUnit:RxDev|SampleCnt[0]~4 miniUART:UART|RxUnit:RxDev|SampleCnt[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.915 ns" { UART_RXD {} UART_RXD~combout {} miniUART:UART|RxUnit:RxDev|SampleCnt[3]~0 {} miniUART:UART|RxUnit:RxDev|SampleCnt[3]~1 {} miniUART:UART|RxUnit:RxDev|SampleCnt[0]~4 {} miniUART:UART|RxUnit:RxDev|SampleCnt[0] {} } { 0.000ns 0.000ns 6.107ns 0.758ns 0.270ns 0.000ns } { 0.000ns 0.882ns 0.150ns 0.245ns 0.419ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 -2.384 ns - " "Info: - Offset between input clock \"CLOCK_27\" and output clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is -2.384 ns" {  } { { "../ARM_System/ARM_System.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM_System.v" 23 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 destination 2.614 ns - Shortest register " "Info: - Shortest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to destination register is 2.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 1055 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.002 ns) + CELL(0.537 ns) 2.614 ns miniUART:UART\|RxUnit:RxDev\|SampleCnt\[0\] 3 REG LCFF_X33_Y16_N25 6 " "Info: 3: + IC(1.002 ns) + CELL(0.537 ns) = 2.614 ns; Loc. = LCFF_X33_Y16_N25; Fanout = 6; REG Node = 'miniUART:UART\|RxUnit:RxDev\|SampleCnt\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.539 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl miniUART:UART|RxUnit:RxDev|SampleCnt[0] } "NODE_NAME" } } { "../ARM_System/UART/RxUnit.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/UART/RxUnit.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.54 % ) " "Info: Total cell delay = 0.537 ns ( 20.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.077 ns ( 79.46 % ) " "Info: Total interconnect delay = 2.077 ns ( 79.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.614 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl miniUART:UART|RxUnit:RxDev|SampleCnt[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.614 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} miniUART:UART|RxUnit:RxDev|SampleCnt[0] {} } { 0.000ns 1.075ns 1.002ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.915 ns" { UART_RXD miniUART:UART|RxUnit:RxDev|SampleCnt[3]~0 miniUART:UART|RxUnit:RxDev|SampleCnt[3]~1 miniUART:UART|RxUnit:RxDev|SampleCnt[0]~4 miniUART:UART|RxUnit:RxDev|SampleCnt[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.915 ns" { UART_RXD {} UART_RXD~combout {} miniUART:UART|RxUnit:RxDev|SampleCnt[3]~0 {} miniUART:UART|RxUnit:RxDev|SampleCnt[3]~1 {} miniUART:UART|RxUnit:RxDev|SampleCnt[0]~4 {} miniUART:UART|RxUnit:RxDev|SampleCnt[0] {} } { 0.000ns 0.000ns 6.107ns 0.758ns 0.270ns 0.000ns } { 0.000ns 0.882ns 0.150ns 0.245ns 0.419ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.614 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl miniUART:UART|RxUnit:RxDev|SampleCnt[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.614 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} miniUART:UART|RxUnit:RxDev|SampleCnt[0] {} } { 0.000ns 1.075ns 1.002ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_27 LEDG\[2\] GPIO:uGPIO\|LEDG_R\[2\] 7.858 ns register " "Info: tco from clock \"CLOCK_27\" to destination pin \"LEDG\[2\]\" through register \"GPIO:uGPIO\|LEDG_R\[2\]\" is 7.858 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 -2.384 ns + " "Info: + Offset between input clock \"CLOCK_27\" and output clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is -2.384 ns" {  } { { "../ARM_System/ARM_System.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM_System.v" 23 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 source 2.645 ns + Longest register " "Info: + Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to source register is 2.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 1055 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 2.645 ns GPIO:uGPIO\|LEDG_R\[2\] 3 REG LCFF_X32_Y17_N21 1 " "Info: 3: + IC(1.033 ns) + CELL(0.537 ns) = 2.645 ns; Loc. = LCFF_X32_Y17_N21; Fanout = 1; REG Node = 'GPIO:uGPIO\|LEDG_R\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|LEDG_R[2] } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/GPIO/GPIO.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.30 % ) " "Info: Total cell delay = 0.537 ns ( 20.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.108 ns ( 79.70 % ) " "Info: Total interconnect delay = 2.108 ns ( 79.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|LEDG_R[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|LEDG_R[2] {} } { 0.000ns 1.075ns 1.033ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/GPIO/GPIO.v" 209 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.347 ns + Longest register pin " "Info: + Longest register to pin delay is 7.347 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns GPIO:uGPIO\|LEDG_R\[2\] 1 REG LCFF_X32_Y17_N21 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y17_N21; Fanout = 1; REG Node = 'GPIO:uGPIO\|LEDG_R\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { GPIO:uGPIO|LEDG_R[2] } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/GPIO/GPIO.v" 209 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.559 ns) + CELL(2.788 ns) 7.347 ns LEDG\[2\] 2 PIN PIN_W19 0 " "Info: 2: + IC(4.559 ns) + CELL(2.788 ns) = 7.347 ns; Loc. = PIN_W19; Fanout = 0; PIN Node = 'LEDG\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.347 ns" { GPIO:uGPIO|LEDG_R[2] LEDG[2] } "NODE_NAME" } } { "../ARM_System/ARM_System.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM_System.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 37.95 % ) " "Info: Total cell delay = 2.788 ns ( 37.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.559 ns ( 62.05 % ) " "Info: Total interconnect delay = 4.559 ns ( 62.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.347 ns" { GPIO:uGPIO|LEDG_R[2] LEDG[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.347 ns" { GPIO:uGPIO|LEDG_R[2] {} LEDG[2] {} } { 0.000ns 4.559ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|LEDG_R[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|LEDG_R[2] {} } { 0.000ns 1.075ns 1.033ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.347 ns" { GPIO:uGPIO|LEDG_R[2] LEDG[2] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.347 ns" { GPIO:uGPIO|LEDG_R[2] {} LEDG[2] {} } { 0.000ns 4.559ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "GPIO:uGPIO\|key_detect:sw5\|c_state.S13 SW\[5\] CLOCK_27 -1.942 ns register " "Info: th for register \"GPIO:uGPIO\|key_detect:sw5\|c_state.S13\" (data pin = \"SW\[5\]\", clock pin = \"CLOCK_27\") is -1.942 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_27 ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 -2.384 ns + " "Info: + Offset between input clock \"CLOCK_27\" and output clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" is -2.384 ns" {  } { { "../ARM_System/ARM_System.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM_System.v" 23 -1 0 } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 destination 2.636 ns + Longest register " "Info: + Longest clock path from clock \"ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0\" to destination register is 2.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 1055 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 1055; COMB Node = 'ALTPLL_clkgen:pll0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.075 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.024 ns) + CELL(0.537 ns) 2.636 ns GPIO:uGPIO\|key_detect:sw5\|c_state.S13 3 REG LCFF_X32_Y14_N11 1 " "Info: 3: + IC(1.024 ns) + CELL(0.537 ns) = 2.636 ns; Loc. = LCFF_X32_Y14_N11; Fanout = 1; REG Node = 'GPIO:uGPIO\|key_detect:sw5\|c_state.S13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.561 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|key_detect:sw5|c_state.S13 } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/GPIO/GPIO.v" 267 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.37 % ) " "Info: Total cell delay = 0.537 ns ( 20.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.099 ns ( 79.63 % ) " "Info: Total interconnect delay = 2.099 ns ( 79.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|key_detect:sw5|c_state.S13 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|key_detect:sw5|c_state.S13 {} } { 0.000ns 1.075ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/GPIO/GPIO.v" 267 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.460 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.460 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns SW\[5\] 1 PIN PIN_AD13 15 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 15; PIN Node = 'SW\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "../ARM_System/ARM_System.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/ARM_System.v" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.237 ns) + CELL(0.150 ns) 2.376 ns GPIO:uGPIO\|key_detect:sw5\|c_state~23 2 COMB LCCOMB_X32_Y14_N10 1 " "Info: 2: + IC(1.237 ns) + CELL(0.150 ns) = 2.376 ns; Loc. = LCCOMB_X32_Y14_N10; Fanout = 1; COMB Node = 'GPIO:uGPIO\|key_detect:sw5\|c_state~23'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.387 ns" { SW[5] GPIO:uGPIO|key_detect:sw5|c_state~23 } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/GPIO/GPIO.v" 267 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.460 ns GPIO:uGPIO\|key_detect:sw5\|c_state.S13 3 REG LCFF_X32_Y14_N11 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.460 ns; Loc. = LCFF_X32_Y14_N11; Fanout = 1; REG Node = 'GPIO:uGPIO\|key_detect:sw5\|c_state.S13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { GPIO:uGPIO|key_detect:sw5|c_state~23 GPIO:uGPIO|key_detect:sw5|c_state.S13 } "NODE_NAME" } } { "../ARM_System/GPIO/GPIO.v" "" { Text "C:/Users/82105/Desktop/대학/2020 2학기/컴퓨터구조/과제/ARMprocessor_pipelined/ARM_System/GPIO/GPIO.v" 267 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.223 ns ( 49.72 % ) " "Info: Total cell delay = 1.223 ns ( 49.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.237 ns ( 50.28 % ) " "Info: Total interconnect delay = 1.237 ns ( 50.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.460 ns" { SW[5] GPIO:uGPIO|key_detect:sw5|c_state~23 GPIO:uGPIO|key_detect:sw5|c_state.S13 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.460 ns" { SW[5] {} SW[5]~combout {} GPIO:uGPIO|key_detect:sw5|c_state~23 {} GPIO:uGPIO|key_detect:sw5|c_state.S13 {} } { 0.000ns 0.000ns 1.237ns 0.000ns } { 0.000ns 0.989ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.636 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl GPIO:uGPIO|key_detect:sw5|c_state.S13 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.636 ns" { ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0 {} ALTPLL_clkgen:pll0|altpll:altpll_component|_clk0~clkctrl {} GPIO:uGPIO|key_detect:sw5|c_state.S13 {} } { 0.000ns 1.075ns 1.024ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.460 ns" { SW[5] GPIO:uGPIO|key_detect:sw5|c_state~23 GPIO:uGPIO|key_detect:sw5|c_state.S13 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.460 ns" { SW[5] {} SW[5]~combout {} GPIO:uGPIO|key_detect:sw5|c_state~23 {} GPIO:uGPIO|key_detect:sw5|c_state.S13 {} } { 0.000ns 0.000ns 1.237ns 0.000ns } { 0.000ns 0.989ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 84 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 84 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "200 " "Info: Peak virtual memory: 200 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 05 15:25:03 2020 " "Info: Processing ended: Sat Dec 05 15:25:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
