<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="IDS_Lab03.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="IDS_Lab03.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="IDS_Lab03.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="IDS_Lab03.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="IDS_Lab03.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="IDS_Lab03.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="IDS_Lab03.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="IDS_Lab03.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="IDS_Lab03.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="IDS_Lab03.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="IDS_Lab03.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IDS_Lab03.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="IDS_Lab03.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="IDS_Lab03.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="IDS_Lab03.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="IDS_Lab03.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="IDS_Lab03.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="IDS_Lab03.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="IDS_Lab03.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="IDS_Lab03.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="IDS_Lab03.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="IDS_Lab03_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="IDS_Lab03_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="IDS_Lab03_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="IDS_Lab03_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="IDS_Lab03_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="IDS_Lab03_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="IDS_Lab03_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="IDS_Lab03_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="IDS_Lab03_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="IDS_Lab03_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="IDS_Lab03_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="IDS_Lab03_par.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IDS_Lab03_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="IDS_Lab03_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="IDS_Lab03_summary.xml"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="IDS_Lab03_test_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="IDS_Lab03_test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="IDS_Lab03_test_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="IDS_Lab03_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="IDS_Lab03_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ids_lab03.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="ids_lab03.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="ids_lab03.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1475804942" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1475804942">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1475804942" xil_pn:in_ck="8392299516818245065" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1475804942">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="IDS_Lab03.v"/>
      <outfile xil_pn:name="IDS_Lab03_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1475805289" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="5305342432230745063" xil_pn:start_ts="1475805289">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475805289" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4154524942119374825" xil_pn:start_ts="1475805289">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475804942" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1475304140905232947" xil_pn:start_ts="1475804942">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475804942" xil_pn:in_ck="8392299516818245065" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1475804942">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="IDS_Lab03.v"/>
      <outfile xil_pn:name="IDS_Lab03_test.v"/>
    </transform>
    <transform xil_pn:end_ts="1475805294" xil_pn:in_ck="8392299516818245065" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3765588349627388753" xil_pn:start_ts="1475805289">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="IDS_Lab03_test_beh.prj"/>
      <outfile xil_pn:name="IDS_Lab03_test_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1475805295" xil_pn:in_ck="-4001224176688529281" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7184082209168104434" xil_pn:start_ts="1475805294">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="IDS_Lab03_test_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1475804826" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1475804826">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1475804826" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6481069837319573066" xil_pn:start_ts="1475804826">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475804826" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1475304140905232947" xil_pn:start_ts="1475804826">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475804826" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1475804826">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475804826" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="568423504265531080" xil_pn:start_ts="1475804826">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475804826" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1475804826">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475804826" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8185474356397770627" xil_pn:start_ts="1475804826">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475804838" xil_pn:in_ck="115082129596735573" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-2230628363021926950" xil_pn:start_ts="1475804826">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="IDS_Lab03.lso"/>
      <outfile xil_pn:name="IDS_Lab03.ngc"/>
      <outfile xil_pn:name="IDS_Lab03.ngr"/>
      <outfile xil_pn:name="IDS_Lab03.prj"/>
      <outfile xil_pn:name="IDS_Lab03.stx"/>
      <outfile xil_pn:name="IDS_Lab03.syr"/>
      <outfile xil_pn:name="IDS_Lab03.xst"/>
      <outfile xil_pn:name="IDS_Lab03_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1475804896" xil_pn:in_ck="-3802769385121820035" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8119249341079440525" xil_pn:start_ts="1475804896">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1475804903" xil_pn:in_ck="-3283374492012443372" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="8300273676601332630" xil_pn:start_ts="1475804896">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="IDS_Lab03.bld"/>
      <outfile xil_pn:name="IDS_Lab03.ngd"/>
      <outfile xil_pn:name="IDS_Lab03_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1475804916" xil_pn:in_ck="-3583252719692594507" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1475804903">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="IDS_Lab03.pcf"/>
      <outfile xil_pn:name="IDS_Lab03_map.map"/>
      <outfile xil_pn:name="IDS_Lab03_map.mrp"/>
      <outfile xil_pn:name="IDS_Lab03_map.ncd"/>
      <outfile xil_pn:name="IDS_Lab03_map.ngm"/>
      <outfile xil_pn:name="IDS_Lab03_map.xrpt"/>
      <outfile xil_pn:name="IDS_Lab03_summary.xml"/>
      <outfile xil_pn:name="IDS_Lab03_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1475804932" xil_pn:in_ck="1052286803201236078" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1475804916">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="IDS_Lab03.ncd"/>
      <outfile xil_pn:name="IDS_Lab03.pad"/>
      <outfile xil_pn:name="IDS_Lab03.par"/>
      <outfile xil_pn:name="IDS_Lab03.ptwx"/>
      <outfile xil_pn:name="IDS_Lab03.unroutes"/>
      <outfile xil_pn:name="IDS_Lab03.xpi"/>
      <outfile xil_pn:name="IDS_Lab03_pad.csv"/>
      <outfile xil_pn:name="IDS_Lab03_pad.txt"/>
      <outfile xil_pn:name="IDS_Lab03_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1475804976" xil_pn:in_ck="-3802769385121827660" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1475804967">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="IDS_Lab03.ut"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="ids_lab03.bgn"/>
      <outfile xil_pn:name="ids_lab03.bit"/>
      <outfile xil_pn:name="ids_lab03.drc"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1475804932" xil_pn:in_ck="-892814813331747919" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1475804927">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="IDS_Lab03.twr"/>
      <outfile xil_pn:name="IDS_Lab03.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
