// Seed: 278825661
module module_0 (
    output uwire id_0
);
  wire id_2;
  wire id_3;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input wand id_0,
    output supply0 id_1,
    input tri1 id_2,
    input wor id_3,
    output tri0 id_4,
    output uwire id_5,
    input wor id_6,
    input wand id_7,
    output wor id_8,
    output supply0 id_9,
    output supply1 id_10,
    output wire id_11,
    input supply1 id_12,
    inout supply0 id_13,
    output tri1 id_14,
    input uwire id_15,
    input wire id_16,
    output wand id_17,
    input uwire id_18,
    output wor id_19,
    input supply1 id_20,
    input wor id_21,
    output wor id_22,
    input wire id_23,
    input tri id_24,
    input wor id_25
);
  assign id_11 = id_6;
  if (1'b0) begin : LABEL_0
    wire id_27;
  end
  module_0 modCall_1 (id_19);
endmodule
