Source Block: hdl/library/axi_dmac/axi_dmac_response_manager.v@246:261@HdlStmProcess
    transfer_id <= transfer_id + 1;
  end
end

// Count how many transfers we need to complete 
always @(posedge req_clk) begin
  if (req_resetn == 1'b0) begin
    to_complete_count <= 'h0;
  end else if (completion_req_valid & ~do_compl) begin
    to_complete_count <= to_complete_count + 1;
  end else if (~completion_req_valid & do_compl) begin
    to_complete_count <= to_complete_count - 1;
  end
end

endmodule

Diff Content:
- 254   end else if (completion_req_valid & ~do_compl) begin
- 256   end else if (~completion_req_valid & do_compl) begin
+ 254   end else if (completion_req & ~do_compl) begin
+ 256   end else if (~completion_req & do_compl) begin

Clone Blocks:
