 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mac_unit
Version: S-2021.06-SP1
Date   : Thu Nov 16 20:43:58 2023
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: in_b[2] (input port clocked by clk)
  Endpoint: mac_out[5] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mac_unit           5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 f
  in_b[2] (in)                            0.000      0.000 f
  U273/ZN (AND2_X2)                       0.045      0.045 f
  U550/ZN (AOI21_X2)                      0.083      0.128 r
  U572/ZN (XNOR2_X1)                      0.082      0.210 r
  U434/ZN (AND2_X1)                       0.057      0.267 r
  U575/ZN (INV_X1)                        0.033      0.300 f
  U490/ZN (NAND2_X1)                      0.033      0.333 r
  U489/ZN (NAND2_X1)                      0.025      0.358 f
  U416/ZN (OR2_X1)                        0.059      0.418 f
  U499/ZN (NAND2_X1)                      0.032      0.450 r
  U438/ZN (AND2_X1)                       0.041      0.491 r
  U436/ZN (NOR2_X1)                       0.026      0.518 f
  U652/ZN (OAI21_X1)                      0.038      0.556 r
  U538/ZN (AND2_X1)                       0.044      0.600 r
  U514/ZN (OAI211_X1)                     0.039      0.640 f
  U511/ZN (AND2_X1)                       0.041      0.681 f
  U302/ZN (NAND4_X1)                      0.037      0.718 r
  U301/ZN (NAND3_X2)                      0.063      0.780 f
  U466/Z (MUX2_X1)                        0.091      0.872 r
  U461/ZN (OR2_X1)                        0.039      0.911 r
  U471/ZN (OAI211_X1)                     0.051      0.962 f
  U802/ZN (INV_X1)                        0.061      1.023 r
  U833/Z (MUX2_X1)                        0.085      1.108 f
  U834/Z (MUX2_X1)                        0.074      1.182 f
  U836/ZN (OAI21_X1)                      0.056      1.238 r
  U857/ZN (AND2_X1)                       0.048      1.286 r
  U462/ZN (NAND3_X1)                      0.034      1.319 f
  U322/ZN (AND2_X1)                       0.048      1.367 f
  U955/ZN (OR2_X1)                        0.060      1.427 f
  U956/ZN (AND2_X1)                       0.039      1.466 f
  U958/ZN (XNOR2_X1)                      0.059      1.525 f
  U965/ZN (OAI22_X1)                      0.036      1.561 r
  mac_out[5] (out)                        0.002      1.563 r
  data arrival time                                  1.563

  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  output external delay                   0.000      0.000
  data required time                                 0.000
  -----------------------------------------------------------
  data required time                                 0.000
  data arrival time                                 -1.563
  -----------------------------------------------------------
  slack (VIOLATED)                                  -1.563


1
