int T_1 F_1 ( void )\r\n{\r\nint V_1 = 0 ;\r\nF_2 ( V_2 L_1 ,\r\n( F_3 ( & V_3 -> V_4 ) & V_5 ) ?\r\nL_2 : L_3 ) ;\r\nif ( F_3 ( & V_3 -> V_6 ) & V_7 ) {\r\nT_2 V_4 = F_3 ( & V_3 -> V_4 ) ;\r\nswitch ( ( unsigned long ) V_4 &\r\nV_8 ) {\r\ncase V_9 :\r\nV_1 = V_10 * 2 / 5 ; break;\r\ncase V_11 :\r\nV_1 = V_10 / 3 ; break;\r\ncase V_12 :\r\nV_1 = V_10 / 5 ; break;\r\ncase V_13 :\r\nV_1 = V_10 / 6 ; break;\r\n}\r\nF_2 ( L_4 ,\r\n( V_1 + 50000 ) / 1000000 ,\r\n( ( V_1 + 50000 ) / 100000 ) % 10 ) ;\r\n} else {\r\nF_2 ( L_5 ) ;\r\nV_1 = - 1 ;\r\n}\r\nF_2 ( L_6 ) ;\r\nreturn V_1 ;\r\n}\r\nint T_1 F_4 ( void )\r\n{\r\nint V_1 ;\r\nF_5 ( V_5 ) ;\r\nif ( F_3 ( & V_3 -> V_6 ) & V_7 ) {\r\nunsigned int V_14 = 0 ;\r\nT_2 V_4 = F_3 ( & V_3 -> V_4 ) ;\r\nV_14 = ( unsigned long ) V_4 &\r\nV_8 ;\r\nswitch ( V_14 ) {\r\ncase V_12 :\r\ncase V_9 :\r\nV_14 = V_9 ;\r\nV_1 = V_10 * 2 / 5 ;\r\nbreak;\r\ncase V_13 :\r\ncase V_11 :\r\ndefault:\r\nV_14 = V_11 ;\r\nV_1 = V_10 / 3 ;\r\n}\r\nF_6 ( V_8 ,\r\nV_14 ) ;\r\nF_2 ( V_15 L_7 ,\r\n( unsigned long ) F_3 ( & V_3 -> V_4 ) ) ;\r\n} else\r\nV_1 = - 1 ;\r\nreturn V_1 ;\r\n}\r\nvoid T_1 F_7 ( void )\r\n{\r\nif ( F_8 ( V_16 + V_17 ,\r\nV_18 ,\r\nV_19 , L_8 ,\r\n( void * ) V_20 ) )\r\nF_2 ( V_21 L_9 ) ;\r\n}
