# Simple-Pipeline
project of systemâ… , five stage pipeline CPU with fully mapped cache and simple CSRs
