// Seed: 4222116364
module module_0 #(
    parameter id_5 = 32'd55,
    parameter id_6 = 32'd72
);
  if (1'b0) begin : LABEL_0
    reg id_1;
    reg id_2;
    always begin : LABEL_0
      if (id_1)
        @(posedge 1'b0 or {1{id_1}} or id_1)
        @(posedge id_2 or posedge id_2) begin : LABEL_0
          @(*) id_2 = id_1 % id_2 & {id_1, 1, ~id_2, id_2} & 1;
          id_2 <= id_2;
        end
      id_2 <= id_1;
    end
    wire id_3;
    assign {1, 1} = 1;
    wire id_4;
    defparam id_5.id_6 = 1 * 1;
    integer id_7;
  end
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1
    , id_3
);
  assign id_3 = id_0;
  module_0 modCall_1 ();
  assign modCall_1.id_5 = 0;
endmodule
