// Seed: 2586974904
module module_0 #(
    parameter id_15 = 32'd79,
    parameter id_16 = 32'd90
) (
    input uwire id_0,
    input wor id_1,
    input wor id_2
    , id_14,
    output uwire id_3,
    input wor id_4,
    input tri0 id_5,
    input wor id_6,
    output wire id_7,
    input uwire id_8,
    input tri id_9,
    input wire id_10,
    output uwire id_11,
    output supply0 id_12
);
  defparam id_15.id_16 = 1;
endmodule
module module_1 (
    output supply0 id_0
    , id_21,
    input uwire id_1,
    input wor id_2,
    output wor id_3,
    output uwire id_4,
    output uwire id_5,
    output uwire id_6,
    output tri id_7,
    output tri id_8,
    input supply1 id_9,
    input wire id_10,
    output logic id_11,
    input wire id_12,
    input tri1 id_13,
    output supply1 id_14,
    input tri1 id_15,
    input logic id_16,
    output uwire id_17,
    output tri id_18,
    input wand id_19
);
  assign id_4 = id_2 - id_1;
  assign id_4 = 1;
  logic [7:0] id_22;
  logic [7:0] id_23;
  assign id_22 = id_22;
  initial begin
    `define pp_24 0
    #1
    if (id_22[1'b0]) begin
      if (1'h0 == ~1) begin
        id_6 = 1 && `pp_24;
      end
      if (1) id_11 <= id_16;
    end
  end
  assign id_23 = id_23[1];
  wire id_25;
  module_0(
      id_2, id_2, id_13, id_5, id_12, id_9, id_2, id_14, id_1, id_9, id_2, id_0, id_8
  );
endmodule
