<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/GISel/AArch64PostLegalizerCombiner.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li><li class="navelem"><a class="el" href="dir_93f1e631d3c6f8dc58629a6a479cd539.html">GISel</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">AArch64PostLegalizerCombiner.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="AArch64TargetMachine_8h_source.html">AArch64TargetMachine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CSEInfo_8h_source.html">llvm/CodeGen/GlobalISel/CSEInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Combiner_8h_source.html">llvm/CodeGen/GlobalISel/Combiner.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CombinerHelper_8h_source.html">llvm/CodeGen/GlobalISel/CombinerHelper.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CombinerInfo_8h_source.html">llvm/CodeGen/GlobalISel/CombinerInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GISelChangeObserver_8h_source.html">llvm/CodeGen/GlobalISel/GISelChangeObserver.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GISelKnownBits_8h_source.html">llvm/CodeGen/GlobalISel/GISelKnownBits.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GenericMachineInstrs_8h_source.html">llvm/CodeGen/GlobalISel/GenericMachineInstrs.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MIPatternMatch_8h_source.html">llvm/CodeGen/GlobalISel/MIPatternMatch.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineIRBuilder_8h_source.html">llvm/CodeGen/GlobalISel/MachineIRBuilder.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CodeGen_2GlobalISel_2Utils_8h_source.html">llvm/CodeGen/GlobalISel/Utils.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineDominators_8h_source.html">llvm/CodeGen/MachineDominators.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunctionPass_8h_source.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineRegisterInfo_8h_source.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetOpcodes_8h_source.html">llvm/CodeGen/TargetOpcodes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="TargetPassConfig_8h_source.html">llvm/CodeGen/TargetPassConfig.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="Debug_8h_source.html">llvm/Support/Debug.h</a>&quot;</code><br />
<code>#include &quot;AArch64GenPostLegalizeGICombiner.inc&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for AArch64PostLegalizerCombiner.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="AArch64PostLegalizerCombiner_8cpp__incl.png" border="0" usemap="#lib_2Target_2AArch64_2GISel_2AArch64PostLegalizerCombiner_8cpp" alt=""/></div>
</div>
</div>
<p><a href="AArch64PostLegalizerCombiner_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm"><td class="memItemLeft" align="right" valign="top"> &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">This is an optimization pass for GlobalISel generic memory operations. <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerCombiner_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;aarch64-postlegalizer-combiner&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06e1ca36a1a990a25ed96bfd10bf674d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerCombiner_8cpp.html#a06e1ca36a1a990a25ed96bfd10bf674d">AARCH64POSTLEGALIZERCOMBINERHELPER_GENCOMBINERHELPER_DEPS</a></td></tr>
<tr class="separator:a06e1ca36a1a990a25ed96bfd10bf674d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0db384897e089f8faefeaf87d3665df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerCombiner_8cpp.html#ad0db384897e089f8faefeaf87d3665df">AARCH64POSTLEGALIZERCOMBINERHELPER_GENCOMBINERHELPER_H</a></td></tr>
<tr class="separator:ad0db384897e089f8faefeaf87d3665df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac415dc81f2da37e99ff09dd06830f55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerCombiner_8cpp.html#aac415dc81f2da37e99ff09dd06830f55">AARCH64POSTLEGALIZERCOMBINERHELPER_GENCOMBINERHELPER_CPP</a></td></tr>
<tr class="separator:aac415dc81f2da37e99ff09dd06830f55"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a0219ddc53b4066bf5551a246a8500eb4"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerCombiner_8cpp.html#a0219ddc53b4066bf5551a246a8500eb4">matchExtractVecEltPairwiseAdd</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, std::tuple&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="classllvm_1_1LLT.html">LLT</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &gt; &amp;MatchInfo)</td></tr>
<tr class="memdesc:a0219ddc53b4066bf5551a246a8500eb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">This combine tries do what performExtractVectorEltCombine does in SDAG.  <a href="AArch64PostLegalizerCombiner_8cpp.html#a0219ddc53b4066bf5551a246a8500eb4">More...</a><br /></td></tr>
<tr class="separator:a0219ddc53b4066bf5551a246a8500eb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa940fad1bce0b1f214c6b0f8e1102362"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerCombiner_8cpp.html#aa940fad1bce0b1f214c6b0f8e1102362">applyExtractVecEltPairwiseAdd</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>, std::tuple&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="classllvm_1_1LLT.html">LLT</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &gt; &amp;MatchInfo)</td></tr>
<tr class="separator:aa940fad1bce0b1f214c6b0f8e1102362"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad990f7261db40d2c76863120cbf705e6"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerCombiner_8cpp.html#ad990f7261db40d2c76863120cbf705e6">isSignExtended</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> R, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>)</td></tr>
<tr class="separator:ad990f7261db40d2c76863120cbf705e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f6185a99283822e2dc17df2dd069931"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerCombiner_8cpp.html#a4f6185a99283822e2dc17df2dd069931">isZeroExtended</a> (<a class="el" href="classllvm_1_1Register.html">Register</a> R, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>)</td></tr>
<tr class="separator:a4f6185a99283822e2dc17df2dd069931"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8899ff2f33d212d5ac7ba7fb1e95084"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerCombiner_8cpp.html#ad8899ff2f33d212d5ac7ba7fb1e95084">matchAArch64MulConstCombine</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="RegionPrinter_8cpp.html#aa37fbbce2360106772fd97ed06455d55">std::function</a>&lt; void(<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> DstReg)&gt; &amp;ApplyFn)</td></tr>
<tr class="separator:ad8899ff2f33d212d5ac7ba7fb1e95084"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5dcdae82d12f2e4b0df6ac58e7c6c04"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerCombiner_8cpp.html#aa5dcdae82d12f2e4b0df6ac58e7c6c04">applyAArch64MulConstCombine</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>, <a class="el" href="RegionPrinter_8cpp.html#aa37fbbce2360106772fd97ed06455d55">std::function</a>&lt; void(<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> DstReg)&gt; &amp;ApplyFn)</td></tr>
<tr class="separator:aa5dcdae82d12f2e4b0df6ac58e7c6c04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4987d325f22bc2ad11eab87d4f015c48"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerCombiner_8cpp.html#a4987d325f22bc2ad11eab87d4f015c48">matchFoldMergeToZext</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>)</td></tr>
<tr class="memdesc:a4987d325f22bc2ad11eab87d4f015c48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Try to fold a G_MERGE_VALUES of 2 s32 sources, where the second source is a zero, into a G_ZEXT of the first.  <a href="AArch64PostLegalizerCombiner_8cpp.html#a4987d325f22bc2ad11eab87d4f015c48">More...</a><br /></td></tr>
<tr class="separator:a4987d325f22bc2ad11eab87d4f015c48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a135a7cbad14ad3f10f9928f2ea0b9725"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerCombiner_8cpp.html#a135a7cbad14ad3f10f9928f2ea0b9725">applyFoldMergeToZext</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>, <a class="el" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;Observer)</td></tr>
<tr class="separator:a135a7cbad14ad3f10f9928f2ea0b9725"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc74edcc461cdf14954131ba35727a2e"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerCombiner_8cpp.html#afc74edcc461cdf14954131ba35727a2e">matchMutateAnyExtToZExt</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>)</td></tr>
<tr class="separator:afc74edcc461cdf14954131ba35727a2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee8204cb3a4d9c0eefee82c4dc76f1df"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerCombiner_8cpp.html#aee8204cb3a4d9c0eefee82c4dc76f1df">applyMutateAnyExtToZExt</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>, <a class="el" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;Observer)</td></tr>
<tr class="separator:aee8204cb3a4d9c0eefee82c4dc76f1df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aabd616206e29737f86300f5aa549baa8"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerCombiner_8cpp.html#aabd616206e29737f86300f5aa549baa8">matchSplitStoreZero128</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>)</td></tr>
<tr class="memdesc:aabd616206e29737f86300f5aa549baa8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Match a 128b store of zero and split it into two 64 bit stores, for size/performance reasons.  <a href="AArch64PostLegalizerCombiner_8cpp.html#aabd616206e29737f86300f5aa549baa8">More...</a><br /></td></tr>
<tr class="separator:aabd616206e29737f86300f5aa549baa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a656496d6c8b054439af74788c0b4a6a9"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerCombiner_8cpp.html#a656496d6c8b054439af74788c0b4a6a9">applySplitStoreZero128</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a>, <a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>, <a class="el" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;Observer)</td></tr>
<tr class="separator:a656496d6c8b054439af74788c0b4a6a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11bfb0068d20bffc5709fe773ae2c3de"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerCombiner_8cpp.html#a11bfb0068d20bffc5709fe773ae2c3de">INITIALIZE_PASS_BEGIN</a> (AArch64PostLegalizerCombiner, <a class="el" href="InjectTLIMappings_8cpp.html#a030569d5a541b6110f2ae1b6a3413a58">DEBUG_TYPE</a>, &quot;Combine AArch64 MachineInstrs after <a class="el" href="MipsPreLegalizerCombiner_8cpp.html#a1a6e7ddc214c43b6ba1d9bfa2e2f3476">legalization</a>&quot;, false, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>) <a class="el" href="LoadStoreVectorizer_8cpp.html#a45a3f96bc41116cda91360fda4b2e42a">INITIALIZE_PASS_END</a>(AArch64PostLegalizerCombiner</td></tr>
<tr class="separator:a11bfb0068d20bffc5709fe773ae2c3de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ab63e0cce91a72a2d20d8d93e96deb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1FunctionPass.html">FunctionPass</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html#a9ab63e0cce91a72a2d20d8d93e96deb1">llvm::createAArch64PostLegalizerCombiner</a> (bool IsOptNone)</td></tr>
<tr class="separator:a9ab63e0cce91a72a2d20d8d93e96deb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a030569d5a541b6110f2ae1b6a3413a58"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerCombiner_8cpp.html#a030569d5a541b6110f2ae1b6a3413a58">DEBUG_TYPE</a></td></tr>
<tr class="separator:a030569d5a541b6110f2ae1b6a3413a58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebffbe89ebe1d305e92e61ce6653b5ff"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2README_8txt.html#a0805f256f4e5964c2e9e9874891a38be">Combine</a> AArch64 MachineInstrs after&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerCombiner_8cpp.html#aebffbe89ebe1d305e92e61ce6653b5ff">legalization</a></td></tr>
<tr class="separator:aebffbe89ebe1d305e92e61ce6653b5ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17664fc14d80dd38010507b93a9d5b9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2README_8txt.html#a0805f256f4e5964c2e9e9874891a38be">Combine</a> AArch64 MachineInstrs after&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="AArch64PostLegalizerCombiner_8cpp.html#a17664fc14d80dd38010507b93a9d5b9f">false</a></td></tr>
<tr class="separator:a17664fc14d80dd38010507b93a9d5b9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Post-legalization combines on generic MachineInstrs.</p>
<p>The combines here must preserve instruction legality.</p>
<p>Lowering combines (e.g. pseudo matching) should be handled by AArch64PostLegalizerLowering.</p>
<p>Combines which don't rely on instruction legality should go in the AArch64PreLegalizerCombiner. </p>

<p class="definition">Definition in file <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html">AArch64PostLegalizerCombiner.cpp</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="aac415dc81f2da37e99ff09dd06830f55"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac415dc81f2da37e99ff09dd06830f55">&#9670;&nbsp;</a></span>AARCH64POSTLEGALIZERCOMBINERHELPER_GENCOMBINERHELPER_CPP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AARCH64POSTLEGALIZERCOMBINERHELPER_GENCOMBINERHELPER_CPP</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00372">372</a> of file <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html">AArch64PostLegalizerCombiner.cpp</a>.</p>

</div>
</div>
<a id="a06e1ca36a1a990a25ed96bfd10bf674d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06e1ca36a1a990a25ed96bfd10bf674d">&#9670;&nbsp;</a></span>AARCH64POSTLEGALIZERCOMBINERHELPER_GENCOMBINERHELPER_DEPS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AARCH64POSTLEGALIZERCOMBINERHELPER_GENCOMBINERHELPER_DEPS</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00332">332</a> of file <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html">AArch64PostLegalizerCombiner.cpp</a>.</p>

</div>
</div>
<a id="ad0db384897e089f8faefeaf87d3665df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0db384897e089f8faefeaf87d3665df">&#9670;&nbsp;</a></span>AARCH64POSTLEGALIZERCOMBINERHELPER_GENCOMBINERHELPER_H</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define AARCH64POSTLEGALIZERCOMBINERHELPER_GENCOMBINERHELPER_H</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00337">337</a> of file <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html">AArch64PostLegalizerCombiner.cpp</a>.</p>

</div>
</div>
<a id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;aarch64-postlegalizer-combiner&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00040">40</a> of file <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html">AArch64PostLegalizerCombiner.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="aa5dcdae82d12f2e4b0df6ac58e7c6c04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa5dcdae82d12f2e4b0df6ac58e7c6c04">&#9670;&nbsp;</a></span>applyAArch64MulConstCombine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool applyAArch64MulConstCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="RegionPrinter_8cpp.html#aa37fbbce2360106772fd97ed06455d55">std::function</a>&lt; void(<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> DstReg)&gt; &amp;&#160;</td>
          <td class="paramname"><em>ApplyFn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00237">237</a> of file <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html">AArch64PostLegalizerCombiner.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="aa940fad1bce0b1f214c6b0f8e1102362"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa940fad1bce0b1f214c6b0f8e1102362">&#9670;&nbsp;</a></span>applyExtractVecEltPairwiseAdd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool applyExtractVecEltPairwiseAdd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::tuple&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="classllvm_1_1LLT.html">LLT</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>MatchInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00096">96</a> of file <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html">AArch64PostLegalizerCombiner.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00521">getReg()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

</div>
</div>
<a id="a135a7cbad14ad3f10f9928f2ea0b9725"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a135a7cbad14ad3f10f9928f2ea0b9725">&#9670;&nbsp;</a></span>applyFoldMergeToZext()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void applyFoldMergeToZext </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;&#160;</td>
          <td class="paramname"><em>Observer</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00256">256</a> of file <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html">AArch64PostLegalizerCombiner.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="classllvm_1_1GISelChangeObserver.html#a45a05a932f80f51023592ff5131d56a5">llvm::GISelChangeObserver::changedInstr()</a>, <a class="el" href="classllvm_1_1GISelChangeObserver.html#a1f637715070a99aa4140444e12697f9a">llvm::GISelChangeObserver::changingInstr()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="aee8204cb3a4d9c0eefee82c4dc76f1df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee8204cb3a4d9c0eefee82c4dc76f1df">&#9670;&nbsp;</a></span>applyMutateAnyExtToZExt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void applyMutateAnyExtToZExt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;&#160;</td>
          <td class="paramname"><em>Observer</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00286">286</a> of file <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html">AArch64PostLegalizerCombiner.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="classllvm_1_1GISelChangeObserver.html#a45a05a932f80f51023592ff5131d56a5">llvm::GISelChangeObserver::changedInstr()</a>, <a class="el" href="classllvm_1_1GISelChangeObserver.html#a1f637715070a99aa4140444e12697f9a">llvm::GISelChangeObserver::changingInstr()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="a656496d6c8b054439af74788c0b4a6a9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a656496d6c8b054439af74788c0b4a6a9">&#9670;&nbsp;</a></span>applySplitStoreZero128()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void applySplitStoreZero128 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>B</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1GISelChangeObserver.html">GISelChangeObserver</a> &amp;&#160;</td>
          <td class="paramname"><em>Observer</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00312">312</a> of file <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html">AArch64PostLegalizerCombiner.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00759">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00129">llvm::LLT::isVector()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, and <a class="el" href="SparcInstrInfo_8h_source.html#l00033">llvm::SPII::Store</a>.</p>

</div>
</div>
<a id="a11bfb0068d20bffc5709fe773ae2c3de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11bfb0068d20bffc5709fe773ae2c3de">&#9670;&nbsp;</a></span>INITIALIZE_PASS_BEGIN()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INITIALIZE_PASS_BEGIN </td>
          <td>(</td>
          <td class="paramtype">AArch64PostLegalizerCombiner&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="InjectTLIMappings_8cpp.html#a030569d5a541b6110f2ae1b6a3413a58">DEBUG_TYPE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&quot;Combine AArch64 MachineInstrs after <a class="el" href="MipsPreLegalizerCombiner_8cpp.html#a1a6e7ddc214c43b6ba1d9bfa2e2f3476">legalization</a>&quot;&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ad990f7261db40d2c76863120cbf705e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad990f7261db40d2c76863120cbf705e6">&#9670;&nbsp;</a></span>isSignExtended()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isSignExtended </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>R</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00113">113</a> of file <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html">AArch64PostLegalizerCombiner.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8h_source.html#l00516">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00398">llvm::MachineRegisterInfo::getVRegDef()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00124">matchAArch64MulConstCombine()</a>.</p>

</div>
</div>
<a id="a4f6185a99283822e2dc17df2dd069931"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f6185a99283822e2dc17df2dd069931">&#9670;&nbsp;</a></span>isZeroExtended()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isZeroExtended </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>R</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00119">119</a> of file <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html">AArch64PostLegalizerCombiner.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8h_source.html#l00516">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00398">llvm::MachineRegisterInfo::getVRegDef()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00124">matchAArch64MulConstCombine()</a>.</p>

</div>
</div>
<a id="ad8899ff2f33d212d5ac7ba7fb1e95084"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8899ff2f33d212d5ac7ba7fb1e95084">&#9670;&nbsp;</a></span>matchAArch64MulConstCombine()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool matchAArch64MulConstCombine </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="RegionPrinter_8cpp.html#aa37fbbce2360106772fd97ed06455d55">std::function</a>&lt; void(<a class="el" href="classllvm_1_1MachineIRBuilder.html">MachineIRBuilder</a> &amp;<a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> DstReg)&gt; &amp;&#160;</td>
          <td class="paramname"><em>ApplyFn</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00124">124</a> of file <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html">AArch64PostLegalizerCombiner.cpp</a>.</p>

<p class="reference">References <a class="el" href="APInt_8h_source.html#l00815">llvm::APInt::ashr()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="APInt_8h_source.html#l01591">llvm::APInt::countTrailingZeros()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00409">llvm::getIConstantVRegValWithLookThrough()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00159">llvm::LLT::getSizeInBits()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00759">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00417">llvm::MachineRegisterInfo::hasOneNonDBGUse()</a>, <a class="el" href="APInt_8h_source.html#l00317">llvm::APInt::isNonNegative()</a>, <a class="el" href="APInt_8h_source.html#l00432">llvm::APInt::isPowerOf2()</a>, <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00113">isSignExtended()</a>, <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00119">isZeroExtended()</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00075">LHS</a>, <a class="el" href="APInt_8h_source.html#l01700">llvm::APInt::logBase2()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="X86PartialReduction_8cpp_source.html#l00076">RHS</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>, <a class="el" href="lib_2Target_2README_8txt_source.html#l00468">Shift</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00499">llvm::MachineRegisterInfo::use_instr_begin()</a>, and <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00107">UseMI</a>.</p>

</div>
</div>
<a id="a0219ddc53b4066bf5551a246a8500eb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0219ddc53b4066bf5551a246a8500eb4">&#9670;&nbsp;</a></span>matchExtractVecEltPairwiseAdd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool matchExtractVecEltPairwiseAdd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::tuple&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>, <a class="el" href="classllvm_1_1LLT.html">LLT</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>MatchInfo</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>This combine tries do what performExtractVectorEltCombine does in SDAG. </p>
<p>Rewrite for pairwise fadd pattern (s32 (g_extract_vector_elt (g_fadd (vXs32 Other) (g_vector_shuffle (vXs32 Other) undef &lt;1,X,...&gt; )) 0)) -&gt; (s32 (g_fadd (g_extract_vector_elt (vXs32 Other) 0) (g_extract_vector_elt (vXs32 Other) 1)) </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00053">53</a> of file <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html">AArch64PostLegalizerCombiner.cpp</a>.</p>

<p class="reference">References <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00409">llvm::getIConstantVRegValWithLookThrough()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l00475">llvm::getOpcodeDef()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00159">llvm::LLT::getSizeInBits()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00759">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00398">llvm::MachineRegisterInfo::getVRegDef()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ELFYAML_8cpp_source.html#l01260">Other</a>, and <a class="el" href="namespacellvm.html#a766456df1dd21e804cd4596304e10764ae8b4b40ec3622e371789b790caabc083">llvm::Shuffle</a>.</p>

</div>
</div>
<a id="a4987d325f22bc2ad11eab87d4f015c48"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4987d325f22bc2ad11eab87d4f015c48">&#9670;&nbsp;</a></span>matchFoldMergeToZext()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">bool matchFoldMergeToZext </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Try to fold a G_MERGE_VALUES of 2 s32 sources, where the second source is a zero, into a G_ZEXT of the first. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00248">248</a> of file <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html">AArch64PostLegalizerCombiner.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineRegisterInfo_8h_source.html#l00759">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00195">llvm::MIPatternMatch::m_SpecificICst()</a>, <a class="el" href="R600ClauseMergePass_8cpp_source.html#l00070">Merge</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00025">llvm::MIPatternMatch::mi_match()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="LowLevelTypeImpl_8h_source.html#l00042">llvm::LLT::scalar()</a>.</p>

</div>
</div>
<a id="afc74edcc461cdf14954131ba35727a2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc74edcc461cdf14954131ba35727a2e">&#9670;&nbsp;</a></span>matchMutateAnyExtToZExt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool matchMutateAnyExtToZExt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<dl class="section return"><dt>Returns</dt><dd>True if a G_ANYEXT instruction <code>MI</code> should be mutated to a G_ZEXT instruction. </dd></dl>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00269">269</a> of file <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html">AArch64PostLegalizerCombiner.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00759">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00123">llvm::LLT::isScalar()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00314">llvm::MIPatternMatch::m_any_of()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00680">llvm::MIPatternMatch::m_GFCmp()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00674">llvm::MIPatternMatch::m_GICmp()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00372">llvm::MIPatternMatch::m_Pred()</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00270">llvm::MIPatternMatch::m_Reg()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="MIPatternMatch_8h_source.html#l00025">llvm::MIPatternMatch::mi_match()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

</div>
</div>
<a id="aabd616206e29737f86300f5aa549baa8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aabd616206e29737f86300f5aa549baa8">&#9670;&nbsp;</a></span>matchSplitStoreZero128()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool matchSplitStoreZero128 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Match a 128b store of zero and split it into two 64 bit stores, for size/performance reasons. </p>

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00296">296</a> of file <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html">AArch64PostLegalizerCombiner.cpp</a>.</p>

<p class="reference">References <a class="el" href="LowLevelTypeImpl_8h_source.html#l00159">llvm::LLT::getSizeInBits()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00759">llvm::MachineRegisterInfo::getType()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00398">llvm::MachineRegisterInfo::getVRegDef()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00417">llvm::MachineRegisterInfo::hasOneNonDBGUse()</a>, <a class="el" href="CodeGen_2GlobalISel_2Utils_8cpp_source.html#l01212">llvm::isConstantOrConstantSplatVector()</a>, <a class="el" href="LowLevelTypeImpl_8h_source.html#l00129">llvm::LLT::isVector()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="SparcInstrInfo_8h_source.html#l00033">llvm::SPII::Store</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a030569d5a541b6110f2ae1b6a3413a58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a030569d5a541b6110f2ae1b6a3413a58">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">DEBUG_TYPE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00443">443</a> of file <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html">AArch64PostLegalizerCombiner.cpp</a>.</p>

</div>
</div>
<a id="a17664fc14d80dd38010507b93a9d5b9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a17664fc14d80dd38010507b93a9d5b9f">&#9670;&nbsp;</a></span>false</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lib_2Target_2README_8txt.html#a0805f256f4e5964c2e9e9874891a38be">Combine</a> AArch64 MachineInstrs after false</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00444">444</a> of file <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html">AArch64PostLegalizerCombiner.cpp</a>.</p>

</div>
</div>
<a id="aebffbe89ebe1d305e92e61ce6653b5ff"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aebffbe89ebe1d305e92e61ce6653b5ff">&#9670;&nbsp;</a></span>legalization</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lib_2Target_2README_8txt.html#a0805f256f4e5964c2e9e9874891a38be">Combine</a> AArch64 MachineInstrs after legalization</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html#l00444">444</a> of file <a class="el" href="AArch64PostLegalizerCombiner_8cpp_source.html">AArch64PostLegalizerCombiner.cpp</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:40:53 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
