[options]
isa rv64i

[depth]
insn            15
reg        5    15
pc_fwd     5    15
pc_bwd     5    15
causal     5    15
ill             15

[defines]
`define RISCV_FORMAL
`define RISCV_FORMAL_NRET 1
`define RISCV_FORMAL_XLEN 64
`define RISCV_FORMAL_ILEN 32
`define RISCV_FORMAL_ALIGNED_MEM

[verilog-files]
@basedir@/cores/@core@/core.v
@basedir@/cores/@core@/rvfi_wrapper.sv
