#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Jun 15 15:31:08 2022
# Process ID: 100
# Current directory: C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.runs/synth_1
# Command line: vivado.exe -log lab2_top_level_module.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab2_top_level_module.tcl
# Log file: C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.runs/synth_1/lab2_top_level_module.vds
# Journal file: C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source lab2_top_level_module.tcl -notrace
Command: synth_design -top lab2_top_level_module -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4152 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 723.566 ; gain = 177.242
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab2_top_level_module' [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/new/lab2_top_level_module.vhd:20]
	Parameter cnt_width bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'counter_3bits' declared at 'C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/new/counter_3Bits.vhd:6' bound to instance 'COMP_N1_counter3bits' of component 'counter_3bits' [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/new/lab2_top_level_module.vhd:160]
INFO: [Synth 8-638] synthesizing module 'counter_3bits' [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/new/counter_3Bits.vhd:20]
	Parameter cnt_width bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_3bits' (1#1) [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/new/counter_3Bits.vhd:20]
	Parameter rst_width bound to: 2 - type: integer 
	Parameter rst_active_value bound to: 1'b1 
INFO: [Synth 8-3491] module 'rst_async_ass_synch_deass_v2' declared at 'C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/new/PowerOnReset.vhd:6' bound to instance 'COMP_N2_PowerOnRst' of component 'rst_async_ass_synch_deass_v2' [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/new/lab2_top_level_module.vhd:171]
INFO: [Synth 8-638] synthesizing module 'rst_async_ass_synch_deass_v2' [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/new/PowerOnReset.vhd:20]
	Parameter rst_width bound to: 2 - type: integer 
	Parameter rst_active_value bound to: 1'b1 
WARNING: [Synth 8-614] signal 'sys_rst_i' is read in the process but is not in the sensitivity list [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/new/PowerOnReset.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'rst_async_ass_synch_deass_v2' (2#1) [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/new/PowerOnReset.vhd:20]
INFO: [Synth 8-3491] module 'lab2_FSM' declared at 'C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/new/lab2_FSM.vhd:5' bound to instance 'COMP_N3_FSM' of component 'lab2_FSM' [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/new/lab2_top_level_module.vhd:178]
INFO: [Synth 8-638] synthesizing module 'lab2_FSM' [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/new/lab2_FSM.vhd:20]
INFO: [Synth 8-226] default block is never used [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/new/lab2_FSM.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'lab2_FSM' (3#1) [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/new/lab2_FSM.vhd:20]
	Parameter bus_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'lad2_bloque_sumador' declared at 'C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/new/lad2_bloque_sumador.vhd:8' bound to instance 'COMP_N4_bloque_sumador' of component 'lad2_bloque_sumador' [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/new/lab2_top_level_module.vhd:191]
INFO: [Synth 8-638] synthesizing module 'lad2_bloque_sumador' [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/new/lad2_bloque_sumador.vhd:24]
	Parameter bus_width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lad2_bloque_sumador' (4#1) [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/new/lad2_bloque_sumador.vhd:24]
INFO: [Synth 8-3491] module 'lab2_ROM_inf' declared at 'C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/new/lab2_ROM_inf.vhd:6' bound to instance 'COMP_N5_ROM_A' of component 'lab2_ROM_inf' [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/new/lab2_top_level_module.vhd:200]
INFO: [Synth 8-638] synthesizing module 'lab2_ROM_inf' [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/new/lab2_ROM_inf.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'lab2_ROM_inf' (5#1) [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/new/lab2_ROM_inf.vhd:13]
INFO: [Synth 8-3491] module 'lab2_ROM_inf' declared at 'C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/new/lab2_ROM_inf.vhd:6' bound to instance 'COMP_N6_ROM_C' of component 'lab2_ROM_inf' [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/new/lab2_top_level_module.vhd:205]
INFO: [Synth 8-3491] module 'lab2_ROM_inf' declared at 'C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/new/lab2_ROM_inf.vhd:6' bound to instance 'COMP_N7_ROM_D' of component 'lab2_ROM_inf' [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/new/lab2_top_level_module.vhd:211]
INFO: [Synth 8-3491] module 'lab2_ROM_gen' declared at 'C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/lab2_ROM_generated.srcs/sources_1/new/lab2_ROM_gen.vhd:4' bound to instance 'COMP_N8_ROM_B' of component 'lab2_ROM_gen' [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/new/lab2_top_level_module.vhd:218]
INFO: [Synth 8-638] synthesizing module 'lab2_ROM_gen' [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/lab2_ROM_generated.srcs/sources_1/new/lab2_ROM_gen.vhd:12]
INFO: [Synth 8-3491] module 'blk_memB_gen_0' declared at 'C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.runs/synth_1/.Xil/Vivado-100-DESKTOP-TV2T1SG/realtime/blk_memB_gen_0_stub.vhdl:5' bound to instance 'your_instance_name' of component 'blk_memB_gen_0' [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/lab2_ROM_generated.srcs/sources_1/new/lab2_ROM_gen.vhd:25]
INFO: [Synth 8-638] synthesizing module 'blk_memB_gen_0' [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.runs/synth_1/.Xil/Vivado-100-DESKTOP-TV2T1SG/realtime/blk_memB_gen_0_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'lab2_ROM_gen' (6#1) [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/lab2_ROM_generated.srcs/sources_1/new/lab2_ROM_gen.vhd:12]
INFO: [Synth 8-3491] module 'lab2_dual_port_ram_gen' declared at 'C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/new/lab2_dual_port_ram_gen.vhd:4' bound to instance 'COMP_N9_DUAL_PORT_RAM' of component 'lab2_dual_port_ram_gen' [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/new/lab2_top_level_module.vhd:224]
INFO: [Synth 8-638] synthesizing module 'lab2_dual_port_ram_gen' [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/new/lab2_dual_port_ram_gen.vhd:19]
INFO: [Synth 8-3491] module 'blk_mem_gen_0' declared at 'C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.runs/synth_1/.Xil/Vivado-100-DESKTOP-TV2T1SG/realtime/blk_mem_gen_0_stub.vhdl:5' bound to instance 'your_instance_name' of component 'blk_mem_gen_0' [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/new/lab2_dual_port_ram_gen.vhd:40]
INFO: [Synth 8-638] synthesizing module 'blk_mem_gen_0' [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.runs/synth_1/.Xil/Vivado-100-DESKTOP-TV2T1SG/realtime/blk_mem_gen_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'lab2_dual_port_ram_gen' (7#1) [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/new/lab2_dual_port_ram_gen.vhd:19]
	Parameter bus_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'lab2_comparador_salida' declared at 'C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/sources_1/new/lab2_comparador_salida.vhd:5' bound to instance 'COMP_N10_COMP_SALIDA' of component 'lab2_comparador_salida' [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/new/lab2_top_level_module.vhd:238]
INFO: [Synth 8-638] synthesizing module 'lab2_comparador_salida' [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/sources_1/new/lab2_comparador_salida.vhd:17]
	Parameter bus_width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'divisor_frecuencia' declared at 'C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/sources_1/imports/sources_1/new/divisor_frecuencia.vhd:7' bound to instance 'componente_divisor_frecuencia' of component 'divisor_frecuencia' [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/sources_1/new/lab2_comparador_salida.vhd:34]
INFO: [Synth 8-638] synthesizing module 'divisor_frecuencia' [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/sources_1/imports/sources_1/new/divisor_frecuencia.vhd:19]
	Parameter cnt_width bound to: 29 - type: integer 
INFO: [Synth 8-3491] module 'counter_Nbits' declared at 'C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/counter_Nbits.vhd:6' bound to instance 'counter1' of component 'counter_Nbits' [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/sources_1/imports/sources_1/new/divisor_frecuencia.vhd:69]
INFO: [Synth 8-638] synthesizing module 'counter_Nbits' [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/counter_Nbits.vhd:20]
	Parameter cnt_width bound to: 29 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter_Nbits' (8#1) [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/counter_Nbits.vhd:20]
INFO: [Synth 8-3491] module 'rst_async_ass_synch_deass' declared at 'C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/sources_1/imports/lab1/lab1_parteC/lab1_parteC.srcs/sources_1/new/PowerOnReset.vhd:3' bound to instance 'rst_async_ass_synch_deass1' of component 'rst_async_ass_synch_deass' [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/sources_1/imports/sources_1/new/divisor_frecuencia.vhd:80]
INFO: [Synth 8-638] synthesizing module 'rst_async_ass_synch_deass' [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/sources_1/imports/lab1/lab1_parteC/lab1_parteC.srcs/sources_1/new/PowerOnReset.vhd:15]
	Parameter rst_width bound to: 2 - type: integer 
	Parameter rst_active_value bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'rst_async_ass_synch_deass' (9#1) [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/sources_1/imports/lab1/lab1_parteC/lab1_parteC.srcs/sources_1/new/PowerOnReset.vhd:15]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/sources_1/imports/lab1/lab1_parteA/lab1_parteA.srcs/sources_1/imports/new/synchronizer.vhd:4' bound to instance 'synchronizer1' of component 'synchronizer' [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/sources_1/imports/sources_1/new/divisor_frecuencia.vhd:86]
INFO: [Synth 8-638] synthesizing module 'synchronizer' [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/sources_1/imports/lab1/lab1_parteA/lab1_parteA.srcs/sources_1/imports/new/synchronizer.vhd:11]
INFO: [Synth 8-3491] module 'FF_D' declared at 'C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/sources_1/imports/lab1/lab1_parteA/lab1_parteA.srcs/sources_1/imports/new/FF_D.vhd:34' bound to instance 'FF_D1' of component 'FF_D' [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/sources_1/imports/lab1/lab1_parteA/lab1_parteA.srcs/sources_1/imports/new/synchronizer.vhd:24]
INFO: [Synth 8-638] synthesizing module 'FF_D' [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/sources_1/imports/lab1/lab1_parteA/lab1_parteA.srcs/sources_1/imports/new/FF_D.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'FF_D' (10#1) [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/sources_1/imports/lab1/lab1_parteA/lab1_parteA.srcs/sources_1/imports/new/FF_D.vhd:41]
INFO: [Synth 8-3491] module 'FF_D' declared at 'C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/sources_1/imports/lab1/lab1_parteA/lab1_parteA.srcs/sources_1/imports/new/FF_D.vhd:34' bound to instance 'FF_D2' of component 'FF_D' [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/sources_1/imports/lab1/lab1_parteA/lab1_parteA.srcs/sources_1/imports/new/synchronizer.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'synchronizer' (11#1) [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/sources_1/imports/lab1/lab1_parteA/lab1_parteA.srcs/sources_1/imports/new/synchronizer.vhd:11]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/sources_1/imports/lab1/lab1_parteA/lab1_parteA.srcs/sources_1/imports/new/synchronizer.vhd:4' bound to instance 'synchronizer2' of component 'synchronizer' [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/sources_1/imports/sources_1/new/divisor_frecuencia.vhd:93]
INFO: [Synth 8-3491] module 'synchronizer' declared at 'C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/sources_1/imports/lab1/lab1_parteA/lab1_parteA.srcs/sources_1/imports/new/synchronizer.vhd:4' bound to instance 'synchronizer3' of component 'synchronizer' [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/sources_1/imports/sources_1/new/divisor_frecuencia.vhd:100]
INFO: [Synth 8-256] done synthesizing module 'divisor_frecuencia' (12#1) [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/sources_1/imports/sources_1/new/divisor_frecuencia.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'lab2_comparador_salida' (13#1) [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/sources_1/new/lab2_comparador_salida.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'lab2_top_level_module' (14#1) [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/new/lab2_top_level_module.vhd:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 789.582 ; gain = 243.258
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 789.582 ; gain = 243.258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 789.582 ; gain = 243.258
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/ip/blk_memB_gen_0/blk_memB_gen_0/blk_memB_gen_0_in_context.xdc] for cell 'COMP_N8_ROM_B/your_instance_name'
Finished Parsing XDC File [c:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/ip/blk_memB_gen_0/blk_memB_gen_0/blk_memB_gen_0_in_context.xdc] for cell 'COMP_N8_ROM_B/your_instance_name'
Parsing XDC File [c:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'COMP_N9_DUAL_PORT_RAM/your_instance_name'
Finished Parsing XDC File [c:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0/blk_mem_gen_0_in_context.xdc] for cell 'COMP_N9_DUAL_PORT_RAM/your_instance_name'
Parsing XDC File [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 896.473 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 896.473 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 896.473 ; gain = 350.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 896.473 ; gain = 350.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for COMP_N8_ROM_B/your_instance_name. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for COMP_N9_DUAL_PORT_RAM/your_instance_name. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 896.473 ; gain = 350.148
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'lab2_FSM'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/sources_1/imports/sources_1/imports/new/counter_Nbits.vhd:38]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                         00000001 |                              000
                      s1 |                         00000010 |                              001
                      s2 |                         00000100 |                              010
                      s3 |                         00001000 |                              011
                      s4 |                         00010000 |                              100
                      s5 |                         00100000 |                              101
                      s6 |                         01000000 |                              110
                      s7 |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'lab2_FSM'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 896.473 ; gain = 350.148
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'COMP_N5_ROM_A' (lab2_ROM_inf) to 'COMP_N6_ROM_C'
INFO: [Synth 8-223] decloning instance 'COMP_N5_ROM_A' (lab2_ROM_inf) to 'COMP_N7_ROM_D'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     29 Bit        Muxes := 1     
	   4 Input     29 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counter_3bits 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module rst_async_ass_synch_deass_v2 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module lab2_FSM 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   8 Input      1 Bit        Muxes := 3     
Module lad2_bloque_sumador 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 5     
Module lab2_ROM_inf 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   8 Input      4 Bit        Muxes := 1     
Module counter_Nbits 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module rst_async_ass_synch_deass 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module FF_D 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module divisor_frecuencia 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     29 Bit        Muxes := 1     
	   4 Input     29 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'COMP_N10_COMP_SALIDA/componente_divisor_frecuencia/synchronizer2/FF_D1/q_reg' into 'COMP_N10_COMP_SALIDA/componente_divisor_frecuencia/synchronizer1/FF_D1/q_reg' [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/sources_1/imports/lab1/lab1_parteA/lab1_parteA.srcs/sources_1/imports/new/FF_D.vhd:48]
INFO: [Synth 8-4471] merging register 'COMP_N10_COMP_SALIDA/componente_divisor_frecuencia/synchronizer2/FF_D2/q_reg' into 'COMP_N10_COMP_SALIDA/componente_divisor_frecuencia/synchronizer1/FF_D2/q_reg' [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/sources_1/imports/lab1/lab1_parteA/lab1_parteA.srcs/sources_1/imports/new/FF_D.vhd:48]
INFO: [Synth 8-4471] merging register 'COMP_N10_COMP_SALIDA/componente_divisor_frecuencia/synchronizer3/FF_D1/q_reg' into 'COMP_N10_COMP_SALIDA/componente_divisor_frecuencia/synchronizer1/FF_D1/q_reg' [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/sources_1/imports/lab1/lab1_parteA/lab1_parteA.srcs/sources_1/imports/new/FF_D.vhd:48]
INFO: [Synth 8-4471] merging register 'COMP_N10_COMP_SALIDA/componente_divisor_frecuencia/synchronizer3/FF_D2/q_reg' into 'COMP_N10_COMP_SALIDA/componente_divisor_frecuencia/synchronizer1/FF_D2/q_reg' [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/sources_1/imports/lab1/lab1_parteA/lab1_parteA.srcs/sources_1/imports/new/FF_D.vhd:48]
INFO: [Synth 8-4471] merging register 'COMP_N4_bloque_sumador/internal_dato_C_reg[7:0]' into 'COMP_N4_bloque_sumador/internal_dato_A_reg[7:0]' [C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.srcs/sources_1/imports/new/lad2_bloque_sumador.vhd:48]
INFO: [Synth 8-3886] merging instance 'COMP_N4_bloque_sumador/internal_dato_A_reg[7]' (FDC) to 'COMP_N4_bloque_sumador/internal_dato_A_reg[4]'
INFO: [Synth 8-3886] merging instance 'COMP_N4_bloque_sumador/internal_dato_A_reg[4]' (FDC) to 'COMP_N4_bloque_sumador/internal_dato_A_reg[6]'
INFO: [Synth 8-3886] merging instance 'COMP_N4_bloque_sumador/internal_dato_A_reg[5]' (FDC) to 'COMP_N4_bloque_sumador/internal_dato_A_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\COMP_N4_bloque_sumador/internal_dato_A_reg[6] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 896.473 ; gain = 350.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 896.473 ; gain = 350.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 896.473 ; gain = 350.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 896.473 ; gain = 350.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 911.980 ; gain = 365.656
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 911.980 ; gain = 365.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 911.980 ; gain = 365.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 911.980 ; gain = 365.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 911.980 ; gain = 365.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 911.980 ; gain = 365.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |blk_memB_gen_0 |         1|
|2     |blk_mem_gen_0  |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |blk_memB_gen_0_bbox_0 |     1|
|2     |blk_mem_gen_0_bbox_1  |     1|
|3     |BUFG                  |     1|
|4     |CARRY4                |     2|
|5     |LUT1                  |     2|
|6     |LUT2                  |    10|
|7     |LUT4                  |     4|
|8     |LUT5                  |     2|
|9     |LUT6                  |     6|
|10    |FDCE                  |    31|
|11    |FDPE                  |     3|
|12    |FDRE                  |    12|
|13    |IBUF                  |     4|
|14    |OBUF                  |     1|
+------+----------------------+------+

Report Instance Areas: 
+------+-------------------------+-----------------------------+------+
|      |Instance                 |Module                       |Cells |
+------+-------------------------+-----------------------------+------+
|1     |top                      |                             |   102|
|2     |  COMP_N10_COMP_SALIDA   |lab2_comparador_salida       |     3|
|3     |  COMP_N1_counter3bits   |counter_3bits                |     8|
|4     |  COMP_N2_PowerOnRst     |rst_async_ass_synch_deass_v2 |     3|
|5     |  COMP_N3_FSM            |lab2_FSM                     |    17|
|6     |  COMP_N4_bloque_sumador |lad2_bloque_sumador          |    34|
|7     |  COMP_N5_ROM_A          |lab2_ROM_inf                 |     7|
|8     |  COMP_N8_ROM_B          |lab2_ROM_gen                 |     8|
|9     |  COMP_N9_DUAL_PORT_RAM  |lab2_dual_port_ram_gen       |    16|
+------+-------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 911.980 ; gain = 365.656
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 911.980 ; gain = 258.766
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 911.980 ; gain = 365.656
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 929.867 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
76 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 929.867 ; gain = 634.309
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 929.867 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/xilinx_proyectos/Laboratorios/lab2/lab2_top_level_module/lab2_top_level_module.runs/synth_1/lab2_top_level_module.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab2_top_level_module_utilization_synth.rpt -pb lab2_top_level_module_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 15 15:31:42 2022...
