[
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~HighQualityAdder|HighQualityAdder>io_outs_0",
    "sources":[
      "~HighQualityAdder|HighQualityAdder>io_inputs_0",
      "~HighQualityAdder|HighQualityAdder>io_inputs_1"
    ]
  },
  {
    "class":"firrtl.options.TargetDirAnnotation",
    "directory":"./RTL/"
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.options.OutputAnnotationFileAnnotation",
    "file":"HighQualityAdder"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"./RTL/"
  }
]