module Display (clk,q);

input clk;
output q;

reg [3:0] q;
always@ (posedge clk)
	begin
		if (q == 4)
			begin
				q =0;
			end
		else
			begin
				q = q + 1;
			end
	end