T_1 void F_1 ( void )\r\n{\r\nunsigned long V_1 ;\r\nint type = 0 ;\r\nstatic T_2 V_2 = 0 ;\r\nif ( ! V_2 ) {\r\nF_2 () ;\r\ntype = - 1 ;\r\nV_2 = 1 ;\r\n}\r\nV_1 = F_3 ( 0 ) ;\r\nif ( V_1 & V_3 )\r\nF_4 ( 0 , V_1 & ~ V_3 ) ;\r\nV_4 . V_5 &= ~ V_6 ;\r\nif ( V_7 -> V_8 == ( unsigned long ) V_9 ) {\r\n* V_7 = * V_10 ;\r\nV_10 = V_7 -> V_11 ;\r\nV_4 . V_12 = ( V_7 -> V_13 & V_14 ) << 12 ;\r\nV_4 . V_12 |= V_15 ;\r\n}\r\nif ( V_7 -> V_8 == ( unsigned long ) V_16 + 4 ) {\r\nV_7 -> V_8 = V_7 -> V_17 ;\r\ntype = V_7 -> V_18 ;\r\n}\r\n#ifdef F_5\r\nF_6 ( type ) ;\r\n#endif\r\nif ( V_1 & V_3 )\r\nF_4 ( 0 , F_3 ( 0 ) | V_3 ) ;\r\n}\r\nstatic void T_3 F_2 ( void )\r\n{\r\nF_7 ( 6 , 0xff000000 ) ;\r\nF_8 ( 1 , 0x20000000 ) ;\r\nasm volatile(" movgs gr0,ibar0 \n"\r\n" movgs gr0,ibar1 \n"\r\n" movgs gr0,ibar2 \n"\r\n" movgs gr0,ibar3 \n"\r\n" movgs gr0,dbar0 \n"\r\n" movgs gr0,dbmr00 \n"\r\n" movgs gr0,dbmr01 \n"\r\n" movgs gr0,dbdr00 \n"\r\n" movgs gr0,dbdr01 \n"\r\n" movgs gr0,dbar1 \n"\r\n" movgs gr0,dbmr10 \n"\r\n" movgs gr0,dbmr11 \n"\r\n" movgs gr0,dbdr10 \n"\r\n" movgs gr0,dbdr11 \n"\r\n);\r\nif ( V_7 -> V_8 == ( unsigned long ) V_19 )\r\nV_7 -> V_8 = ( unsigned long ) V_20 ;\r\nV_4 . V_5 = V_21 ;\r\n#ifdef F_5\r\nF_9 () ;\r\n#endif\r\nF_10 () ;\r\nF_11 ( 15 ) ;\r\nF_12 ( 15 ) ;\r\n}\r\nvoid F_13 ( int V_22 )\r\n{\r\n#ifdef F_5\r\nF_14 ( V_22 ) ;\r\n#endif\r\n}\r\nvoid F_15 ( const char * V_23 , int V_24 )\r\n{\r\nchar V_25 ;\r\nfor (; V_24 > 0 ; V_24 -- ) {\r\nV_25 = * V_23 ++ ;\r\nF_16 ( V_26 ) ;\r\nF_17 ( V_27 ) ;\r\nif ( V_25 == 0x0a ) {\r\nF_18 ( V_28 ) = 0x0d ;\r\nF_19 () ;\r\nF_17 ( V_27 ) ;\r\n}\r\nF_18 ( V_28 ) = V_25 ;\r\nF_19 () ;\r\nF_20 ( V_26 ) ;\r\n}\r\n}\r\nvoid F_21 ( const char * V_29 , ... )\r\n{\r\nT_4 V_30 ;\r\nchar V_31 [ 64 ] ;\r\nint V_24 ;\r\nva_start ( V_30 , V_29 ) ;\r\nV_24 = vsprintf ( V_31 , V_29 , V_30 ) ;\r\nva_end ( V_30 ) ;\r\nF_15 ( V_31 , V_24 ) ;\r\n}\r\nvoid T_3 F_22 ( unsigned V_32 )\r\n{\r\nunsigned V_33 , V_34 , V_35 ;\r\nT_2 V_36 ;\r\nV_33 = V_37 / 16 / V_32 ;\r\nV_34 = V_37 / 16 / V_33 ;\r\nV_35 = V_37 / 16 / ( V_33 + 1 ) ;\r\nif ( V_35 + ( V_34 - V_35 ) / 2 > V_32 )\r\nV_33 ++ ;\r\nV_36 = F_18 ( V_38 ) ;\r\nF_18 ( V_38 ) |= V_39 ;\r\nF_19 () ;\r\nF_18 ( V_40 ) = V_33 & 0xff ;\r\nF_18 ( V_41 ) = ( V_33 >> 8 ) & 0xff ;\r\nF_19 () ;\r\nF_18 ( V_38 ) = V_36 ;\r\nF_19 () ;\r\n}\r\nint T_3 F_23 ( void )\r\n{\r\nunsigned V_33 ;\r\nT_2 V_36 ;\r\nV_36 = F_18 ( V_38 ) ;\r\nF_18 ( V_38 ) |= V_39 ;\r\nF_19 () ;\r\nV_33 = F_18 ( V_41 ) << 8 ;\r\nV_33 |= F_18 ( V_40 ) ;\r\nF_18 ( V_38 ) = V_36 ;\r\nF_19 () ;\r\nreturn V_33 ;\r\n}\r\nvoid F_24 ( const char * V_42 , unsigned line )\r\n{\r\nF_25 ( L_1 , V_42 , line ) ;\r\n}
