 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : single_cycle_mips
Version: I-2013.12
Date   : Tue Mar  7 13:15:45 2017
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: TYPICAL   Library: saed90nm_typ
Wire Load Model Mode: enclosed

  Startpoint: inst[26] (input port clocked by clk)
  Endpoint: inst_addr_reg[8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  single_cycle_mips  140000                saed90nm_typ
  alu_DW01_add_1     8000                  saed90nm_typ
  alu                8000                  saed90nm_typ

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                    25.00      25.00 r
  inst[26] (in)                            0.00      25.00 r
  U172/ZN (INVX0)                          0.63      25.63 f
  U196/QN (NOR2X0)                         0.61      26.24 r
  U192/ZN (INVX0)                          0.65      26.89 f
  U171/QN (NOR2X0)                         0.56      27.45 r
  U161/Z (NBUFFX2)                         1.04      28.49 r
  U193/Q (OR3X2)                           3.13      31.62 r
  U194/Q (OA21X1)                          0.57      32.19 r
  U58/Q (AO22X1)                           0.81      32.99 r
  A1/opB[1] (alu)                          0.00      32.99 r
  A1/add_16/B[1] (alu_DW01_add_1)          0.00      32.99 r
  A1/add_16/U1_1/CO (FADDX1)               2.81      35.80 r
  A1/add_16/U1_2/CO (FADDX1)               0.27      36.07 r
  A1/add_16/U1_3/CO (FADDX1)               0.27      36.34 r
  A1/add_16/U1_4/CO (FADDX1)               0.27      36.61 r
  A1/add_16/U1_5/CO (FADDX1)               0.27      36.88 r
  A1/add_16/U1_6/CO (FADDX1)               0.27      37.15 r
  A1/add_16/U1_7/CO (FADDX1)               0.27      37.42 r
  A1/add_16/U1_8/CO (FADDX1)               0.27      37.69 r
  A1/add_16/U1_9/CO (FADDX1)               0.27      37.96 r
  A1/add_16/U1_10/CO (FADDX1)              0.27      38.23 r
  A1/add_16/U1_11/CO (FADDX1)              0.27      38.50 r
  A1/add_16/U1_12/CO (FADDX1)              0.27      38.77 r
  A1/add_16/U1_13/CO (FADDX1)              0.27      39.04 r
  A1/add_16/U1_14/CO (FADDX1)              0.27      39.31 r
  A1/add_16/U1_15/CO (FADDX1)              0.27      39.58 r
  A1/add_16/U1_16/CO (FADDX1)              0.27      39.85 r
  A1/add_16/U1_17/CO (FADDX1)              0.27      40.12 r
  A1/add_16/U1_18/CO (FADDX1)              0.27      40.38 r
  A1/add_16/U1_19/CO (FADDX1)              0.27      40.65 r
  A1/add_16/U1_20/CO (FADDX1)              0.27      40.92 r
  A1/add_16/U1_21/CO (FADDX1)              0.27      41.19 r
  A1/add_16/U1_22/CO (FADDX1)              0.27      41.46 r
  A1/add_16/U1_23/CO (FADDX1)              0.27      41.73 r
  A1/add_16/U1_24/CO (FADDX1)              0.27      42.00 r
  A1/add_16/U1_25/CO (FADDX1)              0.27      42.27 r
  A1/add_16/U1_26/CO (FADDX1)              0.27      42.54 r
  A1/add_16/U1_27/CO (FADDX1)              0.27      42.81 r
  A1/add_16/U1_28/CO (FADDX1)              0.27      43.08 r
  A1/add_16/U1_29/CO (FADDX1)              0.27      43.35 r
  A1/add_16/U1_30/CO (FADDX1)              0.27      43.62 r
  A1/add_16/U1_31/S (FADDX1)               0.24      43.86 r
  A1/add_16/SUM[31] (alu_DW01_add_1)       0.00      43.86 r
  A1/U51/Q (AO22X1)                        0.10      43.96 r
  A1/res_reg[31]/Q (LATCHX1)               0.12      44.09 r
  A1/U16/QN (NOR4X0)                       0.78      44.86 f
  A1/U14/QN (NAND4X0)                      0.10      44.97 r
  A1/U89/QN (NOR2X0)                       0.10      45.07 f
  A1/z (alu)                               0.00      45.07 f
  U198/ZN (INVX0)                          0.52      45.59 r
  U150/Q (AO222X1)                         0.56      46.16 r
  U203/Z (DELLN1X2)                        0.56      46.72 r
  U140/Q (AO22X1)                          1.03      47.75 r
  inst_addr_reg[8]/D (DFFARX1)             0.30      48.05 r
  data arrival time                                  48.05

  clock clk (rise edge)                   50.00      50.00
  clock network delay (ideal)              0.00      50.00
  clock uncertainty                       -1.50      48.50
  inst_addr_reg[8]/CLK (DFFARX1)           0.00      48.50 r
  library setup time                      -0.08      48.42
  data required time                                 48.42
  -----------------------------------------------------------
  data required time                                 48.42
  data arrival time                                 -48.05
  -----------------------------------------------------------
  slack (MET)                                         0.37


1
