#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jan  2 15:45:22 2022
# Process ID: 22068
# Current directory: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.runs/synth_1
# Command line: vivado.exe -log SistemaTesting.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source SistemaTesting.tcl
# Log file: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.runs/synth_1/SistemaTesting.vds
# Journal file: C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source SistemaTesting.tcl -notrace
Command: synth_design -top SistemaTesting -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 24208
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1000.422 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SistemaTesting' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/SistemaTesting.vhd:46]
INFO: [Synth 8-3491] module 'Unita_Operativa' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/Unita_Operativa.vhd:34' bound to instance 'UO' of component 'Unita_Operativa' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/SistemaTesting.vhd:101]
INFO: [Synth 8-638] synthesizing module 'Unita_Operativa' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/Unita_Operativa.vhd:50]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ROM' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/ROM.vhd:34' bound to instance 'rom_input' of component 'ROM' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/Unita_Operativa.vhd:150]
INFO: [Synth 8-638] synthesizing module 'ROM' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/ROM.vhd:47]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ROM' (1#1) [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/ROM.vhd:47]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'ROM_output' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/ROM_output.vhd:34' bound to instance 'rom_out' of component 'ROM_output' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/Unita_Operativa.vhd:162]
INFO: [Synth 8-638] synthesizing module 'ROM_output' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/ROM_output.vhd:47]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ROM_output' (2#1) [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/ROM_output.vhd:47]
INFO: [Synth 8-3491] module 'RippleCarryAdder' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/RippleCarryAdder.vhd:34' bound to instance 'adder' of component 'RippleCarryAdder' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/Unita_Operativa.vhd:174]
INFO: [Synth 8-638] synthesizing module 'RippleCarryAdder' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/RippleCarryAdder.vhd:46]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'F1' of component 'FullAdder' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/RippleCarryAdder.vhd:62]
INFO: [Synth 8-638] synthesizing module 'FullAdder' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/FullAdder.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'FullAdder' (3#1) [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/FullAdder.vhd:44]
INFO: [Synth 8-3491] module 'FullAdder' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/FullAdder.vhd:34' bound to instance 'F2' of component 'FullAdder' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/RippleCarryAdder.vhd:71]
INFO: [Synth 8-256] done synthesizing module 'RippleCarryAdder' (4#1) [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/RippleCarryAdder.vhd:46]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'Mem_output' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/Mem_output.vhd:34' bound to instance 'mem_out' of component 'Mem_output' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/Unita_Operativa.vhd:185]
INFO: [Synth 8-638] synthesizing module 'Mem_output' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/Mem_output.vhd:47]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Mem_output' (5#1) [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/Mem_output.vhd:47]
INFO: [Synth 8-3491] module 'Compare' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/Compare.vhd:34' bound to instance 'comp' of component 'Compare' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/Unita_Operativa.vhd:199]
INFO: [Synth 8-638] synthesizing module 'Compare' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/Compare.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'Compare' (6#1) [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/Compare.vhd:45]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'contatore' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/imports/Desktop/contatore.vhd:34' bound to instance 'cont' of component 'contatore' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/Unita_Operativa.vhd:211]
INFO: [Synth 8-638] synthesizing module 'contatore' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/imports/Desktop/contatore.vhd:47]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'contatore' (7#1) [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/imports/Desktop/contatore.vhd:47]
	Parameter CLK_period bound to: 10 - type: integer 
	Parameter btn_noise_time bound to: 650000000 - type: integer 
INFO: [Synth 8-3491] module 'ButtonDebouncer' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/imports/Desktop/ButtonDebouncer.vhd:34' bound to instance 'BTN' of component 'ButtonDebouncer' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/Unita_Operativa.vhd:223]
INFO: [Synth 8-638] synthesizing module 'ButtonDebouncer' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/imports/Desktop/ButtonDebouncer.vhd:46]
	Parameter CLK_period bound to: 10 - type: integer 
	Parameter btn_noise_time bound to: 650000000 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/imports/Desktop/ButtonDebouncer.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'ButtonDebouncer' (8#1) [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/imports/Desktop/ButtonDebouncer.vhd:46]
INFO: [Synth 8-256] done synthesizing module 'Unita_Operativa' (9#1) [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/Unita_Operativa.vhd:50]
INFO: [Synth 8-3491] module 'Unita_Controllo_Button' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/Unita_Controllo_Button.vhd:34' bound to instance 'UC' of component 'Unita_Controllo_Button' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/SistemaTesting.vhd:116]
INFO: [Synth 8-638] synthesizing module 'Unita_Controllo_Button' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/Unita_Controllo_Button.vhd:51]
INFO: [Synth 8-3491] module 'Unita_Controllo' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/Unita_Controllo.vhd:34' bound to instance 'UC' of component 'Unita_Controllo' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/Unita_Controllo_Button.vhd:89]
INFO: [Synth 8-638] synthesizing module 'Unita_Controllo' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/Unita_Controllo.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'Unita_Controllo' (10#1) [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/Unita_Controllo.vhd:51]
	Parameter CLK_period bound to: 10 - type: integer 
	Parameter btn_noise_time bound to: 650000000 - type: integer 
INFO: [Synth 8-3491] module 'ButtonDebouncer' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/imports/Desktop/ButtonDebouncer.vhd:34' bound to instance 'BTN1' of component 'ButtonDebouncer' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/Unita_Controllo_Button.vhd:106]
	Parameter CLK_period bound to: 10 - type: integer 
	Parameter btn_noise_time bound to: 650000000 - type: integer 
INFO: [Synth 8-3491] module 'ButtonDebouncer' declared at 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/imports/Desktop/ButtonDebouncer.vhd:34' bound to instance 'BTN2' of component 'ButtonDebouncer' [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/Unita_Controllo_Button.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'Unita_Controllo_Button' (11#1) [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/Unita_Controllo_Button.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'SistemaTesting' (12#1) [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/sources_1/new/SistemaTesting.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1000.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1000.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1000.422 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1000.422 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/constrs_1/imports/Architettura_S_D/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/constrs_1/imports/Architettura_S_D/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.srcs/constrs_1/imports/Architettura_S_D/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SistemaTesting_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SistemaTesting_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1000.422 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1000.422 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1000.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1000.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:38 . Memory (MB): peak = 1000.422 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'stato_corrente_reg' in module 'Unita_Controllo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                 readrom |                              001 |                              001
             acquisition |                              010 |                              010
                 compare |                              011 |                              011
            memorization |                              100 |                              100
                 endtest |                              101 |                              101
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'stato_corrente_reg' using encoding 'sequential' in module 'Unita_Controllo'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1000.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
+---XORs : 
	   2 Input      1 Bit         XORs := 4     
+---Registers : 
	               32 Bit    Registers := 4     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 8     
	                1 Bit    Registers := 15    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 5     
	   6 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 1     
	   3 Input    1 Bit        Muxes := 6     
	   6 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:43 . Memory (MB): peak = 1000.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 1000.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 1000.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 1000.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 1000.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 1000.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 1000.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 1000.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 1000.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 1000.422 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    24|
|3     |LUT2   |    67|
|4     |LUT3   |    18|
|5     |LUT4   |    18|
|6     |LUT5   |    20|
|7     |LUT6   |    46|
|8     |FDRE   |   125|
|9     |IBUF   |     4|
|10    |OBUF   |     1|
|11    |OBUFT  |     6|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:54 ; elapsed = 00:00:58 . Memory (MB): peak = 1000.422 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:50 . Memory (MB): peak = 1000.422 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:55 ; elapsed = 00:00:59 . Memory (MB): peak = 1000.422 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1007.613 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 24 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1007.613 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:03 ; elapsed = 00:01:09 . Memory (MB): peak = 1007.613 ; gain = 7.191
INFO: [Common 17-1381] The checkpoint 'C:/Users/Vincenzo Pascarella/Desktop/Universit/Magistrale/Architettura_S_D/Vivado/esercizio_6/esercizio_6.runs/synth_1/SistemaTesting.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file SistemaTesting_utilization_synth.rpt -pb SistemaTesting_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jan  2 15:46:35 2022...
