# system info sdram on 2024.08.10.08:54:42
system_info:
name,value
DEVICE,EP4CE115F29C7
DEVICE_FAMILY,Cyclone IV E
GENERATION_ID,1723254854
#
#
# Files generated for sdram on 2024.08.10.08:54:42
files:
filepath,kind,attributes,module,is_top
simulation/sdram.v,VERILOG,,sdram,true
simulation/submodules/sdram_alt_mem_if_civ_ddr2_emif_0.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0,false
simulation/submodules/sdc_params.tcl,OTHER,,sdram_alt_mem_if_civ_ddr2_emif_0_phy,false
simulation/submodules/sdram_alt_mem_if_civ_ddr2_emif_0_phy.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_phy,false
simulation/submodules/alt_mem_phy_ac.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_phy,false
simulation/submodules/alt_mem_phy_addr_cmd.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_phy,false
simulation/submodules/alt_mem_phy_clk_reset.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_phy,false
simulation/submodules/alt_mem_phy_defines.iv,VERILOG_INCLUDE,,sdram_alt_mem_if_civ_ddr2_emif_0_phy,false
simulation/submodules/alt_mem_phy_delay.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_phy,false
simulation/submodules/alt_mem_phy_dp_io.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_phy,false
simulation/submodules/alt_mem_phy_dqs_offset.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_phy,false
simulation/submodules/alt_mem_phy_mimic.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_phy,false
simulation/submodules/alt_mem_phy_mimic_debug.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_phy,false
simulation/submodules/alt_mem_phy_mux.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_phy,false
simulation/submodules/alt_mem_phy_pll.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_phy,false
simulation/submodules/alt_mem_phy_postamble.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_phy,false
simulation/submodules/alt_mem_phy_rdata_valid.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_phy,false
simulation/submodules/alt_mem_phy_read_dp.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_phy,false
simulation/submodules/alt_mem_phy_read_dp_group.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_phy,false
simulation/submodules/alt_mem_phy_reset_pipe.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_phy,false
simulation/submodules/alt_mem_phy_seq_wrapper.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_phy,false
simulation/submodules/alt_mem_phy_write_dp.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_phy,false
simulation/submodules/alt_mem_phy_write_dp_fr.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_phy,false
simulation/submodules/alt_mem_phy_constants_pkg.vhd,VHDL,,sdram_alt_mem_if_civ_ddr2_emif_0_phy,false
simulation/submodules/alt_mem_phy_record_pkg.vhd,VHDL,,sdram_alt_mem_if_civ_ddr2_emif_0_phy,false
simulation/submodules/alt_mem_phy_regs_pkg.vhd,VHDL,,sdram_alt_mem_if_civ_ddr2_emif_0_phy,false
simulation/submodules/alt_mem_phy_addr_cmd_pkg.vhd,VHDL,,sdram_alt_mem_if_civ_ddr2_emif_0_phy,false
simulation/submodules/alt_mem_phy_iram_addr_pkg.vhd,VHDL,,sdram_alt_mem_if_civ_ddr2_emif_0_phy,false
simulation/submodules/alt_mem_phy_admin.vhd,VHDL,,sdram_alt_mem_if_civ_ddr2_emif_0_phy,false
simulation/submodules/alt_mem_phy_ctrl.vhd,VHDL,,sdram_alt_mem_if_civ_ddr2_emif_0_phy,false
simulation/submodules/alt_mem_phy_dgrb.vhd,VHDL,,sdram_alt_mem_if_civ_ddr2_emif_0_phy,false
simulation/submodules/alt_mem_phy_dgwb.vhd,VHDL,,sdram_alt_mem_if_civ_ddr2_emif_0_phy,false
simulation/submodules/alt_mem_phy_iram_ram.vhd,VHDL,,sdram_alt_mem_if_civ_ddr2_emif_0_phy,false
simulation/submodules/alt_mem_phy_iram.vhd,VHDL,,sdram_alt_mem_if_civ_ddr2_emif_0_phy,false
simulation/submodules/alt_mem_phy_mmi.vhd,VHDL,,sdram_alt_mem_if_civ_ddr2_emif_0_phy,false
simulation/submodules/alt_mem_phy_seq.vhd,VHDL,,sdram_alt_mem_if_civ_ddr2_emif_0_phy,false
simulation/submodules/memphy_pins.tcl,OTHER,,sdram_alt_mem_if_civ_ddr2_emif_0_phy,false
simulation/submodules/memphy_report_timing.tcl,OTHER,,sdram_alt_mem_if_civ_ddr2_emif_0_phy,false
simulation/submodules/memphy_report_timing_core.tcl,OTHER,,sdram_alt_mem_if_civ_ddr2_emif_0_phy,false
simulation/submodules/memphy_timing.sdc,SDC,,sdram_alt_mem_if_civ_ddr2_emif_0_phy,false
simulation/submodules/sdram_alt_mem_if_civ_ddr2_emif_0_ctl.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_ctl,false
simulation/submodules/alt_mem_ddrx_addr_cmd.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_ctl,false
simulation/submodules/alt_mem_ddrx_addr_cmd_wrap.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_ctl,false
simulation/submodules/alt_mem_ddrx_arbiter.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_ctl,false
simulation/submodules/alt_mem_ddrx_buffer.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_ctl,false
simulation/submodules/alt_mem_ddrx_buffer_manager.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_ctl,false
simulation/submodules/alt_mem_ddrx_burst_gen.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_ctl,false
simulation/submodules/alt_mem_ddrx_burst_tracking.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_ctl,false
simulation/submodules/alt_mem_ddrx_cmd_gen.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_ctl,false
simulation/submodules/alt_mem_ddrx_controller.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_ctl,false
simulation/submodules/alt_mem_ddrx_controller_st_top.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_ctl,false
simulation/submodules/alt_mem_ddrx_csr.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_ctl,false
simulation/submodules/alt_mem_ddrx_dataid_manager.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_ctl,false
simulation/submodules/alt_mem_ddrx_ddr2_odt_gen.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_ctl,false
simulation/submodules/alt_mem_ddrx_ddr3_odt_gen.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_ctl,false
simulation/submodules/alt_mem_ddrx_define.iv,VERILOG_INCLUDE,,sdram_alt_mem_if_civ_ddr2_emif_0_ctl,false
simulation/submodules/alt_mem_ddrx_ecc_decoder.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_ctl,false
simulation/submodules/alt_mem_ddrx_ecc_decoder_32_syn.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_ctl,false
simulation/submodules/alt_mem_ddrx_ecc_decoder_64_syn.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_ctl,false
simulation/submodules/alt_mem_ddrx_ecc_encoder.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_ctl,false
simulation/submodules/alt_mem_ddrx_ecc_encoder_32_syn.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_ctl,false
simulation/submodules/alt_mem_ddrx_ecc_encoder_64_syn.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_ctl,false
simulation/submodules/alt_mem_ddrx_ecc_encoder_decoder_wrapper.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_ctl,false
simulation/submodules/alt_mem_ddrx_fifo.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_ctl,false
simulation/submodules/alt_mem_ddrx_input_if.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_ctl,false
simulation/submodules/alt_mem_ddrx_list.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_ctl,false
simulation/submodules/alt_mem_ddrx_lpddr2_addr_cmd.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_ctl,false
simulation/submodules/alt_mem_ddrx_mm_st_converter.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_ctl,false
simulation/submodules/alt_mem_ddrx_odt_gen.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_ctl,false
simulation/submodules/alt_mem_ddrx_rank_timer.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_ctl,false
simulation/submodules/alt_mem_ddrx_rdata_path.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_ctl,false
simulation/submodules/alt_mem_ddrx_rdwr_data_tmg.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_ctl,false
simulation/submodules/alt_mem_ddrx_sideband.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_ctl,false
simulation/submodules/alt_mem_ddrx_tbp.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_ctl,false
simulation/submodules/alt_mem_ddrx_timing_param.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_ctl,false
simulation/submodules/alt_mem_ddrx_wdata_path.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_ctl,false
simulation/submodules/sdram_alt_mem_if_civ_ddr2_emif_0_status_bridge.v,VERILOG,,sdram_alt_mem_if_civ_ddr2_emif_0_status_bridge,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
sdram.alt_mem_if_civ_ddr2_emif_0,sdram_alt_mem_if_civ_ddr2_emif_0
sdram.alt_mem_if_civ_ddr2_emif_0.phy,sdram_alt_mem_if_civ_ddr2_emif_0_phy
sdram.alt_mem_if_civ_ddr2_emif_0.ctl,sdram_alt_mem_if_civ_ddr2_emif_0_ctl
sdram.alt_mem_if_civ_ddr2_emif_0.status_bridge,sdram_alt_mem_if_civ_ddr2_emif_0_status_bridge
