dp Script
# invalid command name "dp"
do Script
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:53:29 on Sep 18,2019
# vlog -reportprogress 300 -f Modulos_SV 
# -- Compiling module MAQUINA_DE_ESTADOS
# -- Compiling module State_machine
# -- Compiling module register
# -- Compiling module Simulation
# -- Compiling module UP
# -- Compiling module Memoria64
# -- Compiling module Memoria32
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module SIGN_EXT
# -- Compiling module MUX_B_ULA
# -- Compiling module MUX_A_ULA
# -- Compiling module Deslocamento
# -- Compiling module bancoReg
# -- Compiling module MUX_DATA_REG
# 
# Top level modules:
# 	State_machine
# 	Simulation
# End time: 19:53:30 on Sep 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:53:30 on Sep 18,2019
# vcom -reportprogress 300 -f Modulos_VHD 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 19:53:30 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.Simulation 
# Start time: 19:53:30 on Sep 18,2019
# Loading sv_std.std
# Loading work.Simulation
# Loading work.UP
# Loading work.register
# Loading work.SIGN_EXT
# Loading work.Deslocamento
# Loading work.MUX_A_ULA
# Loading work.MUX_B_ULA
# Loading work.MUX_DATA_REG
# Loading work.bancoReg
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.MAQUINA_DE_ESTADOS
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3015) UP.sv(50): [PCDPC] - Port size (6) does not match connection size (1) for port 'N'. The port definition is at: Deslocamento.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ShiftLeft File: Deslocamento.sv
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jcsf2  Hostname: HWC19  ProcessID: 3856
#           Attempting to use alternate WLF file "./wlft3stgcb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft3stgcb
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock7.altsyncram_component.m_default.altsyncram_inst
do Script
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:58:24 on Sep 18,2019
# vlog -reportprogress 300 -f Modulos_SV 
# -- Compiling module MAQUINA_DE_ESTADOS
# -- Compiling module State_machine
# -- Compiling module register
# -- Compiling module Simulation
# -- Compiling module UP
# -- Compiling module Memoria64
# -- Compiling module Memoria32
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module SIGN_EXT
# -- Compiling module MUX_B_ULA
# -- Compiling module MUX_A_ULA
# -- Compiling module Deslocamento
# -- Compiling module bancoReg
# -- Compiling module MUX_DATA_REG
# 
# Top level modules:
# 	State_machine
# 	Simulation
# End time: 19:58:24 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 19:58:24 on Sep 18,2019
# vcom -reportprogress 300 -f Modulos_VHD 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 19:58:25 on Sep 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 19:58:27 on Sep 18,2019, Elapsed time: 0:04:57
# Errors: 0, Warnings: 7
# vsim -L altera_mf_ver -gui work.Simulation 
# Start time: 19:58:27 on Sep 18,2019
# Loading sv_std.std
# Loading work.Simulation
# Loading work.UP
# Loading work.register
# Loading work.SIGN_EXT
# Loading work.Deslocamento
# Loading work.MUX_A_ULA
# Loading work.MUX_B_ULA
# Loading work.MUX_DATA_REG
# Loading work.bancoReg
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.MAQUINA_DE_ESTADOS
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3015) UP.sv(50): [PCDPC] - Port size (6) does not match connection size (1) for port 'N'. The port definition is at: Deslocamento.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ShiftLeft File: Deslocamento.sv
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jcsf2  Hostname: HWC19  ProcessID: 3856
#           Attempting to use alternate WLF file "./wlftbhj8jz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftbhj8jz
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock7.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/Simulation/processing/ZERO
run -all
restart -f
# ** Warning: (vsim-3015) UP.sv(50): [PCDPC] - Port size (6) does not match connection size (1) for port 'N'. The port definition is at: Deslocamento.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ShiftLeft File: Deslocamento.sv
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock7.altsyncram_component.m_default.altsyncram_inst
do Script
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:00:17 on Sep 18,2019
# vlog -reportprogress 300 -f Modulos_SV 
# -- Compiling module MAQUINA_DE_ESTADOS
# -- Compiling module State_machine
# -- Compiling module register
# -- Compiling module Simulation
# -- Compiling module UP
# -- Compiling module Memoria64
# -- Compiling module Memoria32
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module SIGN_EXT
# -- Compiling module MUX_B_ULA
# -- Compiling module MUX_A_ULA
# -- Compiling module Deslocamento
# -- Compiling module bancoReg
# -- Compiling module MUX_DATA_REG
# 
# Top level modules:
# 	State_machine
# 	Simulation
# End time: 20:00:17 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:00:17 on Sep 18,2019
# vcom -reportprogress 300 -f Modulos_VHD 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 20:00:17 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Error: Acs sdne.
# n
#        Unable to replace existing ini file (C:/Users/lgoq/Desktop/procRISCV/hw.mpf).  File can not be renamed.
# Error: Acs sdne.
# 
#        Unable to replace existing ini file (C:/Users/lgoq/Desktop/procRISCV/hw.mpf).  File can not be renamed.
# End time: 20:00:21 on Sep 18,2019, Elapsed time: 0:01:54
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.Simulation 
# Start time: 20:00:21 on Sep 18,2019
# Loading sv_std.std
# Loading work.Simulation
# Loading work.UP
# Loading work.register
# Loading work.SIGN_EXT
# Loading work.Deslocamento
# Loading work.MUX_A_ULA
# Loading work.MUX_B_ULA
# Loading work.MUX_DATA_REG
# Loading work.bancoReg
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.MAQUINA_DE_ESTADOS
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3015) UP.sv(50): [PCDPC] - Port size (6) does not match connection size (1) for port 'N'. The port definition is at: Deslocamento.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ShiftLeft File: Deslocamento.sv
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jcsf2  Hostname: HWC19  ProcessID: 3856
#           Attempting to use alternate WLF file "./wlftvn6nga".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftvn6nga
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of MAQUINA_DE_ESTADOS.sv was successful.
do Script
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:03:52 on Sep 18,2019
# vlog -reportprogress 300 -f Modulos_SV 
# -- Compiling module MAQUINA_DE_ESTADOS
# -- Compiling module State_machine
# -- Compiling module register
# -- Compiling module Simulation
# -- Compiling module UP
# -- Compiling module Memoria64
# -- Compiling module Memoria32
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module SIGN_EXT
# -- Compiling module MUX_B_ULA
# -- Compiling module MUX_A_ULA
# -- Compiling module Deslocamento
# -- Compiling module bancoReg
# -- Compiling module MUX_DATA_REG
# 
# Top level modules:
# 	State_machine
# 	Simulation
# End time: 20:03:52 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:03:52 on Sep 18,2019
# vcom -reportprogress 300 -f Modulos_VHD 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 20:03:52 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:03:55 on Sep 18,2019, Elapsed time: 0:03:34
# Errors: 0, Warnings: 7
# vsim -L altera_mf_ver -gui work.Simulation 
# Start time: 20:03:55 on Sep 18,2019
# Loading sv_std.std
# Loading work.Simulation
# Loading work.UP
# Loading work.register
# Loading work.SIGN_EXT
# Loading work.Deslocamento
# Loading work.MUX_A_ULA
# Loading work.MUX_B_ULA
# Loading work.MUX_DATA_REG
# Loading work.bancoReg
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.MAQUINA_DE_ESTADOS
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3015) UP.sv(50): [PCDPC] - Port size (6) does not match connection size (1) for port 'N'. The port definition is at: Deslocamento.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ShiftLeft File: Deslocamento.sv
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jcsf2  Hostname: HWC19  ProcessID: 3856
#           Attempting to use alternate WLF file "./wlftxnvbic".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxnvbic
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock7.altsyncram_component.m_default.altsyncram_inst
do Script
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:04:50 on Sep 18,2019
# vlog -reportprogress 300 -f Modulos_SV 
# -- Compiling module MAQUINA_DE_ESTADOS
# -- Compiling module State_machine
# -- Compiling module register
# -- Compiling module Simulation
# -- Compiling module UP
# -- Compiling module Memoria64
# -- Compiling module Memoria32
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module SIGN_EXT
# -- Compiling module MUX_B_ULA
# -- Compiling module MUX_A_ULA
# -- Compiling module Deslocamento
# -- Compiling module bancoReg
# -- Compiling module MUX_DATA_REG
# 
# Top level modules:
# 	State_machine
# 	Simulation
# End time: 20:04:51 on Sep 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:04:51 on Sep 18,2019
# vcom -reportprogress 300 -f Modulos_VHD 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 20:04:51 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:04:54 on Sep 18,2019, Elapsed time: 0:00:59
# Errors: 0, Warnings: 7
# vsim -L altera_mf_ver -gui work.Simulation 
# Start time: 20:04:54 on Sep 18,2019
# Loading sv_std.std
# Loading work.Simulation
# Loading work.UP
# Loading work.register
# Loading work.SIGN_EXT
# Loading work.Deslocamento
# Loading work.MUX_A_ULA
# Loading work.MUX_B_ULA
# Loading work.MUX_DATA_REG
# Loading work.bancoReg
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.MAQUINA_DE_ESTADOS
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3015) UP.sv(50): [PCDPC] - Port size (6) does not match connection size (1) for port 'N'. The port definition is at: Deslocamento.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ShiftLeft File: Deslocamento.sv
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jcsf2  Hostname: HWC19  ProcessID: 3856
#           Attempting to use alternate WLF file "./wlftitx29q".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftitx29q
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of MAQUINA_DE_ESTADOS.sv was successful.
do Script
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:06:08 on Sep 18,2019
# vlog -reportprogress 300 -f Modulos_SV 
# -- Compiling module MAQUINA_DE_ESTADOS
# -- Compiling module State_machine
# -- Compiling module register
# -- Compiling module Simulation
# -- Compiling module UP
# -- Compiling module Memoria64
# -- Compiling module Memoria32
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module SIGN_EXT
# -- Compiling module MUX_B_ULA
# -- Compiling module MUX_A_ULA
# -- Compiling module Deslocamento
# -- Compiling module bancoReg
# -- Compiling module MUX_DATA_REG
# 
# Top level modules:
# 	State_machine
# 	Simulation
# End time: 20:06:08 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:06:09 on Sep 18,2019
# vcom -reportprogress 300 -f Modulos_VHD 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 20:06:09 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:06:11 on Sep 18,2019, Elapsed time: 0:01:17
# Errors: 0, Warnings: 7
# vsim -L altera_mf_ver -gui work.Simulation 
# Start time: 20:06:11 on Sep 18,2019
# Loading sv_std.std
# Loading work.Simulation
# Loading work.UP
# Loading work.register
# Loading work.SIGN_EXT
# Loading work.Deslocamento
# Loading work.MUX_A_ULA
# Loading work.MUX_B_ULA
# Loading work.MUX_DATA_REG
# Loading work.bancoReg
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.MAQUINA_DE_ESTADOS
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3015) UP.sv(50): [PCDPC] - Port size (6) does not match connection size (1) for port 'N'. The port definition is at: Deslocamento.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ShiftLeft File: Deslocamento.sv
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jcsf2  Hostname: HWC19  ProcessID: 3856
#           Attempting to use alternate WLF file "./wlft80t3xf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft80t3xf
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock7.altsyncram_component.m_default.altsyncram_inst
do Script
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:07:13 on Sep 18,2019
# vlog -reportprogress 300 -f Modulos_SV 
# -- Compiling module MAQUINA_DE_ESTADOS
# -- Compiling module State_machine
# -- Compiling module register
# -- Compiling module Simulation
# -- Compiling module UP
# -- Compiling module Memoria64
# -- Compiling module Memoria32
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module SIGN_EXT
# -- Compiling module MUX_B_ULA
# -- Compiling module MUX_A_ULA
# -- Compiling module Deslocamento
# -- Compiling module bancoReg
# -- Compiling module MUX_DATA_REG
# 
# Top level modules:
# 	State_machine
# 	Simulation
# End time: 20:07:13 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:07:13 on Sep 18,2019
# vcom -reportprogress 300 -f Modulos_VHD 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 20:07:13 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:07:16 on Sep 18,2019, Elapsed time: 0:01:05
# Errors: 0, Warnings: 7
# vsim -L altera_mf_ver -gui work.Simulation 
# Start time: 20:07:16 on Sep 18,2019
# Loading sv_std.std
# Loading work.Simulation
# Loading work.UP
# Loading work.register
# Loading work.SIGN_EXT
# Loading work.Deslocamento
# Loading work.MUX_A_ULA
# Loading work.MUX_B_ULA
# Loading work.MUX_DATA_REG
# Loading work.bancoReg
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.MAQUINA_DE_ESTADOS
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3015) UP.sv(50): [PCDPC] - Port size (6) does not match connection size (1) for port 'N'. The port definition is at: Deslocamento.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ShiftLeft File: Deslocamento.sv
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jcsf2  Hostname: HWC19  ProcessID: 3856
#           Attempting to use alternate WLF file "./wlftndxb1e".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftndxb1e
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock7.altsyncram_component.m_default.altsyncram_inst
do Script
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:07:57 on Sep 18,2019
# vlog -reportprogress 300 -f Modulos_SV 
# -- Compiling module MAQUINA_DE_ESTADOS
# -- Compiling module State_machine
# -- Compiling module register
# -- Compiling module Simulation
# -- Compiling module UP
# -- Compiling module Memoria64
# -- Compiling module Memoria32
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module SIGN_EXT
# -- Compiling module MUX_B_ULA
# -- Compiling module MUX_A_ULA
# -- Compiling module Deslocamento
# -- Compiling module bancoReg
# -- Compiling module MUX_DATA_REG
# 
# Top level modules:
# 	State_machine
# 	Simulation
# End time: 20:07:57 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:07:57 on Sep 18,2019
# vcom -reportprogress 300 -f Modulos_VHD 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 20:07:57 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:08:00 on Sep 18,2019, Elapsed time: 0:00:44
# Errors: 0, Warnings: 7
# vsim -L altera_mf_ver -gui work.Simulation 
# Start time: 20:08:00 on Sep 18,2019
# Loading sv_std.std
# Loading work.Simulation
# Loading work.UP
# Loading work.register
# Loading work.SIGN_EXT
# Loading work.Deslocamento
# Loading work.MUX_A_ULA
# Loading work.MUX_B_ULA
# Loading work.MUX_DATA_REG
# Loading work.bancoReg
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.MAQUINA_DE_ESTADOS
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3015) UP.sv(50): [PCDPC] - Port size (6) does not match connection size (1) for port 'N'. The port definition is at: Deslocamento.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ShiftLeft File: Deslocamento.sv
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jcsf2  Hostname: HWC19  ProcessID: 3856
#           Attempting to use alternate WLF file "./wlfti8k1d1".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfti8k1d1
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of MAQUINA_DE_ESTADOS.sv was successful.
do Script
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:09:49 on Sep 18,2019
# vlog -reportprogress 300 -f Modulos_SV 
# -- Compiling module MAQUINA_DE_ESTADOS
# -- Compiling module State_machine
# -- Compiling module register
# -- Compiling module Simulation
# -- Compiling module UP
# -- Compiling module Memoria64
# -- Compiling module Memoria32
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module SIGN_EXT
# -- Compiling module MUX_B_ULA
# -- Compiling module MUX_A_ULA
# -- Compiling module Deslocamento
# -- Compiling module bancoReg
# -- Compiling module MUX_DATA_REG
# 
# Top level modules:
# 	State_machine
# 	Simulation
# End time: 20:09:49 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:09:49 on Sep 18,2019
# vcom -reportprogress 300 -f Modulos_VHD 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 20:09:50 on Sep 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:09:52 on Sep 18,2019, Elapsed time: 0:01:52
# Errors: 0, Warnings: 7
# vsim -L altera_mf_ver -gui work.Simulation 
# Start time: 20:09:52 on Sep 18,2019
# Loading sv_std.std
# Loading work.Simulation
# Loading work.UP
# Loading work.register
# Loading work.SIGN_EXT
# Loading work.Deslocamento
# Loading work.MUX_A_ULA
# Loading work.MUX_B_ULA
# Loading work.MUX_DATA_REG
# Loading work.bancoReg
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.MAQUINA_DE_ESTADOS
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3015) UP.sv(50): [PCDPC] - Port size (6) does not match connection size (1) for port 'N'. The port definition is at: Deslocamento.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ShiftLeft File: Deslocamento.sv
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jcsf2  Hostname: HWC19  ProcessID: 3856
#           Attempting to use alternate WLF file "./wlftjwbh6d".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjwbh6d
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock7.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/Simulation/processing/FONTE/tipoOP
restart -f
# ** Warning: (vsim-3015) UP.sv(50): [PCDPC] - Port size (6) does not match connection size (1) for port 'N'. The port definition is at: Deslocamento.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ShiftLeft File: Deslocamento.sv
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of MAQUINA_DE_ESTADOS.sv was successful.
run -all
do Script
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:13:36 on Sep 18,2019
# vlog -reportprogress 300 -f Modulos_SV 
# -- Compiling module MAQUINA_DE_ESTADOS
# -- Compiling module State_machine
# -- Compiling module register
# -- Compiling module Simulation
# -- Compiling module UP
# -- Compiling module Memoria64
# -- Compiling module Memoria32
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module SIGN_EXT
# -- Compiling module MUX_B_ULA
# -- Compiling module MUX_A_ULA
# -- Compiling module Deslocamento
# -- Compiling module bancoReg
# -- Compiling module MUX_DATA_REG
# 
# Top level modules:
# 	State_machine
# 	Simulation
# End time: 20:13:36 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:13:36 on Sep 18,2019
# vcom -reportprogress 300 -f Modulos_VHD 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 20:13:37 on Sep 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:13:39 on Sep 18,2019, Elapsed time: 0:03:47
# Errors: 0, Warnings: 0
# vsim -L altera_mf_ver -gui work.Simulation 
# Start time: 20:13:39 on Sep 18,2019
# Loading sv_std.std
# Loading work.Simulation
# Loading work.UP
# Loading work.register
# Loading work.SIGN_EXT
# Loading work.Deslocamento
# Loading work.MUX_A_ULA
# Loading work.MUX_B_ULA
# Loading work.MUX_DATA_REG
# Loading work.bancoReg
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.MAQUINA_DE_ESTADOS
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3015) UP.sv(50): [PCDPC] - Port size (6) does not match connection size (1) for port 'N'. The port definition is at: Deslocamento.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ShiftLeft File: Deslocamento.sv
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jcsf2  Hostname: HWC19  ProcessID: 3856
#           Attempting to use alternate WLF file "./wlftb0q2j3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftb0q2j3
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of MAQUINA_DE_ESTADOS.sv was successful.
do Script
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:15:22 on Sep 18,2019
# vlog -reportprogress 300 -f Modulos_SV 
# -- Compiling module MAQUINA_DE_ESTADOS
# -- Compiling module State_machine
# -- Compiling module register
# -- Compiling module Simulation
# -- Compiling module UP
# -- Compiling module Memoria64
# -- Compiling module Memoria32
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module SIGN_EXT
# -- Compiling module MUX_B_ULA
# -- Compiling module MUX_A_ULA
# -- Compiling module Deslocamento
# -- Compiling module bancoReg
# -- Compiling module MUX_DATA_REG
# 
# Top level modules:
# 	State_machine
# 	Simulation
# End time: 20:15:22 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:15:22 on Sep 18,2019
# vcom -reportprogress 300 -f Modulos_VHD 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 20:15:22 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Error: Acs sdne.
# 
#        Unable to replace existing ini file (C:/Users/lgoq/Desktop/procRISCV/hw.mpf).  File can not be renamed.
# Error: Acs sdne.
# 
#        Unable to replace existing ini file (C:/Users/lgoq/Desktop/procRISCV/hw.mpf).  File can not be renamed.
# End time: 20:15:25 on Sep 18,2019, Elapsed time: 0:01:46
# Errors: 0, Warnings: 7
# vsim -L altera_mf_ver -gui work.Simulation 
# Start time: 20:15:25 on Sep 18,2019
# Loading sv_std.std
# Loading work.Simulation
# Loading work.UP
# Loading work.register
# Loading work.SIGN_EXT
# Loading work.Deslocamento
# Loading work.MUX_A_ULA
# Loading work.MUX_B_ULA
# Loading work.MUX_DATA_REG
# Loading work.bancoReg
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.MAQUINA_DE_ESTADOS
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3015) UP.sv(50): [PCDPC] - Port size (6) does not match connection size (1) for port 'N'. The port definition is at: Deslocamento.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ShiftLeft File: Deslocamento.sv
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jcsf2  Hostname: HWC19  ProcessID: 3856
#           Attempting to use alternate WLF file "./wlftcwrdk2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcwrdk2
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of MAQUINA_DE_ESTADOS.sv was successful.
do Script
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:16:48 on Sep 18,2019
# vlog -reportprogress 300 -f Modulos_SV 
# -- Compiling module MAQUINA_DE_ESTADOS
# -- Compiling module State_machine
# -- Compiling module register
# -- Compiling module Simulation
# -- Compiling module UP
# -- Compiling module Memoria64
# -- Compiling module Memoria32
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module SIGN_EXT
# -- Compiling module MUX_B_ULA
# -- Compiling module MUX_A_ULA
# -- Compiling module Deslocamento
# -- Compiling module bancoReg
# -- Compiling module MUX_DATA_REG
# 
# Top level modules:
# 	State_machine
# 	Simulation
# End time: 20:16:48 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:16:48 on Sep 18,2019
# vcom -reportprogress 300 -f Modulos_VHD 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 20:16:48 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:16:51 on Sep 18,2019, Elapsed time: 0:01:26
# Errors: 0, Warnings: 7
# vsim -L altera_mf_ver -gui work.Simulation 
# Start time: 20:16:51 on Sep 18,2019
# Loading sv_std.std
# Loading work.Simulation
# Loading work.UP
# Loading work.register
# Loading work.SIGN_EXT
# Loading work.Deslocamento
# Loading work.MUX_A_ULA
# Loading work.MUX_B_ULA
# Loading work.MUX_DATA_REG
# Loading work.bancoReg
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.MAQUINA_DE_ESTADOS
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3015) UP.sv(50): [PCDPC] - Port size (6) does not match connection size (1) for port 'N'. The port definition is at: Deslocamento.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ShiftLeft File: Deslocamento.sv
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jcsf2  Hostname: HWC19  ProcessID: 3856
#           Attempting to use alternate WLF file "./wlft70r8zy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft70r8zy
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock7.altsyncram_component.m_default.altsyncram_inst
# Compile of MAQUINA_DE_ESTADOS.sv was successful.
do Script
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:19:09 on Sep 18,2019
# vlog -reportprogress 300 -f Modulos_SV 
# -- Compiling module MAQUINA_DE_ESTADOS
# -- Compiling module State_machine
# -- Compiling module register
# -- Compiling module Simulation
# -- Compiling module UP
# -- Compiling module Memoria64
# -- Compiling module Memoria32
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module SIGN_EXT
# -- Compiling module MUX_B_ULA
# -- Compiling module MUX_A_ULA
# -- Compiling module Deslocamento
# -- Compiling module bancoReg
# -- Compiling module MUX_DATA_REG
# 
# Top level modules:
# 	State_machine
# 	Simulation
# End time: 20:19:10 on Sep 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:19:10 on Sep 18,2019
# vcom -reportprogress 300 -f Modulos_VHD 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 20:19:10 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 20:19:13 on Sep 18,2019, Elapsed time: 0:02:22
# Errors: 0, Warnings: 7
# vsim -L altera_mf_ver -gui work.Simulation 
# Start time: 20:19:13 on Sep 18,2019
# Loading sv_std.std
# Loading work.Simulation
# Loading work.UP
# Loading work.register
# Loading work.SIGN_EXT
# Loading work.Deslocamento
# Loading work.MUX_A_ULA
# Loading work.MUX_B_ULA
# Loading work.MUX_DATA_REG
# Loading work.bancoReg
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.MAQUINA_DE_ESTADOS
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3015) UP.sv(50): [PCDPC] - Port size (6) does not match connection size (1) for port 'N'. The port definition is at: Deslocamento.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ShiftLeft File: Deslocamento.sv
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jcsf2  Hostname: HWC19  ProcessID: 3856
#           Attempting to use alternate WLF file "./wlft351s4z".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft351s4z
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock7.altsyncram_component.m_default.altsyncram_inst
add wave -position end  sim:/Simulation/processing/FONTE/tipoOP
add wave -position end  sim:/Simulation/processing/FONTE/SELETOR_MUX_B
add wave -position end  sim:/Simulation/processing/FONTE/Estado
# Compile of MAQUINA_DE_ESTADOS.sv was successful.
# Compile of SIGN_EXT.sv was successful.
# 2 compiles, 0 failed with no errors.
do Script
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:23:30 on Sep 18,2019
# vlog -reportprogress 300 -f Modulos_SV 
# -- Compiling module MAQUINA_DE_ESTADOS
# -- Compiling module State_machine
# -- Compiling module register
# -- Compiling module Simulation
# -- Compiling module UP
# -- Compiling module Memoria64
# -- Compiling module Memoria32
# -- Compiling module ramOnChip32
# -- Compiling module ramOnChip64
# -- Compiling module SIGN_EXT
# -- Compiling module MUX_B_ULA
# -- Compiling module MUX_A_ULA
# -- Compiling module Deslocamento
# -- Compiling module bancoReg
# -- Compiling module MUX_DATA_REG
# 
# Top level modules:
# 	State_machine
# 	Simulation
# End time: 20:23:30 on Sep 18,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.6d Compiler 2018.02 Feb 24 2018
# Start time: 20:23:30 on Sep 18,2019
# vcom -reportprogress 300 -f Modulos_VHD 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Ula64
# -- Compiling architecture behavioral of Ula64
# -- Compiling entity Instr_Reg_RISC_V
# -- Compiling architecture behavioral_arch of Instr_Reg_RISC_V
# End time: 20:23:31 on Sep 18,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 20:23:33 on Sep 18,2019, Elapsed time: 0:04:20
# Errors: 0, Warnings: 7
# vsim -L altera_mf_ver -gui work.Simulation 
# Start time: 20:23:33 on Sep 18,2019
# Loading sv_std.std
# Loading work.Simulation
# Loading work.UP
# Loading work.register
# Loading work.SIGN_EXT
# Loading work.Deslocamento
# Loading work.MUX_A_ULA
# Loading work.MUX_B_ULA
# Loading work.MUX_DATA_REG
# Loading work.bancoReg
# Loading work.Memoria32
# Loading work.ramOnChip32
# Loading altera_mf_ver.altsyncram
# Loading work.Memoria64
# Loading work.ramOnChip64
# Loading work.MAQUINA_DE_ESTADOS
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.instr_reg_risc_v(behavioral_arch)
# Loading ieee.std_logic_arith(body)
# Loading work.ula64(behavioral)
# ** Warning: (vsim-3015) UP.sv(50): [PCDPC] - Port size (6) does not match connection size (1) for port 'N'. The port definition is at: Deslocamento.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ShiftLeft File: Deslocamento.sv
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Overflow'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Negativo'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Maior'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-8822) UP.sv(82): [TFMPC] - Missing Verilog connection for formal VHDL port 'Menor'.
#    Time: 0 ps  Iteration: 0  Instance: /Simulation/processing/ULA File: ula64.vhd
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: jcsf2  Hostname: HWC19  ProcessID: 3856
#           Attempting to use alternate WLF file "./wlft7dc3h8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft7dc3h8
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_32_INSTRUCTIONS.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock0.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock1.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock2.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock3.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock4.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock5.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock6.altsyncram_component.m_default.altsyncram_inst
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: Simulation.processing.MEM_DATA.memBlock7.altsyncram_component.m_default.altsyncram_inst
# End time: 20:26:33 on Sep 18,2019, Elapsed time: 0:03:00
# Errors: 0, Warnings: 7
