
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.108971                       # Number of seconds simulated
sim_ticks                                108970907874                       # Number of ticks simulated
final_tick                               638608625184                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 107340                       # Simulator instruction rate (inst/s)
host_op_rate                                   135708                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                5308581                       # Simulator tick rate (ticks/s)
host_mem_usage                               16885084                       # Number of bytes of host memory used
host_seconds                                 20527.32                       # Real time elapsed on the host
sim_insts                                  2203411511                       # Number of instructions simulated
sim_ops                                    2785714376                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data     11042816                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      6514816                       # Number of bytes read from this memory
system.physmem.bytes_read::total             17560576                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2744960                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2744960                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        86272                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        50897                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                137192                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           21445                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                21445                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        11746                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    101337285                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15270                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     59784911                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               161149213                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        11746                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15270                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              27016                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          25189842                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               25189842                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          25189842                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        11746                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    101337285                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15270                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     59784911                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              186339055                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               261321123                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21393744                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17430035                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1908242                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8371894                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8105896                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2231422                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86461                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    192993845                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120327903                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21393744                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10337318                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25427851                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5682193                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      14632962                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11803718                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1905924                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    236800517                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.614616                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.977038                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       211372666     89.26%     89.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2723851      1.15%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2135139      0.90%     91.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2294976      0.97%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1955843      0.83%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1091439      0.46%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          746810      0.32%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1937383      0.82%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12542410      5.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    236800517                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081868                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.460460                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190724308                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     16941484                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25279036                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       116359                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3739326                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3642681                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6533                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145260468                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51743                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3739326                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190983675                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       13613083                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2199709                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25143003                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1121709                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145048218                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1288                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        431704                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       558101                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         9175                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    202961008                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    675964399                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    675964399                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34510302                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        32576                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16496                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3599118                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13960061                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7841302                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       292610                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1747461                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144532289                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        32575                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137176168                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        80496                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20074912                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41507222                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          415                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    236800517                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.579290                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.286576                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    178929038     75.56%     75.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24392604     10.30%     85.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12318957      5.20%     91.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7987095      3.37%     94.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6579701      2.78%     97.22% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2580184      1.09%     98.31% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3179238      1.34%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       780387      0.33%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        53313      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    236800517                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962605     75.35%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.35% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        145628     11.40%     86.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169328     13.25%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113741347     82.92%     82.92% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2007021      1.46%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13609249      9.92%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7802471      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137176168                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.524933                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1277561                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009313                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    512510910                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164640494                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133364098                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138453729                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       146184                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1808461                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           48                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          719                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       131736                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          556                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3739326                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       12865183                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       306884                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144564864                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1845                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13960061                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7841302                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16495                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        241112                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12536                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          719                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1135811                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1065193                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2201004                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134589121                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13480435                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2587047                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21282527                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19211299                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7802092                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.515033                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133367310                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133364098                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79211503                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213502186                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.510346                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371010                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22107649                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1929262                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    233061191                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.525469                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.377515                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    183288844     78.64%     78.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23324581     10.01%     88.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10819466      4.64%     93.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4825195      2.07%     95.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3650894      1.57%     96.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1542396      0.66%     97.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1533773      0.66%     98.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1099265      0.47%     98.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2976777      1.28%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    233061191                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2976777                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           374658426                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          292887430                       # The number of ROB writes
system.switch_cpus0.timesIdled                2841252                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               24520606                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.613211                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.613211                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.382671                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.382671                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608438844                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183768970                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      137932842                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               261321123                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        20697171                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     16921245                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2013234                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8465369                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8118806                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2119788                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        91159                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    199177790                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             116267457                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           20697171                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10238594                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24217864                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5592698                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7249655                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12201893                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2014624                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    234191117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.608783                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.950188                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       209973253     89.66%     89.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1162715      0.50%     90.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1769883      0.76%     90.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2423162      1.03%     91.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2488465      1.06%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2081427      0.89%     93.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1180729      0.50%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1737619      0.74%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        11373864      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    234191117                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.079202                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.444922                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       196877994                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      9569194                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         24151236                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        47113                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3545571                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3416170                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     142447302                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1308                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3545571                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       197436963                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1768792                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      6386085                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23649607                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1404090                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     142359572                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         1646                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        326025                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       555320                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         1236                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    197832129                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    662532511                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    662532511                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    170933870                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        26898251                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        39303                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22614                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4070468                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     13517668                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7411861                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       131464                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1613070                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         142164091                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39287                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        134808909                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        26027                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     16221519                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     38555796                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         5911                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    234191117                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.575636                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.265591                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    177188018     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23235487      9.92%     85.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12020767      5.13%     90.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9060948      3.87%     94.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7037675      3.01%     97.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2828782      1.21%     98.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1796167      0.77%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       908752      0.39%     99.95% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       114521      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    234191117                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          24070     10.06%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     10.06% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         88608     37.05%     47.11% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       126509     52.89%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    112941491     83.78%     83.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2091067      1.55%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.33% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16686      0.01%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.34% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12404323      9.20%     94.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7355342      5.46%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     134808909                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.515875                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             239187                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.001774                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    504074149                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    158425249                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    132786052                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     135048096                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       317271                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2238044                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           35                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          352                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       182154                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           56                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3545571                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1473713                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       133585                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    142203378                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        65249                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     13517668                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7411861                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22599                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         95465                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          352                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1171251                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1147470                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2318721                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    132977346                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     11696970                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1831563                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19050827                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18798603                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7353857                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.508866                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             132786266                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            132786052                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         76436896                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        204743187                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.508134                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.373331                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100106863                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123035501                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     19168892                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        33376                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2046295                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    230645546                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.533440                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.382677                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    180344259     78.19%     78.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24801764     10.75%     88.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      9426145      4.09%     93.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4549183      1.97%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3764552      1.63%     96.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2247857      0.97%     97.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1907449      0.83%     98.44% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       842985      0.37%     98.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2761352      1.20%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    230645546                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100106863                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123035501                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18509326                       # Number of memory references committed
system.switch_cpus1.commit.loads             11279619                       # Number of loads committed
system.switch_cpus1.commit.membars              16688                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17646233                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        110899756                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2510444                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2761352                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           370088587                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          287954566                       # The number of ROB writes
system.switch_cpus1.timesIdled                3108191                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               27130006                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100106863                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123035501                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100106863                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.610422                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.610422                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.383080                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.383080                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       599318221                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      184249798                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      132578413                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         33376                       # number of misc regfile writes
system.l2.replacements                         150034                       # number of replacements
system.l2.tagsinuse                        511.999146                       # Cycle average of tags in use
system.l2.total_refs                            22014                       # Total number of references to valid blocks.
system.l2.sampled_refs                         150546                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.146228                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            42.829448                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst      0.032027                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    297.904888                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst      0.038719                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    170.360373                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data              0.546989                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data              0.286701                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.083651                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000063                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.581845                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000076                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.332735                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.001068                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.000560                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999998                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         9424                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         1690                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   11114                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            23678                       # number of Writeback hits
system.l2.Writeback_hits::total                 23678                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         9424                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1690                       # number of demand (read+write) hits
system.l2.demand_hits::total                    11114                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         9424                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1690                       # number of overall hits
system.l2.overall_hits::total                   11114                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        86272                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        50893                       # number of ReadReq misses
system.l2.ReadReq_misses::total                137188                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            4                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   4                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        86272                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        50897                       # number of demand (read+write) misses
system.l2.demand_misses::total                 137192                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        86272                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        50897                       # number of overall misses
system.l2.overall_misses::total                137192                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      1467121                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data  14511548593                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1976999                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   8436949642                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     22951942355                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data       686787                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        686787                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      1467121                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data  14511548593                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1976999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   8437636429                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      22952629142                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      1467121                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data  14511548593                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1976999                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   8437636429                       # number of overall miss cycles
system.l2.overall_miss_latency::total     22952629142                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        95696                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        52583                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              148302                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        23678                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             23678                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 4                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        95696                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        52587                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               148306                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        95696                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        52587                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              148306                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.901521                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.967860                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.925058                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.901521                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.967863                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.925060                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.901521                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.967863                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.925060                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 146712.100000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 168206.933802                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 152076.846154                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 165778.194290                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 167302.842486                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 171696.750000                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 171696.750000                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 146712.100000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 168206.933802                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 152076.846154                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 165778.659430                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 167302.970596                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 146712.100000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 168206.933802                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 152076.846154                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 165778.659430                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 167302.970596                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                21445                       # number of writebacks
system.l2.writebacks::total                     21445                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        86272                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        50893                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total           137188                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data            4                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              4                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        86272                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        50897                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            137192                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        86272                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        50897                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           137192                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       884511                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data   9491290759                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1219892                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   5471353242                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  14964748404                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data       453169                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       453169                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       884511                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data   9491290759                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1219892                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   5471806411                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14965201573                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       884511                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data   9491290759                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1219892                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   5471806411                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14965201573                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.901521                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.967860                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.925058                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.901521                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.967863                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.925060                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.901521                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.967863                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.925060                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 88451.100000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 110015.888805                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 93837.846154                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 107506.989999                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 109082.050937                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 113292.250000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 113292.250000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 88451.100000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 110015.888805                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 93837.846154                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 107507.444663                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 109082.173691                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 88451.100000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 110015.888805                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 93837.846154                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 107507.444663                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 109082.173691                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               546.859123                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011811358                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   547                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1849746.541133                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.859123                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015800                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.876377                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11803708                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11803708                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11803708                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11803708                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11803708                       # number of overall hits
system.cpu0.icache.overall_hits::total       11803708                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1660942                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1660942                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1660942                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1660942                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1660942                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1660942                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11803718                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11803718                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11803718                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11803718                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11803718                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11803718                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 166094.200000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 166094.200000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 166094.200000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 166094.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 166094.200000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 166094.200000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1555942                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1555942                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1555942                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1555942                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1555942                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1555942                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 155594.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 155594.200000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 155594.200000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 155594.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 155594.200000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 155594.200000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 95696                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190967103                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 95952                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1990.235774                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.609961                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.390039                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916445                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083555                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10382970                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10382970                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677212                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677212                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16348                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16348                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18060182                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18060182                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18060182                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18060182                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       399786                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       399786                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          100                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       399886                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        399886                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       399886                       # number of overall misses
system.cpu0.dcache.overall_misses::total       399886                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  67950430723                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  67950430723                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      9666771                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      9666771                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  67960097494                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  67960097494                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  67960097494                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  67960097494                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10782756                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10782756                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16348                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16348                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18460068                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18460068                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18460068                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18460068                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037076                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037076                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021662                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021662                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021662                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021662                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 169967.009157                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 169967.009157                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 96667.710000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 96667.710000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 169948.679109                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 169948.679109                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 169948.679109                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 169948.679109                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8018                       # number of writebacks
system.cpu0.dcache.writebacks::total             8018                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       304090                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       304090                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       304190                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       304190                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       304190                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       304190                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        95696                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        95696                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        95696                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        95696                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        95696                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        95696                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  15851131953                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  15851131953                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  15851131953                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  15851131953                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  15851131953                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  15851131953                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008875                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008875                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005184                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005184                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005184                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005184                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 165640.486050                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 165640.486050                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 165640.486050                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 165640.486050                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 165640.486050                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 165640.486050                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               492.997357                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015514141                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   493                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2059866.411765                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997357                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          480                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.769231                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.790060                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12201874                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12201874                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12201874                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12201874                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12201874                       # number of overall hits
system.cpu1.icache.overall_hits::total       12201874                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2816822                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2816822                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2816822                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2816822                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2816822                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2816822                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12201893                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12201893                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12201893                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12201893                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12201893                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12201893                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 148253.789474                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 148253.789474                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 148253.789474                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 148253.789474                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 148253.789474                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 148253.789474                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            6                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            6                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2085099                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2085099                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2085099                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2085099                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2085099                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2085099                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 160392.230769                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 160392.230769                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 160392.230769                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 160392.230769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 160392.230769                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 160392.230769                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 52587                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               172366889                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 52843                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3261.867967                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.238336                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.761664                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.911087                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.088913                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      8581704                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8581704                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7192484                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7192484                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17569                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17569                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16688                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16688                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     15774188                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        15774188                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     15774188                       # number of overall hits
system.cpu1.dcache.overall_hits::total       15774188                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       149818                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       149818                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2844                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2844                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       152662                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        152662                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       152662                       # number of overall misses
system.cpu1.dcache.overall_misses::total       152662                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  27940054509                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  27940054509                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data    422619990                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    422619990                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  28362674499                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  28362674499                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  28362674499                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  28362674499                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      8731522                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      8731522                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7195328                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7195328                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17569                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17569                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16688                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16688                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     15926850                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     15926850                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     15926850                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     15926850                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017158                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017158                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000395                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000395                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009585                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009585                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009585                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009585                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 186493.308608                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 186493.308608                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 148600.559072                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 148600.559072                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 185787.389783                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 185787.389783                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 185787.389783                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 185787.389783                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       583900                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              6                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 97316.666667                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        15660                       # number of writebacks
system.cpu1.dcache.writebacks::total            15660                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        97235                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        97235                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         2840                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         2840                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       100075                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       100075                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       100075                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       100075                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        52583                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        52583                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        52587                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        52587                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        52587                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        52587                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8997306473                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8997306473                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       719987                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       719987                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8998026460                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8998026460                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8998026460                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8998026460                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006022                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006022                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003302                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003302                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003302                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003302                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 171106.754521                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 171106.754521                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 179996.750000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 179996.750000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 171107.430734                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 171107.430734                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 171107.430734                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 171107.430734                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
