// Seed: 1953291086
module module_0 #(
    parameter id_3 = 32'd31,
    parameter id_4 = 32'd53
) ();
  logic [7:0]["" : 1] id_1;
  wire id_2;
  wire _id_3;
  always @(posedge -1 or posedge -1);
  task _id_4;
    id_1[1'h0] <= 1;
  endtask
  wire [1 : 1] id_5;
  logic [1 : id_4] id_6;
  ;
  static logic [id_3 : -1] id_7;
  logic id_8;
  ;
  wire id_9;
endmodule
module module_1 (
    input wand id_0,
    input uwire id_1,
    output supply0 id_2,
    input wire id_3,
    input wire id_4,
    input wand id_5,
    input tri id_6,
    input supply1 id_7
    , id_9, id_10
);
  wire [-1 : 1] id_11 = id_3;
  module_0 modCall_1 ();
endmodule
