============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Dec 22 2022  11:42:33 am
  Module:                 uart_top
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


 	 External Delays & Exceptions
	 ---------------------------- 
                                          Rise      Fall                  Ext Delay                Exception  
           Port             Dir  Clock   Delay     Delay                   Object                 Object/Type 
--------------------------------------------------------------------------------------------------------------
 clk_a                      in   clk_a       0.0  no_value  create_clock_delay_domain_1_clk_a_R_0         N/A 
                                 clk_a  no_value       0.0  create_clock_delay_domain_1_clk_a_F_0             
 reset_a                    in   N/A         N/A       N/A  N/A                                           N/A 
 tx_parallel_data_in_a[7]   in   clk_a    6000.0    6000.0  in_del                                        N/A 
 tx_parallel_data_in_a[6]   in   clk_a    6000.0    6000.0  in_del_1_1                                    N/A 
 tx_parallel_data_in_a[5]   in   clk_a    6000.0    6000.0  in_del_2_1                                    N/A 
 tx_parallel_data_in_a[4]   in   clk_a    6000.0    6000.0  in_del_3_1                                    N/A 
 tx_parallel_data_in_a[3]   in   clk_a    6000.0    6000.0  in_del_4_1                                    N/A 
 tx_parallel_data_in_a[2]   in   clk_a    6000.0    6000.0  in_del_5_1                                    N/A 
 tx_parallel_data_in_a[1]   in   clk_a    6000.0    6000.0  in_del_6_1                                    N/A 
 tx_parallel_data_in_a[0]   in   clk_a    6000.0    6000.0  in_del_7_1                                    N/A 
 tx_data_wr_enable_in_a     in   clk_a    6000.0    6000.0  in_del_8_1                                    N/A 
 rx_data_rd_enable_in_a     in   clk_a    6000.0    6000.0  in_del_9_1                                    N/A 
 clk_b                      in   clk_b       0.0  no_value  create_clock_delay_domain_1_clk_b_R_0         N/A 
                                 clk_b  no_value       0.0  create_clock_delay_domain_1_clk_b_F_0             
 reset_b                    in   N/A         N/A       N/A  N/A                                           N/A 
 tx_parallel_data_in_b[7]   in   clk_b    6000.0    6000.0  in_del_10_1                                   N/A 
 tx_parallel_data_in_b[6]   in   clk_b    6000.0    6000.0  in_del_11_1                                   N/A 
 tx_parallel_data_in_b[5]   in   clk_b    6000.0    6000.0  in_del_12_1                                   N/A 
 tx_parallel_data_in_b[4]   in   clk_b    6000.0    6000.0  in_del_13_1                                   N/A 
 tx_parallel_data_in_b[3]   in   clk_b    6000.0    6000.0  in_del_14_1                                   N/A 
 tx_parallel_data_in_b[2]   in   clk_b    6000.0    6000.0  in_del_15_1                                   N/A 
 tx_parallel_data_in_b[1]   in   clk_b    6000.0    6000.0  in_del_16_1                                   N/A 
 tx_parallel_data_in_b[0]   in   clk_b    6000.0    6000.0  in_del_17_1                                   N/A 
 tx_data_wr_enable_in_b     in   clk_b    6000.0    6000.0  in_del_18_1                                   N/A 
 rx_data_rd_enable_in_b     in   clk_b    6000.0    6000.0  in_del_19_1                                   N/A 
 SE                         in   N/A         N/A       N/A  N/A                                           N/A 
 tx_busy_out_a              out  clk_a    6000.0    6000.0  ou_del                                        N/A 
 rx_full_a                  out  clk_b    6000.0    6000.0  ou_del_32_1                                   N/A 
 rx_parallel_data_out_a[7]  out  clk_a    6000.0    6000.0  ou_del_21_1                                   N/A 
 rx_parallel_data_out_a[6]  out  clk_a    6000.0    6000.0  ou_del_22_1                                   N/A 
 rx_parallel_data_out_a[5]  out  clk_a    6000.0    6000.0  ou_del_23_1                                   N/A 
 rx_parallel_data_out_a[4]  out  clk_a    6000.0    6000.0  ou_del_24_1                                   N/A 
 rx_parallel_data_out_a[3]  out  clk_a    6000.0    6000.0  ou_del_25_1                                   N/A 
 rx_parallel_data_out_a[2]  out  clk_a    6000.0    6000.0  ou_del_26_1                                   N/A 
 rx_parallel_data_out_a[1]  out  clk_a    6000.0    6000.0  ou_del_27_1                                   N/A 
 rx_parallel_data_out_a[0]  out  clk_a    6000.0    6000.0  ou_del_28_1                                   N/A 
 rx_parity_error_a          out  clk_a    6000.0    6000.0  ou_del_29_1                                   N/A 
 rx_stop_bit_error_a        out  clk_a    6000.0    6000.0  ou_del_30_1                                   N/A 
 tx_busy_out_b              out  clk_b    6000.0    6000.0  ou_del_31_1                                   N/A 
 rx_full_b                  out  N/A         N/A       N/A  N/A                                           N/A 
 rx_parallel_data_out_b[7]  out  clk_b    6000.0    6000.0  ou_del_33_1                                   N/A 
 rx_parallel_data_out_b[6]  out  clk_b    6000.0    6000.0  ou_del_34_1                                   N/A 
 rx_parallel_data_out_b[5]  out  clk_b    6000.0    6000.0  ou_del_35_1                                   N/A 
 rx_parallel_data_out_b[4]  out  clk_b    6000.0    6000.0  ou_del_36_1                                   N/A 
 rx_parallel_data_out_b[3]  out  clk_b    6000.0    6000.0  ou_del_37_1                                   N/A 
 rx_parallel_data_out_b[2]  out  clk_b    6000.0    6000.0  ou_del_38_1                                   N/A 
 rx_parallel_data_out_b[1]  out  clk_b    6000.0    6000.0  ou_del_39_1                                   N/A 
 rx_parallel_data_out_b[0]  out  clk_b    6000.0    6000.0  ou_del_40_1                                   N/A 
 rx_parity_error_b          out  clk_b    6000.0    6000.0  ou_del_41_1                                   N/A 
 rx_stop_bit_error_b        out  clk_b    6000.0    6000.0  ou_del_42_1                                   N/A 


 	 External Loads 
	 -------------- 
                                     Pin      Wire Fanout 
           Port             Dir      Cap      Cap   Load  
----------------------------------------------------------
 clk_a                      in          16.4   0.0        
 reset_a                    in   29.2r/28.2f  58.3        
 tx_parallel_data_in_a[7]   in           0.2   1.6        
 tx_parallel_data_in_a[6]   in           0.4   1.6        
 tx_parallel_data_in_a[5]   in           0.4   1.6        
 tx_parallel_data_in_a[4]   in           0.4   1.6        
 tx_parallel_data_in_a[3]   in           0.4   1.6        
 tx_parallel_data_in_a[2]   in           0.4   1.6        
 tx_parallel_data_in_a[1]   in           0.4   1.6        
 tx_parallel_data_in_a[0]   in           0.4   1.6        
 tx_data_wr_enable_in_a     in     2.6r/2.2f   6.3        
 rx_data_rd_enable_in_a     in     3.6r/3.5f   7.9        
 clk_b                      in          16.4   0.0        
 reset_b                    in   29.2r/28.2f  58.3        
 tx_parallel_data_in_b[7]   in           0.2   1.6        
 tx_parallel_data_in_b[6]   in           0.4   1.6        
 tx_parallel_data_in_b[5]   in           0.4   1.6        
 tx_parallel_data_in_b[4]   in           0.4   1.6        
 tx_parallel_data_in_b[3]   in           0.4   1.6        
 tx_parallel_data_in_b[2]   in           0.4   1.6        
 tx_parallel_data_in_b[1]   in           0.4   1.6        
 tx_parallel_data_in_b[0]   in           0.4   1.6        
 tx_data_wr_enable_in_b     in     2.6r/2.2f   6.3        
 rx_data_rd_enable_in_b     in     3.6r/3.5f   7.9        
 SE                         in           0.0   0.0        
 tx_busy_out_a              out        200.0   1.6    2.0 
 rx_full_a                  out        200.0   1.6    2.0 
 rx_parallel_data_out_a[7]  out        200.0   1.6    2.0 
 rx_parallel_data_out_a[6]  out        200.0   1.6    2.0 
 rx_parallel_data_out_a[5]  out        200.0   1.6    2.0 
 rx_parallel_data_out_a[4]  out        200.0   1.6    2.0 
 rx_parallel_data_out_a[3]  out        200.0   1.6    2.0 
 rx_parallel_data_out_a[2]  out        200.0   1.6    2.0 
 rx_parallel_data_out_a[1]  out        200.0   1.6    2.0 
 rx_parallel_data_out_a[0]  out        200.0   1.6    2.0 
 rx_parity_error_a          out        200.0   1.6    2.0 
 rx_stop_bit_error_a        out        200.0   1.6    2.0 
 tx_busy_out_b              out        200.0   1.6    2.0 
 rx_full_b                  out        200.0   1.6    2.0 
 rx_parallel_data_out_b[7]  out        200.0   1.6    2.0 
 rx_parallel_data_out_b[6]  out        200.0   1.6    2.0 
 rx_parallel_data_out_b[5]  out        200.0   1.6    2.0 
 rx_parallel_data_out_b[4]  out        200.0   1.6    2.0 
 rx_parallel_data_out_b[3]  out        200.0   1.6    2.0 
 rx_parallel_data_out_b[2]  out        200.0   1.6    2.0 
 rx_parallel_data_out_b[1]  out        200.0   1.6    2.0 
 rx_parallel_data_out_b[0]  out        200.0   1.6    2.0 
 rx_parity_error_b          out        200.0   1.6    2.0 
 rx_stop_bit_error_b        out        200.0   1.6    2.0 


 	 External Driver/Slew
	 -------------------- 
                                External External                   Timing 
                                 Driver   Driver    Slew     Slew    Case   Ideal  
           Port             Dir Max-Rise Max-Fall Max-Rise Max-Fall  Value  Driver 
-----------------------------------------------------------------------------------
 clk_a                      in                         0.0      0.0         false  
 reset_a                    in                         0.0      0.0         false  
 tx_parallel_data_in_a[7]   in                         0.0      0.0         false  
 tx_parallel_data_in_a[6]   in                         0.0      0.0         false  
 tx_parallel_data_in_a[5]   in                         0.0      0.0         false  
 tx_parallel_data_in_a[4]   in                         0.0      0.0         false  
 tx_parallel_data_in_a[3]   in                         0.0      0.0         false  
 tx_parallel_data_in_a[2]   in                         0.0      0.0         false  
 tx_parallel_data_in_a[1]   in                         0.0      0.0         false  
 tx_parallel_data_in_a[0]   in                         0.0      0.0         false  
 tx_data_wr_enable_in_a     in                         0.0      0.0         false  
 rx_data_rd_enable_in_a     in                         0.0      0.0         false  
 clk_b                      in                         0.0      0.0         false  
 reset_b                    in                         0.0      0.0         false  
 tx_parallel_data_in_b[7]   in                         0.0      0.0         false  
 tx_parallel_data_in_b[6]   in                         0.0      0.0         false  
 tx_parallel_data_in_b[5]   in                         0.0      0.0         false  
 tx_parallel_data_in_b[4]   in                         0.0      0.0         false  
 tx_parallel_data_in_b[3]   in                         0.0      0.0         false  
 tx_parallel_data_in_b[2]   in                         0.0      0.0         false  
 tx_parallel_data_in_b[1]   in                         0.0      0.0         false  
 tx_parallel_data_in_b[0]   in                         0.0      0.0         false  
 tx_data_wr_enable_in_b     in                         0.0      0.0         false  
 rx_data_rd_enable_in_b     in                         0.0      0.0         false  
 SE                         in                         0.0      0.0         false  
 tx_busy_out_a              out                      228.1    298.3         false  
 rx_full_a                  out                      228.2    298.3         false  
 rx_parallel_data_out_a[7]  out                      228.1    298.3         false  
 rx_parallel_data_out_a[6]  out                      228.1    298.3         false  
 rx_parallel_data_out_a[5]  out                      228.1    298.3         false  
 rx_parallel_data_out_a[4]  out                      228.1    298.3         false  
 rx_parallel_data_out_a[3]  out                      228.1    298.3         false  
 rx_parallel_data_out_a[2]  out                      228.1    298.3         false  
 rx_parallel_data_out_a[1]  out                      228.1    298.3         false  
 rx_parallel_data_out_a[0]  out                      228.1    298.3         false  
 rx_parity_error_a          out                      228.1    298.3         false  
 rx_stop_bit_error_a        out                      228.0    298.3         false  
 tx_busy_out_b              out                      228.1    298.3         false  
 rx_full_b                  out                      228.2    298.3         false  
 rx_parallel_data_out_b[7]  out                      228.1    298.3         false  
 rx_parallel_data_out_b[6]  out                      228.1    298.3         false  
 rx_parallel_data_out_b[5]  out                      228.1    298.3         false  
 rx_parallel_data_out_b[4]  out                      228.1    298.3         false  
 rx_parallel_data_out_b[3]  out                      228.1    298.3         false  
 rx_parallel_data_out_b[2]  out                      228.1    298.3         false  
 rx_parallel_data_out_b[1]  out                      228.1    298.3         false  
 rx_parallel_data_out_b[0]  out                      228.1    298.3         false  
 rx_parity_error_b          out                      228.1    298.3         false  
 rx_stop_bit_error_b        out                      228.0    298.3         false  
