
/*******************************************************************
*
* CAUTION: This file is automatically generated by HSI.
* Version: 2019.2
* DO NOT EDIT.
*
* Copyright (C) 2010-2021 Xilinx, Inc. All Rights Reserved.*
*Permission is hereby granted, free of charge, to any person obtaining a copy
*of this software and associated documentation files (the Software), to deal
*in the Software without restriction, including without limitation the rights
*to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
*copies of the Software, and to permit persons to whom the Software is
*furnished to do so, subject to the following conditions:
*
*The above copyright notice and this permission notice shall be included in
*all copies or substantial portions of the Software.
* 
*THE SOFTWARE IS PROVIDED AS IS, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
*IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
*FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL 
*THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
*WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT
*OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
*

* 
* Description: Driver configuration
*
*******************************************************************/

#include "xparameters.h"
#include "xbram.h"

/*
* The configuration table for devices
*/

XBram_Config XBram_ConfigTable[] =
{
	{
		XPAR_AXI_BRAM_CTRL_0_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_0_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_0_ECC,
		XPAR_AXI_BRAM_CTRL_0_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_0_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_0_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_0_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_0_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_0_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_0_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_0_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_0_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_0_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_0_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_0_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_1_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_1_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_1_ECC,
		XPAR_AXI_BRAM_CTRL_1_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_1_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_1_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_1_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_1_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_1_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_1_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_1_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_1_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_1_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_1_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_1_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_10_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_10_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_10_ECC,
		XPAR_AXI_BRAM_CTRL_10_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_10_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_10_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_10_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_10_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_10_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_10_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_10_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_10_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_10_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_10_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_10_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_11_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_11_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_11_ECC,
		XPAR_AXI_BRAM_CTRL_11_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_11_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_11_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_11_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_11_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_11_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_11_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_11_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_11_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_11_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_11_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_11_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_12_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_12_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_12_ECC,
		XPAR_AXI_BRAM_CTRL_12_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_12_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_12_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_12_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_12_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_12_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_12_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_12_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_12_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_12_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_12_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_12_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_13_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_13_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_13_ECC,
		XPAR_AXI_BRAM_CTRL_13_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_13_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_13_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_13_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_13_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_13_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_13_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_13_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_13_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_13_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_13_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_13_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_14_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_14_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_14_ECC,
		XPAR_AXI_BRAM_CTRL_14_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_14_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_14_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_14_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_14_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_14_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_14_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_14_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_14_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_14_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_14_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_14_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_15_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_15_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_15_ECC,
		XPAR_AXI_BRAM_CTRL_15_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_15_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_15_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_15_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_15_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_15_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_15_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_15_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_15_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_15_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_15_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_15_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_16_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_16_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_16_ECC,
		XPAR_AXI_BRAM_CTRL_16_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_16_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_16_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_16_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_16_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_16_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_16_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_16_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_16_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_16_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_16_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_16_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_17_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_17_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_17_ECC,
		XPAR_AXI_BRAM_CTRL_17_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_17_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_17_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_17_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_17_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_17_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_17_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_17_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_17_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_17_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_17_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_17_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_18_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_18_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_18_ECC,
		XPAR_AXI_BRAM_CTRL_18_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_18_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_18_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_18_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_18_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_18_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_18_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_18_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_18_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_18_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_18_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_18_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_19_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_19_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_19_ECC,
		XPAR_AXI_BRAM_CTRL_19_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_19_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_19_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_19_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_19_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_19_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_19_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_19_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_19_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_19_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_19_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_19_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_2_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_2_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_2_ECC,
		XPAR_AXI_BRAM_CTRL_2_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_2_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_2_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_2_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_2_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_2_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_2_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_2_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_2_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_2_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_2_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_2_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_20_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_20_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_20_ECC,
		XPAR_AXI_BRAM_CTRL_20_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_20_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_20_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_20_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_20_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_20_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_20_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_20_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_20_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_20_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_20_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_20_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_21_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_21_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_21_ECC,
		XPAR_AXI_BRAM_CTRL_21_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_21_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_21_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_21_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_21_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_21_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_21_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_21_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_21_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_21_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_21_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_21_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_3_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_3_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_3_ECC,
		XPAR_AXI_BRAM_CTRL_3_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_3_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_3_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_3_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_3_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_3_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_3_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_3_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_3_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_3_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_3_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_3_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_4_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_4_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_4_ECC,
		XPAR_AXI_BRAM_CTRL_4_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_4_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_4_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_4_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_4_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_4_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_4_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_4_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_4_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_4_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_4_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_4_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_5_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_5_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_5_ECC,
		XPAR_AXI_BRAM_CTRL_5_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_5_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_5_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_5_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_5_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_5_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_5_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_5_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_5_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_5_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_5_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_5_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_6_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_6_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_6_ECC,
		XPAR_AXI_BRAM_CTRL_6_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_6_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_6_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_6_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_6_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_6_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_6_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_6_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_6_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_6_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_6_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_6_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_7_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_7_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_7_ECC,
		XPAR_AXI_BRAM_CTRL_7_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_7_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_7_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_7_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_7_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_7_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_7_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_7_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_7_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_7_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_7_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_7_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_8_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_8_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_8_ECC,
		XPAR_AXI_BRAM_CTRL_8_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_8_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_8_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_8_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_8_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_8_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_8_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_8_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_8_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_8_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_8_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_8_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_AXI_BRAM_CTRL_9_DEVICE_ID,
		XPAR_AXI_BRAM_CTRL_9_DATA_WIDTH,
		XPAR_AXI_BRAM_CTRL_9_ECC,
		XPAR_AXI_BRAM_CTRL_9_FAULT_INJECT,
		XPAR_AXI_BRAM_CTRL_9_CE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_9_UE_FAILING_REGISTERS,
		0,
		XPAR_AXI_BRAM_CTRL_9_ECC_STATUS_REGISTERS,
		XPAR_AXI_BRAM_CTRL_9_CE_COUNTER_WIDTH,
		XPAR_AXI_BRAM_CTRL_9_ECC_ONOFF_REGISTER,
		XPAR_AXI_BRAM_CTRL_9_ECC_ONOFF_RESET_VALUE,
		XPAR_AXI_BRAM_CTRL_9_WRITE_ACCESS,
		XPAR_AXI_BRAM_CTRL_9_S_AXI_BASEADDR,
		XPAR_AXI_BRAM_CTRL_9_S_AXI_HIGHADDR,
		XPAR_AXI_BRAM_CTRL_9_S_AXI_CTRL_BASEADDR,
		XPAR_AXI_BRAM_CTRL_9_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_MICROBLAZE_0_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_DEVICE_ID,
		XPAR_MICROBLAZE_0_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_DATA_WIDTH,
		XPAR_MICROBLAZE_0_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_ECC,
		XPAR_MICROBLAZE_0_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_FAULT_INJECT,
		XPAR_MICROBLAZE_0_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_CE_FAILING_REGISTERS,
		XPAR_MICROBLAZE_0_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_CE_FAILING_REGISTERS,
		XPAR_MICROBLAZE_0_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_UE_FAILING_REGISTERS,
		XPAR_MICROBLAZE_0_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_UE_FAILING_REGISTERS,
		XPAR_MICROBLAZE_0_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_ECC_STATUS_REGISTERS,
		XPAR_MICROBLAZE_0_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_CE_COUNTER_WIDTH,
		XPAR_MICROBLAZE_0_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_ECC_ONOFF_REGISTER,
		XPAR_MICROBLAZE_0_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_ECC_ONOFF_RESET_VALUE,
		XPAR_MICROBLAZE_0_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_WRITE_ACCESS,
		XPAR_MICROBLAZE_0_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_BASEADDR,
		XPAR_MICROBLAZE_0_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_HIGHADDR,
		XPAR_MICROBLAZE_0_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_S_AXI_CTRL_BASEADDR,
		XPAR_MICROBLAZE_0_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_S_AXI_CTRL_HIGHADDR
	},
	{
		XPAR_MICROBLAZE_0_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_DEVICE_ID,
		XPAR_MICROBLAZE_0_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_DATA_WIDTH,
		XPAR_MICROBLAZE_0_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_ECC,
		XPAR_MICROBLAZE_0_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_FAULT_INJECT,
		XPAR_MICROBLAZE_0_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_CE_FAILING_REGISTERS,
		XPAR_MICROBLAZE_0_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_CE_FAILING_REGISTERS,
		XPAR_MICROBLAZE_0_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_UE_FAILING_REGISTERS,
		XPAR_MICROBLAZE_0_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_UE_FAILING_REGISTERS,
		XPAR_MICROBLAZE_0_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_ECC_STATUS_REGISTERS,
		XPAR_MICROBLAZE_0_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_CE_COUNTER_WIDTH,
		XPAR_MICROBLAZE_0_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_ECC_ONOFF_REGISTER,
		XPAR_MICROBLAZE_0_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_ECC_ONOFF_RESET_VALUE,
		XPAR_MICROBLAZE_0_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_WRITE_ACCESS,
		XPAR_MICROBLAZE_0_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_BASEADDR,
		XPAR_MICROBLAZE_0_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_HIGHADDR,
		XPAR_MICROBLAZE_0_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_S_AXI_CTRL_BASEADDR,
		XPAR_MICROBLAZE_0_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_S_AXI_CTRL_HIGHADDR
	}
};


