module top_module(
    input a,
    input b,
    input sel_b1,
    input sel_b2,
    output wire out_assign,
    output reg out_always   ); 
    
    //assign的對象必須宣告為wire的形式
    assign out_assign = (sel_b1&sel_b2)?b:a;
    
    //always宣告的形式必須為reg的形式
    always@(*) begin
        if(sel_b1&sel_b2) begin
            out_always = b;
        end
        else begin
            out_always = a;
        end
    end
endmodule
