{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 456, "design__inferred_latch__count": 0, "design__instance__count": 10495, "design__instance__area": 137314, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 180, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 3, "power__internal__total": 0.01537256222218275, "power__switching__total": 0.006247567944228649, "power__leakage__total": 1.6183433615424292e-07, "power__total": 0.021620292216539383, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.311192830312731, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.32336564896589937, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.37086879061959216, "timing__setup__ws__corner:nom_tt_025C_1v80": 2.570747687488641, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.370869, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 6.046193, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 44, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 180, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 3, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.34701439925996974, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.36311285561693485, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.4233227221914382, "timing__setup__ws__corner:nom_ss_100C_1v60": -1.9978232966763585, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": -42.51266126128667, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": -1.9978232966763585, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.993564, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 42, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.482508, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 180, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 3, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.29301303879263685, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.3021258606587908, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.13515811075118914, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.352344385862908, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.135158, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 7.351342, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 97, "design__max_fanout_violation__count": 180, "design__max_cap_violation__count": 3, "clock__skew__worst_hold": -0.2882394682298015, "clock__skew__worst_setup": 0.29693234822501424, "timing__hold__ws": 0.1290620979951703, "timing__setup__ws": -2.3150957361994555, "timing__hold__tns": 0, "timing__setup__tns": -53.49176186736854, "timing__hold__wns": 0, "timing__setup__wns": -2.3150957361994555, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.129062, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 116, "timing__setup_r2r__ws": 2.281996, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 446.065 456.785", "design__core__bbox": "5.52 10.88 440.22 443.36", "design__io": 78, "design__die__area": 203756, "design__core__area": 187999, "design__instance__count__stdcell": 13151, "design__instance__area__stdcell": 140637, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.748075, "design__instance__utilization__stdcell": 0.748075, "design__rows": 159, "design__rows:unithd": 159, "design__sites": 150255, "design__sites:unithd": 150255, "design__instance__count__class:inverter": 15, "design__instance__area__class:inverter": 57.5552, "design__instance__count__class:sequential_cell": 2510, "design__instance__area__class:sequential_cell": 50531, "design__instance__count__class:multi_input_combinational_cell": 4140, "design__instance__area__class:multi_input_combinational_cell": 51191.6, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 76, "design__io__hpwl": 9259944, "design__instance__count__class:timing_repair_buffer": 3416, "design__instance__area__class:timing_repair_buffer": 30767, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 328344, "design__violations": 0, "design__instance__count__class:clock_buffer": 204, "design__instance__area__class:clock_buffer": 2781.42, "design__instance__count__class:clock_inverter": 137, "design__instance__area__class:clock_inverter": 1802.98, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 2410, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 49, "design__instance__count__class:antenna_cell": 73, "design__instance__area__class:antenna_cell": 182.675, "route__net": 10304, "route__net__special": 2, "route__drc_errors__iter:0": 423, "route__wirelength__iter:0": 392449, "route__drc_errors__iter:1": 233, "route__wirelength__iter:1": 392416, "route__drc_errors__iter:2": 203, "route__wirelength__iter:2": 392420, "route__drc_errors__iter:3": 7, "route__wirelength__iter:3": 392386, "route__drc_errors__iter:4": 0, "route__wirelength__iter:4": 392380, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 392095, "route__drc_errors": 0, "route__wirelength": 392380, "route__vias": 81093, "route__vias__singlecut": 81093, "route__vias__multicut": 0, "design__disconnected_pin__count": 12, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1165.76, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 170, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 170, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 170, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 180, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 3, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.30432277004205194, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.3157376394148725, "timing__hold__ws__corner:min_tt_025C_1v80": 0.3619520341451321, "timing__setup__ws__corner:min_tt_025C_1v80": 2.7539895587962473, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.361952, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 6.161792, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 170, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 27, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 180, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 3, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.33474909902623445, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.3494401256150774, "timing__hold__ws__corner:min_ss_100C_1v60": 0.4893070531693593, "timing__setup__ws__corner:min_ss_100C_1v60": -1.6432482506492863, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": -31.866904683686904, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": -1.6432482506492863, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.978033, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 32, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.693905, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 170, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 180, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 3, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2882394682298015, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.29693234822501424, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.1290620979951703, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.481768416574343, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.129062, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 7.426876, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 170, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 180, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 3, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.31629652570127514, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.32849421335089857, "timing__hold__ws__corner:max_tt_025C_1v80": 0.37790793786170374, "timing__setup__ws__corner:max_tt_025C_1v80": 2.4049172223240545, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.377908, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 5.933439, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 170, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 97, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 180, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 3, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.3540643156657247, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.37107826195468757, "timing__hold__ws__corner:max_ss_100C_1v60": 0.3905018641200222, "timing__setup__ws__corner:max_ss_100C_1v60": -2.3150957361994555, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": -53.49176186736854, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": -2.3150957361994555, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.005282, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 42, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 2.281996, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 170, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 180, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 3, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.29728345626648195, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.3059863282691989, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.14037260640072458, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.229428038616667, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.140373, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 7.277623, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 170, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 170, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79833, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79973, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00167448, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00154212, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000265883, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00154212, "design_powergrid__voltage__worst": 0.00154212, "design_powergrid__voltage__worst__net:VPWR": 1.79833, "design_powergrid__drop__worst": 0.00167448, "design_powergrid__drop__worst__net:VPWR": 0.00167448, "design_powergrid__voltage__worst__net:VGND": 0.00154212, "design_powergrid__drop__worst__net:VGND": 0.00154212, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000273, "ir__drop__worst": 0.00167, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}