
Magisterka.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016c2c  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000830  08016e10  08016e10  00017e10  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08017640  08017640  000193c8  2**0
                  CONTENTS
  4 .ARM          00000008  08017640  08017640  00018640  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08017648  08017648  000193c8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08017648  08017648  00018648  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801764c  0801764c  0001864c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000003c8  20000000  08017650  00019000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002324  200003c8  08017a18  000193c8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200026ec  08017a18  000196ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000193c8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025b09  00000000  00000000  000193f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004eb9  00000000  00000000  0003ef01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001f40  00000000  00000000  00043dc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001816  00000000  00000000  00045d00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002d58d  00000000  00000000  00047516  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00026838  00000000  00000000  00074aa3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011f322  00000000  00000000  0009b2db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001ba5fd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009fe0  00000000  00000000  001ba640  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000053  00000000  00000000  001c4620  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200003c8 	.word	0x200003c8
 80001fc:	00000000 	.word	0x00000000
 8000200:	08016df4 	.word	0x08016df4

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200003cc 	.word	0x200003cc
 800021c:	08016df4 	.word	0x08016df4

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9a0 	b.w	8001030 <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	460c      	mov	r4, r1
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d14e      	bne.n	8000e1e <__udivmoddi4+0xaa>
 8000d80:	4694      	mov	ip, r2
 8000d82:	458c      	cmp	ip, r1
 8000d84:	4686      	mov	lr, r0
 8000d86:	fab2 f282 	clz	r2, r2
 8000d8a:	d962      	bls.n	8000e52 <__udivmoddi4+0xde>
 8000d8c:	b14a      	cbz	r2, 8000da2 <__udivmoddi4+0x2e>
 8000d8e:	f1c2 0320 	rsb	r3, r2, #32
 8000d92:	4091      	lsls	r1, r2
 8000d94:	fa20 f303 	lsr.w	r3, r0, r3
 8000d98:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d9c:	4319      	orrs	r1, r3
 8000d9e:	fa00 fe02 	lsl.w	lr, r0, r2
 8000da2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000da6:	fa1f f68c 	uxth.w	r6, ip
 8000daa:	fbb1 f4f7 	udiv	r4, r1, r7
 8000dae:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000db2:	fb07 1114 	mls	r1, r7, r4, r1
 8000db6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dba:	fb04 f106 	mul.w	r1, r4, r6
 8000dbe:	4299      	cmp	r1, r3
 8000dc0:	d90a      	bls.n	8000dd8 <__udivmoddi4+0x64>
 8000dc2:	eb1c 0303 	adds.w	r3, ip, r3
 8000dc6:	f104 30ff 	add.w	r0, r4, #4294967295
 8000dca:	f080 8112 	bcs.w	8000ff2 <__udivmoddi4+0x27e>
 8000dce:	4299      	cmp	r1, r3
 8000dd0:	f240 810f 	bls.w	8000ff2 <__udivmoddi4+0x27e>
 8000dd4:	3c02      	subs	r4, #2
 8000dd6:	4463      	add	r3, ip
 8000dd8:	1a59      	subs	r1, r3, r1
 8000dda:	fa1f f38e 	uxth.w	r3, lr
 8000dde:	fbb1 f0f7 	udiv	r0, r1, r7
 8000de2:	fb07 1110 	mls	r1, r7, r0, r1
 8000de6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dea:	fb00 f606 	mul.w	r6, r0, r6
 8000dee:	429e      	cmp	r6, r3
 8000df0:	d90a      	bls.n	8000e08 <__udivmoddi4+0x94>
 8000df2:	eb1c 0303 	adds.w	r3, ip, r3
 8000df6:	f100 31ff 	add.w	r1, r0, #4294967295
 8000dfa:	f080 80fc 	bcs.w	8000ff6 <__udivmoddi4+0x282>
 8000dfe:	429e      	cmp	r6, r3
 8000e00:	f240 80f9 	bls.w	8000ff6 <__udivmoddi4+0x282>
 8000e04:	4463      	add	r3, ip
 8000e06:	3802      	subs	r0, #2
 8000e08:	1b9b      	subs	r3, r3, r6
 8000e0a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8000e0e:	2100      	movs	r1, #0
 8000e10:	b11d      	cbz	r5, 8000e1a <__udivmoddi4+0xa6>
 8000e12:	40d3      	lsrs	r3, r2
 8000e14:	2200      	movs	r2, #0
 8000e16:	e9c5 3200 	strd	r3, r2, [r5]
 8000e1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1e:	428b      	cmp	r3, r1
 8000e20:	d905      	bls.n	8000e2e <__udivmoddi4+0xba>
 8000e22:	b10d      	cbz	r5, 8000e28 <__udivmoddi4+0xb4>
 8000e24:	e9c5 0100 	strd	r0, r1, [r5]
 8000e28:	2100      	movs	r1, #0
 8000e2a:	4608      	mov	r0, r1
 8000e2c:	e7f5      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e2e:	fab3 f183 	clz	r1, r3
 8000e32:	2900      	cmp	r1, #0
 8000e34:	d146      	bne.n	8000ec4 <__udivmoddi4+0x150>
 8000e36:	42a3      	cmp	r3, r4
 8000e38:	d302      	bcc.n	8000e40 <__udivmoddi4+0xcc>
 8000e3a:	4290      	cmp	r0, r2
 8000e3c:	f0c0 80f0 	bcc.w	8001020 <__udivmoddi4+0x2ac>
 8000e40:	1a86      	subs	r6, r0, r2
 8000e42:	eb64 0303 	sbc.w	r3, r4, r3
 8000e46:	2001      	movs	r0, #1
 8000e48:	2d00      	cmp	r5, #0
 8000e4a:	d0e6      	beq.n	8000e1a <__udivmoddi4+0xa6>
 8000e4c:	e9c5 6300 	strd	r6, r3, [r5]
 8000e50:	e7e3      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000e52:	2a00      	cmp	r2, #0
 8000e54:	f040 8090 	bne.w	8000f78 <__udivmoddi4+0x204>
 8000e58:	eba1 040c 	sub.w	r4, r1, ip
 8000e5c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000e60:	fa1f f78c 	uxth.w	r7, ip
 8000e64:	2101      	movs	r1, #1
 8000e66:	fbb4 f6f8 	udiv	r6, r4, r8
 8000e6a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000e6e:	fb08 4416 	mls	r4, r8, r6, r4
 8000e72:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000e76:	fb07 f006 	mul.w	r0, r7, r6
 8000e7a:	4298      	cmp	r0, r3
 8000e7c:	d908      	bls.n	8000e90 <__udivmoddi4+0x11c>
 8000e7e:	eb1c 0303 	adds.w	r3, ip, r3
 8000e82:	f106 34ff 	add.w	r4, r6, #4294967295
 8000e86:	d202      	bcs.n	8000e8e <__udivmoddi4+0x11a>
 8000e88:	4298      	cmp	r0, r3
 8000e8a:	f200 80cd 	bhi.w	8001028 <__udivmoddi4+0x2b4>
 8000e8e:	4626      	mov	r6, r4
 8000e90:	1a1c      	subs	r4, r3, r0
 8000e92:	fa1f f38e 	uxth.w	r3, lr
 8000e96:	fbb4 f0f8 	udiv	r0, r4, r8
 8000e9a:	fb08 4410 	mls	r4, r8, r0, r4
 8000e9e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000ea2:	fb00 f707 	mul.w	r7, r0, r7
 8000ea6:	429f      	cmp	r7, r3
 8000ea8:	d908      	bls.n	8000ebc <__udivmoddi4+0x148>
 8000eaa:	eb1c 0303 	adds.w	r3, ip, r3
 8000eae:	f100 34ff 	add.w	r4, r0, #4294967295
 8000eb2:	d202      	bcs.n	8000eba <__udivmoddi4+0x146>
 8000eb4:	429f      	cmp	r7, r3
 8000eb6:	f200 80b0 	bhi.w	800101a <__udivmoddi4+0x2a6>
 8000eba:	4620      	mov	r0, r4
 8000ebc:	1bdb      	subs	r3, r3, r7
 8000ebe:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000ec2:	e7a5      	b.n	8000e10 <__udivmoddi4+0x9c>
 8000ec4:	f1c1 0620 	rsb	r6, r1, #32
 8000ec8:	408b      	lsls	r3, r1
 8000eca:	fa22 f706 	lsr.w	r7, r2, r6
 8000ece:	431f      	orrs	r7, r3
 8000ed0:	fa20 fc06 	lsr.w	ip, r0, r6
 8000ed4:	fa04 f301 	lsl.w	r3, r4, r1
 8000ed8:	ea43 030c 	orr.w	r3, r3, ip
 8000edc:	40f4      	lsrs	r4, r6
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	0c38      	lsrs	r0, r7, #16
 8000ee4:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000ee8:	fbb4 fef0 	udiv	lr, r4, r0
 8000eec:	fa1f fc87 	uxth.w	ip, r7
 8000ef0:	fb00 441e 	mls	r4, r0, lr, r4
 8000ef4:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000ef8:	fb0e f90c 	mul.w	r9, lr, ip
 8000efc:	45a1      	cmp	r9, r4
 8000efe:	fa02 f201 	lsl.w	r2, r2, r1
 8000f02:	d90a      	bls.n	8000f1a <__udivmoddi4+0x1a6>
 8000f04:	193c      	adds	r4, r7, r4
 8000f06:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000f0a:	f080 8084 	bcs.w	8001016 <__udivmoddi4+0x2a2>
 8000f0e:	45a1      	cmp	r9, r4
 8000f10:	f240 8081 	bls.w	8001016 <__udivmoddi4+0x2a2>
 8000f14:	f1ae 0e02 	sub.w	lr, lr, #2
 8000f18:	443c      	add	r4, r7
 8000f1a:	eba4 0409 	sub.w	r4, r4, r9
 8000f1e:	fa1f f983 	uxth.w	r9, r3
 8000f22:	fbb4 f3f0 	udiv	r3, r4, r0
 8000f26:	fb00 4413 	mls	r4, r0, r3, r4
 8000f2a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000f2e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f32:	45a4      	cmp	ip, r4
 8000f34:	d907      	bls.n	8000f46 <__udivmoddi4+0x1d2>
 8000f36:	193c      	adds	r4, r7, r4
 8000f38:	f103 30ff 	add.w	r0, r3, #4294967295
 8000f3c:	d267      	bcs.n	800100e <__udivmoddi4+0x29a>
 8000f3e:	45a4      	cmp	ip, r4
 8000f40:	d965      	bls.n	800100e <__udivmoddi4+0x29a>
 8000f42:	3b02      	subs	r3, #2
 8000f44:	443c      	add	r4, r7
 8000f46:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000f4a:	fba0 9302 	umull	r9, r3, r0, r2
 8000f4e:	eba4 040c 	sub.w	r4, r4, ip
 8000f52:	429c      	cmp	r4, r3
 8000f54:	46ce      	mov	lr, r9
 8000f56:	469c      	mov	ip, r3
 8000f58:	d351      	bcc.n	8000ffe <__udivmoddi4+0x28a>
 8000f5a:	d04e      	beq.n	8000ffa <__udivmoddi4+0x286>
 8000f5c:	b155      	cbz	r5, 8000f74 <__udivmoddi4+0x200>
 8000f5e:	ebb8 030e 	subs.w	r3, r8, lr
 8000f62:	eb64 040c 	sbc.w	r4, r4, ip
 8000f66:	fa04 f606 	lsl.w	r6, r4, r6
 8000f6a:	40cb      	lsrs	r3, r1
 8000f6c:	431e      	orrs	r6, r3
 8000f6e:	40cc      	lsrs	r4, r1
 8000f70:	e9c5 6400 	strd	r6, r4, [r5]
 8000f74:	2100      	movs	r1, #0
 8000f76:	e750      	b.n	8000e1a <__udivmoddi4+0xa6>
 8000f78:	f1c2 0320 	rsb	r3, r2, #32
 8000f7c:	fa20 f103 	lsr.w	r1, r0, r3
 8000f80:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f84:	fa24 f303 	lsr.w	r3, r4, r3
 8000f88:	4094      	lsls	r4, r2
 8000f8a:	430c      	orrs	r4, r1
 8000f8c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000f90:	fa00 fe02 	lsl.w	lr, r0, r2
 8000f94:	fa1f f78c 	uxth.w	r7, ip
 8000f98:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f9c:	fb08 3110 	mls	r1, r8, r0, r3
 8000fa0:	0c23      	lsrs	r3, r4, #16
 8000fa2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000fa6:	fb00 f107 	mul.w	r1, r0, r7
 8000faa:	4299      	cmp	r1, r3
 8000fac:	d908      	bls.n	8000fc0 <__udivmoddi4+0x24c>
 8000fae:	eb1c 0303 	adds.w	r3, ip, r3
 8000fb2:	f100 36ff 	add.w	r6, r0, #4294967295
 8000fb6:	d22c      	bcs.n	8001012 <__udivmoddi4+0x29e>
 8000fb8:	4299      	cmp	r1, r3
 8000fba:	d92a      	bls.n	8001012 <__udivmoddi4+0x29e>
 8000fbc:	3802      	subs	r0, #2
 8000fbe:	4463      	add	r3, ip
 8000fc0:	1a5b      	subs	r3, r3, r1
 8000fc2:	b2a4      	uxth	r4, r4
 8000fc4:	fbb3 f1f8 	udiv	r1, r3, r8
 8000fc8:	fb08 3311 	mls	r3, r8, r1, r3
 8000fcc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000fd0:	fb01 f307 	mul.w	r3, r1, r7
 8000fd4:	42a3      	cmp	r3, r4
 8000fd6:	d908      	bls.n	8000fea <__udivmoddi4+0x276>
 8000fd8:	eb1c 0404 	adds.w	r4, ip, r4
 8000fdc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000fe0:	d213      	bcs.n	800100a <__udivmoddi4+0x296>
 8000fe2:	42a3      	cmp	r3, r4
 8000fe4:	d911      	bls.n	800100a <__udivmoddi4+0x296>
 8000fe6:	3902      	subs	r1, #2
 8000fe8:	4464      	add	r4, ip
 8000fea:	1ae4      	subs	r4, r4, r3
 8000fec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000ff0:	e739      	b.n	8000e66 <__udivmoddi4+0xf2>
 8000ff2:	4604      	mov	r4, r0
 8000ff4:	e6f0      	b.n	8000dd8 <__udivmoddi4+0x64>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e706      	b.n	8000e08 <__udivmoddi4+0x94>
 8000ffa:	45c8      	cmp	r8, r9
 8000ffc:	d2ae      	bcs.n	8000f5c <__udivmoddi4+0x1e8>
 8000ffe:	ebb9 0e02 	subs.w	lr, r9, r2
 8001002:	eb63 0c07 	sbc.w	ip, r3, r7
 8001006:	3801      	subs	r0, #1
 8001008:	e7a8      	b.n	8000f5c <__udivmoddi4+0x1e8>
 800100a:	4631      	mov	r1, r6
 800100c:	e7ed      	b.n	8000fea <__udivmoddi4+0x276>
 800100e:	4603      	mov	r3, r0
 8001010:	e799      	b.n	8000f46 <__udivmoddi4+0x1d2>
 8001012:	4630      	mov	r0, r6
 8001014:	e7d4      	b.n	8000fc0 <__udivmoddi4+0x24c>
 8001016:	46d6      	mov	lr, sl
 8001018:	e77f      	b.n	8000f1a <__udivmoddi4+0x1a6>
 800101a:	4463      	add	r3, ip
 800101c:	3802      	subs	r0, #2
 800101e:	e74d      	b.n	8000ebc <__udivmoddi4+0x148>
 8001020:	4606      	mov	r6, r0
 8001022:	4623      	mov	r3, r4
 8001024:	4608      	mov	r0, r1
 8001026:	e70f      	b.n	8000e48 <__udivmoddi4+0xd4>
 8001028:	3e02      	subs	r6, #2
 800102a:	4463      	add	r3, ip
 800102c:	e730      	b.n	8000e90 <__udivmoddi4+0x11c>
 800102e:	bf00      	nop

08001030 <__aeabi_idiv0>:
 8001030:	4770      	bx	lr
 8001032:	bf00      	nop
 8001034:	0000      	movs	r0, r0
	...

08001038 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001038:	b590      	push	{r4, r7, lr}
 800103a:	b085      	sub	sp, #20
 800103c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800103e:	f003 fb86 	bl	800474e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001042:	f000 fd35 	bl	8001ab0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001046:	f001 fb67 	bl	8002718 <MX_GPIO_Init>
  MX_DMA_Init();
 800104a:	f001 fb1b 	bl	8002684 <MX_DMA_Init>
  MX_ADC3_Init();
 800104e:	f000 fdf5 	bl	8001c3c <MX_ADC3_Init>
  MX_ADC4_Init();
 8001052:	f000 febf 	bl	8001dd4 <MX_ADC4_Init>
  MX_ADC5_Init();
 8001056:	f000 ff23 	bl	8001ea0 <MX_ADC5_Init>
  MX_DAC1_Init();
 800105a:	f000 ffa7 	bl	8001fac <MX_DAC1_Init>
  MX_DAC2_Init();
 800105e:	f000 fff1 	bl	8002044 <MX_DAC2_Init>
  MX_TIM1_Init();
 8001062:	f001 f829 	bl	80020b8 <MX_TIM1_Init>
  MX_TIM8_Init();
 8001066:	f001 f9af 	bl	80023c8 <MX_TIM8_Init>
  MX_UART4_Init();
 800106a:	f001 fabf 	bl	80025ec <MX_UART4_Init>
  MX_ADC1_Init();
 800106e:	f000 fd6d 	bl	8001b4c <MX_ADC1_Init>
  MX_TIM4_Init();
 8001072:	f001 f8bb 	bl	80021ec <MX_TIM4_Init>
  MX_USB_Device_Init();
 8001076:	f00f fa89 	bl	801058c <MX_USB_Device_Init>
  MX_TIM15_Init();
 800107a:	f001 fa3f 	bl	80024fc <MX_TIM15_Init>
  MX_TIM16_Init();
 800107e:	f001 fa8f 	bl	80025a0 <MX_TIM16_Init>
  MX_TIM7_Init();
 8001082:	f001 f96b 	bl	800235c <MX_TIM7_Init>
  MX_TIM6_Init();
 8001086:	f001 f929 	bl	80022dc <MX_TIM6_Init>
  MX_CORDIC_Init();
 800108a:	f000 ff7b 	bl	8001f84 <MX_CORDIC_Init>
  /* USER CODE BEGIN 2 */

  sCordicConfig.Function   = CORDIC_FUNCTION_SQUAREROOT;       /* Compute sine (and cosine) */
 800108e:	4b85      	ldr	r3, [pc, #532]	@ (80012a4 <main+0x26c>)
 8001090:	2209      	movs	r2, #9
 8001092:	601a      	str	r2, [r3, #0]
  sCordicConfig.Precision  = CORDIC_PRECISION_6CYCLES;    /* Maximum precision (24 iterations) */
 8001094:	4b83      	ldr	r3, [pc, #524]	@ (80012a4 <main+0x26c>)
 8001096:	2260      	movs	r2, #96	@ 0x60
 8001098:	619a      	str	r2, [r3, #24]
  sCordicConfig.Scale      = CORDIC_SCALE_0;              /* No additional scaling */
 800109a:	4b82      	ldr	r3, [pc, #520]	@ (80012a4 <main+0x26c>)
 800109c:	2200      	movs	r2, #0
 800109e:	605a      	str	r2, [r3, #4]
  sCordicConfig.NbWrite    = CORDIC_NBWRITE_1;            /* One input (angle); implicit modulus = 1 */
 80010a0:	4b80      	ldr	r3, [pc, #512]	@ (80012a4 <main+0x26c>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	611a      	str	r2, [r3, #16]
  sCordicConfig.NbRead     = CORDIC_NBREAD_1;             /* Two outputs (sine and cosine) */
 80010a6:	4b7f      	ldr	r3, [pc, #508]	@ (80012a4 <main+0x26c>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	615a      	str	r2, [r3, #20]
  sCordicConfig.InSize     = CORDIC_INSIZE_32BITS;        /* 32-bit input (Q1.31 format) */
 80010ac:	4b7d      	ldr	r3, [pc, #500]	@ (80012a4 <main+0x26c>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	609a      	str	r2, [r3, #8]
  sCordicConfig.OutSize    = CORDIC_OUTSIZE_32BITS;       /* 32-bit output (Q1.31 format) */
 80010b2:	4b7c      	ldr	r3, [pc, #496]	@ (80012a4 <main+0x26c>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	60da      	str	r2, [r3, #12]


  if (HAL_CORDIC_Configure(&hcordic, &sCordicConfig) != HAL_OK)
 80010b8:	497a      	ldr	r1, [pc, #488]	@ (80012a4 <main+0x26c>)
 80010ba:	487b      	ldr	r0, [pc, #492]	@ (80012a8 <main+0x270>)
 80010bc:	f005 f87a 	bl	80061b4 <HAL_CORDIC_Configure>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <main+0x92>
    {
      /* Configuration Error */
      Error_Handler();
 80010c6:	f002 fd2b 	bl	8003b20 <Error_Handler>

  while (1)
  {


	  	  	  	  checkfaults = Check_Faults();
 80010ca:	f001 fdcd 	bl	8002c68 <Check_Faults>
 80010ce:	4603      	mov	r3, r0
 80010d0:	461a      	mov	r2, r3
 80010d2:	4b76      	ldr	r3, [pc, #472]	@ (80012ac <main+0x274>)
 80010d4:	701a      	strb	r2, [r3, #0]

	  	  	  	  if (dataReceivedFlag) {
 80010d6:	4b76      	ldr	r3, [pc, #472]	@ (80012b0 <main+0x278>)
 80010d8:	781b      	ldrb	r3, [r3, #0]
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	2b00      	cmp	r3, #0
 80010de:	d004      	beq.n	80010ea <main+0xb2>
	  	  	  	      // Process the data
	  	  	  	      ParseUSBCommand();  // Function to handle the received command
 80010e0:	f002 f91c 	bl	800331c <ParseUSBCommand>

	  	  	  	      // Clear the flag after processing
	  	  	  	      dataReceivedFlag = 0;
 80010e4:	4b72      	ldr	r3, [pc, #456]	@ (80012b0 <main+0x278>)
 80010e6:	2200      	movs	r2, #0
 80010e8:	701a      	strb	r2, [r3, #0]
	  	  	  	  }

	  	  	  	  interlock = HAL_GPIO_ReadPin(INTERLOCK_GPIO_Port, INTERLOCK_Pin);
 80010ea:	2104      	movs	r1, #4
 80010ec:	4871      	ldr	r0, [pc, #452]	@ (80012b4 <main+0x27c>)
 80010ee:	f006 f94b 	bl	8007388 <HAL_GPIO_ReadPin>
 80010f2:	4603      	mov	r3, r0
 80010f4:	461a      	mov	r2, r3
 80010f6:	4b70      	ldr	r3, [pc, #448]	@ (80012b8 <main+0x280>)
 80010f8:	701a      	strb	r2, [r3, #0]

	  	          if (interlock &&  start_program && !(checkfaults)) {
 80010fa:	4b6f      	ldr	r3, [pc, #444]	@ (80012b8 <main+0x280>)
 80010fc:	781b      	ldrb	r3, [r3, #0]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d00e      	beq.n	8001120 <main+0xe8>
 8001102:	4b6e      	ldr	r3, [pc, #440]	@ (80012bc <main+0x284>)
 8001104:	781b      	ldrb	r3, [r3, #0]
 8001106:	2b00      	cmp	r3, #0
 8001108:	d00a      	beq.n	8001120 <main+0xe8>
 800110a:	4b68      	ldr	r3, [pc, #416]	@ (80012ac <main+0x274>)
 800110c:	781b      	ldrb	r3, [r3, #0]
 800110e:	2b00      	cmp	r3, #0
 8001110:	d106      	bne.n	8001120 <main+0xe8>
	  	        	//USB_SendString("State: EVENT start_program \r\n");
	  	              event = EVENT_START;
 8001112:	4b6b      	ldr	r3, [pc, #428]	@ (80012c0 <main+0x288>)
 8001114:	2200      	movs	r2, #0
 8001116:	701a      	strb	r2, [r3, #0]
	  	              start_program = 0;
 8001118:	4b68      	ldr	r3, [pc, #416]	@ (80012bc <main+0x284>)
 800111a:	2200      	movs	r2, #0
 800111c:	701a      	strb	r2, [r3, #0]
 800111e:	e019      	b.n	8001154 <main+0x11c>
	  	          }else if (interlock &&  stop_program && !(checkfaults)) {
 8001120:	4b65      	ldr	r3, [pc, #404]	@ (80012b8 <main+0x280>)
 8001122:	781b      	ldrb	r3, [r3, #0]
 8001124:	2b00      	cmp	r3, #0
 8001126:	d00e      	beq.n	8001146 <main+0x10e>
 8001128:	4b66      	ldr	r3, [pc, #408]	@ (80012c4 <main+0x28c>)
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	2b00      	cmp	r3, #0
 800112e:	d00a      	beq.n	8001146 <main+0x10e>
 8001130:	4b5e      	ldr	r3, [pc, #376]	@ (80012ac <main+0x274>)
 8001132:	781b      	ldrb	r3, [r3, #0]
 8001134:	2b00      	cmp	r3, #0
 8001136:	d106      	bne.n	8001146 <main+0x10e>
		  	        	//USB_SendString("State: EVENT start_program \r\n");
		  	              event = EVENT_SHUTDOWN;
 8001138:	4b61      	ldr	r3, [pc, #388]	@ (80012c0 <main+0x288>)
 800113a:	2203      	movs	r2, #3
 800113c:	701a      	strb	r2, [r3, #0]
		  	              stop_program = 0;
 800113e:	4b61      	ldr	r3, [pc, #388]	@ (80012c4 <main+0x28c>)
 8001140:	2200      	movs	r2, #0
 8001142:	701a      	strb	r2, [r3, #0]
 8001144:	e006      	b.n	8001154 <main+0x11c>
		  	          }
	  	          else if (clear_fault) {
 8001146:	4b60      	ldr	r3, [pc, #384]	@ (80012c8 <main+0x290>)
 8001148:	781b      	ldrb	r3, [r3, #0]
 800114a:	2b00      	cmp	r3, #0
 800114c:	d002      	beq.n	8001154 <main+0x11c>
	  	        	  /* clear fault condition */
	  	              event = EVENT_CLEAR_FAULT;
 800114e:	4b5c      	ldr	r3, [pc, #368]	@ (80012c0 <main+0x288>)
 8001150:	2202      	movs	r2, #2
 8001152:	701a      	strb	r2, [r3, #0]
	  	          }

	  	         if (!interlock || checkfaults /* fault condition */)
 8001154:	4b58      	ldr	r3, [pc, #352]	@ (80012b8 <main+0x280>)
 8001156:	781b      	ldrb	r3, [r3, #0]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d003      	beq.n	8001164 <main+0x12c>
 800115c:	4b53      	ldr	r3, [pc, #332]	@ (80012ac <main+0x274>)
 800115e:	781b      	ldrb	r3, [r3, #0]
 8001160:	2b00      	cmp	r3, #0
 8001162:	d002      	beq.n	800116a <main+0x132>
	  	       	 {
	  	       	  	event = EVENT_FAULT;
 8001164:	4b56      	ldr	r3, [pc, #344]	@ (80012c0 <main+0x288>)
 8001166:	2201      	movs	r2, #1
 8001168:	701a      	strb	r2, [r3, #0]
	  	       	 }

	  	          // Handle the event and update the state
	  	          currentState = handle_event(currentState, event);
 800116a:	4b58      	ldr	r3, [pc, #352]	@ (80012cc <main+0x294>)
 800116c:	781b      	ldrb	r3, [r3, #0]
 800116e:	4a54      	ldr	r2, [pc, #336]	@ (80012c0 <main+0x288>)
 8001170:	7812      	ldrb	r2, [r2, #0]
 8001172:	4611      	mov	r1, r2
 8001174:	4618      	mov	r0, r3
 8001176:	f001 fc1b 	bl	80029b0 <handle_event>
 800117a:	4603      	mov	r3, r0
 800117c:	461a      	mov	r2, r3
 800117e:	4b53      	ldr	r3, [pc, #332]	@ (80012cc <main+0x294>)
 8001180:	701a      	strb	r2, [r3, #0]

	  	          // Perform actions based on the current state
	  	          switch (currentState) {
 8001182:	4b52      	ldr	r3, [pc, #328]	@ (80012cc <main+0x294>)
 8001184:	781b      	ldrb	r3, [r3, #0]
 8001186:	2b04      	cmp	r3, #4
 8001188:	f200 8449 	bhi.w	8001a1e <main+0x9e6>
 800118c:	a201      	add	r2, pc, #4	@ (adr r2, 8001194 <main+0x15c>)
 800118e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001192:	bf00      	nop
 8001194:	080011a9 	.word	0x080011a9
 8001198:	08001267 	.word	0x08001267
 800119c:	08001315 	.word	0x08001315
 80011a0:	080018f5 	.word	0x080018f5
 80011a4:	08001969 	.word	0x08001969
	  	              {
	  	            	//GPIOs
	  	            	//CUrrent Sensors OCD pin needed to go low in reset condition after fault event
	  	            	//HAL_GPIO_WritePin(CS_OCD_1_GPIO_Port, CS_OCD_1_Pin, GPIO_PIN_SET);
	  	            	//HAL_GPIO_WritePin(CS_OCD_2_GPIO_Port, CS_OCD_2_Pin, GPIO_PIN_SET);
	  	            	HAL_GPIO_WritePin(RESET_FPGA_GPIO_Port, RESET_FPGA_Pin, 1); // RESET =  1  = reset turn on IMPORTANT!! WAZNE!!!
 80011a8:	2201      	movs	r2, #1
 80011aa:	2104      	movs	r1, #4
 80011ac:	4848      	ldr	r0, [pc, #288]	@ (80012d0 <main+0x298>)
 80011ae:	f006 f903 	bl	80073b8 <HAL_GPIO_WritePin>

	  	            	HAL_GPIO_WritePin(START_STOP_FPGA_GPIO_Port, START_STOP_FPGA_Pin, GPIO_PIN_RESET); // STOP
 80011b2:	2200      	movs	r2, #0
 80011b4:	2120      	movs	r1, #32
 80011b6:	483f      	ldr	r0, [pc, #252]	@ (80012b4 <main+0x27c>)
 80011b8:	f006 f8fe 	bl	80073b8 <HAL_GPIO_WritePin>

	  	            	HAL_GPIO_WritePin(RESET_INTERLOCK_GPIO_Port, RESET_INTERLOCK_Pin, GPIO_PIN_SET);
 80011bc:	2201      	movs	r2, #1
 80011be:	2120      	movs	r1, #32
 80011c0:	4844      	ldr	r0, [pc, #272]	@ (80012d4 <main+0x29c>)
 80011c2:	f006 f8f9 	bl	80073b8 <HAL_GPIO_WritePin>
	  	            	HAL_Delay(1000);
 80011c6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80011ca:	f003 fb31 	bl	8004830 <HAL_Delay>
	  	            	HAL_GPIO_WritePin(RESET_INTERLOCK_GPIO_Port, RESET_INTERLOCK_Pin, GPIO_PIN_RESET);
 80011ce:	2200      	movs	r2, #0
 80011d0:	2120      	movs	r1, #32
 80011d2:	4840      	ldr	r0, [pc, #256]	@ (80012d4 <main+0x29c>)
 80011d4:	f006 f8f0 	bl	80073b8 <HAL_GPIO_WritePin>
	  	            	  // Start PWM for delay time transfer to FPGA
	  	            	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80011d8:	2100      	movs	r1, #0
 80011da:	483f      	ldr	r0, [pc, #252]	@ (80012d8 <main+0x2a0>)
 80011dc:	f009 f84a 	bl	800a274 <HAL_TIM_PWM_Start>
	  	            	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 80011e0:	2104      	movs	r1, #4
 80011e2:	483e      	ldr	r0, [pc, #248]	@ (80012dc <main+0x2a4>)
 80011e4:	f009 f846 	bl	800a274 <HAL_TIM_PWM_Start>

	  	            	  //DAC for  current reference
	  	            	  ///DAC1_OUT1 	- MAX1
	  	            	  //DAC1_OUT2 	- MAX2
	  	            	  //DAC2_OUT1	- MIN
	  	            	HAL_DAC_Start(&hdac1,DAC1_CHANNEL_1);
 80011e8:	2100      	movs	r1, #0
 80011ea:	483d      	ldr	r0, [pc, #244]	@ (80012e0 <main+0x2a8>)
 80011ec:	f005 fa1c 	bl	8006628 <HAL_DAC_Start>
	  	            	HAL_DAC_Start(&hdac1,DAC1_CHANNEL_2);
 80011f0:	2110      	movs	r1, #16
 80011f2:	483b      	ldr	r0, [pc, #236]	@ (80012e0 <main+0x2a8>)
 80011f4:	f005 fa18 	bl	8006628 <HAL_DAC_Start>
	  	            	HAL_DAC_Start(&hdac2,DAC2_CHANNEL_1);
 80011f8:	2100      	movs	r1, #0
 80011fa:	483a      	ldr	r0, [pc, #232]	@ (80012e4 <main+0x2ac>)
 80011fc:	f005 fa14 	bl	8006628 <HAL_DAC_Start>

	  	            	//if( HAL_DAC_Start_DMA(&hdac1, DAC_CHANNEL_1, dac_buffer, BUFFER_SIZE, DAC_ALIGN_12B_R)!= HAL_OK) printf("error");
	  	            	//HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, 2048);

	  	            	  // FAN PWM and 5s timer6 for check temperature and change duty cycle
	  	            	HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_1);
 8001200:	2100      	movs	r1, #0
 8001202:	4839      	ldr	r0, [pc, #228]	@ (80012e8 <main+0x2b0>)
 8001204:	f009 f836 	bl	800a274 <HAL_TIM_PWM_Start>
	  	            	HAL_TIM_Base_Start_IT(&htim6);
 8001208:	4838      	ldr	r0, [pc, #224]	@ (80012ec <main+0x2b4>)
 800120a:	f008 ff35 	bl	800a078 <HAL_TIM_Base_Start_IT>

	  	            	HAL_ADCEx_Calibration_Start(&hadc3, ADC_SINGLE_ENDED);
 800120e:	217f      	movs	r1, #127	@ 0x7f
 8001210:	4837      	ldr	r0, [pc, #220]	@ (80012f0 <main+0x2b8>)
 8001212:	f004 fe33 	bl	8005e7c <HAL_ADCEx_Calibration_Start>
	  	            	HAL_ADCEx_Calibration_Start(&hadc4, ADC_SINGLE_ENDED);
 8001216:	217f      	movs	r1, #127	@ 0x7f
 8001218:	4836      	ldr	r0, [pc, #216]	@ (80012f4 <main+0x2bc>)
 800121a:	f004 fe2f 	bl	8005e7c <HAL_ADCEx_Calibration_Start>
	  	            	HAL_ADCEx_Calibration_Start(&hadc5, ADC_SINGLE_ENDED);
 800121e:	217f      	movs	r1, #127	@ 0x7f
 8001220:	4835      	ldr	r0, [pc, #212]	@ (80012f8 <main+0x2c0>)
 8001222:	f004 fe2b 	bl	8005e7c <HAL_ADCEx_Calibration_Start>

	  	            	HAL_ADC_Start_DMA(&hadc3, (uint32_t*)adc3_dma_buffer, 5);
 8001226:	2205      	movs	r2, #5
 8001228:	4934      	ldr	r1, [pc, #208]	@ (80012fc <main+0x2c4>)
 800122a:	4831      	ldr	r0, [pc, #196]	@ (80012f0 <main+0x2b8>)
 800122c:	f003 ff22 	bl	8005074 <HAL_ADC_Start_DMA>
	  	            	HAL_ADC_Start_DMA(&hadc4, (uint32_t*)adc4_dma_buffer, 2);
 8001230:	2202      	movs	r2, #2
 8001232:	4933      	ldr	r1, [pc, #204]	@ (8001300 <main+0x2c8>)
 8001234:	482f      	ldr	r0, [pc, #188]	@ (80012f4 <main+0x2bc>)
 8001236:	f003 ff1d 	bl	8005074 <HAL_ADC_Start_DMA>
	  	            	HAL_ADC_Start_DMA(&hadc5, (uint32_t*)adc5_dma_buffer, 10);
 800123a:	220a      	movs	r2, #10
 800123c:	4931      	ldr	r1, [pc, #196]	@ (8001304 <main+0x2cc>)
 800123e:	482e      	ldr	r0, [pc, #184]	@ (80012f8 <main+0x2c0>)
 8001240:	f003 ff18 	bl	8005074 <HAL_ADC_Start_DMA>

	  	            	Set_PWM_DutyCycle(20);
 8001244:	2014      	movs	r0, #20
 8001246:	f001 fc0d 	bl	8002a64 <Set_PWM_DutyCycle>

	  	            	current_sensor1_vref = adc3_dma_buffer[0];// reference for imax imin
 800124a:	4b2c      	ldr	r3, [pc, #176]	@ (80012fc <main+0x2c4>)
 800124c:	881b      	ldrh	r3, [r3, #0]
 800124e:	b29a      	uxth	r2, r3
 8001250:	4b2d      	ldr	r3, [pc, #180]	@ (8001308 <main+0x2d0>)
 8001252:	801a      	strh	r2, [r3, #0]
	  	            	current_sensor2_vref = adc3_dma_buffer[1];// reference for imax imin
 8001254:	4b29      	ldr	r3, [pc, #164]	@ (80012fc <main+0x2c4>)
 8001256:	885b      	ldrh	r3, [r3, #2]
 8001258:	b29a      	uxth	r2, r3
 800125a:	4b2c      	ldr	r3, [pc, #176]	@ (800130c <main+0x2d4>)
 800125c:	801a      	strh	r2, [r3, #0]

	  	            	currentState = STATE_STANDBY;
 800125e:	4b1b      	ldr	r3, [pc, #108]	@ (80012cc <main+0x294>)
 8001260:	2201      	movs	r2, #1
 8001262:	701a      	strb	r2, [r3, #0]
	  	              }
	  	                  break;
 8001264:	e3e2      	b.n	8001a2c <main+0x9f4>
	  	              case STATE_STANDBY:
	  	                  // Wait for start_program signal
	  	              {
	  	            	//HAL_GPIO_WritePin(RESET_FPGA_GPIO_Port, RESET_FPGA_Pin, 0); // RESET =  0  = reset turn off
	  	            	//HAL_GPIO_WritePin(START_STOP_FPGA_GPIO_Port, START_STOP_FPGA_Pin, 1); // START FPGA DANCE
	  	            	checkreads = Check_Ready();
 8001266:	f001 fd39 	bl	8002cdc <Check_Ready>
 800126a:	4603      	mov	r3, r0
 800126c:	461a      	mov	r2, r3
 800126e:	4b28      	ldr	r3, [pc, #160]	@ (8001310 <main+0x2d8>)
 8001270:	701a      	strb	r2, [r3, #0]
	  	            	  if(start_program && interlock &&  !(checkfaults)   && checkreads){
 8001272:	4b12      	ldr	r3, [pc, #72]	@ (80012bc <main+0x284>)
 8001274:	781b      	ldrb	r3, [r3, #0]
 8001276:	2b00      	cmp	r3, #0
 8001278:	f000 83d4 	beq.w	8001a24 <main+0x9ec>
 800127c:	4b0e      	ldr	r3, [pc, #56]	@ (80012b8 <main+0x280>)
 800127e:	781b      	ldrb	r3, [r3, #0]
 8001280:	2b00      	cmp	r3, #0
 8001282:	f000 83cf 	beq.w	8001a24 <main+0x9ec>
 8001286:	4b09      	ldr	r3, [pc, #36]	@ (80012ac <main+0x274>)
 8001288:	781b      	ldrb	r3, [r3, #0]
 800128a:	2b00      	cmp	r3, #0
 800128c:	f040 83ca 	bne.w	8001a24 <main+0x9ec>
 8001290:	4b1f      	ldr	r3, [pc, #124]	@ (8001310 <main+0x2d8>)
 8001292:	781b      	ldrb	r3, [r3, #0]
 8001294:	2b00      	cmp	r3, #0
 8001296:	f000 83c5 	beq.w	8001a24 <main+0x9ec>
	  	            		  currentState = STATE_REGULATION;//STATE_SOFT_START;
 800129a:	4b0c      	ldr	r3, [pc, #48]	@ (80012cc <main+0x294>)
 800129c:	2202      	movs	r2, #2
 800129e:	701a      	strb	r2, [r3, #0]
		  	            	//once = 1;
		  	            	  }*/
	  	            	  }

	  	              }
	  	                  break;
 80012a0:	e3c0      	b.n	8001a24 <main+0x9ec>
 80012a2:	bf00      	nop
 80012a4:	20000b9c 	.word	0x20000b9c
 80012a8:	200006b4 	.word	0x200006b4
 80012ac:	20000b90 	.word	0x20000b90
 80012b0:	20000b7c 	.word	0x20000b7c
 80012b4:	48000800 	.word	0x48000800
 80012b8:	20000b98 	.word	0x20000b98
 80012bc:	20000b8c 	.word	0x20000b8c
 80012c0:	20000038 	.word	0x20000038
 80012c4:	20000b8d 	.word	0x20000b8d
 80012c8:	20000b8e 	.word	0x20000b8e
 80012cc:	20000b8f 	.word	0x20000b8f
 80012d0:	48001400 	.word	0x48001400
 80012d4:	48001000 	.word	0x48001000
 80012d8:	200007c4 	.word	0x200007c4
 80012dc:	200008f4 	.word	0x200008f4
 80012e0:	200006dc 	.word	0x200006dc
 80012e4:	200006f0 	.word	0x200006f0
 80012e8:	20000810 	.word	0x20000810
 80012ec:	2000085c 	.word	0x2000085c
 80012f0:	20000450 	.word	0x20000450
 80012f4:	200004bc 	.word	0x200004bc
 80012f8:	20000528 	.word	0x20000528
 80012fc:	20000a88 	.word	0x20000a88
 8001300:	20000a94 	.word	0x20000a94
 8001304:	20000aa4 	.word	0x20000aa4
 8001308:	20000a6c 	.word	0x20000a6c
 800130c:	20000a6e 	.word	0x20000a6e
 8001310:	20000b91 	.word	0x20000b91

	  	              case STATE_REGULATION:
	  	                  // Maintain output voltage/current
	  	            	  // 20khz sample time of regulators Timer 15
	  	                  {
	  	                	if(once == 0){
 8001314:	4b9c      	ldr	r3, [pc, #624]	@ (8001588 <main+0x550>)
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	2b00      	cmp	r3, #0
 800131a:	d10f      	bne.n	800133c <main+0x304>
	  	                		//Start timer that start_program ramp and pi regulation
	  	                		HAL_GPIO_WritePin(RESET_FPGA_GPIO_Port, RESET_FPGA_Pin, 0); // RESET =  0  = reset turn off
 800131c:	2200      	movs	r2, #0
 800131e:	2104      	movs	r1, #4
 8001320:	489a      	ldr	r0, [pc, #616]	@ (800158c <main+0x554>)
 8001322:	f006 f849 	bl	80073b8 <HAL_GPIO_WritePin>
	  	                		HAL_TIM_Base_Start_IT(&htim15); // START TIM15 THATS IS MAIN CONTROL LOOP
 8001326:	489a      	ldr	r0, [pc, #616]	@ (8001590 <main+0x558>)
 8001328:	f008 fea6 	bl	800a078 <HAL_TIM_Base_Start_IT>
	  	                		HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800132c:	2100      	movs	r1, #0
 800132e:	4899      	ldr	r0, [pc, #612]	@ (8001594 <main+0x55c>)
 8001330:	f008 ffa0 	bl	800a274 <HAL_TIM_PWM_Start>
	  	                		HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_2);
 8001334:	2104      	movs	r1, #4
 8001336:	4898      	ldr	r0, [pc, #608]	@ (8001598 <main+0x560>)
 8001338:	f008 ff9c 	bl	800a274 <HAL_TIM_PWM_Start>
	  	                		 }
	  	                	  if(flag_control)
 800133c:	4b97      	ldr	r3, [pc, #604]	@ (800159c <main+0x564>)
 800133e:	781b      	ldrb	r3, [r3, #0]
 8001340:	2b00      	cmp	r3, #0
 8001342:	f000 8372 	beq.w	8001a2a <main+0x9f2>
	  	                	  {
	  	                		// start_ticks = SysTick->VAL;


	  	                		  	  	input_vol = (int32_t)Low_pass_filter(input_voltage, input_vol, input_vol_x_n1, input_vol_y_n1); //input_voltage;
 8001346:	4b96      	ldr	r3, [pc, #600]	@ (80015a0 <main+0x568>)
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	ee07 3a90 	vmov	s15, r3
 800134e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001352:	4b94      	ldr	r3, [pc, #592]	@ (80015a4 <main+0x56c>)
 8001354:	681b      	ldr	r3, [r3, #0]
 8001356:	ee07 3a10 	vmov	s14, r3
 800135a:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800135e:	4b92      	ldr	r3, [pc, #584]	@ (80015a8 <main+0x570>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	ee06 3a90 	vmov	s13, r3
 8001366:	eef8 6a66 	vcvt.f32.u32	s13, s13
 800136a:	4b90      	ldr	r3, [pc, #576]	@ (80015ac <main+0x574>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	ee06 3a10 	vmov	s12, r3
 8001372:	eeb8 6a46 	vcvt.f32.u32	s12, s12
 8001376:	eef0 1a46 	vmov.f32	s3, s12
 800137a:	eeb0 1a66 	vmov.f32	s2, s13
 800137e:	eef0 0a47 	vmov.f32	s1, s14
 8001382:	eeb0 0a67 	vmov.f32	s0, s15
 8001386:	f001 fecb 	bl	8003120 <Low_pass_filter>
 800138a:	eef0 7a40 	vmov.f32	s15, s0
 800138e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001392:	ee17 2a90 	vmov	r2, s15
 8001396:	4b83      	ldr	r3, [pc, #524]	@ (80015a4 <main+0x56c>)
 8001398:	601a      	str	r2, [r3, #0]
	  	                		  	  	output_vol = (int32_t)Low_pass_filter(output_voltage, output_vol, output_vol_x_n1, output_vol_y_n1); //output_voltage;
 800139a:	4b85      	ldr	r3, [pc, #532]	@ (80015b0 <main+0x578>)
 800139c:	681b      	ldr	r3, [r3, #0]
 800139e:	ee07 3a90 	vmov	s15, r3
 80013a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013a6:	4b83      	ldr	r3, [pc, #524]	@ (80015b4 <main+0x57c>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	ee07 3a10 	vmov	s14, r3
 80013ae:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 80013b2:	4b81      	ldr	r3, [pc, #516]	@ (80015b8 <main+0x580>)
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	ee06 3a90 	vmov	s13, r3
 80013ba:	eef8 6a66 	vcvt.f32.u32	s13, s13
 80013be:	4b7f      	ldr	r3, [pc, #508]	@ (80015bc <main+0x584>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	ee06 3a10 	vmov	s12, r3
 80013c6:	eeb8 6a46 	vcvt.f32.u32	s12, s12
 80013ca:	eef0 1a46 	vmov.f32	s3, s12
 80013ce:	eeb0 1a66 	vmov.f32	s2, s13
 80013d2:	eef0 0a47 	vmov.f32	s1, s14
 80013d6:	eeb0 0a67 	vmov.f32	s0, s15
 80013da:	f001 fea1 	bl	8003120 <Low_pass_filter>
 80013de:	eef0 7a40 	vmov.f32	s15, s0
 80013e2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013e6:	ee17 2a90 	vmov	r2, s15
 80013ea:	4b72      	ldr	r3, [pc, #456]	@ (80015b4 <main+0x57c>)
 80013ec:	601a      	str	r2, [r3, #0]
	  	                		  	  	 //yfilter[1] = a*yfilter[];
	  	                		  	  	float rel_output_voltage_error = abs(((float)(output_vol - vref)/(float)vref));
 80013ee:	4b71      	ldr	r3, [pc, #452]	@ (80015b4 <main+0x57c>)
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	4a73      	ldr	r2, [pc, #460]	@ (80015c0 <main+0x588>)
 80013f4:	6812      	ldr	r2, [r2, #0]
 80013f6:	1a9b      	subs	r3, r3, r2
 80013f8:	ee07 3a90 	vmov	s15, r3
 80013fc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001400:	4b6f      	ldr	r3, [pc, #444]	@ (80015c0 <main+0x588>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	ee07 3a90 	vmov	s15, r3
 8001408:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800140c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001410:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001414:	ee17 3a90 	vmov	r3, s15
 8001418:	2b00      	cmp	r3, #0
 800141a:	bfb8      	it	lt
 800141c:	425b      	neglt	r3, r3
 800141e:	ee07 3a90 	vmov	s15, r3
 8001422:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001426:	edc7 7a01 	vstr	s15, [r7, #4]

	  	                		  	  	if(rel_output_voltage_error > OUTPUT_TOLERANCE || RAMP_FINISHED  == 0){
 800142a:	6878      	ldr	r0, [r7, #4]
 800142c:	f7ff f8b4 	bl	8000598 <__aeabi_f2d>
 8001430:	a34f      	add	r3, pc, #316	@ (adr r3, 8001570 <main+0x538>)
 8001432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001436:	f7ff fb97 	bl	8000b68 <__aeabi_dcmpgt>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d104      	bne.n	800144a <main+0x412>
 8001440:	4b60      	ldr	r3, [pc, #384]	@ (80015c4 <main+0x58c>)
 8001442:	781b      	ldrb	r3, [r3, #0]
 8001444:	2b00      	cmp	r3, #0
 8001446:	f040 8200 	bne.w	800184a <main+0x812>

	  	                		  	  	Gv = (float)output_vol/(float)input_vol;//output_voltage/input_voltage;
 800144a:	4b5a      	ldr	r3, [pc, #360]	@ (80015b4 <main+0x57c>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	ee07 3a90 	vmov	s15, r3
 8001452:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8001456:	4b53      	ldr	r3, [pc, #332]	@ (80015a4 <main+0x56c>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	ee07 3a90 	vmov	s15, r3
 800145e:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001462:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001466:	4b58      	ldr	r3, [pc, #352]	@ (80015c8 <main+0x590>)
 8001468:	edc3 7a00 	vstr	s15, [r3]
	  	                		  	  	//if(abs(Gv-Gv_prev)>=0.02)
	  	                		  	  	//{
	  	                				if(Gv<2) //CZARY
 800146c:	4b56      	ldr	r3, [pc, #344]	@ (80015c8 <main+0x590>)
 800146e:	edd3 7a00 	vldr	s15, [r3]
 8001472:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 8001476:	eef4 7ac7 	vcmpe.f32	s15, s14
 800147a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800147e:	f140 80b3 	bpl.w	80015e8 <main+0x5b0>
	  	                				{

	  	                					delay_tr = approx_acos2((1-Gv))*INV_wr;
 8001482:	4b51      	ldr	r3, [pc, #324]	@ (80015c8 <main+0x590>)
 8001484:	edd3 7a00 	vldr	s15, [r3]
 8001488:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800148c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001490:	eeb0 0a67 	vmov.f32	s0, s15
 8001494:	f002 f9fc 	bl	8003890 <approx_acos2>
 8001498:	ee10 3a10 	vmov	r3, s0
 800149c:	4618      	mov	r0, r3
 800149e:	f7ff f87b 	bl	8000598 <__aeabi_f2d>
 80014a2:	a335      	add	r3, pc, #212	@ (adr r3, 8001578 <main+0x540>)
 80014a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014a8:	f7ff f8ce 	bl	8000648 <__aeabi_dmul>
 80014ac:	4602      	mov	r2, r0
 80014ae:	460b      	mov	r3, r1
 80014b0:	4610      	mov	r0, r2
 80014b2:	4619      	mov	r1, r3
 80014b4:	f7ff fbc0 	bl	8000c38 <__aeabi_d2f>
 80014b8:	4603      	mov	r3, r0
 80014ba:	4a44      	ldr	r2, [pc, #272]	@ (80015cc <main+0x594>)
 80014bc:	6013      	str	r3, [r2, #0]
	  	                					 // start_ticks = SysTick->VAL;

	  	                					cordic_input = float_to_integer(((2-Gv)/Gv), 100, 32);
 80014be:	4b42      	ldr	r3, [pc, #264]	@ (80015c8 <main+0x590>)
 80014c0:	edd3 7a00 	vldr	s15, [r3]
 80014c4:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80014c8:	ee37 7a67 	vsub.f32	s14, s14, s15
 80014cc:	4b3e      	ldr	r3, [pc, #248]	@ (80015c8 <main+0x590>)
 80014ce:	edd3 7a00 	vldr	s15, [r3]
 80014d2:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80014d6:	2120      	movs	r1, #32
 80014d8:	2064      	movs	r0, #100	@ 0x64
 80014da:	eeb0 0a66 	vmov.f32	s0, s13
 80014de:	f002 f8d9 	bl	8003694 <float_to_integer>
 80014e2:	4603      	mov	r3, r0
 80014e4:	4a3a      	ldr	r2, [pc, #232]	@ (80015d0 <main+0x598>)
 80014e6:	6013      	str	r3, [r2, #0]
	  	                					HAL_CORDIC_Calculate(&hcordic, &cordic_input, &result_q31, 1, 100);//sqrt((2-Gv)/Gv))
 80014e8:	2364      	movs	r3, #100	@ 0x64
 80014ea:	9300      	str	r3, [sp, #0]
 80014ec:	2301      	movs	r3, #1
 80014ee:	4a39      	ldr	r2, [pc, #228]	@ (80015d4 <main+0x59c>)
 80014f0:	4937      	ldr	r1, [pc, #220]	@ (80015d0 <main+0x598>)
 80014f2:	4839      	ldr	r0, [pc, #228]	@ (80015d8 <main+0x5a0>)
 80014f4:	f004 fe9a 	bl	800622c <HAL_CORDIC_Calculate>
	  	                					resultcordic = integer_to_float(result_q31, 10, 1, 32); // result of sqrt((((2-Gv)/Gv)) ) in float
 80014f8:	4b36      	ldr	r3, [pc, #216]	@ (80015d4 <main+0x59c>)
 80014fa:	6818      	ldr	r0, [r3, #0]
 80014fc:	2320      	movs	r3, #32
 80014fe:	2201      	movs	r2, #1
 8001500:	210a      	movs	r1, #10
 8001502:	f002 f94d 	bl	80037a0 <integer_to_float>
 8001506:	eef0 7a40 	vmov.f32	s15, s0
 800150a:	4b34      	ldr	r3, [pc, #208]	@ (80015dc <main+0x5a4>)
 800150c:	edc3 7a00 	vstr	s15, [r3]


	  	                					imin = (int)(Imin_Factor*output_vol*resultcordic*INV_Z); //[mA] Negative current needed to Zero voltage switching in resonance
 8001510:	4b28      	ldr	r3, [pc, #160]	@ (80015b4 <main+0x57c>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	ee07 3a90 	vmov	s15, r3
 8001518:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800151c:	4b30      	ldr	r3, [pc, #192]	@ (80015e0 <main+0x5a8>)
 800151e:	edd3 7a00 	vldr	s15, [r3]
 8001522:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001526:	4b2d      	ldr	r3, [pc, #180]	@ (80015dc <main+0x5a4>)
 8001528:	edd3 7a00 	vldr	s15, [r3]
 800152c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001530:	ee17 0a90 	vmov	r0, s15
 8001534:	f7ff f830 	bl	8000598 <__aeabi_f2d>
 8001538:	a311      	add	r3, pc, #68	@ (adr r3, 8001580 <main+0x548>)
 800153a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800153e:	f7ff f883 	bl	8000648 <__aeabi_dmul>
 8001542:	4602      	mov	r2, r0
 8001544:	460b      	mov	r3, r1
 8001546:	4610      	mov	r0, r2
 8001548:	4619      	mov	r1, r3
 800154a:	f7ff fb2d 	bl	8000ba8 <__aeabi_d2iz>
 800154e:	4603      	mov	r3, r0
 8001550:	461a      	mov	r2, r3
 8001552:	4b24      	ldr	r3, [pc, #144]	@ (80015e4 <main+0x5ac>)
 8001554:	601a      	str	r2, [r3, #0]

	  	                					if(imin>4000) imin = 4000;
 8001556:	4b23      	ldr	r3, [pc, #140]	@ (80015e4 <main+0x5ac>)
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 800155e:	d97d      	bls.n	800165c <main+0x624>
 8001560:	4b20      	ldr	r3, [pc, #128]	@ (80015e4 <main+0x5ac>)
 8001562:	f44f 627a 	mov.w	r2, #4000	@ 0xfa0
 8001566:	601a      	str	r2, [r3, #0]
 8001568:	e078      	b.n	800165c <main+0x624>
 800156a:	bf00      	nop
 800156c:	f3af 8000 	nop.w
 8001570:	47ae147b 	.word	0x47ae147b
 8001574:	3f947ae1 	.word	0x3f947ae1
 8001578:	db0b953a 	.word	0xdb0b953a
 800157c:	3ea5942f 	.word	0x3ea5942f
 8001580:	03a35639 	.word	0x03a35639
 8001584:	3f7c0604 	.word	0x3f7c0604
 8001588:	20000b94 	.word	0x20000b94
 800158c:	48001400 	.word	0x48001400
 8001590:	20000940 	.word	0x20000940
 8001594:	200007c4 	.word	0x200007c4
 8001598:	200008f4 	.word	0x200008f4
 800159c:	20000b99 	.word	0x20000b99
 80015a0:	20000a7c 	.word	0x20000a7c
 80015a4:	20000044 	.word	0x20000044
 80015a8:	2000004c 	.word	0x2000004c
 80015ac:	20000050 	.word	0x20000050
 80015b0:	20000004 	.word	0x20000004
 80015b4:	20000048 	.word	0x20000048
 80015b8:	20000054 	.word	0x20000054
 80015bc:	20000058 	.word	0x20000058
 80015c0:	20000000 	.word	0x20000000
 80015c4:	20000a98 	.word	0x20000a98
 80015c8:	20000028 	.word	0x20000028
 80015cc:	20000010 	.word	0x20000010
 80015d0:	20000064 	.word	0x20000064
 80015d4:	2000005c 	.word	0x2000005c
 80015d8:	200006b4 	.word	0x200006b4
 80015dc:	20000060 	.word	0x20000060
 80015e0:	20000040 	.word	0x20000040
 80015e4:	20000a78 	.word	0x20000a78
	  	                				} else if(Gv >= 2)
 80015e8:	4ba1      	ldr	r3, [pc, #644]	@ (8001870 <main+0x838>)
 80015ea:	edd3 7a00 	vldr	s15, [r3]
 80015ee:	eeb0 7a00 	vmov.f32	s14, #0	@ 0x40000000  2.0
 80015f2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015fa:	db2f      	blt.n	800165c <main+0x624>
	  	                				{
	  	                					delay_tr = (M_PI-approx_acos2((1/(Gv-1)))) * INV_wr;
 80015fc:	4b9c      	ldr	r3, [pc, #624]	@ (8001870 <main+0x838>)
 80015fe:	edd3 7a00 	vldr	s15, [r3]
 8001602:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8001606:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800160a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800160e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001612:	eeb0 0a47 	vmov.f32	s0, s14
 8001616:	f002 f93b 	bl	8003890 <approx_acos2>
 800161a:	ee10 3a10 	vmov	r3, s0
 800161e:	4618      	mov	r0, r3
 8001620:	f7fe ffba 	bl	8000598 <__aeabi_f2d>
 8001624:	4602      	mov	r2, r0
 8001626:	460b      	mov	r3, r1
 8001628:	a18b      	add	r1, pc, #556	@ (adr r1, 8001858 <main+0x820>)
 800162a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800162e:	f7fe fe53 	bl	80002d8 <__aeabi_dsub>
 8001632:	4602      	mov	r2, r0
 8001634:	460b      	mov	r3, r1
 8001636:	4610      	mov	r0, r2
 8001638:	4619      	mov	r1, r3
 800163a:	a389      	add	r3, pc, #548	@ (adr r3, 8001860 <main+0x828>)
 800163c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001640:	f7ff f802 	bl	8000648 <__aeabi_dmul>
 8001644:	4602      	mov	r2, r0
 8001646:	460b      	mov	r3, r1
 8001648:	4610      	mov	r0, r2
 800164a:	4619      	mov	r1, r3
 800164c:	f7ff faf4 	bl	8000c38 <__aeabi_d2f>
 8001650:	4603      	mov	r3, r0
 8001652:	4a88      	ldr	r2, [pc, #544]	@ (8001874 <main+0x83c>)
 8001654:	6013      	str	r3, [r2, #0]
	  	                					imin = 0;
 8001656:	4b88      	ldr	r3, [pc, #544]	@ (8001878 <main+0x840>)
 8001658:	2200      	movs	r2, #0
 800165a:	601a      	str	r2, [r3, #0]
	  	                				}
	  	                		  	  	//}
	  	                		  		//Gv_prev = Gv;
	  	                				if(/*once == 0*/delay_tr < 0.001 /*&& RAMP_FINISHED == 1*/){
 800165c:	4b85      	ldr	r3, [pc, #532]	@ (8001874 <main+0x83c>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4618      	mov	r0, r3
 8001662:	f7fe ff99 	bl	8000598 <__aeabi_f2d>
 8001666:	a380      	add	r3, pc, #512	@ (adr r3, 8001868 <main+0x830>)
 8001668:	e9d3 2300 	ldrd	r2, r3, [r3]
 800166c:	f7ff fa5e 	bl	8000b2c <__aeabi_dcmplt>
 8001670:	4603      	mov	r3, r0
 8001672:	2b00      	cmp	r3, #0
 8001674:	d03e      	beq.n	80016f4 <main+0x6bc>

	  	                					delay_tr_freq = (int)(1/delay_tr);
 8001676:	4b7f      	ldr	r3, [pc, #508]	@ (8001874 <main+0x83c>)
 8001678:	ed93 7a00 	vldr	s14, [r3]
 800167c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001680:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001684:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001688:	ee17 2a90 	vmov	r2, s15
 800168c:	4b7b      	ldr	r3, [pc, #492]	@ (800187c <main+0x844>)
 800168e:	601a      	str	r2, [r3, #0]

	  	                					if(delay_tr_freq>20000000) delay_tr_freq = 20000000;//10Mhz
 8001690:	4b7a      	ldr	r3, [pc, #488]	@ (800187c <main+0x844>)
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4a7a      	ldr	r2, [pc, #488]	@ (8001880 <main+0x848>)
 8001696:	4293      	cmp	r3, r2
 8001698:	dd02      	ble.n	80016a0 <main+0x668>
 800169a:	4b78      	ldr	r3, [pc, #480]	@ (800187c <main+0x844>)
 800169c:	4a78      	ldr	r2, [pc, #480]	@ (8001880 <main+0x848>)
 800169e:	601a      	str	r2, [r3, #0]

	  	                					if(abs(delay_tr_freq_ACC-delay_tr_freq) >= 20000) {
 80016a0:	4b78      	ldr	r3, [pc, #480]	@ (8001884 <main+0x84c>)
 80016a2:	ed93 7a00 	vldr	s14, [r3]
 80016a6:	4b75      	ldr	r3, [pc, #468]	@ (800187c <main+0x844>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	ee07 3a90 	vmov	s15, r3
 80016ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80016b6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016ba:	ee17 3a90 	vmov	r3, s15
 80016be:	2b00      	cmp	r3, #0
 80016c0:	bfb8      	it	lt
 80016c2:	425b      	neglt	r3, r3
 80016c4:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80016c8:	4293      	cmp	r3, r2
 80016ca:	dd13      	ble.n	80016f4 <main+0x6bc>
	  	                						if(RAMP_FINISHED == 0) Update_PWM_Frequency(&htim1, TIM_CHANNEL_1, delay_tr_freq); // Set TIM1 CH1 to freq that is delay tr and send to fpga
 80016cc:	4b6e      	ldr	r3, [pc, #440]	@ (8001888 <main+0x850>)
 80016ce:	781b      	ldrb	r3, [r3, #0]
 80016d0:	2b00      	cmp	r3, #0
 80016d2:	d106      	bne.n	80016e2 <main+0x6aa>
 80016d4:	4b69      	ldr	r3, [pc, #420]	@ (800187c <main+0x844>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	461a      	mov	r2, r3
 80016da:	2100      	movs	r1, #0
 80016dc:	486b      	ldr	r0, [pc, #428]	@ (800188c <main+0x854>)
 80016de:	f001 fa53 	bl	8002b88 <Update_PWM_Frequency>
	  	                						delay_tr_freq_ACC = delay_tr_freq;
 80016e2:	4b66      	ldr	r3, [pc, #408]	@ (800187c <main+0x844>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	ee07 3a90 	vmov	s15, r3
 80016ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80016ee:	4b65      	ldr	r3, [pc, #404]	@ (8001884 <main+0x84c>)
 80016f0:	edc3 7a00 	vstr	s15, [r3]
	  	                					}
	  	                				}

	  	                				if(/*once == 0 output_vol> 47000 && RAMP_FINISHED == 1 */ imax1 > 0 /*&& output_vol> 47000 */ ){
 80016f4:	4b66      	ldr	r3, [pc, #408]	@ (8001890 <main+0x858>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	dd63      	ble.n	80017c4 <main+0x78c>

	  	            	  	                		delay_hc = (float)(((float)C_CAP*output_vol) * (float)(1/(float)imax1));
 80016fc:	4b65      	ldr	r3, [pc, #404]	@ (8001894 <main+0x85c>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	ee07 3a90 	vmov	s15, r3
 8001704:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001708:	ed9f 7a63 	vldr	s14, [pc, #396]	@ 8001898 <main+0x860>
 800170c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001710:	4b5f      	ldr	r3, [pc, #380]	@ (8001890 <main+0x858>)
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	ee07 3a90 	vmov	s15, r3
 8001718:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800171c:	eeb7 6a00 	vmov.f32	s12, #112	@ 0x3f800000  1.0
 8001720:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001724:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001728:	4b5c      	ldr	r3, [pc, #368]	@ (800189c <main+0x864>)
 800172a:	edc3 7a00 	vstr	s15, [r3]
	  	                					  	    delay_hc_freq = (int)(1/delay_hc);
 800172e:	4b5b      	ldr	r3, [pc, #364]	@ (800189c <main+0x864>)
 8001730:	ed93 7a00 	vldr	s14, [r3]
 8001734:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8001738:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800173c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001740:	ee17 2a90 	vmov	r2, s15
 8001744:	4b56      	ldr	r3, [pc, #344]	@ (80018a0 <main+0x868>)
 8001746:	601a      	str	r2, [r3, #0]

	  	                					  	   if(delay_hc_freq>20000000) delay_hc_freq = 20000000;//10Mhz jakis problem
 8001748:	4b55      	ldr	r3, [pc, #340]	@ (80018a0 <main+0x868>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	4a4c      	ldr	r2, [pc, #304]	@ (8001880 <main+0x848>)
 800174e:	4293      	cmp	r3, r2
 8001750:	dd02      	ble.n	8001758 <main+0x720>
 8001752:	4b53      	ldr	r3, [pc, #332]	@ (80018a0 <main+0x868>)
 8001754:	4a4a      	ldr	r2, [pc, #296]	@ (8001880 <main+0x848>)
 8001756:	601a      	str	r2, [r3, #0]

	  	                					  	   if(abs(delay_hc_freq_ACC-delay_hc_freq) >= 100000) {
 8001758:	4b52      	ldr	r3, [pc, #328]	@ (80018a4 <main+0x86c>)
 800175a:	ed93 7a00 	vldr	s14, [r3]
 800175e:	4b50      	ldr	r3, [pc, #320]	@ (80018a0 <main+0x868>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	ee07 3a90 	vmov	s15, r3
 8001766:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800176a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800176e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001772:	ee17 3a90 	vmov	r3, s15
 8001776:	2b00      	cmp	r3, #0
 8001778:	bfb8      	it	lt
 800177a:	425b      	neglt	r3, r3
 800177c:	4a4a      	ldr	r2, [pc, #296]	@ (80018a8 <main+0x870>)
 800177e:	4293      	cmp	r3, r2
 8001780:	dd20      	ble.n	80017c4 <main+0x78c>
	  	                					  		 start_ticks = SysTick->VAL;
 8001782:	4b4a      	ldr	r3, [pc, #296]	@ (80018ac <main+0x874>)
 8001784:	689b      	ldr	r3, [r3, #8]
 8001786:	461a      	mov	r2, r3
 8001788:	4b49      	ldr	r3, [pc, #292]	@ (80018b0 <main+0x878>)
 800178a:	601a      	str	r2, [r3, #0]

	  	                					  	     Update_PWM_Frequency(&htim8, TIM_CHANNEL_2, delay_hc_freq); // Set TIM8 CH1 o freq that is delay hc and send to fpga
 800178c:	4b44      	ldr	r3, [pc, #272]	@ (80018a0 <main+0x868>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	461a      	mov	r2, r3
 8001792:	2104      	movs	r1, #4
 8001794:	4847      	ldr	r0, [pc, #284]	@ (80018b4 <main+0x87c>)
 8001796:	f001 f9f7 	bl	8002b88 <Update_PWM_Frequency>

	  	                					  	    stop_ticks = SysTick->VAL;
 800179a:	4b44      	ldr	r3, [pc, #272]	@ (80018ac <main+0x874>)
 800179c:	689b      	ldr	r3, [r3, #8]
 800179e:	461a      	mov	r2, r3
 80017a0:	4b45      	ldr	r3, [pc, #276]	@ (80018b8 <main+0x880>)
 80017a2:	601a      	str	r2, [r3, #0]
	  	                					  	    elapsed_ticks = start_ticks-stop_ticks;
 80017a4:	4b42      	ldr	r3, [pc, #264]	@ (80018b0 <main+0x878>)
 80017a6:	681a      	ldr	r2, [r3, #0]
 80017a8:	4b43      	ldr	r3, [pc, #268]	@ (80018b8 <main+0x880>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	1ad3      	subs	r3, r2, r3
 80017ae:	4a43      	ldr	r2, [pc, #268]	@ (80018bc <main+0x884>)
 80017b0:	6013      	str	r3, [r2, #0]

	  	                					  	    delay_hc_freq_ACC = delay_hc_freq;
 80017b2:	4b3b      	ldr	r3, [pc, #236]	@ (80018a0 <main+0x868>)
 80017b4:	681b      	ldr	r3, [r3, #0]
 80017b6:	ee07 3a90 	vmov	s15, r3
 80017ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017be:	4b39      	ldr	r3, [pc, #228]	@ (80018a4 <main+0x86c>)
 80017c0:	edc3 7a00 	vstr	s15, [r3]
	  	                					  	   }
	  	                				}
	  	                				if(RAMP_FINISHED == 0) Vramp = RAMP(Vramp, vref, 160000, Ts); // Adding to Vramp stepping voltage to create starting ramp  21 07 2025 was 160000 rate
 80017c4:	4b30      	ldr	r3, [pc, #192]	@ (8001888 <main+0x850>)
 80017c6:	781b      	ldrb	r3, [r3, #0]
 80017c8:	2b00      	cmp	r3, #0
 80017ca:	d10c      	bne.n	80017e6 <main+0x7ae>
 80017cc:	4b3c      	ldr	r3, [pc, #240]	@ (80018c0 <main+0x888>)
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4a3c      	ldr	r2, [pc, #240]	@ (80018c4 <main+0x88c>)
 80017d2:	6811      	ldr	r1, [r2, #0]
 80017d4:	ed9f 0a3c 	vldr	s0, [pc, #240]	@ 80018c8 <main+0x890>
 80017d8:	4a3c      	ldr	r2, [pc, #240]	@ (80018cc <main+0x894>)
 80017da:	4618      	mov	r0, r3
 80017dc:	f001 fbd4 	bl	8002f88 <RAMP>
 80017e0:	4603      	mov	r3, r0
 80017e2:	4a37      	ldr	r2, [pc, #220]	@ (80018c0 <main+0x888>)
 80017e4:	6013      	str	r3, [r2, #0]

	  	                				if (Vramp > 0 ) regulatorPI(&imax1, &Integral_I, output_vol, Vramp, LIM_PEAK_POS, LIM_PEAK_NEG, Kp, Ti, Ts);
 80017e6:	4b36      	ldr	r3, [pc, #216]	@ (80018c0 <main+0x888>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	dd1c      	ble.n	8001828 <main+0x7f0>
 80017ee:	4b29      	ldr	r3, [pc, #164]	@ (8001894 <main+0x85c>)
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	461c      	mov	r4, r3
 80017f4:	4b32      	ldr	r3, [pc, #200]	@ (80018c0 <main+0x888>)
 80017f6:	6819      	ldr	r1, [r3, #0]
 80017f8:	4b35      	ldr	r3, [pc, #212]	@ (80018d0 <main+0x898>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	4a35      	ldr	r2, [pc, #212]	@ (80018d4 <main+0x89c>)
 80017fe:	6812      	ldr	r2, [r2, #0]
 8001800:	4835      	ldr	r0, [pc, #212]	@ (80018d8 <main+0x8a0>)
 8001802:	edd0 7a00 	vldr	s15, [r0]
 8001806:	4835      	ldr	r0, [pc, #212]	@ (80018dc <main+0x8a4>)
 8001808:	ed90 7a00 	vldr	s14, [r0]
 800180c:	9201      	str	r2, [sp, #4]
 800180e:	9300      	str	r3, [sp, #0]
 8001810:	ed9f 1a2d 	vldr	s2, [pc, #180]	@ 80018c8 <main+0x890>
 8001814:	eef0 0a47 	vmov.f32	s1, s14
 8001818:	eeb0 0a67 	vmov.f32	s0, s15
 800181c:	460b      	mov	r3, r1
 800181e:	4622      	mov	r2, r4
 8001820:	492f      	ldr	r1, [pc, #188]	@ (80018e0 <main+0x8a8>)
 8001822:	481b      	ldr	r0, [pc, #108]	@ (8001890 <main+0x858>)
 8001824:	f001 fc02 	bl	800302c <regulatorPI>



	  	                				imax2 =  imax1 ;// + imax2_sum;//
 8001828:	4b19      	ldr	r3, [pc, #100]	@ (8001890 <main+0x858>)
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	4a2d      	ldr	r2, [pc, #180]	@ (80018e4 <main+0x8ac>)
 800182e:	6013      	str	r3, [r2, #0]

	  	                				if(once == 0){
 8001830:	4b2d      	ldr	r3, [pc, #180]	@ (80018e8 <main+0x8b0>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d10c      	bne.n	8001852 <main+0x81a>
	  	                					//HAL_Delay(500);
	  	                					HAL_GPIO_WritePin(START_STOP_FPGA_GPIO_Port, START_STOP_FPGA_Pin, 1); // START FPGA DANCE
 8001838:	2201      	movs	r2, #1
 800183a:	2120      	movs	r1, #32
 800183c:	482b      	ldr	r0, [pc, #172]	@ (80018ec <main+0x8b4>)
 800183e:	f005 fdbb 	bl	80073b8 <HAL_GPIO_WritePin>
	  	                					once = 1;
 8001842:	4b29      	ldr	r3, [pc, #164]	@ (80018e8 <main+0x8b0>)
 8001844:	2201      	movs	r2, #1
 8001846:	601a      	str	r2, [r3, #0]
	  	                				if(once == 0){
 8001848:	e003      	b.n	8001852 <main+0x81a>
	  	                				}
	  	                		  	  	}
	  	                		  	  	else
	  	                		  	  	{
	  	                				flag_control = 0;
 800184a:	4b29      	ldr	r3, [pc, #164]	@ (80018f0 <main+0x8b8>)
 800184c:	2200      	movs	r2, #0
 800184e:	701a      	strb	r2, [r3, #0]
	  	                		  	  	}

	  	                	  }

	  	                  }
	  	                  break;
 8001850:	e0eb      	b.n	8001a2a <main+0x9f2>
 8001852:	e0ea      	b.n	8001a2a <main+0x9f2>
 8001854:	f3af 8000 	nop.w
 8001858:	54442d18 	.word	0x54442d18
 800185c:	400921fb 	.word	0x400921fb
 8001860:	db0b953a 	.word	0xdb0b953a
 8001864:	3ea5942f 	.word	0x3ea5942f
 8001868:	d2f1a9fc 	.word	0xd2f1a9fc
 800186c:	3f50624d 	.word	0x3f50624d
 8001870:	20000028 	.word	0x20000028
 8001874:	20000010 	.word	0x20000010
 8001878:	20000a78 	.word	0x20000a78
 800187c:	20000018 	.word	0x20000018
 8001880:	01312d00 	.word	0x01312d00
 8001884:	20000020 	.word	0x20000020
 8001888:	20000a98 	.word	0x20000a98
 800188c:	200007c4 	.word	0x200007c4
 8001890:	20000a70 	.word	0x20000a70
 8001894:	20000048 	.word	0x20000048
 8001898:	31972ecf 	.word	0x31972ecf
 800189c:	20000014 	.word	0x20000014
 80018a0:	2000001c 	.word	0x2000001c
 80018a4:	20000024 	.word	0x20000024
 80018a8:	0001869f 	.word	0x0001869f
 80018ac:	e000e010 	.word	0xe000e010
 80018b0:	20000bb8 	.word	0x20000bb8
 80018b4:	200008f4 	.word	0x200008f4
 80018b8:	20000bbc 	.word	0x20000bbc
 80018bc:	20000bc0 	.word	0x20000bc0
 80018c0:	2000000c 	.word	0x2000000c
 80018c4:	20000000 	.word	0x20000000
 80018c8:	3851b717 	.word	0x3851b717
 80018cc:	00027100 	.word	0x00027100
 80018d0:	20000034 	.word	0x20000034
 80018d4:	20000b80 	.word	0x20000b80
 80018d8:	2000002c 	.word	0x2000002c
 80018dc:	20000030 	.word	0x20000030
 80018e0:	20000b84 	.word	0x20000b84
 80018e4:	20000a74 	.word	0x20000a74
 80018e8:	20000b94 	.word	0x20000b94
 80018ec:	48000800 	.word	0x48000800
 80018f0:	20000b99 	.word	0x20000b99
	  	              case STATE_FAULT:
	  	                  // Handle fault condition
	  	            	  // Turn off all gate drivers and stop FPGA
	  	              {
	  	            	HAL_GPIO_WritePin(START_STOP_FPGA_GPIO_Port, START_STOP_FPGA_Pin, GPIO_PIN_RESET); // STOP drives mosfet etc
 80018f4:	2200      	movs	r2, #0
 80018f6:	2120      	movs	r1, #32
 80018f8:	484d      	ldr	r0, [pc, #308]	@ (8001a30 <main+0x9f8>)
 80018fa:	f005 fd5d 	bl	80073b8 <HAL_GPIO_WritePin>

	  	            	//HAL_GPIO_WritePin(RESET_FPGA_GPIO_Port, RESET_FPGA_Pin, 1); // RESET =  1  = reset turn on IMPORTANT!! WAZNE!!!


	  	            	HAL_TIM_Base_Stop_IT(&htim15);
 80018fe:	484d      	ldr	r0, [pc, #308]	@ (8001a34 <main+0x9fc>)
 8001900:	f008 fc32 	bl	800a168 <HAL_TIM_Base_Stop_IT>

	  	            	HAL_GPIO_WritePin(NOT_RST_1_GPIO_Port,NOT_RST_1_Pin, GPIO_PIN_RESET);
 8001904:	2200      	movs	r2, #0
 8001906:	2180      	movs	r1, #128	@ 0x80
 8001908:	484b      	ldr	r0, [pc, #300]	@ (8001a38 <main+0xa00>)
 800190a:	f005 fd55 	bl	80073b8 <HAL_GPIO_WritePin>
	  	            	HAL_GPIO_WritePin(NOT_RST_2_GPIO_Port,NOT_RST_2_Pin, GPIO_PIN_RESET);
 800190e:	2200      	movs	r2, #0
 8001910:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001914:	4849      	ldr	r0, [pc, #292]	@ (8001a3c <main+0xa04>)
 8001916:	f005 fd4f 	bl	80073b8 <HAL_GPIO_WritePin>
	  	            	HAL_GPIO_WritePin(NOT_RST_3_GPIO_Port,NOT_RST_3_Pin, GPIO_PIN_RESET);
 800191a:	2200      	movs	r2, #0
 800191c:	2101      	movs	r1, #1
 800191e:	4848      	ldr	r0, [pc, #288]	@ (8001a40 <main+0xa08>)
 8001920:	f005 fd4a 	bl	80073b8 <HAL_GPIO_WritePin>
	  	            	HAL_GPIO_WritePin(NOT_RST_4_GPIO_Port,NOT_RST_4_Pin, GPIO_PIN_RESET);
 8001924:	2200      	movs	r2, #0
 8001926:	2140      	movs	r1, #64	@ 0x40
 8001928:	4841      	ldr	r0, [pc, #260]	@ (8001a30 <main+0x9f8>)
 800192a:	f005 fd45 	bl	80073b8 <HAL_GPIO_WritePin>

	  	            	HAL_GPIO_WritePin(CS_OCD_1_GPIO_Port, CS_OCD_1_Pin, GPIO_PIN_RESET);
 800192e:	2200      	movs	r2, #0
 8001930:	2102      	movs	r1, #2
 8001932:	4842      	ldr	r0, [pc, #264]	@ (8001a3c <main+0xa04>)
 8001934:	f005 fd40 	bl	80073b8 <HAL_GPIO_WritePin>
	  	            	HAL_GPIO_WritePin(CS_OCD_2_GPIO_Port, CS_OCD_2_Pin, GPIO_PIN_RESET);
 8001938:	2200      	movs	r2, #0
 800193a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800193e:	4841      	ldr	r0, [pc, #260]	@ (8001a44 <main+0xa0c>)
 8001940:	f005 fd3a 	bl	80073b8 <HAL_GPIO_WritePin>

	  	            	HAL_GPIO_WritePin(RESET_INTERLOCK_GPIO_Port, RESET_INTERLOCK_Pin, GPIO_PIN_SET);
 8001944:	2201      	movs	r2, #1
 8001946:	2120      	movs	r1, #32
 8001948:	483c      	ldr	r0, [pc, #240]	@ (8001a3c <main+0xa04>)
 800194a:	f005 fd35 	bl	80073b8 <HAL_GPIO_WritePin>

	  	            	HAL_TIM_Base_Start(&htim7); // timer for reset OCD and INTERLOCK reset turn off
 800194e:	483e      	ldr	r0, [pc, #248]	@ (8001a48 <main+0xa10>)
 8001950:	f008 fb22 	bl	8009f98 <HAL_TIM_Base_Start>


	  	            	once = 0;
 8001954:	4b3d      	ldr	r3, [pc, #244]	@ (8001a4c <main+0xa14>)
 8001956:	2200      	movs	r2, #0
 8001958:	601a      	str	r2, [r3, #0]
	  	            	start_program = 0;
 800195a:	4b3d      	ldr	r3, [pc, #244]	@ (8001a50 <main+0xa18>)
 800195c:	2200      	movs	r2, #0
 800195e:	701a      	strb	r2, [r3, #0]
	  	            	currentState = STATE_SHUTDOWN;
 8001960:	4b3c      	ldr	r3, [pc, #240]	@ (8001a54 <main+0xa1c>)
 8001962:	2204      	movs	r2, #4
 8001964:	701a      	strb	r2, [r3, #0]
	  	              }
	  	                  break;
 8001966:	e061      	b.n	8001a2c <main+0x9f4>
	  	              case STATE_SHUTDOWN:
	  	                  // Safely shut down the converter
	  	              {
	  	            	HAL_GPIO_WritePin(START_STOP_FPGA_GPIO_Port, START_STOP_FPGA_Pin, GPIO_PIN_RESET);
 8001968:	2200      	movs	r2, #0
 800196a:	2120      	movs	r1, #32
 800196c:	4830      	ldr	r0, [pc, #192]	@ (8001a30 <main+0x9f8>)
 800196e:	f005 fd23 	bl	80073b8 <HAL_GPIO_WritePin>
	  	            	HAL_GPIO_WritePin(RESET_FPGA_GPIO_Port, RESET_FPGA_Pin, 1); // RESET =  1  = reset turn on IMPORTANT!! WAZNE!!!
 8001972:	2201      	movs	r2, #1
 8001974:	2104      	movs	r1, #4
 8001976:	4833      	ldr	r0, [pc, #204]	@ (8001a44 <main+0xa0c>)
 8001978:	f005 fd1e 	bl	80073b8 <HAL_GPIO_WritePin>
	  	            	HAL_TIM_Base_Stop_IT(&htim15);
 800197c:	482d      	ldr	r0, [pc, #180]	@ (8001a34 <main+0x9fc>)
 800197e:	f008 fbf3 	bl	800a168 <HAL_TIM_Base_Stop_IT>
	  	            	//HAL_GPIO_WritePin(RESET_FPGA_GPIO_Port, RESET_FPGA_Pin, 0); // RESET =  1  = reset turn on IMPORTANT!! WAZNE!!!
	  	            	RAMP_FINISHED = 0;
 8001982:	4b35      	ldr	r3, [pc, #212]	@ (8001a58 <main+0xa20>)
 8001984:	2200      	movs	r2, #0
 8001986:	701a      	strb	r2, [r3, #0]
						once = 0;
 8001988:	4b30      	ldr	r3, [pc, #192]	@ (8001a4c <main+0xa14>)
 800198a:	2200      	movs	r2, #0
 800198c:	601a      	str	r2, [r3, #0]
	  	            	imax1 = 1;
 800198e:	4b33      	ldr	r3, [pc, #204]	@ (8001a5c <main+0xa24>)
 8001990:	2201      	movs	r2, #1
 8001992:	601a      	str	r2, [r3, #0]
						imax2 = 1;
 8001994:	4b32      	ldr	r3, [pc, #200]	@ (8001a60 <main+0xa28>)
 8001996:	2201      	movs	r2, #1
 8001998:	601a      	str	r2, [r3, #0]
						imax2_sum = 1;
 800199a:	4b32      	ldr	r3, [pc, #200]	@ (8001a64 <main+0xa2c>)
 800199c:	2201      	movs	r2, #1
 800199e:	801a      	strh	r2, [r3, #0]
						vout = 1;
 80019a0:	4b31      	ldr	r3, [pc, #196]	@ (8001a68 <main+0xa30>)
 80019a2:	2201      	movs	r2, #1
 80019a4:	601a      	str	r2, [r3, #0]
						Vramp = 1;
 80019a6:	4b31      	ldr	r3, [pc, #196]	@ (8001a6c <main+0xa34>)
 80019a8:	2201      	movs	r2, #1
 80019aa:	601a      	str	r2, [r3, #0]
						delay_tr = 1;
 80019ac:	4b30      	ldr	r3, [pc, #192]	@ (8001a70 <main+0xa38>)
 80019ae:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80019b2:	601a      	str	r2, [r3, #0]
						delay_hc = 1;
 80019b4:	4b2f      	ldr	r3, [pc, #188]	@ (8001a74 <main+0xa3c>)
 80019b6:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80019ba:	601a      	str	r2, [r3, #0]
						Gv = 1;
 80019bc:	4b2e      	ldr	r3, [pc, #184]	@ (8001a78 <main+0xa40>)
 80019be:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80019c2:	601a      	str	r2, [r3, #0]
						Integral_I = 1;
 80019c4:	4b2d      	ldr	r3, [pc, #180]	@ (8001a7c <main+0xa44>)
 80019c6:	2201      	movs	r2, #1
 80019c8:	601a      	str	r2, [r3, #0]
						prev_delta = 1;
 80019ca:	4b2d      	ldr	r3, [pc, #180]	@ (8001a80 <main+0xa48>)
 80019cc:	2201      	movs	r2, #1
 80019ce:	601a      	str	r2, [r3, #0]
						input_vol = 1;
 80019d0:	4b2c      	ldr	r3, [pc, #176]	@ (8001a84 <main+0xa4c>)
 80019d2:	2201      	movs	r2, #1
 80019d4:	601a      	str	r2, [r3, #0]
						input_voltage =1;
 80019d6:	4b2c      	ldr	r3, [pc, #176]	@ (8001a88 <main+0xa50>)
 80019d8:	2201      	movs	r2, #1
 80019da:	601a      	str	r2, [r3, #0]
						output_vol = 1;
 80019dc:	4b2b      	ldr	r3, [pc, #172]	@ (8001a8c <main+0xa54>)
 80019de:	2201      	movs	r2, #1
 80019e0:	601a      	str	r2, [r3, #0]
						output_voltage =1;
 80019e2:	4b2b      	ldr	r3, [pc, #172]	@ (8001a90 <main+0xa58>)
 80019e4:	2201      	movs	r2, #1
 80019e6:	601a      	str	r2, [r3, #0]
						input_vol_x_n1 = 1;
 80019e8:	4b2a      	ldr	r3, [pc, #168]	@ (8001a94 <main+0xa5c>)
 80019ea:	2201      	movs	r2, #1
 80019ec:	601a      	str	r2, [r3, #0]
						input_vol_y_n1 = 1;
 80019ee:	4b2a      	ldr	r3, [pc, #168]	@ (8001a98 <main+0xa60>)
 80019f0:	2201      	movs	r2, #1
 80019f2:	601a      	str	r2, [r3, #0]
						output_vol_x_n1 = 1;
 80019f4:	4b29      	ldr	r3, [pc, #164]	@ (8001a9c <main+0xa64>)
 80019f6:	2201      	movs	r2, #1
 80019f8:	601a      	str	r2, [r3, #0]
						output_vol_y_n1 = 1;
 80019fa:	4b29      	ldr	r3, [pc, #164]	@ (8001aa0 <main+0xa68>)
 80019fc:	2201      	movs	r2, #1
 80019fe:	601a      	str	r2, [r3, #0]
						imin = 1;
 8001a00:	4b28      	ldr	r3, [pc, #160]	@ (8001aa4 <main+0xa6c>)
 8001a02:	2201      	movs	r2, #1
 8001a04:	601a      	str	r2, [r3, #0]
						HAL_TIM_PWM_Stop(&htim8, TIM_CHANNEL_2);
 8001a06:	2104      	movs	r1, #4
 8001a08:	4827      	ldr	r0, [pc, #156]	@ (8001aa8 <main+0xa70>)
 8001a0a:	f008 fd45 	bl	800a498 <HAL_TIM_PWM_Stop>
						HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8001a0e:	2100      	movs	r1, #0
 8001a10:	4826      	ldr	r0, [pc, #152]	@ (8001aac <main+0xa74>)
 8001a12:	f008 fd41 	bl	800a498 <HAL_TIM_PWM_Stop>
	  	            	currentState = STATE_STANDBY;
 8001a16:	4b0f      	ldr	r3, [pc, #60]	@ (8001a54 <main+0xa1c>)
 8001a18:	2201      	movs	r2, #1
 8001a1a:	701a      	strb	r2, [r3, #0]
	  	              }

	  	                  break;
 8001a1c:	e006      	b.n	8001a2c <main+0x9f4>
	  	              default:
	  	                  break;
 8001a1e:	bf00      	nop
 8001a20:	f7ff bb53 	b.w	80010ca <main+0x92>
	  	                  break;
 8001a24:	bf00      	nop
 8001a26:	f7ff bb50 	b.w	80010ca <main+0x92>
	  	                  break;
 8001a2a:	bf00      	nop
	  	  	  	  checkfaults = Check_Faults();
 8001a2c:	f7ff bb4d 	b.w	80010ca <main+0x92>
 8001a30:	48000800 	.word	0x48000800
 8001a34:	20000940 	.word	0x20000940
 8001a38:	48000400 	.word	0x48000400
 8001a3c:	48001000 	.word	0x48001000
 8001a40:	48000c00 	.word	0x48000c00
 8001a44:	48001400 	.word	0x48001400
 8001a48:	200008a8 	.word	0x200008a8
 8001a4c:	20000b94 	.word	0x20000b94
 8001a50:	20000b8c 	.word	0x20000b8c
 8001a54:	20000b8f 	.word	0x20000b8f
 8001a58:	20000a98 	.word	0x20000a98
 8001a5c:	20000a70 	.word	0x20000a70
 8001a60:	20000a74 	.word	0x20000a74
 8001a64:	20000aa0 	.word	0x20000aa0
 8001a68:	20000008 	.word	0x20000008
 8001a6c:	2000000c 	.word	0x2000000c
 8001a70:	20000010 	.word	0x20000010
 8001a74:	20000014 	.word	0x20000014
 8001a78:	20000028 	.word	0x20000028
 8001a7c:	20000b84 	.word	0x20000b84
 8001a80:	20000b88 	.word	0x20000b88
 8001a84:	20000044 	.word	0x20000044
 8001a88:	20000a7c 	.word	0x20000a7c
 8001a8c:	20000048 	.word	0x20000048
 8001a90:	20000004 	.word	0x20000004
 8001a94:	2000004c 	.word	0x2000004c
 8001a98:	20000050 	.word	0x20000050
 8001a9c:	20000054 	.word	0x20000054
 8001aa0:	20000058 	.word	0x20000058
 8001aa4:	20000a78 	.word	0x20000a78
 8001aa8:	200008f4 	.word	0x200008f4
 8001aac:	200007c4 	.word	0x200007c4

08001ab0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b094      	sub	sp, #80	@ 0x50
 8001ab4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ab6:	f107 0318 	add.w	r3, r7, #24
 8001aba:	2238      	movs	r2, #56	@ 0x38
 8001abc:	2100      	movs	r1, #0
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f010 fa41 	bl	8011f46 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ac4:	1d3b      	adds	r3, r7, #4
 8001ac6:	2200      	movs	r2, #0
 8001ac8:	601a      	str	r2, [r3, #0]
 8001aca:	605a      	str	r2, [r3, #4]
 8001acc:	609a      	str	r2, [r3, #8]
 8001ace:	60da      	str	r2, [r3, #12]
 8001ad0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001ad2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001ad6:	f007 f9d7 	bl	8008e88 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 8001ada:	2322      	movs	r3, #34	@ 0x22
 8001adc:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001ade:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001ae2:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001ae4:	2340      	movs	r3, #64	@ 0x40
 8001ae6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001aec:	2302      	movs	r3, #2
 8001aee:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001af0:	2302      	movs	r3, #2
 8001af2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8001af4:	2304      	movs	r3, #4
 8001af6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 75;
 8001af8:	234b      	movs	r3, #75	@ 0x4b
 8001afa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001afc:	2302      	movs	r3, #2
 8001afe:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001b00:	2302      	movs	r3, #2
 8001b02:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001b04:	2302      	movs	r3, #2
 8001b06:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b08:	f107 0318 	add.w	r3, r7, #24
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f007 fa6f 	bl	8008ff0 <HAL_RCC_OscConfig>
 8001b12:	4603      	mov	r3, r0
 8001b14:	2b00      	cmp	r3, #0
 8001b16:	d001      	beq.n	8001b1c <SystemClock_Config+0x6c>
  {
    Error_Handler();
 8001b18:	f002 f802 	bl	8003b20 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b1c:	230f      	movs	r3, #15
 8001b1e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b20:	2303      	movs	r3, #3
 8001b22:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b24:	2300      	movs	r3, #0
 8001b26:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001b30:	1d3b      	adds	r3, r7, #4
 8001b32:	2104      	movs	r1, #4
 8001b34:	4618      	mov	r0, r3
 8001b36:	f007 fd6d 	bl	8009614 <HAL_RCC_ClockConfig>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d001      	beq.n	8001b44 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001b40:	f001 ffee 	bl	8003b20 <Error_Handler>
  }
}
 8001b44:	bf00      	nop
 8001b46:	3750      	adds	r7, #80	@ 0x50
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}

08001b4c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b08c      	sub	sp, #48	@ 0x30
 8001b50:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001b52:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001b56:	2200      	movs	r2, #0
 8001b58:	601a      	str	r2, [r3, #0]
 8001b5a:	605a      	str	r2, [r3, #4]
 8001b5c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001b5e:	1d3b      	adds	r3, r7, #4
 8001b60:	2220      	movs	r2, #32
 8001b62:	2100      	movs	r1, #0
 8001b64:	4618      	mov	r0, r3
 8001b66:	f010 f9ee 	bl	8011f46 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001b6a:	4b32      	ldr	r3, [pc, #200]	@ (8001c34 <MX_ADC1_Init+0xe8>)
 8001b6c:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8001b70:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001b72:	4b30      	ldr	r3, [pc, #192]	@ (8001c34 <MX_ADC1_Init+0xe8>)
 8001b74:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8001b78:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001b7a:	4b2e      	ldr	r3, [pc, #184]	@ (8001c34 <MX_ADC1_Init+0xe8>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b80:	4b2c      	ldr	r3, [pc, #176]	@ (8001c34 <MX_ADC1_Init+0xe8>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8001b86:	4b2b      	ldr	r3, [pc, #172]	@ (8001c34 <MX_ADC1_Init+0xe8>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001b8c:	4b29      	ldr	r3, [pc, #164]	@ (8001c34 <MX_ADC1_Init+0xe8>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001b92:	4b28      	ldr	r3, [pc, #160]	@ (8001c34 <MX_ADC1_Init+0xe8>)
 8001b94:	2204      	movs	r2, #4
 8001b96:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001b98:	4b26      	ldr	r3, [pc, #152]	@ (8001c34 <MX_ADC1_Init+0xe8>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001b9e:	4b25      	ldr	r3, [pc, #148]	@ (8001c34 <MX_ADC1_Init+0xe8>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8001ba4:	4b23      	ldr	r3, [pc, #140]	@ (8001c34 <MX_ADC1_Init+0xe8>)
 8001ba6:	2201      	movs	r2, #1
 8001ba8:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001baa:	4b22      	ldr	r3, [pc, #136]	@ (8001c34 <MX_ADC1_Init+0xe8>)
 8001bac:	2200      	movs	r2, #0
 8001bae:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001bb2:	4b20      	ldr	r3, [pc, #128]	@ (8001c34 <MX_ADC1_Init+0xe8>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001bb8:	4b1e      	ldr	r3, [pc, #120]	@ (8001c34 <MX_ADC1_Init+0xe8>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001bbe:	4b1d      	ldr	r3, [pc, #116]	@ (8001c34 <MX_ADC1_Init+0xe8>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001bc6:	4b1b      	ldr	r3, [pc, #108]	@ (8001c34 <MX_ADC1_Init+0xe8>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8001bcc:	4b19      	ldr	r3, [pc, #100]	@ (8001c34 <MX_ADC1_Init+0xe8>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001bd4:	4817      	ldr	r0, [pc, #92]	@ (8001c34 <MX_ADC1_Init+0xe8>)
 8001bd6:	f003 f891 	bl	8004cfc <HAL_ADC_Init>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	d001      	beq.n	8001be4 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 8001be0:	f001 ff9e 	bl	8003b20 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001be4:	2300      	movs	r3, #0
 8001be6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8001be8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001bec:	4619      	mov	r1, r3
 8001bee:	4811      	ldr	r0, [pc, #68]	@ (8001c34 <MX_ADC1_Init+0xe8>)
 8001bf0:	f004 f9a6 	bl	8005f40 <HAL_ADCEx_MultiModeConfigChannel>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d001      	beq.n	8001bfe <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8001bfa:	f001 ff91 	bl	8003b20 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8001bfe:	4b0e      	ldr	r3, [pc, #56]	@ (8001c38 <MX_ADC1_Init+0xec>)
 8001c00:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001c02:	2306      	movs	r3, #6
 8001c04:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001c06:	2307      	movs	r3, #7
 8001c08:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001c0a:	237f      	movs	r3, #127	@ 0x7f
 8001c0c:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001c0e:	2304      	movs	r3, #4
 8001c10:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001c12:	2300      	movs	r3, #0
 8001c14:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c16:	1d3b      	adds	r3, r7, #4
 8001c18:	4619      	mov	r1, r3
 8001c1a:	4806      	ldr	r0, [pc, #24]	@ (8001c34 <MX_ADC1_Init+0xe8>)
 8001c1c:	f003 fb12 	bl	8005244 <HAL_ADC_ConfigChannel>
 8001c20:	4603      	mov	r3, r0
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d001      	beq.n	8001c2a <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 8001c26:	f001 ff7b 	bl	8003b20 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001c2a:	bf00      	nop
 8001c2c:	3730      	adds	r7, #48	@ 0x30
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}
 8001c32:	bf00      	nop
 8001c34:	200003e4 	.word	0x200003e4
 8001c38:	cb840000 	.word	0xcb840000

08001c3c <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b08c      	sub	sp, #48	@ 0x30
 8001c40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001c42:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c46:	2200      	movs	r2, #0
 8001c48:	601a      	str	r2, [r3, #0]
 8001c4a:	605a      	str	r2, [r3, #4]
 8001c4c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8001c4e:	1d3b      	adds	r3, r7, #4
 8001c50:	2220      	movs	r2, #32
 8001c52:	2100      	movs	r1, #0
 8001c54:	4618      	mov	r0, r3
 8001c56:	f010 f976 	bl	8011f46 <memset>

  /* USER CODE END ADC3_Init 1 */

  /** Common config
  */
  hadc3.Instance = ADC3;
 8001c5a:	4b57      	ldr	r3, [pc, #348]	@ (8001db8 <MX_ADC3_Init+0x17c>)
 8001c5c:	4a57      	ldr	r2, [pc, #348]	@ (8001dbc <MX_ADC3_Init+0x180>)
 8001c5e:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV10;
 8001c60:	4b55      	ldr	r3, [pc, #340]	@ (8001db8 <MX_ADC3_Init+0x17c>)
 8001c62:	f44f 12a0 	mov.w	r2, #1310720	@ 0x140000
 8001c66:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 8001c68:	4b53      	ldr	r3, [pc, #332]	@ (8001db8 <MX_ADC3_Init+0x17c>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001c6e:	4b52      	ldr	r3, [pc, #328]	@ (8001db8 <MX_ADC3_Init+0x17c>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	60da      	str	r2, [r3, #12]
  hadc3.Init.GainCompensation = 0;
 8001c74:	4b50      	ldr	r3, [pc, #320]	@ (8001db8 <MX_ADC3_Init+0x17c>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	611a      	str	r2, [r3, #16]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001c7a:	4b4f      	ldr	r3, [pc, #316]	@ (8001db8 <MX_ADC3_Init+0x17c>)
 8001c7c:	2201      	movs	r2, #1
 8001c7e:	615a      	str	r2, [r3, #20]
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001c80:	4b4d      	ldr	r3, [pc, #308]	@ (8001db8 <MX_ADC3_Init+0x17c>)
 8001c82:	2204      	movs	r2, #4
 8001c84:	619a      	str	r2, [r3, #24]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 8001c86:	4b4c      	ldr	r3, [pc, #304]	@ (8001db8 <MX_ADC3_Init+0x17c>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ContinuousConvMode = ENABLE;
 8001c8c:	4b4a      	ldr	r3, [pc, #296]	@ (8001db8 <MX_ADC3_Init+0x17c>)
 8001c8e:	2201      	movs	r2, #1
 8001c90:	775a      	strb	r2, [r3, #29]
  hadc3.Init.NbrOfConversion = 5;
 8001c92:	4b49      	ldr	r3, [pc, #292]	@ (8001db8 <MX_ADC3_Init+0x17c>)
 8001c94:	2205      	movs	r2, #5
 8001c96:	621a      	str	r2, [r3, #32]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 8001c98:	4b47      	ldr	r3, [pc, #284]	@ (8001db8 <MX_ADC3_Init+0x17c>)
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc3.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001ca0:	4b45      	ldr	r3, [pc, #276]	@ (8001db8 <MX_ADC3_Init+0x17c>)
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001ca6:	4b44      	ldr	r3, [pc, #272]	@ (8001db8 <MX_ADC3_Init+0x17c>)
 8001ca8:	2200      	movs	r2, #0
 8001caa:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc3.Init.DMAContinuousRequests = ENABLE;
 8001cac:	4b42      	ldr	r3, [pc, #264]	@ (8001db8 <MX_ADC3_Init+0x17c>)
 8001cae:	2201      	movs	r2, #1
 8001cb0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001cb4:	4b40      	ldr	r3, [pc, #256]	@ (8001db8 <MX_ADC3_Init+0x17c>)
 8001cb6:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001cba:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc3.Init.OversamplingMode = DISABLE;
 8001cbc:	4b3e      	ldr	r3, [pc, #248]	@ (8001db8 <MX_ADC3_Init+0x17c>)
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 8001cc4:	483c      	ldr	r0, [pc, #240]	@ (8001db8 <MX_ADC3_Init+0x17c>)
 8001cc6:	f003 f819 	bl	8004cfc <HAL_ADC_Init>
 8001cca:	4603      	mov	r3, r0
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d001      	beq.n	8001cd4 <MX_ADC3_Init+0x98>
  {
    Error_Handler();
 8001cd0:	f001 ff26 	bl	8003b20 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 8001cd8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001cdc:	4619      	mov	r1, r3
 8001cde:	4836      	ldr	r0, [pc, #216]	@ (8001db8 <MX_ADC3_Init+0x17c>)
 8001ce0:	f004 f92e 	bl	8005f40 <HAL_ADCEx_MultiModeConfigChannel>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d001      	beq.n	8001cee <MX_ADC3_Init+0xb2>
  {
    Error_Handler();
 8001cea:	f001 ff19 	bl	8003b20 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001cee:	4b34      	ldr	r3, [pc, #208]	@ (8001dc0 <MX_ADC3_Init+0x184>)
 8001cf0:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001cf2:	2306      	movs	r3, #6
 8001cf4:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001cfa:	237f      	movs	r3, #127	@ 0x7f
 8001cfc:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_1;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 38;
 8001d02:	2326      	movs	r3, #38	@ 0x26
 8001d04:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSign = ADC_OFFSET_SIGN_POSITIVE;
 8001d06:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8001d0a:	61fb      	str	r3, [r7, #28]
  sConfig.OffsetSaturation = DISABLE;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	f887 3020 	strb.w	r3, [r7, #32]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001d12:	1d3b      	adds	r3, r7, #4
 8001d14:	4619      	mov	r1, r3
 8001d16:	4828      	ldr	r0, [pc, #160]	@ (8001db8 <MX_ADC3_Init+0x17c>)
 8001d18:	f003 fa94 	bl	8005244 <HAL_ADC_ConfigChannel>
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	2b00      	cmp	r3, #0
 8001d20:	d001      	beq.n	8001d26 <MX_ADC3_Init+0xea>
  {
    Error_Handler();
 8001d22:	f001 fefd 	bl	8003b20 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001d26:	4b27      	ldr	r3, [pc, #156]	@ (8001dc4 <MX_ADC3_Init+0x188>)
 8001d28:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001d2a:	230c      	movs	r3, #12
 8001d2c:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_2;
 8001d2e:	2301      	movs	r3, #1
 8001d30:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 37;
 8001d32:	2325      	movs	r3, #37	@ 0x25
 8001d34:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001d36:	1d3b      	adds	r3, r7, #4
 8001d38:	4619      	mov	r1, r3
 8001d3a:	481f      	ldr	r0, [pc, #124]	@ (8001db8 <MX_ADC3_Init+0x17c>)
 8001d3c:	f003 fa82 	bl	8005244 <HAL_ADC_ConfigChannel>
 8001d40:	4603      	mov	r3, r0
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d001      	beq.n	8001d4a <MX_ADC3_Init+0x10e>
  {
    Error_Handler();
 8001d46:	f001 feeb 	bl	8003b20 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001d4a:	4b1f      	ldr	r3, [pc, #124]	@ (8001dc8 <MX_ADC3_Init+0x18c>)
 8001d4c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001d4e:	2312      	movs	r3, #18
 8001d50:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_3;
 8001d52:	2302      	movs	r3, #2
 8001d54:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 8;
 8001d56:	2308      	movs	r3, #8
 8001d58:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001d5a:	1d3b      	adds	r3, r7, #4
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	4816      	ldr	r0, [pc, #88]	@ (8001db8 <MX_ADC3_Init+0x17c>)
 8001d60:	f003 fa70 	bl	8005244 <HAL_ADC_ConfigChannel>
 8001d64:	4603      	mov	r3, r0
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d001      	beq.n	8001d6e <MX_ADC3_Init+0x132>
  {
    Error_Handler();
 8001d6a:	f001 fed9 	bl	8003b20 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001d6e:	4b17      	ldr	r3, [pc, #92]	@ (8001dcc <MX_ADC3_Init+0x190>)
 8001d70:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001d72:	2318      	movs	r3, #24
 8001d74:	60bb      	str	r3, [r7, #8]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001d76:	2304      	movs	r3, #4
 8001d78:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001d7e:	1d3b      	adds	r3, r7, #4
 8001d80:	4619      	mov	r1, r3
 8001d82:	480d      	ldr	r0, [pc, #52]	@ (8001db8 <MX_ADC3_Init+0x17c>)
 8001d84:	f003 fa5e 	bl	8005244 <HAL_ADC_ConfigChannel>
 8001d88:	4603      	mov	r3, r0
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d001      	beq.n	8001d92 <MX_ADC3_Init+0x156>
  {
    Error_Handler();
 8001d8e:	f001 fec7 	bl	8003b20 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8001d92:	4b0f      	ldr	r3, [pc, #60]	@ (8001dd0 <MX_ADC3_Init+0x194>)
 8001d94:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 8001d96:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001d9a:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001d9c:	1d3b      	adds	r3, r7, #4
 8001d9e:	4619      	mov	r1, r3
 8001da0:	4805      	ldr	r0, [pc, #20]	@ (8001db8 <MX_ADC3_Init+0x17c>)
 8001da2:	f003 fa4f 	bl	8005244 <HAL_ADC_ConfigChannel>
 8001da6:	4603      	mov	r3, r0
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d001      	beq.n	8001db0 <MX_ADC3_Init+0x174>
  {
    Error_Handler();
 8001dac:	f001 feb8 	bl	8003b20 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001db0:	bf00      	nop
 8001db2:	3730      	adds	r7, #48	@ 0x30
 8001db4:	46bd      	mov	sp, r7
 8001db6:	bd80      	pop	{r7, pc}
 8001db8:	20000450 	.word	0x20000450
 8001dbc:	50000400 	.word	0x50000400
 8001dc0:	04300002 	.word	0x04300002
 8001dc4:	08600004 	.word	0x08600004
 8001dc8:	0c900008 	.word	0x0c900008
 8001dcc:	10c00010 	.word	0x10c00010
 8001dd0:	14f00020 	.word	0x14f00020

08001dd4 <MX_ADC4_Init>:
  * @brief ADC4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC4_Init(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b088      	sub	sp, #32
 8001dd8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC4_Init 0 */

  /* USER CODE END ADC4_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001dda:	463b      	mov	r3, r7
 8001ddc:	2220      	movs	r2, #32
 8001dde:	2100      	movs	r1, #0
 8001de0:	4618      	mov	r0, r3
 8001de2:	f010 f8b0 	bl	8011f46 <memset>

  /* USER CODE END ADC4_Init 1 */

  /** Common config
  */
  hadc4.Instance = ADC4;
 8001de6:	4b2b      	ldr	r3, [pc, #172]	@ (8001e94 <MX_ADC4_Init+0xc0>)
 8001de8:	4a2b      	ldr	r2, [pc, #172]	@ (8001e98 <MX_ADC4_Init+0xc4>)
 8001dea:	601a      	str	r2, [r3, #0]
  hadc4.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV10;
 8001dec:	4b29      	ldr	r3, [pc, #164]	@ (8001e94 <MX_ADC4_Init+0xc0>)
 8001dee:	f44f 12a0 	mov.w	r2, #1310720	@ 0x140000
 8001df2:	605a      	str	r2, [r3, #4]
  hadc4.Init.Resolution = ADC_RESOLUTION_12B;
 8001df4:	4b27      	ldr	r3, [pc, #156]	@ (8001e94 <MX_ADC4_Init+0xc0>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	609a      	str	r2, [r3, #8]
  hadc4.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001dfa:	4b26      	ldr	r3, [pc, #152]	@ (8001e94 <MX_ADC4_Init+0xc0>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	60da      	str	r2, [r3, #12]
  hadc4.Init.GainCompensation = 0;
 8001e00:	4b24      	ldr	r3, [pc, #144]	@ (8001e94 <MX_ADC4_Init+0xc0>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	611a      	str	r2, [r3, #16]
  hadc4.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001e06:	4b23      	ldr	r3, [pc, #140]	@ (8001e94 <MX_ADC4_Init+0xc0>)
 8001e08:	2200      	movs	r2, #0
 8001e0a:	615a      	str	r2, [r3, #20]
  hadc4.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001e0c:	4b21      	ldr	r3, [pc, #132]	@ (8001e94 <MX_ADC4_Init+0xc0>)
 8001e0e:	2204      	movs	r2, #4
 8001e10:	619a      	str	r2, [r3, #24]
  hadc4.Init.LowPowerAutoWait = DISABLE;
 8001e12:	4b20      	ldr	r3, [pc, #128]	@ (8001e94 <MX_ADC4_Init+0xc0>)
 8001e14:	2200      	movs	r2, #0
 8001e16:	771a      	strb	r2, [r3, #28]
  hadc4.Init.ContinuousConvMode = ENABLE;
 8001e18:	4b1e      	ldr	r3, [pc, #120]	@ (8001e94 <MX_ADC4_Init+0xc0>)
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	775a      	strb	r2, [r3, #29]
  hadc4.Init.NbrOfConversion = 1;
 8001e1e:	4b1d      	ldr	r3, [pc, #116]	@ (8001e94 <MX_ADC4_Init+0xc0>)
 8001e20:	2201      	movs	r2, #1
 8001e22:	621a      	str	r2, [r3, #32]
  hadc4.Init.DiscontinuousConvMode = DISABLE;
 8001e24:	4b1b      	ldr	r3, [pc, #108]	@ (8001e94 <MX_ADC4_Init+0xc0>)
 8001e26:	2200      	movs	r2, #0
 8001e28:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc4.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001e2c:	4b19      	ldr	r3, [pc, #100]	@ (8001e94 <MX_ADC4_Init+0xc0>)
 8001e2e:	2200      	movs	r2, #0
 8001e30:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc4.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001e32:	4b18      	ldr	r3, [pc, #96]	@ (8001e94 <MX_ADC4_Init+0xc0>)
 8001e34:	2200      	movs	r2, #0
 8001e36:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc4.Init.DMAContinuousRequests = ENABLE;
 8001e38:	4b16      	ldr	r3, [pc, #88]	@ (8001e94 <MX_ADC4_Init+0xc0>)
 8001e3a:	2201      	movs	r2, #1
 8001e3c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc4.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8001e40:	4b14      	ldr	r3, [pc, #80]	@ (8001e94 <MX_ADC4_Init+0xc0>)
 8001e42:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001e46:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc4.Init.OversamplingMode = DISABLE;
 8001e48:	4b12      	ldr	r3, [pc, #72]	@ (8001e94 <MX_ADC4_Init+0xc0>)
 8001e4a:	2200      	movs	r2, #0
 8001e4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc4) != HAL_OK)
 8001e50:	4810      	ldr	r0, [pc, #64]	@ (8001e94 <MX_ADC4_Init+0xc0>)
 8001e52:	f002 ff53 	bl	8004cfc <HAL_ADC_Init>
 8001e56:	4603      	mov	r3, r0
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d001      	beq.n	8001e60 <MX_ADC4_Init+0x8c>
  {
    Error_Handler();
 8001e5c:	f001 fe60 	bl	8003b20 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001e60:	4b0e      	ldr	r3, [pc, #56]	@ (8001e9c <MX_ADC4_Init+0xc8>)
 8001e62:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001e64:	2306      	movs	r3, #6
 8001e66:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 8001e68:	2307      	movs	r3, #7
 8001e6a:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001e6c:	237f      	movs	r3, #127	@ 0x7f
 8001e6e:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001e70:	2304      	movs	r3, #4
 8001e72:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001e74:	2300      	movs	r3, #0
 8001e76:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc4, &sConfig) != HAL_OK)
 8001e78:	463b      	mov	r3, r7
 8001e7a:	4619      	mov	r1, r3
 8001e7c:	4805      	ldr	r0, [pc, #20]	@ (8001e94 <MX_ADC4_Init+0xc0>)
 8001e7e:	f003 f9e1 	bl	8005244 <HAL_ADC_ConfigChannel>
 8001e82:	4603      	mov	r3, r0
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d001      	beq.n	8001e8c <MX_ADC4_Init+0xb8>
  {
    Error_Handler();
 8001e88:	f001 fe4a 	bl	8003b20 <Error_Handler>
  }
  /* USER CODE BEGIN ADC4_Init 2 */

  /* USER CODE END ADC4_Init 2 */

}
 8001e8c:	bf00      	nop
 8001e8e:	3720      	adds	r7, #32
 8001e90:	46bd      	mov	sp, r7
 8001e92:	bd80      	pop	{r7, pc}
 8001e94:	200004bc 	.word	0x200004bc
 8001e98:	50000500 	.word	0x50000500
 8001e9c:	04300002 	.word	0x04300002

08001ea0 <MX_ADC5_Init>:
  * @brief ADC5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC5_Init(void)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b088      	sub	sp, #32
 8001ea4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC5_Init 0 */

  /* USER CODE END ADC5_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001ea6:	463b      	mov	r3, r7
 8001ea8:	2220      	movs	r2, #32
 8001eaa:	2100      	movs	r1, #0
 8001eac:	4618      	mov	r0, r3
 8001eae:	f010 f84a 	bl	8011f46 <memset>

  /* USER CODE END ADC5_Init 1 */

  /** Common config
  */
  hadc5.Instance = ADC5;
 8001eb2:	4b31      	ldr	r3, [pc, #196]	@ (8001f78 <MX_ADC5_Init+0xd8>)
 8001eb4:	4a31      	ldr	r2, [pc, #196]	@ (8001f7c <MX_ADC5_Init+0xdc>)
 8001eb6:	601a      	str	r2, [r3, #0]
  hadc5.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV10;
 8001eb8:	4b2f      	ldr	r3, [pc, #188]	@ (8001f78 <MX_ADC5_Init+0xd8>)
 8001eba:	f44f 12a0 	mov.w	r2, #1310720	@ 0x140000
 8001ebe:	605a      	str	r2, [r3, #4]
  hadc5.Init.Resolution = ADC_RESOLUTION_12B;
 8001ec0:	4b2d      	ldr	r3, [pc, #180]	@ (8001f78 <MX_ADC5_Init+0xd8>)
 8001ec2:	2200      	movs	r2, #0
 8001ec4:	609a      	str	r2, [r3, #8]
  hadc5.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001ec6:	4b2c      	ldr	r3, [pc, #176]	@ (8001f78 <MX_ADC5_Init+0xd8>)
 8001ec8:	2200      	movs	r2, #0
 8001eca:	60da      	str	r2, [r3, #12]
  hadc5.Init.GainCompensation = 0;
 8001ecc:	4b2a      	ldr	r3, [pc, #168]	@ (8001f78 <MX_ADC5_Init+0xd8>)
 8001ece:	2200      	movs	r2, #0
 8001ed0:	611a      	str	r2, [r3, #16]
  hadc5.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001ed2:	4b29      	ldr	r3, [pc, #164]	@ (8001f78 <MX_ADC5_Init+0xd8>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	615a      	str	r2, [r3, #20]
  hadc5.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001ed8:	4b27      	ldr	r3, [pc, #156]	@ (8001f78 <MX_ADC5_Init+0xd8>)
 8001eda:	2204      	movs	r2, #4
 8001edc:	619a      	str	r2, [r3, #24]
  hadc5.Init.LowPowerAutoWait = DISABLE;
 8001ede:	4b26      	ldr	r3, [pc, #152]	@ (8001f78 <MX_ADC5_Init+0xd8>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	771a      	strb	r2, [r3, #28]
  hadc5.Init.ContinuousConvMode = ENABLE;
 8001ee4:	4b24      	ldr	r3, [pc, #144]	@ (8001f78 <MX_ADC5_Init+0xd8>)
 8001ee6:	2201      	movs	r2, #1
 8001ee8:	775a      	strb	r2, [r3, #29]
  hadc5.Init.NbrOfConversion = 1;
 8001eea:	4b23      	ldr	r3, [pc, #140]	@ (8001f78 <MX_ADC5_Init+0xd8>)
 8001eec:	2201      	movs	r2, #1
 8001eee:	621a      	str	r2, [r3, #32]
  hadc5.Init.DiscontinuousConvMode = DISABLE;
 8001ef0:	4b21      	ldr	r3, [pc, #132]	@ (8001f78 <MX_ADC5_Init+0xd8>)
 8001ef2:	2200      	movs	r2, #0
 8001ef4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc5.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001ef8:	4b1f      	ldr	r3, [pc, #124]	@ (8001f78 <MX_ADC5_Init+0xd8>)
 8001efa:	2200      	movs	r2, #0
 8001efc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc5.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001efe:	4b1e      	ldr	r3, [pc, #120]	@ (8001f78 <MX_ADC5_Init+0xd8>)
 8001f00:	2200      	movs	r2, #0
 8001f02:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc5.Init.DMAContinuousRequests = ENABLE;
 8001f04:	4b1c      	ldr	r3, [pc, #112]	@ (8001f78 <MX_ADC5_Init+0xd8>)
 8001f06:	2201      	movs	r2, #1
 8001f08:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc5.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001f0c:	4b1a      	ldr	r3, [pc, #104]	@ (8001f78 <MX_ADC5_Init+0xd8>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc5.Init.OversamplingMode = ENABLE;
 8001f12:	4b19      	ldr	r3, [pc, #100]	@ (8001f78 <MX_ADC5_Init+0xd8>)
 8001f14:	2201      	movs	r2, #1
 8001f16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  hadc5.Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_256;
 8001f1a:	4b17      	ldr	r3, [pc, #92]	@ (8001f78 <MX_ADC5_Init+0xd8>)
 8001f1c:	221c      	movs	r2, #28
 8001f1e:	645a      	str	r2, [r3, #68]	@ 0x44
  hadc5.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_8;
 8001f20:	4b15      	ldr	r3, [pc, #84]	@ (8001f78 <MX_ADC5_Init+0xd8>)
 8001f22:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8001f26:	649a      	str	r2, [r3, #72]	@ 0x48
  hadc5.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 8001f28:	4b13      	ldr	r3, [pc, #76]	@ (8001f78 <MX_ADC5_Init+0xd8>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hadc5.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 8001f2e:	4b12      	ldr	r3, [pc, #72]	@ (8001f78 <MX_ADC5_Init+0xd8>)
 8001f30:	2201      	movs	r2, #1
 8001f32:	651a      	str	r2, [r3, #80]	@ 0x50
  if (HAL_ADC_Init(&hadc5) != HAL_OK)
 8001f34:	4810      	ldr	r0, [pc, #64]	@ (8001f78 <MX_ADC5_Init+0xd8>)
 8001f36:	f002 fee1 	bl	8004cfc <HAL_ADC_Init>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d001      	beq.n	8001f44 <MX_ADC5_Init+0xa4>
  {
    Error_Handler();
 8001f40:	f001 fdee 	bl	8003b20 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001f44:	4b0e      	ldr	r3, [pc, #56]	@ (8001f80 <MX_ADC5_Init+0xe0>)
 8001f46:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001f48:	2306      	movs	r3, #6
 8001f4a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001f50:	237f      	movs	r3, #127	@ 0x7f
 8001f52:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001f54:	2304      	movs	r3, #4
 8001f56:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc5, &sConfig) != HAL_OK)
 8001f5c:	463b      	mov	r3, r7
 8001f5e:	4619      	mov	r1, r3
 8001f60:	4805      	ldr	r0, [pc, #20]	@ (8001f78 <MX_ADC5_Init+0xd8>)
 8001f62:	f003 f96f 	bl	8005244 <HAL_ADC_ConfigChannel>
 8001f66:	4603      	mov	r3, r0
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d001      	beq.n	8001f70 <MX_ADC5_Init+0xd0>
  {
    Error_Handler();
 8001f6c:	f001 fdd8 	bl	8003b20 <Error_Handler>
  }
  /* USER CODE BEGIN ADC5_Init 2 */

  /* USER CODE END ADC5_Init 2 */

}
 8001f70:	bf00      	nop
 8001f72:	3720      	adds	r7, #32
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}
 8001f78:	20000528 	.word	0x20000528
 8001f7c:	50000600 	.word	0x50000600
 8001f80:	04300002 	.word	0x04300002

08001f84 <MX_CORDIC_Init>:
  * @brief CORDIC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CORDIC_Init(void)
{
 8001f84:	b580      	push	{r7, lr}
 8001f86:	af00      	add	r7, sp, #0
  /* USER CODE END CORDIC_Init 0 */

  /* USER CODE BEGIN CORDIC_Init 1 */

  /* USER CODE END CORDIC_Init 1 */
  hcordic.Instance = CORDIC;
 8001f88:	4b06      	ldr	r3, [pc, #24]	@ (8001fa4 <MX_CORDIC_Init+0x20>)
 8001f8a:	4a07      	ldr	r2, [pc, #28]	@ (8001fa8 <MX_CORDIC_Init+0x24>)
 8001f8c:	601a      	str	r2, [r3, #0]
  if (HAL_CORDIC_Init(&hcordic) != HAL_OK)
 8001f8e:	4805      	ldr	r0, [pc, #20]	@ (8001fa4 <MX_CORDIC_Init+0x20>)
 8001f90:	f004 f8de 	bl	8006150 <HAL_CORDIC_Init>
 8001f94:	4603      	mov	r3, r0
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d001      	beq.n	8001f9e <MX_CORDIC_Init+0x1a>
  {
    Error_Handler();
 8001f9a:	f001 fdc1 	bl	8003b20 <Error_Handler>
  }
  /* USER CODE BEGIN CORDIC_Init 2 */

  /* USER CODE END CORDIC_Init 2 */

}
 8001f9e:	bf00      	nop
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	bf00      	nop
 8001fa4:	200006b4 	.word	0x200006b4
 8001fa8:	40020c00 	.word	0x40020c00

08001fac <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b08c      	sub	sp, #48	@ 0x30
 8001fb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001fb2:	463b      	mov	r3, r7
 8001fb4:	2230      	movs	r2, #48	@ 0x30
 8001fb6:	2100      	movs	r1, #0
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f00f ffc4 	bl	8011f46 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001fbe:	4b1e      	ldr	r3, [pc, #120]	@ (8002038 <MX_DAC1_Init+0x8c>)
 8001fc0:	4a1e      	ldr	r2, [pc, #120]	@ (800203c <MX_DAC1_Init+0x90>)
 8001fc2:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001fc4:	481c      	ldr	r0, [pc, #112]	@ (8002038 <MX_DAC1_Init+0x8c>)
 8001fc6:	f004 fb0c 	bl	80065e2 <HAL_DAC_Init>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d001      	beq.n	8001fd4 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001fd0:	f001 fda6 	bl	8003b20 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8001fd4:	2302      	movs	r3, #2
 8001fd6:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8001fd8:	2300      	movs	r3, #0
 8001fda:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001fec:	2300      	movs	r3, #0
 8001fee:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8001ff0:	2301      	movs	r3, #1
 8001ff2:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001ff4:	2300      	movs	r3, #0
 8001ff6:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001ff8:	463b      	mov	r3, r7
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	4619      	mov	r1, r3
 8001ffe:	480e      	ldr	r0, [pc, #56]	@ (8002038 <MX_DAC1_Init+0x8c>)
 8002000:	f004 fc0c 	bl	800681c <HAL_DAC_ConfigChannel>
 8002004:	4603      	mov	r3, r0
 8002006:	2b00      	cmp	r3, #0
 8002008:	d001      	beq.n	800200e <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 800200a:	f001 fd89 	bl	8003b20 <Error_Handler>
  }

  /** DAC channel OUT2 config
  */
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800200e:	463b      	mov	r3, r7
 8002010:	2210      	movs	r2, #16
 8002012:	4619      	mov	r1, r3
 8002014:	4808      	ldr	r0, [pc, #32]	@ (8002038 <MX_DAC1_Init+0x8c>)
 8002016:	f004 fc01 	bl	800681c <HAL_DAC_ConfigChannel>
 800201a:	4603      	mov	r3, r0
 800201c:	2b00      	cmp	r3, #0
 800201e:	d001      	beq.n	8002024 <MX_DAC1_Init+0x78>
  {
    Error_Handler();
 8002020:	f001 fd7e 	bl	8003b20 <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */
  __HAL_LINKDMA(&hdac1, DMA_Handle1, hdma_dac1_ch1);
 8002024:	4b04      	ldr	r3, [pc, #16]	@ (8002038 <MX_DAC1_Init+0x8c>)
 8002026:	4a06      	ldr	r2, [pc, #24]	@ (8002040 <MX_DAC1_Init+0x94>)
 8002028:	609a      	str	r2, [r3, #8]
 800202a:	4b05      	ldr	r3, [pc, #20]	@ (8002040 <MX_DAC1_Init+0x94>)
 800202c:	4a02      	ldr	r2, [pc, #8]	@ (8002038 <MX_DAC1_Init+0x8c>)
 800202e:	629a      	str	r2, [r3, #40]	@ 0x28

  /* USER CODE END DAC1_Init 2 */

}
 8002030:	bf00      	nop
 8002032:	3730      	adds	r7, #48	@ 0x30
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}
 8002038:	200006dc 	.word	0x200006dc
 800203c:	50000800 	.word	0x50000800
 8002040:	20000704 	.word	0x20000704

08002044 <MX_DAC2_Init>:
  * @brief DAC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC2_Init(void)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b08c      	sub	sp, #48	@ 0x30
 8002048:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC2_Init 0 */

  /* USER CODE END DAC2_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 800204a:	463b      	mov	r3, r7
 800204c:	2230      	movs	r2, #48	@ 0x30
 800204e:	2100      	movs	r1, #0
 8002050:	4618      	mov	r0, r3
 8002052:	f00f ff78 	bl	8011f46 <memset>

  /* USER CODE END DAC2_Init 1 */

  /** DAC Initialization
  */
  hdac2.Instance = DAC2;
 8002056:	4b16      	ldr	r3, [pc, #88]	@ (80020b0 <MX_DAC2_Init+0x6c>)
 8002058:	4a16      	ldr	r2, [pc, #88]	@ (80020b4 <MX_DAC2_Init+0x70>)
 800205a:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac2) != HAL_OK)
 800205c:	4814      	ldr	r0, [pc, #80]	@ (80020b0 <MX_DAC2_Init+0x6c>)
 800205e:	f004 fac0 	bl	80065e2 <HAL_DAC_Init>
 8002062:	4603      	mov	r3, r0
 8002064:	2b00      	cmp	r3, #0
 8002066:	d001      	beq.n	800206c <MX_DAC2_Init+0x28>
  {
    Error_Handler();
 8002068:	f001 fd5a 	bl	8003b20 <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 800206c:	2302      	movs	r3, #2
 800206e:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8002070:	2300      	movs	r3, #0
 8002072:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8002074:	2300      	movs	r3, #0
 8002076:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8002078:	2300      	movs	r3, #0
 800207a:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 800207c:	2300      	movs	r3, #0
 800207e:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8002080:	2300      	movs	r3, #0
 8002082:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8002084:	2300      	movs	r3, #0
 8002086:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_EXTERNAL;
 8002088:	2301      	movs	r3, #1
 800208a:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 800208c:	2300      	movs	r3, #0
 800208e:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002090:	463b      	mov	r3, r7
 8002092:	2200      	movs	r2, #0
 8002094:	4619      	mov	r1, r3
 8002096:	4806      	ldr	r0, [pc, #24]	@ (80020b0 <MX_DAC2_Init+0x6c>)
 8002098:	f004 fbc0 	bl	800681c <HAL_DAC_ConfigChannel>
 800209c:	4603      	mov	r3, r0
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d001      	beq.n	80020a6 <MX_DAC2_Init+0x62>
  {
    Error_Handler();
 80020a2:	f001 fd3d 	bl	8003b20 <Error_Handler>
  }
  /* USER CODE BEGIN DAC2_Init 2 */

  /* USER CODE END DAC2_Init 2 */

}
 80020a6:	bf00      	nop
 80020a8:	3730      	adds	r7, #48	@ 0x30
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}
 80020ae:	bf00      	nop
 80020b0:	200006f0 	.word	0x200006f0
 80020b4:	50000c00 	.word	0x50000c00

080020b8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	b098      	sub	sp, #96	@ 0x60
 80020bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80020be:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80020c2:	2200      	movs	r2, #0
 80020c4:	601a      	str	r2, [r3, #0]
 80020c6:	605a      	str	r2, [r3, #4]
 80020c8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80020ca:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80020ce:	2200      	movs	r2, #0
 80020d0:	601a      	str	r2, [r3, #0]
 80020d2:	605a      	str	r2, [r3, #4]
 80020d4:	609a      	str	r2, [r3, #8]
 80020d6:	60da      	str	r2, [r3, #12]
 80020d8:	611a      	str	r2, [r3, #16]
 80020da:	615a      	str	r2, [r3, #20]
 80020dc:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80020de:	1d3b      	adds	r3, r7, #4
 80020e0:	2234      	movs	r2, #52	@ 0x34
 80020e2:	2100      	movs	r1, #0
 80020e4:	4618      	mov	r0, r3
 80020e6:	f00f ff2e 	bl	8011f46 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80020ea:	4b3e      	ldr	r3, [pc, #248]	@ (80021e4 <MX_TIM1_Init+0x12c>)
 80020ec:	4a3e      	ldr	r2, [pc, #248]	@ (80021e8 <MX_TIM1_Init+0x130>)
 80020ee:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80020f0:	4b3c      	ldr	r3, [pc, #240]	@ (80021e4 <MX_TIM1_Init+0x12c>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80020f6:	4b3b      	ldr	r3, [pc, #236]	@ (80021e4 <MX_TIM1_Init+0x12c>)
 80020f8:	2200      	movs	r2, #0
 80020fa:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 210;
 80020fc:	4b39      	ldr	r3, [pc, #228]	@ (80021e4 <MX_TIM1_Init+0x12c>)
 80020fe:	22d2      	movs	r2, #210	@ 0xd2
 8002100:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002102:	4b38      	ldr	r3, [pc, #224]	@ (80021e4 <MX_TIM1_Init+0x12c>)
 8002104:	2200      	movs	r2, #0
 8002106:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002108:	4b36      	ldr	r3, [pc, #216]	@ (80021e4 <MX_TIM1_Init+0x12c>)
 800210a:	2200      	movs	r2, #0
 800210c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800210e:	4b35      	ldr	r3, [pc, #212]	@ (80021e4 <MX_TIM1_Init+0x12c>)
 8002110:	2200      	movs	r2, #0
 8002112:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8002114:	4833      	ldr	r0, [pc, #204]	@ (80021e4 <MX_TIM1_Init+0x12c>)
 8002116:	f008 f856 	bl	800a1c6 <HAL_TIM_PWM_Init>
 800211a:	4603      	mov	r3, r0
 800211c:	2b00      	cmp	r3, #0
 800211e:	d001      	beq.n	8002124 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8002120:	f001 fcfe 	bl	8003b20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002124:	2300      	movs	r3, #0
 8002126:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002128:	2300      	movs	r3, #0
 800212a:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800212c:	2300      	movs	r3, #0
 800212e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002130:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002134:	4619      	mov	r1, r3
 8002136:	482b      	ldr	r0, [pc, #172]	@ (80021e4 <MX_TIM1_Init+0x12c>)
 8002138:	f009 fa8c 	bl	800b654 <HAL_TIMEx_MasterConfigSynchronization>
 800213c:	4603      	mov	r3, r0
 800213e:	2b00      	cmp	r3, #0
 8002140:	d001      	beq.n	8002146 <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 8002142:	f001 fced 	bl	8003b20 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002146:	2360      	movs	r3, #96	@ 0x60
 8002148:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 800214a:	2300      	movs	r3, #0
 800214c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800214e:	2300      	movs	r3, #0
 8002150:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002152:	2300      	movs	r3, #0
 8002154:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002156:	2300      	movs	r3, #0
 8002158:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800215a:	2300      	movs	r3, #0
 800215c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800215e:	2300      	movs	r3, #0
 8002160:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002162:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002166:	2200      	movs	r2, #0
 8002168:	4619      	mov	r1, r3
 800216a:	481e      	ldr	r0, [pc, #120]	@ (80021e4 <MX_TIM1_Init+0x12c>)
 800216c:	f008 fb80 	bl	800a870 <HAL_TIM_PWM_ConfigChannel>
 8002170:	4603      	mov	r3, r0
 8002172:	2b00      	cmp	r3, #0
 8002174:	d001      	beq.n	800217a <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8002176:	f001 fcd3 	bl	8003b20 <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_1);
 800217a:	4b1a      	ldr	r3, [pc, #104]	@ (80021e4 <MX_TIM1_Init+0x12c>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	699a      	ldr	r2, [r3, #24]
 8002180:	4b18      	ldr	r3, [pc, #96]	@ (80021e4 <MX_TIM1_Init+0x12c>)
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	f022 0208 	bic.w	r2, r2, #8
 8002188:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800218a:	2300      	movs	r3, #0
 800218c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800218e:	2300      	movs	r3, #0
 8002190:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002192:	2300      	movs	r3, #0
 8002194:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002196:	2300      	movs	r3, #0
 8002198:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800219a:	2300      	movs	r3, #0
 800219c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800219e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80021a2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80021a4:	2300      	movs	r3, #0
 80021a6:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80021a8:	2300      	movs	r3, #0
 80021aa:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80021ac:	2300      	movs	r3, #0
 80021ae:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80021b0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80021b4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80021b6:	2300      	movs	r3, #0
 80021b8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80021ba:	2300      	movs	r3, #0
 80021bc:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80021be:	2300      	movs	r3, #0
 80021c0:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80021c2:	1d3b      	adds	r3, r7, #4
 80021c4:	4619      	mov	r1, r3
 80021c6:	4807      	ldr	r0, [pc, #28]	@ (80021e4 <MX_TIM1_Init+0x12c>)
 80021c8:	f009 fada 	bl	800b780 <HAL_TIMEx_ConfigBreakDeadTime>
 80021cc:	4603      	mov	r3, r0
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d001      	beq.n	80021d6 <MX_TIM1_Init+0x11e>
  {
    Error_Handler();
 80021d2:	f001 fca5 	bl	8003b20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80021d6:	4803      	ldr	r0, [pc, #12]	@ (80021e4 <MX_TIM1_Init+0x12c>)
 80021d8:	f002 f84a 	bl	8004270 <HAL_TIM_MspPostInit>

}
 80021dc:	bf00      	nop
 80021de:	3760      	adds	r7, #96	@ 0x60
 80021e0:	46bd      	mov	sp, r7
 80021e2:	bd80      	pop	{r7, pc}
 80021e4:	200007c4 	.word	0x200007c4
 80021e8:	40012c00 	.word	0x40012c00

080021ec <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80021ec:	b580      	push	{r7, lr}
 80021ee:	b08e      	sub	sp, #56	@ 0x38
 80021f0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */
  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021f2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80021f6:	2200      	movs	r2, #0
 80021f8:	601a      	str	r2, [r3, #0]
 80021fa:	605a      	str	r2, [r3, #4]
 80021fc:	609a      	str	r2, [r3, #8]
 80021fe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002200:	f107 031c 	add.w	r3, r7, #28
 8002204:	2200      	movs	r2, #0
 8002206:	601a      	str	r2, [r3, #0]
 8002208:	605a      	str	r2, [r3, #4]
 800220a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800220c:	463b      	mov	r3, r7
 800220e:	2200      	movs	r2, #0
 8002210:	601a      	str	r2, [r3, #0]
 8002212:	605a      	str	r2, [r3, #4]
 8002214:	609a      	str	r2, [r3, #8]
 8002216:	60da      	str	r2, [r3, #12]
 8002218:	611a      	str	r2, [r3, #16]
 800221a:	615a      	str	r2, [r3, #20]
 800221c:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800221e:	4b2d      	ldr	r3, [pc, #180]	@ (80022d4 <MX_TIM4_Init+0xe8>)
 8002220:	4a2d      	ldr	r2, [pc, #180]	@ (80022d8 <MX_TIM4_Init+0xec>)
 8002222:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002224:	4b2b      	ldr	r3, [pc, #172]	@ (80022d4 <MX_TIM4_Init+0xe8>)
 8002226:	2200      	movs	r2, #0
 8002228:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 800222a:	4b2a      	ldr	r3, [pc, #168]	@ (80022d4 <MX_TIM4_Init+0xe8>)
 800222c:	2200      	movs	r2, #0
 800222e:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 679;
 8002230:	4b28      	ldr	r3, [pc, #160]	@ (80022d4 <MX_TIM4_Init+0xe8>)
 8002232:	f240 22a7 	movw	r2, #679	@ 0x2a7
 8002236:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002238:	4b26      	ldr	r3, [pc, #152]	@ (80022d4 <MX_TIM4_Init+0xe8>)
 800223a:	2200      	movs	r2, #0
 800223c:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800223e:	4b25      	ldr	r3, [pc, #148]	@ (80022d4 <MX_TIM4_Init+0xe8>)
 8002240:	2200      	movs	r2, #0
 8002242:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002244:	4823      	ldr	r0, [pc, #140]	@ (80022d4 <MX_TIM4_Init+0xe8>)
 8002246:	f007 fe4f 	bl	8009ee8 <HAL_TIM_Base_Init>
 800224a:	4603      	mov	r3, r0
 800224c:	2b00      	cmp	r3, #0
 800224e:	d001      	beq.n	8002254 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8002250:	f001 fc66 	bl	8003b20 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002254:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002258:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 800225a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800225e:	4619      	mov	r1, r3
 8002260:	481c      	ldr	r0, [pc, #112]	@ (80022d4 <MX_TIM4_Init+0xe8>)
 8002262:	f008 fc19 	bl	800aa98 <HAL_TIM_ConfigClockSource>
 8002266:	4603      	mov	r3, r0
 8002268:	2b00      	cmp	r3, #0
 800226a:	d001      	beq.n	8002270 <MX_TIM4_Init+0x84>
  {
    Error_Handler();
 800226c:	f001 fc58 	bl	8003b20 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002270:	4818      	ldr	r0, [pc, #96]	@ (80022d4 <MX_TIM4_Init+0xe8>)
 8002272:	f007 ffa8 	bl	800a1c6 <HAL_TIM_PWM_Init>
 8002276:	4603      	mov	r3, r0
 8002278:	2b00      	cmp	r3, #0
 800227a:	d001      	beq.n	8002280 <MX_TIM4_Init+0x94>
  {
    Error_Handler();
 800227c:	f001 fc50 	bl	8003b20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002280:	2300      	movs	r3, #0
 8002282:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002284:	2300      	movs	r3, #0
 8002286:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002288:	f107 031c 	add.w	r3, r7, #28
 800228c:	4619      	mov	r1, r3
 800228e:	4811      	ldr	r0, [pc, #68]	@ (80022d4 <MX_TIM4_Init+0xe8>)
 8002290:	f009 f9e0 	bl	800b654 <HAL_TIMEx_MasterConfigSynchronization>
 8002294:	4603      	mov	r3, r0
 8002296:	2b00      	cmp	r3, #0
 8002298:	d001      	beq.n	800229e <MX_TIM4_Init+0xb2>
  {
    Error_Handler();
 800229a:	f001 fc41 	bl	8003b20 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800229e:	2360      	movs	r3, #96	@ 0x60
 80022a0:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80022a2:	2300      	movs	r3, #0
 80022a4:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80022a6:	2300      	movs	r3, #0
 80022a8:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80022aa:	2300      	movs	r3, #0
 80022ac:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80022ae:	463b      	mov	r3, r7
 80022b0:	2200      	movs	r2, #0
 80022b2:	4619      	mov	r1, r3
 80022b4:	4807      	ldr	r0, [pc, #28]	@ (80022d4 <MX_TIM4_Init+0xe8>)
 80022b6:	f008 fadb 	bl	800a870 <HAL_TIM_PWM_ConfigChannel>
 80022ba:	4603      	mov	r3, r0
 80022bc:	2b00      	cmp	r3, #0
 80022be:	d001      	beq.n	80022c4 <MX_TIM4_Init+0xd8>
  {
    Error_Handler();
 80022c0:	f001 fc2e 	bl	8003b20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 80022c4:	4803      	ldr	r0, [pc, #12]	@ (80022d4 <MX_TIM4_Init+0xe8>)
 80022c6:	f001 ffd3 	bl	8004270 <HAL_TIM_MspPostInit>

}
 80022ca:	bf00      	nop
 80022cc:	3738      	adds	r7, #56	@ 0x38
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	20000810 	.word	0x20000810
 80022d8:	40000800 	.word	0x40000800

080022dc <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	b084      	sub	sp, #16
 80022e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80022e2:	1d3b      	adds	r3, r7, #4
 80022e4:	2200      	movs	r2, #0
 80022e6:	601a      	str	r2, [r3, #0]
 80022e8:	605a      	str	r2, [r3, #4]
 80022ea:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 80022ec:	4b19      	ldr	r3, [pc, #100]	@ (8002354 <MX_TIM6_Init+0x78>)
 80022ee:	4a1a      	ldr	r2, [pc, #104]	@ (8002358 <MX_TIM6_Init+0x7c>)
 80022f0:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 11549;
 80022f2:	4b18      	ldr	r3, [pc, #96]	@ (8002354 <MX_TIM6_Init+0x78>)
 80022f4:	f642 521d 	movw	r2, #11549	@ 0x2d1d
 80022f8:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 80022fa:	4b16      	ldr	r3, [pc, #88]	@ (8002354 <MX_TIM6_Init+0x78>)
 80022fc:	2200      	movs	r2, #0
 80022fe:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 64934;
 8002300:	4b14      	ldr	r3, [pc, #80]	@ (8002354 <MX_TIM6_Init+0x78>)
 8002302:	f64f 52a6 	movw	r2, #64934	@ 0xfda6
 8002306:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002308:	4b12      	ldr	r3, [pc, #72]	@ (8002354 <MX_TIM6_Init+0x78>)
 800230a:	2200      	movs	r2, #0
 800230c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800230e:	4811      	ldr	r0, [pc, #68]	@ (8002354 <MX_TIM6_Init+0x78>)
 8002310:	f007 fdea 	bl	8009ee8 <HAL_TIM_Base_Init>
 8002314:	4603      	mov	r3, r0
 8002316:	2b00      	cmp	r3, #0
 8002318:	d001      	beq.n	800231e <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 800231a:	f001 fc01 	bl	8003b20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800231e:	2300      	movs	r3, #0
 8002320:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002322:	2300      	movs	r3, #0
 8002324:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8002326:	1d3b      	adds	r3, r7, #4
 8002328:	4619      	mov	r1, r3
 800232a:	480a      	ldr	r0, [pc, #40]	@ (8002354 <MX_TIM6_Init+0x78>)
 800232c:	f009 f992 	bl	800b654 <HAL_TIMEx_MasterConfigSynchronization>
 8002330:	4603      	mov	r3, r0
 8002332:	2b00      	cmp	r3, #0
 8002334:	d001      	beq.n	800233a <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8002336:	f001 fbf3 	bl	8003b20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800233a:	2200      	movs	r2, #0
 800233c:	2100      	movs	r1, #0
 800233e:	2036      	movs	r0, #54	@ 0x36
 8002340:	f004 f91b 	bl	800657a <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002344:	2036      	movs	r0, #54	@ 0x36
 8002346:	f004 f932 	bl	80065ae <HAL_NVIC_EnableIRQ>
  /* USER CODE END TIM6_Init 2 */

}
 800234a:	bf00      	nop
 800234c:	3710      	adds	r7, #16
 800234e:	46bd      	mov	sp, r7
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	2000085c 	.word	0x2000085c
 8002358:	40001000 	.word	0x40001000

0800235c <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	b084      	sub	sp, #16
 8002360:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002362:	1d3b      	adds	r3, r7, #4
 8002364:	2200      	movs	r2, #0
 8002366:	601a      	str	r2, [r3, #0]
 8002368:	605a      	str	r2, [r3, #4]
 800236a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 800236c:	4b14      	ldr	r3, [pc, #80]	@ (80023c0 <MX_TIM7_Init+0x64>)
 800236e:	4a15      	ldr	r2, [pc, #84]	@ (80023c4 <MX_TIM7_Init+0x68>)
 8002370:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 14999;
 8002372:	4b13      	ldr	r3, [pc, #76]	@ (80023c0 <MX_TIM7_Init+0x64>)
 8002374:	f643 2297 	movw	r2, #14999	@ 0x3a97
 8002378:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800237a:	4b11      	ldr	r3, [pc, #68]	@ (80023c0 <MX_TIM7_Init+0x64>)
 800237c:	2200      	movs	r2, #0
 800237e:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 9;
 8002380:	4b0f      	ldr	r3, [pc, #60]	@ (80023c0 <MX_TIM7_Init+0x64>)
 8002382:	2209      	movs	r2, #9
 8002384:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002386:	4b0e      	ldr	r3, [pc, #56]	@ (80023c0 <MX_TIM7_Init+0x64>)
 8002388:	2200      	movs	r2, #0
 800238a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 800238c:	480c      	ldr	r0, [pc, #48]	@ (80023c0 <MX_TIM7_Init+0x64>)
 800238e:	f007 fdab 	bl	8009ee8 <HAL_TIM_Base_Init>
 8002392:	4603      	mov	r3, r0
 8002394:	2b00      	cmp	r3, #0
 8002396:	d001      	beq.n	800239c <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 8002398:	f001 fbc2 	bl	8003b20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800239c:	2300      	movs	r3, #0
 800239e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023a0:	2300      	movs	r3, #0
 80023a2:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80023a4:	1d3b      	adds	r3, r7, #4
 80023a6:	4619      	mov	r1, r3
 80023a8:	4805      	ldr	r0, [pc, #20]	@ (80023c0 <MX_TIM7_Init+0x64>)
 80023aa:	f009 f953 	bl	800b654 <HAL_TIMEx_MasterConfigSynchronization>
 80023ae:	4603      	mov	r3, r0
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d001      	beq.n	80023b8 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 80023b4:	f001 fbb4 	bl	8003b20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80023b8:	bf00      	nop
 80023ba:	3710      	adds	r7, #16
 80023bc:	46bd      	mov	sp, r7
 80023be:	bd80      	pop	{r7, pc}
 80023c0:	200008a8 	.word	0x200008a8
 80023c4:	40001400 	.word	0x40001400

080023c8 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 80023c8:	b580      	push	{r7, lr}
 80023ca:	b098      	sub	sp, #96	@ 0x60
 80023cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023ce:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80023d2:	2200      	movs	r2, #0
 80023d4:	601a      	str	r2, [r3, #0]
 80023d6:	605a      	str	r2, [r3, #4]
 80023d8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80023da:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 80023de:	2200      	movs	r2, #0
 80023e0:	601a      	str	r2, [r3, #0]
 80023e2:	605a      	str	r2, [r3, #4]
 80023e4:	609a      	str	r2, [r3, #8]
 80023e6:	60da      	str	r2, [r3, #12]
 80023e8:	611a      	str	r2, [r3, #16]
 80023ea:	615a      	str	r2, [r3, #20]
 80023ec:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80023ee:	1d3b      	adds	r3, r7, #4
 80023f0:	2234      	movs	r2, #52	@ 0x34
 80023f2:	2100      	movs	r1, #0
 80023f4:	4618      	mov	r0, r3
 80023f6:	f00f fda6 	bl	8011f46 <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80023fa:	4b3e      	ldr	r3, [pc, #248]	@ (80024f4 <MX_TIM8_Init+0x12c>)
 80023fc:	4a3e      	ldr	r2, [pc, #248]	@ (80024f8 <MX_TIM8_Init+0x130>)
 80023fe:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8002400:	4b3c      	ldr	r3, [pc, #240]	@ (80024f4 <MX_TIM8_Init+0x12c>)
 8002402:	2200      	movs	r2, #0
 8002404:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002406:	4b3b      	ldr	r3, [pc, #236]	@ (80024f4 <MX_TIM8_Init+0x12c>)
 8002408:	2200      	movs	r2, #0
 800240a:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 210;
 800240c:	4b39      	ldr	r3, [pc, #228]	@ (80024f4 <MX_TIM8_Init+0x12c>)
 800240e:	22d2      	movs	r2, #210	@ 0xd2
 8002410:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002412:	4b38      	ldr	r3, [pc, #224]	@ (80024f4 <MX_TIM8_Init+0x12c>)
 8002414:	2200      	movs	r2, #0
 8002416:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8002418:	4b36      	ldr	r3, [pc, #216]	@ (80024f4 <MX_TIM8_Init+0x12c>)
 800241a:	2200      	movs	r2, #0
 800241c:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800241e:	4b35      	ldr	r3, [pc, #212]	@ (80024f4 <MX_TIM8_Init+0x12c>)
 8002420:	2200      	movs	r2, #0
 8002422:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8002424:	4833      	ldr	r0, [pc, #204]	@ (80024f4 <MX_TIM8_Init+0x12c>)
 8002426:	f007 fece 	bl	800a1c6 <HAL_TIM_PWM_Init>
 800242a:	4603      	mov	r3, r0
 800242c:	2b00      	cmp	r3, #0
 800242e:	d001      	beq.n	8002434 <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 8002430:	f001 fb76 	bl	8003b20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002434:	2300      	movs	r3, #0
 8002436:	657b      	str	r3, [r7, #84]	@ 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002438:	2300      	movs	r3, #0
 800243a:	65bb      	str	r3, [r7, #88]	@ 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800243c:	2300      	movs	r3, #0
 800243e:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002440:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002444:	4619      	mov	r1, r3
 8002446:	482b      	ldr	r0, [pc, #172]	@ (80024f4 <MX_TIM8_Init+0x12c>)
 8002448:	f009 f904 	bl	800b654 <HAL_TIMEx_MasterConfigSynchronization>
 800244c:	4603      	mov	r3, r0
 800244e:	2b00      	cmp	r3, #0
 8002450:	d001      	beq.n	8002456 <MX_TIM8_Init+0x8e>
  {
    Error_Handler();
 8002452:	f001 fb65 	bl	8003b20 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002456:	2360      	movs	r3, #96	@ 0x60
 8002458:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.Pulse = 0;
 800245a:	2300      	movs	r3, #0
 800245c:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800245e:	2300      	movs	r3, #0
 8002460:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002462:	2300      	movs	r3, #0
 8002464:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002466:	2300      	movs	r3, #0
 8002468:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800246a:	2300      	movs	r3, #0
 800246c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800246e:	2300      	movs	r3, #0
 8002470:	653b      	str	r3, [r7, #80]	@ 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002472:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002476:	2204      	movs	r2, #4
 8002478:	4619      	mov	r1, r3
 800247a:	481e      	ldr	r0, [pc, #120]	@ (80024f4 <MX_TIM8_Init+0x12c>)
 800247c:	f008 f9f8 	bl	800a870 <HAL_TIM_PWM_ConfigChannel>
 8002480:	4603      	mov	r3, r0
 8002482:	2b00      	cmp	r3, #0
 8002484:	d001      	beq.n	800248a <MX_TIM8_Init+0xc2>
  {
    Error_Handler();
 8002486:	f001 fb4b 	bl	8003b20 <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim8, TIM_CHANNEL_2);
 800248a:	4b1a      	ldr	r3, [pc, #104]	@ (80024f4 <MX_TIM8_Init+0x12c>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	699a      	ldr	r2, [r3, #24]
 8002490:	4b18      	ldr	r3, [pc, #96]	@ (80024f4 <MX_TIM8_Init+0x12c>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002498:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800249a:	2300      	movs	r3, #0
 800249c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800249e:	2300      	movs	r3, #0
 80024a0:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80024a2:	2300      	movs	r3, #0
 80024a4:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80024a6:	2300      	movs	r3, #0
 80024a8:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80024aa:	2300      	movs	r3, #0
 80024ac:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80024ae:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80024b2:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 80024b4:	2300      	movs	r3, #0
 80024b6:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 80024b8:	2300      	movs	r3, #0
 80024ba:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 80024bc:	2300      	movs	r3, #0
 80024be:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 80024c0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80024c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 80024c6:	2300      	movs	r3, #0
 80024c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 80024ca:	2300      	movs	r3, #0
 80024cc:	633b      	str	r3, [r7, #48]	@ 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80024ce:	2300      	movs	r3, #0
 80024d0:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 80024d2:	1d3b      	adds	r3, r7, #4
 80024d4:	4619      	mov	r1, r3
 80024d6:	4807      	ldr	r0, [pc, #28]	@ (80024f4 <MX_TIM8_Init+0x12c>)
 80024d8:	f009 f952 	bl	800b780 <HAL_TIMEx_ConfigBreakDeadTime>
 80024dc:	4603      	mov	r3, r0
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d001      	beq.n	80024e6 <MX_TIM8_Init+0x11e>
  {
    Error_Handler();
 80024e2:	f001 fb1d 	bl	8003b20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 80024e6:	4803      	ldr	r0, [pc, #12]	@ (80024f4 <MX_TIM8_Init+0x12c>)
 80024e8:	f001 fec2 	bl	8004270 <HAL_TIM_MspPostInit>

}
 80024ec:	bf00      	nop
 80024ee:	3760      	adds	r7, #96	@ 0x60
 80024f0:	46bd      	mov	sp, r7
 80024f2:	bd80      	pop	{r7, pc}
 80024f4:	200008f4 	.word	0x200008f4
 80024f8:	40013400 	.word	0x40013400

080024fc <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b088      	sub	sp, #32
 8002500:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002502:	f107 0310 	add.w	r3, r7, #16
 8002506:	2200      	movs	r2, #0
 8002508:	601a      	str	r2, [r3, #0]
 800250a:	605a      	str	r2, [r3, #4]
 800250c:	609a      	str	r2, [r3, #8]
 800250e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002510:	1d3b      	adds	r3, r7, #4
 8002512:	2200      	movs	r2, #0
 8002514:	601a      	str	r2, [r3, #0]
 8002516:	605a      	str	r2, [r3, #4]
 8002518:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 800251a:	4b1f      	ldr	r3, [pc, #124]	@ (8002598 <MX_TIM15_Init+0x9c>)
 800251c:	4a1f      	ldr	r2, [pc, #124]	@ (800259c <MX_TIM15_Init+0xa0>)
 800251e:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 1499;
 8002520:	4b1d      	ldr	r3, [pc, #116]	@ (8002598 <MX_TIM15_Init+0x9c>)
 8002522:	f240 52db 	movw	r2, #1499	@ 0x5db
 8002526:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002528:	4b1b      	ldr	r3, [pc, #108]	@ (8002598 <MX_TIM15_Init+0x9c>)
 800252a:	2200      	movs	r2, #0
 800252c:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 4;
 800252e:	4b1a      	ldr	r3, [pc, #104]	@ (8002598 <MX_TIM15_Init+0x9c>)
 8002530:	2204      	movs	r2, #4
 8002532:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002534:	4b18      	ldr	r3, [pc, #96]	@ (8002598 <MX_TIM15_Init+0x9c>)
 8002536:	2200      	movs	r2, #0
 8002538:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 800253a:	4b17      	ldr	r3, [pc, #92]	@ (8002598 <MX_TIM15_Init+0x9c>)
 800253c:	2200      	movs	r2, #0
 800253e:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002540:	4b15      	ldr	r3, [pc, #84]	@ (8002598 <MX_TIM15_Init+0x9c>)
 8002542:	2200      	movs	r2, #0
 8002544:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim15) != HAL_OK)
 8002546:	4814      	ldr	r0, [pc, #80]	@ (8002598 <MX_TIM15_Init+0x9c>)
 8002548:	f007 fcce 	bl	8009ee8 <HAL_TIM_Base_Init>
 800254c:	4603      	mov	r3, r0
 800254e:	2b00      	cmp	r3, #0
 8002550:	d001      	beq.n	8002556 <MX_TIM15_Init+0x5a>
  {
    Error_Handler();
 8002552:	f001 fae5 	bl	8003b20 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002556:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800255a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim15, &sClockSourceConfig) != HAL_OK)
 800255c:	f107 0310 	add.w	r3, r7, #16
 8002560:	4619      	mov	r1, r3
 8002562:	480d      	ldr	r0, [pc, #52]	@ (8002598 <MX_TIM15_Init+0x9c>)
 8002564:	f008 fa98 	bl	800aa98 <HAL_TIM_ConfigClockSource>
 8002568:	4603      	mov	r3, r0
 800256a:	2b00      	cmp	r3, #0
 800256c:	d001      	beq.n	8002572 <MX_TIM15_Init+0x76>
  {
    Error_Handler();
 800256e:	f001 fad7 	bl	8003b20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002572:	2300      	movs	r3, #0
 8002574:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002576:	2300      	movs	r3, #0
 8002578:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 800257a:	1d3b      	adds	r3, r7, #4
 800257c:	4619      	mov	r1, r3
 800257e:	4806      	ldr	r0, [pc, #24]	@ (8002598 <MX_TIM15_Init+0x9c>)
 8002580:	f009 f868 	bl	800b654 <HAL_TIMEx_MasterConfigSynchronization>
 8002584:	4603      	mov	r3, r0
 8002586:	2b00      	cmp	r3, #0
 8002588:	d001      	beq.n	800258e <MX_TIM15_Init+0x92>
  {
    Error_Handler();
 800258a:	f001 fac9 	bl	8003b20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */

}
 800258e:	bf00      	nop
 8002590:	3720      	adds	r7, #32
 8002592:	46bd      	mov	sp, r7
 8002594:	bd80      	pop	{r7, pc}
 8002596:	bf00      	nop
 8002598:	20000940 	.word	0x20000940
 800259c:	40014000 	.word	0x40014000

080025a0 <MX_TIM16_Init>:
  * @brief TIM16 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM16_Init(void)
{
 80025a0:	b580      	push	{r7, lr}
 80025a2:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 80025a4:	4b0f      	ldr	r3, [pc, #60]	@ (80025e4 <MX_TIM16_Init+0x44>)
 80025a6:	4a10      	ldr	r2, [pc, #64]	@ (80025e8 <MX_TIM16_Init+0x48>)
 80025a8:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 14999;
 80025aa:	4b0e      	ldr	r3, [pc, #56]	@ (80025e4 <MX_TIM16_Init+0x44>)
 80025ac:	f643 2297 	movw	r2, #14999	@ 0x3a97
 80025b0:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025b2:	4b0c      	ldr	r3, [pc, #48]	@ (80025e4 <MX_TIM16_Init+0x44>)
 80025b4:	2200      	movs	r2, #0
 80025b6:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 9;
 80025b8:	4b0a      	ldr	r3, [pc, #40]	@ (80025e4 <MX_TIM16_Init+0x44>)
 80025ba:	2209      	movs	r2, #9
 80025bc:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025be:	4b09      	ldr	r3, [pc, #36]	@ (80025e4 <MX_TIM16_Init+0x44>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80025c4:	4b07      	ldr	r3, [pc, #28]	@ (80025e4 <MX_TIM16_Init+0x44>)
 80025c6:	2200      	movs	r2, #0
 80025c8:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025ca:	4b06      	ldr	r3, [pc, #24]	@ (80025e4 <MX_TIM16_Init+0x44>)
 80025cc:	2200      	movs	r2, #0
 80025ce:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80025d0:	4804      	ldr	r0, [pc, #16]	@ (80025e4 <MX_TIM16_Init+0x44>)
 80025d2:	f007 fc89 	bl	8009ee8 <HAL_TIM_Base_Init>
 80025d6:	4603      	mov	r3, r0
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d001      	beq.n	80025e0 <MX_TIM16_Init+0x40>
  {
    Error_Handler();
 80025dc:	f001 faa0 	bl	8003b20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 80025e0:	bf00      	nop
 80025e2:	bd80      	pop	{r7, pc}
 80025e4:	2000098c 	.word	0x2000098c
 80025e8:	40014400 	.word	0x40014400

080025ec <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 80025ec:	b580      	push	{r7, lr}
 80025ee:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 80025f0:	4b22      	ldr	r3, [pc, #136]	@ (800267c <MX_UART4_Init+0x90>)
 80025f2:	4a23      	ldr	r2, [pc, #140]	@ (8002680 <MX_UART4_Init+0x94>)
 80025f4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80025f6:	4b21      	ldr	r3, [pc, #132]	@ (800267c <MX_UART4_Init+0x90>)
 80025f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80025fc:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80025fe:	4b1f      	ldr	r3, [pc, #124]	@ (800267c <MX_UART4_Init+0x90>)
 8002600:	2200      	movs	r2, #0
 8002602:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002604:	4b1d      	ldr	r3, [pc, #116]	@ (800267c <MX_UART4_Init+0x90>)
 8002606:	2200      	movs	r2, #0
 8002608:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800260a:	4b1c      	ldr	r3, [pc, #112]	@ (800267c <MX_UART4_Init+0x90>)
 800260c:	2200      	movs	r2, #0
 800260e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002610:	4b1a      	ldr	r3, [pc, #104]	@ (800267c <MX_UART4_Init+0x90>)
 8002612:	220c      	movs	r2, #12
 8002614:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002616:	4b19      	ldr	r3, [pc, #100]	@ (800267c <MX_UART4_Init+0x90>)
 8002618:	2200      	movs	r2, #0
 800261a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800261c:	4b17      	ldr	r3, [pc, #92]	@ (800267c <MX_UART4_Init+0x90>)
 800261e:	2200      	movs	r2, #0
 8002620:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002622:	4b16      	ldr	r3, [pc, #88]	@ (800267c <MX_UART4_Init+0x90>)
 8002624:	2200      	movs	r2, #0
 8002626:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002628:	4b14      	ldr	r3, [pc, #80]	@ (800267c <MX_UART4_Init+0x90>)
 800262a:	2200      	movs	r2, #0
 800262c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800262e:	4b13      	ldr	r3, [pc, #76]	@ (800267c <MX_UART4_Init+0x90>)
 8002630:	2200      	movs	r2, #0
 8002632:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002634:	4811      	ldr	r0, [pc, #68]	@ (800267c <MX_UART4_Init+0x90>)
 8002636:	f009 f97d 	bl	800b934 <HAL_UART_Init>
 800263a:	4603      	mov	r3, r0
 800263c:	2b00      	cmp	r3, #0
 800263e:	d001      	beq.n	8002644 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8002640:	f001 fa6e 	bl	8003b20 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002644:	2100      	movs	r1, #0
 8002646:	480d      	ldr	r0, [pc, #52]	@ (800267c <MX_UART4_Init+0x90>)
 8002648:	f009 ff18 	bl	800c47c <HAL_UARTEx_SetTxFifoThreshold>
 800264c:	4603      	mov	r3, r0
 800264e:	2b00      	cmp	r3, #0
 8002650:	d001      	beq.n	8002656 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8002652:	f001 fa65 	bl	8003b20 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002656:	2100      	movs	r1, #0
 8002658:	4808      	ldr	r0, [pc, #32]	@ (800267c <MX_UART4_Init+0x90>)
 800265a:	f009 ff4d 	bl	800c4f8 <HAL_UARTEx_SetRxFifoThreshold>
 800265e:	4603      	mov	r3, r0
 8002660:	2b00      	cmp	r3, #0
 8002662:	d001      	beq.n	8002668 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8002664:	f001 fa5c 	bl	8003b20 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8002668:	4804      	ldr	r0, [pc, #16]	@ (800267c <MX_UART4_Init+0x90>)
 800266a:	f009 fece 	bl	800c40a <HAL_UARTEx_DisableFifoMode>
 800266e:	4603      	mov	r3, r0
 8002670:	2b00      	cmp	r3, #0
 8002672:	d001      	beq.n	8002678 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8002674:	f001 fa54 	bl	8003b20 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002678:	bf00      	nop
 800267a:	bd80      	pop	{r7, pc}
 800267c:	200009d8 	.word	0x200009d8
 8002680:	40004c00 	.word	0x40004c00

08002684 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b082      	sub	sp, #8
 8002688:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 800268a:	4b22      	ldr	r3, [pc, #136]	@ (8002714 <MX_DMA_Init+0x90>)
 800268c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800268e:	4a21      	ldr	r2, [pc, #132]	@ (8002714 <MX_DMA_Init+0x90>)
 8002690:	f043 0304 	orr.w	r3, r3, #4
 8002694:	6493      	str	r3, [r2, #72]	@ 0x48
 8002696:	4b1f      	ldr	r3, [pc, #124]	@ (8002714 <MX_DMA_Init+0x90>)
 8002698:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800269a:	f003 0304 	and.w	r3, r3, #4
 800269e:	607b      	str	r3, [r7, #4]
 80026a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 80026a2:	4b1c      	ldr	r3, [pc, #112]	@ (8002714 <MX_DMA_Init+0x90>)
 80026a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026a6:	4a1b      	ldr	r2, [pc, #108]	@ (8002714 <MX_DMA_Init+0x90>)
 80026a8:	f043 0301 	orr.w	r3, r3, #1
 80026ac:	6493      	str	r3, [r2, #72]	@ 0x48
 80026ae:	4b19      	ldr	r3, [pc, #100]	@ (8002714 <MX_DMA_Init+0x90>)
 80026b0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80026b2:	f003 0301 	and.w	r3, r3, #1
 80026b6:	603b      	str	r3, [r7, #0]
 80026b8:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80026ba:	2200      	movs	r2, #0
 80026bc:	2100      	movs	r1, #0
 80026be:	200b      	movs	r0, #11
 80026c0:	f003 ff5b 	bl	800657a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80026c4:	200b      	movs	r0, #11
 80026c6:	f003 ff72 	bl	80065ae <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 80026ca:	2200      	movs	r2, #0
 80026cc:	2100      	movs	r1, #0
 80026ce:	200c      	movs	r0, #12
 80026d0:	f003 ff53 	bl	800657a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 80026d4:	200c      	movs	r0, #12
 80026d6:	f003 ff6a 	bl	80065ae <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 80026da:	2200      	movs	r2, #0
 80026dc:	2100      	movs	r1, #0
 80026de:	200d      	movs	r0, #13
 80026e0:	f003 ff4b 	bl	800657a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 80026e4:	200d      	movs	r0, #13
 80026e6:	f003 ff62 	bl	80065ae <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80026ea:	2200      	movs	r2, #0
 80026ec:	2100      	movs	r1, #0
 80026ee:	200e      	movs	r0, #14
 80026f0:	f003 ff43 	bl	800657a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80026f4:	200e      	movs	r0, #14
 80026f6:	f003 ff5a 	bl	80065ae <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80026fa:	2200      	movs	r2, #0
 80026fc:	2100      	movs	r1, #0
 80026fe:	200f      	movs	r0, #15
 8002700:	f003 ff3b 	bl	800657a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8002704:	200f      	movs	r0, #15
 8002706:	f003 ff52 	bl	80065ae <HAL_NVIC_EnableIRQ>

}
 800270a:	bf00      	nop
 800270c:	3708      	adds	r7, #8
 800270e:	46bd      	mov	sp, r7
 8002710:	bd80      	pop	{r7, pc}
 8002712:	bf00      	nop
 8002714:	40021000 	.word	0x40021000

08002718 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b08c      	sub	sp, #48	@ 0x30
 800271c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800271e:	f107 031c 	add.w	r3, r7, #28
 8002722:	2200      	movs	r2, #0
 8002724:	601a      	str	r2, [r3, #0]
 8002726:	605a      	str	r2, [r3, #4]
 8002728:	609a      	str	r2, [r3, #8]
 800272a:	60da      	str	r2, [r3, #12]
 800272c:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800272e:	4b9a      	ldr	r3, [pc, #616]	@ (8002998 <MX_GPIO_Init+0x280>)
 8002730:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002732:	4a99      	ldr	r2, [pc, #612]	@ (8002998 <MX_GPIO_Init+0x280>)
 8002734:	f043 0310 	orr.w	r3, r3, #16
 8002738:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800273a:	4b97      	ldr	r3, [pc, #604]	@ (8002998 <MX_GPIO_Init+0x280>)
 800273c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800273e:	f003 0310 	and.w	r3, r3, #16
 8002742:	61bb      	str	r3, [r7, #24]
 8002744:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002746:	4b94      	ldr	r3, [pc, #592]	@ (8002998 <MX_GPIO_Init+0x280>)
 8002748:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800274a:	4a93      	ldr	r2, [pc, #588]	@ (8002998 <MX_GPIO_Init+0x280>)
 800274c:	f043 0304 	orr.w	r3, r3, #4
 8002750:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002752:	4b91      	ldr	r3, [pc, #580]	@ (8002998 <MX_GPIO_Init+0x280>)
 8002754:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002756:	f003 0304 	and.w	r3, r3, #4
 800275a:	617b      	str	r3, [r7, #20]
 800275c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800275e:	4b8e      	ldr	r3, [pc, #568]	@ (8002998 <MX_GPIO_Init+0x280>)
 8002760:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002762:	4a8d      	ldr	r2, [pc, #564]	@ (8002998 <MX_GPIO_Init+0x280>)
 8002764:	f043 0320 	orr.w	r3, r3, #32
 8002768:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800276a:	4b8b      	ldr	r3, [pc, #556]	@ (8002998 <MX_GPIO_Init+0x280>)
 800276c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800276e:	f003 0320 	and.w	r3, r3, #32
 8002772:	613b      	str	r3, [r7, #16]
 8002774:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002776:	4b88      	ldr	r3, [pc, #544]	@ (8002998 <MX_GPIO_Init+0x280>)
 8002778:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800277a:	4a87      	ldr	r2, [pc, #540]	@ (8002998 <MX_GPIO_Init+0x280>)
 800277c:	f043 0301 	orr.w	r3, r3, #1
 8002780:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002782:	4b85      	ldr	r3, [pc, #532]	@ (8002998 <MX_GPIO_Init+0x280>)
 8002784:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002786:	f003 0301 	and.w	r3, r3, #1
 800278a:	60fb      	str	r3, [r7, #12]
 800278c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800278e:	4b82      	ldr	r3, [pc, #520]	@ (8002998 <MX_GPIO_Init+0x280>)
 8002790:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002792:	4a81      	ldr	r2, [pc, #516]	@ (8002998 <MX_GPIO_Init+0x280>)
 8002794:	f043 0302 	orr.w	r3, r3, #2
 8002798:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800279a:	4b7f      	ldr	r3, [pc, #508]	@ (8002998 <MX_GPIO_Init+0x280>)
 800279c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800279e:	f003 0302 	and.w	r3, r3, #2
 80027a2:	60bb      	str	r3, [r7, #8]
 80027a4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80027a6:	4b7c      	ldr	r3, [pc, #496]	@ (8002998 <MX_GPIO_Init+0x280>)
 80027a8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027aa:	4a7b      	ldr	r2, [pc, #492]	@ (8002998 <MX_GPIO_Init+0x280>)
 80027ac:	f043 0308 	orr.w	r3, r3, #8
 80027b0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80027b2:	4b79      	ldr	r3, [pc, #484]	@ (8002998 <MX_GPIO_Init+0x280>)
 80027b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027b6:	f003 0308 	and.w	r3, r3, #8
 80027ba:	607b      	str	r3, [r7, #4]
 80027bc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RESET_INTERLOCK_GPIO_Port, RESET_INTERLOCK_Pin, GPIO_PIN_RESET);
 80027be:	2200      	movs	r2, #0
 80027c0:	2120      	movs	r1, #32
 80027c2:	4876      	ldr	r0, [pc, #472]	@ (800299c <MX_GPIO_Init+0x284>)
 80027c4:	f004 fdf8 	bl	80073b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_OCD_2_GPIO_Port, CS_OCD_2_Pin, GPIO_PIN_SET);
 80027c8:	2201      	movs	r2, #1
 80027ca:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80027ce:	4874      	ldr	r0, [pc, #464]	@ (80029a0 <MX_GPIO_Init+0x288>)
 80027d0:	f004 fdf2 	bl	80073b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, OUTPUT_COTROL_Pin|START_STOP_FPGA_Pin, GPIO_PIN_RESET);
 80027d4:	2200      	movs	r2, #0
 80027d6:	2128      	movs	r1, #40	@ 0x28
 80027d8:	4872      	ldr	r0, [pc, #456]	@ (80029a4 <MX_GPIO_Init+0x28c>)
 80027da:	f004 fded 	bl	80073b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RESET_FPGA_GPIO_Port, RESET_FPGA_Pin, GPIO_PIN_RESET);
 80027de:	2200      	movs	r2, #0
 80027e0:	2104      	movs	r1, #4
 80027e2:	486f      	ldr	r0, [pc, #444]	@ (80029a0 <MX_GPIO_Init+0x288>)
 80027e4:	f004 fde8 	bl	80073b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, NOT_RST_2_Pin|CS_OCD_1_Pin, GPIO_PIN_SET);
 80027e8:	2201      	movs	r2, #1
 80027ea:	f44f 7181 	mov.w	r1, #258	@ 0x102
 80027ee:	486b      	ldr	r0, [pc, #428]	@ (800299c <MX_GPIO_Init+0x284>)
 80027f0:	f004 fde2 	bl	80073b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NOT_RST_4_GPIO_Port, NOT_RST_4_Pin, GPIO_PIN_SET);
 80027f4:	2201      	movs	r2, #1
 80027f6:	2140      	movs	r1, #64	@ 0x40
 80027f8:	486a      	ldr	r0, [pc, #424]	@ (80029a4 <MX_GPIO_Init+0x28c>)
 80027fa:	f004 fddd 	bl	80073b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NOT_RST_3_GPIO_Port, NOT_RST_3_Pin, GPIO_PIN_SET);
 80027fe:	2201      	movs	r2, #1
 8002800:	2101      	movs	r1, #1
 8002802:	4869      	ldr	r0, [pc, #420]	@ (80029a8 <MX_GPIO_Init+0x290>)
 8002804:	f004 fdd8 	bl	80073b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(NOT_RST_1_GPIO_Port, NOT_RST_1_Pin, GPIO_PIN_SET);
 8002808:	2201      	movs	r2, #1
 800280a:	2180      	movs	r1, #128	@ 0x80
 800280c:	4867      	ldr	r0, [pc, #412]	@ (80029ac <MX_GPIO_Init+0x294>)
 800280e:	f004 fdd3 	bl	80073b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : NOT_FAULT_1_Pin CS_FAULT_2_Pin NOT_FAULT_2_Pin CS_FAULT_1_Pin */
  GPIO_InitStruct.Pin = NOT_FAULT_1_Pin|CS_FAULT_2_Pin|NOT_FAULT_2_Pin|CS_FAULT_1_Pin;
 8002812:	f640 0315 	movw	r3, #2069	@ 0x815
 8002816:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002818:	2300      	movs	r3, #0
 800281a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800281c:	2300      	movs	r3, #0
 800281e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002820:	f107 031c 	add.w	r3, r7, #28
 8002824:	4619      	mov	r1, r3
 8002826:	485d      	ldr	r0, [pc, #372]	@ (800299c <MX_GPIO_Init+0x284>)
 8002828:	f004 fc2c 	bl	8007084 <HAL_GPIO_Init>

  /*Configure GPIO pin : RESET_INTERLOCK_Pin */
  GPIO_InitStruct.Pin = RESET_INTERLOCK_Pin;
 800282c:	2320      	movs	r3, #32
 800282e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002830:	2301      	movs	r3, #1
 8002832:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002834:	2300      	movs	r3, #0
 8002836:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002838:	2300      	movs	r3, #0
 800283a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(RESET_INTERLOCK_GPIO_Port, &GPIO_InitStruct);
 800283c:	f107 031c 	add.w	r3, r7, #28
 8002840:	4619      	mov	r1, r3
 8002842:	4856      	ldr	r0, [pc, #344]	@ (800299c <MX_GPIO_Init+0x284>)
 8002844:	f004 fc1e 	bl	8007084 <HAL_GPIO_Init>

  /*Configure GPIO pin : CS_OCD_2_Pin */
  GPIO_InitStruct.Pin = CS_OCD_2_Pin;
 8002848:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800284c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800284e:	2311      	movs	r3, #17
 8002850:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002852:	2300      	movs	r3, #0
 8002854:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002856:	2300      	movs	r3, #0
 8002858:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(CS_OCD_2_GPIO_Port, &GPIO_InitStruct);
 800285a:	f107 031c 	add.w	r3, r7, #28
 800285e:	4619      	mov	r1, r3
 8002860:	484f      	ldr	r0, [pc, #316]	@ (80029a0 <MX_GPIO_Init+0x288>)
 8002862:	f004 fc0f 	bl	8007084 <HAL_GPIO_Init>

  /*Configure GPIO pin : READY_3_Pin */
  GPIO_InitStruct.Pin = READY_3_Pin;
 8002866:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800286a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800286c:	2300      	movs	r3, #0
 800286e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002870:	2300      	movs	r3, #0
 8002872:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(READY_3_GPIO_Port, &GPIO_InitStruct);
 8002874:	f107 031c 	add.w	r3, r7, #28
 8002878:	4619      	mov	r1, r3
 800287a:	4849      	ldr	r0, [pc, #292]	@ (80029a0 <MX_GPIO_Init+0x288>)
 800287c:	f004 fc02 	bl	8007084 <HAL_GPIO_Init>

  /*Configure GPIO pins : INTERLOCK_Pin NOT_FAULT_4_Pin */
  GPIO_InitStruct.Pin = INTERLOCK_Pin|NOT_FAULT_4_Pin;
 8002880:	f44f 7301 	mov.w	r3, #516	@ 0x204
 8002884:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002886:	2300      	movs	r3, #0
 8002888:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800288a:	2300      	movs	r3, #0
 800288c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800288e:	f107 031c 	add.w	r3, r7, #28
 8002892:	4619      	mov	r1, r3
 8002894:	4843      	ldr	r0, [pc, #268]	@ (80029a4 <MX_GPIO_Init+0x28c>)
 8002896:	f004 fbf5 	bl	8007084 <HAL_GPIO_Init>

  /*Configure GPIO pins : OUTPUT_COTROL_Pin START_STOP_FPGA_Pin */
  GPIO_InitStruct.Pin = OUTPUT_COTROL_Pin|START_STOP_FPGA_Pin;
 800289a:	2328      	movs	r3, #40	@ 0x28
 800289c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800289e:	2301      	movs	r3, #1
 80028a0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028a2:	2300      	movs	r3, #0
 80028a4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028a6:	2300      	movs	r3, #0
 80028a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80028aa:	f107 031c 	add.w	r3, r7, #28
 80028ae:	4619      	mov	r1, r3
 80028b0:	483c      	ldr	r0, [pc, #240]	@ (80029a4 <MX_GPIO_Init+0x28c>)
 80028b2:	f004 fbe7 	bl	8007084 <HAL_GPIO_Init>

  /*Configure GPIO pin : RESET_FPGA_Pin */
  GPIO_InitStruct.Pin = RESET_FPGA_Pin;
 80028b6:	2304      	movs	r3, #4
 80028b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80028ba:	2301      	movs	r3, #1
 80028bc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028be:	2300      	movs	r3, #0
 80028c0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028c2:	2300      	movs	r3, #0
 80028c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(RESET_FPGA_GPIO_Port, &GPIO_InitStruct);
 80028c6:	f107 031c 	add.w	r3, r7, #28
 80028ca:	4619      	mov	r1, r3
 80028cc:	4834      	ldr	r0, [pc, #208]	@ (80029a0 <MX_GPIO_Init+0x288>)
 80028ce:	f004 fbd9 	bl	8007084 <HAL_GPIO_Init>

  /*Configure GPIO pin : READY_2_Pin */
  GPIO_InitStruct.Pin = READY_2_Pin;
 80028d2:	2301      	movs	r3, #1
 80028d4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80028d6:	2300      	movs	r3, #0
 80028d8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028da:	2300      	movs	r3, #0
 80028dc:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(READY_2_GPIO_Port, &GPIO_InitStruct);
 80028de:	f107 031c 	add.w	r3, r7, #28
 80028e2:	4619      	mov	r1, r3
 80028e4:	4831      	ldr	r0, [pc, #196]	@ (80029ac <MX_GPIO_Init+0x294>)
 80028e6:	f004 fbcd 	bl	8007084 <HAL_GPIO_Init>

  /*Configure GPIO pins : NOT_RST_2_Pin CS_OCD_1_Pin */
  GPIO_InitStruct.Pin = NOT_RST_2_Pin|CS_OCD_1_Pin;
 80028ea:	f44f 7381 	mov.w	r3, #258	@ 0x102
 80028ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80028f0:	2311      	movs	r3, #17
 80028f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f4:	2300      	movs	r3, #0
 80028f6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028f8:	2300      	movs	r3, #0
 80028fa:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80028fc:	f107 031c 	add.w	r3, r7, #28
 8002900:	4619      	mov	r1, r3
 8002902:	4826      	ldr	r0, [pc, #152]	@ (800299c <MX_GPIO_Init+0x284>)
 8002904:	f004 fbbe 	bl	8007084 <HAL_GPIO_Init>

  /*Configure GPIO pin : NOT_RST_4_Pin */
  GPIO_InitStruct.Pin = NOT_RST_4_Pin;
 8002908:	2340      	movs	r3, #64	@ 0x40
 800290a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 800290c:	2311      	movs	r3, #17
 800290e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002910:	2300      	movs	r3, #0
 8002912:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002914:	2300      	movs	r3, #0
 8002916:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(NOT_RST_4_GPIO_Port, &GPIO_InitStruct);
 8002918:	f107 031c 	add.w	r3, r7, #28
 800291c:	4619      	mov	r1, r3
 800291e:	4821      	ldr	r0, [pc, #132]	@ (80029a4 <MX_GPIO_Init+0x28c>)
 8002920:	f004 fbb0 	bl	8007084 <HAL_GPIO_Init>

  /*Configure GPIO pin : READY_4_Pin */
  GPIO_InitStruct.Pin = READY_4_Pin;
 8002924:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002928:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800292a:	2300      	movs	r3, #0
 800292c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800292e:	2300      	movs	r3, #0
 8002930:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(READY_4_GPIO_Port, &GPIO_InitStruct);
 8002932:	f107 031c 	add.w	r3, r7, #28
 8002936:	4619      	mov	r1, r3
 8002938:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800293c:	f004 fba2 	bl	8007084 <HAL_GPIO_Init>

  /*Configure GPIO pin : NOT_RST_3_Pin */
  GPIO_InitStruct.Pin = NOT_RST_3_Pin;
 8002940:	2301      	movs	r3, #1
 8002942:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002944:	2311      	movs	r3, #17
 8002946:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002948:	2300      	movs	r3, #0
 800294a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800294c:	2300      	movs	r3, #0
 800294e:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(NOT_RST_3_GPIO_Port, &GPIO_InitStruct);
 8002950:	f107 031c 	add.w	r3, r7, #28
 8002954:	4619      	mov	r1, r3
 8002956:	4814      	ldr	r0, [pc, #80]	@ (80029a8 <MX_GPIO_Init+0x290>)
 8002958:	f004 fb94 	bl	8007084 <HAL_GPIO_Init>

  /*Configure GPIO pins : READY_1_Pin PD5 NOT_FAULT_3_Pin */
  GPIO_InitStruct.Pin = READY_1_Pin|GPIO_PIN_5|NOT_FAULT_3_Pin;
 800295c:	2370      	movs	r3, #112	@ 0x70
 800295e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002960:	2300      	movs	r3, #0
 8002962:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002964:	2300      	movs	r3, #0
 8002966:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002968:	f107 031c 	add.w	r3, r7, #28
 800296c:	4619      	mov	r1, r3
 800296e:	480e      	ldr	r0, [pc, #56]	@ (80029a8 <MX_GPIO_Init+0x290>)
 8002970:	f004 fb88 	bl	8007084 <HAL_GPIO_Init>

  /*Configure GPIO pin : NOT_RST_1_Pin */
  GPIO_InitStruct.Pin = NOT_RST_1_Pin;
 8002974:	2380      	movs	r3, #128	@ 0x80
 8002976:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8002978:	2311      	movs	r3, #17
 800297a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800297c:	2300      	movs	r3, #0
 800297e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002980:	2300      	movs	r3, #0
 8002982:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(NOT_RST_1_GPIO_Port, &GPIO_InitStruct);
 8002984:	f107 031c 	add.w	r3, r7, #28
 8002988:	4619      	mov	r1, r3
 800298a:	4808      	ldr	r0, [pc, #32]	@ (80029ac <MX_GPIO_Init+0x294>)
 800298c:	f004 fb7a 	bl	8007084 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002990:	bf00      	nop
 8002992:	3730      	adds	r7, #48	@ 0x30
 8002994:	46bd      	mov	sp, r7
 8002996:	bd80      	pop	{r7, pc}
 8002998:	40021000 	.word	0x40021000
 800299c:	48001000 	.word	0x48001000
 80029a0:	48001400 	.word	0x48001400
 80029a4:	48000800 	.word	0x48000800
 80029a8:	48000c00 	.word	0x48000c00
 80029ac:	48000400 	.word	0x48000400

080029b0 <handle_event>:

/* USER CODE BEGIN 4 */

ConverterState handle_event(ConverterState currentState, ConverterEvent event) {
 80029b0:	b480      	push	{r7}
 80029b2:	b083      	sub	sp, #12
 80029b4:	af00      	add	r7, sp, #0
 80029b6:	4603      	mov	r3, r0
 80029b8:	460a      	mov	r2, r1
 80029ba:	71fb      	strb	r3, [r7, #7]
 80029bc:	4613      	mov	r3, r2
 80029be:	71bb      	strb	r3, [r7, #6]
    switch (currentState) {
 80029c0:	79fb      	ldrb	r3, [r7, #7]
 80029c2:	2b04      	cmp	r3, #4
 80029c4:	d839      	bhi.n	8002a3a <handle_event+0x8a>
 80029c6:	a201      	add	r2, pc, #4	@ (adr r2, 80029cc <handle_event+0x1c>)
 80029c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029cc:	080029e1 	.word	0x080029e1
 80029d0:	080029ef 	.word	0x080029ef
 80029d4:	080029fd 	.word	0x080029fd
 80029d8:	08002a19 	.word	0x08002a19
 80029dc:	08002a27 	.word	0x08002a27
        case STATE_INIT:
            if (event == EVENT_START)
 80029e0:	79bb      	ldrb	r3, [r7, #6]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	d12b      	bne.n	8002a3e <handle_event+0x8e>
            {

            	currentState = STATE_STANDBY;
 80029e6:	2301      	movs	r3, #1
 80029e8:	71fb      	strb	r3, [r7, #7]
                return STATE_STANDBY;
 80029ea:	2301      	movs	r3, #1
 80029ec:	e031      	b.n	8002a52 <handle_event+0xa2>
            }
            break;

        case STATE_STANDBY:
            if (event == EVENT_START)
 80029ee:	79bb      	ldrb	r3, [r7, #6]
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d126      	bne.n	8002a42 <handle_event+0x92>
            {
            	currentState = STATE_REGULATION;
 80029f4:	2302      	movs	r3, #2
 80029f6:	71fb      	strb	r3, [r7, #7]
                return STATE_REGULATION;
 80029f8:	2302      	movs	r3, #2
 80029fa:	e02a      	b.n	8002a52 <handle_event+0xa2>
            }
            break;

        case STATE_REGULATION:
        	//USB_SendString("State: INIT -> RUNNING\r\n");
            if (event == EVENT_FAULT)
 80029fc:	79bb      	ldrb	r3, [r7, #6]
 80029fe:	2b01      	cmp	r3, #1
 8002a00:	d103      	bne.n	8002a0a <handle_event+0x5a>
            {
            	currentState = STATE_FAULT;
 8002a02:	2303      	movs	r3, #3
 8002a04:	71fb      	strb	r3, [r7, #7]
                return STATE_FAULT;
 8002a06:	2303      	movs	r3, #3
 8002a08:	e023      	b.n	8002a52 <handle_event+0xa2>

            } else if (event == EVENT_SHUTDOWN)
 8002a0a:	79bb      	ldrb	r3, [r7, #6]
 8002a0c:	2b03      	cmp	r3, #3
 8002a0e:	d11a      	bne.n	8002a46 <handle_event+0x96>
            {
            	currentState = STATE_SHUTDOWN;
 8002a10:	2304      	movs	r3, #4
 8002a12:	71fb      	strb	r3, [r7, #7]
                return STATE_SHUTDOWN;
 8002a14:	2304      	movs	r3, #4
 8002a16:	e01c      	b.n	8002a52 <handle_event+0xa2>
            }

            break;

        case STATE_FAULT:
            if (event == EVENT_CLEAR_FAULT)
 8002a18:	79bb      	ldrb	r3, [r7, #6]
 8002a1a:	2b02      	cmp	r3, #2
 8002a1c:	d115      	bne.n	8002a4a <handle_event+0x9a>
            {
            	currentState = STATE_STANDBY;
 8002a1e:	2301      	movs	r3, #1
 8002a20:	71fb      	strb	r3, [r7, #7]
                return STATE_STANDBY;
 8002a22:	2301      	movs	r3, #1
 8002a24:	e015      	b.n	8002a52 <handle_event+0xa2>
            }
            break;

        case STATE_SHUTDOWN:
            if (event == EVENT_START)
 8002a26:	79bb      	ldrb	r3, [r7, #6]
 8002a28:	2b00      	cmp	r3, #0
 8002a2a:	d110      	bne.n	8002a4e <handle_event+0x9e>
            {
            	once = 0;
 8002a2c:	4b0c      	ldr	r3, [pc, #48]	@ (8002a60 <handle_event+0xb0>)
 8002a2e:	2200      	movs	r2, #0
 8002a30:	601a      	str	r2, [r3, #0]
            	currentState = STATE_REGULATION;
 8002a32:	2302      	movs	r3, #2
 8002a34:	71fb      	strb	r3, [r7, #7]
                return STATE_REGULATION;
 8002a36:	2302      	movs	r3, #2
 8002a38:	e00b      	b.n	8002a52 <handle_event+0xa2>
            }
            break;
        default:
            break;
 8002a3a:	bf00      	nop
 8002a3c:	e008      	b.n	8002a50 <handle_event+0xa0>
            break;
 8002a3e:	bf00      	nop
 8002a40:	e006      	b.n	8002a50 <handle_event+0xa0>
            break;
 8002a42:	bf00      	nop
 8002a44:	e004      	b.n	8002a50 <handle_event+0xa0>
            break;
 8002a46:	bf00      	nop
 8002a48:	e002      	b.n	8002a50 <handle_event+0xa0>
            break;
 8002a4a:	bf00      	nop
 8002a4c:	e000      	b.n	8002a50 <handle_event+0xa0>
            break;
 8002a4e:	bf00      	nop
    }
    return currentState; // No state change
 8002a50:	79fb      	ldrb	r3, [r7, #7]
}
 8002a52:	4618      	mov	r0, r3
 8002a54:	370c      	adds	r7, #12
 8002a56:	46bd      	mov	sp, r7
 8002a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5c:	4770      	bx	lr
 8002a5e:	bf00      	nop
 8002a60:	20000b94 	.word	0x20000b94

08002a64 <Set_PWM_DutyCycle>:
       // float TEMPERATURE_AFTER_CONVERSION_FROM_ADC = (((adc_value/4096.0f)*3.3f) - 0.4f)/0.0195f;
       // return TEMPERATURE_AFTER_CONVERSION_FROM_ADC;

}

void Set_PWM_DutyCycle(uint32_t dutyCycle) { // dutycyle for FAN SPEED CONTROl
 8002a64:	b480      	push	{r7}
 8002a66:	b085      	sub	sp, #20
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
    if (dutyCycle > 100) dutyCycle = 100;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2b64      	cmp	r3, #100	@ 0x64
 8002a70:	d901      	bls.n	8002a76 <Set_PWM_DutyCycle+0x12>
 8002a72:	2364      	movs	r3, #100	@ 0x64
 8002a74:	607b      	str	r3, [r7, #4]
    uint32_t pulse = (htim4.Init.Period + 1) * dutyCycle / 100 - 1;
 8002a76:	4b0b      	ldr	r3, [pc, #44]	@ (8002aa4 <Set_PWM_DutyCycle+0x40>)
 8002a78:	68db      	ldr	r3, [r3, #12]
 8002a7a:	3301      	adds	r3, #1
 8002a7c:	687a      	ldr	r2, [r7, #4]
 8002a7e:	fb02 f303 	mul.w	r3, r2, r3
 8002a82:	4a09      	ldr	r2, [pc, #36]	@ (8002aa8 <Set_PWM_DutyCycle+0x44>)
 8002a84:	fba2 2303 	umull	r2, r3, r2, r3
 8002a88:	095b      	lsrs	r3, r3, #5
 8002a8a:	3b01      	subs	r3, #1
 8002a8c:	60fb      	str	r3, [r7, #12]
        __HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_1, pulse);
 8002a8e:	4b05      	ldr	r3, [pc, #20]	@ (8002aa4 <Set_PWM_DutyCycle+0x40>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	68fa      	ldr	r2, [r7, #12]
 8002a94:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8002a96:	bf00      	nop
 8002a98:	3714      	adds	r7, #20
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa0:	4770      	bx	lr
 8002aa2:	bf00      	nop
 8002aa4:	20000810 	.word	0x20000810
 8002aa8:	51eb851f 	.word	0x51eb851f
 8002aac:	00000000 	.word	0x00000000

08002ab0 <HAL_ADC_ConvCpltCallback>:
//ADC save to array and moving average
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	b084      	sub	sp, #16
 8002ab4:	af00      	add	r7, sp, #0
 8002ab6:	6078      	str	r0, [r7, #4]
	if (hadc->Instance == ADC5)
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	4a2c      	ldr	r2, [pc, #176]	@ (8002b70 <HAL_ADC_ConvCpltCallback+0xc0>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d14e      	bne.n	8002b60 <HAL_ADC_ConvCpltCallback+0xb0>
		    {
				if(flag_control){
 8002ac2:	4b2c      	ldr	r3, [pc, #176]	@ (8002b74 <HAL_ADC_ConvCpltCallback+0xc4>)
 8002ac4:	781b      	ldrb	r3, [r3, #0]
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d04a      	beq.n	8002b60 <HAL_ADC_ConvCpltCallback+0xb0>
		        uint32_t sum = 0;
 8002aca:	2300      	movs	r3, #0
 8002acc:	60fb      	str	r3, [r7, #12]
		        for (int i = 0; i < MA_WINDOW_SIZE; i++)
 8002ace:	2300      	movs	r3, #0
 8002ad0:	60bb      	str	r3, [r7, #8]
 8002ad2:	e00b      	b.n	8002aec <HAL_ADC_ConvCpltCallback+0x3c>
		        {
		            sum += adc5_dma_buffer[i];
 8002ad4:	4a28      	ldr	r2, [pc, #160]	@ (8002b78 <HAL_ADC_ConvCpltCallback+0xc8>)
 8002ad6:	68bb      	ldr	r3, [r7, #8]
 8002ad8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002adc:	b29b      	uxth	r3, r3
 8002ade:	461a      	mov	r2, r3
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	4413      	add	r3, r2
 8002ae4:	60fb      	str	r3, [r7, #12]
		        for (int i = 0; i < MA_WINDOW_SIZE; i++)
 8002ae6:	68bb      	ldr	r3, [r7, #8]
 8002ae8:	3301      	adds	r3, #1
 8002aea:	60bb      	str	r3, [r7, #8]
 8002aec:	68bb      	ldr	r3, [r7, #8]
 8002aee:	2b09      	cmp	r3, #9
 8002af0:	ddf0      	ble.n	8002ad4 <HAL_ADC_ConvCpltCallback+0x24>
		        }
		        adc_moving_average = ((sum / MA_WINDOW_SIZE)*3300)/4096;
 8002af2:	68fb      	ldr	r3, [r7, #12]
 8002af4:	4a21      	ldr	r2, [pc, #132]	@ (8002b7c <HAL_ADC_ConvCpltCallback+0xcc>)
 8002af6:	fba2 2303 	umull	r2, r3, r2, r3
 8002afa:	08db      	lsrs	r3, r3, #3
 8002afc:	f640 42e4 	movw	r2, #3300	@ 0xce4
 8002b00:	fb02 f303 	mul.w	r3, r2, r3
 8002b04:	0b1b      	lsrs	r3, r3, #12
 8002b06:	b29a      	uxth	r2, r3
 8002b08:	4b1d      	ldr	r3, [pc, #116]	@ (8002b80 <HAL_ADC_ConvCpltCallback+0xd0>)
 8002b0a:	801a      	strh	r2, [r3, #0]
		        imax2_sum=(adc_moving_average-1450)*0.384;
 8002b0c:	4b1c      	ldr	r3, [pc, #112]	@ (8002b80 <HAL_ADC_ConvCpltCallback+0xd0>)
 8002b0e:	881b      	ldrh	r3, [r3, #0]
 8002b10:	f2a3 53aa 	subw	r3, r3, #1450	@ 0x5aa
 8002b14:	4618      	mov	r0, r3
 8002b16:	f7fd fd2d 	bl	8000574 <__aeabi_i2d>
 8002b1a:	a313      	add	r3, pc, #76	@ (adr r3, 8002b68 <HAL_ADC_ConvCpltCallback+0xb8>)
 8002b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b20:	f7fd fd92 	bl	8000648 <__aeabi_dmul>
 8002b24:	4602      	mov	r2, r0
 8002b26:	460b      	mov	r3, r1
 8002b28:	4610      	mov	r0, r2
 8002b2a:	4619      	mov	r1, r3
 8002b2c:	f7fe f83c 	bl	8000ba8 <__aeabi_d2iz>
 8002b30:	4603      	mov	r3, r0
 8002b32:	b21a      	sxth	r2, r3
 8002b34:	4b13      	ldr	r3, [pc, #76]	@ (8002b84 <HAL_ADC_ConvCpltCallback+0xd4>)
 8002b36:	801a      	strh	r2, [r3, #0]
		        if(imax2_sum<-1000) imax2_sum = -1000;
 8002b38:	4b12      	ldr	r3, [pc, #72]	@ (8002b84 <HAL_ADC_ConvCpltCallback+0xd4>)
 8002b3a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b3e:	f513 7f7a 	cmn.w	r3, #1000	@ 0x3e8
 8002b42:	da03      	bge.n	8002b4c <HAL_ADC_ConvCpltCallback+0x9c>
 8002b44:	4b0f      	ldr	r3, [pc, #60]	@ (8002b84 <HAL_ADC_ConvCpltCallback+0xd4>)
 8002b46:	f64f 4218 	movw	r2, #64536	@ 0xfc18
 8002b4a:	801a      	strh	r2, [r3, #0]
		        if(imax2_sum>1000) imax2_sum = 1000;
 8002b4c:	4b0d      	ldr	r3, [pc, #52]	@ (8002b84 <HAL_ADC_ConvCpltCallback+0xd4>)
 8002b4e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002b52:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002b56:	dd03      	ble.n	8002b60 <HAL_ADC_ConvCpltCallback+0xb0>
 8002b58:	4b0a      	ldr	r3, [pc, #40]	@ (8002b84 <HAL_ADC_ConvCpltCallback+0xd4>)
 8002b5a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002b5e:	801a      	strh	r2, [r3, #0]
		        // Restart the DMA transfer
		       // HAL_ADC_Start_DMA(hadc, (uint32_t*)adc5_dma_buffer, MA_WINDOW_SIZE);
		    }


}
 8002b60:	bf00      	nop
 8002b62:	3710      	adds	r7, #16
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bd80      	pop	{r7, pc}
 8002b68:	bc6a7efa 	.word	0xbc6a7efa
 8002b6c:	3fd89374 	.word	0x3fd89374
 8002b70:	50000600 	.word	0x50000600
 8002b74:	20000b99 	.word	0x20000b99
 8002b78:	20000aa4 	.word	0x20000aa4
 8002b7c:	cccccccd 	.word	0xcccccccd
 8002b80:	20000ab8 	.word	0x20000ab8
 8002b84:	20000aa0 	.word	0x20000aa0

08002b88 <Update_PWM_Frequency>:
        }
    }
}

void Update_PWM_Frequency(TIM_HandleTypeDef *htim, uint32_t channel, uint32_t frequency)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b089      	sub	sp, #36	@ 0x24
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	60f8      	str	r0, [r7, #12]
 8002b90:	60b9      	str	r1, [r7, #8]
 8002b92:	607a      	str	r2, [r7, #4]
	 uint32_t timer_clock = 150000000;  // Assuming a 150 MHz timer clock
 8002b94:	4b33      	ldr	r3, [pc, #204]	@ (8002c64 <Update_PWM_Frequency+0xdc>)
 8002b96:	61bb      	str	r3, [r7, #24]
	    uint32_t prescaler = htim->Init.Prescaler + 1;
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	685b      	ldr	r3, [r3, #4]
 8002b9c:	3301      	adds	r3, #1
 8002b9e:	617b      	str	r3, [r7, #20]
	    uint32_t period = (timer_clock / (prescaler * frequency)) - 1;
 8002ba0:	697b      	ldr	r3, [r7, #20]
 8002ba2:	687a      	ldr	r2, [r7, #4]
 8002ba4:	fb02 f303 	mul.w	r3, r2, r3
 8002ba8:	69ba      	ldr	r2, [r7, #24]
 8002baa:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bae:	3b01      	subs	r3, #1
 8002bb0:	61fb      	str	r3, [r7, #28]

	    // Ensure period is within valid range
	    if (period > 65535) {
 8002bb2:	69fb      	ldr	r3, [r7, #28]
 8002bb4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002bb8:	d314      	bcc.n	8002be4 <Update_PWM_Frequency+0x5c>
	        // Adjust prescaler to bring period within range
	        prescaler = (prescaler * (period / 65536)) + 1;
 8002bba:	69fb      	ldr	r3, [r7, #28]
 8002bbc:	0c1b      	lsrs	r3, r3, #16
 8002bbe:	697a      	ldr	r2, [r7, #20]
 8002bc0:	fb02 f303 	mul.w	r3, r2, r3
 8002bc4:	3301      	adds	r3, #1
 8002bc6:	617b      	str	r3, [r7, #20]
	        period = (timer_clock / (prescaler * frequency)) - 1;
 8002bc8:	697b      	ldr	r3, [r7, #20]
 8002bca:	687a      	ldr	r2, [r7, #4]
 8002bcc:	fb02 f303 	mul.w	r3, r2, r3
 8002bd0:	69ba      	ldr	r2, [r7, #24]
 8002bd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002bd6:	3b01      	subs	r3, #1
 8002bd8:	61fb      	str	r3, [r7, #28]
	        __HAL_TIM_SET_PRESCALER(htim, prescaler - 1);
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	697a      	ldr	r2, [r7, #20]
 8002be0:	3a01      	subs	r2, #1
 8002be2:	629a      	str	r2, [r3, #40]	@ 0x28
	    }

	    // Update the period register (ARR) with double buffering
	    __HAL_TIM_SET_AUTORELOAD(htim, period);
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	69fa      	ldr	r2, [r7, #28]
 8002bea:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	69fa      	ldr	r2, [r7, #28]
 8002bf0:	60da      	str	r2, [r3, #12]

	    // Set the duty cycle to approximately 50%
	    uint32_t pulse = period / 2;
 8002bf2:	69fb      	ldr	r3, [r7, #28]
 8002bf4:	085b      	lsrs	r3, r3, #1
 8002bf6:	613b      	str	r3, [r7, #16]
	    __HAL_TIM_SET_COMPARE(htim, channel, pulse);
 8002bf8:	68bb      	ldr	r3, [r7, #8]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d104      	bne.n	8002c08 <Update_PWM_Frequency+0x80>
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	693a      	ldr	r2, [r7, #16]
 8002c04:	635a      	str	r2, [r3, #52]	@ 0x34
 8002c06:	e023      	b.n	8002c50 <Update_PWM_Frequency+0xc8>
 8002c08:	68bb      	ldr	r3, [r7, #8]
 8002c0a:	2b04      	cmp	r3, #4
 8002c0c:	d104      	bne.n	8002c18 <Update_PWM_Frequency+0x90>
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681a      	ldr	r2, [r3, #0]
 8002c12:	693b      	ldr	r3, [r7, #16]
 8002c14:	6393      	str	r3, [r2, #56]	@ 0x38
 8002c16:	e01b      	b.n	8002c50 <Update_PWM_Frequency+0xc8>
 8002c18:	68bb      	ldr	r3, [r7, #8]
 8002c1a:	2b08      	cmp	r3, #8
 8002c1c:	d104      	bne.n	8002c28 <Update_PWM_Frequency+0xa0>
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681a      	ldr	r2, [r3, #0]
 8002c22:	693b      	ldr	r3, [r7, #16]
 8002c24:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8002c26:	e013      	b.n	8002c50 <Update_PWM_Frequency+0xc8>
 8002c28:	68bb      	ldr	r3, [r7, #8]
 8002c2a:	2b0c      	cmp	r3, #12
 8002c2c:	d104      	bne.n	8002c38 <Update_PWM_Frequency+0xb0>
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681a      	ldr	r2, [r3, #0]
 8002c32:	693b      	ldr	r3, [r7, #16]
 8002c34:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c36:	e00b      	b.n	8002c50 <Update_PWM_Frequency+0xc8>
 8002c38:	68bb      	ldr	r3, [r7, #8]
 8002c3a:	2b10      	cmp	r3, #16
 8002c3c:	d104      	bne.n	8002c48 <Update_PWM_Frequency+0xc0>
 8002c3e:	68fb      	ldr	r3, [r7, #12]
 8002c40:	681a      	ldr	r2, [r3, #0]
 8002c42:	693b      	ldr	r3, [r7, #16]
 8002c44:	6493      	str	r3, [r2, #72]	@ 0x48
 8002c46:	e003      	b.n	8002c50 <Update_PWM_Frequency+0xc8>
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	681a      	ldr	r2, [r3, #0]
 8002c4c:	693b      	ldr	r3, [r7, #16]
 8002c4e:	64d3      	str	r3, [r2, #76]	@ 0x4c

	    // Manually generate an update event by setting the UG bit in the EGR register
	    htim->Instance->EGR = TIM_EGR_UG;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	2201      	movs	r2, #1
 8002c56:	615a      	str	r2, [r3, #20]
    __HAL_TIM_SET_AUTORELOAD(htim, period);

    // Restart the timer PWM generation
    HAL_TIM_PWM_Stop(htim, channel);
    HAL_TIM_PWM_Start(htim, channel);*/
}
 8002c58:	bf00      	nop
 8002c5a:	3724      	adds	r7, #36	@ 0x24
 8002c5c:	46bd      	mov	sp, r7
 8002c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c62:	4770      	bx	lr
 8002c64:	08f0d180 	.word	0x08f0d180

08002c68 <Check_Faults>:
	        dac_buffer[i] = (((1/3.3)*res12_b) + ((0.5/3.3)*res12_b) * sin(2 * M_PI * i/BUFFER_SIZE));
	    }
}

uint8_t Check_Faults()
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	af00      	add	r7, sp, #0
	// Faults pins are from gate driver and they are active pull down
	// 4 fault pins from 4 gate driver + 2 fault pins from  2 currents sensors  = 6 pins
	if(HAL_GPIO_ReadPin(CS_FAULT_1_GPIO_Port, CS_FAULT_1_Pin) && HAL_GPIO_ReadPin(CS_FAULT_2_GPIO_Port, CS_FAULT_2_Pin)
 8002c6c:	2101      	movs	r1, #1
 8002c6e:	4818      	ldr	r0, [pc, #96]	@ (8002cd0 <Check_Faults+0x68>)
 8002c70:	f004 fb8a 	bl	8007388 <HAL_GPIO_ReadPin>
 8002c74:	4603      	mov	r3, r0
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d026      	beq.n	8002cc8 <Check_Faults+0x60>
 8002c7a:	2110      	movs	r1, #16
 8002c7c:	4814      	ldr	r0, [pc, #80]	@ (8002cd0 <Check_Faults+0x68>)
 8002c7e:	f004 fb83 	bl	8007388 <HAL_GPIO_ReadPin>
 8002c82:	4603      	mov	r3, r0
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d01f      	beq.n	8002cc8 <Check_Faults+0x60>
			&& HAL_GPIO_ReadPin(NOT_FAULT_1_GPIO_Port, NOT_FAULT_1_Pin) && HAL_GPIO_ReadPin(NOT_FAULT_2_GPIO_Port, NOT_FAULT_2_Pin)
 8002c88:	2104      	movs	r1, #4
 8002c8a:	4811      	ldr	r0, [pc, #68]	@ (8002cd0 <Check_Faults+0x68>)
 8002c8c:	f004 fb7c 	bl	8007388 <HAL_GPIO_ReadPin>
 8002c90:	4603      	mov	r3, r0
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d018      	beq.n	8002cc8 <Check_Faults+0x60>
 8002c96:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8002c9a:	480d      	ldr	r0, [pc, #52]	@ (8002cd0 <Check_Faults+0x68>)
 8002c9c:	f004 fb74 	bl	8007388 <HAL_GPIO_ReadPin>
 8002ca0:	4603      	mov	r3, r0
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d010      	beq.n	8002cc8 <Check_Faults+0x60>
			&& HAL_GPIO_ReadPin(NOT_FAULT_3_GPIO_Port, NOT_FAULT_3_Pin) && HAL_GPIO_ReadPin(NOT_FAULT_4_GPIO_Port, NOT_FAULT_4_Pin) )
 8002ca6:	2140      	movs	r1, #64	@ 0x40
 8002ca8:	480a      	ldr	r0, [pc, #40]	@ (8002cd4 <Check_Faults+0x6c>)
 8002caa:	f004 fb6d 	bl	8007388 <HAL_GPIO_ReadPin>
 8002cae:	4603      	mov	r3, r0
 8002cb0:	2b00      	cmp	r3, #0
 8002cb2:	d009      	beq.n	8002cc8 <Check_Faults+0x60>
 8002cb4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002cb8:	4807      	ldr	r0, [pc, #28]	@ (8002cd8 <Check_Faults+0x70>)
 8002cba:	f004 fb65 	bl	8007388 <HAL_GPIO_ReadPin>
 8002cbe:	4603      	mov	r3, r0
 8002cc0:	2b00      	cmp	r3, #0
 8002cc2:	d001      	beq.n	8002cc8 <Check_Faults+0x60>
		return 0; // if all pins is 1 then all is ready, there is not faults then return 0
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	e000      	b.n	8002cca <Check_Faults+0x62>

	return 1;
 8002cc8:	2301      	movs	r3, #1
}
 8002cca:	4618      	mov	r0, r3
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	48001000 	.word	0x48001000
 8002cd4:	48000c00 	.word	0x48000c00
 8002cd8:	48000800 	.word	0x48000800

08002cdc <Check_Ready>:

uint8_t Check_Ready()
{
 8002cdc:	b580      	push	{r7, lr}
 8002cde:	af00      	add	r7, sp, #0
	// Ready pins are from gate driver and they are active pull up
	// 4 ready pins from 4 gate drivers
	if(HAL_GPIO_ReadPin(READY_1_GPIO_Port, READY_1_Pin) && HAL_GPIO_ReadPin(READY_2_GPIO_Port, READY_2_Pin)
 8002ce0:	2110      	movs	r1, #16
 8002ce2:	4811      	ldr	r0, [pc, #68]	@ (8002d28 <Check_Ready+0x4c>)
 8002ce4:	f004 fb50 	bl	8007388 <HAL_GPIO_ReadPin>
 8002ce8:	4603      	mov	r3, r0
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d019      	beq.n	8002d22 <Check_Ready+0x46>
 8002cee:	2101      	movs	r1, #1
 8002cf0:	480e      	ldr	r0, [pc, #56]	@ (8002d2c <Check_Ready+0x50>)
 8002cf2:	f004 fb49 	bl	8007388 <HAL_GPIO_ReadPin>
 8002cf6:	4603      	mov	r3, r0
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d012      	beq.n	8002d22 <Check_Ready+0x46>
			&& HAL_GPIO_ReadPin(READY_3_GPIO_Port, READY_3_Pin) && HAL_GPIO_ReadPin(READY_4_GPIO_Port, READY_4_Pin) )
 8002cfc:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002d00:	480b      	ldr	r0, [pc, #44]	@ (8002d30 <Check_Ready+0x54>)
 8002d02:	f004 fb41 	bl	8007388 <HAL_GPIO_ReadPin>
 8002d06:	4603      	mov	r3, r0
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d00a      	beq.n	8002d22 <Check_Ready+0x46>
 8002d0c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002d10:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002d14:	f004 fb38 	bl	8007388 <HAL_GPIO_ReadPin>
 8002d18:	4603      	mov	r3, r0
 8002d1a:	2b00      	cmp	r3, #0
 8002d1c:	d001      	beq.n	8002d22 <Check_Ready+0x46>
			return 1; // return 1 when is gate drivers ready
 8002d1e:	2301      	movs	r3, #1
 8002d20:	e000      	b.n	8002d24 <Check_Ready+0x48>

		return 0;
 8002d22:	2300      	movs	r3, #0
}
 8002d24:	4618      	mov	r0, r3
 8002d26:	bd80      	pop	{r7, pc}
 8002d28:	48000c00 	.word	0x48000c00
 8002d2c:	48000400 	.word	0x48000400
 8002d30:	48001400 	.word	0x48001400
 8002d34:	00000000 	.word	0x00000000

08002d38 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef* htim)
{
 8002d38:	b5b0      	push	{r4, r5, r7, lr}
 8002d3a:	b082      	sub	sp, #8
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
	// SOFT start_program RAMP REALISATION
	//  Ts 20khz
	if(htim->Instance == TIM15)
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a7a      	ldr	r2, [pc, #488]	@ (8002f30 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	f040 80c2 	bne.w	8002ed0 <HAL_TIM_PeriodElapsedCallback+0x198>
	{
		//sythick1 =  HAL_GetTick();
		if(currentState == STATE_REGULATION )
 8002d4c:	4b79      	ldr	r3, [pc, #484]	@ (8002f34 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8002d4e:	781b      	ldrb	r3, [r3, #0]
 8002d50:	2b02      	cmp	r3, #2
 8002d52:	f040 80b6 	bne.w	8002ec2 <HAL_TIM_PeriodElapsedCallback+0x18a>
		{
		//current_sensor1_vref = adc3_dma_buffer[0]*3300/4096;//(Low_pass_filter(adc3_dma_buffer[0], pcb_temp)/4096)*3.3;
		//current_sensor2_vref = adc3_dma_buffer[1]*3300/4096;//(Low_pass_filter(adc3_dma_buffer[1], pcb_temp)/4096)*3.3;

		input_voltage = (int)((((adc3_dma_buffer[2])*0.8056)-200)*18.81);//[mV]		((Low_pass_filter(adc3_dma_buffer[2], input_voltage)/4096)*3.3-0.2)*27.1;
 8002d56:	4b78      	ldr	r3, [pc, #480]	@ (8002f38 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8002d58:	889b      	ldrh	r3, [r3, #4]
 8002d5a:	b29b      	uxth	r3, r3
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f7fd fc09 	bl	8000574 <__aeabi_i2d>
 8002d62:	a36d      	add	r3, pc, #436	@ (adr r3, 8002f18 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8002d64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d68:	f7fd fc6e 	bl	8000648 <__aeabi_dmul>
 8002d6c:	4602      	mov	r2, r0
 8002d6e:	460b      	mov	r3, r1
 8002d70:	4610      	mov	r0, r2
 8002d72:	4619      	mov	r1, r3
 8002d74:	f04f 0200 	mov.w	r2, #0
 8002d78:	4b70      	ldr	r3, [pc, #448]	@ (8002f3c <HAL_TIM_PeriodElapsedCallback+0x204>)
 8002d7a:	f7fd faad 	bl	80002d8 <__aeabi_dsub>
 8002d7e:	4602      	mov	r2, r0
 8002d80:	460b      	mov	r3, r1
 8002d82:	4610      	mov	r0, r2
 8002d84:	4619      	mov	r1, r3
 8002d86:	a366      	add	r3, pc, #408	@ (adr r3, 8002f20 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8002d88:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d8c:	f7fd fc5c 	bl	8000648 <__aeabi_dmul>
 8002d90:	4602      	mov	r2, r0
 8002d92:	460b      	mov	r3, r1
 8002d94:	4610      	mov	r0, r2
 8002d96:	4619      	mov	r1, r3
 8002d98:	f7fd ff06 	bl	8000ba8 <__aeabi_d2iz>
 8002d9c:	4603      	mov	r3, r0
 8002d9e:	461a      	mov	r2, r3
 8002da0:	4b67      	ldr	r3, [pc, #412]	@ (8002f40 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8002da2:	601a      	str	r2, [r3, #0]
		output_voltage = (int)((((adc4_dma_buffer[1])*0.8056)-200)*18.81);//[mV] 		((Low_pass_filter(adc4_dma_buffer, output_voltage)/4096)*3.3-0.2)*27.1;
 8002da4:	4b67      	ldr	r3, [pc, #412]	@ (8002f44 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 8002da6:	885b      	ldrh	r3, [r3, #2]
 8002da8:	b29b      	uxth	r3, r3
 8002daa:	4618      	mov	r0, r3
 8002dac:	f7fd fbe2 	bl	8000574 <__aeabi_i2d>
 8002db0:	a359      	add	r3, pc, #356	@ (adr r3, 8002f18 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8002db2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002db6:	f7fd fc47 	bl	8000648 <__aeabi_dmul>
 8002dba:	4602      	mov	r2, r0
 8002dbc:	460b      	mov	r3, r1
 8002dbe:	4610      	mov	r0, r2
 8002dc0:	4619      	mov	r1, r3
 8002dc2:	f04f 0200 	mov.w	r2, #0
 8002dc6:	4b5d      	ldr	r3, [pc, #372]	@ (8002f3c <HAL_TIM_PeriodElapsedCallback+0x204>)
 8002dc8:	f7fd fa86 	bl	80002d8 <__aeabi_dsub>
 8002dcc:	4602      	mov	r2, r0
 8002dce:	460b      	mov	r3, r1
 8002dd0:	4610      	mov	r0, r2
 8002dd2:	4619      	mov	r1, r3
 8002dd4:	a352      	add	r3, pc, #328	@ (adr r3, 8002f20 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8002dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dda:	f7fd fc35 	bl	8000648 <__aeabi_dmul>
 8002dde:	4602      	mov	r2, r0
 8002de0:	460b      	mov	r3, r1
 8002de2:	4610      	mov	r0, r2
 8002de4:	4619      	mov	r1, r3
 8002de6:	f7fd fedf 	bl	8000ba8 <__aeabi_d2iz>
 8002dea:	4603      	mov	r3, r0
 8002dec:	4a56      	ldr	r2, [pc, #344]	@ (8002f48 <HAL_TIM_PeriodElapsedCallback+0x210>)
 8002dee:	6013      	str	r3, [r2, #0]
		if(once == 0) Update_PWM_Frequency(&htim8, TIM_CHANNEL_2, 7100000); // Set TIM8 CH1 o freq that is delay hc and send to fpga
		}

		imax2 = imax1 + imax2_sum; // imax2_sum signal from FPGA
		// imax1,2 each for branches to make 180 degree shift*/
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_1, DAC_ALIGN_12B_R, current_sensor1_vref+((int32_t)imax1*0.025)); // imax1  1.5V is 0A;  1A is 20mV; 1 bit is 0.8mV; imax[mA]*0.02 [V/A]/0.8[mV] = Value for DAC
 8002df0:	4b56      	ldr	r3, [pc, #344]	@ (8002f4c <HAL_TIM_PeriodElapsedCallback+0x214>)
 8002df2:	881b      	ldrh	r3, [r3, #0]
 8002df4:	4618      	mov	r0, r3
 8002df6:	f7fd fbbd 	bl	8000574 <__aeabi_i2d>
 8002dfa:	4604      	mov	r4, r0
 8002dfc:	460d      	mov	r5, r1
 8002dfe:	4b54      	ldr	r3, [pc, #336]	@ (8002f50 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	4618      	mov	r0, r3
 8002e04:	f7fd fbb6 	bl	8000574 <__aeabi_i2d>
 8002e08:	a347      	add	r3, pc, #284	@ (adr r3, 8002f28 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8002e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e0e:	f7fd fc1b 	bl	8000648 <__aeabi_dmul>
 8002e12:	4602      	mov	r2, r0
 8002e14:	460b      	mov	r3, r1
 8002e16:	4620      	mov	r0, r4
 8002e18:	4629      	mov	r1, r5
 8002e1a:	f7fd fa5f 	bl	80002dc <__adddf3>
 8002e1e:	4602      	mov	r2, r0
 8002e20:	460b      	mov	r3, r1
 8002e22:	4610      	mov	r0, r2
 8002e24:	4619      	mov	r1, r3
 8002e26:	f7fd fee7 	bl	8000bf8 <__aeabi_d2uiz>
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	2200      	movs	r2, #0
 8002e2e:	2100      	movs	r1, #0
 8002e30:	4848      	ldr	r0, [pc, #288]	@ (8002f54 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8002e32:	f003 fcbb 	bl	80067ac <HAL_DAC_SetValue>
		HAL_DAC_SetValue(&hdac1, DAC_CHANNEL_2, DAC_ALIGN_12B_R, current_sensor2_vref+((int32_t)imax2*0.025)); // imax2
 8002e36:	4b48      	ldr	r3, [pc, #288]	@ (8002f58 <HAL_TIM_PeriodElapsedCallback+0x220>)
 8002e38:	881b      	ldrh	r3, [r3, #0]
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	f7fd fb9a 	bl	8000574 <__aeabi_i2d>
 8002e40:	4604      	mov	r4, r0
 8002e42:	460d      	mov	r5, r1
 8002e44:	4b45      	ldr	r3, [pc, #276]	@ (8002f5c <HAL_TIM_PeriodElapsedCallback+0x224>)
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	4618      	mov	r0, r3
 8002e4a:	f7fd fb93 	bl	8000574 <__aeabi_i2d>
 8002e4e:	a336      	add	r3, pc, #216	@ (adr r3, 8002f28 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8002e50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002e54:	f7fd fbf8 	bl	8000648 <__aeabi_dmul>
 8002e58:	4602      	mov	r2, r0
 8002e5a:	460b      	mov	r3, r1
 8002e5c:	4620      	mov	r0, r4
 8002e5e:	4629      	mov	r1, r5
 8002e60:	f7fd fa3c 	bl	80002dc <__adddf3>
 8002e64:	4602      	mov	r2, r0
 8002e66:	460b      	mov	r3, r1
 8002e68:	4610      	mov	r0, r2
 8002e6a:	4619      	mov	r1, r3
 8002e6c:	f7fd fec4 	bl	8000bf8 <__aeabi_d2uiz>
 8002e70:	4603      	mov	r3, r0
 8002e72:	2200      	movs	r2, #0
 8002e74:	2110      	movs	r1, #16
 8002e76:	4837      	ldr	r0, [pc, #220]	@ (8002f54 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8002e78:	f003 fc98 	bl	80067ac <HAL_DAC_SetValue>
		HAL_DAC_SetValue(&hdac2, DAC_CHANNEL_1, DAC_ALIGN_12B_R, current_sensor1_vref-((int32_t)imin*0.25)); // imin uzyto tutaj wzmacniacza 10x dla sygnalu z sensora pradu wiec ma wzmocnienie 200mv/A a nie 20mv/a
 8002e7c:	4b33      	ldr	r3, [pc, #204]	@ (8002f4c <HAL_TIM_PeriodElapsedCallback+0x214>)
 8002e7e:	881b      	ldrh	r3, [r3, #0]
 8002e80:	4618      	mov	r0, r3
 8002e82:	f7fd fb77 	bl	8000574 <__aeabi_i2d>
 8002e86:	4604      	mov	r4, r0
 8002e88:	460d      	mov	r5, r1
 8002e8a:	4b35      	ldr	r3, [pc, #212]	@ (8002f60 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	4618      	mov	r0, r3
 8002e90:	f7fd fb70 	bl	8000574 <__aeabi_i2d>
 8002e94:	f04f 0200 	mov.w	r2, #0
 8002e98:	4b32      	ldr	r3, [pc, #200]	@ (8002f64 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8002e9a:	f7fd fbd5 	bl	8000648 <__aeabi_dmul>
 8002e9e:	4602      	mov	r2, r0
 8002ea0:	460b      	mov	r3, r1
 8002ea2:	4620      	mov	r0, r4
 8002ea4:	4629      	mov	r1, r5
 8002ea6:	f7fd fa17 	bl	80002d8 <__aeabi_dsub>
 8002eaa:	4602      	mov	r2, r0
 8002eac:	460b      	mov	r3, r1
 8002eae:	4610      	mov	r0, r2
 8002eb0:	4619      	mov	r1, r3
 8002eb2:	f7fd fea1 	bl	8000bf8 <__aeabi_d2uiz>
 8002eb6:	4603      	mov	r3, r0
 8002eb8:	2200      	movs	r2, #0
 8002eba:	2100      	movs	r1, #0
 8002ebc:	482a      	ldr	r0, [pc, #168]	@ (8002f68 <HAL_TIM_PeriodElapsedCallback+0x230>)
 8002ebe:	f003 fc75 	bl	80067ac <HAL_DAC_SetValue>
		//if(once == 0){
		//	HAL_Delay(10);
		//HAL_GPIO_WritePin(START_STOP_FPGA_GPIO_Port, START_STOP_FPGA_Pin, 1); // START FPGA DANCE
		//once = 1;
		//}
		HAL_GPIO_TogglePin(OUTPUT_COTROL_GPIO_Port, OUTPUT_COTROL_Pin);
 8002ec2:	2108      	movs	r1, #8
 8002ec4:	4829      	ldr	r0, [pc, #164]	@ (8002f6c <HAL_TIM_PeriodElapsedCallback+0x234>)
 8002ec6:	f004 fa8f 	bl	80073e8 <HAL_GPIO_TogglePin>
		//sythick2 =  HAL_GetTick() - sythick1;
		flag_control = 1;
 8002eca:	4b29      	ldr	r3, [pc, #164]	@ (8002f70 <HAL_TIM_PeriodElapsedCallback+0x238>)
 8002ecc:	2201      	movs	r2, #1
 8002ece:	701a      	strb	r2, [r3, #0]
	}

	if (htim->Instance == TIM6) // 5 sec period
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	681b      	ldr	r3, [r3, #0]
 8002ed4:	4a27      	ldr	r2, [pc, #156]	@ (8002f74 <HAL_TIM_PeriodElapsedCallback+0x23c>)
 8002ed6:	4293      	cmp	r3, r2
 8002ed8:	d101      	bne.n	8002ede <HAL_TIM_PeriodElapsedCallback+0x1a6>
		    {
		//if(currentState == STATE_SOFT_START || currentState == STATE_REGULATION )
				//{
				FAN_Drive(); // Control Fan speed dpend on two temperatures pcb and radiator
 8002eda:	f000 f95d 	bl	8003198 <FAN_Drive>
				//}
		    }


	if (htim->Instance == TIM7)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4a25      	ldr	r2, [pc, #148]	@ (8002f78 <HAL_TIM_PeriodElapsedCallback+0x240>)
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d110      	bne.n	8002f0a <HAL_TIM_PeriodElapsedCallback+0x1d2>
	    {
	        // Turn off OCD pins of currents sensors to reset current sensor 1us

	        HAL_GPIO_TogglePin(CS_OCD_1_GPIO_Port, CS_OCD_1_Pin);
 8002ee8:	2102      	movs	r1, #2
 8002eea:	4824      	ldr	r0, [pc, #144]	@ (8002f7c <HAL_TIM_PeriodElapsedCallback+0x244>)
 8002eec:	f004 fa7c 	bl	80073e8 <HAL_GPIO_TogglePin>
	        HAL_GPIO_TogglePin(CS_OCD_2_GPIO_Port, CS_OCD_2_Pin);
 8002ef0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002ef4:	4822      	ldr	r0, [pc, #136]	@ (8002f80 <HAL_TIM_PeriodElapsedCallback+0x248>)
 8002ef6:	f004 fa77 	bl	80073e8 <HAL_GPIO_TogglePin>
	        HAL_GPIO_WritePin(RESET_INTERLOCK_GPIO_Port, RESET_INTERLOCK_Pin, GPIO_PIN_RESET);
 8002efa:	2200      	movs	r2, #0
 8002efc:	2120      	movs	r1, #32
 8002efe:	481f      	ldr	r0, [pc, #124]	@ (8002f7c <HAL_TIM_PeriodElapsedCallback+0x244>)
 8002f00:	f004 fa5a 	bl	80073b8 <HAL_GPIO_WritePin>
	        // Stop the timer
	        HAL_TIM_Base_Stop_IT(&htim7);
 8002f04:	481f      	ldr	r0, [pc, #124]	@ (8002f84 <HAL_TIM_PeriodElapsedCallback+0x24c>)
 8002f06:	f007 f92f 	bl	800a168 <HAL_TIM_Base_Stop_IT>
	    }


}
 8002f0a:	bf00      	nop
 8002f0c:	3708      	adds	r7, #8
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bdb0      	pop	{r4, r5, r7, pc}
 8002f12:	bf00      	nop
 8002f14:	f3af 8000 	nop.w
 8002f18:	a6b50b0f 	.word	0xa6b50b0f
 8002f1c:	3fe9c779 	.word	0x3fe9c779
 8002f20:	28f5c28f 	.word	0x28f5c28f
 8002f24:	4032cf5c 	.word	0x4032cf5c
 8002f28:	9999999a 	.word	0x9999999a
 8002f2c:	3f999999 	.word	0x3f999999
 8002f30:	40014000 	.word	0x40014000
 8002f34:	20000b8f 	.word	0x20000b8f
 8002f38:	20000a88 	.word	0x20000a88
 8002f3c:	40690000 	.word	0x40690000
 8002f40:	20000a7c 	.word	0x20000a7c
 8002f44:	20000a94 	.word	0x20000a94
 8002f48:	20000004 	.word	0x20000004
 8002f4c:	20000a6c 	.word	0x20000a6c
 8002f50:	20000a70 	.word	0x20000a70
 8002f54:	200006dc 	.word	0x200006dc
 8002f58:	20000a6e 	.word	0x20000a6e
 8002f5c:	20000a74 	.word	0x20000a74
 8002f60:	20000a78 	.word	0x20000a78
 8002f64:	3fd00000 	.word	0x3fd00000
 8002f68:	200006f0 	.word	0x200006f0
 8002f6c:	48000800 	.word	0x48000800
 8002f70:	20000b99 	.word	0x20000b99
 8002f74:	40001000 	.word	0x40001000
 8002f78:	40001400 	.word	0x40001400
 8002f7c:	48001000 	.word	0x48001000
 8002f80:	48001400 	.word	0x48001400
 8002f84:	200008a8 	.word	0x200008a8

08002f88 <RAMP>:

int32_t RAMP(int32_t Vout, int32_t Vref, int32_t Ramp_ratio, float period_loop)
{
 8002f88:	b480      	push	{r7}
 8002f8a:	b085      	sub	sp, #20
 8002f8c:	af00      	add	r7, sp, #0
 8002f8e:	60f8      	str	r0, [r7, #12]
 8002f90:	60b9      	str	r1, [r7, #8]
 8002f92:	607a      	str	r2, [r7, #4]
 8002f94:	ed87 0a00 	vstr	s0, [r7]
	// RAMP Voltage to soft-start
				if(((int32_t)Vref - (int32_t)Vout) > 10)
 8002f98:	68ba      	ldr	r2, [r7, #8]
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	1ad3      	subs	r3, r2, r3
 8002f9e:	2b0a      	cmp	r3, #10
 8002fa0:	dd15      	ble.n	8002fce <RAMP+0x46>
				{

					Vout = (int32_t)(Vout + Ramp_ratio * period_loop); // 20khz loop - preferred 0.1V/Ts voltage ramp   that mean ramp ratio = 2000
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	ee07 3a90 	vmov	s15, r3
 8002fa8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	ee07 3a90 	vmov	s15, r3
 8002fb2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002fb6:	edd7 7a00 	vldr	s15, [r7]
 8002fba:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002fbe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002fc2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002fc6:	ee17 3a90 	vmov	r3, s15
 8002fca:	60fb      	str	r3, [r7, #12]
 8002fcc:	e01a      	b.n	8003004 <RAMP+0x7c>
					//RAMP_FINISHED = 0;
				}
				else if(((int32_t)Vref - (int32_t)Vout) < -10) // 100 = 100mV
 8002fce:	68ba      	ldr	r2, [r7, #8]
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	1ad3      	subs	r3, r2, r3
 8002fd4:	f113 0f0a 	cmn.w	r3, #10
 8002fd8:	da14      	bge.n	8003004 <RAMP+0x7c>
				{
					Vout = (int32_t)(Vout - Ramp_ratio * period_loop);
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	ee07 3a90 	vmov	s15, r3
 8002fe0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	ee07 3a90 	vmov	s15, r3
 8002fea:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8002fee:	edd7 7a00 	vldr	s15, [r7]
 8002ff2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002ff6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ffa:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002ffe:	ee17 3a90 	vmov	r3, s15
 8003002:	60fb      	str	r3, [r7, #12]
				}
				if(Vout >= Vref-50)
 8003004:	68bb      	ldr	r3, [r7, #8]
 8003006:	3b32      	subs	r3, #50	@ 0x32
 8003008:	68fa      	ldr	r2, [r7, #12]
 800300a:	429a      	cmp	r2, r3
 800300c:	db04      	blt.n	8003018 <RAMP+0x90>
				{
					Vout = Vref; // 48V
 800300e:	68bb      	ldr	r3, [r7, #8]
 8003010:	60fb      	str	r3, [r7, #12]
					RAMP_FINISHED = 1;
 8003012:	4b05      	ldr	r3, [pc, #20]	@ (8003028 <RAMP+0xa0>)
 8003014:	2201      	movs	r2, #1
 8003016:	701a      	strb	r2, [r3, #0]
					//currentState = STATE_REGULATION;
				}

				return Vout;
 8003018:	68fb      	ldr	r3, [r7, #12]
}
 800301a:	4618      	mov	r0, r3
 800301c:	3714      	adds	r7, #20
 800301e:	46bd      	mov	sp, r7
 8003020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003024:	4770      	bx	lr
 8003026:	bf00      	nop
 8003028:	20000a98 	.word	0x20000a98

0800302c <regulatorPI>:

void regulatorPI(int32_t *out, int32_t *integral, int32_t in, int32_t in_zad, int32_t limp, int32_t limn, float kp, float ti, float Ts1)
{
 800302c:	b480      	push	{r7}
 800302e:	b089      	sub	sp, #36	@ 0x24
 8003030:	af00      	add	r7, sp, #0
 8003032:	61f8      	str	r0, [r7, #28]
 8003034:	61b9      	str	r1, [r7, #24]
 8003036:	617a      	str	r2, [r7, #20]
 8003038:	613b      	str	r3, [r7, #16]
 800303a:	ed87 0a03 	vstr	s0, [r7, #12]
 800303e:	edc7 0a02 	vstr	s1, [r7, #8]
 8003042:	ed87 1a01 	vstr	s2, [r7, #4]
	// Tustin transfrom of PI regulator s -> 2/T * (Z-1)/(Z+1)


    delta = in_zad - in; // error
 8003046:	693a      	ldr	r2, [r7, #16]
 8003048:	697b      	ldr	r3, [r7, #20]
 800304a:	1ad3      	subs	r3, r2, r3
 800304c:	4a32      	ldr	r2, [pc, #200]	@ (8003118 <regulatorPI+0xec>)
 800304e:	6013      	str	r3, [r2, #0]
    *integral = (*integral + (int32_t)((delta + prev_delta) * ((kp / ti) * Ts1 * 0.5f))) ; // I part
 8003050:	69bb      	ldr	r3, [r7, #24]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	4a30      	ldr	r2, [pc, #192]	@ (8003118 <regulatorPI+0xec>)
 8003056:	6811      	ldr	r1, [r2, #0]
 8003058:	4a30      	ldr	r2, [pc, #192]	@ (800311c <regulatorPI+0xf0>)
 800305a:	6812      	ldr	r2, [r2, #0]
 800305c:	440a      	add	r2, r1
 800305e:	ee07 2a90 	vmov	s15, r2
 8003062:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003066:	ed97 6a03 	vldr	s12, [r7, #12]
 800306a:	edd7 7a02 	vldr	s15, [r7, #8]
 800306e:	eec6 6a27 	vdiv.f32	s13, s12, s15
 8003072:	edd7 7a01 	vldr	s15, [r7, #4]
 8003076:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800307a:	eef6 6a00 	vmov.f32	s13, #96	@ 0x3f000000  0.5
 800307e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003082:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003086:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800308a:	ee17 2a90 	vmov	r2, s15
 800308e:	441a      	add	r2, r3
 8003090:	69bb      	ldr	r3, [r7, #24]
 8003092:	601a      	str	r2, [r3, #0]
    prev_delta = delta;
 8003094:	4b20      	ldr	r3, [pc, #128]	@ (8003118 <regulatorPI+0xec>)
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	4a20      	ldr	r2, [pc, #128]	@ (800311c <regulatorPI+0xf0>)
 800309a:	6013      	str	r3, [r2, #0]
    if (*integral >= limp) // limit peak positive
 800309c:	69bb      	ldr	r3, [r7, #24]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80030a2:	429a      	cmp	r2, r3
 80030a4:	dc02      	bgt.n	80030ac <regulatorPI+0x80>
    {
        *integral = limp;
 80030a6:	69bb      	ldr	r3, [r7, #24]
 80030a8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80030aa:	601a      	str	r2, [r3, #0]
    }
    if (*integral <= limn)// limit peak negative
 80030ac:	69bb      	ldr	r3, [r7, #24]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80030b2:	429a      	cmp	r2, r3
 80030b4:	db02      	blt.n	80030bc <regulatorPI+0x90>
    {
        *integral = limn;
 80030b6:	69bb      	ldr	r3, [r7, #24]
 80030b8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80030ba:	601a      	str	r2, [r3, #0]
    }
    *out = (int32_t)(delta*kp + *integral); // Sum of P and I
 80030bc:	4b16      	ldr	r3, [pc, #88]	@ (8003118 <regulatorPI+0xec>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	ee07 3a90 	vmov	s15, r3
 80030c4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80030c8:	edd7 7a03 	vldr	s15, [r7, #12]
 80030cc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80030d0:	69bb      	ldr	r3, [r7, #24]
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	ee07 3a90 	vmov	s15, r3
 80030d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80030dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80030e0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80030e4:	ee17 2a90 	vmov	r2, s15
 80030e8:	69fb      	ldr	r3, [r7, #28]
 80030ea:	601a      	str	r2, [r3, #0]
    if (*out >= limp) // limit peak positive
 80030ec:	69fb      	ldr	r3, [r7, #28]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80030f2:	429a      	cmp	r2, r3
 80030f4:	dc02      	bgt.n	80030fc <regulatorPI+0xd0>
    {
        *out = limp;
 80030f6:	69fb      	ldr	r3, [r7, #28]
 80030f8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80030fa:	601a      	str	r2, [r3, #0]
    }
    if (*out <= limn)// limit peak negative
 80030fc:	69fb      	ldr	r3, [r7, #28]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003102:	429a      	cmp	r2, r3
 8003104:	db02      	blt.n	800310c <regulatorPI+0xe0>
    {
        *out = limn;
 8003106:	69fb      	ldr	r3, [r7, #28]
 8003108:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800310a:	601a      	str	r2, [r3, #0]
   // prev_out = *out;
   // if(abs((*out - prev_out)) <= 50) // histeresis to probably prevent jitter must be checked
  //  {
   // 	*out = prev_out;
   // }
}
 800310c:	bf00      	nop
 800310e:	3724      	adds	r7, #36	@ 0x24
 8003110:	46bd      	mov	sp, r7
 8003112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003116:	4770      	bx	lr
 8003118:	20000a9c 	.word	0x20000a9c
 800311c:	20000b88 	.word	0x20000b88

08003120 <Low_pass_filter>:

	    return y[0];
}*/

float Low_pass_filter(float new_sample, float old_sample, float old_sample_n1, float old_passed)
{
 8003120:	b5b0      	push	{r4, r5, r7, lr}
 8003122:	b084      	sub	sp, #16
 8003124:	af00      	add	r7, sp, #0
 8003126:	ed87 0a03 	vstr	s0, [r7, #12]
 800312a:	edc7 0a02 	vstr	s1, [r7, #8]
 800312e:	ed87 1a01 	vstr	s2, [r7, #4]
 8003132:	edc7 1a00 	vstr	s3, [r7]

	//Low_passed_sample = (float)ALPHA * new_sample + (1.0 - ALPHA) * old_sample;
	//(1-ALPHA)*0.5*(new_sample+old_sample_n1+ALPHA*old_passed);//(float)ALPHA * new_sample + (1.0 - ALPHA) * old_sample;
	return ((1-ALPHA) * old_sample + ALPHA * new_sample) ;//(float)ALPHA * new_sample + (1.0 - ALPHA) * old_sample;
 8003136:	68b8      	ldr	r0, [r7, #8]
 8003138:	f7fd fa2e 	bl	8000598 <__aeabi_f2d>
 800313c:	a312      	add	r3, pc, #72	@ (adr r3, 8003188 <Low_pass_filter+0x68>)
 800313e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003142:	f7fd fa81 	bl	8000648 <__aeabi_dmul>
 8003146:	4602      	mov	r2, r0
 8003148:	460b      	mov	r3, r1
 800314a:	4614      	mov	r4, r2
 800314c:	461d      	mov	r5, r3
 800314e:	68f8      	ldr	r0, [r7, #12]
 8003150:	f7fd fa22 	bl	8000598 <__aeabi_f2d>
 8003154:	a30e      	add	r3, pc, #56	@ (adr r3, 8003190 <Low_pass_filter+0x70>)
 8003156:	e9d3 2300 	ldrd	r2, r3, [r3]
 800315a:	f7fd fa75 	bl	8000648 <__aeabi_dmul>
 800315e:	4602      	mov	r2, r0
 8003160:	460b      	mov	r3, r1
 8003162:	4620      	mov	r0, r4
 8003164:	4629      	mov	r1, r5
 8003166:	f7fd f8b9 	bl	80002dc <__adddf3>
 800316a:	4602      	mov	r2, r0
 800316c:	460b      	mov	r3, r1
 800316e:	4610      	mov	r0, r2
 8003170:	4619      	mov	r1, r3
 8003172:	f7fd fd61 	bl	8000c38 <__aeabi_d2f>
 8003176:	4603      	mov	r3, r0
 8003178:	ee07 3a90 	vmov	s15, r3

}
 800317c:	eeb0 0a67 	vmov.f32	s0, s15
 8003180:	3710      	adds	r7, #16
 8003182:	46bd      	mov	sp, r7
 8003184:	bdb0      	pop	{r4, r5, r7, pc}
 8003186:	bf00      	nop
 8003188:	cccccccd 	.word	0xcccccccd
 800318c:	3feccccc 	.word	0x3feccccc
 8003190:	9999999a 	.word	0x9999999a
 8003194:	3fb99999 	.word	0x3fb99999

08003198 <FAN_Drive>:
void FAN_Drive()
{ //@ToDo poprawic ogarnac zeby a intach bylo
 8003198:	b580      	push	{r7, lr}
 800319a:	b082      	sub	sp, #8
 800319c:	af00      	add	r7, sp, #0
		pcb_temp = (adc3_dma_buffer[3]*3300)/4096;//(Low_pass_filter(adc3_dma_buffer[3], pcb_temp)/4096)*3.3;
 800319e:	4b44      	ldr	r3, [pc, #272]	@ (80032b0 <FAN_Drive+0x118>)
 80031a0:	88db      	ldrh	r3, [r3, #6]
 80031a2:	b29b      	uxth	r3, r3
 80031a4:	461a      	mov	r2, r3
 80031a6:	f640 43e4 	movw	r3, #3300	@ 0xce4
 80031aa:	fb02 f303 	mul.w	r3, r2, r3
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	da01      	bge.n	80031b6 <FAN_Drive+0x1e>
 80031b2:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 80031b6:	131b      	asrs	r3, r3, #12
 80031b8:	461a      	mov	r2, r3
 80031ba:	4b3e      	ldr	r3, [pc, #248]	@ (80032b4 <FAN_Drive+0x11c>)
 80031bc:	601a      	str	r2, [r3, #0]
		heat_sink_temp = (adc3_dma_buffer[4]*3300)/4096;//(Low_pass_filter(adc3_dma_buffer[4], heat_sink_temp)/4096)*3.3;
 80031be:	4b3c      	ldr	r3, [pc, #240]	@ (80032b0 <FAN_Drive+0x118>)
 80031c0:	891b      	ldrh	r3, [r3, #8]
 80031c2:	b29b      	uxth	r3, r3
 80031c4:	461a      	mov	r2, r3
 80031c6:	f640 43e4 	movw	r3, #3300	@ 0xce4
 80031ca:	fb02 f303 	mul.w	r3, r2, r3
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	da01      	bge.n	80031d6 <FAN_Drive+0x3e>
 80031d2:	f603 73ff 	addw	r3, r3, #4095	@ 0xfff
 80031d6:	131b      	asrs	r3, r3, #12
 80031d8:	461a      	mov	r2, r3
 80031da:	4b37      	ldr	r3, [pc, #220]	@ (80032b8 <FAN_Drive+0x120>)
 80031dc:	601a      	str	r2, [r3, #0]

		uint32_t temperature = 20;
 80031de:	2314      	movs	r3, #20
 80031e0:	603b      	str	r3, [r7, #0]

		pcb_temp = (pcb_temp-400)/20;
 80031e2:	4b34      	ldr	r3, [pc, #208]	@ (80032b4 <FAN_Drive+0x11c>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 80031ea:	4a34      	ldr	r2, [pc, #208]	@ (80032bc <FAN_Drive+0x124>)
 80031ec:	fba2 2303 	umull	r2, r3, r2, r3
 80031f0:	091b      	lsrs	r3, r3, #4
 80031f2:	4a30      	ldr	r2, [pc, #192]	@ (80032b4 <FAN_Drive+0x11c>)
 80031f4:	6013      	str	r3, [r2, #0]
		heat_sink_temp = (heat_sink_temp-500)/10;
 80031f6:	4b30      	ldr	r3, [pc, #192]	@ (80032b8 <FAN_Drive+0x120>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f5a3 73fa 	sub.w	r3, r3, #500	@ 0x1f4
 80031fe:	4a2f      	ldr	r2, [pc, #188]	@ (80032bc <FAN_Drive+0x124>)
 8003200:	fba2 2303 	umull	r2, r3, r2, r3
 8003204:	08db      	lsrs	r3, r3, #3
 8003206:	4a2c      	ldr	r2, [pc, #176]	@ (80032b8 <FAN_Drive+0x120>)
 8003208:	6013      	str	r3, [r2, #0]
		// Choose the higher of the two temperatures
		temperature = (pcb_temp > heat_sink_temp) ? pcb_temp : heat_sink_temp;
 800320a:	4b2b      	ldr	r3, [pc, #172]	@ (80032b8 <FAN_Drive+0x120>)
 800320c:	681a      	ldr	r2, [r3, #0]
 800320e:	4b29      	ldr	r3, [pc, #164]	@ (80032b4 <FAN_Drive+0x11c>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	4293      	cmp	r3, r2
 8003214:	bf38      	it	cc
 8003216:	4613      	movcc	r3, r2
 8003218:	603b      	str	r3, [r7, #0]
		// Apply a non-linear (exponential) scaling for the fan speed
		// This scales the temperature to a value between 0 and 1, then applies an exponential curve
		uint32_t normalized_temp = ((temperature - 20) *100)/ 80;  // Normalizing between 0 (20C) and 1000 (100C)
 800321a:	683b      	ldr	r3, [r7, #0]
 800321c:	2264      	movs	r2, #100	@ 0x64
 800321e:	fb02 f303 	mul.w	r3, r2, r3
 8003222:	f5a3 63fa 	sub.w	r3, r3, #2000	@ 0x7d0
 8003226:	4a25      	ldr	r2, [pc, #148]	@ (80032bc <FAN_Drive+0x124>)
 8003228:	fba2 2303 	umull	r2, r3, r2, r3
 800322c:	099b      	lsrs	r3, r3, #6
 800322e:	607b      	str	r3, [r7, #4]
		if (normalized_temp > 100) normalized_temp = 100;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	2b64      	cmp	r3, #100	@ 0x64
 8003234:	d901      	bls.n	800323a <FAN_Drive+0xa2>
 8003236:	2364      	movs	r3, #100	@ 0x64
 8003238:	607b      	str	r3, [r7, #4]
		if (normalized_temp < 0) normalized_temp = 0;

		duty_cycle = 20 + ((int)(pow(normalized_temp, 3) * 79))/1000000;  // Cubic curve for fan speed control
 800323a:	6878      	ldr	r0, [r7, #4]
 800323c:	f7fd f98a 	bl	8000554 <__aeabi_ui2d>
 8003240:	4602      	mov	r2, r0
 8003242:	460b      	mov	r3, r1
 8003244:	ed9f 1b16 	vldr	d1, [pc, #88]	@ 80032a0 <FAN_Drive+0x108>
 8003248:	ec43 2b10 	vmov	d0, r2, r3
 800324c:	f012 fe54 	bl	8015ef8 <pow>
 8003250:	ec51 0b10 	vmov	r0, r1, d0
 8003254:	a314      	add	r3, pc, #80	@ (adr r3, 80032a8 <FAN_Drive+0x110>)
 8003256:	e9d3 2300 	ldrd	r2, r3, [r3]
 800325a:	f7fd f9f5 	bl	8000648 <__aeabi_dmul>
 800325e:	4602      	mov	r2, r0
 8003260:	460b      	mov	r3, r1
 8003262:	4610      	mov	r0, r2
 8003264:	4619      	mov	r1, r3
 8003266:	f7fd fc9f 	bl	8000ba8 <__aeabi_d2iz>
 800326a:	4603      	mov	r3, r0
 800326c:	4a14      	ldr	r2, [pc, #80]	@ (80032c0 <FAN_Drive+0x128>)
 800326e:	fb82 1203 	smull	r1, r2, r2, r3
 8003272:	1492      	asrs	r2, r2, #18
 8003274:	17db      	asrs	r3, r3, #31
 8003276:	1ad3      	subs	r3, r2, r3
 8003278:	3314      	adds	r3, #20
 800327a:	4a12      	ldr	r2, [pc, #72]	@ (80032c4 <FAN_Drive+0x12c>)
 800327c:	6013      	str	r3, [r2, #0]

		// Enforce minimum and maximum duty cycles
		if (temperature < 20) {
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	2b13      	cmp	r3, #19
 8003282:	d803      	bhi.n	800328c <FAN_Drive+0xf4>
		        duty_cycle = 20;
 8003284:	4b0f      	ldr	r3, [pc, #60]	@ (80032c4 <FAN_Drive+0x12c>)
 8003286:	2214      	movs	r2, #20
 8003288:	601a      	str	r2, [r3, #0]
		    	duty_cycle = 99;
		}

		//Set_PWM_DutyCycle(duty_cycle);

}
 800328a:	e005      	b.n	8003298 <FAN_Drive+0x100>
		} else if (temperature > 100) {
 800328c:	683b      	ldr	r3, [r7, #0]
 800328e:	2b64      	cmp	r3, #100	@ 0x64
 8003290:	d902      	bls.n	8003298 <FAN_Drive+0x100>
		    	duty_cycle = 99;
 8003292:	4b0c      	ldr	r3, [pc, #48]	@ (80032c4 <FAN_Drive+0x12c>)
 8003294:	2263      	movs	r2, #99	@ 0x63
 8003296:	601a      	str	r2, [r3, #0]
}
 8003298:	bf00      	nop
 800329a:	3708      	adds	r7, #8
 800329c:	46bd      	mov	sp, r7
 800329e:	bd80      	pop	{r7, pc}
 80032a0:	00000000 	.word	0x00000000
 80032a4:	40080000 	.word	0x40080000
 80032a8:	00000000 	.word	0x00000000
 80032ac:	4053c000 	.word	0x4053c000
 80032b0:	20000a88 	.word	0x20000a88
 80032b4:	20000a80 	.word	0x20000a80
 80032b8:	20000a84 	.word	0x20000a84
 80032bc:	cccccccd 	.word	0xcccccccd
 80032c0:	431bde83 	.word	0x431bde83
 80032c4:	2000003c 	.word	0x2000003c

080032c8 <SendUSBMessage>:



void SendUSBMessage(const char* message) {
 80032c8:	b580      	push	{r7, lr}
 80032ca:	b084      	sub	sp, #16
 80032cc:	af00      	add	r7, sp, #0
 80032ce:	6078      	str	r0, [r7, #4]
    uint16_t len = strlen(message);
 80032d0:	6878      	ldr	r0, [r7, #4]
 80032d2:	f7fc fff5 	bl	80002c0 <strlen>
 80032d6:	4603      	mov	r3, r0
 80032d8:	81fb      	strh	r3, [r7, #14]
    if (len > 127) len = 127;  // Limit to buffer size
 80032da:	89fb      	ldrh	r3, [r7, #14]
 80032dc:	2b7f      	cmp	r3, #127	@ 0x7f
 80032de:	d901      	bls.n	80032e4 <SendUSBMessage+0x1c>
 80032e0:	237f      	movs	r3, #127	@ 0x7f
 80032e2:	81fb      	strh	r3, [r7, #14]
    memcpy(USB_TX_Buffer, message, len);
 80032e4:	89fb      	ldrh	r3, [r7, #14]
 80032e6:	461a      	mov	r2, r3
 80032e8:	6879      	ldr	r1, [r7, #4]
 80032ea:	480b      	ldr	r0, [pc, #44]	@ (8003318 <SendUSBMessage+0x50>)
 80032ec:	f00e febd 	bl	801206a <memcpy>
    USB_TX_Buffer[len] = '\0';  // Ensure null-terminated string
 80032f0:	89fb      	ldrh	r3, [r7, #14]
 80032f2:	4a09      	ldr	r2, [pc, #36]	@ (8003318 <SendUSBMessage+0x50>)
 80032f4:	2100      	movs	r1, #0
 80032f6:	54d1      	strb	r1, [r2, r3]
            break;
        }
      // HAL_Delay(10);  // Small delay before retrying
    } while (retry_count-- > 0);*/
    do {
            result = CDC_Transmit_FS((uint8_t*)message, len);
 80032f8:	89fb      	ldrh	r3, [r7, #14]
 80032fa:	4619      	mov	r1, r3
 80032fc:	6878      	ldr	r0, [r7, #4]
 80032fe:	f00d fa19 	bl	8010734 <CDC_Transmit_FS>
 8003302:	4603      	mov	r3, r0
 8003304:	737b      	strb	r3, [r7, #13]
        } while (result == USBD_BUSY); // Retry while USB is busy
 8003306:	7b7b      	ldrb	r3, [r7, #13]
 8003308:	2b01      	cmp	r3, #1
 800330a:	d0f5      	beq.n	80032f8 <SendUSBMessage+0x30>


}
 800330c:	bf00      	nop
 800330e:	bf00      	nop
 8003310:	3710      	adds	r7, #16
 8003312:	46bd      	mov	sp, r7
 8003314:	bd80      	pop	{r7, pc}
 8003316:	bf00      	nop
 8003318:	20000afc 	.word	0x20000afc

0800331c <ParseUSBCommand>:

void ParseUSBCommand(void) {
 800331c:	b580      	push	{r7, lr}
 800331e:	af00      	add	r7, sp, #0
	 if (dataReceivedFlag) {
 8003320:	4ba7      	ldr	r3, [pc, #668]	@ (80035c0 <ParseUSBCommand+0x2a4>)
 8003322:	781b      	ldrb	r3, [r3, #0]
 8003324:	b2db      	uxtb	r3, r3
 8003326:	2b00      	cmp	r3, #0
 8003328:	f000 8147 	beq.w	80035ba <ParseUSBCommand+0x29e>
	        if (strncmp((char*)USB_RX_Buffer, "SET_KP", 6) == 0) {
 800332c:	2206      	movs	r2, #6
 800332e:	49a5      	ldr	r1, [pc, #660]	@ (80035c4 <ParseUSBCommand+0x2a8>)
 8003330:	48a5      	ldr	r0, [pc, #660]	@ (80035c8 <ParseUSBCommand+0x2ac>)
 8003332:	f00e fe10 	bl	8011f56 <strncmp>
 8003336:	4603      	mov	r3, r0
 8003338:	2b00      	cmp	r3, #0
 800333a:	d108      	bne.n	800334e <ParseUSBCommand+0x32>
	            sscanf((char*)USB_RX_Buffer, "SET_KP %f", &Kp);
 800333c:	4aa3      	ldr	r2, [pc, #652]	@ (80035cc <ParseUSBCommand+0x2b0>)
 800333e:	49a4      	ldr	r1, [pc, #656]	@ (80035d0 <ParseUSBCommand+0x2b4>)
 8003340:	48a1      	ldr	r0, [pc, #644]	@ (80035c8 <ParseUSBCommand+0x2ac>)
 8003342:	f00e fd91 	bl	8011e68 <siscanf>
	            SendUSBMessage("KP Updated\n");
 8003346:	48a3      	ldr	r0, [pc, #652]	@ (80035d4 <ParseUSBCommand+0x2b8>)
 8003348:	f7ff ffbe 	bl	80032c8 <SendUSBMessage>
 800334c:	e12d      	b.n	80035aa <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "SET_Ti", 6) == 0) {
 800334e:	2206      	movs	r2, #6
 8003350:	49a1      	ldr	r1, [pc, #644]	@ (80035d8 <ParseUSBCommand+0x2bc>)
 8003352:	489d      	ldr	r0, [pc, #628]	@ (80035c8 <ParseUSBCommand+0x2ac>)
 8003354:	f00e fdff 	bl	8011f56 <strncmp>
 8003358:	4603      	mov	r3, r0
 800335a:	2b00      	cmp	r3, #0
 800335c:	d108      	bne.n	8003370 <ParseUSBCommand+0x54>
	            sscanf((char*)USB_RX_Buffer, "SET_Ti %f", &Ti);
 800335e:	4a9f      	ldr	r2, [pc, #636]	@ (80035dc <ParseUSBCommand+0x2c0>)
 8003360:	499f      	ldr	r1, [pc, #636]	@ (80035e0 <ParseUSBCommand+0x2c4>)
 8003362:	4899      	ldr	r0, [pc, #612]	@ (80035c8 <ParseUSBCommand+0x2ac>)
 8003364:	f00e fd80 	bl	8011e68 <siscanf>
	            SendUSBMessage("Ti Updated\n");
 8003368:	489e      	ldr	r0, [pc, #632]	@ (80035e4 <ParseUSBCommand+0x2c8>)
 800336a:	f7ff ffad 	bl	80032c8 <SendUSBMessage>
 800336e:	e11c      	b.n	80035aa <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "SET_VREF", 8) == 0) {
 8003370:	2208      	movs	r2, #8
 8003372:	499d      	ldr	r1, [pc, #628]	@ (80035e8 <ParseUSBCommand+0x2cc>)
 8003374:	4894      	ldr	r0, [pc, #592]	@ (80035c8 <ParseUSBCommand+0x2ac>)
 8003376:	f00e fdee 	bl	8011f56 <strncmp>
 800337a:	4603      	mov	r3, r0
 800337c:	2b00      	cmp	r3, #0
 800337e:	d108      	bne.n	8003392 <ParseUSBCommand+0x76>
	            sscanf((char*)USB_RX_Buffer, "SET_VREF %hu", &vref);
 8003380:	4a9a      	ldr	r2, [pc, #616]	@ (80035ec <ParseUSBCommand+0x2d0>)
 8003382:	499b      	ldr	r1, [pc, #620]	@ (80035f0 <ParseUSBCommand+0x2d4>)
 8003384:	4890      	ldr	r0, [pc, #576]	@ (80035c8 <ParseUSBCommand+0x2ac>)
 8003386:	f00e fd6f 	bl	8011e68 <siscanf>
	            SendUSBMessage("vref Updated\n");
 800338a:	489a      	ldr	r0, [pc, #616]	@ (80035f4 <ParseUSBCommand+0x2d8>)
 800338c:	f7ff ff9c 	bl	80032c8 <SendUSBMessage>
 8003390:	e10b      	b.n	80035aa <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "SET_CS1_VREF", 12) == 0) {
 8003392:	220c      	movs	r2, #12
 8003394:	4998      	ldr	r1, [pc, #608]	@ (80035f8 <ParseUSBCommand+0x2dc>)
 8003396:	488c      	ldr	r0, [pc, #560]	@ (80035c8 <ParseUSBCommand+0x2ac>)
 8003398:	f00e fddd 	bl	8011f56 <strncmp>
 800339c:	4603      	mov	r3, r0
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d108      	bne.n	80033b4 <ParseUSBCommand+0x98>
	            sscanf((char*)USB_RX_Buffer, "SET_CS1_VREF %d", &current_sensor1_vref);
 80033a2:	4a96      	ldr	r2, [pc, #600]	@ (80035fc <ParseUSBCommand+0x2e0>)
 80033a4:	4996      	ldr	r1, [pc, #600]	@ (8003600 <ParseUSBCommand+0x2e4>)
 80033a6:	4888      	ldr	r0, [pc, #544]	@ (80035c8 <ParseUSBCommand+0x2ac>)
 80033a8:	f00e fd5e 	bl	8011e68 <siscanf>
	            SendUSBMessage("current_sensor1_vref Updated\n");
 80033ac:	4895      	ldr	r0, [pc, #596]	@ (8003604 <ParseUSBCommand+0x2e8>)
 80033ae:	f7ff ff8b 	bl	80032c8 <SendUSBMessage>
 80033b2:	e0fa      	b.n	80035aa <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "SET_CS2_VREF", 12) == 0) {
 80033b4:	220c      	movs	r2, #12
 80033b6:	4994      	ldr	r1, [pc, #592]	@ (8003608 <ParseUSBCommand+0x2ec>)
 80033b8:	4883      	ldr	r0, [pc, #524]	@ (80035c8 <ParseUSBCommand+0x2ac>)
 80033ba:	f00e fdcc 	bl	8011f56 <strncmp>
 80033be:	4603      	mov	r3, r0
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d108      	bne.n	80033d6 <ParseUSBCommand+0xba>
	            sscanf((char*)USB_RX_Buffer, "SET_CS2_VREF %d", &current_sensor2_vref);
 80033c4:	4a91      	ldr	r2, [pc, #580]	@ (800360c <ParseUSBCommand+0x2f0>)
 80033c6:	4992      	ldr	r1, [pc, #584]	@ (8003610 <ParseUSBCommand+0x2f4>)
 80033c8:	487f      	ldr	r0, [pc, #508]	@ (80035c8 <ParseUSBCommand+0x2ac>)
 80033ca:	f00e fd4d 	bl	8011e68 <siscanf>
	            SendUSBMessage("current_sensor2_vref Updated\n");
 80033ce:	4891      	ldr	r0, [pc, #580]	@ (8003614 <ParseUSBCommand+0x2f8>)
 80033d0:	f7ff ff7a 	bl	80032c8 <SendUSBMessage>
 80033d4:	e0e9      	b.n	80035aa <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "SET_IMAX2_SUM", 13) == 0) {
 80033d6:	220d      	movs	r2, #13
 80033d8:	498f      	ldr	r1, [pc, #572]	@ (8003618 <ParseUSBCommand+0x2fc>)
 80033da:	487b      	ldr	r0, [pc, #492]	@ (80035c8 <ParseUSBCommand+0x2ac>)
 80033dc:	f00e fdbb 	bl	8011f56 <strncmp>
 80033e0:	4603      	mov	r3, r0
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	d108      	bne.n	80033f8 <ParseUSBCommand+0xdc>
	            sscanf((char*)USB_RX_Buffer, "SET_IMAX2_SUM %d", &imax2_sum);
 80033e6:	4a8d      	ldr	r2, [pc, #564]	@ (800361c <ParseUSBCommand+0x300>)
 80033e8:	498d      	ldr	r1, [pc, #564]	@ (8003620 <ParseUSBCommand+0x304>)
 80033ea:	4877      	ldr	r0, [pc, #476]	@ (80035c8 <ParseUSBCommand+0x2ac>)
 80033ec:	f00e fd3c 	bl	8011e68 <siscanf>
	            SendUSBMessage("imax2_sum Updated\n");
 80033f0:	488c      	ldr	r0, [pc, #560]	@ (8003624 <ParseUSBCommand+0x308>)
 80033f2:	f7ff ff69 	bl	80032c8 <SendUSBMessage>
 80033f6:	e0d8      	b.n	80035aa <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "SET_DELAY_TR", 12) == 0) {
 80033f8:	220c      	movs	r2, #12
 80033fa:	498b      	ldr	r1, [pc, #556]	@ (8003628 <ParseUSBCommand+0x30c>)
 80033fc:	4872      	ldr	r0, [pc, #456]	@ (80035c8 <ParseUSBCommand+0x2ac>)
 80033fe:	f00e fdaa 	bl	8011f56 <strncmp>
 8003402:	4603      	mov	r3, r0
 8003404:	2b00      	cmp	r3, #0
 8003406:	d108      	bne.n	800341a <ParseUSBCommand+0xfe>
	            sscanf((char*)USB_RX_Buffer, "SET_DELAY_TR %f", &delay_tr);
 8003408:	4a88      	ldr	r2, [pc, #544]	@ (800362c <ParseUSBCommand+0x310>)
 800340a:	4989      	ldr	r1, [pc, #548]	@ (8003630 <ParseUSBCommand+0x314>)
 800340c:	486e      	ldr	r0, [pc, #440]	@ (80035c8 <ParseUSBCommand+0x2ac>)
 800340e:	f00e fd2b 	bl	8011e68 <siscanf>
	            SendUSBMessage("delay_tr Updated\n");
 8003412:	4888      	ldr	r0, [pc, #544]	@ (8003634 <ParseUSBCommand+0x318>)
 8003414:	f7ff ff58 	bl	80032c8 <SendUSBMessage>
 8003418:	e0c7      	b.n	80035aa <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "SET_DELAY_HC", 12) == 0) {
 800341a:	220c      	movs	r2, #12
 800341c:	4986      	ldr	r1, [pc, #536]	@ (8003638 <ParseUSBCommand+0x31c>)
 800341e:	486a      	ldr	r0, [pc, #424]	@ (80035c8 <ParseUSBCommand+0x2ac>)
 8003420:	f00e fd99 	bl	8011f56 <strncmp>
 8003424:	4603      	mov	r3, r0
 8003426:	2b00      	cmp	r3, #0
 8003428:	d108      	bne.n	800343c <ParseUSBCommand+0x120>
	            sscanf((char*)USB_RX_Buffer, "SET_DELAY_HC %f", &delay_hc);
 800342a:	4a84      	ldr	r2, [pc, #528]	@ (800363c <ParseUSBCommand+0x320>)
 800342c:	4984      	ldr	r1, [pc, #528]	@ (8003640 <ParseUSBCommand+0x324>)
 800342e:	4866      	ldr	r0, [pc, #408]	@ (80035c8 <ParseUSBCommand+0x2ac>)
 8003430:	f00e fd1a 	bl	8011e68 <siscanf>
	            SendUSBMessage("delay_hc Updated\n");
 8003434:	4883      	ldr	r0, [pc, #524]	@ (8003644 <ParseUSBCommand+0x328>)
 8003436:	f7ff ff47 	bl	80032c8 <SendUSBMessage>
 800343a:	e0b6      	b.n	80035aa <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "GET_KP", 6) == 0) {
 800343c:	2206      	movs	r2, #6
 800343e:	4982      	ldr	r1, [pc, #520]	@ (8003648 <ParseUSBCommand+0x32c>)
 8003440:	4861      	ldr	r0, [pc, #388]	@ (80035c8 <ParseUSBCommand+0x2ac>)
 8003442:	f00e fd88 	bl	8011f56 <strncmp>
 8003446:	4603      	mov	r3, r0
 8003448:	2b00      	cmp	r3, #0
 800344a:	d10e      	bne.n	800346a <ParseUSBCommand+0x14e>
	            sprintf((char*)USB_TX_Buffer, "KP = %f\n", Kp);
 800344c:	4b5f      	ldr	r3, [pc, #380]	@ (80035cc <ParseUSBCommand+0x2b0>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	4618      	mov	r0, r3
 8003452:	f7fd f8a1 	bl	8000598 <__aeabi_f2d>
 8003456:	4602      	mov	r2, r0
 8003458:	460b      	mov	r3, r1
 800345a:	497c      	ldr	r1, [pc, #496]	@ (800364c <ParseUSBCommand+0x330>)
 800345c:	487c      	ldr	r0, [pc, #496]	@ (8003650 <ParseUSBCommand+0x334>)
 800345e:	f00e fce3 	bl	8011e28 <siprintf>
	            SendUSBMessage((char*)USB_TX_Buffer);
 8003462:	487b      	ldr	r0, [pc, #492]	@ (8003650 <ParseUSBCommand+0x334>)
 8003464:	f7ff ff30 	bl	80032c8 <SendUSBMessage>
 8003468:	e09f      	b.n	80035aa <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "GET_Ti", 6) == 0) {
 800346a:	2206      	movs	r2, #6
 800346c:	4979      	ldr	r1, [pc, #484]	@ (8003654 <ParseUSBCommand+0x338>)
 800346e:	4856      	ldr	r0, [pc, #344]	@ (80035c8 <ParseUSBCommand+0x2ac>)
 8003470:	f00e fd71 	bl	8011f56 <strncmp>
 8003474:	4603      	mov	r3, r0
 8003476:	2b00      	cmp	r3, #0
 8003478:	d10e      	bne.n	8003498 <ParseUSBCommand+0x17c>
	            sprintf((char*)USB_TX_Buffer, "Ti = %f\n", Ti);
 800347a:	4b58      	ldr	r3, [pc, #352]	@ (80035dc <ParseUSBCommand+0x2c0>)
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4618      	mov	r0, r3
 8003480:	f7fd f88a 	bl	8000598 <__aeabi_f2d>
 8003484:	4602      	mov	r2, r0
 8003486:	460b      	mov	r3, r1
 8003488:	4973      	ldr	r1, [pc, #460]	@ (8003658 <ParseUSBCommand+0x33c>)
 800348a:	4871      	ldr	r0, [pc, #452]	@ (8003650 <ParseUSBCommand+0x334>)
 800348c:	f00e fccc 	bl	8011e28 <siprintf>
	            SendUSBMessage((char*)USB_TX_Buffer);
 8003490:	486f      	ldr	r0, [pc, #444]	@ (8003650 <ParseUSBCommand+0x334>)
 8003492:	f7ff ff19 	bl	80032c8 <SendUSBMessage>
 8003496:	e088      	b.n	80035aa <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "GET_VREF", 8) == 0) {
 8003498:	2208      	movs	r2, #8
 800349a:	4970      	ldr	r1, [pc, #448]	@ (800365c <ParseUSBCommand+0x340>)
 800349c:	484a      	ldr	r0, [pc, #296]	@ (80035c8 <ParseUSBCommand+0x2ac>)
 800349e:	f00e fd5a 	bl	8011f56 <strncmp>
 80034a2:	4603      	mov	r3, r0
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d10a      	bne.n	80034be <ParseUSBCommand+0x1a2>
	            sprintf((char*)USB_TX_Buffer, "vref = %hu\n", vref);
 80034a8:	4b50      	ldr	r3, [pc, #320]	@ (80035ec <ParseUSBCommand+0x2d0>)
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	461a      	mov	r2, r3
 80034ae:	496c      	ldr	r1, [pc, #432]	@ (8003660 <ParseUSBCommand+0x344>)
 80034b0:	4867      	ldr	r0, [pc, #412]	@ (8003650 <ParseUSBCommand+0x334>)
 80034b2:	f00e fcb9 	bl	8011e28 <siprintf>
	            SendUSBMessage((char*)USB_TX_Buffer);
 80034b6:	4866      	ldr	r0, [pc, #408]	@ (8003650 <ParseUSBCommand+0x334>)
 80034b8:	f7ff ff06 	bl	80032c8 <SendUSBMessage>
 80034bc:	e075      	b.n	80035aa <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "GET_CS1_VREF", 12) == 0) {
 80034be:	220c      	movs	r2, #12
 80034c0:	4968      	ldr	r1, [pc, #416]	@ (8003664 <ParseUSBCommand+0x348>)
 80034c2:	4841      	ldr	r0, [pc, #260]	@ (80035c8 <ParseUSBCommand+0x2ac>)
 80034c4:	f00e fd47 	bl	8011f56 <strncmp>
 80034c8:	4603      	mov	r3, r0
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d10a      	bne.n	80034e4 <ParseUSBCommand+0x1c8>
	            sprintf((char*)USB_TX_Buffer, "current_sensor1_vref = %f\n", current_sensor1_vref);
 80034ce:	4b4b      	ldr	r3, [pc, #300]	@ (80035fc <ParseUSBCommand+0x2e0>)
 80034d0:	881b      	ldrh	r3, [r3, #0]
 80034d2:	461a      	mov	r2, r3
 80034d4:	4964      	ldr	r1, [pc, #400]	@ (8003668 <ParseUSBCommand+0x34c>)
 80034d6:	485e      	ldr	r0, [pc, #376]	@ (8003650 <ParseUSBCommand+0x334>)
 80034d8:	f00e fca6 	bl	8011e28 <siprintf>
	            SendUSBMessage((char*)USB_TX_Buffer);
 80034dc:	485c      	ldr	r0, [pc, #368]	@ (8003650 <ParseUSBCommand+0x334>)
 80034de:	f7ff fef3 	bl	80032c8 <SendUSBMessage>
 80034e2:	e062      	b.n	80035aa <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "GET_CS2_VREF", 12) == 0) {
 80034e4:	220c      	movs	r2, #12
 80034e6:	4961      	ldr	r1, [pc, #388]	@ (800366c <ParseUSBCommand+0x350>)
 80034e8:	4837      	ldr	r0, [pc, #220]	@ (80035c8 <ParseUSBCommand+0x2ac>)
 80034ea:	f00e fd34 	bl	8011f56 <strncmp>
 80034ee:	4603      	mov	r3, r0
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d10a      	bne.n	800350a <ParseUSBCommand+0x1ee>
	            sprintf((char*)USB_TX_Buffer, "current_sensor2_vref = %f\n", current_sensor2_vref);
 80034f4:	4b45      	ldr	r3, [pc, #276]	@ (800360c <ParseUSBCommand+0x2f0>)
 80034f6:	881b      	ldrh	r3, [r3, #0]
 80034f8:	461a      	mov	r2, r3
 80034fa:	495d      	ldr	r1, [pc, #372]	@ (8003670 <ParseUSBCommand+0x354>)
 80034fc:	4854      	ldr	r0, [pc, #336]	@ (8003650 <ParseUSBCommand+0x334>)
 80034fe:	f00e fc93 	bl	8011e28 <siprintf>
	            SendUSBMessage((char*)USB_TX_Buffer);
 8003502:	4853      	ldr	r0, [pc, #332]	@ (8003650 <ParseUSBCommand+0x334>)
 8003504:	f7ff fee0 	bl	80032c8 <SendUSBMessage>
 8003508:	e04f      	b.n	80035aa <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "GET_IMAX2_SUM", 13) == 0) {
 800350a:	220d      	movs	r2, #13
 800350c:	4959      	ldr	r1, [pc, #356]	@ (8003674 <ParseUSBCommand+0x358>)
 800350e:	482e      	ldr	r0, [pc, #184]	@ (80035c8 <ParseUSBCommand+0x2ac>)
 8003510:	f00e fd21 	bl	8011f56 <strncmp>
 8003514:	4603      	mov	r3, r0
 8003516:	2b00      	cmp	r3, #0
 8003518:	d10b      	bne.n	8003532 <ParseUSBCommand+0x216>
	            sprintf((char*)USB_TX_Buffer, "imax2_sum = %f\n", imax2_sum);
 800351a:	4b40      	ldr	r3, [pc, #256]	@ (800361c <ParseUSBCommand+0x300>)
 800351c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003520:	461a      	mov	r2, r3
 8003522:	4955      	ldr	r1, [pc, #340]	@ (8003678 <ParseUSBCommand+0x35c>)
 8003524:	484a      	ldr	r0, [pc, #296]	@ (8003650 <ParseUSBCommand+0x334>)
 8003526:	f00e fc7f 	bl	8011e28 <siprintf>
	            SendUSBMessage((char*)USB_TX_Buffer);
 800352a:	4849      	ldr	r0, [pc, #292]	@ (8003650 <ParseUSBCommand+0x334>)
 800352c:	f7ff fecc 	bl	80032c8 <SendUSBMessage>
 8003530:	e03b      	b.n	80035aa <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "GET_DELAY_TR", 12) == 0) {
 8003532:	220c      	movs	r2, #12
 8003534:	4951      	ldr	r1, [pc, #324]	@ (800367c <ParseUSBCommand+0x360>)
 8003536:	4824      	ldr	r0, [pc, #144]	@ (80035c8 <ParseUSBCommand+0x2ac>)
 8003538:	f00e fd0d 	bl	8011f56 <strncmp>
 800353c:	4603      	mov	r3, r0
 800353e:	2b00      	cmp	r3, #0
 8003540:	d10e      	bne.n	8003560 <ParseUSBCommand+0x244>
	            sprintf((char*)USB_TX_Buffer, "delay_tr = %f\n", delay_tr);
 8003542:	4b3a      	ldr	r3, [pc, #232]	@ (800362c <ParseUSBCommand+0x310>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	4618      	mov	r0, r3
 8003548:	f7fd f826 	bl	8000598 <__aeabi_f2d>
 800354c:	4602      	mov	r2, r0
 800354e:	460b      	mov	r3, r1
 8003550:	494b      	ldr	r1, [pc, #300]	@ (8003680 <ParseUSBCommand+0x364>)
 8003552:	483f      	ldr	r0, [pc, #252]	@ (8003650 <ParseUSBCommand+0x334>)
 8003554:	f00e fc68 	bl	8011e28 <siprintf>
	            SendUSBMessage((char*)USB_TX_Buffer);
 8003558:	483d      	ldr	r0, [pc, #244]	@ (8003650 <ParseUSBCommand+0x334>)
 800355a:	f7ff feb5 	bl	80032c8 <SendUSBMessage>
 800355e:	e024      	b.n	80035aa <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "GET_DELAY_HC", 12) == 0) {
 8003560:	220c      	movs	r2, #12
 8003562:	4948      	ldr	r1, [pc, #288]	@ (8003684 <ParseUSBCommand+0x368>)
 8003564:	4818      	ldr	r0, [pc, #96]	@ (80035c8 <ParseUSBCommand+0x2ac>)
 8003566:	f00e fcf6 	bl	8011f56 <strncmp>
 800356a:	4603      	mov	r3, r0
 800356c:	2b00      	cmp	r3, #0
 800356e:	d10e      	bne.n	800358e <ParseUSBCommand+0x272>
	            sprintf((char*)USB_TX_Buffer, "delay_hc = %f\n", delay_hc);
 8003570:	4b32      	ldr	r3, [pc, #200]	@ (800363c <ParseUSBCommand+0x320>)
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4618      	mov	r0, r3
 8003576:	f7fd f80f 	bl	8000598 <__aeabi_f2d>
 800357a:	4602      	mov	r2, r0
 800357c:	460b      	mov	r3, r1
 800357e:	4942      	ldr	r1, [pc, #264]	@ (8003688 <ParseUSBCommand+0x36c>)
 8003580:	4833      	ldr	r0, [pc, #204]	@ (8003650 <ParseUSBCommand+0x334>)
 8003582:	f00e fc51 	bl	8011e28 <siprintf>
	            SendUSBMessage((char*)USB_TX_Buffer);
 8003586:	4832      	ldr	r0, [pc, #200]	@ (8003650 <ParseUSBCommand+0x334>)
 8003588:	f7ff fe9e 	bl	80032c8 <SendUSBMessage>
 800358c:	e00d      	b.n	80035aa <ParseUSBCommand+0x28e>

	        } else if (strncmp((char*)USB_RX_Buffer, "DISPLAY_ALL", 11) == 0) {
 800358e:	220b      	movs	r2, #11
 8003590:	493e      	ldr	r1, [pc, #248]	@ (800368c <ParseUSBCommand+0x370>)
 8003592:	480d      	ldr	r0, [pc, #52]	@ (80035c8 <ParseUSBCommand+0x2ac>)
 8003594:	f00e fcdf 	bl	8011f56 <strncmp>
 8003598:	4603      	mov	r3, r0
 800359a:	2b00      	cmp	r3, #0
 800359c:	d102      	bne.n	80035a4 <ParseUSBCommand+0x288>
	            DisplayAllVariables();
 800359e:	f000 f9c3 	bl	8003928 <DisplayAllVariables>
 80035a2:	e002      	b.n	80035aa <ParseUSBCommand+0x28e>

	        } else {
	            SendUSBMessage("Unknown Command\n");
 80035a4:	483a      	ldr	r0, [pc, #232]	@ (8003690 <ParseUSBCommand+0x374>)
 80035a6:	f7ff fe8f 	bl	80032c8 <SendUSBMessage>
	        }
	        memset(USB_RX_Buffer, 0, sizeof(USB_RX_Buffer));  // Clear buffer
 80035aa:	2240      	movs	r2, #64	@ 0x40
 80035ac:	2100      	movs	r1, #0
 80035ae:	4806      	ldr	r0, [pc, #24]	@ (80035c8 <ParseUSBCommand+0x2ac>)
 80035b0:	f00e fcc9 	bl	8011f46 <memset>
	        dataReceivedFlag = 0;
 80035b4:	4b02      	ldr	r3, [pc, #8]	@ (80035c0 <ParseUSBCommand+0x2a4>)
 80035b6:	2200      	movs	r2, #0
 80035b8:	701a      	strb	r2, [r3, #0]
	    }
}
 80035ba:	bf00      	nop
 80035bc:	bd80      	pop	{r7, pc}
 80035be:	bf00      	nop
 80035c0:	20000b7c 	.word	0x20000b7c
 80035c4:	08016e10 	.word	0x08016e10
 80035c8:	20000abc 	.word	0x20000abc
 80035cc:	2000002c 	.word	0x2000002c
 80035d0:	08016e18 	.word	0x08016e18
 80035d4:	08016e24 	.word	0x08016e24
 80035d8:	08016e30 	.word	0x08016e30
 80035dc:	20000030 	.word	0x20000030
 80035e0:	08016e38 	.word	0x08016e38
 80035e4:	08016e44 	.word	0x08016e44
 80035e8:	08016e50 	.word	0x08016e50
 80035ec:	20000000 	.word	0x20000000
 80035f0:	08016e5c 	.word	0x08016e5c
 80035f4:	08016e6c 	.word	0x08016e6c
 80035f8:	08016e7c 	.word	0x08016e7c
 80035fc:	20000a6c 	.word	0x20000a6c
 8003600:	08016e8c 	.word	0x08016e8c
 8003604:	08016e9c 	.word	0x08016e9c
 8003608:	08016ebc 	.word	0x08016ebc
 800360c:	20000a6e 	.word	0x20000a6e
 8003610:	08016ecc 	.word	0x08016ecc
 8003614:	08016edc 	.word	0x08016edc
 8003618:	08016efc 	.word	0x08016efc
 800361c:	20000aa0 	.word	0x20000aa0
 8003620:	08016f0c 	.word	0x08016f0c
 8003624:	08016f20 	.word	0x08016f20
 8003628:	08016f34 	.word	0x08016f34
 800362c:	20000010 	.word	0x20000010
 8003630:	08016f44 	.word	0x08016f44
 8003634:	08016f54 	.word	0x08016f54
 8003638:	08016f68 	.word	0x08016f68
 800363c:	20000014 	.word	0x20000014
 8003640:	08016f78 	.word	0x08016f78
 8003644:	08016f88 	.word	0x08016f88
 8003648:	08016f9c 	.word	0x08016f9c
 800364c:	08016fa4 	.word	0x08016fa4
 8003650:	20000afc 	.word	0x20000afc
 8003654:	08016fb0 	.word	0x08016fb0
 8003658:	08016fb8 	.word	0x08016fb8
 800365c:	08016fc4 	.word	0x08016fc4
 8003660:	08016fd0 	.word	0x08016fd0
 8003664:	08016fdc 	.word	0x08016fdc
 8003668:	08016fec 	.word	0x08016fec
 800366c:	08017008 	.word	0x08017008
 8003670:	08017018 	.word	0x08017018
 8003674:	08017034 	.word	0x08017034
 8003678:	08017044 	.word	0x08017044
 800367c:	08017054 	.word	0x08017054
 8003680:	08017064 	.word	0x08017064
 8003684:	08017074 	.word	0x08017074
 8003688:	08017084 	.word	0x08017084
 800368c:	08017094 	.word	0x08017094
 8003690:	080170a0 	.word	0x080170a0

08003694 <float_to_integer>:

// CORDIC
int32_t float_to_integer(float in, int scaling_factor, uint8_t bits){
 8003694:	b480      	push	{r7}
 8003696:	b087      	sub	sp, #28
 8003698:	af00      	add	r7, sp, #0
 800369a:	ed87 0a03 	vstr	s0, [r7, #12]
 800369e:	60b8      	str	r0, [r7, #8]
 80036a0:	460b      	mov	r3, r1
 80036a2:	71fb      	strb	r3, [r7, #7]

	int32_t acc;
	if(bits == 32){
 80036a4:	79fb      	ldrb	r3, [r7, #7]
 80036a6:	2b20      	cmp	r3, #32
 80036a8:	d135      	bne.n	8003716 <float_to_integer+0x82>
	if(in <= 1){
 80036aa:	edd7 7a03 	vldr	s15, [r7, #12]
 80036ae:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80036b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80036b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036ba:	d811      	bhi.n	80036e0 <float_to_integer+0x4c>
		 acc = (uint32_t)(in*scaling_factor*2147483648);
 80036bc:	68bb      	ldr	r3, [r7, #8]
 80036be:	ee07 3a90 	vmov	s15, r3
 80036c2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80036c6:	edd7 7a03 	vldr	s15, [r7, #12]
 80036ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036ce:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8003798 <float_to_integer+0x104>
 80036d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80036d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80036da:	ee17 3a90 	vmov	r3, s15
 80036de:	617b      	str	r3, [r7, #20]
	}

	if(in > 1){
 80036e0:	edd7 7a03 	vldr	s15, [r7, #12]
 80036e4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80036e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80036ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036f0:	dd11      	ble.n	8003716 <float_to_integer+0x82>
		 acc = (uint32_t)((in/scaling_factor)*2147483648);
 80036f2:	68bb      	ldr	r3, [r7, #8]
 80036f4:	ee07 3a90 	vmov	s15, r3
 80036f8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80036fc:	edd7 6a03 	vldr	s13, [r7, #12]
 8003700:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003704:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8003798 <float_to_integer+0x104>
 8003708:	ee67 7a87 	vmul.f32	s15, s15, s14
 800370c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003710:	ee17 3a90 	vmov	r3, s15
 8003714:	617b      	str	r3, [r7, #20]
		}
}
	if(bits == 16){
 8003716:	79fb      	ldrb	r3, [r7, #7]
 8003718:	2b10      	cmp	r3, #16
 800371a:	d135      	bne.n	8003788 <float_to_integer+0xf4>
		if(in <= 1){
 800371c:	edd7 7a03 	vldr	s15, [r7, #12]
 8003720:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003724:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003728:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800372c:	d811      	bhi.n	8003752 <float_to_integer+0xbe>
			 acc = (uint32_t)(in*scaling_factor*32767);
 800372e:	68bb      	ldr	r3, [r7, #8]
 8003730:	ee07 3a90 	vmov	s15, r3
 8003734:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003738:	edd7 7a03 	vldr	s15, [r7, #12]
 800373c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003740:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 800379c <float_to_integer+0x108>
 8003744:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003748:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800374c:	ee17 3a90 	vmov	r3, s15
 8003750:	617b      	str	r3, [r7, #20]
		}

		if(in > 1){
 8003752:	edd7 7a03 	vldr	s15, [r7, #12]
 8003756:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800375a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800375e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003762:	dd11      	ble.n	8003788 <float_to_integer+0xf4>
			 acc = (uint32_t)((in/scaling_factor)*32767);
 8003764:	68bb      	ldr	r3, [r7, #8]
 8003766:	ee07 3a90 	vmov	s15, r3
 800376a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800376e:	edd7 6a03 	vldr	s13, [r7, #12]
 8003772:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003776:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 800379c <float_to_integer+0x108>
 800377a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800377e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003782:	ee17 3a90 	vmov	r3, s15
 8003786:	617b      	str	r3, [r7, #20]
			}
	}


	return acc;
 8003788:	697b      	ldr	r3, [r7, #20]
}
 800378a:	4618      	mov	r0, r3
 800378c:	371c      	adds	r7, #28
 800378e:	46bd      	mov	sp, r7
 8003790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003794:	4770      	bx	lr
 8003796:	bf00      	nop
 8003798:	4f000000 	.word	0x4f000000
 800379c:	46fffe00 	.word	0x46fffe00

080037a0 <integer_to_float>:

float integer_to_float(int32_t result_cordic_integer, int squarted_scaling_factor, int8_t mode, uint8_t bits){
 80037a0:	b480      	push	{r7}
 80037a2:	b087      	sub	sp, #28
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	60f8      	str	r0, [r7, #12]
 80037a8:	60b9      	str	r1, [r7, #8]
 80037aa:	4611      	mov	r1, r2
 80037ac:	461a      	mov	r2, r3
 80037ae:	460b      	mov	r3, r1
 80037b0:	71fb      	strb	r3, [r7, #7]
 80037b2:	4613      	mov	r3, r2
 80037b4:	71bb      	strb	r3, [r7, #6]
	float acc;

	if(bits == 32){
 80037b6:	79bb      	ldrb	r3, [r7, #6]
 80037b8:	2b20      	cmp	r3, #32
 80037ba:	d12b      	bne.n	8003814 <integer_to_float+0x74>
		// mode = 1 when float_to_integer() in is  <= 1
		if(mode){
 80037bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d011      	beq.n	80037e8 <integer_to_float+0x48>
			acc = (float)((result_cordic_integer/2147483648.0f)/squarted_scaling_factor);
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	ee07 3a90 	vmov	s15, r3
 80037ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80037ce:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8003888 <integer_to_float+0xe8>
 80037d2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80037d6:	68bb      	ldr	r3, [r7, #8]
 80037d8:	ee07 3a90 	vmov	s15, r3
 80037dc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80037e0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80037e4:	edc7 7a05 	vstr	s15, [r7, #20]
		}
		// mode = 0 when float_to_integer() in is > 1
		if(!mode){
 80037e8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037ec:	2b00      	cmp	r3, #0
 80037ee:	d111      	bne.n	8003814 <integer_to_float+0x74>
			acc = (float)((result_cordic_integer/2147483648.0f)*squarted_scaling_factor);
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	ee07 3a90 	vmov	s15, r3
 80037f6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80037fa:	eddf 6a23 	vldr	s13, [pc, #140]	@ 8003888 <integer_to_float+0xe8>
 80037fe:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003802:	68bb      	ldr	r3, [r7, #8]
 8003804:	ee07 3a90 	vmov	s15, r3
 8003808:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800380c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003810:	edc7 7a05 	vstr	s15, [r7, #20]
		}
	}

	if(bits == 16){
 8003814:	79bb      	ldrb	r3, [r7, #6]
 8003816:	2b10      	cmp	r3, #16
 8003818:	d12b      	bne.n	8003872 <integer_to_float+0xd2>
		// mode = 1 when float_to_integer() in is  <= 1
		if(mode){
 800381a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d011      	beq.n	8003846 <integer_to_float+0xa6>
			acc = (float)((result_cordic_integer/32767.0f)/squarted_scaling_factor);
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	ee07 3a90 	vmov	s15, r3
 8003828:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800382c:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 800388c <integer_to_float+0xec>
 8003830:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8003834:	68bb      	ldr	r3, [r7, #8]
 8003836:	ee07 3a90 	vmov	s15, r3
 800383a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800383e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003842:	edc7 7a05 	vstr	s15, [r7, #20]
		}
		// mode = 0 when float_to_integer() in is > 1
		if(!mode){
 8003846:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d111      	bne.n	8003872 <integer_to_float+0xd2>
			acc = (float)((result_cordic_integer/32767.0f)*squarted_scaling_factor);
 800384e:	68fb      	ldr	r3, [r7, #12]
 8003850:	ee07 3a90 	vmov	s15, r3
 8003854:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003858:	eddf 6a0c 	vldr	s13, [pc, #48]	@ 800388c <integer_to_float+0xec>
 800385c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8003860:	68bb      	ldr	r3, [r7, #8]
 8003862:	ee07 3a90 	vmov	s15, r3
 8003866:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800386a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800386e:	edc7 7a05 	vstr	s15, [r7, #20]
		}
	}

	return acc;
 8003872:	697b      	ldr	r3, [r7, #20]
 8003874:	ee07 3a90 	vmov	s15, r3

}
 8003878:	eeb0 0a67 	vmov.f32	s0, s15
 800387c:	371c      	adds	r7, #28
 800387e:	46bd      	mov	sp, r7
 8003880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003884:	4770      	bx	lr
 8003886:	bf00      	nop
 8003888:	4f000000 	.word	0x4f000000
 800388c:	46fffe00 	.word	0x46fffe00

08003890 <approx_acos2>:
    // Example coefficients  you would need to adjust these for your range and precision.
    float a0 = 1.5708f;  // ~pi/2
    float a1 = -1.5700f;
    return a0 + a1 * x;
}
static inline float approx_acos2(float x) {
 8003890:	b580      	push	{r7, lr}
 8003892:	b084      	sub	sp, #16
 8003894:	af00      	add	r7, sp, #0
 8003896:	ed87 0a01 	vstr	s0, [r7, #4]
    // Example coefficients  you would need to adjust these for your range and precision.
	if (x < -1.0f) x = -1.0f;
 800389a:	edd7 7a01 	vldr	s15, [r7, #4]
 800389e:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80038a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80038a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038aa:	d502      	bpl.n	80038b2 <approx_acos2+0x22>
 80038ac:	4b1a      	ldr	r3, [pc, #104]	@ (8003918 <approx_acos2+0x88>)
 80038ae:	607b      	str	r3, [r7, #4]
 80038b0:	e00b      	b.n	80038ca <approx_acos2+0x3a>
	    else if (x > 1.0f) x = 1.0f;
 80038b2:	edd7 7a01 	vldr	s15, [r7, #4]
 80038b6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80038ba:	eef4 7ac7 	vcmpe.f32	s15, s14
 80038be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038c2:	dd02      	ble.n	80038ca <approx_acos2+0x3a>
 80038c4:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80038c8:	607b      	str	r3, [r7, #4]
	    float sqrt_val = sqrtf(1.0f - x);
 80038ca:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80038ce:	edd7 7a01 	vldr	s15, [r7, #4]
 80038d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80038d6:	eeb0 0a67 	vmov.f32	s0, s15
 80038da:	f012 fb7d 	bl	8015fd8 <sqrtf>
 80038de:	ed87 0a03 	vstr	s0, [r7, #12]
	    return sqrt_val * (1.5707963050f + x * (-0.2145988016f + 0.0889789874f * x));
 80038e2:	edd7 7a01 	vldr	s15, [r7, #4]
 80038e6:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 800391c <approx_acos2+0x8c>
 80038ea:	ee67 7a87 	vmul.f32	s15, s15, s14
 80038ee:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8003920 <approx_acos2+0x90>
 80038f2:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80038f6:	edd7 7a01 	vldr	s15, [r7, #4]
 80038fa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038fe:	ed9f 7a09 	vldr	s14, [pc, #36]	@ 8003924 <approx_acos2+0x94>
 8003902:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003906:	edd7 7a03 	vldr	s15, [r7, #12]
 800390a:	ee67 7a27 	vmul.f32	s15, s14, s15
}
 800390e:	eeb0 0a67 	vmov.f32	s0, s15
 8003912:	3710      	adds	r7, #16
 8003914:	46bd      	mov	sp, r7
 8003916:	bd80      	pop	{r7, pc}
 8003918:	bf800000 	.word	0xbf800000
 800391c:	3db63a9e 	.word	0x3db63a9e
 8003920:	3e5bbfca 	.word	0x3e5bbfca
 8003924:	3fc90fda 	.word	0x3fc90fda

08003928 <DisplayAllVariables>:

	    // Return the corresponding LUT entry.
	    return acos_lut[index - 1];
}

void DisplayAllVariables(void) {
 8003928:	b580      	push	{r7, lr}
 800392a:	b0a0      	sub	sp, #128	@ 0x80
 800392c:	af00      	add	r7, sp, #0
    char buffer[128];

    sprintf(buffer, "KP = %f\n", Kp);
 800392e:	4b5e      	ldr	r3, [pc, #376]	@ (8003aa8 <DisplayAllVariables+0x180>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4618      	mov	r0, r3
 8003934:	f7fc fe30 	bl	8000598 <__aeabi_f2d>
 8003938:	4602      	mov	r2, r0
 800393a:	460b      	mov	r3, r1
 800393c:	4638      	mov	r0, r7
 800393e:	495b      	ldr	r1, [pc, #364]	@ (8003aac <DisplayAllVariables+0x184>)
 8003940:	f00e fa72 	bl	8011e28 <siprintf>
        SendUSBMessage(buffer);
 8003944:	463b      	mov	r3, r7
 8003946:	4618      	mov	r0, r3
 8003948:	f7ff fcbe 	bl	80032c8 <SendUSBMessage>

        sprintf(buffer, "Ti = %f\n", Ti);
 800394c:	4b58      	ldr	r3, [pc, #352]	@ (8003ab0 <DisplayAllVariables+0x188>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4618      	mov	r0, r3
 8003952:	f7fc fe21 	bl	8000598 <__aeabi_f2d>
 8003956:	4602      	mov	r2, r0
 8003958:	460b      	mov	r3, r1
 800395a:	4638      	mov	r0, r7
 800395c:	4955      	ldr	r1, [pc, #340]	@ (8003ab4 <DisplayAllVariables+0x18c>)
 800395e:	f00e fa63 	bl	8011e28 <siprintf>
        SendUSBMessage(buffer);
 8003962:	463b      	mov	r3, r7
 8003964:	4618      	mov	r0, r3
 8003966:	f7ff fcaf 	bl	80032c8 <SendUSBMessage>

        sprintf(buffer, "vref = %hu\n", vref);
 800396a:	4b53      	ldr	r3, [pc, #332]	@ (8003ab8 <DisplayAllVariables+0x190>)
 800396c:	681a      	ldr	r2, [r3, #0]
 800396e:	463b      	mov	r3, r7
 8003970:	4952      	ldr	r1, [pc, #328]	@ (8003abc <DisplayAllVariables+0x194>)
 8003972:	4618      	mov	r0, r3
 8003974:	f00e fa58 	bl	8011e28 <siprintf>
        SendUSBMessage(buffer);
 8003978:	463b      	mov	r3, r7
 800397a:	4618      	mov	r0, r3
 800397c:	f7ff fca4 	bl	80032c8 <SendUSBMessage>

        sprintf(buffer, "imax1 = %f\n", imax1);
 8003980:	4b4f      	ldr	r3, [pc, #316]	@ (8003ac0 <DisplayAllVariables+0x198>)
 8003982:	681a      	ldr	r2, [r3, #0]
 8003984:	463b      	mov	r3, r7
 8003986:	494f      	ldr	r1, [pc, #316]	@ (8003ac4 <DisplayAllVariables+0x19c>)
 8003988:	4618      	mov	r0, r3
 800398a:	f00e fa4d 	bl	8011e28 <siprintf>
        SendUSBMessage(buffer);
 800398e:	463b      	mov	r3, r7
 8003990:	4618      	mov	r0, r3
 8003992:	f7ff fc99 	bl	80032c8 <SendUSBMessage>

        sprintf(buffer, "imax2 = %f\n", imax2);
 8003996:	4b4c      	ldr	r3, [pc, #304]	@ (8003ac8 <DisplayAllVariables+0x1a0>)
 8003998:	681a      	ldr	r2, [r3, #0]
 800399a:	463b      	mov	r3, r7
 800399c:	494b      	ldr	r1, [pc, #300]	@ (8003acc <DisplayAllVariables+0x1a4>)
 800399e:	4618      	mov	r0, r3
 80039a0:	f00e fa42 	bl	8011e28 <siprintf>
        SendUSBMessage(buffer);
 80039a4:	463b      	mov	r3, r7
 80039a6:	4618      	mov	r0, r3
 80039a8:	f7ff fc8e 	bl	80032c8 <SendUSBMessage>

        sprintf(buffer, "imin = %f\n", imin);
 80039ac:	4b48      	ldr	r3, [pc, #288]	@ (8003ad0 <DisplayAllVariables+0x1a8>)
 80039ae:	681a      	ldr	r2, [r3, #0]
 80039b0:	463b      	mov	r3, r7
 80039b2:	4948      	ldr	r1, [pc, #288]	@ (8003ad4 <DisplayAllVariables+0x1ac>)
 80039b4:	4618      	mov	r0, r3
 80039b6:	f00e fa37 	bl	8011e28 <siprintf>
        SendUSBMessage(buffer);
 80039ba:	463b      	mov	r3, r7
 80039bc:	4618      	mov	r0, r3
 80039be:	f7ff fc83 	bl	80032c8 <SendUSBMessage>

        sprintf(buffer, "input_voltage = %f\n", input_voltage);
 80039c2:	4b45      	ldr	r3, [pc, #276]	@ (8003ad8 <DisplayAllVariables+0x1b0>)
 80039c4:	681a      	ldr	r2, [r3, #0]
 80039c6:	463b      	mov	r3, r7
 80039c8:	4944      	ldr	r1, [pc, #272]	@ (8003adc <DisplayAllVariables+0x1b4>)
 80039ca:	4618      	mov	r0, r3
 80039cc:	f00e fa2c 	bl	8011e28 <siprintf>
        SendUSBMessage(buffer);
 80039d0:	463b      	mov	r3, r7
 80039d2:	4618      	mov	r0, r3
 80039d4:	f7ff fc78 	bl	80032c8 <SendUSBMessage>

        sprintf(buffer, "output_voltage = %f\n", output_voltage);
 80039d8:	4b41      	ldr	r3, [pc, #260]	@ (8003ae0 <DisplayAllVariables+0x1b8>)
 80039da:	681a      	ldr	r2, [r3, #0]
 80039dc:	463b      	mov	r3, r7
 80039de:	4941      	ldr	r1, [pc, #260]	@ (8003ae4 <DisplayAllVariables+0x1bc>)
 80039e0:	4618      	mov	r0, r3
 80039e2:	f00e fa21 	bl	8011e28 <siprintf>
        SendUSBMessage(buffer);
 80039e6:	463b      	mov	r3, r7
 80039e8:	4618      	mov	r0, r3
 80039ea:	f7ff fc6d 	bl	80032c8 <SendUSBMessage>

        sprintf(buffer, "pcb_temp = %f\n", pcb_temp);
 80039ee:	4b3e      	ldr	r3, [pc, #248]	@ (8003ae8 <DisplayAllVariables+0x1c0>)
 80039f0:	681a      	ldr	r2, [r3, #0]
 80039f2:	463b      	mov	r3, r7
 80039f4:	493d      	ldr	r1, [pc, #244]	@ (8003aec <DisplayAllVariables+0x1c4>)
 80039f6:	4618      	mov	r0, r3
 80039f8:	f00e fa16 	bl	8011e28 <siprintf>
        SendUSBMessage(buffer);
 80039fc:	463b      	mov	r3, r7
 80039fe:	4618      	mov	r0, r3
 8003a00:	f7ff fc62 	bl	80032c8 <SendUSBMessage>

        sprintf(buffer, "heat_sink_temp = %f\n", heat_sink_temp);
 8003a04:	4b3a      	ldr	r3, [pc, #232]	@ (8003af0 <DisplayAllVariables+0x1c8>)
 8003a06:	681a      	ldr	r2, [r3, #0]
 8003a08:	463b      	mov	r3, r7
 8003a0a:	493a      	ldr	r1, [pc, #232]	@ (8003af4 <DisplayAllVariables+0x1cc>)
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	f00e fa0b 	bl	8011e28 <siprintf>
        SendUSBMessage(buffer);
 8003a12:	463b      	mov	r3, r7
 8003a14:	4618      	mov	r0, r3
 8003a16:	f7ff fc57 	bl	80032c8 <SendUSBMessage>

        sprintf(buffer, "current_sensor1_vref = %f\n", current_sensor1_vref);
 8003a1a:	4b37      	ldr	r3, [pc, #220]	@ (8003af8 <DisplayAllVariables+0x1d0>)
 8003a1c:	881b      	ldrh	r3, [r3, #0]
 8003a1e:	461a      	mov	r2, r3
 8003a20:	463b      	mov	r3, r7
 8003a22:	4936      	ldr	r1, [pc, #216]	@ (8003afc <DisplayAllVariables+0x1d4>)
 8003a24:	4618      	mov	r0, r3
 8003a26:	f00e f9ff 	bl	8011e28 <siprintf>
        SendUSBMessage(buffer);
 8003a2a:	463b      	mov	r3, r7
 8003a2c:	4618      	mov	r0, r3
 8003a2e:	f7ff fc4b 	bl	80032c8 <SendUSBMessage>

        sprintf(buffer, "current_sensor2_vref = %f\n", current_sensor2_vref);
 8003a32:	4b33      	ldr	r3, [pc, #204]	@ (8003b00 <DisplayAllVariables+0x1d8>)
 8003a34:	881b      	ldrh	r3, [r3, #0]
 8003a36:	461a      	mov	r2, r3
 8003a38:	463b      	mov	r3, r7
 8003a3a:	4932      	ldr	r1, [pc, #200]	@ (8003b04 <DisplayAllVariables+0x1dc>)
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	f00e f9f3 	bl	8011e28 <siprintf>
        SendUSBMessage(buffer);
 8003a42:	463b      	mov	r3, r7
 8003a44:	4618      	mov	r0, r3
 8003a46:	f7ff fc3f 	bl	80032c8 <SendUSBMessage>

        sprintf(buffer, "imax2_sum = %f\n", imax2_sum);
 8003a4a:	4b2f      	ldr	r3, [pc, #188]	@ (8003b08 <DisplayAllVariables+0x1e0>)
 8003a4c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003a50:	461a      	mov	r2, r3
 8003a52:	463b      	mov	r3, r7
 8003a54:	492d      	ldr	r1, [pc, #180]	@ (8003b0c <DisplayAllVariables+0x1e4>)
 8003a56:	4618      	mov	r0, r3
 8003a58:	f00e f9e6 	bl	8011e28 <siprintf>
        SendUSBMessage(buffer);
 8003a5c:	463b      	mov	r3, r7
 8003a5e:	4618      	mov	r0, r3
 8003a60:	f7ff fc32 	bl	80032c8 <SendUSBMessage>

        sprintf(buffer, "delay_tr = %f\n", delay_tr);
 8003a64:	4b2a      	ldr	r3, [pc, #168]	@ (8003b10 <DisplayAllVariables+0x1e8>)
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	4618      	mov	r0, r3
 8003a6a:	f7fc fd95 	bl	8000598 <__aeabi_f2d>
 8003a6e:	4602      	mov	r2, r0
 8003a70:	460b      	mov	r3, r1
 8003a72:	4638      	mov	r0, r7
 8003a74:	4927      	ldr	r1, [pc, #156]	@ (8003b14 <DisplayAllVariables+0x1ec>)
 8003a76:	f00e f9d7 	bl	8011e28 <siprintf>
        SendUSBMessage(buffer);
 8003a7a:	463b      	mov	r3, r7
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	f7ff fc23 	bl	80032c8 <SendUSBMessage>

        sprintf(buffer, "delay_hc = %f\n", delay_hc);
 8003a82:	4b25      	ldr	r3, [pc, #148]	@ (8003b18 <DisplayAllVariables+0x1f0>)
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4618      	mov	r0, r3
 8003a88:	f7fc fd86 	bl	8000598 <__aeabi_f2d>
 8003a8c:	4602      	mov	r2, r0
 8003a8e:	460b      	mov	r3, r1
 8003a90:	4638      	mov	r0, r7
 8003a92:	4922      	ldr	r1, [pc, #136]	@ (8003b1c <DisplayAllVariables+0x1f4>)
 8003a94:	f00e f9c8 	bl	8011e28 <siprintf>
        SendUSBMessage(buffer);
 8003a98:	463b      	mov	r3, r7
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	f7ff fc14 	bl	80032c8 <SendUSBMessage>
}
 8003aa0:	bf00      	nop
 8003aa2:	3780      	adds	r7, #128	@ 0x80
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	bd80      	pop	{r7, pc}
 8003aa8:	2000002c 	.word	0x2000002c
 8003aac:	08016fa4 	.word	0x08016fa4
 8003ab0:	20000030 	.word	0x20000030
 8003ab4:	08016fb8 	.word	0x08016fb8
 8003ab8:	20000000 	.word	0x20000000
 8003abc:	08016fd0 	.word	0x08016fd0
 8003ac0:	20000a70 	.word	0x20000a70
 8003ac4:	080170b4 	.word	0x080170b4
 8003ac8:	20000a74 	.word	0x20000a74
 8003acc:	080170c0 	.word	0x080170c0
 8003ad0:	20000a78 	.word	0x20000a78
 8003ad4:	080170cc 	.word	0x080170cc
 8003ad8:	20000a7c 	.word	0x20000a7c
 8003adc:	080170d8 	.word	0x080170d8
 8003ae0:	20000004 	.word	0x20000004
 8003ae4:	080170ec 	.word	0x080170ec
 8003ae8:	20000a80 	.word	0x20000a80
 8003aec:	08017104 	.word	0x08017104
 8003af0:	20000a84 	.word	0x20000a84
 8003af4:	08017114 	.word	0x08017114
 8003af8:	20000a6c 	.word	0x20000a6c
 8003afc:	08016fec 	.word	0x08016fec
 8003b00:	20000a6e 	.word	0x20000a6e
 8003b04:	08017018 	.word	0x08017018
 8003b08:	20000aa0 	.word	0x20000aa0
 8003b0c:	08017044 	.word	0x08017044
 8003b10:	20000010 	.word	0x20000010
 8003b14:	08017064 	.word	0x08017064
 8003b18:	20000014 	.word	0x20000014
 8003b1c:	08017084 	.word	0x08017084

08003b20 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8003b20:	b480      	push	{r7}
 8003b22:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003b24:	b672      	cpsid	i
}
 8003b26:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003b28:	bf00      	nop
 8003b2a:	e7fd      	b.n	8003b28 <Error_Handler+0x8>

08003b2c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                                            /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b082      	sub	sp, #8
 8003b30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003b32:	4b0f      	ldr	r3, [pc, #60]	@ (8003b70 <HAL_MspInit+0x44>)
 8003b34:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b36:	4a0e      	ldr	r2, [pc, #56]	@ (8003b70 <HAL_MspInit+0x44>)
 8003b38:	f043 0301 	orr.w	r3, r3, #1
 8003b3c:	6613      	str	r3, [r2, #96]	@ 0x60
 8003b3e:	4b0c      	ldr	r3, [pc, #48]	@ (8003b70 <HAL_MspInit+0x44>)
 8003b40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003b42:	f003 0301 	and.w	r3, r3, #1
 8003b46:	607b      	str	r3, [r7, #4]
 8003b48:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003b4a:	4b09      	ldr	r3, [pc, #36]	@ (8003b70 <HAL_MspInit+0x44>)
 8003b4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b4e:	4a08      	ldr	r2, [pc, #32]	@ (8003b70 <HAL_MspInit+0x44>)
 8003b50:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b54:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b56:	4b06      	ldr	r3, [pc, #24]	@ (8003b70 <HAL_MspInit+0x44>)
 8003b58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b5a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b5e:	603b      	str	r3, [r7, #0]
 8003b60:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8003b62:	f005 fa35 	bl	8008fd0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003b66:	bf00      	nop
 8003b68:	3708      	adds	r7, #8
 8003b6a:	46bd      	mov	sp, r7
 8003b6c:	bd80      	pop	{r7, pc}
 8003b6e:	bf00      	nop
 8003b70:	40021000 	.word	0x40021000

08003b74 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003b74:	b580      	push	{r7, lr}
 8003b76:	b0a4      	sub	sp, #144	@ 0x90
 8003b78:	af00      	add	r7, sp, #0
 8003b7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b7c:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8003b80:	2200      	movs	r2, #0
 8003b82:	601a      	str	r2, [r3, #0]
 8003b84:	605a      	str	r2, [r3, #4]
 8003b86:	609a      	str	r2, [r3, #8]
 8003b88:	60da      	str	r2, [r3, #12]
 8003b8a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003b8c:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003b90:	2254      	movs	r2, #84	@ 0x54
 8003b92:	2100      	movs	r1, #0
 8003b94:	4618      	mov	r0, r3
 8003b96:	f00e f9d6 	bl	8011f46 <memset>
  if(hadc->Instance==ADC1)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003ba2:	d11c      	bne.n	8003bde <HAL_ADC_MspInit+0x6a>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8003ba4:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003ba8:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8003baa:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8003bae:	66fb      	str	r3, [r7, #108]	@ 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003bb0:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	f005 ff49 	bl	8009a4c <HAL_RCCEx_PeriphCLKConfig>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d001      	beq.n	8003bc4 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8003bc0:	f7ff ffae 	bl	8003b20 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8003bc4:	4b86      	ldr	r3, [pc, #536]	@ (8003de0 <HAL_ADC_MspInit+0x26c>)
 8003bc6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bc8:	4a85      	ldr	r2, [pc, #532]	@ (8003de0 <HAL_ADC_MspInit+0x26c>)
 8003bca:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003bce:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003bd0:	4b83      	ldr	r3, [pc, #524]	@ (8003de0 <HAL_ADC_MspInit+0x26c>)
 8003bd2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003bd4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003bd8:	627b      	str	r3, [r7, #36]	@ 0x24
 8003bda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
  /* USER CODE BEGIN ADC5_MspInit 1 */

  /* USER CODE END ADC5_MspInit 1 */
  }

}
 8003bdc:	e185      	b.n	8003eea <HAL_ADC_MspInit+0x376>
  else if(hadc->Instance==ADC3)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4a80      	ldr	r2, [pc, #512]	@ (8003de4 <HAL_ADC_MspInit+0x270>)
 8003be4:	4293      	cmp	r3, r2
 8003be6:	f040 8087 	bne.w	8003cf8 <HAL_ADC_MspInit+0x184>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8003bea:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003bee:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_PLL;
 8003bf0:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003bf4:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003bf6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	f005 ff26 	bl	8009a4c <HAL_RCCEx_PeriphCLKConfig>
 8003c00:	4603      	mov	r3, r0
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d001      	beq.n	8003c0a <HAL_ADC_MspInit+0x96>
      Error_Handler();
 8003c06:	f7ff ff8b 	bl	8003b20 <Error_Handler>
    HAL_RCC_ADC345_CLK_ENABLED++;
 8003c0a:	4b77      	ldr	r3, [pc, #476]	@ (8003de8 <HAL_ADC_MspInit+0x274>)
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	3301      	adds	r3, #1
 8003c10:	4a75      	ldr	r2, [pc, #468]	@ (8003de8 <HAL_ADC_MspInit+0x274>)
 8003c12:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 8003c14:	4b74      	ldr	r3, [pc, #464]	@ (8003de8 <HAL_ADC_MspInit+0x274>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	2b01      	cmp	r3, #1
 8003c1a:	d10b      	bne.n	8003c34 <HAL_ADC_MspInit+0xc0>
      __HAL_RCC_ADC345_CLK_ENABLE();
 8003c1c:	4b70      	ldr	r3, [pc, #448]	@ (8003de0 <HAL_ADC_MspInit+0x26c>)
 8003c1e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c20:	4a6f      	ldr	r2, [pc, #444]	@ (8003de0 <HAL_ADC_MspInit+0x26c>)
 8003c22:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003c26:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c28:	4b6d      	ldr	r3, [pc, #436]	@ (8003de0 <HAL_ADC_MspInit+0x26c>)
 8003c2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c2c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003c30:	623b      	str	r3, [r7, #32]
 8003c32:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c34:	4b6a      	ldr	r3, [pc, #424]	@ (8003de0 <HAL_ADC_MspInit+0x26c>)
 8003c36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c38:	4a69      	ldr	r2, [pc, #420]	@ (8003de0 <HAL_ADC_MspInit+0x26c>)
 8003c3a:	f043 0302 	orr.w	r3, r3, #2
 8003c3e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c40:	4b67      	ldr	r3, [pc, #412]	@ (8003de0 <HAL_ADC_MspInit+0x26c>)
 8003c42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c44:	f003 0302 	and.w	r3, r3, #2
 8003c48:	61fb      	str	r3, [r7, #28]
 8003c4a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003c4c:	4b64      	ldr	r3, [pc, #400]	@ (8003de0 <HAL_ADC_MspInit+0x26c>)
 8003c4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c50:	4a63      	ldr	r2, [pc, #396]	@ (8003de0 <HAL_ADC_MspInit+0x26c>)
 8003c52:	f043 0310 	orr.w	r3, r3, #16
 8003c56:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003c58:	4b61      	ldr	r3, [pc, #388]	@ (8003de0 <HAL_ADC_MspInit+0x26c>)
 8003c5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003c5c:	f003 0310 	and.w	r3, r3, #16
 8003c60:	61bb      	str	r3, [r7, #24]
 8003c62:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = CS_VREF_1_Pin|HEATSINK_TEMP_Pin;
 8003c64:	f242 0302 	movw	r3, #8194	@ 0x2002
 8003c68:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003c6a:	2303      	movs	r3, #3
 8003c6c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c70:	2300      	movs	r3, #0
 8003c72:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c76:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8003c7a:	4619      	mov	r1, r3
 8003c7c:	485b      	ldr	r0, [pc, #364]	@ (8003dec <HAL_ADC_MspInit+0x278>)
 8003c7e:	f003 fa01 	bl	8007084 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = PCB_TEMP_Pin|CS_VREF_2_Pin|INPUT_V_ADC_Pin;
 8003c82:	f44f 530a 	mov.w	r3, #8832	@ 0x2280
 8003c86:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003c88:	2303      	movs	r3, #3
 8003c8a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c8e:	2300      	movs	r3, #0
 8003c90:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003c94:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8003c98:	4619      	mov	r1, r3
 8003c9a:	4855      	ldr	r0, [pc, #340]	@ (8003df0 <HAL_ADC_MspInit+0x27c>)
 8003c9c:	f003 f9f2 	bl	8007084 <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA1_Channel1;
 8003ca0:	4b54      	ldr	r3, [pc, #336]	@ (8003df4 <HAL_ADC_MspInit+0x280>)
 8003ca2:	4a55      	ldr	r2, [pc, #340]	@ (8003df8 <HAL_ADC_MspInit+0x284>)
 8003ca4:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 8003ca6:	4b53      	ldr	r3, [pc, #332]	@ (8003df4 <HAL_ADC_MspInit+0x280>)
 8003ca8:	2225      	movs	r2, #37	@ 0x25
 8003caa:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003cac:	4b51      	ldr	r3, [pc, #324]	@ (8003df4 <HAL_ADC_MspInit+0x280>)
 8003cae:	2200      	movs	r2, #0
 8003cb0:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 8003cb2:	4b50      	ldr	r3, [pc, #320]	@ (8003df4 <HAL_ADC_MspInit+0x280>)
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8003cb8:	4b4e      	ldr	r3, [pc, #312]	@ (8003df4 <HAL_ADC_MspInit+0x280>)
 8003cba:	2280      	movs	r2, #128	@ 0x80
 8003cbc:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003cbe:	4b4d      	ldr	r3, [pc, #308]	@ (8003df4 <HAL_ADC_MspInit+0x280>)
 8003cc0:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003cc4:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003cc6:	4b4b      	ldr	r3, [pc, #300]	@ (8003df4 <HAL_ADC_MspInit+0x280>)
 8003cc8:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003ccc:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8003cce:	4b49      	ldr	r3, [pc, #292]	@ (8003df4 <HAL_ADC_MspInit+0x280>)
 8003cd0:	2220      	movs	r2, #32
 8003cd2:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 8003cd4:	4b47      	ldr	r3, [pc, #284]	@ (8003df4 <HAL_ADC_MspInit+0x280>)
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8003cda:	4846      	ldr	r0, [pc, #280]	@ (8003df4 <HAL_ADC_MspInit+0x280>)
 8003cdc:	f002 ff60 	bl	8006ba0 <HAL_DMA_Init>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d001      	beq.n	8003cea <HAL_ADC_MspInit+0x176>
      Error_Handler();
 8003ce6:	f7ff ff1b 	bl	8003b20 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	4a41      	ldr	r2, [pc, #260]	@ (8003df4 <HAL_ADC_MspInit+0x280>)
 8003cee:	655a      	str	r2, [r3, #84]	@ 0x54
 8003cf0:	4a40      	ldr	r2, [pc, #256]	@ (8003df4 <HAL_ADC_MspInit+0x280>)
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8003cf6:	e0f8      	b.n	8003eea <HAL_ADC_MspInit+0x376>
  else if(hadc->Instance==ADC4)
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	4a3f      	ldr	r2, [pc, #252]	@ (8003dfc <HAL_ADC_MspInit+0x288>)
 8003cfe:	4293      	cmp	r3, r2
 8003d00:	f040 8082 	bne.w	8003e08 <HAL_ADC_MspInit+0x294>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8003d04:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003d08:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_PLL;
 8003d0a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003d0e:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003d10:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003d14:	4618      	mov	r0, r3
 8003d16:	f005 fe99 	bl	8009a4c <HAL_RCCEx_PeriphCLKConfig>
 8003d1a:	4603      	mov	r3, r0
 8003d1c:	2b00      	cmp	r3, #0
 8003d1e:	d001      	beq.n	8003d24 <HAL_ADC_MspInit+0x1b0>
      Error_Handler();
 8003d20:	f7ff fefe 	bl	8003b20 <Error_Handler>
    HAL_RCC_ADC345_CLK_ENABLED++;
 8003d24:	4b30      	ldr	r3, [pc, #192]	@ (8003de8 <HAL_ADC_MspInit+0x274>)
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	3301      	adds	r3, #1
 8003d2a:	4a2f      	ldr	r2, [pc, #188]	@ (8003de8 <HAL_ADC_MspInit+0x274>)
 8003d2c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 8003d2e:	4b2e      	ldr	r3, [pc, #184]	@ (8003de8 <HAL_ADC_MspInit+0x274>)
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	2b01      	cmp	r3, #1
 8003d34:	d10b      	bne.n	8003d4e <HAL_ADC_MspInit+0x1da>
      __HAL_RCC_ADC345_CLK_ENABLE();
 8003d36:	4b2a      	ldr	r3, [pc, #168]	@ (8003de0 <HAL_ADC_MspInit+0x26c>)
 8003d38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d3a:	4a29      	ldr	r2, [pc, #164]	@ (8003de0 <HAL_ADC_MspInit+0x26c>)
 8003d3c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003d40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003d42:	4b27      	ldr	r3, [pc, #156]	@ (8003de0 <HAL_ADC_MspInit+0x26c>)
 8003d44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d46:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d4a:	617b      	str	r3, [r7, #20]
 8003d4c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003d4e:	4b24      	ldr	r3, [pc, #144]	@ (8003de0 <HAL_ADC_MspInit+0x26c>)
 8003d50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d52:	4a23      	ldr	r2, [pc, #140]	@ (8003de0 <HAL_ADC_MspInit+0x26c>)
 8003d54:	f043 0310 	orr.w	r3, r3, #16
 8003d58:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003d5a:	4b21      	ldr	r3, [pc, #132]	@ (8003de0 <HAL_ADC_MspInit+0x26c>)
 8003d5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003d5e:	f003 0310 	and.w	r3, r3, #16
 8003d62:	613b      	str	r3, [r7, #16]
 8003d64:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = OUTPUT_V_ADC_Pin;
 8003d66:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8003d6a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003d6c:	2303      	movs	r3, #3
 8003d6e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d72:	2300      	movs	r3, #0
 8003d74:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(OUTPUT_V_ADC_GPIO_Port, &GPIO_InitStruct);
 8003d78:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8003d7c:	4619      	mov	r1, r3
 8003d7e:	481c      	ldr	r0, [pc, #112]	@ (8003df0 <HAL_ADC_MspInit+0x27c>)
 8003d80:	f003 f980 	bl	8007084 <HAL_GPIO_Init>
    hdma_adc4.Instance = DMA1_Channel2;
 8003d84:	4b1e      	ldr	r3, [pc, #120]	@ (8003e00 <HAL_ADC_MspInit+0x28c>)
 8003d86:	4a1f      	ldr	r2, [pc, #124]	@ (8003e04 <HAL_ADC_MspInit+0x290>)
 8003d88:	601a      	str	r2, [r3, #0]
    hdma_adc4.Init.Request = DMA_REQUEST_ADC4;
 8003d8a:	4b1d      	ldr	r3, [pc, #116]	@ (8003e00 <HAL_ADC_MspInit+0x28c>)
 8003d8c:	2226      	movs	r2, #38	@ 0x26
 8003d8e:	605a      	str	r2, [r3, #4]
    hdma_adc4.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003d90:	4b1b      	ldr	r3, [pc, #108]	@ (8003e00 <HAL_ADC_MspInit+0x28c>)
 8003d92:	2200      	movs	r2, #0
 8003d94:	609a      	str	r2, [r3, #8]
    hdma_adc4.Init.PeriphInc = DMA_PINC_DISABLE;
 8003d96:	4b1a      	ldr	r3, [pc, #104]	@ (8003e00 <HAL_ADC_MspInit+0x28c>)
 8003d98:	2200      	movs	r2, #0
 8003d9a:	60da      	str	r2, [r3, #12]
    hdma_adc4.Init.MemInc = DMA_MINC_ENABLE;
 8003d9c:	4b18      	ldr	r3, [pc, #96]	@ (8003e00 <HAL_ADC_MspInit+0x28c>)
 8003d9e:	2280      	movs	r2, #128	@ 0x80
 8003da0:	611a      	str	r2, [r3, #16]
    hdma_adc4.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003da2:	4b17      	ldr	r3, [pc, #92]	@ (8003e00 <HAL_ADC_MspInit+0x28c>)
 8003da4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003da8:	615a      	str	r2, [r3, #20]
    hdma_adc4.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003daa:	4b15      	ldr	r3, [pc, #84]	@ (8003e00 <HAL_ADC_MspInit+0x28c>)
 8003dac:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003db0:	619a      	str	r2, [r3, #24]
    hdma_adc4.Init.Mode = DMA_CIRCULAR;
 8003db2:	4b13      	ldr	r3, [pc, #76]	@ (8003e00 <HAL_ADC_MspInit+0x28c>)
 8003db4:	2220      	movs	r2, #32
 8003db6:	61da      	str	r2, [r3, #28]
    hdma_adc4.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8003db8:	4b11      	ldr	r3, [pc, #68]	@ (8003e00 <HAL_ADC_MspInit+0x28c>)
 8003dba:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 8003dbe:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc4) != HAL_OK)
 8003dc0:	480f      	ldr	r0, [pc, #60]	@ (8003e00 <HAL_ADC_MspInit+0x28c>)
 8003dc2:	f002 feed 	bl	8006ba0 <HAL_DMA_Init>
 8003dc6:	4603      	mov	r3, r0
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d001      	beq.n	8003dd0 <HAL_ADC_MspInit+0x25c>
      Error_Handler();
 8003dcc:	f7ff fea8 	bl	8003b20 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc4);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	4a0b      	ldr	r2, [pc, #44]	@ (8003e00 <HAL_ADC_MspInit+0x28c>)
 8003dd4:	655a      	str	r2, [r3, #84]	@ 0x54
 8003dd6:	4a0a      	ldr	r2, [pc, #40]	@ (8003e00 <HAL_ADC_MspInit+0x28c>)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8003ddc:	e085      	b.n	8003eea <HAL_ADC_MspInit+0x376>
 8003dde:	bf00      	nop
 8003de0:	40021000 	.word	0x40021000
 8003de4:	50000400 	.word	0x50000400
 8003de8:	20000bc4 	.word	0x20000bc4
 8003dec:	48000400 	.word	0x48000400
 8003df0:	48001000 	.word	0x48001000
 8003df4:	20000594 	.word	0x20000594
 8003df8:	40020008 	.word	0x40020008
 8003dfc:	50000500 	.word	0x50000500
 8003e00:	200005f4 	.word	0x200005f4
 8003e04:	4002001c 	.word	0x4002001c
  else if(hadc->Instance==ADC5)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	681b      	ldr	r3, [r3, #0]
 8003e0c:	4a39      	ldr	r2, [pc, #228]	@ (8003ef4 <HAL_ADC_MspInit+0x380>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d16b      	bne.n	8003eea <HAL_ADC_MspInit+0x376>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8003e12:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8003e16:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_PLL;
 8003e18:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8003e1c:	673b      	str	r3, [r7, #112]	@ 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003e1e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8003e22:	4618      	mov	r0, r3
 8003e24:	f005 fe12 	bl	8009a4c <HAL_RCCEx_PeriphCLKConfig>
 8003e28:	4603      	mov	r3, r0
 8003e2a:	2b00      	cmp	r3, #0
 8003e2c:	d001      	beq.n	8003e32 <HAL_ADC_MspInit+0x2be>
      Error_Handler();
 8003e2e:	f7ff fe77 	bl	8003b20 <Error_Handler>
    HAL_RCC_ADC345_CLK_ENABLED++;
 8003e32:	4b31      	ldr	r3, [pc, #196]	@ (8003ef8 <HAL_ADC_MspInit+0x384>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	3301      	adds	r3, #1
 8003e38:	4a2f      	ldr	r2, [pc, #188]	@ (8003ef8 <HAL_ADC_MspInit+0x384>)
 8003e3a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC345_CLK_ENABLED==1){
 8003e3c:	4b2e      	ldr	r3, [pc, #184]	@ (8003ef8 <HAL_ADC_MspInit+0x384>)
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	2b01      	cmp	r3, #1
 8003e42:	d10b      	bne.n	8003e5c <HAL_ADC_MspInit+0x2e8>
      __HAL_RCC_ADC345_CLK_ENABLE();
 8003e44:	4b2d      	ldr	r3, [pc, #180]	@ (8003efc <HAL_ADC_MspInit+0x388>)
 8003e46:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e48:	4a2c      	ldr	r2, [pc, #176]	@ (8003efc <HAL_ADC_MspInit+0x388>)
 8003e4a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003e4e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e50:	4b2a      	ldr	r3, [pc, #168]	@ (8003efc <HAL_ADC_MspInit+0x388>)
 8003e52:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e54:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e58:	60fb      	str	r3, [r7, #12]
 8003e5a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e5c:	4b27      	ldr	r3, [pc, #156]	@ (8003efc <HAL_ADC_MspInit+0x388>)
 8003e5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e60:	4a26      	ldr	r2, [pc, #152]	@ (8003efc <HAL_ADC_MspInit+0x388>)
 8003e62:	f043 0301 	orr.w	r3, r3, #1
 8003e66:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003e68:	4b24      	ldr	r3, [pc, #144]	@ (8003efc <HAL_ADC_MspInit+0x388>)
 8003e6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e6c:	f003 0301 	and.w	r3, r3, #1
 8003e70:	60bb      	str	r3, [r7, #8]
 8003e72:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = IMAX2_SUM_Pin;
 8003e74:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003e78:	67fb      	str	r3, [r7, #124]	@ 0x7c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003e7a:	2303      	movs	r3, #3
 8003e7c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003e80:	2300      	movs	r3, #0
 8003e82:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    HAL_GPIO_Init(IMAX2_SUM_GPIO_Port, &GPIO_InitStruct);
 8003e86:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8003e8a:	4619      	mov	r1, r3
 8003e8c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003e90:	f003 f8f8 	bl	8007084 <HAL_GPIO_Init>
    hdma_adc5.Instance = DMA1_Channel3;
 8003e94:	4b1a      	ldr	r3, [pc, #104]	@ (8003f00 <HAL_ADC_MspInit+0x38c>)
 8003e96:	4a1b      	ldr	r2, [pc, #108]	@ (8003f04 <HAL_ADC_MspInit+0x390>)
 8003e98:	601a      	str	r2, [r3, #0]
    hdma_adc5.Init.Request = DMA_REQUEST_ADC5;
 8003e9a:	4b19      	ldr	r3, [pc, #100]	@ (8003f00 <HAL_ADC_MspInit+0x38c>)
 8003e9c:	2227      	movs	r2, #39	@ 0x27
 8003e9e:	605a      	str	r2, [r3, #4]
    hdma_adc5.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003ea0:	4b17      	ldr	r3, [pc, #92]	@ (8003f00 <HAL_ADC_MspInit+0x38c>)
 8003ea2:	2200      	movs	r2, #0
 8003ea4:	609a      	str	r2, [r3, #8]
    hdma_adc5.Init.PeriphInc = DMA_PINC_DISABLE;
 8003ea6:	4b16      	ldr	r3, [pc, #88]	@ (8003f00 <HAL_ADC_MspInit+0x38c>)
 8003ea8:	2200      	movs	r2, #0
 8003eaa:	60da      	str	r2, [r3, #12]
    hdma_adc5.Init.MemInc = DMA_MINC_ENABLE;
 8003eac:	4b14      	ldr	r3, [pc, #80]	@ (8003f00 <HAL_ADC_MspInit+0x38c>)
 8003eae:	2280      	movs	r2, #128	@ 0x80
 8003eb0:	611a      	str	r2, [r3, #16]
    hdma_adc5.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003eb2:	4b13      	ldr	r3, [pc, #76]	@ (8003f00 <HAL_ADC_MspInit+0x38c>)
 8003eb4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003eb8:	615a      	str	r2, [r3, #20]
    hdma_adc5.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003eba:	4b11      	ldr	r3, [pc, #68]	@ (8003f00 <HAL_ADC_MspInit+0x38c>)
 8003ebc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003ec0:	619a      	str	r2, [r3, #24]
    hdma_adc5.Init.Mode = DMA_CIRCULAR;
 8003ec2:	4b0f      	ldr	r3, [pc, #60]	@ (8003f00 <HAL_ADC_MspInit+0x38c>)
 8003ec4:	2220      	movs	r2, #32
 8003ec6:	61da      	str	r2, [r3, #28]
    hdma_adc5.Init.Priority = DMA_PRIORITY_LOW;
 8003ec8:	4b0d      	ldr	r3, [pc, #52]	@ (8003f00 <HAL_ADC_MspInit+0x38c>)
 8003eca:	2200      	movs	r2, #0
 8003ecc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc5) != HAL_OK)
 8003ece:	480c      	ldr	r0, [pc, #48]	@ (8003f00 <HAL_ADC_MspInit+0x38c>)
 8003ed0:	f002 fe66 	bl	8006ba0 <HAL_DMA_Init>
 8003ed4:	4603      	mov	r3, r0
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d001      	beq.n	8003ede <HAL_ADC_MspInit+0x36a>
      Error_Handler();
 8003eda:	f7ff fe21 	bl	8003b20 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc5);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	4a07      	ldr	r2, [pc, #28]	@ (8003f00 <HAL_ADC_MspInit+0x38c>)
 8003ee2:	655a      	str	r2, [r3, #84]	@ 0x54
 8003ee4:	4a06      	ldr	r2, [pc, #24]	@ (8003f00 <HAL_ADC_MspInit+0x38c>)
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8003eea:	bf00      	nop
 8003eec:	3790      	adds	r7, #144	@ 0x90
 8003eee:	46bd      	mov	sp, r7
 8003ef0:	bd80      	pop	{r7, pc}
 8003ef2:	bf00      	nop
 8003ef4:	50000600 	.word	0x50000600
 8003ef8:	20000bc4 	.word	0x20000bc4
 8003efc:	40021000 	.word	0x40021000
 8003f00:	20000654 	.word	0x20000654
 8003f04:	40020030 	.word	0x40020030

08003f08 <HAL_CORDIC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcordic: CORDIC handle pointer
* @retval None
*/
void HAL_CORDIC_MspInit(CORDIC_HandleTypeDef* hcordic)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	b085      	sub	sp, #20
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
  if(hcordic->Instance==CORDIC)
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	4a0a      	ldr	r2, [pc, #40]	@ (8003f40 <HAL_CORDIC_MspInit+0x38>)
 8003f16:	4293      	cmp	r3, r2
 8003f18:	d10b      	bne.n	8003f32 <HAL_CORDIC_MspInit+0x2a>
  {
  /* USER CODE BEGIN CORDIC_MspInit 0 */

  /* USER CODE END CORDIC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CORDIC_CLK_ENABLE();
 8003f1a:	4b0a      	ldr	r3, [pc, #40]	@ (8003f44 <HAL_CORDIC_MspInit+0x3c>)
 8003f1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f1e:	4a09      	ldr	r2, [pc, #36]	@ (8003f44 <HAL_CORDIC_MspInit+0x3c>)
 8003f20:	f043 0308 	orr.w	r3, r3, #8
 8003f24:	6493      	str	r3, [r2, #72]	@ 0x48
 8003f26:	4b07      	ldr	r3, [pc, #28]	@ (8003f44 <HAL_CORDIC_MspInit+0x3c>)
 8003f28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f2a:	f003 0308 	and.w	r3, r3, #8
 8003f2e:	60fb      	str	r3, [r7, #12]
 8003f30:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END CORDIC_MspInit 1 */

  }

}
 8003f32:	bf00      	nop
 8003f34:	3714      	adds	r7, #20
 8003f36:	46bd      	mov	sp, r7
 8003f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3c:	4770      	bx	lr
 8003f3e:	bf00      	nop
 8003f40:	40020c00 	.word	0x40020c00
 8003f44:	40021000 	.word	0x40021000

08003f48 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	b08c      	sub	sp, #48	@ 0x30
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f50:	f107 031c 	add.w	r3, r7, #28
 8003f54:	2200      	movs	r2, #0
 8003f56:	601a      	str	r2, [r3, #0]
 8003f58:	605a      	str	r2, [r3, #4]
 8003f5a:	609a      	str	r2, [r3, #8]
 8003f5c:	60da      	str	r2, [r3, #12]
 8003f5e:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	4a5b      	ldr	r2, [pc, #364]	@ (80040d4 <HAL_DAC_MspInit+0x18c>)
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d159      	bne.n	800401e <HAL_DAC_MspInit+0xd6>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8003f6a:	4b5b      	ldr	r3, [pc, #364]	@ (80040d8 <HAL_DAC_MspInit+0x190>)
 8003f6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f6e:	4a5a      	ldr	r2, [pc, #360]	@ (80040d8 <HAL_DAC_MspInit+0x190>)
 8003f70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003f74:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003f76:	4b58      	ldr	r3, [pc, #352]	@ (80040d8 <HAL_DAC_MspInit+0x190>)
 8003f78:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f7a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f7e:	61bb      	str	r3, [r7, #24]
 8003f80:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f82:	4b55      	ldr	r3, [pc, #340]	@ (80040d8 <HAL_DAC_MspInit+0x190>)
 8003f84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f86:	4a54      	ldr	r2, [pc, #336]	@ (80040d8 <HAL_DAC_MspInit+0x190>)
 8003f88:	f043 0301 	orr.w	r3, r3, #1
 8003f8c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8003f8e:	4b52      	ldr	r3, [pc, #328]	@ (80040d8 <HAL_DAC_MspInit+0x190>)
 8003f90:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f92:	f003 0301 	and.w	r3, r3, #1
 8003f96:	617b      	str	r3, [r7, #20]
 8003f98:	697b      	ldr	r3, [r7, #20]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    PA5     ------> DAC1_OUT2
    */
    GPIO_InitStruct.Pin = IMAX_Pin|IMAX2_Pin;
 8003f9a:	2330      	movs	r3, #48	@ 0x30
 8003f9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003f9e:	2303      	movs	r3, #3
 8003fa0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003fa2:	2300      	movs	r3, #0
 8003fa4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fa6:	f107 031c 	add.w	r3, r7, #28
 8003faa:	4619      	mov	r1, r3
 8003fac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003fb0:	f003 f868 	bl	8007084 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel4;
 8003fb4:	4b49      	ldr	r3, [pc, #292]	@ (80040dc <HAL_DAC_MspInit+0x194>)
 8003fb6:	4a4a      	ldr	r2, [pc, #296]	@ (80040e0 <HAL_DAC_MspInit+0x198>)
 8003fb8:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CHANNEL1;
 8003fba:	4b48      	ldr	r3, [pc, #288]	@ (80040dc <HAL_DAC_MspInit+0x194>)
 8003fbc:	2206      	movs	r2, #6
 8003fbe:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003fc0:	4b46      	ldr	r3, [pc, #280]	@ (80040dc <HAL_DAC_MspInit+0x194>)
 8003fc2:	2210      	movs	r2, #16
 8003fc4:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003fc6:	4b45      	ldr	r3, [pc, #276]	@ (80040dc <HAL_DAC_MspInit+0x194>)
 8003fc8:	2200      	movs	r2, #0
 8003fca:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8003fcc:	4b43      	ldr	r3, [pc, #268]	@ (80040dc <HAL_DAC_MspInit+0x194>)
 8003fce:	2280      	movs	r2, #128	@ 0x80
 8003fd0:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003fd2:	4b42      	ldr	r3, [pc, #264]	@ (80040dc <HAL_DAC_MspInit+0x194>)
 8003fd4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003fd8:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003fda:	4b40      	ldr	r3, [pc, #256]	@ (80040dc <HAL_DAC_MspInit+0x194>)
 8003fdc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003fe0:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8003fe2:	4b3e      	ldr	r3, [pc, #248]	@ (80040dc <HAL_DAC_MspInit+0x194>)
 8003fe4:	2220      	movs	r2, #32
 8003fe6:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 8003fe8:	4b3c      	ldr	r3, [pc, #240]	@ (80040dc <HAL_DAC_MspInit+0x194>)
 8003fea:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003fee:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8003ff0:	483a      	ldr	r0, [pc, #232]	@ (80040dc <HAL_DAC_MspInit+0x194>)
 8003ff2:	f002 fdd5 	bl	8006ba0 <HAL_DMA_Init>
 8003ff6:	4603      	mov	r3, r0
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d001      	beq.n	8004000 <HAL_DAC_MspInit+0xb8>
    {
      Error_Handler();
 8003ffc:	f7ff fd90 	bl	8003b20 <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	4a36      	ldr	r2, [pc, #216]	@ (80040dc <HAL_DAC_MspInit+0x194>)
 8004004:	609a      	str	r2, [r3, #8]
 8004006:	4a35      	ldr	r2, [pc, #212]	@ (80040dc <HAL_DAC_MspInit+0x194>)
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* DAC1 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 800400c:	2200      	movs	r2, #0
 800400e:	2100      	movs	r1, #0
 8004010:	2036      	movs	r0, #54	@ 0x36
 8004012:	f002 fab2 	bl	800657a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004016:	2036      	movs	r0, #54	@ 0x36
 8004018:	f002 fac9 	bl	80065ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DAC2_MspInit 1 */

  /* USER CODE END DAC2_MspInit 1 */
  }

}
 800401c:	e055      	b.n	80040ca <HAL_DAC_MspInit+0x182>
  else if(hdac->Instance==DAC2)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	4a30      	ldr	r2, [pc, #192]	@ (80040e4 <HAL_DAC_MspInit+0x19c>)
 8004024:	4293      	cmp	r3, r2
 8004026:	d150      	bne.n	80040ca <HAL_DAC_MspInit+0x182>
    __HAL_RCC_DAC2_CLK_ENABLE();
 8004028:	4b2b      	ldr	r3, [pc, #172]	@ (80040d8 <HAL_DAC_MspInit+0x190>)
 800402a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800402c:	4a2a      	ldr	r2, [pc, #168]	@ (80040d8 <HAL_DAC_MspInit+0x190>)
 800402e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004032:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004034:	4b28      	ldr	r3, [pc, #160]	@ (80040d8 <HAL_DAC_MspInit+0x190>)
 8004036:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004038:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800403c:	613b      	str	r3, [r7, #16]
 800403e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004040:	4b25      	ldr	r3, [pc, #148]	@ (80040d8 <HAL_DAC_MspInit+0x190>)
 8004042:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004044:	4a24      	ldr	r2, [pc, #144]	@ (80040d8 <HAL_DAC_MspInit+0x190>)
 8004046:	f043 0301 	orr.w	r3, r3, #1
 800404a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800404c:	4b22      	ldr	r3, [pc, #136]	@ (80040d8 <HAL_DAC_MspInit+0x190>)
 800404e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004050:	f003 0301 	and.w	r3, r3, #1
 8004054:	60fb      	str	r3, [r7, #12]
 8004056:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = IMIN_Pin;
 8004058:	2340      	movs	r3, #64	@ 0x40
 800405a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800405c:	2303      	movs	r3, #3
 800405e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004060:	2300      	movs	r3, #0
 8004062:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(IMIN_GPIO_Port, &GPIO_InitStruct);
 8004064:	f107 031c 	add.w	r3, r7, #28
 8004068:	4619      	mov	r1, r3
 800406a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800406e:	f003 f809 	bl	8007084 <HAL_GPIO_Init>
    hdma_dac2_ch1.Instance = DMA1_Channel5;
 8004072:	4b1d      	ldr	r3, [pc, #116]	@ (80040e8 <HAL_DAC_MspInit+0x1a0>)
 8004074:	4a1d      	ldr	r2, [pc, #116]	@ (80040ec <HAL_DAC_MspInit+0x1a4>)
 8004076:	601a      	str	r2, [r3, #0]
    hdma_dac2_ch1.Init.Request = DMA_REQUEST_DAC2_CHANNEL1;
 8004078:	4b1b      	ldr	r3, [pc, #108]	@ (80040e8 <HAL_DAC_MspInit+0x1a0>)
 800407a:	2229      	movs	r2, #41	@ 0x29
 800407c:	605a      	str	r2, [r3, #4]
    hdma_dac2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800407e:	4b1a      	ldr	r3, [pc, #104]	@ (80040e8 <HAL_DAC_MspInit+0x1a0>)
 8004080:	2210      	movs	r2, #16
 8004082:	609a      	str	r2, [r3, #8]
    hdma_dac2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004084:	4b18      	ldr	r3, [pc, #96]	@ (80040e8 <HAL_DAC_MspInit+0x1a0>)
 8004086:	2200      	movs	r2, #0
 8004088:	60da      	str	r2, [r3, #12]
    hdma_dac2_ch1.Init.MemInc = DMA_MINC_ENABLE;
 800408a:	4b17      	ldr	r3, [pc, #92]	@ (80040e8 <HAL_DAC_MspInit+0x1a0>)
 800408c:	2280      	movs	r2, #128	@ 0x80
 800408e:	611a      	str	r2, [r3, #16]
    hdma_dac2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004090:	4b15      	ldr	r3, [pc, #84]	@ (80040e8 <HAL_DAC_MspInit+0x1a0>)
 8004092:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004096:	615a      	str	r2, [r3, #20]
    hdma_dac2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004098:	4b13      	ldr	r3, [pc, #76]	@ (80040e8 <HAL_DAC_MspInit+0x1a0>)
 800409a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800409e:	619a      	str	r2, [r3, #24]
    hdma_dac2_ch1.Init.Mode = DMA_CIRCULAR;
 80040a0:	4b11      	ldr	r3, [pc, #68]	@ (80040e8 <HAL_DAC_MspInit+0x1a0>)
 80040a2:	2220      	movs	r2, #32
 80040a4:	61da      	str	r2, [r3, #28]
    hdma_dac2_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 80040a6:	4b10      	ldr	r3, [pc, #64]	@ (80040e8 <HAL_DAC_MspInit+0x1a0>)
 80040a8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80040ac:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac2_ch1) != HAL_OK)
 80040ae:	480e      	ldr	r0, [pc, #56]	@ (80040e8 <HAL_DAC_MspInit+0x1a0>)
 80040b0:	f002 fd76 	bl	8006ba0 <HAL_DMA_Init>
 80040b4:	4603      	mov	r3, r0
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d001      	beq.n	80040be <HAL_DAC_MspInit+0x176>
      Error_Handler();
 80040ba:	f7ff fd31 	bl	8003b20 <Error_Handler>
    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac2_ch1);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	4a09      	ldr	r2, [pc, #36]	@ (80040e8 <HAL_DAC_MspInit+0x1a0>)
 80040c2:	609a      	str	r2, [r3, #8]
 80040c4:	4a08      	ldr	r2, [pc, #32]	@ (80040e8 <HAL_DAC_MspInit+0x1a0>)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6293      	str	r3, [r2, #40]	@ 0x28
}
 80040ca:	bf00      	nop
 80040cc:	3730      	adds	r7, #48	@ 0x30
 80040ce:	46bd      	mov	sp, r7
 80040d0:	bd80      	pop	{r7, pc}
 80040d2:	bf00      	nop
 80040d4:	50000800 	.word	0x50000800
 80040d8:	40021000 	.word	0x40021000
 80040dc:	20000704 	.word	0x20000704
 80040e0:	40020044 	.word	0x40020044
 80040e4:	50000c00 	.word	0x50000c00
 80040e8:	20000764 	.word	0x20000764
 80040ec:	40020058 	.word	0x40020058

080040f0 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80040f0:	b580      	push	{r7, lr}
 80040f2:	b084      	sub	sp, #16
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	4a1a      	ldr	r2, [pc, #104]	@ (8004168 <HAL_TIM_PWM_MspInit+0x78>)
 80040fe:	4293      	cmp	r3, r2
 8004100:	d114      	bne.n	800412c <HAL_TIM_PWM_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004102:	4b1a      	ldr	r3, [pc, #104]	@ (800416c <HAL_TIM_PWM_MspInit+0x7c>)
 8004104:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004106:	4a19      	ldr	r2, [pc, #100]	@ (800416c <HAL_TIM_PWM_MspInit+0x7c>)
 8004108:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800410c:	6613      	str	r3, [r2, #96]	@ 0x60
 800410e:	4b17      	ldr	r3, [pc, #92]	@ (800416c <HAL_TIM_PWM_MspInit+0x7c>)
 8004110:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004112:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004116:	60fb      	str	r3, [r7, #12]
 8004118:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 800411a:	2200      	movs	r2, #0
 800411c:	2100      	movs	r1, #0
 800411e:	2018      	movs	r0, #24
 8004120:	f002 fa2b 	bl	800657a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8004124:	2018      	movs	r0, #24
 8004126:	f002 fa42 	bl	80065ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 800412a:	e018      	b.n	800415e <HAL_TIM_PWM_MspInit+0x6e>
  else if(htim_pwm->Instance==TIM8)
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	4a0f      	ldr	r2, [pc, #60]	@ (8004170 <HAL_TIM_PWM_MspInit+0x80>)
 8004132:	4293      	cmp	r3, r2
 8004134:	d113      	bne.n	800415e <HAL_TIM_PWM_MspInit+0x6e>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004136:	4b0d      	ldr	r3, [pc, #52]	@ (800416c <HAL_TIM_PWM_MspInit+0x7c>)
 8004138:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800413a:	4a0c      	ldr	r2, [pc, #48]	@ (800416c <HAL_TIM_PWM_MspInit+0x7c>)
 800413c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004140:	6613      	str	r3, [r2, #96]	@ 0x60
 8004142:	4b0a      	ldr	r3, [pc, #40]	@ (800416c <HAL_TIM_PWM_MspInit+0x7c>)
 8004144:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004146:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800414a:	60bb      	str	r3, [r7, #8]
 800414c:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM8_BRK_IRQn, 0, 0);
 800414e:	2200      	movs	r2, #0
 8004150:	2100      	movs	r1, #0
 8004152:	202b      	movs	r0, #43	@ 0x2b
 8004154:	f002 fa11 	bl	800657a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_IRQn);
 8004158:	202b      	movs	r0, #43	@ 0x2b
 800415a:	f002 fa28 	bl	80065ae <HAL_NVIC_EnableIRQ>
}
 800415e:	bf00      	nop
 8004160:	3710      	adds	r7, #16
 8004162:	46bd      	mov	sp, r7
 8004164:	bd80      	pop	{r7, pc}
 8004166:	bf00      	nop
 8004168:	40012c00 	.word	0x40012c00
 800416c:	40021000 	.word	0x40021000
 8004170:	40013400 	.word	0x40013400

08004174 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b088      	sub	sp, #32
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM4)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	4a35      	ldr	r2, [pc, #212]	@ (8004258 <HAL_TIM_Base_MspInit+0xe4>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d10c      	bne.n	80041a0 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004186:	4b35      	ldr	r3, [pc, #212]	@ (800425c <HAL_TIM_Base_MspInit+0xe8>)
 8004188:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800418a:	4a34      	ldr	r2, [pc, #208]	@ (800425c <HAL_TIM_Base_MspInit+0xe8>)
 800418c:	f043 0304 	orr.w	r3, r3, #4
 8004190:	6593      	str	r3, [r2, #88]	@ 0x58
 8004192:	4b32      	ldr	r3, [pc, #200]	@ (800425c <HAL_TIM_Base_MspInit+0xe8>)
 8004194:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004196:	f003 0304 	and.w	r3, r3, #4
 800419a:	61fb      	str	r3, [r7, #28]
 800419c:	69fb      	ldr	r3, [r7, #28]
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }

}
 800419e:	e056      	b.n	800424e <HAL_TIM_Base_MspInit+0xda>
  else if(htim_base->Instance==TIM6)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	4a2e      	ldr	r2, [pc, #184]	@ (8004260 <HAL_TIM_Base_MspInit+0xec>)
 80041a6:	4293      	cmp	r3, r2
 80041a8:	d114      	bne.n	80041d4 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM6_CLK_ENABLE();
 80041aa:	4b2c      	ldr	r3, [pc, #176]	@ (800425c <HAL_TIM_Base_MspInit+0xe8>)
 80041ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041ae:	4a2b      	ldr	r2, [pc, #172]	@ (800425c <HAL_TIM_Base_MspInit+0xe8>)
 80041b0:	f043 0310 	orr.w	r3, r3, #16
 80041b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80041b6:	4b29      	ldr	r3, [pc, #164]	@ (800425c <HAL_TIM_Base_MspInit+0xe8>)
 80041b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041ba:	f003 0310 	and.w	r3, r3, #16
 80041be:	61bb      	str	r3, [r7, #24]
 80041c0:	69bb      	ldr	r3, [r7, #24]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 80041c2:	2200      	movs	r2, #0
 80041c4:	2100      	movs	r1, #0
 80041c6:	2036      	movs	r0, #54	@ 0x36
 80041c8:	f002 f9d7 	bl	800657a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80041cc:	2036      	movs	r0, #54	@ 0x36
 80041ce:	f002 f9ee 	bl	80065ae <HAL_NVIC_EnableIRQ>
}
 80041d2:	e03c      	b.n	800424e <HAL_TIM_Base_MspInit+0xda>
  else if(htim_base->Instance==TIM7)
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	4a22      	ldr	r2, [pc, #136]	@ (8004264 <HAL_TIM_Base_MspInit+0xf0>)
 80041da:	4293      	cmp	r3, r2
 80041dc:	d10c      	bne.n	80041f8 <HAL_TIM_Base_MspInit+0x84>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80041de:	4b1f      	ldr	r3, [pc, #124]	@ (800425c <HAL_TIM_Base_MspInit+0xe8>)
 80041e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041e2:	4a1e      	ldr	r2, [pc, #120]	@ (800425c <HAL_TIM_Base_MspInit+0xe8>)
 80041e4:	f043 0320 	orr.w	r3, r3, #32
 80041e8:	6593      	str	r3, [r2, #88]	@ 0x58
 80041ea:	4b1c      	ldr	r3, [pc, #112]	@ (800425c <HAL_TIM_Base_MspInit+0xe8>)
 80041ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80041ee:	f003 0320 	and.w	r3, r3, #32
 80041f2:	617b      	str	r3, [r7, #20]
 80041f4:	697b      	ldr	r3, [r7, #20]
}
 80041f6:	e02a      	b.n	800424e <HAL_TIM_Base_MspInit+0xda>
  else if(htim_base->Instance==TIM15)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4a1a      	ldr	r2, [pc, #104]	@ (8004268 <HAL_TIM_Base_MspInit+0xf4>)
 80041fe:	4293      	cmp	r3, r2
 8004200:	d114      	bne.n	800422c <HAL_TIM_Base_MspInit+0xb8>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8004202:	4b16      	ldr	r3, [pc, #88]	@ (800425c <HAL_TIM_Base_MspInit+0xe8>)
 8004204:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004206:	4a15      	ldr	r2, [pc, #84]	@ (800425c <HAL_TIM_Base_MspInit+0xe8>)
 8004208:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800420c:	6613      	str	r3, [r2, #96]	@ 0x60
 800420e:	4b13      	ldr	r3, [pc, #76]	@ (800425c <HAL_TIM_Base_MspInit+0xe8>)
 8004210:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004212:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004216:	613b      	str	r3, [r7, #16]
 8004218:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 0, 0);
 800421a:	2200      	movs	r2, #0
 800421c:	2100      	movs	r1, #0
 800421e:	2018      	movs	r0, #24
 8004220:	f002 f9ab 	bl	800657a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn);
 8004224:	2018      	movs	r0, #24
 8004226:	f002 f9c2 	bl	80065ae <HAL_NVIC_EnableIRQ>
}
 800422a:	e010      	b.n	800424e <HAL_TIM_Base_MspInit+0xda>
  else if(htim_base->Instance==TIM16)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4a0e      	ldr	r2, [pc, #56]	@ (800426c <HAL_TIM_Base_MspInit+0xf8>)
 8004232:	4293      	cmp	r3, r2
 8004234:	d10b      	bne.n	800424e <HAL_TIM_Base_MspInit+0xda>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8004236:	4b09      	ldr	r3, [pc, #36]	@ (800425c <HAL_TIM_Base_MspInit+0xe8>)
 8004238:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800423a:	4a08      	ldr	r2, [pc, #32]	@ (800425c <HAL_TIM_Base_MspInit+0xe8>)
 800423c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004240:	6613      	str	r3, [r2, #96]	@ 0x60
 8004242:	4b06      	ldr	r3, [pc, #24]	@ (800425c <HAL_TIM_Base_MspInit+0xe8>)
 8004244:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004246:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800424a:	60fb      	str	r3, [r7, #12]
 800424c:	68fb      	ldr	r3, [r7, #12]
}
 800424e:	bf00      	nop
 8004250:	3720      	adds	r7, #32
 8004252:	46bd      	mov	sp, r7
 8004254:	bd80      	pop	{r7, pc}
 8004256:	bf00      	nop
 8004258:	40000800 	.word	0x40000800
 800425c:	40021000 	.word	0x40021000
 8004260:	40001000 	.word	0x40001000
 8004264:	40001400 	.word	0x40001400
 8004268:	40014000 	.word	0x40014000
 800426c:	40014400 	.word	0x40014400

08004270 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b08a      	sub	sp, #40	@ 0x28
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004278:	f107 0314 	add.w	r3, r7, #20
 800427c:	2200      	movs	r2, #0
 800427e:	601a      	str	r2, [r3, #0]
 8004280:	605a      	str	r2, [r3, #4]
 8004282:	609a      	str	r2, [r3, #8]
 8004284:	60da      	str	r2, [r3, #12]
 8004286:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4a33      	ldr	r2, [pc, #204]	@ (800435c <HAL_TIM_MspPostInit+0xec>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d11c      	bne.n	80042cc <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004292:	4b33      	ldr	r3, [pc, #204]	@ (8004360 <HAL_TIM_MspPostInit+0xf0>)
 8004294:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004296:	4a32      	ldr	r2, [pc, #200]	@ (8004360 <HAL_TIM_MspPostInit+0xf0>)
 8004298:	f043 0304 	orr.w	r3, r3, #4
 800429c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800429e:	4b30      	ldr	r3, [pc, #192]	@ (8004360 <HAL_TIM_MspPostInit+0xf0>)
 80042a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042a2:	f003 0304 	and.w	r3, r3, #4
 80042a6:	613b      	str	r3, [r7, #16]
 80042a8:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PC0     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = DEADTIME_TR_Pin;
 80042aa:	2301      	movs	r3, #1
 80042ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042ae:	2302      	movs	r3, #2
 80042b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042b2:	2300      	movs	r3, #0
 80042b4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80042b6:	2302      	movs	r3, #2
 80042b8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 80042ba:	2302      	movs	r3, #2
 80042bc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(DEADTIME_TR_GPIO_Port, &GPIO_InitStruct);
 80042be:	f107 0314 	add.w	r3, r7, #20
 80042c2:	4619      	mov	r1, r3
 80042c4:	4827      	ldr	r0, [pc, #156]	@ (8004364 <HAL_TIM_MspPostInit+0xf4>)
 80042c6:	f002 fedd 	bl	8007084 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 80042ca:	e043      	b.n	8004354 <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance==TIM4)
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4a25      	ldr	r2, [pc, #148]	@ (8004368 <HAL_TIM_MspPostInit+0xf8>)
 80042d2:	4293      	cmp	r3, r2
 80042d4:	d11d      	bne.n	8004312 <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80042d6:	4b22      	ldr	r3, [pc, #136]	@ (8004360 <HAL_TIM_MspPostInit+0xf0>)
 80042d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042da:	4a21      	ldr	r2, [pc, #132]	@ (8004360 <HAL_TIM_MspPostInit+0xf0>)
 80042dc:	f043 0308 	orr.w	r3, r3, #8
 80042e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80042e2:	4b1f      	ldr	r3, [pc, #124]	@ (8004360 <HAL_TIM_MspPostInit+0xf0>)
 80042e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042e6:	f003 0308 	and.w	r3, r3, #8
 80042ea:	60fb      	str	r3, [r7, #12]
 80042ec:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = FAN_PWM_Pin;
 80042ee:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80042f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042f4:	2302      	movs	r3, #2
 80042f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042f8:	2300      	movs	r3, #0
 80042fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042fc:	2300      	movs	r3, #0
 80042fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8004300:	2302      	movs	r3, #2
 8004302:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(FAN_PWM_GPIO_Port, &GPIO_InitStruct);
 8004304:	f107 0314 	add.w	r3, r7, #20
 8004308:	4619      	mov	r1, r3
 800430a:	4818      	ldr	r0, [pc, #96]	@ (800436c <HAL_TIM_MspPostInit+0xfc>)
 800430c:	f002 feba 	bl	8007084 <HAL_GPIO_Init>
}
 8004310:	e020      	b.n	8004354 <HAL_TIM_MspPostInit+0xe4>
  else if(htim->Instance==TIM8)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	4a16      	ldr	r2, [pc, #88]	@ (8004370 <HAL_TIM_MspPostInit+0x100>)
 8004318:	4293      	cmp	r3, r2
 800431a:	d11b      	bne.n	8004354 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800431c:	4b10      	ldr	r3, [pc, #64]	@ (8004360 <HAL_TIM_MspPostInit+0xf0>)
 800431e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004320:	4a0f      	ldr	r2, [pc, #60]	@ (8004360 <HAL_TIM_MspPostInit+0xf0>)
 8004322:	f043 0304 	orr.w	r3, r3, #4
 8004326:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004328:	4b0d      	ldr	r3, [pc, #52]	@ (8004360 <HAL_TIM_MspPostInit+0xf0>)
 800432a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800432c:	f003 0304 	and.w	r3, r3, #4
 8004330:	60bb      	str	r3, [r7, #8]
 8004332:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = DEADTIME_HC_Pin;
 8004334:	2380      	movs	r3, #128	@ 0x80
 8004336:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004338:	2302      	movs	r3, #2
 800433a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800433c:	2300      	movs	r3, #0
 800433e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004340:	2302      	movs	r3, #2
 8004342:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8004344:	2304      	movs	r3, #4
 8004346:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(DEADTIME_HC_GPIO_Port, &GPIO_InitStruct);
 8004348:	f107 0314 	add.w	r3, r7, #20
 800434c:	4619      	mov	r1, r3
 800434e:	4805      	ldr	r0, [pc, #20]	@ (8004364 <HAL_TIM_MspPostInit+0xf4>)
 8004350:	f002 fe98 	bl	8007084 <HAL_GPIO_Init>
}
 8004354:	bf00      	nop
 8004356:	3728      	adds	r7, #40	@ 0x28
 8004358:	46bd      	mov	sp, r7
 800435a:	bd80      	pop	{r7, pc}
 800435c:	40012c00 	.word	0x40012c00
 8004360:	40021000 	.word	0x40021000
 8004364:	48000800 	.word	0x48000800
 8004368:	40000800 	.word	0x40000800
 800436c:	48000c00 	.word	0x48000c00
 8004370:	40013400 	.word	0x40013400

08004374 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8004374:	b580      	push	{r7, lr}
 8004376:	b09e      	sub	sp, #120	@ 0x78
 8004378:	af00      	add	r7, sp, #0
 800437a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800437c:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004380:	2200      	movs	r2, #0
 8004382:	601a      	str	r2, [r3, #0]
 8004384:	605a      	str	r2, [r3, #4]
 8004386:	609a      	str	r2, [r3, #8]
 8004388:	60da      	str	r2, [r3, #12]
 800438a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800438c:	f107 0310 	add.w	r3, r7, #16
 8004390:	2254      	movs	r2, #84	@ 0x54
 8004392:	2100      	movs	r1, #0
 8004394:	4618      	mov	r0, r3
 8004396:	f00d fdd6 	bl	8011f46 <memset>
  if(huart->Instance==UART4)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	4a1f      	ldr	r2, [pc, #124]	@ (800441c <HAL_UART_MspInit+0xa8>)
 80043a0:	4293      	cmp	r3, r2
 80043a2:	d136      	bne.n	8004412 <HAL_UART_MspInit+0x9e>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80043a4:	2308      	movs	r3, #8
 80043a6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_HSI;
 80043a8:	2380      	movs	r3, #128	@ 0x80
 80043aa:	623b      	str	r3, [r7, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80043ac:	f107 0310 	add.w	r3, r7, #16
 80043b0:	4618      	mov	r0, r3
 80043b2:	f005 fb4b 	bl	8009a4c <HAL_RCCEx_PeriphCLKConfig>
 80043b6:	4603      	mov	r3, r0
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d001      	beq.n	80043c0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80043bc:	f7ff fbb0 	bl	8003b20 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80043c0:	4b17      	ldr	r3, [pc, #92]	@ (8004420 <HAL_UART_MspInit+0xac>)
 80043c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043c4:	4a16      	ldr	r2, [pc, #88]	@ (8004420 <HAL_UART_MspInit+0xac>)
 80043c6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80043ca:	6593      	str	r3, [r2, #88]	@ 0x58
 80043cc:	4b14      	ldr	r3, [pc, #80]	@ (8004420 <HAL_UART_MspInit+0xac>)
 80043ce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043d0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80043d4:	60fb      	str	r3, [r7, #12]
 80043d6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80043d8:	4b11      	ldr	r3, [pc, #68]	@ (8004420 <HAL_UART_MspInit+0xac>)
 80043da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043dc:	4a10      	ldr	r2, [pc, #64]	@ (8004420 <HAL_UART_MspInit+0xac>)
 80043de:	f043 0304 	orr.w	r3, r3, #4
 80043e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80043e4:	4b0e      	ldr	r3, [pc, #56]	@ (8004420 <HAL_UART_MspInit+0xac>)
 80043e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80043e8:	f003 0304 	and.w	r3, r3, #4
 80043ec:	60bb      	str	r3, [r7, #8]
 80043ee:	68bb      	ldr	r3, [r7, #8]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80043f0:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80043f4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80043f6:	2302      	movs	r3, #2
 80043f8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80043fa:	2300      	movs	r3, #0
 80043fc:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80043fe:	2300      	movs	r3, #0
 8004400:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 8004402:	2305      	movs	r3, #5
 8004404:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004406:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800440a:	4619      	mov	r1, r3
 800440c:	4805      	ldr	r0, [pc, #20]	@ (8004424 <HAL_UART_MspInit+0xb0>)
 800440e:	f002 fe39 	bl	8007084 <HAL_GPIO_Init>

  /* USER CODE END UART4_MspInit 1 */

  }

}
 8004412:	bf00      	nop
 8004414:	3778      	adds	r7, #120	@ 0x78
 8004416:	46bd      	mov	sp, r7
 8004418:	bd80      	pop	{r7, pc}
 800441a:	bf00      	nop
 800441c:	40004c00 	.word	0x40004c00
 8004420:	40021000 	.word	0x40021000
 8004424:	48000800 	.word	0x48000800

08004428 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004428:	b480      	push	{r7}
 800442a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800442c:	bf00      	nop
 800442e:	e7fd      	b.n	800442c <NMI_Handler+0x4>

08004430 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004430:	b480      	push	{r7}
 8004432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004434:	bf00      	nop
 8004436:	e7fd      	b.n	8004434 <HardFault_Handler+0x4>

08004438 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004438:	b480      	push	{r7}
 800443a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800443c:	bf00      	nop
 800443e:	e7fd      	b.n	800443c <MemManage_Handler+0x4>

08004440 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004440:	b480      	push	{r7}
 8004442:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8004444:	bf00      	nop
 8004446:	e7fd      	b.n	8004444 <BusFault_Handler+0x4>

08004448 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004448:	b480      	push	{r7}
 800444a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800444c:	bf00      	nop
 800444e:	e7fd      	b.n	800444c <UsageFault_Handler+0x4>

08004450 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004450:	b480      	push	{r7}
 8004452:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004454:	bf00      	nop
 8004456:	46bd      	mov	sp, r7
 8004458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445c:	4770      	bx	lr

0800445e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800445e:	b480      	push	{r7}
 8004460:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004462:	bf00      	nop
 8004464:	46bd      	mov	sp, r7
 8004466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446a:	4770      	bx	lr

0800446c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800446c:	b480      	push	{r7}
 800446e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8004470:	bf00      	nop
 8004472:	46bd      	mov	sp, r7
 8004474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004478:	4770      	bx	lr

0800447a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800447a:	b580      	push	{r7, lr}
 800447c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800447e:	f000 f9b9 	bl	80047f4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8004482:	bf00      	nop
 8004484:	bd80      	pop	{r7, pc}
	...

08004488 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 800448c:	4802      	ldr	r0, [pc, #8]	@ (8004498 <DMA1_Channel1_IRQHandler+0x10>)
 800448e:	f002 fcaa 	bl	8006de6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004492:	bf00      	nop
 8004494:	bd80      	pop	{r7, pc}
 8004496:	bf00      	nop
 8004498:	20000594 	.word	0x20000594

0800449c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 800449c:	b580      	push	{r7, lr}
 800449e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc4);
 80044a0:	4802      	ldr	r0, [pc, #8]	@ (80044ac <DMA1_Channel2_IRQHandler+0x10>)
 80044a2:	f002 fca0 	bl	8006de6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80044a6:	bf00      	nop
 80044a8:	bd80      	pop	{r7, pc}
 80044aa:	bf00      	nop
 80044ac:	200005f4 	.word	0x200005f4

080044b0 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80044b0:	b580      	push	{r7, lr}
 80044b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc5);
 80044b4:	4802      	ldr	r0, [pc, #8]	@ (80044c0 <DMA1_Channel3_IRQHandler+0x10>)
 80044b6:	f002 fc96 	bl	8006de6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80044ba:	bf00      	nop
 80044bc:	bd80      	pop	{r7, pc}
 80044be:	bf00      	nop
 80044c0:	20000654 	.word	0x20000654

080044c4 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80044c4:	b580      	push	{r7, lr}
 80044c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 80044c8:	4802      	ldr	r0, [pc, #8]	@ (80044d4 <DMA1_Channel4_IRQHandler+0x10>)
 80044ca:	f002 fc8c 	bl	8006de6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80044ce:	bf00      	nop
 80044d0:	bd80      	pop	{r7, pc}
 80044d2:	bf00      	nop
 80044d4:	20000704 	.word	0x20000704

080044d8 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 80044d8:	b580      	push	{r7, lr}
 80044da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac2_ch1);
 80044dc:	4802      	ldr	r0, [pc, #8]	@ (80044e8 <DMA1_Channel5_IRQHandler+0x10>)
 80044de:	f002 fc82 	bl	8006de6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 80044e2:	bf00      	nop
 80044e4:	bd80      	pop	{r7, pc}
 80044e6:	bf00      	nop
 80044e8:	20000764 	.word	0x20000764

080044ec <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 80044ec:	b580      	push	{r7, lr}
 80044ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80044f0:	4802      	ldr	r0, [pc, #8]	@ (80044fc <USB_LP_IRQHandler+0x10>)
 80044f2:	f003 f883 	bl	80075fc <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 80044f6:	bf00      	nop
 80044f8:	bd80      	pop	{r7, pc}
 80044fa:	bf00      	nop
 80044fc:	200020a4 	.word	0x200020a4

08004500 <TIM1_BRK_TIM15_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM15 global interrupt.
  */
void TIM1_BRK_TIM15_IRQHandler(void)
{
 8004500:	b580      	push	{r7, lr}
 8004502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8004504:	4803      	ldr	r0, [pc, #12]	@ (8004514 <TIM1_BRK_TIM15_IRQHandler+0x14>)
 8004506:	f006 f863 	bl	800a5d0 <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim15);
 800450a:	4803      	ldr	r0, [pc, #12]	@ (8004518 <TIM1_BRK_TIM15_IRQHandler+0x18>)
 800450c:	f006 f860 	bl	800a5d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM15_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM15_IRQn 1 */
}
 8004510:	bf00      	nop
 8004512:	bd80      	pop	{r7, pc}
 8004514:	200007c4 	.word	0x200007c4
 8004518:	20000940 	.word	0x20000940

0800451c <TIM8_BRK_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt.
  */
void TIM8_BRK_IRQHandler(void)
{
 800451c:	b580      	push	{r7, lr}
 800451e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_IRQn 0 */

  /* USER CODE END TIM8_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8004520:	4802      	ldr	r0, [pc, #8]	@ (800452c <TIM8_BRK_IRQHandler+0x10>)
 8004522:	f006 f855 	bl	800a5d0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_IRQn 1 */

  /* USER CODE END TIM8_BRK_IRQn 1 */
}
 8004526:	bf00      	nop
 8004528:	bd80      	pop	{r7, pc}
 800452a:	bf00      	nop
 800452c:	200008f4 	.word	0x200008f4

08004530 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004530:	b580      	push	{r7, lr}
 8004532:	af00      	add	r7, sp, #0
					HEAT_SINK_TEMP = (ADC3_DMA_BUFFER[4]/4096)*3.3;//(Low_pass_filter(ADC3_DMA_BUFFER[4], HEAT_SINK_TEMP)/4096)*3.3;
					FAN_Drive(); // Control Fan speed dpend on two temperatures pcb and radiator
					}*/

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8004534:	4803      	ldr	r0, [pc, #12]	@ (8004544 <TIM6_DAC_IRQHandler+0x14>)
 8004536:	f006 f84b 	bl	800a5d0 <HAL_TIM_IRQHandler>
  HAL_DAC_IRQHandler(&hdac1);
 800453a:	4803      	ldr	r0, [pc, #12]	@ (8004548 <TIM6_DAC_IRQHandler+0x18>)
 800453c:	f002 f8e0 	bl	8006700 <HAL_DAC_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8004540:	bf00      	nop
 8004542:	bd80      	pop	{r7, pc}
 8004544:	2000085c 	.word	0x2000085c
 8004548:	200006dc 	.word	0x200006dc

0800454c <_getpid>:
 800454c:	b480      	push	{r7}
 800454e:	af00      	add	r7, sp, #0
 8004550:	2301      	movs	r3, #1
 8004552:	4618      	mov	r0, r3
 8004554:	46bd      	mov	sp, r7
 8004556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800455a:	4770      	bx	lr

0800455c <_kill>:
 800455c:	b580      	push	{r7, lr}
 800455e:	b082      	sub	sp, #8
 8004560:	af00      	add	r7, sp, #0
 8004562:	6078      	str	r0, [r7, #4]
 8004564:	6039      	str	r1, [r7, #0]
 8004566:	f00d fd53 	bl	8012010 <__errno>
 800456a:	4603      	mov	r3, r0
 800456c:	2216      	movs	r2, #22
 800456e:	601a      	str	r2, [r3, #0]
 8004570:	f04f 33ff 	mov.w	r3, #4294967295
 8004574:	4618      	mov	r0, r3
 8004576:	3708      	adds	r7, #8
 8004578:	46bd      	mov	sp, r7
 800457a:	bd80      	pop	{r7, pc}

0800457c <_exit>:
 800457c:	b580      	push	{r7, lr}
 800457e:	b082      	sub	sp, #8
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
 8004584:	f04f 31ff 	mov.w	r1, #4294967295
 8004588:	6878      	ldr	r0, [r7, #4]
 800458a:	f7ff ffe7 	bl	800455c <_kill>
 800458e:	bf00      	nop
 8004590:	e7fd      	b.n	800458e <_exit+0x12>

08004592 <_read>:
 8004592:	b580      	push	{r7, lr}
 8004594:	b086      	sub	sp, #24
 8004596:	af00      	add	r7, sp, #0
 8004598:	60f8      	str	r0, [r7, #12]
 800459a:	60b9      	str	r1, [r7, #8]
 800459c:	607a      	str	r2, [r7, #4]
 800459e:	2300      	movs	r3, #0
 80045a0:	617b      	str	r3, [r7, #20]
 80045a2:	e00a      	b.n	80045ba <_read+0x28>
 80045a4:	f3af 8000 	nop.w
 80045a8:	4601      	mov	r1, r0
 80045aa:	68bb      	ldr	r3, [r7, #8]
 80045ac:	1c5a      	adds	r2, r3, #1
 80045ae:	60ba      	str	r2, [r7, #8]
 80045b0:	b2ca      	uxtb	r2, r1
 80045b2:	701a      	strb	r2, [r3, #0]
 80045b4:	697b      	ldr	r3, [r7, #20]
 80045b6:	3301      	adds	r3, #1
 80045b8:	617b      	str	r3, [r7, #20]
 80045ba:	697a      	ldr	r2, [r7, #20]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	429a      	cmp	r2, r3
 80045c0:	dbf0      	blt.n	80045a4 <_read+0x12>
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	4618      	mov	r0, r3
 80045c6:	3718      	adds	r7, #24
 80045c8:	46bd      	mov	sp, r7
 80045ca:	bd80      	pop	{r7, pc}

080045cc <_write>:
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b086      	sub	sp, #24
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	60f8      	str	r0, [r7, #12]
 80045d4:	60b9      	str	r1, [r7, #8]
 80045d6:	607a      	str	r2, [r7, #4]
 80045d8:	2300      	movs	r3, #0
 80045da:	617b      	str	r3, [r7, #20]
 80045dc:	e009      	b.n	80045f2 <_write+0x26>
 80045de:	68bb      	ldr	r3, [r7, #8]
 80045e0:	1c5a      	adds	r2, r3, #1
 80045e2:	60ba      	str	r2, [r7, #8]
 80045e4:	781b      	ldrb	r3, [r3, #0]
 80045e6:	4618      	mov	r0, r3
 80045e8:	f3af 8000 	nop.w
 80045ec:	697b      	ldr	r3, [r7, #20]
 80045ee:	3301      	adds	r3, #1
 80045f0:	617b      	str	r3, [r7, #20]
 80045f2:	697a      	ldr	r2, [r7, #20]
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	429a      	cmp	r2, r3
 80045f8:	dbf1      	blt.n	80045de <_write+0x12>
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	4618      	mov	r0, r3
 80045fe:	3718      	adds	r7, #24
 8004600:	46bd      	mov	sp, r7
 8004602:	bd80      	pop	{r7, pc}

08004604 <_close>:
 8004604:	b480      	push	{r7}
 8004606:	b083      	sub	sp, #12
 8004608:	af00      	add	r7, sp, #0
 800460a:	6078      	str	r0, [r7, #4]
 800460c:	f04f 33ff 	mov.w	r3, #4294967295
 8004610:	4618      	mov	r0, r3
 8004612:	370c      	adds	r7, #12
 8004614:	46bd      	mov	sp, r7
 8004616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800461a:	4770      	bx	lr

0800461c <_fstat>:
 800461c:	b480      	push	{r7}
 800461e:	b083      	sub	sp, #12
 8004620:	af00      	add	r7, sp, #0
 8004622:	6078      	str	r0, [r7, #4]
 8004624:	6039      	str	r1, [r7, #0]
 8004626:	683b      	ldr	r3, [r7, #0]
 8004628:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800462c:	605a      	str	r2, [r3, #4]
 800462e:	2300      	movs	r3, #0
 8004630:	4618      	mov	r0, r3
 8004632:	370c      	adds	r7, #12
 8004634:	46bd      	mov	sp, r7
 8004636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463a:	4770      	bx	lr

0800463c <_isatty>:
 800463c:	b480      	push	{r7}
 800463e:	b083      	sub	sp, #12
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
 8004644:	2301      	movs	r3, #1
 8004646:	4618      	mov	r0, r3
 8004648:	370c      	adds	r7, #12
 800464a:	46bd      	mov	sp, r7
 800464c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004650:	4770      	bx	lr

08004652 <_lseek>:
 8004652:	b480      	push	{r7}
 8004654:	b085      	sub	sp, #20
 8004656:	af00      	add	r7, sp, #0
 8004658:	60f8      	str	r0, [r7, #12]
 800465a:	60b9      	str	r1, [r7, #8]
 800465c:	607a      	str	r2, [r7, #4]
 800465e:	2300      	movs	r3, #0
 8004660:	4618      	mov	r0, r3
 8004662:	3714      	adds	r7, #20
 8004664:	46bd      	mov	sp, r7
 8004666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466a:	4770      	bx	lr

0800466c <_sbrk>:
 800466c:	b580      	push	{r7, lr}
 800466e:	b086      	sub	sp, #24
 8004670:	af00      	add	r7, sp, #0
 8004672:	6078      	str	r0, [r7, #4]
 8004674:	4a14      	ldr	r2, [pc, #80]	@ (80046c8 <_sbrk+0x5c>)
 8004676:	4b15      	ldr	r3, [pc, #84]	@ (80046cc <_sbrk+0x60>)
 8004678:	1ad3      	subs	r3, r2, r3
 800467a:	617b      	str	r3, [r7, #20]
 800467c:	697b      	ldr	r3, [r7, #20]
 800467e:	613b      	str	r3, [r7, #16]
 8004680:	4b13      	ldr	r3, [pc, #76]	@ (80046d0 <_sbrk+0x64>)
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	2b00      	cmp	r3, #0
 8004686:	d102      	bne.n	800468e <_sbrk+0x22>
 8004688:	4b11      	ldr	r3, [pc, #68]	@ (80046d0 <_sbrk+0x64>)
 800468a:	4a12      	ldr	r2, [pc, #72]	@ (80046d4 <_sbrk+0x68>)
 800468c:	601a      	str	r2, [r3, #0]
 800468e:	4b10      	ldr	r3, [pc, #64]	@ (80046d0 <_sbrk+0x64>)
 8004690:	681a      	ldr	r2, [r3, #0]
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	4413      	add	r3, r2
 8004696:	693a      	ldr	r2, [r7, #16]
 8004698:	429a      	cmp	r2, r3
 800469a:	d207      	bcs.n	80046ac <_sbrk+0x40>
 800469c:	f00d fcb8 	bl	8012010 <__errno>
 80046a0:	4603      	mov	r3, r0
 80046a2:	220c      	movs	r2, #12
 80046a4:	601a      	str	r2, [r3, #0]
 80046a6:	f04f 33ff 	mov.w	r3, #4294967295
 80046aa:	e009      	b.n	80046c0 <_sbrk+0x54>
 80046ac:	4b08      	ldr	r3, [pc, #32]	@ (80046d0 <_sbrk+0x64>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	60fb      	str	r3, [r7, #12]
 80046b2:	4b07      	ldr	r3, [pc, #28]	@ (80046d0 <_sbrk+0x64>)
 80046b4:	681a      	ldr	r2, [r3, #0]
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	4413      	add	r3, r2
 80046ba:	4a05      	ldr	r2, [pc, #20]	@ (80046d0 <_sbrk+0x64>)
 80046bc:	6013      	str	r3, [r2, #0]
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	4618      	mov	r0, r3
 80046c2:	3718      	adds	r7, #24
 80046c4:	46bd      	mov	sp, r7
 80046c6:	bd80      	pop	{r7, pc}
 80046c8:	20020000 	.word	0x20020000
 80046cc:	00000400 	.word	0x00000400
 80046d0:	20000bc8 	.word	0x20000bc8
 80046d4:	200026f0 	.word	0x200026f0

080046d8 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80046d8:	b480      	push	{r7}
 80046da:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80046dc:	4b06      	ldr	r3, [pc, #24]	@ (80046f8 <SystemInit+0x20>)
 80046de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80046e2:	4a05      	ldr	r2, [pc, #20]	@ (80046f8 <SystemInit+0x20>)
 80046e4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80046e8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80046ec:	bf00      	nop
 80046ee:	46bd      	mov	sp, r7
 80046f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f4:	4770      	bx	lr
 80046f6:	bf00      	nop
 80046f8:	e000ed00 	.word	0xe000ed00

080046fc <Reset_Handler>:
 80046fc:	480d      	ldr	r0, [pc, #52]	@ (8004734 <LoopForever+0x2>)
 80046fe:	4685      	mov	sp, r0
 8004700:	f7ff ffea 	bl	80046d8 <SystemInit>
 8004704:	480c      	ldr	r0, [pc, #48]	@ (8004738 <LoopForever+0x6>)
 8004706:	490d      	ldr	r1, [pc, #52]	@ (800473c <LoopForever+0xa>)
 8004708:	4a0d      	ldr	r2, [pc, #52]	@ (8004740 <LoopForever+0xe>)
 800470a:	2300      	movs	r3, #0
 800470c:	e002      	b.n	8004714 <LoopCopyDataInit>

0800470e <CopyDataInit>:
 800470e:	58d4      	ldr	r4, [r2, r3]
 8004710:	50c4      	str	r4, [r0, r3]
 8004712:	3304      	adds	r3, #4

08004714 <LoopCopyDataInit>:
 8004714:	18c4      	adds	r4, r0, r3
 8004716:	428c      	cmp	r4, r1
 8004718:	d3f9      	bcc.n	800470e <CopyDataInit>
 800471a:	4a0a      	ldr	r2, [pc, #40]	@ (8004744 <LoopForever+0x12>)
 800471c:	4c0a      	ldr	r4, [pc, #40]	@ (8004748 <LoopForever+0x16>)
 800471e:	2300      	movs	r3, #0
 8004720:	e001      	b.n	8004726 <LoopFillZerobss>

08004722 <FillZerobss>:
 8004722:	6013      	str	r3, [r2, #0]
 8004724:	3204      	adds	r2, #4

08004726 <LoopFillZerobss>:
 8004726:	42a2      	cmp	r2, r4
 8004728:	d3fb      	bcc.n	8004722 <FillZerobss>
 800472a:	f00d fc77 	bl	801201c <__libc_init_array>
 800472e:	f7fc fc83 	bl	8001038 <main>

08004732 <LoopForever>:
 8004732:	e7fe      	b.n	8004732 <LoopForever>
 8004734:	20020000 	.word	0x20020000
 8004738:	20000000 	.word	0x20000000
 800473c:	200003c8 	.word	0x200003c8
 8004740:	08017650 	.word	0x08017650
 8004744:	200003c8 	.word	0x200003c8
 8004748:	200026ec 	.word	0x200026ec

0800474c <ADC1_2_IRQHandler>:
 800474c:	e7fe      	b.n	800474c <ADC1_2_IRQHandler>

0800474e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800474e:	b580      	push	{r7, lr}
 8004750:	b082      	sub	sp, #8
 8004752:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8004754:	2300      	movs	r3, #0
 8004756:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004758:	2003      	movs	r0, #3
 800475a:	f001 ff03 	bl	8006564 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800475e:	2000      	movs	r0, #0
 8004760:	f000 f80e 	bl	8004780 <HAL_InitTick>
 8004764:	4603      	mov	r3, r0
 8004766:	2b00      	cmp	r3, #0
 8004768:	d002      	beq.n	8004770 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800476a:	2301      	movs	r3, #1
 800476c:	71fb      	strb	r3, [r7, #7]
 800476e:	e001      	b.n	8004774 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8004770:	f7ff f9dc 	bl	8003b2c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8004774:	79fb      	ldrb	r3, [r7, #7]

}
 8004776:	4618      	mov	r0, r3
 8004778:	3708      	adds	r7, #8
 800477a:	46bd      	mov	sp, r7
 800477c:	bd80      	pop	{r7, pc}
	...

08004780 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b084      	sub	sp, #16
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8004788:	2300      	movs	r3, #0
 800478a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800478c:	4b16      	ldr	r3, [pc, #88]	@ (80047e8 <HAL_InitTick+0x68>)
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	2b00      	cmp	r3, #0
 8004792:	d022      	beq.n	80047da <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8004794:	4b15      	ldr	r3, [pc, #84]	@ (80047ec <HAL_InitTick+0x6c>)
 8004796:	681a      	ldr	r2, [r3, #0]
 8004798:	4b13      	ldr	r3, [pc, #76]	@ (80047e8 <HAL_InitTick+0x68>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80047a0:	fbb1 f3f3 	udiv	r3, r1, r3
 80047a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80047a8:	4618      	mov	r0, r3
 80047aa:	f001 ff0e 	bl	80065ca <HAL_SYSTICK_Config>
 80047ae:	4603      	mov	r3, r0
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d10f      	bne.n	80047d4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2b0f      	cmp	r3, #15
 80047b8:	d809      	bhi.n	80047ce <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80047ba:	2200      	movs	r2, #0
 80047bc:	6879      	ldr	r1, [r7, #4]
 80047be:	f04f 30ff 	mov.w	r0, #4294967295
 80047c2:	f001 feda 	bl	800657a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80047c6:	4a0a      	ldr	r2, [pc, #40]	@ (80047f0 <HAL_InitTick+0x70>)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	6013      	str	r3, [r2, #0]
 80047cc:	e007      	b.n	80047de <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80047ce:	2301      	movs	r3, #1
 80047d0:	73fb      	strb	r3, [r7, #15]
 80047d2:	e004      	b.n	80047de <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80047d4:	2301      	movs	r3, #1
 80047d6:	73fb      	strb	r3, [r7, #15]
 80047d8:	e001      	b.n	80047de <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80047da:	2301      	movs	r3, #1
 80047dc:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80047de:	7bfb      	ldrb	r3, [r7, #15]
}
 80047e0:	4618      	mov	r0, r3
 80047e2:	3710      	adds	r7, #16
 80047e4:	46bd      	mov	sp, r7
 80047e6:	bd80      	pop	{r7, pc}
 80047e8:	20000070 	.word	0x20000070
 80047ec:	20000068 	.word	0x20000068
 80047f0:	2000006c 	.word	0x2000006c

080047f4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80047f4:	b480      	push	{r7}
 80047f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80047f8:	4b05      	ldr	r3, [pc, #20]	@ (8004810 <HAL_IncTick+0x1c>)
 80047fa:	681a      	ldr	r2, [r3, #0]
 80047fc:	4b05      	ldr	r3, [pc, #20]	@ (8004814 <HAL_IncTick+0x20>)
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	4413      	add	r3, r2
 8004802:	4a03      	ldr	r2, [pc, #12]	@ (8004810 <HAL_IncTick+0x1c>)
 8004804:	6013      	str	r3, [r2, #0]
}
 8004806:	bf00      	nop
 8004808:	46bd      	mov	sp, r7
 800480a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800480e:	4770      	bx	lr
 8004810:	20000bcc 	.word	0x20000bcc
 8004814:	20000070 	.word	0x20000070

08004818 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004818:	b480      	push	{r7}
 800481a:	af00      	add	r7, sp, #0
  return uwTick;
 800481c:	4b03      	ldr	r3, [pc, #12]	@ (800482c <HAL_GetTick+0x14>)
 800481e:	681b      	ldr	r3, [r3, #0]
}
 8004820:	4618      	mov	r0, r3
 8004822:	46bd      	mov	sp, r7
 8004824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004828:	4770      	bx	lr
 800482a:	bf00      	nop
 800482c:	20000bcc 	.word	0x20000bcc

08004830 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004830:	b580      	push	{r7, lr}
 8004832:	b084      	sub	sp, #16
 8004834:	af00      	add	r7, sp, #0
 8004836:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004838:	f7ff ffee 	bl	8004818 <HAL_GetTick>
 800483c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004848:	d004      	beq.n	8004854 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800484a:	4b09      	ldr	r3, [pc, #36]	@ (8004870 <HAL_Delay+0x40>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	68fa      	ldr	r2, [r7, #12]
 8004850:	4413      	add	r3, r2
 8004852:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004854:	bf00      	nop
 8004856:	f7ff ffdf 	bl	8004818 <HAL_GetTick>
 800485a:	4602      	mov	r2, r0
 800485c:	68bb      	ldr	r3, [r7, #8]
 800485e:	1ad3      	subs	r3, r2, r3
 8004860:	68fa      	ldr	r2, [r7, #12]
 8004862:	429a      	cmp	r2, r3
 8004864:	d8f7      	bhi.n	8004856 <HAL_Delay+0x26>
  {
  }
}
 8004866:	bf00      	nop
 8004868:	bf00      	nop
 800486a:	3710      	adds	r7, #16
 800486c:	46bd      	mov	sp, r7
 800486e:	bd80      	pop	{r7, pc}
 8004870:	20000070 	.word	0x20000070

08004874 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8004874:	b480      	push	{r7}
 8004876:	b083      	sub	sp, #12
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
 800487c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	689b      	ldr	r3, [r3, #8]
 8004882:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8004886:	683b      	ldr	r3, [r7, #0]
 8004888:	431a      	orrs	r2, r3
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	609a      	str	r2, [r3, #8]
}
 800488e:	bf00      	nop
 8004890:	370c      	adds	r7, #12
 8004892:	46bd      	mov	sp, r7
 8004894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004898:	4770      	bx	lr

0800489a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800489a:	b480      	push	{r7}
 800489c:	b083      	sub	sp, #12
 800489e:	af00      	add	r7, sp, #0
 80048a0:	6078      	str	r0, [r7, #4]
 80048a2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	689b      	ldr	r3, [r3, #8]
 80048a8:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	431a      	orrs	r2, r3
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	609a      	str	r2, [r3, #8]
}
 80048b4:	bf00      	nop
 80048b6:	370c      	adds	r7, #12
 80048b8:	46bd      	mov	sp, r7
 80048ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048be:	4770      	bx	lr

080048c0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80048c0:	b480      	push	{r7}
 80048c2:	b083      	sub	sp, #12
 80048c4:	af00      	add	r7, sp, #0
 80048c6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	689b      	ldr	r3, [r3, #8]
 80048cc:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80048d0:	4618      	mov	r0, r3
 80048d2:	370c      	adds	r7, #12
 80048d4:	46bd      	mov	sp, r7
 80048d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048da:	4770      	bx	lr

080048dc <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80048dc:	b480      	push	{r7}
 80048de:	b087      	sub	sp, #28
 80048e0:	af00      	add	r7, sp, #0
 80048e2:	60f8      	str	r0, [r7, #12]
 80048e4:	60b9      	str	r1, [r7, #8]
 80048e6:	607a      	str	r2, [r7, #4]
 80048e8:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	3360      	adds	r3, #96	@ 0x60
 80048ee:	461a      	mov	r2, r3
 80048f0:	68bb      	ldr	r3, [r7, #8]
 80048f2:	009b      	lsls	r3, r3, #2
 80048f4:	4413      	add	r3, r2
 80048f6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80048f8:	697b      	ldr	r3, [r7, #20]
 80048fa:	681a      	ldr	r2, [r3, #0]
 80048fc:	4b08      	ldr	r3, [pc, #32]	@ (8004920 <LL_ADC_SetOffset+0x44>)
 80048fe:	4013      	ands	r3, r2
 8004900:	687a      	ldr	r2, [r7, #4]
 8004902:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 8004906:	683a      	ldr	r2, [r7, #0]
 8004908:	430a      	orrs	r2, r1
 800490a:	4313      	orrs	r3, r2
 800490c:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004910:	697b      	ldr	r3, [r7, #20]
 8004912:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8004914:	bf00      	nop
 8004916:	371c      	adds	r7, #28
 8004918:	46bd      	mov	sp, r7
 800491a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491e:	4770      	bx	lr
 8004920:	03fff000 	.word	0x03fff000

08004924 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8004924:	b480      	push	{r7}
 8004926:	b085      	sub	sp, #20
 8004928:	af00      	add	r7, sp, #0
 800492a:	6078      	str	r0, [r7, #4]
 800492c:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	3360      	adds	r3, #96	@ 0x60
 8004932:	461a      	mov	r2, r3
 8004934:	683b      	ldr	r3, [r7, #0]
 8004936:	009b      	lsls	r3, r3, #2
 8004938:	4413      	add	r3, r2
 800493a:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 800493c:	68fb      	ldr	r3, [r7, #12]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8004944:	4618      	mov	r0, r3
 8004946:	3714      	adds	r7, #20
 8004948:	46bd      	mov	sp, r7
 800494a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494e:	4770      	bx	lr

08004950 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8004950:	b480      	push	{r7}
 8004952:	b087      	sub	sp, #28
 8004954:	af00      	add	r7, sp, #0
 8004956:	60f8      	str	r0, [r7, #12]
 8004958:	60b9      	str	r1, [r7, #8]
 800495a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	3360      	adds	r3, #96	@ 0x60
 8004960:	461a      	mov	r2, r3
 8004962:	68bb      	ldr	r3, [r7, #8]
 8004964:	009b      	lsls	r3, r3, #2
 8004966:	4413      	add	r3, r2
 8004968:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800496a:	697b      	ldr	r3, [r7, #20]
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	431a      	orrs	r2, r3
 8004976:	697b      	ldr	r3, [r7, #20]
 8004978:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800497a:	bf00      	nop
 800497c:	371c      	adds	r7, #28
 800497e:	46bd      	mov	sp, r7
 8004980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004984:	4770      	bx	lr

08004986 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8004986:	b480      	push	{r7}
 8004988:	b087      	sub	sp, #28
 800498a:	af00      	add	r7, sp, #0
 800498c:	60f8      	str	r0, [r7, #12]
 800498e:	60b9      	str	r1, [r7, #8]
 8004990:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	3360      	adds	r3, #96	@ 0x60
 8004996:	461a      	mov	r2, r3
 8004998:	68bb      	ldr	r3, [r7, #8]
 800499a:	009b      	lsls	r3, r3, #2
 800499c:	4413      	add	r3, r2
 800499e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80049a0:	697b      	ldr	r3, [r7, #20]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	431a      	orrs	r2, r3
 80049ac:	697b      	ldr	r3, [r7, #20]
 80049ae:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 80049b0:	bf00      	nop
 80049b2:	371c      	adds	r7, #28
 80049b4:	46bd      	mov	sp, r7
 80049b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ba:	4770      	bx	lr

080049bc <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 80049bc:	b480      	push	{r7}
 80049be:	b087      	sub	sp, #28
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	60f8      	str	r0, [r7, #12]
 80049c4:	60b9      	str	r1, [r7, #8]
 80049c6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80049c8:	68fb      	ldr	r3, [r7, #12]
 80049ca:	3360      	adds	r3, #96	@ 0x60
 80049cc:	461a      	mov	r2, r3
 80049ce:	68bb      	ldr	r3, [r7, #8]
 80049d0:	009b      	lsls	r3, r3, #2
 80049d2:	4413      	add	r3, r2
 80049d4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80049d6:	697b      	ldr	r3, [r7, #20]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	431a      	orrs	r2, r3
 80049e2:	697b      	ldr	r3, [r7, #20]
 80049e4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 80049e6:	bf00      	nop
 80049e8:	371c      	adds	r7, #28
 80049ea:	46bd      	mov	sp, r7
 80049ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f0:	4770      	bx	lr

080049f2 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 80049f2:	b480      	push	{r7}
 80049f4:	b083      	sub	sp, #12
 80049f6:	af00      	add	r7, sp, #0
 80049f8:	6078      	str	r0, [r7, #4]
 80049fa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	695b      	ldr	r3, [r3, #20]
 8004a00:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	431a      	orrs	r2, r3
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	615a      	str	r2, [r3, #20]
}
 8004a0c:	bf00      	nop
 8004a0e:	370c      	adds	r7, #12
 8004a10:	46bd      	mov	sp, r7
 8004a12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a16:	4770      	bx	lr

08004a18 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8004a18:	b480      	push	{r7}
 8004a1a:	b083      	sub	sp, #12
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	68db      	ldr	r3, [r3, #12]
 8004a24:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d101      	bne.n	8004a30 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	e000      	b.n	8004a32 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8004a30:	2300      	movs	r3, #0
}
 8004a32:	4618      	mov	r0, r3
 8004a34:	370c      	adds	r7, #12
 8004a36:	46bd      	mov	sp, r7
 8004a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3c:	4770      	bx	lr

08004a3e <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8004a3e:	b480      	push	{r7}
 8004a40:	b087      	sub	sp, #28
 8004a42:	af00      	add	r7, sp, #0
 8004a44:	60f8      	str	r0, [r7, #12]
 8004a46:	60b9      	str	r1, [r7, #8]
 8004a48:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	3330      	adds	r3, #48	@ 0x30
 8004a4e:	461a      	mov	r2, r3
 8004a50:	68bb      	ldr	r3, [r7, #8]
 8004a52:	0a1b      	lsrs	r3, r3, #8
 8004a54:	009b      	lsls	r3, r3, #2
 8004a56:	f003 030c 	and.w	r3, r3, #12
 8004a5a:	4413      	add	r3, r2
 8004a5c:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004a5e:	697b      	ldr	r3, [r7, #20]
 8004a60:	681a      	ldr	r2, [r3, #0]
 8004a62:	68bb      	ldr	r3, [r7, #8]
 8004a64:	f003 031f 	and.w	r3, r3, #31
 8004a68:	211f      	movs	r1, #31
 8004a6a:	fa01 f303 	lsl.w	r3, r1, r3
 8004a6e:	43db      	mvns	r3, r3
 8004a70:	401a      	ands	r2, r3
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	0e9b      	lsrs	r3, r3, #26
 8004a76:	f003 011f 	and.w	r1, r3, #31
 8004a7a:	68bb      	ldr	r3, [r7, #8]
 8004a7c:	f003 031f 	and.w	r3, r3, #31
 8004a80:	fa01 f303 	lsl.w	r3, r1, r3
 8004a84:	431a      	orrs	r2, r3
 8004a86:	697b      	ldr	r3, [r7, #20]
 8004a88:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8004a8a:	bf00      	nop
 8004a8c:	371c      	adds	r7, #28
 8004a8e:	46bd      	mov	sp, r7
 8004a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a94:	4770      	bx	lr

08004a96 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004a96:	b480      	push	{r7}
 8004a98:	b087      	sub	sp, #28
 8004a9a:	af00      	add	r7, sp, #0
 8004a9c:	60f8      	str	r0, [r7, #12]
 8004a9e:	60b9      	str	r1, [r7, #8]
 8004aa0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	3314      	adds	r3, #20
 8004aa6:	461a      	mov	r2, r3
 8004aa8:	68bb      	ldr	r3, [r7, #8]
 8004aaa:	0e5b      	lsrs	r3, r3, #25
 8004aac:	009b      	lsls	r3, r3, #2
 8004aae:	f003 0304 	and.w	r3, r3, #4
 8004ab2:	4413      	add	r3, r2
 8004ab4:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8004ab6:	697b      	ldr	r3, [r7, #20]
 8004ab8:	681a      	ldr	r2, [r3, #0]
 8004aba:	68bb      	ldr	r3, [r7, #8]
 8004abc:	0d1b      	lsrs	r3, r3, #20
 8004abe:	f003 031f 	and.w	r3, r3, #31
 8004ac2:	2107      	movs	r1, #7
 8004ac4:	fa01 f303 	lsl.w	r3, r1, r3
 8004ac8:	43db      	mvns	r3, r3
 8004aca:	401a      	ands	r2, r3
 8004acc:	68bb      	ldr	r3, [r7, #8]
 8004ace:	0d1b      	lsrs	r3, r3, #20
 8004ad0:	f003 031f 	and.w	r3, r3, #31
 8004ad4:	6879      	ldr	r1, [r7, #4]
 8004ad6:	fa01 f303 	lsl.w	r3, r1, r3
 8004ada:	431a      	orrs	r2, r3
 8004adc:	697b      	ldr	r3, [r7, #20]
 8004ade:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8004ae0:	bf00      	nop
 8004ae2:	371c      	adds	r7, #28
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aea:	4770      	bx	lr

08004aec <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8004aec:	b480      	push	{r7}
 8004aee:	b085      	sub	sp, #20
 8004af0:	af00      	add	r7, sp, #0
 8004af2:	60f8      	str	r0, [r7, #12]
 8004af4:	60b9      	str	r1, [r7, #8]
 8004af6:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8004afe:	68bb      	ldr	r3, [r7, #8]
 8004b00:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b04:	43db      	mvns	r3, r3
 8004b06:	401a      	ands	r2, r3
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	f003 0318 	and.w	r3, r3, #24
 8004b0e:	4908      	ldr	r1, [pc, #32]	@ (8004b30 <LL_ADC_SetChannelSingleDiff+0x44>)
 8004b10:	40d9      	lsrs	r1, r3
 8004b12:	68bb      	ldr	r3, [r7, #8]
 8004b14:	400b      	ands	r3, r1
 8004b16:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004b1a:	431a      	orrs	r2, r3
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8004b22:	bf00      	nop
 8004b24:	3714      	adds	r7, #20
 8004b26:	46bd      	mov	sp, r7
 8004b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2c:	4770      	bx	lr
 8004b2e:	bf00      	nop
 8004b30:	0007ffff 	.word	0x0007ffff

08004b34 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8004b34:	b480      	push	{r7}
 8004b36:	b083      	sub	sp, #12
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	689b      	ldr	r3, [r3, #8]
 8004b40:	f003 031f 	and.w	r3, r3, #31
}
 8004b44:	4618      	mov	r0, r3
 8004b46:	370c      	adds	r7, #12
 8004b48:	46bd      	mov	sp, r7
 8004b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4e:	4770      	bx	lr

08004b50 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8004b50:	b480      	push	{r7}
 8004b52:	b083      	sub	sp, #12
 8004b54:	af00      	add	r7, sp, #0
 8004b56:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	689b      	ldr	r3, [r3, #8]
 8004b5c:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8004b60:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004b64:	687a      	ldr	r2, [r7, #4]
 8004b66:	6093      	str	r3, [r2, #8]
}
 8004b68:	bf00      	nop
 8004b6a:	370c      	adds	r7, #12
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b72:	4770      	bx	lr

08004b74 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8004b74:	b480      	push	{r7}
 8004b76:	b083      	sub	sp, #12
 8004b78:	af00      	add	r7, sp, #0
 8004b7a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	689b      	ldr	r3, [r3, #8]
 8004b80:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004b84:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004b88:	d101      	bne.n	8004b8e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8004b8a:	2301      	movs	r3, #1
 8004b8c:	e000      	b.n	8004b90 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8004b8e:	2300      	movs	r3, #0
}
 8004b90:	4618      	mov	r0, r3
 8004b92:	370c      	adds	r7, #12
 8004b94:	46bd      	mov	sp, r7
 8004b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9a:	4770      	bx	lr

08004b9c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	b083      	sub	sp, #12
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	689b      	ldr	r3, [r3, #8]
 8004ba8:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8004bac:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004bb0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8004bb8:	bf00      	nop
 8004bba:	370c      	adds	r7, #12
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc2:	4770      	bx	lr

08004bc4 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8004bc4:	b480      	push	{r7}
 8004bc6:	b083      	sub	sp, #12
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	689b      	ldr	r3, [r3, #8]
 8004bd0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004bd4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004bd8:	d101      	bne.n	8004bde <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8004bda:	2301      	movs	r3, #1
 8004bdc:	e000      	b.n	8004be0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8004bde:	2300      	movs	r3, #0
}
 8004be0:	4618      	mov	r0, r3
 8004be2:	370c      	adds	r7, #12
 8004be4:	46bd      	mov	sp, r7
 8004be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bea:	4770      	bx	lr

08004bec <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8004bec:	b480      	push	{r7}
 8004bee:	b083      	sub	sp, #12
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	689b      	ldr	r3, [r3, #8]
 8004bf8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004bfc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004c00:	f043 0201 	orr.w	r2, r3, #1
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8004c08:	bf00      	nop
 8004c0a:	370c      	adds	r7, #12
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c12:	4770      	bx	lr

08004c14 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8004c14:	b480      	push	{r7}
 8004c16:	b083      	sub	sp, #12
 8004c18:	af00      	add	r7, sp, #0
 8004c1a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	689b      	ldr	r3, [r3, #8]
 8004c20:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004c24:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004c28:	f043 0202 	orr.w	r2, r3, #2
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8004c30:	bf00      	nop
 8004c32:	370c      	adds	r7, #12
 8004c34:	46bd      	mov	sp, r7
 8004c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3a:	4770      	bx	lr

08004c3c <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8004c3c:	b480      	push	{r7}
 8004c3e:	b083      	sub	sp, #12
 8004c40:	af00      	add	r7, sp, #0
 8004c42:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	689b      	ldr	r3, [r3, #8]
 8004c48:	f003 0301 	and.w	r3, r3, #1
 8004c4c:	2b01      	cmp	r3, #1
 8004c4e:	d101      	bne.n	8004c54 <LL_ADC_IsEnabled+0x18>
 8004c50:	2301      	movs	r3, #1
 8004c52:	e000      	b.n	8004c56 <LL_ADC_IsEnabled+0x1a>
 8004c54:	2300      	movs	r3, #0
}
 8004c56:	4618      	mov	r0, r3
 8004c58:	370c      	adds	r7, #12
 8004c5a:	46bd      	mov	sp, r7
 8004c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c60:	4770      	bx	lr

08004c62 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8004c62:	b480      	push	{r7}
 8004c64:	b083      	sub	sp, #12
 8004c66:	af00      	add	r7, sp, #0
 8004c68:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	689b      	ldr	r3, [r3, #8]
 8004c6e:	f003 0302 	and.w	r3, r3, #2
 8004c72:	2b02      	cmp	r3, #2
 8004c74:	d101      	bne.n	8004c7a <LL_ADC_IsDisableOngoing+0x18>
 8004c76:	2301      	movs	r3, #1
 8004c78:	e000      	b.n	8004c7c <LL_ADC_IsDisableOngoing+0x1a>
 8004c7a:	2300      	movs	r3, #0
}
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	370c      	adds	r7, #12
 8004c80:	46bd      	mov	sp, r7
 8004c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c86:	4770      	bx	lr

08004c88 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8004c88:	b480      	push	{r7}
 8004c8a:	b083      	sub	sp, #12
 8004c8c:	af00      	add	r7, sp, #0
 8004c8e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	689b      	ldr	r3, [r3, #8]
 8004c94:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8004c98:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004c9c:	f043 0204 	orr.w	r2, r3, #4
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004ca4:	bf00      	nop
 8004ca6:	370c      	adds	r7, #12
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cae:	4770      	bx	lr

08004cb0 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004cb0:	b480      	push	{r7}
 8004cb2:	b083      	sub	sp, #12
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	689b      	ldr	r3, [r3, #8]
 8004cbc:	f003 0304 	and.w	r3, r3, #4
 8004cc0:	2b04      	cmp	r3, #4
 8004cc2:	d101      	bne.n	8004cc8 <LL_ADC_REG_IsConversionOngoing+0x18>
 8004cc4:	2301      	movs	r3, #1
 8004cc6:	e000      	b.n	8004cca <LL_ADC_REG_IsConversionOngoing+0x1a>
 8004cc8:	2300      	movs	r3, #0
}
 8004cca:	4618      	mov	r0, r3
 8004ccc:	370c      	adds	r7, #12
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd4:	4770      	bx	lr

08004cd6 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8004cd6:	b480      	push	{r7}
 8004cd8:	b083      	sub	sp, #12
 8004cda:	af00      	add	r7, sp, #0
 8004cdc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	689b      	ldr	r3, [r3, #8]
 8004ce2:	f003 0308 	and.w	r3, r3, #8
 8004ce6:	2b08      	cmp	r3, #8
 8004ce8:	d101      	bne.n	8004cee <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004cea:	2301      	movs	r3, #1
 8004cec:	e000      	b.n	8004cf0 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8004cee:	2300      	movs	r3, #0
}
 8004cf0:	4618      	mov	r0, r3
 8004cf2:	370c      	adds	r7, #12
 8004cf4:	46bd      	mov	sp, r7
 8004cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cfa:	4770      	bx	lr

08004cfc <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004cfc:	b590      	push	{r4, r7, lr}
 8004cfe:	b089      	sub	sp, #36	@ 0x24
 8004d00:	af00      	add	r7, sp, #0
 8004d02:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004d04:	2300      	movs	r3, #0
 8004d06:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8004d08:	2300      	movs	r3, #0
 8004d0a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d101      	bne.n	8004d16 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8004d12:	2301      	movs	r3, #1
 8004d14:	e1a9      	b.n	800506a <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	695b      	ldr	r3, [r3, #20]
 8004d1a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d109      	bne.n	8004d38 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004d24:	6878      	ldr	r0, [r7, #4]
 8004d26:	f7fe ff25 	bl	8003b74 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2200      	movs	r2, #0
 8004d34:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4618      	mov	r0, r3
 8004d3e:	f7ff ff19 	bl	8004b74 <LL_ADC_IsDeepPowerDownEnabled>
 8004d42:	4603      	mov	r3, r0
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d004      	beq.n	8004d52 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	4618      	mov	r0, r3
 8004d4e:	f7ff feff 	bl	8004b50 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	4618      	mov	r0, r3
 8004d58:	f7ff ff34 	bl	8004bc4 <LL_ADC_IsInternalRegulatorEnabled>
 8004d5c:	4603      	mov	r3, r0
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d115      	bne.n	8004d8e <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	4618      	mov	r0, r3
 8004d68:	f7ff ff18 	bl	8004b9c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004d6c:	4b9c      	ldr	r3, [pc, #624]	@ (8004fe0 <HAL_ADC_Init+0x2e4>)
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	099b      	lsrs	r3, r3, #6
 8004d72:	4a9c      	ldr	r2, [pc, #624]	@ (8004fe4 <HAL_ADC_Init+0x2e8>)
 8004d74:	fba2 2303 	umull	r2, r3, r2, r3
 8004d78:	099b      	lsrs	r3, r3, #6
 8004d7a:	3301      	adds	r3, #1
 8004d7c:	005b      	lsls	r3, r3, #1
 8004d7e:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004d80:	e002      	b.n	8004d88 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	3b01      	subs	r3, #1
 8004d86:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	2b00      	cmp	r3, #0
 8004d8c:	d1f9      	bne.n	8004d82 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4618      	mov	r0, r3
 8004d94:	f7ff ff16 	bl	8004bc4 <LL_ADC_IsInternalRegulatorEnabled>
 8004d98:	4603      	mov	r3, r0
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d10d      	bne.n	8004dba <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004da2:	f043 0210 	orr.w	r2, r3, #16
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004dae:	f043 0201 	orr.w	r2, r3, #1
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 8004db6:	2301      	movs	r3, #1
 8004db8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	f7ff ff76 	bl	8004cb0 <LL_ADC_REG_IsConversionOngoing>
 8004dc4:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004dca:	f003 0310 	and.w	r3, r3, #16
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	f040 8142 	bne.w	8005058 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8004dd4:	697b      	ldr	r3, [r7, #20]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	f040 813e 	bne.w	8005058 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004de0:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8004de4:	f043 0202 	orr.w	r2, r3, #2
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	4618      	mov	r0, r3
 8004df2:	f7ff ff23 	bl	8004c3c <LL_ADC_IsEnabled>
 8004df6:	4603      	mov	r3, r0
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d141      	bne.n	8004e80 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004e04:	d004      	beq.n	8004e10 <HAL_ADC_Init+0x114>
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	4a77      	ldr	r2, [pc, #476]	@ (8004fe8 <HAL_ADC_Init+0x2ec>)
 8004e0c:	4293      	cmp	r3, r2
 8004e0e:	d10f      	bne.n	8004e30 <HAL_ADC_Init+0x134>
 8004e10:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8004e14:	f7ff ff12 	bl	8004c3c <LL_ADC_IsEnabled>
 8004e18:	4604      	mov	r4, r0
 8004e1a:	4873      	ldr	r0, [pc, #460]	@ (8004fe8 <HAL_ADC_Init+0x2ec>)
 8004e1c:	f7ff ff0e 	bl	8004c3c <LL_ADC_IsEnabled>
 8004e20:	4603      	mov	r3, r0
 8004e22:	4323      	orrs	r3, r4
 8004e24:	2b00      	cmp	r3, #0
 8004e26:	bf0c      	ite	eq
 8004e28:	2301      	moveq	r3, #1
 8004e2a:	2300      	movne	r3, #0
 8004e2c:	b2db      	uxtb	r3, r3
 8004e2e:	e012      	b.n	8004e56 <HAL_ADC_Init+0x15a>
 8004e30:	486e      	ldr	r0, [pc, #440]	@ (8004fec <HAL_ADC_Init+0x2f0>)
 8004e32:	f7ff ff03 	bl	8004c3c <LL_ADC_IsEnabled>
 8004e36:	4604      	mov	r4, r0
 8004e38:	486d      	ldr	r0, [pc, #436]	@ (8004ff0 <HAL_ADC_Init+0x2f4>)
 8004e3a:	f7ff feff 	bl	8004c3c <LL_ADC_IsEnabled>
 8004e3e:	4603      	mov	r3, r0
 8004e40:	431c      	orrs	r4, r3
 8004e42:	486c      	ldr	r0, [pc, #432]	@ (8004ff4 <HAL_ADC_Init+0x2f8>)
 8004e44:	f7ff fefa 	bl	8004c3c <LL_ADC_IsEnabled>
 8004e48:	4603      	mov	r3, r0
 8004e4a:	4323      	orrs	r3, r4
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	bf0c      	ite	eq
 8004e50:	2301      	moveq	r3, #1
 8004e52:	2300      	movne	r3, #0
 8004e54:	b2db      	uxtb	r3, r3
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d012      	beq.n	8004e80 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004e62:	d004      	beq.n	8004e6e <HAL_ADC_Init+0x172>
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	681b      	ldr	r3, [r3, #0]
 8004e68:	4a5f      	ldr	r2, [pc, #380]	@ (8004fe8 <HAL_ADC_Init+0x2ec>)
 8004e6a:	4293      	cmp	r3, r2
 8004e6c:	d101      	bne.n	8004e72 <HAL_ADC_Init+0x176>
 8004e6e:	4a62      	ldr	r2, [pc, #392]	@ (8004ff8 <HAL_ADC_Init+0x2fc>)
 8004e70:	e000      	b.n	8004e74 <HAL_ADC_Init+0x178>
 8004e72:	4a62      	ldr	r2, [pc, #392]	@ (8004ffc <HAL_ADC_Init+0x300>)
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	685b      	ldr	r3, [r3, #4]
 8004e78:	4619      	mov	r1, r3
 8004e7a:	4610      	mov	r0, r2
 8004e7c:	f7ff fcfa 	bl	8004874 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	7f5b      	ldrb	r3, [r3, #29]
 8004e84:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004e8a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8004e90:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8004e96:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004e9e:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004ea0:	4313      	orrs	r3, r2
 8004ea2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8004eaa:	2b01      	cmp	r3, #1
 8004eac:	d106      	bne.n	8004ebc <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eb2:	3b01      	subs	r3, #1
 8004eb4:	045b      	lsls	r3, r3, #17
 8004eb6:	69ba      	ldr	r2, [r7, #24]
 8004eb8:	4313      	orrs	r3, r2
 8004eba:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ec0:	2b00      	cmp	r3, #0
 8004ec2:	d009      	beq.n	8004ed8 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ec8:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ed0:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004ed2:	69ba      	ldr	r2, [r7, #24]
 8004ed4:	4313      	orrs	r3, r2
 8004ed6:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	68da      	ldr	r2, [r3, #12]
 8004ede:	4b48      	ldr	r3, [pc, #288]	@ (8005000 <HAL_ADC_Init+0x304>)
 8004ee0:	4013      	ands	r3, r2
 8004ee2:	687a      	ldr	r2, [r7, #4]
 8004ee4:	6812      	ldr	r2, [r2, #0]
 8004ee6:	69b9      	ldr	r1, [r7, #24]
 8004ee8:	430b      	orrs	r3, r1
 8004eea:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	691b      	ldr	r3, [r3, #16]
 8004ef2:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	430a      	orrs	r2, r1
 8004f00:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	681b      	ldr	r3, [r3, #0]
 8004f06:	4618      	mov	r0, r3
 8004f08:	f7ff fee5 	bl	8004cd6 <LL_ADC_INJ_IsConversionOngoing>
 8004f0c:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004f0e:	697b      	ldr	r3, [r7, #20]
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d17f      	bne.n	8005014 <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004f14:	693b      	ldr	r3, [r7, #16]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d17c      	bne.n	8005014 <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004f1e:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8004f26:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8004f28:	4313      	orrs	r3, r2
 8004f2a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	68db      	ldr	r3, [r3, #12]
 8004f32:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004f36:	f023 0302 	bic.w	r3, r3, #2
 8004f3a:	687a      	ldr	r2, [r7, #4]
 8004f3c:	6812      	ldr	r2, [r2, #0]
 8004f3e:	69b9      	ldr	r1, [r7, #24]
 8004f40:	430b      	orrs	r3, r1
 8004f42:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	691b      	ldr	r3, [r3, #16]
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d017      	beq.n	8004f7c <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	691a      	ldr	r2, [r3, #16]
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8004f5a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004f64:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004f68:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004f6c:	687a      	ldr	r2, [r7, #4]
 8004f6e:	6911      	ldr	r1, [r2, #16]
 8004f70:	687a      	ldr	r2, [r7, #4]
 8004f72:	6812      	ldr	r2, [r2, #0]
 8004f74:	430b      	orrs	r3, r1
 8004f76:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 8004f7a:	e013      	b.n	8004fa4 <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	691a      	ldr	r2, [r3, #16]
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8004f8a:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004f94:	687a      	ldr	r2, [r7, #4]
 8004f96:	6812      	ldr	r2, [r2, #0]
 8004f98:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8004f9c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004fa0:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004faa:	2b01      	cmp	r3, #1
 8004fac:	d12a      	bne.n	8005004 <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	681b      	ldr	r3, [r3, #0]
 8004fb2:	691b      	ldr	r3, [r3, #16]
 8004fb4:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8004fb8:	f023 0304 	bic.w	r3, r3, #4
 8004fbc:	687a      	ldr	r2, [r7, #4]
 8004fbe:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 8004fc0:	687a      	ldr	r2, [r7, #4]
 8004fc2:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8004fc4:	4311      	orrs	r1, r2
 8004fc6:	687a      	ldr	r2, [r7, #4]
 8004fc8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8004fca:	4311      	orrs	r1, r2
 8004fcc:	687a      	ldr	r2, [r7, #4]
 8004fce:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8004fd0:	430a      	orrs	r2, r1
 8004fd2:	431a      	orrs	r2, r3
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f042 0201 	orr.w	r2, r2, #1
 8004fdc:	611a      	str	r2, [r3, #16]
 8004fde:	e019      	b.n	8005014 <HAL_ADC_Init+0x318>
 8004fe0:	20000068 	.word	0x20000068
 8004fe4:	053e2d63 	.word	0x053e2d63
 8004fe8:	50000100 	.word	0x50000100
 8004fec:	50000400 	.word	0x50000400
 8004ff0:	50000500 	.word	0x50000500
 8004ff4:	50000600 	.word	0x50000600
 8004ff8:	50000300 	.word	0x50000300
 8004ffc:	50000700 	.word	0x50000700
 8005000:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	691a      	ldr	r2, [r3, #16]
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	f022 0201 	bic.w	r2, r2, #1
 8005012:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	695b      	ldr	r3, [r3, #20]
 8005018:	2b01      	cmp	r3, #1
 800501a:	d10c      	bne.n	8005036 <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005022:	f023 010f 	bic.w	r1, r3, #15
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6a1b      	ldr	r3, [r3, #32]
 800502a:	1e5a      	subs	r2, r3, #1
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	430a      	orrs	r2, r1
 8005032:	631a      	str	r2, [r3, #48]	@ 0x30
 8005034:	e007      	b.n	8005046 <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f022 020f 	bic.w	r2, r2, #15
 8005044:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800504a:	f023 0303 	bic.w	r3, r3, #3
 800504e:	f043 0201 	orr.w	r2, r3, #1
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005056:	e007      	b.n	8005068 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800505c:	f043 0210 	orr.w	r2, r3, #16
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005064:	2301      	movs	r3, #1
 8005066:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005068:	7ffb      	ldrb	r3, [r7, #31]
}
 800506a:	4618      	mov	r0, r3
 800506c:	3724      	adds	r7, #36	@ 0x24
 800506e:	46bd      	mov	sp, r7
 8005070:	bd90      	pop	{r4, r7, pc}
 8005072:	bf00      	nop

08005074 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8005074:	b580      	push	{r7, lr}
 8005076:	b086      	sub	sp, #24
 8005078:	af00      	add	r7, sp, #0
 800507a:	60f8      	str	r0, [r7, #12]
 800507c:	60b9      	str	r1, [r7, #8]
 800507e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005088:	d004      	beq.n	8005094 <HAL_ADC_Start_DMA+0x20>
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	4a5a      	ldr	r2, [pc, #360]	@ (80051f8 <HAL_ADC_Start_DMA+0x184>)
 8005090:	4293      	cmp	r3, r2
 8005092:	d101      	bne.n	8005098 <HAL_ADC_Start_DMA+0x24>
 8005094:	4b59      	ldr	r3, [pc, #356]	@ (80051fc <HAL_ADC_Start_DMA+0x188>)
 8005096:	e000      	b.n	800509a <HAL_ADC_Start_DMA+0x26>
 8005098:	4b59      	ldr	r3, [pc, #356]	@ (8005200 <HAL_ADC_Start_DMA+0x18c>)
 800509a:	4618      	mov	r0, r3
 800509c:	f7ff fd4a 	bl	8004b34 <LL_ADC_GetMultimode>
 80050a0:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	681b      	ldr	r3, [r3, #0]
 80050a6:	4618      	mov	r0, r3
 80050a8:	f7ff fe02 	bl	8004cb0 <LL_ADC_REG_IsConversionOngoing>
 80050ac:	4603      	mov	r3, r0
 80050ae:	2b00      	cmp	r3, #0
 80050b0:	f040 809b 	bne.w	80051ea <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80050ba:	2b01      	cmp	r3, #1
 80050bc:	d101      	bne.n	80050c2 <HAL_ADC_Start_DMA+0x4e>
 80050be:	2302      	movs	r3, #2
 80050c0:	e096      	b.n	80051f0 <HAL_ADC_Start_DMA+0x17c>
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	2201      	movs	r2, #1
 80050c6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	4a4d      	ldr	r2, [pc, #308]	@ (8005204 <HAL_ADC_Start_DMA+0x190>)
 80050d0:	4293      	cmp	r3, r2
 80050d2:	d008      	beq.n	80050e6 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80050d4:	693b      	ldr	r3, [r7, #16]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d005      	beq.n	80050e6 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 80050da:	693b      	ldr	r3, [r7, #16]
 80050dc:	2b05      	cmp	r3, #5
 80050de:	d002      	beq.n	80050e6 <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 80050e0:	693b      	ldr	r3, [r7, #16]
 80050e2:	2b09      	cmp	r3, #9
 80050e4:	d17a      	bne.n	80051dc <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80050e6:	68f8      	ldr	r0, [r7, #12]
 80050e8:	f000 fcec 	bl	8005ac4 <ADC_Enable>
 80050ec:	4603      	mov	r3, r0
 80050ee:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80050f0:	7dfb      	ldrb	r3, [r7, #23]
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d16d      	bne.n	80051d2 <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80050fa:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80050fe:	f023 0301 	bic.w	r3, r3, #1
 8005102:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	4a3a      	ldr	r2, [pc, #232]	@ (80051f8 <HAL_ADC_Start_DMA+0x184>)
 8005110:	4293      	cmp	r3, r2
 8005112:	d009      	beq.n	8005128 <HAL_ADC_Start_DMA+0xb4>
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	4a3b      	ldr	r2, [pc, #236]	@ (8005208 <HAL_ADC_Start_DMA+0x194>)
 800511a:	4293      	cmp	r3, r2
 800511c:	d002      	beq.n	8005124 <HAL_ADC_Start_DMA+0xb0>
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	e003      	b.n	800512c <HAL_ADC_Start_DMA+0xb8>
 8005124:	4b39      	ldr	r3, [pc, #228]	@ (800520c <HAL_ADC_Start_DMA+0x198>)
 8005126:	e001      	b.n	800512c <HAL_ADC_Start_DMA+0xb8>
 8005128:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 800512c:	68fa      	ldr	r2, [r7, #12]
 800512e:	6812      	ldr	r2, [r2, #0]
 8005130:	4293      	cmp	r3, r2
 8005132:	d002      	beq.n	800513a <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005134:	693b      	ldr	r3, [r7, #16]
 8005136:	2b00      	cmp	r3, #0
 8005138:	d105      	bne.n	8005146 <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800513e:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800514a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800514e:	2b00      	cmp	r3, #0
 8005150:	d006      	beq.n	8005160 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005156:	f023 0206 	bic.w	r2, r3, #6
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	661a      	str	r2, [r3, #96]	@ 0x60
 800515e:	e002      	b.n	8005166 <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	2200      	movs	r2, #0
 8005164:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800516a:	4a29      	ldr	r2, [pc, #164]	@ (8005210 <HAL_ADC_Start_DMA+0x19c>)
 800516c:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800516e:	68fb      	ldr	r3, [r7, #12]
 8005170:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005172:	4a28      	ldr	r2, [pc, #160]	@ (8005214 <HAL_ADC_Start_DMA+0x1a0>)
 8005174:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005176:	68fb      	ldr	r3, [r7, #12]
 8005178:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800517a:	4a27      	ldr	r2, [pc, #156]	@ (8005218 <HAL_ADC_Start_DMA+0x1a4>)
 800517c:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	221c      	movs	r2, #28
 8005184:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	2200      	movs	r2, #0
 800518a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	685a      	ldr	r2, [r3, #4]
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	f042 0210 	orr.w	r2, r2, #16
 800519c:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800519e:	68fb      	ldr	r3, [r7, #12]
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	68da      	ldr	r2, [r3, #12]
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	f042 0201 	orr.w	r2, r2, #1
 80051ac:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	3340      	adds	r3, #64	@ 0x40
 80051b8:	4619      	mov	r1, r3
 80051ba:	68ba      	ldr	r2, [r7, #8]
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	f001 fd97 	bl	8006cf0 <HAL_DMA_Start_IT>
 80051c2:	4603      	mov	r3, r0
 80051c4:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	4618      	mov	r0, r3
 80051cc:	f7ff fd5c 	bl	8004c88 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 80051d0:	e00d      	b.n	80051ee <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80051d2:	68fb      	ldr	r3, [r7, #12]
 80051d4:	2200      	movs	r2, #0
 80051d6:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 80051da:	e008      	b.n	80051ee <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 80051dc:	2301      	movs	r3, #1
 80051de:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80051e0:	68fb      	ldr	r3, [r7, #12]
 80051e2:	2200      	movs	r2, #0
 80051e4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 80051e8:	e001      	b.n	80051ee <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80051ea:	2302      	movs	r3, #2
 80051ec:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 80051ee:	7dfb      	ldrb	r3, [r7, #23]
}
 80051f0:	4618      	mov	r0, r3
 80051f2:	3718      	adds	r7, #24
 80051f4:	46bd      	mov	sp, r7
 80051f6:	bd80      	pop	{r7, pc}
 80051f8:	50000100 	.word	0x50000100
 80051fc:	50000300 	.word	0x50000300
 8005200:	50000700 	.word	0x50000700
 8005204:	50000600 	.word	0x50000600
 8005208:	50000500 	.word	0x50000500
 800520c:	50000400 	.word	0x50000400
 8005210:	08005caf 	.word	0x08005caf
 8005214:	08005d87 	.word	0x08005d87
 8005218:	08005da3 	.word	0x08005da3

0800521c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800521c:	b480      	push	{r7}
 800521e:	b083      	sub	sp, #12
 8005220:	af00      	add	r7, sp, #0
 8005222:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8005224:	bf00      	nop
 8005226:	370c      	adds	r7, #12
 8005228:	46bd      	mov	sp, r7
 800522a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800522e:	4770      	bx	lr

08005230 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005230:	b480      	push	{r7}
 8005232:	b083      	sub	sp, #12
 8005234:	af00      	add	r7, sp, #0
 8005236:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8005238:	bf00      	nop
 800523a:	370c      	adds	r7, #12
 800523c:	46bd      	mov	sp, r7
 800523e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005242:	4770      	bx	lr

08005244 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8005244:	b580      	push	{r7, lr}
 8005246:	b0b6      	sub	sp, #216	@ 0xd8
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
 800524c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800524e:	2300      	movs	r3, #0
 8005250:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8005254:	2300      	movs	r3, #0
 8005256:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 800525e:	2b01      	cmp	r3, #1
 8005260:	d102      	bne.n	8005268 <HAL_ADC_ConfigChannel+0x24>
 8005262:	2302      	movs	r3, #2
 8005264:	f000 bc13 	b.w	8005a8e <HAL_ADC_ConfigChannel+0x84a>
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	2201      	movs	r2, #1
 800526c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4618      	mov	r0, r3
 8005276:	f7ff fd1b 	bl	8004cb0 <LL_ADC_REG_IsConversionOngoing>
 800527a:	4603      	mov	r3, r0
 800527c:	2b00      	cmp	r3, #0
 800527e:	f040 83f3 	bne.w	8005a68 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	6818      	ldr	r0, [r3, #0]
 8005286:	683b      	ldr	r3, [r7, #0]
 8005288:	6859      	ldr	r1, [r3, #4]
 800528a:	683b      	ldr	r3, [r7, #0]
 800528c:	681b      	ldr	r3, [r3, #0]
 800528e:	461a      	mov	r2, r3
 8005290:	f7ff fbd5 	bl	8004a3e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	4618      	mov	r0, r3
 800529a:	f7ff fd09 	bl	8004cb0 <LL_ADC_REG_IsConversionOngoing>
 800529e:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	4618      	mov	r0, r3
 80052a8:	f7ff fd15 	bl	8004cd6 <LL_ADC_INJ_IsConversionOngoing>
 80052ac:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80052b0:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 80052b4:	2b00      	cmp	r3, #0
 80052b6:	f040 81d9 	bne.w	800566c <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80052ba:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 80052be:	2b00      	cmp	r3, #0
 80052c0:	f040 81d4 	bne.w	800566c <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 80052c4:	683b      	ldr	r3, [r7, #0]
 80052c6:	689b      	ldr	r3, [r3, #8]
 80052c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80052cc:	d10f      	bne.n	80052ee <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6818      	ldr	r0, [r3, #0]
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	681b      	ldr	r3, [r3, #0]
 80052d6:	2200      	movs	r2, #0
 80052d8:	4619      	mov	r1, r3
 80052da:	f7ff fbdc 	bl	8004a96 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80052e6:	4618      	mov	r0, r3
 80052e8:	f7ff fb83 	bl	80049f2 <LL_ADC_SetSamplingTimeCommonConfig>
 80052ec:	e00e      	b.n	800530c <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6818      	ldr	r0, [r3, #0]
 80052f2:	683b      	ldr	r3, [r7, #0]
 80052f4:	6819      	ldr	r1, [r3, #0]
 80052f6:	683b      	ldr	r3, [r7, #0]
 80052f8:	689b      	ldr	r3, [r3, #8]
 80052fa:	461a      	mov	r2, r3
 80052fc:	f7ff fbcb 	bl	8004a96 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	2100      	movs	r1, #0
 8005306:	4618      	mov	r0, r3
 8005308:	f7ff fb73 	bl	80049f2 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 800530c:	683b      	ldr	r3, [r7, #0]
 800530e:	695a      	ldr	r2, [r3, #20]
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	68db      	ldr	r3, [r3, #12]
 8005316:	08db      	lsrs	r3, r3, #3
 8005318:	f003 0303 	and.w	r3, r3, #3
 800531c:	005b      	lsls	r3, r3, #1
 800531e:	fa02 f303 	lsl.w	r3, r2, r3
 8005322:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005326:	683b      	ldr	r3, [r7, #0]
 8005328:	691b      	ldr	r3, [r3, #16]
 800532a:	2b04      	cmp	r3, #4
 800532c:	d022      	beq.n	8005374 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	6818      	ldr	r0, [r3, #0]
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	6919      	ldr	r1, [r3, #16]
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	681a      	ldr	r2, [r3, #0]
 800533a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800533e:	f7ff facd 	bl	80048dc <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	6818      	ldr	r0, [r3, #0]
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	6919      	ldr	r1, [r3, #16]
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	699b      	ldr	r3, [r3, #24]
 800534e:	461a      	mov	r2, r3
 8005350:	f7ff fb19 	bl	8004986 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6818      	ldr	r0, [r3, #0]
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8005360:	2b01      	cmp	r3, #1
 8005362:	d102      	bne.n	800536a <HAL_ADC_ConfigChannel+0x126>
 8005364:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005368:	e000      	b.n	800536c <HAL_ADC_ConfigChannel+0x128>
 800536a:	2300      	movs	r3, #0
 800536c:	461a      	mov	r2, r3
 800536e:	f7ff fb25 	bl	80049bc <LL_ADC_SetOffsetSaturation>
 8005372:	e17b      	b.n	800566c <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	2100      	movs	r1, #0
 800537a:	4618      	mov	r0, r3
 800537c:	f7ff fad2 	bl	8004924 <LL_ADC_GetOffsetChannel>
 8005380:	4603      	mov	r3, r0
 8005382:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005386:	2b00      	cmp	r3, #0
 8005388:	d10a      	bne.n	80053a0 <HAL_ADC_ConfigChannel+0x15c>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	2100      	movs	r1, #0
 8005390:	4618      	mov	r0, r3
 8005392:	f7ff fac7 	bl	8004924 <LL_ADC_GetOffsetChannel>
 8005396:	4603      	mov	r3, r0
 8005398:	0e9b      	lsrs	r3, r3, #26
 800539a:	f003 021f 	and.w	r2, r3, #31
 800539e:	e01e      	b.n	80053de <HAL_ADC_ConfigChannel+0x19a>
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	2100      	movs	r1, #0
 80053a6:	4618      	mov	r0, r3
 80053a8:	f7ff fabc 	bl	8004924 <LL_ADC_GetOffsetChannel>
 80053ac:	4603      	mov	r3, r0
 80053ae:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053b2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80053b6:	fa93 f3a3 	rbit	r3, r3
 80053ba:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80053be:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80053c2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80053c6:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d101      	bne.n	80053d2 <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 80053ce:	2320      	movs	r3, #32
 80053d0:	e004      	b.n	80053dc <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 80053d2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80053d6:	fab3 f383 	clz	r3, r3
 80053da:	b2db      	uxtb	r3, r3
 80053dc:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80053e6:	2b00      	cmp	r3, #0
 80053e8:	d105      	bne.n	80053f6 <HAL_ADC_ConfigChannel+0x1b2>
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	0e9b      	lsrs	r3, r3, #26
 80053f0:	f003 031f 	and.w	r3, r3, #31
 80053f4:	e018      	b.n	8005428 <HAL_ADC_ConfigChannel+0x1e4>
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	681b      	ldr	r3, [r3, #0]
 80053fa:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80053fe:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005402:	fa93 f3a3 	rbit	r3, r3
 8005406:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 800540a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800540e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8005412:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005416:	2b00      	cmp	r3, #0
 8005418:	d101      	bne.n	800541e <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 800541a:	2320      	movs	r3, #32
 800541c:	e004      	b.n	8005428 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 800541e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005422:	fab3 f383 	clz	r3, r3
 8005426:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005428:	429a      	cmp	r2, r3
 800542a:	d106      	bne.n	800543a <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	2200      	movs	r2, #0
 8005432:	2100      	movs	r1, #0
 8005434:	4618      	mov	r0, r3
 8005436:	f7ff fa8b 	bl	8004950 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	2101      	movs	r1, #1
 8005440:	4618      	mov	r0, r3
 8005442:	f7ff fa6f 	bl	8004924 <LL_ADC_GetOffsetChannel>
 8005446:	4603      	mov	r3, r0
 8005448:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800544c:	2b00      	cmp	r3, #0
 800544e:	d10a      	bne.n	8005466 <HAL_ADC_ConfigChannel+0x222>
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	2101      	movs	r1, #1
 8005456:	4618      	mov	r0, r3
 8005458:	f7ff fa64 	bl	8004924 <LL_ADC_GetOffsetChannel>
 800545c:	4603      	mov	r3, r0
 800545e:	0e9b      	lsrs	r3, r3, #26
 8005460:	f003 021f 	and.w	r2, r3, #31
 8005464:	e01e      	b.n	80054a4 <HAL_ADC_ConfigChannel+0x260>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	2101      	movs	r1, #1
 800546c:	4618      	mov	r0, r3
 800546e:	f7ff fa59 	bl	8004924 <LL_ADC_GetOffsetChannel>
 8005472:	4603      	mov	r3, r0
 8005474:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005478:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800547c:	fa93 f3a3 	rbit	r3, r3
 8005480:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8005484:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005488:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 800548c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005490:	2b00      	cmp	r3, #0
 8005492:	d101      	bne.n	8005498 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8005494:	2320      	movs	r3, #32
 8005496:	e004      	b.n	80054a2 <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8005498:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800549c:	fab3 f383 	clz	r3, r3
 80054a0:	b2db      	uxtb	r3, r3
 80054a2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80054a4:	683b      	ldr	r3, [r7, #0]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d105      	bne.n	80054bc <HAL_ADC_ConfigChannel+0x278>
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	0e9b      	lsrs	r3, r3, #26
 80054b6:	f003 031f 	and.w	r3, r3, #31
 80054ba:	e018      	b.n	80054ee <HAL_ADC_ConfigChannel+0x2aa>
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80054c4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80054c8:	fa93 f3a3 	rbit	r3, r3
 80054cc:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 80054d0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80054d4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 80054d8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d101      	bne.n	80054e4 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 80054e0:	2320      	movs	r3, #32
 80054e2:	e004      	b.n	80054ee <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 80054e4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80054e8:	fab3 f383 	clz	r3, r3
 80054ec:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80054ee:	429a      	cmp	r2, r3
 80054f0:	d106      	bne.n	8005500 <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	2200      	movs	r2, #0
 80054f8:	2101      	movs	r1, #1
 80054fa:	4618      	mov	r0, r3
 80054fc:	f7ff fa28 	bl	8004950 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	2102      	movs	r1, #2
 8005506:	4618      	mov	r0, r3
 8005508:	f7ff fa0c 	bl	8004924 <LL_ADC_GetOffsetChannel>
 800550c:	4603      	mov	r3, r0
 800550e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005512:	2b00      	cmp	r3, #0
 8005514:	d10a      	bne.n	800552c <HAL_ADC_ConfigChannel+0x2e8>
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	2102      	movs	r1, #2
 800551c:	4618      	mov	r0, r3
 800551e:	f7ff fa01 	bl	8004924 <LL_ADC_GetOffsetChannel>
 8005522:	4603      	mov	r3, r0
 8005524:	0e9b      	lsrs	r3, r3, #26
 8005526:	f003 021f 	and.w	r2, r3, #31
 800552a:	e01e      	b.n	800556a <HAL_ADC_ConfigChannel+0x326>
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	2102      	movs	r1, #2
 8005532:	4618      	mov	r0, r3
 8005534:	f7ff f9f6 	bl	8004924 <LL_ADC_GetOffsetChannel>
 8005538:	4603      	mov	r3, r0
 800553a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800553e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005542:	fa93 f3a3 	rbit	r3, r3
 8005546:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800554a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800554e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8005552:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005556:	2b00      	cmp	r3, #0
 8005558:	d101      	bne.n	800555e <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 800555a:	2320      	movs	r3, #32
 800555c:	e004      	b.n	8005568 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 800555e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005562:	fab3 f383 	clz	r3, r3
 8005566:	b2db      	uxtb	r3, r3
 8005568:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800556a:	683b      	ldr	r3, [r7, #0]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005572:	2b00      	cmp	r3, #0
 8005574:	d105      	bne.n	8005582 <HAL_ADC_ConfigChannel+0x33e>
 8005576:	683b      	ldr	r3, [r7, #0]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	0e9b      	lsrs	r3, r3, #26
 800557c:	f003 031f 	and.w	r3, r3, #31
 8005580:	e016      	b.n	80055b0 <HAL_ADC_ConfigChannel+0x36c>
 8005582:	683b      	ldr	r3, [r7, #0]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800558a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800558e:	fa93 f3a3 	rbit	r3, r3
 8005592:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8005594:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005596:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800559a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d101      	bne.n	80055a6 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 80055a2:	2320      	movs	r3, #32
 80055a4:	e004      	b.n	80055b0 <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 80055a6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80055aa:	fab3 f383 	clz	r3, r3
 80055ae:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80055b0:	429a      	cmp	r2, r3
 80055b2:	d106      	bne.n	80055c2 <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	2200      	movs	r2, #0
 80055ba:	2102      	movs	r1, #2
 80055bc:	4618      	mov	r0, r3
 80055be:	f7ff f9c7 	bl	8004950 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	2103      	movs	r1, #3
 80055c8:	4618      	mov	r0, r3
 80055ca:	f7ff f9ab 	bl	8004924 <LL_ADC_GetOffsetChannel>
 80055ce:	4603      	mov	r3, r0
 80055d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d10a      	bne.n	80055ee <HAL_ADC_ConfigChannel+0x3aa>
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	2103      	movs	r1, #3
 80055de:	4618      	mov	r0, r3
 80055e0:	f7ff f9a0 	bl	8004924 <LL_ADC_GetOffsetChannel>
 80055e4:	4603      	mov	r3, r0
 80055e6:	0e9b      	lsrs	r3, r3, #26
 80055e8:	f003 021f 	and.w	r2, r3, #31
 80055ec:	e017      	b.n	800561e <HAL_ADC_ConfigChannel+0x3da>
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	2103      	movs	r1, #3
 80055f4:	4618      	mov	r0, r3
 80055f6:	f7ff f995 	bl	8004924 <LL_ADC_GetOffsetChannel>
 80055fa:	4603      	mov	r3, r0
 80055fc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055fe:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005600:	fa93 f3a3 	rbit	r3, r3
 8005604:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8005606:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005608:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 800560a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800560c:	2b00      	cmp	r3, #0
 800560e:	d101      	bne.n	8005614 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8005610:	2320      	movs	r3, #32
 8005612:	e003      	b.n	800561c <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8005614:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005616:	fab3 f383 	clz	r3, r3
 800561a:	b2db      	uxtb	r3, r3
 800561c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800561e:	683b      	ldr	r3, [r7, #0]
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005626:	2b00      	cmp	r3, #0
 8005628:	d105      	bne.n	8005636 <HAL_ADC_ConfigChannel+0x3f2>
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	681b      	ldr	r3, [r3, #0]
 800562e:	0e9b      	lsrs	r3, r3, #26
 8005630:	f003 031f 	and.w	r3, r3, #31
 8005634:	e011      	b.n	800565a <HAL_ADC_ConfigChannel+0x416>
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800563c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800563e:	fa93 f3a3 	rbit	r3, r3
 8005642:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8005644:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005646:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8005648:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800564a:	2b00      	cmp	r3, #0
 800564c:	d101      	bne.n	8005652 <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 800564e:	2320      	movs	r3, #32
 8005650:	e003      	b.n	800565a <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8005652:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005654:	fab3 f383 	clz	r3, r3
 8005658:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800565a:	429a      	cmp	r2, r3
 800565c:	d106      	bne.n	800566c <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	2200      	movs	r2, #0
 8005664:	2103      	movs	r1, #3
 8005666:	4618      	mov	r0, r3
 8005668:	f7ff f972 	bl	8004950 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	4618      	mov	r0, r3
 8005672:	f7ff fae3 	bl	8004c3c <LL_ADC_IsEnabled>
 8005676:	4603      	mov	r3, r0
 8005678:	2b00      	cmp	r3, #0
 800567a:	f040 813d 	bne.w	80058f8 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	6818      	ldr	r0, [r3, #0]
 8005682:	683b      	ldr	r3, [r7, #0]
 8005684:	6819      	ldr	r1, [r3, #0]
 8005686:	683b      	ldr	r3, [r7, #0]
 8005688:	68db      	ldr	r3, [r3, #12]
 800568a:	461a      	mov	r2, r3
 800568c:	f7ff fa2e 	bl	8004aec <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	68db      	ldr	r3, [r3, #12]
 8005694:	4aa2      	ldr	r2, [pc, #648]	@ (8005920 <HAL_ADC_ConfigChannel+0x6dc>)
 8005696:	4293      	cmp	r3, r2
 8005698:	f040 812e 	bne.w	80058f8 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80056a0:	683b      	ldr	r3, [r7, #0]
 80056a2:	681b      	ldr	r3, [r3, #0]
 80056a4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d10b      	bne.n	80056c4 <HAL_ADC_ConfigChannel+0x480>
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	0e9b      	lsrs	r3, r3, #26
 80056b2:	3301      	adds	r3, #1
 80056b4:	f003 031f 	and.w	r3, r3, #31
 80056b8:	2b09      	cmp	r3, #9
 80056ba:	bf94      	ite	ls
 80056bc:	2301      	movls	r3, #1
 80056be:	2300      	movhi	r3, #0
 80056c0:	b2db      	uxtb	r3, r3
 80056c2:	e019      	b.n	80056f8 <HAL_ADC_ConfigChannel+0x4b4>
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	681b      	ldr	r3, [r3, #0]
 80056c8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056ca:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80056cc:	fa93 f3a3 	rbit	r3, r3
 80056d0:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80056d2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80056d4:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80056d6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d101      	bne.n	80056e0 <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 80056dc:	2320      	movs	r3, #32
 80056de:	e003      	b.n	80056e8 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 80056e0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80056e2:	fab3 f383 	clz	r3, r3
 80056e6:	b2db      	uxtb	r3, r3
 80056e8:	3301      	adds	r3, #1
 80056ea:	f003 031f 	and.w	r3, r3, #31
 80056ee:	2b09      	cmp	r3, #9
 80056f0:	bf94      	ite	ls
 80056f2:	2301      	movls	r3, #1
 80056f4:	2300      	movhi	r3, #0
 80056f6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d079      	beq.n	80057f0 <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005704:	2b00      	cmp	r3, #0
 8005706:	d107      	bne.n	8005718 <HAL_ADC_ConfigChannel+0x4d4>
 8005708:	683b      	ldr	r3, [r7, #0]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	0e9b      	lsrs	r3, r3, #26
 800570e:	3301      	adds	r3, #1
 8005710:	069b      	lsls	r3, r3, #26
 8005712:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005716:	e015      	b.n	8005744 <HAL_ADC_ConfigChannel+0x500>
 8005718:	683b      	ldr	r3, [r7, #0]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800571e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005720:	fa93 f3a3 	rbit	r3, r3
 8005724:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8005726:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005728:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 800572a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800572c:	2b00      	cmp	r3, #0
 800572e:	d101      	bne.n	8005734 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 8005730:	2320      	movs	r3, #32
 8005732:	e003      	b.n	800573c <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8005734:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005736:	fab3 f383 	clz	r3, r3
 800573a:	b2db      	uxtb	r3, r3
 800573c:	3301      	adds	r3, #1
 800573e:	069b      	lsls	r3, r3, #26
 8005740:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	681b      	ldr	r3, [r3, #0]
 8005748:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800574c:	2b00      	cmp	r3, #0
 800574e:	d109      	bne.n	8005764 <HAL_ADC_ConfigChannel+0x520>
 8005750:	683b      	ldr	r3, [r7, #0]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	0e9b      	lsrs	r3, r3, #26
 8005756:	3301      	adds	r3, #1
 8005758:	f003 031f 	and.w	r3, r3, #31
 800575c:	2101      	movs	r1, #1
 800575e:	fa01 f303 	lsl.w	r3, r1, r3
 8005762:	e017      	b.n	8005794 <HAL_ADC_ConfigChannel+0x550>
 8005764:	683b      	ldr	r3, [r7, #0]
 8005766:	681b      	ldr	r3, [r3, #0]
 8005768:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800576a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800576c:	fa93 f3a3 	rbit	r3, r3
 8005770:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8005772:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005774:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8005776:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005778:	2b00      	cmp	r3, #0
 800577a:	d101      	bne.n	8005780 <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 800577c:	2320      	movs	r3, #32
 800577e:	e003      	b.n	8005788 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 8005780:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8005782:	fab3 f383 	clz	r3, r3
 8005786:	b2db      	uxtb	r3, r3
 8005788:	3301      	adds	r3, #1
 800578a:	f003 031f 	and.w	r3, r3, #31
 800578e:	2101      	movs	r1, #1
 8005790:	fa01 f303 	lsl.w	r3, r1, r3
 8005794:	ea42 0103 	orr.w	r1, r2, r3
 8005798:	683b      	ldr	r3, [r7, #0]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80057a0:	2b00      	cmp	r3, #0
 80057a2:	d10a      	bne.n	80057ba <HAL_ADC_ConfigChannel+0x576>
 80057a4:	683b      	ldr	r3, [r7, #0]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	0e9b      	lsrs	r3, r3, #26
 80057aa:	3301      	adds	r3, #1
 80057ac:	f003 021f 	and.w	r2, r3, #31
 80057b0:	4613      	mov	r3, r2
 80057b2:	005b      	lsls	r3, r3, #1
 80057b4:	4413      	add	r3, r2
 80057b6:	051b      	lsls	r3, r3, #20
 80057b8:	e018      	b.n	80057ec <HAL_ADC_ConfigChannel+0x5a8>
 80057ba:	683b      	ldr	r3, [r7, #0]
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057c2:	fa93 f3a3 	rbit	r3, r3
 80057c6:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80057c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80057ca:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80057cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d101      	bne.n	80057d6 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 80057d2:	2320      	movs	r3, #32
 80057d4:	e003      	b.n	80057de <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 80057d6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80057d8:	fab3 f383 	clz	r3, r3
 80057dc:	b2db      	uxtb	r3, r3
 80057de:	3301      	adds	r3, #1
 80057e0:	f003 021f 	and.w	r2, r3, #31
 80057e4:	4613      	mov	r3, r2
 80057e6:	005b      	lsls	r3, r3, #1
 80057e8:	4413      	add	r3, r2
 80057ea:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80057ec:	430b      	orrs	r3, r1
 80057ee:	e07e      	b.n	80058ee <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80057f0:	683b      	ldr	r3, [r7, #0]
 80057f2:	681b      	ldr	r3, [r3, #0]
 80057f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80057f8:	2b00      	cmp	r3, #0
 80057fa:	d107      	bne.n	800580c <HAL_ADC_ConfigChannel+0x5c8>
 80057fc:	683b      	ldr	r3, [r7, #0]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	0e9b      	lsrs	r3, r3, #26
 8005802:	3301      	adds	r3, #1
 8005804:	069b      	lsls	r3, r3, #26
 8005806:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800580a:	e015      	b.n	8005838 <HAL_ADC_ConfigChannel+0x5f4>
 800580c:	683b      	ldr	r3, [r7, #0]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005812:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005814:	fa93 f3a3 	rbit	r3, r3
 8005818:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 800581a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800581c:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800581e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005820:	2b00      	cmp	r3, #0
 8005822:	d101      	bne.n	8005828 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8005824:	2320      	movs	r3, #32
 8005826:	e003      	b.n	8005830 <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8005828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800582a:	fab3 f383 	clz	r3, r3
 800582e:	b2db      	uxtb	r3, r3
 8005830:	3301      	adds	r3, #1
 8005832:	069b      	lsls	r3, r3, #26
 8005834:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8005838:	683b      	ldr	r3, [r7, #0]
 800583a:	681b      	ldr	r3, [r3, #0]
 800583c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005840:	2b00      	cmp	r3, #0
 8005842:	d109      	bne.n	8005858 <HAL_ADC_ConfigChannel+0x614>
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	0e9b      	lsrs	r3, r3, #26
 800584a:	3301      	adds	r3, #1
 800584c:	f003 031f 	and.w	r3, r3, #31
 8005850:	2101      	movs	r1, #1
 8005852:	fa01 f303 	lsl.w	r3, r1, r3
 8005856:	e017      	b.n	8005888 <HAL_ADC_ConfigChannel+0x644>
 8005858:	683b      	ldr	r3, [r7, #0]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800585e:	6a3b      	ldr	r3, [r7, #32]
 8005860:	fa93 f3a3 	rbit	r3, r3
 8005864:	61fb      	str	r3, [r7, #28]
  return result;
 8005866:	69fb      	ldr	r3, [r7, #28]
 8005868:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800586a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800586c:	2b00      	cmp	r3, #0
 800586e:	d101      	bne.n	8005874 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 8005870:	2320      	movs	r3, #32
 8005872:	e003      	b.n	800587c <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 8005874:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005876:	fab3 f383 	clz	r3, r3
 800587a:	b2db      	uxtb	r3, r3
 800587c:	3301      	adds	r3, #1
 800587e:	f003 031f 	and.w	r3, r3, #31
 8005882:	2101      	movs	r1, #1
 8005884:	fa01 f303 	lsl.w	r3, r1, r3
 8005888:	ea42 0103 	orr.w	r1, r2, r3
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	681b      	ldr	r3, [r3, #0]
 8005890:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005894:	2b00      	cmp	r3, #0
 8005896:	d10d      	bne.n	80058b4 <HAL_ADC_ConfigChannel+0x670>
 8005898:	683b      	ldr	r3, [r7, #0]
 800589a:	681b      	ldr	r3, [r3, #0]
 800589c:	0e9b      	lsrs	r3, r3, #26
 800589e:	3301      	adds	r3, #1
 80058a0:	f003 021f 	and.w	r2, r3, #31
 80058a4:	4613      	mov	r3, r2
 80058a6:	005b      	lsls	r3, r3, #1
 80058a8:	4413      	add	r3, r2
 80058aa:	3b1e      	subs	r3, #30
 80058ac:	051b      	lsls	r3, r3, #20
 80058ae:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80058b2:	e01b      	b.n	80058ec <HAL_ADC_ConfigChannel+0x6a8>
 80058b4:	683b      	ldr	r3, [r7, #0]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80058ba:	697b      	ldr	r3, [r7, #20]
 80058bc:	fa93 f3a3 	rbit	r3, r3
 80058c0:	613b      	str	r3, [r7, #16]
  return result;
 80058c2:	693b      	ldr	r3, [r7, #16]
 80058c4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80058c6:	69bb      	ldr	r3, [r7, #24]
 80058c8:	2b00      	cmp	r3, #0
 80058ca:	d101      	bne.n	80058d0 <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 80058cc:	2320      	movs	r3, #32
 80058ce:	e003      	b.n	80058d8 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 80058d0:	69bb      	ldr	r3, [r7, #24]
 80058d2:	fab3 f383 	clz	r3, r3
 80058d6:	b2db      	uxtb	r3, r3
 80058d8:	3301      	adds	r3, #1
 80058da:	f003 021f 	and.w	r2, r3, #31
 80058de:	4613      	mov	r3, r2
 80058e0:	005b      	lsls	r3, r3, #1
 80058e2:	4413      	add	r3, r2
 80058e4:	3b1e      	subs	r3, #30
 80058e6:	051b      	lsls	r3, r3, #20
 80058e8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80058ec:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80058ee:	683a      	ldr	r2, [r7, #0]
 80058f0:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80058f2:	4619      	mov	r1, r3
 80058f4:	f7ff f8cf 	bl	8004a96 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	681a      	ldr	r2, [r3, #0]
 80058fc:	4b09      	ldr	r3, [pc, #36]	@ (8005924 <HAL_ADC_ConfigChannel+0x6e0>)
 80058fe:	4013      	ands	r3, r2
 8005900:	2b00      	cmp	r3, #0
 8005902:	f000 80be 	beq.w	8005a82 <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800590e:	d004      	beq.n	800591a <HAL_ADC_ConfigChannel+0x6d6>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	4a04      	ldr	r2, [pc, #16]	@ (8005928 <HAL_ADC_ConfigChannel+0x6e4>)
 8005916:	4293      	cmp	r3, r2
 8005918:	d10a      	bne.n	8005930 <HAL_ADC_ConfigChannel+0x6ec>
 800591a:	4b04      	ldr	r3, [pc, #16]	@ (800592c <HAL_ADC_ConfigChannel+0x6e8>)
 800591c:	e009      	b.n	8005932 <HAL_ADC_ConfigChannel+0x6ee>
 800591e:	bf00      	nop
 8005920:	407f0000 	.word	0x407f0000
 8005924:	80080000 	.word	0x80080000
 8005928:	50000100 	.word	0x50000100
 800592c:	50000300 	.word	0x50000300
 8005930:	4b59      	ldr	r3, [pc, #356]	@ (8005a98 <HAL_ADC_ConfigChannel+0x854>)
 8005932:	4618      	mov	r0, r3
 8005934:	f7fe ffc4 	bl	80048c0 <LL_ADC_GetCommonPathInternalCh>
 8005938:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800593c:	683b      	ldr	r3, [r7, #0]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	4a56      	ldr	r2, [pc, #344]	@ (8005a9c <HAL_ADC_ConfigChannel+0x858>)
 8005942:	4293      	cmp	r3, r2
 8005944:	d004      	beq.n	8005950 <HAL_ADC_ConfigChannel+0x70c>
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	4a55      	ldr	r2, [pc, #340]	@ (8005aa0 <HAL_ADC_ConfigChannel+0x85c>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d13a      	bne.n	80059c6 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005950:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005954:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005958:	2b00      	cmp	r3, #0
 800595a:	d134      	bne.n	80059c6 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005964:	d005      	beq.n	8005972 <HAL_ADC_ConfigChannel+0x72e>
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	4a4e      	ldr	r2, [pc, #312]	@ (8005aa4 <HAL_ADC_ConfigChannel+0x860>)
 800596c:	4293      	cmp	r3, r2
 800596e:	f040 8085 	bne.w	8005a7c <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800597a:	d004      	beq.n	8005986 <HAL_ADC_ConfigChannel+0x742>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	4a49      	ldr	r2, [pc, #292]	@ (8005aa8 <HAL_ADC_ConfigChannel+0x864>)
 8005982:	4293      	cmp	r3, r2
 8005984:	d101      	bne.n	800598a <HAL_ADC_ConfigChannel+0x746>
 8005986:	4a49      	ldr	r2, [pc, #292]	@ (8005aac <HAL_ADC_ConfigChannel+0x868>)
 8005988:	e000      	b.n	800598c <HAL_ADC_ConfigChannel+0x748>
 800598a:	4a43      	ldr	r2, [pc, #268]	@ (8005a98 <HAL_ADC_ConfigChannel+0x854>)
 800598c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005990:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005994:	4619      	mov	r1, r3
 8005996:	4610      	mov	r0, r2
 8005998:	f7fe ff7f 	bl	800489a <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800599c:	4b44      	ldr	r3, [pc, #272]	@ (8005ab0 <HAL_ADC_ConfigChannel+0x86c>)
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	099b      	lsrs	r3, r3, #6
 80059a2:	4a44      	ldr	r2, [pc, #272]	@ (8005ab4 <HAL_ADC_ConfigChannel+0x870>)
 80059a4:	fba2 2303 	umull	r2, r3, r2, r3
 80059a8:	099b      	lsrs	r3, r3, #6
 80059aa:	1c5a      	adds	r2, r3, #1
 80059ac:	4613      	mov	r3, r2
 80059ae:	005b      	lsls	r3, r3, #1
 80059b0:	4413      	add	r3, r2
 80059b2:	009b      	lsls	r3, r3, #2
 80059b4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80059b6:	e002      	b.n	80059be <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	3b01      	subs	r3, #1
 80059bc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d1f9      	bne.n	80059b8 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80059c4:	e05a      	b.n	8005a7c <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	4a3b      	ldr	r2, [pc, #236]	@ (8005ab8 <HAL_ADC_ConfigChannel+0x874>)
 80059cc:	4293      	cmp	r3, r2
 80059ce:	d125      	bne.n	8005a1c <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80059d0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80059d4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d11f      	bne.n	8005a1c <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	4a31      	ldr	r2, [pc, #196]	@ (8005aa8 <HAL_ADC_ConfigChannel+0x864>)
 80059e2:	4293      	cmp	r3, r2
 80059e4:	d104      	bne.n	80059f0 <HAL_ADC_ConfigChannel+0x7ac>
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	4a34      	ldr	r2, [pc, #208]	@ (8005abc <HAL_ADC_ConfigChannel+0x878>)
 80059ec:	4293      	cmp	r3, r2
 80059ee:	d047      	beq.n	8005a80 <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80059f8:	d004      	beq.n	8005a04 <HAL_ADC_ConfigChannel+0x7c0>
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	4a2a      	ldr	r2, [pc, #168]	@ (8005aa8 <HAL_ADC_ConfigChannel+0x864>)
 8005a00:	4293      	cmp	r3, r2
 8005a02:	d101      	bne.n	8005a08 <HAL_ADC_ConfigChannel+0x7c4>
 8005a04:	4a29      	ldr	r2, [pc, #164]	@ (8005aac <HAL_ADC_ConfigChannel+0x868>)
 8005a06:	e000      	b.n	8005a0a <HAL_ADC_ConfigChannel+0x7c6>
 8005a08:	4a23      	ldr	r2, [pc, #140]	@ (8005a98 <HAL_ADC_ConfigChannel+0x854>)
 8005a0a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005a0e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005a12:	4619      	mov	r1, r3
 8005a14:	4610      	mov	r0, r2
 8005a16:	f7fe ff40 	bl	800489a <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005a1a:	e031      	b.n	8005a80 <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8005a1c:	683b      	ldr	r3, [r7, #0]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	4a27      	ldr	r2, [pc, #156]	@ (8005ac0 <HAL_ADC_ConfigChannel+0x87c>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d12d      	bne.n	8005a82 <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8005a26:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005a2a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d127      	bne.n	8005a82 <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	4a1c      	ldr	r2, [pc, #112]	@ (8005aa8 <HAL_ADC_ConfigChannel+0x864>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d022      	beq.n	8005a82 <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005a44:	d004      	beq.n	8005a50 <HAL_ADC_ConfigChannel+0x80c>
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	4a17      	ldr	r2, [pc, #92]	@ (8005aa8 <HAL_ADC_ConfigChannel+0x864>)
 8005a4c:	4293      	cmp	r3, r2
 8005a4e:	d101      	bne.n	8005a54 <HAL_ADC_ConfigChannel+0x810>
 8005a50:	4a16      	ldr	r2, [pc, #88]	@ (8005aac <HAL_ADC_ConfigChannel+0x868>)
 8005a52:	e000      	b.n	8005a56 <HAL_ADC_ConfigChannel+0x812>
 8005a54:	4a10      	ldr	r2, [pc, #64]	@ (8005a98 <HAL_ADC_ConfigChannel+0x854>)
 8005a56:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8005a5a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005a5e:	4619      	mov	r1, r3
 8005a60:	4610      	mov	r0, r2
 8005a62:	f7fe ff1a 	bl	800489a <LL_ADC_SetCommonPathInternalCh>
 8005a66:	e00c      	b.n	8005a82 <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a6c:	f043 0220 	orr.w	r2, r3, #32
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8005a74:	2301      	movs	r3, #1
 8005a76:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 8005a7a:	e002      	b.n	8005a82 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8005a7c:	bf00      	nop
 8005a7e:	e000      	b.n	8005a82 <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8005a80:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2200      	movs	r2, #0
 8005a86:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005a8a:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8005a8e:	4618      	mov	r0, r3
 8005a90:	37d8      	adds	r7, #216	@ 0xd8
 8005a92:	46bd      	mov	sp, r7
 8005a94:	bd80      	pop	{r7, pc}
 8005a96:	bf00      	nop
 8005a98:	50000700 	.word	0x50000700
 8005a9c:	c3210000 	.word	0xc3210000
 8005aa0:	90c00010 	.word	0x90c00010
 8005aa4:	50000600 	.word	0x50000600
 8005aa8:	50000100 	.word	0x50000100
 8005aac:	50000300 	.word	0x50000300
 8005ab0:	20000068 	.word	0x20000068
 8005ab4:	053e2d63 	.word	0x053e2d63
 8005ab8:	c7520000 	.word	0xc7520000
 8005abc:	50000500 	.word	0x50000500
 8005ac0:	cb840000 	.word	0xcb840000

08005ac4 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8005ac4:	b580      	push	{r7, lr}
 8005ac6:	b084      	sub	sp, #16
 8005ac8:	af00      	add	r7, sp, #0
 8005aca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8005acc:	2300      	movs	r3, #0
 8005ace:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	f7ff f8b1 	bl	8004c3c <LL_ADC_IsEnabled>
 8005ada:	4603      	mov	r3, r0
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d176      	bne.n	8005bce <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	681b      	ldr	r3, [r3, #0]
 8005ae4:	689a      	ldr	r2, [r3, #8]
 8005ae6:	4b3c      	ldr	r3, [pc, #240]	@ (8005bd8 <ADC_Enable+0x114>)
 8005ae8:	4013      	ands	r3, r2
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d00d      	beq.n	8005b0a <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005af2:	f043 0210 	orr.w	r2, r3, #16
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005afe:	f043 0201 	orr.w	r2, r3, #1
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8005b06:	2301      	movs	r3, #1
 8005b08:	e062      	b.n	8005bd0 <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	681b      	ldr	r3, [r3, #0]
 8005b0e:	4618      	mov	r0, r3
 8005b10:	f7ff f86c 	bl	8004bec <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005b1c:	d004      	beq.n	8005b28 <ADC_Enable+0x64>
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	4a2e      	ldr	r2, [pc, #184]	@ (8005bdc <ADC_Enable+0x118>)
 8005b24:	4293      	cmp	r3, r2
 8005b26:	d101      	bne.n	8005b2c <ADC_Enable+0x68>
 8005b28:	4b2d      	ldr	r3, [pc, #180]	@ (8005be0 <ADC_Enable+0x11c>)
 8005b2a:	e000      	b.n	8005b2e <ADC_Enable+0x6a>
 8005b2c:	4b2d      	ldr	r3, [pc, #180]	@ (8005be4 <ADC_Enable+0x120>)
 8005b2e:	4618      	mov	r0, r3
 8005b30:	f7fe fec6 	bl	80048c0 <LL_ADC_GetCommonPathInternalCh>
 8005b34:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8005b36:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d013      	beq.n	8005b66 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005b3e:	4b2a      	ldr	r3, [pc, #168]	@ (8005be8 <ADC_Enable+0x124>)
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	099b      	lsrs	r3, r3, #6
 8005b44:	4a29      	ldr	r2, [pc, #164]	@ (8005bec <ADC_Enable+0x128>)
 8005b46:	fba2 2303 	umull	r2, r3, r2, r3
 8005b4a:	099b      	lsrs	r3, r3, #6
 8005b4c:	1c5a      	adds	r2, r3, #1
 8005b4e:	4613      	mov	r3, r2
 8005b50:	005b      	lsls	r3, r3, #1
 8005b52:	4413      	add	r3, r2
 8005b54:	009b      	lsls	r3, r3, #2
 8005b56:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005b58:	e002      	b.n	8005b60 <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8005b5a:	68bb      	ldr	r3, [r7, #8]
 8005b5c:	3b01      	subs	r3, #1
 8005b5e:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8005b60:	68bb      	ldr	r3, [r7, #8]
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d1f9      	bne.n	8005b5a <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8005b66:	f7fe fe57 	bl	8004818 <HAL_GetTick>
 8005b6a:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005b6c:	e028      	b.n	8005bc0 <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	4618      	mov	r0, r3
 8005b74:	f7ff f862 	bl	8004c3c <LL_ADC_IsEnabled>
 8005b78:	4603      	mov	r3, r0
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d104      	bne.n	8005b88 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	681b      	ldr	r3, [r3, #0]
 8005b82:	4618      	mov	r0, r3
 8005b84:	f7ff f832 	bl	8004bec <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8005b88:	f7fe fe46 	bl	8004818 <HAL_GetTick>
 8005b8c:	4602      	mov	r2, r0
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	1ad3      	subs	r3, r2, r3
 8005b92:	2b02      	cmp	r3, #2
 8005b94:	d914      	bls.n	8005bc0 <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	f003 0301 	and.w	r3, r3, #1
 8005ba0:	2b01      	cmp	r3, #1
 8005ba2:	d00d      	beq.n	8005bc0 <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ba8:	f043 0210 	orr.w	r2, r3, #16
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005bb4:	f043 0201 	orr.w	r2, r3, #1
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8005bbc:	2301      	movs	r3, #1
 8005bbe:	e007      	b.n	8005bd0 <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	f003 0301 	and.w	r3, r3, #1
 8005bca:	2b01      	cmp	r3, #1
 8005bcc:	d1cf      	bne.n	8005b6e <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005bce:	2300      	movs	r3, #0
}
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	3710      	adds	r7, #16
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	bd80      	pop	{r7, pc}
 8005bd8:	8000003f 	.word	0x8000003f
 8005bdc:	50000100 	.word	0x50000100
 8005be0:	50000300 	.word	0x50000300
 8005be4:	50000700 	.word	0x50000700
 8005be8:	20000068 	.word	0x20000068
 8005bec:	053e2d63 	.word	0x053e2d63

08005bf0 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8005bf0:	b580      	push	{r7, lr}
 8005bf2:	b084      	sub	sp, #16
 8005bf4:	af00      	add	r7, sp, #0
 8005bf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	4618      	mov	r0, r3
 8005bfe:	f7ff f830 	bl	8004c62 <LL_ADC_IsDisableOngoing>
 8005c02:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	4618      	mov	r0, r3
 8005c0a:	f7ff f817 	bl	8004c3c <LL_ADC_IsEnabled>
 8005c0e:	4603      	mov	r3, r0
 8005c10:	2b00      	cmp	r3, #0
 8005c12:	d047      	beq.n	8005ca4 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d144      	bne.n	8005ca4 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	689b      	ldr	r3, [r3, #8]
 8005c20:	f003 030d 	and.w	r3, r3, #13
 8005c24:	2b01      	cmp	r3, #1
 8005c26:	d10c      	bne.n	8005c42 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	4618      	mov	r0, r3
 8005c2e:	f7fe fff1 	bl	8004c14 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	2203      	movs	r2, #3
 8005c38:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8005c3a:	f7fe fded 	bl	8004818 <HAL_GetTick>
 8005c3e:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005c40:	e029      	b.n	8005c96 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c46:	f043 0210 	orr.w	r2, r3, #16
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	65da      	str	r2, [r3, #92]	@ 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c52:	f043 0201 	orr.w	r2, r3, #1
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_ERROR;
 8005c5a:	2301      	movs	r3, #1
 8005c5c:	e023      	b.n	8005ca6 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005c5e:	f7fe fddb 	bl	8004818 <HAL_GetTick>
 8005c62:	4602      	mov	r2, r0
 8005c64:	68bb      	ldr	r3, [r7, #8]
 8005c66:	1ad3      	subs	r3, r2, r3
 8005c68:	2b02      	cmp	r3, #2
 8005c6a:	d914      	bls.n	8005c96 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	689b      	ldr	r3, [r3, #8]
 8005c72:	f003 0301 	and.w	r3, r3, #1
 8005c76:	2b00      	cmp	r3, #0
 8005c78:	d00d      	beq.n	8005c96 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c7e:	f043 0210 	orr.w	r2, r3, #16
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005c8a:	f043 0201 	orr.w	r2, r3, #1
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 8005c92:	2301      	movs	r3, #1
 8005c94:	e007      	b.n	8005ca6 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	689b      	ldr	r3, [r3, #8]
 8005c9c:	f003 0301 	and.w	r3, r3, #1
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d1dc      	bne.n	8005c5e <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8005ca4:	2300      	movs	r3, #0
}
 8005ca6:	4618      	mov	r0, r3
 8005ca8:	3710      	adds	r7, #16
 8005caa:	46bd      	mov	sp, r7
 8005cac:	bd80      	pop	{r7, pc}

08005cae <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8005cae:	b580      	push	{r7, lr}
 8005cb0:	b084      	sub	sp, #16
 8005cb2:	af00      	add	r7, sp, #0
 8005cb4:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005cba:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005cc0:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d14b      	bne.n	8005d60 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ccc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f003 0308 	and.w	r3, r3, #8
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d021      	beq.n	8005d26 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	4618      	mov	r0, r3
 8005ce8:	f7fe fe96 	bl	8004a18 <LL_ADC_REG_IsTriggerSourceSWStart>
 8005cec:	4603      	mov	r3, r0
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d032      	beq.n	8005d58 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8005cf2:	68fb      	ldr	r3, [r7, #12]
 8005cf4:	681b      	ldr	r3, [r3, #0]
 8005cf6:	68db      	ldr	r3, [r3, #12]
 8005cf8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005cfc:	2b00      	cmp	r3, #0
 8005cfe:	d12b      	bne.n	8005d58 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d04:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005d0c:	68fb      	ldr	r3, [r7, #12]
 8005d0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d10:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d11f      	bne.n	8005d58 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d1c:	f043 0201 	orr.w	r2, r3, #1
 8005d20:	68fb      	ldr	r3, [r7, #12]
 8005d22:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005d24:	e018      	b.n	8005d58 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	68db      	ldr	r3, [r3, #12]
 8005d2c:	f003 0302 	and.w	r3, r3, #2
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d111      	bne.n	8005d58 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d38:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d44:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d105      	bne.n	8005d58 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d50:	f043 0201 	orr.w	r2, r3, #1
 8005d54:	68fb      	ldr	r3, [r7, #12]
 8005d56:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8005d58:	68f8      	ldr	r0, [r7, #12]
 8005d5a:	f7fc fea9 	bl	8002ab0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005d5e:	e00e      	b.n	8005d7e <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d64:	f003 0310 	and.w	r3, r3, #16
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d003      	beq.n	8005d74 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8005d6c:	68f8      	ldr	r0, [r7, #12]
 8005d6e:	f7ff fa5f 	bl	8005230 <HAL_ADC_ErrorCallback>
}
 8005d72:	e004      	b.n	8005d7e <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005d78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d7a:	6878      	ldr	r0, [r7, #4]
 8005d7c:	4798      	blx	r3
}
 8005d7e:	bf00      	nop
 8005d80:	3710      	adds	r7, #16
 8005d82:	46bd      	mov	sp, r7
 8005d84:	bd80      	pop	{r7, pc}

08005d86 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8005d86:	b580      	push	{r7, lr}
 8005d88:	b084      	sub	sp, #16
 8005d8a:	af00      	add	r7, sp, #0
 8005d8c:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d92:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005d94:	68f8      	ldr	r0, [r7, #12]
 8005d96:	f7ff fa41 	bl	800521c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005d9a:	bf00      	nop
 8005d9c:	3710      	adds	r7, #16
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	bd80      	pop	{r7, pc}

08005da2 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8005da2:	b580      	push	{r7, lr}
 8005da4:	b084      	sub	sp, #16
 8005da6:	af00      	add	r7, sp, #0
 8005da8:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005dae:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005db4:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005dc0:	f043 0204 	orr.w	r2, r3, #4
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8005dc8:	68f8      	ldr	r0, [r7, #12]
 8005dca:	f7ff fa31 	bl	8005230 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8005dce:	bf00      	nop
 8005dd0:	3710      	adds	r7, #16
 8005dd2:	46bd      	mov	sp, r7
 8005dd4:	bd80      	pop	{r7, pc}

08005dd6 <LL_ADC_IsEnabled>:
{
 8005dd6:	b480      	push	{r7}
 8005dd8:	b083      	sub	sp, #12
 8005dda:	af00      	add	r7, sp, #0
 8005ddc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	689b      	ldr	r3, [r3, #8]
 8005de2:	f003 0301 	and.w	r3, r3, #1
 8005de6:	2b01      	cmp	r3, #1
 8005de8:	d101      	bne.n	8005dee <LL_ADC_IsEnabled+0x18>
 8005dea:	2301      	movs	r3, #1
 8005dec:	e000      	b.n	8005df0 <LL_ADC_IsEnabled+0x1a>
 8005dee:	2300      	movs	r3, #0
}
 8005df0:	4618      	mov	r0, r3
 8005df2:	370c      	adds	r7, #12
 8005df4:	46bd      	mov	sp, r7
 8005df6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dfa:	4770      	bx	lr

08005dfc <LL_ADC_StartCalibration>:
{
 8005dfc:	b480      	push	{r7}
 8005dfe:	b083      	sub	sp, #12
 8005e00:	af00      	add	r7, sp, #0
 8005e02:	6078      	str	r0, [r7, #4]
 8005e04:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	689b      	ldr	r3, [r3, #8]
 8005e0a:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8005e0e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005e12:	683a      	ldr	r2, [r7, #0]
 8005e14:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8005e18:	4313      	orrs	r3, r2
 8005e1a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	609a      	str	r2, [r3, #8]
}
 8005e22:	bf00      	nop
 8005e24:	370c      	adds	r7, #12
 8005e26:	46bd      	mov	sp, r7
 8005e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e2c:	4770      	bx	lr

08005e2e <LL_ADC_IsCalibrationOnGoing>:
{
 8005e2e:	b480      	push	{r7}
 8005e30:	b083      	sub	sp, #12
 8005e32:	af00      	add	r7, sp, #0
 8005e34:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	689b      	ldr	r3, [r3, #8]
 8005e3a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005e3e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005e42:	d101      	bne.n	8005e48 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8005e44:	2301      	movs	r3, #1
 8005e46:	e000      	b.n	8005e4a <LL_ADC_IsCalibrationOnGoing+0x1c>
 8005e48:	2300      	movs	r3, #0
}
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	370c      	adds	r7, #12
 8005e4e:	46bd      	mov	sp, r7
 8005e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e54:	4770      	bx	lr

08005e56 <LL_ADC_REG_IsConversionOngoing>:
{
 8005e56:	b480      	push	{r7}
 8005e58:	b083      	sub	sp, #12
 8005e5a:	af00      	add	r7, sp, #0
 8005e5c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	689b      	ldr	r3, [r3, #8]
 8005e62:	f003 0304 	and.w	r3, r3, #4
 8005e66:	2b04      	cmp	r3, #4
 8005e68:	d101      	bne.n	8005e6e <LL_ADC_REG_IsConversionOngoing+0x18>
 8005e6a:	2301      	movs	r3, #1
 8005e6c:	e000      	b.n	8005e70 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8005e6e:	2300      	movs	r3, #0
}
 8005e70:	4618      	mov	r0, r3
 8005e72:	370c      	adds	r7, #12
 8005e74:	46bd      	mov	sp, r7
 8005e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7a:	4770      	bx	lr

08005e7c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b084      	sub	sp, #16
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
 8005e84:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8005e86:	2300      	movs	r3, #0
 8005e88:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8005e90:	2b01      	cmp	r3, #1
 8005e92:	d101      	bne.n	8005e98 <HAL_ADCEx_Calibration_Start+0x1c>
 8005e94:	2302      	movs	r3, #2
 8005e96:	e04d      	b.n	8005f34 <HAL_ADCEx_Calibration_Start+0xb8>
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2201      	movs	r2, #1
 8005e9c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8005ea0:	6878      	ldr	r0, [r7, #4]
 8005ea2:	f7ff fea5 	bl	8005bf0 <ADC_Disable>
 8005ea6:	4603      	mov	r3, r0
 8005ea8:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8005eaa:	7bfb      	ldrb	r3, [r7, #15]
 8005eac:	2b00      	cmp	r3, #0
 8005eae:	d136      	bne.n	8005f1e <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005eb4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005eb8:	f023 0302 	bic.w	r3, r3, #2
 8005ebc:	f043 0202 	orr.w	r2, r3, #2
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	65da      	str	r2, [r3, #92]	@ 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	681b      	ldr	r3, [r3, #0]
 8005ec8:	6839      	ldr	r1, [r7, #0]
 8005eca:	4618      	mov	r0, r3
 8005ecc:	f7ff ff96 	bl	8005dfc <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005ed0:	e014      	b.n	8005efc <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8005ed2:	68bb      	ldr	r3, [r7, #8]
 8005ed4:	3301      	adds	r3, #1
 8005ed6:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8005ed8:	68bb      	ldr	r3, [r7, #8]
 8005eda:	4a18      	ldr	r2, [pc, #96]	@ (8005f3c <HAL_ADCEx_Calibration_Start+0xc0>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d90d      	bls.n	8005efc <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ee4:	f023 0312 	bic.w	r3, r3, #18
 8005ee8:	f043 0210 	orr.w	r2, r3, #16
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	65da      	str	r2, [r3, #92]	@ 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        return HAL_ERROR;
 8005ef8:	2301      	movs	r3, #1
 8005efa:	e01b      	b.n	8005f34 <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	4618      	mov	r0, r3
 8005f02:	f7ff ff94 	bl	8005e2e <LL_ADC_IsCalibrationOnGoing>
 8005f06:	4603      	mov	r3, r0
 8005f08:	2b00      	cmp	r3, #0
 8005f0a:	d1e2      	bne.n	8005ed2 <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f10:	f023 0303 	bic.w	r3, r3, #3
 8005f14:	f043 0201 	orr.w	r2, r3, #1
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	65da      	str	r2, [r3, #92]	@ 0x5c
 8005f1c:	e005      	b.n	8005f2a <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f22:	f043 0210 	orr.w	r2, r3, #16
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	2200      	movs	r2, #0
 8005f2e:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 8005f32:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f34:	4618      	mov	r0, r3
 8005f36:	3710      	adds	r7, #16
 8005f38:	46bd      	mov	sp, r7
 8005f3a:	bd80      	pop	{r7, pc}
 8005f3c:	0004de01 	.word	0x0004de01

08005f40 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8005f40:	b590      	push	{r4, r7, lr}
 8005f42:	b0a1      	sub	sp, #132	@ 0x84
 8005f44:	af00      	add	r7, sp, #0
 8005f46:	6078      	str	r0, [r7, #4]
 8005f48:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8005f56:	2b01      	cmp	r3, #1
 8005f58:	d101      	bne.n	8005f5e <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8005f5a:	2302      	movs	r3, #2
 8005f5c:	e0e7      	b.n	800612e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	2201      	movs	r2, #1
 8005f62:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 8005f66:	2300      	movs	r3, #0
 8005f68:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 8005f6a:	2300      	movs	r3, #0
 8005f6c:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005f76:	d102      	bne.n	8005f7e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 8005f78:	4b6f      	ldr	r3, [pc, #444]	@ (8006138 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005f7a:	60bb      	str	r3, [r7, #8]
 8005f7c:	e009      	b.n	8005f92 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	4a6e      	ldr	r2, [pc, #440]	@ (800613c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8005f84:	4293      	cmp	r3, r2
 8005f86:	d102      	bne.n	8005f8e <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 8005f88:	4b6d      	ldr	r3, [pc, #436]	@ (8006140 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8005f8a:	60bb      	str	r3, [r7, #8]
 8005f8c:	e001      	b.n	8005f92 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 8005f8e:	2300      	movs	r3, #0
 8005f90:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 8005f92:	68bb      	ldr	r3, [r7, #8]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d10b      	bne.n	8005fb0 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005f9c:	f043 0220 	orr.w	r2, r3, #32
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2200      	movs	r2, #0
 8005fa8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 8005fac:	2301      	movs	r3, #1
 8005fae:	e0be      	b.n	800612e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8005fb0:	68bb      	ldr	r3, [r7, #8]
 8005fb2:	4618      	mov	r0, r3
 8005fb4:	f7ff ff4f 	bl	8005e56 <LL_ADC_REG_IsConversionOngoing>
 8005fb8:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	4618      	mov	r0, r3
 8005fc0:	f7ff ff49 	bl	8005e56 <LL_ADC_REG_IsConversionOngoing>
 8005fc4:	4603      	mov	r3, r0
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	f040 80a0 	bne.w	800610c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 8005fcc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	f040 809c 	bne.w	800610c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005fdc:	d004      	beq.n	8005fe8 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	4a55      	ldr	r2, [pc, #340]	@ (8006138 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8005fe4:	4293      	cmp	r3, r2
 8005fe6:	d101      	bne.n	8005fec <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8005fe8:	4b56      	ldr	r3, [pc, #344]	@ (8006144 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 8005fea:	e000      	b.n	8005fee <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8005fec:	4b56      	ldr	r3, [pc, #344]	@ (8006148 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 8005fee:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8005ff0:	683b      	ldr	r3, [r7, #0]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d04b      	beq.n	8006090 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005ff8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005ffa:	689b      	ldr	r3, [r3, #8]
 8005ffc:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	6859      	ldr	r1, [r3, #4]
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800600a:	035b      	lsls	r3, r3, #13
 800600c:	430b      	orrs	r3, r1
 800600e:	431a      	orrs	r2, r3
 8006010:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006012:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800601c:	d004      	beq.n	8006028 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	681b      	ldr	r3, [r3, #0]
 8006022:	4a45      	ldr	r2, [pc, #276]	@ (8006138 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8006024:	4293      	cmp	r3, r2
 8006026:	d10f      	bne.n	8006048 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8006028:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800602c:	f7ff fed3 	bl	8005dd6 <LL_ADC_IsEnabled>
 8006030:	4604      	mov	r4, r0
 8006032:	4841      	ldr	r0, [pc, #260]	@ (8006138 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8006034:	f7ff fecf 	bl	8005dd6 <LL_ADC_IsEnabled>
 8006038:	4603      	mov	r3, r0
 800603a:	4323      	orrs	r3, r4
 800603c:	2b00      	cmp	r3, #0
 800603e:	bf0c      	ite	eq
 8006040:	2301      	moveq	r3, #1
 8006042:	2300      	movne	r3, #0
 8006044:	b2db      	uxtb	r3, r3
 8006046:	e012      	b.n	800606e <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 8006048:	483c      	ldr	r0, [pc, #240]	@ (800613c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 800604a:	f7ff fec4 	bl	8005dd6 <LL_ADC_IsEnabled>
 800604e:	4604      	mov	r4, r0
 8006050:	483b      	ldr	r0, [pc, #236]	@ (8006140 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 8006052:	f7ff fec0 	bl	8005dd6 <LL_ADC_IsEnabled>
 8006056:	4603      	mov	r3, r0
 8006058:	431c      	orrs	r4, r3
 800605a:	483c      	ldr	r0, [pc, #240]	@ (800614c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 800605c:	f7ff febb 	bl	8005dd6 <LL_ADC_IsEnabled>
 8006060:	4603      	mov	r3, r0
 8006062:	4323      	orrs	r3, r4
 8006064:	2b00      	cmp	r3, #0
 8006066:	bf0c      	ite	eq
 8006068:	2301      	moveq	r3, #1
 800606a:	2300      	movne	r3, #0
 800606c:	b2db      	uxtb	r3, r3
 800606e:	2b00      	cmp	r3, #0
 8006070:	d056      	beq.n	8006120 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8006072:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006074:	689b      	ldr	r3, [r3, #8]
 8006076:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 800607a:	f023 030f 	bic.w	r3, r3, #15
 800607e:	683a      	ldr	r2, [r7, #0]
 8006080:	6811      	ldr	r1, [r2, #0]
 8006082:	683a      	ldr	r2, [r7, #0]
 8006084:	6892      	ldr	r2, [r2, #8]
 8006086:	430a      	orrs	r2, r1
 8006088:	431a      	orrs	r2, r3
 800608a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800608c:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800608e:	e047      	b.n	8006120 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8006090:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006092:	689b      	ldr	r3, [r3, #8]
 8006094:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006098:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800609a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80060a4:	d004      	beq.n	80060b0 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	4a23      	ldr	r2, [pc, #140]	@ (8006138 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80060ac:	4293      	cmp	r3, r2
 80060ae:	d10f      	bne.n	80060d0 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 80060b0:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 80060b4:	f7ff fe8f 	bl	8005dd6 <LL_ADC_IsEnabled>
 80060b8:	4604      	mov	r4, r0
 80060ba:	481f      	ldr	r0, [pc, #124]	@ (8006138 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80060bc:	f7ff fe8b 	bl	8005dd6 <LL_ADC_IsEnabled>
 80060c0:	4603      	mov	r3, r0
 80060c2:	4323      	orrs	r3, r4
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	bf0c      	ite	eq
 80060c8:	2301      	moveq	r3, #1
 80060ca:	2300      	movne	r3, #0
 80060cc:	b2db      	uxtb	r3, r3
 80060ce:	e012      	b.n	80060f6 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 80060d0:	481a      	ldr	r0, [pc, #104]	@ (800613c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80060d2:	f7ff fe80 	bl	8005dd6 <LL_ADC_IsEnabled>
 80060d6:	4604      	mov	r4, r0
 80060d8:	4819      	ldr	r0, [pc, #100]	@ (8006140 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80060da:	f7ff fe7c 	bl	8005dd6 <LL_ADC_IsEnabled>
 80060de:	4603      	mov	r3, r0
 80060e0:	431c      	orrs	r4, r3
 80060e2:	481a      	ldr	r0, [pc, #104]	@ (800614c <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80060e4:	f7ff fe77 	bl	8005dd6 <LL_ADC_IsEnabled>
 80060e8:	4603      	mov	r3, r0
 80060ea:	4323      	orrs	r3, r4
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	bf0c      	ite	eq
 80060f0:	2301      	moveq	r3, #1
 80060f2:	2300      	movne	r3, #0
 80060f4:	b2db      	uxtb	r3, r3
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d012      	beq.n	8006120 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80060fa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80060fc:	689b      	ldr	r3, [r3, #8]
 80060fe:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8006102:	f023 030f 	bic.w	r3, r3, #15
 8006106:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8006108:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800610a:	e009      	b.n	8006120 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006110:	f043 0220 	orr.w	r2, r3, #32
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8006118:	2301      	movs	r3, #1
 800611a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800611e:	e000      	b.n	8006122 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8006120:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	2200      	movs	r2, #0
 8006126:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800612a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800612e:	4618      	mov	r0, r3
 8006130:	3784      	adds	r7, #132	@ 0x84
 8006132:	46bd      	mov	sp, r7
 8006134:	bd90      	pop	{r4, r7, pc}
 8006136:	bf00      	nop
 8006138:	50000100 	.word	0x50000100
 800613c:	50000400 	.word	0x50000400
 8006140:	50000500 	.word	0x50000500
 8006144:	50000300 	.word	0x50000300
 8006148:	50000700 	.word	0x50000700
 800614c:	50000600 	.word	0x50000600

08006150 <HAL_CORDIC_Init>:
  * @brief  Initialize the CORDIC peripheral and the associated handle.
  * @param  hcordic pointer to a CORDIC_HandleTypeDef structure.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Init(CORDIC_HandleTypeDef *hcordic)
{
 8006150:	b580      	push	{r7, lr}
 8006152:	b082      	sub	sp, #8
 8006154:	af00      	add	r7, sp, #0
 8006156:	6078      	str	r0, [r7, #4]
  /* Check the CORDIC handle allocation */
  if (hcordic == NULL)
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	2b00      	cmp	r3, #0
 800615c:	d101      	bne.n	8006162 <HAL_CORDIC_Init+0x12>
  {
    /* Return error status */
    return HAL_ERROR;
 800615e:	2301      	movs	r3, #1
 8006160:	e023      	b.n	80061aa <HAL_CORDIC_Init+0x5a>

    /* Initialize the low level hardware */
    hcordic->MspInitCallback(hcordic);
  }
#else
  if (hcordic->State == HAL_CORDIC_STATE_RESET)
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8006168:	b2db      	uxtb	r3, r3
 800616a:	2b00      	cmp	r3, #0
 800616c:	d106      	bne.n	800617c <HAL_CORDIC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hcordic->Lock = HAL_UNLOCKED;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2200      	movs	r2, #0
 8006172:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize the low level hardware */
    HAL_CORDIC_MspInit(hcordic);
 8006176:	6878      	ldr	r0, [r7, #4]
 8006178:	f7fd fec6 	bl	8003f08 <HAL_CORDIC_MspInit>
  }
#endif /* (USE_HAL_CORDIC_REGISTER_CALLBACKS) */

  /* Set CORDIC error code to none */
  hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	2200      	movs	r2, #0
 8006180:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset pInBuff and pOutBuff */
  hcordic->pInBuff = NULL;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2200      	movs	r2, #0
 8006186:	605a      	str	r2, [r3, #4]
  hcordic->pOutBuff = NULL;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2200      	movs	r2, #0
 800618c:	609a      	str	r2, [r3, #8]

  /* Reset NbCalcToOrder and NbCalcToGet */
  hcordic->NbCalcToOrder = 0U;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	2200      	movs	r2, #0
 8006192:	60da      	str	r2, [r3, #12]
  hcordic->NbCalcToGet = 0U;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2200      	movs	r2, #0
 8006198:	611a      	str	r2, [r3, #16]

  /* Reset DMADirection */
  hcordic->DMADirection = CORDIC_DMA_DIR_NONE;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2200      	movs	r2, #0
 800619e:	615a      	str	r2, [r3, #20]

  /* Change CORDIC peripheral state */
  hcordic->State = HAL_CORDIC_STATE_READY;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	2201      	movs	r2, #1
 80061a4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Return function status */
  return HAL_OK;
 80061a8:	2300      	movs	r3, #0
}
 80061aa:	4618      	mov	r0, r3
 80061ac:	3708      	adds	r7, #8
 80061ae:	46bd      	mov	sp, r7
 80061b0:	bd80      	pop	{r7, pc}
	...

080061b4 <HAL_CORDIC_Configure>:
  * @param  sConfig pointer to a CORDIC_ConfigTypeDef structure that
  *         contains the CORDIC configuration information.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Configure(CORDIC_HandleTypeDef *hcordic, const CORDIC_ConfigTypeDef *sConfig)
{
 80061b4:	b480      	push	{r7}
 80061b6:	b085      	sub	sp, #20
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
 80061bc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80061be:	2300      	movs	r3, #0
 80061c0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_CORDIC_NBREAD(sConfig->NbRead));
  assert_param(IS_CORDIC_INSIZE(sConfig->InSize));
  assert_param(IS_CORDIC_OUTSIZE(sConfig->OutSize));

  /* Check handle state is ready */
  if (hcordic->State == HAL_CORDIC_STATE_READY)
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80061c8:	b2db      	uxtb	r3, r3
 80061ca:	2b01      	cmp	r3, #1
 80061cc:	d11d      	bne.n	800620a <HAL_CORDIC_Configure+0x56>
  {
    /* Apply all configuration parameters in CORDIC control register */
    MODIFY_REG(hcordic->Instance->CSR,                                                         \
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	681a      	ldr	r2, [r3, #0]
 80061d4:	4b14      	ldr	r3, [pc, #80]	@ (8006228 <HAL_CORDIC_Configure+0x74>)
 80061d6:	4013      	ands	r3, r2
 80061d8:	683a      	ldr	r2, [r7, #0]
 80061da:	6811      	ldr	r1, [r2, #0]
 80061dc:	683a      	ldr	r2, [r7, #0]
 80061de:	6992      	ldr	r2, [r2, #24]
 80061e0:	4311      	orrs	r1, r2
 80061e2:	683a      	ldr	r2, [r7, #0]
 80061e4:	6852      	ldr	r2, [r2, #4]
 80061e6:	4311      	orrs	r1, r2
 80061e8:	683a      	ldr	r2, [r7, #0]
 80061ea:	6912      	ldr	r2, [r2, #16]
 80061ec:	4311      	orrs	r1, r2
 80061ee:	683a      	ldr	r2, [r7, #0]
 80061f0:	6952      	ldr	r2, [r2, #20]
 80061f2:	4311      	orrs	r1, r2
 80061f4:	683a      	ldr	r2, [r7, #0]
 80061f6:	6892      	ldr	r2, [r2, #8]
 80061f8:	4311      	orrs	r1, r2
 80061fa:	683a      	ldr	r2, [r7, #0]
 80061fc:	68d2      	ldr	r2, [r2, #12]
 80061fe:	4311      	orrs	r1, r2
 8006200:	687a      	ldr	r2, [r7, #4]
 8006202:	6812      	ldr	r2, [r2, #0]
 8006204:	430b      	orrs	r3, r1
 8006206:	6013      	str	r3, [r2, #0]
 8006208:	e007      	b.n	800621a <HAL_CORDIC_Configure+0x66>
                sConfig->NbWrite | sConfig->NbRead | sConfig->InSize | sConfig->OutSize));
  }
  else
  {
    /* Set CORDIC error code */
    hcordic->ErrorCode |= HAL_CORDIC_ERROR_NOT_READY;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800620e:	f043 0202 	orr.w	r2, r3, #2
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return error status */
    status = HAL_ERROR;
 8006216:	2301      	movs	r3, #1
 8006218:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800621a:	7bfb      	ldrb	r3, [r7, #15]
}
 800621c:	4618      	mov	r0, r3
 800621e:	3714      	adds	r7, #20
 8006220:	46bd      	mov	sp, r7
 8006222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006226:	4770      	bx	lr
 8006228:	ff87f800 	.word	0xff87f800

0800622c <HAL_CORDIC_Calculate>:
  * @param  Timeout Specify Timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CORDIC_Calculate(CORDIC_HandleTypeDef *hcordic, const int32_t *pInBuff, int32_t *pOutBuff,
                                       uint32_t NbCalc, uint32_t Timeout)
{
 800622c:	b580      	push	{r7, lr}
 800622e:	b088      	sub	sp, #32
 8006230:	af00      	add	r7, sp, #0
 8006232:	60f8      	str	r0, [r7, #12]
 8006234:	60b9      	str	r1, [r7, #8]
 8006236:	607a      	str	r2, [r7, #4]
 8006238:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t index;
  const int32_t *p_tmp_in_buff = pInBuff;
 800623a:	68bb      	ldr	r3, [r7, #8]
 800623c:	617b      	str	r3, [r7, #20]
  int32_t *p_tmp_out_buff = pOutBuff;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	613b      	str	r3, [r7, #16]

  /* Check parameters setting */
  if ((pInBuff == NULL) || (pOutBuff == NULL) || (NbCalc == 0U))
 8006242:	68bb      	ldr	r3, [r7, #8]
 8006244:	2b00      	cmp	r3, #0
 8006246:	d005      	beq.n	8006254 <HAL_CORDIC_Calculate+0x28>
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	2b00      	cmp	r3, #0
 800624c:	d002      	beq.n	8006254 <HAL_CORDIC_Calculate+0x28>
 800624e:	683b      	ldr	r3, [r7, #0]
 8006250:	2b00      	cmp	r3, #0
 8006252:	d107      	bne.n	8006264 <HAL_CORDIC_Calculate+0x38>
  {
    /* Update the error code */
    hcordic->ErrorCode |= HAL_CORDIC_ERROR_PARAM;
 8006254:	68fb      	ldr	r3, [r7, #12]
 8006256:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006258:	f043 0201 	orr.w	r2, r3, #1
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return error status */
    return HAL_ERROR;
 8006260:	2301      	movs	r3, #1
 8006262:	e058      	b.n	8006316 <HAL_CORDIC_Calculate+0xea>
  }

  /* Check handle state is ready */
  if (hcordic->State == HAL_CORDIC_STATE_READY)
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800626a:	b2db      	uxtb	r3, r3
 800626c:	2b01      	cmp	r3, #1
 800626e:	d14b      	bne.n	8006308 <HAL_CORDIC_Calculate+0xdc>
  {
    /* Reset CORDIC error code */
    hcordic->ErrorCode = HAL_CORDIC_ERROR_NONE;
 8006270:	68fb      	ldr	r3, [r7, #12]
 8006272:	2200      	movs	r2, #0
 8006274:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Change the CORDIC state */
    hcordic->State = HAL_CORDIC_STATE_BUSY;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	2202      	movs	r2, #2
 800627a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Get tick */
    tickstart = HAL_GetTick();
 800627e:	f7fe facb 	bl	8004818 <HAL_GetTick>
 8006282:	61b8      	str	r0, [r7, #24]

    /* Write of input data in Write Data register, and increment input buffer pointer */
    CORDIC_WriteInDataIncrementPtr(hcordic, &p_tmp_in_buff);
 8006284:	f107 0314 	add.w	r3, r7, #20
 8006288:	4619      	mov	r1, r3
 800628a:	68f8      	ldr	r0, [r7, #12]
 800628c:	f000 f847 	bl	800631e <CORDIC_WriteInDataIncrementPtr>

    /* Calculation is started.
       Provide next set of input data, until number of calculation is achieved */
    for (index = (NbCalc - 1U); index > 0U; index--)
 8006290:	683b      	ldr	r3, [r7, #0]
 8006292:	3b01      	subs	r3, #1
 8006294:	61fb      	str	r3, [r7, #28]
 8006296:	e028      	b.n	80062ea <HAL_CORDIC_Calculate+0xbe>
    {
      /* Write of input data in Write Data register, and increment input buffer pointer */
      CORDIC_WriteInDataIncrementPtr(hcordic, &p_tmp_in_buff);
 8006298:	f107 0314 	add.w	r3, r7, #20
 800629c:	4619      	mov	r1, r3
 800629e:	68f8      	ldr	r0, [r7, #12]
 80062a0:	f000 f83d 	bl	800631e <CORDIC_WriteInDataIncrementPtr>

      /* Wait for RRDY flag to be raised */
      do
      {
        /* Check for the Timeout */
        if (Timeout != HAL_MAX_DELAY)
 80062a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062aa:	d010      	beq.n	80062ce <HAL_CORDIC_Calculate+0xa2>
        {
          if ((HAL_GetTick() - tickstart) > Timeout)
 80062ac:	f7fe fab4 	bl	8004818 <HAL_GetTick>
 80062b0:	4602      	mov	r2, r0
 80062b2:	69bb      	ldr	r3, [r7, #24]
 80062b4:	1ad3      	subs	r3, r2, r3
 80062b6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80062b8:	429a      	cmp	r2, r3
 80062ba:	d208      	bcs.n	80062ce <HAL_CORDIC_Calculate+0xa2>
          {
            /* Set CORDIC error code */
            hcordic->ErrorCode = HAL_CORDIC_ERROR_TIMEOUT;
 80062bc:	68fb      	ldr	r3, [r7, #12]
 80062be:	2204      	movs	r2, #4
 80062c0:	625a      	str	r2, [r3, #36]	@ 0x24

            /* Change the CORDIC state */
            hcordic->State = HAL_CORDIC_STATE_READY;
 80062c2:	68fb      	ldr	r3, [r7, #12]
 80062c4:	2201      	movs	r2, #1
 80062c6:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

            /* Return function status */
            return HAL_ERROR;
 80062ca:	2301      	movs	r3, #1
 80062cc:	e023      	b.n	8006316 <HAL_CORDIC_Calculate+0xea>
          }
        }
      } while (HAL_IS_BIT_CLR(hcordic->Instance->CSR, CORDIC_CSR_RRDY));
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	dae5      	bge.n	80062a4 <HAL_CORDIC_Calculate+0x78>

      /* Read output data from Read Data register, and increment output buffer pointer */
      CORDIC_ReadOutDataIncrementPtr(hcordic, &p_tmp_out_buff);
 80062d8:	f107 0310 	add.w	r3, r7, #16
 80062dc:	4619      	mov	r1, r3
 80062de:	68f8      	ldr	r0, [r7, #12]
 80062e0:	f000 f846 	bl	8006370 <CORDIC_ReadOutDataIncrementPtr>
    for (index = (NbCalc - 1U); index > 0U; index--)
 80062e4:	69fb      	ldr	r3, [r7, #28]
 80062e6:	3b01      	subs	r3, #1
 80062e8:	61fb      	str	r3, [r7, #28]
 80062ea:	69fb      	ldr	r3, [r7, #28]
 80062ec:	2b00      	cmp	r3, #0
 80062ee:	d1d3      	bne.n	8006298 <HAL_CORDIC_Calculate+0x6c>
    }

    /* Read output data from Read Data register, and increment output buffer pointer */
    CORDIC_ReadOutDataIncrementPtr(hcordic, &p_tmp_out_buff);
 80062f0:	f107 0310 	add.w	r3, r7, #16
 80062f4:	4619      	mov	r1, r3
 80062f6:	68f8      	ldr	r0, [r7, #12]
 80062f8:	f000 f83a 	bl	8006370 <CORDIC_ReadOutDataIncrementPtr>

    /* Change the CORDIC state */
    hcordic->State = HAL_CORDIC_STATE_READY;
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	2201      	movs	r2, #1
 8006300:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Return function status */
    return HAL_OK;
 8006304:	2300      	movs	r3, #0
 8006306:	e006      	b.n	8006316 <HAL_CORDIC_Calculate+0xea>
  }
  else
  {
    /* Set CORDIC error code */
    hcordic->ErrorCode |= HAL_CORDIC_ERROR_NOT_READY;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800630c:	f043 0202 	orr.w	r2, r3, #2
 8006310:	68fb      	ldr	r3, [r7, #12]
 8006312:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Return function status */
    return HAL_ERROR;
 8006314:	2301      	movs	r3, #1
  }
}
 8006316:	4618      	mov	r0, r3
 8006318:	3720      	adds	r7, #32
 800631a:	46bd      	mov	sp, r7
 800631c:	bd80      	pop	{r7, pc}

0800631e <CORDIC_WriteInDataIncrementPtr>:
  *         the configuration information for CORDIC module.
  * @param  ppInBuff Pointer to pointer to input buffer.
  * @retval none
  */
static void CORDIC_WriteInDataIncrementPtr(const CORDIC_HandleTypeDef *hcordic, const int32_t **ppInBuff)
{
 800631e:	b480      	push	{r7}
 8006320:	b083      	sub	sp, #12
 8006322:	af00      	add	r7, sp, #0
 8006324:	6078      	str	r0, [r7, #4]
 8006326:	6039      	str	r1, [r7, #0]
  /* First write of input data in the Write Data register */
  WRITE_REG(hcordic->Instance->WDATA, (uint32_t) **ppInBuff);
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	681a      	ldr	r2, [r3, #0]
 800632e:	687b      	ldr	r3, [r7, #4]
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	605a      	str	r2, [r3, #4]

  /* Increment input data pointer */
  (*ppInBuff)++;
 8006334:	683b      	ldr	r3, [r7, #0]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	1d1a      	adds	r2, r3, #4
 800633a:	683b      	ldr	r3, [r7, #0]
 800633c:	601a      	str	r2, [r3, #0]

  /* Check if second write of input data is expected */
  if (HAL_IS_BIT_SET(hcordic->Instance->CSR, CORDIC_CSR_NARGS))
 800633e:	687b      	ldr	r3, [r7, #4]
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006348:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800634c:	d10a      	bne.n	8006364 <CORDIC_WriteInDataIncrementPtr+0x46>
  {
    /* Second write of input data in the Write Data register */
    WRITE_REG(hcordic->Instance->WDATA, (uint32_t) **ppInBuff);
 800634e:	683b      	ldr	r3, [r7, #0]
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	681a      	ldr	r2, [r3, #0]
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	681b      	ldr	r3, [r3, #0]
 8006358:	605a      	str	r2, [r3, #4]

    /* Increment input data pointer */
    (*ppInBuff)++;
 800635a:	683b      	ldr	r3, [r7, #0]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	1d1a      	adds	r2, r3, #4
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	601a      	str	r2, [r3, #0]
  }
}
 8006364:	bf00      	nop
 8006366:	370c      	adds	r7, #12
 8006368:	46bd      	mov	sp, r7
 800636a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800636e:	4770      	bx	lr

08006370 <CORDIC_ReadOutDataIncrementPtr>:
  *         the configuration information for CORDIC module.
  * @param  ppOutBuff Pointer to pointer to output buffer.
  * @retval none
  */
static void CORDIC_ReadOutDataIncrementPtr(const CORDIC_HandleTypeDef *hcordic, int32_t **ppOutBuff)
{
 8006370:	b480      	push	{r7}
 8006372:	b083      	sub	sp, #12
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
 8006378:	6039      	str	r1, [r7, #0]
  /* First read of output data from the Read Data register */
  **ppOutBuff = (int32_t)READ_REG(hcordic->Instance->RDATA);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	689a      	ldr	r2, [r3, #8]
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	601a      	str	r2, [r3, #0]

  /* Increment output data pointer */
  (*ppOutBuff)++;
 8006386:	683b      	ldr	r3, [r7, #0]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	1d1a      	adds	r2, r3, #4
 800638c:	683b      	ldr	r3, [r7, #0]
 800638e:	601a      	str	r2, [r3, #0]

  /* Check if second read of output data is expected */
  if (HAL_IS_BIT_SET(hcordic->Instance->CSR, CORDIC_CSR_NRES))
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	681b      	ldr	r3, [r3, #0]
 8006396:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800639a:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800639e:	d10a      	bne.n	80063b6 <CORDIC_ReadOutDataIncrementPtr+0x46>
  {
    /* Second read of output data from the Read Data register */
    **ppOutBuff = (int32_t)READ_REG(hcordic->Instance->RDATA);
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	689a      	ldr	r2, [r3, #8]
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	681b      	ldr	r3, [r3, #0]
 80063aa:	601a      	str	r2, [r3, #0]

    /* Increment output data pointer */
    (*ppOutBuff)++;
 80063ac:	683b      	ldr	r3, [r7, #0]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	1d1a      	adds	r2, r3, #4
 80063b2:	683b      	ldr	r3, [r7, #0]
 80063b4:	601a      	str	r2, [r3, #0]
  }
}
 80063b6:	bf00      	nop
 80063b8:	370c      	adds	r7, #12
 80063ba:	46bd      	mov	sp, r7
 80063bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c0:	4770      	bx	lr
	...

080063c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80063c4:	b480      	push	{r7}
 80063c6:	b085      	sub	sp, #20
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	f003 0307 	and.w	r3, r3, #7
 80063d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80063d4:	4b0c      	ldr	r3, [pc, #48]	@ (8006408 <__NVIC_SetPriorityGrouping+0x44>)
 80063d6:	68db      	ldr	r3, [r3, #12]
 80063d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80063da:	68ba      	ldr	r2, [r7, #8]
 80063dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80063e0:	4013      	ands	r3, r2
 80063e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80063e8:	68bb      	ldr	r3, [r7, #8]
 80063ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80063ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80063f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80063f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80063f6:	4a04      	ldr	r2, [pc, #16]	@ (8006408 <__NVIC_SetPriorityGrouping+0x44>)
 80063f8:	68bb      	ldr	r3, [r7, #8]
 80063fa:	60d3      	str	r3, [r2, #12]
}
 80063fc:	bf00      	nop
 80063fe:	3714      	adds	r7, #20
 8006400:	46bd      	mov	sp, r7
 8006402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006406:	4770      	bx	lr
 8006408:	e000ed00 	.word	0xe000ed00

0800640c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800640c:	b480      	push	{r7}
 800640e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006410:	4b04      	ldr	r3, [pc, #16]	@ (8006424 <__NVIC_GetPriorityGrouping+0x18>)
 8006412:	68db      	ldr	r3, [r3, #12]
 8006414:	0a1b      	lsrs	r3, r3, #8
 8006416:	f003 0307 	and.w	r3, r3, #7
}
 800641a:	4618      	mov	r0, r3
 800641c:	46bd      	mov	sp, r7
 800641e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006422:	4770      	bx	lr
 8006424:	e000ed00 	.word	0xe000ed00

08006428 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006428:	b480      	push	{r7}
 800642a:	b083      	sub	sp, #12
 800642c:	af00      	add	r7, sp, #0
 800642e:	4603      	mov	r3, r0
 8006430:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006432:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006436:	2b00      	cmp	r3, #0
 8006438:	db0b      	blt.n	8006452 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800643a:	79fb      	ldrb	r3, [r7, #7]
 800643c:	f003 021f 	and.w	r2, r3, #31
 8006440:	4907      	ldr	r1, [pc, #28]	@ (8006460 <__NVIC_EnableIRQ+0x38>)
 8006442:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006446:	095b      	lsrs	r3, r3, #5
 8006448:	2001      	movs	r0, #1
 800644a:	fa00 f202 	lsl.w	r2, r0, r2
 800644e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8006452:	bf00      	nop
 8006454:	370c      	adds	r7, #12
 8006456:	46bd      	mov	sp, r7
 8006458:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645c:	4770      	bx	lr
 800645e:	bf00      	nop
 8006460:	e000e100 	.word	0xe000e100

08006464 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006464:	b480      	push	{r7}
 8006466:	b083      	sub	sp, #12
 8006468:	af00      	add	r7, sp, #0
 800646a:	4603      	mov	r3, r0
 800646c:	6039      	str	r1, [r7, #0]
 800646e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006470:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006474:	2b00      	cmp	r3, #0
 8006476:	db0a      	blt.n	800648e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	b2da      	uxtb	r2, r3
 800647c:	490c      	ldr	r1, [pc, #48]	@ (80064b0 <__NVIC_SetPriority+0x4c>)
 800647e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006482:	0112      	lsls	r2, r2, #4
 8006484:	b2d2      	uxtb	r2, r2
 8006486:	440b      	add	r3, r1
 8006488:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800648c:	e00a      	b.n	80064a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	b2da      	uxtb	r2, r3
 8006492:	4908      	ldr	r1, [pc, #32]	@ (80064b4 <__NVIC_SetPriority+0x50>)
 8006494:	79fb      	ldrb	r3, [r7, #7]
 8006496:	f003 030f 	and.w	r3, r3, #15
 800649a:	3b04      	subs	r3, #4
 800649c:	0112      	lsls	r2, r2, #4
 800649e:	b2d2      	uxtb	r2, r2
 80064a0:	440b      	add	r3, r1
 80064a2:	761a      	strb	r2, [r3, #24]
}
 80064a4:	bf00      	nop
 80064a6:	370c      	adds	r7, #12
 80064a8:	46bd      	mov	sp, r7
 80064aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ae:	4770      	bx	lr
 80064b0:	e000e100 	.word	0xe000e100
 80064b4:	e000ed00 	.word	0xe000ed00

080064b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80064b8:	b480      	push	{r7}
 80064ba:	b089      	sub	sp, #36	@ 0x24
 80064bc:	af00      	add	r7, sp, #0
 80064be:	60f8      	str	r0, [r7, #12]
 80064c0:	60b9      	str	r1, [r7, #8]
 80064c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80064c4:	68fb      	ldr	r3, [r7, #12]
 80064c6:	f003 0307 	and.w	r3, r3, #7
 80064ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80064cc:	69fb      	ldr	r3, [r7, #28]
 80064ce:	f1c3 0307 	rsb	r3, r3, #7
 80064d2:	2b04      	cmp	r3, #4
 80064d4:	bf28      	it	cs
 80064d6:	2304      	movcs	r3, #4
 80064d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80064da:	69fb      	ldr	r3, [r7, #28]
 80064dc:	3304      	adds	r3, #4
 80064de:	2b06      	cmp	r3, #6
 80064e0:	d902      	bls.n	80064e8 <NVIC_EncodePriority+0x30>
 80064e2:	69fb      	ldr	r3, [r7, #28]
 80064e4:	3b03      	subs	r3, #3
 80064e6:	e000      	b.n	80064ea <NVIC_EncodePriority+0x32>
 80064e8:	2300      	movs	r3, #0
 80064ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80064ec:	f04f 32ff 	mov.w	r2, #4294967295
 80064f0:	69bb      	ldr	r3, [r7, #24]
 80064f2:	fa02 f303 	lsl.w	r3, r2, r3
 80064f6:	43da      	mvns	r2, r3
 80064f8:	68bb      	ldr	r3, [r7, #8]
 80064fa:	401a      	ands	r2, r3
 80064fc:	697b      	ldr	r3, [r7, #20]
 80064fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006500:	f04f 31ff 	mov.w	r1, #4294967295
 8006504:	697b      	ldr	r3, [r7, #20]
 8006506:	fa01 f303 	lsl.w	r3, r1, r3
 800650a:	43d9      	mvns	r1, r3
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006510:	4313      	orrs	r3, r2
         );
}
 8006512:	4618      	mov	r0, r3
 8006514:	3724      	adds	r7, #36	@ 0x24
 8006516:	46bd      	mov	sp, r7
 8006518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800651c:	4770      	bx	lr
	...

08006520 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006520:	b580      	push	{r7, lr}
 8006522:	b082      	sub	sp, #8
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	3b01      	subs	r3, #1
 800652c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006530:	d301      	bcc.n	8006536 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006532:	2301      	movs	r3, #1
 8006534:	e00f      	b.n	8006556 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006536:	4a0a      	ldr	r2, [pc, #40]	@ (8006560 <SysTick_Config+0x40>)
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	3b01      	subs	r3, #1
 800653c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800653e:	210f      	movs	r1, #15
 8006540:	f04f 30ff 	mov.w	r0, #4294967295
 8006544:	f7ff ff8e 	bl	8006464 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006548:	4b05      	ldr	r3, [pc, #20]	@ (8006560 <SysTick_Config+0x40>)
 800654a:	2200      	movs	r2, #0
 800654c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800654e:	4b04      	ldr	r3, [pc, #16]	@ (8006560 <SysTick_Config+0x40>)
 8006550:	2207      	movs	r2, #7
 8006552:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006554:	2300      	movs	r3, #0
}
 8006556:	4618      	mov	r0, r3
 8006558:	3708      	adds	r7, #8
 800655a:	46bd      	mov	sp, r7
 800655c:	bd80      	pop	{r7, pc}
 800655e:	bf00      	nop
 8006560:	e000e010 	.word	0xe000e010

08006564 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006564:	b580      	push	{r7, lr}
 8006566:	b082      	sub	sp, #8
 8006568:	af00      	add	r7, sp, #0
 800656a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800656c:	6878      	ldr	r0, [r7, #4]
 800656e:	f7ff ff29 	bl	80063c4 <__NVIC_SetPriorityGrouping>
}
 8006572:	bf00      	nop
 8006574:	3708      	adds	r7, #8
 8006576:	46bd      	mov	sp, r7
 8006578:	bd80      	pop	{r7, pc}

0800657a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800657a:	b580      	push	{r7, lr}
 800657c:	b086      	sub	sp, #24
 800657e:	af00      	add	r7, sp, #0
 8006580:	4603      	mov	r3, r0
 8006582:	60b9      	str	r1, [r7, #8]
 8006584:	607a      	str	r2, [r7, #4]
 8006586:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006588:	f7ff ff40 	bl	800640c <__NVIC_GetPriorityGrouping>
 800658c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800658e:	687a      	ldr	r2, [r7, #4]
 8006590:	68b9      	ldr	r1, [r7, #8]
 8006592:	6978      	ldr	r0, [r7, #20]
 8006594:	f7ff ff90 	bl	80064b8 <NVIC_EncodePriority>
 8006598:	4602      	mov	r2, r0
 800659a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800659e:	4611      	mov	r1, r2
 80065a0:	4618      	mov	r0, r3
 80065a2:	f7ff ff5f 	bl	8006464 <__NVIC_SetPriority>
}
 80065a6:	bf00      	nop
 80065a8:	3718      	adds	r7, #24
 80065aa:	46bd      	mov	sp, r7
 80065ac:	bd80      	pop	{r7, pc}

080065ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80065ae:	b580      	push	{r7, lr}
 80065b0:	b082      	sub	sp, #8
 80065b2:	af00      	add	r7, sp, #0
 80065b4:	4603      	mov	r3, r0
 80065b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80065b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80065bc:	4618      	mov	r0, r3
 80065be:	f7ff ff33 	bl	8006428 <__NVIC_EnableIRQ>
}
 80065c2:	bf00      	nop
 80065c4:	3708      	adds	r7, #8
 80065c6:	46bd      	mov	sp, r7
 80065c8:	bd80      	pop	{r7, pc}

080065ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80065ca:	b580      	push	{r7, lr}
 80065cc:	b082      	sub	sp, #8
 80065ce:	af00      	add	r7, sp, #0
 80065d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80065d2:	6878      	ldr	r0, [r7, #4]
 80065d4:	f7ff ffa4 	bl	8006520 <SysTick_Config>
 80065d8:	4603      	mov	r3, r0
}
 80065da:	4618      	mov	r0, r3
 80065dc:	3708      	adds	r7, #8
 80065de:	46bd      	mov	sp, r7
 80065e0:	bd80      	pop	{r7, pc}

080065e2 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80065e2:	b580      	push	{r7, lr}
 80065e4:	b082      	sub	sp, #8
 80065e6:	af00      	add	r7, sp, #0
 80065e8:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	2b00      	cmp	r3, #0
 80065ee:	d101      	bne.n	80065f4 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80065f0:	2301      	movs	r3, #1
 80065f2:	e014      	b.n	800661e <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	791b      	ldrb	r3, [r3, #4]
 80065f8:	b2db      	uxtb	r3, r3
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d105      	bne.n	800660a <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	2200      	movs	r2, #0
 8006602:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8006604:	6878      	ldr	r0, [r7, #4]
 8006606:	f7fd fc9f 	bl	8003f48 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	2202      	movs	r2, #2
 800660e:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	2200      	movs	r2, #0
 8006614:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2201      	movs	r2, #1
 800661a:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 800661c:	2300      	movs	r3, #0
}
 800661e:	4618      	mov	r0, r3
 8006620:	3708      	adds	r7, #8
 8006622:	46bd      	mov	sp, r7
 8006624:	bd80      	pop	{r7, pc}
	...

08006628 <HAL_DAC_Start>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 8006628:	b480      	push	{r7}
 800662a:	b085      	sub	sp, #20
 800662c:	af00      	add	r7, sp, #0
 800662e:	6078      	str	r0, [r7, #4]
 8006630:	6039      	str	r1, [r7, #0]
  __IO uint32_t wait_loop_index;

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d101      	bne.n	800663c <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 8006638:	2301      	movs	r3, #1
 800663a:	e056      	b.n	80066ea <HAL_DAC_Start+0xc2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	795b      	ldrb	r3, [r3, #5]
 8006640:	2b01      	cmp	r3, #1
 8006642:	d101      	bne.n	8006648 <HAL_DAC_Start+0x20>
 8006644:	2302      	movs	r3, #2
 8006646:	e050      	b.n	80066ea <HAL_DAC_Start+0xc2>
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	2201      	movs	r2, #1
 800664c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	2202      	movs	r2, #2
 8006652:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	681b      	ldr	r3, [r3, #0]
 8006658:	6819      	ldr	r1, [r3, #0]
 800665a:	683b      	ldr	r3, [r7, #0]
 800665c:	f003 0310 	and.w	r3, r3, #16
 8006660:	2201      	movs	r2, #1
 8006662:	409a      	lsls	r2, r3
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	430a      	orrs	r2, r1
 800666a:	601a      	str	r2, [r3, #0]
  /* Ensure minimum wait before using peripheral after enabling it */
  /* Wait loop initialization and execution */
  /* Note: Variable divided by 2 to compensate partially CPU processing cycles, scaling in us split to not exceed 32 */
  /*       bits register capacity and handle low frequency. */
  wait_loop_index = ((DAC_DELAY_STARTUP_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800666c:	4b22      	ldr	r3, [pc, #136]	@ (80066f8 <HAL_DAC_Start+0xd0>)
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	099b      	lsrs	r3, r3, #6
 8006672:	4a22      	ldr	r2, [pc, #136]	@ (80066fc <HAL_DAC_Start+0xd4>)
 8006674:	fba2 2303 	umull	r2, r3, r2, r3
 8006678:	099b      	lsrs	r3, r3, #6
 800667a:	3301      	adds	r3, #1
 800667c:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 800667e:	e002      	b.n	8006686 <HAL_DAC_Start+0x5e>
  {
    wait_loop_index--;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	3b01      	subs	r3, #1
 8006684:	60fb      	str	r3, [r7, #12]
  while (wait_loop_index != 0UL)
 8006686:	68fb      	ldr	r3, [r7, #12]
 8006688:	2b00      	cmp	r3, #0
 800668a:	d1f9      	bne.n	8006680 <HAL_DAC_Start+0x58>
  }

  if (Channel == DAC_CHANNEL_1)
 800668c:	683b      	ldr	r3, [r7, #0]
 800668e:	2b00      	cmp	r3, #0
 8006690:	d10f      	bne.n	80066b2 <HAL_DAC_Start+0x8a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8006692:	687b      	ldr	r3, [r7, #4]
 8006694:	681b      	ldr	r3, [r3, #0]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 800669c:	2b02      	cmp	r3, #2
 800669e:	d11d      	bne.n	80066dc <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	685a      	ldr	r2, [r3, #4]
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	681b      	ldr	r3, [r3, #0]
 80066aa:	f042 0201 	orr.w	r2, r2, #1
 80066ae:	605a      	str	r2, [r3, #4]
 80066b0:	e014      	b.n	80066dc <HAL_DAC_Start+0xb4>
  }

  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 80066bc:	683b      	ldr	r3, [r7, #0]
 80066be:	f003 0310 	and.w	r3, r3, #16
 80066c2:	2102      	movs	r1, #2
 80066c4:	fa01 f303 	lsl.w	r3, r1, r3
 80066c8:	429a      	cmp	r2, r3
 80066ca:	d107      	bne.n	80066dc <HAL_DAC_Start+0xb4>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	685a      	ldr	r2, [r3, #4]
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f042 0202 	orr.w	r2, r2, #2
 80066da:	605a      	str	r2, [r3, #4]
    }
  }


  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	2201      	movs	r2, #1
 80066e0:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	2200      	movs	r2, #0
 80066e6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80066e8:	2300      	movs	r3, #0
}
 80066ea:	4618      	mov	r0, r3
 80066ec:	3714      	adds	r7, #20
 80066ee:	46bd      	mov	sp, r7
 80066f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066f4:	4770      	bx	lr
 80066f6:	bf00      	nop
 80066f8:	20000068 	.word	0x20000068
 80066fc:	053e2d63 	.word	0x053e2d63

08006700 <HAL_DAC_IRQHandler>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
void HAL_DAC_IRQHandler(DAC_HandleTypeDef *hdac)
{
 8006700:	b580      	push	{r7, lr}
 8006702:	b084      	sub	sp, #16
 8006704:	af00      	add	r7, sp, #0
 8006706:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hdac->Instance->CR;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = hdac->Instance->SR;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006716:	60bb      	str	r3, [r7, #8]

  if ((itsource & DAC_IT_DMAUDR1) == DAC_IT_DMAUDR1)
 8006718:	68fb      	ldr	r3, [r7, #12]
 800671a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800671e:	2b00      	cmp	r3, #0
 8006720:	d01d      	beq.n	800675e <HAL_DAC_IRQHandler+0x5e>
  {
    /* Check underrun flag of DAC channel 1 */
    if ((itflag & DAC_FLAG_DMAUDR1) == DAC_FLAG_DMAUDR1)
 8006722:	68bb      	ldr	r3, [r7, #8]
 8006724:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006728:	2b00      	cmp	r3, #0
 800672a:	d018      	beq.n	800675e <HAL_DAC_IRQHandler+0x5e>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	2204      	movs	r2, #4
 8006730:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel1 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH1);
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	691b      	ldr	r3, [r3, #16]
 8006736:	f043 0201 	orr.w	r2, r3, #1
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR1);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8006746:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel1 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN1);
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	681b      	ldr	r3, [r3, #0]
 800674c:	681a      	ldr	r2, [r3, #0]
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006756:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh1(hdac);
#else
      HAL_DAC_DMAUnderrunCallbackCh1(hdac);
 8006758:	6878      	ldr	r0, [r7, #4]
 800675a:	f000 f854 	bl	8006806 <HAL_DAC_DMAUnderrunCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }


  if ((itsource & DAC_IT_DMAUDR2) == DAC_IT_DMAUDR2)
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006764:	2b00      	cmp	r3, #0
 8006766:	d01d      	beq.n	80067a4 <HAL_DAC_IRQHandler+0xa4>
  {
    /* Check underrun flag of DAC channel 2 */
    if ((itflag & DAC_FLAG_DMAUDR2) == DAC_FLAG_DMAUDR2)
 8006768:	68bb      	ldr	r3, [r7, #8]
 800676a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800676e:	2b00      	cmp	r3, #0
 8006770:	d018      	beq.n	80067a4 <HAL_DAC_IRQHandler+0xa4>
    {
      /* Change DAC state to error state */
      hdac->State = HAL_DAC_STATE_ERROR;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	2204      	movs	r2, #4
 8006776:	711a      	strb	r2, [r3, #4]

      /* Set DAC error code to channel2 DMA underrun error */
      SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_DMAUNDERRUNCH2);
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	691b      	ldr	r3, [r3, #16]
 800677c:	f043 0202 	orr.w	r2, r3, #2
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	611a      	str	r2, [r3, #16]

      /* Clear the underrun flag */
      __HAL_DAC_CLEAR_FLAG(hdac, DAC_FLAG_DMAUDR2);
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 800678c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Disable the selected DAC channel2 DMA request */
      __HAL_DAC_DISABLE_IT(hdac, DAC_CR_DMAEN2);
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	681a      	ldr	r2, [r3, #0]
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	f022 5280 	bic.w	r2, r2, #268435456	@ 0x10000000
 800679c:	601a      	str	r2, [r3, #0]

      /* Error callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
      hdac->DMAUnderrunCallbackCh2(hdac);
#else
      HAL_DACEx_DMAUnderrunCallbackCh2(hdac);
 800679e:	6878      	ldr	r0, [r7, #4]
 80067a0:	f000 f9f4 	bl	8006b8c <HAL_DACEx_DMAUnderrunCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
    }
  }

}
 80067a4:	bf00      	nop
 80067a6:	3710      	adds	r7, #16
 80067a8:	46bd      	mov	sp, r7
 80067aa:	bd80      	pop	{r7, pc}

080067ac <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80067ac:	b480      	push	{r7}
 80067ae:	b087      	sub	sp, #28
 80067b0:	af00      	add	r7, sp, #0
 80067b2:	60f8      	str	r0, [r7, #12]
 80067b4:	60b9      	str	r1, [r7, #8]
 80067b6:	607a      	str	r2, [r7, #4]
 80067b8:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 80067ba:	2300      	movs	r3, #0
 80067bc:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d101      	bne.n	80067c8 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 80067c4:	2301      	movs	r3, #1
 80067c6:	e018      	b.n	80067fa <HAL_DAC_SetValue+0x4e>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  /* In case DMA Double data mode is activated, DATA range is almost full uin32_t one: no check */
  if ((hdac->Instance->MCR & (DAC_MCR_DMADOUBLE1 << (Channel & 0x10UL))) == 0UL)
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
  {
    assert_param(IS_DAC_DATA(Data));
  }

  tmp = (uint32_t)hdac->Instance;
 80067ce:	68fb      	ldr	r3, [r7, #12]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 80067d4:	68bb      	ldr	r3, [r7, #8]
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d105      	bne.n	80067e6 <HAL_DAC_SetValue+0x3a>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 80067da:	697a      	ldr	r2, [r7, #20]
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	4413      	add	r3, r2
 80067e0:	3308      	adds	r3, #8
 80067e2:	617b      	str	r3, [r7, #20]
 80067e4:	e004      	b.n	80067f0 <HAL_DAC_SetValue+0x44>
  }

  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 80067e6:	697a      	ldr	r2, [r7, #20]
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	4413      	add	r3, r2
 80067ec:	3314      	adds	r3, #20
 80067ee:	617b      	str	r3, [r7, #20]
  }


  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 80067f0:	697b      	ldr	r3, [r7, #20]
 80067f2:	461a      	mov	r2, r3
 80067f4:	683b      	ldr	r3, [r7, #0]
 80067f6:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 80067f8:	2300      	movs	r3, #0
}
 80067fa:	4618      	mov	r0, r3
 80067fc:	371c      	adds	r7, #28
 80067fe:	46bd      	mov	sp, r7
 8006800:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006804:	4770      	bx	lr

08006806 <HAL_DAC_DMAUnderrunCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_DMAUnderrunCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8006806:	b480      	push	{r7}
 8006808:	b083      	sub	sp, #12
 800680a:	af00      	add	r7, sp, #0
 800680c:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_DMAUnderrunCallbackCh1 could be implemented in the user file
   */
}
 800680e:	bf00      	nop
 8006810:	370c      	adds	r7, #12
 8006812:	46bd      	mov	sp, r7
 8006814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006818:	4770      	bx	lr
	...

0800681c <HAL_DAC_ConfigChannel>:
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800681c:	b580      	push	{r7, lr}
 800681e:	b08a      	sub	sp, #40	@ 0x28
 8006820:	af00      	add	r7, sp, #0
 8006822:	60f8      	str	r0, [r7, #12]
 8006824:	60b9      	str	r1, [r7, #8]
 8006826:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006828:	2300      	movs	r3, #0
 800682a:	77fb      	strb	r3, [r7, #31]
  uint32_t tickstart;
  uint32_t hclkfreq;
  uint32_t connectOnChip;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 800682c:	68fb      	ldr	r3, [r7, #12]
 800682e:	2b00      	cmp	r3, #0
 8006830:	d002      	beq.n	8006838 <HAL_DAC_ConfigChannel+0x1c>
 8006832:	68bb      	ldr	r3, [r7, #8]
 8006834:	2b00      	cmp	r3, #0
 8006836:	d101      	bne.n	800683c <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8006838:	2301      	movs	r3, #1
 800683a:	e19e      	b.n	8006b7a <HAL_DAC_ConfigChannel+0x35e>
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	795b      	ldrb	r3, [r3, #5]
 8006840:	2b01      	cmp	r3, #1
 8006842:	d101      	bne.n	8006848 <HAL_DAC_ConfigChannel+0x2c>
 8006844:	2302      	movs	r3, #2
 8006846:	e198      	b.n	8006b7a <HAL_DAC_ConfigChannel+0x35e>
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	2201      	movs	r2, #1
 800684c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	2202      	movs	r2, #2
 8006852:	711a      	strb	r2, [r3, #4]

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8006854:	68bb      	ldr	r3, [r7, #8]
 8006856:	689b      	ldr	r3, [r3, #8]
 8006858:	2b04      	cmp	r3, #4
 800685a:	d17a      	bne.n	8006952 <HAL_DAC_ConfigChannel+0x136>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 800685c:	f7fd ffdc 	bl	8004818 <HAL_GetTick>
 8006860:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	2b00      	cmp	r3, #0
 8006866:	d13d      	bne.n	80068e4 <HAL_DAC_ConfigChannel+0xc8>
    {
      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8006868:	e018      	b.n	800689c <HAL_DAC_ConfigChannel+0x80>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800686a:	f7fd ffd5 	bl	8004818 <HAL_GetTick>
 800686e:	4602      	mov	r2, r0
 8006870:	69bb      	ldr	r3, [r7, #24]
 8006872:	1ad3      	subs	r3, r2, r3
 8006874:	2b01      	cmp	r3, #1
 8006876:	d911      	bls.n	800689c <HAL_DAC_ConfigChannel+0x80>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800687e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006882:	2b00      	cmp	r3, #0
 8006884:	d00a      	beq.n	800689c <HAL_DAC_ConfigChannel+0x80>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	691b      	ldr	r3, [r3, #16]
 800688a:	f043 0208 	orr.w	r2, r3, #8
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	2203      	movs	r2, #3
 8006896:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8006898:	2303      	movs	r3, #3
 800689a:	e16e      	b.n	8006b7a <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 800689c:	68fb      	ldr	r3, [r7, #12]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068a2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80068a6:	2b00      	cmp	r3, #0
 80068a8:	d1df      	bne.n	800686a <HAL_DAC_ConfigChannel+0x4e>
          }
        }
      }
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80068aa:	68fb      	ldr	r3, [r7, #12]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	68ba      	ldr	r2, [r7, #8]
 80068b0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80068b2:	641a      	str	r2, [r3, #64]	@ 0x40
 80068b4:	e020      	b.n	80068f8 <HAL_DAC_ConfigChannel+0xdc>
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80068b6:	f7fd ffaf 	bl	8004818 <HAL_GetTick>
 80068ba:	4602      	mov	r2, r0
 80068bc:	69bb      	ldr	r3, [r7, #24]
 80068be:	1ad3      	subs	r3, r2, r3
 80068c0:	2b01      	cmp	r3, #1
 80068c2:	d90f      	bls.n	80068e4 <HAL_DAC_ConfigChannel+0xc8>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	da0a      	bge.n	80068e4 <HAL_DAC_ConfigChannel+0xc8>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80068ce:	68fb      	ldr	r3, [r7, #12]
 80068d0:	691b      	ldr	r3, [r3, #16]
 80068d2:	f043 0208 	orr.w	r2, r3, #8
 80068d6:	68fb      	ldr	r3, [r7, #12]
 80068d8:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	2203      	movs	r2, #3
 80068de:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80068e0:	2303      	movs	r3, #3
 80068e2:	e14a      	b.n	8006b7a <HAL_DAC_ConfigChannel+0x35e>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	dbe3      	blt.n	80068b6 <HAL_DAC_ConfigChannel+0x9a>
          }
        }
      }
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	68ba      	ldr	r2, [r7, #8]
 80068f4:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80068f6:	645a      	str	r2, [r3, #68]	@ 0x44
    }


    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 80068f8:	68fb      	ldr	r3, [r7, #12]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	f003 0310 	and.w	r3, r3, #16
 8006904:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8006908:	fa01 f303 	lsl.w	r3, r1, r3
 800690c:	43db      	mvns	r3, r3
 800690e:	ea02 0103 	and.w	r1, r2, r3
 8006912:	68bb      	ldr	r3, [r7, #8]
 8006914:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	f003 0310 	and.w	r3, r3, #16
 800691c:	409a      	lsls	r2, r3
 800691e:	68fb      	ldr	r3, [r7, #12]
 8006920:	681b      	ldr	r3, [r3, #0]
 8006922:	430a      	orrs	r2, r1
 8006924:	649a      	str	r2, [r3, #72]	@ 0x48
               (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	f003 0310 	and.w	r3, r3, #16
 8006932:	21ff      	movs	r1, #255	@ 0xff
 8006934:	fa01 f303 	lsl.w	r3, r1, r3
 8006938:	43db      	mvns	r3, r3
 800693a:	ea02 0103 	and.w	r1, r2, r3
 800693e:	68bb      	ldr	r3, [r7, #8]
 8006940:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006942:	687b      	ldr	r3, [r7, #4]
 8006944:	f003 0310 	and.w	r3, r3, #16
 8006948:	409a      	lsls	r2, r3
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	430a      	orrs	r2, r1
 8006950:	64da      	str	r2, [r3, #76]	@ 0x4c
               (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8006952:	68bb      	ldr	r3, [r7, #8]
 8006954:	69db      	ldr	r3, [r3, #28]
 8006956:	2b01      	cmp	r3, #1
 8006958:	d11d      	bne.n	8006996 <HAL_DAC_ConfigChannel+0x17a>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 800695a:	68fb      	ldr	r3, [r7, #12]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006960:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	f003 0310 	and.w	r3, r3, #16
 8006968:	221f      	movs	r2, #31
 800696a:	fa02 f303 	lsl.w	r3, r2, r3
 800696e:	43db      	mvns	r3, r3
 8006970:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006972:	4013      	ands	r3, r2
 8006974:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8006976:	68bb      	ldr	r3, [r7, #8]
 8006978:	6a1b      	ldr	r3, [r3, #32]
 800697a:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	f003 0310 	and.w	r3, r3, #16
 8006982:	697a      	ldr	r2, [r7, #20]
 8006984:	fa02 f303 	lsl.w	r3, r2, r3
 8006988:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800698a:	4313      	orrs	r3, r2
 800698c:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006994:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	681b      	ldr	r3, [r3, #0]
 800699a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800699c:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	f003 0310 	and.w	r3, r3, #16
 80069a4:	2207      	movs	r2, #7
 80069a6:	fa02 f303 	lsl.w	r3, r2, r3
 80069aa:	43db      	mvns	r3, r3
 80069ac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80069ae:	4013      	ands	r3, r2
 80069b0:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */


  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 80069b2:	68bb      	ldr	r3, [r7, #8]
 80069b4:	699b      	ldr	r3, [r3, #24]
 80069b6:	2b01      	cmp	r3, #1
 80069b8:	d102      	bne.n	80069c0 <HAL_DAC_ConfigChannel+0x1a4>
  {
    connectOnChip = 0x00000000UL;
 80069ba:	2300      	movs	r3, #0
 80069bc:	623b      	str	r3, [r7, #32]
 80069be:	e00f      	b.n	80069e0 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 80069c0:	68bb      	ldr	r3, [r7, #8]
 80069c2:	699b      	ldr	r3, [r3, #24]
 80069c4:	2b02      	cmp	r3, #2
 80069c6:	d102      	bne.n	80069ce <HAL_DAC_ConfigChannel+0x1b2>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 80069c8:	2301      	movs	r3, #1
 80069ca:	623b      	str	r3, [r7, #32]
 80069cc:	e008      	b.n	80069e0 <HAL_DAC_ConfigChannel+0x1c4>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_BOTH) */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80069ce:	68bb      	ldr	r3, [r7, #8]
 80069d0:	695b      	ldr	r3, [r3, #20]
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d102      	bne.n	80069dc <HAL_DAC_ConfigChannel+0x1c0>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 80069d6:	2301      	movs	r3, #1
 80069d8:	623b      	str	r3, [r7, #32]
 80069da:	e001      	b.n	80069e0 <HAL_DAC_ConfigChannel+0x1c4>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 80069dc:	2300      	movs	r3, #0
 80069de:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 80069e0:	68bb      	ldr	r3, [r7, #8]
 80069e2:	689a      	ldr	r2, [r3, #8]
 80069e4:	68bb      	ldr	r3, [r7, #8]
 80069e6:	695b      	ldr	r3, [r3, #20]
 80069e8:	4313      	orrs	r3, r2
 80069ea:	6a3a      	ldr	r2, [r7, #32]
 80069ec:	4313      	orrs	r3, r2
 80069ee:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	f003 0310 	and.w	r3, r3, #16
 80069f6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80069fa:	fa02 f303 	lsl.w	r3, r2, r3
 80069fe:	43db      	mvns	r3, r3
 8006a00:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a02:	4013      	ands	r3, r2
 8006a04:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8006a06:	68bb      	ldr	r3, [r7, #8]
 8006a08:	791b      	ldrb	r3, [r3, #4]
 8006a0a:	2b01      	cmp	r3, #1
 8006a0c:	d102      	bne.n	8006a14 <HAL_DAC_ConfigChannel+0x1f8>
 8006a0e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8006a12:	e000      	b.n	8006a16 <HAL_DAC_ConfigChannel+0x1fa>
 8006a14:	2300      	movs	r3, #0
 8006a16:	697a      	ldr	r2, [r7, #20]
 8006a18:	4313      	orrs	r3, r2
 8006a1a:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	f003 0310 	and.w	r3, r3, #16
 8006a22:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006a26:	fa02 f303 	lsl.w	r3, r2, r3
 8006a2a:	43db      	mvns	r3, r3
 8006a2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a2e:	4013      	ands	r3, r2
 8006a30:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8006a32:	68bb      	ldr	r3, [r7, #8]
 8006a34:	795b      	ldrb	r3, [r3, #5]
 8006a36:	2b01      	cmp	r3, #1
 8006a38:	d102      	bne.n	8006a40 <HAL_DAC_ConfigChannel+0x224>
 8006a3a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006a3e:	e000      	b.n	8006a42 <HAL_DAC_ConfigChannel+0x226>
 8006a40:	2300      	movs	r3, #0
 8006a42:	697a      	ldr	r2, [r7, #20]
 8006a44:	4313      	orrs	r3, r2
 8006a46:	617b      	str	r3, [r7, #20]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8006a48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a4a:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8006a4e:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8006a50:	68bb      	ldr	r3, [r7, #8]
 8006a52:	681b      	ldr	r3, [r3, #0]
 8006a54:	2b02      	cmp	r3, #2
 8006a56:	d114      	bne.n	8006a82 <HAL_DAC_ConfigChannel+0x266>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8006a58:	f002 ff7a 	bl	8009950 <HAL_RCC_GetHCLKFreq>
 8006a5c:	6138      	str	r0, [r7, #16]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8006a5e:	693b      	ldr	r3, [r7, #16]
 8006a60:	4a48      	ldr	r2, [pc, #288]	@ (8006b84 <HAL_DAC_ConfigChannel+0x368>)
 8006a62:	4293      	cmp	r3, r2
 8006a64:	d904      	bls.n	8006a70 <HAL_DAC_ConfigChannel+0x254>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8006a66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a68:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006a6c:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a6e:	e00f      	b.n	8006a90 <HAL_DAC_ConfigChannel+0x274>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8006a70:	693b      	ldr	r3, [r7, #16]
 8006a72:	4a45      	ldr	r2, [pc, #276]	@ (8006b88 <HAL_DAC_ConfigChannel+0x36c>)
 8006a74:	4293      	cmp	r3, r2
 8006a76:	d90a      	bls.n	8006a8e <HAL_DAC_ConfigChannel+0x272>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8006a78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a7a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006a7e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a80:	e006      	b.n	8006a90 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8006a82:	68bb      	ldr	r3, [r7, #8]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a88:	4313      	orrs	r3, r2
 8006a8a:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a8c:	e000      	b.n	8006a90 <HAL_DAC_ConfigChannel+0x274>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
 8006a8e:	bf00      	nop
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	f003 0310 	and.w	r3, r3, #16
 8006a96:	697a      	ldr	r2, [r7, #20]
 8006a98:	fa02 f303 	lsl.w	r3, r2, r3
 8006a9c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a9e:	4313      	orrs	r3, r2
 8006aa0:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006aa8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8006aaa:	68fb      	ldr	r3, [r7, #12]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	6819      	ldr	r1, [r3, #0]
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	f003 0310 	and.w	r3, r3, #16
 8006ab6:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8006aba:	fa02 f303 	lsl.w	r3, r2, r3
 8006abe:	43da      	mvns	r2, r3
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	400a      	ands	r2, r1
 8006ac6:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	681b      	ldr	r3, [r3, #0]
 8006ace:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	f003 0310 	and.w	r3, r3, #16
 8006ad6:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8006ada:	fa02 f303 	lsl.w	r3, r2, r3
 8006ade:	43db      	mvns	r3, r3
 8006ae0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ae2:	4013      	ands	r3, r2
 8006ae4:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8006ae6:	68bb      	ldr	r3, [r7, #8]
 8006ae8:	68db      	ldr	r3, [r3, #12]
 8006aea:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	f003 0310 	and.w	r3, r3, #16
 8006af2:	697a      	ldr	r2, [r7, #20]
 8006af4:	fa02 f303 	lsl.w	r3, r2, r3
 8006af8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006afa:	4313      	orrs	r3, r2
 8006afc:	627b      	str	r3, [r7, #36]	@ 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006b04:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8006b06:	68fb      	ldr	r3, [r7, #12]
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	6819      	ldr	r1, [r3, #0]
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	f003 0310 	and.w	r3, r3, #16
 8006b12:	22c0      	movs	r2, #192	@ 0xc0
 8006b14:	fa02 f303 	lsl.w	r3, r2, r3
 8006b18:	43da      	mvns	r2, r3
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	681b      	ldr	r3, [r3, #0]
 8006b1e:	400a      	ands	r2, r1
 8006b20:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8006b22:	68bb      	ldr	r3, [r7, #8]
 8006b24:	68db      	ldr	r3, [r3, #12]
 8006b26:	089b      	lsrs	r3, r3, #2
 8006b28:	f003 030f 	and.w	r3, r3, #15
 8006b2c:	617b      	str	r3, [r7, #20]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8006b2e:	68bb      	ldr	r3, [r7, #8]
 8006b30:	691b      	ldr	r3, [r3, #16]
 8006b32:	089b      	lsrs	r3, r3, #2
 8006b34:	021b      	lsls	r3, r3, #8
 8006b36:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006b3a:	697a      	ldr	r2, [r7, #20]
 8006b3c:	4313      	orrs	r3, r2
 8006b3e:	617b      	str	r3, [r7, #20]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1)
 8006b40:	68fb      	ldr	r3, [r7, #12]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	f003 0310 	and.w	r3, r3, #16
 8006b4c:	f640 710f 	movw	r1, #3855	@ 0xf0f
 8006b50:	fa01 f303 	lsl.w	r3, r1, r3
 8006b54:	43db      	mvns	r3, r3
 8006b56:	ea02 0103 	and.w	r1, r2, r3
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	f003 0310 	and.w	r3, r3, #16
 8006b60:	697a      	ldr	r2, [r7, #20]
 8006b62:	409a      	lsls	r2, r3
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	430a      	orrs	r2, r1
 8006b6a:	661a      	str	r2, [r3, #96]	@ 0x60
             << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	2201      	movs	r2, #1
 8006b70:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	2200      	movs	r2, #0
 8006b76:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8006b78:	7ffb      	ldrb	r3, [r7, #31]
}
 8006b7a:	4618      	mov	r0, r3
 8006b7c:	3728      	adds	r7, #40	@ 0x28
 8006b7e:	46bd      	mov	sp, r7
 8006b80:	bd80      	pop	{r7, pc}
 8006b82:	bf00      	nop
 8006b84:	09896800 	.word	0x09896800
 8006b88:	04c4b400 	.word	0x04c4b400

08006b8c <HAL_DACEx_DMAUnderrunCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_DMAUnderrunCallbackCh2(DAC_HandleTypeDef *hdac)
{
 8006b8c:	b480      	push	{r7}
 8006b8e:	b083      	sub	sp, #12
 8006b90:	af00      	add	r7, sp, #0
 8006b92:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_DMAUnderrunCallbackCh2 could be implemented in the user file
   */
}
 8006b94:	bf00      	nop
 8006b96:	370c      	adds	r7, #12
 8006b98:	46bd      	mov	sp, r7
 8006b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9e:	4770      	bx	lr

08006ba0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b084      	sub	sp, #16
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d101      	bne.n	8006bb2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8006bae:	2301      	movs	r3, #1
 8006bb0:	e08d      	b.n	8006cce <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	461a      	mov	r2, r3
 8006bb8:	4b47      	ldr	r3, [pc, #284]	@ (8006cd8 <HAL_DMA_Init+0x138>)
 8006bba:	429a      	cmp	r2, r3
 8006bbc:	d80f      	bhi.n	8006bde <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	681b      	ldr	r3, [r3, #0]
 8006bc2:	461a      	mov	r2, r3
 8006bc4:	4b45      	ldr	r3, [pc, #276]	@ (8006cdc <HAL_DMA_Init+0x13c>)
 8006bc6:	4413      	add	r3, r2
 8006bc8:	4a45      	ldr	r2, [pc, #276]	@ (8006ce0 <HAL_DMA_Init+0x140>)
 8006bca:	fba2 2303 	umull	r2, r3, r2, r3
 8006bce:	091b      	lsrs	r3, r3, #4
 8006bd0:	009a      	lsls	r2, r3, #2
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	4a42      	ldr	r2, [pc, #264]	@ (8006ce4 <HAL_DMA_Init+0x144>)
 8006bda:	641a      	str	r2, [r3, #64]	@ 0x40
 8006bdc:	e00e      	b.n	8006bfc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	681b      	ldr	r3, [r3, #0]
 8006be2:	461a      	mov	r2, r3
 8006be4:	4b40      	ldr	r3, [pc, #256]	@ (8006ce8 <HAL_DMA_Init+0x148>)
 8006be6:	4413      	add	r3, r2
 8006be8:	4a3d      	ldr	r2, [pc, #244]	@ (8006ce0 <HAL_DMA_Init+0x140>)
 8006bea:	fba2 2303 	umull	r2, r3, r2, r3
 8006bee:	091b      	lsrs	r3, r3, #4
 8006bf0:	009a      	lsls	r2, r3, #2
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	4a3c      	ldr	r2, [pc, #240]	@ (8006cec <HAL_DMA_Init+0x14c>)
 8006bfa:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	2202      	movs	r2, #2
 8006c00:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8006c12:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c16:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8006c20:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	691b      	ldr	r3, [r3, #16]
 8006c26:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006c2c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	699b      	ldr	r3, [r3, #24]
 8006c32:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006c38:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	6a1b      	ldr	r3, [r3, #32]
 8006c3e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006c40:	68fa      	ldr	r2, [r7, #12]
 8006c42:	4313      	orrs	r3, r2
 8006c44:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	68fa      	ldr	r2, [r7, #12]
 8006c4c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006c4e:	6878      	ldr	r0, [r7, #4]
 8006c50:	f000 f9b6 	bl	8006fc0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	689b      	ldr	r3, [r3, #8]
 8006c58:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006c5c:	d102      	bne.n	8006c64 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006c5e:	687b      	ldr	r3, [r7, #4]
 8006c60:	2200      	movs	r2, #0
 8006c62:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	685a      	ldr	r2, [r3, #4]
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006c6c:	b2d2      	uxtb	r2, r2
 8006c6e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006c74:	687a      	ldr	r2, [r7, #4]
 8006c76:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006c78:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	685b      	ldr	r3, [r3, #4]
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	d010      	beq.n	8006ca4 <HAL_DMA_Init+0x104>
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	685b      	ldr	r3, [r3, #4]
 8006c86:	2b04      	cmp	r3, #4
 8006c88:	d80c      	bhi.n	8006ca4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8006c8a:	6878      	ldr	r0, [r7, #4]
 8006c8c:	f000 f9d6 	bl	800703c <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c94:	2200      	movs	r2, #0
 8006c96:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006c98:	687b      	ldr	r3, [r7, #4]
 8006c9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006c9c:	687a      	ldr	r2, [r7, #4]
 8006c9e:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006ca0:	605a      	str	r2, [r3, #4]
 8006ca2:	e008      	b.n	8006cb6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	2200      	movs	r2, #0
 8006cae:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	2200      	movs	r2, #0
 8006cba:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8006cbc:	687b      	ldr	r3, [r7, #4]
 8006cbe:	2201      	movs	r2, #1
 8006cc0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006cc4:	687b      	ldr	r3, [r7, #4]
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006ccc:	2300      	movs	r3, #0
}
 8006cce:	4618      	mov	r0, r3
 8006cd0:	3710      	adds	r7, #16
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	bd80      	pop	{r7, pc}
 8006cd6:	bf00      	nop
 8006cd8:	40020407 	.word	0x40020407
 8006cdc:	bffdfff8 	.word	0xbffdfff8
 8006ce0:	cccccccd 	.word	0xcccccccd
 8006ce4:	40020000 	.word	0x40020000
 8006ce8:	bffdfbf8 	.word	0xbffdfbf8
 8006cec:	40020400 	.word	0x40020400

08006cf0 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8006cf0:	b580      	push	{r7, lr}
 8006cf2:	b086      	sub	sp, #24
 8006cf4:	af00      	add	r7, sp, #0
 8006cf6:	60f8      	str	r0, [r7, #12]
 8006cf8:	60b9      	str	r1, [r7, #8]
 8006cfa:	607a      	str	r2, [r7, #4]
 8006cfc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006cfe:	2300      	movs	r3, #0
 8006d00:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006d08:	2b01      	cmp	r3, #1
 8006d0a:	d101      	bne.n	8006d10 <HAL_DMA_Start_IT+0x20>
 8006d0c:	2302      	movs	r3, #2
 8006d0e:	e066      	b.n	8006dde <HAL_DMA_Start_IT+0xee>
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	2201      	movs	r2, #1
 8006d14:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006d1e:	b2db      	uxtb	r3, r3
 8006d20:	2b01      	cmp	r3, #1
 8006d22:	d155      	bne.n	8006dd0 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	2202      	movs	r2, #2
 8006d28:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	2200      	movs	r2, #0
 8006d30:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006d32:	68fb      	ldr	r3, [r7, #12]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	681a      	ldr	r2, [r3, #0]
 8006d38:	68fb      	ldr	r3, [r7, #12]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	f022 0201 	bic.w	r2, r2, #1
 8006d40:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006d42:	683b      	ldr	r3, [r7, #0]
 8006d44:	687a      	ldr	r2, [r7, #4]
 8006d46:	68b9      	ldr	r1, [r7, #8]
 8006d48:	68f8      	ldr	r0, [r7, #12]
 8006d4a:	f000 f8fb 	bl	8006f44 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8006d4e:	68fb      	ldr	r3, [r7, #12]
 8006d50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d008      	beq.n	8006d68 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006d56:	68fb      	ldr	r3, [r7, #12]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	681a      	ldr	r2, [r3, #0]
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	f042 020e 	orr.w	r2, r2, #14
 8006d64:	601a      	str	r2, [r3, #0]
 8006d66:	e00f      	b.n	8006d88 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006d68:	68fb      	ldr	r3, [r7, #12]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	681a      	ldr	r2, [r3, #0]
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	681b      	ldr	r3, [r3, #0]
 8006d72:	f022 0204 	bic.w	r2, r2, #4
 8006d76:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	681a      	ldr	r2, [r3, #0]
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f042 020a 	orr.w	r2, r2, #10
 8006d86:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d007      	beq.n	8006da6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d9a:	681a      	ldr	r2, [r3, #0]
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006da0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006da4:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d007      	beq.n	8006dbe <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006db2:	681a      	ldr	r2, [r3, #0]
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006db8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006dbc:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	681a      	ldr	r2, [r3, #0]
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f042 0201 	orr.w	r2, r2, #1
 8006dcc:	601a      	str	r2, [r3, #0]
 8006dce:	e005      	b.n	8006ddc <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8006dd8:	2302      	movs	r3, #2
 8006dda:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8006ddc:	7dfb      	ldrb	r3, [r7, #23]
}
 8006dde:	4618      	mov	r0, r3
 8006de0:	3718      	adds	r7, #24
 8006de2:	46bd      	mov	sp, r7
 8006de4:	bd80      	pop	{r7, pc}

08006de6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006de6:	b580      	push	{r7, lr}
 8006de8:	b084      	sub	sp, #16
 8006dea:	af00      	add	r7, sp, #0
 8006dec:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e02:	f003 031f 	and.w	r3, r3, #31
 8006e06:	2204      	movs	r2, #4
 8006e08:	409a      	lsls	r2, r3
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	4013      	ands	r3, r2
 8006e0e:	2b00      	cmp	r3, #0
 8006e10:	d026      	beq.n	8006e60 <HAL_DMA_IRQHandler+0x7a>
 8006e12:	68bb      	ldr	r3, [r7, #8]
 8006e14:	f003 0304 	and.w	r3, r3, #4
 8006e18:	2b00      	cmp	r3, #0
 8006e1a:	d021      	beq.n	8006e60 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	f003 0320 	and.w	r3, r3, #32
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d107      	bne.n	8006e3a <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	681a      	ldr	r2, [r3, #0]
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	f022 0204 	bic.w	r2, r2, #4
 8006e38:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e3e:	f003 021f 	and.w	r2, r3, #31
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e46:	2104      	movs	r1, #4
 8006e48:	fa01 f202 	lsl.w	r2, r1, r2
 8006e4c:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d071      	beq.n	8006f3a <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e5a:	6878      	ldr	r0, [r7, #4]
 8006e5c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8006e5e:	e06c      	b.n	8006f3a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e64:	f003 031f 	and.w	r3, r3, #31
 8006e68:	2202      	movs	r2, #2
 8006e6a:	409a      	lsls	r2, r3
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	4013      	ands	r3, r2
 8006e70:	2b00      	cmp	r3, #0
 8006e72:	d02e      	beq.n	8006ed2 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8006e74:	68bb      	ldr	r3, [r7, #8]
 8006e76:	f003 0302 	and.w	r3, r3, #2
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d029      	beq.n	8006ed2 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	681b      	ldr	r3, [r3, #0]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f003 0320 	and.w	r3, r3, #32
 8006e88:	2b00      	cmp	r3, #0
 8006e8a:	d10b      	bne.n	8006ea4 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	681a      	ldr	r2, [r3, #0]
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	f022 020a 	bic.w	r2, r2, #10
 8006e9a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2201      	movs	r2, #1
 8006ea0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ea8:	f003 021f 	and.w	r2, r3, #31
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006eb0:	2102      	movs	r1, #2
 8006eb2:	fa01 f202 	lsl.w	r2, r1, r2
 8006eb6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	2200      	movs	r2, #0
 8006ebc:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ec4:	2b00      	cmp	r3, #0
 8006ec6:	d038      	beq.n	8006f3a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ecc:	6878      	ldr	r0, [r7, #4]
 8006ece:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8006ed0:	e033      	b.n	8006f3a <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ed6:	f003 031f 	and.w	r3, r3, #31
 8006eda:	2208      	movs	r2, #8
 8006edc:	409a      	lsls	r2, r3
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	4013      	ands	r3, r2
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d02a      	beq.n	8006f3c <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8006ee6:	68bb      	ldr	r3, [r7, #8]
 8006ee8:	f003 0308 	and.w	r3, r3, #8
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d025      	beq.n	8006f3c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	681a      	ldr	r2, [r3, #0]
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f022 020e 	bic.w	r2, r2, #14
 8006efe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f04:	f003 021f 	and.w	r2, r3, #31
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f0c:	2101      	movs	r1, #1
 8006f0e:	fa01 f202 	lsl.w	r2, r1, r2
 8006f12:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	2201      	movs	r2, #1
 8006f18:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	2201      	movs	r2, #1
 8006f1e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	2200      	movs	r2, #0
 8006f26:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f2e:	2b00      	cmp	r3, #0
 8006f30:	d004      	beq.n	8006f3c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006f36:	6878      	ldr	r0, [r7, #4]
 8006f38:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8006f3a:	bf00      	nop
 8006f3c:	bf00      	nop
}
 8006f3e:	3710      	adds	r7, #16
 8006f40:	46bd      	mov	sp, r7
 8006f42:	bd80      	pop	{r7, pc}

08006f44 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006f44:	b480      	push	{r7}
 8006f46:	b085      	sub	sp, #20
 8006f48:	af00      	add	r7, sp, #0
 8006f4a:	60f8      	str	r0, [r7, #12]
 8006f4c:	60b9      	str	r1, [r7, #8]
 8006f4e:	607a      	str	r2, [r7, #4]
 8006f50:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f56:	68fa      	ldr	r2, [r7, #12]
 8006f58:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006f5a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f60:	2b00      	cmp	r3, #0
 8006f62:	d004      	beq.n	8006f6e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f68:	68fa      	ldr	r2, [r7, #12]
 8006f6a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006f6c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f72:	f003 021f 	and.w	r2, r3, #31
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f7a:	2101      	movs	r1, #1
 8006f7c:	fa01 f202 	lsl.w	r2, r1, r2
 8006f80:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006f82:	68fb      	ldr	r3, [r7, #12]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	683a      	ldr	r2, [r7, #0]
 8006f88:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	689b      	ldr	r3, [r3, #8]
 8006f8e:	2b10      	cmp	r3, #16
 8006f90:	d108      	bne.n	8006fa4 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	687a      	ldr	r2, [r7, #4]
 8006f98:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	68ba      	ldr	r2, [r7, #8]
 8006fa0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8006fa2:	e007      	b.n	8006fb4 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8006fa4:	68fb      	ldr	r3, [r7, #12]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	68ba      	ldr	r2, [r7, #8]
 8006faa:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006fac:	68fb      	ldr	r3, [r7, #12]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	687a      	ldr	r2, [r7, #4]
 8006fb2:	60da      	str	r2, [r3, #12]
}
 8006fb4:	bf00      	nop
 8006fb6:	3714      	adds	r7, #20
 8006fb8:	46bd      	mov	sp, r7
 8006fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fbe:	4770      	bx	lr

08006fc0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006fc0:	b480      	push	{r7}
 8006fc2:	b087      	sub	sp, #28
 8006fc4:	af00      	add	r7, sp, #0
 8006fc6:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	461a      	mov	r2, r3
 8006fce:	4b16      	ldr	r3, [pc, #88]	@ (8007028 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8006fd0:	429a      	cmp	r2, r3
 8006fd2:	d802      	bhi.n	8006fda <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8006fd4:	4b15      	ldr	r3, [pc, #84]	@ (800702c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8006fd6:	617b      	str	r3, [r7, #20]
 8006fd8:	e001      	b.n	8006fde <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8006fda:	4b15      	ldr	r3, [pc, #84]	@ (8007030 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8006fdc:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8006fde:	697b      	ldr	r3, [r7, #20]
 8006fe0:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	b2db      	uxtb	r3, r3
 8006fe8:	3b08      	subs	r3, #8
 8006fea:	4a12      	ldr	r2, [pc, #72]	@ (8007034 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8006fec:	fba2 2303 	umull	r2, r3, r2, r3
 8006ff0:	091b      	lsrs	r3, r3, #4
 8006ff2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006ff8:	089b      	lsrs	r3, r3, #2
 8006ffa:	009a      	lsls	r2, r3, #2
 8006ffc:	693b      	ldr	r3, [r7, #16]
 8006ffe:	4413      	add	r3, r2
 8007000:	461a      	mov	r2, r3
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	4a0b      	ldr	r2, [pc, #44]	@ (8007038 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800700a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	f003 031f 	and.w	r3, r3, #31
 8007012:	2201      	movs	r2, #1
 8007014:	409a      	lsls	r2, r3
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800701a:	bf00      	nop
 800701c:	371c      	adds	r7, #28
 800701e:	46bd      	mov	sp, r7
 8007020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007024:	4770      	bx	lr
 8007026:	bf00      	nop
 8007028:	40020407 	.word	0x40020407
 800702c:	40020800 	.word	0x40020800
 8007030:	40020820 	.word	0x40020820
 8007034:	cccccccd 	.word	0xcccccccd
 8007038:	40020880 	.word	0x40020880

0800703c <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 800703c:	b480      	push	{r7}
 800703e:	b085      	sub	sp, #20
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	685b      	ldr	r3, [r3, #4]
 8007048:	b2db      	uxtb	r3, r3
 800704a:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 800704c:	68fa      	ldr	r2, [r7, #12]
 800704e:	4b0b      	ldr	r3, [pc, #44]	@ (800707c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8007050:	4413      	add	r3, r2
 8007052:	009b      	lsls	r3, r3, #2
 8007054:	461a      	mov	r2, r3
 8007056:	687b      	ldr	r3, [r7, #4]
 8007058:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	4a08      	ldr	r2, [pc, #32]	@ (8007080 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800705e:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8007060:	68fb      	ldr	r3, [r7, #12]
 8007062:	3b01      	subs	r3, #1
 8007064:	f003 031f 	and.w	r3, r3, #31
 8007068:	2201      	movs	r2, #1
 800706a:	409a      	lsls	r2, r3
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8007070:	bf00      	nop
 8007072:	3714      	adds	r7, #20
 8007074:	46bd      	mov	sp, r7
 8007076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800707a:	4770      	bx	lr
 800707c:	1000823f 	.word	0x1000823f
 8007080:	40020940 	.word	0x40020940

08007084 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007084:	b480      	push	{r7}
 8007086:	b087      	sub	sp, #28
 8007088:	af00      	add	r7, sp, #0
 800708a:	6078      	str	r0, [r7, #4]
 800708c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800708e:	2300      	movs	r3, #0
 8007090:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007092:	e15a      	b.n	800734a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007094:	683b      	ldr	r3, [r7, #0]
 8007096:	681a      	ldr	r2, [r3, #0]
 8007098:	2101      	movs	r1, #1
 800709a:	697b      	ldr	r3, [r7, #20]
 800709c:	fa01 f303 	lsl.w	r3, r1, r3
 80070a0:	4013      	ands	r3, r2
 80070a2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	2b00      	cmp	r3, #0
 80070a8:	f000 814c 	beq.w	8007344 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80070ac:	683b      	ldr	r3, [r7, #0]
 80070ae:	685b      	ldr	r3, [r3, #4]
 80070b0:	f003 0303 	and.w	r3, r3, #3
 80070b4:	2b01      	cmp	r3, #1
 80070b6:	d005      	beq.n	80070c4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80070b8:	683b      	ldr	r3, [r7, #0]
 80070ba:	685b      	ldr	r3, [r3, #4]
 80070bc:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80070c0:	2b02      	cmp	r3, #2
 80070c2:	d130      	bne.n	8007126 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	689b      	ldr	r3, [r3, #8]
 80070c8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80070ca:	697b      	ldr	r3, [r7, #20]
 80070cc:	005b      	lsls	r3, r3, #1
 80070ce:	2203      	movs	r2, #3
 80070d0:	fa02 f303 	lsl.w	r3, r2, r3
 80070d4:	43db      	mvns	r3, r3
 80070d6:	693a      	ldr	r2, [r7, #16]
 80070d8:	4013      	ands	r3, r2
 80070da:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80070dc:	683b      	ldr	r3, [r7, #0]
 80070de:	68da      	ldr	r2, [r3, #12]
 80070e0:	697b      	ldr	r3, [r7, #20]
 80070e2:	005b      	lsls	r3, r3, #1
 80070e4:	fa02 f303 	lsl.w	r3, r2, r3
 80070e8:	693a      	ldr	r2, [r7, #16]
 80070ea:	4313      	orrs	r3, r2
 80070ec:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	693a      	ldr	r2, [r7, #16]
 80070f2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	685b      	ldr	r3, [r3, #4]
 80070f8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80070fa:	2201      	movs	r2, #1
 80070fc:	697b      	ldr	r3, [r7, #20]
 80070fe:	fa02 f303 	lsl.w	r3, r2, r3
 8007102:	43db      	mvns	r3, r3
 8007104:	693a      	ldr	r2, [r7, #16]
 8007106:	4013      	ands	r3, r2
 8007108:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800710a:	683b      	ldr	r3, [r7, #0]
 800710c:	685b      	ldr	r3, [r3, #4]
 800710e:	091b      	lsrs	r3, r3, #4
 8007110:	f003 0201 	and.w	r2, r3, #1
 8007114:	697b      	ldr	r3, [r7, #20]
 8007116:	fa02 f303 	lsl.w	r3, r2, r3
 800711a:	693a      	ldr	r2, [r7, #16]
 800711c:	4313      	orrs	r3, r2
 800711e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	693a      	ldr	r2, [r7, #16]
 8007124:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8007126:	683b      	ldr	r3, [r7, #0]
 8007128:	685b      	ldr	r3, [r3, #4]
 800712a:	f003 0303 	and.w	r3, r3, #3
 800712e:	2b03      	cmp	r3, #3
 8007130:	d017      	beq.n	8007162 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	68db      	ldr	r3, [r3, #12]
 8007136:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8007138:	697b      	ldr	r3, [r7, #20]
 800713a:	005b      	lsls	r3, r3, #1
 800713c:	2203      	movs	r2, #3
 800713e:	fa02 f303 	lsl.w	r3, r2, r3
 8007142:	43db      	mvns	r3, r3
 8007144:	693a      	ldr	r2, [r7, #16]
 8007146:	4013      	ands	r3, r2
 8007148:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800714a:	683b      	ldr	r3, [r7, #0]
 800714c:	689a      	ldr	r2, [r3, #8]
 800714e:	697b      	ldr	r3, [r7, #20]
 8007150:	005b      	lsls	r3, r3, #1
 8007152:	fa02 f303 	lsl.w	r3, r2, r3
 8007156:	693a      	ldr	r2, [r7, #16]
 8007158:	4313      	orrs	r3, r2
 800715a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	693a      	ldr	r2, [r7, #16]
 8007160:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007162:	683b      	ldr	r3, [r7, #0]
 8007164:	685b      	ldr	r3, [r3, #4]
 8007166:	f003 0303 	and.w	r3, r3, #3
 800716a:	2b02      	cmp	r3, #2
 800716c:	d123      	bne.n	80071b6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800716e:	697b      	ldr	r3, [r7, #20]
 8007170:	08da      	lsrs	r2, r3, #3
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	3208      	adds	r2, #8
 8007176:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800717a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800717c:	697b      	ldr	r3, [r7, #20]
 800717e:	f003 0307 	and.w	r3, r3, #7
 8007182:	009b      	lsls	r3, r3, #2
 8007184:	220f      	movs	r2, #15
 8007186:	fa02 f303 	lsl.w	r3, r2, r3
 800718a:	43db      	mvns	r3, r3
 800718c:	693a      	ldr	r2, [r7, #16]
 800718e:	4013      	ands	r3, r2
 8007190:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007192:	683b      	ldr	r3, [r7, #0]
 8007194:	691a      	ldr	r2, [r3, #16]
 8007196:	697b      	ldr	r3, [r7, #20]
 8007198:	f003 0307 	and.w	r3, r3, #7
 800719c:	009b      	lsls	r3, r3, #2
 800719e:	fa02 f303 	lsl.w	r3, r2, r3
 80071a2:	693a      	ldr	r2, [r7, #16]
 80071a4:	4313      	orrs	r3, r2
 80071a6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80071a8:	697b      	ldr	r3, [r7, #20]
 80071aa:	08da      	lsrs	r2, r3, #3
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	3208      	adds	r2, #8
 80071b0:	6939      	ldr	r1, [r7, #16]
 80071b2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80071bc:	697b      	ldr	r3, [r7, #20]
 80071be:	005b      	lsls	r3, r3, #1
 80071c0:	2203      	movs	r2, #3
 80071c2:	fa02 f303 	lsl.w	r3, r2, r3
 80071c6:	43db      	mvns	r3, r3
 80071c8:	693a      	ldr	r2, [r7, #16]
 80071ca:	4013      	ands	r3, r2
 80071cc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80071ce:	683b      	ldr	r3, [r7, #0]
 80071d0:	685b      	ldr	r3, [r3, #4]
 80071d2:	f003 0203 	and.w	r2, r3, #3
 80071d6:	697b      	ldr	r3, [r7, #20]
 80071d8:	005b      	lsls	r3, r3, #1
 80071da:	fa02 f303 	lsl.w	r3, r2, r3
 80071de:	693a      	ldr	r2, [r7, #16]
 80071e0:	4313      	orrs	r3, r2
 80071e2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	693a      	ldr	r2, [r7, #16]
 80071e8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80071ea:	683b      	ldr	r3, [r7, #0]
 80071ec:	685b      	ldr	r3, [r3, #4]
 80071ee:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	f000 80a6 	beq.w	8007344 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80071f8:	4b5b      	ldr	r3, [pc, #364]	@ (8007368 <HAL_GPIO_Init+0x2e4>)
 80071fa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80071fc:	4a5a      	ldr	r2, [pc, #360]	@ (8007368 <HAL_GPIO_Init+0x2e4>)
 80071fe:	f043 0301 	orr.w	r3, r3, #1
 8007202:	6613      	str	r3, [r2, #96]	@ 0x60
 8007204:	4b58      	ldr	r3, [pc, #352]	@ (8007368 <HAL_GPIO_Init+0x2e4>)
 8007206:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007208:	f003 0301 	and.w	r3, r3, #1
 800720c:	60bb      	str	r3, [r7, #8]
 800720e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007210:	4a56      	ldr	r2, [pc, #344]	@ (800736c <HAL_GPIO_Init+0x2e8>)
 8007212:	697b      	ldr	r3, [r7, #20]
 8007214:	089b      	lsrs	r3, r3, #2
 8007216:	3302      	adds	r3, #2
 8007218:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800721c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800721e:	697b      	ldr	r3, [r7, #20]
 8007220:	f003 0303 	and.w	r3, r3, #3
 8007224:	009b      	lsls	r3, r3, #2
 8007226:	220f      	movs	r2, #15
 8007228:	fa02 f303 	lsl.w	r3, r2, r3
 800722c:	43db      	mvns	r3, r3
 800722e:	693a      	ldr	r2, [r7, #16]
 8007230:	4013      	ands	r3, r2
 8007232:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800723a:	d01f      	beq.n	800727c <HAL_GPIO_Init+0x1f8>
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	4a4c      	ldr	r2, [pc, #304]	@ (8007370 <HAL_GPIO_Init+0x2ec>)
 8007240:	4293      	cmp	r3, r2
 8007242:	d019      	beq.n	8007278 <HAL_GPIO_Init+0x1f4>
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	4a4b      	ldr	r2, [pc, #300]	@ (8007374 <HAL_GPIO_Init+0x2f0>)
 8007248:	4293      	cmp	r3, r2
 800724a:	d013      	beq.n	8007274 <HAL_GPIO_Init+0x1f0>
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	4a4a      	ldr	r2, [pc, #296]	@ (8007378 <HAL_GPIO_Init+0x2f4>)
 8007250:	4293      	cmp	r3, r2
 8007252:	d00d      	beq.n	8007270 <HAL_GPIO_Init+0x1ec>
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	4a49      	ldr	r2, [pc, #292]	@ (800737c <HAL_GPIO_Init+0x2f8>)
 8007258:	4293      	cmp	r3, r2
 800725a:	d007      	beq.n	800726c <HAL_GPIO_Init+0x1e8>
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	4a48      	ldr	r2, [pc, #288]	@ (8007380 <HAL_GPIO_Init+0x2fc>)
 8007260:	4293      	cmp	r3, r2
 8007262:	d101      	bne.n	8007268 <HAL_GPIO_Init+0x1e4>
 8007264:	2305      	movs	r3, #5
 8007266:	e00a      	b.n	800727e <HAL_GPIO_Init+0x1fa>
 8007268:	2306      	movs	r3, #6
 800726a:	e008      	b.n	800727e <HAL_GPIO_Init+0x1fa>
 800726c:	2304      	movs	r3, #4
 800726e:	e006      	b.n	800727e <HAL_GPIO_Init+0x1fa>
 8007270:	2303      	movs	r3, #3
 8007272:	e004      	b.n	800727e <HAL_GPIO_Init+0x1fa>
 8007274:	2302      	movs	r3, #2
 8007276:	e002      	b.n	800727e <HAL_GPIO_Init+0x1fa>
 8007278:	2301      	movs	r3, #1
 800727a:	e000      	b.n	800727e <HAL_GPIO_Init+0x1fa>
 800727c:	2300      	movs	r3, #0
 800727e:	697a      	ldr	r2, [r7, #20]
 8007280:	f002 0203 	and.w	r2, r2, #3
 8007284:	0092      	lsls	r2, r2, #2
 8007286:	4093      	lsls	r3, r2
 8007288:	693a      	ldr	r2, [r7, #16]
 800728a:	4313      	orrs	r3, r2
 800728c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800728e:	4937      	ldr	r1, [pc, #220]	@ (800736c <HAL_GPIO_Init+0x2e8>)
 8007290:	697b      	ldr	r3, [r7, #20]
 8007292:	089b      	lsrs	r3, r3, #2
 8007294:	3302      	adds	r3, #2
 8007296:	693a      	ldr	r2, [r7, #16]
 8007298:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800729c:	4b39      	ldr	r3, [pc, #228]	@ (8007384 <HAL_GPIO_Init+0x300>)
 800729e:	689b      	ldr	r3, [r3, #8]
 80072a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80072a2:	68fb      	ldr	r3, [r7, #12]
 80072a4:	43db      	mvns	r3, r3
 80072a6:	693a      	ldr	r2, [r7, #16]
 80072a8:	4013      	ands	r3, r2
 80072aa:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80072ac:	683b      	ldr	r3, [r7, #0]
 80072ae:	685b      	ldr	r3, [r3, #4]
 80072b0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d003      	beq.n	80072c0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80072b8:	693a      	ldr	r2, [r7, #16]
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	4313      	orrs	r3, r2
 80072be:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80072c0:	4a30      	ldr	r2, [pc, #192]	@ (8007384 <HAL_GPIO_Init+0x300>)
 80072c2:	693b      	ldr	r3, [r7, #16]
 80072c4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80072c6:	4b2f      	ldr	r3, [pc, #188]	@ (8007384 <HAL_GPIO_Init+0x300>)
 80072c8:	68db      	ldr	r3, [r3, #12]
 80072ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80072cc:	68fb      	ldr	r3, [r7, #12]
 80072ce:	43db      	mvns	r3, r3
 80072d0:	693a      	ldr	r2, [r7, #16]
 80072d2:	4013      	ands	r3, r2
 80072d4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80072d6:	683b      	ldr	r3, [r7, #0]
 80072d8:	685b      	ldr	r3, [r3, #4]
 80072da:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d003      	beq.n	80072ea <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80072e2:	693a      	ldr	r2, [r7, #16]
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	4313      	orrs	r3, r2
 80072e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80072ea:	4a26      	ldr	r2, [pc, #152]	@ (8007384 <HAL_GPIO_Init+0x300>)
 80072ec:	693b      	ldr	r3, [r7, #16]
 80072ee:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80072f0:	4b24      	ldr	r3, [pc, #144]	@ (8007384 <HAL_GPIO_Init+0x300>)
 80072f2:	685b      	ldr	r3, [r3, #4]
 80072f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	43db      	mvns	r3, r3
 80072fa:	693a      	ldr	r2, [r7, #16]
 80072fc:	4013      	ands	r3, r2
 80072fe:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007300:	683b      	ldr	r3, [r7, #0]
 8007302:	685b      	ldr	r3, [r3, #4]
 8007304:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007308:	2b00      	cmp	r3, #0
 800730a:	d003      	beq.n	8007314 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800730c:	693a      	ldr	r2, [r7, #16]
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	4313      	orrs	r3, r2
 8007312:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007314:	4a1b      	ldr	r2, [pc, #108]	@ (8007384 <HAL_GPIO_Init+0x300>)
 8007316:	693b      	ldr	r3, [r7, #16]
 8007318:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800731a:	4b1a      	ldr	r3, [pc, #104]	@ (8007384 <HAL_GPIO_Init+0x300>)
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	43db      	mvns	r3, r3
 8007324:	693a      	ldr	r2, [r7, #16]
 8007326:	4013      	ands	r3, r2
 8007328:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800732a:	683b      	ldr	r3, [r7, #0]
 800732c:	685b      	ldr	r3, [r3, #4]
 800732e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007332:	2b00      	cmp	r3, #0
 8007334:	d003      	beq.n	800733e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8007336:	693a      	ldr	r2, [r7, #16]
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	4313      	orrs	r3, r2
 800733c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800733e:	4a11      	ldr	r2, [pc, #68]	@ (8007384 <HAL_GPIO_Init+0x300>)
 8007340:	693b      	ldr	r3, [r7, #16]
 8007342:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8007344:	697b      	ldr	r3, [r7, #20]
 8007346:	3301      	adds	r3, #1
 8007348:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800734a:	683b      	ldr	r3, [r7, #0]
 800734c:	681a      	ldr	r2, [r3, #0]
 800734e:	697b      	ldr	r3, [r7, #20]
 8007350:	fa22 f303 	lsr.w	r3, r2, r3
 8007354:	2b00      	cmp	r3, #0
 8007356:	f47f ae9d 	bne.w	8007094 <HAL_GPIO_Init+0x10>
  }
}
 800735a:	bf00      	nop
 800735c:	bf00      	nop
 800735e:	371c      	adds	r7, #28
 8007360:	46bd      	mov	sp, r7
 8007362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007366:	4770      	bx	lr
 8007368:	40021000 	.word	0x40021000
 800736c:	40010000 	.word	0x40010000
 8007370:	48000400 	.word	0x48000400
 8007374:	48000800 	.word	0x48000800
 8007378:	48000c00 	.word	0x48000c00
 800737c:	48001000 	.word	0x48001000
 8007380:	48001400 	.word	0x48001400
 8007384:	40010400 	.word	0x40010400

08007388 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007388:	b480      	push	{r7}
 800738a:	b085      	sub	sp, #20
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
 8007390:	460b      	mov	r3, r1
 8007392:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	691a      	ldr	r2, [r3, #16]
 8007398:	887b      	ldrh	r3, [r7, #2]
 800739a:	4013      	ands	r3, r2
 800739c:	2b00      	cmp	r3, #0
 800739e:	d002      	beq.n	80073a6 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80073a0:	2301      	movs	r3, #1
 80073a2:	73fb      	strb	r3, [r7, #15]
 80073a4:	e001      	b.n	80073aa <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80073a6:	2300      	movs	r3, #0
 80073a8:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80073aa:	7bfb      	ldrb	r3, [r7, #15]
}
 80073ac:	4618      	mov	r0, r3
 80073ae:	3714      	adds	r7, #20
 80073b0:	46bd      	mov	sp, r7
 80073b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b6:	4770      	bx	lr

080073b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80073b8:	b480      	push	{r7}
 80073ba:	b083      	sub	sp, #12
 80073bc:	af00      	add	r7, sp, #0
 80073be:	6078      	str	r0, [r7, #4]
 80073c0:	460b      	mov	r3, r1
 80073c2:	807b      	strh	r3, [r7, #2]
 80073c4:	4613      	mov	r3, r2
 80073c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80073c8:	787b      	ldrb	r3, [r7, #1]
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d003      	beq.n	80073d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80073ce:	887a      	ldrh	r2, [r7, #2]
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80073d4:	e002      	b.n	80073dc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80073d6:	887a      	ldrh	r2, [r7, #2]
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80073dc:	bf00      	nop
 80073de:	370c      	adds	r7, #12
 80073e0:	46bd      	mov	sp, r7
 80073e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073e6:	4770      	bx	lr

080073e8 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80073e8:	b480      	push	{r7}
 80073ea:	b085      	sub	sp, #20
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	6078      	str	r0, [r7, #4]
 80073f0:	460b      	mov	r3, r1
 80073f2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	695b      	ldr	r3, [r3, #20]
 80073f8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80073fa:	887a      	ldrh	r2, [r7, #2]
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	4013      	ands	r3, r2
 8007400:	041a      	lsls	r2, r3, #16
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	43d9      	mvns	r1, r3
 8007406:	887b      	ldrh	r3, [r7, #2]
 8007408:	400b      	ands	r3, r1
 800740a:	431a      	orrs	r2, r3
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	619a      	str	r2, [r3, #24]
}
 8007410:	bf00      	nop
 8007412:	3714      	adds	r7, #20
 8007414:	46bd      	mov	sp, r7
 8007416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800741a:	4770      	bx	lr

0800741c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800741c:	b580      	push	{r7, lr}
 800741e:	b084      	sub	sp, #16
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2b00      	cmp	r3, #0
 8007428:	d101      	bne.n	800742e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800742a:	2301      	movs	r3, #1
 800742c:	e0c0      	b.n	80075b0 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8007434:	b2db      	uxtb	r3, r3
 8007436:	2b00      	cmp	r3, #0
 8007438:	d106      	bne.n	8007448 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	2200      	movs	r2, #0
 800743e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8007442:	6878      	ldr	r0, [r7, #4]
 8007444:	f009 fabe 	bl	80109c4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007448:	687b      	ldr	r3, [r7, #4]
 800744a:	2203      	movs	r2, #3
 800744c:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	4618      	mov	r0, r3
 8007456:	f005 f8f2 	bl	800c63e <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800745a:	2300      	movs	r3, #0
 800745c:	73fb      	strb	r3, [r7, #15]
 800745e:	e03e      	b.n	80074de <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8007460:	7bfa      	ldrb	r2, [r7, #15]
 8007462:	6879      	ldr	r1, [r7, #4]
 8007464:	4613      	mov	r3, r2
 8007466:	009b      	lsls	r3, r3, #2
 8007468:	4413      	add	r3, r2
 800746a:	00db      	lsls	r3, r3, #3
 800746c:	440b      	add	r3, r1
 800746e:	3311      	adds	r3, #17
 8007470:	2201      	movs	r2, #1
 8007472:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8007474:	7bfa      	ldrb	r2, [r7, #15]
 8007476:	6879      	ldr	r1, [r7, #4]
 8007478:	4613      	mov	r3, r2
 800747a:	009b      	lsls	r3, r3, #2
 800747c:	4413      	add	r3, r2
 800747e:	00db      	lsls	r3, r3, #3
 8007480:	440b      	add	r3, r1
 8007482:	3310      	adds	r3, #16
 8007484:	7bfa      	ldrb	r2, [r7, #15]
 8007486:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007488:	7bfa      	ldrb	r2, [r7, #15]
 800748a:	6879      	ldr	r1, [r7, #4]
 800748c:	4613      	mov	r3, r2
 800748e:	009b      	lsls	r3, r3, #2
 8007490:	4413      	add	r3, r2
 8007492:	00db      	lsls	r3, r3, #3
 8007494:	440b      	add	r3, r1
 8007496:	3313      	adds	r3, #19
 8007498:	2200      	movs	r2, #0
 800749a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800749c:	7bfa      	ldrb	r2, [r7, #15]
 800749e:	6879      	ldr	r1, [r7, #4]
 80074a0:	4613      	mov	r3, r2
 80074a2:	009b      	lsls	r3, r3, #2
 80074a4:	4413      	add	r3, r2
 80074a6:	00db      	lsls	r3, r3, #3
 80074a8:	440b      	add	r3, r1
 80074aa:	3320      	adds	r3, #32
 80074ac:	2200      	movs	r2, #0
 80074ae:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80074b0:	7bfa      	ldrb	r2, [r7, #15]
 80074b2:	6879      	ldr	r1, [r7, #4]
 80074b4:	4613      	mov	r3, r2
 80074b6:	009b      	lsls	r3, r3, #2
 80074b8:	4413      	add	r3, r2
 80074ba:	00db      	lsls	r3, r3, #3
 80074bc:	440b      	add	r3, r1
 80074be:	3324      	adds	r3, #36	@ 0x24
 80074c0:	2200      	movs	r2, #0
 80074c2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80074c4:	7bfb      	ldrb	r3, [r7, #15]
 80074c6:	6879      	ldr	r1, [r7, #4]
 80074c8:	1c5a      	adds	r2, r3, #1
 80074ca:	4613      	mov	r3, r2
 80074cc:	009b      	lsls	r3, r3, #2
 80074ce:	4413      	add	r3, r2
 80074d0:	00db      	lsls	r3, r3, #3
 80074d2:	440b      	add	r3, r1
 80074d4:	2200      	movs	r2, #0
 80074d6:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80074d8:	7bfb      	ldrb	r3, [r7, #15]
 80074da:	3301      	adds	r3, #1
 80074dc:	73fb      	strb	r3, [r7, #15]
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	791b      	ldrb	r3, [r3, #4]
 80074e2:	7bfa      	ldrb	r2, [r7, #15]
 80074e4:	429a      	cmp	r2, r3
 80074e6:	d3bb      	bcc.n	8007460 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80074e8:	2300      	movs	r3, #0
 80074ea:	73fb      	strb	r3, [r7, #15]
 80074ec:	e044      	b.n	8007578 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80074ee:	7bfa      	ldrb	r2, [r7, #15]
 80074f0:	6879      	ldr	r1, [r7, #4]
 80074f2:	4613      	mov	r3, r2
 80074f4:	009b      	lsls	r3, r3, #2
 80074f6:	4413      	add	r3, r2
 80074f8:	00db      	lsls	r3, r3, #3
 80074fa:	440b      	add	r3, r1
 80074fc:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8007500:	2200      	movs	r2, #0
 8007502:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8007504:	7bfa      	ldrb	r2, [r7, #15]
 8007506:	6879      	ldr	r1, [r7, #4]
 8007508:	4613      	mov	r3, r2
 800750a:	009b      	lsls	r3, r3, #2
 800750c:	4413      	add	r3, r2
 800750e:	00db      	lsls	r3, r3, #3
 8007510:	440b      	add	r3, r1
 8007512:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007516:	7bfa      	ldrb	r2, [r7, #15]
 8007518:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800751a:	7bfa      	ldrb	r2, [r7, #15]
 800751c:	6879      	ldr	r1, [r7, #4]
 800751e:	4613      	mov	r3, r2
 8007520:	009b      	lsls	r3, r3, #2
 8007522:	4413      	add	r3, r2
 8007524:	00db      	lsls	r3, r3, #3
 8007526:	440b      	add	r3, r1
 8007528:	f203 1353 	addw	r3, r3, #339	@ 0x153
 800752c:	2200      	movs	r2, #0
 800752e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8007530:	7bfa      	ldrb	r2, [r7, #15]
 8007532:	6879      	ldr	r1, [r7, #4]
 8007534:	4613      	mov	r3, r2
 8007536:	009b      	lsls	r3, r3, #2
 8007538:	4413      	add	r3, r2
 800753a:	00db      	lsls	r3, r3, #3
 800753c:	440b      	add	r3, r1
 800753e:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8007542:	2200      	movs	r2, #0
 8007544:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007546:	7bfa      	ldrb	r2, [r7, #15]
 8007548:	6879      	ldr	r1, [r7, #4]
 800754a:	4613      	mov	r3, r2
 800754c:	009b      	lsls	r3, r3, #2
 800754e:	4413      	add	r3, r2
 8007550:	00db      	lsls	r3, r3, #3
 8007552:	440b      	add	r3, r1
 8007554:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007558:	2200      	movs	r2, #0
 800755a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800755c:	7bfa      	ldrb	r2, [r7, #15]
 800755e:	6879      	ldr	r1, [r7, #4]
 8007560:	4613      	mov	r3, r2
 8007562:	009b      	lsls	r3, r3, #2
 8007564:	4413      	add	r3, r2
 8007566:	00db      	lsls	r3, r3, #3
 8007568:	440b      	add	r3, r1
 800756a:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800756e:	2200      	movs	r2, #0
 8007570:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007572:	7bfb      	ldrb	r3, [r7, #15]
 8007574:	3301      	adds	r3, #1
 8007576:	73fb      	strb	r3, [r7, #15]
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	791b      	ldrb	r3, [r3, #4]
 800757c:	7bfa      	ldrb	r2, [r7, #15]
 800757e:	429a      	cmp	r2, r3
 8007580:	d3b5      	bcc.n	80074ee <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6818      	ldr	r0, [r3, #0]
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	3304      	adds	r3, #4
 800758a:	e893 0006 	ldmia.w	r3, {r1, r2}
 800758e:	f005 f871 	bl	800c674 <USB_DevInit>

  hpcd->USB_Address = 0U;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	2200      	movs	r2, #0
 8007596:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	2201      	movs	r2, #1
 800759c:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	7a9b      	ldrb	r3, [r3, #10]
 80075a4:	2b01      	cmp	r3, #1
 80075a6:	d102      	bne.n	80075ae <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80075a8:	6878      	ldr	r0, [r7, #4]
 80075aa:	f001 fc42 	bl	8008e32 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 80075ae:	2300      	movs	r3, #0
}
 80075b0:	4618      	mov	r0, r3
 80075b2:	3710      	adds	r7, #16
 80075b4:	46bd      	mov	sp, r7
 80075b6:	bd80      	pop	{r7, pc}

080075b8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80075b8:	b580      	push	{r7, lr}
 80075ba:	b082      	sub	sp, #8
 80075bc:	af00      	add	r7, sp, #0
 80075be:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80075c6:	2b01      	cmp	r3, #1
 80075c8:	d101      	bne.n	80075ce <HAL_PCD_Start+0x16>
 80075ca:	2302      	movs	r3, #2
 80075cc:	e012      	b.n	80075f4 <HAL_PCD_Start+0x3c>
 80075ce:	687b      	ldr	r3, [r7, #4]
 80075d0:	2201      	movs	r2, #1
 80075d2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	681b      	ldr	r3, [r3, #0]
 80075da:	4618      	mov	r0, r3
 80075dc:	f005 f818 	bl	800c610 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	4618      	mov	r0, r3
 80075e6:	f007 fad9 	bl	800eb9c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	2200      	movs	r2, #0
 80075ee:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80075f2:	2300      	movs	r3, #0
}
 80075f4:	4618      	mov	r0, r3
 80075f6:	3708      	adds	r7, #8
 80075f8:	46bd      	mov	sp, r7
 80075fa:	bd80      	pop	{r7, pc}

080075fc <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80075fc:	b580      	push	{r7, lr}
 80075fe:	b084      	sub	sp, #16
 8007600:	af00      	add	r7, sp, #0
 8007602:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	4618      	mov	r0, r3
 800760a:	f007 fade 	bl	800ebca <USB_ReadInterrupts>
 800760e:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007616:	2b00      	cmp	r3, #0
 8007618:	d003      	beq.n	8007622 <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 800761a:	6878      	ldr	r0, [r7, #4]
 800761c:	f000 fb06 	bl	8007c2c <PCD_EP_ISR_Handler>

    return;
 8007620:	e110      	b.n	8007844 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8007622:	68fb      	ldr	r3, [r7, #12]
 8007624:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007628:	2b00      	cmp	r3, #0
 800762a:	d013      	beq.n	8007654 <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007634:	b29a      	uxth	r2, r3
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800763e:	b292      	uxth	r2, r2
 8007640:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8007644:	6878      	ldr	r0, [r7, #4]
 8007646:	f009 fa4e 	bl	8010ae6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800764a:	2100      	movs	r1, #0
 800764c:	6878      	ldr	r0, [r7, #4]
 800764e:	f000 f8fc 	bl	800784a <HAL_PCD_SetAddress>

    return;
 8007652:	e0f7      	b.n	8007844 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8007654:	68fb      	ldr	r3, [r7, #12]
 8007656:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800765a:	2b00      	cmp	r3, #0
 800765c:	d00c      	beq.n	8007678 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007666:	b29a      	uxth	r2, r3
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8007670:	b292      	uxth	r2, r2
 8007672:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8007676:	e0e5      	b.n	8007844 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800767e:	2b00      	cmp	r3, #0
 8007680:	d00c      	beq.n	800769c <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800768a:	b29a      	uxth	r2, r3
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007694:	b292      	uxth	r2, r2
 8007696:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800769a:	e0d3      	b.n	8007844 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 800769c:	68fb      	ldr	r3, [r7, #12]
 800769e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d034      	beq.n	8007710 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80076ae:	b29a      	uxth	r2, r3
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	f022 0204 	bic.w	r2, r2, #4
 80076b8:	b292      	uxth	r2, r2
 80076ba:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80076c6:	b29a      	uxth	r2, r3
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	f022 0208 	bic.w	r2, r2, #8
 80076d0:	b292      	uxth	r2, r2
 80076d2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 80076dc:	2b01      	cmp	r3, #1
 80076de:	d107      	bne.n	80076f0 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	2200      	movs	r2, #0
 80076e4:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80076e8:	2100      	movs	r1, #0
 80076ea:	6878      	ldr	r0, [r7, #4]
 80076ec:	f009 fbee 	bl	8010ecc <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 80076f0:	6878      	ldr	r0, [r7, #4]
 80076f2:	f009 fa31 	bl	8010b58 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	681b      	ldr	r3, [r3, #0]
 80076fa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80076fe:	b29a      	uxth	r2, r3
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007708:	b292      	uxth	r2, r2
 800770a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800770e:	e099      	b.n	8007844 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007716:	2b00      	cmp	r3, #0
 8007718:	d027      	beq.n	800776a <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	681b      	ldr	r3, [r3, #0]
 800771e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007722:	b29a      	uxth	r2, r3
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	f042 0208 	orr.w	r2, r2, #8
 800772c:	b292      	uxth	r2, r2
 800772e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	681b      	ldr	r3, [r3, #0]
 8007736:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800773a:	b29a      	uxth	r2, r3
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007744:	b292      	uxth	r2, r2
 8007746:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8007752:	b29a      	uxth	r2, r3
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	f042 0204 	orr.w	r2, r2, #4
 800775c:	b292      	uxth	r2, r2
 800775e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8007762:	6878      	ldr	r0, [r7, #4]
 8007764:	f009 f9de 	bl	8010b24 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8007768:	e06c      	b.n	8007844 <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007770:	2b00      	cmp	r3, #0
 8007772:	d040      	beq.n	80077f6 <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800777c:	b29a      	uxth	r2, r3
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007786:	b292      	uxth	r2, r2
 8007788:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 800778c:	687b      	ldr	r3, [r7, #4]
 800778e:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8007792:	2b00      	cmp	r3, #0
 8007794:	d12b      	bne.n	80077ee <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	681b      	ldr	r3, [r3, #0]
 800779a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800779e:	b29a      	uxth	r2, r3
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	f042 0204 	orr.w	r2, r2, #4
 80077a8:	b292      	uxth	r2, r2
 80077aa:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80077b6:	b29a      	uxth	r2, r3
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	f042 0208 	orr.w	r2, r2, #8
 80077c0:	b292      	uxth	r2, r2
 80077c2:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	2201      	movs	r2, #1
 80077ca:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 80077d6:	b29b      	uxth	r3, r3
 80077d8:	089b      	lsrs	r3, r3, #2
 80077da:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80077e4:	2101      	movs	r1, #1
 80077e6:	6878      	ldr	r0, [r7, #4]
 80077e8:	f009 fb70 	bl	8010ecc <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 80077ec:	e02a      	b.n	8007844 <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 80077ee:	6878      	ldr	r0, [r7, #4]
 80077f0:	f009 f998 	bl	8010b24 <HAL_PCD_SuspendCallback>
    return;
 80077f4:	e026      	b.n	8007844 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80077fc:	2b00      	cmp	r3, #0
 80077fe:	d00f      	beq.n	8007820 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007808:	b29a      	uxth	r2, r3
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8007812:	b292      	uxth	r2, r2
 8007814:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8007818:	6878      	ldr	r0, [r7, #4]
 800781a:	f009 f956 	bl	8010aca <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 800781e:	e011      	b.n	8007844 <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007826:	2b00      	cmp	r3, #0
 8007828:	d00c      	beq.n	8007844 <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007832:	b29a      	uxth	r2, r3
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800783c:	b292      	uxth	r2, r2
 800783e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8007842:	bf00      	nop
  }
}
 8007844:	3710      	adds	r7, #16
 8007846:	46bd      	mov	sp, r7
 8007848:	bd80      	pop	{r7, pc}

0800784a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800784a:	b580      	push	{r7, lr}
 800784c:	b082      	sub	sp, #8
 800784e:	af00      	add	r7, sp, #0
 8007850:	6078      	str	r0, [r7, #4]
 8007852:	460b      	mov	r3, r1
 8007854:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800785c:	2b01      	cmp	r3, #1
 800785e:	d101      	bne.n	8007864 <HAL_PCD_SetAddress+0x1a>
 8007860:	2302      	movs	r3, #2
 8007862:	e012      	b.n	800788a <HAL_PCD_SetAddress+0x40>
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2201      	movs	r2, #1
 8007868:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	78fa      	ldrb	r2, [r7, #3]
 8007870:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	78fa      	ldrb	r2, [r7, #3]
 8007878:	4611      	mov	r1, r2
 800787a:	4618      	mov	r0, r3
 800787c:	f007 f97a 	bl	800eb74 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	2200      	movs	r2, #0
 8007884:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007888:	2300      	movs	r3, #0
}
 800788a:	4618      	mov	r0, r3
 800788c:	3708      	adds	r7, #8
 800788e:	46bd      	mov	sp, r7
 8007890:	bd80      	pop	{r7, pc}

08007892 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8007892:	b580      	push	{r7, lr}
 8007894:	b084      	sub	sp, #16
 8007896:	af00      	add	r7, sp, #0
 8007898:	6078      	str	r0, [r7, #4]
 800789a:	4608      	mov	r0, r1
 800789c:	4611      	mov	r1, r2
 800789e:	461a      	mov	r2, r3
 80078a0:	4603      	mov	r3, r0
 80078a2:	70fb      	strb	r3, [r7, #3]
 80078a4:	460b      	mov	r3, r1
 80078a6:	803b      	strh	r3, [r7, #0]
 80078a8:	4613      	mov	r3, r2
 80078aa:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80078ac:	2300      	movs	r3, #0
 80078ae:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80078b0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	da0e      	bge.n	80078d6 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80078b8:	78fb      	ldrb	r3, [r7, #3]
 80078ba:	f003 0207 	and.w	r2, r3, #7
 80078be:	4613      	mov	r3, r2
 80078c0:	009b      	lsls	r3, r3, #2
 80078c2:	4413      	add	r3, r2
 80078c4:	00db      	lsls	r3, r3, #3
 80078c6:	3310      	adds	r3, #16
 80078c8:	687a      	ldr	r2, [r7, #4]
 80078ca:	4413      	add	r3, r2
 80078cc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80078ce:	68fb      	ldr	r3, [r7, #12]
 80078d0:	2201      	movs	r2, #1
 80078d2:	705a      	strb	r2, [r3, #1]
 80078d4:	e00e      	b.n	80078f4 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80078d6:	78fb      	ldrb	r3, [r7, #3]
 80078d8:	f003 0207 	and.w	r2, r3, #7
 80078dc:	4613      	mov	r3, r2
 80078de:	009b      	lsls	r3, r3, #2
 80078e0:	4413      	add	r3, r2
 80078e2:	00db      	lsls	r3, r3, #3
 80078e4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80078e8:	687a      	ldr	r2, [r7, #4]
 80078ea:	4413      	add	r3, r2
 80078ec:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	2200      	movs	r2, #0
 80078f2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80078f4:	78fb      	ldrb	r3, [r7, #3]
 80078f6:	f003 0307 	and.w	r3, r3, #7
 80078fa:	b2da      	uxtb	r2, r3
 80078fc:	68fb      	ldr	r3, [r7, #12]
 80078fe:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8007900:	883b      	ldrh	r3, [r7, #0]
 8007902:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	78ba      	ldrb	r2, [r7, #2]
 800790e:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8007910:	78bb      	ldrb	r3, [r7, #2]
 8007912:	2b02      	cmp	r3, #2
 8007914:	d102      	bne.n	800791c <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 8007916:	68fb      	ldr	r3, [r7, #12]
 8007918:	2200      	movs	r2, #0
 800791a:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007922:	2b01      	cmp	r3, #1
 8007924:	d101      	bne.n	800792a <HAL_PCD_EP_Open+0x98>
 8007926:	2302      	movs	r3, #2
 8007928:	e00e      	b.n	8007948 <HAL_PCD_EP_Open+0xb6>
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	2201      	movs	r2, #1
 800792e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	68f9      	ldr	r1, [r7, #12]
 8007938:	4618      	mov	r0, r3
 800793a:	f004 feb9 	bl	800c6b0 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	2200      	movs	r2, #0
 8007942:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 8007946:	7afb      	ldrb	r3, [r7, #11]
}
 8007948:	4618      	mov	r0, r3
 800794a:	3710      	adds	r7, #16
 800794c:	46bd      	mov	sp, r7
 800794e:	bd80      	pop	{r7, pc}

08007950 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007950:	b580      	push	{r7, lr}
 8007952:	b084      	sub	sp, #16
 8007954:	af00      	add	r7, sp, #0
 8007956:	6078      	str	r0, [r7, #4]
 8007958:	460b      	mov	r3, r1
 800795a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800795c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007960:	2b00      	cmp	r3, #0
 8007962:	da0e      	bge.n	8007982 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007964:	78fb      	ldrb	r3, [r7, #3]
 8007966:	f003 0207 	and.w	r2, r3, #7
 800796a:	4613      	mov	r3, r2
 800796c:	009b      	lsls	r3, r3, #2
 800796e:	4413      	add	r3, r2
 8007970:	00db      	lsls	r3, r3, #3
 8007972:	3310      	adds	r3, #16
 8007974:	687a      	ldr	r2, [r7, #4]
 8007976:	4413      	add	r3, r2
 8007978:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	2201      	movs	r2, #1
 800797e:	705a      	strb	r2, [r3, #1]
 8007980:	e00e      	b.n	80079a0 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007982:	78fb      	ldrb	r3, [r7, #3]
 8007984:	f003 0207 	and.w	r2, r3, #7
 8007988:	4613      	mov	r3, r2
 800798a:	009b      	lsls	r3, r3, #2
 800798c:	4413      	add	r3, r2
 800798e:	00db      	lsls	r3, r3, #3
 8007990:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007994:	687a      	ldr	r2, [r7, #4]
 8007996:	4413      	add	r3, r2
 8007998:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	2200      	movs	r2, #0
 800799e:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80079a0:	78fb      	ldrb	r3, [r7, #3]
 80079a2:	f003 0307 	and.w	r3, r3, #7
 80079a6:	b2da      	uxtb	r2, r3
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80079b2:	2b01      	cmp	r3, #1
 80079b4:	d101      	bne.n	80079ba <HAL_PCD_EP_Close+0x6a>
 80079b6:	2302      	movs	r3, #2
 80079b8:	e00e      	b.n	80079d8 <HAL_PCD_EP_Close+0x88>
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	2201      	movs	r2, #1
 80079be:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	68f9      	ldr	r1, [r7, #12]
 80079c8:	4618      	mov	r0, r3
 80079ca:	f005 fa35 	bl	800ce38 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	2200      	movs	r2, #0
 80079d2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 80079d6:	2300      	movs	r3, #0
}
 80079d8:	4618      	mov	r0, r3
 80079da:	3710      	adds	r7, #16
 80079dc:	46bd      	mov	sp, r7
 80079de:	bd80      	pop	{r7, pc}

080079e0 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80079e0:	b580      	push	{r7, lr}
 80079e2:	b086      	sub	sp, #24
 80079e4:	af00      	add	r7, sp, #0
 80079e6:	60f8      	str	r0, [r7, #12]
 80079e8:	607a      	str	r2, [r7, #4]
 80079ea:	603b      	str	r3, [r7, #0]
 80079ec:	460b      	mov	r3, r1
 80079ee:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80079f0:	7afb      	ldrb	r3, [r7, #11]
 80079f2:	f003 0207 	and.w	r2, r3, #7
 80079f6:	4613      	mov	r3, r2
 80079f8:	009b      	lsls	r3, r3, #2
 80079fa:	4413      	add	r3, r2
 80079fc:	00db      	lsls	r3, r3, #3
 80079fe:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007a02:	68fa      	ldr	r2, [r7, #12]
 8007a04:	4413      	add	r3, r2
 8007a06:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007a08:	697b      	ldr	r3, [r7, #20]
 8007a0a:	687a      	ldr	r2, [r7, #4]
 8007a0c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8007a0e:	697b      	ldr	r3, [r7, #20]
 8007a10:	683a      	ldr	r2, [r7, #0]
 8007a12:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8007a14:	697b      	ldr	r3, [r7, #20]
 8007a16:	2200      	movs	r2, #0
 8007a18:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8007a1a:	697b      	ldr	r3, [r7, #20]
 8007a1c:	2200      	movs	r2, #0
 8007a1e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007a20:	7afb      	ldrb	r3, [r7, #11]
 8007a22:	f003 0307 	and.w	r3, r3, #7
 8007a26:	b2da      	uxtb	r2, r3
 8007a28:	697b      	ldr	r3, [r7, #20]
 8007a2a:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	681b      	ldr	r3, [r3, #0]
 8007a30:	6979      	ldr	r1, [r7, #20]
 8007a32:	4618      	mov	r0, r3
 8007a34:	f005 fbed 	bl	800d212 <USB_EPStartXfer>

  return HAL_OK;
 8007a38:	2300      	movs	r3, #0
}
 8007a3a:	4618      	mov	r0, r3
 8007a3c:	3718      	adds	r7, #24
 8007a3e:	46bd      	mov	sp, r7
 8007a40:	bd80      	pop	{r7, pc}

08007a42 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8007a42:	b480      	push	{r7}
 8007a44:	b083      	sub	sp, #12
 8007a46:	af00      	add	r7, sp, #0
 8007a48:	6078      	str	r0, [r7, #4]
 8007a4a:	460b      	mov	r3, r1
 8007a4c:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8007a4e:	78fb      	ldrb	r3, [r7, #3]
 8007a50:	f003 0207 	and.w	r2, r3, #7
 8007a54:	6879      	ldr	r1, [r7, #4]
 8007a56:	4613      	mov	r3, r2
 8007a58:	009b      	lsls	r3, r3, #2
 8007a5a:	4413      	add	r3, r2
 8007a5c:	00db      	lsls	r3, r3, #3
 8007a5e:	440b      	add	r3, r1
 8007a60:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8007a64:	681b      	ldr	r3, [r3, #0]
}
 8007a66:	4618      	mov	r0, r3
 8007a68:	370c      	adds	r7, #12
 8007a6a:	46bd      	mov	sp, r7
 8007a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a70:	4770      	bx	lr

08007a72 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8007a72:	b580      	push	{r7, lr}
 8007a74:	b086      	sub	sp, #24
 8007a76:	af00      	add	r7, sp, #0
 8007a78:	60f8      	str	r0, [r7, #12]
 8007a7a:	607a      	str	r2, [r7, #4]
 8007a7c:	603b      	str	r3, [r7, #0]
 8007a7e:	460b      	mov	r3, r1
 8007a80:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007a82:	7afb      	ldrb	r3, [r7, #11]
 8007a84:	f003 0207 	and.w	r2, r3, #7
 8007a88:	4613      	mov	r3, r2
 8007a8a:	009b      	lsls	r3, r3, #2
 8007a8c:	4413      	add	r3, r2
 8007a8e:	00db      	lsls	r3, r3, #3
 8007a90:	3310      	adds	r3, #16
 8007a92:	68fa      	ldr	r2, [r7, #12]
 8007a94:	4413      	add	r3, r2
 8007a96:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8007a98:	697b      	ldr	r3, [r7, #20]
 8007a9a:	687a      	ldr	r2, [r7, #4]
 8007a9c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8007a9e:	697b      	ldr	r3, [r7, #20]
 8007aa0:	683a      	ldr	r2, [r7, #0]
 8007aa2:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8007aa4:	697b      	ldr	r3, [r7, #20]
 8007aa6:	2201      	movs	r2, #1
 8007aa8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8007aac:	697b      	ldr	r3, [r7, #20]
 8007aae:	683a      	ldr	r2, [r7, #0]
 8007ab0:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8007ab2:	697b      	ldr	r3, [r7, #20]
 8007ab4:	2200      	movs	r2, #0
 8007ab6:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8007ab8:	697b      	ldr	r3, [r7, #20]
 8007aba:	2201      	movs	r2, #1
 8007abc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007abe:	7afb      	ldrb	r3, [r7, #11]
 8007ac0:	f003 0307 	and.w	r3, r3, #7
 8007ac4:	b2da      	uxtb	r2, r3
 8007ac6:	697b      	ldr	r3, [r7, #20]
 8007ac8:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	6979      	ldr	r1, [r7, #20]
 8007ad0:	4618      	mov	r0, r3
 8007ad2:	f005 fb9e 	bl	800d212 <USB_EPStartXfer>

  return HAL_OK;
 8007ad6:	2300      	movs	r3, #0
}
 8007ad8:	4618      	mov	r0, r3
 8007ada:	3718      	adds	r7, #24
 8007adc:	46bd      	mov	sp, r7
 8007ade:	bd80      	pop	{r7, pc}

08007ae0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007ae0:	b580      	push	{r7, lr}
 8007ae2:	b084      	sub	sp, #16
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	6078      	str	r0, [r7, #4]
 8007ae8:	460b      	mov	r3, r1
 8007aea:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8007aec:	78fb      	ldrb	r3, [r7, #3]
 8007aee:	f003 0307 	and.w	r3, r3, #7
 8007af2:	687a      	ldr	r2, [r7, #4]
 8007af4:	7912      	ldrb	r2, [r2, #4]
 8007af6:	4293      	cmp	r3, r2
 8007af8:	d901      	bls.n	8007afe <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8007afa:	2301      	movs	r3, #1
 8007afc:	e03e      	b.n	8007b7c <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007afe:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	da0e      	bge.n	8007b24 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007b06:	78fb      	ldrb	r3, [r7, #3]
 8007b08:	f003 0207 	and.w	r2, r3, #7
 8007b0c:	4613      	mov	r3, r2
 8007b0e:	009b      	lsls	r3, r3, #2
 8007b10:	4413      	add	r3, r2
 8007b12:	00db      	lsls	r3, r3, #3
 8007b14:	3310      	adds	r3, #16
 8007b16:	687a      	ldr	r2, [r7, #4]
 8007b18:	4413      	add	r3, r2
 8007b1a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	2201      	movs	r2, #1
 8007b20:	705a      	strb	r2, [r3, #1]
 8007b22:	e00c      	b.n	8007b3e <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8007b24:	78fa      	ldrb	r2, [r7, #3]
 8007b26:	4613      	mov	r3, r2
 8007b28:	009b      	lsls	r3, r3, #2
 8007b2a:	4413      	add	r3, r2
 8007b2c:	00db      	lsls	r3, r3, #3
 8007b2e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007b32:	687a      	ldr	r2, [r7, #4]
 8007b34:	4413      	add	r3, r2
 8007b36:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	2201      	movs	r2, #1
 8007b42:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007b44:	78fb      	ldrb	r3, [r7, #3]
 8007b46:	f003 0307 	and.w	r3, r3, #7
 8007b4a:	b2da      	uxtb	r2, r3
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007b56:	2b01      	cmp	r3, #1
 8007b58:	d101      	bne.n	8007b5e <HAL_PCD_EP_SetStall+0x7e>
 8007b5a:	2302      	movs	r3, #2
 8007b5c:	e00e      	b.n	8007b7c <HAL_PCD_EP_SetStall+0x9c>
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	2201      	movs	r2, #1
 8007b62:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	68f9      	ldr	r1, [r7, #12]
 8007b6c:	4618      	mov	r0, r3
 8007b6e:	f006 ff02 	bl	800e976 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2200      	movs	r2, #0
 8007b76:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007b7a:	2300      	movs	r3, #0
}
 8007b7c:	4618      	mov	r0, r3
 8007b7e:	3710      	adds	r7, #16
 8007b80:	46bd      	mov	sp, r7
 8007b82:	bd80      	pop	{r7, pc}

08007b84 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007b84:	b580      	push	{r7, lr}
 8007b86:	b084      	sub	sp, #16
 8007b88:	af00      	add	r7, sp, #0
 8007b8a:	6078      	str	r0, [r7, #4]
 8007b8c:	460b      	mov	r3, r1
 8007b8e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8007b90:	78fb      	ldrb	r3, [r7, #3]
 8007b92:	f003 030f 	and.w	r3, r3, #15
 8007b96:	687a      	ldr	r2, [r7, #4]
 8007b98:	7912      	ldrb	r2, [r2, #4]
 8007b9a:	4293      	cmp	r3, r2
 8007b9c:	d901      	bls.n	8007ba2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8007b9e:	2301      	movs	r3, #1
 8007ba0:	e040      	b.n	8007c24 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8007ba2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	da0e      	bge.n	8007bc8 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007baa:	78fb      	ldrb	r3, [r7, #3]
 8007bac:	f003 0207 	and.w	r2, r3, #7
 8007bb0:	4613      	mov	r3, r2
 8007bb2:	009b      	lsls	r3, r3, #2
 8007bb4:	4413      	add	r3, r2
 8007bb6:	00db      	lsls	r3, r3, #3
 8007bb8:	3310      	adds	r3, #16
 8007bba:	687a      	ldr	r2, [r7, #4]
 8007bbc:	4413      	add	r3, r2
 8007bbe:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	2201      	movs	r2, #1
 8007bc4:	705a      	strb	r2, [r3, #1]
 8007bc6:	e00e      	b.n	8007be6 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007bc8:	78fb      	ldrb	r3, [r7, #3]
 8007bca:	f003 0207 	and.w	r2, r3, #7
 8007bce:	4613      	mov	r3, r2
 8007bd0:	009b      	lsls	r3, r3, #2
 8007bd2:	4413      	add	r3, r2
 8007bd4:	00db      	lsls	r3, r3, #3
 8007bd6:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007bda:	687a      	ldr	r2, [r7, #4]
 8007bdc:	4413      	add	r3, r2
 8007bde:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	2200      	movs	r2, #0
 8007be4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8007be6:	68fb      	ldr	r3, [r7, #12]
 8007be8:	2200      	movs	r2, #0
 8007bea:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007bec:	78fb      	ldrb	r3, [r7, #3]
 8007bee:	f003 0307 	and.w	r3, r3, #7
 8007bf2:	b2da      	uxtb	r2, r3
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8007bfe:	2b01      	cmp	r3, #1
 8007c00:	d101      	bne.n	8007c06 <HAL_PCD_EP_ClrStall+0x82>
 8007c02:	2302      	movs	r3, #2
 8007c04:	e00e      	b.n	8007c24 <HAL_PCD_EP_ClrStall+0xa0>
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	2201      	movs	r2, #1
 8007c0a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	68f9      	ldr	r1, [r7, #12]
 8007c14:	4618      	mov	r0, r3
 8007c16:	f006 feff 	bl	800ea18 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8007c22:	2300      	movs	r3, #0
}
 8007c24:	4618      	mov	r0, r3
 8007c26:	3710      	adds	r7, #16
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	bd80      	pop	{r7, pc}

08007c2c <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8007c2c:	b580      	push	{r7, lr}
 8007c2e:	b096      	sub	sp, #88	@ 0x58
 8007c30:	af00      	add	r7, sp, #0
 8007c32:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8007c34:	e3ad      	b.n	8008392 <PCD_EP_ISR_Handler+0x766>
  {
    wIstr = hpcd->Instance->ISTR;
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8007c3e:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8007c42:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8007c46:	b2db      	uxtb	r3, r3
 8007c48:	f003 030f 	and.w	r3, r3, #15
 8007c4c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

    if (epindex == 0U)
 8007c50:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8007c54:	2b00      	cmp	r3, #0
 8007c56:	f040 816f 	bne.w	8007f38 <PCD_EP_ISR_Handler+0x30c>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8007c5a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8007c5e:	f003 0310 	and.w	r3, r3, #16
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d14c      	bne.n	8007d00 <PCD_EP_ISR_Handler+0xd4>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8007c66:	687b      	ldr	r3, [r7, #4]
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	881b      	ldrh	r3, [r3, #0]
 8007c6c:	b29b      	uxth	r3, r3
 8007c6e:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8007c72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c76:	81fb      	strh	r3, [r7, #14]
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	681a      	ldr	r2, [r3, #0]
 8007c7c:	89fb      	ldrh	r3, [r7, #14]
 8007c7e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007c82:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007c86:	b29b      	uxth	r3, r3
 8007c88:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	3310      	adds	r3, #16
 8007c8e:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8007c90:	687b      	ldr	r3, [r7, #4]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007c98:	b29b      	uxth	r3, r3
 8007c9a:	461a      	mov	r2, r3
 8007c9c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007c9e:	781b      	ldrb	r3, [r3, #0]
 8007ca0:	00db      	lsls	r3, r3, #3
 8007ca2:	4413      	add	r3, r2
 8007ca4:	687a      	ldr	r2, [r7, #4]
 8007ca6:	6812      	ldr	r2, [r2, #0]
 8007ca8:	4413      	add	r3, r2
 8007caa:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007cae:	881b      	ldrh	r3, [r3, #0]
 8007cb0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007cb4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007cb6:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8007cb8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007cba:	695a      	ldr	r2, [r3, #20]
 8007cbc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007cbe:	69db      	ldr	r3, [r3, #28]
 8007cc0:	441a      	add	r2, r3
 8007cc2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007cc4:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8007cc6:	2100      	movs	r1, #0
 8007cc8:	6878      	ldr	r0, [r7, #4]
 8007cca:	f008 fee4 	bl	8010a96 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	7b1b      	ldrb	r3, [r3, #12]
 8007cd2:	b2db      	uxtb	r3, r3
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	f000 835c 	beq.w	8008392 <PCD_EP_ISR_Handler+0x766>
 8007cda:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007cdc:	699b      	ldr	r3, [r3, #24]
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	f040 8357 	bne.w	8008392 <PCD_EP_ISR_Handler+0x766>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	7b1b      	ldrb	r3, [r3, #12]
 8007ce8:	b2db      	uxtb	r3, r3
 8007cea:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007cee:	b2da      	uxtb	r2, r3
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	681b      	ldr	r3, [r3, #0]
 8007cf4:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	731a      	strb	r2, [r3, #12]
 8007cfe:	e348      	b.n	8008392 <PCD_EP_ISR_Handler+0x766>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007d06:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	881b      	ldrh	r3, [r3, #0]
 8007d0e:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8007d12:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8007d16:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d032      	beq.n	8007d84 <PCD_EP_ISR_Handler+0x158>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007d26:	b29b      	uxth	r3, r3
 8007d28:	461a      	mov	r2, r3
 8007d2a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d2c:	781b      	ldrb	r3, [r3, #0]
 8007d2e:	00db      	lsls	r3, r3, #3
 8007d30:	4413      	add	r3, r2
 8007d32:	687a      	ldr	r2, [r7, #4]
 8007d34:	6812      	ldr	r2, [r2, #0]
 8007d36:	4413      	add	r3, r2
 8007d38:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007d3c:	881b      	ldrh	r3, [r3, #0]
 8007d3e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007d42:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d44:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	6818      	ldr	r0, [r3, #0]
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8007d50:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d52:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8007d54:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d56:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8007d58:	b29b      	uxth	r3, r3
 8007d5a:	f006 ff88 	bl	800ec6e <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	881b      	ldrh	r3, [r3, #0]
 8007d64:	b29a      	uxth	r2, r3
 8007d66:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8007d6a:	4013      	ands	r3, r2
 8007d6c:	823b      	strh	r3, [r7, #16]
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	681b      	ldr	r3, [r3, #0]
 8007d72:	8a3a      	ldrh	r2, [r7, #16]
 8007d74:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007d78:	b292      	uxth	r2, r2
 8007d7a:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8007d7c:	6878      	ldr	r0, [r7, #4]
 8007d7e:	f008 fe5d 	bl	8010a3c <HAL_PCD_SetupStageCallback>
 8007d82:	e306      	b.n	8008392 <PCD_EP_ISR_Handler+0x766>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8007d84:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	f280 8302 	bge.w	8008392 <PCD_EP_ISR_Handler+0x766>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	881b      	ldrh	r3, [r3, #0]
 8007d94:	b29a      	uxth	r2, r3
 8007d96:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8007d9a:	4013      	ands	r3, r2
 8007d9c:	83fb      	strh	r3, [r7, #30]
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	8bfa      	ldrh	r2, [r7, #30]
 8007da4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007da8:	b292      	uxth	r2, r2
 8007daa:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007db4:	b29b      	uxth	r3, r3
 8007db6:	461a      	mov	r2, r3
 8007db8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007dba:	781b      	ldrb	r3, [r3, #0]
 8007dbc:	00db      	lsls	r3, r3, #3
 8007dbe:	4413      	add	r3, r2
 8007dc0:	687a      	ldr	r2, [r7, #4]
 8007dc2:	6812      	ldr	r2, [r2, #0]
 8007dc4:	4413      	add	r3, r2
 8007dc6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007dca:	881b      	ldrh	r3, [r3, #0]
 8007dcc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8007dd0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007dd2:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8007dd4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007dd6:	69db      	ldr	r3, [r3, #28]
 8007dd8:	2b00      	cmp	r3, #0
 8007dda:	d019      	beq.n	8007e10 <PCD_EP_ISR_Handler+0x1e4>
 8007ddc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007dde:	695b      	ldr	r3, [r3, #20]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d015      	beq.n	8007e10 <PCD_EP_ISR_Handler+0x1e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	6818      	ldr	r0, [r3, #0]
 8007de8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007dea:	6959      	ldr	r1, [r3, #20]
 8007dec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007dee:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8007df0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007df2:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8007df4:	b29b      	uxth	r3, r3
 8007df6:	f006 ff3a 	bl	800ec6e <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8007dfa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007dfc:	695a      	ldr	r2, [r3, #20]
 8007dfe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007e00:	69db      	ldr	r3, [r3, #28]
 8007e02:	441a      	add	r2, r3
 8007e04:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007e06:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8007e08:	2100      	movs	r1, #0
 8007e0a:	6878      	ldr	r0, [r7, #4]
 8007e0c:	f008 fe28 	bl	8010a60 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	881b      	ldrh	r3, [r3, #0]
 8007e16:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8007e1a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8007e1e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	f040 82b5 	bne.w	8008392 <PCD_EP_ISR_Handler+0x766>
 8007e28:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8007e2c:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8007e30:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8007e34:	f000 82ad 	beq.w	8008392 <PCD_EP_ISR_Handler+0x766>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	61bb      	str	r3, [r7, #24]
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007e46:	b29b      	uxth	r3, r3
 8007e48:	461a      	mov	r2, r3
 8007e4a:	69bb      	ldr	r3, [r7, #24]
 8007e4c:	4413      	add	r3, r2
 8007e4e:	61bb      	str	r3, [r7, #24]
 8007e50:	69bb      	ldr	r3, [r7, #24]
 8007e52:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007e56:	617b      	str	r3, [r7, #20]
 8007e58:	697b      	ldr	r3, [r7, #20]
 8007e5a:	881b      	ldrh	r3, [r3, #0]
 8007e5c:	b29b      	uxth	r3, r3
 8007e5e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007e62:	b29a      	uxth	r2, r3
 8007e64:	697b      	ldr	r3, [r7, #20]
 8007e66:	801a      	strh	r2, [r3, #0]
 8007e68:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007e6a:	691b      	ldr	r3, [r3, #16]
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d10a      	bne.n	8007e86 <PCD_EP_ISR_Handler+0x25a>
 8007e70:	697b      	ldr	r3, [r7, #20]
 8007e72:	881b      	ldrh	r3, [r3, #0]
 8007e74:	b29b      	uxth	r3, r3
 8007e76:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007e7a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007e7e:	b29a      	uxth	r2, r3
 8007e80:	697b      	ldr	r3, [r7, #20]
 8007e82:	801a      	strh	r2, [r3, #0]
 8007e84:	e039      	b.n	8007efa <PCD_EP_ISR_Handler+0x2ce>
 8007e86:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007e88:	691b      	ldr	r3, [r3, #16]
 8007e8a:	2b3e      	cmp	r3, #62	@ 0x3e
 8007e8c:	d818      	bhi.n	8007ec0 <PCD_EP_ISR_Handler+0x294>
 8007e8e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007e90:	691b      	ldr	r3, [r3, #16]
 8007e92:	085b      	lsrs	r3, r3, #1
 8007e94:	647b      	str	r3, [r7, #68]	@ 0x44
 8007e96:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007e98:	691b      	ldr	r3, [r3, #16]
 8007e9a:	f003 0301 	and.w	r3, r3, #1
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d002      	beq.n	8007ea8 <PCD_EP_ISR_Handler+0x27c>
 8007ea2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007ea4:	3301      	adds	r3, #1
 8007ea6:	647b      	str	r3, [r7, #68]	@ 0x44
 8007ea8:	697b      	ldr	r3, [r7, #20]
 8007eaa:	881b      	ldrh	r3, [r3, #0]
 8007eac:	b29a      	uxth	r2, r3
 8007eae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007eb0:	b29b      	uxth	r3, r3
 8007eb2:	029b      	lsls	r3, r3, #10
 8007eb4:	b29b      	uxth	r3, r3
 8007eb6:	4313      	orrs	r3, r2
 8007eb8:	b29a      	uxth	r2, r3
 8007eba:	697b      	ldr	r3, [r7, #20]
 8007ebc:	801a      	strh	r2, [r3, #0]
 8007ebe:	e01c      	b.n	8007efa <PCD_EP_ISR_Handler+0x2ce>
 8007ec0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007ec2:	691b      	ldr	r3, [r3, #16]
 8007ec4:	095b      	lsrs	r3, r3, #5
 8007ec6:	647b      	str	r3, [r7, #68]	@ 0x44
 8007ec8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007eca:	691b      	ldr	r3, [r3, #16]
 8007ecc:	f003 031f 	and.w	r3, r3, #31
 8007ed0:	2b00      	cmp	r3, #0
 8007ed2:	d102      	bne.n	8007eda <PCD_EP_ISR_Handler+0x2ae>
 8007ed4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007ed6:	3b01      	subs	r3, #1
 8007ed8:	647b      	str	r3, [r7, #68]	@ 0x44
 8007eda:	697b      	ldr	r3, [r7, #20]
 8007edc:	881b      	ldrh	r3, [r3, #0]
 8007ede:	b29a      	uxth	r2, r3
 8007ee0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007ee2:	b29b      	uxth	r3, r3
 8007ee4:	029b      	lsls	r3, r3, #10
 8007ee6:	b29b      	uxth	r3, r3
 8007ee8:	4313      	orrs	r3, r2
 8007eea:	b29b      	uxth	r3, r3
 8007eec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007ef0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007ef4:	b29a      	uxth	r2, r3
 8007ef6:	697b      	ldr	r3, [r7, #20]
 8007ef8:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8007efa:	687b      	ldr	r3, [r7, #4]
 8007efc:	681b      	ldr	r3, [r3, #0]
 8007efe:	881b      	ldrh	r3, [r3, #0]
 8007f00:	b29b      	uxth	r3, r3
 8007f02:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007f06:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007f0a:	827b      	strh	r3, [r7, #18]
 8007f0c:	8a7b      	ldrh	r3, [r7, #18]
 8007f0e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8007f12:	827b      	strh	r3, [r7, #18]
 8007f14:	8a7b      	ldrh	r3, [r7, #18]
 8007f16:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8007f1a:	827b      	strh	r3, [r7, #18]
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	681a      	ldr	r2, [r3, #0]
 8007f20:	8a7b      	ldrh	r3, [r7, #18]
 8007f22:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007f26:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007f2a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007f2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007f32:	b29b      	uxth	r3, r3
 8007f34:	8013      	strh	r3, [r2, #0]
 8007f36:	e22c      	b.n	8008392 <PCD_EP_ISR_Handler+0x766>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	461a      	mov	r2, r3
 8007f3e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8007f42:	009b      	lsls	r3, r3, #2
 8007f44:	4413      	add	r3, r2
 8007f46:	881b      	ldrh	r3, [r3, #0]
 8007f48:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8007f4c:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	f280 80f6 	bge.w	8008142 <PCD_EP_ISR_Handler+0x516>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	461a      	mov	r2, r3
 8007f5c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8007f60:	009b      	lsls	r3, r3, #2
 8007f62:	4413      	add	r3, r2
 8007f64:	881b      	ldrh	r3, [r3, #0]
 8007f66:	b29a      	uxth	r2, r3
 8007f68:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8007f6c:	4013      	ands	r3, r2
 8007f6e:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	461a      	mov	r2, r3
 8007f78:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8007f7c:	009b      	lsls	r3, r3, #2
 8007f7e:	4413      	add	r3, r2
 8007f80:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8007f84:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8007f88:	b292      	uxth	r2, r2
 8007f8a:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8007f8c:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8007f90:	4613      	mov	r3, r2
 8007f92:	009b      	lsls	r3, r3, #2
 8007f94:	4413      	add	r3, r2
 8007f96:	00db      	lsls	r3, r3, #3
 8007f98:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007f9c:	687a      	ldr	r2, [r7, #4]
 8007f9e:	4413      	add	r3, r2
 8007fa0:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8007fa2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007fa4:	7b1b      	ldrb	r3, [r3, #12]
 8007fa6:	2b00      	cmp	r3, #0
 8007fa8:	d123      	bne.n	8007ff2 <PCD_EP_ISR_Handler+0x3c6>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	681b      	ldr	r3, [r3, #0]
 8007fae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007fb2:	b29b      	uxth	r3, r3
 8007fb4:	461a      	mov	r2, r3
 8007fb6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007fb8:	781b      	ldrb	r3, [r3, #0]
 8007fba:	00db      	lsls	r3, r3, #3
 8007fbc:	4413      	add	r3, r2
 8007fbe:	687a      	ldr	r2, [r7, #4]
 8007fc0:	6812      	ldr	r2, [r2, #0]
 8007fc2:	4413      	add	r3, r2
 8007fc4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007fc8:	881b      	ldrh	r3, [r3, #0]
 8007fca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007fce:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 8007fd2:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	f000 808e 	beq.w	80080f8 <PCD_EP_ISR_Handler+0x4cc>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	6818      	ldr	r0, [r3, #0]
 8007fe0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007fe2:	6959      	ldr	r1, [r3, #20]
 8007fe4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007fe6:	88da      	ldrh	r2, [r3, #6]
 8007fe8:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8007fec:	f006 fe3f 	bl	800ec6e <USB_ReadPMA>
 8007ff0:	e082      	b.n	80080f8 <PCD_EP_ISR_Handler+0x4cc>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8007ff2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007ff4:	78db      	ldrb	r3, [r3, #3]
 8007ff6:	2b02      	cmp	r3, #2
 8007ff8:	d10a      	bne.n	8008010 <PCD_EP_ISR_Handler+0x3e4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8007ffa:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8007ffe:	461a      	mov	r2, r3
 8008000:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008002:	6878      	ldr	r0, [r7, #4]
 8008004:	f000 f9d3 	bl	80083ae <HAL_PCD_EP_DB_Receive>
 8008008:	4603      	mov	r3, r0
 800800a:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 800800e:	e073      	b.n	80080f8 <PCD_EP_ISR_Handler+0x4cc>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	461a      	mov	r2, r3
 8008016:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008018:	781b      	ldrb	r3, [r3, #0]
 800801a:	009b      	lsls	r3, r3, #2
 800801c:	4413      	add	r3, r2
 800801e:	881b      	ldrh	r3, [r3, #0]
 8008020:	b29b      	uxth	r3, r3
 8008022:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008026:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800802a:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 800802e:	687b      	ldr	r3, [r7, #4]
 8008030:	681b      	ldr	r3, [r3, #0]
 8008032:	461a      	mov	r2, r3
 8008034:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008036:	781b      	ldrb	r3, [r3, #0]
 8008038:	009b      	lsls	r3, r3, #2
 800803a:	441a      	add	r2, r3
 800803c:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 8008040:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008044:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008048:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800804c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008050:	b29b      	uxth	r3, r3
 8008052:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	461a      	mov	r2, r3
 800805a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800805c:	781b      	ldrb	r3, [r3, #0]
 800805e:	009b      	lsls	r3, r3, #2
 8008060:	4413      	add	r3, r2
 8008062:	881b      	ldrh	r3, [r3, #0]
 8008064:	b29b      	uxth	r3, r3
 8008066:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800806a:	2b00      	cmp	r3, #0
 800806c:	d022      	beq.n	80080b4 <PCD_EP_ISR_Handler+0x488>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008076:	b29b      	uxth	r3, r3
 8008078:	461a      	mov	r2, r3
 800807a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800807c:	781b      	ldrb	r3, [r3, #0]
 800807e:	00db      	lsls	r3, r3, #3
 8008080:	4413      	add	r3, r2
 8008082:	687a      	ldr	r2, [r7, #4]
 8008084:	6812      	ldr	r2, [r2, #0]
 8008086:	4413      	add	r3, r2
 8008088:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800808c:	881b      	ldrh	r3, [r3, #0]
 800808e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008092:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8008096:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800809a:	2b00      	cmp	r3, #0
 800809c:	d02c      	beq.n	80080f8 <PCD_EP_ISR_Handler+0x4cc>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	6818      	ldr	r0, [r3, #0]
 80080a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80080a4:	6959      	ldr	r1, [r3, #20]
 80080a6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80080a8:	891a      	ldrh	r2, [r3, #8]
 80080aa:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80080ae:	f006 fdde 	bl	800ec6e <USB_ReadPMA>
 80080b2:	e021      	b.n	80080f8 <PCD_EP_ISR_Handler+0x4cc>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80080bc:	b29b      	uxth	r3, r3
 80080be:	461a      	mov	r2, r3
 80080c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80080c2:	781b      	ldrb	r3, [r3, #0]
 80080c4:	00db      	lsls	r3, r3, #3
 80080c6:	4413      	add	r3, r2
 80080c8:	687a      	ldr	r2, [r7, #4]
 80080ca:	6812      	ldr	r2, [r2, #0]
 80080cc:	4413      	add	r3, r2
 80080ce:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80080d2:	881b      	ldrh	r3, [r3, #0]
 80080d4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80080d8:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 80080dc:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80080e0:	2b00      	cmp	r3, #0
 80080e2:	d009      	beq.n	80080f8 <PCD_EP_ISR_Handler+0x4cc>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	6818      	ldr	r0, [r3, #0]
 80080e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80080ea:	6959      	ldr	r1, [r3, #20]
 80080ec:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80080ee:	895a      	ldrh	r2, [r3, #10]
 80080f0:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 80080f4:	f006 fdbb 	bl	800ec6e <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 80080f8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80080fa:	69da      	ldr	r2, [r3, #28]
 80080fc:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8008100:	441a      	add	r2, r3
 8008102:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008104:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8008106:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008108:	695a      	ldr	r2, [r3, #20]
 800810a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800810e:	441a      	add	r2, r3
 8008110:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008112:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8008114:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008116:	699b      	ldr	r3, [r3, #24]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d005      	beq.n	8008128 <PCD_EP_ISR_Handler+0x4fc>
 800811c:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 8008120:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008122:	691b      	ldr	r3, [r3, #16]
 8008124:	429a      	cmp	r2, r3
 8008126:	d206      	bcs.n	8008136 <PCD_EP_ISR_Handler+0x50a>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8008128:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800812a:	781b      	ldrb	r3, [r3, #0]
 800812c:	4619      	mov	r1, r3
 800812e:	6878      	ldr	r0, [r7, #4]
 8008130:	f008 fc96 	bl	8010a60 <HAL_PCD_DataOutStageCallback>
 8008134:	e005      	b.n	8008142 <PCD_EP_ISR_Handler+0x516>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800813c:	4618      	mov	r0, r3
 800813e:	f005 f868 	bl	800d212 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8008142:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8008146:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800814a:	2b00      	cmp	r3, #0
 800814c:	f000 8121 	beq.w	8008392 <PCD_EP_ISR_Handler+0x766>
      {
        ep = &hpcd->IN_ep[epindex];
 8008150:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8008154:	4613      	mov	r3, r2
 8008156:	009b      	lsls	r3, r3, #2
 8008158:	4413      	add	r3, r2
 800815a:	00db      	lsls	r3, r3, #3
 800815c:	3310      	adds	r3, #16
 800815e:	687a      	ldr	r2, [r7, #4]
 8008160:	4413      	add	r3, r2
 8008162:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	681b      	ldr	r3, [r3, #0]
 8008168:	461a      	mov	r2, r3
 800816a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800816e:	009b      	lsls	r3, r3, #2
 8008170:	4413      	add	r3, r2
 8008172:	881b      	ldrh	r3, [r3, #0]
 8008174:	b29b      	uxth	r3, r3
 8008176:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 800817a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800817e:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	461a      	mov	r2, r3
 8008188:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800818c:	009b      	lsls	r3, r3, #2
 800818e:	441a      	add	r2, r3
 8008190:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8008194:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008198:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800819c:	b29b      	uxth	r3, r3
 800819e:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 80081a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80081a2:	78db      	ldrb	r3, [r3, #3]
 80081a4:	2b01      	cmp	r3, #1
 80081a6:	f040 80a2 	bne.w	80082ee <PCD_EP_ISR_Handler+0x6c2>
        {
          ep->xfer_len = 0U;
 80081aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80081ac:	2200      	movs	r2, #0
 80081ae:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 80081b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80081b2:	7b1b      	ldrb	r3, [r3, #12]
 80081b4:	2b00      	cmp	r3, #0
 80081b6:	f000 8093 	beq.w	80082e0 <PCD_EP_ISR_Handler+0x6b4>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80081ba:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80081be:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d046      	beq.n	8008254 <PCD_EP_ISR_Handler+0x628>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80081c6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80081c8:	785b      	ldrb	r3, [r3, #1]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d126      	bne.n	800821c <PCD_EP_ISR_Handler+0x5f0>
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	627b      	str	r3, [r7, #36]	@ 0x24
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80081dc:	b29b      	uxth	r3, r3
 80081de:	461a      	mov	r2, r3
 80081e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081e2:	4413      	add	r3, r2
 80081e4:	627b      	str	r3, [r7, #36]	@ 0x24
 80081e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80081e8:	781b      	ldrb	r3, [r3, #0]
 80081ea:	00da      	lsls	r2, r3, #3
 80081ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081ee:	4413      	add	r3, r2
 80081f0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80081f4:	623b      	str	r3, [r7, #32]
 80081f6:	6a3b      	ldr	r3, [r7, #32]
 80081f8:	881b      	ldrh	r3, [r3, #0]
 80081fa:	b29b      	uxth	r3, r3
 80081fc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008200:	b29a      	uxth	r2, r3
 8008202:	6a3b      	ldr	r3, [r7, #32]
 8008204:	801a      	strh	r2, [r3, #0]
 8008206:	6a3b      	ldr	r3, [r7, #32]
 8008208:	881b      	ldrh	r3, [r3, #0]
 800820a:	b29b      	uxth	r3, r3
 800820c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008210:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008214:	b29a      	uxth	r2, r3
 8008216:	6a3b      	ldr	r3, [r7, #32]
 8008218:	801a      	strh	r2, [r3, #0]
 800821a:	e061      	b.n	80082e0 <PCD_EP_ISR_Handler+0x6b4>
 800821c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800821e:	785b      	ldrb	r3, [r3, #1]
 8008220:	2b01      	cmp	r3, #1
 8008222:	d15d      	bne.n	80082e0 <PCD_EP_ISR_Handler+0x6b4>
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008232:	b29b      	uxth	r3, r3
 8008234:	461a      	mov	r2, r3
 8008236:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008238:	4413      	add	r3, r2
 800823a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800823c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800823e:	781b      	ldrb	r3, [r3, #0]
 8008240:	00da      	lsls	r2, r3, #3
 8008242:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008244:	4413      	add	r3, r2
 8008246:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800824a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800824c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800824e:	2200      	movs	r2, #0
 8008250:	801a      	strh	r2, [r3, #0]
 8008252:	e045      	b.n	80082e0 <PCD_EP_ISR_Handler+0x6b4>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800825a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800825c:	785b      	ldrb	r3, [r3, #1]
 800825e:	2b00      	cmp	r3, #0
 8008260:	d126      	bne.n	80082b0 <PCD_EP_ISR_Handler+0x684>
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	637b      	str	r3, [r7, #52]	@ 0x34
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008270:	b29b      	uxth	r3, r3
 8008272:	461a      	mov	r2, r3
 8008274:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008276:	4413      	add	r3, r2
 8008278:	637b      	str	r3, [r7, #52]	@ 0x34
 800827a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800827c:	781b      	ldrb	r3, [r3, #0]
 800827e:	00da      	lsls	r2, r3, #3
 8008280:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008282:	4413      	add	r3, r2
 8008284:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008288:	633b      	str	r3, [r7, #48]	@ 0x30
 800828a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800828c:	881b      	ldrh	r3, [r3, #0]
 800828e:	b29b      	uxth	r3, r3
 8008290:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008294:	b29a      	uxth	r2, r3
 8008296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008298:	801a      	strh	r2, [r3, #0]
 800829a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800829c:	881b      	ldrh	r3, [r3, #0]
 800829e:	b29b      	uxth	r3, r3
 80082a0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80082a4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80082a8:	b29a      	uxth	r2, r3
 80082aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082ac:	801a      	strh	r2, [r3, #0]
 80082ae:	e017      	b.n	80082e0 <PCD_EP_ISR_Handler+0x6b4>
 80082b0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80082b2:	785b      	ldrb	r3, [r3, #1]
 80082b4:	2b01      	cmp	r3, #1
 80082b6:	d113      	bne.n	80082e0 <PCD_EP_ISR_Handler+0x6b4>
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80082c0:	b29b      	uxth	r3, r3
 80082c2:	461a      	mov	r2, r3
 80082c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80082c6:	4413      	add	r3, r2
 80082c8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80082ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80082cc:	781b      	ldrb	r3, [r3, #0]
 80082ce:	00da      	lsls	r2, r3, #3
 80082d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80082d2:	4413      	add	r3, r2
 80082d4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80082d8:	63bb      	str	r3, [r7, #56]	@ 0x38
 80082da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082dc:	2200      	movs	r2, #0
 80082de:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80082e0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80082e2:	781b      	ldrb	r3, [r3, #0]
 80082e4:	4619      	mov	r1, r3
 80082e6:	6878      	ldr	r0, [r7, #4]
 80082e8:	f008 fbd5 	bl	8010a96 <HAL_PCD_DataInStageCallback>
 80082ec:	e051      	b.n	8008392 <PCD_EP_ISR_Handler+0x766>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 80082ee:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80082f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d144      	bne.n	8008384 <PCD_EP_ISR_Handler+0x758>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008302:	b29b      	uxth	r3, r3
 8008304:	461a      	mov	r2, r3
 8008306:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008308:	781b      	ldrb	r3, [r3, #0]
 800830a:	00db      	lsls	r3, r3, #3
 800830c:	4413      	add	r3, r2
 800830e:	687a      	ldr	r2, [r7, #4]
 8008310:	6812      	ldr	r2, [r2, #0]
 8008312:	4413      	add	r3, r2
 8008314:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008318:	881b      	ldrh	r3, [r3, #0]
 800831a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800831e:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 8008322:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008324:	699a      	ldr	r2, [r3, #24]
 8008326:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800832a:	429a      	cmp	r2, r3
 800832c:	d907      	bls.n	800833e <PCD_EP_ISR_Handler+0x712>
            {
              ep->xfer_len -= TxPctSize;
 800832e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008330:	699a      	ldr	r2, [r3, #24]
 8008332:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8008336:	1ad2      	subs	r2, r2, r3
 8008338:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800833a:	619a      	str	r2, [r3, #24]
 800833c:	e002      	b.n	8008344 <PCD_EP_ISR_Handler+0x718>
            }
            else
            {
              ep->xfer_len = 0U;
 800833e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008340:	2200      	movs	r2, #0
 8008342:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8008344:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008346:	699b      	ldr	r3, [r3, #24]
 8008348:	2b00      	cmp	r3, #0
 800834a:	d106      	bne.n	800835a <PCD_EP_ISR_Handler+0x72e>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 800834c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800834e:	781b      	ldrb	r3, [r3, #0]
 8008350:	4619      	mov	r1, r3
 8008352:	6878      	ldr	r0, [r7, #4]
 8008354:	f008 fb9f 	bl	8010a96 <HAL_PCD_DataInStageCallback>
 8008358:	e01b      	b.n	8008392 <PCD_EP_ISR_Handler+0x766>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 800835a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800835c:	695a      	ldr	r2, [r3, #20]
 800835e:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8008362:	441a      	add	r2, r3
 8008364:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008366:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8008368:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800836a:	69da      	ldr	r2, [r3, #28]
 800836c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8008370:	441a      	add	r2, r3
 8008372:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008374:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	681b      	ldr	r3, [r3, #0]
 800837a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800837c:	4618      	mov	r0, r3
 800837e:	f004 ff48 	bl	800d212 <USB_EPStartXfer>
 8008382:	e006      	b.n	8008392 <PCD_EP_ISR_Handler+0x766>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8008384:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8008388:	461a      	mov	r2, r3
 800838a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800838c:	6878      	ldr	r0, [r7, #4]
 800838e:	f000 f917 	bl	80085c0 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	681b      	ldr	r3, [r3, #0]
 8008396:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800839a:	b29b      	uxth	r3, r3
 800839c:	b21b      	sxth	r3, r3
 800839e:	2b00      	cmp	r3, #0
 80083a0:	f6ff ac49 	blt.w	8007c36 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 80083a4:	2300      	movs	r3, #0
}
 80083a6:	4618      	mov	r0, r3
 80083a8:	3758      	adds	r7, #88	@ 0x58
 80083aa:	46bd      	mov	sp, r7
 80083ac:	bd80      	pop	{r7, pc}

080083ae <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80083ae:	b580      	push	{r7, lr}
 80083b0:	b088      	sub	sp, #32
 80083b2:	af00      	add	r7, sp, #0
 80083b4:	60f8      	str	r0, [r7, #12]
 80083b6:	60b9      	str	r1, [r7, #8]
 80083b8:	4613      	mov	r3, r2
 80083ba:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80083bc:	88fb      	ldrh	r3, [r7, #6]
 80083be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d07c      	beq.n	80084c0 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80083ce:	b29b      	uxth	r3, r3
 80083d0:	461a      	mov	r2, r3
 80083d2:	68bb      	ldr	r3, [r7, #8]
 80083d4:	781b      	ldrb	r3, [r3, #0]
 80083d6:	00db      	lsls	r3, r3, #3
 80083d8:	4413      	add	r3, r2
 80083da:	68fa      	ldr	r2, [r7, #12]
 80083dc:	6812      	ldr	r2, [r2, #0]
 80083de:	4413      	add	r3, r2
 80083e0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80083e4:	881b      	ldrh	r3, [r3, #0]
 80083e6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80083ea:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80083ec:	68bb      	ldr	r3, [r7, #8]
 80083ee:	699a      	ldr	r2, [r3, #24]
 80083f0:	8b7b      	ldrh	r3, [r7, #26]
 80083f2:	429a      	cmp	r2, r3
 80083f4:	d306      	bcc.n	8008404 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 80083f6:	68bb      	ldr	r3, [r7, #8]
 80083f8:	699a      	ldr	r2, [r3, #24]
 80083fa:	8b7b      	ldrh	r3, [r7, #26]
 80083fc:	1ad2      	subs	r2, r2, r3
 80083fe:	68bb      	ldr	r3, [r7, #8]
 8008400:	619a      	str	r2, [r3, #24]
 8008402:	e002      	b.n	800840a <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8008404:	68bb      	ldr	r3, [r7, #8]
 8008406:	2200      	movs	r2, #0
 8008408:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800840a:	68bb      	ldr	r3, [r7, #8]
 800840c:	699b      	ldr	r3, [r3, #24]
 800840e:	2b00      	cmp	r3, #0
 8008410:	d123      	bne.n	800845a <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	461a      	mov	r2, r3
 8008418:	68bb      	ldr	r3, [r7, #8]
 800841a:	781b      	ldrb	r3, [r3, #0]
 800841c:	009b      	lsls	r3, r3, #2
 800841e:	4413      	add	r3, r2
 8008420:	881b      	ldrh	r3, [r3, #0]
 8008422:	b29b      	uxth	r3, r3
 8008424:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008428:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800842c:	833b      	strh	r3, [r7, #24]
 800842e:	8b3b      	ldrh	r3, [r7, #24]
 8008430:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008434:	833b      	strh	r3, [r7, #24]
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	461a      	mov	r2, r3
 800843c:	68bb      	ldr	r3, [r7, #8]
 800843e:	781b      	ldrb	r3, [r3, #0]
 8008440:	009b      	lsls	r3, r3, #2
 8008442:	441a      	add	r2, r3
 8008444:	8b3b      	ldrh	r3, [r7, #24]
 8008446:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800844a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800844e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008452:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008456:	b29b      	uxth	r3, r3
 8008458:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800845a:	88fb      	ldrh	r3, [r7, #6]
 800845c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008460:	2b00      	cmp	r3, #0
 8008462:	d01f      	beq.n	80084a4 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	681b      	ldr	r3, [r3, #0]
 8008468:	461a      	mov	r2, r3
 800846a:	68bb      	ldr	r3, [r7, #8]
 800846c:	781b      	ldrb	r3, [r3, #0]
 800846e:	009b      	lsls	r3, r3, #2
 8008470:	4413      	add	r3, r2
 8008472:	881b      	ldrh	r3, [r3, #0]
 8008474:	b29b      	uxth	r3, r3
 8008476:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800847a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800847e:	82fb      	strh	r3, [r7, #22]
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	461a      	mov	r2, r3
 8008486:	68bb      	ldr	r3, [r7, #8]
 8008488:	781b      	ldrb	r3, [r3, #0]
 800848a:	009b      	lsls	r3, r3, #2
 800848c:	441a      	add	r2, r3
 800848e:	8afb      	ldrh	r3, [r7, #22]
 8008490:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008494:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008498:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800849c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80084a0:	b29b      	uxth	r3, r3
 80084a2:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 80084a4:	8b7b      	ldrh	r3, [r7, #26]
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	f000 8085 	beq.w	80085b6 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80084ac:	68fb      	ldr	r3, [r7, #12]
 80084ae:	6818      	ldr	r0, [r3, #0]
 80084b0:	68bb      	ldr	r3, [r7, #8]
 80084b2:	6959      	ldr	r1, [r3, #20]
 80084b4:	68bb      	ldr	r3, [r7, #8]
 80084b6:	891a      	ldrh	r2, [r3, #8]
 80084b8:	8b7b      	ldrh	r3, [r7, #26]
 80084ba:	f006 fbd8 	bl	800ec6e <USB_ReadPMA>
 80084be:	e07a      	b.n	80085b6 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80084c0:	68fb      	ldr	r3, [r7, #12]
 80084c2:	681b      	ldr	r3, [r3, #0]
 80084c4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80084c8:	b29b      	uxth	r3, r3
 80084ca:	461a      	mov	r2, r3
 80084cc:	68bb      	ldr	r3, [r7, #8]
 80084ce:	781b      	ldrb	r3, [r3, #0]
 80084d0:	00db      	lsls	r3, r3, #3
 80084d2:	4413      	add	r3, r2
 80084d4:	68fa      	ldr	r2, [r7, #12]
 80084d6:	6812      	ldr	r2, [r2, #0]
 80084d8:	4413      	add	r3, r2
 80084da:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80084de:	881b      	ldrh	r3, [r3, #0]
 80084e0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80084e4:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80084e6:	68bb      	ldr	r3, [r7, #8]
 80084e8:	699a      	ldr	r2, [r3, #24]
 80084ea:	8b7b      	ldrh	r3, [r7, #26]
 80084ec:	429a      	cmp	r2, r3
 80084ee:	d306      	bcc.n	80084fe <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 80084f0:	68bb      	ldr	r3, [r7, #8]
 80084f2:	699a      	ldr	r2, [r3, #24]
 80084f4:	8b7b      	ldrh	r3, [r7, #26]
 80084f6:	1ad2      	subs	r2, r2, r3
 80084f8:	68bb      	ldr	r3, [r7, #8]
 80084fa:	619a      	str	r2, [r3, #24]
 80084fc:	e002      	b.n	8008504 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 80084fe:	68bb      	ldr	r3, [r7, #8]
 8008500:	2200      	movs	r2, #0
 8008502:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8008504:	68bb      	ldr	r3, [r7, #8]
 8008506:	699b      	ldr	r3, [r3, #24]
 8008508:	2b00      	cmp	r3, #0
 800850a:	d123      	bne.n	8008554 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	461a      	mov	r2, r3
 8008512:	68bb      	ldr	r3, [r7, #8]
 8008514:	781b      	ldrb	r3, [r3, #0]
 8008516:	009b      	lsls	r3, r3, #2
 8008518:	4413      	add	r3, r2
 800851a:	881b      	ldrh	r3, [r3, #0]
 800851c:	b29b      	uxth	r3, r3
 800851e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008522:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008526:	83fb      	strh	r3, [r7, #30]
 8008528:	8bfb      	ldrh	r3, [r7, #30]
 800852a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800852e:	83fb      	strh	r3, [r7, #30]
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	461a      	mov	r2, r3
 8008536:	68bb      	ldr	r3, [r7, #8]
 8008538:	781b      	ldrb	r3, [r3, #0]
 800853a:	009b      	lsls	r3, r3, #2
 800853c:	441a      	add	r2, r3
 800853e:	8bfb      	ldrh	r3, [r7, #30]
 8008540:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008544:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008548:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800854c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008550:	b29b      	uxth	r3, r3
 8008552:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8008554:	88fb      	ldrh	r3, [r7, #6]
 8008556:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800855a:	2b00      	cmp	r3, #0
 800855c:	d11f      	bne.n	800859e <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	461a      	mov	r2, r3
 8008564:	68bb      	ldr	r3, [r7, #8]
 8008566:	781b      	ldrb	r3, [r3, #0]
 8008568:	009b      	lsls	r3, r3, #2
 800856a:	4413      	add	r3, r2
 800856c:	881b      	ldrh	r3, [r3, #0]
 800856e:	b29b      	uxth	r3, r3
 8008570:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008574:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008578:	83bb      	strh	r3, [r7, #28]
 800857a:	68fb      	ldr	r3, [r7, #12]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	461a      	mov	r2, r3
 8008580:	68bb      	ldr	r3, [r7, #8]
 8008582:	781b      	ldrb	r3, [r3, #0]
 8008584:	009b      	lsls	r3, r3, #2
 8008586:	441a      	add	r2, r3
 8008588:	8bbb      	ldrh	r3, [r7, #28]
 800858a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800858e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008592:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008596:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800859a:	b29b      	uxth	r3, r3
 800859c:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800859e:	8b7b      	ldrh	r3, [r7, #26]
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d008      	beq.n	80085b6 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	6818      	ldr	r0, [r3, #0]
 80085a8:	68bb      	ldr	r3, [r7, #8]
 80085aa:	6959      	ldr	r1, [r3, #20]
 80085ac:	68bb      	ldr	r3, [r7, #8]
 80085ae:	895a      	ldrh	r2, [r3, #10]
 80085b0:	8b7b      	ldrh	r3, [r7, #26]
 80085b2:	f006 fb5c 	bl	800ec6e <USB_ReadPMA>
    }
  }

  return count;
 80085b6:	8b7b      	ldrh	r3, [r7, #26]
}
 80085b8:	4618      	mov	r0, r3
 80085ba:	3720      	adds	r7, #32
 80085bc:	46bd      	mov	sp, r7
 80085be:	bd80      	pop	{r7, pc}

080085c0 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 80085c0:	b580      	push	{r7, lr}
 80085c2:	b0a4      	sub	sp, #144	@ 0x90
 80085c4:	af00      	add	r7, sp, #0
 80085c6:	60f8      	str	r0, [r7, #12]
 80085c8:	60b9      	str	r1, [r7, #8]
 80085ca:	4613      	mov	r3, r2
 80085cc:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80085ce:	88fb      	ldrh	r3, [r7, #6]
 80085d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	f000 81db 	beq.w	8008990 <HAL_PCD_EP_DB_Transmit+0x3d0>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80085e2:	b29b      	uxth	r3, r3
 80085e4:	461a      	mov	r2, r3
 80085e6:	68bb      	ldr	r3, [r7, #8]
 80085e8:	781b      	ldrb	r3, [r3, #0]
 80085ea:	00db      	lsls	r3, r3, #3
 80085ec:	4413      	add	r3, r2
 80085ee:	68fa      	ldr	r2, [r7, #12]
 80085f0:	6812      	ldr	r2, [r2, #0]
 80085f2:	4413      	add	r3, r2
 80085f4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80085f8:	881b      	ldrh	r3, [r3, #0]
 80085fa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80085fe:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88

    if (ep->xfer_len > TxPctSize)
 8008602:	68bb      	ldr	r3, [r7, #8]
 8008604:	699a      	ldr	r2, [r3, #24]
 8008606:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800860a:	429a      	cmp	r2, r3
 800860c:	d907      	bls.n	800861e <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 800860e:	68bb      	ldr	r3, [r7, #8]
 8008610:	699a      	ldr	r2, [r3, #24]
 8008612:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8008616:	1ad2      	subs	r2, r2, r3
 8008618:	68bb      	ldr	r3, [r7, #8]
 800861a:	619a      	str	r2, [r3, #24]
 800861c:	e002      	b.n	8008624 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 800861e:	68bb      	ldr	r3, [r7, #8]
 8008620:	2200      	movs	r2, #0
 8008622:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8008624:	68bb      	ldr	r3, [r7, #8]
 8008626:	699b      	ldr	r3, [r3, #24]
 8008628:	2b00      	cmp	r3, #0
 800862a:	f040 80b9 	bne.w	80087a0 <HAL_PCD_EP_DB_Transmit+0x1e0>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800862e:	68bb      	ldr	r3, [r7, #8]
 8008630:	785b      	ldrb	r3, [r3, #1]
 8008632:	2b00      	cmp	r3, #0
 8008634:	d126      	bne.n	8008684 <HAL_PCD_EP_DB_Transmit+0xc4>
 8008636:	68fb      	ldr	r3, [r7, #12]
 8008638:	681b      	ldr	r3, [r3, #0]
 800863a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800863c:	68fb      	ldr	r3, [r7, #12]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008644:	b29b      	uxth	r3, r3
 8008646:	461a      	mov	r2, r3
 8008648:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800864a:	4413      	add	r3, r2
 800864c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800864e:	68bb      	ldr	r3, [r7, #8]
 8008650:	781b      	ldrb	r3, [r3, #0]
 8008652:	00da      	lsls	r2, r3, #3
 8008654:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008656:	4413      	add	r3, r2
 8008658:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800865c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800865e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008660:	881b      	ldrh	r3, [r3, #0]
 8008662:	b29b      	uxth	r3, r3
 8008664:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008668:	b29a      	uxth	r2, r3
 800866a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800866c:	801a      	strh	r2, [r3, #0]
 800866e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008670:	881b      	ldrh	r3, [r3, #0]
 8008672:	b29b      	uxth	r3, r3
 8008674:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008678:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800867c:	b29a      	uxth	r2, r3
 800867e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008680:	801a      	strh	r2, [r3, #0]
 8008682:	e01a      	b.n	80086ba <HAL_PCD_EP_DB_Transmit+0xfa>
 8008684:	68bb      	ldr	r3, [r7, #8]
 8008686:	785b      	ldrb	r3, [r3, #1]
 8008688:	2b01      	cmp	r3, #1
 800868a:	d116      	bne.n	80086ba <HAL_PCD_EP_DB_Transmit+0xfa>
 800868c:	68fb      	ldr	r3, [r7, #12]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	637b      	str	r3, [r7, #52]	@ 0x34
 8008692:	68fb      	ldr	r3, [r7, #12]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800869a:	b29b      	uxth	r3, r3
 800869c:	461a      	mov	r2, r3
 800869e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086a0:	4413      	add	r3, r2
 80086a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80086a4:	68bb      	ldr	r3, [r7, #8]
 80086a6:	781b      	ldrb	r3, [r3, #0]
 80086a8:	00da      	lsls	r2, r3, #3
 80086aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086ac:	4413      	add	r3, r2
 80086ae:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80086b2:	633b      	str	r3, [r7, #48]	@ 0x30
 80086b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086b6:	2200      	movs	r2, #0
 80086b8:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80086ba:	68fb      	ldr	r3, [r7, #12]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	627b      	str	r3, [r7, #36]	@ 0x24
 80086c0:	68bb      	ldr	r3, [r7, #8]
 80086c2:	785b      	ldrb	r3, [r3, #1]
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d126      	bne.n	8008716 <HAL_PCD_EP_DB_Transmit+0x156>
 80086c8:	68fb      	ldr	r3, [r7, #12]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	61fb      	str	r3, [r7, #28]
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80086d6:	b29b      	uxth	r3, r3
 80086d8:	461a      	mov	r2, r3
 80086da:	69fb      	ldr	r3, [r7, #28]
 80086dc:	4413      	add	r3, r2
 80086de:	61fb      	str	r3, [r7, #28]
 80086e0:	68bb      	ldr	r3, [r7, #8]
 80086e2:	781b      	ldrb	r3, [r3, #0]
 80086e4:	00da      	lsls	r2, r3, #3
 80086e6:	69fb      	ldr	r3, [r7, #28]
 80086e8:	4413      	add	r3, r2
 80086ea:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80086ee:	61bb      	str	r3, [r7, #24]
 80086f0:	69bb      	ldr	r3, [r7, #24]
 80086f2:	881b      	ldrh	r3, [r3, #0]
 80086f4:	b29b      	uxth	r3, r3
 80086f6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80086fa:	b29a      	uxth	r2, r3
 80086fc:	69bb      	ldr	r3, [r7, #24]
 80086fe:	801a      	strh	r2, [r3, #0]
 8008700:	69bb      	ldr	r3, [r7, #24]
 8008702:	881b      	ldrh	r3, [r3, #0]
 8008704:	b29b      	uxth	r3, r3
 8008706:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800870a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800870e:	b29a      	uxth	r2, r3
 8008710:	69bb      	ldr	r3, [r7, #24]
 8008712:	801a      	strh	r2, [r3, #0]
 8008714:	e017      	b.n	8008746 <HAL_PCD_EP_DB_Transmit+0x186>
 8008716:	68bb      	ldr	r3, [r7, #8]
 8008718:	785b      	ldrb	r3, [r3, #1]
 800871a:	2b01      	cmp	r3, #1
 800871c:	d113      	bne.n	8008746 <HAL_PCD_EP_DB_Transmit+0x186>
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008726:	b29b      	uxth	r3, r3
 8008728:	461a      	mov	r2, r3
 800872a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800872c:	4413      	add	r3, r2
 800872e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008730:	68bb      	ldr	r3, [r7, #8]
 8008732:	781b      	ldrb	r3, [r3, #0]
 8008734:	00da      	lsls	r2, r3, #3
 8008736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008738:	4413      	add	r3, r2
 800873a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800873e:	623b      	str	r3, [r7, #32]
 8008740:	6a3b      	ldr	r3, [r7, #32]
 8008742:	2200      	movs	r2, #0
 8008744:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008746:	68bb      	ldr	r3, [r7, #8]
 8008748:	781b      	ldrb	r3, [r3, #0]
 800874a:	4619      	mov	r1, r3
 800874c:	68f8      	ldr	r0, [r7, #12]
 800874e:	f008 f9a2 	bl	8010a96 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8008752:	88fb      	ldrh	r3, [r7, #6]
 8008754:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008758:	2b00      	cmp	r3, #0
 800875a:	f000 82fa 	beq.w	8008d52 <HAL_PCD_EP_DB_Transmit+0x792>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	461a      	mov	r2, r3
 8008764:	68bb      	ldr	r3, [r7, #8]
 8008766:	781b      	ldrb	r3, [r3, #0]
 8008768:	009b      	lsls	r3, r3, #2
 800876a:	4413      	add	r3, r2
 800876c:	881b      	ldrh	r3, [r3, #0]
 800876e:	b29b      	uxth	r3, r3
 8008770:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008774:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008778:	82fb      	strh	r3, [r7, #22]
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	461a      	mov	r2, r3
 8008780:	68bb      	ldr	r3, [r7, #8]
 8008782:	781b      	ldrb	r3, [r3, #0]
 8008784:	009b      	lsls	r3, r3, #2
 8008786:	441a      	add	r2, r3
 8008788:	8afb      	ldrh	r3, [r7, #22]
 800878a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800878e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008792:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008796:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800879a:	b29b      	uxth	r3, r3
 800879c:	8013      	strh	r3, [r2, #0]
 800879e:	e2d8      	b.n	8008d52 <HAL_PCD_EP_DB_Transmit+0x792>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80087a0:	88fb      	ldrh	r3, [r7, #6]
 80087a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80087a6:	2b00      	cmp	r3, #0
 80087a8:	d021      	beq.n	80087ee <HAL_PCD_EP_DB_Transmit+0x22e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	681b      	ldr	r3, [r3, #0]
 80087ae:	461a      	mov	r2, r3
 80087b0:	68bb      	ldr	r3, [r7, #8]
 80087b2:	781b      	ldrb	r3, [r3, #0]
 80087b4:	009b      	lsls	r3, r3, #2
 80087b6:	4413      	add	r3, r2
 80087b8:	881b      	ldrh	r3, [r3, #0]
 80087ba:	b29b      	uxth	r3, r3
 80087bc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80087c0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80087c4:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 80087c8:	68fb      	ldr	r3, [r7, #12]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	461a      	mov	r2, r3
 80087ce:	68bb      	ldr	r3, [r7, #8]
 80087d0:	781b      	ldrb	r3, [r3, #0]
 80087d2:	009b      	lsls	r3, r3, #2
 80087d4:	441a      	add	r2, r3
 80087d6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 80087da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80087de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80087e2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80087e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80087ea:	b29b      	uxth	r3, r3
 80087ec:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80087ee:	68bb      	ldr	r3, [r7, #8]
 80087f0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80087f4:	2b01      	cmp	r3, #1
 80087f6:	f040 82ac 	bne.w	8008d52 <HAL_PCD_EP_DB_Transmit+0x792>
      {
        ep->xfer_buff += TxPctSize;
 80087fa:	68bb      	ldr	r3, [r7, #8]
 80087fc:	695a      	ldr	r2, [r3, #20]
 80087fe:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8008802:	441a      	add	r2, r3
 8008804:	68bb      	ldr	r3, [r7, #8]
 8008806:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8008808:	68bb      	ldr	r3, [r7, #8]
 800880a:	69da      	ldr	r2, [r3, #28]
 800880c:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8008810:	441a      	add	r2, r3
 8008812:	68bb      	ldr	r3, [r7, #8]
 8008814:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8008816:	68bb      	ldr	r3, [r7, #8]
 8008818:	6a1a      	ldr	r2, [r3, #32]
 800881a:	68bb      	ldr	r3, [r7, #8]
 800881c:	691b      	ldr	r3, [r3, #16]
 800881e:	429a      	cmp	r2, r3
 8008820:	d30b      	bcc.n	800883a <HAL_PCD_EP_DB_Transmit+0x27a>
        {
          len = ep->maxpacket;
 8008822:	68bb      	ldr	r3, [r7, #8]
 8008824:	691b      	ldr	r3, [r3, #16]
 8008826:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 800882a:	68bb      	ldr	r3, [r7, #8]
 800882c:	6a1a      	ldr	r2, [r3, #32]
 800882e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008832:	1ad2      	subs	r2, r2, r3
 8008834:	68bb      	ldr	r3, [r7, #8]
 8008836:	621a      	str	r2, [r3, #32]
 8008838:	e017      	b.n	800886a <HAL_PCD_EP_DB_Transmit+0x2aa>
        }
        else if (ep->xfer_len_db == 0U)
 800883a:	68bb      	ldr	r3, [r7, #8]
 800883c:	6a1b      	ldr	r3, [r3, #32]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d108      	bne.n	8008854 <HAL_PCD_EP_DB_Transmit+0x294>
        {
          len = TxPctSize;
 8008842:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8008846:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 800884a:	68bb      	ldr	r3, [r7, #8]
 800884c:	2200      	movs	r2, #0
 800884e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8008852:	e00a      	b.n	800886a <HAL_PCD_EP_DB_Transmit+0x2aa>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8008854:	68bb      	ldr	r3, [r7, #8]
 8008856:	2200      	movs	r2, #0
 8008858:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 800885c:	68bb      	ldr	r3, [r7, #8]
 800885e:	6a1b      	ldr	r3, [r3, #32]
 8008860:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8008864:	68bb      	ldr	r3, [r7, #8]
 8008866:	2200      	movs	r2, #0
 8008868:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800886a:	68bb      	ldr	r3, [r7, #8]
 800886c:	785b      	ldrb	r3, [r3, #1]
 800886e:	2b00      	cmp	r3, #0
 8008870:	d165      	bne.n	800893e <HAL_PCD_EP_DB_Transmit+0x37e>
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008880:	b29b      	uxth	r3, r3
 8008882:	461a      	mov	r2, r3
 8008884:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008886:	4413      	add	r3, r2
 8008888:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800888a:	68bb      	ldr	r3, [r7, #8]
 800888c:	781b      	ldrb	r3, [r3, #0]
 800888e:	00da      	lsls	r2, r3, #3
 8008890:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008892:	4413      	add	r3, r2
 8008894:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008898:	63bb      	str	r3, [r7, #56]	@ 0x38
 800889a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800889c:	881b      	ldrh	r3, [r3, #0]
 800889e:	b29b      	uxth	r3, r3
 80088a0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80088a4:	b29a      	uxth	r2, r3
 80088a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088a8:	801a      	strh	r2, [r3, #0]
 80088aa:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80088ae:	2b00      	cmp	r3, #0
 80088b0:	d10a      	bne.n	80088c8 <HAL_PCD_EP_DB_Transmit+0x308>
 80088b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088b4:	881b      	ldrh	r3, [r3, #0]
 80088b6:	b29b      	uxth	r3, r3
 80088b8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80088bc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80088c0:	b29a      	uxth	r2, r3
 80088c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088c4:	801a      	strh	r2, [r3, #0]
 80088c6:	e057      	b.n	8008978 <HAL_PCD_EP_DB_Transmit+0x3b8>
 80088c8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80088cc:	2b3e      	cmp	r3, #62	@ 0x3e
 80088ce:	d818      	bhi.n	8008902 <HAL_PCD_EP_DB_Transmit+0x342>
 80088d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80088d4:	085b      	lsrs	r3, r3, #1
 80088d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80088d8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80088dc:	f003 0301 	and.w	r3, r3, #1
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d002      	beq.n	80088ea <HAL_PCD_EP_DB_Transmit+0x32a>
 80088e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80088e6:	3301      	adds	r3, #1
 80088e8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80088ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088ec:	881b      	ldrh	r3, [r3, #0]
 80088ee:	b29a      	uxth	r2, r3
 80088f0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80088f2:	b29b      	uxth	r3, r3
 80088f4:	029b      	lsls	r3, r3, #10
 80088f6:	b29b      	uxth	r3, r3
 80088f8:	4313      	orrs	r3, r2
 80088fa:	b29a      	uxth	r2, r3
 80088fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088fe:	801a      	strh	r2, [r3, #0]
 8008900:	e03a      	b.n	8008978 <HAL_PCD_EP_DB_Transmit+0x3b8>
 8008902:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008906:	095b      	lsrs	r3, r3, #5
 8008908:	64bb      	str	r3, [r7, #72]	@ 0x48
 800890a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800890e:	f003 031f 	and.w	r3, r3, #31
 8008912:	2b00      	cmp	r3, #0
 8008914:	d102      	bne.n	800891c <HAL_PCD_EP_DB_Transmit+0x35c>
 8008916:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008918:	3b01      	subs	r3, #1
 800891a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800891c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800891e:	881b      	ldrh	r3, [r3, #0]
 8008920:	b29a      	uxth	r2, r3
 8008922:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008924:	b29b      	uxth	r3, r3
 8008926:	029b      	lsls	r3, r3, #10
 8008928:	b29b      	uxth	r3, r3
 800892a:	4313      	orrs	r3, r2
 800892c:	b29b      	uxth	r3, r3
 800892e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008932:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008936:	b29a      	uxth	r2, r3
 8008938:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800893a:	801a      	strh	r2, [r3, #0]
 800893c:	e01c      	b.n	8008978 <HAL_PCD_EP_DB_Transmit+0x3b8>
 800893e:	68bb      	ldr	r3, [r7, #8]
 8008940:	785b      	ldrb	r3, [r3, #1]
 8008942:	2b01      	cmp	r3, #1
 8008944:	d118      	bne.n	8008978 <HAL_PCD_EP_DB_Transmit+0x3b8>
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	681b      	ldr	r3, [r3, #0]
 800894a:	647b      	str	r3, [r7, #68]	@ 0x44
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008954:	b29b      	uxth	r3, r3
 8008956:	461a      	mov	r2, r3
 8008958:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800895a:	4413      	add	r3, r2
 800895c:	647b      	str	r3, [r7, #68]	@ 0x44
 800895e:	68bb      	ldr	r3, [r7, #8]
 8008960:	781b      	ldrb	r3, [r3, #0]
 8008962:	00da      	lsls	r2, r3, #3
 8008964:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008966:	4413      	add	r3, r2
 8008968:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800896c:	643b      	str	r3, [r7, #64]	@ 0x40
 800896e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008972:	b29a      	uxth	r2, r3
 8008974:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008976:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8008978:	68fb      	ldr	r3, [r7, #12]
 800897a:	6818      	ldr	r0, [r3, #0]
 800897c:	68bb      	ldr	r3, [r7, #8]
 800897e:	6959      	ldr	r1, [r3, #20]
 8008980:	68bb      	ldr	r3, [r7, #8]
 8008982:	891a      	ldrh	r2, [r3, #8]
 8008984:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008988:	b29b      	uxth	r3, r3
 800898a:	f006 f92e 	bl	800ebea <USB_WritePMA>
 800898e:	e1e0      	b.n	8008d52 <HAL_PCD_EP_DB_Transmit+0x792>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8008990:	68fb      	ldr	r3, [r7, #12]
 8008992:	681b      	ldr	r3, [r3, #0]
 8008994:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008998:	b29b      	uxth	r3, r3
 800899a:	461a      	mov	r2, r3
 800899c:	68bb      	ldr	r3, [r7, #8]
 800899e:	781b      	ldrb	r3, [r3, #0]
 80089a0:	00db      	lsls	r3, r3, #3
 80089a2:	4413      	add	r3, r2
 80089a4:	68fa      	ldr	r2, [r7, #12]
 80089a6:	6812      	ldr	r2, [r2, #0]
 80089a8:	4413      	add	r3, r2
 80089aa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80089ae:	881b      	ldrh	r3, [r3, #0]
 80089b0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80089b4:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88

    if (ep->xfer_len >= TxPctSize)
 80089b8:	68bb      	ldr	r3, [r7, #8]
 80089ba:	699a      	ldr	r2, [r3, #24]
 80089bc:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 80089c0:	429a      	cmp	r2, r3
 80089c2:	d307      	bcc.n	80089d4 <HAL_PCD_EP_DB_Transmit+0x414>
    {
      ep->xfer_len -= TxPctSize;
 80089c4:	68bb      	ldr	r3, [r7, #8]
 80089c6:	699a      	ldr	r2, [r3, #24]
 80089c8:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 80089cc:	1ad2      	subs	r2, r2, r3
 80089ce:	68bb      	ldr	r3, [r7, #8]
 80089d0:	619a      	str	r2, [r3, #24]
 80089d2:	e002      	b.n	80089da <HAL_PCD_EP_DB_Transmit+0x41a>
    }
    else
    {
      ep->xfer_len = 0U;
 80089d4:	68bb      	ldr	r3, [r7, #8]
 80089d6:	2200      	movs	r2, #0
 80089d8:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80089da:	68bb      	ldr	r3, [r7, #8]
 80089dc:	699b      	ldr	r3, [r3, #24]
 80089de:	2b00      	cmp	r3, #0
 80089e0:	f040 80c0 	bne.w	8008b64 <HAL_PCD_EP_DB_Transmit+0x5a4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80089e4:	68bb      	ldr	r3, [r7, #8]
 80089e6:	785b      	ldrb	r3, [r3, #1]
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d126      	bne.n	8008a3a <HAL_PCD_EP_DB_Transmit+0x47a>
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	681b      	ldr	r3, [r3, #0]
 80089f0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80089fa:	b29b      	uxth	r3, r3
 80089fc:	461a      	mov	r2, r3
 80089fe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008a00:	4413      	add	r3, r2
 8008a02:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8008a04:	68bb      	ldr	r3, [r7, #8]
 8008a06:	781b      	ldrb	r3, [r3, #0]
 8008a08:	00da      	lsls	r2, r3, #3
 8008a0a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8008a0c:	4413      	add	r3, r2
 8008a0e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008a12:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008a14:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008a16:	881b      	ldrh	r3, [r3, #0]
 8008a18:	b29b      	uxth	r3, r3
 8008a1a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008a1e:	b29a      	uxth	r2, r3
 8008a20:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008a22:	801a      	strh	r2, [r3, #0]
 8008a24:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008a26:	881b      	ldrh	r3, [r3, #0]
 8008a28:	b29b      	uxth	r3, r3
 8008a2a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008a2e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008a32:	b29a      	uxth	r2, r3
 8008a34:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8008a36:	801a      	strh	r2, [r3, #0]
 8008a38:	e01a      	b.n	8008a70 <HAL_PCD_EP_DB_Transmit+0x4b0>
 8008a3a:	68bb      	ldr	r3, [r7, #8]
 8008a3c:	785b      	ldrb	r3, [r3, #1]
 8008a3e:	2b01      	cmp	r3, #1
 8008a40:	d116      	bne.n	8008a70 <HAL_PCD_EP_DB_Transmit+0x4b0>
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	667b      	str	r3, [r7, #100]	@ 0x64
 8008a48:	68fb      	ldr	r3, [r7, #12]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008a50:	b29b      	uxth	r3, r3
 8008a52:	461a      	mov	r2, r3
 8008a54:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008a56:	4413      	add	r3, r2
 8008a58:	667b      	str	r3, [r7, #100]	@ 0x64
 8008a5a:	68bb      	ldr	r3, [r7, #8]
 8008a5c:	781b      	ldrb	r3, [r3, #0]
 8008a5e:	00da      	lsls	r2, r3, #3
 8008a60:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008a62:	4413      	add	r3, r2
 8008a64:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008a68:	663b      	str	r3, [r7, #96]	@ 0x60
 8008a6a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008a6c:	2200      	movs	r2, #0
 8008a6e:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	677b      	str	r3, [r7, #116]	@ 0x74
 8008a76:	68bb      	ldr	r3, [r7, #8]
 8008a78:	785b      	ldrb	r3, [r3, #1]
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d12b      	bne.n	8008ad6 <HAL_PCD_EP_DB_Transmit+0x516>
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	681b      	ldr	r3, [r3, #0]
 8008a82:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	681b      	ldr	r3, [r3, #0]
 8008a88:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008a8c:	b29b      	uxth	r3, r3
 8008a8e:	461a      	mov	r2, r3
 8008a90:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008a92:	4413      	add	r3, r2
 8008a94:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008a96:	68bb      	ldr	r3, [r7, #8]
 8008a98:	781b      	ldrb	r3, [r3, #0]
 8008a9a:	00da      	lsls	r2, r3, #3
 8008a9c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8008a9e:	4413      	add	r3, r2
 8008aa0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008aa4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008aa8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008aac:	881b      	ldrh	r3, [r3, #0]
 8008aae:	b29b      	uxth	r3, r3
 8008ab0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008ab4:	b29a      	uxth	r2, r3
 8008ab6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008aba:	801a      	strh	r2, [r3, #0]
 8008abc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008ac0:	881b      	ldrh	r3, [r3, #0]
 8008ac2:	b29b      	uxth	r3, r3
 8008ac4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008ac8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008acc:	b29a      	uxth	r2, r3
 8008ace:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008ad2:	801a      	strh	r2, [r3, #0]
 8008ad4:	e017      	b.n	8008b06 <HAL_PCD_EP_DB_Transmit+0x546>
 8008ad6:	68bb      	ldr	r3, [r7, #8]
 8008ad8:	785b      	ldrb	r3, [r3, #1]
 8008ada:	2b01      	cmp	r3, #1
 8008adc:	d113      	bne.n	8008b06 <HAL_PCD_EP_DB_Transmit+0x546>
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008ae6:	b29b      	uxth	r3, r3
 8008ae8:	461a      	mov	r2, r3
 8008aea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008aec:	4413      	add	r3, r2
 8008aee:	677b      	str	r3, [r7, #116]	@ 0x74
 8008af0:	68bb      	ldr	r3, [r7, #8]
 8008af2:	781b      	ldrb	r3, [r3, #0]
 8008af4:	00da      	lsls	r2, r3, #3
 8008af6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008af8:	4413      	add	r3, r2
 8008afa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008afe:	673b      	str	r3, [r7, #112]	@ 0x70
 8008b00:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8008b02:	2200      	movs	r2, #0
 8008b04:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008b06:	68bb      	ldr	r3, [r7, #8]
 8008b08:	781b      	ldrb	r3, [r3, #0]
 8008b0a:	4619      	mov	r1, r3
 8008b0c:	68f8      	ldr	r0, [r7, #12]
 8008b0e:	f007 ffc2 	bl	8010a96 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8008b12:	88fb      	ldrh	r3, [r7, #6]
 8008b14:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008b18:	2b00      	cmp	r3, #0
 8008b1a:	f040 811a 	bne.w	8008d52 <HAL_PCD_EP_DB_Transmit+0x792>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	461a      	mov	r2, r3
 8008b24:	68bb      	ldr	r3, [r7, #8]
 8008b26:	781b      	ldrb	r3, [r3, #0]
 8008b28:	009b      	lsls	r3, r3, #2
 8008b2a:	4413      	add	r3, r2
 8008b2c:	881b      	ldrh	r3, [r3, #0]
 8008b2e:	b29b      	uxth	r3, r3
 8008b30:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008b34:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b38:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	681b      	ldr	r3, [r3, #0]
 8008b40:	461a      	mov	r2, r3
 8008b42:	68bb      	ldr	r3, [r7, #8]
 8008b44:	781b      	ldrb	r3, [r3, #0]
 8008b46:	009b      	lsls	r3, r3, #2
 8008b48:	441a      	add	r2, r3
 8008b4a:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8008b4e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008b52:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008b56:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008b5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008b5e:	b29b      	uxth	r3, r3
 8008b60:	8013      	strh	r3, [r2, #0]
 8008b62:	e0f6      	b.n	8008d52 <HAL_PCD_EP_DB_Transmit+0x792>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8008b64:	88fb      	ldrh	r3, [r7, #6]
 8008b66:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d121      	bne.n	8008bb2 <HAL_PCD_EP_DB_Transmit+0x5f2>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	461a      	mov	r2, r3
 8008b74:	68bb      	ldr	r3, [r7, #8]
 8008b76:	781b      	ldrb	r3, [r3, #0]
 8008b78:	009b      	lsls	r3, r3, #2
 8008b7a:	4413      	add	r3, r2
 8008b7c:	881b      	ldrh	r3, [r3, #0]
 8008b7e:	b29b      	uxth	r3, r3
 8008b80:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008b84:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008b88:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	461a      	mov	r2, r3
 8008b92:	68bb      	ldr	r3, [r7, #8]
 8008b94:	781b      	ldrb	r3, [r3, #0]
 8008b96:	009b      	lsls	r3, r3, #2
 8008b98:	441a      	add	r2, r3
 8008b9a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008b9e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008ba2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008ba6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8008baa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008bae:	b29b      	uxth	r3, r3
 8008bb0:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8008bb2:	68bb      	ldr	r3, [r7, #8]
 8008bb4:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8008bb8:	2b01      	cmp	r3, #1
 8008bba:	f040 80ca 	bne.w	8008d52 <HAL_PCD_EP_DB_Transmit+0x792>
      {
        ep->xfer_buff += TxPctSize;
 8008bbe:	68bb      	ldr	r3, [r7, #8]
 8008bc0:	695a      	ldr	r2, [r3, #20]
 8008bc2:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8008bc6:	441a      	add	r2, r3
 8008bc8:	68bb      	ldr	r3, [r7, #8]
 8008bca:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8008bcc:	68bb      	ldr	r3, [r7, #8]
 8008bce:	69da      	ldr	r2, [r3, #28]
 8008bd0:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8008bd4:	441a      	add	r2, r3
 8008bd6:	68bb      	ldr	r3, [r7, #8]
 8008bd8:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8008bda:	68bb      	ldr	r3, [r7, #8]
 8008bdc:	6a1a      	ldr	r2, [r3, #32]
 8008bde:	68bb      	ldr	r3, [r7, #8]
 8008be0:	691b      	ldr	r3, [r3, #16]
 8008be2:	429a      	cmp	r2, r3
 8008be4:	d30b      	bcc.n	8008bfe <HAL_PCD_EP_DB_Transmit+0x63e>
        {
          len = ep->maxpacket;
 8008be6:	68bb      	ldr	r3, [r7, #8]
 8008be8:	691b      	ldr	r3, [r3, #16]
 8008bea:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8008bee:	68bb      	ldr	r3, [r7, #8]
 8008bf0:	6a1a      	ldr	r2, [r3, #32]
 8008bf2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008bf6:	1ad2      	subs	r2, r2, r3
 8008bf8:	68bb      	ldr	r3, [r7, #8]
 8008bfa:	621a      	str	r2, [r3, #32]
 8008bfc:	e017      	b.n	8008c2e <HAL_PCD_EP_DB_Transmit+0x66e>
        }
        else if (ep->xfer_len_db == 0U)
 8008bfe:	68bb      	ldr	r3, [r7, #8]
 8008c00:	6a1b      	ldr	r3, [r3, #32]
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d108      	bne.n	8008c18 <HAL_PCD_EP_DB_Transmit+0x658>
        {
          len = TxPctSize;
 8008c06:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8008c0a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8008c0e:	68bb      	ldr	r3, [r7, #8]
 8008c10:	2200      	movs	r2, #0
 8008c12:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8008c16:	e00a      	b.n	8008c2e <HAL_PCD_EP_DB_Transmit+0x66e>
        }
        else
        {
          len = ep->xfer_len_db;
 8008c18:	68bb      	ldr	r3, [r7, #8]
 8008c1a:	6a1b      	ldr	r3, [r3, #32]
 8008c1c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8008c20:	68bb      	ldr	r3, [r7, #8]
 8008c22:	2200      	movs	r2, #0
 8008c24:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8008c26:	68bb      	ldr	r3, [r7, #8]
 8008c28:	2200      	movs	r2, #0
 8008c2a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	657b      	str	r3, [r7, #84]	@ 0x54
 8008c34:	68bb      	ldr	r3, [r7, #8]
 8008c36:	785b      	ldrb	r3, [r3, #1]
 8008c38:	2b00      	cmp	r3, #0
 8008c3a:	d165      	bne.n	8008d08 <HAL_PCD_EP_DB_Transmit+0x748>
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	681b      	ldr	r3, [r3, #0]
 8008c40:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008c42:	68fb      	ldr	r3, [r7, #12]
 8008c44:	681b      	ldr	r3, [r3, #0]
 8008c46:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008c4a:	b29b      	uxth	r3, r3
 8008c4c:	461a      	mov	r2, r3
 8008c4e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008c50:	4413      	add	r3, r2
 8008c52:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008c54:	68bb      	ldr	r3, [r7, #8]
 8008c56:	781b      	ldrb	r3, [r3, #0]
 8008c58:	00da      	lsls	r2, r3, #3
 8008c5a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008c5c:	4413      	add	r3, r2
 8008c5e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008c62:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008c64:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008c66:	881b      	ldrh	r3, [r3, #0]
 8008c68:	b29b      	uxth	r3, r3
 8008c6a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008c6e:	b29a      	uxth	r2, r3
 8008c70:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008c72:	801a      	strh	r2, [r3, #0]
 8008c74:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008c78:	2b00      	cmp	r3, #0
 8008c7a:	d10a      	bne.n	8008c92 <HAL_PCD_EP_DB_Transmit+0x6d2>
 8008c7c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008c7e:	881b      	ldrh	r3, [r3, #0]
 8008c80:	b29b      	uxth	r3, r3
 8008c82:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008c86:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008c8a:	b29a      	uxth	r2, r3
 8008c8c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008c8e:	801a      	strh	r2, [r3, #0]
 8008c90:	e054      	b.n	8008d3c <HAL_PCD_EP_DB_Transmit+0x77c>
 8008c92:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008c96:	2b3e      	cmp	r3, #62	@ 0x3e
 8008c98:	d818      	bhi.n	8008ccc <HAL_PCD_EP_DB_Transmit+0x70c>
 8008c9a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008c9e:	085b      	lsrs	r3, r3, #1
 8008ca0:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008ca2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008ca6:	f003 0301 	and.w	r3, r3, #1
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d002      	beq.n	8008cb4 <HAL_PCD_EP_DB_Transmit+0x6f4>
 8008cae:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008cb0:	3301      	adds	r3, #1
 8008cb2:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008cb4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008cb6:	881b      	ldrh	r3, [r3, #0]
 8008cb8:	b29a      	uxth	r2, r3
 8008cba:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008cbc:	b29b      	uxth	r3, r3
 8008cbe:	029b      	lsls	r3, r3, #10
 8008cc0:	b29b      	uxth	r3, r3
 8008cc2:	4313      	orrs	r3, r2
 8008cc4:	b29a      	uxth	r2, r3
 8008cc6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008cc8:	801a      	strh	r2, [r3, #0]
 8008cca:	e037      	b.n	8008d3c <HAL_PCD_EP_DB_Transmit+0x77c>
 8008ccc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008cd0:	095b      	lsrs	r3, r3, #5
 8008cd2:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008cd4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008cd8:	f003 031f 	and.w	r3, r3, #31
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d102      	bne.n	8008ce6 <HAL_PCD_EP_DB_Transmit+0x726>
 8008ce0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008ce2:	3b01      	subs	r3, #1
 8008ce4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008ce6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008ce8:	881b      	ldrh	r3, [r3, #0]
 8008cea:	b29a      	uxth	r2, r3
 8008cec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8008cee:	b29b      	uxth	r3, r3
 8008cf0:	029b      	lsls	r3, r3, #10
 8008cf2:	b29b      	uxth	r3, r3
 8008cf4:	4313      	orrs	r3, r2
 8008cf6:	b29b      	uxth	r3, r3
 8008cf8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008cfc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008d00:	b29a      	uxth	r2, r3
 8008d02:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008d04:	801a      	strh	r2, [r3, #0]
 8008d06:	e019      	b.n	8008d3c <HAL_PCD_EP_DB_Transmit+0x77c>
 8008d08:	68bb      	ldr	r3, [r7, #8]
 8008d0a:	785b      	ldrb	r3, [r3, #1]
 8008d0c:	2b01      	cmp	r3, #1
 8008d0e:	d115      	bne.n	8008d3c <HAL_PCD_EP_DB_Transmit+0x77c>
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008d18:	b29b      	uxth	r3, r3
 8008d1a:	461a      	mov	r2, r3
 8008d1c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008d1e:	4413      	add	r3, r2
 8008d20:	657b      	str	r3, [r7, #84]	@ 0x54
 8008d22:	68bb      	ldr	r3, [r7, #8]
 8008d24:	781b      	ldrb	r3, [r3, #0]
 8008d26:	00da      	lsls	r2, r3, #3
 8008d28:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008d2a:	4413      	add	r3, r2
 8008d2c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008d30:	653b      	str	r3, [r7, #80]	@ 0x50
 8008d32:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008d36:	b29a      	uxth	r2, r3
 8008d38:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008d3a:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	6818      	ldr	r0, [r3, #0]
 8008d40:	68bb      	ldr	r3, [r7, #8]
 8008d42:	6959      	ldr	r1, [r3, #20]
 8008d44:	68bb      	ldr	r3, [r7, #8]
 8008d46:	895a      	ldrh	r2, [r3, #10]
 8008d48:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8008d4c:	b29b      	uxth	r3, r3
 8008d4e:	f005 ff4c 	bl	800ebea <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8008d52:	68fb      	ldr	r3, [r7, #12]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	461a      	mov	r2, r3
 8008d58:	68bb      	ldr	r3, [r7, #8]
 8008d5a:	781b      	ldrb	r3, [r3, #0]
 8008d5c:	009b      	lsls	r3, r3, #2
 8008d5e:	4413      	add	r3, r2
 8008d60:	881b      	ldrh	r3, [r3, #0]
 8008d62:	b29b      	uxth	r3, r3
 8008d64:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008d68:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008d6c:	82bb      	strh	r3, [r7, #20]
 8008d6e:	8abb      	ldrh	r3, [r7, #20]
 8008d70:	f083 0310 	eor.w	r3, r3, #16
 8008d74:	82bb      	strh	r3, [r7, #20]
 8008d76:	8abb      	ldrh	r3, [r7, #20]
 8008d78:	f083 0320 	eor.w	r3, r3, #32
 8008d7c:	82bb      	strh	r3, [r7, #20]
 8008d7e:	68fb      	ldr	r3, [r7, #12]
 8008d80:	681b      	ldr	r3, [r3, #0]
 8008d82:	461a      	mov	r2, r3
 8008d84:	68bb      	ldr	r3, [r7, #8]
 8008d86:	781b      	ldrb	r3, [r3, #0]
 8008d88:	009b      	lsls	r3, r3, #2
 8008d8a:	441a      	add	r2, r3
 8008d8c:	8abb      	ldrh	r3, [r7, #20]
 8008d8e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008d92:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008d96:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008d9a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008d9e:	b29b      	uxth	r3, r3
 8008da0:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8008da2:	2300      	movs	r3, #0
}
 8008da4:	4618      	mov	r0, r3
 8008da6:	3790      	adds	r7, #144	@ 0x90
 8008da8:	46bd      	mov	sp, r7
 8008daa:	bd80      	pop	{r7, pc}

08008dac <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8008dac:	b480      	push	{r7}
 8008dae:	b087      	sub	sp, #28
 8008db0:	af00      	add	r7, sp, #0
 8008db2:	60f8      	str	r0, [r7, #12]
 8008db4:	607b      	str	r3, [r7, #4]
 8008db6:	460b      	mov	r3, r1
 8008db8:	817b      	strh	r3, [r7, #10]
 8008dba:	4613      	mov	r3, r2
 8008dbc:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8008dbe:	897b      	ldrh	r3, [r7, #10]
 8008dc0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008dc4:	b29b      	uxth	r3, r3
 8008dc6:	2b00      	cmp	r3, #0
 8008dc8:	d00b      	beq.n	8008de2 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008dca:	897b      	ldrh	r3, [r7, #10]
 8008dcc:	f003 0207 	and.w	r2, r3, #7
 8008dd0:	4613      	mov	r3, r2
 8008dd2:	009b      	lsls	r3, r3, #2
 8008dd4:	4413      	add	r3, r2
 8008dd6:	00db      	lsls	r3, r3, #3
 8008dd8:	3310      	adds	r3, #16
 8008dda:	68fa      	ldr	r2, [r7, #12]
 8008ddc:	4413      	add	r3, r2
 8008dde:	617b      	str	r3, [r7, #20]
 8008de0:	e009      	b.n	8008df6 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8008de2:	897a      	ldrh	r2, [r7, #10]
 8008de4:	4613      	mov	r3, r2
 8008de6:	009b      	lsls	r3, r3, #2
 8008de8:	4413      	add	r3, r2
 8008dea:	00db      	lsls	r3, r3, #3
 8008dec:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008df0:	68fa      	ldr	r2, [r7, #12]
 8008df2:	4413      	add	r3, r2
 8008df4:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8008df6:	893b      	ldrh	r3, [r7, #8]
 8008df8:	2b00      	cmp	r3, #0
 8008dfa:	d107      	bne.n	8008e0c <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8008dfc:	697b      	ldr	r3, [r7, #20]
 8008dfe:	2200      	movs	r2, #0
 8008e00:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	b29a      	uxth	r2, r3
 8008e06:	697b      	ldr	r3, [r7, #20]
 8008e08:	80da      	strh	r2, [r3, #6]
 8008e0a:	e00b      	b.n	8008e24 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8008e0c:	697b      	ldr	r3, [r7, #20]
 8008e0e:	2201      	movs	r2, #1
 8008e10:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	b29a      	uxth	r2, r3
 8008e16:	697b      	ldr	r3, [r7, #20]
 8008e18:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	0c1b      	lsrs	r3, r3, #16
 8008e1e:	b29a      	uxth	r2, r3
 8008e20:	697b      	ldr	r3, [r7, #20]
 8008e22:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8008e24:	2300      	movs	r3, #0
}
 8008e26:	4618      	mov	r0, r3
 8008e28:	371c      	adds	r7, #28
 8008e2a:	46bd      	mov	sp, r7
 8008e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e30:	4770      	bx	lr

08008e32 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8008e32:	b480      	push	{r7}
 8008e34:	b085      	sub	sp, #20
 8008e36:	af00      	add	r7, sp, #0
 8008e38:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	681b      	ldr	r3, [r3, #0]
 8008e3e:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	2201      	movs	r2, #1
 8008e44:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8008e50:	68fb      	ldr	r3, [r7, #12]
 8008e52:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8008e56:	b29b      	uxth	r3, r3
 8008e58:	f043 0301 	orr.w	r3, r3, #1
 8008e5c:	b29a      	uxth	r2, r3
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8008e6a:	b29b      	uxth	r3, r3
 8008e6c:	f043 0302 	orr.w	r3, r3, #2
 8008e70:	b29a      	uxth	r2, r3
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8008e78:	2300      	movs	r3, #0
}
 8008e7a:	4618      	mov	r0, r3
 8008e7c:	3714      	adds	r7, #20
 8008e7e:	46bd      	mov	sp, r7
 8008e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e84:	4770      	bx	lr
	...

08008e88 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8008e88:	b480      	push	{r7}
 8008e8a:	b085      	sub	sp, #20
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8008e90:	687b      	ldr	r3, [r7, #4]
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	d141      	bne.n	8008f1a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008e96:	4b4b      	ldr	r3, [pc, #300]	@ (8008fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008e9e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008ea2:	d131      	bne.n	8008f08 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008ea4:	4b47      	ldr	r3, [pc, #284]	@ (8008fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008ea6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008eaa:	4a46      	ldr	r2, [pc, #280]	@ (8008fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008eac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008eb0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008eb4:	4b43      	ldr	r3, [pc, #268]	@ (8008fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008ebc:	4a41      	ldr	r2, [pc, #260]	@ (8008fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008ebe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008ec2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008ec4:	4b40      	ldr	r3, [pc, #256]	@ (8008fc8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8008ec6:	681b      	ldr	r3, [r3, #0]
 8008ec8:	2232      	movs	r2, #50	@ 0x32
 8008eca:	fb02 f303 	mul.w	r3, r2, r3
 8008ece:	4a3f      	ldr	r2, [pc, #252]	@ (8008fcc <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008ed0:	fba2 2303 	umull	r2, r3, r2, r3
 8008ed4:	0c9b      	lsrs	r3, r3, #18
 8008ed6:	3301      	adds	r3, #1
 8008ed8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008eda:	e002      	b.n	8008ee2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	3b01      	subs	r3, #1
 8008ee0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008ee2:	4b38      	ldr	r3, [pc, #224]	@ (8008fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008ee4:	695b      	ldr	r3, [r3, #20]
 8008ee6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008eea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008eee:	d102      	bne.n	8008ef6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d1f2      	bne.n	8008edc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008ef6:	4b33      	ldr	r3, [pc, #204]	@ (8008fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008ef8:	695b      	ldr	r3, [r3, #20]
 8008efa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008efe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008f02:	d158      	bne.n	8008fb6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008f04:	2303      	movs	r3, #3
 8008f06:	e057      	b.n	8008fb8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008f08:	4b2e      	ldr	r3, [pc, #184]	@ (8008fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008f0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f0e:	4a2d      	ldr	r2, [pc, #180]	@ (8008fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008f10:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008f14:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8008f18:	e04d      	b.n	8008fb6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008f20:	d141      	bne.n	8008fa6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008f22:	4b28      	ldr	r3, [pc, #160]	@ (8008fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008f24:	681b      	ldr	r3, [r3, #0]
 8008f26:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8008f2a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008f2e:	d131      	bne.n	8008f94 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008f30:	4b24      	ldr	r3, [pc, #144]	@ (8008fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008f32:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f36:	4a23      	ldr	r2, [pc, #140]	@ (8008fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008f38:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008f3c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008f40:	4b20      	ldr	r3, [pc, #128]	@ (8008fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008f48:	4a1e      	ldr	r2, [pc, #120]	@ (8008fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008f4a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008f4e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008f50:	4b1d      	ldr	r3, [pc, #116]	@ (8008fc8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8008f52:	681b      	ldr	r3, [r3, #0]
 8008f54:	2232      	movs	r2, #50	@ 0x32
 8008f56:	fb02 f303 	mul.w	r3, r2, r3
 8008f5a:	4a1c      	ldr	r2, [pc, #112]	@ (8008fcc <HAL_PWREx_ControlVoltageScaling+0x144>)
 8008f5c:	fba2 2303 	umull	r2, r3, r2, r3
 8008f60:	0c9b      	lsrs	r3, r3, #18
 8008f62:	3301      	adds	r3, #1
 8008f64:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008f66:	e002      	b.n	8008f6e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	3b01      	subs	r3, #1
 8008f6c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008f6e:	4b15      	ldr	r3, [pc, #84]	@ (8008fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008f70:	695b      	ldr	r3, [r3, #20]
 8008f72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008f76:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008f7a:	d102      	bne.n	8008f82 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	2b00      	cmp	r3, #0
 8008f80:	d1f2      	bne.n	8008f68 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008f82:	4b10      	ldr	r3, [pc, #64]	@ (8008fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008f84:	695b      	ldr	r3, [r3, #20]
 8008f86:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008f8a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008f8e:	d112      	bne.n	8008fb6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008f90:	2303      	movs	r3, #3
 8008f92:	e011      	b.n	8008fb8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008f94:	4b0b      	ldr	r3, [pc, #44]	@ (8008fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008f96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008f9a:	4a0a      	ldr	r2, [pc, #40]	@ (8008fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008f9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008fa0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8008fa4:	e007      	b.n	8008fb6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8008fa6:	4b07      	ldr	r3, [pc, #28]	@ (8008fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008fa8:	681b      	ldr	r3, [r3, #0]
 8008faa:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008fae:	4a05      	ldr	r2, [pc, #20]	@ (8008fc4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008fb0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008fb4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8008fb6:	2300      	movs	r3, #0
}
 8008fb8:	4618      	mov	r0, r3
 8008fba:	3714      	adds	r7, #20
 8008fbc:	46bd      	mov	sp, r7
 8008fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc2:	4770      	bx	lr
 8008fc4:	40007000 	.word	0x40007000
 8008fc8:	20000068 	.word	0x20000068
 8008fcc:	431bde83 	.word	0x431bde83

08008fd0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8008fd0:	b480      	push	{r7}
 8008fd2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8008fd4:	4b05      	ldr	r3, [pc, #20]	@ (8008fec <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8008fd6:	689b      	ldr	r3, [r3, #8]
 8008fd8:	4a04      	ldr	r2, [pc, #16]	@ (8008fec <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8008fda:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008fde:	6093      	str	r3, [r2, #8]
}
 8008fe0:	bf00      	nop
 8008fe2:	46bd      	mov	sp, r7
 8008fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fe8:	4770      	bx	lr
 8008fea:	bf00      	nop
 8008fec:	40007000 	.word	0x40007000

08008ff0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8008ff0:	b580      	push	{r7, lr}
 8008ff2:	b088      	sub	sp, #32
 8008ff4:	af00      	add	r7, sp, #0
 8008ff6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008ff8:	687b      	ldr	r3, [r7, #4]
 8008ffa:	2b00      	cmp	r3, #0
 8008ffc:	d101      	bne.n	8009002 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8008ffe:	2301      	movs	r3, #1
 8009000:	e2fe      	b.n	8009600 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8009002:	687b      	ldr	r3, [r7, #4]
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	f003 0301 	and.w	r3, r3, #1
 800900a:	2b00      	cmp	r3, #0
 800900c:	d075      	beq.n	80090fa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800900e:	4b97      	ldr	r3, [pc, #604]	@ (800926c <HAL_RCC_OscConfig+0x27c>)
 8009010:	689b      	ldr	r3, [r3, #8]
 8009012:	f003 030c 	and.w	r3, r3, #12
 8009016:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009018:	4b94      	ldr	r3, [pc, #592]	@ (800926c <HAL_RCC_OscConfig+0x27c>)
 800901a:	68db      	ldr	r3, [r3, #12]
 800901c:	f003 0303 	and.w	r3, r3, #3
 8009020:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8009022:	69bb      	ldr	r3, [r7, #24]
 8009024:	2b0c      	cmp	r3, #12
 8009026:	d102      	bne.n	800902e <HAL_RCC_OscConfig+0x3e>
 8009028:	697b      	ldr	r3, [r7, #20]
 800902a:	2b03      	cmp	r3, #3
 800902c:	d002      	beq.n	8009034 <HAL_RCC_OscConfig+0x44>
 800902e:	69bb      	ldr	r3, [r7, #24]
 8009030:	2b08      	cmp	r3, #8
 8009032:	d10b      	bne.n	800904c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009034:	4b8d      	ldr	r3, [pc, #564]	@ (800926c <HAL_RCC_OscConfig+0x27c>)
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800903c:	2b00      	cmp	r3, #0
 800903e:	d05b      	beq.n	80090f8 <HAL_RCC_OscConfig+0x108>
 8009040:	687b      	ldr	r3, [r7, #4]
 8009042:	685b      	ldr	r3, [r3, #4]
 8009044:	2b00      	cmp	r3, #0
 8009046:	d157      	bne.n	80090f8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8009048:	2301      	movs	r3, #1
 800904a:	e2d9      	b.n	8009600 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	685b      	ldr	r3, [r3, #4]
 8009050:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009054:	d106      	bne.n	8009064 <HAL_RCC_OscConfig+0x74>
 8009056:	4b85      	ldr	r3, [pc, #532]	@ (800926c <HAL_RCC_OscConfig+0x27c>)
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	4a84      	ldr	r2, [pc, #528]	@ (800926c <HAL_RCC_OscConfig+0x27c>)
 800905c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009060:	6013      	str	r3, [r2, #0]
 8009062:	e01d      	b.n	80090a0 <HAL_RCC_OscConfig+0xb0>
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	685b      	ldr	r3, [r3, #4]
 8009068:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800906c:	d10c      	bne.n	8009088 <HAL_RCC_OscConfig+0x98>
 800906e:	4b7f      	ldr	r3, [pc, #508]	@ (800926c <HAL_RCC_OscConfig+0x27c>)
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	4a7e      	ldr	r2, [pc, #504]	@ (800926c <HAL_RCC_OscConfig+0x27c>)
 8009074:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8009078:	6013      	str	r3, [r2, #0]
 800907a:	4b7c      	ldr	r3, [pc, #496]	@ (800926c <HAL_RCC_OscConfig+0x27c>)
 800907c:	681b      	ldr	r3, [r3, #0]
 800907e:	4a7b      	ldr	r2, [pc, #492]	@ (800926c <HAL_RCC_OscConfig+0x27c>)
 8009080:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009084:	6013      	str	r3, [r2, #0]
 8009086:	e00b      	b.n	80090a0 <HAL_RCC_OscConfig+0xb0>
 8009088:	4b78      	ldr	r3, [pc, #480]	@ (800926c <HAL_RCC_OscConfig+0x27c>)
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	4a77      	ldr	r2, [pc, #476]	@ (800926c <HAL_RCC_OscConfig+0x27c>)
 800908e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009092:	6013      	str	r3, [r2, #0]
 8009094:	4b75      	ldr	r3, [pc, #468]	@ (800926c <HAL_RCC_OscConfig+0x27c>)
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	4a74      	ldr	r2, [pc, #464]	@ (800926c <HAL_RCC_OscConfig+0x27c>)
 800909a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800909e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	685b      	ldr	r3, [r3, #4]
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d013      	beq.n	80090d0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80090a8:	f7fb fbb6 	bl	8004818 <HAL_GetTick>
 80090ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80090ae:	e008      	b.n	80090c2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80090b0:	f7fb fbb2 	bl	8004818 <HAL_GetTick>
 80090b4:	4602      	mov	r2, r0
 80090b6:	693b      	ldr	r3, [r7, #16]
 80090b8:	1ad3      	subs	r3, r2, r3
 80090ba:	2b64      	cmp	r3, #100	@ 0x64
 80090bc:	d901      	bls.n	80090c2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80090be:	2303      	movs	r3, #3
 80090c0:	e29e      	b.n	8009600 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80090c2:	4b6a      	ldr	r3, [pc, #424]	@ (800926c <HAL_RCC_OscConfig+0x27c>)
 80090c4:	681b      	ldr	r3, [r3, #0]
 80090c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80090ca:	2b00      	cmp	r3, #0
 80090cc:	d0f0      	beq.n	80090b0 <HAL_RCC_OscConfig+0xc0>
 80090ce:	e014      	b.n	80090fa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80090d0:	f7fb fba2 	bl	8004818 <HAL_GetTick>
 80090d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80090d6:	e008      	b.n	80090ea <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80090d8:	f7fb fb9e 	bl	8004818 <HAL_GetTick>
 80090dc:	4602      	mov	r2, r0
 80090de:	693b      	ldr	r3, [r7, #16]
 80090e0:	1ad3      	subs	r3, r2, r3
 80090e2:	2b64      	cmp	r3, #100	@ 0x64
 80090e4:	d901      	bls.n	80090ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80090e6:	2303      	movs	r3, #3
 80090e8:	e28a      	b.n	8009600 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80090ea:	4b60      	ldr	r3, [pc, #384]	@ (800926c <HAL_RCC_OscConfig+0x27c>)
 80090ec:	681b      	ldr	r3, [r3, #0]
 80090ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d1f0      	bne.n	80090d8 <HAL_RCC_OscConfig+0xe8>
 80090f6:	e000      	b.n	80090fa <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80090f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	f003 0302 	and.w	r3, r3, #2
 8009102:	2b00      	cmp	r3, #0
 8009104:	d075      	beq.n	80091f2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8009106:	4b59      	ldr	r3, [pc, #356]	@ (800926c <HAL_RCC_OscConfig+0x27c>)
 8009108:	689b      	ldr	r3, [r3, #8]
 800910a:	f003 030c 	and.w	r3, r3, #12
 800910e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8009110:	4b56      	ldr	r3, [pc, #344]	@ (800926c <HAL_RCC_OscConfig+0x27c>)
 8009112:	68db      	ldr	r3, [r3, #12]
 8009114:	f003 0303 	and.w	r3, r3, #3
 8009118:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800911a:	69bb      	ldr	r3, [r7, #24]
 800911c:	2b0c      	cmp	r3, #12
 800911e:	d102      	bne.n	8009126 <HAL_RCC_OscConfig+0x136>
 8009120:	697b      	ldr	r3, [r7, #20]
 8009122:	2b02      	cmp	r3, #2
 8009124:	d002      	beq.n	800912c <HAL_RCC_OscConfig+0x13c>
 8009126:	69bb      	ldr	r3, [r7, #24]
 8009128:	2b04      	cmp	r3, #4
 800912a:	d11f      	bne.n	800916c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800912c:	4b4f      	ldr	r3, [pc, #316]	@ (800926c <HAL_RCC_OscConfig+0x27c>)
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009134:	2b00      	cmp	r3, #0
 8009136:	d005      	beq.n	8009144 <HAL_RCC_OscConfig+0x154>
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	68db      	ldr	r3, [r3, #12]
 800913c:	2b00      	cmp	r3, #0
 800913e:	d101      	bne.n	8009144 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8009140:	2301      	movs	r3, #1
 8009142:	e25d      	b.n	8009600 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009144:	4b49      	ldr	r3, [pc, #292]	@ (800926c <HAL_RCC_OscConfig+0x27c>)
 8009146:	685b      	ldr	r3, [r3, #4]
 8009148:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800914c:	687b      	ldr	r3, [r7, #4]
 800914e:	691b      	ldr	r3, [r3, #16]
 8009150:	061b      	lsls	r3, r3, #24
 8009152:	4946      	ldr	r1, [pc, #280]	@ (800926c <HAL_RCC_OscConfig+0x27c>)
 8009154:	4313      	orrs	r3, r2
 8009156:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8009158:	4b45      	ldr	r3, [pc, #276]	@ (8009270 <HAL_RCC_OscConfig+0x280>)
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	4618      	mov	r0, r3
 800915e:	f7fb fb0f 	bl	8004780 <HAL_InitTick>
 8009162:	4603      	mov	r3, r0
 8009164:	2b00      	cmp	r3, #0
 8009166:	d043      	beq.n	80091f0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8009168:	2301      	movs	r3, #1
 800916a:	e249      	b.n	8009600 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800916c:	687b      	ldr	r3, [r7, #4]
 800916e:	68db      	ldr	r3, [r3, #12]
 8009170:	2b00      	cmp	r3, #0
 8009172:	d023      	beq.n	80091bc <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009174:	4b3d      	ldr	r3, [pc, #244]	@ (800926c <HAL_RCC_OscConfig+0x27c>)
 8009176:	681b      	ldr	r3, [r3, #0]
 8009178:	4a3c      	ldr	r2, [pc, #240]	@ (800926c <HAL_RCC_OscConfig+0x27c>)
 800917a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800917e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009180:	f7fb fb4a 	bl	8004818 <HAL_GetTick>
 8009184:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8009186:	e008      	b.n	800919a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8009188:	f7fb fb46 	bl	8004818 <HAL_GetTick>
 800918c:	4602      	mov	r2, r0
 800918e:	693b      	ldr	r3, [r7, #16]
 8009190:	1ad3      	subs	r3, r2, r3
 8009192:	2b02      	cmp	r3, #2
 8009194:	d901      	bls.n	800919a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8009196:	2303      	movs	r3, #3
 8009198:	e232      	b.n	8009600 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800919a:	4b34      	ldr	r3, [pc, #208]	@ (800926c <HAL_RCC_OscConfig+0x27c>)
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d0f0      	beq.n	8009188 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80091a6:	4b31      	ldr	r3, [pc, #196]	@ (800926c <HAL_RCC_OscConfig+0x27c>)
 80091a8:	685b      	ldr	r3, [r3, #4]
 80091aa:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	691b      	ldr	r3, [r3, #16]
 80091b2:	061b      	lsls	r3, r3, #24
 80091b4:	492d      	ldr	r1, [pc, #180]	@ (800926c <HAL_RCC_OscConfig+0x27c>)
 80091b6:	4313      	orrs	r3, r2
 80091b8:	604b      	str	r3, [r1, #4]
 80091ba:	e01a      	b.n	80091f2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80091bc:	4b2b      	ldr	r3, [pc, #172]	@ (800926c <HAL_RCC_OscConfig+0x27c>)
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	4a2a      	ldr	r2, [pc, #168]	@ (800926c <HAL_RCC_OscConfig+0x27c>)
 80091c2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80091c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80091c8:	f7fb fb26 	bl	8004818 <HAL_GetTick>
 80091cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80091ce:	e008      	b.n	80091e2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80091d0:	f7fb fb22 	bl	8004818 <HAL_GetTick>
 80091d4:	4602      	mov	r2, r0
 80091d6:	693b      	ldr	r3, [r7, #16]
 80091d8:	1ad3      	subs	r3, r2, r3
 80091da:	2b02      	cmp	r3, #2
 80091dc:	d901      	bls.n	80091e2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80091de:	2303      	movs	r3, #3
 80091e0:	e20e      	b.n	8009600 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80091e2:	4b22      	ldr	r3, [pc, #136]	@ (800926c <HAL_RCC_OscConfig+0x27c>)
 80091e4:	681b      	ldr	r3, [r3, #0]
 80091e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d1f0      	bne.n	80091d0 <HAL_RCC_OscConfig+0x1e0>
 80091ee:	e000      	b.n	80091f2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80091f0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	681b      	ldr	r3, [r3, #0]
 80091f6:	f003 0308 	and.w	r3, r3, #8
 80091fa:	2b00      	cmp	r3, #0
 80091fc:	d041      	beq.n	8009282 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80091fe:	687b      	ldr	r3, [r7, #4]
 8009200:	695b      	ldr	r3, [r3, #20]
 8009202:	2b00      	cmp	r3, #0
 8009204:	d01c      	beq.n	8009240 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009206:	4b19      	ldr	r3, [pc, #100]	@ (800926c <HAL_RCC_OscConfig+0x27c>)
 8009208:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800920c:	4a17      	ldr	r2, [pc, #92]	@ (800926c <HAL_RCC_OscConfig+0x27c>)
 800920e:	f043 0301 	orr.w	r3, r3, #1
 8009212:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009216:	f7fb faff 	bl	8004818 <HAL_GetTick>
 800921a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800921c:	e008      	b.n	8009230 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800921e:	f7fb fafb 	bl	8004818 <HAL_GetTick>
 8009222:	4602      	mov	r2, r0
 8009224:	693b      	ldr	r3, [r7, #16]
 8009226:	1ad3      	subs	r3, r2, r3
 8009228:	2b02      	cmp	r3, #2
 800922a:	d901      	bls.n	8009230 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800922c:	2303      	movs	r3, #3
 800922e:	e1e7      	b.n	8009600 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8009230:	4b0e      	ldr	r3, [pc, #56]	@ (800926c <HAL_RCC_OscConfig+0x27c>)
 8009232:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009236:	f003 0302 	and.w	r3, r3, #2
 800923a:	2b00      	cmp	r3, #0
 800923c:	d0ef      	beq.n	800921e <HAL_RCC_OscConfig+0x22e>
 800923e:	e020      	b.n	8009282 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009240:	4b0a      	ldr	r3, [pc, #40]	@ (800926c <HAL_RCC_OscConfig+0x27c>)
 8009242:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009246:	4a09      	ldr	r2, [pc, #36]	@ (800926c <HAL_RCC_OscConfig+0x27c>)
 8009248:	f023 0301 	bic.w	r3, r3, #1
 800924c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009250:	f7fb fae2 	bl	8004818 <HAL_GetTick>
 8009254:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009256:	e00d      	b.n	8009274 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8009258:	f7fb fade 	bl	8004818 <HAL_GetTick>
 800925c:	4602      	mov	r2, r0
 800925e:	693b      	ldr	r3, [r7, #16]
 8009260:	1ad3      	subs	r3, r2, r3
 8009262:	2b02      	cmp	r3, #2
 8009264:	d906      	bls.n	8009274 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8009266:	2303      	movs	r3, #3
 8009268:	e1ca      	b.n	8009600 <HAL_RCC_OscConfig+0x610>
 800926a:	bf00      	nop
 800926c:	40021000 	.word	0x40021000
 8009270:	2000006c 	.word	0x2000006c
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8009274:	4b8c      	ldr	r3, [pc, #560]	@ (80094a8 <HAL_RCC_OscConfig+0x4b8>)
 8009276:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800927a:	f003 0302 	and.w	r3, r3, #2
 800927e:	2b00      	cmp	r3, #0
 8009280:	d1ea      	bne.n	8009258 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	681b      	ldr	r3, [r3, #0]
 8009286:	f003 0304 	and.w	r3, r3, #4
 800928a:	2b00      	cmp	r3, #0
 800928c:	f000 80a6 	beq.w	80093dc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009290:	2300      	movs	r3, #0
 8009292:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8009294:	4b84      	ldr	r3, [pc, #528]	@ (80094a8 <HAL_RCC_OscConfig+0x4b8>)
 8009296:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009298:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800929c:	2b00      	cmp	r3, #0
 800929e:	d101      	bne.n	80092a4 <HAL_RCC_OscConfig+0x2b4>
 80092a0:	2301      	movs	r3, #1
 80092a2:	e000      	b.n	80092a6 <HAL_RCC_OscConfig+0x2b6>
 80092a4:	2300      	movs	r3, #0
 80092a6:	2b00      	cmp	r3, #0
 80092a8:	d00d      	beq.n	80092c6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80092aa:	4b7f      	ldr	r3, [pc, #508]	@ (80094a8 <HAL_RCC_OscConfig+0x4b8>)
 80092ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80092ae:	4a7e      	ldr	r2, [pc, #504]	@ (80094a8 <HAL_RCC_OscConfig+0x4b8>)
 80092b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80092b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80092b6:	4b7c      	ldr	r3, [pc, #496]	@ (80094a8 <HAL_RCC_OscConfig+0x4b8>)
 80092b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80092ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80092be:	60fb      	str	r3, [r7, #12]
 80092c0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80092c2:	2301      	movs	r3, #1
 80092c4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80092c6:	4b79      	ldr	r3, [pc, #484]	@ (80094ac <HAL_RCC_OscConfig+0x4bc>)
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d118      	bne.n	8009304 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80092d2:	4b76      	ldr	r3, [pc, #472]	@ (80094ac <HAL_RCC_OscConfig+0x4bc>)
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	4a75      	ldr	r2, [pc, #468]	@ (80094ac <HAL_RCC_OscConfig+0x4bc>)
 80092d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80092dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80092de:	f7fb fa9b 	bl	8004818 <HAL_GetTick>
 80092e2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80092e4:	e008      	b.n	80092f8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80092e6:	f7fb fa97 	bl	8004818 <HAL_GetTick>
 80092ea:	4602      	mov	r2, r0
 80092ec:	693b      	ldr	r3, [r7, #16]
 80092ee:	1ad3      	subs	r3, r2, r3
 80092f0:	2b02      	cmp	r3, #2
 80092f2:	d901      	bls.n	80092f8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80092f4:	2303      	movs	r3, #3
 80092f6:	e183      	b.n	8009600 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80092f8:	4b6c      	ldr	r3, [pc, #432]	@ (80094ac <HAL_RCC_OscConfig+0x4bc>)
 80092fa:	681b      	ldr	r3, [r3, #0]
 80092fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009300:	2b00      	cmp	r3, #0
 8009302:	d0f0      	beq.n	80092e6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	689b      	ldr	r3, [r3, #8]
 8009308:	2b01      	cmp	r3, #1
 800930a:	d108      	bne.n	800931e <HAL_RCC_OscConfig+0x32e>
 800930c:	4b66      	ldr	r3, [pc, #408]	@ (80094a8 <HAL_RCC_OscConfig+0x4b8>)
 800930e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009312:	4a65      	ldr	r2, [pc, #404]	@ (80094a8 <HAL_RCC_OscConfig+0x4b8>)
 8009314:	f043 0301 	orr.w	r3, r3, #1
 8009318:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800931c:	e024      	b.n	8009368 <HAL_RCC_OscConfig+0x378>
 800931e:	687b      	ldr	r3, [r7, #4]
 8009320:	689b      	ldr	r3, [r3, #8]
 8009322:	2b05      	cmp	r3, #5
 8009324:	d110      	bne.n	8009348 <HAL_RCC_OscConfig+0x358>
 8009326:	4b60      	ldr	r3, [pc, #384]	@ (80094a8 <HAL_RCC_OscConfig+0x4b8>)
 8009328:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800932c:	4a5e      	ldr	r2, [pc, #376]	@ (80094a8 <HAL_RCC_OscConfig+0x4b8>)
 800932e:	f043 0304 	orr.w	r3, r3, #4
 8009332:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009336:	4b5c      	ldr	r3, [pc, #368]	@ (80094a8 <HAL_RCC_OscConfig+0x4b8>)
 8009338:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800933c:	4a5a      	ldr	r2, [pc, #360]	@ (80094a8 <HAL_RCC_OscConfig+0x4b8>)
 800933e:	f043 0301 	orr.w	r3, r3, #1
 8009342:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009346:	e00f      	b.n	8009368 <HAL_RCC_OscConfig+0x378>
 8009348:	4b57      	ldr	r3, [pc, #348]	@ (80094a8 <HAL_RCC_OscConfig+0x4b8>)
 800934a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800934e:	4a56      	ldr	r2, [pc, #344]	@ (80094a8 <HAL_RCC_OscConfig+0x4b8>)
 8009350:	f023 0301 	bic.w	r3, r3, #1
 8009354:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8009358:	4b53      	ldr	r3, [pc, #332]	@ (80094a8 <HAL_RCC_OscConfig+0x4b8>)
 800935a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800935e:	4a52      	ldr	r2, [pc, #328]	@ (80094a8 <HAL_RCC_OscConfig+0x4b8>)
 8009360:	f023 0304 	bic.w	r3, r3, #4
 8009364:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	689b      	ldr	r3, [r3, #8]
 800936c:	2b00      	cmp	r3, #0
 800936e:	d016      	beq.n	800939e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009370:	f7fb fa52 	bl	8004818 <HAL_GetTick>
 8009374:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009376:	e00a      	b.n	800938e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009378:	f7fb fa4e 	bl	8004818 <HAL_GetTick>
 800937c:	4602      	mov	r2, r0
 800937e:	693b      	ldr	r3, [r7, #16]
 8009380:	1ad3      	subs	r3, r2, r3
 8009382:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009386:	4293      	cmp	r3, r2
 8009388:	d901      	bls.n	800938e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800938a:	2303      	movs	r3, #3
 800938c:	e138      	b.n	8009600 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800938e:	4b46      	ldr	r3, [pc, #280]	@ (80094a8 <HAL_RCC_OscConfig+0x4b8>)
 8009390:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009394:	f003 0302 	and.w	r3, r3, #2
 8009398:	2b00      	cmp	r3, #0
 800939a:	d0ed      	beq.n	8009378 <HAL_RCC_OscConfig+0x388>
 800939c:	e015      	b.n	80093ca <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800939e:	f7fb fa3b 	bl	8004818 <HAL_GetTick>
 80093a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80093a4:	e00a      	b.n	80093bc <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80093a6:	f7fb fa37 	bl	8004818 <HAL_GetTick>
 80093aa:	4602      	mov	r2, r0
 80093ac:	693b      	ldr	r3, [r7, #16]
 80093ae:	1ad3      	subs	r3, r2, r3
 80093b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80093b4:	4293      	cmp	r3, r2
 80093b6:	d901      	bls.n	80093bc <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80093b8:	2303      	movs	r3, #3
 80093ba:	e121      	b.n	8009600 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80093bc:	4b3a      	ldr	r3, [pc, #232]	@ (80094a8 <HAL_RCC_OscConfig+0x4b8>)
 80093be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80093c2:	f003 0302 	and.w	r3, r3, #2
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d1ed      	bne.n	80093a6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80093ca:	7ffb      	ldrb	r3, [r7, #31]
 80093cc:	2b01      	cmp	r3, #1
 80093ce:	d105      	bne.n	80093dc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80093d0:	4b35      	ldr	r3, [pc, #212]	@ (80094a8 <HAL_RCC_OscConfig+0x4b8>)
 80093d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80093d4:	4a34      	ldr	r2, [pc, #208]	@ (80094a8 <HAL_RCC_OscConfig+0x4b8>)
 80093d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80093da:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	f003 0320 	and.w	r3, r3, #32
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d03c      	beq.n	8009462 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	699b      	ldr	r3, [r3, #24]
 80093ec:	2b00      	cmp	r3, #0
 80093ee:	d01c      	beq.n	800942a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80093f0:	4b2d      	ldr	r3, [pc, #180]	@ (80094a8 <HAL_RCC_OscConfig+0x4b8>)
 80093f2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80093f6:	4a2c      	ldr	r2, [pc, #176]	@ (80094a8 <HAL_RCC_OscConfig+0x4b8>)
 80093f8:	f043 0301 	orr.w	r3, r3, #1
 80093fc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009400:	f7fb fa0a 	bl	8004818 <HAL_GetTick>
 8009404:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8009406:	e008      	b.n	800941a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009408:	f7fb fa06 	bl	8004818 <HAL_GetTick>
 800940c:	4602      	mov	r2, r0
 800940e:	693b      	ldr	r3, [r7, #16]
 8009410:	1ad3      	subs	r3, r2, r3
 8009412:	2b02      	cmp	r3, #2
 8009414:	d901      	bls.n	800941a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8009416:	2303      	movs	r3, #3
 8009418:	e0f2      	b.n	8009600 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800941a:	4b23      	ldr	r3, [pc, #140]	@ (80094a8 <HAL_RCC_OscConfig+0x4b8>)
 800941c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009420:	f003 0302 	and.w	r3, r3, #2
 8009424:	2b00      	cmp	r3, #0
 8009426:	d0ef      	beq.n	8009408 <HAL_RCC_OscConfig+0x418>
 8009428:	e01b      	b.n	8009462 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800942a:	4b1f      	ldr	r3, [pc, #124]	@ (80094a8 <HAL_RCC_OscConfig+0x4b8>)
 800942c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009430:	4a1d      	ldr	r2, [pc, #116]	@ (80094a8 <HAL_RCC_OscConfig+0x4b8>)
 8009432:	f023 0301 	bic.w	r3, r3, #1
 8009436:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800943a:	f7fb f9ed 	bl	8004818 <HAL_GetTick>
 800943e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009440:	e008      	b.n	8009454 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8009442:	f7fb f9e9 	bl	8004818 <HAL_GetTick>
 8009446:	4602      	mov	r2, r0
 8009448:	693b      	ldr	r3, [r7, #16]
 800944a:	1ad3      	subs	r3, r2, r3
 800944c:	2b02      	cmp	r3, #2
 800944e:	d901      	bls.n	8009454 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8009450:	2303      	movs	r3, #3
 8009452:	e0d5      	b.n	8009600 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8009454:	4b14      	ldr	r3, [pc, #80]	@ (80094a8 <HAL_RCC_OscConfig+0x4b8>)
 8009456:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800945a:	f003 0302 	and.w	r3, r3, #2
 800945e:	2b00      	cmp	r3, #0
 8009460:	d1ef      	bne.n	8009442 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8009462:	687b      	ldr	r3, [r7, #4]
 8009464:	69db      	ldr	r3, [r3, #28]
 8009466:	2b00      	cmp	r3, #0
 8009468:	f000 80c9 	beq.w	80095fe <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800946c:	4b0e      	ldr	r3, [pc, #56]	@ (80094a8 <HAL_RCC_OscConfig+0x4b8>)
 800946e:	689b      	ldr	r3, [r3, #8]
 8009470:	f003 030c 	and.w	r3, r3, #12
 8009474:	2b0c      	cmp	r3, #12
 8009476:	f000 8083 	beq.w	8009580 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800947a:	687b      	ldr	r3, [r7, #4]
 800947c:	69db      	ldr	r3, [r3, #28]
 800947e:	2b02      	cmp	r3, #2
 8009480:	d15e      	bne.n	8009540 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009482:	4b09      	ldr	r3, [pc, #36]	@ (80094a8 <HAL_RCC_OscConfig+0x4b8>)
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	4a08      	ldr	r2, [pc, #32]	@ (80094a8 <HAL_RCC_OscConfig+0x4b8>)
 8009488:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800948c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800948e:	f7fb f9c3 	bl	8004818 <HAL_GetTick>
 8009492:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009494:	e00c      	b.n	80094b0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009496:	f7fb f9bf 	bl	8004818 <HAL_GetTick>
 800949a:	4602      	mov	r2, r0
 800949c:	693b      	ldr	r3, [r7, #16]
 800949e:	1ad3      	subs	r3, r2, r3
 80094a0:	2b02      	cmp	r3, #2
 80094a2:	d905      	bls.n	80094b0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80094a4:	2303      	movs	r3, #3
 80094a6:	e0ab      	b.n	8009600 <HAL_RCC_OscConfig+0x610>
 80094a8:	40021000 	.word	0x40021000
 80094ac:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80094b0:	4b55      	ldr	r3, [pc, #340]	@ (8009608 <HAL_RCC_OscConfig+0x618>)
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d1ec      	bne.n	8009496 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80094bc:	4b52      	ldr	r3, [pc, #328]	@ (8009608 <HAL_RCC_OscConfig+0x618>)
 80094be:	68da      	ldr	r2, [r3, #12]
 80094c0:	4b52      	ldr	r3, [pc, #328]	@ (800960c <HAL_RCC_OscConfig+0x61c>)
 80094c2:	4013      	ands	r3, r2
 80094c4:	687a      	ldr	r2, [r7, #4]
 80094c6:	6a11      	ldr	r1, [r2, #32]
 80094c8:	687a      	ldr	r2, [r7, #4]
 80094ca:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80094cc:	3a01      	subs	r2, #1
 80094ce:	0112      	lsls	r2, r2, #4
 80094d0:	4311      	orrs	r1, r2
 80094d2:	687a      	ldr	r2, [r7, #4]
 80094d4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80094d6:	0212      	lsls	r2, r2, #8
 80094d8:	4311      	orrs	r1, r2
 80094da:	687a      	ldr	r2, [r7, #4]
 80094dc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80094de:	0852      	lsrs	r2, r2, #1
 80094e0:	3a01      	subs	r2, #1
 80094e2:	0552      	lsls	r2, r2, #21
 80094e4:	4311      	orrs	r1, r2
 80094e6:	687a      	ldr	r2, [r7, #4]
 80094e8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80094ea:	0852      	lsrs	r2, r2, #1
 80094ec:	3a01      	subs	r2, #1
 80094ee:	0652      	lsls	r2, r2, #25
 80094f0:	4311      	orrs	r1, r2
 80094f2:	687a      	ldr	r2, [r7, #4]
 80094f4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80094f6:	06d2      	lsls	r2, r2, #27
 80094f8:	430a      	orrs	r2, r1
 80094fa:	4943      	ldr	r1, [pc, #268]	@ (8009608 <HAL_RCC_OscConfig+0x618>)
 80094fc:	4313      	orrs	r3, r2
 80094fe:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009500:	4b41      	ldr	r3, [pc, #260]	@ (8009608 <HAL_RCC_OscConfig+0x618>)
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	4a40      	ldr	r2, [pc, #256]	@ (8009608 <HAL_RCC_OscConfig+0x618>)
 8009506:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800950a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800950c:	4b3e      	ldr	r3, [pc, #248]	@ (8009608 <HAL_RCC_OscConfig+0x618>)
 800950e:	68db      	ldr	r3, [r3, #12]
 8009510:	4a3d      	ldr	r2, [pc, #244]	@ (8009608 <HAL_RCC_OscConfig+0x618>)
 8009512:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009516:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009518:	f7fb f97e 	bl	8004818 <HAL_GetTick>
 800951c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800951e:	e008      	b.n	8009532 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009520:	f7fb f97a 	bl	8004818 <HAL_GetTick>
 8009524:	4602      	mov	r2, r0
 8009526:	693b      	ldr	r3, [r7, #16]
 8009528:	1ad3      	subs	r3, r2, r3
 800952a:	2b02      	cmp	r3, #2
 800952c:	d901      	bls.n	8009532 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800952e:	2303      	movs	r3, #3
 8009530:	e066      	b.n	8009600 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009532:	4b35      	ldr	r3, [pc, #212]	@ (8009608 <HAL_RCC_OscConfig+0x618>)
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800953a:	2b00      	cmp	r3, #0
 800953c:	d0f0      	beq.n	8009520 <HAL_RCC_OscConfig+0x530>
 800953e:	e05e      	b.n	80095fe <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009540:	4b31      	ldr	r3, [pc, #196]	@ (8009608 <HAL_RCC_OscConfig+0x618>)
 8009542:	681b      	ldr	r3, [r3, #0]
 8009544:	4a30      	ldr	r2, [pc, #192]	@ (8009608 <HAL_RCC_OscConfig+0x618>)
 8009546:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800954a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800954c:	f7fb f964 	bl	8004818 <HAL_GetTick>
 8009550:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009552:	e008      	b.n	8009566 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8009554:	f7fb f960 	bl	8004818 <HAL_GetTick>
 8009558:	4602      	mov	r2, r0
 800955a:	693b      	ldr	r3, [r7, #16]
 800955c:	1ad3      	subs	r3, r2, r3
 800955e:	2b02      	cmp	r3, #2
 8009560:	d901      	bls.n	8009566 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8009562:	2303      	movs	r3, #3
 8009564:	e04c      	b.n	8009600 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8009566:	4b28      	ldr	r3, [pc, #160]	@ (8009608 <HAL_RCC_OscConfig+0x618>)
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800956e:	2b00      	cmp	r3, #0
 8009570:	d1f0      	bne.n	8009554 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8009572:	4b25      	ldr	r3, [pc, #148]	@ (8009608 <HAL_RCC_OscConfig+0x618>)
 8009574:	68da      	ldr	r2, [r3, #12]
 8009576:	4924      	ldr	r1, [pc, #144]	@ (8009608 <HAL_RCC_OscConfig+0x618>)
 8009578:	4b25      	ldr	r3, [pc, #148]	@ (8009610 <HAL_RCC_OscConfig+0x620>)
 800957a:	4013      	ands	r3, r2
 800957c:	60cb      	str	r3, [r1, #12]
 800957e:	e03e      	b.n	80095fe <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	69db      	ldr	r3, [r3, #28]
 8009584:	2b01      	cmp	r3, #1
 8009586:	d101      	bne.n	800958c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8009588:	2301      	movs	r3, #1
 800958a:	e039      	b.n	8009600 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800958c:	4b1e      	ldr	r3, [pc, #120]	@ (8009608 <HAL_RCC_OscConfig+0x618>)
 800958e:	68db      	ldr	r3, [r3, #12]
 8009590:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009592:	697b      	ldr	r3, [r7, #20]
 8009594:	f003 0203 	and.w	r2, r3, #3
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	6a1b      	ldr	r3, [r3, #32]
 800959c:	429a      	cmp	r2, r3
 800959e:	d12c      	bne.n	80095fa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80095a0:	697b      	ldr	r3, [r7, #20]
 80095a2:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80095aa:	3b01      	subs	r3, #1
 80095ac:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80095ae:	429a      	cmp	r2, r3
 80095b0:	d123      	bne.n	80095fa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80095b2:	697b      	ldr	r3, [r7, #20]
 80095b4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80095bc:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80095be:	429a      	cmp	r2, r3
 80095c0:	d11b      	bne.n	80095fa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80095c2:	697b      	ldr	r3, [r7, #20]
 80095c4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095cc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80095ce:	429a      	cmp	r2, r3
 80095d0:	d113      	bne.n	80095fa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80095d2:	697b      	ldr	r3, [r7, #20]
 80095d4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80095dc:	085b      	lsrs	r3, r3, #1
 80095de:	3b01      	subs	r3, #1
 80095e0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80095e2:	429a      	cmp	r2, r3
 80095e4:	d109      	bne.n	80095fa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80095e6:	697b      	ldr	r3, [r7, #20]
 80095e8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80095ec:	687b      	ldr	r3, [r7, #4]
 80095ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80095f0:	085b      	lsrs	r3, r3, #1
 80095f2:	3b01      	subs	r3, #1
 80095f4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80095f6:	429a      	cmp	r2, r3
 80095f8:	d001      	beq.n	80095fe <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80095fa:	2301      	movs	r3, #1
 80095fc:	e000      	b.n	8009600 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80095fe:	2300      	movs	r3, #0
}
 8009600:	4618      	mov	r0, r3
 8009602:	3720      	adds	r7, #32
 8009604:	46bd      	mov	sp, r7
 8009606:	bd80      	pop	{r7, pc}
 8009608:	40021000 	.word	0x40021000
 800960c:	019f800c 	.word	0x019f800c
 8009610:	feeefffc 	.word	0xfeeefffc

08009614 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009614:	b580      	push	{r7, lr}
 8009616:	b086      	sub	sp, #24
 8009618:	af00      	add	r7, sp, #0
 800961a:	6078      	str	r0, [r7, #4]
 800961c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800961e:	2300      	movs	r3, #0
 8009620:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	2b00      	cmp	r3, #0
 8009626:	d101      	bne.n	800962c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8009628:	2301      	movs	r3, #1
 800962a:	e11e      	b.n	800986a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800962c:	4b91      	ldr	r3, [pc, #580]	@ (8009874 <HAL_RCC_ClockConfig+0x260>)
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	f003 030f 	and.w	r3, r3, #15
 8009634:	683a      	ldr	r2, [r7, #0]
 8009636:	429a      	cmp	r2, r3
 8009638:	d910      	bls.n	800965c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800963a:	4b8e      	ldr	r3, [pc, #568]	@ (8009874 <HAL_RCC_ClockConfig+0x260>)
 800963c:	681b      	ldr	r3, [r3, #0]
 800963e:	f023 020f 	bic.w	r2, r3, #15
 8009642:	498c      	ldr	r1, [pc, #560]	@ (8009874 <HAL_RCC_ClockConfig+0x260>)
 8009644:	683b      	ldr	r3, [r7, #0]
 8009646:	4313      	orrs	r3, r2
 8009648:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800964a:	4b8a      	ldr	r3, [pc, #552]	@ (8009874 <HAL_RCC_ClockConfig+0x260>)
 800964c:	681b      	ldr	r3, [r3, #0]
 800964e:	f003 030f 	and.w	r3, r3, #15
 8009652:	683a      	ldr	r2, [r7, #0]
 8009654:	429a      	cmp	r2, r3
 8009656:	d001      	beq.n	800965c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8009658:	2301      	movs	r3, #1
 800965a:	e106      	b.n	800986a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	f003 0301 	and.w	r3, r3, #1
 8009664:	2b00      	cmp	r3, #0
 8009666:	d073      	beq.n	8009750 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	685b      	ldr	r3, [r3, #4]
 800966c:	2b03      	cmp	r3, #3
 800966e:	d129      	bne.n	80096c4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8009670:	4b81      	ldr	r3, [pc, #516]	@ (8009878 <HAL_RCC_ClockConfig+0x264>)
 8009672:	681b      	ldr	r3, [r3, #0]
 8009674:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009678:	2b00      	cmp	r3, #0
 800967a:	d101      	bne.n	8009680 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800967c:	2301      	movs	r3, #1
 800967e:	e0f4      	b.n	800986a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8009680:	f000 f99e 	bl	80099c0 <RCC_GetSysClockFreqFromPLLSource>
 8009684:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8009686:	693b      	ldr	r3, [r7, #16]
 8009688:	4a7c      	ldr	r2, [pc, #496]	@ (800987c <HAL_RCC_ClockConfig+0x268>)
 800968a:	4293      	cmp	r3, r2
 800968c:	d93f      	bls.n	800970e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800968e:	4b7a      	ldr	r3, [pc, #488]	@ (8009878 <HAL_RCC_ClockConfig+0x264>)
 8009690:	689b      	ldr	r3, [r3, #8]
 8009692:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009696:	2b00      	cmp	r3, #0
 8009698:	d009      	beq.n	80096ae <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80096a2:	2b00      	cmp	r3, #0
 80096a4:	d033      	beq.n	800970e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d12f      	bne.n	800970e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80096ae:	4b72      	ldr	r3, [pc, #456]	@ (8009878 <HAL_RCC_ClockConfig+0x264>)
 80096b0:	689b      	ldr	r3, [r3, #8]
 80096b2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80096b6:	4a70      	ldr	r2, [pc, #448]	@ (8009878 <HAL_RCC_ClockConfig+0x264>)
 80096b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80096bc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80096be:	2380      	movs	r3, #128	@ 0x80
 80096c0:	617b      	str	r3, [r7, #20]
 80096c2:	e024      	b.n	800970e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80096c4:	687b      	ldr	r3, [r7, #4]
 80096c6:	685b      	ldr	r3, [r3, #4]
 80096c8:	2b02      	cmp	r3, #2
 80096ca:	d107      	bne.n	80096dc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80096cc:	4b6a      	ldr	r3, [pc, #424]	@ (8009878 <HAL_RCC_ClockConfig+0x264>)
 80096ce:	681b      	ldr	r3, [r3, #0]
 80096d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80096d4:	2b00      	cmp	r3, #0
 80096d6:	d109      	bne.n	80096ec <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80096d8:	2301      	movs	r3, #1
 80096da:	e0c6      	b.n	800986a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80096dc:	4b66      	ldr	r3, [pc, #408]	@ (8009878 <HAL_RCC_ClockConfig+0x264>)
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80096e4:	2b00      	cmp	r3, #0
 80096e6:	d101      	bne.n	80096ec <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80096e8:	2301      	movs	r3, #1
 80096ea:	e0be      	b.n	800986a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80096ec:	f000 f8ce 	bl	800988c <HAL_RCC_GetSysClockFreq>
 80096f0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80096f2:	693b      	ldr	r3, [r7, #16]
 80096f4:	4a61      	ldr	r2, [pc, #388]	@ (800987c <HAL_RCC_ClockConfig+0x268>)
 80096f6:	4293      	cmp	r3, r2
 80096f8:	d909      	bls.n	800970e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80096fa:	4b5f      	ldr	r3, [pc, #380]	@ (8009878 <HAL_RCC_ClockConfig+0x264>)
 80096fc:	689b      	ldr	r3, [r3, #8]
 80096fe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009702:	4a5d      	ldr	r2, [pc, #372]	@ (8009878 <HAL_RCC_ClockConfig+0x264>)
 8009704:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009708:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800970a:	2380      	movs	r3, #128	@ 0x80
 800970c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800970e:	4b5a      	ldr	r3, [pc, #360]	@ (8009878 <HAL_RCC_ClockConfig+0x264>)
 8009710:	689b      	ldr	r3, [r3, #8]
 8009712:	f023 0203 	bic.w	r2, r3, #3
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	685b      	ldr	r3, [r3, #4]
 800971a:	4957      	ldr	r1, [pc, #348]	@ (8009878 <HAL_RCC_ClockConfig+0x264>)
 800971c:	4313      	orrs	r3, r2
 800971e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8009720:	f7fb f87a 	bl	8004818 <HAL_GetTick>
 8009724:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009726:	e00a      	b.n	800973e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009728:	f7fb f876 	bl	8004818 <HAL_GetTick>
 800972c:	4602      	mov	r2, r0
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	1ad3      	subs	r3, r2, r3
 8009732:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009736:	4293      	cmp	r3, r2
 8009738:	d901      	bls.n	800973e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800973a:	2303      	movs	r3, #3
 800973c:	e095      	b.n	800986a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800973e:	4b4e      	ldr	r3, [pc, #312]	@ (8009878 <HAL_RCC_ClockConfig+0x264>)
 8009740:	689b      	ldr	r3, [r3, #8]
 8009742:	f003 020c 	and.w	r2, r3, #12
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	685b      	ldr	r3, [r3, #4]
 800974a:	009b      	lsls	r3, r3, #2
 800974c:	429a      	cmp	r2, r3
 800974e:	d1eb      	bne.n	8009728 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	f003 0302 	and.w	r3, r3, #2
 8009758:	2b00      	cmp	r3, #0
 800975a:	d023      	beq.n	80097a4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	f003 0304 	and.w	r3, r3, #4
 8009764:	2b00      	cmp	r3, #0
 8009766:	d005      	beq.n	8009774 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009768:	4b43      	ldr	r3, [pc, #268]	@ (8009878 <HAL_RCC_ClockConfig+0x264>)
 800976a:	689b      	ldr	r3, [r3, #8]
 800976c:	4a42      	ldr	r2, [pc, #264]	@ (8009878 <HAL_RCC_ClockConfig+0x264>)
 800976e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8009772:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	f003 0308 	and.w	r3, r3, #8
 800977c:	2b00      	cmp	r3, #0
 800977e:	d007      	beq.n	8009790 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8009780:	4b3d      	ldr	r3, [pc, #244]	@ (8009878 <HAL_RCC_ClockConfig+0x264>)
 8009782:	689b      	ldr	r3, [r3, #8]
 8009784:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8009788:	4a3b      	ldr	r2, [pc, #236]	@ (8009878 <HAL_RCC_ClockConfig+0x264>)
 800978a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800978e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009790:	4b39      	ldr	r3, [pc, #228]	@ (8009878 <HAL_RCC_ClockConfig+0x264>)
 8009792:	689b      	ldr	r3, [r3, #8]
 8009794:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009798:	687b      	ldr	r3, [r7, #4]
 800979a:	689b      	ldr	r3, [r3, #8]
 800979c:	4936      	ldr	r1, [pc, #216]	@ (8009878 <HAL_RCC_ClockConfig+0x264>)
 800979e:	4313      	orrs	r3, r2
 80097a0:	608b      	str	r3, [r1, #8]
 80097a2:	e008      	b.n	80097b6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80097a4:	697b      	ldr	r3, [r7, #20]
 80097a6:	2b80      	cmp	r3, #128	@ 0x80
 80097a8:	d105      	bne.n	80097b6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80097aa:	4b33      	ldr	r3, [pc, #204]	@ (8009878 <HAL_RCC_ClockConfig+0x264>)
 80097ac:	689b      	ldr	r3, [r3, #8]
 80097ae:	4a32      	ldr	r2, [pc, #200]	@ (8009878 <HAL_RCC_ClockConfig+0x264>)
 80097b0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80097b4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80097b6:	4b2f      	ldr	r3, [pc, #188]	@ (8009874 <HAL_RCC_ClockConfig+0x260>)
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	f003 030f 	and.w	r3, r3, #15
 80097be:	683a      	ldr	r2, [r7, #0]
 80097c0:	429a      	cmp	r2, r3
 80097c2:	d21d      	bcs.n	8009800 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80097c4:	4b2b      	ldr	r3, [pc, #172]	@ (8009874 <HAL_RCC_ClockConfig+0x260>)
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	f023 020f 	bic.w	r2, r3, #15
 80097cc:	4929      	ldr	r1, [pc, #164]	@ (8009874 <HAL_RCC_ClockConfig+0x260>)
 80097ce:	683b      	ldr	r3, [r7, #0]
 80097d0:	4313      	orrs	r3, r2
 80097d2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80097d4:	f7fb f820 	bl	8004818 <HAL_GetTick>
 80097d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80097da:	e00a      	b.n	80097f2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80097dc:	f7fb f81c 	bl	8004818 <HAL_GetTick>
 80097e0:	4602      	mov	r2, r0
 80097e2:	68fb      	ldr	r3, [r7, #12]
 80097e4:	1ad3      	subs	r3, r2, r3
 80097e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80097ea:	4293      	cmp	r3, r2
 80097ec:	d901      	bls.n	80097f2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80097ee:	2303      	movs	r3, #3
 80097f0:	e03b      	b.n	800986a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80097f2:	4b20      	ldr	r3, [pc, #128]	@ (8009874 <HAL_RCC_ClockConfig+0x260>)
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	f003 030f 	and.w	r3, r3, #15
 80097fa:	683a      	ldr	r2, [r7, #0]
 80097fc:	429a      	cmp	r2, r3
 80097fe:	d1ed      	bne.n	80097dc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	681b      	ldr	r3, [r3, #0]
 8009804:	f003 0304 	and.w	r3, r3, #4
 8009808:	2b00      	cmp	r3, #0
 800980a:	d008      	beq.n	800981e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800980c:	4b1a      	ldr	r3, [pc, #104]	@ (8009878 <HAL_RCC_ClockConfig+0x264>)
 800980e:	689b      	ldr	r3, [r3, #8]
 8009810:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009814:	687b      	ldr	r3, [r7, #4]
 8009816:	68db      	ldr	r3, [r3, #12]
 8009818:	4917      	ldr	r1, [pc, #92]	@ (8009878 <HAL_RCC_ClockConfig+0x264>)
 800981a:	4313      	orrs	r3, r2
 800981c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681b      	ldr	r3, [r3, #0]
 8009822:	f003 0308 	and.w	r3, r3, #8
 8009826:	2b00      	cmp	r3, #0
 8009828:	d009      	beq.n	800983e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800982a:	4b13      	ldr	r3, [pc, #76]	@ (8009878 <HAL_RCC_ClockConfig+0x264>)
 800982c:	689b      	ldr	r3, [r3, #8]
 800982e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	691b      	ldr	r3, [r3, #16]
 8009836:	00db      	lsls	r3, r3, #3
 8009838:	490f      	ldr	r1, [pc, #60]	@ (8009878 <HAL_RCC_ClockConfig+0x264>)
 800983a:	4313      	orrs	r3, r2
 800983c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800983e:	f000 f825 	bl	800988c <HAL_RCC_GetSysClockFreq>
 8009842:	4602      	mov	r2, r0
 8009844:	4b0c      	ldr	r3, [pc, #48]	@ (8009878 <HAL_RCC_ClockConfig+0x264>)
 8009846:	689b      	ldr	r3, [r3, #8]
 8009848:	091b      	lsrs	r3, r3, #4
 800984a:	f003 030f 	and.w	r3, r3, #15
 800984e:	490c      	ldr	r1, [pc, #48]	@ (8009880 <HAL_RCC_ClockConfig+0x26c>)
 8009850:	5ccb      	ldrb	r3, [r1, r3]
 8009852:	f003 031f 	and.w	r3, r3, #31
 8009856:	fa22 f303 	lsr.w	r3, r2, r3
 800985a:	4a0a      	ldr	r2, [pc, #40]	@ (8009884 <HAL_RCC_ClockConfig+0x270>)
 800985c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800985e:	4b0a      	ldr	r3, [pc, #40]	@ (8009888 <HAL_RCC_ClockConfig+0x274>)
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	4618      	mov	r0, r3
 8009864:	f7fa ff8c 	bl	8004780 <HAL_InitTick>
 8009868:	4603      	mov	r3, r0
}
 800986a:	4618      	mov	r0, r3
 800986c:	3718      	adds	r7, #24
 800986e:	46bd      	mov	sp, r7
 8009870:	bd80      	pop	{r7, pc}
 8009872:	bf00      	nop
 8009874:	40022000 	.word	0x40022000
 8009878:	40021000 	.word	0x40021000
 800987c:	04c4b400 	.word	0x04c4b400
 8009880:	08017180 	.word	0x08017180
 8009884:	20000068 	.word	0x20000068
 8009888:	2000006c 	.word	0x2000006c

0800988c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800988c:	b480      	push	{r7}
 800988e:	b087      	sub	sp, #28
 8009890:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8009892:	4b2c      	ldr	r3, [pc, #176]	@ (8009944 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009894:	689b      	ldr	r3, [r3, #8]
 8009896:	f003 030c 	and.w	r3, r3, #12
 800989a:	2b04      	cmp	r3, #4
 800989c:	d102      	bne.n	80098a4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800989e:	4b2a      	ldr	r3, [pc, #168]	@ (8009948 <HAL_RCC_GetSysClockFreq+0xbc>)
 80098a0:	613b      	str	r3, [r7, #16]
 80098a2:	e047      	b.n	8009934 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80098a4:	4b27      	ldr	r3, [pc, #156]	@ (8009944 <HAL_RCC_GetSysClockFreq+0xb8>)
 80098a6:	689b      	ldr	r3, [r3, #8]
 80098a8:	f003 030c 	and.w	r3, r3, #12
 80098ac:	2b08      	cmp	r3, #8
 80098ae:	d102      	bne.n	80098b6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80098b0:	4b26      	ldr	r3, [pc, #152]	@ (800994c <HAL_RCC_GetSysClockFreq+0xc0>)
 80098b2:	613b      	str	r3, [r7, #16]
 80098b4:	e03e      	b.n	8009934 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80098b6:	4b23      	ldr	r3, [pc, #140]	@ (8009944 <HAL_RCC_GetSysClockFreq+0xb8>)
 80098b8:	689b      	ldr	r3, [r3, #8]
 80098ba:	f003 030c 	and.w	r3, r3, #12
 80098be:	2b0c      	cmp	r3, #12
 80098c0:	d136      	bne.n	8009930 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80098c2:	4b20      	ldr	r3, [pc, #128]	@ (8009944 <HAL_RCC_GetSysClockFreq+0xb8>)
 80098c4:	68db      	ldr	r3, [r3, #12]
 80098c6:	f003 0303 	and.w	r3, r3, #3
 80098ca:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80098cc:	4b1d      	ldr	r3, [pc, #116]	@ (8009944 <HAL_RCC_GetSysClockFreq+0xb8>)
 80098ce:	68db      	ldr	r3, [r3, #12]
 80098d0:	091b      	lsrs	r3, r3, #4
 80098d2:	f003 030f 	and.w	r3, r3, #15
 80098d6:	3301      	adds	r3, #1
 80098d8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	2b03      	cmp	r3, #3
 80098de:	d10c      	bne.n	80098fa <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80098e0:	4a1a      	ldr	r2, [pc, #104]	@ (800994c <HAL_RCC_GetSysClockFreq+0xc0>)
 80098e2:	68bb      	ldr	r3, [r7, #8]
 80098e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80098e8:	4a16      	ldr	r2, [pc, #88]	@ (8009944 <HAL_RCC_GetSysClockFreq+0xb8>)
 80098ea:	68d2      	ldr	r2, [r2, #12]
 80098ec:	0a12      	lsrs	r2, r2, #8
 80098ee:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80098f2:	fb02 f303 	mul.w	r3, r2, r3
 80098f6:	617b      	str	r3, [r7, #20]
      break;
 80098f8:	e00c      	b.n	8009914 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80098fa:	4a13      	ldr	r2, [pc, #76]	@ (8009948 <HAL_RCC_GetSysClockFreq+0xbc>)
 80098fc:	68bb      	ldr	r3, [r7, #8]
 80098fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8009902:	4a10      	ldr	r2, [pc, #64]	@ (8009944 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009904:	68d2      	ldr	r2, [r2, #12]
 8009906:	0a12      	lsrs	r2, r2, #8
 8009908:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800990c:	fb02 f303 	mul.w	r3, r2, r3
 8009910:	617b      	str	r3, [r7, #20]
      break;
 8009912:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009914:	4b0b      	ldr	r3, [pc, #44]	@ (8009944 <HAL_RCC_GetSysClockFreq+0xb8>)
 8009916:	68db      	ldr	r3, [r3, #12]
 8009918:	0e5b      	lsrs	r3, r3, #25
 800991a:	f003 0303 	and.w	r3, r3, #3
 800991e:	3301      	adds	r3, #1
 8009920:	005b      	lsls	r3, r3, #1
 8009922:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8009924:	697a      	ldr	r2, [r7, #20]
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	fbb2 f3f3 	udiv	r3, r2, r3
 800992c:	613b      	str	r3, [r7, #16]
 800992e:	e001      	b.n	8009934 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8009930:	2300      	movs	r3, #0
 8009932:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8009934:	693b      	ldr	r3, [r7, #16]
}
 8009936:	4618      	mov	r0, r3
 8009938:	371c      	adds	r7, #28
 800993a:	46bd      	mov	sp, r7
 800993c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009940:	4770      	bx	lr
 8009942:	bf00      	nop
 8009944:	40021000 	.word	0x40021000
 8009948:	00f42400 	.word	0x00f42400
 800994c:	016e3600 	.word	0x016e3600

08009950 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8009950:	b480      	push	{r7}
 8009952:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8009954:	4b03      	ldr	r3, [pc, #12]	@ (8009964 <HAL_RCC_GetHCLKFreq+0x14>)
 8009956:	681b      	ldr	r3, [r3, #0]
}
 8009958:	4618      	mov	r0, r3
 800995a:	46bd      	mov	sp, r7
 800995c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009960:	4770      	bx	lr
 8009962:	bf00      	nop
 8009964:	20000068 	.word	0x20000068

08009968 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8009968:	b580      	push	{r7, lr}
 800996a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800996c:	f7ff fff0 	bl	8009950 <HAL_RCC_GetHCLKFreq>
 8009970:	4602      	mov	r2, r0
 8009972:	4b06      	ldr	r3, [pc, #24]	@ (800998c <HAL_RCC_GetPCLK1Freq+0x24>)
 8009974:	689b      	ldr	r3, [r3, #8]
 8009976:	0a1b      	lsrs	r3, r3, #8
 8009978:	f003 0307 	and.w	r3, r3, #7
 800997c:	4904      	ldr	r1, [pc, #16]	@ (8009990 <HAL_RCC_GetPCLK1Freq+0x28>)
 800997e:	5ccb      	ldrb	r3, [r1, r3]
 8009980:	f003 031f 	and.w	r3, r3, #31
 8009984:	fa22 f303 	lsr.w	r3, r2, r3
}
 8009988:	4618      	mov	r0, r3
 800998a:	bd80      	pop	{r7, pc}
 800998c:	40021000 	.word	0x40021000
 8009990:	08017190 	.word	0x08017190

08009994 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8009994:	b580      	push	{r7, lr}
 8009996:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8009998:	f7ff ffda 	bl	8009950 <HAL_RCC_GetHCLKFreq>
 800999c:	4602      	mov	r2, r0
 800999e:	4b06      	ldr	r3, [pc, #24]	@ (80099b8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80099a0:	689b      	ldr	r3, [r3, #8]
 80099a2:	0adb      	lsrs	r3, r3, #11
 80099a4:	f003 0307 	and.w	r3, r3, #7
 80099a8:	4904      	ldr	r1, [pc, #16]	@ (80099bc <HAL_RCC_GetPCLK2Freq+0x28>)
 80099aa:	5ccb      	ldrb	r3, [r1, r3]
 80099ac:	f003 031f 	and.w	r3, r3, #31
 80099b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80099b4:	4618      	mov	r0, r3
 80099b6:	bd80      	pop	{r7, pc}
 80099b8:	40021000 	.word	0x40021000
 80099bc:	08017190 	.word	0x08017190

080099c0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80099c0:	b480      	push	{r7}
 80099c2:	b087      	sub	sp, #28
 80099c4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80099c6:	4b1e      	ldr	r3, [pc, #120]	@ (8009a40 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80099c8:	68db      	ldr	r3, [r3, #12]
 80099ca:	f003 0303 	and.w	r3, r3, #3
 80099ce:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80099d0:	4b1b      	ldr	r3, [pc, #108]	@ (8009a40 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80099d2:	68db      	ldr	r3, [r3, #12]
 80099d4:	091b      	lsrs	r3, r3, #4
 80099d6:	f003 030f 	and.w	r3, r3, #15
 80099da:	3301      	adds	r3, #1
 80099dc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80099de:	693b      	ldr	r3, [r7, #16]
 80099e0:	2b03      	cmp	r3, #3
 80099e2:	d10c      	bne.n	80099fe <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80099e4:	4a17      	ldr	r2, [pc, #92]	@ (8009a44 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80099ec:	4a14      	ldr	r2, [pc, #80]	@ (8009a40 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80099ee:	68d2      	ldr	r2, [r2, #12]
 80099f0:	0a12      	lsrs	r2, r2, #8
 80099f2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80099f6:	fb02 f303 	mul.w	r3, r2, r3
 80099fa:	617b      	str	r3, [r7, #20]
    break;
 80099fc:	e00c      	b.n	8009a18 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80099fe:	4a12      	ldr	r2, [pc, #72]	@ (8009a48 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8009a00:	68fb      	ldr	r3, [r7, #12]
 8009a02:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a06:	4a0e      	ldr	r2, [pc, #56]	@ (8009a40 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009a08:	68d2      	ldr	r2, [r2, #12]
 8009a0a:	0a12      	lsrs	r2, r2, #8
 8009a0c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8009a10:	fb02 f303 	mul.w	r3, r2, r3
 8009a14:	617b      	str	r3, [r7, #20]
    break;
 8009a16:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8009a18:	4b09      	ldr	r3, [pc, #36]	@ (8009a40 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8009a1a:	68db      	ldr	r3, [r3, #12]
 8009a1c:	0e5b      	lsrs	r3, r3, #25
 8009a1e:	f003 0303 	and.w	r3, r3, #3
 8009a22:	3301      	adds	r3, #1
 8009a24:	005b      	lsls	r3, r3, #1
 8009a26:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8009a28:	697a      	ldr	r2, [r7, #20]
 8009a2a:	68bb      	ldr	r3, [r7, #8]
 8009a2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a30:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8009a32:	687b      	ldr	r3, [r7, #4]
}
 8009a34:	4618      	mov	r0, r3
 8009a36:	371c      	adds	r7, #28
 8009a38:	46bd      	mov	sp, r7
 8009a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a3e:	4770      	bx	lr
 8009a40:	40021000 	.word	0x40021000
 8009a44:	016e3600 	.word	0x016e3600
 8009a48:	00f42400 	.word	0x00f42400

08009a4c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8009a4c:	b580      	push	{r7, lr}
 8009a4e:	b086      	sub	sp, #24
 8009a50:	af00      	add	r7, sp, #0
 8009a52:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8009a54:	2300      	movs	r3, #0
 8009a56:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8009a58:	2300      	movs	r3, #0
 8009a5a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8009a64:	2b00      	cmp	r3, #0
 8009a66:	f000 8098 	beq.w	8009b9a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009a6a:	2300      	movs	r3, #0
 8009a6c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009a6e:	4b43      	ldr	r3, [pc, #268]	@ (8009b7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009a70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d10d      	bne.n	8009a96 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009a7a:	4b40      	ldr	r3, [pc, #256]	@ (8009b7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009a7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a7e:	4a3f      	ldr	r2, [pc, #252]	@ (8009b7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009a80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009a84:	6593      	str	r3, [r2, #88]	@ 0x58
 8009a86:	4b3d      	ldr	r3, [pc, #244]	@ (8009b7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009a88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009a8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009a8e:	60bb      	str	r3, [r7, #8]
 8009a90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009a92:	2301      	movs	r3, #1
 8009a94:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009a96:	4b3a      	ldr	r3, [pc, #232]	@ (8009b80 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009a98:	681b      	ldr	r3, [r3, #0]
 8009a9a:	4a39      	ldr	r2, [pc, #228]	@ (8009b80 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009a9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009aa0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8009aa2:	f7fa feb9 	bl	8004818 <HAL_GetTick>
 8009aa6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009aa8:	e009      	b.n	8009abe <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009aaa:	f7fa feb5 	bl	8004818 <HAL_GetTick>
 8009aae:	4602      	mov	r2, r0
 8009ab0:	68fb      	ldr	r3, [r7, #12]
 8009ab2:	1ad3      	subs	r3, r2, r3
 8009ab4:	2b02      	cmp	r3, #2
 8009ab6:	d902      	bls.n	8009abe <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8009ab8:	2303      	movs	r3, #3
 8009aba:	74fb      	strb	r3, [r7, #19]
        break;
 8009abc:	e005      	b.n	8009aca <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8009abe:	4b30      	ldr	r3, [pc, #192]	@ (8009b80 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8009ac0:	681b      	ldr	r3, [r3, #0]
 8009ac2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009ac6:	2b00      	cmp	r3, #0
 8009ac8:	d0ef      	beq.n	8009aaa <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8009aca:	7cfb      	ldrb	r3, [r7, #19]
 8009acc:	2b00      	cmp	r3, #0
 8009ace:	d159      	bne.n	8009b84 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8009ad0:	4b2a      	ldr	r3, [pc, #168]	@ (8009b7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009ad2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ad6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009ada:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8009adc:	697b      	ldr	r3, [r7, #20]
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d01e      	beq.n	8009b20 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8009ae2:	687b      	ldr	r3, [r7, #4]
 8009ae4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009ae6:	697a      	ldr	r2, [r7, #20]
 8009ae8:	429a      	cmp	r2, r3
 8009aea:	d019      	beq.n	8009b20 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8009aec:	4b23      	ldr	r3, [pc, #140]	@ (8009b7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009aee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009af2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009af6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8009af8:	4b20      	ldr	r3, [pc, #128]	@ (8009b7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009afa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009afe:	4a1f      	ldr	r2, [pc, #124]	@ (8009b7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009b00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009b04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8009b08:	4b1c      	ldr	r3, [pc, #112]	@ (8009b7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009b0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b0e:	4a1b      	ldr	r2, [pc, #108]	@ (8009b7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009b10:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009b14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8009b18:	4a18      	ldr	r2, [pc, #96]	@ (8009b7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009b1a:	697b      	ldr	r3, [r7, #20]
 8009b1c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8009b20:	697b      	ldr	r3, [r7, #20]
 8009b22:	f003 0301 	and.w	r3, r3, #1
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d016      	beq.n	8009b58 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009b2a:	f7fa fe75 	bl	8004818 <HAL_GetTick>
 8009b2e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009b30:	e00b      	b.n	8009b4a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8009b32:	f7fa fe71 	bl	8004818 <HAL_GetTick>
 8009b36:	4602      	mov	r2, r0
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	1ad3      	subs	r3, r2, r3
 8009b3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009b40:	4293      	cmp	r3, r2
 8009b42:	d902      	bls.n	8009b4a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8009b44:	2303      	movs	r3, #3
 8009b46:	74fb      	strb	r3, [r7, #19]
            break;
 8009b48:	e006      	b.n	8009b58 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8009b4a:	4b0c      	ldr	r3, [pc, #48]	@ (8009b7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009b4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b50:	f003 0302 	and.w	r3, r3, #2
 8009b54:	2b00      	cmp	r3, #0
 8009b56:	d0ec      	beq.n	8009b32 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8009b58:	7cfb      	ldrb	r3, [r7, #19]
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d10b      	bne.n	8009b76 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8009b5e:	4b07      	ldr	r3, [pc, #28]	@ (8009b7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009b60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b64:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009b6c:	4903      	ldr	r1, [pc, #12]	@ (8009b7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8009b6e:	4313      	orrs	r3, r2
 8009b70:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8009b74:	e008      	b.n	8009b88 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8009b76:	7cfb      	ldrb	r3, [r7, #19]
 8009b78:	74bb      	strb	r3, [r7, #18]
 8009b7a:	e005      	b.n	8009b88 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8009b7c:	40021000 	.word	0x40021000
 8009b80:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8009b84:	7cfb      	ldrb	r3, [r7, #19]
 8009b86:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009b88:	7c7b      	ldrb	r3, [r7, #17]
 8009b8a:	2b01      	cmp	r3, #1
 8009b8c:	d105      	bne.n	8009b9a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009b8e:	4ba7      	ldr	r3, [pc, #668]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009b90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009b92:	4aa6      	ldr	r2, [pc, #664]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009b94:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8009b98:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	f003 0301 	and.w	r3, r3, #1
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d00a      	beq.n	8009bbc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8009ba6:	4ba1      	ldr	r3, [pc, #644]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009ba8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009bac:	f023 0203 	bic.w	r2, r3, #3
 8009bb0:	687b      	ldr	r3, [r7, #4]
 8009bb2:	685b      	ldr	r3, [r3, #4]
 8009bb4:	499d      	ldr	r1, [pc, #628]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009bb6:	4313      	orrs	r3, r2
 8009bb8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	681b      	ldr	r3, [r3, #0]
 8009bc0:	f003 0302 	and.w	r3, r3, #2
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d00a      	beq.n	8009bde <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8009bc8:	4b98      	ldr	r3, [pc, #608]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009bca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009bce:	f023 020c 	bic.w	r2, r3, #12
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	689b      	ldr	r3, [r3, #8]
 8009bd6:	4995      	ldr	r1, [pc, #596]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009bd8:	4313      	orrs	r3, r2
 8009bda:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	f003 0304 	and.w	r3, r3, #4
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d00a      	beq.n	8009c00 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8009bea:	4b90      	ldr	r3, [pc, #576]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009bec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009bf0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	68db      	ldr	r3, [r3, #12]
 8009bf8:	498c      	ldr	r1, [pc, #560]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009bfa:	4313      	orrs	r3, r2
 8009bfc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	f003 0308 	and.w	r3, r3, #8
 8009c08:	2b00      	cmp	r3, #0
 8009c0a:	d00a      	beq.n	8009c22 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8009c0c:	4b87      	ldr	r3, [pc, #540]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009c0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c12:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	691b      	ldr	r3, [r3, #16]
 8009c1a:	4984      	ldr	r1, [pc, #528]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009c1c:	4313      	orrs	r3, r2
 8009c1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	f003 0310 	and.w	r3, r3, #16
 8009c2a:	2b00      	cmp	r3, #0
 8009c2c:	d00a      	beq.n	8009c44 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8009c2e:	4b7f      	ldr	r3, [pc, #508]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009c30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c34:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	695b      	ldr	r3, [r3, #20]
 8009c3c:	497b      	ldr	r1, [pc, #492]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009c3e:	4313      	orrs	r3, r2
 8009c40:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8009c44:	687b      	ldr	r3, [r7, #4]
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	f003 0320 	and.w	r3, r3, #32
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d00a      	beq.n	8009c66 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8009c50:	4b76      	ldr	r3, [pc, #472]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009c52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c56:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8009c5a:	687b      	ldr	r3, [r7, #4]
 8009c5c:	699b      	ldr	r3, [r3, #24]
 8009c5e:	4973      	ldr	r1, [pc, #460]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009c60:	4313      	orrs	r3, r2
 8009c62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	681b      	ldr	r3, [r3, #0]
 8009c6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d00a      	beq.n	8009c88 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8009c72:	4b6e      	ldr	r3, [pc, #440]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009c74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c78:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	69db      	ldr	r3, [r3, #28]
 8009c80:	496a      	ldr	r1, [pc, #424]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009c82:	4313      	orrs	r3, r2
 8009c84:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	681b      	ldr	r3, [r3, #0]
 8009c8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009c90:	2b00      	cmp	r3, #0
 8009c92:	d00a      	beq.n	8009caa <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8009c94:	4b65      	ldr	r3, [pc, #404]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009c96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009c9a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	6a1b      	ldr	r3, [r3, #32]
 8009ca2:	4962      	ldr	r1, [pc, #392]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009ca4:	4313      	orrs	r3, r2
 8009ca6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	681b      	ldr	r3, [r3, #0]
 8009cae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009cb2:	2b00      	cmp	r3, #0
 8009cb4:	d00a      	beq.n	8009ccc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8009cb6:	4b5d      	ldr	r3, [pc, #372]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009cb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009cbc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009cc4:	4959      	ldr	r1, [pc, #356]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009cc6:	4313      	orrs	r3, r2
 8009cc8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	d00a      	beq.n	8009cee <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8009cd8:	4b54      	ldr	r3, [pc, #336]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009cda:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009cde:	f023 0203 	bic.w	r2, r3, #3
 8009ce2:	687b      	ldr	r3, [r7, #4]
 8009ce4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ce6:	4951      	ldr	r1, [pc, #324]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009ce8:	4313      	orrs	r3, r2
 8009cea:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d00a      	beq.n	8009d10 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8009cfa:	4b4c      	ldr	r3, [pc, #304]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009cfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d00:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8009d04:	687b      	ldr	r3, [r7, #4]
 8009d06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d08:	4948      	ldr	r1, [pc, #288]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009d0a:	4313      	orrs	r3, r2
 8009d0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8009d10:	687b      	ldr	r3, [r7, #4]
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d015      	beq.n	8009d48 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8009d1c:	4b43      	ldr	r3, [pc, #268]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009d1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d22:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d2a:	4940      	ldr	r1, [pc, #256]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009d2c:	4313      	orrs	r3, r2
 8009d2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009d36:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009d3a:	d105      	bne.n	8009d48 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009d3c:	4b3b      	ldr	r3, [pc, #236]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009d3e:	68db      	ldr	r3, [r3, #12]
 8009d40:	4a3a      	ldr	r2, [pc, #232]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009d42:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009d46:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	d015      	beq.n	8009d80 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8009d54:	4b35      	ldr	r3, [pc, #212]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009d56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d5a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8009d5e:	687b      	ldr	r3, [r7, #4]
 8009d60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009d62:	4932      	ldr	r1, [pc, #200]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009d64:	4313      	orrs	r3, r2
 8009d66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009d6e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8009d72:	d105      	bne.n	8009d80 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009d74:	4b2d      	ldr	r3, [pc, #180]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009d76:	68db      	ldr	r3, [r3, #12]
 8009d78:	4a2c      	ldr	r2, [pc, #176]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009d7a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009d7e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	681b      	ldr	r3, [r3, #0]
 8009d84:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8009d88:	2b00      	cmp	r3, #0
 8009d8a:	d015      	beq.n	8009db8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8009d8c:	4b27      	ldr	r3, [pc, #156]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009d8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009d92:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d9a:	4924      	ldr	r1, [pc, #144]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009d9c:	4313      	orrs	r3, r2
 8009d9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009da6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009daa:	d105      	bne.n	8009db8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009dac:	4b1f      	ldr	r3, [pc, #124]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009dae:	68db      	ldr	r3, [r3, #12]
 8009db0:	4a1e      	ldr	r2, [pc, #120]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009db2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009db6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d015      	beq.n	8009df0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8009dc4:	4b19      	ldr	r3, [pc, #100]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009dc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009dca:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009dce:	687b      	ldr	r3, [r7, #4]
 8009dd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009dd2:	4916      	ldr	r1, [pc, #88]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009dd4:	4313      	orrs	r3, r2
 8009dd6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009dde:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009de2:	d105      	bne.n	8009df0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009de4:	4b11      	ldr	r3, [pc, #68]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009de6:	68db      	ldr	r3, [r3, #12]
 8009de8:	4a10      	ldr	r2, [pc, #64]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009dea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009dee:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	681b      	ldr	r3, [r3, #0]
 8009df4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009df8:	2b00      	cmp	r3, #0
 8009dfa:	d019      	beq.n	8009e30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8009dfc:	4b0b      	ldr	r3, [pc, #44]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009dfe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e02:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e0a:	4908      	ldr	r1, [pc, #32]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009e0c:	4313      	orrs	r3, r2
 8009e0e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e16:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8009e1a:	d109      	bne.n	8009e30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009e1c:	4b03      	ldr	r3, [pc, #12]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009e1e:	68db      	ldr	r3, [r3, #12]
 8009e20:	4a02      	ldr	r2, [pc, #8]	@ (8009e2c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009e22:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009e26:	60d3      	str	r3, [r2, #12]
 8009e28:	e002      	b.n	8009e30 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8009e2a:	bf00      	nop
 8009e2c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	681b      	ldr	r3, [r3, #0]
 8009e34:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d015      	beq.n	8009e68 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8009e3c:	4b29      	ldr	r3, [pc, #164]	@ (8009ee4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009e3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e42:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e4a:	4926      	ldr	r1, [pc, #152]	@ (8009ee4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009e4c:	4313      	orrs	r3, r2
 8009e4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009e56:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009e5a:	d105      	bne.n	8009e68 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8009e5c:	4b21      	ldr	r3, [pc, #132]	@ (8009ee4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009e5e:	68db      	ldr	r3, [r3, #12]
 8009e60:	4a20      	ldr	r2, [pc, #128]	@ (8009ee4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009e62:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009e66:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009e70:	2b00      	cmp	r3, #0
 8009e72:	d015      	beq.n	8009ea0 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8009e74:	4b1b      	ldr	r3, [pc, #108]	@ (8009ee4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009e76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009e7a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 8009e7e:	687b      	ldr	r3, [r7, #4]
 8009e80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009e82:	4918      	ldr	r1, [pc, #96]	@ (8009ee4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009e84:	4313      	orrs	r3, r2
 8009e86:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009e8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009e92:	d105      	bne.n	8009ea0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8009e94:	4b13      	ldr	r3, [pc, #76]	@ (8009ee4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009e96:	68db      	ldr	r3, [r3, #12]
 8009e98:	4a12      	ldr	r2, [pc, #72]	@ (8009ee4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009e9a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009e9e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	681b      	ldr	r3, [r3, #0]
 8009ea4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009ea8:	2b00      	cmp	r3, #0
 8009eaa:	d015      	beq.n	8009ed8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8009eac:	4b0d      	ldr	r3, [pc, #52]	@ (8009ee4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009eae:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8009eb2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009eba:	490a      	ldr	r1, [pc, #40]	@ (8009ee4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009ebc:	4313      	orrs	r3, r2
 8009ebe:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8009ec2:	687b      	ldr	r3, [r7, #4]
 8009ec4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009ec6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8009eca:	d105      	bne.n	8009ed8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8009ecc:	4b05      	ldr	r3, [pc, #20]	@ (8009ee4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009ece:	68db      	ldr	r3, [r3, #12]
 8009ed0:	4a04      	ldr	r2, [pc, #16]	@ (8009ee4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009ed2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009ed6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8009ed8:	7cbb      	ldrb	r3, [r7, #18]
}
 8009eda:	4618      	mov	r0, r3
 8009edc:	3718      	adds	r7, #24
 8009ede:	46bd      	mov	sp, r7
 8009ee0:	bd80      	pop	{r7, pc}
 8009ee2:	bf00      	nop
 8009ee4:	40021000 	.word	0x40021000

08009ee8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009ee8:	b580      	push	{r7, lr}
 8009eea:	b082      	sub	sp, #8
 8009eec:	af00      	add	r7, sp, #0
 8009eee:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009ef0:	687b      	ldr	r3, [r7, #4]
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d101      	bne.n	8009efa <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009ef6:	2301      	movs	r3, #1
 8009ef8:	e049      	b.n	8009f8e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009f00:	b2db      	uxtb	r3, r3
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d106      	bne.n	8009f14 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	2200      	movs	r2, #0
 8009f0a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009f0e:	6878      	ldr	r0, [r7, #4]
 8009f10:	f7fa f930 	bl	8004174 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	2202      	movs	r2, #2
 8009f18:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	681a      	ldr	r2, [r3, #0]
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	3304      	adds	r3, #4
 8009f24:	4619      	mov	r1, r3
 8009f26:	4610      	mov	r0, r2
 8009f28:	f000 fef4 	bl	800ad14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	2201      	movs	r2, #1
 8009f30:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	2201      	movs	r2, #1
 8009f38:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	2201      	movs	r2, #1
 8009f40:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	2201      	movs	r2, #1
 8009f48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	2201      	movs	r2, #1
 8009f50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	2201      	movs	r2, #1
 8009f58:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009f5c:	687b      	ldr	r3, [r7, #4]
 8009f5e:	2201      	movs	r2, #1
 8009f60:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	2201      	movs	r2, #1
 8009f68:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	2201      	movs	r2, #1
 8009f70:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009f74:	687b      	ldr	r3, [r7, #4]
 8009f76:	2201      	movs	r2, #1
 8009f78:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	2201      	movs	r2, #1
 8009f80:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	2201      	movs	r2, #1
 8009f88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009f8c:	2300      	movs	r3, #0
}
 8009f8e:	4618      	mov	r0, r3
 8009f90:	3708      	adds	r7, #8
 8009f92:	46bd      	mov	sp, r7
 8009f94:	bd80      	pop	{r7, pc}
	...

08009f98 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8009f98:	b480      	push	{r7}
 8009f9a:	b085      	sub	sp, #20
 8009f9c:	af00      	add	r7, sp, #0
 8009f9e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009fa6:	b2db      	uxtb	r3, r3
 8009fa8:	2b01      	cmp	r3, #1
 8009faa:	d001      	beq.n	8009fb0 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8009fac:	2301      	movs	r3, #1
 8009fae:	e04c      	b.n	800a04a <HAL_TIM_Base_Start+0xb2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	2202      	movs	r2, #2
 8009fb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	681b      	ldr	r3, [r3, #0]
 8009fbc:	4a26      	ldr	r2, [pc, #152]	@ (800a058 <HAL_TIM_Base_Start+0xc0>)
 8009fbe:	4293      	cmp	r3, r2
 8009fc0:	d022      	beq.n	800a008 <HAL_TIM_Base_Start+0x70>
 8009fc2:	687b      	ldr	r3, [r7, #4]
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009fca:	d01d      	beq.n	800a008 <HAL_TIM_Base_Start+0x70>
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	4a22      	ldr	r2, [pc, #136]	@ (800a05c <HAL_TIM_Base_Start+0xc4>)
 8009fd2:	4293      	cmp	r3, r2
 8009fd4:	d018      	beq.n	800a008 <HAL_TIM_Base_Start+0x70>
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	4a21      	ldr	r2, [pc, #132]	@ (800a060 <HAL_TIM_Base_Start+0xc8>)
 8009fdc:	4293      	cmp	r3, r2
 8009fde:	d013      	beq.n	800a008 <HAL_TIM_Base_Start+0x70>
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	4a1f      	ldr	r2, [pc, #124]	@ (800a064 <HAL_TIM_Base_Start+0xcc>)
 8009fe6:	4293      	cmp	r3, r2
 8009fe8:	d00e      	beq.n	800a008 <HAL_TIM_Base_Start+0x70>
 8009fea:	687b      	ldr	r3, [r7, #4]
 8009fec:	681b      	ldr	r3, [r3, #0]
 8009fee:	4a1e      	ldr	r2, [pc, #120]	@ (800a068 <HAL_TIM_Base_Start+0xd0>)
 8009ff0:	4293      	cmp	r3, r2
 8009ff2:	d009      	beq.n	800a008 <HAL_TIM_Base_Start+0x70>
 8009ff4:	687b      	ldr	r3, [r7, #4]
 8009ff6:	681b      	ldr	r3, [r3, #0]
 8009ff8:	4a1c      	ldr	r2, [pc, #112]	@ (800a06c <HAL_TIM_Base_Start+0xd4>)
 8009ffa:	4293      	cmp	r3, r2
 8009ffc:	d004      	beq.n	800a008 <HAL_TIM_Base_Start+0x70>
 8009ffe:	687b      	ldr	r3, [r7, #4]
 800a000:	681b      	ldr	r3, [r3, #0]
 800a002:	4a1b      	ldr	r2, [pc, #108]	@ (800a070 <HAL_TIM_Base_Start+0xd8>)
 800a004:	4293      	cmp	r3, r2
 800a006:	d115      	bne.n	800a034 <HAL_TIM_Base_Start+0x9c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	689a      	ldr	r2, [r3, #8]
 800a00e:	4b19      	ldr	r3, [pc, #100]	@ (800a074 <HAL_TIM_Base_Start+0xdc>)
 800a010:	4013      	ands	r3, r2
 800a012:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	2b06      	cmp	r3, #6
 800a018:	d015      	beq.n	800a046 <HAL_TIM_Base_Start+0xae>
 800a01a:	68fb      	ldr	r3, [r7, #12]
 800a01c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a020:	d011      	beq.n	800a046 <HAL_TIM_Base_Start+0xae>
    {
      __HAL_TIM_ENABLE(htim);
 800a022:	687b      	ldr	r3, [r7, #4]
 800a024:	681b      	ldr	r3, [r3, #0]
 800a026:	681a      	ldr	r2, [r3, #0]
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	681b      	ldr	r3, [r3, #0]
 800a02c:	f042 0201 	orr.w	r2, r2, #1
 800a030:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a032:	e008      	b.n	800a046 <HAL_TIM_Base_Start+0xae>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	681b      	ldr	r3, [r3, #0]
 800a038:	681a      	ldr	r2, [r3, #0]
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	f042 0201 	orr.w	r2, r2, #1
 800a042:	601a      	str	r2, [r3, #0]
 800a044:	e000      	b.n	800a048 <HAL_TIM_Base_Start+0xb0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a046:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a048:	2300      	movs	r3, #0
}
 800a04a:	4618      	mov	r0, r3
 800a04c:	3714      	adds	r7, #20
 800a04e:	46bd      	mov	sp, r7
 800a050:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a054:	4770      	bx	lr
 800a056:	bf00      	nop
 800a058:	40012c00 	.word	0x40012c00
 800a05c:	40000400 	.word	0x40000400
 800a060:	40000800 	.word	0x40000800
 800a064:	40000c00 	.word	0x40000c00
 800a068:	40013400 	.word	0x40013400
 800a06c:	40014000 	.word	0x40014000
 800a070:	40015000 	.word	0x40015000
 800a074:	00010007 	.word	0x00010007

0800a078 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a078:	b480      	push	{r7}
 800a07a:	b085      	sub	sp, #20
 800a07c:	af00      	add	r7, sp, #0
 800a07e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a080:	687b      	ldr	r3, [r7, #4]
 800a082:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a086:	b2db      	uxtb	r3, r3
 800a088:	2b01      	cmp	r3, #1
 800a08a:	d001      	beq.n	800a090 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a08c:	2301      	movs	r3, #1
 800a08e:	e054      	b.n	800a13a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	2202      	movs	r2, #2
 800a094:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	681b      	ldr	r3, [r3, #0]
 800a09c:	68da      	ldr	r2, [r3, #12]
 800a09e:	687b      	ldr	r3, [r7, #4]
 800a0a0:	681b      	ldr	r3, [r3, #0]
 800a0a2:	f042 0201 	orr.w	r2, r2, #1
 800a0a6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a0a8:	687b      	ldr	r3, [r7, #4]
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	4a26      	ldr	r2, [pc, #152]	@ (800a148 <HAL_TIM_Base_Start_IT+0xd0>)
 800a0ae:	4293      	cmp	r3, r2
 800a0b0:	d022      	beq.n	800a0f8 <HAL_TIM_Base_Start_IT+0x80>
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a0ba:	d01d      	beq.n	800a0f8 <HAL_TIM_Base_Start_IT+0x80>
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	4a22      	ldr	r2, [pc, #136]	@ (800a14c <HAL_TIM_Base_Start_IT+0xd4>)
 800a0c2:	4293      	cmp	r3, r2
 800a0c4:	d018      	beq.n	800a0f8 <HAL_TIM_Base_Start_IT+0x80>
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	681b      	ldr	r3, [r3, #0]
 800a0ca:	4a21      	ldr	r2, [pc, #132]	@ (800a150 <HAL_TIM_Base_Start_IT+0xd8>)
 800a0cc:	4293      	cmp	r3, r2
 800a0ce:	d013      	beq.n	800a0f8 <HAL_TIM_Base_Start_IT+0x80>
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	681b      	ldr	r3, [r3, #0]
 800a0d4:	4a1f      	ldr	r2, [pc, #124]	@ (800a154 <HAL_TIM_Base_Start_IT+0xdc>)
 800a0d6:	4293      	cmp	r3, r2
 800a0d8:	d00e      	beq.n	800a0f8 <HAL_TIM_Base_Start_IT+0x80>
 800a0da:	687b      	ldr	r3, [r7, #4]
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	4a1e      	ldr	r2, [pc, #120]	@ (800a158 <HAL_TIM_Base_Start_IT+0xe0>)
 800a0e0:	4293      	cmp	r3, r2
 800a0e2:	d009      	beq.n	800a0f8 <HAL_TIM_Base_Start_IT+0x80>
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	4a1c      	ldr	r2, [pc, #112]	@ (800a15c <HAL_TIM_Base_Start_IT+0xe4>)
 800a0ea:	4293      	cmp	r3, r2
 800a0ec:	d004      	beq.n	800a0f8 <HAL_TIM_Base_Start_IT+0x80>
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	681b      	ldr	r3, [r3, #0]
 800a0f2:	4a1b      	ldr	r2, [pc, #108]	@ (800a160 <HAL_TIM_Base_Start_IT+0xe8>)
 800a0f4:	4293      	cmp	r3, r2
 800a0f6:	d115      	bne.n	800a124 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	689a      	ldr	r2, [r3, #8]
 800a0fe:	4b19      	ldr	r3, [pc, #100]	@ (800a164 <HAL_TIM_Base_Start_IT+0xec>)
 800a100:	4013      	ands	r3, r2
 800a102:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	2b06      	cmp	r3, #6
 800a108:	d015      	beq.n	800a136 <HAL_TIM_Base_Start_IT+0xbe>
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a110:	d011      	beq.n	800a136 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	681a      	ldr	r2, [r3, #0]
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	f042 0201 	orr.w	r2, r2, #1
 800a120:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a122:	e008      	b.n	800a136 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a124:	687b      	ldr	r3, [r7, #4]
 800a126:	681b      	ldr	r3, [r3, #0]
 800a128:	681a      	ldr	r2, [r3, #0]
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	f042 0201 	orr.w	r2, r2, #1
 800a132:	601a      	str	r2, [r3, #0]
 800a134:	e000      	b.n	800a138 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a136:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a138:	2300      	movs	r3, #0
}
 800a13a:	4618      	mov	r0, r3
 800a13c:	3714      	adds	r7, #20
 800a13e:	46bd      	mov	sp, r7
 800a140:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a144:	4770      	bx	lr
 800a146:	bf00      	nop
 800a148:	40012c00 	.word	0x40012c00
 800a14c:	40000400 	.word	0x40000400
 800a150:	40000800 	.word	0x40000800
 800a154:	40000c00 	.word	0x40000c00
 800a158:	40013400 	.word	0x40013400
 800a15c:	40014000 	.word	0x40014000
 800a160:	40015000 	.word	0x40015000
 800a164:	00010007 	.word	0x00010007

0800a168 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 800a168:	b480      	push	{r7}
 800a16a:	b083      	sub	sp, #12
 800a16c:	af00      	add	r7, sp, #0
 800a16e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	68da      	ldr	r2, [r3, #12]
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	f022 0201 	bic.w	r2, r2, #1
 800a17e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800a180:	687b      	ldr	r3, [r7, #4]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	6a1a      	ldr	r2, [r3, #32]
 800a186:	f241 1311 	movw	r3, #4369	@ 0x1111
 800a18a:	4013      	ands	r3, r2
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d10f      	bne.n	800a1b0 <HAL_TIM_Base_Stop_IT+0x48>
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	6a1a      	ldr	r2, [r3, #32]
 800a196:	f244 4344 	movw	r3, #17476	@ 0x4444
 800a19a:	4013      	ands	r3, r2
 800a19c:	2b00      	cmp	r3, #0
 800a19e:	d107      	bne.n	800a1b0 <HAL_TIM_Base_Stop_IT+0x48>
 800a1a0:	687b      	ldr	r3, [r7, #4]
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	681a      	ldr	r2, [r3, #0]
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	681b      	ldr	r3, [r3, #0]
 800a1aa:	f022 0201 	bic.w	r2, r2, #1
 800a1ae:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	2201      	movs	r2, #1
 800a1b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800a1b8:	2300      	movs	r3, #0
}
 800a1ba:	4618      	mov	r0, r3
 800a1bc:	370c      	adds	r7, #12
 800a1be:	46bd      	mov	sp, r7
 800a1c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1c4:	4770      	bx	lr

0800a1c6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a1c6:	b580      	push	{r7, lr}
 800a1c8:	b082      	sub	sp, #8
 800a1ca:	af00      	add	r7, sp, #0
 800a1cc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a1ce:	687b      	ldr	r3, [r7, #4]
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d101      	bne.n	800a1d8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a1d4:	2301      	movs	r3, #1
 800a1d6:	e049      	b.n	800a26c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a1d8:	687b      	ldr	r3, [r7, #4]
 800a1da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a1de:	b2db      	uxtb	r3, r3
 800a1e0:	2b00      	cmp	r3, #0
 800a1e2:	d106      	bne.n	800a1f2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	2200      	movs	r2, #0
 800a1e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a1ec:	6878      	ldr	r0, [r7, #4]
 800a1ee:	f7f9 ff7f 	bl	80040f0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a1f2:	687b      	ldr	r3, [r7, #4]
 800a1f4:	2202      	movs	r2, #2
 800a1f6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a1fa:	687b      	ldr	r3, [r7, #4]
 800a1fc:	681a      	ldr	r2, [r3, #0]
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	3304      	adds	r3, #4
 800a202:	4619      	mov	r1, r3
 800a204:	4610      	mov	r0, r2
 800a206:	f000 fd85 	bl	800ad14 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	2201      	movs	r2, #1
 800a20e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	2201      	movs	r2, #1
 800a216:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	2201      	movs	r2, #1
 800a21e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a222:	687b      	ldr	r3, [r7, #4]
 800a224:	2201      	movs	r2, #1
 800a226:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	2201      	movs	r2, #1
 800a22e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	2201      	movs	r2, #1
 800a236:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	2201      	movs	r2, #1
 800a23e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	2201      	movs	r2, #1
 800a246:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	2201      	movs	r2, #1
 800a24e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	2201      	movs	r2, #1
 800a256:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	2201      	movs	r2, #1
 800a25e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a262:	687b      	ldr	r3, [r7, #4]
 800a264:	2201      	movs	r2, #1
 800a266:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a26a:	2300      	movs	r3, #0
}
 800a26c:	4618      	mov	r0, r3
 800a26e:	3708      	adds	r7, #8
 800a270:	46bd      	mov	sp, r7
 800a272:	bd80      	pop	{r7, pc}

0800a274 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a274:	b580      	push	{r7, lr}
 800a276:	b084      	sub	sp, #16
 800a278:	af00      	add	r7, sp, #0
 800a27a:	6078      	str	r0, [r7, #4]
 800a27c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a27e:	683b      	ldr	r3, [r7, #0]
 800a280:	2b00      	cmp	r3, #0
 800a282:	d109      	bne.n	800a298 <HAL_TIM_PWM_Start+0x24>
 800a284:	687b      	ldr	r3, [r7, #4]
 800a286:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a28a:	b2db      	uxtb	r3, r3
 800a28c:	2b01      	cmp	r3, #1
 800a28e:	bf14      	ite	ne
 800a290:	2301      	movne	r3, #1
 800a292:	2300      	moveq	r3, #0
 800a294:	b2db      	uxtb	r3, r3
 800a296:	e03c      	b.n	800a312 <HAL_TIM_PWM_Start+0x9e>
 800a298:	683b      	ldr	r3, [r7, #0]
 800a29a:	2b04      	cmp	r3, #4
 800a29c:	d109      	bne.n	800a2b2 <HAL_TIM_PWM_Start+0x3e>
 800a29e:	687b      	ldr	r3, [r7, #4]
 800a2a0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a2a4:	b2db      	uxtb	r3, r3
 800a2a6:	2b01      	cmp	r3, #1
 800a2a8:	bf14      	ite	ne
 800a2aa:	2301      	movne	r3, #1
 800a2ac:	2300      	moveq	r3, #0
 800a2ae:	b2db      	uxtb	r3, r3
 800a2b0:	e02f      	b.n	800a312 <HAL_TIM_PWM_Start+0x9e>
 800a2b2:	683b      	ldr	r3, [r7, #0]
 800a2b4:	2b08      	cmp	r3, #8
 800a2b6:	d109      	bne.n	800a2cc <HAL_TIM_PWM_Start+0x58>
 800a2b8:	687b      	ldr	r3, [r7, #4]
 800a2ba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a2be:	b2db      	uxtb	r3, r3
 800a2c0:	2b01      	cmp	r3, #1
 800a2c2:	bf14      	ite	ne
 800a2c4:	2301      	movne	r3, #1
 800a2c6:	2300      	moveq	r3, #0
 800a2c8:	b2db      	uxtb	r3, r3
 800a2ca:	e022      	b.n	800a312 <HAL_TIM_PWM_Start+0x9e>
 800a2cc:	683b      	ldr	r3, [r7, #0]
 800a2ce:	2b0c      	cmp	r3, #12
 800a2d0:	d109      	bne.n	800a2e6 <HAL_TIM_PWM_Start+0x72>
 800a2d2:	687b      	ldr	r3, [r7, #4]
 800a2d4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a2d8:	b2db      	uxtb	r3, r3
 800a2da:	2b01      	cmp	r3, #1
 800a2dc:	bf14      	ite	ne
 800a2de:	2301      	movne	r3, #1
 800a2e0:	2300      	moveq	r3, #0
 800a2e2:	b2db      	uxtb	r3, r3
 800a2e4:	e015      	b.n	800a312 <HAL_TIM_PWM_Start+0x9e>
 800a2e6:	683b      	ldr	r3, [r7, #0]
 800a2e8:	2b10      	cmp	r3, #16
 800a2ea:	d109      	bne.n	800a300 <HAL_TIM_PWM_Start+0x8c>
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a2f2:	b2db      	uxtb	r3, r3
 800a2f4:	2b01      	cmp	r3, #1
 800a2f6:	bf14      	ite	ne
 800a2f8:	2301      	movne	r3, #1
 800a2fa:	2300      	moveq	r3, #0
 800a2fc:	b2db      	uxtb	r3, r3
 800a2fe:	e008      	b.n	800a312 <HAL_TIM_PWM_Start+0x9e>
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800a306:	b2db      	uxtb	r3, r3
 800a308:	2b01      	cmp	r3, #1
 800a30a:	bf14      	ite	ne
 800a30c:	2301      	movne	r3, #1
 800a30e:	2300      	moveq	r3, #0
 800a310:	b2db      	uxtb	r3, r3
 800a312:	2b00      	cmp	r3, #0
 800a314:	d001      	beq.n	800a31a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 800a316:	2301      	movs	r3, #1
 800a318:	e0a6      	b.n	800a468 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a31a:	683b      	ldr	r3, [r7, #0]
 800a31c:	2b00      	cmp	r3, #0
 800a31e:	d104      	bne.n	800a32a <HAL_TIM_PWM_Start+0xb6>
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	2202      	movs	r2, #2
 800a324:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a328:	e023      	b.n	800a372 <HAL_TIM_PWM_Start+0xfe>
 800a32a:	683b      	ldr	r3, [r7, #0]
 800a32c:	2b04      	cmp	r3, #4
 800a32e:	d104      	bne.n	800a33a <HAL_TIM_PWM_Start+0xc6>
 800a330:	687b      	ldr	r3, [r7, #4]
 800a332:	2202      	movs	r2, #2
 800a334:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a338:	e01b      	b.n	800a372 <HAL_TIM_PWM_Start+0xfe>
 800a33a:	683b      	ldr	r3, [r7, #0]
 800a33c:	2b08      	cmp	r3, #8
 800a33e:	d104      	bne.n	800a34a <HAL_TIM_PWM_Start+0xd6>
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	2202      	movs	r2, #2
 800a344:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a348:	e013      	b.n	800a372 <HAL_TIM_PWM_Start+0xfe>
 800a34a:	683b      	ldr	r3, [r7, #0]
 800a34c:	2b0c      	cmp	r3, #12
 800a34e:	d104      	bne.n	800a35a <HAL_TIM_PWM_Start+0xe6>
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	2202      	movs	r2, #2
 800a354:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a358:	e00b      	b.n	800a372 <HAL_TIM_PWM_Start+0xfe>
 800a35a:	683b      	ldr	r3, [r7, #0]
 800a35c:	2b10      	cmp	r3, #16
 800a35e:	d104      	bne.n	800a36a <HAL_TIM_PWM_Start+0xf6>
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	2202      	movs	r2, #2
 800a364:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a368:	e003      	b.n	800a372 <HAL_TIM_PWM_Start+0xfe>
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	2202      	movs	r2, #2
 800a36e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	2201      	movs	r2, #1
 800a378:	6839      	ldr	r1, [r7, #0]
 800a37a:	4618      	mov	r0, r3
 800a37c:	f001 f944 	bl	800b608 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	681b      	ldr	r3, [r3, #0]
 800a384:	4a3a      	ldr	r2, [pc, #232]	@ (800a470 <HAL_TIM_PWM_Start+0x1fc>)
 800a386:	4293      	cmp	r3, r2
 800a388:	d018      	beq.n	800a3bc <HAL_TIM_PWM_Start+0x148>
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	681b      	ldr	r3, [r3, #0]
 800a38e:	4a39      	ldr	r2, [pc, #228]	@ (800a474 <HAL_TIM_PWM_Start+0x200>)
 800a390:	4293      	cmp	r3, r2
 800a392:	d013      	beq.n	800a3bc <HAL_TIM_PWM_Start+0x148>
 800a394:	687b      	ldr	r3, [r7, #4]
 800a396:	681b      	ldr	r3, [r3, #0]
 800a398:	4a37      	ldr	r2, [pc, #220]	@ (800a478 <HAL_TIM_PWM_Start+0x204>)
 800a39a:	4293      	cmp	r3, r2
 800a39c:	d00e      	beq.n	800a3bc <HAL_TIM_PWM_Start+0x148>
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	681b      	ldr	r3, [r3, #0]
 800a3a2:	4a36      	ldr	r2, [pc, #216]	@ (800a47c <HAL_TIM_PWM_Start+0x208>)
 800a3a4:	4293      	cmp	r3, r2
 800a3a6:	d009      	beq.n	800a3bc <HAL_TIM_PWM_Start+0x148>
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	4a34      	ldr	r2, [pc, #208]	@ (800a480 <HAL_TIM_PWM_Start+0x20c>)
 800a3ae:	4293      	cmp	r3, r2
 800a3b0:	d004      	beq.n	800a3bc <HAL_TIM_PWM_Start+0x148>
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	4a33      	ldr	r2, [pc, #204]	@ (800a484 <HAL_TIM_PWM_Start+0x210>)
 800a3b8:	4293      	cmp	r3, r2
 800a3ba:	d101      	bne.n	800a3c0 <HAL_TIM_PWM_Start+0x14c>
 800a3bc:	2301      	movs	r3, #1
 800a3be:	e000      	b.n	800a3c2 <HAL_TIM_PWM_Start+0x14e>
 800a3c0:	2300      	movs	r3, #0
 800a3c2:	2b00      	cmp	r3, #0
 800a3c4:	d007      	beq.n	800a3d6 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a3c6:	687b      	ldr	r3, [r7, #4]
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a3d4:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	681b      	ldr	r3, [r3, #0]
 800a3da:	4a25      	ldr	r2, [pc, #148]	@ (800a470 <HAL_TIM_PWM_Start+0x1fc>)
 800a3dc:	4293      	cmp	r3, r2
 800a3de:	d022      	beq.n	800a426 <HAL_TIM_PWM_Start+0x1b2>
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a3e8:	d01d      	beq.n	800a426 <HAL_TIM_PWM_Start+0x1b2>
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	4a26      	ldr	r2, [pc, #152]	@ (800a488 <HAL_TIM_PWM_Start+0x214>)
 800a3f0:	4293      	cmp	r3, r2
 800a3f2:	d018      	beq.n	800a426 <HAL_TIM_PWM_Start+0x1b2>
 800a3f4:	687b      	ldr	r3, [r7, #4]
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	4a24      	ldr	r2, [pc, #144]	@ (800a48c <HAL_TIM_PWM_Start+0x218>)
 800a3fa:	4293      	cmp	r3, r2
 800a3fc:	d013      	beq.n	800a426 <HAL_TIM_PWM_Start+0x1b2>
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	681b      	ldr	r3, [r3, #0]
 800a402:	4a23      	ldr	r2, [pc, #140]	@ (800a490 <HAL_TIM_PWM_Start+0x21c>)
 800a404:	4293      	cmp	r3, r2
 800a406:	d00e      	beq.n	800a426 <HAL_TIM_PWM_Start+0x1b2>
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	681b      	ldr	r3, [r3, #0]
 800a40c:	4a19      	ldr	r2, [pc, #100]	@ (800a474 <HAL_TIM_PWM_Start+0x200>)
 800a40e:	4293      	cmp	r3, r2
 800a410:	d009      	beq.n	800a426 <HAL_TIM_PWM_Start+0x1b2>
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	681b      	ldr	r3, [r3, #0]
 800a416:	4a18      	ldr	r2, [pc, #96]	@ (800a478 <HAL_TIM_PWM_Start+0x204>)
 800a418:	4293      	cmp	r3, r2
 800a41a:	d004      	beq.n	800a426 <HAL_TIM_PWM_Start+0x1b2>
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	4a18      	ldr	r2, [pc, #96]	@ (800a484 <HAL_TIM_PWM_Start+0x210>)
 800a422:	4293      	cmp	r3, r2
 800a424:	d115      	bne.n	800a452 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	681b      	ldr	r3, [r3, #0]
 800a42a:	689a      	ldr	r2, [r3, #8]
 800a42c:	4b19      	ldr	r3, [pc, #100]	@ (800a494 <HAL_TIM_PWM_Start+0x220>)
 800a42e:	4013      	ands	r3, r2
 800a430:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a432:	68fb      	ldr	r3, [r7, #12]
 800a434:	2b06      	cmp	r3, #6
 800a436:	d015      	beq.n	800a464 <HAL_TIM_PWM_Start+0x1f0>
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a43e:	d011      	beq.n	800a464 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	681a      	ldr	r2, [r3, #0]
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	681b      	ldr	r3, [r3, #0]
 800a44a:	f042 0201 	orr.w	r2, r2, #1
 800a44e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a450:	e008      	b.n	800a464 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	681a      	ldr	r2, [r3, #0]
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	f042 0201 	orr.w	r2, r2, #1
 800a460:	601a      	str	r2, [r3, #0]
 800a462:	e000      	b.n	800a466 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a464:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800a466:	2300      	movs	r3, #0
}
 800a468:	4618      	mov	r0, r3
 800a46a:	3710      	adds	r7, #16
 800a46c:	46bd      	mov	sp, r7
 800a46e:	bd80      	pop	{r7, pc}
 800a470:	40012c00 	.word	0x40012c00
 800a474:	40013400 	.word	0x40013400
 800a478:	40014000 	.word	0x40014000
 800a47c:	40014400 	.word	0x40014400
 800a480:	40014800 	.word	0x40014800
 800a484:	40015000 	.word	0x40015000
 800a488:	40000400 	.word	0x40000400
 800a48c:	40000800 	.word	0x40000800
 800a490:	40000c00 	.word	0x40000c00
 800a494:	00010007 	.word	0x00010007

0800a498 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a498:	b580      	push	{r7, lr}
 800a49a:	b082      	sub	sp, #8
 800a49c:	af00      	add	r7, sp, #0
 800a49e:	6078      	str	r0, [r7, #4]
 800a4a0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800a4a2:	687b      	ldr	r3, [r7, #4]
 800a4a4:	681b      	ldr	r3, [r3, #0]
 800a4a6:	2200      	movs	r2, #0
 800a4a8:	6839      	ldr	r1, [r7, #0]
 800a4aa:	4618      	mov	r0, r3
 800a4ac:	f001 f8ac 	bl	800b608 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	4a40      	ldr	r2, [pc, #256]	@ (800a5b8 <HAL_TIM_PWM_Stop+0x120>)
 800a4b6:	4293      	cmp	r3, r2
 800a4b8:	d018      	beq.n	800a4ec <HAL_TIM_PWM_Stop+0x54>
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	4a3f      	ldr	r2, [pc, #252]	@ (800a5bc <HAL_TIM_PWM_Stop+0x124>)
 800a4c0:	4293      	cmp	r3, r2
 800a4c2:	d013      	beq.n	800a4ec <HAL_TIM_PWM_Stop+0x54>
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	4a3d      	ldr	r2, [pc, #244]	@ (800a5c0 <HAL_TIM_PWM_Stop+0x128>)
 800a4ca:	4293      	cmp	r3, r2
 800a4cc:	d00e      	beq.n	800a4ec <HAL_TIM_PWM_Stop+0x54>
 800a4ce:	687b      	ldr	r3, [r7, #4]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	4a3c      	ldr	r2, [pc, #240]	@ (800a5c4 <HAL_TIM_PWM_Stop+0x12c>)
 800a4d4:	4293      	cmp	r3, r2
 800a4d6:	d009      	beq.n	800a4ec <HAL_TIM_PWM_Stop+0x54>
 800a4d8:	687b      	ldr	r3, [r7, #4]
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	4a3a      	ldr	r2, [pc, #232]	@ (800a5c8 <HAL_TIM_PWM_Stop+0x130>)
 800a4de:	4293      	cmp	r3, r2
 800a4e0:	d004      	beq.n	800a4ec <HAL_TIM_PWM_Stop+0x54>
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	681b      	ldr	r3, [r3, #0]
 800a4e6:	4a39      	ldr	r2, [pc, #228]	@ (800a5cc <HAL_TIM_PWM_Stop+0x134>)
 800a4e8:	4293      	cmp	r3, r2
 800a4ea:	d101      	bne.n	800a4f0 <HAL_TIM_PWM_Stop+0x58>
 800a4ec:	2301      	movs	r3, #1
 800a4ee:	e000      	b.n	800a4f2 <HAL_TIM_PWM_Stop+0x5a>
 800a4f0:	2300      	movs	r3, #0
 800a4f2:	2b00      	cmp	r3, #0
 800a4f4:	d017      	beq.n	800a526 <HAL_TIM_PWM_Stop+0x8e>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	6a1a      	ldr	r2, [r3, #32]
 800a4fc:	f241 1311 	movw	r3, #4369	@ 0x1111
 800a500:	4013      	ands	r3, r2
 800a502:	2b00      	cmp	r3, #0
 800a504:	d10f      	bne.n	800a526 <HAL_TIM_PWM_Stop+0x8e>
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	6a1a      	ldr	r2, [r3, #32]
 800a50c:	f244 4344 	movw	r3, #17476	@ 0x4444
 800a510:	4013      	ands	r3, r2
 800a512:	2b00      	cmp	r3, #0
 800a514:	d107      	bne.n	800a526 <HAL_TIM_PWM_Stop+0x8e>
 800a516:	687b      	ldr	r3, [r7, #4]
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a51c:	687b      	ldr	r3, [r7, #4]
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a524:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	6a1a      	ldr	r2, [r3, #32]
 800a52c:	f241 1311 	movw	r3, #4369	@ 0x1111
 800a530:	4013      	ands	r3, r2
 800a532:	2b00      	cmp	r3, #0
 800a534:	d10f      	bne.n	800a556 <HAL_TIM_PWM_Stop+0xbe>
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	6a1a      	ldr	r2, [r3, #32]
 800a53c:	f244 4344 	movw	r3, #17476	@ 0x4444
 800a540:	4013      	ands	r3, r2
 800a542:	2b00      	cmp	r3, #0
 800a544:	d107      	bne.n	800a556 <HAL_TIM_PWM_Stop+0xbe>
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	681a      	ldr	r2, [r3, #0]
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	f022 0201 	bic.w	r2, r2, #1
 800a554:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a556:	683b      	ldr	r3, [r7, #0]
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d104      	bne.n	800a566 <HAL_TIM_PWM_Stop+0xce>
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	2201      	movs	r2, #1
 800a560:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a564:	e023      	b.n	800a5ae <HAL_TIM_PWM_Stop+0x116>
 800a566:	683b      	ldr	r3, [r7, #0]
 800a568:	2b04      	cmp	r3, #4
 800a56a:	d104      	bne.n	800a576 <HAL_TIM_PWM_Stop+0xde>
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	2201      	movs	r2, #1
 800a570:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a574:	e01b      	b.n	800a5ae <HAL_TIM_PWM_Stop+0x116>
 800a576:	683b      	ldr	r3, [r7, #0]
 800a578:	2b08      	cmp	r3, #8
 800a57a:	d104      	bne.n	800a586 <HAL_TIM_PWM_Stop+0xee>
 800a57c:	687b      	ldr	r3, [r7, #4]
 800a57e:	2201      	movs	r2, #1
 800a580:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a584:	e013      	b.n	800a5ae <HAL_TIM_PWM_Stop+0x116>
 800a586:	683b      	ldr	r3, [r7, #0]
 800a588:	2b0c      	cmp	r3, #12
 800a58a:	d104      	bne.n	800a596 <HAL_TIM_PWM_Stop+0xfe>
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	2201      	movs	r2, #1
 800a590:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800a594:	e00b      	b.n	800a5ae <HAL_TIM_PWM_Stop+0x116>
 800a596:	683b      	ldr	r3, [r7, #0]
 800a598:	2b10      	cmp	r3, #16
 800a59a:	d104      	bne.n	800a5a6 <HAL_TIM_PWM_Stop+0x10e>
 800a59c:	687b      	ldr	r3, [r7, #4]
 800a59e:	2201      	movs	r2, #1
 800a5a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a5a4:	e003      	b.n	800a5ae <HAL_TIM_PWM_Stop+0x116>
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	2201      	movs	r2, #1
 800a5aa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 800a5ae:	2300      	movs	r3, #0
}
 800a5b0:	4618      	mov	r0, r3
 800a5b2:	3708      	adds	r7, #8
 800a5b4:	46bd      	mov	sp, r7
 800a5b6:	bd80      	pop	{r7, pc}
 800a5b8:	40012c00 	.word	0x40012c00
 800a5bc:	40013400 	.word	0x40013400
 800a5c0:	40014000 	.word	0x40014000
 800a5c4:	40014400 	.word	0x40014400
 800a5c8:	40014800 	.word	0x40014800
 800a5cc:	40015000 	.word	0x40015000

0800a5d0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a5d0:	b580      	push	{r7, lr}
 800a5d2:	b084      	sub	sp, #16
 800a5d4:	af00      	add	r7, sp, #0
 800a5d6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	68db      	ldr	r3, [r3, #12]
 800a5de:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	681b      	ldr	r3, [r3, #0]
 800a5e4:	691b      	ldr	r3, [r3, #16]
 800a5e6:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800a5e8:	68bb      	ldr	r3, [r7, #8]
 800a5ea:	f003 0302 	and.w	r3, r3, #2
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d020      	beq.n	800a634 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800a5f2:	68fb      	ldr	r3, [r7, #12]
 800a5f4:	f003 0302 	and.w	r3, r3, #2
 800a5f8:	2b00      	cmp	r3, #0
 800a5fa:	d01b      	beq.n	800a634 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	f06f 0202 	mvn.w	r2, #2
 800a604:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	2201      	movs	r2, #1
 800a60a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	699b      	ldr	r3, [r3, #24]
 800a612:	f003 0303 	and.w	r3, r3, #3
 800a616:	2b00      	cmp	r3, #0
 800a618:	d003      	beq.n	800a622 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a61a:	6878      	ldr	r0, [r7, #4]
 800a61c:	f000 fb5c 	bl	800acd8 <HAL_TIM_IC_CaptureCallback>
 800a620:	e005      	b.n	800a62e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a622:	6878      	ldr	r0, [r7, #4]
 800a624:	f000 fb4e 	bl	800acc4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a628:	6878      	ldr	r0, [r7, #4]
 800a62a:	f000 fb5f 	bl	800acec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	2200      	movs	r2, #0
 800a632:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800a634:	68bb      	ldr	r3, [r7, #8]
 800a636:	f003 0304 	and.w	r3, r3, #4
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d020      	beq.n	800a680 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	f003 0304 	and.w	r3, r3, #4
 800a644:	2b00      	cmp	r3, #0
 800a646:	d01b      	beq.n	800a680 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	f06f 0204 	mvn.w	r2, #4
 800a650:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a652:	687b      	ldr	r3, [r7, #4]
 800a654:	2202      	movs	r2, #2
 800a656:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	681b      	ldr	r3, [r3, #0]
 800a65c:	699b      	ldr	r3, [r3, #24]
 800a65e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a662:	2b00      	cmp	r3, #0
 800a664:	d003      	beq.n	800a66e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a666:	6878      	ldr	r0, [r7, #4]
 800a668:	f000 fb36 	bl	800acd8 <HAL_TIM_IC_CaptureCallback>
 800a66c:	e005      	b.n	800a67a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a66e:	6878      	ldr	r0, [r7, #4]
 800a670:	f000 fb28 	bl	800acc4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a674:	6878      	ldr	r0, [r7, #4]
 800a676:	f000 fb39 	bl	800acec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	2200      	movs	r2, #0
 800a67e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800a680:	68bb      	ldr	r3, [r7, #8]
 800a682:	f003 0308 	and.w	r3, r3, #8
 800a686:	2b00      	cmp	r3, #0
 800a688:	d020      	beq.n	800a6cc <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800a68a:	68fb      	ldr	r3, [r7, #12]
 800a68c:	f003 0308 	and.w	r3, r3, #8
 800a690:	2b00      	cmp	r3, #0
 800a692:	d01b      	beq.n	800a6cc <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	f06f 0208 	mvn.w	r2, #8
 800a69c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a69e:	687b      	ldr	r3, [r7, #4]
 800a6a0:	2204      	movs	r2, #4
 800a6a2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	681b      	ldr	r3, [r3, #0]
 800a6a8:	69db      	ldr	r3, [r3, #28]
 800a6aa:	f003 0303 	and.w	r3, r3, #3
 800a6ae:	2b00      	cmp	r3, #0
 800a6b0:	d003      	beq.n	800a6ba <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a6b2:	6878      	ldr	r0, [r7, #4]
 800a6b4:	f000 fb10 	bl	800acd8 <HAL_TIM_IC_CaptureCallback>
 800a6b8:	e005      	b.n	800a6c6 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a6ba:	6878      	ldr	r0, [r7, #4]
 800a6bc:	f000 fb02 	bl	800acc4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a6c0:	6878      	ldr	r0, [r7, #4]
 800a6c2:	f000 fb13 	bl	800acec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a6c6:	687b      	ldr	r3, [r7, #4]
 800a6c8:	2200      	movs	r2, #0
 800a6ca:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800a6cc:	68bb      	ldr	r3, [r7, #8]
 800a6ce:	f003 0310 	and.w	r3, r3, #16
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d020      	beq.n	800a718 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800a6d6:	68fb      	ldr	r3, [r7, #12]
 800a6d8:	f003 0310 	and.w	r3, r3, #16
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d01b      	beq.n	800a718 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800a6e0:	687b      	ldr	r3, [r7, #4]
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	f06f 0210 	mvn.w	r2, #16
 800a6e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	2208      	movs	r2, #8
 800a6ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	681b      	ldr	r3, [r3, #0]
 800a6f4:	69db      	ldr	r3, [r3, #28]
 800a6f6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d003      	beq.n	800a706 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a6fe:	6878      	ldr	r0, [r7, #4]
 800a700:	f000 faea 	bl	800acd8 <HAL_TIM_IC_CaptureCallback>
 800a704:	e005      	b.n	800a712 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a706:	6878      	ldr	r0, [r7, #4]
 800a708:	f000 fadc 	bl	800acc4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a70c:	6878      	ldr	r0, [r7, #4]
 800a70e:	f000 faed 	bl	800acec <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a712:	687b      	ldr	r3, [r7, #4]
 800a714:	2200      	movs	r2, #0
 800a716:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800a718:	68bb      	ldr	r3, [r7, #8]
 800a71a:	f003 0301 	and.w	r3, r3, #1
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d00c      	beq.n	800a73c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800a722:	68fb      	ldr	r3, [r7, #12]
 800a724:	f003 0301 	and.w	r3, r3, #1
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d007      	beq.n	800a73c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	f06f 0201 	mvn.w	r2, #1
 800a734:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a736:	6878      	ldr	r0, [r7, #4]
 800a738:	f7f8 fafe 	bl	8002d38 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a73c:	68bb      	ldr	r3, [r7, #8]
 800a73e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a742:	2b00      	cmp	r3, #0
 800a744:	d104      	bne.n	800a750 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800a746:	68bb      	ldr	r3, [r7, #8]
 800a748:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a74c:	2b00      	cmp	r3, #0
 800a74e:	d00c      	beq.n	800a76a <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a756:	2b00      	cmp	r3, #0
 800a758:	d007      	beq.n	800a76a <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800a75a:	687b      	ldr	r3, [r7, #4]
 800a75c:	681b      	ldr	r3, [r3, #0]
 800a75e:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800a762:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a764:	6878      	ldr	r0, [r7, #4]
 800a766:	f001 f8a9 	bl	800b8bc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800a76a:	68bb      	ldr	r3, [r7, #8]
 800a76c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a770:	2b00      	cmp	r3, #0
 800a772:	d00c      	beq.n	800a78e <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a77a:	2b00      	cmp	r3, #0
 800a77c:	d007      	beq.n	800a78e <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a77e:	687b      	ldr	r3, [r7, #4]
 800a780:	681b      	ldr	r3, [r3, #0]
 800a782:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800a786:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a788:	6878      	ldr	r0, [r7, #4]
 800a78a:	f001 f8a1 	bl	800b8d0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800a78e:	68bb      	ldr	r3, [r7, #8]
 800a790:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a794:	2b00      	cmp	r3, #0
 800a796:	d00c      	beq.n	800a7b2 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800a798:	68fb      	ldr	r3, [r7, #12]
 800a79a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a79e:	2b00      	cmp	r3, #0
 800a7a0:	d007      	beq.n	800a7b2 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800a7a2:	687b      	ldr	r3, [r7, #4]
 800a7a4:	681b      	ldr	r3, [r3, #0]
 800a7a6:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800a7aa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a7ac:	6878      	ldr	r0, [r7, #4]
 800a7ae:	f000 faa7 	bl	800ad00 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800a7b2:	68bb      	ldr	r3, [r7, #8]
 800a7b4:	f003 0320 	and.w	r3, r3, #32
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d00c      	beq.n	800a7d6 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800a7bc:	68fb      	ldr	r3, [r7, #12]
 800a7be:	f003 0320 	and.w	r3, r3, #32
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d007      	beq.n	800a7d6 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	681b      	ldr	r3, [r3, #0]
 800a7ca:	f06f 0220 	mvn.w	r2, #32
 800a7ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a7d0:	6878      	ldr	r0, [r7, #4]
 800a7d2:	f001 f869 	bl	800b8a8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800a7d6:	68bb      	ldr	r3, [r7, #8]
 800a7d8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	d00c      	beq.n	800a7fa <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a7e6:	2b00      	cmp	r3, #0
 800a7e8:	d007      	beq.n	800a7fa <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	681b      	ldr	r3, [r3, #0]
 800a7ee:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800a7f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800a7f4:	6878      	ldr	r0, [r7, #4]
 800a7f6:	f001 f875 	bl	800b8e4 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800a7fa:	68bb      	ldr	r3, [r7, #8]
 800a7fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a800:	2b00      	cmp	r3, #0
 800a802:	d00c      	beq.n	800a81e <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a80a:	2b00      	cmp	r3, #0
 800a80c:	d007      	beq.n	800a81e <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	681b      	ldr	r3, [r3, #0]
 800a812:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800a816:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800a818:	6878      	ldr	r0, [r7, #4]
 800a81a:	f001 f86d 	bl	800b8f8 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800a81e:	68bb      	ldr	r3, [r7, #8]
 800a820:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a824:	2b00      	cmp	r3, #0
 800a826:	d00c      	beq.n	800a842 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800a828:	68fb      	ldr	r3, [r7, #12]
 800a82a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a82e:	2b00      	cmp	r3, #0
 800a830:	d007      	beq.n	800a842 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	681b      	ldr	r3, [r3, #0]
 800a836:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800a83a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800a83c:	6878      	ldr	r0, [r7, #4]
 800a83e:	f001 f865 	bl	800b90c <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800a842:	68bb      	ldr	r3, [r7, #8]
 800a844:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d00c      	beq.n	800a866 <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800a84c:	68fb      	ldr	r3, [r7, #12]
 800a84e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a852:	2b00      	cmp	r3, #0
 800a854:	d007      	beq.n	800a866 <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800a85e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800a860:	6878      	ldr	r0, [r7, #4]
 800a862:	f001 f85d 	bl	800b920 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a866:	bf00      	nop
 800a868:	3710      	adds	r7, #16
 800a86a:	46bd      	mov	sp, r7
 800a86c:	bd80      	pop	{r7, pc}
	...

0800a870 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a870:	b580      	push	{r7, lr}
 800a872:	b086      	sub	sp, #24
 800a874:	af00      	add	r7, sp, #0
 800a876:	60f8      	str	r0, [r7, #12]
 800a878:	60b9      	str	r1, [r7, #8]
 800a87a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a87c:	2300      	movs	r3, #0
 800a87e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a886:	2b01      	cmp	r3, #1
 800a888:	d101      	bne.n	800a88e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a88a:	2302      	movs	r3, #2
 800a88c:	e0ff      	b.n	800aa8e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800a88e:	68fb      	ldr	r3, [r7, #12]
 800a890:	2201      	movs	r2, #1
 800a892:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	2b14      	cmp	r3, #20
 800a89a:	f200 80f0 	bhi.w	800aa7e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800a89e:	a201      	add	r2, pc, #4	@ (adr r2, 800a8a4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a8a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a8a4:	0800a8f9 	.word	0x0800a8f9
 800a8a8:	0800aa7f 	.word	0x0800aa7f
 800a8ac:	0800aa7f 	.word	0x0800aa7f
 800a8b0:	0800aa7f 	.word	0x0800aa7f
 800a8b4:	0800a939 	.word	0x0800a939
 800a8b8:	0800aa7f 	.word	0x0800aa7f
 800a8bc:	0800aa7f 	.word	0x0800aa7f
 800a8c0:	0800aa7f 	.word	0x0800aa7f
 800a8c4:	0800a97b 	.word	0x0800a97b
 800a8c8:	0800aa7f 	.word	0x0800aa7f
 800a8cc:	0800aa7f 	.word	0x0800aa7f
 800a8d0:	0800aa7f 	.word	0x0800aa7f
 800a8d4:	0800a9bb 	.word	0x0800a9bb
 800a8d8:	0800aa7f 	.word	0x0800aa7f
 800a8dc:	0800aa7f 	.word	0x0800aa7f
 800a8e0:	0800aa7f 	.word	0x0800aa7f
 800a8e4:	0800a9fd 	.word	0x0800a9fd
 800a8e8:	0800aa7f 	.word	0x0800aa7f
 800a8ec:	0800aa7f 	.word	0x0800aa7f
 800a8f0:	0800aa7f 	.word	0x0800aa7f
 800a8f4:	0800aa3d 	.word	0x0800aa3d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a8f8:	68fb      	ldr	r3, [r7, #12]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	68b9      	ldr	r1, [r7, #8]
 800a8fe:	4618      	mov	r0, r3
 800a900:	f000 fabc 	bl	800ae7c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a904:	68fb      	ldr	r3, [r7, #12]
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	699a      	ldr	r2, [r3, #24]
 800a90a:	68fb      	ldr	r3, [r7, #12]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	f042 0208 	orr.w	r2, r2, #8
 800a912:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	681b      	ldr	r3, [r3, #0]
 800a918:	699a      	ldr	r2, [r3, #24]
 800a91a:	68fb      	ldr	r3, [r7, #12]
 800a91c:	681b      	ldr	r3, [r3, #0]
 800a91e:	f022 0204 	bic.w	r2, r2, #4
 800a922:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a924:	68fb      	ldr	r3, [r7, #12]
 800a926:	681b      	ldr	r3, [r3, #0]
 800a928:	6999      	ldr	r1, [r3, #24]
 800a92a:	68bb      	ldr	r3, [r7, #8]
 800a92c:	691a      	ldr	r2, [r3, #16]
 800a92e:	68fb      	ldr	r3, [r7, #12]
 800a930:	681b      	ldr	r3, [r3, #0]
 800a932:	430a      	orrs	r2, r1
 800a934:	619a      	str	r2, [r3, #24]
      break;
 800a936:	e0a5      	b.n	800aa84 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	68b9      	ldr	r1, [r7, #8]
 800a93e:	4618      	mov	r0, r3
 800a940:	f000 fb36 	bl	800afb0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a944:	68fb      	ldr	r3, [r7, #12]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	699a      	ldr	r2, [r3, #24]
 800a94a:	68fb      	ldr	r3, [r7, #12]
 800a94c:	681b      	ldr	r3, [r3, #0]
 800a94e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a952:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	681b      	ldr	r3, [r3, #0]
 800a958:	699a      	ldr	r2, [r3, #24]
 800a95a:	68fb      	ldr	r3, [r7, #12]
 800a95c:	681b      	ldr	r3, [r3, #0]
 800a95e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a962:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a964:	68fb      	ldr	r3, [r7, #12]
 800a966:	681b      	ldr	r3, [r3, #0]
 800a968:	6999      	ldr	r1, [r3, #24]
 800a96a:	68bb      	ldr	r3, [r7, #8]
 800a96c:	691b      	ldr	r3, [r3, #16]
 800a96e:	021a      	lsls	r2, r3, #8
 800a970:	68fb      	ldr	r3, [r7, #12]
 800a972:	681b      	ldr	r3, [r3, #0]
 800a974:	430a      	orrs	r2, r1
 800a976:	619a      	str	r2, [r3, #24]
      break;
 800a978:	e084      	b.n	800aa84 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	68b9      	ldr	r1, [r7, #8]
 800a980:	4618      	mov	r0, r3
 800a982:	f000 fba9 	bl	800b0d8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	681b      	ldr	r3, [r3, #0]
 800a98a:	69da      	ldr	r2, [r3, #28]
 800a98c:	68fb      	ldr	r3, [r7, #12]
 800a98e:	681b      	ldr	r3, [r3, #0]
 800a990:	f042 0208 	orr.w	r2, r2, #8
 800a994:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	69da      	ldr	r2, [r3, #28]
 800a99c:	68fb      	ldr	r3, [r7, #12]
 800a99e:	681b      	ldr	r3, [r3, #0]
 800a9a0:	f022 0204 	bic.w	r2, r2, #4
 800a9a4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	681b      	ldr	r3, [r3, #0]
 800a9aa:	69d9      	ldr	r1, [r3, #28]
 800a9ac:	68bb      	ldr	r3, [r7, #8]
 800a9ae:	691a      	ldr	r2, [r3, #16]
 800a9b0:	68fb      	ldr	r3, [r7, #12]
 800a9b2:	681b      	ldr	r3, [r3, #0]
 800a9b4:	430a      	orrs	r2, r1
 800a9b6:	61da      	str	r2, [r3, #28]
      break;
 800a9b8:	e064      	b.n	800aa84 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a9ba:	68fb      	ldr	r3, [r7, #12]
 800a9bc:	681b      	ldr	r3, [r3, #0]
 800a9be:	68b9      	ldr	r1, [r7, #8]
 800a9c0:	4618      	mov	r0, r3
 800a9c2:	f000 fc1b 	bl	800b1fc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a9c6:	68fb      	ldr	r3, [r7, #12]
 800a9c8:	681b      	ldr	r3, [r3, #0]
 800a9ca:	69da      	ldr	r2, [r3, #28]
 800a9cc:	68fb      	ldr	r3, [r7, #12]
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a9d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a9d6:	68fb      	ldr	r3, [r7, #12]
 800a9d8:	681b      	ldr	r3, [r3, #0]
 800a9da:	69da      	ldr	r2, [r3, #28]
 800a9dc:	68fb      	ldr	r3, [r7, #12]
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a9e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a9e6:	68fb      	ldr	r3, [r7, #12]
 800a9e8:	681b      	ldr	r3, [r3, #0]
 800a9ea:	69d9      	ldr	r1, [r3, #28]
 800a9ec:	68bb      	ldr	r3, [r7, #8]
 800a9ee:	691b      	ldr	r3, [r3, #16]
 800a9f0:	021a      	lsls	r2, r3, #8
 800a9f2:	68fb      	ldr	r3, [r7, #12]
 800a9f4:	681b      	ldr	r3, [r3, #0]
 800a9f6:	430a      	orrs	r2, r1
 800a9f8:	61da      	str	r2, [r3, #28]
      break;
 800a9fa:	e043      	b.n	800aa84 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a9fc:	68fb      	ldr	r3, [r7, #12]
 800a9fe:	681b      	ldr	r3, [r3, #0]
 800aa00:	68b9      	ldr	r1, [r7, #8]
 800aa02:	4618      	mov	r0, r3
 800aa04:	f000 fc8e 	bl	800b324 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	681b      	ldr	r3, [r3, #0]
 800aa0c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	f042 0208 	orr.w	r2, r2, #8
 800aa16:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800aa18:	68fb      	ldr	r3, [r7, #12]
 800aa1a:	681b      	ldr	r3, [r3, #0]
 800aa1c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800aa1e:	68fb      	ldr	r3, [r7, #12]
 800aa20:	681b      	ldr	r3, [r3, #0]
 800aa22:	f022 0204 	bic.w	r2, r2, #4
 800aa26:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800aa28:	68fb      	ldr	r3, [r7, #12]
 800aa2a:	681b      	ldr	r3, [r3, #0]
 800aa2c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800aa2e:	68bb      	ldr	r3, [r7, #8]
 800aa30:	691a      	ldr	r2, [r3, #16]
 800aa32:	68fb      	ldr	r3, [r7, #12]
 800aa34:	681b      	ldr	r3, [r3, #0]
 800aa36:	430a      	orrs	r2, r1
 800aa38:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800aa3a:	e023      	b.n	800aa84 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	681b      	ldr	r3, [r3, #0]
 800aa40:	68b9      	ldr	r1, [r7, #8]
 800aa42:	4618      	mov	r0, r3
 800aa44:	f000 fcd8 	bl	800b3f8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800aa48:	68fb      	ldr	r3, [r7, #12]
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800aa4e:	68fb      	ldr	r3, [r7, #12]
 800aa50:	681b      	ldr	r3, [r3, #0]
 800aa52:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800aa56:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800aa5e:	68fb      	ldr	r3, [r7, #12]
 800aa60:	681b      	ldr	r3, [r3, #0]
 800aa62:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800aa66:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800aa68:	68fb      	ldr	r3, [r7, #12]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800aa6e:	68bb      	ldr	r3, [r7, #8]
 800aa70:	691b      	ldr	r3, [r3, #16]
 800aa72:	021a      	lsls	r2, r3, #8
 800aa74:	68fb      	ldr	r3, [r7, #12]
 800aa76:	681b      	ldr	r3, [r3, #0]
 800aa78:	430a      	orrs	r2, r1
 800aa7a:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800aa7c:	e002      	b.n	800aa84 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800aa7e:	2301      	movs	r3, #1
 800aa80:	75fb      	strb	r3, [r7, #23]
      break;
 800aa82:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800aa84:	68fb      	ldr	r3, [r7, #12]
 800aa86:	2200      	movs	r2, #0
 800aa88:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800aa8c:	7dfb      	ldrb	r3, [r7, #23]
}
 800aa8e:	4618      	mov	r0, r3
 800aa90:	3718      	adds	r7, #24
 800aa92:	46bd      	mov	sp, r7
 800aa94:	bd80      	pop	{r7, pc}
 800aa96:	bf00      	nop

0800aa98 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800aa98:	b580      	push	{r7, lr}
 800aa9a:	b084      	sub	sp, #16
 800aa9c:	af00      	add	r7, sp, #0
 800aa9e:	6078      	str	r0, [r7, #4]
 800aaa0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800aaa2:	2300      	movs	r3, #0
 800aaa4:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800aaa6:	687b      	ldr	r3, [r7, #4]
 800aaa8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800aaac:	2b01      	cmp	r3, #1
 800aaae:	d101      	bne.n	800aab4 <HAL_TIM_ConfigClockSource+0x1c>
 800aab0:	2302      	movs	r3, #2
 800aab2:	e0f6      	b.n	800aca2 <HAL_TIM_ConfigClockSource+0x20a>
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	2201      	movs	r2, #1
 800aab8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	2202      	movs	r2, #2
 800aac0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	681b      	ldr	r3, [r3, #0]
 800aac8:	689b      	ldr	r3, [r3, #8]
 800aaca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800aacc:	68bb      	ldr	r3, [r7, #8]
 800aace:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800aad2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800aad6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800aad8:	68bb      	ldr	r3, [r7, #8]
 800aada:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800aade:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	681b      	ldr	r3, [r3, #0]
 800aae4:	68ba      	ldr	r2, [r7, #8]
 800aae6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800aae8:	683b      	ldr	r3, [r7, #0]
 800aaea:	681b      	ldr	r3, [r3, #0]
 800aaec:	4a6f      	ldr	r2, [pc, #444]	@ (800acac <HAL_TIM_ConfigClockSource+0x214>)
 800aaee:	4293      	cmp	r3, r2
 800aaf0:	f000 80c1 	beq.w	800ac76 <HAL_TIM_ConfigClockSource+0x1de>
 800aaf4:	4a6d      	ldr	r2, [pc, #436]	@ (800acac <HAL_TIM_ConfigClockSource+0x214>)
 800aaf6:	4293      	cmp	r3, r2
 800aaf8:	f200 80c6 	bhi.w	800ac88 <HAL_TIM_ConfigClockSource+0x1f0>
 800aafc:	4a6c      	ldr	r2, [pc, #432]	@ (800acb0 <HAL_TIM_ConfigClockSource+0x218>)
 800aafe:	4293      	cmp	r3, r2
 800ab00:	f000 80b9 	beq.w	800ac76 <HAL_TIM_ConfigClockSource+0x1de>
 800ab04:	4a6a      	ldr	r2, [pc, #424]	@ (800acb0 <HAL_TIM_ConfigClockSource+0x218>)
 800ab06:	4293      	cmp	r3, r2
 800ab08:	f200 80be 	bhi.w	800ac88 <HAL_TIM_ConfigClockSource+0x1f0>
 800ab0c:	4a69      	ldr	r2, [pc, #420]	@ (800acb4 <HAL_TIM_ConfigClockSource+0x21c>)
 800ab0e:	4293      	cmp	r3, r2
 800ab10:	f000 80b1 	beq.w	800ac76 <HAL_TIM_ConfigClockSource+0x1de>
 800ab14:	4a67      	ldr	r2, [pc, #412]	@ (800acb4 <HAL_TIM_ConfigClockSource+0x21c>)
 800ab16:	4293      	cmp	r3, r2
 800ab18:	f200 80b6 	bhi.w	800ac88 <HAL_TIM_ConfigClockSource+0x1f0>
 800ab1c:	4a66      	ldr	r2, [pc, #408]	@ (800acb8 <HAL_TIM_ConfigClockSource+0x220>)
 800ab1e:	4293      	cmp	r3, r2
 800ab20:	f000 80a9 	beq.w	800ac76 <HAL_TIM_ConfigClockSource+0x1de>
 800ab24:	4a64      	ldr	r2, [pc, #400]	@ (800acb8 <HAL_TIM_ConfigClockSource+0x220>)
 800ab26:	4293      	cmp	r3, r2
 800ab28:	f200 80ae 	bhi.w	800ac88 <HAL_TIM_ConfigClockSource+0x1f0>
 800ab2c:	4a63      	ldr	r2, [pc, #396]	@ (800acbc <HAL_TIM_ConfigClockSource+0x224>)
 800ab2e:	4293      	cmp	r3, r2
 800ab30:	f000 80a1 	beq.w	800ac76 <HAL_TIM_ConfigClockSource+0x1de>
 800ab34:	4a61      	ldr	r2, [pc, #388]	@ (800acbc <HAL_TIM_ConfigClockSource+0x224>)
 800ab36:	4293      	cmp	r3, r2
 800ab38:	f200 80a6 	bhi.w	800ac88 <HAL_TIM_ConfigClockSource+0x1f0>
 800ab3c:	4a60      	ldr	r2, [pc, #384]	@ (800acc0 <HAL_TIM_ConfigClockSource+0x228>)
 800ab3e:	4293      	cmp	r3, r2
 800ab40:	f000 8099 	beq.w	800ac76 <HAL_TIM_ConfigClockSource+0x1de>
 800ab44:	4a5e      	ldr	r2, [pc, #376]	@ (800acc0 <HAL_TIM_ConfigClockSource+0x228>)
 800ab46:	4293      	cmp	r3, r2
 800ab48:	f200 809e 	bhi.w	800ac88 <HAL_TIM_ConfigClockSource+0x1f0>
 800ab4c:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800ab50:	f000 8091 	beq.w	800ac76 <HAL_TIM_ConfigClockSource+0x1de>
 800ab54:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800ab58:	f200 8096 	bhi.w	800ac88 <HAL_TIM_ConfigClockSource+0x1f0>
 800ab5c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ab60:	f000 8089 	beq.w	800ac76 <HAL_TIM_ConfigClockSource+0x1de>
 800ab64:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800ab68:	f200 808e 	bhi.w	800ac88 <HAL_TIM_ConfigClockSource+0x1f0>
 800ab6c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ab70:	d03e      	beq.n	800abf0 <HAL_TIM_ConfigClockSource+0x158>
 800ab72:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ab76:	f200 8087 	bhi.w	800ac88 <HAL_TIM_ConfigClockSource+0x1f0>
 800ab7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ab7e:	f000 8086 	beq.w	800ac8e <HAL_TIM_ConfigClockSource+0x1f6>
 800ab82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ab86:	d87f      	bhi.n	800ac88 <HAL_TIM_ConfigClockSource+0x1f0>
 800ab88:	2b70      	cmp	r3, #112	@ 0x70
 800ab8a:	d01a      	beq.n	800abc2 <HAL_TIM_ConfigClockSource+0x12a>
 800ab8c:	2b70      	cmp	r3, #112	@ 0x70
 800ab8e:	d87b      	bhi.n	800ac88 <HAL_TIM_ConfigClockSource+0x1f0>
 800ab90:	2b60      	cmp	r3, #96	@ 0x60
 800ab92:	d050      	beq.n	800ac36 <HAL_TIM_ConfigClockSource+0x19e>
 800ab94:	2b60      	cmp	r3, #96	@ 0x60
 800ab96:	d877      	bhi.n	800ac88 <HAL_TIM_ConfigClockSource+0x1f0>
 800ab98:	2b50      	cmp	r3, #80	@ 0x50
 800ab9a:	d03c      	beq.n	800ac16 <HAL_TIM_ConfigClockSource+0x17e>
 800ab9c:	2b50      	cmp	r3, #80	@ 0x50
 800ab9e:	d873      	bhi.n	800ac88 <HAL_TIM_ConfigClockSource+0x1f0>
 800aba0:	2b40      	cmp	r3, #64	@ 0x40
 800aba2:	d058      	beq.n	800ac56 <HAL_TIM_ConfigClockSource+0x1be>
 800aba4:	2b40      	cmp	r3, #64	@ 0x40
 800aba6:	d86f      	bhi.n	800ac88 <HAL_TIM_ConfigClockSource+0x1f0>
 800aba8:	2b30      	cmp	r3, #48	@ 0x30
 800abaa:	d064      	beq.n	800ac76 <HAL_TIM_ConfigClockSource+0x1de>
 800abac:	2b30      	cmp	r3, #48	@ 0x30
 800abae:	d86b      	bhi.n	800ac88 <HAL_TIM_ConfigClockSource+0x1f0>
 800abb0:	2b20      	cmp	r3, #32
 800abb2:	d060      	beq.n	800ac76 <HAL_TIM_ConfigClockSource+0x1de>
 800abb4:	2b20      	cmp	r3, #32
 800abb6:	d867      	bhi.n	800ac88 <HAL_TIM_ConfigClockSource+0x1f0>
 800abb8:	2b00      	cmp	r3, #0
 800abba:	d05c      	beq.n	800ac76 <HAL_TIM_ConfigClockSource+0x1de>
 800abbc:	2b10      	cmp	r3, #16
 800abbe:	d05a      	beq.n	800ac76 <HAL_TIM_ConfigClockSource+0x1de>
 800abc0:	e062      	b.n	800ac88 <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800abc6:	683b      	ldr	r3, [r7, #0]
 800abc8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800abca:	683b      	ldr	r3, [r7, #0]
 800abcc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800abce:	683b      	ldr	r3, [r7, #0]
 800abd0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800abd2:	f000 fcf9 	bl	800b5c8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800abd6:	687b      	ldr	r3, [r7, #4]
 800abd8:	681b      	ldr	r3, [r3, #0]
 800abda:	689b      	ldr	r3, [r3, #8]
 800abdc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800abde:	68bb      	ldr	r3, [r7, #8]
 800abe0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800abe4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	68ba      	ldr	r2, [r7, #8]
 800abec:	609a      	str	r2, [r3, #8]
      break;
 800abee:	e04f      	b.n	800ac90 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800abf4:	683b      	ldr	r3, [r7, #0]
 800abf6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800abf8:	683b      	ldr	r3, [r7, #0]
 800abfa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800abfc:	683b      	ldr	r3, [r7, #0]
 800abfe:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800ac00:	f000 fce2 	bl	800b5c8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800ac04:	687b      	ldr	r3, [r7, #4]
 800ac06:	681b      	ldr	r3, [r3, #0]
 800ac08:	689a      	ldr	r2, [r3, #8]
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	681b      	ldr	r3, [r3, #0]
 800ac0e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800ac12:	609a      	str	r2, [r3, #8]
      break;
 800ac14:	e03c      	b.n	800ac90 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ac1a:	683b      	ldr	r3, [r7, #0]
 800ac1c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ac1e:	683b      	ldr	r3, [r7, #0]
 800ac20:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ac22:	461a      	mov	r2, r3
 800ac24:	f000 fc54 	bl	800b4d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	2150      	movs	r1, #80	@ 0x50
 800ac2e:	4618      	mov	r0, r3
 800ac30:	f000 fcad 	bl	800b58e <TIM_ITRx_SetConfig>
      break;
 800ac34:	e02c      	b.n	800ac90 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ac3a:	683b      	ldr	r3, [r7, #0]
 800ac3c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ac3e:	683b      	ldr	r3, [r7, #0]
 800ac40:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800ac42:	461a      	mov	r2, r3
 800ac44:	f000 fc73 	bl	800b52e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	2160      	movs	r1, #96	@ 0x60
 800ac4e:	4618      	mov	r0, r3
 800ac50:	f000 fc9d 	bl	800b58e <TIM_ITRx_SetConfig>
      break;
 800ac54:	e01c      	b.n	800ac90 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800ac5a:	683b      	ldr	r3, [r7, #0]
 800ac5c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800ac5e:	683b      	ldr	r3, [r7, #0]
 800ac60:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800ac62:	461a      	mov	r2, r3
 800ac64:	f000 fc34 	bl	800b4d0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	2140      	movs	r1, #64	@ 0x40
 800ac6e:	4618      	mov	r0, r3
 800ac70:	f000 fc8d 	bl	800b58e <TIM_ITRx_SetConfig>
      break;
 800ac74:	e00c      	b.n	800ac90 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	681a      	ldr	r2, [r3, #0]
 800ac7a:	683b      	ldr	r3, [r7, #0]
 800ac7c:	681b      	ldr	r3, [r3, #0]
 800ac7e:	4619      	mov	r1, r3
 800ac80:	4610      	mov	r0, r2
 800ac82:	f000 fc84 	bl	800b58e <TIM_ITRx_SetConfig>
      break;
 800ac86:	e003      	b.n	800ac90 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800ac88:	2301      	movs	r3, #1
 800ac8a:	73fb      	strb	r3, [r7, #15]
      break;
 800ac8c:	e000      	b.n	800ac90 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800ac8e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	2201      	movs	r2, #1
 800ac94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	2200      	movs	r2, #0
 800ac9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800aca0:	7bfb      	ldrb	r3, [r7, #15]
}
 800aca2:	4618      	mov	r0, r3
 800aca4:	3710      	adds	r7, #16
 800aca6:	46bd      	mov	sp, r7
 800aca8:	bd80      	pop	{r7, pc}
 800acaa:	bf00      	nop
 800acac:	00100070 	.word	0x00100070
 800acb0:	00100060 	.word	0x00100060
 800acb4:	00100050 	.word	0x00100050
 800acb8:	00100040 	.word	0x00100040
 800acbc:	00100030 	.word	0x00100030
 800acc0:	00100020 	.word	0x00100020

0800acc4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800acc4:	b480      	push	{r7}
 800acc6:	b083      	sub	sp, #12
 800acc8:	af00      	add	r7, sp, #0
 800acca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800accc:	bf00      	nop
 800acce:	370c      	adds	r7, #12
 800acd0:	46bd      	mov	sp, r7
 800acd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acd6:	4770      	bx	lr

0800acd8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800acd8:	b480      	push	{r7}
 800acda:	b083      	sub	sp, #12
 800acdc:	af00      	add	r7, sp, #0
 800acde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ace0:	bf00      	nop
 800ace2:	370c      	adds	r7, #12
 800ace4:	46bd      	mov	sp, r7
 800ace6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acea:	4770      	bx	lr

0800acec <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800acec:	b480      	push	{r7}
 800acee:	b083      	sub	sp, #12
 800acf0:	af00      	add	r7, sp, #0
 800acf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800acf4:	bf00      	nop
 800acf6:	370c      	adds	r7, #12
 800acf8:	46bd      	mov	sp, r7
 800acfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acfe:	4770      	bx	lr

0800ad00 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ad00:	b480      	push	{r7}
 800ad02:	b083      	sub	sp, #12
 800ad04:	af00      	add	r7, sp, #0
 800ad06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ad08:	bf00      	nop
 800ad0a:	370c      	adds	r7, #12
 800ad0c:	46bd      	mov	sp, r7
 800ad0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad12:	4770      	bx	lr

0800ad14 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800ad14:	b480      	push	{r7}
 800ad16:	b085      	sub	sp, #20
 800ad18:	af00      	add	r7, sp, #0
 800ad1a:	6078      	str	r0, [r7, #4]
 800ad1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ad24:	687b      	ldr	r3, [r7, #4]
 800ad26:	4a4c      	ldr	r2, [pc, #304]	@ (800ae58 <TIM_Base_SetConfig+0x144>)
 800ad28:	4293      	cmp	r3, r2
 800ad2a:	d017      	beq.n	800ad5c <TIM_Base_SetConfig+0x48>
 800ad2c:	687b      	ldr	r3, [r7, #4]
 800ad2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ad32:	d013      	beq.n	800ad5c <TIM_Base_SetConfig+0x48>
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	4a49      	ldr	r2, [pc, #292]	@ (800ae5c <TIM_Base_SetConfig+0x148>)
 800ad38:	4293      	cmp	r3, r2
 800ad3a:	d00f      	beq.n	800ad5c <TIM_Base_SetConfig+0x48>
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	4a48      	ldr	r2, [pc, #288]	@ (800ae60 <TIM_Base_SetConfig+0x14c>)
 800ad40:	4293      	cmp	r3, r2
 800ad42:	d00b      	beq.n	800ad5c <TIM_Base_SetConfig+0x48>
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	4a47      	ldr	r2, [pc, #284]	@ (800ae64 <TIM_Base_SetConfig+0x150>)
 800ad48:	4293      	cmp	r3, r2
 800ad4a:	d007      	beq.n	800ad5c <TIM_Base_SetConfig+0x48>
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	4a46      	ldr	r2, [pc, #280]	@ (800ae68 <TIM_Base_SetConfig+0x154>)
 800ad50:	4293      	cmp	r3, r2
 800ad52:	d003      	beq.n	800ad5c <TIM_Base_SetConfig+0x48>
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	4a45      	ldr	r2, [pc, #276]	@ (800ae6c <TIM_Base_SetConfig+0x158>)
 800ad58:	4293      	cmp	r3, r2
 800ad5a:	d108      	bne.n	800ad6e <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800ad5c:	68fb      	ldr	r3, [r7, #12]
 800ad5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ad62:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800ad64:	683b      	ldr	r3, [r7, #0]
 800ad66:	685b      	ldr	r3, [r3, #4]
 800ad68:	68fa      	ldr	r2, [r7, #12]
 800ad6a:	4313      	orrs	r3, r2
 800ad6c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800ad6e:	687b      	ldr	r3, [r7, #4]
 800ad70:	4a39      	ldr	r2, [pc, #228]	@ (800ae58 <TIM_Base_SetConfig+0x144>)
 800ad72:	4293      	cmp	r3, r2
 800ad74:	d023      	beq.n	800adbe <TIM_Base_SetConfig+0xaa>
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ad7c:	d01f      	beq.n	800adbe <TIM_Base_SetConfig+0xaa>
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	4a36      	ldr	r2, [pc, #216]	@ (800ae5c <TIM_Base_SetConfig+0x148>)
 800ad82:	4293      	cmp	r3, r2
 800ad84:	d01b      	beq.n	800adbe <TIM_Base_SetConfig+0xaa>
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	4a35      	ldr	r2, [pc, #212]	@ (800ae60 <TIM_Base_SetConfig+0x14c>)
 800ad8a:	4293      	cmp	r3, r2
 800ad8c:	d017      	beq.n	800adbe <TIM_Base_SetConfig+0xaa>
 800ad8e:	687b      	ldr	r3, [r7, #4]
 800ad90:	4a34      	ldr	r2, [pc, #208]	@ (800ae64 <TIM_Base_SetConfig+0x150>)
 800ad92:	4293      	cmp	r3, r2
 800ad94:	d013      	beq.n	800adbe <TIM_Base_SetConfig+0xaa>
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	4a33      	ldr	r2, [pc, #204]	@ (800ae68 <TIM_Base_SetConfig+0x154>)
 800ad9a:	4293      	cmp	r3, r2
 800ad9c:	d00f      	beq.n	800adbe <TIM_Base_SetConfig+0xaa>
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	4a33      	ldr	r2, [pc, #204]	@ (800ae70 <TIM_Base_SetConfig+0x15c>)
 800ada2:	4293      	cmp	r3, r2
 800ada4:	d00b      	beq.n	800adbe <TIM_Base_SetConfig+0xaa>
 800ada6:	687b      	ldr	r3, [r7, #4]
 800ada8:	4a32      	ldr	r2, [pc, #200]	@ (800ae74 <TIM_Base_SetConfig+0x160>)
 800adaa:	4293      	cmp	r3, r2
 800adac:	d007      	beq.n	800adbe <TIM_Base_SetConfig+0xaa>
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	4a31      	ldr	r2, [pc, #196]	@ (800ae78 <TIM_Base_SetConfig+0x164>)
 800adb2:	4293      	cmp	r3, r2
 800adb4:	d003      	beq.n	800adbe <TIM_Base_SetConfig+0xaa>
 800adb6:	687b      	ldr	r3, [r7, #4]
 800adb8:	4a2c      	ldr	r2, [pc, #176]	@ (800ae6c <TIM_Base_SetConfig+0x158>)
 800adba:	4293      	cmp	r3, r2
 800adbc:	d108      	bne.n	800add0 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800adbe:	68fb      	ldr	r3, [r7, #12]
 800adc0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800adc4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800adc6:	683b      	ldr	r3, [r7, #0]
 800adc8:	68db      	ldr	r3, [r3, #12]
 800adca:	68fa      	ldr	r2, [r7, #12]
 800adcc:	4313      	orrs	r3, r2
 800adce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800add0:	68fb      	ldr	r3, [r7, #12]
 800add2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800add6:	683b      	ldr	r3, [r7, #0]
 800add8:	695b      	ldr	r3, [r3, #20]
 800adda:	4313      	orrs	r3, r2
 800addc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	68fa      	ldr	r2, [r7, #12]
 800ade2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ade4:	683b      	ldr	r3, [r7, #0]
 800ade6:	689a      	ldr	r2, [r3, #8]
 800ade8:	687b      	ldr	r3, [r7, #4]
 800adea:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800adec:	683b      	ldr	r3, [r7, #0]
 800adee:	681a      	ldr	r2, [r3, #0]
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	4a18      	ldr	r2, [pc, #96]	@ (800ae58 <TIM_Base_SetConfig+0x144>)
 800adf8:	4293      	cmp	r3, r2
 800adfa:	d013      	beq.n	800ae24 <TIM_Base_SetConfig+0x110>
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	4a1a      	ldr	r2, [pc, #104]	@ (800ae68 <TIM_Base_SetConfig+0x154>)
 800ae00:	4293      	cmp	r3, r2
 800ae02:	d00f      	beq.n	800ae24 <TIM_Base_SetConfig+0x110>
 800ae04:	687b      	ldr	r3, [r7, #4]
 800ae06:	4a1a      	ldr	r2, [pc, #104]	@ (800ae70 <TIM_Base_SetConfig+0x15c>)
 800ae08:	4293      	cmp	r3, r2
 800ae0a:	d00b      	beq.n	800ae24 <TIM_Base_SetConfig+0x110>
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	4a19      	ldr	r2, [pc, #100]	@ (800ae74 <TIM_Base_SetConfig+0x160>)
 800ae10:	4293      	cmp	r3, r2
 800ae12:	d007      	beq.n	800ae24 <TIM_Base_SetConfig+0x110>
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	4a18      	ldr	r2, [pc, #96]	@ (800ae78 <TIM_Base_SetConfig+0x164>)
 800ae18:	4293      	cmp	r3, r2
 800ae1a:	d003      	beq.n	800ae24 <TIM_Base_SetConfig+0x110>
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	4a13      	ldr	r2, [pc, #76]	@ (800ae6c <TIM_Base_SetConfig+0x158>)
 800ae20:	4293      	cmp	r3, r2
 800ae22:	d103      	bne.n	800ae2c <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ae24:	683b      	ldr	r3, [r7, #0]
 800ae26:	691a      	ldr	r2, [r3, #16]
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	2201      	movs	r2, #1
 800ae30:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	691b      	ldr	r3, [r3, #16]
 800ae36:	f003 0301 	and.w	r3, r3, #1
 800ae3a:	2b01      	cmp	r3, #1
 800ae3c:	d105      	bne.n	800ae4a <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	691b      	ldr	r3, [r3, #16]
 800ae42:	f023 0201 	bic.w	r2, r3, #1
 800ae46:	687b      	ldr	r3, [r7, #4]
 800ae48:	611a      	str	r2, [r3, #16]
  }
}
 800ae4a:	bf00      	nop
 800ae4c:	3714      	adds	r7, #20
 800ae4e:	46bd      	mov	sp, r7
 800ae50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae54:	4770      	bx	lr
 800ae56:	bf00      	nop
 800ae58:	40012c00 	.word	0x40012c00
 800ae5c:	40000400 	.word	0x40000400
 800ae60:	40000800 	.word	0x40000800
 800ae64:	40000c00 	.word	0x40000c00
 800ae68:	40013400 	.word	0x40013400
 800ae6c:	40015000 	.word	0x40015000
 800ae70:	40014000 	.word	0x40014000
 800ae74:	40014400 	.word	0x40014400
 800ae78:	40014800 	.word	0x40014800

0800ae7c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ae7c:	b480      	push	{r7}
 800ae7e:	b087      	sub	sp, #28
 800ae80:	af00      	add	r7, sp, #0
 800ae82:	6078      	str	r0, [r7, #4]
 800ae84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ae86:	687b      	ldr	r3, [r7, #4]
 800ae88:	6a1b      	ldr	r3, [r3, #32]
 800ae8a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800ae8c:	687b      	ldr	r3, [r7, #4]
 800ae8e:	6a1b      	ldr	r3, [r3, #32]
 800ae90:	f023 0201 	bic.w	r2, r3, #1
 800ae94:	687b      	ldr	r3, [r7, #4]
 800ae96:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ae98:	687b      	ldr	r3, [r7, #4]
 800ae9a:	685b      	ldr	r3, [r3, #4]
 800ae9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	699b      	ldr	r3, [r3, #24]
 800aea2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800aea4:	68fb      	ldr	r3, [r7, #12]
 800aea6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800aeaa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aeae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800aeb0:	68fb      	ldr	r3, [r7, #12]
 800aeb2:	f023 0303 	bic.w	r3, r3, #3
 800aeb6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800aeb8:	683b      	ldr	r3, [r7, #0]
 800aeba:	681b      	ldr	r3, [r3, #0]
 800aebc:	68fa      	ldr	r2, [r7, #12]
 800aebe:	4313      	orrs	r3, r2
 800aec0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800aec2:	697b      	ldr	r3, [r7, #20]
 800aec4:	f023 0302 	bic.w	r3, r3, #2
 800aec8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800aeca:	683b      	ldr	r3, [r7, #0]
 800aecc:	689b      	ldr	r3, [r3, #8]
 800aece:	697a      	ldr	r2, [r7, #20]
 800aed0:	4313      	orrs	r3, r2
 800aed2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800aed4:	687b      	ldr	r3, [r7, #4]
 800aed6:	4a30      	ldr	r2, [pc, #192]	@ (800af98 <TIM_OC1_SetConfig+0x11c>)
 800aed8:	4293      	cmp	r3, r2
 800aeda:	d013      	beq.n	800af04 <TIM_OC1_SetConfig+0x88>
 800aedc:	687b      	ldr	r3, [r7, #4]
 800aede:	4a2f      	ldr	r2, [pc, #188]	@ (800af9c <TIM_OC1_SetConfig+0x120>)
 800aee0:	4293      	cmp	r3, r2
 800aee2:	d00f      	beq.n	800af04 <TIM_OC1_SetConfig+0x88>
 800aee4:	687b      	ldr	r3, [r7, #4]
 800aee6:	4a2e      	ldr	r2, [pc, #184]	@ (800afa0 <TIM_OC1_SetConfig+0x124>)
 800aee8:	4293      	cmp	r3, r2
 800aeea:	d00b      	beq.n	800af04 <TIM_OC1_SetConfig+0x88>
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	4a2d      	ldr	r2, [pc, #180]	@ (800afa4 <TIM_OC1_SetConfig+0x128>)
 800aef0:	4293      	cmp	r3, r2
 800aef2:	d007      	beq.n	800af04 <TIM_OC1_SetConfig+0x88>
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	4a2c      	ldr	r2, [pc, #176]	@ (800afa8 <TIM_OC1_SetConfig+0x12c>)
 800aef8:	4293      	cmp	r3, r2
 800aefa:	d003      	beq.n	800af04 <TIM_OC1_SetConfig+0x88>
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	4a2b      	ldr	r2, [pc, #172]	@ (800afac <TIM_OC1_SetConfig+0x130>)
 800af00:	4293      	cmp	r3, r2
 800af02:	d10c      	bne.n	800af1e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800af04:	697b      	ldr	r3, [r7, #20]
 800af06:	f023 0308 	bic.w	r3, r3, #8
 800af0a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800af0c:	683b      	ldr	r3, [r7, #0]
 800af0e:	68db      	ldr	r3, [r3, #12]
 800af10:	697a      	ldr	r2, [r7, #20]
 800af12:	4313      	orrs	r3, r2
 800af14:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800af16:	697b      	ldr	r3, [r7, #20]
 800af18:	f023 0304 	bic.w	r3, r3, #4
 800af1c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	4a1d      	ldr	r2, [pc, #116]	@ (800af98 <TIM_OC1_SetConfig+0x11c>)
 800af22:	4293      	cmp	r3, r2
 800af24:	d013      	beq.n	800af4e <TIM_OC1_SetConfig+0xd2>
 800af26:	687b      	ldr	r3, [r7, #4]
 800af28:	4a1c      	ldr	r2, [pc, #112]	@ (800af9c <TIM_OC1_SetConfig+0x120>)
 800af2a:	4293      	cmp	r3, r2
 800af2c:	d00f      	beq.n	800af4e <TIM_OC1_SetConfig+0xd2>
 800af2e:	687b      	ldr	r3, [r7, #4]
 800af30:	4a1b      	ldr	r2, [pc, #108]	@ (800afa0 <TIM_OC1_SetConfig+0x124>)
 800af32:	4293      	cmp	r3, r2
 800af34:	d00b      	beq.n	800af4e <TIM_OC1_SetConfig+0xd2>
 800af36:	687b      	ldr	r3, [r7, #4]
 800af38:	4a1a      	ldr	r2, [pc, #104]	@ (800afa4 <TIM_OC1_SetConfig+0x128>)
 800af3a:	4293      	cmp	r3, r2
 800af3c:	d007      	beq.n	800af4e <TIM_OC1_SetConfig+0xd2>
 800af3e:	687b      	ldr	r3, [r7, #4]
 800af40:	4a19      	ldr	r2, [pc, #100]	@ (800afa8 <TIM_OC1_SetConfig+0x12c>)
 800af42:	4293      	cmp	r3, r2
 800af44:	d003      	beq.n	800af4e <TIM_OC1_SetConfig+0xd2>
 800af46:	687b      	ldr	r3, [r7, #4]
 800af48:	4a18      	ldr	r2, [pc, #96]	@ (800afac <TIM_OC1_SetConfig+0x130>)
 800af4a:	4293      	cmp	r3, r2
 800af4c:	d111      	bne.n	800af72 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800af4e:	693b      	ldr	r3, [r7, #16]
 800af50:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800af54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800af56:	693b      	ldr	r3, [r7, #16]
 800af58:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800af5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800af5e:	683b      	ldr	r3, [r7, #0]
 800af60:	695b      	ldr	r3, [r3, #20]
 800af62:	693a      	ldr	r2, [r7, #16]
 800af64:	4313      	orrs	r3, r2
 800af66:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800af68:	683b      	ldr	r3, [r7, #0]
 800af6a:	699b      	ldr	r3, [r3, #24]
 800af6c:	693a      	ldr	r2, [r7, #16]
 800af6e:	4313      	orrs	r3, r2
 800af70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800af72:	687b      	ldr	r3, [r7, #4]
 800af74:	693a      	ldr	r2, [r7, #16]
 800af76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800af78:	687b      	ldr	r3, [r7, #4]
 800af7a:	68fa      	ldr	r2, [r7, #12]
 800af7c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800af7e:	683b      	ldr	r3, [r7, #0]
 800af80:	685a      	ldr	r2, [r3, #4]
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800af86:	687b      	ldr	r3, [r7, #4]
 800af88:	697a      	ldr	r2, [r7, #20]
 800af8a:	621a      	str	r2, [r3, #32]
}
 800af8c:	bf00      	nop
 800af8e:	371c      	adds	r7, #28
 800af90:	46bd      	mov	sp, r7
 800af92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af96:	4770      	bx	lr
 800af98:	40012c00 	.word	0x40012c00
 800af9c:	40013400 	.word	0x40013400
 800afa0:	40014000 	.word	0x40014000
 800afa4:	40014400 	.word	0x40014400
 800afa8:	40014800 	.word	0x40014800
 800afac:	40015000 	.word	0x40015000

0800afb0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800afb0:	b480      	push	{r7}
 800afb2:	b087      	sub	sp, #28
 800afb4:	af00      	add	r7, sp, #0
 800afb6:	6078      	str	r0, [r7, #4]
 800afb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	6a1b      	ldr	r3, [r3, #32]
 800afbe:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800afc0:	687b      	ldr	r3, [r7, #4]
 800afc2:	6a1b      	ldr	r3, [r3, #32]
 800afc4:	f023 0210 	bic.w	r2, r3, #16
 800afc8:	687b      	ldr	r3, [r7, #4]
 800afca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800afcc:	687b      	ldr	r3, [r7, #4]
 800afce:	685b      	ldr	r3, [r3, #4]
 800afd0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	699b      	ldr	r3, [r3, #24]
 800afd6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800afd8:	68fb      	ldr	r3, [r7, #12]
 800afda:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800afde:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800afe2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800afea:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800afec:	683b      	ldr	r3, [r7, #0]
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	021b      	lsls	r3, r3, #8
 800aff2:	68fa      	ldr	r2, [r7, #12]
 800aff4:	4313      	orrs	r3, r2
 800aff6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800aff8:	697b      	ldr	r3, [r7, #20]
 800affa:	f023 0320 	bic.w	r3, r3, #32
 800affe:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800b000:	683b      	ldr	r3, [r7, #0]
 800b002:	689b      	ldr	r3, [r3, #8]
 800b004:	011b      	lsls	r3, r3, #4
 800b006:	697a      	ldr	r2, [r7, #20]
 800b008:	4313      	orrs	r3, r2
 800b00a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800b00c:	687b      	ldr	r3, [r7, #4]
 800b00e:	4a2c      	ldr	r2, [pc, #176]	@ (800b0c0 <TIM_OC2_SetConfig+0x110>)
 800b010:	4293      	cmp	r3, r2
 800b012:	d007      	beq.n	800b024 <TIM_OC2_SetConfig+0x74>
 800b014:	687b      	ldr	r3, [r7, #4]
 800b016:	4a2b      	ldr	r2, [pc, #172]	@ (800b0c4 <TIM_OC2_SetConfig+0x114>)
 800b018:	4293      	cmp	r3, r2
 800b01a:	d003      	beq.n	800b024 <TIM_OC2_SetConfig+0x74>
 800b01c:	687b      	ldr	r3, [r7, #4]
 800b01e:	4a2a      	ldr	r2, [pc, #168]	@ (800b0c8 <TIM_OC2_SetConfig+0x118>)
 800b020:	4293      	cmp	r3, r2
 800b022:	d10d      	bne.n	800b040 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800b024:	697b      	ldr	r3, [r7, #20]
 800b026:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b02a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800b02c:	683b      	ldr	r3, [r7, #0]
 800b02e:	68db      	ldr	r3, [r3, #12]
 800b030:	011b      	lsls	r3, r3, #4
 800b032:	697a      	ldr	r2, [r7, #20]
 800b034:	4313      	orrs	r3, r2
 800b036:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800b038:	697b      	ldr	r3, [r7, #20]
 800b03a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b03e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	4a1f      	ldr	r2, [pc, #124]	@ (800b0c0 <TIM_OC2_SetConfig+0x110>)
 800b044:	4293      	cmp	r3, r2
 800b046:	d013      	beq.n	800b070 <TIM_OC2_SetConfig+0xc0>
 800b048:	687b      	ldr	r3, [r7, #4]
 800b04a:	4a1e      	ldr	r2, [pc, #120]	@ (800b0c4 <TIM_OC2_SetConfig+0x114>)
 800b04c:	4293      	cmp	r3, r2
 800b04e:	d00f      	beq.n	800b070 <TIM_OC2_SetConfig+0xc0>
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	4a1e      	ldr	r2, [pc, #120]	@ (800b0cc <TIM_OC2_SetConfig+0x11c>)
 800b054:	4293      	cmp	r3, r2
 800b056:	d00b      	beq.n	800b070 <TIM_OC2_SetConfig+0xc0>
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	4a1d      	ldr	r2, [pc, #116]	@ (800b0d0 <TIM_OC2_SetConfig+0x120>)
 800b05c:	4293      	cmp	r3, r2
 800b05e:	d007      	beq.n	800b070 <TIM_OC2_SetConfig+0xc0>
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	4a1c      	ldr	r2, [pc, #112]	@ (800b0d4 <TIM_OC2_SetConfig+0x124>)
 800b064:	4293      	cmp	r3, r2
 800b066:	d003      	beq.n	800b070 <TIM_OC2_SetConfig+0xc0>
 800b068:	687b      	ldr	r3, [r7, #4]
 800b06a:	4a17      	ldr	r2, [pc, #92]	@ (800b0c8 <TIM_OC2_SetConfig+0x118>)
 800b06c:	4293      	cmp	r3, r2
 800b06e:	d113      	bne.n	800b098 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800b070:	693b      	ldr	r3, [r7, #16]
 800b072:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b076:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800b078:	693b      	ldr	r3, [r7, #16]
 800b07a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b07e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800b080:	683b      	ldr	r3, [r7, #0]
 800b082:	695b      	ldr	r3, [r3, #20]
 800b084:	009b      	lsls	r3, r3, #2
 800b086:	693a      	ldr	r2, [r7, #16]
 800b088:	4313      	orrs	r3, r2
 800b08a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800b08c:	683b      	ldr	r3, [r7, #0]
 800b08e:	699b      	ldr	r3, [r3, #24]
 800b090:	009b      	lsls	r3, r3, #2
 800b092:	693a      	ldr	r2, [r7, #16]
 800b094:	4313      	orrs	r3, r2
 800b096:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b098:	687b      	ldr	r3, [r7, #4]
 800b09a:	693a      	ldr	r2, [r7, #16]
 800b09c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800b09e:	687b      	ldr	r3, [r7, #4]
 800b0a0:	68fa      	ldr	r2, [r7, #12]
 800b0a2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800b0a4:	683b      	ldr	r3, [r7, #0]
 800b0a6:	685a      	ldr	r2, [r3, #4]
 800b0a8:	687b      	ldr	r3, [r7, #4]
 800b0aa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	697a      	ldr	r2, [r7, #20]
 800b0b0:	621a      	str	r2, [r3, #32]
}
 800b0b2:	bf00      	nop
 800b0b4:	371c      	adds	r7, #28
 800b0b6:	46bd      	mov	sp, r7
 800b0b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0bc:	4770      	bx	lr
 800b0be:	bf00      	nop
 800b0c0:	40012c00 	.word	0x40012c00
 800b0c4:	40013400 	.word	0x40013400
 800b0c8:	40015000 	.word	0x40015000
 800b0cc:	40014000 	.word	0x40014000
 800b0d0:	40014400 	.word	0x40014400
 800b0d4:	40014800 	.word	0x40014800

0800b0d8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b0d8:	b480      	push	{r7}
 800b0da:	b087      	sub	sp, #28
 800b0dc:	af00      	add	r7, sp, #0
 800b0de:	6078      	str	r0, [r7, #4]
 800b0e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	6a1b      	ldr	r3, [r3, #32]
 800b0e6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	6a1b      	ldr	r3, [r3, #32]
 800b0ec:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	685b      	ldr	r3, [r3, #4]
 800b0f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	69db      	ldr	r3, [r3, #28]
 800b0fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800b100:	68fb      	ldr	r3, [r7, #12]
 800b102:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b106:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b10a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800b10c:	68fb      	ldr	r3, [r7, #12]
 800b10e:	f023 0303 	bic.w	r3, r3, #3
 800b112:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b114:	683b      	ldr	r3, [r7, #0]
 800b116:	681b      	ldr	r3, [r3, #0]
 800b118:	68fa      	ldr	r2, [r7, #12]
 800b11a:	4313      	orrs	r3, r2
 800b11c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800b11e:	697b      	ldr	r3, [r7, #20]
 800b120:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800b124:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800b126:	683b      	ldr	r3, [r7, #0]
 800b128:	689b      	ldr	r3, [r3, #8]
 800b12a:	021b      	lsls	r3, r3, #8
 800b12c:	697a      	ldr	r2, [r7, #20]
 800b12e:	4313      	orrs	r3, r2
 800b130:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800b132:	687b      	ldr	r3, [r7, #4]
 800b134:	4a2b      	ldr	r2, [pc, #172]	@ (800b1e4 <TIM_OC3_SetConfig+0x10c>)
 800b136:	4293      	cmp	r3, r2
 800b138:	d007      	beq.n	800b14a <TIM_OC3_SetConfig+0x72>
 800b13a:	687b      	ldr	r3, [r7, #4]
 800b13c:	4a2a      	ldr	r2, [pc, #168]	@ (800b1e8 <TIM_OC3_SetConfig+0x110>)
 800b13e:	4293      	cmp	r3, r2
 800b140:	d003      	beq.n	800b14a <TIM_OC3_SetConfig+0x72>
 800b142:	687b      	ldr	r3, [r7, #4]
 800b144:	4a29      	ldr	r2, [pc, #164]	@ (800b1ec <TIM_OC3_SetConfig+0x114>)
 800b146:	4293      	cmp	r3, r2
 800b148:	d10d      	bne.n	800b166 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800b14a:	697b      	ldr	r3, [r7, #20]
 800b14c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800b150:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800b152:	683b      	ldr	r3, [r7, #0]
 800b154:	68db      	ldr	r3, [r3, #12]
 800b156:	021b      	lsls	r3, r3, #8
 800b158:	697a      	ldr	r2, [r7, #20]
 800b15a:	4313      	orrs	r3, r2
 800b15c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800b15e:	697b      	ldr	r3, [r7, #20]
 800b160:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800b164:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	4a1e      	ldr	r2, [pc, #120]	@ (800b1e4 <TIM_OC3_SetConfig+0x10c>)
 800b16a:	4293      	cmp	r3, r2
 800b16c:	d013      	beq.n	800b196 <TIM_OC3_SetConfig+0xbe>
 800b16e:	687b      	ldr	r3, [r7, #4]
 800b170:	4a1d      	ldr	r2, [pc, #116]	@ (800b1e8 <TIM_OC3_SetConfig+0x110>)
 800b172:	4293      	cmp	r3, r2
 800b174:	d00f      	beq.n	800b196 <TIM_OC3_SetConfig+0xbe>
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	4a1d      	ldr	r2, [pc, #116]	@ (800b1f0 <TIM_OC3_SetConfig+0x118>)
 800b17a:	4293      	cmp	r3, r2
 800b17c:	d00b      	beq.n	800b196 <TIM_OC3_SetConfig+0xbe>
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	4a1c      	ldr	r2, [pc, #112]	@ (800b1f4 <TIM_OC3_SetConfig+0x11c>)
 800b182:	4293      	cmp	r3, r2
 800b184:	d007      	beq.n	800b196 <TIM_OC3_SetConfig+0xbe>
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	4a1b      	ldr	r2, [pc, #108]	@ (800b1f8 <TIM_OC3_SetConfig+0x120>)
 800b18a:	4293      	cmp	r3, r2
 800b18c:	d003      	beq.n	800b196 <TIM_OC3_SetConfig+0xbe>
 800b18e:	687b      	ldr	r3, [r7, #4]
 800b190:	4a16      	ldr	r2, [pc, #88]	@ (800b1ec <TIM_OC3_SetConfig+0x114>)
 800b192:	4293      	cmp	r3, r2
 800b194:	d113      	bne.n	800b1be <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800b196:	693b      	ldr	r3, [r7, #16]
 800b198:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b19c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800b19e:	693b      	ldr	r3, [r7, #16]
 800b1a0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b1a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800b1a6:	683b      	ldr	r3, [r7, #0]
 800b1a8:	695b      	ldr	r3, [r3, #20]
 800b1aa:	011b      	lsls	r3, r3, #4
 800b1ac:	693a      	ldr	r2, [r7, #16]
 800b1ae:	4313      	orrs	r3, r2
 800b1b0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800b1b2:	683b      	ldr	r3, [r7, #0]
 800b1b4:	699b      	ldr	r3, [r3, #24]
 800b1b6:	011b      	lsls	r3, r3, #4
 800b1b8:	693a      	ldr	r2, [r7, #16]
 800b1ba:	4313      	orrs	r3, r2
 800b1bc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	693a      	ldr	r2, [r7, #16]
 800b1c2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	68fa      	ldr	r2, [r7, #12]
 800b1c8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800b1ca:	683b      	ldr	r3, [r7, #0]
 800b1cc:	685a      	ldr	r2, [r3, #4]
 800b1ce:	687b      	ldr	r3, [r7, #4]
 800b1d0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b1d2:	687b      	ldr	r3, [r7, #4]
 800b1d4:	697a      	ldr	r2, [r7, #20]
 800b1d6:	621a      	str	r2, [r3, #32]
}
 800b1d8:	bf00      	nop
 800b1da:	371c      	adds	r7, #28
 800b1dc:	46bd      	mov	sp, r7
 800b1de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1e2:	4770      	bx	lr
 800b1e4:	40012c00 	.word	0x40012c00
 800b1e8:	40013400 	.word	0x40013400
 800b1ec:	40015000 	.word	0x40015000
 800b1f0:	40014000 	.word	0x40014000
 800b1f4:	40014400 	.word	0x40014400
 800b1f8:	40014800 	.word	0x40014800

0800b1fc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800b1fc:	b480      	push	{r7}
 800b1fe:	b087      	sub	sp, #28
 800b200:	af00      	add	r7, sp, #0
 800b202:	6078      	str	r0, [r7, #4]
 800b204:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	6a1b      	ldr	r3, [r3, #32]
 800b20a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	6a1b      	ldr	r3, [r3, #32]
 800b210:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	685b      	ldr	r3, [r3, #4]
 800b21c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	69db      	ldr	r3, [r3, #28]
 800b222:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800b224:	68fb      	ldr	r3, [r7, #12]
 800b226:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b22a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b22e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800b230:	68fb      	ldr	r3, [r7, #12]
 800b232:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800b236:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b238:	683b      	ldr	r3, [r7, #0]
 800b23a:	681b      	ldr	r3, [r3, #0]
 800b23c:	021b      	lsls	r3, r3, #8
 800b23e:	68fa      	ldr	r2, [r7, #12]
 800b240:	4313      	orrs	r3, r2
 800b242:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800b244:	697b      	ldr	r3, [r7, #20]
 800b246:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800b24a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800b24c:	683b      	ldr	r3, [r7, #0]
 800b24e:	689b      	ldr	r3, [r3, #8]
 800b250:	031b      	lsls	r3, r3, #12
 800b252:	697a      	ldr	r2, [r7, #20]
 800b254:	4313      	orrs	r3, r2
 800b256:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800b258:	687b      	ldr	r3, [r7, #4]
 800b25a:	4a2c      	ldr	r2, [pc, #176]	@ (800b30c <TIM_OC4_SetConfig+0x110>)
 800b25c:	4293      	cmp	r3, r2
 800b25e:	d007      	beq.n	800b270 <TIM_OC4_SetConfig+0x74>
 800b260:	687b      	ldr	r3, [r7, #4]
 800b262:	4a2b      	ldr	r2, [pc, #172]	@ (800b310 <TIM_OC4_SetConfig+0x114>)
 800b264:	4293      	cmp	r3, r2
 800b266:	d003      	beq.n	800b270 <TIM_OC4_SetConfig+0x74>
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	4a2a      	ldr	r2, [pc, #168]	@ (800b314 <TIM_OC4_SetConfig+0x118>)
 800b26c:	4293      	cmp	r3, r2
 800b26e:	d10d      	bne.n	800b28c <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800b270:	697b      	ldr	r3, [r7, #20]
 800b272:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b276:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800b278:	683b      	ldr	r3, [r7, #0]
 800b27a:	68db      	ldr	r3, [r3, #12]
 800b27c:	031b      	lsls	r3, r3, #12
 800b27e:	697a      	ldr	r2, [r7, #20]
 800b280:	4313      	orrs	r3, r2
 800b282:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800b284:	697b      	ldr	r3, [r7, #20]
 800b286:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b28a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	4a1f      	ldr	r2, [pc, #124]	@ (800b30c <TIM_OC4_SetConfig+0x110>)
 800b290:	4293      	cmp	r3, r2
 800b292:	d013      	beq.n	800b2bc <TIM_OC4_SetConfig+0xc0>
 800b294:	687b      	ldr	r3, [r7, #4]
 800b296:	4a1e      	ldr	r2, [pc, #120]	@ (800b310 <TIM_OC4_SetConfig+0x114>)
 800b298:	4293      	cmp	r3, r2
 800b29a:	d00f      	beq.n	800b2bc <TIM_OC4_SetConfig+0xc0>
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	4a1e      	ldr	r2, [pc, #120]	@ (800b318 <TIM_OC4_SetConfig+0x11c>)
 800b2a0:	4293      	cmp	r3, r2
 800b2a2:	d00b      	beq.n	800b2bc <TIM_OC4_SetConfig+0xc0>
 800b2a4:	687b      	ldr	r3, [r7, #4]
 800b2a6:	4a1d      	ldr	r2, [pc, #116]	@ (800b31c <TIM_OC4_SetConfig+0x120>)
 800b2a8:	4293      	cmp	r3, r2
 800b2aa:	d007      	beq.n	800b2bc <TIM_OC4_SetConfig+0xc0>
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	4a1c      	ldr	r2, [pc, #112]	@ (800b320 <TIM_OC4_SetConfig+0x124>)
 800b2b0:	4293      	cmp	r3, r2
 800b2b2:	d003      	beq.n	800b2bc <TIM_OC4_SetConfig+0xc0>
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	4a17      	ldr	r2, [pc, #92]	@ (800b314 <TIM_OC4_SetConfig+0x118>)
 800b2b8:	4293      	cmp	r3, r2
 800b2ba:	d113      	bne.n	800b2e4 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800b2bc:	693b      	ldr	r3, [r7, #16]
 800b2be:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800b2c2:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800b2c4:	693b      	ldr	r3, [r7, #16]
 800b2c6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800b2ca:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800b2cc:	683b      	ldr	r3, [r7, #0]
 800b2ce:	695b      	ldr	r3, [r3, #20]
 800b2d0:	019b      	lsls	r3, r3, #6
 800b2d2:	693a      	ldr	r2, [r7, #16]
 800b2d4:	4313      	orrs	r3, r2
 800b2d6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800b2d8:	683b      	ldr	r3, [r7, #0]
 800b2da:	699b      	ldr	r3, [r3, #24]
 800b2dc:	019b      	lsls	r3, r3, #6
 800b2de:	693a      	ldr	r2, [r7, #16]
 800b2e0:	4313      	orrs	r3, r2
 800b2e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	693a      	ldr	r2, [r7, #16]
 800b2e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	68fa      	ldr	r2, [r7, #12]
 800b2ee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800b2f0:	683b      	ldr	r3, [r7, #0]
 800b2f2:	685a      	ldr	r2, [r3, #4]
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b2f8:	687b      	ldr	r3, [r7, #4]
 800b2fa:	697a      	ldr	r2, [r7, #20]
 800b2fc:	621a      	str	r2, [r3, #32]
}
 800b2fe:	bf00      	nop
 800b300:	371c      	adds	r7, #28
 800b302:	46bd      	mov	sp, r7
 800b304:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b308:	4770      	bx	lr
 800b30a:	bf00      	nop
 800b30c:	40012c00 	.word	0x40012c00
 800b310:	40013400 	.word	0x40013400
 800b314:	40015000 	.word	0x40015000
 800b318:	40014000 	.word	0x40014000
 800b31c:	40014400 	.word	0x40014400
 800b320:	40014800 	.word	0x40014800

0800b324 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b324:	b480      	push	{r7}
 800b326:	b087      	sub	sp, #28
 800b328:	af00      	add	r7, sp, #0
 800b32a:	6078      	str	r0, [r7, #4]
 800b32c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b32e:	687b      	ldr	r3, [r7, #4]
 800b330:	6a1b      	ldr	r3, [r3, #32]
 800b332:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	6a1b      	ldr	r3, [r3, #32]
 800b338:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b340:	687b      	ldr	r3, [r7, #4]
 800b342:	685b      	ldr	r3, [r3, #4]
 800b344:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b34a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800b34c:	68fb      	ldr	r3, [r7, #12]
 800b34e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b352:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b356:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800b358:	683b      	ldr	r3, [r7, #0]
 800b35a:	681b      	ldr	r3, [r3, #0]
 800b35c:	68fa      	ldr	r2, [r7, #12]
 800b35e:	4313      	orrs	r3, r2
 800b360:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800b362:	693b      	ldr	r3, [r7, #16]
 800b364:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800b368:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800b36a:	683b      	ldr	r3, [r7, #0]
 800b36c:	689b      	ldr	r3, [r3, #8]
 800b36e:	041b      	lsls	r3, r3, #16
 800b370:	693a      	ldr	r2, [r7, #16]
 800b372:	4313      	orrs	r3, r2
 800b374:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b376:	687b      	ldr	r3, [r7, #4]
 800b378:	4a19      	ldr	r2, [pc, #100]	@ (800b3e0 <TIM_OC5_SetConfig+0xbc>)
 800b37a:	4293      	cmp	r3, r2
 800b37c:	d013      	beq.n	800b3a6 <TIM_OC5_SetConfig+0x82>
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	4a18      	ldr	r2, [pc, #96]	@ (800b3e4 <TIM_OC5_SetConfig+0xc0>)
 800b382:	4293      	cmp	r3, r2
 800b384:	d00f      	beq.n	800b3a6 <TIM_OC5_SetConfig+0x82>
 800b386:	687b      	ldr	r3, [r7, #4]
 800b388:	4a17      	ldr	r2, [pc, #92]	@ (800b3e8 <TIM_OC5_SetConfig+0xc4>)
 800b38a:	4293      	cmp	r3, r2
 800b38c:	d00b      	beq.n	800b3a6 <TIM_OC5_SetConfig+0x82>
 800b38e:	687b      	ldr	r3, [r7, #4]
 800b390:	4a16      	ldr	r2, [pc, #88]	@ (800b3ec <TIM_OC5_SetConfig+0xc8>)
 800b392:	4293      	cmp	r3, r2
 800b394:	d007      	beq.n	800b3a6 <TIM_OC5_SetConfig+0x82>
 800b396:	687b      	ldr	r3, [r7, #4]
 800b398:	4a15      	ldr	r2, [pc, #84]	@ (800b3f0 <TIM_OC5_SetConfig+0xcc>)
 800b39a:	4293      	cmp	r3, r2
 800b39c:	d003      	beq.n	800b3a6 <TIM_OC5_SetConfig+0x82>
 800b39e:	687b      	ldr	r3, [r7, #4]
 800b3a0:	4a14      	ldr	r2, [pc, #80]	@ (800b3f4 <TIM_OC5_SetConfig+0xd0>)
 800b3a2:	4293      	cmp	r3, r2
 800b3a4:	d109      	bne.n	800b3ba <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800b3a6:	697b      	ldr	r3, [r7, #20]
 800b3a8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b3ac:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800b3ae:	683b      	ldr	r3, [r7, #0]
 800b3b0:	695b      	ldr	r3, [r3, #20]
 800b3b2:	021b      	lsls	r3, r3, #8
 800b3b4:	697a      	ldr	r2, [r7, #20]
 800b3b6:	4313      	orrs	r3, r2
 800b3b8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b3ba:	687b      	ldr	r3, [r7, #4]
 800b3bc:	697a      	ldr	r2, [r7, #20]
 800b3be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b3c0:	687b      	ldr	r3, [r7, #4]
 800b3c2:	68fa      	ldr	r2, [r7, #12]
 800b3c4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800b3c6:	683b      	ldr	r3, [r7, #0]
 800b3c8:	685a      	ldr	r2, [r3, #4]
 800b3ca:	687b      	ldr	r3, [r7, #4]
 800b3cc:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b3ce:	687b      	ldr	r3, [r7, #4]
 800b3d0:	693a      	ldr	r2, [r7, #16]
 800b3d2:	621a      	str	r2, [r3, #32]
}
 800b3d4:	bf00      	nop
 800b3d6:	371c      	adds	r7, #28
 800b3d8:	46bd      	mov	sp, r7
 800b3da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3de:	4770      	bx	lr
 800b3e0:	40012c00 	.word	0x40012c00
 800b3e4:	40013400 	.word	0x40013400
 800b3e8:	40014000 	.word	0x40014000
 800b3ec:	40014400 	.word	0x40014400
 800b3f0:	40014800 	.word	0x40014800
 800b3f4:	40015000 	.word	0x40015000

0800b3f8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800b3f8:	b480      	push	{r7}
 800b3fa:	b087      	sub	sp, #28
 800b3fc:	af00      	add	r7, sp, #0
 800b3fe:	6078      	str	r0, [r7, #4]
 800b400:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800b402:	687b      	ldr	r3, [r7, #4]
 800b404:	6a1b      	ldr	r3, [r3, #32]
 800b406:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800b408:	687b      	ldr	r3, [r7, #4]
 800b40a:	6a1b      	ldr	r3, [r3, #32]
 800b40c:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	685b      	ldr	r3, [r3, #4]
 800b418:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800b41a:	687b      	ldr	r3, [r7, #4]
 800b41c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b41e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800b420:	68fb      	ldr	r3, [r7, #12]
 800b422:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800b426:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800b42a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800b42c:	683b      	ldr	r3, [r7, #0]
 800b42e:	681b      	ldr	r3, [r3, #0]
 800b430:	021b      	lsls	r3, r3, #8
 800b432:	68fa      	ldr	r2, [r7, #12]
 800b434:	4313      	orrs	r3, r2
 800b436:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800b438:	693b      	ldr	r3, [r7, #16]
 800b43a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800b43e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800b440:	683b      	ldr	r3, [r7, #0]
 800b442:	689b      	ldr	r3, [r3, #8]
 800b444:	051b      	lsls	r3, r3, #20
 800b446:	693a      	ldr	r2, [r7, #16]
 800b448:	4313      	orrs	r3, r2
 800b44a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	4a1a      	ldr	r2, [pc, #104]	@ (800b4b8 <TIM_OC6_SetConfig+0xc0>)
 800b450:	4293      	cmp	r3, r2
 800b452:	d013      	beq.n	800b47c <TIM_OC6_SetConfig+0x84>
 800b454:	687b      	ldr	r3, [r7, #4]
 800b456:	4a19      	ldr	r2, [pc, #100]	@ (800b4bc <TIM_OC6_SetConfig+0xc4>)
 800b458:	4293      	cmp	r3, r2
 800b45a:	d00f      	beq.n	800b47c <TIM_OC6_SetConfig+0x84>
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	4a18      	ldr	r2, [pc, #96]	@ (800b4c0 <TIM_OC6_SetConfig+0xc8>)
 800b460:	4293      	cmp	r3, r2
 800b462:	d00b      	beq.n	800b47c <TIM_OC6_SetConfig+0x84>
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	4a17      	ldr	r2, [pc, #92]	@ (800b4c4 <TIM_OC6_SetConfig+0xcc>)
 800b468:	4293      	cmp	r3, r2
 800b46a:	d007      	beq.n	800b47c <TIM_OC6_SetConfig+0x84>
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	4a16      	ldr	r2, [pc, #88]	@ (800b4c8 <TIM_OC6_SetConfig+0xd0>)
 800b470:	4293      	cmp	r3, r2
 800b472:	d003      	beq.n	800b47c <TIM_OC6_SetConfig+0x84>
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	4a15      	ldr	r2, [pc, #84]	@ (800b4cc <TIM_OC6_SetConfig+0xd4>)
 800b478:	4293      	cmp	r3, r2
 800b47a:	d109      	bne.n	800b490 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800b47c:	697b      	ldr	r3, [r7, #20]
 800b47e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800b482:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800b484:	683b      	ldr	r3, [r7, #0]
 800b486:	695b      	ldr	r3, [r3, #20]
 800b488:	029b      	lsls	r3, r3, #10
 800b48a:	697a      	ldr	r2, [r7, #20]
 800b48c:	4313      	orrs	r3, r2
 800b48e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800b490:	687b      	ldr	r3, [r7, #4]
 800b492:	697a      	ldr	r2, [r7, #20]
 800b494:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	68fa      	ldr	r2, [r7, #12]
 800b49a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800b49c:	683b      	ldr	r3, [r7, #0]
 800b49e:	685a      	ldr	r2, [r3, #4]
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	693a      	ldr	r2, [r7, #16]
 800b4a8:	621a      	str	r2, [r3, #32]
}
 800b4aa:	bf00      	nop
 800b4ac:	371c      	adds	r7, #28
 800b4ae:	46bd      	mov	sp, r7
 800b4b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4b4:	4770      	bx	lr
 800b4b6:	bf00      	nop
 800b4b8:	40012c00 	.word	0x40012c00
 800b4bc:	40013400 	.word	0x40013400
 800b4c0:	40014000 	.word	0x40014000
 800b4c4:	40014400 	.word	0x40014400
 800b4c8:	40014800 	.word	0x40014800
 800b4cc:	40015000 	.word	0x40015000

0800b4d0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b4d0:	b480      	push	{r7}
 800b4d2:	b087      	sub	sp, #28
 800b4d4:	af00      	add	r7, sp, #0
 800b4d6:	60f8      	str	r0, [r7, #12]
 800b4d8:	60b9      	str	r1, [r7, #8]
 800b4da:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800b4dc:	68fb      	ldr	r3, [r7, #12]
 800b4de:	6a1b      	ldr	r3, [r3, #32]
 800b4e0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	6a1b      	ldr	r3, [r3, #32]
 800b4e6:	f023 0201 	bic.w	r2, r3, #1
 800b4ea:	68fb      	ldr	r3, [r7, #12]
 800b4ec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b4ee:	68fb      	ldr	r3, [r7, #12]
 800b4f0:	699b      	ldr	r3, [r3, #24]
 800b4f2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800b4f4:	693b      	ldr	r3, [r7, #16]
 800b4f6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800b4fa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800b4fc:	687b      	ldr	r3, [r7, #4]
 800b4fe:	011b      	lsls	r3, r3, #4
 800b500:	693a      	ldr	r2, [r7, #16]
 800b502:	4313      	orrs	r3, r2
 800b504:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800b506:	697b      	ldr	r3, [r7, #20]
 800b508:	f023 030a 	bic.w	r3, r3, #10
 800b50c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800b50e:	697a      	ldr	r2, [r7, #20]
 800b510:	68bb      	ldr	r3, [r7, #8]
 800b512:	4313      	orrs	r3, r2
 800b514:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800b516:	68fb      	ldr	r3, [r7, #12]
 800b518:	693a      	ldr	r2, [r7, #16]
 800b51a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b51c:	68fb      	ldr	r3, [r7, #12]
 800b51e:	697a      	ldr	r2, [r7, #20]
 800b520:	621a      	str	r2, [r3, #32]
}
 800b522:	bf00      	nop
 800b524:	371c      	adds	r7, #28
 800b526:	46bd      	mov	sp, r7
 800b528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b52c:	4770      	bx	lr

0800b52e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800b52e:	b480      	push	{r7}
 800b530:	b087      	sub	sp, #28
 800b532:	af00      	add	r7, sp, #0
 800b534:	60f8      	str	r0, [r7, #12]
 800b536:	60b9      	str	r1, [r7, #8]
 800b538:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800b53a:	68fb      	ldr	r3, [r7, #12]
 800b53c:	6a1b      	ldr	r3, [r3, #32]
 800b53e:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800b540:	68fb      	ldr	r3, [r7, #12]
 800b542:	6a1b      	ldr	r3, [r3, #32]
 800b544:	f023 0210 	bic.w	r2, r3, #16
 800b548:	68fb      	ldr	r3, [r7, #12]
 800b54a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800b54c:	68fb      	ldr	r3, [r7, #12]
 800b54e:	699b      	ldr	r3, [r3, #24]
 800b550:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800b552:	693b      	ldr	r3, [r7, #16]
 800b554:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800b558:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	031b      	lsls	r3, r3, #12
 800b55e:	693a      	ldr	r2, [r7, #16]
 800b560:	4313      	orrs	r3, r2
 800b562:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800b564:	697b      	ldr	r3, [r7, #20]
 800b566:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800b56a:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800b56c:	68bb      	ldr	r3, [r7, #8]
 800b56e:	011b      	lsls	r3, r3, #4
 800b570:	697a      	ldr	r2, [r7, #20]
 800b572:	4313      	orrs	r3, r2
 800b574:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800b576:	68fb      	ldr	r3, [r7, #12]
 800b578:	693a      	ldr	r2, [r7, #16]
 800b57a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800b57c:	68fb      	ldr	r3, [r7, #12]
 800b57e:	697a      	ldr	r2, [r7, #20]
 800b580:	621a      	str	r2, [r3, #32]
}
 800b582:	bf00      	nop
 800b584:	371c      	adds	r7, #28
 800b586:	46bd      	mov	sp, r7
 800b588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b58c:	4770      	bx	lr

0800b58e <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800b58e:	b480      	push	{r7}
 800b590:	b085      	sub	sp, #20
 800b592:	af00      	add	r7, sp, #0
 800b594:	6078      	str	r0, [r7, #4]
 800b596:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800b598:	687b      	ldr	r3, [r7, #4]
 800b59a:	689b      	ldr	r3, [r3, #8]
 800b59c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b59e:	68fb      	ldr	r3, [r7, #12]
 800b5a0:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800b5a4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b5a8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b5aa:	683a      	ldr	r2, [r7, #0]
 800b5ac:	68fb      	ldr	r3, [r7, #12]
 800b5ae:	4313      	orrs	r3, r2
 800b5b0:	f043 0307 	orr.w	r3, r3, #7
 800b5b4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	68fa      	ldr	r2, [r7, #12]
 800b5ba:	609a      	str	r2, [r3, #8]
}
 800b5bc:	bf00      	nop
 800b5be:	3714      	adds	r7, #20
 800b5c0:	46bd      	mov	sp, r7
 800b5c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5c6:	4770      	bx	lr

0800b5c8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b5c8:	b480      	push	{r7}
 800b5ca:	b087      	sub	sp, #28
 800b5cc:	af00      	add	r7, sp, #0
 800b5ce:	60f8      	str	r0, [r7, #12]
 800b5d0:	60b9      	str	r1, [r7, #8]
 800b5d2:	607a      	str	r2, [r7, #4]
 800b5d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b5d6:	68fb      	ldr	r3, [r7, #12]
 800b5d8:	689b      	ldr	r3, [r3, #8]
 800b5da:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b5dc:	697b      	ldr	r3, [r7, #20]
 800b5de:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b5e2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b5e4:	683b      	ldr	r3, [r7, #0]
 800b5e6:	021a      	lsls	r2, r3, #8
 800b5e8:	687b      	ldr	r3, [r7, #4]
 800b5ea:	431a      	orrs	r2, r3
 800b5ec:	68bb      	ldr	r3, [r7, #8]
 800b5ee:	4313      	orrs	r3, r2
 800b5f0:	697a      	ldr	r2, [r7, #20]
 800b5f2:	4313      	orrs	r3, r2
 800b5f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b5f6:	68fb      	ldr	r3, [r7, #12]
 800b5f8:	697a      	ldr	r2, [r7, #20]
 800b5fa:	609a      	str	r2, [r3, #8]
}
 800b5fc:	bf00      	nop
 800b5fe:	371c      	adds	r7, #28
 800b600:	46bd      	mov	sp, r7
 800b602:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b606:	4770      	bx	lr

0800b608 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b608:	b480      	push	{r7}
 800b60a:	b087      	sub	sp, #28
 800b60c:	af00      	add	r7, sp, #0
 800b60e:	60f8      	str	r0, [r7, #12]
 800b610:	60b9      	str	r1, [r7, #8]
 800b612:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b614:	68bb      	ldr	r3, [r7, #8]
 800b616:	f003 031f 	and.w	r3, r3, #31
 800b61a:	2201      	movs	r2, #1
 800b61c:	fa02 f303 	lsl.w	r3, r2, r3
 800b620:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b622:	68fb      	ldr	r3, [r7, #12]
 800b624:	6a1a      	ldr	r2, [r3, #32]
 800b626:	697b      	ldr	r3, [r7, #20]
 800b628:	43db      	mvns	r3, r3
 800b62a:	401a      	ands	r2, r3
 800b62c:	68fb      	ldr	r3, [r7, #12]
 800b62e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b630:	68fb      	ldr	r3, [r7, #12]
 800b632:	6a1a      	ldr	r2, [r3, #32]
 800b634:	68bb      	ldr	r3, [r7, #8]
 800b636:	f003 031f 	and.w	r3, r3, #31
 800b63a:	6879      	ldr	r1, [r7, #4]
 800b63c:	fa01 f303 	lsl.w	r3, r1, r3
 800b640:	431a      	orrs	r2, r3
 800b642:	68fb      	ldr	r3, [r7, #12]
 800b644:	621a      	str	r2, [r3, #32]
}
 800b646:	bf00      	nop
 800b648:	371c      	adds	r7, #28
 800b64a:	46bd      	mov	sp, r7
 800b64c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b650:	4770      	bx	lr
	...

0800b654 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b654:	b480      	push	{r7}
 800b656:	b085      	sub	sp, #20
 800b658:	af00      	add	r7, sp, #0
 800b65a:	6078      	str	r0, [r7, #4]
 800b65c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b664:	2b01      	cmp	r3, #1
 800b666:	d101      	bne.n	800b66c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b668:	2302      	movs	r3, #2
 800b66a:	e074      	b.n	800b756 <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800b66c:	687b      	ldr	r3, [r7, #4]
 800b66e:	2201      	movs	r2, #1
 800b670:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	2202      	movs	r2, #2
 800b678:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	681b      	ldr	r3, [r3, #0]
 800b680:	685b      	ldr	r3, [r3, #4]
 800b682:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b684:	687b      	ldr	r3, [r7, #4]
 800b686:	681b      	ldr	r3, [r3, #0]
 800b688:	689b      	ldr	r3, [r3, #8]
 800b68a:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b68c:	687b      	ldr	r3, [r7, #4]
 800b68e:	681b      	ldr	r3, [r3, #0]
 800b690:	4a34      	ldr	r2, [pc, #208]	@ (800b764 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b692:	4293      	cmp	r3, r2
 800b694:	d009      	beq.n	800b6aa <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	681b      	ldr	r3, [r3, #0]
 800b69a:	4a33      	ldr	r2, [pc, #204]	@ (800b768 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b69c:	4293      	cmp	r3, r2
 800b69e:	d004      	beq.n	800b6aa <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	681b      	ldr	r3, [r3, #0]
 800b6a4:	4a31      	ldr	r2, [pc, #196]	@ (800b76c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b6a6:	4293      	cmp	r3, r2
 800b6a8:	d108      	bne.n	800b6bc <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b6aa:	68fb      	ldr	r3, [r7, #12]
 800b6ac:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800b6b0:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b6b2:	683b      	ldr	r3, [r7, #0]
 800b6b4:	685b      	ldr	r3, [r3, #4]
 800b6b6:	68fa      	ldr	r2, [r7, #12]
 800b6b8:	4313      	orrs	r3, r2
 800b6ba:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b6bc:	68fb      	ldr	r3, [r7, #12]
 800b6be:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800b6c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b6c6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b6c8:	683b      	ldr	r3, [r7, #0]
 800b6ca:	681b      	ldr	r3, [r3, #0]
 800b6cc:	68fa      	ldr	r2, [r7, #12]
 800b6ce:	4313      	orrs	r3, r2
 800b6d0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	68fa      	ldr	r2, [r7, #12]
 800b6d8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b6da:	687b      	ldr	r3, [r7, #4]
 800b6dc:	681b      	ldr	r3, [r3, #0]
 800b6de:	4a21      	ldr	r2, [pc, #132]	@ (800b764 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b6e0:	4293      	cmp	r3, r2
 800b6e2:	d022      	beq.n	800b72a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b6ec:	d01d      	beq.n	800b72a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b6ee:	687b      	ldr	r3, [r7, #4]
 800b6f0:	681b      	ldr	r3, [r3, #0]
 800b6f2:	4a1f      	ldr	r2, [pc, #124]	@ (800b770 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800b6f4:	4293      	cmp	r3, r2
 800b6f6:	d018      	beq.n	800b72a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b6f8:	687b      	ldr	r3, [r7, #4]
 800b6fa:	681b      	ldr	r3, [r3, #0]
 800b6fc:	4a1d      	ldr	r2, [pc, #116]	@ (800b774 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800b6fe:	4293      	cmp	r3, r2
 800b700:	d013      	beq.n	800b72a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	681b      	ldr	r3, [r3, #0]
 800b706:	4a1c      	ldr	r2, [pc, #112]	@ (800b778 <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800b708:	4293      	cmp	r3, r2
 800b70a:	d00e      	beq.n	800b72a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	681b      	ldr	r3, [r3, #0]
 800b710:	4a15      	ldr	r2, [pc, #84]	@ (800b768 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b712:	4293      	cmp	r3, r2
 800b714:	d009      	beq.n	800b72a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b716:	687b      	ldr	r3, [r7, #4]
 800b718:	681b      	ldr	r3, [r3, #0]
 800b71a:	4a18      	ldr	r2, [pc, #96]	@ (800b77c <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800b71c:	4293      	cmp	r3, r2
 800b71e:	d004      	beq.n	800b72a <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	681b      	ldr	r3, [r3, #0]
 800b724:	4a11      	ldr	r2, [pc, #68]	@ (800b76c <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b726:	4293      	cmp	r3, r2
 800b728:	d10c      	bne.n	800b744 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b72a:	68bb      	ldr	r3, [r7, #8]
 800b72c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b730:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b732:	683b      	ldr	r3, [r7, #0]
 800b734:	689b      	ldr	r3, [r3, #8]
 800b736:	68ba      	ldr	r2, [r7, #8]
 800b738:	4313      	orrs	r3, r2
 800b73a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b73c:	687b      	ldr	r3, [r7, #4]
 800b73e:	681b      	ldr	r3, [r3, #0]
 800b740:	68ba      	ldr	r2, [r7, #8]
 800b742:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	2201      	movs	r2, #1
 800b748:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	2200      	movs	r2, #0
 800b750:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b754:	2300      	movs	r3, #0
}
 800b756:	4618      	mov	r0, r3
 800b758:	3714      	adds	r7, #20
 800b75a:	46bd      	mov	sp, r7
 800b75c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b760:	4770      	bx	lr
 800b762:	bf00      	nop
 800b764:	40012c00 	.word	0x40012c00
 800b768:	40013400 	.word	0x40013400
 800b76c:	40015000 	.word	0x40015000
 800b770:	40000400 	.word	0x40000400
 800b774:	40000800 	.word	0x40000800
 800b778:	40000c00 	.word	0x40000c00
 800b77c:	40014000 	.word	0x40014000

0800b780 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800b780:	b480      	push	{r7}
 800b782:	b085      	sub	sp, #20
 800b784:	af00      	add	r7, sp, #0
 800b786:	6078      	str	r0, [r7, #4]
 800b788:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800b78a:	2300      	movs	r3, #0
 800b78c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b78e:	687b      	ldr	r3, [r7, #4]
 800b790:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b794:	2b01      	cmp	r3, #1
 800b796:	d101      	bne.n	800b79c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800b798:	2302      	movs	r3, #2
 800b79a:	e078      	b.n	800b88e <HAL_TIMEx_ConfigBreakDeadTime+0x10e>
 800b79c:	687b      	ldr	r3, [r7, #4]
 800b79e:	2201      	movs	r2, #1
 800b7a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800b7a4:	68fb      	ldr	r3, [r7, #12]
 800b7a6:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800b7aa:	683b      	ldr	r3, [r7, #0]
 800b7ac:	68db      	ldr	r3, [r3, #12]
 800b7ae:	4313      	orrs	r3, r2
 800b7b0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800b7b2:	68fb      	ldr	r3, [r7, #12]
 800b7b4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b7b8:	683b      	ldr	r3, [r7, #0]
 800b7ba:	689b      	ldr	r3, [r3, #8]
 800b7bc:	4313      	orrs	r3, r2
 800b7be:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800b7c6:	683b      	ldr	r3, [r7, #0]
 800b7c8:	685b      	ldr	r3, [r3, #4]
 800b7ca:	4313      	orrs	r3, r2
 800b7cc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800b7ce:	68fb      	ldr	r3, [r7, #12]
 800b7d0:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800b7d4:	683b      	ldr	r3, [r7, #0]
 800b7d6:	681b      	ldr	r3, [r3, #0]
 800b7d8:	4313      	orrs	r3, r2
 800b7da:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800b7dc:	68fb      	ldr	r3, [r7, #12]
 800b7de:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800b7e2:	683b      	ldr	r3, [r7, #0]
 800b7e4:	691b      	ldr	r3, [r3, #16]
 800b7e6:	4313      	orrs	r3, r2
 800b7e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800b7ea:	68fb      	ldr	r3, [r7, #12]
 800b7ec:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800b7f0:	683b      	ldr	r3, [r7, #0]
 800b7f2:	695b      	ldr	r3, [r3, #20]
 800b7f4:	4313      	orrs	r3, r2
 800b7f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800b7fe:	683b      	ldr	r3, [r7, #0]
 800b800:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b802:	4313      	orrs	r3, r2
 800b804:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800b80c:	683b      	ldr	r3, [r7, #0]
 800b80e:	699b      	ldr	r3, [r3, #24]
 800b810:	041b      	lsls	r3, r3, #16
 800b812:	4313      	orrs	r3, r2
 800b814:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800b816:	68fb      	ldr	r3, [r7, #12]
 800b818:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 800b81c:	683b      	ldr	r3, [r7, #0]
 800b81e:	69db      	ldr	r3, [r3, #28]
 800b820:	4313      	orrs	r3, r2
 800b822:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	681b      	ldr	r3, [r3, #0]
 800b828:	4a1c      	ldr	r2, [pc, #112]	@ (800b89c <HAL_TIMEx_ConfigBreakDeadTime+0x11c>)
 800b82a:	4293      	cmp	r3, r2
 800b82c:	d009      	beq.n	800b842 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800b82e:	687b      	ldr	r3, [r7, #4]
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	4a1b      	ldr	r2, [pc, #108]	@ (800b8a0 <HAL_TIMEx_ConfigBreakDeadTime+0x120>)
 800b834:	4293      	cmp	r3, r2
 800b836:	d004      	beq.n	800b842 <HAL_TIMEx_ConfigBreakDeadTime+0xc2>
 800b838:	687b      	ldr	r3, [r7, #4]
 800b83a:	681b      	ldr	r3, [r3, #0]
 800b83c:	4a19      	ldr	r2, [pc, #100]	@ (800b8a4 <HAL_TIMEx_ConfigBreakDeadTime+0x124>)
 800b83e:	4293      	cmp	r3, r2
 800b840:	d11c      	bne.n	800b87c <HAL_TIMEx_ConfigBreakDeadTime+0xfc>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800b842:	68fb      	ldr	r3, [r7, #12]
 800b844:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 800b848:	683b      	ldr	r3, [r7, #0]
 800b84a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b84c:	051b      	lsls	r3, r3, #20
 800b84e:	4313      	orrs	r3, r2
 800b850:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800b852:	68fb      	ldr	r3, [r7, #12]
 800b854:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800b858:	683b      	ldr	r3, [r7, #0]
 800b85a:	6a1b      	ldr	r3, [r3, #32]
 800b85c:	4313      	orrs	r3, r2
 800b85e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800b860:	68fb      	ldr	r3, [r7, #12]
 800b862:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 800b866:	683b      	ldr	r3, [r7, #0]
 800b868:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b86a:	4313      	orrs	r3, r2
 800b86c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800b874:	683b      	ldr	r3, [r7, #0]
 800b876:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b878:	4313      	orrs	r3, r2
 800b87a:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	681b      	ldr	r3, [r3, #0]
 800b880:	68fa      	ldr	r2, [r7, #12]
 800b882:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	2200      	movs	r2, #0
 800b888:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b88c:	2300      	movs	r3, #0
}
 800b88e:	4618      	mov	r0, r3
 800b890:	3714      	adds	r7, #20
 800b892:	46bd      	mov	sp, r7
 800b894:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b898:	4770      	bx	lr
 800b89a:	bf00      	nop
 800b89c:	40012c00 	.word	0x40012c00
 800b8a0:	40013400 	.word	0x40013400
 800b8a4:	40015000 	.word	0x40015000

0800b8a8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b8a8:	b480      	push	{r7}
 800b8aa:	b083      	sub	sp, #12
 800b8ac:	af00      	add	r7, sp, #0
 800b8ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b8b0:	bf00      	nop
 800b8b2:	370c      	adds	r7, #12
 800b8b4:	46bd      	mov	sp, r7
 800b8b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ba:	4770      	bx	lr

0800b8bc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b8bc:	b480      	push	{r7}
 800b8be:	b083      	sub	sp, #12
 800b8c0:	af00      	add	r7, sp, #0
 800b8c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b8c4:	bf00      	nop
 800b8c6:	370c      	adds	r7, #12
 800b8c8:	46bd      	mov	sp, r7
 800b8ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8ce:	4770      	bx	lr

0800b8d0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b8d0:	b480      	push	{r7}
 800b8d2:	b083      	sub	sp, #12
 800b8d4:	af00      	add	r7, sp, #0
 800b8d6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b8d8:	bf00      	nop
 800b8da:	370c      	adds	r7, #12
 800b8dc:	46bd      	mov	sp, r7
 800b8de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8e2:	4770      	bx	lr

0800b8e4 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800b8e4:	b480      	push	{r7}
 800b8e6:	b083      	sub	sp, #12
 800b8e8:	af00      	add	r7, sp, #0
 800b8ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800b8ec:	bf00      	nop
 800b8ee:	370c      	adds	r7, #12
 800b8f0:	46bd      	mov	sp, r7
 800b8f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8f6:	4770      	bx	lr

0800b8f8 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800b8f8:	b480      	push	{r7}
 800b8fa:	b083      	sub	sp, #12
 800b8fc:	af00      	add	r7, sp, #0
 800b8fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800b900:	bf00      	nop
 800b902:	370c      	adds	r7, #12
 800b904:	46bd      	mov	sp, r7
 800b906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b90a:	4770      	bx	lr

0800b90c <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800b90c:	b480      	push	{r7}
 800b90e:	b083      	sub	sp, #12
 800b910:	af00      	add	r7, sp, #0
 800b912:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800b914:	bf00      	nop
 800b916:	370c      	adds	r7, #12
 800b918:	46bd      	mov	sp, r7
 800b91a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b91e:	4770      	bx	lr

0800b920 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800b920:	b480      	push	{r7}
 800b922:	b083      	sub	sp, #12
 800b924:	af00      	add	r7, sp, #0
 800b926:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800b928:	bf00      	nop
 800b92a:	370c      	adds	r7, #12
 800b92c:	46bd      	mov	sp, r7
 800b92e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b932:	4770      	bx	lr

0800b934 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b934:	b580      	push	{r7, lr}
 800b936:	b082      	sub	sp, #8
 800b938:	af00      	add	r7, sp, #0
 800b93a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	2b00      	cmp	r3, #0
 800b940:	d101      	bne.n	800b946 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b942:	2301      	movs	r3, #1
 800b944:	e042      	b.n	800b9cc <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b94c:	2b00      	cmp	r3, #0
 800b94e:	d106      	bne.n	800b95e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	2200      	movs	r2, #0
 800b954:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b958:	6878      	ldr	r0, [r7, #4]
 800b95a:	f7f8 fd0b 	bl	8004374 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	2224      	movs	r2, #36	@ 0x24
 800b962:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	681b      	ldr	r3, [r3, #0]
 800b96a:	681a      	ldr	r2, [r3, #0]
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	681b      	ldr	r3, [r3, #0]
 800b970:	f022 0201 	bic.w	r2, r2, #1
 800b974:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b97a:	2b00      	cmp	r3, #0
 800b97c:	d002      	beq.n	800b984 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800b97e:	6878      	ldr	r0, [r7, #4]
 800b980:	f000 fb24 	bl	800bfcc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b984:	6878      	ldr	r0, [r7, #4]
 800b986:	f000 f825 	bl	800b9d4 <UART_SetConfig>
 800b98a:	4603      	mov	r3, r0
 800b98c:	2b01      	cmp	r3, #1
 800b98e:	d101      	bne.n	800b994 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800b990:	2301      	movs	r3, #1
 800b992:	e01b      	b.n	800b9cc <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	681b      	ldr	r3, [r3, #0]
 800b998:	685a      	ldr	r2, [r3, #4]
 800b99a:	687b      	ldr	r3, [r7, #4]
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b9a2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	681b      	ldr	r3, [r3, #0]
 800b9a8:	689a      	ldr	r2, [r3, #8]
 800b9aa:	687b      	ldr	r3, [r7, #4]
 800b9ac:	681b      	ldr	r3, [r3, #0]
 800b9ae:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b9b2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b9b4:	687b      	ldr	r3, [r7, #4]
 800b9b6:	681b      	ldr	r3, [r3, #0]
 800b9b8:	681a      	ldr	r2, [r3, #0]
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	681b      	ldr	r3, [r3, #0]
 800b9be:	f042 0201 	orr.w	r2, r2, #1
 800b9c2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b9c4:	6878      	ldr	r0, [r7, #4]
 800b9c6:	f000 fba3 	bl	800c110 <UART_CheckIdleState>
 800b9ca:	4603      	mov	r3, r0
}
 800b9cc:	4618      	mov	r0, r3
 800b9ce:	3708      	adds	r7, #8
 800b9d0:	46bd      	mov	sp, r7
 800b9d2:	bd80      	pop	{r7, pc}

0800b9d4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b9d4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b9d8:	b08c      	sub	sp, #48	@ 0x30
 800b9da:	af00      	add	r7, sp, #0
 800b9dc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800b9de:	2300      	movs	r3, #0
 800b9e0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800b9e4:	697b      	ldr	r3, [r7, #20]
 800b9e6:	689a      	ldr	r2, [r3, #8]
 800b9e8:	697b      	ldr	r3, [r7, #20]
 800b9ea:	691b      	ldr	r3, [r3, #16]
 800b9ec:	431a      	orrs	r2, r3
 800b9ee:	697b      	ldr	r3, [r7, #20]
 800b9f0:	695b      	ldr	r3, [r3, #20]
 800b9f2:	431a      	orrs	r2, r3
 800b9f4:	697b      	ldr	r3, [r7, #20]
 800b9f6:	69db      	ldr	r3, [r3, #28]
 800b9f8:	4313      	orrs	r3, r2
 800b9fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800b9fc:	697b      	ldr	r3, [r7, #20]
 800b9fe:	681b      	ldr	r3, [r3, #0]
 800ba00:	681a      	ldr	r2, [r3, #0]
 800ba02:	4baa      	ldr	r3, [pc, #680]	@ (800bcac <UART_SetConfig+0x2d8>)
 800ba04:	4013      	ands	r3, r2
 800ba06:	697a      	ldr	r2, [r7, #20]
 800ba08:	6812      	ldr	r2, [r2, #0]
 800ba0a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ba0c:	430b      	orrs	r3, r1
 800ba0e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800ba10:	697b      	ldr	r3, [r7, #20]
 800ba12:	681b      	ldr	r3, [r3, #0]
 800ba14:	685b      	ldr	r3, [r3, #4]
 800ba16:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800ba1a:	697b      	ldr	r3, [r7, #20]
 800ba1c:	68da      	ldr	r2, [r3, #12]
 800ba1e:	697b      	ldr	r3, [r7, #20]
 800ba20:	681b      	ldr	r3, [r3, #0]
 800ba22:	430a      	orrs	r2, r1
 800ba24:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800ba26:	697b      	ldr	r3, [r7, #20]
 800ba28:	699b      	ldr	r3, [r3, #24]
 800ba2a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800ba2c:	697b      	ldr	r3, [r7, #20]
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	4a9f      	ldr	r2, [pc, #636]	@ (800bcb0 <UART_SetConfig+0x2dc>)
 800ba32:	4293      	cmp	r3, r2
 800ba34:	d004      	beq.n	800ba40 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800ba36:	697b      	ldr	r3, [r7, #20]
 800ba38:	6a1b      	ldr	r3, [r3, #32]
 800ba3a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ba3c:	4313      	orrs	r3, r2
 800ba3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800ba40:	697b      	ldr	r3, [r7, #20]
 800ba42:	681b      	ldr	r3, [r3, #0]
 800ba44:	689b      	ldr	r3, [r3, #8]
 800ba46:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800ba4a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800ba4e:	697a      	ldr	r2, [r7, #20]
 800ba50:	6812      	ldr	r2, [r2, #0]
 800ba52:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ba54:	430b      	orrs	r3, r1
 800ba56:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800ba58:	697b      	ldr	r3, [r7, #20]
 800ba5a:	681b      	ldr	r3, [r3, #0]
 800ba5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba5e:	f023 010f 	bic.w	r1, r3, #15
 800ba62:	697b      	ldr	r3, [r7, #20]
 800ba64:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ba66:	697b      	ldr	r3, [r7, #20]
 800ba68:	681b      	ldr	r3, [r3, #0]
 800ba6a:	430a      	orrs	r2, r1
 800ba6c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800ba6e:	697b      	ldr	r3, [r7, #20]
 800ba70:	681b      	ldr	r3, [r3, #0]
 800ba72:	4a90      	ldr	r2, [pc, #576]	@ (800bcb4 <UART_SetConfig+0x2e0>)
 800ba74:	4293      	cmp	r3, r2
 800ba76:	d125      	bne.n	800bac4 <UART_SetConfig+0xf0>
 800ba78:	4b8f      	ldr	r3, [pc, #572]	@ (800bcb8 <UART_SetConfig+0x2e4>)
 800ba7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ba7e:	f003 0303 	and.w	r3, r3, #3
 800ba82:	2b03      	cmp	r3, #3
 800ba84:	d81a      	bhi.n	800babc <UART_SetConfig+0xe8>
 800ba86:	a201      	add	r2, pc, #4	@ (adr r2, 800ba8c <UART_SetConfig+0xb8>)
 800ba88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba8c:	0800ba9d 	.word	0x0800ba9d
 800ba90:	0800baad 	.word	0x0800baad
 800ba94:	0800baa5 	.word	0x0800baa5
 800ba98:	0800bab5 	.word	0x0800bab5
 800ba9c:	2301      	movs	r3, #1
 800ba9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800baa2:	e116      	b.n	800bcd2 <UART_SetConfig+0x2fe>
 800baa4:	2302      	movs	r3, #2
 800baa6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800baaa:	e112      	b.n	800bcd2 <UART_SetConfig+0x2fe>
 800baac:	2304      	movs	r3, #4
 800baae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bab2:	e10e      	b.n	800bcd2 <UART_SetConfig+0x2fe>
 800bab4:	2308      	movs	r3, #8
 800bab6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800baba:	e10a      	b.n	800bcd2 <UART_SetConfig+0x2fe>
 800babc:	2310      	movs	r3, #16
 800babe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bac2:	e106      	b.n	800bcd2 <UART_SetConfig+0x2fe>
 800bac4:	697b      	ldr	r3, [r7, #20]
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	4a7c      	ldr	r2, [pc, #496]	@ (800bcbc <UART_SetConfig+0x2e8>)
 800baca:	4293      	cmp	r3, r2
 800bacc:	d138      	bne.n	800bb40 <UART_SetConfig+0x16c>
 800bace:	4b7a      	ldr	r3, [pc, #488]	@ (800bcb8 <UART_SetConfig+0x2e4>)
 800bad0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bad4:	f003 030c 	and.w	r3, r3, #12
 800bad8:	2b0c      	cmp	r3, #12
 800bada:	d82d      	bhi.n	800bb38 <UART_SetConfig+0x164>
 800badc:	a201      	add	r2, pc, #4	@ (adr r2, 800bae4 <UART_SetConfig+0x110>)
 800bade:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bae2:	bf00      	nop
 800bae4:	0800bb19 	.word	0x0800bb19
 800bae8:	0800bb39 	.word	0x0800bb39
 800baec:	0800bb39 	.word	0x0800bb39
 800baf0:	0800bb39 	.word	0x0800bb39
 800baf4:	0800bb29 	.word	0x0800bb29
 800baf8:	0800bb39 	.word	0x0800bb39
 800bafc:	0800bb39 	.word	0x0800bb39
 800bb00:	0800bb39 	.word	0x0800bb39
 800bb04:	0800bb21 	.word	0x0800bb21
 800bb08:	0800bb39 	.word	0x0800bb39
 800bb0c:	0800bb39 	.word	0x0800bb39
 800bb10:	0800bb39 	.word	0x0800bb39
 800bb14:	0800bb31 	.word	0x0800bb31
 800bb18:	2300      	movs	r3, #0
 800bb1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bb1e:	e0d8      	b.n	800bcd2 <UART_SetConfig+0x2fe>
 800bb20:	2302      	movs	r3, #2
 800bb22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bb26:	e0d4      	b.n	800bcd2 <UART_SetConfig+0x2fe>
 800bb28:	2304      	movs	r3, #4
 800bb2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bb2e:	e0d0      	b.n	800bcd2 <UART_SetConfig+0x2fe>
 800bb30:	2308      	movs	r3, #8
 800bb32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bb36:	e0cc      	b.n	800bcd2 <UART_SetConfig+0x2fe>
 800bb38:	2310      	movs	r3, #16
 800bb3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bb3e:	e0c8      	b.n	800bcd2 <UART_SetConfig+0x2fe>
 800bb40:	697b      	ldr	r3, [r7, #20]
 800bb42:	681b      	ldr	r3, [r3, #0]
 800bb44:	4a5e      	ldr	r2, [pc, #376]	@ (800bcc0 <UART_SetConfig+0x2ec>)
 800bb46:	4293      	cmp	r3, r2
 800bb48:	d125      	bne.n	800bb96 <UART_SetConfig+0x1c2>
 800bb4a:	4b5b      	ldr	r3, [pc, #364]	@ (800bcb8 <UART_SetConfig+0x2e4>)
 800bb4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bb50:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800bb54:	2b30      	cmp	r3, #48	@ 0x30
 800bb56:	d016      	beq.n	800bb86 <UART_SetConfig+0x1b2>
 800bb58:	2b30      	cmp	r3, #48	@ 0x30
 800bb5a:	d818      	bhi.n	800bb8e <UART_SetConfig+0x1ba>
 800bb5c:	2b20      	cmp	r3, #32
 800bb5e:	d00a      	beq.n	800bb76 <UART_SetConfig+0x1a2>
 800bb60:	2b20      	cmp	r3, #32
 800bb62:	d814      	bhi.n	800bb8e <UART_SetConfig+0x1ba>
 800bb64:	2b00      	cmp	r3, #0
 800bb66:	d002      	beq.n	800bb6e <UART_SetConfig+0x19a>
 800bb68:	2b10      	cmp	r3, #16
 800bb6a:	d008      	beq.n	800bb7e <UART_SetConfig+0x1aa>
 800bb6c:	e00f      	b.n	800bb8e <UART_SetConfig+0x1ba>
 800bb6e:	2300      	movs	r3, #0
 800bb70:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bb74:	e0ad      	b.n	800bcd2 <UART_SetConfig+0x2fe>
 800bb76:	2302      	movs	r3, #2
 800bb78:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bb7c:	e0a9      	b.n	800bcd2 <UART_SetConfig+0x2fe>
 800bb7e:	2304      	movs	r3, #4
 800bb80:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bb84:	e0a5      	b.n	800bcd2 <UART_SetConfig+0x2fe>
 800bb86:	2308      	movs	r3, #8
 800bb88:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bb8c:	e0a1      	b.n	800bcd2 <UART_SetConfig+0x2fe>
 800bb8e:	2310      	movs	r3, #16
 800bb90:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bb94:	e09d      	b.n	800bcd2 <UART_SetConfig+0x2fe>
 800bb96:	697b      	ldr	r3, [r7, #20]
 800bb98:	681b      	ldr	r3, [r3, #0]
 800bb9a:	4a4a      	ldr	r2, [pc, #296]	@ (800bcc4 <UART_SetConfig+0x2f0>)
 800bb9c:	4293      	cmp	r3, r2
 800bb9e:	d125      	bne.n	800bbec <UART_SetConfig+0x218>
 800bba0:	4b45      	ldr	r3, [pc, #276]	@ (800bcb8 <UART_SetConfig+0x2e4>)
 800bba2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bba6:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800bbaa:	2bc0      	cmp	r3, #192	@ 0xc0
 800bbac:	d016      	beq.n	800bbdc <UART_SetConfig+0x208>
 800bbae:	2bc0      	cmp	r3, #192	@ 0xc0
 800bbb0:	d818      	bhi.n	800bbe4 <UART_SetConfig+0x210>
 800bbb2:	2b80      	cmp	r3, #128	@ 0x80
 800bbb4:	d00a      	beq.n	800bbcc <UART_SetConfig+0x1f8>
 800bbb6:	2b80      	cmp	r3, #128	@ 0x80
 800bbb8:	d814      	bhi.n	800bbe4 <UART_SetConfig+0x210>
 800bbba:	2b00      	cmp	r3, #0
 800bbbc:	d002      	beq.n	800bbc4 <UART_SetConfig+0x1f0>
 800bbbe:	2b40      	cmp	r3, #64	@ 0x40
 800bbc0:	d008      	beq.n	800bbd4 <UART_SetConfig+0x200>
 800bbc2:	e00f      	b.n	800bbe4 <UART_SetConfig+0x210>
 800bbc4:	2300      	movs	r3, #0
 800bbc6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bbca:	e082      	b.n	800bcd2 <UART_SetConfig+0x2fe>
 800bbcc:	2302      	movs	r3, #2
 800bbce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bbd2:	e07e      	b.n	800bcd2 <UART_SetConfig+0x2fe>
 800bbd4:	2304      	movs	r3, #4
 800bbd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bbda:	e07a      	b.n	800bcd2 <UART_SetConfig+0x2fe>
 800bbdc:	2308      	movs	r3, #8
 800bbde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bbe2:	e076      	b.n	800bcd2 <UART_SetConfig+0x2fe>
 800bbe4:	2310      	movs	r3, #16
 800bbe6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bbea:	e072      	b.n	800bcd2 <UART_SetConfig+0x2fe>
 800bbec:	697b      	ldr	r3, [r7, #20]
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	4a35      	ldr	r2, [pc, #212]	@ (800bcc8 <UART_SetConfig+0x2f4>)
 800bbf2:	4293      	cmp	r3, r2
 800bbf4:	d12a      	bne.n	800bc4c <UART_SetConfig+0x278>
 800bbf6:	4b30      	ldr	r3, [pc, #192]	@ (800bcb8 <UART_SetConfig+0x2e4>)
 800bbf8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bbfc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bc00:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bc04:	d01a      	beq.n	800bc3c <UART_SetConfig+0x268>
 800bc06:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bc0a:	d81b      	bhi.n	800bc44 <UART_SetConfig+0x270>
 800bc0c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bc10:	d00c      	beq.n	800bc2c <UART_SetConfig+0x258>
 800bc12:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bc16:	d815      	bhi.n	800bc44 <UART_SetConfig+0x270>
 800bc18:	2b00      	cmp	r3, #0
 800bc1a:	d003      	beq.n	800bc24 <UART_SetConfig+0x250>
 800bc1c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bc20:	d008      	beq.n	800bc34 <UART_SetConfig+0x260>
 800bc22:	e00f      	b.n	800bc44 <UART_SetConfig+0x270>
 800bc24:	2300      	movs	r3, #0
 800bc26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bc2a:	e052      	b.n	800bcd2 <UART_SetConfig+0x2fe>
 800bc2c:	2302      	movs	r3, #2
 800bc2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bc32:	e04e      	b.n	800bcd2 <UART_SetConfig+0x2fe>
 800bc34:	2304      	movs	r3, #4
 800bc36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bc3a:	e04a      	b.n	800bcd2 <UART_SetConfig+0x2fe>
 800bc3c:	2308      	movs	r3, #8
 800bc3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bc42:	e046      	b.n	800bcd2 <UART_SetConfig+0x2fe>
 800bc44:	2310      	movs	r3, #16
 800bc46:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bc4a:	e042      	b.n	800bcd2 <UART_SetConfig+0x2fe>
 800bc4c:	697b      	ldr	r3, [r7, #20]
 800bc4e:	681b      	ldr	r3, [r3, #0]
 800bc50:	4a17      	ldr	r2, [pc, #92]	@ (800bcb0 <UART_SetConfig+0x2dc>)
 800bc52:	4293      	cmp	r3, r2
 800bc54:	d13a      	bne.n	800bccc <UART_SetConfig+0x2f8>
 800bc56:	4b18      	ldr	r3, [pc, #96]	@ (800bcb8 <UART_SetConfig+0x2e4>)
 800bc58:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bc5c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800bc60:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800bc64:	d01a      	beq.n	800bc9c <UART_SetConfig+0x2c8>
 800bc66:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800bc6a:	d81b      	bhi.n	800bca4 <UART_SetConfig+0x2d0>
 800bc6c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bc70:	d00c      	beq.n	800bc8c <UART_SetConfig+0x2b8>
 800bc72:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800bc76:	d815      	bhi.n	800bca4 <UART_SetConfig+0x2d0>
 800bc78:	2b00      	cmp	r3, #0
 800bc7a:	d003      	beq.n	800bc84 <UART_SetConfig+0x2b0>
 800bc7c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800bc80:	d008      	beq.n	800bc94 <UART_SetConfig+0x2c0>
 800bc82:	e00f      	b.n	800bca4 <UART_SetConfig+0x2d0>
 800bc84:	2300      	movs	r3, #0
 800bc86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bc8a:	e022      	b.n	800bcd2 <UART_SetConfig+0x2fe>
 800bc8c:	2302      	movs	r3, #2
 800bc8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bc92:	e01e      	b.n	800bcd2 <UART_SetConfig+0x2fe>
 800bc94:	2304      	movs	r3, #4
 800bc96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bc9a:	e01a      	b.n	800bcd2 <UART_SetConfig+0x2fe>
 800bc9c:	2308      	movs	r3, #8
 800bc9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bca2:	e016      	b.n	800bcd2 <UART_SetConfig+0x2fe>
 800bca4:	2310      	movs	r3, #16
 800bca6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bcaa:	e012      	b.n	800bcd2 <UART_SetConfig+0x2fe>
 800bcac:	cfff69f3 	.word	0xcfff69f3
 800bcb0:	40008000 	.word	0x40008000
 800bcb4:	40013800 	.word	0x40013800
 800bcb8:	40021000 	.word	0x40021000
 800bcbc:	40004400 	.word	0x40004400
 800bcc0:	40004800 	.word	0x40004800
 800bcc4:	40004c00 	.word	0x40004c00
 800bcc8:	40005000 	.word	0x40005000
 800bccc:	2310      	movs	r3, #16
 800bcce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800bcd2:	697b      	ldr	r3, [r7, #20]
 800bcd4:	681b      	ldr	r3, [r3, #0]
 800bcd6:	4aae      	ldr	r2, [pc, #696]	@ (800bf90 <UART_SetConfig+0x5bc>)
 800bcd8:	4293      	cmp	r3, r2
 800bcda:	f040 8097 	bne.w	800be0c <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800bcde:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800bce2:	2b08      	cmp	r3, #8
 800bce4:	d823      	bhi.n	800bd2e <UART_SetConfig+0x35a>
 800bce6:	a201      	add	r2, pc, #4	@ (adr r2, 800bcec <UART_SetConfig+0x318>)
 800bce8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bcec:	0800bd11 	.word	0x0800bd11
 800bcf0:	0800bd2f 	.word	0x0800bd2f
 800bcf4:	0800bd19 	.word	0x0800bd19
 800bcf8:	0800bd2f 	.word	0x0800bd2f
 800bcfc:	0800bd1f 	.word	0x0800bd1f
 800bd00:	0800bd2f 	.word	0x0800bd2f
 800bd04:	0800bd2f 	.word	0x0800bd2f
 800bd08:	0800bd2f 	.word	0x0800bd2f
 800bd0c:	0800bd27 	.word	0x0800bd27
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bd10:	f7fd fe2a 	bl	8009968 <HAL_RCC_GetPCLK1Freq>
 800bd14:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800bd16:	e010      	b.n	800bd3a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800bd18:	4b9e      	ldr	r3, [pc, #632]	@ (800bf94 <UART_SetConfig+0x5c0>)
 800bd1a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800bd1c:	e00d      	b.n	800bd3a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800bd1e:	f7fd fdb5 	bl	800988c <HAL_RCC_GetSysClockFreq>
 800bd22:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800bd24:	e009      	b.n	800bd3a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bd26:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bd2a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800bd2c:	e005      	b.n	800bd3a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800bd2e:	2300      	movs	r3, #0
 800bd30:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800bd32:	2301      	movs	r3, #1
 800bd34:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800bd38:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800bd3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd3c:	2b00      	cmp	r3, #0
 800bd3e:	f000 8130 	beq.w	800bfa2 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800bd42:	697b      	ldr	r3, [r7, #20]
 800bd44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd46:	4a94      	ldr	r2, [pc, #592]	@ (800bf98 <UART_SetConfig+0x5c4>)
 800bd48:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bd4c:	461a      	mov	r2, r3
 800bd4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd50:	fbb3 f3f2 	udiv	r3, r3, r2
 800bd54:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800bd56:	697b      	ldr	r3, [r7, #20]
 800bd58:	685a      	ldr	r2, [r3, #4]
 800bd5a:	4613      	mov	r3, r2
 800bd5c:	005b      	lsls	r3, r3, #1
 800bd5e:	4413      	add	r3, r2
 800bd60:	69ba      	ldr	r2, [r7, #24]
 800bd62:	429a      	cmp	r2, r3
 800bd64:	d305      	bcc.n	800bd72 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800bd66:	697b      	ldr	r3, [r7, #20]
 800bd68:	685b      	ldr	r3, [r3, #4]
 800bd6a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800bd6c:	69ba      	ldr	r2, [r7, #24]
 800bd6e:	429a      	cmp	r2, r3
 800bd70:	d903      	bls.n	800bd7a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800bd72:	2301      	movs	r3, #1
 800bd74:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800bd78:	e113      	b.n	800bfa2 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bd7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bd7c:	2200      	movs	r2, #0
 800bd7e:	60bb      	str	r3, [r7, #8]
 800bd80:	60fa      	str	r2, [r7, #12]
 800bd82:	697b      	ldr	r3, [r7, #20]
 800bd84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bd86:	4a84      	ldr	r2, [pc, #528]	@ (800bf98 <UART_SetConfig+0x5c4>)
 800bd88:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bd8c:	b29b      	uxth	r3, r3
 800bd8e:	2200      	movs	r2, #0
 800bd90:	603b      	str	r3, [r7, #0]
 800bd92:	607a      	str	r2, [r7, #4]
 800bd94:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bd98:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bd9c:	f7f4 ff9c 	bl	8000cd8 <__aeabi_uldivmod>
 800bda0:	4602      	mov	r2, r0
 800bda2:	460b      	mov	r3, r1
 800bda4:	4610      	mov	r0, r2
 800bda6:	4619      	mov	r1, r3
 800bda8:	f04f 0200 	mov.w	r2, #0
 800bdac:	f04f 0300 	mov.w	r3, #0
 800bdb0:	020b      	lsls	r3, r1, #8
 800bdb2:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800bdb6:	0202      	lsls	r2, r0, #8
 800bdb8:	6979      	ldr	r1, [r7, #20]
 800bdba:	6849      	ldr	r1, [r1, #4]
 800bdbc:	0849      	lsrs	r1, r1, #1
 800bdbe:	2000      	movs	r0, #0
 800bdc0:	460c      	mov	r4, r1
 800bdc2:	4605      	mov	r5, r0
 800bdc4:	eb12 0804 	adds.w	r8, r2, r4
 800bdc8:	eb43 0905 	adc.w	r9, r3, r5
 800bdcc:	697b      	ldr	r3, [r7, #20]
 800bdce:	685b      	ldr	r3, [r3, #4]
 800bdd0:	2200      	movs	r2, #0
 800bdd2:	469a      	mov	sl, r3
 800bdd4:	4693      	mov	fp, r2
 800bdd6:	4652      	mov	r2, sl
 800bdd8:	465b      	mov	r3, fp
 800bdda:	4640      	mov	r0, r8
 800bddc:	4649      	mov	r1, r9
 800bdde:	f7f4 ff7b 	bl	8000cd8 <__aeabi_uldivmod>
 800bde2:	4602      	mov	r2, r0
 800bde4:	460b      	mov	r3, r1
 800bde6:	4613      	mov	r3, r2
 800bde8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800bdea:	6a3b      	ldr	r3, [r7, #32]
 800bdec:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bdf0:	d308      	bcc.n	800be04 <UART_SetConfig+0x430>
 800bdf2:	6a3b      	ldr	r3, [r7, #32]
 800bdf4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bdf8:	d204      	bcs.n	800be04 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800bdfa:	697b      	ldr	r3, [r7, #20]
 800bdfc:	681b      	ldr	r3, [r3, #0]
 800bdfe:	6a3a      	ldr	r2, [r7, #32]
 800be00:	60da      	str	r2, [r3, #12]
 800be02:	e0ce      	b.n	800bfa2 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800be04:	2301      	movs	r3, #1
 800be06:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800be0a:	e0ca      	b.n	800bfa2 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800be0c:	697b      	ldr	r3, [r7, #20]
 800be0e:	69db      	ldr	r3, [r3, #28]
 800be10:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800be14:	d166      	bne.n	800bee4 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800be16:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800be1a:	2b08      	cmp	r3, #8
 800be1c:	d827      	bhi.n	800be6e <UART_SetConfig+0x49a>
 800be1e:	a201      	add	r2, pc, #4	@ (adr r2, 800be24 <UART_SetConfig+0x450>)
 800be20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be24:	0800be49 	.word	0x0800be49
 800be28:	0800be51 	.word	0x0800be51
 800be2c:	0800be59 	.word	0x0800be59
 800be30:	0800be6f 	.word	0x0800be6f
 800be34:	0800be5f 	.word	0x0800be5f
 800be38:	0800be6f 	.word	0x0800be6f
 800be3c:	0800be6f 	.word	0x0800be6f
 800be40:	0800be6f 	.word	0x0800be6f
 800be44:	0800be67 	.word	0x0800be67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800be48:	f7fd fd8e 	bl	8009968 <HAL_RCC_GetPCLK1Freq>
 800be4c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800be4e:	e014      	b.n	800be7a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800be50:	f7fd fda0 	bl	8009994 <HAL_RCC_GetPCLK2Freq>
 800be54:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800be56:	e010      	b.n	800be7a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800be58:	4b4e      	ldr	r3, [pc, #312]	@ (800bf94 <UART_SetConfig+0x5c0>)
 800be5a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800be5c:	e00d      	b.n	800be7a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800be5e:	f7fd fd15 	bl	800988c <HAL_RCC_GetSysClockFreq>
 800be62:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800be64:	e009      	b.n	800be7a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800be66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800be6a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800be6c:	e005      	b.n	800be7a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800be6e:	2300      	movs	r3, #0
 800be70:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800be72:	2301      	movs	r3, #1
 800be74:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800be78:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800be7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be7c:	2b00      	cmp	r3, #0
 800be7e:	f000 8090 	beq.w	800bfa2 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800be82:	697b      	ldr	r3, [r7, #20]
 800be84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be86:	4a44      	ldr	r2, [pc, #272]	@ (800bf98 <UART_SetConfig+0x5c4>)
 800be88:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800be8c:	461a      	mov	r2, r3
 800be8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be90:	fbb3 f3f2 	udiv	r3, r3, r2
 800be94:	005a      	lsls	r2, r3, #1
 800be96:	697b      	ldr	r3, [r7, #20]
 800be98:	685b      	ldr	r3, [r3, #4]
 800be9a:	085b      	lsrs	r3, r3, #1
 800be9c:	441a      	add	r2, r3
 800be9e:	697b      	ldr	r3, [r7, #20]
 800bea0:	685b      	ldr	r3, [r3, #4]
 800bea2:	fbb2 f3f3 	udiv	r3, r2, r3
 800bea6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bea8:	6a3b      	ldr	r3, [r7, #32]
 800beaa:	2b0f      	cmp	r3, #15
 800beac:	d916      	bls.n	800bedc <UART_SetConfig+0x508>
 800beae:	6a3b      	ldr	r3, [r7, #32]
 800beb0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800beb4:	d212      	bcs.n	800bedc <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800beb6:	6a3b      	ldr	r3, [r7, #32]
 800beb8:	b29b      	uxth	r3, r3
 800beba:	f023 030f 	bic.w	r3, r3, #15
 800bebe:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800bec0:	6a3b      	ldr	r3, [r7, #32]
 800bec2:	085b      	lsrs	r3, r3, #1
 800bec4:	b29b      	uxth	r3, r3
 800bec6:	f003 0307 	and.w	r3, r3, #7
 800beca:	b29a      	uxth	r2, r3
 800becc:	8bfb      	ldrh	r3, [r7, #30]
 800bece:	4313      	orrs	r3, r2
 800bed0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800bed2:	697b      	ldr	r3, [r7, #20]
 800bed4:	681b      	ldr	r3, [r3, #0]
 800bed6:	8bfa      	ldrh	r2, [r7, #30]
 800bed8:	60da      	str	r2, [r3, #12]
 800beda:	e062      	b.n	800bfa2 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800bedc:	2301      	movs	r3, #1
 800bede:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800bee2:	e05e      	b.n	800bfa2 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800bee4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800bee8:	2b08      	cmp	r3, #8
 800beea:	d828      	bhi.n	800bf3e <UART_SetConfig+0x56a>
 800beec:	a201      	add	r2, pc, #4	@ (adr r2, 800bef4 <UART_SetConfig+0x520>)
 800beee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bef2:	bf00      	nop
 800bef4:	0800bf19 	.word	0x0800bf19
 800bef8:	0800bf21 	.word	0x0800bf21
 800befc:	0800bf29 	.word	0x0800bf29
 800bf00:	0800bf3f 	.word	0x0800bf3f
 800bf04:	0800bf2f 	.word	0x0800bf2f
 800bf08:	0800bf3f 	.word	0x0800bf3f
 800bf0c:	0800bf3f 	.word	0x0800bf3f
 800bf10:	0800bf3f 	.word	0x0800bf3f
 800bf14:	0800bf37 	.word	0x0800bf37
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bf18:	f7fd fd26 	bl	8009968 <HAL_RCC_GetPCLK1Freq>
 800bf1c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800bf1e:	e014      	b.n	800bf4a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800bf20:	f7fd fd38 	bl	8009994 <HAL_RCC_GetPCLK2Freq>
 800bf24:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800bf26:	e010      	b.n	800bf4a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800bf28:	4b1a      	ldr	r3, [pc, #104]	@ (800bf94 <UART_SetConfig+0x5c0>)
 800bf2a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800bf2c:	e00d      	b.n	800bf4a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800bf2e:	f7fd fcad 	bl	800988c <HAL_RCC_GetSysClockFreq>
 800bf32:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800bf34:	e009      	b.n	800bf4a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800bf36:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bf3a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800bf3c:	e005      	b.n	800bf4a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800bf3e:	2300      	movs	r3, #0
 800bf40:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800bf42:	2301      	movs	r3, #1
 800bf44:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800bf48:	bf00      	nop
    }

    if (pclk != 0U)
 800bf4a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf4c:	2b00      	cmp	r3, #0
 800bf4e:	d028      	beq.n	800bfa2 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bf50:	697b      	ldr	r3, [r7, #20]
 800bf52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf54:	4a10      	ldr	r2, [pc, #64]	@ (800bf98 <UART_SetConfig+0x5c4>)
 800bf56:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bf5a:	461a      	mov	r2, r3
 800bf5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf5e:	fbb3 f2f2 	udiv	r2, r3, r2
 800bf62:	697b      	ldr	r3, [r7, #20]
 800bf64:	685b      	ldr	r3, [r3, #4]
 800bf66:	085b      	lsrs	r3, r3, #1
 800bf68:	441a      	add	r2, r3
 800bf6a:	697b      	ldr	r3, [r7, #20]
 800bf6c:	685b      	ldr	r3, [r3, #4]
 800bf6e:	fbb2 f3f3 	udiv	r3, r2, r3
 800bf72:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800bf74:	6a3b      	ldr	r3, [r7, #32]
 800bf76:	2b0f      	cmp	r3, #15
 800bf78:	d910      	bls.n	800bf9c <UART_SetConfig+0x5c8>
 800bf7a:	6a3b      	ldr	r3, [r7, #32]
 800bf7c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800bf80:	d20c      	bcs.n	800bf9c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800bf82:	6a3b      	ldr	r3, [r7, #32]
 800bf84:	b29a      	uxth	r2, r3
 800bf86:	697b      	ldr	r3, [r7, #20]
 800bf88:	681b      	ldr	r3, [r3, #0]
 800bf8a:	60da      	str	r2, [r3, #12]
 800bf8c:	e009      	b.n	800bfa2 <UART_SetConfig+0x5ce>
 800bf8e:	bf00      	nop
 800bf90:	40008000 	.word	0x40008000
 800bf94:	00f42400 	.word	0x00f42400
 800bf98:	08017198 	.word	0x08017198
      }
      else
      {
        ret = HAL_ERROR;
 800bf9c:	2301      	movs	r3, #1
 800bf9e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800bfa2:	697b      	ldr	r3, [r7, #20]
 800bfa4:	2201      	movs	r2, #1
 800bfa6:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800bfaa:	697b      	ldr	r3, [r7, #20]
 800bfac:	2201      	movs	r2, #1
 800bfae:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800bfb2:	697b      	ldr	r3, [r7, #20]
 800bfb4:	2200      	movs	r2, #0
 800bfb6:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800bfb8:	697b      	ldr	r3, [r7, #20]
 800bfba:	2200      	movs	r2, #0
 800bfbc:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800bfbe:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800bfc2:	4618      	mov	r0, r3
 800bfc4:	3730      	adds	r7, #48	@ 0x30
 800bfc6:	46bd      	mov	sp, r7
 800bfc8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800bfcc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800bfcc:	b480      	push	{r7}
 800bfce:	b083      	sub	sp, #12
 800bfd0:	af00      	add	r7, sp, #0
 800bfd2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bfd8:	f003 0308 	and.w	r3, r3, #8
 800bfdc:	2b00      	cmp	r3, #0
 800bfde:	d00a      	beq.n	800bff6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	681b      	ldr	r3, [r3, #0]
 800bfe4:	685b      	ldr	r3, [r3, #4]
 800bfe6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	681b      	ldr	r3, [r3, #0]
 800bff2:	430a      	orrs	r2, r1
 800bff4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bffa:	f003 0301 	and.w	r3, r3, #1
 800bffe:	2b00      	cmp	r3, #0
 800c000:	d00a      	beq.n	800c018 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	681b      	ldr	r3, [r3, #0]
 800c006:	685b      	ldr	r3, [r3, #4]
 800c008:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800c00c:	687b      	ldr	r3, [r7, #4]
 800c00e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c010:	687b      	ldr	r3, [r7, #4]
 800c012:	681b      	ldr	r3, [r3, #0]
 800c014:	430a      	orrs	r2, r1
 800c016:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c018:	687b      	ldr	r3, [r7, #4]
 800c01a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c01c:	f003 0302 	and.w	r3, r3, #2
 800c020:	2b00      	cmp	r3, #0
 800c022:	d00a      	beq.n	800c03a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c024:	687b      	ldr	r3, [r7, #4]
 800c026:	681b      	ldr	r3, [r3, #0]
 800c028:	685b      	ldr	r3, [r3, #4]
 800c02a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c032:	687b      	ldr	r3, [r7, #4]
 800c034:	681b      	ldr	r3, [r3, #0]
 800c036:	430a      	orrs	r2, r1
 800c038:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c03e:	f003 0304 	and.w	r3, r3, #4
 800c042:	2b00      	cmp	r3, #0
 800c044:	d00a      	beq.n	800c05c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c046:	687b      	ldr	r3, [r7, #4]
 800c048:	681b      	ldr	r3, [r3, #0]
 800c04a:	685b      	ldr	r3, [r3, #4]
 800c04c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800c050:	687b      	ldr	r3, [r7, #4]
 800c052:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c054:	687b      	ldr	r3, [r7, #4]
 800c056:	681b      	ldr	r3, [r3, #0]
 800c058:	430a      	orrs	r2, r1
 800c05a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c060:	f003 0310 	and.w	r3, r3, #16
 800c064:	2b00      	cmp	r3, #0
 800c066:	d00a      	beq.n	800c07e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c068:	687b      	ldr	r3, [r7, #4]
 800c06a:	681b      	ldr	r3, [r3, #0]
 800c06c:	689b      	ldr	r3, [r3, #8]
 800c06e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800c072:	687b      	ldr	r3, [r7, #4]
 800c074:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	430a      	orrs	r2, r1
 800c07c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c07e:	687b      	ldr	r3, [r7, #4]
 800c080:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c082:	f003 0320 	and.w	r3, r3, #32
 800c086:	2b00      	cmp	r3, #0
 800c088:	d00a      	beq.n	800c0a0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	681b      	ldr	r3, [r3, #0]
 800c08e:	689b      	ldr	r3, [r3, #8]
 800c090:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800c094:	687b      	ldr	r3, [r7, #4]
 800c096:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c098:	687b      	ldr	r3, [r7, #4]
 800c09a:	681b      	ldr	r3, [r3, #0]
 800c09c:	430a      	orrs	r2, r1
 800c09e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c0a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c0a8:	2b00      	cmp	r3, #0
 800c0aa:	d01a      	beq.n	800c0e2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	681b      	ldr	r3, [r3, #0]
 800c0b0:	685b      	ldr	r3, [r3, #4]
 800c0b2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c0ba:	687b      	ldr	r3, [r7, #4]
 800c0bc:	681b      	ldr	r3, [r3, #0]
 800c0be:	430a      	orrs	r2, r1
 800c0c0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c0c2:	687b      	ldr	r3, [r7, #4]
 800c0c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c0c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c0ca:	d10a      	bne.n	800c0e2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	681b      	ldr	r3, [r3, #0]
 800c0d0:	685b      	ldr	r3, [r3, #4]
 800c0d2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800c0d6:	687b      	ldr	r3, [r7, #4]
 800c0d8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c0da:	687b      	ldr	r3, [r7, #4]
 800c0dc:	681b      	ldr	r3, [r3, #0]
 800c0de:	430a      	orrs	r2, r1
 800c0e0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c0e2:	687b      	ldr	r3, [r7, #4]
 800c0e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c0e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d00a      	beq.n	800c104 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c0ee:	687b      	ldr	r3, [r7, #4]
 800c0f0:	681b      	ldr	r3, [r3, #0]
 800c0f2:	685b      	ldr	r3, [r3, #4]
 800c0f4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800c0f8:	687b      	ldr	r3, [r7, #4]
 800c0fa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c0fc:	687b      	ldr	r3, [r7, #4]
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	430a      	orrs	r2, r1
 800c102:	605a      	str	r2, [r3, #4]
  }
}
 800c104:	bf00      	nop
 800c106:	370c      	adds	r7, #12
 800c108:	46bd      	mov	sp, r7
 800c10a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c10e:	4770      	bx	lr

0800c110 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c110:	b580      	push	{r7, lr}
 800c112:	b098      	sub	sp, #96	@ 0x60
 800c114:	af02      	add	r7, sp, #8
 800c116:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	2200      	movs	r2, #0
 800c11c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c120:	f7f8 fb7a 	bl	8004818 <HAL_GetTick>
 800c124:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	681b      	ldr	r3, [r3, #0]
 800c12a:	681b      	ldr	r3, [r3, #0]
 800c12c:	f003 0308 	and.w	r3, r3, #8
 800c130:	2b08      	cmp	r3, #8
 800c132:	d12f      	bne.n	800c194 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c134:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c138:	9300      	str	r3, [sp, #0]
 800c13a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c13c:	2200      	movs	r2, #0
 800c13e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800c142:	6878      	ldr	r0, [r7, #4]
 800c144:	f000 f88e 	bl	800c264 <UART_WaitOnFlagUntilTimeout>
 800c148:	4603      	mov	r3, r0
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	d022      	beq.n	800c194 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	681b      	ldr	r3, [r3, #0]
 800c152:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c154:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c156:	e853 3f00 	ldrex	r3, [r3]
 800c15a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c15c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c15e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c162:	653b      	str	r3, [r7, #80]	@ 0x50
 800c164:	687b      	ldr	r3, [r7, #4]
 800c166:	681b      	ldr	r3, [r3, #0]
 800c168:	461a      	mov	r2, r3
 800c16a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c16c:	647b      	str	r3, [r7, #68]	@ 0x44
 800c16e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c170:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c172:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c174:	e841 2300 	strex	r3, r2, [r1]
 800c178:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c17a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c17c:	2b00      	cmp	r3, #0
 800c17e:	d1e6      	bne.n	800c14e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800c180:	687b      	ldr	r3, [r7, #4]
 800c182:	2220      	movs	r2, #32
 800c184:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	2200      	movs	r2, #0
 800c18c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c190:	2303      	movs	r3, #3
 800c192:	e063      	b.n	800c25c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	681b      	ldr	r3, [r3, #0]
 800c19a:	f003 0304 	and.w	r3, r3, #4
 800c19e:	2b04      	cmp	r3, #4
 800c1a0:	d149      	bne.n	800c236 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c1a2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c1a6:	9300      	str	r3, [sp, #0]
 800c1a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c1aa:	2200      	movs	r2, #0
 800c1ac:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800c1b0:	6878      	ldr	r0, [r7, #4]
 800c1b2:	f000 f857 	bl	800c264 <UART_WaitOnFlagUntilTimeout>
 800c1b6:	4603      	mov	r3, r0
 800c1b8:	2b00      	cmp	r3, #0
 800c1ba:	d03c      	beq.n	800c236 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	681b      	ldr	r3, [r3, #0]
 800c1c0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1c4:	e853 3f00 	ldrex	r3, [r3]
 800c1c8:	623b      	str	r3, [r7, #32]
   return(result);
 800c1ca:	6a3b      	ldr	r3, [r7, #32]
 800c1cc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c1d0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c1d2:	687b      	ldr	r3, [r7, #4]
 800c1d4:	681b      	ldr	r3, [r3, #0]
 800c1d6:	461a      	mov	r2, r3
 800c1d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c1da:	633b      	str	r3, [r7, #48]	@ 0x30
 800c1dc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c1de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c1e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c1e2:	e841 2300 	strex	r3, r2, [r1]
 800c1e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c1e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	d1e6      	bne.n	800c1bc <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	681b      	ldr	r3, [r3, #0]
 800c1f2:	3308      	adds	r3, #8
 800c1f4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c1f6:	693b      	ldr	r3, [r7, #16]
 800c1f8:	e853 3f00 	ldrex	r3, [r3]
 800c1fc:	60fb      	str	r3, [r7, #12]
   return(result);
 800c1fe:	68fb      	ldr	r3, [r7, #12]
 800c200:	f023 0301 	bic.w	r3, r3, #1
 800c204:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c206:	687b      	ldr	r3, [r7, #4]
 800c208:	681b      	ldr	r3, [r3, #0]
 800c20a:	3308      	adds	r3, #8
 800c20c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c20e:	61fa      	str	r2, [r7, #28]
 800c210:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c212:	69b9      	ldr	r1, [r7, #24]
 800c214:	69fa      	ldr	r2, [r7, #28]
 800c216:	e841 2300 	strex	r3, r2, [r1]
 800c21a:	617b      	str	r3, [r7, #20]
   return(result);
 800c21c:	697b      	ldr	r3, [r7, #20]
 800c21e:	2b00      	cmp	r3, #0
 800c220:	d1e5      	bne.n	800c1ee <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	2220      	movs	r2, #32
 800c226:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	2200      	movs	r2, #0
 800c22e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c232:	2303      	movs	r3, #3
 800c234:	e012      	b.n	800c25c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c236:	687b      	ldr	r3, [r7, #4]
 800c238:	2220      	movs	r2, #32
 800c23a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	2220      	movs	r2, #32
 800c242:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c246:	687b      	ldr	r3, [r7, #4]
 800c248:	2200      	movs	r2, #0
 800c24a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	2200      	movs	r2, #0
 800c250:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800c252:	687b      	ldr	r3, [r7, #4]
 800c254:	2200      	movs	r2, #0
 800c256:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c25a:	2300      	movs	r3, #0
}
 800c25c:	4618      	mov	r0, r3
 800c25e:	3758      	adds	r7, #88	@ 0x58
 800c260:	46bd      	mov	sp, r7
 800c262:	bd80      	pop	{r7, pc}

0800c264 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c264:	b580      	push	{r7, lr}
 800c266:	b084      	sub	sp, #16
 800c268:	af00      	add	r7, sp, #0
 800c26a:	60f8      	str	r0, [r7, #12]
 800c26c:	60b9      	str	r1, [r7, #8]
 800c26e:	603b      	str	r3, [r7, #0]
 800c270:	4613      	mov	r3, r2
 800c272:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c274:	e04f      	b.n	800c316 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c276:	69bb      	ldr	r3, [r7, #24]
 800c278:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c27c:	d04b      	beq.n	800c316 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c27e:	f7f8 facb 	bl	8004818 <HAL_GetTick>
 800c282:	4602      	mov	r2, r0
 800c284:	683b      	ldr	r3, [r7, #0]
 800c286:	1ad3      	subs	r3, r2, r3
 800c288:	69ba      	ldr	r2, [r7, #24]
 800c28a:	429a      	cmp	r2, r3
 800c28c:	d302      	bcc.n	800c294 <UART_WaitOnFlagUntilTimeout+0x30>
 800c28e:	69bb      	ldr	r3, [r7, #24]
 800c290:	2b00      	cmp	r3, #0
 800c292:	d101      	bne.n	800c298 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c294:	2303      	movs	r3, #3
 800c296:	e04e      	b.n	800c336 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c298:	68fb      	ldr	r3, [r7, #12]
 800c29a:	681b      	ldr	r3, [r3, #0]
 800c29c:	681b      	ldr	r3, [r3, #0]
 800c29e:	f003 0304 	and.w	r3, r3, #4
 800c2a2:	2b00      	cmp	r3, #0
 800c2a4:	d037      	beq.n	800c316 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c2a6:	68bb      	ldr	r3, [r7, #8]
 800c2a8:	2b80      	cmp	r3, #128	@ 0x80
 800c2aa:	d034      	beq.n	800c316 <UART_WaitOnFlagUntilTimeout+0xb2>
 800c2ac:	68bb      	ldr	r3, [r7, #8]
 800c2ae:	2b40      	cmp	r3, #64	@ 0x40
 800c2b0:	d031      	beq.n	800c316 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	69db      	ldr	r3, [r3, #28]
 800c2b8:	f003 0308 	and.w	r3, r3, #8
 800c2bc:	2b08      	cmp	r3, #8
 800c2be:	d110      	bne.n	800c2e2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c2c0:	68fb      	ldr	r3, [r7, #12]
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	2208      	movs	r2, #8
 800c2c6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c2c8:	68f8      	ldr	r0, [r7, #12]
 800c2ca:	f000 f838 	bl	800c33e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c2ce:	68fb      	ldr	r3, [r7, #12]
 800c2d0:	2208      	movs	r2, #8
 800c2d2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c2d6:	68fb      	ldr	r3, [r7, #12]
 800c2d8:	2200      	movs	r2, #0
 800c2da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800c2de:	2301      	movs	r3, #1
 800c2e0:	e029      	b.n	800c336 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c2e2:	68fb      	ldr	r3, [r7, #12]
 800c2e4:	681b      	ldr	r3, [r3, #0]
 800c2e6:	69db      	ldr	r3, [r3, #28]
 800c2e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c2ec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c2f0:	d111      	bne.n	800c316 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c2f2:	68fb      	ldr	r3, [r7, #12]
 800c2f4:	681b      	ldr	r3, [r3, #0]
 800c2f6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c2fa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c2fc:	68f8      	ldr	r0, [r7, #12]
 800c2fe:	f000 f81e 	bl	800c33e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c302:	68fb      	ldr	r3, [r7, #12]
 800c304:	2220      	movs	r2, #32
 800c306:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c30a:	68fb      	ldr	r3, [r7, #12]
 800c30c:	2200      	movs	r2, #0
 800c30e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800c312:	2303      	movs	r3, #3
 800c314:	e00f      	b.n	800c336 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c316:	68fb      	ldr	r3, [r7, #12]
 800c318:	681b      	ldr	r3, [r3, #0]
 800c31a:	69da      	ldr	r2, [r3, #28]
 800c31c:	68bb      	ldr	r3, [r7, #8]
 800c31e:	4013      	ands	r3, r2
 800c320:	68ba      	ldr	r2, [r7, #8]
 800c322:	429a      	cmp	r2, r3
 800c324:	bf0c      	ite	eq
 800c326:	2301      	moveq	r3, #1
 800c328:	2300      	movne	r3, #0
 800c32a:	b2db      	uxtb	r3, r3
 800c32c:	461a      	mov	r2, r3
 800c32e:	79fb      	ldrb	r3, [r7, #7]
 800c330:	429a      	cmp	r2, r3
 800c332:	d0a0      	beq.n	800c276 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c334:	2300      	movs	r3, #0
}
 800c336:	4618      	mov	r0, r3
 800c338:	3710      	adds	r7, #16
 800c33a:	46bd      	mov	sp, r7
 800c33c:	bd80      	pop	{r7, pc}

0800c33e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c33e:	b480      	push	{r7}
 800c340:	b095      	sub	sp, #84	@ 0x54
 800c342:	af00      	add	r7, sp, #0
 800c344:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	681b      	ldr	r3, [r3, #0]
 800c34a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c34c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c34e:	e853 3f00 	ldrex	r3, [r3]
 800c352:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c354:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c356:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c35a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c35c:	687b      	ldr	r3, [r7, #4]
 800c35e:	681b      	ldr	r3, [r3, #0]
 800c360:	461a      	mov	r2, r3
 800c362:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c364:	643b      	str	r3, [r7, #64]	@ 0x40
 800c366:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c368:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c36a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c36c:	e841 2300 	strex	r3, r2, [r1]
 800c370:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c372:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c374:	2b00      	cmp	r3, #0
 800c376:	d1e6      	bne.n	800c346 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	681b      	ldr	r3, [r3, #0]
 800c37c:	3308      	adds	r3, #8
 800c37e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c380:	6a3b      	ldr	r3, [r7, #32]
 800c382:	e853 3f00 	ldrex	r3, [r3]
 800c386:	61fb      	str	r3, [r7, #28]
   return(result);
 800c388:	69fb      	ldr	r3, [r7, #28]
 800c38a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c38e:	f023 0301 	bic.w	r3, r3, #1
 800c392:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	681b      	ldr	r3, [r3, #0]
 800c398:	3308      	adds	r3, #8
 800c39a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c39c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c39e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3a0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c3a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c3a4:	e841 2300 	strex	r3, r2, [r1]
 800c3a8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c3aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3ac:	2b00      	cmp	r3, #0
 800c3ae:	d1e3      	bne.n	800c378 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c3b0:	687b      	ldr	r3, [r7, #4]
 800c3b2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c3b4:	2b01      	cmp	r3, #1
 800c3b6:	d118      	bne.n	800c3ea <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c3b8:	687b      	ldr	r3, [r7, #4]
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	e853 3f00 	ldrex	r3, [r3]
 800c3c4:	60bb      	str	r3, [r7, #8]
   return(result);
 800c3c6:	68bb      	ldr	r3, [r7, #8]
 800c3c8:	f023 0310 	bic.w	r3, r3, #16
 800c3cc:	647b      	str	r3, [r7, #68]	@ 0x44
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	461a      	mov	r2, r3
 800c3d4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c3d6:	61bb      	str	r3, [r7, #24]
 800c3d8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3da:	6979      	ldr	r1, [r7, #20]
 800c3dc:	69ba      	ldr	r2, [r7, #24]
 800c3de:	e841 2300 	strex	r3, r2, [r1]
 800c3e2:	613b      	str	r3, [r7, #16]
   return(result);
 800c3e4:	693b      	ldr	r3, [r7, #16]
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	d1e6      	bne.n	800c3b8 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	2220      	movs	r2, #32
 800c3ee:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	2200      	movs	r2, #0
 800c3f6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	2200      	movs	r2, #0
 800c3fc:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800c3fe:	bf00      	nop
 800c400:	3754      	adds	r7, #84	@ 0x54
 800c402:	46bd      	mov	sp, r7
 800c404:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c408:	4770      	bx	lr

0800c40a <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800c40a:	b480      	push	{r7}
 800c40c:	b085      	sub	sp, #20
 800c40e:	af00      	add	r7, sp, #0
 800c410:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c412:	687b      	ldr	r3, [r7, #4]
 800c414:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c418:	2b01      	cmp	r3, #1
 800c41a:	d101      	bne.n	800c420 <HAL_UARTEx_DisableFifoMode+0x16>
 800c41c:	2302      	movs	r3, #2
 800c41e:	e027      	b.n	800c470 <HAL_UARTEx_DisableFifoMode+0x66>
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	2201      	movs	r2, #1
 800c424:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c428:	687b      	ldr	r3, [r7, #4]
 800c42a:	2224      	movs	r2, #36	@ 0x24
 800c42c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c430:	687b      	ldr	r3, [r7, #4]
 800c432:	681b      	ldr	r3, [r3, #0]
 800c434:	681b      	ldr	r3, [r3, #0]
 800c436:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	681b      	ldr	r3, [r3, #0]
 800c43c:	681a      	ldr	r2, [r3, #0]
 800c43e:	687b      	ldr	r3, [r7, #4]
 800c440:	681b      	ldr	r3, [r3, #0]
 800c442:	f022 0201 	bic.w	r2, r2, #1
 800c446:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800c448:	68fb      	ldr	r3, [r7, #12]
 800c44a:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800c44e:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800c450:	687b      	ldr	r3, [r7, #4]
 800c452:	2200      	movs	r2, #0
 800c454:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c456:	687b      	ldr	r3, [r7, #4]
 800c458:	681b      	ldr	r3, [r3, #0]
 800c45a:	68fa      	ldr	r2, [r7, #12]
 800c45c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	2220      	movs	r2, #32
 800c462:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c466:	687b      	ldr	r3, [r7, #4]
 800c468:	2200      	movs	r2, #0
 800c46a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c46e:	2300      	movs	r3, #0
}
 800c470:	4618      	mov	r0, r3
 800c472:	3714      	adds	r7, #20
 800c474:	46bd      	mov	sp, r7
 800c476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c47a:	4770      	bx	lr

0800c47c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c47c:	b580      	push	{r7, lr}
 800c47e:	b084      	sub	sp, #16
 800c480:	af00      	add	r7, sp, #0
 800c482:	6078      	str	r0, [r7, #4]
 800c484:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c486:	687b      	ldr	r3, [r7, #4]
 800c488:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c48c:	2b01      	cmp	r3, #1
 800c48e:	d101      	bne.n	800c494 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800c490:	2302      	movs	r3, #2
 800c492:	e02d      	b.n	800c4f0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800c494:	687b      	ldr	r3, [r7, #4]
 800c496:	2201      	movs	r2, #1
 800c498:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c49c:	687b      	ldr	r3, [r7, #4]
 800c49e:	2224      	movs	r2, #36	@ 0x24
 800c4a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	681b      	ldr	r3, [r3, #0]
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c4ac:	687b      	ldr	r3, [r7, #4]
 800c4ae:	681b      	ldr	r3, [r3, #0]
 800c4b0:	681a      	ldr	r2, [r3, #0]
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	f022 0201 	bic.w	r2, r2, #1
 800c4ba:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800c4bc:	687b      	ldr	r3, [r7, #4]
 800c4be:	681b      	ldr	r3, [r3, #0]
 800c4c0:	689b      	ldr	r3, [r3, #8]
 800c4c2:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	681b      	ldr	r3, [r3, #0]
 800c4ca:	683a      	ldr	r2, [r7, #0]
 800c4cc:	430a      	orrs	r2, r1
 800c4ce:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c4d0:	6878      	ldr	r0, [r7, #4]
 800c4d2:	f000 f84f 	bl	800c574 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	681b      	ldr	r3, [r3, #0]
 800c4da:	68fa      	ldr	r2, [r7, #12]
 800c4dc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c4de:	687b      	ldr	r3, [r7, #4]
 800c4e0:	2220      	movs	r2, #32
 800c4e2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	2200      	movs	r2, #0
 800c4ea:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c4ee:	2300      	movs	r3, #0
}
 800c4f0:	4618      	mov	r0, r3
 800c4f2:	3710      	adds	r7, #16
 800c4f4:	46bd      	mov	sp, r7
 800c4f6:	bd80      	pop	{r7, pc}

0800c4f8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800c4f8:	b580      	push	{r7, lr}
 800c4fa:	b084      	sub	sp, #16
 800c4fc:	af00      	add	r7, sp, #0
 800c4fe:	6078      	str	r0, [r7, #4]
 800c500:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800c502:	687b      	ldr	r3, [r7, #4]
 800c504:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800c508:	2b01      	cmp	r3, #1
 800c50a:	d101      	bne.n	800c510 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800c50c:	2302      	movs	r3, #2
 800c50e:	e02d      	b.n	800c56c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800c510:	687b      	ldr	r3, [r7, #4]
 800c512:	2201      	movs	r2, #1
 800c514:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800c518:	687b      	ldr	r3, [r7, #4]
 800c51a:	2224      	movs	r2, #36	@ 0x24
 800c51c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800c520:	687b      	ldr	r3, [r7, #4]
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	681b      	ldr	r3, [r3, #0]
 800c526:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	681b      	ldr	r3, [r3, #0]
 800c52c:	681a      	ldr	r2, [r3, #0]
 800c52e:	687b      	ldr	r3, [r7, #4]
 800c530:	681b      	ldr	r3, [r3, #0]
 800c532:	f022 0201 	bic.w	r2, r2, #1
 800c536:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800c538:	687b      	ldr	r3, [r7, #4]
 800c53a:	681b      	ldr	r3, [r3, #0]
 800c53c:	689b      	ldr	r3, [r3, #8]
 800c53e:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800c542:	687b      	ldr	r3, [r7, #4]
 800c544:	681b      	ldr	r3, [r3, #0]
 800c546:	683a      	ldr	r2, [r7, #0]
 800c548:	430a      	orrs	r2, r1
 800c54a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800c54c:	6878      	ldr	r0, [r7, #4]
 800c54e:	f000 f811 	bl	800c574 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800c552:	687b      	ldr	r3, [r7, #4]
 800c554:	681b      	ldr	r3, [r3, #0]
 800c556:	68fa      	ldr	r2, [r7, #12]
 800c558:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	2220      	movs	r2, #32
 800c55e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800c562:	687b      	ldr	r3, [r7, #4]
 800c564:	2200      	movs	r2, #0
 800c566:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c56a:	2300      	movs	r3, #0
}
 800c56c:	4618      	mov	r0, r3
 800c56e:	3710      	adds	r7, #16
 800c570:	46bd      	mov	sp, r7
 800c572:	bd80      	pop	{r7, pc}

0800c574 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800c574:	b480      	push	{r7}
 800c576:	b085      	sub	sp, #20
 800c578:	af00      	add	r7, sp, #0
 800c57a:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800c57c:	687b      	ldr	r3, [r7, #4]
 800c57e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c580:	2b00      	cmp	r3, #0
 800c582:	d108      	bne.n	800c596 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800c584:	687b      	ldr	r3, [r7, #4]
 800c586:	2201      	movs	r2, #1
 800c588:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	2201      	movs	r2, #1
 800c590:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800c594:	e031      	b.n	800c5fa <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800c596:	2308      	movs	r3, #8
 800c598:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800c59a:	2308      	movs	r3, #8
 800c59c:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	681b      	ldr	r3, [r3, #0]
 800c5a2:	689b      	ldr	r3, [r3, #8]
 800c5a4:	0e5b      	lsrs	r3, r3, #25
 800c5a6:	b2db      	uxtb	r3, r3
 800c5a8:	f003 0307 	and.w	r3, r3, #7
 800c5ac:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	681b      	ldr	r3, [r3, #0]
 800c5b2:	689b      	ldr	r3, [r3, #8]
 800c5b4:	0f5b      	lsrs	r3, r3, #29
 800c5b6:	b2db      	uxtb	r3, r3
 800c5b8:	f003 0307 	and.w	r3, r3, #7
 800c5bc:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c5be:	7bbb      	ldrb	r3, [r7, #14]
 800c5c0:	7b3a      	ldrb	r2, [r7, #12]
 800c5c2:	4911      	ldr	r1, [pc, #68]	@ (800c608 <UARTEx_SetNbDataToProcess+0x94>)
 800c5c4:	5c8a      	ldrb	r2, [r1, r2]
 800c5c6:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800c5ca:	7b3a      	ldrb	r2, [r7, #12]
 800c5cc:	490f      	ldr	r1, [pc, #60]	@ (800c60c <UARTEx_SetNbDataToProcess+0x98>)
 800c5ce:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800c5d0:	fb93 f3f2 	sdiv	r3, r3, r2
 800c5d4:	b29a      	uxth	r2, r3
 800c5d6:	687b      	ldr	r3, [r7, #4]
 800c5d8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c5dc:	7bfb      	ldrb	r3, [r7, #15]
 800c5de:	7b7a      	ldrb	r2, [r7, #13]
 800c5e0:	4909      	ldr	r1, [pc, #36]	@ (800c608 <UARTEx_SetNbDataToProcess+0x94>)
 800c5e2:	5c8a      	ldrb	r2, [r1, r2]
 800c5e4:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800c5e8:	7b7a      	ldrb	r2, [r7, #13]
 800c5ea:	4908      	ldr	r1, [pc, #32]	@ (800c60c <UARTEx_SetNbDataToProcess+0x98>)
 800c5ec:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800c5ee:	fb93 f3f2 	sdiv	r3, r3, r2
 800c5f2:	b29a      	uxth	r2, r3
 800c5f4:	687b      	ldr	r3, [r7, #4]
 800c5f6:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800c5fa:	bf00      	nop
 800c5fc:	3714      	adds	r7, #20
 800c5fe:	46bd      	mov	sp, r7
 800c600:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c604:	4770      	bx	lr
 800c606:	bf00      	nop
 800c608:	080171b0 	.word	0x080171b0
 800c60c:	080171b8 	.word	0x080171b8

0800c610 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800c610:	b480      	push	{r7}
 800c612:	b085      	sub	sp, #20
 800c614:	af00      	add	r7, sp, #0
 800c616:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	2200      	movs	r2, #0
 800c61c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800c620:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800c624:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800c626:	68fb      	ldr	r3, [r7, #12]
 800c628:	b29a      	uxth	r2, r3
 800c62a:	687b      	ldr	r3, [r7, #4]
 800c62c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800c630:	2300      	movs	r3, #0
}
 800c632:	4618      	mov	r0, r3
 800c634:	3714      	adds	r7, #20
 800c636:	46bd      	mov	sp, r7
 800c638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c63c:	4770      	bx	lr

0800c63e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800c63e:	b480      	push	{r7}
 800c640:	b085      	sub	sp, #20
 800c642:	af00      	add	r7, sp, #0
 800c644:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800c646:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800c64a:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800c64c:	687b      	ldr	r3, [r7, #4]
 800c64e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800c652:	b29a      	uxth	r2, r3
 800c654:	68fb      	ldr	r3, [r7, #12]
 800c656:	b29b      	uxth	r3, r3
 800c658:	43db      	mvns	r3, r3
 800c65a:	b29b      	uxth	r3, r3
 800c65c:	4013      	ands	r3, r2
 800c65e:	b29a      	uxth	r2, r3
 800c660:	687b      	ldr	r3, [r7, #4]
 800c662:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800c666:	2300      	movs	r3, #0
}
 800c668:	4618      	mov	r0, r3
 800c66a:	3714      	adds	r7, #20
 800c66c:	46bd      	mov	sp, r7
 800c66e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c672:	4770      	bx	lr

0800c674 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800c674:	b480      	push	{r7}
 800c676:	b085      	sub	sp, #20
 800c678:	af00      	add	r7, sp, #0
 800c67a:	60f8      	str	r0, [r7, #12]
 800c67c:	1d3b      	adds	r3, r7, #4
 800c67e:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800c682:	68fb      	ldr	r3, [r7, #12]
 800c684:	2201      	movs	r2, #1
 800c686:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800c68a:	68fb      	ldr	r3, [r7, #12]
 800c68c:	2200      	movs	r2, #0
 800c68e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800c692:	68fb      	ldr	r3, [r7, #12]
 800c694:	2200      	movs	r2, #0
 800c696:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800c69a:	68fb      	ldr	r3, [r7, #12]
 800c69c:	2200      	movs	r2, #0
 800c69e:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800c6a2:	2300      	movs	r3, #0
}
 800c6a4:	4618      	mov	r0, r3
 800c6a6:	3714      	adds	r7, #20
 800c6a8:	46bd      	mov	sp, r7
 800c6aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c6ae:	4770      	bx	lr

0800c6b0 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800c6b0:	b480      	push	{r7}
 800c6b2:	b09d      	sub	sp, #116	@ 0x74
 800c6b4:	af00      	add	r7, sp, #0
 800c6b6:	6078      	str	r0, [r7, #4]
 800c6b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800c6ba:	2300      	movs	r3, #0
 800c6bc:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800c6c0:	687a      	ldr	r2, [r7, #4]
 800c6c2:	683b      	ldr	r3, [r7, #0]
 800c6c4:	781b      	ldrb	r3, [r3, #0]
 800c6c6:	009b      	lsls	r3, r3, #2
 800c6c8:	4413      	add	r3, r2
 800c6ca:	881b      	ldrh	r3, [r3, #0]
 800c6cc:	b29b      	uxth	r3, r3
 800c6ce:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800c6d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c6d6:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 800c6da:	683b      	ldr	r3, [r7, #0]
 800c6dc:	78db      	ldrb	r3, [r3, #3]
 800c6de:	2b03      	cmp	r3, #3
 800c6e0:	d81f      	bhi.n	800c722 <USB_ActivateEndpoint+0x72>
 800c6e2:	a201      	add	r2, pc, #4	@ (adr r2, 800c6e8 <USB_ActivateEndpoint+0x38>)
 800c6e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c6e8:	0800c6f9 	.word	0x0800c6f9
 800c6ec:	0800c715 	.word	0x0800c715
 800c6f0:	0800c72b 	.word	0x0800c72b
 800c6f4:	0800c707 	.word	0x0800c707
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800c6f8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800c6fc:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800c700:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 800c704:	e012      	b.n	800c72c <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800c706:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800c70a:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800c70e:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 800c712:	e00b      	b.n	800c72c <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800c714:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800c718:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800c71c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 800c720:	e004      	b.n	800c72c <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800c722:	2301      	movs	r3, #1
 800c724:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 800c728:	e000      	b.n	800c72c <USB_ActivateEndpoint+0x7c>
      break;
 800c72a:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800c72c:	687a      	ldr	r2, [r7, #4]
 800c72e:	683b      	ldr	r3, [r7, #0]
 800c730:	781b      	ldrb	r3, [r3, #0]
 800c732:	009b      	lsls	r3, r3, #2
 800c734:	441a      	add	r2, r3
 800c736:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800c73a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c73e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c742:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c746:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c74a:	b29b      	uxth	r3, r3
 800c74c:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800c74e:	687a      	ldr	r2, [r7, #4]
 800c750:	683b      	ldr	r3, [r7, #0]
 800c752:	781b      	ldrb	r3, [r3, #0]
 800c754:	009b      	lsls	r3, r3, #2
 800c756:	4413      	add	r3, r2
 800c758:	881b      	ldrh	r3, [r3, #0]
 800c75a:	b29b      	uxth	r3, r3
 800c75c:	b21b      	sxth	r3, r3
 800c75e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c762:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c766:	b21a      	sxth	r2, r3
 800c768:	683b      	ldr	r3, [r7, #0]
 800c76a:	781b      	ldrb	r3, [r3, #0]
 800c76c:	b21b      	sxth	r3, r3
 800c76e:	4313      	orrs	r3, r2
 800c770:	b21b      	sxth	r3, r3
 800c772:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800c776:	687a      	ldr	r2, [r7, #4]
 800c778:	683b      	ldr	r3, [r7, #0]
 800c77a:	781b      	ldrb	r3, [r3, #0]
 800c77c:	009b      	lsls	r3, r3, #2
 800c77e:	441a      	add	r2, r3
 800c780:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800c784:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c788:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c78c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c790:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c794:	b29b      	uxth	r3, r3
 800c796:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800c798:	683b      	ldr	r3, [r7, #0]
 800c79a:	7b1b      	ldrb	r3, [r3, #12]
 800c79c:	2b00      	cmp	r3, #0
 800c79e:	f040 8178 	bne.w	800ca92 <USB_ActivateEndpoint+0x3e2>
  {
    if (ep->is_in != 0U)
 800c7a2:	683b      	ldr	r3, [r7, #0]
 800c7a4:	785b      	ldrb	r3, [r3, #1]
 800c7a6:	2b00      	cmp	r3, #0
 800c7a8:	f000 8084 	beq.w	800c8b4 <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800c7ac:	687b      	ldr	r3, [r7, #4]
 800c7ae:	61bb      	str	r3, [r7, #24]
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c7b6:	b29b      	uxth	r3, r3
 800c7b8:	461a      	mov	r2, r3
 800c7ba:	69bb      	ldr	r3, [r7, #24]
 800c7bc:	4413      	add	r3, r2
 800c7be:	61bb      	str	r3, [r7, #24]
 800c7c0:	683b      	ldr	r3, [r7, #0]
 800c7c2:	781b      	ldrb	r3, [r3, #0]
 800c7c4:	00da      	lsls	r2, r3, #3
 800c7c6:	69bb      	ldr	r3, [r7, #24]
 800c7c8:	4413      	add	r3, r2
 800c7ca:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800c7ce:	617b      	str	r3, [r7, #20]
 800c7d0:	683b      	ldr	r3, [r7, #0]
 800c7d2:	88db      	ldrh	r3, [r3, #6]
 800c7d4:	085b      	lsrs	r3, r3, #1
 800c7d6:	b29b      	uxth	r3, r3
 800c7d8:	005b      	lsls	r3, r3, #1
 800c7da:	b29a      	uxth	r2, r3
 800c7dc:	697b      	ldr	r3, [r7, #20]
 800c7de:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800c7e0:	687a      	ldr	r2, [r7, #4]
 800c7e2:	683b      	ldr	r3, [r7, #0]
 800c7e4:	781b      	ldrb	r3, [r3, #0]
 800c7e6:	009b      	lsls	r3, r3, #2
 800c7e8:	4413      	add	r3, r2
 800c7ea:	881b      	ldrh	r3, [r3, #0]
 800c7ec:	827b      	strh	r3, [r7, #18]
 800c7ee:	8a7b      	ldrh	r3, [r7, #18]
 800c7f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	d01b      	beq.n	800c830 <USB_ActivateEndpoint+0x180>
 800c7f8:	687a      	ldr	r2, [r7, #4]
 800c7fa:	683b      	ldr	r3, [r7, #0]
 800c7fc:	781b      	ldrb	r3, [r3, #0]
 800c7fe:	009b      	lsls	r3, r3, #2
 800c800:	4413      	add	r3, r2
 800c802:	881b      	ldrh	r3, [r3, #0]
 800c804:	b29b      	uxth	r3, r3
 800c806:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c80a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c80e:	823b      	strh	r3, [r7, #16]
 800c810:	687a      	ldr	r2, [r7, #4]
 800c812:	683b      	ldr	r3, [r7, #0]
 800c814:	781b      	ldrb	r3, [r3, #0]
 800c816:	009b      	lsls	r3, r3, #2
 800c818:	441a      	add	r2, r3
 800c81a:	8a3b      	ldrh	r3, [r7, #16]
 800c81c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c820:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c824:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c828:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800c82c:	b29b      	uxth	r3, r3
 800c82e:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800c830:	683b      	ldr	r3, [r7, #0]
 800c832:	78db      	ldrb	r3, [r3, #3]
 800c834:	2b01      	cmp	r3, #1
 800c836:	d020      	beq.n	800c87a <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800c838:	687a      	ldr	r2, [r7, #4]
 800c83a:	683b      	ldr	r3, [r7, #0]
 800c83c:	781b      	ldrb	r3, [r3, #0]
 800c83e:	009b      	lsls	r3, r3, #2
 800c840:	4413      	add	r3, r2
 800c842:	881b      	ldrh	r3, [r3, #0]
 800c844:	b29b      	uxth	r3, r3
 800c846:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c84a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c84e:	81bb      	strh	r3, [r7, #12]
 800c850:	89bb      	ldrh	r3, [r7, #12]
 800c852:	f083 0320 	eor.w	r3, r3, #32
 800c856:	81bb      	strh	r3, [r7, #12]
 800c858:	687a      	ldr	r2, [r7, #4]
 800c85a:	683b      	ldr	r3, [r7, #0]
 800c85c:	781b      	ldrb	r3, [r3, #0]
 800c85e:	009b      	lsls	r3, r3, #2
 800c860:	441a      	add	r2, r3
 800c862:	89bb      	ldrh	r3, [r7, #12]
 800c864:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c868:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c86c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c870:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c874:	b29b      	uxth	r3, r3
 800c876:	8013      	strh	r3, [r2, #0]
 800c878:	e2d5      	b.n	800ce26 <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800c87a:	687a      	ldr	r2, [r7, #4]
 800c87c:	683b      	ldr	r3, [r7, #0]
 800c87e:	781b      	ldrb	r3, [r3, #0]
 800c880:	009b      	lsls	r3, r3, #2
 800c882:	4413      	add	r3, r2
 800c884:	881b      	ldrh	r3, [r3, #0]
 800c886:	b29b      	uxth	r3, r3
 800c888:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c88c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c890:	81fb      	strh	r3, [r7, #14]
 800c892:	687a      	ldr	r2, [r7, #4]
 800c894:	683b      	ldr	r3, [r7, #0]
 800c896:	781b      	ldrb	r3, [r3, #0]
 800c898:	009b      	lsls	r3, r3, #2
 800c89a:	441a      	add	r2, r3
 800c89c:	89fb      	ldrh	r3, [r7, #14]
 800c89e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c8a2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c8a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c8aa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c8ae:	b29b      	uxth	r3, r3
 800c8b0:	8013      	strh	r3, [r2, #0]
 800c8b2:	e2b8      	b.n	800ce26 <USB_ActivateEndpoint+0x776>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	633b      	str	r3, [r7, #48]	@ 0x30
 800c8b8:	687b      	ldr	r3, [r7, #4]
 800c8ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c8be:	b29b      	uxth	r3, r3
 800c8c0:	461a      	mov	r2, r3
 800c8c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8c4:	4413      	add	r3, r2
 800c8c6:	633b      	str	r3, [r7, #48]	@ 0x30
 800c8c8:	683b      	ldr	r3, [r7, #0]
 800c8ca:	781b      	ldrb	r3, [r3, #0]
 800c8cc:	00da      	lsls	r2, r3, #3
 800c8ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c8d0:	4413      	add	r3, r2
 800c8d2:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800c8d6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c8d8:	683b      	ldr	r3, [r7, #0]
 800c8da:	88db      	ldrh	r3, [r3, #6]
 800c8dc:	085b      	lsrs	r3, r3, #1
 800c8de:	b29b      	uxth	r3, r3
 800c8e0:	005b      	lsls	r3, r3, #1
 800c8e2:	b29a      	uxth	r2, r3
 800c8e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c8e6:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c8ec:	687b      	ldr	r3, [r7, #4]
 800c8ee:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800c8f2:	b29b      	uxth	r3, r3
 800c8f4:	461a      	mov	r2, r3
 800c8f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c8f8:	4413      	add	r3, r2
 800c8fa:	62bb      	str	r3, [r7, #40]	@ 0x28
 800c8fc:	683b      	ldr	r3, [r7, #0]
 800c8fe:	781b      	ldrb	r3, [r3, #0]
 800c900:	00da      	lsls	r2, r3, #3
 800c902:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c904:	4413      	add	r3, r2
 800c906:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800c90a:	627b      	str	r3, [r7, #36]	@ 0x24
 800c90c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c90e:	881b      	ldrh	r3, [r3, #0]
 800c910:	b29b      	uxth	r3, r3
 800c912:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800c916:	b29a      	uxth	r2, r3
 800c918:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c91a:	801a      	strh	r2, [r3, #0]
 800c91c:	683b      	ldr	r3, [r7, #0]
 800c91e:	691b      	ldr	r3, [r3, #16]
 800c920:	2b00      	cmp	r3, #0
 800c922:	d10a      	bne.n	800c93a <USB_ActivateEndpoint+0x28a>
 800c924:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c926:	881b      	ldrh	r3, [r3, #0]
 800c928:	b29b      	uxth	r3, r3
 800c92a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c92e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c932:	b29a      	uxth	r2, r3
 800c934:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c936:	801a      	strh	r2, [r3, #0]
 800c938:	e039      	b.n	800c9ae <USB_ActivateEndpoint+0x2fe>
 800c93a:	683b      	ldr	r3, [r7, #0]
 800c93c:	691b      	ldr	r3, [r3, #16]
 800c93e:	2b3e      	cmp	r3, #62	@ 0x3e
 800c940:	d818      	bhi.n	800c974 <USB_ActivateEndpoint+0x2c4>
 800c942:	683b      	ldr	r3, [r7, #0]
 800c944:	691b      	ldr	r3, [r3, #16]
 800c946:	085b      	lsrs	r3, r3, #1
 800c948:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c94a:	683b      	ldr	r3, [r7, #0]
 800c94c:	691b      	ldr	r3, [r3, #16]
 800c94e:	f003 0301 	and.w	r3, r3, #1
 800c952:	2b00      	cmp	r3, #0
 800c954:	d002      	beq.n	800c95c <USB_ActivateEndpoint+0x2ac>
 800c956:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c958:	3301      	adds	r3, #1
 800c95a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c95c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c95e:	881b      	ldrh	r3, [r3, #0]
 800c960:	b29a      	uxth	r2, r3
 800c962:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c964:	b29b      	uxth	r3, r3
 800c966:	029b      	lsls	r3, r3, #10
 800c968:	b29b      	uxth	r3, r3
 800c96a:	4313      	orrs	r3, r2
 800c96c:	b29a      	uxth	r2, r3
 800c96e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c970:	801a      	strh	r2, [r3, #0]
 800c972:	e01c      	b.n	800c9ae <USB_ActivateEndpoint+0x2fe>
 800c974:	683b      	ldr	r3, [r7, #0]
 800c976:	691b      	ldr	r3, [r3, #16]
 800c978:	095b      	lsrs	r3, r3, #5
 800c97a:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c97c:	683b      	ldr	r3, [r7, #0]
 800c97e:	691b      	ldr	r3, [r3, #16]
 800c980:	f003 031f 	and.w	r3, r3, #31
 800c984:	2b00      	cmp	r3, #0
 800c986:	d102      	bne.n	800c98e <USB_ActivateEndpoint+0x2de>
 800c988:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c98a:	3b01      	subs	r3, #1
 800c98c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c98e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c990:	881b      	ldrh	r3, [r3, #0]
 800c992:	b29a      	uxth	r2, r3
 800c994:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c996:	b29b      	uxth	r3, r3
 800c998:	029b      	lsls	r3, r3, #10
 800c99a:	b29b      	uxth	r3, r3
 800c99c:	4313      	orrs	r3, r2
 800c99e:	b29b      	uxth	r3, r3
 800c9a0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800c9a4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800c9a8:	b29a      	uxth	r2, r3
 800c9aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c9ac:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800c9ae:	687a      	ldr	r2, [r7, #4]
 800c9b0:	683b      	ldr	r3, [r7, #0]
 800c9b2:	781b      	ldrb	r3, [r3, #0]
 800c9b4:	009b      	lsls	r3, r3, #2
 800c9b6:	4413      	add	r3, r2
 800c9b8:	881b      	ldrh	r3, [r3, #0]
 800c9ba:	847b      	strh	r3, [r7, #34]	@ 0x22
 800c9bc:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c9be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c9c2:	2b00      	cmp	r3, #0
 800c9c4:	d01b      	beq.n	800c9fe <USB_ActivateEndpoint+0x34e>
 800c9c6:	687a      	ldr	r2, [r7, #4]
 800c9c8:	683b      	ldr	r3, [r7, #0]
 800c9ca:	781b      	ldrb	r3, [r3, #0]
 800c9cc:	009b      	lsls	r3, r3, #2
 800c9ce:	4413      	add	r3, r2
 800c9d0:	881b      	ldrh	r3, [r3, #0]
 800c9d2:	b29b      	uxth	r3, r3
 800c9d4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800c9d8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800c9dc:	843b      	strh	r3, [r7, #32]
 800c9de:	687a      	ldr	r2, [r7, #4]
 800c9e0:	683b      	ldr	r3, [r7, #0]
 800c9e2:	781b      	ldrb	r3, [r3, #0]
 800c9e4:	009b      	lsls	r3, r3, #2
 800c9e6:	441a      	add	r2, r3
 800c9e8:	8c3b      	ldrh	r3, [r7, #32]
 800c9ea:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800c9ee:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800c9f2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800c9f6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c9fa:	b29b      	uxth	r3, r3
 800c9fc:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800c9fe:	683b      	ldr	r3, [r7, #0]
 800ca00:	781b      	ldrb	r3, [r3, #0]
 800ca02:	2b00      	cmp	r3, #0
 800ca04:	d124      	bne.n	800ca50 <USB_ActivateEndpoint+0x3a0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800ca06:	687a      	ldr	r2, [r7, #4]
 800ca08:	683b      	ldr	r3, [r7, #0]
 800ca0a:	781b      	ldrb	r3, [r3, #0]
 800ca0c:	009b      	lsls	r3, r3, #2
 800ca0e:	4413      	add	r3, r2
 800ca10:	881b      	ldrh	r3, [r3, #0]
 800ca12:	b29b      	uxth	r3, r3
 800ca14:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ca18:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ca1c:	83bb      	strh	r3, [r7, #28]
 800ca1e:	8bbb      	ldrh	r3, [r7, #28]
 800ca20:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800ca24:	83bb      	strh	r3, [r7, #28]
 800ca26:	8bbb      	ldrh	r3, [r7, #28]
 800ca28:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800ca2c:	83bb      	strh	r3, [r7, #28]
 800ca2e:	687a      	ldr	r2, [r7, #4]
 800ca30:	683b      	ldr	r3, [r7, #0]
 800ca32:	781b      	ldrb	r3, [r3, #0]
 800ca34:	009b      	lsls	r3, r3, #2
 800ca36:	441a      	add	r2, r3
 800ca38:	8bbb      	ldrh	r3, [r7, #28]
 800ca3a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ca3e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ca42:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ca46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ca4a:	b29b      	uxth	r3, r3
 800ca4c:	8013      	strh	r3, [r2, #0]
 800ca4e:	e1ea      	b.n	800ce26 <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800ca50:	687a      	ldr	r2, [r7, #4]
 800ca52:	683b      	ldr	r3, [r7, #0]
 800ca54:	781b      	ldrb	r3, [r3, #0]
 800ca56:	009b      	lsls	r3, r3, #2
 800ca58:	4413      	add	r3, r2
 800ca5a:	881b      	ldrh	r3, [r3, #0]
 800ca5c:	b29b      	uxth	r3, r3
 800ca5e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ca62:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ca66:	83fb      	strh	r3, [r7, #30]
 800ca68:	8bfb      	ldrh	r3, [r7, #30]
 800ca6a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800ca6e:	83fb      	strh	r3, [r7, #30]
 800ca70:	687a      	ldr	r2, [r7, #4]
 800ca72:	683b      	ldr	r3, [r7, #0]
 800ca74:	781b      	ldrb	r3, [r3, #0]
 800ca76:	009b      	lsls	r3, r3, #2
 800ca78:	441a      	add	r2, r3
 800ca7a:	8bfb      	ldrh	r3, [r7, #30]
 800ca7c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ca80:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ca84:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ca88:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ca8c:	b29b      	uxth	r3, r3
 800ca8e:	8013      	strh	r3, [r2, #0]
 800ca90:	e1c9      	b.n	800ce26 <USB_ActivateEndpoint+0x776>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800ca92:	683b      	ldr	r3, [r7, #0]
 800ca94:	78db      	ldrb	r3, [r3, #3]
 800ca96:	2b02      	cmp	r3, #2
 800ca98:	d11e      	bne.n	800cad8 <USB_ActivateEndpoint+0x428>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800ca9a:	687a      	ldr	r2, [r7, #4]
 800ca9c:	683b      	ldr	r3, [r7, #0]
 800ca9e:	781b      	ldrb	r3, [r3, #0]
 800caa0:	009b      	lsls	r3, r3, #2
 800caa2:	4413      	add	r3, r2
 800caa4:	881b      	ldrh	r3, [r3, #0]
 800caa6:	b29b      	uxth	r3, r3
 800caa8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800caac:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cab0:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800cab4:	687a      	ldr	r2, [r7, #4]
 800cab6:	683b      	ldr	r3, [r7, #0]
 800cab8:	781b      	ldrb	r3, [r3, #0]
 800caba:	009b      	lsls	r3, r3, #2
 800cabc:	441a      	add	r2, r3
 800cabe:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800cac2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cac6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800caca:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800cace:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cad2:	b29b      	uxth	r3, r3
 800cad4:	8013      	strh	r3, [r2, #0]
 800cad6:	e01d      	b.n	800cb14 <USB_ActivateEndpoint+0x464>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800cad8:	687a      	ldr	r2, [r7, #4]
 800cada:	683b      	ldr	r3, [r7, #0]
 800cadc:	781b      	ldrb	r3, [r3, #0]
 800cade:	009b      	lsls	r3, r3, #2
 800cae0:	4413      	add	r3, r2
 800cae2:	881b      	ldrh	r3, [r3, #0]
 800cae4:	b29b      	uxth	r3, r3
 800cae6:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800caea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800caee:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800caf2:	687a      	ldr	r2, [r7, #4]
 800caf4:	683b      	ldr	r3, [r7, #0]
 800caf6:	781b      	ldrb	r3, [r3, #0]
 800caf8:	009b      	lsls	r3, r3, #2
 800cafa:	441a      	add	r2, r3
 800cafc:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800cb00:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cb04:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cb08:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cb0c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cb10:	b29b      	uxth	r3, r3
 800cb12:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800cb18:	687b      	ldr	r3, [r7, #4]
 800cb1a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cb1e:	b29b      	uxth	r3, r3
 800cb20:	461a      	mov	r2, r3
 800cb22:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cb24:	4413      	add	r3, r2
 800cb26:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800cb28:	683b      	ldr	r3, [r7, #0]
 800cb2a:	781b      	ldrb	r3, [r3, #0]
 800cb2c:	00da      	lsls	r2, r3, #3
 800cb2e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cb30:	4413      	add	r3, r2
 800cb32:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800cb36:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cb38:	683b      	ldr	r3, [r7, #0]
 800cb3a:	891b      	ldrh	r3, [r3, #8]
 800cb3c:	085b      	lsrs	r3, r3, #1
 800cb3e:	b29b      	uxth	r3, r3
 800cb40:	005b      	lsls	r3, r3, #1
 800cb42:	b29a      	uxth	r2, r3
 800cb44:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cb46:	801a      	strh	r2, [r3, #0]
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	657b      	str	r3, [r7, #84]	@ 0x54
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800cb52:	b29b      	uxth	r3, r3
 800cb54:	461a      	mov	r2, r3
 800cb56:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cb58:	4413      	add	r3, r2
 800cb5a:	657b      	str	r3, [r7, #84]	@ 0x54
 800cb5c:	683b      	ldr	r3, [r7, #0]
 800cb5e:	781b      	ldrb	r3, [r3, #0]
 800cb60:	00da      	lsls	r2, r3, #3
 800cb62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cb64:	4413      	add	r3, r2
 800cb66:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800cb6a:	653b      	str	r3, [r7, #80]	@ 0x50
 800cb6c:	683b      	ldr	r3, [r7, #0]
 800cb6e:	895b      	ldrh	r3, [r3, #10]
 800cb70:	085b      	lsrs	r3, r3, #1
 800cb72:	b29b      	uxth	r3, r3
 800cb74:	005b      	lsls	r3, r3, #1
 800cb76:	b29a      	uxth	r2, r3
 800cb78:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800cb7a:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800cb7c:	683b      	ldr	r3, [r7, #0]
 800cb7e:	785b      	ldrb	r3, [r3, #1]
 800cb80:	2b00      	cmp	r3, #0
 800cb82:	f040 8093 	bne.w	800ccac <USB_ActivateEndpoint+0x5fc>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800cb86:	687a      	ldr	r2, [r7, #4]
 800cb88:	683b      	ldr	r3, [r7, #0]
 800cb8a:	781b      	ldrb	r3, [r3, #0]
 800cb8c:	009b      	lsls	r3, r3, #2
 800cb8e:	4413      	add	r3, r2
 800cb90:	881b      	ldrh	r3, [r3, #0]
 800cb92:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 800cb96:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800cb9a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cb9e:	2b00      	cmp	r3, #0
 800cba0:	d01b      	beq.n	800cbda <USB_ActivateEndpoint+0x52a>
 800cba2:	687a      	ldr	r2, [r7, #4]
 800cba4:	683b      	ldr	r3, [r7, #0]
 800cba6:	781b      	ldrb	r3, [r3, #0]
 800cba8:	009b      	lsls	r3, r3, #2
 800cbaa:	4413      	add	r3, r2
 800cbac:	881b      	ldrh	r3, [r3, #0]
 800cbae:	b29b      	uxth	r3, r3
 800cbb0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cbb4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cbb8:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 800cbba:	687a      	ldr	r2, [r7, #4]
 800cbbc:	683b      	ldr	r3, [r7, #0]
 800cbbe:	781b      	ldrb	r3, [r3, #0]
 800cbc0:	009b      	lsls	r3, r3, #2
 800cbc2:	441a      	add	r2, r3
 800cbc4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 800cbc6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cbca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cbce:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800cbd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cbd6:	b29b      	uxth	r3, r3
 800cbd8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800cbda:	687a      	ldr	r2, [r7, #4]
 800cbdc:	683b      	ldr	r3, [r7, #0]
 800cbde:	781b      	ldrb	r3, [r3, #0]
 800cbe0:	009b      	lsls	r3, r3, #2
 800cbe2:	4413      	add	r3, r2
 800cbe4:	881b      	ldrh	r3, [r3, #0]
 800cbe6:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 800cbe8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800cbea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cbee:	2b00      	cmp	r3, #0
 800cbf0:	d01b      	beq.n	800cc2a <USB_ActivateEndpoint+0x57a>
 800cbf2:	687a      	ldr	r2, [r7, #4]
 800cbf4:	683b      	ldr	r3, [r7, #0]
 800cbf6:	781b      	ldrb	r3, [r3, #0]
 800cbf8:	009b      	lsls	r3, r3, #2
 800cbfa:	4413      	add	r3, r2
 800cbfc:	881b      	ldrh	r3, [r3, #0]
 800cbfe:	b29b      	uxth	r3, r3
 800cc00:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cc04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cc08:	877b      	strh	r3, [r7, #58]	@ 0x3a
 800cc0a:	687a      	ldr	r2, [r7, #4]
 800cc0c:	683b      	ldr	r3, [r7, #0]
 800cc0e:	781b      	ldrb	r3, [r3, #0]
 800cc10:	009b      	lsls	r3, r3, #2
 800cc12:	441a      	add	r2, r3
 800cc14:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 800cc16:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cc1a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cc1e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cc22:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800cc26:	b29b      	uxth	r3, r3
 800cc28:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800cc2a:	687a      	ldr	r2, [r7, #4]
 800cc2c:	683b      	ldr	r3, [r7, #0]
 800cc2e:	781b      	ldrb	r3, [r3, #0]
 800cc30:	009b      	lsls	r3, r3, #2
 800cc32:	4413      	add	r3, r2
 800cc34:	881b      	ldrh	r3, [r3, #0]
 800cc36:	b29b      	uxth	r3, r3
 800cc38:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cc3c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cc40:	873b      	strh	r3, [r7, #56]	@ 0x38
 800cc42:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800cc44:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800cc48:	873b      	strh	r3, [r7, #56]	@ 0x38
 800cc4a:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800cc4c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800cc50:	873b      	strh	r3, [r7, #56]	@ 0x38
 800cc52:	687a      	ldr	r2, [r7, #4]
 800cc54:	683b      	ldr	r3, [r7, #0]
 800cc56:	781b      	ldrb	r3, [r3, #0]
 800cc58:	009b      	lsls	r3, r3, #2
 800cc5a:	441a      	add	r2, r3
 800cc5c:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 800cc5e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cc62:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cc66:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cc6a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cc6e:	b29b      	uxth	r3, r3
 800cc70:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800cc72:	687a      	ldr	r2, [r7, #4]
 800cc74:	683b      	ldr	r3, [r7, #0]
 800cc76:	781b      	ldrb	r3, [r3, #0]
 800cc78:	009b      	lsls	r3, r3, #2
 800cc7a:	4413      	add	r3, r2
 800cc7c:	881b      	ldrh	r3, [r3, #0]
 800cc7e:	b29b      	uxth	r3, r3
 800cc80:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cc84:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cc88:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800cc8a:	687a      	ldr	r2, [r7, #4]
 800cc8c:	683b      	ldr	r3, [r7, #0]
 800cc8e:	781b      	ldrb	r3, [r3, #0]
 800cc90:	009b      	lsls	r3, r3, #2
 800cc92:	441a      	add	r2, r3
 800cc94:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800cc96:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cc9a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cc9e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cca2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cca6:	b29b      	uxth	r3, r3
 800cca8:	8013      	strh	r3, [r2, #0]
 800ccaa:	e0bc      	b.n	800ce26 <USB_ActivateEndpoint+0x776>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ccac:	687a      	ldr	r2, [r7, #4]
 800ccae:	683b      	ldr	r3, [r7, #0]
 800ccb0:	781b      	ldrb	r3, [r3, #0]
 800ccb2:	009b      	lsls	r3, r3, #2
 800ccb4:	4413      	add	r3, r2
 800ccb6:	881b      	ldrh	r3, [r3, #0]
 800ccb8:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 800ccbc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800ccc0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ccc4:	2b00      	cmp	r3, #0
 800ccc6:	d01d      	beq.n	800cd04 <USB_ActivateEndpoint+0x654>
 800ccc8:	687a      	ldr	r2, [r7, #4]
 800ccca:	683b      	ldr	r3, [r7, #0]
 800cccc:	781b      	ldrb	r3, [r3, #0]
 800ccce:	009b      	lsls	r3, r3, #2
 800ccd0:	4413      	add	r3, r2
 800ccd2:	881b      	ldrh	r3, [r3, #0]
 800ccd4:	b29b      	uxth	r3, r3
 800ccd6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ccda:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ccde:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 800cce2:	687a      	ldr	r2, [r7, #4]
 800cce4:	683b      	ldr	r3, [r7, #0]
 800cce6:	781b      	ldrb	r3, [r3, #0]
 800cce8:	009b      	lsls	r3, r3, #2
 800ccea:	441a      	add	r2, r3
 800ccec:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800ccf0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ccf4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ccf8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ccfc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cd00:	b29b      	uxth	r3, r3
 800cd02:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800cd04:	687a      	ldr	r2, [r7, #4]
 800cd06:	683b      	ldr	r3, [r7, #0]
 800cd08:	781b      	ldrb	r3, [r3, #0]
 800cd0a:	009b      	lsls	r3, r3, #2
 800cd0c:	4413      	add	r3, r2
 800cd0e:	881b      	ldrh	r3, [r3, #0]
 800cd10:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 800cd14:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 800cd18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cd1c:	2b00      	cmp	r3, #0
 800cd1e:	d01d      	beq.n	800cd5c <USB_ActivateEndpoint+0x6ac>
 800cd20:	687a      	ldr	r2, [r7, #4]
 800cd22:	683b      	ldr	r3, [r7, #0]
 800cd24:	781b      	ldrb	r3, [r3, #0]
 800cd26:	009b      	lsls	r3, r3, #2
 800cd28:	4413      	add	r3, r2
 800cd2a:	881b      	ldrh	r3, [r3, #0]
 800cd2c:	b29b      	uxth	r3, r3
 800cd2e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cd32:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cd36:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 800cd3a:	687a      	ldr	r2, [r7, #4]
 800cd3c:	683b      	ldr	r3, [r7, #0]
 800cd3e:	781b      	ldrb	r3, [r3, #0]
 800cd40:	009b      	lsls	r3, r3, #2
 800cd42:	441a      	add	r2, r3
 800cd44:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 800cd48:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cd4c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cd50:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cd54:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800cd58:	b29b      	uxth	r3, r3
 800cd5a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800cd5c:	683b      	ldr	r3, [r7, #0]
 800cd5e:	78db      	ldrb	r3, [r3, #3]
 800cd60:	2b01      	cmp	r3, #1
 800cd62:	d024      	beq.n	800cdae <USB_ActivateEndpoint+0x6fe>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800cd64:	687a      	ldr	r2, [r7, #4]
 800cd66:	683b      	ldr	r3, [r7, #0]
 800cd68:	781b      	ldrb	r3, [r3, #0]
 800cd6a:	009b      	lsls	r3, r3, #2
 800cd6c:	4413      	add	r3, r2
 800cd6e:	881b      	ldrh	r3, [r3, #0]
 800cd70:	b29b      	uxth	r3, r3
 800cd72:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cd76:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cd7a:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 800cd7e:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800cd82:	f083 0320 	eor.w	r3, r3, #32
 800cd86:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 800cd8a:	687a      	ldr	r2, [r7, #4]
 800cd8c:	683b      	ldr	r3, [r7, #0]
 800cd8e:	781b      	ldrb	r3, [r3, #0]
 800cd90:	009b      	lsls	r3, r3, #2
 800cd92:	441a      	add	r2, r3
 800cd94:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 800cd98:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cd9c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cda0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cda4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cda8:	b29b      	uxth	r3, r3
 800cdaa:	8013      	strh	r3, [r2, #0]
 800cdac:	e01d      	b.n	800cdea <USB_ActivateEndpoint+0x73a>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800cdae:	687a      	ldr	r2, [r7, #4]
 800cdb0:	683b      	ldr	r3, [r7, #0]
 800cdb2:	781b      	ldrb	r3, [r3, #0]
 800cdb4:	009b      	lsls	r3, r3, #2
 800cdb6:	4413      	add	r3, r2
 800cdb8:	881b      	ldrh	r3, [r3, #0]
 800cdba:	b29b      	uxth	r3, r3
 800cdbc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cdc0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800cdc4:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800cdc8:	687a      	ldr	r2, [r7, #4]
 800cdca:	683b      	ldr	r3, [r7, #0]
 800cdcc:	781b      	ldrb	r3, [r3, #0]
 800cdce:	009b      	lsls	r3, r3, #2
 800cdd0:	441a      	add	r2, r3
 800cdd2:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800cdd6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cdda:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cdde:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cde2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cde6:	b29b      	uxth	r3, r3
 800cde8:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800cdea:	687a      	ldr	r2, [r7, #4]
 800cdec:	683b      	ldr	r3, [r7, #0]
 800cdee:	781b      	ldrb	r3, [r3, #0]
 800cdf0:	009b      	lsls	r3, r3, #2
 800cdf2:	4413      	add	r3, r2
 800cdf4:	881b      	ldrh	r3, [r3, #0]
 800cdf6:	b29b      	uxth	r3, r3
 800cdf8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cdfc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ce00:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 800ce04:	687a      	ldr	r2, [r7, #4]
 800ce06:	683b      	ldr	r3, [r7, #0]
 800ce08:	781b      	ldrb	r3, [r3, #0]
 800ce0a:	009b      	lsls	r3, r3, #2
 800ce0c:	441a      	add	r2, r3
 800ce0e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800ce12:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ce16:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ce1a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ce1e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ce22:	b29b      	uxth	r3, r3
 800ce24:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800ce26:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 800ce2a:	4618      	mov	r0, r3
 800ce2c:	3774      	adds	r7, #116	@ 0x74
 800ce2e:	46bd      	mov	sp, r7
 800ce30:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce34:	4770      	bx	lr
 800ce36:	bf00      	nop

0800ce38 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800ce38:	b480      	push	{r7}
 800ce3a:	b08d      	sub	sp, #52	@ 0x34
 800ce3c:	af00      	add	r7, sp, #0
 800ce3e:	6078      	str	r0, [r7, #4]
 800ce40:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800ce42:	683b      	ldr	r3, [r7, #0]
 800ce44:	7b1b      	ldrb	r3, [r3, #12]
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	f040 808e 	bne.w	800cf68 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800ce4c:	683b      	ldr	r3, [r7, #0]
 800ce4e:	785b      	ldrb	r3, [r3, #1]
 800ce50:	2b00      	cmp	r3, #0
 800ce52:	d044      	beq.n	800cede <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ce54:	687a      	ldr	r2, [r7, #4]
 800ce56:	683b      	ldr	r3, [r7, #0]
 800ce58:	781b      	ldrb	r3, [r3, #0]
 800ce5a:	009b      	lsls	r3, r3, #2
 800ce5c:	4413      	add	r3, r2
 800ce5e:	881b      	ldrh	r3, [r3, #0]
 800ce60:	81bb      	strh	r3, [r7, #12]
 800ce62:	89bb      	ldrh	r3, [r7, #12]
 800ce64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ce68:	2b00      	cmp	r3, #0
 800ce6a:	d01b      	beq.n	800cea4 <USB_DeactivateEndpoint+0x6c>
 800ce6c:	687a      	ldr	r2, [r7, #4]
 800ce6e:	683b      	ldr	r3, [r7, #0]
 800ce70:	781b      	ldrb	r3, [r3, #0]
 800ce72:	009b      	lsls	r3, r3, #2
 800ce74:	4413      	add	r3, r2
 800ce76:	881b      	ldrh	r3, [r3, #0]
 800ce78:	b29b      	uxth	r3, r3
 800ce7a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ce7e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ce82:	817b      	strh	r3, [r7, #10]
 800ce84:	687a      	ldr	r2, [r7, #4]
 800ce86:	683b      	ldr	r3, [r7, #0]
 800ce88:	781b      	ldrb	r3, [r3, #0]
 800ce8a:	009b      	lsls	r3, r3, #2
 800ce8c:	441a      	add	r2, r3
 800ce8e:	897b      	ldrh	r3, [r7, #10]
 800ce90:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ce94:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ce98:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ce9c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800cea0:	b29b      	uxth	r3, r3
 800cea2:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800cea4:	687a      	ldr	r2, [r7, #4]
 800cea6:	683b      	ldr	r3, [r7, #0]
 800cea8:	781b      	ldrb	r3, [r3, #0]
 800ceaa:	009b      	lsls	r3, r3, #2
 800ceac:	4413      	add	r3, r2
 800ceae:	881b      	ldrh	r3, [r3, #0]
 800ceb0:	b29b      	uxth	r3, r3
 800ceb2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ceb6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ceba:	813b      	strh	r3, [r7, #8]
 800cebc:	687a      	ldr	r2, [r7, #4]
 800cebe:	683b      	ldr	r3, [r7, #0]
 800cec0:	781b      	ldrb	r3, [r3, #0]
 800cec2:	009b      	lsls	r3, r3, #2
 800cec4:	441a      	add	r2, r3
 800cec6:	893b      	ldrh	r3, [r7, #8]
 800cec8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cecc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ced0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ced4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ced8:	b29b      	uxth	r3, r3
 800ceda:	8013      	strh	r3, [r2, #0]
 800cedc:	e192      	b.n	800d204 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800cede:	687a      	ldr	r2, [r7, #4]
 800cee0:	683b      	ldr	r3, [r7, #0]
 800cee2:	781b      	ldrb	r3, [r3, #0]
 800cee4:	009b      	lsls	r3, r3, #2
 800cee6:	4413      	add	r3, r2
 800cee8:	881b      	ldrh	r3, [r3, #0]
 800ceea:	827b      	strh	r3, [r7, #18]
 800ceec:	8a7b      	ldrh	r3, [r7, #18]
 800ceee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cef2:	2b00      	cmp	r3, #0
 800cef4:	d01b      	beq.n	800cf2e <USB_DeactivateEndpoint+0xf6>
 800cef6:	687a      	ldr	r2, [r7, #4]
 800cef8:	683b      	ldr	r3, [r7, #0]
 800cefa:	781b      	ldrb	r3, [r3, #0]
 800cefc:	009b      	lsls	r3, r3, #2
 800cefe:	4413      	add	r3, r2
 800cf00:	881b      	ldrh	r3, [r3, #0]
 800cf02:	b29b      	uxth	r3, r3
 800cf04:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cf08:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cf0c:	823b      	strh	r3, [r7, #16]
 800cf0e:	687a      	ldr	r2, [r7, #4]
 800cf10:	683b      	ldr	r3, [r7, #0]
 800cf12:	781b      	ldrb	r3, [r3, #0]
 800cf14:	009b      	lsls	r3, r3, #2
 800cf16:	441a      	add	r2, r3
 800cf18:	8a3b      	ldrh	r3, [r7, #16]
 800cf1a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cf1e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cf22:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800cf26:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cf2a:	b29b      	uxth	r3, r3
 800cf2c:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800cf2e:	687a      	ldr	r2, [r7, #4]
 800cf30:	683b      	ldr	r3, [r7, #0]
 800cf32:	781b      	ldrb	r3, [r3, #0]
 800cf34:	009b      	lsls	r3, r3, #2
 800cf36:	4413      	add	r3, r2
 800cf38:	881b      	ldrh	r3, [r3, #0]
 800cf3a:	b29b      	uxth	r3, r3
 800cf3c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800cf40:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cf44:	81fb      	strh	r3, [r7, #14]
 800cf46:	687a      	ldr	r2, [r7, #4]
 800cf48:	683b      	ldr	r3, [r7, #0]
 800cf4a:	781b      	ldrb	r3, [r3, #0]
 800cf4c:	009b      	lsls	r3, r3, #2
 800cf4e:	441a      	add	r2, r3
 800cf50:	89fb      	ldrh	r3, [r7, #14]
 800cf52:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cf56:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cf5a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800cf5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cf62:	b29b      	uxth	r3, r3
 800cf64:	8013      	strh	r3, [r2, #0]
 800cf66:	e14d      	b.n	800d204 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800cf68:	683b      	ldr	r3, [r7, #0]
 800cf6a:	785b      	ldrb	r3, [r3, #1]
 800cf6c:	2b00      	cmp	r3, #0
 800cf6e:	f040 80a5 	bne.w	800d0bc <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800cf72:	687a      	ldr	r2, [r7, #4]
 800cf74:	683b      	ldr	r3, [r7, #0]
 800cf76:	781b      	ldrb	r3, [r3, #0]
 800cf78:	009b      	lsls	r3, r3, #2
 800cf7a:	4413      	add	r3, r2
 800cf7c:	881b      	ldrh	r3, [r3, #0]
 800cf7e:	843b      	strh	r3, [r7, #32]
 800cf80:	8c3b      	ldrh	r3, [r7, #32]
 800cf82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800cf86:	2b00      	cmp	r3, #0
 800cf88:	d01b      	beq.n	800cfc2 <USB_DeactivateEndpoint+0x18a>
 800cf8a:	687a      	ldr	r2, [r7, #4]
 800cf8c:	683b      	ldr	r3, [r7, #0]
 800cf8e:	781b      	ldrb	r3, [r3, #0]
 800cf90:	009b      	lsls	r3, r3, #2
 800cf92:	4413      	add	r3, r2
 800cf94:	881b      	ldrh	r3, [r3, #0]
 800cf96:	b29b      	uxth	r3, r3
 800cf98:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cf9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cfa0:	83fb      	strh	r3, [r7, #30]
 800cfa2:	687a      	ldr	r2, [r7, #4]
 800cfa4:	683b      	ldr	r3, [r7, #0]
 800cfa6:	781b      	ldrb	r3, [r3, #0]
 800cfa8:	009b      	lsls	r3, r3, #2
 800cfaa:	441a      	add	r2, r3
 800cfac:	8bfb      	ldrh	r3, [r7, #30]
 800cfae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cfb2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cfb6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800cfba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cfbe:	b29b      	uxth	r3, r3
 800cfc0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800cfc2:	687a      	ldr	r2, [r7, #4]
 800cfc4:	683b      	ldr	r3, [r7, #0]
 800cfc6:	781b      	ldrb	r3, [r3, #0]
 800cfc8:	009b      	lsls	r3, r3, #2
 800cfca:	4413      	add	r3, r2
 800cfcc:	881b      	ldrh	r3, [r3, #0]
 800cfce:	83bb      	strh	r3, [r7, #28]
 800cfd0:	8bbb      	ldrh	r3, [r7, #28]
 800cfd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800cfd6:	2b00      	cmp	r3, #0
 800cfd8:	d01b      	beq.n	800d012 <USB_DeactivateEndpoint+0x1da>
 800cfda:	687a      	ldr	r2, [r7, #4]
 800cfdc:	683b      	ldr	r3, [r7, #0]
 800cfde:	781b      	ldrb	r3, [r3, #0]
 800cfe0:	009b      	lsls	r3, r3, #2
 800cfe2:	4413      	add	r3, r2
 800cfe4:	881b      	ldrh	r3, [r3, #0]
 800cfe6:	b29b      	uxth	r3, r3
 800cfe8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800cfec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800cff0:	837b      	strh	r3, [r7, #26]
 800cff2:	687a      	ldr	r2, [r7, #4]
 800cff4:	683b      	ldr	r3, [r7, #0]
 800cff6:	781b      	ldrb	r3, [r3, #0]
 800cff8:	009b      	lsls	r3, r3, #2
 800cffa:	441a      	add	r2, r3
 800cffc:	8b7b      	ldrh	r3, [r7, #26]
 800cffe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d002:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d006:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d00a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d00e:	b29b      	uxth	r3, r3
 800d010:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800d012:	687a      	ldr	r2, [r7, #4]
 800d014:	683b      	ldr	r3, [r7, #0]
 800d016:	781b      	ldrb	r3, [r3, #0]
 800d018:	009b      	lsls	r3, r3, #2
 800d01a:	4413      	add	r3, r2
 800d01c:	881b      	ldrh	r3, [r3, #0]
 800d01e:	b29b      	uxth	r3, r3
 800d020:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d024:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d028:	833b      	strh	r3, [r7, #24]
 800d02a:	687a      	ldr	r2, [r7, #4]
 800d02c:	683b      	ldr	r3, [r7, #0]
 800d02e:	781b      	ldrb	r3, [r3, #0]
 800d030:	009b      	lsls	r3, r3, #2
 800d032:	441a      	add	r2, r3
 800d034:	8b3b      	ldrh	r3, [r7, #24]
 800d036:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d03a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d03e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d042:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d046:	b29b      	uxth	r3, r3
 800d048:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800d04a:	687a      	ldr	r2, [r7, #4]
 800d04c:	683b      	ldr	r3, [r7, #0]
 800d04e:	781b      	ldrb	r3, [r3, #0]
 800d050:	009b      	lsls	r3, r3, #2
 800d052:	4413      	add	r3, r2
 800d054:	881b      	ldrh	r3, [r3, #0]
 800d056:	b29b      	uxth	r3, r3
 800d058:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d05c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d060:	82fb      	strh	r3, [r7, #22]
 800d062:	687a      	ldr	r2, [r7, #4]
 800d064:	683b      	ldr	r3, [r7, #0]
 800d066:	781b      	ldrb	r3, [r3, #0]
 800d068:	009b      	lsls	r3, r3, #2
 800d06a:	441a      	add	r2, r3
 800d06c:	8afb      	ldrh	r3, [r7, #22]
 800d06e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d072:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d076:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d07a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d07e:	b29b      	uxth	r3, r3
 800d080:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d082:	687a      	ldr	r2, [r7, #4]
 800d084:	683b      	ldr	r3, [r7, #0]
 800d086:	781b      	ldrb	r3, [r3, #0]
 800d088:	009b      	lsls	r3, r3, #2
 800d08a:	4413      	add	r3, r2
 800d08c:	881b      	ldrh	r3, [r3, #0]
 800d08e:	b29b      	uxth	r3, r3
 800d090:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d094:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d098:	82bb      	strh	r3, [r7, #20]
 800d09a:	687a      	ldr	r2, [r7, #4]
 800d09c:	683b      	ldr	r3, [r7, #0]
 800d09e:	781b      	ldrb	r3, [r3, #0]
 800d0a0:	009b      	lsls	r3, r3, #2
 800d0a2:	441a      	add	r2, r3
 800d0a4:	8abb      	ldrh	r3, [r7, #20]
 800d0a6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d0aa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d0ae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d0b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d0b6:	b29b      	uxth	r3, r3
 800d0b8:	8013      	strh	r3, [r2, #0]
 800d0ba:	e0a3      	b.n	800d204 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800d0bc:	687a      	ldr	r2, [r7, #4]
 800d0be:	683b      	ldr	r3, [r7, #0]
 800d0c0:	781b      	ldrb	r3, [r3, #0]
 800d0c2:	009b      	lsls	r3, r3, #2
 800d0c4:	4413      	add	r3, r2
 800d0c6:	881b      	ldrh	r3, [r3, #0]
 800d0c8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800d0ca:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800d0cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d0d0:	2b00      	cmp	r3, #0
 800d0d2:	d01b      	beq.n	800d10c <USB_DeactivateEndpoint+0x2d4>
 800d0d4:	687a      	ldr	r2, [r7, #4]
 800d0d6:	683b      	ldr	r3, [r7, #0]
 800d0d8:	781b      	ldrb	r3, [r3, #0]
 800d0da:	009b      	lsls	r3, r3, #2
 800d0dc:	4413      	add	r3, r2
 800d0de:	881b      	ldrh	r3, [r3, #0]
 800d0e0:	b29b      	uxth	r3, r3
 800d0e2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d0e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d0ea:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800d0ec:	687a      	ldr	r2, [r7, #4]
 800d0ee:	683b      	ldr	r3, [r7, #0]
 800d0f0:	781b      	ldrb	r3, [r3, #0]
 800d0f2:	009b      	lsls	r3, r3, #2
 800d0f4:	441a      	add	r2, r3
 800d0f6:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800d0f8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d0fc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d100:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d104:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d108:	b29b      	uxth	r3, r3
 800d10a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800d10c:	687a      	ldr	r2, [r7, #4]
 800d10e:	683b      	ldr	r3, [r7, #0]
 800d110:	781b      	ldrb	r3, [r3, #0]
 800d112:	009b      	lsls	r3, r3, #2
 800d114:	4413      	add	r3, r2
 800d116:	881b      	ldrh	r3, [r3, #0]
 800d118:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800d11a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800d11c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d120:	2b00      	cmp	r3, #0
 800d122:	d01b      	beq.n	800d15c <USB_DeactivateEndpoint+0x324>
 800d124:	687a      	ldr	r2, [r7, #4]
 800d126:	683b      	ldr	r3, [r7, #0]
 800d128:	781b      	ldrb	r3, [r3, #0]
 800d12a:	009b      	lsls	r3, r3, #2
 800d12c:	4413      	add	r3, r2
 800d12e:	881b      	ldrh	r3, [r3, #0]
 800d130:	b29b      	uxth	r3, r3
 800d132:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d136:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d13a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800d13c:	687a      	ldr	r2, [r7, #4]
 800d13e:	683b      	ldr	r3, [r7, #0]
 800d140:	781b      	ldrb	r3, [r3, #0]
 800d142:	009b      	lsls	r3, r3, #2
 800d144:	441a      	add	r2, r3
 800d146:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800d148:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d14c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d150:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d154:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800d158:	b29b      	uxth	r3, r3
 800d15a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800d15c:	687a      	ldr	r2, [r7, #4]
 800d15e:	683b      	ldr	r3, [r7, #0]
 800d160:	781b      	ldrb	r3, [r3, #0]
 800d162:	009b      	lsls	r3, r3, #2
 800d164:	4413      	add	r3, r2
 800d166:	881b      	ldrh	r3, [r3, #0]
 800d168:	b29b      	uxth	r3, r3
 800d16a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d16e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d172:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800d174:	687a      	ldr	r2, [r7, #4]
 800d176:	683b      	ldr	r3, [r7, #0]
 800d178:	781b      	ldrb	r3, [r3, #0]
 800d17a:	009b      	lsls	r3, r3, #2
 800d17c:	441a      	add	r2, r3
 800d17e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800d180:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d184:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d188:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800d18c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d190:	b29b      	uxth	r3, r3
 800d192:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800d194:	687a      	ldr	r2, [r7, #4]
 800d196:	683b      	ldr	r3, [r7, #0]
 800d198:	781b      	ldrb	r3, [r3, #0]
 800d19a:	009b      	lsls	r3, r3, #2
 800d19c:	4413      	add	r3, r2
 800d19e:	881b      	ldrh	r3, [r3, #0]
 800d1a0:	b29b      	uxth	r3, r3
 800d1a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d1a6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d1aa:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800d1ac:	687a      	ldr	r2, [r7, #4]
 800d1ae:	683b      	ldr	r3, [r7, #0]
 800d1b0:	781b      	ldrb	r3, [r3, #0]
 800d1b2:	009b      	lsls	r3, r3, #2
 800d1b4:	441a      	add	r2, r3
 800d1b6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800d1b8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d1bc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d1c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d1c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d1c8:	b29b      	uxth	r3, r3
 800d1ca:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800d1cc:	687a      	ldr	r2, [r7, #4]
 800d1ce:	683b      	ldr	r3, [r7, #0]
 800d1d0:	781b      	ldrb	r3, [r3, #0]
 800d1d2:	009b      	lsls	r3, r3, #2
 800d1d4:	4413      	add	r3, r2
 800d1d6:	881b      	ldrh	r3, [r3, #0]
 800d1d8:	b29b      	uxth	r3, r3
 800d1da:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800d1de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d1e2:	847b      	strh	r3, [r7, #34]	@ 0x22
 800d1e4:	687a      	ldr	r2, [r7, #4]
 800d1e6:	683b      	ldr	r3, [r7, #0]
 800d1e8:	781b      	ldrb	r3, [r3, #0]
 800d1ea:	009b      	lsls	r3, r3, #2
 800d1ec:	441a      	add	r2, r3
 800d1ee:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800d1f0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d1f4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d1f8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800d1fc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d200:	b29b      	uxth	r3, r3
 800d202:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800d204:	2300      	movs	r3, #0
}
 800d206:	4618      	mov	r0, r3
 800d208:	3734      	adds	r7, #52	@ 0x34
 800d20a:	46bd      	mov	sp, r7
 800d20c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d210:	4770      	bx	lr

0800d212 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800d212:	b580      	push	{r7, lr}
 800d214:	b0c2      	sub	sp, #264	@ 0x108
 800d216:	af00      	add	r7, sp, #0
 800d218:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d21c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d220:	6018      	str	r0, [r3, #0]
 800d222:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d226:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d22a:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800d22c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d230:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d234:	681b      	ldr	r3, [r3, #0]
 800d236:	785b      	ldrb	r3, [r3, #1]
 800d238:	2b01      	cmp	r3, #1
 800d23a:	f040 86b7 	bne.w	800dfac <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800d23e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d242:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d246:	681b      	ldr	r3, [r3, #0]
 800d248:	699a      	ldr	r2, [r3, #24]
 800d24a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d24e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d252:	681b      	ldr	r3, [r3, #0]
 800d254:	691b      	ldr	r3, [r3, #16]
 800d256:	429a      	cmp	r2, r3
 800d258:	d908      	bls.n	800d26c <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 800d25a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d25e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d262:	681b      	ldr	r3, [r3, #0]
 800d264:	691b      	ldr	r3, [r3, #16]
 800d266:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 800d26a:	e007      	b.n	800d27c <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 800d26c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d270:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d274:	681b      	ldr	r3, [r3, #0]
 800d276:	699b      	ldr	r3, [r3, #24]
 800d278:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800d27c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d280:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d284:	681b      	ldr	r3, [r3, #0]
 800d286:	7b1b      	ldrb	r3, [r3, #12]
 800d288:	2b00      	cmp	r3, #0
 800d28a:	d13a      	bne.n	800d302 <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800d28c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d290:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d294:	681b      	ldr	r3, [r3, #0]
 800d296:	6959      	ldr	r1, [r3, #20]
 800d298:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d29c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d2a0:	681b      	ldr	r3, [r3, #0]
 800d2a2:	88da      	ldrh	r2, [r3, #6]
 800d2a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d2a8:	b29b      	uxth	r3, r3
 800d2aa:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800d2ae:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800d2b2:	6800      	ldr	r0, [r0, #0]
 800d2b4:	f001 fc99 	bl	800ebea <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800d2b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d2bc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d2c0:	681b      	ldr	r3, [r3, #0]
 800d2c2:	613b      	str	r3, [r7, #16]
 800d2c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d2c8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d2cc:	681b      	ldr	r3, [r3, #0]
 800d2ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d2d2:	b29b      	uxth	r3, r3
 800d2d4:	461a      	mov	r2, r3
 800d2d6:	693b      	ldr	r3, [r7, #16]
 800d2d8:	4413      	add	r3, r2
 800d2da:	613b      	str	r3, [r7, #16]
 800d2dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d2e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d2e4:	681b      	ldr	r3, [r3, #0]
 800d2e6:	781b      	ldrb	r3, [r3, #0]
 800d2e8:	00da      	lsls	r2, r3, #3
 800d2ea:	693b      	ldr	r3, [r7, #16]
 800d2ec:	4413      	add	r3, r2
 800d2ee:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d2f2:	60fb      	str	r3, [r7, #12]
 800d2f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d2f8:	b29a      	uxth	r2, r3
 800d2fa:	68fb      	ldr	r3, [r7, #12]
 800d2fc:	801a      	strh	r2, [r3, #0]
 800d2fe:	f000 be1f 	b.w	800df40 <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800d302:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d306:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d30a:	681b      	ldr	r3, [r3, #0]
 800d30c:	78db      	ldrb	r3, [r3, #3]
 800d30e:	2b02      	cmp	r3, #2
 800d310:	f040 8462 	bne.w	800dbd8 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800d314:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d318:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d31c:	681b      	ldr	r3, [r3, #0]
 800d31e:	6a1a      	ldr	r2, [r3, #32]
 800d320:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d324:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d328:	681b      	ldr	r3, [r3, #0]
 800d32a:	691b      	ldr	r3, [r3, #16]
 800d32c:	429a      	cmp	r2, r3
 800d32e:	f240 83df 	bls.w	800daf0 <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800d332:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d336:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d33a:	681a      	ldr	r2, [r3, #0]
 800d33c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d340:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d344:	681b      	ldr	r3, [r3, #0]
 800d346:	781b      	ldrb	r3, [r3, #0]
 800d348:	009b      	lsls	r3, r3, #2
 800d34a:	4413      	add	r3, r2
 800d34c:	881b      	ldrh	r3, [r3, #0]
 800d34e:	b29b      	uxth	r3, r3
 800d350:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800d354:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d358:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800d35c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d360:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d364:	681a      	ldr	r2, [r3, #0]
 800d366:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d36a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d36e:	681b      	ldr	r3, [r3, #0]
 800d370:	781b      	ldrb	r3, [r3, #0]
 800d372:	009b      	lsls	r3, r3, #2
 800d374:	441a      	add	r2, r3
 800d376:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800d37a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800d37e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800d382:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800d386:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d38a:	b29b      	uxth	r3, r3
 800d38c:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800d38e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d392:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d396:	681b      	ldr	r3, [r3, #0]
 800d398:	6a1a      	ldr	r2, [r3, #32]
 800d39a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d39e:	1ad2      	subs	r2, r2, r3
 800d3a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d3a4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d3a8:	681b      	ldr	r3, [r3, #0]
 800d3aa:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800d3ac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d3b0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d3b4:	681a      	ldr	r2, [r3, #0]
 800d3b6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d3ba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d3be:	681b      	ldr	r3, [r3, #0]
 800d3c0:	781b      	ldrb	r3, [r3, #0]
 800d3c2:	009b      	lsls	r3, r3, #2
 800d3c4:	4413      	add	r3, r2
 800d3c6:	881b      	ldrh	r3, [r3, #0]
 800d3c8:	b29b      	uxth	r3, r3
 800d3ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d3ce:	2b00      	cmp	r3, #0
 800d3d0:	f000 81c7 	beq.w	800d762 <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800d3d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d3d8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d3dc:	681b      	ldr	r3, [r3, #0]
 800d3de:	633b      	str	r3, [r7, #48]	@ 0x30
 800d3e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d3e4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d3e8:	681b      	ldr	r3, [r3, #0]
 800d3ea:	785b      	ldrb	r3, [r3, #1]
 800d3ec:	2b00      	cmp	r3, #0
 800d3ee:	d177      	bne.n	800d4e0 <USB_EPStartXfer+0x2ce>
 800d3f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d3f4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d3f8:	681b      	ldr	r3, [r3, #0]
 800d3fa:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d3fc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d400:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d40a:	b29b      	uxth	r3, r3
 800d40c:	461a      	mov	r2, r3
 800d40e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d410:	4413      	add	r3, r2
 800d412:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d414:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d418:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d41c:	681b      	ldr	r3, [r3, #0]
 800d41e:	781b      	ldrb	r3, [r3, #0]
 800d420:	00da      	lsls	r2, r3, #3
 800d422:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d424:	4413      	add	r3, r2
 800d426:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d42a:	627b      	str	r3, [r7, #36]	@ 0x24
 800d42c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d42e:	881b      	ldrh	r3, [r3, #0]
 800d430:	b29b      	uxth	r3, r3
 800d432:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d436:	b29a      	uxth	r2, r3
 800d438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d43a:	801a      	strh	r2, [r3, #0]
 800d43c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d440:	2b00      	cmp	r3, #0
 800d442:	d10a      	bne.n	800d45a <USB_EPStartXfer+0x248>
 800d444:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d446:	881b      	ldrh	r3, [r3, #0]
 800d448:	b29b      	uxth	r3, r3
 800d44a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d44e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d452:	b29a      	uxth	r2, r3
 800d454:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d456:	801a      	strh	r2, [r3, #0]
 800d458:	e067      	b.n	800d52a <USB_EPStartXfer+0x318>
 800d45a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d45e:	2b3e      	cmp	r3, #62	@ 0x3e
 800d460:	d81c      	bhi.n	800d49c <USB_EPStartXfer+0x28a>
 800d462:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d466:	085b      	lsrs	r3, r3, #1
 800d468:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800d46c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d470:	f003 0301 	and.w	r3, r3, #1
 800d474:	2b00      	cmp	r3, #0
 800d476:	d004      	beq.n	800d482 <USB_EPStartXfer+0x270>
 800d478:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800d47c:	3301      	adds	r3, #1
 800d47e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800d482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d484:	881b      	ldrh	r3, [r3, #0]
 800d486:	b29a      	uxth	r2, r3
 800d488:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800d48c:	b29b      	uxth	r3, r3
 800d48e:	029b      	lsls	r3, r3, #10
 800d490:	b29b      	uxth	r3, r3
 800d492:	4313      	orrs	r3, r2
 800d494:	b29a      	uxth	r2, r3
 800d496:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d498:	801a      	strh	r2, [r3, #0]
 800d49a:	e046      	b.n	800d52a <USB_EPStartXfer+0x318>
 800d49c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d4a0:	095b      	lsrs	r3, r3, #5
 800d4a2:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800d4a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d4aa:	f003 031f 	and.w	r3, r3, #31
 800d4ae:	2b00      	cmp	r3, #0
 800d4b0:	d104      	bne.n	800d4bc <USB_EPStartXfer+0x2aa>
 800d4b2:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800d4b6:	3b01      	subs	r3, #1
 800d4b8:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800d4bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4be:	881b      	ldrh	r3, [r3, #0]
 800d4c0:	b29a      	uxth	r2, r3
 800d4c2:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 800d4c6:	b29b      	uxth	r3, r3
 800d4c8:	029b      	lsls	r3, r3, #10
 800d4ca:	b29b      	uxth	r3, r3
 800d4cc:	4313      	orrs	r3, r2
 800d4ce:	b29b      	uxth	r3, r3
 800d4d0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d4d4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d4d8:	b29a      	uxth	r2, r3
 800d4da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d4dc:	801a      	strh	r2, [r3, #0]
 800d4de:	e024      	b.n	800d52a <USB_EPStartXfer+0x318>
 800d4e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d4e4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d4e8:	681b      	ldr	r3, [r3, #0]
 800d4ea:	785b      	ldrb	r3, [r3, #1]
 800d4ec:	2b01      	cmp	r3, #1
 800d4ee:	d11c      	bne.n	800d52a <USB_EPStartXfer+0x318>
 800d4f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d4f4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d4f8:	681b      	ldr	r3, [r3, #0]
 800d4fa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d4fe:	b29b      	uxth	r3, r3
 800d500:	461a      	mov	r2, r3
 800d502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d504:	4413      	add	r3, r2
 800d506:	633b      	str	r3, [r7, #48]	@ 0x30
 800d508:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d50c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d510:	681b      	ldr	r3, [r3, #0]
 800d512:	781b      	ldrb	r3, [r3, #0]
 800d514:	00da      	lsls	r2, r3, #3
 800d516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d518:	4413      	add	r3, r2
 800d51a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d51e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d520:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d524:	b29a      	uxth	r2, r3
 800d526:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d528:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800d52a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d52e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d532:	681b      	ldr	r3, [r3, #0]
 800d534:	895b      	ldrh	r3, [r3, #10]
 800d536:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d53a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d53e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d542:	681b      	ldr	r3, [r3, #0]
 800d544:	6959      	ldr	r1, [r3, #20]
 800d546:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d54a:	b29b      	uxth	r3, r3
 800d54c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d550:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800d554:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800d558:	6800      	ldr	r0, [r0, #0]
 800d55a:	f001 fb46 	bl	800ebea <USB_WritePMA>
            ep->xfer_buff += len;
 800d55e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d562:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d566:	681b      	ldr	r3, [r3, #0]
 800d568:	695a      	ldr	r2, [r3, #20]
 800d56a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d56e:	441a      	add	r2, r3
 800d570:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d574:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d578:	681b      	ldr	r3, [r3, #0]
 800d57a:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800d57c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d580:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d584:	681b      	ldr	r3, [r3, #0]
 800d586:	6a1a      	ldr	r2, [r3, #32]
 800d588:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d58c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d590:	681b      	ldr	r3, [r3, #0]
 800d592:	691b      	ldr	r3, [r3, #16]
 800d594:	429a      	cmp	r2, r3
 800d596:	d90f      	bls.n	800d5b8 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 800d598:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d59c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d5a0:	681b      	ldr	r3, [r3, #0]
 800d5a2:	6a1a      	ldr	r2, [r3, #32]
 800d5a4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d5a8:	1ad2      	subs	r2, r2, r3
 800d5aa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d5ae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d5b2:	681b      	ldr	r3, [r3, #0]
 800d5b4:	621a      	str	r2, [r3, #32]
 800d5b6:	e00e      	b.n	800d5d6 <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 800d5b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d5bc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d5c0:	681b      	ldr	r3, [r3, #0]
 800d5c2:	6a1b      	ldr	r3, [r3, #32]
 800d5c4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 800d5c8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d5cc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d5d0:	681b      	ldr	r3, [r3, #0]
 800d5d2:	2200      	movs	r2, #0
 800d5d4:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800d5d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d5da:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d5de:	681b      	ldr	r3, [r3, #0]
 800d5e0:	785b      	ldrb	r3, [r3, #1]
 800d5e2:	2b00      	cmp	r3, #0
 800d5e4:	d177      	bne.n	800d6d6 <USB_EPStartXfer+0x4c4>
 800d5e6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d5ea:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d5ee:	681b      	ldr	r3, [r3, #0]
 800d5f0:	61bb      	str	r3, [r7, #24]
 800d5f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d5f6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d5fa:	681b      	ldr	r3, [r3, #0]
 800d5fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d600:	b29b      	uxth	r3, r3
 800d602:	461a      	mov	r2, r3
 800d604:	69bb      	ldr	r3, [r7, #24]
 800d606:	4413      	add	r3, r2
 800d608:	61bb      	str	r3, [r7, #24]
 800d60a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d60e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d612:	681b      	ldr	r3, [r3, #0]
 800d614:	781b      	ldrb	r3, [r3, #0]
 800d616:	00da      	lsls	r2, r3, #3
 800d618:	69bb      	ldr	r3, [r7, #24]
 800d61a:	4413      	add	r3, r2
 800d61c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d620:	617b      	str	r3, [r7, #20]
 800d622:	697b      	ldr	r3, [r7, #20]
 800d624:	881b      	ldrh	r3, [r3, #0]
 800d626:	b29b      	uxth	r3, r3
 800d628:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d62c:	b29a      	uxth	r2, r3
 800d62e:	697b      	ldr	r3, [r7, #20]
 800d630:	801a      	strh	r2, [r3, #0]
 800d632:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d636:	2b00      	cmp	r3, #0
 800d638:	d10a      	bne.n	800d650 <USB_EPStartXfer+0x43e>
 800d63a:	697b      	ldr	r3, [r7, #20]
 800d63c:	881b      	ldrh	r3, [r3, #0]
 800d63e:	b29b      	uxth	r3, r3
 800d640:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d644:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d648:	b29a      	uxth	r2, r3
 800d64a:	697b      	ldr	r3, [r7, #20]
 800d64c:	801a      	strh	r2, [r3, #0]
 800d64e:	e06d      	b.n	800d72c <USB_EPStartXfer+0x51a>
 800d650:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d654:	2b3e      	cmp	r3, #62	@ 0x3e
 800d656:	d81c      	bhi.n	800d692 <USB_EPStartXfer+0x480>
 800d658:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d65c:	085b      	lsrs	r3, r3, #1
 800d65e:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800d662:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d666:	f003 0301 	and.w	r3, r3, #1
 800d66a:	2b00      	cmp	r3, #0
 800d66c:	d004      	beq.n	800d678 <USB_EPStartXfer+0x466>
 800d66e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d672:	3301      	adds	r3, #1
 800d674:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800d678:	697b      	ldr	r3, [r7, #20]
 800d67a:	881b      	ldrh	r3, [r3, #0]
 800d67c:	b29a      	uxth	r2, r3
 800d67e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d682:	b29b      	uxth	r3, r3
 800d684:	029b      	lsls	r3, r3, #10
 800d686:	b29b      	uxth	r3, r3
 800d688:	4313      	orrs	r3, r2
 800d68a:	b29a      	uxth	r2, r3
 800d68c:	697b      	ldr	r3, [r7, #20]
 800d68e:	801a      	strh	r2, [r3, #0]
 800d690:	e04c      	b.n	800d72c <USB_EPStartXfer+0x51a>
 800d692:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d696:	095b      	lsrs	r3, r3, #5
 800d698:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800d69c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d6a0:	f003 031f 	and.w	r3, r3, #31
 800d6a4:	2b00      	cmp	r3, #0
 800d6a6:	d104      	bne.n	800d6b2 <USB_EPStartXfer+0x4a0>
 800d6a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d6ac:	3b01      	subs	r3, #1
 800d6ae:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800d6b2:	697b      	ldr	r3, [r7, #20]
 800d6b4:	881b      	ldrh	r3, [r3, #0]
 800d6b6:	b29a      	uxth	r2, r3
 800d6b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800d6bc:	b29b      	uxth	r3, r3
 800d6be:	029b      	lsls	r3, r3, #10
 800d6c0:	b29b      	uxth	r3, r3
 800d6c2:	4313      	orrs	r3, r2
 800d6c4:	b29b      	uxth	r3, r3
 800d6c6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d6ca:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d6ce:	b29a      	uxth	r2, r3
 800d6d0:	697b      	ldr	r3, [r7, #20]
 800d6d2:	801a      	strh	r2, [r3, #0]
 800d6d4:	e02a      	b.n	800d72c <USB_EPStartXfer+0x51a>
 800d6d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d6da:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d6de:	681b      	ldr	r3, [r3, #0]
 800d6e0:	785b      	ldrb	r3, [r3, #1]
 800d6e2:	2b01      	cmp	r3, #1
 800d6e4:	d122      	bne.n	800d72c <USB_EPStartXfer+0x51a>
 800d6e6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d6ea:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d6ee:	681b      	ldr	r3, [r3, #0]
 800d6f0:	623b      	str	r3, [r7, #32]
 800d6f2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d6f6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d6fa:	681b      	ldr	r3, [r3, #0]
 800d6fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d700:	b29b      	uxth	r3, r3
 800d702:	461a      	mov	r2, r3
 800d704:	6a3b      	ldr	r3, [r7, #32]
 800d706:	4413      	add	r3, r2
 800d708:	623b      	str	r3, [r7, #32]
 800d70a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d70e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d712:	681b      	ldr	r3, [r3, #0]
 800d714:	781b      	ldrb	r3, [r3, #0]
 800d716:	00da      	lsls	r2, r3, #3
 800d718:	6a3b      	ldr	r3, [r7, #32]
 800d71a:	4413      	add	r3, r2
 800d71c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d720:	61fb      	str	r3, [r7, #28]
 800d722:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d726:	b29a      	uxth	r2, r3
 800d728:	69fb      	ldr	r3, [r7, #28]
 800d72a:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800d72c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d730:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d734:	681b      	ldr	r3, [r3, #0]
 800d736:	891b      	ldrh	r3, [r3, #8]
 800d738:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d73c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d740:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d744:	681b      	ldr	r3, [r3, #0]
 800d746:	6959      	ldr	r1, [r3, #20]
 800d748:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d74c:	b29b      	uxth	r3, r3
 800d74e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d752:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800d756:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800d75a:	6800      	ldr	r0, [r0, #0]
 800d75c:	f001 fa45 	bl	800ebea <USB_WritePMA>
 800d760:	e3ee      	b.n	800df40 <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800d762:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d766:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d76a:	681b      	ldr	r3, [r3, #0]
 800d76c:	785b      	ldrb	r3, [r3, #1]
 800d76e:	2b00      	cmp	r3, #0
 800d770:	d177      	bne.n	800d862 <USB_EPStartXfer+0x650>
 800d772:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d776:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d77a:	681b      	ldr	r3, [r3, #0]
 800d77c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d77e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d782:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d786:	681b      	ldr	r3, [r3, #0]
 800d788:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d78c:	b29b      	uxth	r3, r3
 800d78e:	461a      	mov	r2, r3
 800d790:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d792:	4413      	add	r3, r2
 800d794:	64bb      	str	r3, [r7, #72]	@ 0x48
 800d796:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d79a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d79e:	681b      	ldr	r3, [r3, #0]
 800d7a0:	781b      	ldrb	r3, [r3, #0]
 800d7a2:	00da      	lsls	r2, r3, #3
 800d7a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d7a6:	4413      	add	r3, r2
 800d7a8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d7ac:	647b      	str	r3, [r7, #68]	@ 0x44
 800d7ae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d7b0:	881b      	ldrh	r3, [r3, #0]
 800d7b2:	b29b      	uxth	r3, r3
 800d7b4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d7b8:	b29a      	uxth	r2, r3
 800d7ba:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d7bc:	801a      	strh	r2, [r3, #0]
 800d7be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d7c2:	2b00      	cmp	r3, #0
 800d7c4:	d10a      	bne.n	800d7dc <USB_EPStartXfer+0x5ca>
 800d7c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d7c8:	881b      	ldrh	r3, [r3, #0]
 800d7ca:	b29b      	uxth	r3, r3
 800d7cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d7d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d7d4:	b29a      	uxth	r2, r3
 800d7d6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d7d8:	801a      	strh	r2, [r3, #0]
 800d7da:	e06d      	b.n	800d8b8 <USB_EPStartXfer+0x6a6>
 800d7dc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d7e0:	2b3e      	cmp	r3, #62	@ 0x3e
 800d7e2:	d81c      	bhi.n	800d81e <USB_EPStartXfer+0x60c>
 800d7e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d7e8:	085b      	lsrs	r3, r3, #1
 800d7ea:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800d7ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d7f2:	f003 0301 	and.w	r3, r3, #1
 800d7f6:	2b00      	cmp	r3, #0
 800d7f8:	d004      	beq.n	800d804 <USB_EPStartXfer+0x5f2>
 800d7fa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800d7fe:	3301      	adds	r3, #1
 800d800:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800d804:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d806:	881b      	ldrh	r3, [r3, #0]
 800d808:	b29a      	uxth	r2, r3
 800d80a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800d80e:	b29b      	uxth	r3, r3
 800d810:	029b      	lsls	r3, r3, #10
 800d812:	b29b      	uxth	r3, r3
 800d814:	4313      	orrs	r3, r2
 800d816:	b29a      	uxth	r2, r3
 800d818:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d81a:	801a      	strh	r2, [r3, #0]
 800d81c:	e04c      	b.n	800d8b8 <USB_EPStartXfer+0x6a6>
 800d81e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d822:	095b      	lsrs	r3, r3, #5
 800d824:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800d828:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d82c:	f003 031f 	and.w	r3, r3, #31
 800d830:	2b00      	cmp	r3, #0
 800d832:	d104      	bne.n	800d83e <USB_EPStartXfer+0x62c>
 800d834:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800d838:	3b01      	subs	r3, #1
 800d83a:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800d83e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d840:	881b      	ldrh	r3, [r3, #0]
 800d842:	b29a      	uxth	r2, r3
 800d844:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800d848:	b29b      	uxth	r3, r3
 800d84a:	029b      	lsls	r3, r3, #10
 800d84c:	b29b      	uxth	r3, r3
 800d84e:	4313      	orrs	r3, r2
 800d850:	b29b      	uxth	r3, r3
 800d852:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d856:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d85a:	b29a      	uxth	r2, r3
 800d85c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d85e:	801a      	strh	r2, [r3, #0]
 800d860:	e02a      	b.n	800d8b8 <USB_EPStartXfer+0x6a6>
 800d862:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d866:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d86a:	681b      	ldr	r3, [r3, #0]
 800d86c:	785b      	ldrb	r3, [r3, #1]
 800d86e:	2b01      	cmp	r3, #1
 800d870:	d122      	bne.n	800d8b8 <USB_EPStartXfer+0x6a6>
 800d872:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d876:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d87a:	681b      	ldr	r3, [r3, #0]
 800d87c:	653b      	str	r3, [r7, #80]	@ 0x50
 800d87e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d882:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d886:	681b      	ldr	r3, [r3, #0]
 800d888:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d88c:	b29b      	uxth	r3, r3
 800d88e:	461a      	mov	r2, r3
 800d890:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d892:	4413      	add	r3, r2
 800d894:	653b      	str	r3, [r7, #80]	@ 0x50
 800d896:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d89a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d89e:	681b      	ldr	r3, [r3, #0]
 800d8a0:	781b      	ldrb	r3, [r3, #0]
 800d8a2:	00da      	lsls	r2, r3, #3
 800d8a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d8a6:	4413      	add	r3, r2
 800d8a8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800d8ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800d8ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d8b2:	b29a      	uxth	r2, r3
 800d8b4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d8b6:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800d8b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d8bc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d8c0:	681b      	ldr	r3, [r3, #0]
 800d8c2:	891b      	ldrh	r3, [r3, #8]
 800d8c4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800d8c8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d8cc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d8d0:	681b      	ldr	r3, [r3, #0]
 800d8d2:	6959      	ldr	r1, [r3, #20]
 800d8d4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d8d8:	b29b      	uxth	r3, r3
 800d8da:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800d8de:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800d8e2:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800d8e6:	6800      	ldr	r0, [r0, #0]
 800d8e8:	f001 f97f 	bl	800ebea <USB_WritePMA>
            ep->xfer_buff += len;
 800d8ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d8f0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d8f4:	681b      	ldr	r3, [r3, #0]
 800d8f6:	695a      	ldr	r2, [r3, #20]
 800d8f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d8fc:	441a      	add	r2, r3
 800d8fe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d902:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d906:	681b      	ldr	r3, [r3, #0]
 800d908:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800d90a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d90e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d912:	681b      	ldr	r3, [r3, #0]
 800d914:	6a1a      	ldr	r2, [r3, #32]
 800d916:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d91a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d91e:	681b      	ldr	r3, [r3, #0]
 800d920:	691b      	ldr	r3, [r3, #16]
 800d922:	429a      	cmp	r2, r3
 800d924:	d90f      	bls.n	800d946 <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 800d926:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d92a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d92e:	681b      	ldr	r3, [r3, #0]
 800d930:	6a1a      	ldr	r2, [r3, #32]
 800d932:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d936:	1ad2      	subs	r2, r2, r3
 800d938:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d93c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d940:	681b      	ldr	r3, [r3, #0]
 800d942:	621a      	str	r2, [r3, #32]
 800d944:	e00e      	b.n	800d964 <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 800d946:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d94a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d94e:	681b      	ldr	r3, [r3, #0]
 800d950:	6a1b      	ldr	r3, [r3, #32]
 800d952:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 800d956:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d95a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d95e:	681b      	ldr	r3, [r3, #0]
 800d960:	2200      	movs	r2, #0
 800d962:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800d964:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d968:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d96c:	681b      	ldr	r3, [r3, #0]
 800d96e:	643b      	str	r3, [r7, #64]	@ 0x40
 800d970:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d974:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d978:	681b      	ldr	r3, [r3, #0]
 800d97a:	785b      	ldrb	r3, [r3, #1]
 800d97c:	2b00      	cmp	r3, #0
 800d97e:	d177      	bne.n	800da70 <USB_EPStartXfer+0x85e>
 800d980:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d984:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d988:	681b      	ldr	r3, [r3, #0]
 800d98a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d98c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d990:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800d994:	681b      	ldr	r3, [r3, #0]
 800d996:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800d99a:	b29b      	uxth	r3, r3
 800d99c:	461a      	mov	r2, r3
 800d99e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d9a0:	4413      	add	r3, r2
 800d9a2:	63bb      	str	r3, [r7, #56]	@ 0x38
 800d9a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800d9a8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800d9ac:	681b      	ldr	r3, [r3, #0]
 800d9ae:	781b      	ldrb	r3, [r3, #0]
 800d9b0:	00da      	lsls	r2, r3, #3
 800d9b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d9b4:	4413      	add	r3, r2
 800d9b6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800d9ba:	637b      	str	r3, [r7, #52]	@ 0x34
 800d9bc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d9be:	881b      	ldrh	r3, [r3, #0]
 800d9c0:	b29b      	uxth	r3, r3
 800d9c2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800d9c6:	b29a      	uxth	r2, r3
 800d9c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d9ca:	801a      	strh	r2, [r3, #0]
 800d9cc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d9d0:	2b00      	cmp	r3, #0
 800d9d2:	d10a      	bne.n	800d9ea <USB_EPStartXfer+0x7d8>
 800d9d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d9d6:	881b      	ldrh	r3, [r3, #0]
 800d9d8:	b29b      	uxth	r3, r3
 800d9da:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800d9de:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800d9e2:	b29a      	uxth	r2, r3
 800d9e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d9e6:	801a      	strh	r2, [r3, #0]
 800d9e8:	e067      	b.n	800daba <USB_EPStartXfer+0x8a8>
 800d9ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d9ee:	2b3e      	cmp	r3, #62	@ 0x3e
 800d9f0:	d81c      	bhi.n	800da2c <USB_EPStartXfer+0x81a>
 800d9f2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800d9f6:	085b      	lsrs	r3, r3, #1
 800d9f8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800d9fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800da00:	f003 0301 	and.w	r3, r3, #1
 800da04:	2b00      	cmp	r3, #0
 800da06:	d004      	beq.n	800da12 <USB_EPStartXfer+0x800>
 800da08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800da0c:	3301      	adds	r3, #1
 800da0e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800da12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da14:	881b      	ldrh	r3, [r3, #0]
 800da16:	b29a      	uxth	r2, r3
 800da18:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800da1c:	b29b      	uxth	r3, r3
 800da1e:	029b      	lsls	r3, r3, #10
 800da20:	b29b      	uxth	r3, r3
 800da22:	4313      	orrs	r3, r2
 800da24:	b29a      	uxth	r2, r3
 800da26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da28:	801a      	strh	r2, [r3, #0]
 800da2a:	e046      	b.n	800daba <USB_EPStartXfer+0x8a8>
 800da2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800da30:	095b      	lsrs	r3, r3, #5
 800da32:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800da36:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800da3a:	f003 031f 	and.w	r3, r3, #31
 800da3e:	2b00      	cmp	r3, #0
 800da40:	d104      	bne.n	800da4c <USB_EPStartXfer+0x83a>
 800da42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800da46:	3b01      	subs	r3, #1
 800da48:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800da4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da4e:	881b      	ldrh	r3, [r3, #0]
 800da50:	b29a      	uxth	r2, r3
 800da52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800da56:	b29b      	uxth	r3, r3
 800da58:	029b      	lsls	r3, r3, #10
 800da5a:	b29b      	uxth	r3, r3
 800da5c:	4313      	orrs	r3, r2
 800da5e:	b29b      	uxth	r3, r3
 800da60:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800da64:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800da68:	b29a      	uxth	r2, r3
 800da6a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800da6c:	801a      	strh	r2, [r3, #0]
 800da6e:	e024      	b.n	800daba <USB_EPStartXfer+0x8a8>
 800da70:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800da74:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800da78:	681b      	ldr	r3, [r3, #0]
 800da7a:	785b      	ldrb	r3, [r3, #1]
 800da7c:	2b01      	cmp	r3, #1
 800da7e:	d11c      	bne.n	800daba <USB_EPStartXfer+0x8a8>
 800da80:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800da84:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800da88:	681b      	ldr	r3, [r3, #0]
 800da8a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800da8e:	b29b      	uxth	r3, r3
 800da90:	461a      	mov	r2, r3
 800da92:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800da94:	4413      	add	r3, r2
 800da96:	643b      	str	r3, [r7, #64]	@ 0x40
 800da98:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800da9c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800daa0:	681b      	ldr	r3, [r3, #0]
 800daa2:	781b      	ldrb	r3, [r3, #0]
 800daa4:	00da      	lsls	r2, r3, #3
 800daa6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800daa8:	4413      	add	r3, r2
 800daaa:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800daae:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800dab0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dab4:	b29a      	uxth	r2, r3
 800dab6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800dab8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800daba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dabe:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dac2:	681b      	ldr	r3, [r3, #0]
 800dac4:	895b      	ldrh	r3, [r3, #10]
 800dac6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800daca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dace:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dad2:	681b      	ldr	r3, [r3, #0]
 800dad4:	6959      	ldr	r1, [r3, #20]
 800dad6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dada:	b29b      	uxth	r3, r3
 800dadc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800dae0:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800dae4:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800dae8:	6800      	ldr	r0, [r0, #0]
 800daea:	f001 f87e 	bl	800ebea <USB_WritePMA>
 800daee:	e227      	b.n	800df40 <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800daf0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800daf4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800daf8:	681b      	ldr	r3, [r3, #0]
 800dafa:	6a1b      	ldr	r3, [r3, #32]
 800dafc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800db00:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800db04:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800db08:	681a      	ldr	r2, [r3, #0]
 800db0a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800db0e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800db12:	681b      	ldr	r3, [r3, #0]
 800db14:	781b      	ldrb	r3, [r3, #0]
 800db16:	009b      	lsls	r3, r3, #2
 800db18:	4413      	add	r3, r2
 800db1a:	881b      	ldrh	r3, [r3, #0]
 800db1c:	b29b      	uxth	r3, r3
 800db1e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800db22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800db26:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800db2a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800db2e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800db32:	681a      	ldr	r2, [r3, #0]
 800db34:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800db38:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800db3c:	681b      	ldr	r3, [r3, #0]
 800db3e:	781b      	ldrb	r3, [r3, #0]
 800db40:	009b      	lsls	r3, r3, #2
 800db42:	441a      	add	r2, r3
 800db44:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800db48:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800db4c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800db50:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800db54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800db58:	b29b      	uxth	r3, r3
 800db5a:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800db5c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800db60:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800db64:	681b      	ldr	r3, [r3, #0]
 800db66:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800db68:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800db6c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800db70:	681b      	ldr	r3, [r3, #0]
 800db72:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800db76:	b29b      	uxth	r3, r3
 800db78:	461a      	mov	r2, r3
 800db7a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800db7c:	4413      	add	r3, r2
 800db7e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800db80:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800db84:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800db88:	681b      	ldr	r3, [r3, #0]
 800db8a:	781b      	ldrb	r3, [r3, #0]
 800db8c:	00da      	lsls	r2, r3, #3
 800db8e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800db90:	4413      	add	r3, r2
 800db92:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800db96:	65bb      	str	r3, [r7, #88]	@ 0x58
 800db98:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800db9c:	b29a      	uxth	r2, r3
 800db9e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dba0:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800dba2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dba6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dbaa:	681b      	ldr	r3, [r3, #0]
 800dbac:	891b      	ldrh	r3, [r3, #8]
 800dbae:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800dbb2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dbb6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dbba:	681b      	ldr	r3, [r3, #0]
 800dbbc:	6959      	ldr	r1, [r3, #20]
 800dbbe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dbc2:	b29b      	uxth	r3, r3
 800dbc4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800dbc8:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800dbcc:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800dbd0:	6800      	ldr	r0, [r0, #0]
 800dbd2:	f001 f80a 	bl	800ebea <USB_WritePMA>
 800dbd6:	e1b3      	b.n	800df40 <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800dbd8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dbdc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dbe0:	681b      	ldr	r3, [r3, #0]
 800dbe2:	6a1a      	ldr	r2, [r3, #32]
 800dbe4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dbe8:	1ad2      	subs	r2, r2, r3
 800dbea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dbee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dbf2:	681b      	ldr	r3, [r3, #0]
 800dbf4:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800dbf6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dbfa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800dbfe:	681a      	ldr	r2, [r3, #0]
 800dc00:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dc04:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dc08:	681b      	ldr	r3, [r3, #0]
 800dc0a:	781b      	ldrb	r3, [r3, #0]
 800dc0c:	009b      	lsls	r3, r3, #2
 800dc0e:	4413      	add	r3, r2
 800dc10:	881b      	ldrh	r3, [r3, #0]
 800dc12:	b29b      	uxth	r3, r3
 800dc14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dc18:	2b00      	cmp	r3, #0
 800dc1a:	f000 80c6 	beq.w	800ddaa <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800dc1e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dc22:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800dc26:	681b      	ldr	r3, [r3, #0]
 800dc28:	673b      	str	r3, [r7, #112]	@ 0x70
 800dc2a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dc2e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dc32:	681b      	ldr	r3, [r3, #0]
 800dc34:	785b      	ldrb	r3, [r3, #1]
 800dc36:	2b00      	cmp	r3, #0
 800dc38:	d177      	bne.n	800dd2a <USB_EPStartXfer+0xb18>
 800dc3a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dc3e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800dc42:	681b      	ldr	r3, [r3, #0]
 800dc44:	66bb      	str	r3, [r7, #104]	@ 0x68
 800dc46:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dc4a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800dc4e:	681b      	ldr	r3, [r3, #0]
 800dc50:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dc54:	b29b      	uxth	r3, r3
 800dc56:	461a      	mov	r2, r3
 800dc58:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dc5a:	4413      	add	r3, r2
 800dc5c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800dc5e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dc62:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dc66:	681b      	ldr	r3, [r3, #0]
 800dc68:	781b      	ldrb	r3, [r3, #0]
 800dc6a:	00da      	lsls	r2, r3, #3
 800dc6c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dc6e:	4413      	add	r3, r2
 800dc70:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800dc74:	667b      	str	r3, [r7, #100]	@ 0x64
 800dc76:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dc78:	881b      	ldrh	r3, [r3, #0]
 800dc7a:	b29b      	uxth	r3, r3
 800dc7c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800dc80:	b29a      	uxth	r2, r3
 800dc82:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dc84:	801a      	strh	r2, [r3, #0]
 800dc86:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dc8a:	2b00      	cmp	r3, #0
 800dc8c:	d10a      	bne.n	800dca4 <USB_EPStartXfer+0xa92>
 800dc8e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dc90:	881b      	ldrh	r3, [r3, #0]
 800dc92:	b29b      	uxth	r3, r3
 800dc94:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dc98:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dc9c:	b29a      	uxth	r2, r3
 800dc9e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dca0:	801a      	strh	r2, [r3, #0]
 800dca2:	e067      	b.n	800dd74 <USB_EPStartXfer+0xb62>
 800dca4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dca8:	2b3e      	cmp	r3, #62	@ 0x3e
 800dcaa:	d81c      	bhi.n	800dce6 <USB_EPStartXfer+0xad4>
 800dcac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dcb0:	085b      	lsrs	r3, r3, #1
 800dcb2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800dcb6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dcba:	f003 0301 	and.w	r3, r3, #1
 800dcbe:	2b00      	cmp	r3, #0
 800dcc0:	d004      	beq.n	800dccc <USB_EPStartXfer+0xaba>
 800dcc2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800dcc6:	3301      	adds	r3, #1
 800dcc8:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800dccc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dcce:	881b      	ldrh	r3, [r3, #0]
 800dcd0:	b29a      	uxth	r2, r3
 800dcd2:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800dcd6:	b29b      	uxth	r3, r3
 800dcd8:	029b      	lsls	r3, r3, #10
 800dcda:	b29b      	uxth	r3, r3
 800dcdc:	4313      	orrs	r3, r2
 800dcde:	b29a      	uxth	r2, r3
 800dce0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dce2:	801a      	strh	r2, [r3, #0]
 800dce4:	e046      	b.n	800dd74 <USB_EPStartXfer+0xb62>
 800dce6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dcea:	095b      	lsrs	r3, r3, #5
 800dcec:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800dcf0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dcf4:	f003 031f 	and.w	r3, r3, #31
 800dcf8:	2b00      	cmp	r3, #0
 800dcfa:	d104      	bne.n	800dd06 <USB_EPStartXfer+0xaf4>
 800dcfc:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800dd00:	3b01      	subs	r3, #1
 800dd02:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 800dd06:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dd08:	881b      	ldrh	r3, [r3, #0]
 800dd0a:	b29a      	uxth	r2, r3
 800dd0c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 800dd10:	b29b      	uxth	r3, r3
 800dd12:	029b      	lsls	r3, r3, #10
 800dd14:	b29b      	uxth	r3, r3
 800dd16:	4313      	orrs	r3, r2
 800dd18:	b29b      	uxth	r3, r3
 800dd1a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800dd1e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dd22:	b29a      	uxth	r2, r3
 800dd24:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dd26:	801a      	strh	r2, [r3, #0]
 800dd28:	e024      	b.n	800dd74 <USB_EPStartXfer+0xb62>
 800dd2a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dd2e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dd32:	681b      	ldr	r3, [r3, #0]
 800dd34:	785b      	ldrb	r3, [r3, #1]
 800dd36:	2b01      	cmp	r3, #1
 800dd38:	d11c      	bne.n	800dd74 <USB_EPStartXfer+0xb62>
 800dd3a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dd3e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800dd42:	681b      	ldr	r3, [r3, #0]
 800dd44:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800dd48:	b29b      	uxth	r3, r3
 800dd4a:	461a      	mov	r2, r3
 800dd4c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800dd4e:	4413      	add	r3, r2
 800dd50:	673b      	str	r3, [r7, #112]	@ 0x70
 800dd52:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dd56:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dd5a:	681b      	ldr	r3, [r3, #0]
 800dd5c:	781b      	ldrb	r3, [r3, #0]
 800dd5e:	00da      	lsls	r2, r3, #3
 800dd60:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800dd62:	4413      	add	r3, r2
 800dd64:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800dd68:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800dd6a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dd6e:	b29a      	uxth	r2, r3
 800dd70:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dd72:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800dd74:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dd78:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dd7c:	681b      	ldr	r3, [r3, #0]
 800dd7e:	895b      	ldrh	r3, [r3, #10]
 800dd80:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800dd84:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dd88:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dd8c:	681b      	ldr	r3, [r3, #0]
 800dd8e:	6959      	ldr	r1, [r3, #20]
 800dd90:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dd94:	b29b      	uxth	r3, r3
 800dd96:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800dd9a:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800dd9e:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800dda2:	6800      	ldr	r0, [r0, #0]
 800dda4:	f000 ff21 	bl	800ebea <USB_WritePMA>
 800dda8:	e0ca      	b.n	800df40 <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800ddaa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ddae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800ddb2:	681b      	ldr	r3, [r3, #0]
 800ddb4:	785b      	ldrb	r3, [r3, #1]
 800ddb6:	2b00      	cmp	r3, #0
 800ddb8:	d177      	bne.n	800deaa <USB_EPStartXfer+0xc98>
 800ddba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ddbe:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800ddc2:	681b      	ldr	r3, [r3, #0]
 800ddc4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ddc6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800ddca:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800ddce:	681b      	ldr	r3, [r3, #0]
 800ddd0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ddd4:	b29b      	uxth	r3, r3
 800ddd6:	461a      	mov	r2, r3
 800ddd8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ddda:	4413      	add	r3, r2
 800dddc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ddde:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dde2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dde6:	681b      	ldr	r3, [r3, #0]
 800dde8:	781b      	ldrb	r3, [r3, #0]
 800ddea:	00da      	lsls	r2, r3, #3
 800ddec:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ddee:	4413      	add	r3, r2
 800ddf0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ddf4:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ddf6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ddf8:	881b      	ldrh	r3, [r3, #0]
 800ddfa:	b29b      	uxth	r3, r3
 800ddfc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800de00:	b29a      	uxth	r2, r3
 800de02:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800de04:	801a      	strh	r2, [r3, #0]
 800de06:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800de0a:	2b00      	cmp	r3, #0
 800de0c:	d10a      	bne.n	800de24 <USB_EPStartXfer+0xc12>
 800de0e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800de10:	881b      	ldrh	r3, [r3, #0]
 800de12:	b29b      	uxth	r3, r3
 800de14:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800de18:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800de1c:	b29a      	uxth	r2, r3
 800de1e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800de20:	801a      	strh	r2, [r3, #0]
 800de22:	e073      	b.n	800df0c <USB_EPStartXfer+0xcfa>
 800de24:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800de28:	2b3e      	cmp	r3, #62	@ 0x3e
 800de2a:	d81c      	bhi.n	800de66 <USB_EPStartXfer+0xc54>
 800de2c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800de30:	085b      	lsrs	r3, r3, #1
 800de32:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800de36:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800de3a:	f003 0301 	and.w	r3, r3, #1
 800de3e:	2b00      	cmp	r3, #0
 800de40:	d004      	beq.n	800de4c <USB_EPStartXfer+0xc3a>
 800de42:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800de46:	3301      	adds	r3, #1
 800de48:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800de4c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800de4e:	881b      	ldrh	r3, [r3, #0]
 800de50:	b29a      	uxth	r2, r3
 800de52:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800de56:	b29b      	uxth	r3, r3
 800de58:	029b      	lsls	r3, r3, #10
 800de5a:	b29b      	uxth	r3, r3
 800de5c:	4313      	orrs	r3, r2
 800de5e:	b29a      	uxth	r2, r3
 800de60:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800de62:	801a      	strh	r2, [r3, #0]
 800de64:	e052      	b.n	800df0c <USB_EPStartXfer+0xcfa>
 800de66:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800de6a:	095b      	lsrs	r3, r3, #5
 800de6c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800de70:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800de74:	f003 031f 	and.w	r3, r3, #31
 800de78:	2b00      	cmp	r3, #0
 800de7a:	d104      	bne.n	800de86 <USB_EPStartXfer+0xc74>
 800de7c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800de80:	3b01      	subs	r3, #1
 800de82:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 800de86:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800de88:	881b      	ldrh	r3, [r3, #0]
 800de8a:	b29a      	uxth	r2, r3
 800de8c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 800de90:	b29b      	uxth	r3, r3
 800de92:	029b      	lsls	r3, r3, #10
 800de94:	b29b      	uxth	r3, r3
 800de96:	4313      	orrs	r3, r2
 800de98:	b29b      	uxth	r3, r3
 800de9a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800de9e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800dea2:	b29a      	uxth	r2, r3
 800dea4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800dea6:	801a      	strh	r2, [r3, #0]
 800dea8:	e030      	b.n	800df0c <USB_EPStartXfer+0xcfa>
 800deaa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800deae:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800deb2:	681b      	ldr	r3, [r3, #0]
 800deb4:	785b      	ldrb	r3, [r3, #1]
 800deb6:	2b01      	cmp	r3, #1
 800deb8:	d128      	bne.n	800df0c <USB_EPStartXfer+0xcfa>
 800deba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800debe:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800dec2:	681b      	ldr	r3, [r3, #0]
 800dec4:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800dec8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800decc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800ded0:	681b      	ldr	r3, [r3, #0]
 800ded2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ded6:	b29b      	uxth	r3, r3
 800ded8:	461a      	mov	r2, r3
 800deda:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800dede:	4413      	add	r3, r2
 800dee0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800dee4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dee8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800deec:	681b      	ldr	r3, [r3, #0]
 800deee:	781b      	ldrb	r3, [r3, #0]
 800def0:	00da      	lsls	r2, r3, #3
 800def2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800def6:	4413      	add	r3, r2
 800def8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800defc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800df00:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800df04:	b29a      	uxth	r2, r3
 800df06:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800df0a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800df0c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800df10:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800df14:	681b      	ldr	r3, [r3, #0]
 800df16:	891b      	ldrh	r3, [r3, #8]
 800df18:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800df1c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800df20:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800df24:	681b      	ldr	r3, [r3, #0]
 800df26:	6959      	ldr	r1, [r3, #20]
 800df28:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800df2c:	b29b      	uxth	r3, r3
 800df2e:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800df32:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800df36:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 800df3a:	6800      	ldr	r0, [r0, #0]
 800df3c:	f000 fe55 	bl	800ebea <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800df40:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800df44:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800df48:	681a      	ldr	r2, [r3, #0]
 800df4a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800df4e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800df52:	681b      	ldr	r3, [r3, #0]
 800df54:	781b      	ldrb	r3, [r3, #0]
 800df56:	009b      	lsls	r3, r3, #2
 800df58:	4413      	add	r3, r2
 800df5a:	881b      	ldrh	r3, [r3, #0]
 800df5c:	b29b      	uxth	r3, r3
 800df5e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800df62:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800df66:	817b      	strh	r3, [r7, #10]
 800df68:	897b      	ldrh	r3, [r7, #10]
 800df6a:	f083 0310 	eor.w	r3, r3, #16
 800df6e:	817b      	strh	r3, [r7, #10]
 800df70:	897b      	ldrh	r3, [r7, #10]
 800df72:	f083 0320 	eor.w	r3, r3, #32
 800df76:	817b      	strh	r3, [r7, #10]
 800df78:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800df7c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800df80:	681a      	ldr	r2, [r3, #0]
 800df82:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800df86:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800df8a:	681b      	ldr	r3, [r3, #0]
 800df8c:	781b      	ldrb	r3, [r3, #0]
 800df8e:	009b      	lsls	r3, r3, #2
 800df90:	441a      	add	r2, r3
 800df92:	897b      	ldrh	r3, [r7, #10]
 800df94:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800df98:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800df9c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800dfa0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800dfa4:	b29b      	uxth	r3, r3
 800dfa6:	8013      	strh	r3, [r2, #0]
 800dfa8:	f000 bcdf 	b.w	800e96a <USB_EPStartXfer+0x1758>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800dfac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dfb0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dfb4:	681b      	ldr	r3, [r3, #0]
 800dfb6:	7b1b      	ldrb	r3, [r3, #12]
 800dfb8:	2b00      	cmp	r3, #0
 800dfba:	f040 80bc 	bne.w	800e136 <USB_EPStartXfer+0xf24>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 800dfbe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dfc2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dfc6:	681b      	ldr	r3, [r3, #0]
 800dfc8:	699a      	ldr	r2, [r3, #24]
 800dfca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dfce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dfd2:	681b      	ldr	r3, [r3, #0]
 800dfd4:	691b      	ldr	r3, [r3, #16]
 800dfd6:	429a      	cmp	r2, r3
 800dfd8:	d917      	bls.n	800e00a <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 800dfda:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dfde:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dfe2:	681b      	ldr	r3, [r3, #0]
 800dfe4:	691b      	ldr	r3, [r3, #16]
 800dfe6:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 800dfea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800dfee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800dff2:	681b      	ldr	r3, [r3, #0]
 800dff4:	699a      	ldr	r2, [r3, #24]
 800dff6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800dffa:	1ad2      	subs	r2, r2, r3
 800dffc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e000:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e004:	681b      	ldr	r3, [r3, #0]
 800e006:	619a      	str	r2, [r3, #24]
 800e008:	e00e      	b.n	800e028 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 800e00a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e00e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e012:	681b      	ldr	r3, [r3, #0]
 800e014:	699b      	ldr	r3, [r3, #24]
 800e016:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 800e01a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e01e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e022:	681b      	ldr	r3, [r3, #0]
 800e024:	2200      	movs	r2, #0
 800e026:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 800e028:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e02c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e030:	681b      	ldr	r3, [r3, #0]
 800e032:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e036:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e03a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e03e:	681b      	ldr	r3, [r3, #0]
 800e040:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e044:	b29b      	uxth	r3, r3
 800e046:	461a      	mov	r2, r3
 800e048:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e04c:	4413      	add	r3, r2
 800e04e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800e052:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e056:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e05a:	681b      	ldr	r3, [r3, #0]
 800e05c:	781b      	ldrb	r3, [r3, #0]
 800e05e:	00da      	lsls	r2, r3, #3
 800e060:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800e064:	4413      	add	r3, r2
 800e066:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e06a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800e06e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e072:	881b      	ldrh	r3, [r3, #0]
 800e074:	b29b      	uxth	r3, r3
 800e076:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e07a:	b29a      	uxth	r2, r3
 800e07c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e080:	801a      	strh	r2, [r3, #0]
 800e082:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e086:	2b00      	cmp	r3, #0
 800e088:	d10d      	bne.n	800e0a6 <USB_EPStartXfer+0xe94>
 800e08a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e08e:	881b      	ldrh	r3, [r3, #0]
 800e090:	b29b      	uxth	r3, r3
 800e092:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e096:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e09a:	b29a      	uxth	r2, r3
 800e09c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e0a0:	801a      	strh	r2, [r3, #0]
 800e0a2:	f000 bc28 	b.w	800e8f6 <USB_EPStartXfer+0x16e4>
 800e0a6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e0aa:	2b3e      	cmp	r3, #62	@ 0x3e
 800e0ac:	d81f      	bhi.n	800e0ee <USB_EPStartXfer+0xedc>
 800e0ae:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e0b2:	085b      	lsrs	r3, r3, #1
 800e0b4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800e0b8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e0bc:	f003 0301 	and.w	r3, r3, #1
 800e0c0:	2b00      	cmp	r3, #0
 800e0c2:	d004      	beq.n	800e0ce <USB_EPStartXfer+0xebc>
 800e0c4:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800e0c8:	3301      	adds	r3, #1
 800e0ca:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800e0ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e0d2:	881b      	ldrh	r3, [r3, #0]
 800e0d4:	b29a      	uxth	r2, r3
 800e0d6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800e0da:	b29b      	uxth	r3, r3
 800e0dc:	029b      	lsls	r3, r3, #10
 800e0de:	b29b      	uxth	r3, r3
 800e0e0:	4313      	orrs	r3, r2
 800e0e2:	b29a      	uxth	r2, r3
 800e0e4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e0e8:	801a      	strh	r2, [r3, #0]
 800e0ea:	f000 bc04 	b.w	800e8f6 <USB_EPStartXfer+0x16e4>
 800e0ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e0f2:	095b      	lsrs	r3, r3, #5
 800e0f4:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800e0f8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e0fc:	f003 031f 	and.w	r3, r3, #31
 800e100:	2b00      	cmp	r3, #0
 800e102:	d104      	bne.n	800e10e <USB_EPStartXfer+0xefc>
 800e104:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800e108:	3b01      	subs	r3, #1
 800e10a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800e10e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e112:	881b      	ldrh	r3, [r3, #0]
 800e114:	b29a      	uxth	r2, r3
 800e116:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 800e11a:	b29b      	uxth	r3, r3
 800e11c:	029b      	lsls	r3, r3, #10
 800e11e:	b29b      	uxth	r3, r3
 800e120:	4313      	orrs	r3, r2
 800e122:	b29b      	uxth	r3, r3
 800e124:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e128:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e12c:	b29a      	uxth	r2, r3
 800e12e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800e132:	801a      	strh	r2, [r3, #0]
 800e134:	e3df      	b.n	800e8f6 <USB_EPStartXfer+0x16e4>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 800e136:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e13a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e13e:	681b      	ldr	r3, [r3, #0]
 800e140:	78db      	ldrb	r3, [r3, #3]
 800e142:	2b02      	cmp	r3, #2
 800e144:	f040 8218 	bne.w	800e578 <USB_EPStartXfer+0x1366>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800e148:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e14c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e150:	681b      	ldr	r3, [r3, #0]
 800e152:	785b      	ldrb	r3, [r3, #1]
 800e154:	2b00      	cmp	r3, #0
 800e156:	f040 809d 	bne.w	800e294 <USB_EPStartXfer+0x1082>
 800e15a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e15e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e162:	681b      	ldr	r3, [r3, #0]
 800e164:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800e168:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e16c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e170:	681b      	ldr	r3, [r3, #0]
 800e172:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e176:	b29b      	uxth	r3, r3
 800e178:	461a      	mov	r2, r3
 800e17a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e17e:	4413      	add	r3, r2
 800e180:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800e184:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e188:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e18c:	681b      	ldr	r3, [r3, #0]
 800e18e:	781b      	ldrb	r3, [r3, #0]
 800e190:	00da      	lsls	r2, r3, #3
 800e192:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800e196:	4413      	add	r3, r2
 800e198:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e19c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800e1a0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e1a4:	881b      	ldrh	r3, [r3, #0]
 800e1a6:	b29b      	uxth	r3, r3
 800e1a8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e1ac:	b29a      	uxth	r2, r3
 800e1ae:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e1b2:	801a      	strh	r2, [r3, #0]
 800e1b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e1b8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e1bc:	681b      	ldr	r3, [r3, #0]
 800e1be:	691b      	ldr	r3, [r3, #16]
 800e1c0:	2b00      	cmp	r3, #0
 800e1c2:	d10c      	bne.n	800e1de <USB_EPStartXfer+0xfcc>
 800e1c4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e1c8:	881b      	ldrh	r3, [r3, #0]
 800e1ca:	b29b      	uxth	r3, r3
 800e1cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e1d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e1d4:	b29a      	uxth	r2, r3
 800e1d6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e1da:	801a      	strh	r2, [r3, #0]
 800e1dc:	e08f      	b.n	800e2fe <USB_EPStartXfer+0x10ec>
 800e1de:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e1e2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e1e6:	681b      	ldr	r3, [r3, #0]
 800e1e8:	691b      	ldr	r3, [r3, #16]
 800e1ea:	2b3e      	cmp	r3, #62	@ 0x3e
 800e1ec:	d826      	bhi.n	800e23c <USB_EPStartXfer+0x102a>
 800e1ee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e1f2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e1f6:	681b      	ldr	r3, [r3, #0]
 800e1f8:	691b      	ldr	r3, [r3, #16]
 800e1fa:	085b      	lsrs	r3, r3, #1
 800e1fc:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800e200:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e204:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e208:	681b      	ldr	r3, [r3, #0]
 800e20a:	691b      	ldr	r3, [r3, #16]
 800e20c:	f003 0301 	and.w	r3, r3, #1
 800e210:	2b00      	cmp	r3, #0
 800e212:	d004      	beq.n	800e21e <USB_EPStartXfer+0x100c>
 800e214:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e218:	3301      	adds	r3, #1
 800e21a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800e21e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e222:	881b      	ldrh	r3, [r3, #0]
 800e224:	b29a      	uxth	r2, r3
 800e226:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e22a:	b29b      	uxth	r3, r3
 800e22c:	029b      	lsls	r3, r3, #10
 800e22e:	b29b      	uxth	r3, r3
 800e230:	4313      	orrs	r3, r2
 800e232:	b29a      	uxth	r2, r3
 800e234:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e238:	801a      	strh	r2, [r3, #0]
 800e23a:	e060      	b.n	800e2fe <USB_EPStartXfer+0x10ec>
 800e23c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e240:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e244:	681b      	ldr	r3, [r3, #0]
 800e246:	691b      	ldr	r3, [r3, #16]
 800e248:	095b      	lsrs	r3, r3, #5
 800e24a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800e24e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e252:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e256:	681b      	ldr	r3, [r3, #0]
 800e258:	691b      	ldr	r3, [r3, #16]
 800e25a:	f003 031f 	and.w	r3, r3, #31
 800e25e:	2b00      	cmp	r3, #0
 800e260:	d104      	bne.n	800e26c <USB_EPStartXfer+0x105a>
 800e262:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e266:	3b01      	subs	r3, #1
 800e268:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800e26c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e270:	881b      	ldrh	r3, [r3, #0]
 800e272:	b29a      	uxth	r2, r3
 800e274:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800e278:	b29b      	uxth	r3, r3
 800e27a:	029b      	lsls	r3, r3, #10
 800e27c:	b29b      	uxth	r3, r3
 800e27e:	4313      	orrs	r3, r2
 800e280:	b29b      	uxth	r3, r3
 800e282:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e286:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e28a:	b29a      	uxth	r2, r3
 800e28c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800e290:	801a      	strh	r2, [r3, #0]
 800e292:	e034      	b.n	800e2fe <USB_EPStartXfer+0x10ec>
 800e294:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e298:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e29c:	681b      	ldr	r3, [r3, #0]
 800e29e:	785b      	ldrb	r3, [r3, #1]
 800e2a0:	2b01      	cmp	r3, #1
 800e2a2:	d12c      	bne.n	800e2fe <USB_EPStartXfer+0x10ec>
 800e2a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e2a8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e2ac:	681b      	ldr	r3, [r3, #0]
 800e2ae:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800e2b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e2b6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e2ba:	681b      	ldr	r3, [r3, #0]
 800e2bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e2c0:	b29b      	uxth	r3, r3
 800e2c2:	461a      	mov	r2, r3
 800e2c4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800e2c8:	4413      	add	r3, r2
 800e2ca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800e2ce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e2d2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e2d6:	681b      	ldr	r3, [r3, #0]
 800e2d8:	781b      	ldrb	r3, [r3, #0]
 800e2da:	00da      	lsls	r2, r3, #3
 800e2dc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800e2e0:	4413      	add	r3, r2
 800e2e2:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e2e6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800e2ea:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e2ee:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e2f2:	681b      	ldr	r3, [r3, #0]
 800e2f4:	691b      	ldr	r3, [r3, #16]
 800e2f6:	b29a      	uxth	r2, r3
 800e2f8:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 800e2fc:	801a      	strh	r2, [r3, #0]
 800e2fe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e302:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e306:	681b      	ldr	r3, [r3, #0]
 800e308:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800e30c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e310:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e314:	681b      	ldr	r3, [r3, #0]
 800e316:	785b      	ldrb	r3, [r3, #1]
 800e318:	2b00      	cmp	r3, #0
 800e31a:	f040 809d 	bne.w	800e458 <USB_EPStartXfer+0x1246>
 800e31e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e322:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e326:	681b      	ldr	r3, [r3, #0]
 800e328:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800e32c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e330:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e334:	681b      	ldr	r3, [r3, #0]
 800e336:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e33a:	b29b      	uxth	r3, r3
 800e33c:	461a      	mov	r2, r3
 800e33e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e342:	4413      	add	r3, r2
 800e344:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800e348:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e34c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e350:	681b      	ldr	r3, [r3, #0]
 800e352:	781b      	ldrb	r3, [r3, #0]
 800e354:	00da      	lsls	r2, r3, #3
 800e356:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800e35a:	4413      	add	r3, r2
 800e35c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e360:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800e364:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e368:	881b      	ldrh	r3, [r3, #0]
 800e36a:	b29b      	uxth	r3, r3
 800e36c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e370:	b29a      	uxth	r2, r3
 800e372:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e376:	801a      	strh	r2, [r3, #0]
 800e378:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e37c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e380:	681b      	ldr	r3, [r3, #0]
 800e382:	691b      	ldr	r3, [r3, #16]
 800e384:	2b00      	cmp	r3, #0
 800e386:	d10c      	bne.n	800e3a2 <USB_EPStartXfer+0x1190>
 800e388:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e38c:	881b      	ldrh	r3, [r3, #0]
 800e38e:	b29b      	uxth	r3, r3
 800e390:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e394:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e398:	b29a      	uxth	r2, r3
 800e39a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e39e:	801a      	strh	r2, [r3, #0]
 800e3a0:	e088      	b.n	800e4b4 <USB_EPStartXfer+0x12a2>
 800e3a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e3a6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e3aa:	681b      	ldr	r3, [r3, #0]
 800e3ac:	691b      	ldr	r3, [r3, #16]
 800e3ae:	2b3e      	cmp	r3, #62	@ 0x3e
 800e3b0:	d826      	bhi.n	800e400 <USB_EPStartXfer+0x11ee>
 800e3b2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e3b6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e3ba:	681b      	ldr	r3, [r3, #0]
 800e3bc:	691b      	ldr	r3, [r3, #16]
 800e3be:	085b      	lsrs	r3, r3, #1
 800e3c0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800e3c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e3c8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e3cc:	681b      	ldr	r3, [r3, #0]
 800e3ce:	691b      	ldr	r3, [r3, #16]
 800e3d0:	f003 0301 	and.w	r3, r3, #1
 800e3d4:	2b00      	cmp	r3, #0
 800e3d6:	d004      	beq.n	800e3e2 <USB_EPStartXfer+0x11d0>
 800e3d8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e3dc:	3301      	adds	r3, #1
 800e3de:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800e3e2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e3e6:	881b      	ldrh	r3, [r3, #0]
 800e3e8:	b29a      	uxth	r2, r3
 800e3ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e3ee:	b29b      	uxth	r3, r3
 800e3f0:	029b      	lsls	r3, r3, #10
 800e3f2:	b29b      	uxth	r3, r3
 800e3f4:	4313      	orrs	r3, r2
 800e3f6:	b29a      	uxth	r2, r3
 800e3f8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e3fc:	801a      	strh	r2, [r3, #0]
 800e3fe:	e059      	b.n	800e4b4 <USB_EPStartXfer+0x12a2>
 800e400:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e404:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e408:	681b      	ldr	r3, [r3, #0]
 800e40a:	691b      	ldr	r3, [r3, #16]
 800e40c:	095b      	lsrs	r3, r3, #5
 800e40e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800e412:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e416:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e41a:	681b      	ldr	r3, [r3, #0]
 800e41c:	691b      	ldr	r3, [r3, #16]
 800e41e:	f003 031f 	and.w	r3, r3, #31
 800e422:	2b00      	cmp	r3, #0
 800e424:	d104      	bne.n	800e430 <USB_EPStartXfer+0x121e>
 800e426:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e42a:	3b01      	subs	r3, #1
 800e42c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800e430:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e434:	881b      	ldrh	r3, [r3, #0]
 800e436:	b29a      	uxth	r2, r3
 800e438:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800e43c:	b29b      	uxth	r3, r3
 800e43e:	029b      	lsls	r3, r3, #10
 800e440:	b29b      	uxth	r3, r3
 800e442:	4313      	orrs	r3, r2
 800e444:	b29b      	uxth	r3, r3
 800e446:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e44a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e44e:	b29a      	uxth	r2, r3
 800e450:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800e454:	801a      	strh	r2, [r3, #0]
 800e456:	e02d      	b.n	800e4b4 <USB_EPStartXfer+0x12a2>
 800e458:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e45c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e460:	681b      	ldr	r3, [r3, #0]
 800e462:	785b      	ldrb	r3, [r3, #1]
 800e464:	2b01      	cmp	r3, #1
 800e466:	d125      	bne.n	800e4b4 <USB_EPStartXfer+0x12a2>
 800e468:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e46c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e470:	681b      	ldr	r3, [r3, #0]
 800e472:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e476:	b29b      	uxth	r3, r3
 800e478:	461a      	mov	r2, r3
 800e47a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e47e:	4413      	add	r3, r2
 800e480:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800e484:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e488:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e48c:	681b      	ldr	r3, [r3, #0]
 800e48e:	781b      	ldrb	r3, [r3, #0]
 800e490:	00da      	lsls	r2, r3, #3
 800e492:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800e496:	4413      	add	r3, r2
 800e498:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e49c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800e4a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e4a4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e4a8:	681b      	ldr	r3, [r3, #0]
 800e4aa:	691b      	ldr	r3, [r3, #16]
 800e4ac:	b29a      	uxth	r2, r3
 800e4ae:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800e4b2:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 800e4b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e4b8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e4bc:	681b      	ldr	r3, [r3, #0]
 800e4be:	69db      	ldr	r3, [r3, #28]
 800e4c0:	2b00      	cmp	r3, #0
 800e4c2:	f000 8218 	beq.w	800e8f6 <USB_EPStartXfer+0x16e4>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 800e4c6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e4ca:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e4ce:	681a      	ldr	r2, [r3, #0]
 800e4d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e4d4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e4d8:	681b      	ldr	r3, [r3, #0]
 800e4da:	781b      	ldrb	r3, [r3, #0]
 800e4dc:	009b      	lsls	r3, r3, #2
 800e4de:	4413      	add	r3, r2
 800e4e0:	881b      	ldrh	r3, [r3, #0]
 800e4e2:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800e4e6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800e4ea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800e4ee:	2b00      	cmp	r3, #0
 800e4f0:	d005      	beq.n	800e4fe <USB_EPStartXfer+0x12ec>
 800e4f2:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800e4f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e4fa:	2b00      	cmp	r3, #0
 800e4fc:	d10d      	bne.n	800e51a <USB_EPStartXfer+0x1308>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800e4fe:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800e502:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800e506:	2b00      	cmp	r3, #0
 800e508:	f040 81f5 	bne.w	800e8f6 <USB_EPStartXfer+0x16e4>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 800e50c:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800e510:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e514:	2b00      	cmp	r3, #0
 800e516:	f040 81ee 	bne.w	800e8f6 <USB_EPStartXfer+0x16e4>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 800e51a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e51e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e522:	681a      	ldr	r2, [r3, #0]
 800e524:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e528:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e52c:	681b      	ldr	r3, [r3, #0]
 800e52e:	781b      	ldrb	r3, [r3, #0]
 800e530:	009b      	lsls	r3, r3, #2
 800e532:	4413      	add	r3, r2
 800e534:	881b      	ldrh	r3, [r3, #0]
 800e536:	b29b      	uxth	r3, r3
 800e538:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e53c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e540:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800e544:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e548:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e54c:	681a      	ldr	r2, [r3, #0]
 800e54e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e552:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e556:	681b      	ldr	r3, [r3, #0]
 800e558:	781b      	ldrb	r3, [r3, #0]
 800e55a:	009b      	lsls	r3, r3, #2
 800e55c:	441a      	add	r2, r3
 800e55e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800e562:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e566:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e56a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e56e:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800e572:	b29b      	uxth	r3, r3
 800e574:	8013      	strh	r3, [r2, #0]
 800e576:	e1be      	b.n	800e8f6 <USB_EPStartXfer+0x16e4>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 800e578:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e57c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e580:	681b      	ldr	r3, [r3, #0]
 800e582:	78db      	ldrb	r3, [r3, #3]
 800e584:	2b01      	cmp	r3, #1
 800e586:	f040 81b4 	bne.w	800e8f2 <USB_EPStartXfer+0x16e0>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 800e58a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e58e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e592:	681b      	ldr	r3, [r3, #0]
 800e594:	699a      	ldr	r2, [r3, #24]
 800e596:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e59a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e59e:	681b      	ldr	r3, [r3, #0]
 800e5a0:	691b      	ldr	r3, [r3, #16]
 800e5a2:	429a      	cmp	r2, r3
 800e5a4:	d917      	bls.n	800e5d6 <USB_EPStartXfer+0x13c4>
        {
          len = ep->maxpacket;
 800e5a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e5aa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e5ae:	681b      	ldr	r3, [r3, #0]
 800e5b0:	691b      	ldr	r3, [r3, #16]
 800e5b2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 800e5b6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e5ba:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e5be:	681b      	ldr	r3, [r3, #0]
 800e5c0:	699a      	ldr	r2, [r3, #24]
 800e5c2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e5c6:	1ad2      	subs	r2, r2, r3
 800e5c8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e5cc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e5d0:	681b      	ldr	r3, [r3, #0]
 800e5d2:	619a      	str	r2, [r3, #24]
 800e5d4:	e00e      	b.n	800e5f4 <USB_EPStartXfer+0x13e2>
        }
        else
        {
          len = ep->xfer_len;
 800e5d6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e5da:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e5de:	681b      	ldr	r3, [r3, #0]
 800e5e0:	699b      	ldr	r3, [r3, #24]
 800e5e2:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 800e5e6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e5ea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e5ee:	681b      	ldr	r3, [r3, #0]
 800e5f0:	2200      	movs	r2, #0
 800e5f2:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800e5f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e5f8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e5fc:	681b      	ldr	r3, [r3, #0]
 800e5fe:	785b      	ldrb	r3, [r3, #1]
 800e600:	2b00      	cmp	r3, #0
 800e602:	f040 8085 	bne.w	800e710 <USB_EPStartXfer+0x14fe>
 800e606:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e60a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e60e:	681b      	ldr	r3, [r3, #0]
 800e610:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800e614:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e618:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e61c:	681b      	ldr	r3, [r3, #0]
 800e61e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e622:	b29b      	uxth	r3, r3
 800e624:	461a      	mov	r2, r3
 800e626:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800e62a:	4413      	add	r3, r2
 800e62c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800e630:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e634:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e638:	681b      	ldr	r3, [r3, #0]
 800e63a:	781b      	ldrb	r3, [r3, #0]
 800e63c:	00da      	lsls	r2, r3, #3
 800e63e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800e642:	4413      	add	r3, r2
 800e644:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e648:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800e64c:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800e650:	881b      	ldrh	r3, [r3, #0]
 800e652:	b29b      	uxth	r3, r3
 800e654:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e658:	b29a      	uxth	r2, r3
 800e65a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800e65e:	801a      	strh	r2, [r3, #0]
 800e660:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e664:	2b00      	cmp	r3, #0
 800e666:	d10c      	bne.n	800e682 <USB_EPStartXfer+0x1470>
 800e668:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800e66c:	881b      	ldrh	r3, [r3, #0]
 800e66e:	b29b      	uxth	r3, r3
 800e670:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e674:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e678:	b29a      	uxth	r2, r3
 800e67a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800e67e:	801a      	strh	r2, [r3, #0]
 800e680:	e077      	b.n	800e772 <USB_EPStartXfer+0x1560>
 800e682:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e686:	2b3e      	cmp	r3, #62	@ 0x3e
 800e688:	d81e      	bhi.n	800e6c8 <USB_EPStartXfer+0x14b6>
 800e68a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e68e:	085b      	lsrs	r3, r3, #1
 800e690:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800e694:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e698:	f003 0301 	and.w	r3, r3, #1
 800e69c:	2b00      	cmp	r3, #0
 800e69e:	d004      	beq.n	800e6aa <USB_EPStartXfer+0x1498>
 800e6a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e6a4:	3301      	adds	r3, #1
 800e6a6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800e6aa:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800e6ae:	881b      	ldrh	r3, [r3, #0]
 800e6b0:	b29a      	uxth	r2, r3
 800e6b2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e6b6:	b29b      	uxth	r3, r3
 800e6b8:	029b      	lsls	r3, r3, #10
 800e6ba:	b29b      	uxth	r3, r3
 800e6bc:	4313      	orrs	r3, r2
 800e6be:	b29a      	uxth	r2, r3
 800e6c0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800e6c4:	801a      	strh	r2, [r3, #0]
 800e6c6:	e054      	b.n	800e772 <USB_EPStartXfer+0x1560>
 800e6c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e6cc:	095b      	lsrs	r3, r3, #5
 800e6ce:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800e6d2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e6d6:	f003 031f 	and.w	r3, r3, #31
 800e6da:	2b00      	cmp	r3, #0
 800e6dc:	d104      	bne.n	800e6e8 <USB_EPStartXfer+0x14d6>
 800e6de:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e6e2:	3b01      	subs	r3, #1
 800e6e4:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800e6e8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800e6ec:	881b      	ldrh	r3, [r3, #0]
 800e6ee:	b29a      	uxth	r2, r3
 800e6f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800e6f4:	b29b      	uxth	r3, r3
 800e6f6:	029b      	lsls	r3, r3, #10
 800e6f8:	b29b      	uxth	r3, r3
 800e6fa:	4313      	orrs	r3, r2
 800e6fc:	b29b      	uxth	r3, r3
 800e6fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e702:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e706:	b29a      	uxth	r2, r3
 800e708:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800e70c:	801a      	strh	r2, [r3, #0]
 800e70e:	e030      	b.n	800e772 <USB_EPStartXfer+0x1560>
 800e710:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e714:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e718:	681b      	ldr	r3, [r3, #0]
 800e71a:	785b      	ldrb	r3, [r3, #1]
 800e71c:	2b01      	cmp	r3, #1
 800e71e:	d128      	bne.n	800e772 <USB_EPStartXfer+0x1560>
 800e720:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e724:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e728:	681b      	ldr	r3, [r3, #0]
 800e72a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800e72e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e732:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e736:	681b      	ldr	r3, [r3, #0]
 800e738:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e73c:	b29b      	uxth	r3, r3
 800e73e:	461a      	mov	r2, r3
 800e740:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800e744:	4413      	add	r3, r2
 800e746:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800e74a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e74e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e752:	681b      	ldr	r3, [r3, #0]
 800e754:	781b      	ldrb	r3, [r3, #0]
 800e756:	00da      	lsls	r2, r3, #3
 800e758:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800e75c:	4413      	add	r3, r2
 800e75e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800e762:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800e766:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e76a:	b29a      	uxth	r2, r3
 800e76c:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 800e770:	801a      	strh	r2, [r3, #0]
 800e772:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e776:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e77a:	681b      	ldr	r3, [r3, #0]
 800e77c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800e780:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e784:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e788:	681b      	ldr	r3, [r3, #0]
 800e78a:	785b      	ldrb	r3, [r3, #1]
 800e78c:	2b00      	cmp	r3, #0
 800e78e:	f040 8085 	bne.w	800e89c <USB_EPStartXfer+0x168a>
 800e792:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e796:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e79a:	681b      	ldr	r3, [r3, #0]
 800e79c:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800e7a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e7a4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e7a8:	681b      	ldr	r3, [r3, #0]
 800e7aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e7ae:	b29b      	uxth	r3, r3
 800e7b0:	461a      	mov	r2, r3
 800e7b2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800e7b6:	4413      	add	r3, r2
 800e7b8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 800e7bc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e7c0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e7c4:	681b      	ldr	r3, [r3, #0]
 800e7c6:	781b      	ldrb	r3, [r3, #0]
 800e7c8:	00da      	lsls	r2, r3, #3
 800e7ca:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800e7ce:	4413      	add	r3, r2
 800e7d0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e7d4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800e7d8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800e7dc:	881b      	ldrh	r3, [r3, #0]
 800e7de:	b29b      	uxth	r3, r3
 800e7e0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800e7e4:	b29a      	uxth	r2, r3
 800e7e6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800e7ea:	801a      	strh	r2, [r3, #0]
 800e7ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e7f0:	2b00      	cmp	r3, #0
 800e7f2:	d10c      	bne.n	800e80e <USB_EPStartXfer+0x15fc>
 800e7f4:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800e7f8:	881b      	ldrh	r3, [r3, #0]
 800e7fa:	b29b      	uxth	r3, r3
 800e7fc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e800:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e804:	b29a      	uxth	r2, r3
 800e806:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800e80a:	801a      	strh	r2, [r3, #0]
 800e80c:	e073      	b.n	800e8f6 <USB_EPStartXfer+0x16e4>
 800e80e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e812:	2b3e      	cmp	r3, #62	@ 0x3e
 800e814:	d81e      	bhi.n	800e854 <USB_EPStartXfer+0x1642>
 800e816:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e81a:	085b      	lsrs	r3, r3, #1
 800e81c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800e820:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e824:	f003 0301 	and.w	r3, r3, #1
 800e828:	2b00      	cmp	r3, #0
 800e82a:	d004      	beq.n	800e836 <USB_EPStartXfer+0x1624>
 800e82c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800e830:	3301      	adds	r3, #1
 800e832:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800e836:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800e83a:	881b      	ldrh	r3, [r3, #0]
 800e83c:	b29a      	uxth	r2, r3
 800e83e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800e842:	b29b      	uxth	r3, r3
 800e844:	029b      	lsls	r3, r3, #10
 800e846:	b29b      	uxth	r3, r3
 800e848:	4313      	orrs	r3, r2
 800e84a:	b29a      	uxth	r2, r3
 800e84c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800e850:	801a      	strh	r2, [r3, #0]
 800e852:	e050      	b.n	800e8f6 <USB_EPStartXfer+0x16e4>
 800e854:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e858:	095b      	lsrs	r3, r3, #5
 800e85a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800e85e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e862:	f003 031f 	and.w	r3, r3, #31
 800e866:	2b00      	cmp	r3, #0
 800e868:	d104      	bne.n	800e874 <USB_EPStartXfer+0x1662>
 800e86a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800e86e:	3b01      	subs	r3, #1
 800e870:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800e874:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800e878:	881b      	ldrh	r3, [r3, #0]
 800e87a:	b29a      	uxth	r2, r3
 800e87c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800e880:	b29b      	uxth	r3, r3
 800e882:	029b      	lsls	r3, r3, #10
 800e884:	b29b      	uxth	r3, r3
 800e886:	4313      	orrs	r3, r2
 800e888:	b29b      	uxth	r3, r3
 800e88a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800e88e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800e892:	b29a      	uxth	r2, r3
 800e894:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800e898:	801a      	strh	r2, [r3, #0]
 800e89a:	e02c      	b.n	800e8f6 <USB_EPStartXfer+0x16e4>
 800e89c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e8a0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e8a4:	681b      	ldr	r3, [r3, #0]
 800e8a6:	785b      	ldrb	r3, [r3, #1]
 800e8a8:	2b01      	cmp	r3, #1
 800e8aa:	d124      	bne.n	800e8f6 <USB_EPStartXfer+0x16e4>
 800e8ac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e8b0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e8b4:	681b      	ldr	r3, [r3, #0]
 800e8b6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e8ba:	b29b      	uxth	r3, r3
 800e8bc:	461a      	mov	r2, r3
 800e8be:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800e8c2:	4413      	add	r3, r2
 800e8c4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800e8c8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e8cc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e8d0:	681b      	ldr	r3, [r3, #0]
 800e8d2:	781b      	ldrb	r3, [r3, #0]
 800e8d4:	00da      	lsls	r2, r3, #3
 800e8d6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800e8da:	4413      	add	r3, r2
 800e8dc:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800e8e0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800e8e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800e8e8:	b29a      	uxth	r2, r3
 800e8ea:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800e8ee:	801a      	strh	r2, [r3, #0]
 800e8f0:	e001      	b.n	800e8f6 <USB_EPStartXfer+0x16e4>
      }
      else
      {
        return HAL_ERROR;
 800e8f2:	2301      	movs	r3, #1
 800e8f4:	e03a      	b.n	800e96c <USB_EPStartXfer+0x175a>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800e8f6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e8fa:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e8fe:	681a      	ldr	r2, [r3, #0]
 800e900:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e904:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e908:	681b      	ldr	r3, [r3, #0]
 800e90a:	781b      	ldrb	r3, [r3, #0]
 800e90c:	009b      	lsls	r3, r3, #2
 800e90e:	4413      	add	r3, r2
 800e910:	881b      	ldrh	r3, [r3, #0]
 800e912:	b29b      	uxth	r3, r3
 800e914:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e918:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e91c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800e920:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e924:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e928:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800e92c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e930:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800e934:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 800e938:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e93c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800e940:	681a      	ldr	r2, [r3, #0]
 800e942:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800e946:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800e94a:	681b      	ldr	r3, [r3, #0]
 800e94c:	781b      	ldrb	r3, [r3, #0]
 800e94e:	009b      	lsls	r3, r3, #2
 800e950:	441a      	add	r2, r3
 800e952:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800e956:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e95a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e95e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e962:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e966:	b29b      	uxth	r3, r3
 800e968:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800e96a:	2300      	movs	r3, #0
}
 800e96c:	4618      	mov	r0, r3
 800e96e:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800e972:	46bd      	mov	sp, r7
 800e974:	bd80      	pop	{r7, pc}

0800e976 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800e976:	b480      	push	{r7}
 800e978:	b085      	sub	sp, #20
 800e97a:	af00      	add	r7, sp, #0
 800e97c:	6078      	str	r0, [r7, #4]
 800e97e:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 800e980:	683b      	ldr	r3, [r7, #0]
 800e982:	785b      	ldrb	r3, [r3, #1]
 800e984:	2b00      	cmp	r3, #0
 800e986:	d020      	beq.n	800e9ca <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800e988:	687a      	ldr	r2, [r7, #4]
 800e98a:	683b      	ldr	r3, [r7, #0]
 800e98c:	781b      	ldrb	r3, [r3, #0]
 800e98e:	009b      	lsls	r3, r3, #2
 800e990:	4413      	add	r3, r2
 800e992:	881b      	ldrh	r3, [r3, #0]
 800e994:	b29b      	uxth	r3, r3
 800e996:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e99a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e99e:	81bb      	strh	r3, [r7, #12]
 800e9a0:	89bb      	ldrh	r3, [r7, #12]
 800e9a2:	f083 0310 	eor.w	r3, r3, #16
 800e9a6:	81bb      	strh	r3, [r7, #12]
 800e9a8:	687a      	ldr	r2, [r7, #4]
 800e9aa:	683b      	ldr	r3, [r7, #0]
 800e9ac:	781b      	ldrb	r3, [r3, #0]
 800e9ae:	009b      	lsls	r3, r3, #2
 800e9b0:	441a      	add	r2, r3
 800e9b2:	89bb      	ldrh	r3, [r7, #12]
 800e9b4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e9b8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e9bc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e9c0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e9c4:	b29b      	uxth	r3, r3
 800e9c6:	8013      	strh	r3, [r2, #0]
 800e9c8:	e01f      	b.n	800ea0a <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800e9ca:	687a      	ldr	r2, [r7, #4]
 800e9cc:	683b      	ldr	r3, [r7, #0]
 800e9ce:	781b      	ldrb	r3, [r3, #0]
 800e9d0:	009b      	lsls	r3, r3, #2
 800e9d2:	4413      	add	r3, r2
 800e9d4:	881b      	ldrh	r3, [r3, #0]
 800e9d6:	b29b      	uxth	r3, r3
 800e9d8:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800e9dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e9e0:	81fb      	strh	r3, [r7, #14]
 800e9e2:	89fb      	ldrh	r3, [r7, #14]
 800e9e4:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800e9e8:	81fb      	strh	r3, [r7, #14]
 800e9ea:	687a      	ldr	r2, [r7, #4]
 800e9ec:	683b      	ldr	r3, [r7, #0]
 800e9ee:	781b      	ldrb	r3, [r3, #0]
 800e9f0:	009b      	lsls	r3, r3, #2
 800e9f2:	441a      	add	r2, r3
 800e9f4:	89fb      	ldrh	r3, [r7, #14]
 800e9f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e9fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e9fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ea02:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ea06:	b29b      	uxth	r3, r3
 800ea08:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800ea0a:	2300      	movs	r3, #0
}
 800ea0c:	4618      	mov	r0, r3
 800ea0e:	3714      	adds	r7, #20
 800ea10:	46bd      	mov	sp, r7
 800ea12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea16:	4770      	bx	lr

0800ea18 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800ea18:	b480      	push	{r7}
 800ea1a:	b087      	sub	sp, #28
 800ea1c:	af00      	add	r7, sp, #0
 800ea1e:	6078      	str	r0, [r7, #4]
 800ea20:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800ea22:	683b      	ldr	r3, [r7, #0]
 800ea24:	7b1b      	ldrb	r3, [r3, #12]
 800ea26:	2b00      	cmp	r3, #0
 800ea28:	f040 809d 	bne.w	800eb66 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 800ea2c:	683b      	ldr	r3, [r7, #0]
 800ea2e:	785b      	ldrb	r3, [r3, #1]
 800ea30:	2b00      	cmp	r3, #0
 800ea32:	d04c      	beq.n	800eace <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800ea34:	687a      	ldr	r2, [r7, #4]
 800ea36:	683b      	ldr	r3, [r7, #0]
 800ea38:	781b      	ldrb	r3, [r3, #0]
 800ea3a:	009b      	lsls	r3, r3, #2
 800ea3c:	4413      	add	r3, r2
 800ea3e:	881b      	ldrh	r3, [r3, #0]
 800ea40:	823b      	strh	r3, [r7, #16]
 800ea42:	8a3b      	ldrh	r3, [r7, #16]
 800ea44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ea48:	2b00      	cmp	r3, #0
 800ea4a:	d01b      	beq.n	800ea84 <USB_EPClearStall+0x6c>
 800ea4c:	687a      	ldr	r2, [r7, #4]
 800ea4e:	683b      	ldr	r3, [r7, #0]
 800ea50:	781b      	ldrb	r3, [r3, #0]
 800ea52:	009b      	lsls	r3, r3, #2
 800ea54:	4413      	add	r3, r2
 800ea56:	881b      	ldrh	r3, [r3, #0]
 800ea58:	b29b      	uxth	r3, r3
 800ea5a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ea5e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ea62:	81fb      	strh	r3, [r7, #14]
 800ea64:	687a      	ldr	r2, [r7, #4]
 800ea66:	683b      	ldr	r3, [r7, #0]
 800ea68:	781b      	ldrb	r3, [r3, #0]
 800ea6a:	009b      	lsls	r3, r3, #2
 800ea6c:	441a      	add	r2, r3
 800ea6e:	89fb      	ldrh	r3, [r7, #14]
 800ea70:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ea74:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ea78:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ea7c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ea80:	b29b      	uxth	r3, r3
 800ea82:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800ea84:	683b      	ldr	r3, [r7, #0]
 800ea86:	78db      	ldrb	r3, [r3, #3]
 800ea88:	2b01      	cmp	r3, #1
 800ea8a:	d06c      	beq.n	800eb66 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800ea8c:	687a      	ldr	r2, [r7, #4]
 800ea8e:	683b      	ldr	r3, [r7, #0]
 800ea90:	781b      	ldrb	r3, [r3, #0]
 800ea92:	009b      	lsls	r3, r3, #2
 800ea94:	4413      	add	r3, r2
 800ea96:	881b      	ldrh	r3, [r3, #0]
 800ea98:	b29b      	uxth	r3, r3
 800ea9a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ea9e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800eaa2:	81bb      	strh	r3, [r7, #12]
 800eaa4:	89bb      	ldrh	r3, [r7, #12]
 800eaa6:	f083 0320 	eor.w	r3, r3, #32
 800eaaa:	81bb      	strh	r3, [r7, #12]
 800eaac:	687a      	ldr	r2, [r7, #4]
 800eaae:	683b      	ldr	r3, [r7, #0]
 800eab0:	781b      	ldrb	r3, [r3, #0]
 800eab2:	009b      	lsls	r3, r3, #2
 800eab4:	441a      	add	r2, r3
 800eab6:	89bb      	ldrh	r3, [r7, #12]
 800eab8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800eabc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800eac0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800eac4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eac8:	b29b      	uxth	r3, r3
 800eaca:	8013      	strh	r3, [r2, #0]
 800eacc:	e04b      	b.n	800eb66 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800eace:	687a      	ldr	r2, [r7, #4]
 800ead0:	683b      	ldr	r3, [r7, #0]
 800ead2:	781b      	ldrb	r3, [r3, #0]
 800ead4:	009b      	lsls	r3, r3, #2
 800ead6:	4413      	add	r3, r2
 800ead8:	881b      	ldrh	r3, [r3, #0]
 800eada:	82fb      	strh	r3, [r7, #22]
 800eadc:	8afb      	ldrh	r3, [r7, #22]
 800eade:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800eae2:	2b00      	cmp	r3, #0
 800eae4:	d01b      	beq.n	800eb1e <USB_EPClearStall+0x106>
 800eae6:	687a      	ldr	r2, [r7, #4]
 800eae8:	683b      	ldr	r3, [r7, #0]
 800eaea:	781b      	ldrb	r3, [r3, #0]
 800eaec:	009b      	lsls	r3, r3, #2
 800eaee:	4413      	add	r3, r2
 800eaf0:	881b      	ldrh	r3, [r3, #0]
 800eaf2:	b29b      	uxth	r3, r3
 800eaf4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800eaf8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800eafc:	82bb      	strh	r3, [r7, #20]
 800eafe:	687a      	ldr	r2, [r7, #4]
 800eb00:	683b      	ldr	r3, [r7, #0]
 800eb02:	781b      	ldrb	r3, [r3, #0]
 800eb04:	009b      	lsls	r3, r3, #2
 800eb06:	441a      	add	r2, r3
 800eb08:	8abb      	ldrh	r3, [r7, #20]
 800eb0a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800eb0e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800eb12:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800eb16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eb1a:	b29b      	uxth	r3, r3
 800eb1c:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800eb1e:	687a      	ldr	r2, [r7, #4]
 800eb20:	683b      	ldr	r3, [r7, #0]
 800eb22:	781b      	ldrb	r3, [r3, #0]
 800eb24:	009b      	lsls	r3, r3, #2
 800eb26:	4413      	add	r3, r2
 800eb28:	881b      	ldrh	r3, [r3, #0]
 800eb2a:	b29b      	uxth	r3, r3
 800eb2c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800eb30:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800eb34:	827b      	strh	r3, [r7, #18]
 800eb36:	8a7b      	ldrh	r3, [r7, #18]
 800eb38:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800eb3c:	827b      	strh	r3, [r7, #18]
 800eb3e:	8a7b      	ldrh	r3, [r7, #18]
 800eb40:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800eb44:	827b      	strh	r3, [r7, #18]
 800eb46:	687a      	ldr	r2, [r7, #4]
 800eb48:	683b      	ldr	r3, [r7, #0]
 800eb4a:	781b      	ldrb	r3, [r3, #0]
 800eb4c:	009b      	lsls	r3, r3, #2
 800eb4e:	441a      	add	r2, r3
 800eb50:	8a7b      	ldrh	r3, [r7, #18]
 800eb52:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800eb56:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800eb5a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800eb5e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800eb62:	b29b      	uxth	r3, r3
 800eb64:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800eb66:	2300      	movs	r3, #0
}
 800eb68:	4618      	mov	r0, r3
 800eb6a:	371c      	adds	r7, #28
 800eb6c:	46bd      	mov	sp, r7
 800eb6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb72:	4770      	bx	lr

0800eb74 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800eb74:	b480      	push	{r7}
 800eb76:	b083      	sub	sp, #12
 800eb78:	af00      	add	r7, sp, #0
 800eb7a:	6078      	str	r0, [r7, #4]
 800eb7c:	460b      	mov	r3, r1
 800eb7e:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 800eb80:	78fb      	ldrb	r3, [r7, #3]
 800eb82:	2b00      	cmp	r3, #0
 800eb84:	d103      	bne.n	800eb8e <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800eb86:	687b      	ldr	r3, [r7, #4]
 800eb88:	2280      	movs	r2, #128	@ 0x80
 800eb8a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 800eb8e:	2300      	movs	r3, #0
}
 800eb90:	4618      	mov	r0, r3
 800eb92:	370c      	adds	r7, #12
 800eb94:	46bd      	mov	sp, r7
 800eb96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800eb9a:	4770      	bx	lr

0800eb9c <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 800eb9c:	b480      	push	{r7}
 800eb9e:	b083      	sub	sp, #12
 800eba0:	af00      	add	r7, sp, #0
 800eba2:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800ebaa:	b29b      	uxth	r3, r3
 800ebac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ebb0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ebb4:	b29a      	uxth	r2, r3
 800ebb6:	687b      	ldr	r3, [r7, #4]
 800ebb8:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 800ebbc:	2300      	movs	r3, #0
}
 800ebbe:	4618      	mov	r0, r3
 800ebc0:	370c      	adds	r7, #12
 800ebc2:	46bd      	mov	sp, r7
 800ebc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebc8:	4770      	bx	lr

0800ebca <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 800ebca:	b480      	push	{r7}
 800ebcc:	b085      	sub	sp, #20
 800ebce:	af00      	add	r7, sp, #0
 800ebd0:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 800ebd2:	687b      	ldr	r3, [r7, #4]
 800ebd4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800ebd8:	b29b      	uxth	r3, r3
 800ebda:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800ebdc:	68fb      	ldr	r3, [r7, #12]
}
 800ebde:	4618      	mov	r0, r3
 800ebe0:	3714      	adds	r7, #20
 800ebe2:	46bd      	mov	sp, r7
 800ebe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ebe8:	4770      	bx	lr

0800ebea <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800ebea:	b480      	push	{r7}
 800ebec:	b08b      	sub	sp, #44	@ 0x2c
 800ebee:	af00      	add	r7, sp, #0
 800ebf0:	60f8      	str	r0, [r7, #12]
 800ebf2:	60b9      	str	r1, [r7, #8]
 800ebf4:	4611      	mov	r1, r2
 800ebf6:	461a      	mov	r2, r3
 800ebf8:	460b      	mov	r3, r1
 800ebfa:	80fb      	strh	r3, [r7, #6]
 800ebfc:	4613      	mov	r3, r2
 800ebfe:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 800ec00:	88bb      	ldrh	r3, [r7, #4]
 800ec02:	3301      	adds	r3, #1
 800ec04:	085b      	lsrs	r3, r3, #1
 800ec06:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800ec08:	68fb      	ldr	r3, [r7, #12]
 800ec0a:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800ec0c:	68bb      	ldr	r3, [r7, #8]
 800ec0e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800ec10:	88fa      	ldrh	r2, [r7, #6]
 800ec12:	697b      	ldr	r3, [r7, #20]
 800ec14:	4413      	add	r3, r2
 800ec16:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ec1a:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800ec1c:	69bb      	ldr	r3, [r7, #24]
 800ec1e:	627b      	str	r3, [r7, #36]	@ 0x24
 800ec20:	e01b      	b.n	800ec5a <USB_WritePMA+0x70>
  {
    WrVal = pBuf[0];
 800ec22:	69fb      	ldr	r3, [r7, #28]
 800ec24:	781b      	ldrb	r3, [r3, #0]
 800ec26:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 800ec28:	69fb      	ldr	r3, [r7, #28]
 800ec2a:	3301      	adds	r3, #1
 800ec2c:	781b      	ldrb	r3, [r3, #0]
 800ec2e:	021b      	lsls	r3, r3, #8
 800ec30:	b21a      	sxth	r2, r3
 800ec32:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800ec36:	4313      	orrs	r3, r2
 800ec38:	b21b      	sxth	r3, r3
 800ec3a:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 800ec3c:	6a3b      	ldr	r3, [r7, #32]
 800ec3e:	8a7a      	ldrh	r2, [r7, #18]
 800ec40:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 800ec42:	6a3b      	ldr	r3, [r7, #32]
 800ec44:	3302      	adds	r3, #2
 800ec46:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 800ec48:	69fb      	ldr	r3, [r7, #28]
 800ec4a:	3301      	adds	r3, #1
 800ec4c:	61fb      	str	r3, [r7, #28]
    pBuf++;
 800ec4e:	69fb      	ldr	r3, [r7, #28]
 800ec50:	3301      	adds	r3, #1
 800ec52:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800ec54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec56:	3b01      	subs	r3, #1
 800ec58:	627b      	str	r3, [r7, #36]	@ 0x24
 800ec5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ec5c:	2b00      	cmp	r3, #0
 800ec5e:	d1e0      	bne.n	800ec22 <USB_WritePMA+0x38>
  }
}
 800ec60:	bf00      	nop
 800ec62:	bf00      	nop
 800ec64:	372c      	adds	r7, #44	@ 0x2c
 800ec66:	46bd      	mov	sp, r7
 800ec68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ec6c:	4770      	bx	lr

0800ec6e <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 800ec6e:	b480      	push	{r7}
 800ec70:	b08b      	sub	sp, #44	@ 0x2c
 800ec72:	af00      	add	r7, sp, #0
 800ec74:	60f8      	str	r0, [r7, #12]
 800ec76:	60b9      	str	r1, [r7, #8]
 800ec78:	4611      	mov	r1, r2
 800ec7a:	461a      	mov	r2, r3
 800ec7c:	460b      	mov	r3, r1
 800ec7e:	80fb      	strh	r3, [r7, #6]
 800ec80:	4613      	mov	r3, r2
 800ec82:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 800ec84:	88bb      	ldrh	r3, [r7, #4]
 800ec86:	085b      	lsrs	r3, r3, #1
 800ec88:	b29b      	uxth	r3, r3
 800ec8a:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 800ec8c:	68fb      	ldr	r3, [r7, #12]
 800ec8e:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800ec90:	68bb      	ldr	r3, [r7, #8]
 800ec92:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 800ec94:	88fa      	ldrh	r2, [r7, #6]
 800ec96:	697b      	ldr	r3, [r7, #20]
 800ec98:	4413      	add	r3, r2
 800ec9a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ec9e:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 800eca0:	69bb      	ldr	r3, [r7, #24]
 800eca2:	627b      	str	r3, [r7, #36]	@ 0x24
 800eca4:	e018      	b.n	800ecd8 <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 800eca6:	6a3b      	ldr	r3, [r7, #32]
 800eca8:	881b      	ldrh	r3, [r3, #0]
 800ecaa:	b29b      	uxth	r3, r3
 800ecac:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800ecae:	6a3b      	ldr	r3, [r7, #32]
 800ecb0:	3302      	adds	r3, #2
 800ecb2:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800ecb4:	693b      	ldr	r3, [r7, #16]
 800ecb6:	b2da      	uxtb	r2, r3
 800ecb8:	69fb      	ldr	r3, [r7, #28]
 800ecba:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800ecbc:	69fb      	ldr	r3, [r7, #28]
 800ecbe:	3301      	adds	r3, #1
 800ecc0:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 800ecc2:	693b      	ldr	r3, [r7, #16]
 800ecc4:	0a1b      	lsrs	r3, r3, #8
 800ecc6:	b2da      	uxtb	r2, r3
 800ecc8:	69fb      	ldr	r3, [r7, #28]
 800ecca:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800eccc:	69fb      	ldr	r3, [r7, #28]
 800ecce:	3301      	adds	r3, #1
 800ecd0:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 800ecd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ecd4:	3b01      	subs	r3, #1
 800ecd6:	627b      	str	r3, [r7, #36]	@ 0x24
 800ecd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ecda:	2b00      	cmp	r3, #0
 800ecdc:	d1e3      	bne.n	800eca6 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 800ecde:	88bb      	ldrh	r3, [r7, #4]
 800ece0:	f003 0301 	and.w	r3, r3, #1
 800ece4:	b29b      	uxth	r3, r3
 800ece6:	2b00      	cmp	r3, #0
 800ece8:	d007      	beq.n	800ecfa <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 800ecea:	6a3b      	ldr	r3, [r7, #32]
 800ecec:	881b      	ldrh	r3, [r3, #0]
 800ecee:	b29b      	uxth	r3, r3
 800ecf0:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 800ecf2:	693b      	ldr	r3, [r7, #16]
 800ecf4:	b2da      	uxtb	r2, r3
 800ecf6:	69fb      	ldr	r3, [r7, #28]
 800ecf8:	701a      	strb	r2, [r3, #0]
  }
}
 800ecfa:	bf00      	nop
 800ecfc:	372c      	adds	r7, #44	@ 0x2c
 800ecfe:	46bd      	mov	sp, r7
 800ed00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed04:	4770      	bx	lr

0800ed06 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ed06:	b580      	push	{r7, lr}
 800ed08:	b084      	sub	sp, #16
 800ed0a:	af00      	add	r7, sp, #0
 800ed0c:	6078      	str	r0, [r7, #4]
 800ed0e:	460b      	mov	r3, r1
 800ed10:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800ed12:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800ed16:	f002 f90f 	bl	8010f38 <USBD_static_malloc>
 800ed1a:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800ed1c:	68fb      	ldr	r3, [r7, #12]
 800ed1e:	2b00      	cmp	r3, #0
 800ed20:	d105      	bne.n	800ed2e <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 800ed22:	687b      	ldr	r3, [r7, #4]
 800ed24:	2200      	movs	r2, #0
 800ed26:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    return (uint8_t)USBD_EMEM;
 800ed2a:	2302      	movs	r3, #2
 800ed2c:	e066      	b.n	800edfc <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 800ed2e:	687b      	ldr	r3, [r7, #4]
 800ed30:	68fa      	ldr	r2, [r7, #12]
 800ed32:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ed36:	687b      	ldr	r3, [r7, #4]
 800ed38:	7c1b      	ldrb	r3, [r3, #16]
 800ed3a:	2b00      	cmp	r3, #0
 800ed3c:	d119      	bne.n	800ed72 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800ed3e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ed42:	2202      	movs	r2, #2
 800ed44:	2181      	movs	r1, #129	@ 0x81
 800ed46:	6878      	ldr	r0, [r7, #4]
 800ed48:	f001 ff9d 	bl	8010c86 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800ed4c:	687b      	ldr	r3, [r7, #4]
 800ed4e:	2201      	movs	r2, #1
 800ed50:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800ed52:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ed56:	2202      	movs	r2, #2
 800ed58:	2101      	movs	r1, #1
 800ed5a:	6878      	ldr	r0, [r7, #4]
 800ed5c:	f001 ff93 	bl	8010c86 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800ed60:	687b      	ldr	r3, [r7, #4]
 800ed62:	2201      	movs	r2, #1
 800ed64:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800ed68:	687b      	ldr	r3, [r7, #4]
 800ed6a:	2210      	movs	r2, #16
 800ed6c:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
 800ed70:	e016      	b.n	800eda0 <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800ed72:	2340      	movs	r3, #64	@ 0x40
 800ed74:	2202      	movs	r2, #2
 800ed76:	2181      	movs	r1, #129	@ 0x81
 800ed78:	6878      	ldr	r0, [r7, #4]
 800ed7a:	f001 ff84 	bl	8010c86 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800ed7e:	687b      	ldr	r3, [r7, #4]
 800ed80:	2201      	movs	r2, #1
 800ed82:	871a      	strh	r2, [r3, #56]	@ 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800ed84:	2340      	movs	r3, #64	@ 0x40
 800ed86:	2202      	movs	r2, #2
 800ed88:	2101      	movs	r1, #1
 800ed8a:	6878      	ldr	r0, [r7, #4]
 800ed8c:	f001 ff7b 	bl	8010c86 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800ed90:	687b      	ldr	r3, [r7, #4]
 800ed92:	2201      	movs	r2, #1
 800ed94:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800ed98:	687b      	ldr	r3, [r7, #4]
 800ed9a:	2210      	movs	r2, #16
 800ed9c:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800eda0:	2308      	movs	r3, #8
 800eda2:	2203      	movs	r2, #3
 800eda4:	2182      	movs	r1, #130	@ 0x82
 800eda6:	6878      	ldr	r0, [r7, #4]
 800eda8:	f001 ff6d 	bl	8010c86 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800edac:	687b      	ldr	r3, [r7, #4]
 800edae:	2201      	movs	r2, #1
 800edb0:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800edb4:	687b      	ldr	r3, [r7, #4]
 800edb6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800edba:	681b      	ldr	r3, [r3, #0]
 800edbc:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800edbe:	68fb      	ldr	r3, [r7, #12]
 800edc0:	2200      	movs	r2, #0
 800edc2:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800edc6:	68fb      	ldr	r3, [r7, #12]
 800edc8:	2200      	movs	r2, #0
 800edca:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800edce:	687b      	ldr	r3, [r7, #4]
 800edd0:	7c1b      	ldrb	r3, [r3, #16]
 800edd2:	2b00      	cmp	r3, #0
 800edd4:	d109      	bne.n	800edea <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800edd6:	68fb      	ldr	r3, [r7, #12]
 800edd8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800eddc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800ede0:	2101      	movs	r1, #1
 800ede2:	6878      	ldr	r0, [r7, #4]
 800ede4:	f002 f83e 	bl	8010e64 <USBD_LL_PrepareReceive>
 800ede8:	e007      	b.n	800edfa <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800edea:	68fb      	ldr	r3, [r7, #12]
 800edec:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800edf0:	2340      	movs	r3, #64	@ 0x40
 800edf2:	2101      	movs	r1, #1
 800edf4:	6878      	ldr	r0, [r7, #4]
 800edf6:	f002 f835 	bl	8010e64 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800edfa:	2300      	movs	r3, #0
}
 800edfc:	4618      	mov	r0, r3
 800edfe:	3710      	adds	r7, #16
 800ee00:	46bd      	mov	sp, r7
 800ee02:	bd80      	pop	{r7, pc}

0800ee04 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ee04:	b580      	push	{r7, lr}
 800ee06:	b082      	sub	sp, #8
 800ee08:	af00      	add	r7, sp, #0
 800ee0a:	6078      	str	r0, [r7, #4]
 800ee0c:	460b      	mov	r3, r1
 800ee0e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800ee10:	2181      	movs	r1, #129	@ 0x81
 800ee12:	6878      	ldr	r0, [r7, #4]
 800ee14:	f001 ff5d 	bl	8010cd2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800ee18:	687b      	ldr	r3, [r7, #4]
 800ee1a:	2200      	movs	r2, #0
 800ee1c:	871a      	strh	r2, [r3, #56]	@ 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800ee1e:	2101      	movs	r1, #1
 800ee20:	6878      	ldr	r0, [r7, #4]
 800ee22:	f001 ff56 	bl	8010cd2 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800ee26:	687b      	ldr	r3, [r7, #4]
 800ee28:	2200      	movs	r2, #0
 800ee2a:	f8a3 2178 	strh.w	r2, [r3, #376]	@ 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800ee2e:	2182      	movs	r1, #130	@ 0x82
 800ee30:	6878      	ldr	r0, [r7, #4]
 800ee32:	f001 ff4e 	bl	8010cd2 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800ee36:	687b      	ldr	r3, [r7, #4]
 800ee38:	2200      	movs	r2, #0
 800ee3a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800ee3e:	687b      	ldr	r3, [r7, #4]
 800ee40:	2200      	movs	r2, #0
 800ee42:	f8a3 204e 	strh.w	r2, [r3, #78]	@ 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 800ee46:	687b      	ldr	r3, [r7, #4]
 800ee48:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ee4c:	2b00      	cmp	r3, #0
 800ee4e:	d00e      	beq.n	800ee6e <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800ee50:	687b      	ldr	r3, [r7, #4]
 800ee52:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ee56:	685b      	ldr	r3, [r3, #4]
 800ee58:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800ee5a:	687b      	ldr	r3, [r7, #4]
 800ee5c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ee60:	4618      	mov	r0, r3
 800ee62:	f002 f877 	bl	8010f54 <USBD_static_free>
    pdev->pClassData = NULL;
 800ee66:	687b      	ldr	r3, [r7, #4]
 800ee68:	2200      	movs	r2, #0
 800ee6a:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800ee6e:	2300      	movs	r3, #0
}
 800ee70:	4618      	mov	r0, r3
 800ee72:	3708      	adds	r7, #8
 800ee74:	46bd      	mov	sp, r7
 800ee76:	bd80      	pop	{r7, pc}

0800ee78 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800ee78:	b580      	push	{r7, lr}
 800ee7a:	b086      	sub	sp, #24
 800ee7c:	af00      	add	r7, sp, #0
 800ee7e:	6078      	str	r0, [r7, #4]
 800ee80:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800ee82:	687b      	ldr	r3, [r7, #4]
 800ee84:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800ee88:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800ee8a:	2300      	movs	r3, #0
 800ee8c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800ee8e:	2300      	movs	r3, #0
 800ee90:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800ee92:	2300      	movs	r3, #0
 800ee94:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800ee96:	693b      	ldr	r3, [r7, #16]
 800ee98:	2b00      	cmp	r3, #0
 800ee9a:	d101      	bne.n	800eea0 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 800ee9c:	2303      	movs	r3, #3
 800ee9e:	e0af      	b.n	800f000 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800eea0:	683b      	ldr	r3, [r7, #0]
 800eea2:	781b      	ldrb	r3, [r3, #0]
 800eea4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800eea8:	2b00      	cmp	r3, #0
 800eeaa:	d03f      	beq.n	800ef2c <USBD_CDC_Setup+0xb4>
 800eeac:	2b20      	cmp	r3, #32
 800eeae:	f040 809f 	bne.w	800eff0 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800eeb2:	683b      	ldr	r3, [r7, #0]
 800eeb4:	88db      	ldrh	r3, [r3, #6]
 800eeb6:	2b00      	cmp	r3, #0
 800eeb8:	d02e      	beq.n	800ef18 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800eeba:	683b      	ldr	r3, [r7, #0]
 800eebc:	781b      	ldrb	r3, [r3, #0]
 800eebe:	b25b      	sxtb	r3, r3
 800eec0:	2b00      	cmp	r3, #0
 800eec2:	da16      	bge.n	800eef2 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800eeca:	689b      	ldr	r3, [r3, #8]
 800eecc:	683a      	ldr	r2, [r7, #0]
 800eece:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 800eed0:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800eed2:	683a      	ldr	r2, [r7, #0]
 800eed4:	88d2      	ldrh	r2, [r2, #6]
 800eed6:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800eed8:	683b      	ldr	r3, [r7, #0]
 800eeda:	88db      	ldrh	r3, [r3, #6]
 800eedc:	2b07      	cmp	r3, #7
 800eede:	bf28      	it	cs
 800eee0:	2307      	movcs	r3, #7
 800eee2:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800eee4:	693b      	ldr	r3, [r7, #16]
 800eee6:	89fa      	ldrh	r2, [r7, #14]
 800eee8:	4619      	mov	r1, r3
 800eeea:	6878      	ldr	r0, [r7, #4]
 800eeec:	f001 facd 	bl	801048a <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 800eef0:	e085      	b.n	800effe <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 800eef2:	683b      	ldr	r3, [r7, #0]
 800eef4:	785a      	ldrb	r2, [r3, #1]
 800eef6:	693b      	ldr	r3, [r7, #16]
 800eef8:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800eefc:	683b      	ldr	r3, [r7, #0]
 800eefe:	88db      	ldrh	r3, [r3, #6]
 800ef00:	b2da      	uxtb	r2, r3
 800ef02:	693b      	ldr	r3, [r7, #16]
 800ef04:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800ef08:	6939      	ldr	r1, [r7, #16]
 800ef0a:	683b      	ldr	r3, [r7, #0]
 800ef0c:	88db      	ldrh	r3, [r3, #6]
 800ef0e:	461a      	mov	r2, r3
 800ef10:	6878      	ldr	r0, [r7, #4]
 800ef12:	f001 fae6 	bl	80104e2 <USBD_CtlPrepareRx>
      break;
 800ef16:	e072      	b.n	800effe <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800ef18:	687b      	ldr	r3, [r7, #4]
 800ef1a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800ef1e:	689b      	ldr	r3, [r3, #8]
 800ef20:	683a      	ldr	r2, [r7, #0]
 800ef22:	7850      	ldrb	r0, [r2, #1]
 800ef24:	2200      	movs	r2, #0
 800ef26:	6839      	ldr	r1, [r7, #0]
 800ef28:	4798      	blx	r3
      break;
 800ef2a:	e068      	b.n	800effe <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ef2c:	683b      	ldr	r3, [r7, #0]
 800ef2e:	785b      	ldrb	r3, [r3, #1]
 800ef30:	2b0b      	cmp	r3, #11
 800ef32:	d852      	bhi.n	800efda <USBD_CDC_Setup+0x162>
 800ef34:	a201      	add	r2, pc, #4	@ (adr r2, 800ef3c <USBD_CDC_Setup+0xc4>)
 800ef36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef3a:	bf00      	nop
 800ef3c:	0800ef6d 	.word	0x0800ef6d
 800ef40:	0800efe9 	.word	0x0800efe9
 800ef44:	0800efdb 	.word	0x0800efdb
 800ef48:	0800efdb 	.word	0x0800efdb
 800ef4c:	0800efdb 	.word	0x0800efdb
 800ef50:	0800efdb 	.word	0x0800efdb
 800ef54:	0800efdb 	.word	0x0800efdb
 800ef58:	0800efdb 	.word	0x0800efdb
 800ef5c:	0800efdb 	.word	0x0800efdb
 800ef60:	0800efdb 	.word	0x0800efdb
 800ef64:	0800ef97 	.word	0x0800ef97
 800ef68:	0800efc1 	.word	0x0800efc1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ef6c:	687b      	ldr	r3, [r7, #4]
 800ef6e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ef72:	b2db      	uxtb	r3, r3
 800ef74:	2b03      	cmp	r3, #3
 800ef76:	d107      	bne.n	800ef88 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800ef78:	f107 030a 	add.w	r3, r7, #10
 800ef7c:	2202      	movs	r2, #2
 800ef7e:	4619      	mov	r1, r3
 800ef80:	6878      	ldr	r0, [r7, #4]
 800ef82:	f001 fa82 	bl	801048a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800ef86:	e032      	b.n	800efee <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800ef88:	6839      	ldr	r1, [r7, #0]
 800ef8a:	6878      	ldr	r0, [r7, #4]
 800ef8c:	f001 fa0c 	bl	80103a8 <USBD_CtlError>
            ret = USBD_FAIL;
 800ef90:	2303      	movs	r3, #3
 800ef92:	75fb      	strb	r3, [r7, #23]
          break;
 800ef94:	e02b      	b.n	800efee <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ef96:	687b      	ldr	r3, [r7, #4]
 800ef98:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ef9c:	b2db      	uxtb	r3, r3
 800ef9e:	2b03      	cmp	r3, #3
 800efa0:	d107      	bne.n	800efb2 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800efa2:	f107 030d 	add.w	r3, r7, #13
 800efa6:	2201      	movs	r2, #1
 800efa8:	4619      	mov	r1, r3
 800efaa:	6878      	ldr	r0, [r7, #4]
 800efac:	f001 fa6d 	bl	801048a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800efb0:	e01d      	b.n	800efee <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 800efb2:	6839      	ldr	r1, [r7, #0]
 800efb4:	6878      	ldr	r0, [r7, #4]
 800efb6:	f001 f9f7 	bl	80103a8 <USBD_CtlError>
            ret = USBD_FAIL;
 800efba:	2303      	movs	r3, #3
 800efbc:	75fb      	strb	r3, [r7, #23]
          break;
 800efbe:	e016      	b.n	800efee <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800efc6:	b2db      	uxtb	r3, r3
 800efc8:	2b03      	cmp	r3, #3
 800efca:	d00f      	beq.n	800efec <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 800efcc:	6839      	ldr	r1, [r7, #0]
 800efce:	6878      	ldr	r0, [r7, #4]
 800efd0:	f001 f9ea 	bl	80103a8 <USBD_CtlError>
            ret = USBD_FAIL;
 800efd4:	2303      	movs	r3, #3
 800efd6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800efd8:	e008      	b.n	800efec <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800efda:	6839      	ldr	r1, [r7, #0]
 800efdc:	6878      	ldr	r0, [r7, #4]
 800efde:	f001 f9e3 	bl	80103a8 <USBD_CtlError>
          ret = USBD_FAIL;
 800efe2:	2303      	movs	r3, #3
 800efe4:	75fb      	strb	r3, [r7, #23]
          break;
 800efe6:	e002      	b.n	800efee <USBD_CDC_Setup+0x176>
          break;
 800efe8:	bf00      	nop
 800efea:	e008      	b.n	800effe <USBD_CDC_Setup+0x186>
          break;
 800efec:	bf00      	nop
      }
      break;
 800efee:	e006      	b.n	800effe <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 800eff0:	6839      	ldr	r1, [r7, #0]
 800eff2:	6878      	ldr	r0, [r7, #4]
 800eff4:	f001 f9d8 	bl	80103a8 <USBD_CtlError>
      ret = USBD_FAIL;
 800eff8:	2303      	movs	r3, #3
 800effa:	75fb      	strb	r3, [r7, #23]
      break;
 800effc:	bf00      	nop
  }

  return (uint8_t)ret;
 800effe:	7dfb      	ldrb	r3, [r7, #23]
}
 800f000:	4618      	mov	r0, r3
 800f002:	3718      	adds	r7, #24
 800f004:	46bd      	mov	sp, r7
 800f006:	bd80      	pop	{r7, pc}

0800f008 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800f008:	b580      	push	{r7, lr}
 800f00a:	b084      	sub	sp, #16
 800f00c:	af00      	add	r7, sp, #0
 800f00e:	6078      	str	r0, [r7, #4]
 800f010:	460b      	mov	r3, r1
 800f012:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800f014:	687b      	ldr	r3, [r7, #4]
 800f016:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 800f01a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800f01c:	687b      	ldr	r3, [r7, #4]
 800f01e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f022:	2b00      	cmp	r3, #0
 800f024:	d101      	bne.n	800f02a <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800f026:	2303      	movs	r3, #3
 800f028:	e04f      	b.n	800f0ca <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f02a:	687b      	ldr	r3, [r7, #4]
 800f02c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f030:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800f032:	78fa      	ldrb	r2, [r7, #3]
 800f034:	6879      	ldr	r1, [r7, #4]
 800f036:	4613      	mov	r3, r2
 800f038:	009b      	lsls	r3, r3, #2
 800f03a:	4413      	add	r3, r2
 800f03c:	009b      	lsls	r3, r3, #2
 800f03e:	440b      	add	r3, r1
 800f040:	3318      	adds	r3, #24
 800f042:	681b      	ldr	r3, [r3, #0]
 800f044:	2b00      	cmp	r3, #0
 800f046:	d029      	beq.n	800f09c <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800f048:	78fa      	ldrb	r2, [r7, #3]
 800f04a:	6879      	ldr	r1, [r7, #4]
 800f04c:	4613      	mov	r3, r2
 800f04e:	009b      	lsls	r3, r3, #2
 800f050:	4413      	add	r3, r2
 800f052:	009b      	lsls	r3, r3, #2
 800f054:	440b      	add	r3, r1
 800f056:	3318      	adds	r3, #24
 800f058:	681a      	ldr	r2, [r3, #0]
 800f05a:	78f9      	ldrb	r1, [r7, #3]
 800f05c:	68f8      	ldr	r0, [r7, #12]
 800f05e:	460b      	mov	r3, r1
 800f060:	009b      	lsls	r3, r3, #2
 800f062:	440b      	add	r3, r1
 800f064:	00db      	lsls	r3, r3, #3
 800f066:	4403      	add	r3, r0
 800f068:	3320      	adds	r3, #32
 800f06a:	681b      	ldr	r3, [r3, #0]
 800f06c:	fbb2 f1f3 	udiv	r1, r2, r3
 800f070:	fb01 f303 	mul.w	r3, r1, r3
 800f074:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800f076:	2b00      	cmp	r3, #0
 800f078:	d110      	bne.n	800f09c <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 800f07a:	78fa      	ldrb	r2, [r7, #3]
 800f07c:	6879      	ldr	r1, [r7, #4]
 800f07e:	4613      	mov	r3, r2
 800f080:	009b      	lsls	r3, r3, #2
 800f082:	4413      	add	r3, r2
 800f084:	009b      	lsls	r3, r3, #2
 800f086:	440b      	add	r3, r1
 800f088:	3318      	adds	r3, #24
 800f08a:	2200      	movs	r2, #0
 800f08c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800f08e:	78f9      	ldrb	r1, [r7, #3]
 800f090:	2300      	movs	r3, #0
 800f092:	2200      	movs	r2, #0
 800f094:	6878      	ldr	r0, [r7, #4]
 800f096:	f001 fec4 	bl	8010e22 <USBD_LL_Transmit>
 800f09a:	e015      	b.n	800f0c8 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 800f09c:	68bb      	ldr	r3, [r7, #8]
 800f09e:	2200      	movs	r2, #0
 800f0a0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800f0a4:	687b      	ldr	r3, [r7, #4]
 800f0a6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800f0aa:	691b      	ldr	r3, [r3, #16]
 800f0ac:	2b00      	cmp	r3, #0
 800f0ae:	d00b      	beq.n	800f0c8 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800f0b0:	687b      	ldr	r3, [r7, #4]
 800f0b2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800f0b6:	691b      	ldr	r3, [r3, #16]
 800f0b8:	68ba      	ldr	r2, [r7, #8]
 800f0ba:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800f0be:	68ba      	ldr	r2, [r7, #8]
 800f0c0:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800f0c4:	78fa      	ldrb	r2, [r7, #3]
 800f0c6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800f0c8:	2300      	movs	r3, #0
}
 800f0ca:	4618      	mov	r0, r3
 800f0cc:	3710      	adds	r7, #16
 800f0ce:	46bd      	mov	sp, r7
 800f0d0:	bd80      	pop	{r7, pc}

0800f0d2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800f0d2:	b580      	push	{r7, lr}
 800f0d4:	b084      	sub	sp, #16
 800f0d6:	af00      	add	r7, sp, #0
 800f0d8:	6078      	str	r0, [r7, #4]
 800f0da:	460b      	mov	r3, r1
 800f0dc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f0de:	687b      	ldr	r3, [r7, #4]
 800f0e0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f0e4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800f0e6:	687b      	ldr	r3, [r7, #4]
 800f0e8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f0ec:	2b00      	cmp	r3, #0
 800f0ee:	d101      	bne.n	800f0f4 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800f0f0:	2303      	movs	r3, #3
 800f0f2:	e015      	b.n	800f120 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800f0f4:	78fb      	ldrb	r3, [r7, #3]
 800f0f6:	4619      	mov	r1, r3
 800f0f8:	6878      	ldr	r0, [r7, #4]
 800f0fa:	f001 fed4 	bl	8010ea6 <USBD_LL_GetRxDataSize>
 800f0fe:	4602      	mov	r2, r0
 800f100:	68fb      	ldr	r3, [r7, #12]
 800f102:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800f106:	687b      	ldr	r3, [r7, #4]
 800f108:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800f10c:	68db      	ldr	r3, [r3, #12]
 800f10e:	68fa      	ldr	r2, [r7, #12]
 800f110:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800f114:	68fa      	ldr	r2, [r7, #12]
 800f116:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800f11a:	4611      	mov	r1, r2
 800f11c:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800f11e:	2300      	movs	r3, #0
}
 800f120:	4618      	mov	r0, r3
 800f122:	3710      	adds	r7, #16
 800f124:	46bd      	mov	sp, r7
 800f126:	bd80      	pop	{r7, pc}

0800f128 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800f128:	b580      	push	{r7, lr}
 800f12a:	b084      	sub	sp, #16
 800f12c:	af00      	add	r7, sp, #0
 800f12e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f130:	687b      	ldr	r3, [r7, #4]
 800f132:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f136:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800f138:	68fb      	ldr	r3, [r7, #12]
 800f13a:	2b00      	cmp	r3, #0
 800f13c:	d101      	bne.n	800f142 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800f13e:	2303      	movs	r3, #3
 800f140:	e01a      	b.n	800f178 <USBD_CDC_EP0_RxReady+0x50>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800f142:	687b      	ldr	r3, [r7, #4]
 800f144:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800f148:	2b00      	cmp	r3, #0
 800f14a:	d014      	beq.n	800f176 <USBD_CDC_EP0_RxReady+0x4e>
 800f14c:	68fb      	ldr	r3, [r7, #12]
 800f14e:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800f152:	2bff      	cmp	r3, #255	@ 0xff
 800f154:	d00f      	beq.n	800f176 <USBD_CDC_EP0_RxReady+0x4e>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800f156:	687b      	ldr	r3, [r7, #4]
 800f158:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800f15c:	689b      	ldr	r3, [r3, #8]
 800f15e:	68fa      	ldr	r2, [r7, #12]
 800f160:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)hcdc->data,
 800f164:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800f166:	68fa      	ldr	r2, [r7, #12]
 800f168:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800f16c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800f16e:	68fb      	ldr	r3, [r7, #12]
 800f170:	22ff      	movs	r2, #255	@ 0xff
 800f172:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800f176:	2300      	movs	r3, #0
}
 800f178:	4618      	mov	r0, r3
 800f17a:	3710      	adds	r7, #16
 800f17c:	46bd      	mov	sp, r7
 800f17e:	bd80      	pop	{r7, pc}

0800f180 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800f180:	b480      	push	{r7}
 800f182:	b083      	sub	sp, #12
 800f184:	af00      	add	r7, sp, #0
 800f186:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800f188:	687b      	ldr	r3, [r7, #4]
 800f18a:	2243      	movs	r2, #67	@ 0x43
 800f18c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800f18e:	4b03      	ldr	r3, [pc, #12]	@ (800f19c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800f190:	4618      	mov	r0, r3
 800f192:	370c      	adds	r7, #12
 800f194:	46bd      	mov	sp, r7
 800f196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f19a:	4770      	bx	lr
 800f19c:	200000fc 	.word	0x200000fc

0800f1a0 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800f1a0:	b480      	push	{r7}
 800f1a2:	b083      	sub	sp, #12
 800f1a4:	af00      	add	r7, sp, #0
 800f1a6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	2243      	movs	r2, #67	@ 0x43
 800f1ac:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800f1ae:	4b03      	ldr	r3, [pc, #12]	@ (800f1bc <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800f1b0:	4618      	mov	r0, r3
 800f1b2:	370c      	adds	r7, #12
 800f1b4:	46bd      	mov	sp, r7
 800f1b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1ba:	4770      	bx	lr
 800f1bc:	200000b8 	.word	0x200000b8

0800f1c0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800f1c0:	b480      	push	{r7}
 800f1c2:	b083      	sub	sp, #12
 800f1c4:	af00      	add	r7, sp, #0
 800f1c6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	2243      	movs	r2, #67	@ 0x43
 800f1cc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800f1ce:	4b03      	ldr	r3, [pc, #12]	@ (800f1dc <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800f1d0:	4618      	mov	r0, r3
 800f1d2:	370c      	adds	r7, #12
 800f1d4:	46bd      	mov	sp, r7
 800f1d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1da:	4770      	bx	lr
 800f1dc:	20000140 	.word	0x20000140

0800f1e0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800f1e0:	b480      	push	{r7}
 800f1e2:	b083      	sub	sp, #12
 800f1e4:	af00      	add	r7, sp, #0
 800f1e6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800f1e8:	687b      	ldr	r3, [r7, #4]
 800f1ea:	220a      	movs	r2, #10
 800f1ec:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800f1ee:	4b03      	ldr	r3, [pc, #12]	@ (800f1fc <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800f1f0:	4618      	mov	r0, r3
 800f1f2:	370c      	adds	r7, #12
 800f1f4:	46bd      	mov	sp, r7
 800f1f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f1fa:	4770      	bx	lr
 800f1fc:	20000074 	.word	0x20000074

0800f200 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800f200:	b480      	push	{r7}
 800f202:	b083      	sub	sp, #12
 800f204:	af00      	add	r7, sp, #0
 800f206:	6078      	str	r0, [r7, #4]
 800f208:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800f20a:	683b      	ldr	r3, [r7, #0]
 800f20c:	2b00      	cmp	r3, #0
 800f20e:	d101      	bne.n	800f214 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800f210:	2303      	movs	r3, #3
 800f212:	e004      	b.n	800f21e <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800f214:	687b      	ldr	r3, [r7, #4]
 800f216:	683a      	ldr	r2, [r7, #0]
 800f218:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  return (uint8_t)USBD_OK;
 800f21c:	2300      	movs	r3, #0
}
 800f21e:	4618      	mov	r0, r3
 800f220:	370c      	adds	r7, #12
 800f222:	46bd      	mov	sp, r7
 800f224:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f228:	4770      	bx	lr

0800f22a <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800f22a:	b480      	push	{r7}
 800f22c:	b087      	sub	sp, #28
 800f22e:	af00      	add	r7, sp, #0
 800f230:	60f8      	str	r0, [r7, #12]
 800f232:	60b9      	str	r1, [r7, #8]
 800f234:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f236:	68fb      	ldr	r3, [r7, #12]
 800f238:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f23c:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800f23e:	697b      	ldr	r3, [r7, #20]
 800f240:	2b00      	cmp	r3, #0
 800f242:	d101      	bne.n	800f248 <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800f244:	2303      	movs	r3, #3
 800f246:	e008      	b.n	800f25a <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800f248:	697b      	ldr	r3, [r7, #20]
 800f24a:	68ba      	ldr	r2, [r7, #8]
 800f24c:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800f250:	697b      	ldr	r3, [r7, #20]
 800f252:	687a      	ldr	r2, [r7, #4]
 800f254:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800f258:	2300      	movs	r3, #0
}
 800f25a:	4618      	mov	r0, r3
 800f25c:	371c      	adds	r7, #28
 800f25e:	46bd      	mov	sp, r7
 800f260:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f264:	4770      	bx	lr

0800f266 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800f266:	b480      	push	{r7}
 800f268:	b085      	sub	sp, #20
 800f26a:	af00      	add	r7, sp, #0
 800f26c:	6078      	str	r0, [r7, #4]
 800f26e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f270:	687b      	ldr	r3, [r7, #4]
 800f272:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f276:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800f278:	68fb      	ldr	r3, [r7, #12]
 800f27a:	2b00      	cmp	r3, #0
 800f27c:	d101      	bne.n	800f282 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800f27e:	2303      	movs	r3, #3
 800f280:	e004      	b.n	800f28c <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800f282:	68fb      	ldr	r3, [r7, #12]
 800f284:	683a      	ldr	r2, [r7, #0]
 800f286:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800f28a:	2300      	movs	r3, #0
}
 800f28c:	4618      	mov	r0, r3
 800f28e:	3714      	adds	r7, #20
 800f290:	46bd      	mov	sp, r7
 800f292:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f296:	4770      	bx	lr

0800f298 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800f298:	b580      	push	{r7, lr}
 800f29a:	b084      	sub	sp, #16
 800f29c:	af00      	add	r7, sp, #0
 800f29e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f2a0:	687b      	ldr	r3, [r7, #4]
 800f2a2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f2a6:	60bb      	str	r3, [r7, #8]
  USBD_StatusTypeDef ret = USBD_BUSY;
 800f2a8:	2301      	movs	r3, #1
 800f2aa:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClassData == NULL)
 800f2ac:	687b      	ldr	r3, [r7, #4]
 800f2ae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f2b2:	2b00      	cmp	r3, #0
 800f2b4:	d101      	bne.n	800f2ba <USBD_CDC_TransmitPacket+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800f2b6:	2303      	movs	r3, #3
 800f2b8:	e01a      	b.n	800f2f0 <USBD_CDC_TransmitPacket+0x58>
  }

  if (hcdc->TxState == 0U)
 800f2ba:	68bb      	ldr	r3, [r7, #8]
 800f2bc:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800f2c0:	2b00      	cmp	r3, #0
 800f2c2:	d114      	bne.n	800f2ee <USBD_CDC_TransmitPacket+0x56>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800f2c4:	68bb      	ldr	r3, [r7, #8]
 800f2c6:	2201      	movs	r2, #1
 800f2c8:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800f2cc:	68bb      	ldr	r3, [r7, #8]
 800f2ce:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 800f2d2:	687b      	ldr	r3, [r7, #4]
 800f2d4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800f2d6:	68bb      	ldr	r3, [r7, #8]
 800f2d8:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800f2dc:	68bb      	ldr	r3, [r7, #8]
 800f2de:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800f2e2:	2181      	movs	r1, #129	@ 0x81
 800f2e4:	6878      	ldr	r0, [r7, #4]
 800f2e6:	f001 fd9c 	bl	8010e22 <USBD_LL_Transmit>

    ret = USBD_OK;
 800f2ea:	2300      	movs	r3, #0
 800f2ec:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800f2ee:	7bfb      	ldrb	r3, [r7, #15]
}
 800f2f0:	4618      	mov	r0, r3
 800f2f2:	3710      	adds	r7, #16
 800f2f4:	46bd      	mov	sp, r7
 800f2f6:	bd80      	pop	{r7, pc}

0800f2f8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800f2f8:	b580      	push	{r7, lr}
 800f2fa:	b084      	sub	sp, #16
 800f2fc:	af00      	add	r7, sp, #0
 800f2fe:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800f300:	687b      	ldr	r3, [r7, #4]
 800f302:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f306:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800f308:	687b      	ldr	r3, [r7, #4]
 800f30a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f30e:	2b00      	cmp	r3, #0
 800f310:	d101      	bne.n	800f316 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800f312:	2303      	movs	r3, #3
 800f314:	e016      	b.n	800f344 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800f316:	687b      	ldr	r3, [r7, #4]
 800f318:	7c1b      	ldrb	r3, [r3, #16]
 800f31a:	2b00      	cmp	r3, #0
 800f31c:	d109      	bne.n	800f332 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800f31e:	68fb      	ldr	r3, [r7, #12]
 800f320:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800f324:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800f328:	2101      	movs	r1, #1
 800f32a:	6878      	ldr	r0, [r7, #4]
 800f32c:	f001 fd9a 	bl	8010e64 <USBD_LL_PrepareReceive>
 800f330:	e007      	b.n	800f342 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800f332:	68fb      	ldr	r3, [r7, #12]
 800f334:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800f338:	2340      	movs	r3, #64	@ 0x40
 800f33a:	2101      	movs	r1, #1
 800f33c:	6878      	ldr	r0, [r7, #4]
 800f33e:	f001 fd91 	bl	8010e64 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800f342:	2300      	movs	r3, #0
}
 800f344:	4618      	mov	r0, r3
 800f346:	3710      	adds	r7, #16
 800f348:	46bd      	mov	sp, r7
 800f34a:	bd80      	pop	{r7, pc}

0800f34c <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800f34c:	b580      	push	{r7, lr}
 800f34e:	b086      	sub	sp, #24
 800f350:	af00      	add	r7, sp, #0
 800f352:	60f8      	str	r0, [r7, #12]
 800f354:	60b9      	str	r1, [r7, #8]
 800f356:	4613      	mov	r3, r2
 800f358:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800f35a:	68fb      	ldr	r3, [r7, #12]
 800f35c:	2b00      	cmp	r3, #0
 800f35e:	d101      	bne.n	800f364 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800f360:	2303      	movs	r3, #3
 800f362:	e01f      	b.n	800f3a4 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800f364:	68fb      	ldr	r3, [r7, #12]
 800f366:	2200      	movs	r2, #0
 800f368:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData = NULL;
 800f36c:	68fb      	ldr	r3, [r7, #12]
 800f36e:	2200      	movs	r2, #0
 800f370:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0
  pdev->pConfDesc = NULL;
 800f374:	68fb      	ldr	r3, [r7, #12]
 800f376:	2200      	movs	r2, #0
 800f378:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800f37c:	68bb      	ldr	r3, [r7, #8]
 800f37e:	2b00      	cmp	r3, #0
 800f380:	d003      	beq.n	800f38a <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800f382:	68fb      	ldr	r3, [r7, #12]
 800f384:	68ba      	ldr	r2, [r7, #8]
 800f386:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f38a:	68fb      	ldr	r3, [r7, #12]
 800f38c:	2201      	movs	r2, #1
 800f38e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800f392:	68fb      	ldr	r3, [r7, #12]
 800f394:	79fa      	ldrb	r2, [r7, #7]
 800f396:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800f398:	68f8      	ldr	r0, [r7, #12]
 800f39a:	f001 fbf9 	bl	8010b90 <USBD_LL_Init>
 800f39e:	4603      	mov	r3, r0
 800f3a0:	75fb      	strb	r3, [r7, #23]

  return ret;
 800f3a2:	7dfb      	ldrb	r3, [r7, #23]
}
 800f3a4:	4618      	mov	r0, r3
 800f3a6:	3718      	adds	r7, #24
 800f3a8:	46bd      	mov	sp, r7
 800f3aa:	bd80      	pop	{r7, pc}

0800f3ac <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800f3ac:	b580      	push	{r7, lr}
 800f3ae:	b084      	sub	sp, #16
 800f3b0:	af00      	add	r7, sp, #0
 800f3b2:	6078      	str	r0, [r7, #4]
 800f3b4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800f3b6:	2300      	movs	r3, #0
 800f3b8:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800f3ba:	683b      	ldr	r3, [r7, #0]
 800f3bc:	2b00      	cmp	r3, #0
 800f3be:	d101      	bne.n	800f3c4 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800f3c0:	2303      	movs	r3, #3
 800f3c2:	e016      	b.n	800f3f2 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800f3c4:	687b      	ldr	r3, [r7, #4]
 800f3c6:	683a      	ldr	r2, [r7, #0]
 800f3c8:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800f3cc:	687b      	ldr	r3, [r7, #4]
 800f3ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f3d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f3d4:	2b00      	cmp	r3, #0
 800f3d6:	d00b      	beq.n	800f3f0 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800f3d8:	687b      	ldr	r3, [r7, #4]
 800f3da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f3de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800f3e0:	f107 020e 	add.w	r2, r7, #14
 800f3e4:	4610      	mov	r0, r2
 800f3e6:	4798      	blx	r3
 800f3e8:	4602      	mov	r2, r0
 800f3ea:	687b      	ldr	r3, [r7, #4]
 800f3ec:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800f3f0:	2300      	movs	r3, #0
}
 800f3f2:	4618      	mov	r0, r3
 800f3f4:	3710      	adds	r7, #16
 800f3f6:	46bd      	mov	sp, r7
 800f3f8:	bd80      	pop	{r7, pc}

0800f3fa <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800f3fa:	b580      	push	{r7, lr}
 800f3fc:	b082      	sub	sp, #8
 800f3fe:	af00      	add	r7, sp, #0
 800f400:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800f402:	6878      	ldr	r0, [r7, #4]
 800f404:	f001 fc24 	bl	8010c50 <USBD_LL_Start>
 800f408:	4603      	mov	r3, r0
}
 800f40a:	4618      	mov	r0, r3
 800f40c:	3708      	adds	r7, #8
 800f40e:	46bd      	mov	sp, r7
 800f410:	bd80      	pop	{r7, pc}

0800f412 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800f412:	b480      	push	{r7}
 800f414:	b083      	sub	sp, #12
 800f416:	af00      	add	r7, sp, #0
 800f418:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800f41a:	2300      	movs	r3, #0
}
 800f41c:	4618      	mov	r0, r3
 800f41e:	370c      	adds	r7, #12
 800f420:	46bd      	mov	sp, r7
 800f422:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f426:	4770      	bx	lr

0800f428 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f428:	b580      	push	{r7, lr}
 800f42a:	b084      	sub	sp, #16
 800f42c:	af00      	add	r7, sp, #0
 800f42e:	6078      	str	r0, [r7, #4]
 800f430:	460b      	mov	r3, r1
 800f432:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800f434:	2303      	movs	r3, #3
 800f436:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800f438:	687b      	ldr	r3, [r7, #4]
 800f43a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f43e:	2b00      	cmp	r3, #0
 800f440:	d009      	beq.n	800f456 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800f442:	687b      	ldr	r3, [r7, #4]
 800f444:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f448:	681b      	ldr	r3, [r3, #0]
 800f44a:	78fa      	ldrb	r2, [r7, #3]
 800f44c:	4611      	mov	r1, r2
 800f44e:	6878      	ldr	r0, [r7, #4]
 800f450:	4798      	blx	r3
 800f452:	4603      	mov	r3, r0
 800f454:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800f456:	7bfb      	ldrb	r3, [r7, #15]
}
 800f458:	4618      	mov	r0, r3
 800f45a:	3710      	adds	r7, #16
 800f45c:	46bd      	mov	sp, r7
 800f45e:	bd80      	pop	{r7, pc}

0800f460 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800f460:	b580      	push	{r7, lr}
 800f462:	b082      	sub	sp, #8
 800f464:	af00      	add	r7, sp, #0
 800f466:	6078      	str	r0, [r7, #4]
 800f468:	460b      	mov	r3, r1
 800f46a:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800f46c:	687b      	ldr	r3, [r7, #4]
 800f46e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f472:	2b00      	cmp	r3, #0
 800f474:	d007      	beq.n	800f486 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800f476:	687b      	ldr	r3, [r7, #4]
 800f478:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f47c:	685b      	ldr	r3, [r3, #4]
 800f47e:	78fa      	ldrb	r2, [r7, #3]
 800f480:	4611      	mov	r1, r2
 800f482:	6878      	ldr	r0, [r7, #4]
 800f484:	4798      	blx	r3
  }

  return USBD_OK;
 800f486:	2300      	movs	r3, #0
}
 800f488:	4618      	mov	r0, r3
 800f48a:	3708      	adds	r7, #8
 800f48c:	46bd      	mov	sp, r7
 800f48e:	bd80      	pop	{r7, pc}

0800f490 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800f490:	b580      	push	{r7, lr}
 800f492:	b084      	sub	sp, #16
 800f494:	af00      	add	r7, sp, #0
 800f496:	6078      	str	r0, [r7, #4]
 800f498:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800f49a:	687b      	ldr	r3, [r7, #4]
 800f49c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800f4a0:	6839      	ldr	r1, [r7, #0]
 800f4a2:	4618      	mov	r0, r3
 800f4a4:	f000 ff46 	bl	8010334 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	2201      	movs	r2, #1
 800f4ac:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800f4b0:	687b      	ldr	r3, [r7, #4]
 800f4b2:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800f4b6:	461a      	mov	r2, r3
 800f4b8:	687b      	ldr	r3, [r7, #4]
 800f4ba:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800f4be:	687b      	ldr	r3, [r7, #4]
 800f4c0:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800f4c4:	f003 031f 	and.w	r3, r3, #31
 800f4c8:	2b02      	cmp	r3, #2
 800f4ca:	d01a      	beq.n	800f502 <USBD_LL_SetupStage+0x72>
 800f4cc:	2b02      	cmp	r3, #2
 800f4ce:	d822      	bhi.n	800f516 <USBD_LL_SetupStage+0x86>
 800f4d0:	2b00      	cmp	r3, #0
 800f4d2:	d002      	beq.n	800f4da <USBD_LL_SetupStage+0x4a>
 800f4d4:	2b01      	cmp	r3, #1
 800f4d6:	d00a      	beq.n	800f4ee <USBD_LL_SetupStage+0x5e>
 800f4d8:	e01d      	b.n	800f516 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800f4da:	687b      	ldr	r3, [r7, #4]
 800f4dc:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800f4e0:	4619      	mov	r1, r3
 800f4e2:	6878      	ldr	r0, [r7, #4]
 800f4e4:	f000 f9ee 	bl	800f8c4 <USBD_StdDevReq>
 800f4e8:	4603      	mov	r3, r0
 800f4ea:	73fb      	strb	r3, [r7, #15]
      break;
 800f4ec:	e020      	b.n	800f530 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800f4ee:	687b      	ldr	r3, [r7, #4]
 800f4f0:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800f4f4:	4619      	mov	r1, r3
 800f4f6:	6878      	ldr	r0, [r7, #4]
 800f4f8:	f000 fa52 	bl	800f9a0 <USBD_StdItfReq>
 800f4fc:	4603      	mov	r3, r0
 800f4fe:	73fb      	strb	r3, [r7, #15]
      break;
 800f500:	e016      	b.n	800f530 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800f502:	687b      	ldr	r3, [r7, #4]
 800f504:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800f508:	4619      	mov	r1, r3
 800f50a:	6878      	ldr	r0, [r7, #4]
 800f50c:	f000 fa91 	bl	800fa32 <USBD_StdEPReq>
 800f510:	4603      	mov	r3, r0
 800f512:	73fb      	strb	r3, [r7, #15]
      break;
 800f514:	e00c      	b.n	800f530 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800f516:	687b      	ldr	r3, [r7, #4]
 800f518:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800f51c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800f520:	b2db      	uxtb	r3, r3
 800f522:	4619      	mov	r1, r3
 800f524:	6878      	ldr	r0, [r7, #4]
 800f526:	f001 fbf3 	bl	8010d10 <USBD_LL_StallEP>
 800f52a:	4603      	mov	r3, r0
 800f52c:	73fb      	strb	r3, [r7, #15]
      break;
 800f52e:	bf00      	nop
  }

  return ret;
 800f530:	7bfb      	ldrb	r3, [r7, #15]
}
 800f532:	4618      	mov	r0, r3
 800f534:	3710      	adds	r7, #16
 800f536:	46bd      	mov	sp, r7
 800f538:	bd80      	pop	{r7, pc}

0800f53a <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800f53a:	b580      	push	{r7, lr}
 800f53c:	b086      	sub	sp, #24
 800f53e:	af00      	add	r7, sp, #0
 800f540:	60f8      	str	r0, [r7, #12]
 800f542:	460b      	mov	r3, r1
 800f544:	607a      	str	r2, [r7, #4]
 800f546:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800f548:	7afb      	ldrb	r3, [r7, #11]
 800f54a:	2b00      	cmp	r3, #0
 800f54c:	d138      	bne.n	800f5c0 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800f54e:	68fb      	ldr	r3, [r7, #12]
 800f550:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800f554:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800f556:	68fb      	ldr	r3, [r7, #12]
 800f558:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800f55c:	2b03      	cmp	r3, #3
 800f55e:	d14a      	bne.n	800f5f6 <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800f560:	693b      	ldr	r3, [r7, #16]
 800f562:	689a      	ldr	r2, [r3, #8]
 800f564:	693b      	ldr	r3, [r7, #16]
 800f566:	68db      	ldr	r3, [r3, #12]
 800f568:	429a      	cmp	r2, r3
 800f56a:	d913      	bls.n	800f594 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800f56c:	693b      	ldr	r3, [r7, #16]
 800f56e:	689a      	ldr	r2, [r3, #8]
 800f570:	693b      	ldr	r3, [r7, #16]
 800f572:	68db      	ldr	r3, [r3, #12]
 800f574:	1ad2      	subs	r2, r2, r3
 800f576:	693b      	ldr	r3, [r7, #16]
 800f578:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800f57a:	693b      	ldr	r3, [r7, #16]
 800f57c:	68da      	ldr	r2, [r3, #12]
 800f57e:	693b      	ldr	r3, [r7, #16]
 800f580:	689b      	ldr	r3, [r3, #8]
 800f582:	4293      	cmp	r3, r2
 800f584:	bf28      	it	cs
 800f586:	4613      	movcs	r3, r2
 800f588:	461a      	mov	r2, r3
 800f58a:	6879      	ldr	r1, [r7, #4]
 800f58c:	68f8      	ldr	r0, [r7, #12]
 800f58e:	f000 ffc5 	bl	801051c <USBD_CtlContinueRx>
 800f592:	e030      	b.n	800f5f6 <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f594:	68fb      	ldr	r3, [r7, #12]
 800f596:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f59a:	b2db      	uxtb	r3, r3
 800f59c:	2b03      	cmp	r3, #3
 800f59e:	d10b      	bne.n	800f5b8 <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800f5a0:	68fb      	ldr	r3, [r7, #12]
 800f5a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f5a6:	691b      	ldr	r3, [r3, #16]
 800f5a8:	2b00      	cmp	r3, #0
 800f5aa:	d005      	beq.n	800f5b8 <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800f5ac:	68fb      	ldr	r3, [r7, #12]
 800f5ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f5b2:	691b      	ldr	r3, [r3, #16]
 800f5b4:	68f8      	ldr	r0, [r7, #12]
 800f5b6:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800f5b8:	68f8      	ldr	r0, [r7, #12]
 800f5ba:	f000 ffc0 	bl	801053e <USBD_CtlSendStatus>
 800f5be:	e01a      	b.n	800f5f6 <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f5c0:	68fb      	ldr	r3, [r7, #12]
 800f5c2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f5c6:	b2db      	uxtb	r3, r3
 800f5c8:	2b03      	cmp	r3, #3
 800f5ca:	d114      	bne.n	800f5f6 <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800f5cc:	68fb      	ldr	r3, [r7, #12]
 800f5ce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f5d2:	699b      	ldr	r3, [r3, #24]
 800f5d4:	2b00      	cmp	r3, #0
 800f5d6:	d00e      	beq.n	800f5f6 <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800f5d8:	68fb      	ldr	r3, [r7, #12]
 800f5da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f5de:	699b      	ldr	r3, [r3, #24]
 800f5e0:	7afa      	ldrb	r2, [r7, #11]
 800f5e2:	4611      	mov	r1, r2
 800f5e4:	68f8      	ldr	r0, [r7, #12]
 800f5e6:	4798      	blx	r3
 800f5e8:	4603      	mov	r3, r0
 800f5ea:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800f5ec:	7dfb      	ldrb	r3, [r7, #23]
 800f5ee:	2b00      	cmp	r3, #0
 800f5f0:	d001      	beq.n	800f5f6 <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800f5f2:	7dfb      	ldrb	r3, [r7, #23]
 800f5f4:	e000      	b.n	800f5f8 <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800f5f6:	2300      	movs	r3, #0
}
 800f5f8:	4618      	mov	r0, r3
 800f5fa:	3718      	adds	r7, #24
 800f5fc:	46bd      	mov	sp, r7
 800f5fe:	bd80      	pop	{r7, pc}

0800f600 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800f600:	b580      	push	{r7, lr}
 800f602:	b086      	sub	sp, #24
 800f604:	af00      	add	r7, sp, #0
 800f606:	60f8      	str	r0, [r7, #12]
 800f608:	460b      	mov	r3, r1
 800f60a:	607a      	str	r2, [r7, #4]
 800f60c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800f60e:	7afb      	ldrb	r3, [r7, #11]
 800f610:	2b00      	cmp	r3, #0
 800f612:	d16b      	bne.n	800f6ec <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800f614:	68fb      	ldr	r3, [r7, #12]
 800f616:	3314      	adds	r3, #20
 800f618:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800f61a:	68fb      	ldr	r3, [r7, #12]
 800f61c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800f620:	2b02      	cmp	r3, #2
 800f622:	d156      	bne.n	800f6d2 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800f624:	693b      	ldr	r3, [r7, #16]
 800f626:	689a      	ldr	r2, [r3, #8]
 800f628:	693b      	ldr	r3, [r7, #16]
 800f62a:	68db      	ldr	r3, [r3, #12]
 800f62c:	429a      	cmp	r2, r3
 800f62e:	d914      	bls.n	800f65a <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800f630:	693b      	ldr	r3, [r7, #16]
 800f632:	689a      	ldr	r2, [r3, #8]
 800f634:	693b      	ldr	r3, [r7, #16]
 800f636:	68db      	ldr	r3, [r3, #12]
 800f638:	1ad2      	subs	r2, r2, r3
 800f63a:	693b      	ldr	r3, [r7, #16]
 800f63c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800f63e:	693b      	ldr	r3, [r7, #16]
 800f640:	689b      	ldr	r3, [r3, #8]
 800f642:	461a      	mov	r2, r3
 800f644:	6879      	ldr	r1, [r7, #4]
 800f646:	68f8      	ldr	r0, [r7, #12]
 800f648:	f000 ff3a 	bl	80104c0 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f64c:	2300      	movs	r3, #0
 800f64e:	2200      	movs	r2, #0
 800f650:	2100      	movs	r1, #0
 800f652:	68f8      	ldr	r0, [r7, #12]
 800f654:	f001 fc06 	bl	8010e64 <USBD_LL_PrepareReceive>
 800f658:	e03b      	b.n	800f6d2 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800f65a:	693b      	ldr	r3, [r7, #16]
 800f65c:	68da      	ldr	r2, [r3, #12]
 800f65e:	693b      	ldr	r3, [r7, #16]
 800f660:	689b      	ldr	r3, [r3, #8]
 800f662:	429a      	cmp	r2, r3
 800f664:	d11c      	bne.n	800f6a0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800f666:	693b      	ldr	r3, [r7, #16]
 800f668:	685a      	ldr	r2, [r3, #4]
 800f66a:	693b      	ldr	r3, [r7, #16]
 800f66c:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800f66e:	429a      	cmp	r2, r3
 800f670:	d316      	bcc.n	800f6a0 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800f672:	693b      	ldr	r3, [r7, #16]
 800f674:	685a      	ldr	r2, [r3, #4]
 800f676:	68fb      	ldr	r3, [r7, #12]
 800f678:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800f67c:	429a      	cmp	r2, r3
 800f67e:	d20f      	bcs.n	800f6a0 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800f680:	2200      	movs	r2, #0
 800f682:	2100      	movs	r1, #0
 800f684:	68f8      	ldr	r0, [r7, #12]
 800f686:	f000 ff1b 	bl	80104c0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800f68a:	68fb      	ldr	r3, [r7, #12]
 800f68c:	2200      	movs	r2, #0
 800f68e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f692:	2300      	movs	r3, #0
 800f694:	2200      	movs	r2, #0
 800f696:	2100      	movs	r1, #0
 800f698:	68f8      	ldr	r0, [r7, #12]
 800f69a:	f001 fbe3 	bl	8010e64 <USBD_LL_PrepareReceive>
 800f69e:	e018      	b.n	800f6d2 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f6a0:	68fb      	ldr	r3, [r7, #12]
 800f6a2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f6a6:	b2db      	uxtb	r3, r3
 800f6a8:	2b03      	cmp	r3, #3
 800f6aa:	d10b      	bne.n	800f6c4 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800f6ac:	68fb      	ldr	r3, [r7, #12]
 800f6ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f6b2:	68db      	ldr	r3, [r3, #12]
 800f6b4:	2b00      	cmp	r3, #0
 800f6b6:	d005      	beq.n	800f6c4 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800f6b8:	68fb      	ldr	r3, [r7, #12]
 800f6ba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f6be:	68db      	ldr	r3, [r3, #12]
 800f6c0:	68f8      	ldr	r0, [r7, #12]
 800f6c2:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800f6c4:	2180      	movs	r1, #128	@ 0x80
 800f6c6:	68f8      	ldr	r0, [r7, #12]
 800f6c8:	f001 fb22 	bl	8010d10 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800f6cc:	68f8      	ldr	r0, [r7, #12]
 800f6ce:	f000 ff49 	bl	8010564 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800f6d2:	68fb      	ldr	r3, [r7, #12]
 800f6d4:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800f6d8:	2b01      	cmp	r3, #1
 800f6da:	d122      	bne.n	800f722 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800f6dc:	68f8      	ldr	r0, [r7, #12]
 800f6de:	f7ff fe98 	bl	800f412 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800f6e2:	68fb      	ldr	r3, [r7, #12]
 800f6e4:	2200      	movs	r2, #0
 800f6e6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800f6ea:	e01a      	b.n	800f722 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f6ec:	68fb      	ldr	r3, [r7, #12]
 800f6ee:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f6f2:	b2db      	uxtb	r3, r3
 800f6f4:	2b03      	cmp	r3, #3
 800f6f6:	d114      	bne.n	800f722 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800f6f8:	68fb      	ldr	r3, [r7, #12]
 800f6fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f6fe:	695b      	ldr	r3, [r3, #20]
 800f700:	2b00      	cmp	r3, #0
 800f702:	d00e      	beq.n	800f722 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800f704:	68fb      	ldr	r3, [r7, #12]
 800f706:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f70a:	695b      	ldr	r3, [r3, #20]
 800f70c:	7afa      	ldrb	r2, [r7, #11]
 800f70e:	4611      	mov	r1, r2
 800f710:	68f8      	ldr	r0, [r7, #12]
 800f712:	4798      	blx	r3
 800f714:	4603      	mov	r3, r0
 800f716:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800f718:	7dfb      	ldrb	r3, [r7, #23]
 800f71a:	2b00      	cmp	r3, #0
 800f71c:	d001      	beq.n	800f722 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800f71e:	7dfb      	ldrb	r3, [r7, #23]
 800f720:	e000      	b.n	800f724 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800f722:	2300      	movs	r3, #0
}
 800f724:	4618      	mov	r0, r3
 800f726:	3718      	adds	r7, #24
 800f728:	46bd      	mov	sp, r7
 800f72a:	bd80      	pop	{r7, pc}

0800f72c <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800f72c:	b580      	push	{r7, lr}
 800f72e:	b082      	sub	sp, #8
 800f730:	af00      	add	r7, sp, #0
 800f732:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800f734:	687b      	ldr	r3, [r7, #4]
 800f736:	2201      	movs	r2, #1
 800f738:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	2200      	movs	r2, #0
 800f740:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800f744:	687b      	ldr	r3, [r7, #4]
 800f746:	2200      	movs	r2, #0
 800f748:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800f74a:	687b      	ldr	r3, [r7, #4]
 800f74c:	2200      	movs	r2, #0
 800f74e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClass == NULL)
 800f752:	687b      	ldr	r3, [r7, #4]
 800f754:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f758:	2b00      	cmp	r3, #0
 800f75a:	d101      	bne.n	800f760 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800f75c:	2303      	movs	r3, #3
 800f75e:	e02f      	b.n	800f7c0 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800f760:	687b      	ldr	r3, [r7, #4]
 800f762:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f766:	2b00      	cmp	r3, #0
 800f768:	d00f      	beq.n	800f78a <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800f76a:	687b      	ldr	r3, [r7, #4]
 800f76c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f770:	685b      	ldr	r3, [r3, #4]
 800f772:	2b00      	cmp	r3, #0
 800f774:	d009      	beq.n	800f78a <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800f776:	687b      	ldr	r3, [r7, #4]
 800f778:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f77c:	685b      	ldr	r3, [r3, #4]
 800f77e:	687a      	ldr	r2, [r7, #4]
 800f780:	6852      	ldr	r2, [r2, #4]
 800f782:	b2d2      	uxtb	r2, r2
 800f784:	4611      	mov	r1, r2
 800f786:	6878      	ldr	r0, [r7, #4]
 800f788:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800f78a:	2340      	movs	r3, #64	@ 0x40
 800f78c:	2200      	movs	r2, #0
 800f78e:	2100      	movs	r1, #0
 800f790:	6878      	ldr	r0, [r7, #4]
 800f792:	f001 fa78 	bl	8010c86 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800f796:	687b      	ldr	r3, [r7, #4]
 800f798:	2201      	movs	r2, #1
 800f79a:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800f79e:	687b      	ldr	r3, [r7, #4]
 800f7a0:	2240      	movs	r2, #64	@ 0x40
 800f7a2:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800f7a6:	2340      	movs	r3, #64	@ 0x40
 800f7a8:	2200      	movs	r2, #0
 800f7aa:	2180      	movs	r1, #128	@ 0x80
 800f7ac:	6878      	ldr	r0, [r7, #4]
 800f7ae:	f001 fa6a 	bl	8010c86 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800f7b2:	687b      	ldr	r3, [r7, #4]
 800f7b4:	2201      	movs	r2, #1
 800f7b6:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800f7b8:	687b      	ldr	r3, [r7, #4]
 800f7ba:	2240      	movs	r2, #64	@ 0x40
 800f7bc:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800f7be:	2300      	movs	r3, #0
}
 800f7c0:	4618      	mov	r0, r3
 800f7c2:	3708      	adds	r7, #8
 800f7c4:	46bd      	mov	sp, r7
 800f7c6:	bd80      	pop	{r7, pc}

0800f7c8 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800f7c8:	b480      	push	{r7}
 800f7ca:	b083      	sub	sp, #12
 800f7cc:	af00      	add	r7, sp, #0
 800f7ce:	6078      	str	r0, [r7, #4]
 800f7d0:	460b      	mov	r3, r1
 800f7d2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800f7d4:	687b      	ldr	r3, [r7, #4]
 800f7d6:	78fa      	ldrb	r2, [r7, #3]
 800f7d8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800f7da:	2300      	movs	r3, #0
}
 800f7dc:	4618      	mov	r0, r3
 800f7de:	370c      	adds	r7, #12
 800f7e0:	46bd      	mov	sp, r7
 800f7e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7e6:	4770      	bx	lr

0800f7e8 <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800f7e8:	b480      	push	{r7}
 800f7ea:	b083      	sub	sp, #12
 800f7ec:	af00      	add	r7, sp, #0
 800f7ee:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800f7f0:	687b      	ldr	r3, [r7, #4]
 800f7f2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f7f6:	b2da      	uxtb	r2, r3
 800f7f8:	687b      	ldr	r3, [r7, #4]
 800f7fa:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800f7fe:	687b      	ldr	r3, [r7, #4]
 800f800:	2204      	movs	r2, #4
 800f802:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800f806:	2300      	movs	r3, #0
}
 800f808:	4618      	mov	r0, r3
 800f80a:	370c      	adds	r7, #12
 800f80c:	46bd      	mov	sp, r7
 800f80e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f812:	4770      	bx	lr

0800f814 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800f814:	b480      	push	{r7}
 800f816:	b083      	sub	sp, #12
 800f818:	af00      	add	r7, sp, #0
 800f81a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800f81c:	687b      	ldr	r3, [r7, #4]
 800f81e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f822:	b2db      	uxtb	r3, r3
 800f824:	2b04      	cmp	r3, #4
 800f826:	d106      	bne.n	800f836 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800f828:	687b      	ldr	r3, [r7, #4]
 800f82a:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800f82e:	b2da      	uxtb	r2, r3
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800f836:	2300      	movs	r3, #0
}
 800f838:	4618      	mov	r0, r3
 800f83a:	370c      	adds	r7, #12
 800f83c:	46bd      	mov	sp, r7
 800f83e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f842:	4770      	bx	lr

0800f844 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800f844:	b580      	push	{r7, lr}
 800f846:	b082      	sub	sp, #8
 800f848:	af00      	add	r7, sp, #0
 800f84a:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800f84c:	687b      	ldr	r3, [r7, #4]
 800f84e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f852:	2b00      	cmp	r3, #0
 800f854:	d101      	bne.n	800f85a <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800f856:	2303      	movs	r3, #3
 800f858:	e012      	b.n	800f880 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800f85a:	687b      	ldr	r3, [r7, #4]
 800f85c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f860:	b2db      	uxtb	r3, r3
 800f862:	2b03      	cmp	r3, #3
 800f864:	d10b      	bne.n	800f87e <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800f866:	687b      	ldr	r3, [r7, #4]
 800f868:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f86c:	69db      	ldr	r3, [r3, #28]
 800f86e:	2b00      	cmp	r3, #0
 800f870:	d005      	beq.n	800f87e <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800f872:	687b      	ldr	r3, [r7, #4]
 800f874:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f878:	69db      	ldr	r3, [r3, #28]
 800f87a:	6878      	ldr	r0, [r7, #4]
 800f87c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800f87e:	2300      	movs	r3, #0
}
 800f880:	4618      	mov	r0, r3
 800f882:	3708      	adds	r7, #8
 800f884:	46bd      	mov	sp, r7
 800f886:	bd80      	pop	{r7, pc}

0800f888 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800f888:	b480      	push	{r7}
 800f88a:	b087      	sub	sp, #28
 800f88c:	af00      	add	r7, sp, #0
 800f88e:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800f890:	687b      	ldr	r3, [r7, #4]
 800f892:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800f894:	697b      	ldr	r3, [r7, #20]
 800f896:	781b      	ldrb	r3, [r3, #0]
 800f898:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800f89a:	697b      	ldr	r3, [r7, #20]
 800f89c:	3301      	adds	r3, #1
 800f89e:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800f8a0:	697b      	ldr	r3, [r7, #20]
 800f8a2:	781b      	ldrb	r3, [r3, #0]
 800f8a4:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800f8a6:	8a3b      	ldrh	r3, [r7, #16]
 800f8a8:	021b      	lsls	r3, r3, #8
 800f8aa:	b21a      	sxth	r2, r3
 800f8ac:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800f8b0:	4313      	orrs	r3, r2
 800f8b2:	b21b      	sxth	r3, r3
 800f8b4:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800f8b6:	89fb      	ldrh	r3, [r7, #14]
}
 800f8b8:	4618      	mov	r0, r3
 800f8ba:	371c      	adds	r7, #28
 800f8bc:	46bd      	mov	sp, r7
 800f8be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f8c2:	4770      	bx	lr

0800f8c4 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f8c4:	b580      	push	{r7, lr}
 800f8c6:	b084      	sub	sp, #16
 800f8c8:	af00      	add	r7, sp, #0
 800f8ca:	6078      	str	r0, [r7, #4]
 800f8cc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f8ce:	2300      	movs	r3, #0
 800f8d0:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f8d2:	683b      	ldr	r3, [r7, #0]
 800f8d4:	781b      	ldrb	r3, [r3, #0]
 800f8d6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f8da:	2b40      	cmp	r3, #64	@ 0x40
 800f8dc:	d005      	beq.n	800f8ea <USBD_StdDevReq+0x26>
 800f8de:	2b40      	cmp	r3, #64	@ 0x40
 800f8e0:	d853      	bhi.n	800f98a <USBD_StdDevReq+0xc6>
 800f8e2:	2b00      	cmp	r3, #0
 800f8e4:	d00b      	beq.n	800f8fe <USBD_StdDevReq+0x3a>
 800f8e6:	2b20      	cmp	r3, #32
 800f8e8:	d14f      	bne.n	800f98a <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f8ea:	687b      	ldr	r3, [r7, #4]
 800f8ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f8f0:	689b      	ldr	r3, [r3, #8]
 800f8f2:	6839      	ldr	r1, [r7, #0]
 800f8f4:	6878      	ldr	r0, [r7, #4]
 800f8f6:	4798      	blx	r3
 800f8f8:	4603      	mov	r3, r0
 800f8fa:	73fb      	strb	r3, [r7, #15]
      break;
 800f8fc:	e04a      	b.n	800f994 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800f8fe:	683b      	ldr	r3, [r7, #0]
 800f900:	785b      	ldrb	r3, [r3, #1]
 800f902:	2b09      	cmp	r3, #9
 800f904:	d83b      	bhi.n	800f97e <USBD_StdDevReq+0xba>
 800f906:	a201      	add	r2, pc, #4	@ (adr r2, 800f90c <USBD_StdDevReq+0x48>)
 800f908:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f90c:	0800f961 	.word	0x0800f961
 800f910:	0800f975 	.word	0x0800f975
 800f914:	0800f97f 	.word	0x0800f97f
 800f918:	0800f96b 	.word	0x0800f96b
 800f91c:	0800f97f 	.word	0x0800f97f
 800f920:	0800f93f 	.word	0x0800f93f
 800f924:	0800f935 	.word	0x0800f935
 800f928:	0800f97f 	.word	0x0800f97f
 800f92c:	0800f957 	.word	0x0800f957
 800f930:	0800f949 	.word	0x0800f949
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800f934:	6839      	ldr	r1, [r7, #0]
 800f936:	6878      	ldr	r0, [r7, #4]
 800f938:	f000 f9de 	bl	800fcf8 <USBD_GetDescriptor>
          break;
 800f93c:	e024      	b.n	800f988 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800f93e:	6839      	ldr	r1, [r7, #0]
 800f940:	6878      	ldr	r0, [r7, #4]
 800f942:	f000 fb6d 	bl	8010020 <USBD_SetAddress>
          break;
 800f946:	e01f      	b.n	800f988 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800f948:	6839      	ldr	r1, [r7, #0]
 800f94a:	6878      	ldr	r0, [r7, #4]
 800f94c:	f000 fbac 	bl	80100a8 <USBD_SetConfig>
 800f950:	4603      	mov	r3, r0
 800f952:	73fb      	strb	r3, [r7, #15]
          break;
 800f954:	e018      	b.n	800f988 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800f956:	6839      	ldr	r1, [r7, #0]
 800f958:	6878      	ldr	r0, [r7, #4]
 800f95a:	f000 fc4b 	bl	80101f4 <USBD_GetConfig>
          break;
 800f95e:	e013      	b.n	800f988 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800f960:	6839      	ldr	r1, [r7, #0]
 800f962:	6878      	ldr	r0, [r7, #4]
 800f964:	f000 fc7c 	bl	8010260 <USBD_GetStatus>
          break;
 800f968:	e00e      	b.n	800f988 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800f96a:	6839      	ldr	r1, [r7, #0]
 800f96c:	6878      	ldr	r0, [r7, #4]
 800f96e:	f000 fcab 	bl	80102c8 <USBD_SetFeature>
          break;
 800f972:	e009      	b.n	800f988 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800f974:	6839      	ldr	r1, [r7, #0]
 800f976:	6878      	ldr	r0, [r7, #4]
 800f978:	f000 fcba 	bl	80102f0 <USBD_ClrFeature>
          break;
 800f97c:	e004      	b.n	800f988 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800f97e:	6839      	ldr	r1, [r7, #0]
 800f980:	6878      	ldr	r0, [r7, #4]
 800f982:	f000 fd11 	bl	80103a8 <USBD_CtlError>
          break;
 800f986:	bf00      	nop
      }
      break;
 800f988:	e004      	b.n	800f994 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800f98a:	6839      	ldr	r1, [r7, #0]
 800f98c:	6878      	ldr	r0, [r7, #4]
 800f98e:	f000 fd0b 	bl	80103a8 <USBD_CtlError>
      break;
 800f992:	bf00      	nop
  }

  return ret;
 800f994:	7bfb      	ldrb	r3, [r7, #15]
}
 800f996:	4618      	mov	r0, r3
 800f998:	3710      	adds	r7, #16
 800f99a:	46bd      	mov	sp, r7
 800f99c:	bd80      	pop	{r7, pc}
 800f99e:	bf00      	nop

0800f9a0 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800f9a0:	b580      	push	{r7, lr}
 800f9a2:	b084      	sub	sp, #16
 800f9a4:	af00      	add	r7, sp, #0
 800f9a6:	6078      	str	r0, [r7, #4]
 800f9a8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800f9aa:	2300      	movs	r3, #0
 800f9ac:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800f9ae:	683b      	ldr	r3, [r7, #0]
 800f9b0:	781b      	ldrb	r3, [r3, #0]
 800f9b2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800f9b6:	2b40      	cmp	r3, #64	@ 0x40
 800f9b8:	d005      	beq.n	800f9c6 <USBD_StdItfReq+0x26>
 800f9ba:	2b40      	cmp	r3, #64	@ 0x40
 800f9bc:	d82f      	bhi.n	800fa1e <USBD_StdItfReq+0x7e>
 800f9be:	2b00      	cmp	r3, #0
 800f9c0:	d001      	beq.n	800f9c6 <USBD_StdItfReq+0x26>
 800f9c2:	2b20      	cmp	r3, #32
 800f9c4:	d12b      	bne.n	800fa1e <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800f9c6:	687b      	ldr	r3, [r7, #4]
 800f9c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800f9cc:	b2db      	uxtb	r3, r3
 800f9ce:	3b01      	subs	r3, #1
 800f9d0:	2b02      	cmp	r3, #2
 800f9d2:	d81d      	bhi.n	800fa10 <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800f9d4:	683b      	ldr	r3, [r7, #0]
 800f9d6:	889b      	ldrh	r3, [r3, #4]
 800f9d8:	b2db      	uxtb	r3, r3
 800f9da:	2b01      	cmp	r3, #1
 800f9dc:	d813      	bhi.n	800fa06 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800f9de:	687b      	ldr	r3, [r7, #4]
 800f9e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800f9e4:	689b      	ldr	r3, [r3, #8]
 800f9e6:	6839      	ldr	r1, [r7, #0]
 800f9e8:	6878      	ldr	r0, [r7, #4]
 800f9ea:	4798      	blx	r3
 800f9ec:	4603      	mov	r3, r0
 800f9ee:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800f9f0:	683b      	ldr	r3, [r7, #0]
 800f9f2:	88db      	ldrh	r3, [r3, #6]
 800f9f4:	2b00      	cmp	r3, #0
 800f9f6:	d110      	bne.n	800fa1a <USBD_StdItfReq+0x7a>
 800f9f8:	7bfb      	ldrb	r3, [r7, #15]
 800f9fa:	2b00      	cmp	r3, #0
 800f9fc:	d10d      	bne.n	800fa1a <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800f9fe:	6878      	ldr	r0, [r7, #4]
 800fa00:	f000 fd9d 	bl	801053e <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800fa04:	e009      	b.n	800fa1a <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800fa06:	6839      	ldr	r1, [r7, #0]
 800fa08:	6878      	ldr	r0, [r7, #4]
 800fa0a:	f000 fccd 	bl	80103a8 <USBD_CtlError>
          break;
 800fa0e:	e004      	b.n	800fa1a <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800fa10:	6839      	ldr	r1, [r7, #0]
 800fa12:	6878      	ldr	r0, [r7, #4]
 800fa14:	f000 fcc8 	bl	80103a8 <USBD_CtlError>
          break;
 800fa18:	e000      	b.n	800fa1c <USBD_StdItfReq+0x7c>
          break;
 800fa1a:	bf00      	nop
      }
      break;
 800fa1c:	e004      	b.n	800fa28 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800fa1e:	6839      	ldr	r1, [r7, #0]
 800fa20:	6878      	ldr	r0, [r7, #4]
 800fa22:	f000 fcc1 	bl	80103a8 <USBD_CtlError>
      break;
 800fa26:	bf00      	nop
  }

  return ret;
 800fa28:	7bfb      	ldrb	r3, [r7, #15]
}
 800fa2a:	4618      	mov	r0, r3
 800fa2c:	3710      	adds	r7, #16
 800fa2e:	46bd      	mov	sp, r7
 800fa30:	bd80      	pop	{r7, pc}

0800fa32 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fa32:	b580      	push	{r7, lr}
 800fa34:	b084      	sub	sp, #16
 800fa36:	af00      	add	r7, sp, #0
 800fa38:	6078      	str	r0, [r7, #4]
 800fa3a:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800fa3c:	2300      	movs	r3, #0
 800fa3e:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800fa40:	683b      	ldr	r3, [r7, #0]
 800fa42:	889b      	ldrh	r3, [r3, #4]
 800fa44:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800fa46:	683b      	ldr	r3, [r7, #0]
 800fa48:	781b      	ldrb	r3, [r3, #0]
 800fa4a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800fa4e:	2b40      	cmp	r3, #64	@ 0x40
 800fa50:	d007      	beq.n	800fa62 <USBD_StdEPReq+0x30>
 800fa52:	2b40      	cmp	r3, #64	@ 0x40
 800fa54:	f200 8145 	bhi.w	800fce2 <USBD_StdEPReq+0x2b0>
 800fa58:	2b00      	cmp	r3, #0
 800fa5a:	d00c      	beq.n	800fa76 <USBD_StdEPReq+0x44>
 800fa5c:	2b20      	cmp	r3, #32
 800fa5e:	f040 8140 	bne.w	800fce2 <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800fa62:	687b      	ldr	r3, [r7, #4]
 800fa64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800fa68:	689b      	ldr	r3, [r3, #8]
 800fa6a:	6839      	ldr	r1, [r7, #0]
 800fa6c:	6878      	ldr	r0, [r7, #4]
 800fa6e:	4798      	blx	r3
 800fa70:	4603      	mov	r3, r0
 800fa72:	73fb      	strb	r3, [r7, #15]
      break;
 800fa74:	e13a      	b.n	800fcec <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800fa76:	683b      	ldr	r3, [r7, #0]
 800fa78:	785b      	ldrb	r3, [r3, #1]
 800fa7a:	2b03      	cmp	r3, #3
 800fa7c:	d007      	beq.n	800fa8e <USBD_StdEPReq+0x5c>
 800fa7e:	2b03      	cmp	r3, #3
 800fa80:	f300 8129 	bgt.w	800fcd6 <USBD_StdEPReq+0x2a4>
 800fa84:	2b00      	cmp	r3, #0
 800fa86:	d07f      	beq.n	800fb88 <USBD_StdEPReq+0x156>
 800fa88:	2b01      	cmp	r3, #1
 800fa8a:	d03c      	beq.n	800fb06 <USBD_StdEPReq+0xd4>
 800fa8c:	e123      	b.n	800fcd6 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800fa8e:	687b      	ldr	r3, [r7, #4]
 800fa90:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fa94:	b2db      	uxtb	r3, r3
 800fa96:	2b02      	cmp	r3, #2
 800fa98:	d002      	beq.n	800faa0 <USBD_StdEPReq+0x6e>
 800fa9a:	2b03      	cmp	r3, #3
 800fa9c:	d016      	beq.n	800facc <USBD_StdEPReq+0x9a>
 800fa9e:	e02c      	b.n	800fafa <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800faa0:	7bbb      	ldrb	r3, [r7, #14]
 800faa2:	2b00      	cmp	r3, #0
 800faa4:	d00d      	beq.n	800fac2 <USBD_StdEPReq+0x90>
 800faa6:	7bbb      	ldrb	r3, [r7, #14]
 800faa8:	2b80      	cmp	r3, #128	@ 0x80
 800faaa:	d00a      	beq.n	800fac2 <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800faac:	7bbb      	ldrb	r3, [r7, #14]
 800faae:	4619      	mov	r1, r3
 800fab0:	6878      	ldr	r0, [r7, #4]
 800fab2:	f001 f92d 	bl	8010d10 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800fab6:	2180      	movs	r1, #128	@ 0x80
 800fab8:	6878      	ldr	r0, [r7, #4]
 800faba:	f001 f929 	bl	8010d10 <USBD_LL_StallEP>
 800fabe:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800fac0:	e020      	b.n	800fb04 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800fac2:	6839      	ldr	r1, [r7, #0]
 800fac4:	6878      	ldr	r0, [r7, #4]
 800fac6:	f000 fc6f 	bl	80103a8 <USBD_CtlError>
              break;
 800faca:	e01b      	b.n	800fb04 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800facc:	683b      	ldr	r3, [r7, #0]
 800face:	885b      	ldrh	r3, [r3, #2]
 800fad0:	2b00      	cmp	r3, #0
 800fad2:	d10e      	bne.n	800faf2 <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800fad4:	7bbb      	ldrb	r3, [r7, #14]
 800fad6:	2b00      	cmp	r3, #0
 800fad8:	d00b      	beq.n	800faf2 <USBD_StdEPReq+0xc0>
 800fada:	7bbb      	ldrb	r3, [r7, #14]
 800fadc:	2b80      	cmp	r3, #128	@ 0x80
 800fade:	d008      	beq.n	800faf2 <USBD_StdEPReq+0xc0>
 800fae0:	683b      	ldr	r3, [r7, #0]
 800fae2:	88db      	ldrh	r3, [r3, #6]
 800fae4:	2b00      	cmp	r3, #0
 800fae6:	d104      	bne.n	800faf2 <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800fae8:	7bbb      	ldrb	r3, [r7, #14]
 800faea:	4619      	mov	r1, r3
 800faec:	6878      	ldr	r0, [r7, #4]
 800faee:	f001 f90f 	bl	8010d10 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800faf2:	6878      	ldr	r0, [r7, #4]
 800faf4:	f000 fd23 	bl	801053e <USBD_CtlSendStatus>

              break;
 800faf8:	e004      	b.n	800fb04 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800fafa:	6839      	ldr	r1, [r7, #0]
 800fafc:	6878      	ldr	r0, [r7, #4]
 800fafe:	f000 fc53 	bl	80103a8 <USBD_CtlError>
              break;
 800fb02:	bf00      	nop
          }
          break;
 800fb04:	e0ec      	b.n	800fce0 <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800fb06:	687b      	ldr	r3, [r7, #4]
 800fb08:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fb0c:	b2db      	uxtb	r3, r3
 800fb0e:	2b02      	cmp	r3, #2
 800fb10:	d002      	beq.n	800fb18 <USBD_StdEPReq+0xe6>
 800fb12:	2b03      	cmp	r3, #3
 800fb14:	d016      	beq.n	800fb44 <USBD_StdEPReq+0x112>
 800fb16:	e030      	b.n	800fb7a <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800fb18:	7bbb      	ldrb	r3, [r7, #14]
 800fb1a:	2b00      	cmp	r3, #0
 800fb1c:	d00d      	beq.n	800fb3a <USBD_StdEPReq+0x108>
 800fb1e:	7bbb      	ldrb	r3, [r7, #14]
 800fb20:	2b80      	cmp	r3, #128	@ 0x80
 800fb22:	d00a      	beq.n	800fb3a <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800fb24:	7bbb      	ldrb	r3, [r7, #14]
 800fb26:	4619      	mov	r1, r3
 800fb28:	6878      	ldr	r0, [r7, #4]
 800fb2a:	f001 f8f1 	bl	8010d10 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800fb2e:	2180      	movs	r1, #128	@ 0x80
 800fb30:	6878      	ldr	r0, [r7, #4]
 800fb32:	f001 f8ed 	bl	8010d10 <USBD_LL_StallEP>
 800fb36:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800fb38:	e025      	b.n	800fb86 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800fb3a:	6839      	ldr	r1, [r7, #0]
 800fb3c:	6878      	ldr	r0, [r7, #4]
 800fb3e:	f000 fc33 	bl	80103a8 <USBD_CtlError>
              break;
 800fb42:	e020      	b.n	800fb86 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800fb44:	683b      	ldr	r3, [r7, #0]
 800fb46:	885b      	ldrh	r3, [r3, #2]
 800fb48:	2b00      	cmp	r3, #0
 800fb4a:	d11b      	bne.n	800fb84 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800fb4c:	7bbb      	ldrb	r3, [r7, #14]
 800fb4e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800fb52:	2b00      	cmp	r3, #0
 800fb54:	d004      	beq.n	800fb60 <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800fb56:	7bbb      	ldrb	r3, [r7, #14]
 800fb58:	4619      	mov	r1, r3
 800fb5a:	6878      	ldr	r0, [r7, #4]
 800fb5c:	f001 f8f7 	bl	8010d4e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800fb60:	6878      	ldr	r0, [r7, #4]
 800fb62:	f000 fcec 	bl	801053e <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800fb66:	687b      	ldr	r3, [r7, #4]
 800fb68:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800fb6c:	689b      	ldr	r3, [r3, #8]
 800fb6e:	6839      	ldr	r1, [r7, #0]
 800fb70:	6878      	ldr	r0, [r7, #4]
 800fb72:	4798      	blx	r3
 800fb74:	4603      	mov	r3, r0
 800fb76:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800fb78:	e004      	b.n	800fb84 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800fb7a:	6839      	ldr	r1, [r7, #0]
 800fb7c:	6878      	ldr	r0, [r7, #4]
 800fb7e:	f000 fc13 	bl	80103a8 <USBD_CtlError>
              break;
 800fb82:	e000      	b.n	800fb86 <USBD_StdEPReq+0x154>
              break;
 800fb84:	bf00      	nop
          }
          break;
 800fb86:	e0ab      	b.n	800fce0 <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800fb88:	687b      	ldr	r3, [r7, #4]
 800fb8a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800fb8e:	b2db      	uxtb	r3, r3
 800fb90:	2b02      	cmp	r3, #2
 800fb92:	d002      	beq.n	800fb9a <USBD_StdEPReq+0x168>
 800fb94:	2b03      	cmp	r3, #3
 800fb96:	d032      	beq.n	800fbfe <USBD_StdEPReq+0x1cc>
 800fb98:	e097      	b.n	800fcca <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800fb9a:	7bbb      	ldrb	r3, [r7, #14]
 800fb9c:	2b00      	cmp	r3, #0
 800fb9e:	d007      	beq.n	800fbb0 <USBD_StdEPReq+0x17e>
 800fba0:	7bbb      	ldrb	r3, [r7, #14]
 800fba2:	2b80      	cmp	r3, #128	@ 0x80
 800fba4:	d004      	beq.n	800fbb0 <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800fba6:	6839      	ldr	r1, [r7, #0]
 800fba8:	6878      	ldr	r0, [r7, #4]
 800fbaa:	f000 fbfd 	bl	80103a8 <USBD_CtlError>
                break;
 800fbae:	e091      	b.n	800fcd4 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800fbb0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fbb4:	2b00      	cmp	r3, #0
 800fbb6:	da0b      	bge.n	800fbd0 <USBD_StdEPReq+0x19e>
 800fbb8:	7bbb      	ldrb	r3, [r7, #14]
 800fbba:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800fbbe:	4613      	mov	r3, r2
 800fbc0:	009b      	lsls	r3, r3, #2
 800fbc2:	4413      	add	r3, r2
 800fbc4:	009b      	lsls	r3, r3, #2
 800fbc6:	3310      	adds	r3, #16
 800fbc8:	687a      	ldr	r2, [r7, #4]
 800fbca:	4413      	add	r3, r2
 800fbcc:	3304      	adds	r3, #4
 800fbce:	e00b      	b.n	800fbe8 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800fbd0:	7bbb      	ldrb	r3, [r7, #14]
 800fbd2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800fbd6:	4613      	mov	r3, r2
 800fbd8:	009b      	lsls	r3, r3, #2
 800fbda:	4413      	add	r3, r2
 800fbdc:	009b      	lsls	r3, r3, #2
 800fbde:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800fbe2:	687a      	ldr	r2, [r7, #4]
 800fbe4:	4413      	add	r3, r2
 800fbe6:	3304      	adds	r3, #4
 800fbe8:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800fbea:	68bb      	ldr	r3, [r7, #8]
 800fbec:	2200      	movs	r2, #0
 800fbee:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800fbf0:	68bb      	ldr	r3, [r7, #8]
 800fbf2:	2202      	movs	r2, #2
 800fbf4:	4619      	mov	r1, r3
 800fbf6:	6878      	ldr	r0, [r7, #4]
 800fbf8:	f000 fc47 	bl	801048a <USBD_CtlSendData>
              break;
 800fbfc:	e06a      	b.n	800fcd4 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800fbfe:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fc02:	2b00      	cmp	r3, #0
 800fc04:	da11      	bge.n	800fc2a <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800fc06:	7bbb      	ldrb	r3, [r7, #14]
 800fc08:	f003 020f 	and.w	r2, r3, #15
 800fc0c:	6879      	ldr	r1, [r7, #4]
 800fc0e:	4613      	mov	r3, r2
 800fc10:	009b      	lsls	r3, r3, #2
 800fc12:	4413      	add	r3, r2
 800fc14:	009b      	lsls	r3, r3, #2
 800fc16:	440b      	add	r3, r1
 800fc18:	3324      	adds	r3, #36	@ 0x24
 800fc1a:	881b      	ldrh	r3, [r3, #0]
 800fc1c:	2b00      	cmp	r3, #0
 800fc1e:	d117      	bne.n	800fc50 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800fc20:	6839      	ldr	r1, [r7, #0]
 800fc22:	6878      	ldr	r0, [r7, #4]
 800fc24:	f000 fbc0 	bl	80103a8 <USBD_CtlError>
                  break;
 800fc28:	e054      	b.n	800fcd4 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800fc2a:	7bbb      	ldrb	r3, [r7, #14]
 800fc2c:	f003 020f 	and.w	r2, r3, #15
 800fc30:	6879      	ldr	r1, [r7, #4]
 800fc32:	4613      	mov	r3, r2
 800fc34:	009b      	lsls	r3, r3, #2
 800fc36:	4413      	add	r3, r2
 800fc38:	009b      	lsls	r3, r3, #2
 800fc3a:	440b      	add	r3, r1
 800fc3c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800fc40:	881b      	ldrh	r3, [r3, #0]
 800fc42:	2b00      	cmp	r3, #0
 800fc44:	d104      	bne.n	800fc50 <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800fc46:	6839      	ldr	r1, [r7, #0]
 800fc48:	6878      	ldr	r0, [r7, #4]
 800fc4a:	f000 fbad 	bl	80103a8 <USBD_CtlError>
                  break;
 800fc4e:	e041      	b.n	800fcd4 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800fc50:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800fc54:	2b00      	cmp	r3, #0
 800fc56:	da0b      	bge.n	800fc70 <USBD_StdEPReq+0x23e>
 800fc58:	7bbb      	ldrb	r3, [r7, #14]
 800fc5a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800fc5e:	4613      	mov	r3, r2
 800fc60:	009b      	lsls	r3, r3, #2
 800fc62:	4413      	add	r3, r2
 800fc64:	009b      	lsls	r3, r3, #2
 800fc66:	3310      	adds	r3, #16
 800fc68:	687a      	ldr	r2, [r7, #4]
 800fc6a:	4413      	add	r3, r2
 800fc6c:	3304      	adds	r3, #4
 800fc6e:	e00b      	b.n	800fc88 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800fc70:	7bbb      	ldrb	r3, [r7, #14]
 800fc72:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800fc76:	4613      	mov	r3, r2
 800fc78:	009b      	lsls	r3, r3, #2
 800fc7a:	4413      	add	r3, r2
 800fc7c:	009b      	lsls	r3, r3, #2
 800fc7e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800fc82:	687a      	ldr	r2, [r7, #4]
 800fc84:	4413      	add	r3, r2
 800fc86:	3304      	adds	r3, #4
 800fc88:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800fc8a:	7bbb      	ldrb	r3, [r7, #14]
 800fc8c:	2b00      	cmp	r3, #0
 800fc8e:	d002      	beq.n	800fc96 <USBD_StdEPReq+0x264>
 800fc90:	7bbb      	ldrb	r3, [r7, #14]
 800fc92:	2b80      	cmp	r3, #128	@ 0x80
 800fc94:	d103      	bne.n	800fc9e <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800fc96:	68bb      	ldr	r3, [r7, #8]
 800fc98:	2200      	movs	r2, #0
 800fc9a:	601a      	str	r2, [r3, #0]
 800fc9c:	e00e      	b.n	800fcbc <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800fc9e:	7bbb      	ldrb	r3, [r7, #14]
 800fca0:	4619      	mov	r1, r3
 800fca2:	6878      	ldr	r0, [r7, #4]
 800fca4:	f001 f872 	bl	8010d8c <USBD_LL_IsStallEP>
 800fca8:	4603      	mov	r3, r0
 800fcaa:	2b00      	cmp	r3, #0
 800fcac:	d003      	beq.n	800fcb6 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800fcae:	68bb      	ldr	r3, [r7, #8]
 800fcb0:	2201      	movs	r2, #1
 800fcb2:	601a      	str	r2, [r3, #0]
 800fcb4:	e002      	b.n	800fcbc <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800fcb6:	68bb      	ldr	r3, [r7, #8]
 800fcb8:	2200      	movs	r2, #0
 800fcba:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800fcbc:	68bb      	ldr	r3, [r7, #8]
 800fcbe:	2202      	movs	r2, #2
 800fcc0:	4619      	mov	r1, r3
 800fcc2:	6878      	ldr	r0, [r7, #4]
 800fcc4:	f000 fbe1 	bl	801048a <USBD_CtlSendData>
              break;
 800fcc8:	e004      	b.n	800fcd4 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800fcca:	6839      	ldr	r1, [r7, #0]
 800fccc:	6878      	ldr	r0, [r7, #4]
 800fcce:	f000 fb6b 	bl	80103a8 <USBD_CtlError>
              break;
 800fcd2:	bf00      	nop
          }
          break;
 800fcd4:	e004      	b.n	800fce0 <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800fcd6:	6839      	ldr	r1, [r7, #0]
 800fcd8:	6878      	ldr	r0, [r7, #4]
 800fcda:	f000 fb65 	bl	80103a8 <USBD_CtlError>
          break;
 800fcde:	bf00      	nop
      }
      break;
 800fce0:	e004      	b.n	800fcec <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800fce2:	6839      	ldr	r1, [r7, #0]
 800fce4:	6878      	ldr	r0, [r7, #4]
 800fce6:	f000 fb5f 	bl	80103a8 <USBD_CtlError>
      break;
 800fcea:	bf00      	nop
  }

  return ret;
 800fcec:	7bfb      	ldrb	r3, [r7, #15]
}
 800fcee:	4618      	mov	r0, r3
 800fcf0:	3710      	adds	r7, #16
 800fcf2:	46bd      	mov	sp, r7
 800fcf4:	bd80      	pop	{r7, pc}
	...

0800fcf8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800fcf8:	b580      	push	{r7, lr}
 800fcfa:	b084      	sub	sp, #16
 800fcfc:	af00      	add	r7, sp, #0
 800fcfe:	6078      	str	r0, [r7, #4]
 800fd00:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800fd02:	2300      	movs	r3, #0
 800fd04:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800fd06:	2300      	movs	r3, #0
 800fd08:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800fd0a:	2300      	movs	r3, #0
 800fd0c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800fd0e:	683b      	ldr	r3, [r7, #0]
 800fd10:	885b      	ldrh	r3, [r3, #2]
 800fd12:	0a1b      	lsrs	r3, r3, #8
 800fd14:	b29b      	uxth	r3, r3
 800fd16:	3b01      	subs	r3, #1
 800fd18:	2b0e      	cmp	r3, #14
 800fd1a:	f200 8152 	bhi.w	800ffc2 <USBD_GetDescriptor+0x2ca>
 800fd1e:	a201      	add	r2, pc, #4	@ (adr r2, 800fd24 <USBD_GetDescriptor+0x2c>)
 800fd20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fd24:	0800fd95 	.word	0x0800fd95
 800fd28:	0800fdad 	.word	0x0800fdad
 800fd2c:	0800fded 	.word	0x0800fded
 800fd30:	0800ffc3 	.word	0x0800ffc3
 800fd34:	0800ffc3 	.word	0x0800ffc3
 800fd38:	0800ff63 	.word	0x0800ff63
 800fd3c:	0800ff8f 	.word	0x0800ff8f
 800fd40:	0800ffc3 	.word	0x0800ffc3
 800fd44:	0800ffc3 	.word	0x0800ffc3
 800fd48:	0800ffc3 	.word	0x0800ffc3
 800fd4c:	0800ffc3 	.word	0x0800ffc3
 800fd50:	0800ffc3 	.word	0x0800ffc3
 800fd54:	0800ffc3 	.word	0x0800ffc3
 800fd58:	0800ffc3 	.word	0x0800ffc3
 800fd5c:	0800fd61 	.word	0x0800fd61
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800fd60:	687b      	ldr	r3, [r7, #4]
 800fd62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fd66:	69db      	ldr	r3, [r3, #28]
 800fd68:	2b00      	cmp	r3, #0
 800fd6a:	d00b      	beq.n	800fd84 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800fd6c:	687b      	ldr	r3, [r7, #4]
 800fd6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fd72:	69db      	ldr	r3, [r3, #28]
 800fd74:	687a      	ldr	r2, [r7, #4]
 800fd76:	7c12      	ldrb	r2, [r2, #16]
 800fd78:	f107 0108 	add.w	r1, r7, #8
 800fd7c:	4610      	mov	r0, r2
 800fd7e:	4798      	blx	r3
 800fd80:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800fd82:	e126      	b.n	800ffd2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800fd84:	6839      	ldr	r1, [r7, #0]
 800fd86:	6878      	ldr	r0, [r7, #4]
 800fd88:	f000 fb0e 	bl	80103a8 <USBD_CtlError>
        err++;
 800fd8c:	7afb      	ldrb	r3, [r7, #11]
 800fd8e:	3301      	adds	r3, #1
 800fd90:	72fb      	strb	r3, [r7, #11]
      break;
 800fd92:	e11e      	b.n	800ffd2 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800fd94:	687b      	ldr	r3, [r7, #4]
 800fd96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fd9a:	681b      	ldr	r3, [r3, #0]
 800fd9c:	687a      	ldr	r2, [r7, #4]
 800fd9e:	7c12      	ldrb	r2, [r2, #16]
 800fda0:	f107 0108 	add.w	r1, r7, #8
 800fda4:	4610      	mov	r0, r2
 800fda6:	4798      	blx	r3
 800fda8:	60f8      	str	r0, [r7, #12]
      break;
 800fdaa:	e112      	b.n	800ffd2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800fdac:	687b      	ldr	r3, [r7, #4]
 800fdae:	7c1b      	ldrb	r3, [r3, #16]
 800fdb0:	2b00      	cmp	r3, #0
 800fdb2:	d10d      	bne.n	800fdd0 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800fdb4:	687b      	ldr	r3, [r7, #4]
 800fdb6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800fdba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800fdbc:	f107 0208 	add.w	r2, r7, #8
 800fdc0:	4610      	mov	r0, r2
 800fdc2:	4798      	blx	r3
 800fdc4:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800fdc6:	68fb      	ldr	r3, [r7, #12]
 800fdc8:	3301      	adds	r3, #1
 800fdca:	2202      	movs	r2, #2
 800fdcc:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800fdce:	e100      	b.n	800ffd2 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800fdd0:	687b      	ldr	r3, [r7, #4]
 800fdd2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800fdd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fdd8:	f107 0208 	add.w	r2, r7, #8
 800fddc:	4610      	mov	r0, r2
 800fdde:	4798      	blx	r3
 800fde0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800fde2:	68fb      	ldr	r3, [r7, #12]
 800fde4:	3301      	adds	r3, #1
 800fde6:	2202      	movs	r2, #2
 800fde8:	701a      	strb	r2, [r3, #0]
      break;
 800fdea:	e0f2      	b.n	800ffd2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800fdec:	683b      	ldr	r3, [r7, #0]
 800fdee:	885b      	ldrh	r3, [r3, #2]
 800fdf0:	b2db      	uxtb	r3, r3
 800fdf2:	2b05      	cmp	r3, #5
 800fdf4:	f200 80ac 	bhi.w	800ff50 <USBD_GetDescriptor+0x258>
 800fdf8:	a201      	add	r2, pc, #4	@ (adr r2, 800fe00 <USBD_GetDescriptor+0x108>)
 800fdfa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fdfe:	bf00      	nop
 800fe00:	0800fe19 	.word	0x0800fe19
 800fe04:	0800fe4d 	.word	0x0800fe4d
 800fe08:	0800fe81 	.word	0x0800fe81
 800fe0c:	0800feb5 	.word	0x0800feb5
 800fe10:	0800fee9 	.word	0x0800fee9
 800fe14:	0800ff1d 	.word	0x0800ff1d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800fe18:	687b      	ldr	r3, [r7, #4]
 800fe1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fe1e:	685b      	ldr	r3, [r3, #4]
 800fe20:	2b00      	cmp	r3, #0
 800fe22:	d00b      	beq.n	800fe3c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800fe24:	687b      	ldr	r3, [r7, #4]
 800fe26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fe2a:	685b      	ldr	r3, [r3, #4]
 800fe2c:	687a      	ldr	r2, [r7, #4]
 800fe2e:	7c12      	ldrb	r2, [r2, #16]
 800fe30:	f107 0108 	add.w	r1, r7, #8
 800fe34:	4610      	mov	r0, r2
 800fe36:	4798      	blx	r3
 800fe38:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800fe3a:	e091      	b.n	800ff60 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800fe3c:	6839      	ldr	r1, [r7, #0]
 800fe3e:	6878      	ldr	r0, [r7, #4]
 800fe40:	f000 fab2 	bl	80103a8 <USBD_CtlError>
            err++;
 800fe44:	7afb      	ldrb	r3, [r7, #11]
 800fe46:	3301      	adds	r3, #1
 800fe48:	72fb      	strb	r3, [r7, #11]
          break;
 800fe4a:	e089      	b.n	800ff60 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800fe4c:	687b      	ldr	r3, [r7, #4]
 800fe4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fe52:	689b      	ldr	r3, [r3, #8]
 800fe54:	2b00      	cmp	r3, #0
 800fe56:	d00b      	beq.n	800fe70 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800fe58:	687b      	ldr	r3, [r7, #4]
 800fe5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fe5e:	689b      	ldr	r3, [r3, #8]
 800fe60:	687a      	ldr	r2, [r7, #4]
 800fe62:	7c12      	ldrb	r2, [r2, #16]
 800fe64:	f107 0108 	add.w	r1, r7, #8
 800fe68:	4610      	mov	r0, r2
 800fe6a:	4798      	blx	r3
 800fe6c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800fe6e:	e077      	b.n	800ff60 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800fe70:	6839      	ldr	r1, [r7, #0]
 800fe72:	6878      	ldr	r0, [r7, #4]
 800fe74:	f000 fa98 	bl	80103a8 <USBD_CtlError>
            err++;
 800fe78:	7afb      	ldrb	r3, [r7, #11]
 800fe7a:	3301      	adds	r3, #1
 800fe7c:	72fb      	strb	r3, [r7, #11]
          break;
 800fe7e:	e06f      	b.n	800ff60 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800fe80:	687b      	ldr	r3, [r7, #4]
 800fe82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fe86:	68db      	ldr	r3, [r3, #12]
 800fe88:	2b00      	cmp	r3, #0
 800fe8a:	d00b      	beq.n	800fea4 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800fe8c:	687b      	ldr	r3, [r7, #4]
 800fe8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fe92:	68db      	ldr	r3, [r3, #12]
 800fe94:	687a      	ldr	r2, [r7, #4]
 800fe96:	7c12      	ldrb	r2, [r2, #16]
 800fe98:	f107 0108 	add.w	r1, r7, #8
 800fe9c:	4610      	mov	r0, r2
 800fe9e:	4798      	blx	r3
 800fea0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800fea2:	e05d      	b.n	800ff60 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800fea4:	6839      	ldr	r1, [r7, #0]
 800fea6:	6878      	ldr	r0, [r7, #4]
 800fea8:	f000 fa7e 	bl	80103a8 <USBD_CtlError>
            err++;
 800feac:	7afb      	ldrb	r3, [r7, #11]
 800feae:	3301      	adds	r3, #1
 800feb0:	72fb      	strb	r3, [r7, #11]
          break;
 800feb2:	e055      	b.n	800ff60 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800feb4:	687b      	ldr	r3, [r7, #4]
 800feb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800feba:	691b      	ldr	r3, [r3, #16]
 800febc:	2b00      	cmp	r3, #0
 800febe:	d00b      	beq.n	800fed8 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800fec0:	687b      	ldr	r3, [r7, #4]
 800fec2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fec6:	691b      	ldr	r3, [r3, #16]
 800fec8:	687a      	ldr	r2, [r7, #4]
 800feca:	7c12      	ldrb	r2, [r2, #16]
 800fecc:	f107 0108 	add.w	r1, r7, #8
 800fed0:	4610      	mov	r0, r2
 800fed2:	4798      	blx	r3
 800fed4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800fed6:	e043      	b.n	800ff60 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800fed8:	6839      	ldr	r1, [r7, #0]
 800feda:	6878      	ldr	r0, [r7, #4]
 800fedc:	f000 fa64 	bl	80103a8 <USBD_CtlError>
            err++;
 800fee0:	7afb      	ldrb	r3, [r7, #11]
 800fee2:	3301      	adds	r3, #1
 800fee4:	72fb      	strb	r3, [r7, #11]
          break;
 800fee6:	e03b      	b.n	800ff60 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800fee8:	687b      	ldr	r3, [r7, #4]
 800feea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800feee:	695b      	ldr	r3, [r3, #20]
 800fef0:	2b00      	cmp	r3, #0
 800fef2:	d00b      	beq.n	800ff0c <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800fef4:	687b      	ldr	r3, [r7, #4]
 800fef6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800fefa:	695b      	ldr	r3, [r3, #20]
 800fefc:	687a      	ldr	r2, [r7, #4]
 800fefe:	7c12      	ldrb	r2, [r2, #16]
 800ff00:	f107 0108 	add.w	r1, r7, #8
 800ff04:	4610      	mov	r0, r2
 800ff06:	4798      	blx	r3
 800ff08:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ff0a:	e029      	b.n	800ff60 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ff0c:	6839      	ldr	r1, [r7, #0]
 800ff0e:	6878      	ldr	r0, [r7, #4]
 800ff10:	f000 fa4a 	bl	80103a8 <USBD_CtlError>
            err++;
 800ff14:	7afb      	ldrb	r3, [r7, #11]
 800ff16:	3301      	adds	r3, #1
 800ff18:	72fb      	strb	r3, [r7, #11]
          break;
 800ff1a:	e021      	b.n	800ff60 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800ff1c:	687b      	ldr	r3, [r7, #4]
 800ff1e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ff22:	699b      	ldr	r3, [r3, #24]
 800ff24:	2b00      	cmp	r3, #0
 800ff26:	d00b      	beq.n	800ff40 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800ff28:	687b      	ldr	r3, [r7, #4]
 800ff2a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ff2e:	699b      	ldr	r3, [r3, #24]
 800ff30:	687a      	ldr	r2, [r7, #4]
 800ff32:	7c12      	ldrb	r2, [r2, #16]
 800ff34:	f107 0108 	add.w	r1, r7, #8
 800ff38:	4610      	mov	r0, r2
 800ff3a:	4798      	blx	r3
 800ff3c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ff3e:	e00f      	b.n	800ff60 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ff40:	6839      	ldr	r1, [r7, #0]
 800ff42:	6878      	ldr	r0, [r7, #4]
 800ff44:	f000 fa30 	bl	80103a8 <USBD_CtlError>
            err++;
 800ff48:	7afb      	ldrb	r3, [r7, #11]
 800ff4a:	3301      	adds	r3, #1
 800ff4c:	72fb      	strb	r3, [r7, #11]
          break;
 800ff4e:	e007      	b.n	800ff60 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800ff50:	6839      	ldr	r1, [r7, #0]
 800ff52:	6878      	ldr	r0, [r7, #4]
 800ff54:	f000 fa28 	bl	80103a8 <USBD_CtlError>
          err++;
 800ff58:	7afb      	ldrb	r3, [r7, #11]
 800ff5a:	3301      	adds	r3, #1
 800ff5c:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800ff5e:	bf00      	nop
      }
      break;
 800ff60:	e037      	b.n	800ffd2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ff62:	687b      	ldr	r3, [r7, #4]
 800ff64:	7c1b      	ldrb	r3, [r3, #16]
 800ff66:	2b00      	cmp	r3, #0
 800ff68:	d109      	bne.n	800ff7e <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800ff6a:	687b      	ldr	r3, [r7, #4]
 800ff6c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ff70:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ff72:	f107 0208 	add.w	r2, r7, #8
 800ff76:	4610      	mov	r0, r2
 800ff78:	4798      	blx	r3
 800ff7a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ff7c:	e029      	b.n	800ffd2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800ff7e:	6839      	ldr	r1, [r7, #0]
 800ff80:	6878      	ldr	r0, [r7, #4]
 800ff82:	f000 fa11 	bl	80103a8 <USBD_CtlError>
        err++;
 800ff86:	7afb      	ldrb	r3, [r7, #11]
 800ff88:	3301      	adds	r3, #1
 800ff8a:	72fb      	strb	r3, [r7, #11]
      break;
 800ff8c:	e021      	b.n	800ffd2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ff8e:	687b      	ldr	r3, [r7, #4]
 800ff90:	7c1b      	ldrb	r3, [r3, #16]
 800ff92:	2b00      	cmp	r3, #0
 800ff94:	d10d      	bne.n	800ffb2 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800ff96:	687b      	ldr	r3, [r7, #4]
 800ff98:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ff9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ff9e:	f107 0208 	add.w	r2, r7, #8
 800ffa2:	4610      	mov	r0, r2
 800ffa4:	4798      	blx	r3
 800ffa6:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800ffa8:	68fb      	ldr	r3, [r7, #12]
 800ffaa:	3301      	adds	r3, #1
 800ffac:	2207      	movs	r2, #7
 800ffae:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ffb0:	e00f      	b.n	800ffd2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800ffb2:	6839      	ldr	r1, [r7, #0]
 800ffb4:	6878      	ldr	r0, [r7, #4]
 800ffb6:	f000 f9f7 	bl	80103a8 <USBD_CtlError>
        err++;
 800ffba:	7afb      	ldrb	r3, [r7, #11]
 800ffbc:	3301      	adds	r3, #1
 800ffbe:	72fb      	strb	r3, [r7, #11]
      break;
 800ffc0:	e007      	b.n	800ffd2 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800ffc2:	6839      	ldr	r1, [r7, #0]
 800ffc4:	6878      	ldr	r0, [r7, #4]
 800ffc6:	f000 f9ef 	bl	80103a8 <USBD_CtlError>
      err++;
 800ffca:	7afb      	ldrb	r3, [r7, #11]
 800ffcc:	3301      	adds	r3, #1
 800ffce:	72fb      	strb	r3, [r7, #11]
      break;
 800ffd0:	bf00      	nop
  }

  if (err != 0U)
 800ffd2:	7afb      	ldrb	r3, [r7, #11]
 800ffd4:	2b00      	cmp	r3, #0
 800ffd6:	d11e      	bne.n	8010016 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800ffd8:	683b      	ldr	r3, [r7, #0]
 800ffda:	88db      	ldrh	r3, [r3, #6]
 800ffdc:	2b00      	cmp	r3, #0
 800ffde:	d016      	beq.n	801000e <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800ffe0:	893b      	ldrh	r3, [r7, #8]
 800ffe2:	2b00      	cmp	r3, #0
 800ffe4:	d00e      	beq.n	8010004 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800ffe6:	683b      	ldr	r3, [r7, #0]
 800ffe8:	88da      	ldrh	r2, [r3, #6]
 800ffea:	893b      	ldrh	r3, [r7, #8]
 800ffec:	4293      	cmp	r3, r2
 800ffee:	bf28      	it	cs
 800fff0:	4613      	movcs	r3, r2
 800fff2:	b29b      	uxth	r3, r3
 800fff4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800fff6:	893b      	ldrh	r3, [r7, #8]
 800fff8:	461a      	mov	r2, r3
 800fffa:	68f9      	ldr	r1, [r7, #12]
 800fffc:	6878      	ldr	r0, [r7, #4]
 800fffe:	f000 fa44 	bl	801048a <USBD_CtlSendData>
 8010002:	e009      	b.n	8010018 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8010004:	6839      	ldr	r1, [r7, #0]
 8010006:	6878      	ldr	r0, [r7, #4]
 8010008:	f000 f9ce 	bl	80103a8 <USBD_CtlError>
 801000c:	e004      	b.n	8010018 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 801000e:	6878      	ldr	r0, [r7, #4]
 8010010:	f000 fa95 	bl	801053e <USBD_CtlSendStatus>
 8010014:	e000      	b.n	8010018 <USBD_GetDescriptor+0x320>
    return;
 8010016:	bf00      	nop
  }
}
 8010018:	3710      	adds	r7, #16
 801001a:	46bd      	mov	sp, r7
 801001c:	bd80      	pop	{r7, pc}
 801001e:	bf00      	nop

08010020 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010020:	b580      	push	{r7, lr}
 8010022:	b084      	sub	sp, #16
 8010024:	af00      	add	r7, sp, #0
 8010026:	6078      	str	r0, [r7, #4]
 8010028:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 801002a:	683b      	ldr	r3, [r7, #0]
 801002c:	889b      	ldrh	r3, [r3, #4]
 801002e:	2b00      	cmp	r3, #0
 8010030:	d131      	bne.n	8010096 <USBD_SetAddress+0x76>
 8010032:	683b      	ldr	r3, [r7, #0]
 8010034:	88db      	ldrh	r3, [r3, #6]
 8010036:	2b00      	cmp	r3, #0
 8010038:	d12d      	bne.n	8010096 <USBD_SetAddress+0x76>
 801003a:	683b      	ldr	r3, [r7, #0]
 801003c:	885b      	ldrh	r3, [r3, #2]
 801003e:	2b7f      	cmp	r3, #127	@ 0x7f
 8010040:	d829      	bhi.n	8010096 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8010042:	683b      	ldr	r3, [r7, #0]
 8010044:	885b      	ldrh	r3, [r3, #2]
 8010046:	b2db      	uxtb	r3, r3
 8010048:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801004c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801004e:	687b      	ldr	r3, [r7, #4]
 8010050:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010054:	b2db      	uxtb	r3, r3
 8010056:	2b03      	cmp	r3, #3
 8010058:	d104      	bne.n	8010064 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 801005a:	6839      	ldr	r1, [r7, #0]
 801005c:	6878      	ldr	r0, [r7, #4]
 801005e:	f000 f9a3 	bl	80103a8 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010062:	e01d      	b.n	80100a0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8010064:	687b      	ldr	r3, [r7, #4]
 8010066:	7bfa      	ldrb	r2, [r7, #15]
 8010068:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 801006c:	7bfb      	ldrb	r3, [r7, #15]
 801006e:	4619      	mov	r1, r3
 8010070:	6878      	ldr	r0, [r7, #4]
 8010072:	f000 feb7 	bl	8010de4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8010076:	6878      	ldr	r0, [r7, #4]
 8010078:	f000 fa61 	bl	801053e <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 801007c:	7bfb      	ldrb	r3, [r7, #15]
 801007e:	2b00      	cmp	r3, #0
 8010080:	d004      	beq.n	801008c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8010082:	687b      	ldr	r3, [r7, #4]
 8010084:	2202      	movs	r2, #2
 8010086:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801008a:	e009      	b.n	80100a0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 801008c:	687b      	ldr	r3, [r7, #4]
 801008e:	2201      	movs	r2, #1
 8010090:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010094:	e004      	b.n	80100a0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8010096:	6839      	ldr	r1, [r7, #0]
 8010098:	6878      	ldr	r0, [r7, #4]
 801009a:	f000 f985 	bl	80103a8 <USBD_CtlError>
  }
}
 801009e:	bf00      	nop
 80100a0:	bf00      	nop
 80100a2:	3710      	adds	r7, #16
 80100a4:	46bd      	mov	sp, r7
 80100a6:	bd80      	pop	{r7, pc}

080100a8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80100a8:	b580      	push	{r7, lr}
 80100aa:	b084      	sub	sp, #16
 80100ac:	af00      	add	r7, sp, #0
 80100ae:	6078      	str	r0, [r7, #4]
 80100b0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80100b2:	2300      	movs	r3, #0
 80100b4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80100b6:	683b      	ldr	r3, [r7, #0]
 80100b8:	885b      	ldrh	r3, [r3, #2]
 80100ba:	b2da      	uxtb	r2, r3
 80100bc:	4b4c      	ldr	r3, [pc, #304]	@ (80101f0 <USBD_SetConfig+0x148>)
 80100be:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80100c0:	4b4b      	ldr	r3, [pc, #300]	@ (80101f0 <USBD_SetConfig+0x148>)
 80100c2:	781b      	ldrb	r3, [r3, #0]
 80100c4:	2b01      	cmp	r3, #1
 80100c6:	d905      	bls.n	80100d4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80100c8:	6839      	ldr	r1, [r7, #0]
 80100ca:	6878      	ldr	r0, [r7, #4]
 80100cc:	f000 f96c 	bl	80103a8 <USBD_CtlError>
    return USBD_FAIL;
 80100d0:	2303      	movs	r3, #3
 80100d2:	e088      	b.n	80101e6 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 80100d4:	687b      	ldr	r3, [r7, #4]
 80100d6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80100da:	b2db      	uxtb	r3, r3
 80100dc:	2b02      	cmp	r3, #2
 80100de:	d002      	beq.n	80100e6 <USBD_SetConfig+0x3e>
 80100e0:	2b03      	cmp	r3, #3
 80100e2:	d025      	beq.n	8010130 <USBD_SetConfig+0x88>
 80100e4:	e071      	b.n	80101ca <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80100e6:	4b42      	ldr	r3, [pc, #264]	@ (80101f0 <USBD_SetConfig+0x148>)
 80100e8:	781b      	ldrb	r3, [r3, #0]
 80100ea:	2b00      	cmp	r3, #0
 80100ec:	d01c      	beq.n	8010128 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 80100ee:	4b40      	ldr	r3, [pc, #256]	@ (80101f0 <USBD_SetConfig+0x148>)
 80100f0:	781b      	ldrb	r3, [r3, #0]
 80100f2:	461a      	mov	r2, r3
 80100f4:	687b      	ldr	r3, [r7, #4]
 80100f6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80100f8:	4b3d      	ldr	r3, [pc, #244]	@ (80101f0 <USBD_SetConfig+0x148>)
 80100fa:	781b      	ldrb	r3, [r3, #0]
 80100fc:	4619      	mov	r1, r3
 80100fe:	6878      	ldr	r0, [r7, #4]
 8010100:	f7ff f992 	bl	800f428 <USBD_SetClassConfig>
 8010104:	4603      	mov	r3, r0
 8010106:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8010108:	7bfb      	ldrb	r3, [r7, #15]
 801010a:	2b00      	cmp	r3, #0
 801010c:	d004      	beq.n	8010118 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 801010e:	6839      	ldr	r1, [r7, #0]
 8010110:	6878      	ldr	r0, [r7, #4]
 8010112:	f000 f949 	bl	80103a8 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8010116:	e065      	b.n	80101e4 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 8010118:	6878      	ldr	r0, [r7, #4]
 801011a:	f000 fa10 	bl	801053e <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 801011e:	687b      	ldr	r3, [r7, #4]
 8010120:	2203      	movs	r2, #3
 8010122:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8010126:	e05d      	b.n	80101e4 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 8010128:	6878      	ldr	r0, [r7, #4]
 801012a:	f000 fa08 	bl	801053e <USBD_CtlSendStatus>
      break;
 801012e:	e059      	b.n	80101e4 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8010130:	4b2f      	ldr	r3, [pc, #188]	@ (80101f0 <USBD_SetConfig+0x148>)
 8010132:	781b      	ldrb	r3, [r3, #0]
 8010134:	2b00      	cmp	r3, #0
 8010136:	d112      	bne.n	801015e <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8010138:	687b      	ldr	r3, [r7, #4]
 801013a:	2202      	movs	r2, #2
 801013c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8010140:	4b2b      	ldr	r3, [pc, #172]	@ (80101f0 <USBD_SetConfig+0x148>)
 8010142:	781b      	ldrb	r3, [r3, #0]
 8010144:	461a      	mov	r2, r3
 8010146:	687b      	ldr	r3, [r7, #4]
 8010148:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 801014a:	4b29      	ldr	r3, [pc, #164]	@ (80101f0 <USBD_SetConfig+0x148>)
 801014c:	781b      	ldrb	r3, [r3, #0]
 801014e:	4619      	mov	r1, r3
 8010150:	6878      	ldr	r0, [r7, #4]
 8010152:	f7ff f985 	bl	800f460 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8010156:	6878      	ldr	r0, [r7, #4]
 8010158:	f000 f9f1 	bl	801053e <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801015c:	e042      	b.n	80101e4 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 801015e:	4b24      	ldr	r3, [pc, #144]	@ (80101f0 <USBD_SetConfig+0x148>)
 8010160:	781b      	ldrb	r3, [r3, #0]
 8010162:	461a      	mov	r2, r3
 8010164:	687b      	ldr	r3, [r7, #4]
 8010166:	685b      	ldr	r3, [r3, #4]
 8010168:	429a      	cmp	r2, r3
 801016a:	d02a      	beq.n	80101c2 <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801016c:	687b      	ldr	r3, [r7, #4]
 801016e:	685b      	ldr	r3, [r3, #4]
 8010170:	b2db      	uxtb	r3, r3
 8010172:	4619      	mov	r1, r3
 8010174:	6878      	ldr	r0, [r7, #4]
 8010176:	f7ff f973 	bl	800f460 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 801017a:	4b1d      	ldr	r3, [pc, #116]	@ (80101f0 <USBD_SetConfig+0x148>)
 801017c:	781b      	ldrb	r3, [r3, #0]
 801017e:	461a      	mov	r2, r3
 8010180:	687b      	ldr	r3, [r7, #4]
 8010182:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8010184:	4b1a      	ldr	r3, [pc, #104]	@ (80101f0 <USBD_SetConfig+0x148>)
 8010186:	781b      	ldrb	r3, [r3, #0]
 8010188:	4619      	mov	r1, r3
 801018a:	6878      	ldr	r0, [r7, #4]
 801018c:	f7ff f94c 	bl	800f428 <USBD_SetClassConfig>
 8010190:	4603      	mov	r3, r0
 8010192:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8010194:	7bfb      	ldrb	r3, [r7, #15]
 8010196:	2b00      	cmp	r3, #0
 8010198:	d00f      	beq.n	80101ba <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 801019a:	6839      	ldr	r1, [r7, #0]
 801019c:	6878      	ldr	r0, [r7, #4]
 801019e:	f000 f903 	bl	80103a8 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80101a2:	687b      	ldr	r3, [r7, #4]
 80101a4:	685b      	ldr	r3, [r3, #4]
 80101a6:	b2db      	uxtb	r3, r3
 80101a8:	4619      	mov	r1, r3
 80101aa:	6878      	ldr	r0, [r7, #4]
 80101ac:	f7ff f958 	bl	800f460 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80101b0:	687b      	ldr	r3, [r7, #4]
 80101b2:	2202      	movs	r2, #2
 80101b4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80101b8:	e014      	b.n	80101e4 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 80101ba:	6878      	ldr	r0, [r7, #4]
 80101bc:	f000 f9bf 	bl	801053e <USBD_CtlSendStatus>
      break;
 80101c0:	e010      	b.n	80101e4 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 80101c2:	6878      	ldr	r0, [r7, #4]
 80101c4:	f000 f9bb 	bl	801053e <USBD_CtlSendStatus>
      break;
 80101c8:	e00c      	b.n	80101e4 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 80101ca:	6839      	ldr	r1, [r7, #0]
 80101cc:	6878      	ldr	r0, [r7, #4]
 80101ce:	f000 f8eb 	bl	80103a8 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80101d2:	4b07      	ldr	r3, [pc, #28]	@ (80101f0 <USBD_SetConfig+0x148>)
 80101d4:	781b      	ldrb	r3, [r3, #0]
 80101d6:	4619      	mov	r1, r3
 80101d8:	6878      	ldr	r0, [r7, #4]
 80101da:	f7ff f941 	bl	800f460 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80101de:	2303      	movs	r3, #3
 80101e0:	73fb      	strb	r3, [r7, #15]
      break;
 80101e2:	bf00      	nop
  }

  return ret;
 80101e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80101e6:	4618      	mov	r0, r3
 80101e8:	3710      	adds	r7, #16
 80101ea:	46bd      	mov	sp, r7
 80101ec:	bd80      	pop	{r7, pc}
 80101ee:	bf00      	nop
 80101f0:	20000bd0 	.word	0x20000bd0

080101f4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80101f4:	b580      	push	{r7, lr}
 80101f6:	b082      	sub	sp, #8
 80101f8:	af00      	add	r7, sp, #0
 80101fa:	6078      	str	r0, [r7, #4]
 80101fc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80101fe:	683b      	ldr	r3, [r7, #0]
 8010200:	88db      	ldrh	r3, [r3, #6]
 8010202:	2b01      	cmp	r3, #1
 8010204:	d004      	beq.n	8010210 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8010206:	6839      	ldr	r1, [r7, #0]
 8010208:	6878      	ldr	r0, [r7, #4]
 801020a:	f000 f8cd 	bl	80103a8 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 801020e:	e023      	b.n	8010258 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8010210:	687b      	ldr	r3, [r7, #4]
 8010212:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010216:	b2db      	uxtb	r3, r3
 8010218:	2b02      	cmp	r3, #2
 801021a:	dc02      	bgt.n	8010222 <USBD_GetConfig+0x2e>
 801021c:	2b00      	cmp	r3, #0
 801021e:	dc03      	bgt.n	8010228 <USBD_GetConfig+0x34>
 8010220:	e015      	b.n	801024e <USBD_GetConfig+0x5a>
 8010222:	2b03      	cmp	r3, #3
 8010224:	d00b      	beq.n	801023e <USBD_GetConfig+0x4a>
 8010226:	e012      	b.n	801024e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8010228:	687b      	ldr	r3, [r7, #4]
 801022a:	2200      	movs	r2, #0
 801022c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 801022e:	687b      	ldr	r3, [r7, #4]
 8010230:	3308      	adds	r3, #8
 8010232:	2201      	movs	r2, #1
 8010234:	4619      	mov	r1, r3
 8010236:	6878      	ldr	r0, [r7, #4]
 8010238:	f000 f927 	bl	801048a <USBD_CtlSendData>
        break;
 801023c:	e00c      	b.n	8010258 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 801023e:	687b      	ldr	r3, [r7, #4]
 8010240:	3304      	adds	r3, #4
 8010242:	2201      	movs	r2, #1
 8010244:	4619      	mov	r1, r3
 8010246:	6878      	ldr	r0, [r7, #4]
 8010248:	f000 f91f 	bl	801048a <USBD_CtlSendData>
        break;
 801024c:	e004      	b.n	8010258 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 801024e:	6839      	ldr	r1, [r7, #0]
 8010250:	6878      	ldr	r0, [r7, #4]
 8010252:	f000 f8a9 	bl	80103a8 <USBD_CtlError>
        break;
 8010256:	bf00      	nop
}
 8010258:	bf00      	nop
 801025a:	3708      	adds	r7, #8
 801025c:	46bd      	mov	sp, r7
 801025e:	bd80      	pop	{r7, pc}

08010260 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8010260:	b580      	push	{r7, lr}
 8010262:	b082      	sub	sp, #8
 8010264:	af00      	add	r7, sp, #0
 8010266:	6078      	str	r0, [r7, #4]
 8010268:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801026a:	687b      	ldr	r3, [r7, #4]
 801026c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010270:	b2db      	uxtb	r3, r3
 8010272:	3b01      	subs	r3, #1
 8010274:	2b02      	cmp	r3, #2
 8010276:	d81e      	bhi.n	80102b6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8010278:	683b      	ldr	r3, [r7, #0]
 801027a:	88db      	ldrh	r3, [r3, #6]
 801027c:	2b02      	cmp	r3, #2
 801027e:	d004      	beq.n	801028a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8010280:	6839      	ldr	r1, [r7, #0]
 8010282:	6878      	ldr	r0, [r7, #4]
 8010284:	f000 f890 	bl	80103a8 <USBD_CtlError>
        break;
 8010288:	e01a      	b.n	80102c0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 801028a:	687b      	ldr	r3, [r7, #4]
 801028c:	2201      	movs	r2, #1
 801028e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 8010290:	687b      	ldr	r3, [r7, #4]
 8010292:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8010296:	2b00      	cmp	r3, #0
 8010298:	d005      	beq.n	80102a6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 801029a:	687b      	ldr	r3, [r7, #4]
 801029c:	68db      	ldr	r3, [r3, #12]
 801029e:	f043 0202 	orr.w	r2, r3, #2
 80102a2:	687b      	ldr	r3, [r7, #4]
 80102a4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80102a6:	687b      	ldr	r3, [r7, #4]
 80102a8:	330c      	adds	r3, #12
 80102aa:	2202      	movs	r2, #2
 80102ac:	4619      	mov	r1, r3
 80102ae:	6878      	ldr	r0, [r7, #4]
 80102b0:	f000 f8eb 	bl	801048a <USBD_CtlSendData>
      break;
 80102b4:	e004      	b.n	80102c0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80102b6:	6839      	ldr	r1, [r7, #0]
 80102b8:	6878      	ldr	r0, [r7, #4]
 80102ba:	f000 f875 	bl	80103a8 <USBD_CtlError>
      break;
 80102be:	bf00      	nop
  }
}
 80102c0:	bf00      	nop
 80102c2:	3708      	adds	r7, #8
 80102c4:	46bd      	mov	sp, r7
 80102c6:	bd80      	pop	{r7, pc}

080102c8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80102c8:	b580      	push	{r7, lr}
 80102ca:	b082      	sub	sp, #8
 80102cc:	af00      	add	r7, sp, #0
 80102ce:	6078      	str	r0, [r7, #4]
 80102d0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80102d2:	683b      	ldr	r3, [r7, #0]
 80102d4:	885b      	ldrh	r3, [r3, #2]
 80102d6:	2b01      	cmp	r3, #1
 80102d8:	d106      	bne.n	80102e8 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80102da:	687b      	ldr	r3, [r7, #4]
 80102dc:	2201      	movs	r2, #1
 80102de:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80102e2:	6878      	ldr	r0, [r7, #4]
 80102e4:	f000 f92b 	bl	801053e <USBD_CtlSendStatus>
  }
}
 80102e8:	bf00      	nop
 80102ea:	3708      	adds	r7, #8
 80102ec:	46bd      	mov	sp, r7
 80102ee:	bd80      	pop	{r7, pc}

080102f0 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80102f0:	b580      	push	{r7, lr}
 80102f2:	b082      	sub	sp, #8
 80102f4:	af00      	add	r7, sp, #0
 80102f6:	6078      	str	r0, [r7, #4]
 80102f8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80102fa:	687b      	ldr	r3, [r7, #4]
 80102fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010300:	b2db      	uxtb	r3, r3
 8010302:	3b01      	subs	r3, #1
 8010304:	2b02      	cmp	r3, #2
 8010306:	d80b      	bhi.n	8010320 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8010308:	683b      	ldr	r3, [r7, #0]
 801030a:	885b      	ldrh	r3, [r3, #2]
 801030c:	2b01      	cmp	r3, #1
 801030e:	d10c      	bne.n	801032a <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8010310:	687b      	ldr	r3, [r7, #4]
 8010312:	2200      	movs	r2, #0
 8010314:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8010318:	6878      	ldr	r0, [r7, #4]
 801031a:	f000 f910 	bl	801053e <USBD_CtlSendStatus>
      }
      break;
 801031e:	e004      	b.n	801032a <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8010320:	6839      	ldr	r1, [r7, #0]
 8010322:	6878      	ldr	r0, [r7, #4]
 8010324:	f000 f840 	bl	80103a8 <USBD_CtlError>
      break;
 8010328:	e000      	b.n	801032c <USBD_ClrFeature+0x3c>
      break;
 801032a:	bf00      	nop
  }
}
 801032c:	bf00      	nop
 801032e:	3708      	adds	r7, #8
 8010330:	46bd      	mov	sp, r7
 8010332:	bd80      	pop	{r7, pc}

08010334 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8010334:	b580      	push	{r7, lr}
 8010336:	b084      	sub	sp, #16
 8010338:	af00      	add	r7, sp, #0
 801033a:	6078      	str	r0, [r7, #4]
 801033c:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 801033e:	683b      	ldr	r3, [r7, #0]
 8010340:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8010342:	68fb      	ldr	r3, [r7, #12]
 8010344:	781a      	ldrb	r2, [r3, #0]
 8010346:	687b      	ldr	r3, [r7, #4]
 8010348:	701a      	strb	r2, [r3, #0]

  pbuff++;
 801034a:	68fb      	ldr	r3, [r7, #12]
 801034c:	3301      	adds	r3, #1
 801034e:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8010350:	68fb      	ldr	r3, [r7, #12]
 8010352:	781a      	ldrb	r2, [r3, #0]
 8010354:	687b      	ldr	r3, [r7, #4]
 8010356:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8010358:	68fb      	ldr	r3, [r7, #12]
 801035a:	3301      	adds	r3, #1
 801035c:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 801035e:	68f8      	ldr	r0, [r7, #12]
 8010360:	f7ff fa92 	bl	800f888 <SWAPBYTE>
 8010364:	4603      	mov	r3, r0
 8010366:	461a      	mov	r2, r3
 8010368:	687b      	ldr	r3, [r7, #4]
 801036a:	805a      	strh	r2, [r3, #2]

  pbuff++;
 801036c:	68fb      	ldr	r3, [r7, #12]
 801036e:	3301      	adds	r3, #1
 8010370:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8010372:	68fb      	ldr	r3, [r7, #12]
 8010374:	3301      	adds	r3, #1
 8010376:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8010378:	68f8      	ldr	r0, [r7, #12]
 801037a:	f7ff fa85 	bl	800f888 <SWAPBYTE>
 801037e:	4603      	mov	r3, r0
 8010380:	461a      	mov	r2, r3
 8010382:	687b      	ldr	r3, [r7, #4]
 8010384:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8010386:	68fb      	ldr	r3, [r7, #12]
 8010388:	3301      	adds	r3, #1
 801038a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 801038c:	68fb      	ldr	r3, [r7, #12]
 801038e:	3301      	adds	r3, #1
 8010390:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8010392:	68f8      	ldr	r0, [r7, #12]
 8010394:	f7ff fa78 	bl	800f888 <SWAPBYTE>
 8010398:	4603      	mov	r3, r0
 801039a:	461a      	mov	r2, r3
 801039c:	687b      	ldr	r3, [r7, #4]
 801039e:	80da      	strh	r2, [r3, #6]
}
 80103a0:	bf00      	nop
 80103a2:	3710      	adds	r7, #16
 80103a4:	46bd      	mov	sp, r7
 80103a6:	bd80      	pop	{r7, pc}

080103a8 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80103a8:	b580      	push	{r7, lr}
 80103aa:	b082      	sub	sp, #8
 80103ac:	af00      	add	r7, sp, #0
 80103ae:	6078      	str	r0, [r7, #4]
 80103b0:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80103b2:	2180      	movs	r1, #128	@ 0x80
 80103b4:	6878      	ldr	r0, [r7, #4]
 80103b6:	f000 fcab 	bl	8010d10 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80103ba:	2100      	movs	r1, #0
 80103bc:	6878      	ldr	r0, [r7, #4]
 80103be:	f000 fca7 	bl	8010d10 <USBD_LL_StallEP>
}
 80103c2:	bf00      	nop
 80103c4:	3708      	adds	r7, #8
 80103c6:	46bd      	mov	sp, r7
 80103c8:	bd80      	pop	{r7, pc}

080103ca <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80103ca:	b580      	push	{r7, lr}
 80103cc:	b086      	sub	sp, #24
 80103ce:	af00      	add	r7, sp, #0
 80103d0:	60f8      	str	r0, [r7, #12]
 80103d2:	60b9      	str	r1, [r7, #8]
 80103d4:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80103d6:	2300      	movs	r3, #0
 80103d8:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80103da:	68fb      	ldr	r3, [r7, #12]
 80103dc:	2b00      	cmp	r3, #0
 80103de:	d036      	beq.n	801044e <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 80103e0:	68fb      	ldr	r3, [r7, #12]
 80103e2:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 80103e4:	6938      	ldr	r0, [r7, #16]
 80103e6:	f000 f836 	bl	8010456 <USBD_GetLen>
 80103ea:	4603      	mov	r3, r0
 80103ec:	3301      	adds	r3, #1
 80103ee:	b29b      	uxth	r3, r3
 80103f0:	005b      	lsls	r3, r3, #1
 80103f2:	b29a      	uxth	r2, r3
 80103f4:	687b      	ldr	r3, [r7, #4]
 80103f6:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 80103f8:	7dfb      	ldrb	r3, [r7, #23]
 80103fa:	68ba      	ldr	r2, [r7, #8]
 80103fc:	4413      	add	r3, r2
 80103fe:	687a      	ldr	r2, [r7, #4]
 8010400:	7812      	ldrb	r2, [r2, #0]
 8010402:	701a      	strb	r2, [r3, #0]
  idx++;
 8010404:	7dfb      	ldrb	r3, [r7, #23]
 8010406:	3301      	adds	r3, #1
 8010408:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 801040a:	7dfb      	ldrb	r3, [r7, #23]
 801040c:	68ba      	ldr	r2, [r7, #8]
 801040e:	4413      	add	r3, r2
 8010410:	2203      	movs	r2, #3
 8010412:	701a      	strb	r2, [r3, #0]
  idx++;
 8010414:	7dfb      	ldrb	r3, [r7, #23]
 8010416:	3301      	adds	r3, #1
 8010418:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 801041a:	e013      	b.n	8010444 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 801041c:	7dfb      	ldrb	r3, [r7, #23]
 801041e:	68ba      	ldr	r2, [r7, #8]
 8010420:	4413      	add	r3, r2
 8010422:	693a      	ldr	r2, [r7, #16]
 8010424:	7812      	ldrb	r2, [r2, #0]
 8010426:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8010428:	693b      	ldr	r3, [r7, #16]
 801042a:	3301      	adds	r3, #1
 801042c:	613b      	str	r3, [r7, #16]
    idx++;
 801042e:	7dfb      	ldrb	r3, [r7, #23]
 8010430:	3301      	adds	r3, #1
 8010432:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8010434:	7dfb      	ldrb	r3, [r7, #23]
 8010436:	68ba      	ldr	r2, [r7, #8]
 8010438:	4413      	add	r3, r2
 801043a:	2200      	movs	r2, #0
 801043c:	701a      	strb	r2, [r3, #0]
    idx++;
 801043e:	7dfb      	ldrb	r3, [r7, #23]
 8010440:	3301      	adds	r3, #1
 8010442:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8010444:	693b      	ldr	r3, [r7, #16]
 8010446:	781b      	ldrb	r3, [r3, #0]
 8010448:	2b00      	cmp	r3, #0
 801044a:	d1e7      	bne.n	801041c <USBD_GetString+0x52>
 801044c:	e000      	b.n	8010450 <USBD_GetString+0x86>
    return;
 801044e:	bf00      	nop
  }
}
 8010450:	3718      	adds	r7, #24
 8010452:	46bd      	mov	sp, r7
 8010454:	bd80      	pop	{r7, pc}

08010456 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8010456:	b480      	push	{r7}
 8010458:	b085      	sub	sp, #20
 801045a:	af00      	add	r7, sp, #0
 801045c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 801045e:	2300      	movs	r3, #0
 8010460:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8010462:	687b      	ldr	r3, [r7, #4]
 8010464:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8010466:	e005      	b.n	8010474 <USBD_GetLen+0x1e>
  {
    len++;
 8010468:	7bfb      	ldrb	r3, [r7, #15]
 801046a:	3301      	adds	r3, #1
 801046c:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 801046e:	68bb      	ldr	r3, [r7, #8]
 8010470:	3301      	adds	r3, #1
 8010472:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8010474:	68bb      	ldr	r3, [r7, #8]
 8010476:	781b      	ldrb	r3, [r3, #0]
 8010478:	2b00      	cmp	r3, #0
 801047a:	d1f5      	bne.n	8010468 <USBD_GetLen+0x12>
  }

  return len;
 801047c:	7bfb      	ldrb	r3, [r7, #15]
}
 801047e:	4618      	mov	r0, r3
 8010480:	3714      	adds	r7, #20
 8010482:	46bd      	mov	sp, r7
 8010484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010488:	4770      	bx	lr

0801048a <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 801048a:	b580      	push	{r7, lr}
 801048c:	b084      	sub	sp, #16
 801048e:	af00      	add	r7, sp, #0
 8010490:	60f8      	str	r0, [r7, #12]
 8010492:	60b9      	str	r1, [r7, #8]
 8010494:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8010496:	68fb      	ldr	r3, [r7, #12]
 8010498:	2202      	movs	r2, #2
 801049a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 801049e:	68fb      	ldr	r3, [r7, #12]
 80104a0:	687a      	ldr	r2, [r7, #4]
 80104a2:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 80104a4:	68fb      	ldr	r3, [r7, #12]
 80104a6:	687a      	ldr	r2, [r7, #4]
 80104a8:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80104aa:	687b      	ldr	r3, [r7, #4]
 80104ac:	68ba      	ldr	r2, [r7, #8]
 80104ae:	2100      	movs	r1, #0
 80104b0:	68f8      	ldr	r0, [r7, #12]
 80104b2:	f000 fcb6 	bl	8010e22 <USBD_LL_Transmit>

  return USBD_OK;
 80104b6:	2300      	movs	r3, #0
}
 80104b8:	4618      	mov	r0, r3
 80104ba:	3710      	adds	r7, #16
 80104bc:	46bd      	mov	sp, r7
 80104be:	bd80      	pop	{r7, pc}

080104c0 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 80104c0:	b580      	push	{r7, lr}
 80104c2:	b084      	sub	sp, #16
 80104c4:	af00      	add	r7, sp, #0
 80104c6:	60f8      	str	r0, [r7, #12]
 80104c8:	60b9      	str	r1, [r7, #8]
 80104ca:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80104cc:	687b      	ldr	r3, [r7, #4]
 80104ce:	68ba      	ldr	r2, [r7, #8]
 80104d0:	2100      	movs	r1, #0
 80104d2:	68f8      	ldr	r0, [r7, #12]
 80104d4:	f000 fca5 	bl	8010e22 <USBD_LL_Transmit>

  return USBD_OK;
 80104d8:	2300      	movs	r3, #0
}
 80104da:	4618      	mov	r0, r3
 80104dc:	3710      	adds	r7, #16
 80104de:	46bd      	mov	sp, r7
 80104e0:	bd80      	pop	{r7, pc}

080104e2 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 80104e2:	b580      	push	{r7, lr}
 80104e4:	b084      	sub	sp, #16
 80104e6:	af00      	add	r7, sp, #0
 80104e8:	60f8      	str	r0, [r7, #12]
 80104ea:	60b9      	str	r1, [r7, #8]
 80104ec:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80104ee:	68fb      	ldr	r3, [r7, #12]
 80104f0:	2203      	movs	r2, #3
 80104f2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 80104f6:	68fb      	ldr	r3, [r7, #12]
 80104f8:	687a      	ldr	r2, [r7, #4]
 80104fa:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 80104fe:	68fb      	ldr	r3, [r7, #12]
 8010500:	687a      	ldr	r2, [r7, #4]
 8010502:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8010506:	687b      	ldr	r3, [r7, #4]
 8010508:	68ba      	ldr	r2, [r7, #8]
 801050a:	2100      	movs	r1, #0
 801050c:	68f8      	ldr	r0, [r7, #12]
 801050e:	f000 fca9 	bl	8010e64 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8010512:	2300      	movs	r3, #0
}
 8010514:	4618      	mov	r0, r3
 8010516:	3710      	adds	r7, #16
 8010518:	46bd      	mov	sp, r7
 801051a:	bd80      	pop	{r7, pc}

0801051c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 801051c:	b580      	push	{r7, lr}
 801051e:	b084      	sub	sp, #16
 8010520:	af00      	add	r7, sp, #0
 8010522:	60f8      	str	r0, [r7, #12]
 8010524:	60b9      	str	r1, [r7, #8]
 8010526:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8010528:	687b      	ldr	r3, [r7, #4]
 801052a:	68ba      	ldr	r2, [r7, #8]
 801052c:	2100      	movs	r1, #0
 801052e:	68f8      	ldr	r0, [r7, #12]
 8010530:	f000 fc98 	bl	8010e64 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8010534:	2300      	movs	r3, #0
}
 8010536:	4618      	mov	r0, r3
 8010538:	3710      	adds	r7, #16
 801053a:	46bd      	mov	sp, r7
 801053c:	bd80      	pop	{r7, pc}

0801053e <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 801053e:	b580      	push	{r7, lr}
 8010540:	b082      	sub	sp, #8
 8010542:	af00      	add	r7, sp, #0
 8010544:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8010546:	687b      	ldr	r3, [r7, #4]
 8010548:	2204      	movs	r2, #4
 801054a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 801054e:	2300      	movs	r3, #0
 8010550:	2200      	movs	r2, #0
 8010552:	2100      	movs	r1, #0
 8010554:	6878      	ldr	r0, [r7, #4]
 8010556:	f000 fc64 	bl	8010e22 <USBD_LL_Transmit>

  return USBD_OK;
 801055a:	2300      	movs	r3, #0
}
 801055c:	4618      	mov	r0, r3
 801055e:	3708      	adds	r7, #8
 8010560:	46bd      	mov	sp, r7
 8010562:	bd80      	pop	{r7, pc}

08010564 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8010564:	b580      	push	{r7, lr}
 8010566:	b082      	sub	sp, #8
 8010568:	af00      	add	r7, sp, #0
 801056a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 801056c:	687b      	ldr	r3, [r7, #4]
 801056e:	2205      	movs	r2, #5
 8010570:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8010574:	2300      	movs	r3, #0
 8010576:	2200      	movs	r2, #0
 8010578:	2100      	movs	r1, #0
 801057a:	6878      	ldr	r0, [r7, #4]
 801057c:	f000 fc72 	bl	8010e64 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8010580:	2300      	movs	r3, #0
}
 8010582:	4618      	mov	r0, r3
 8010584:	3708      	adds	r7, #8
 8010586:	46bd      	mov	sp, r7
 8010588:	bd80      	pop	{r7, pc}
	...

0801058c <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 801058c:	b580      	push	{r7, lr}
 801058e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 8010590:	2200      	movs	r2, #0
 8010592:	4912      	ldr	r1, [pc, #72]	@ (80105dc <MX_USB_Device_Init+0x50>)
 8010594:	4812      	ldr	r0, [pc, #72]	@ (80105e0 <MX_USB_Device_Init+0x54>)
 8010596:	f7fe fed9 	bl	800f34c <USBD_Init>
 801059a:	4603      	mov	r3, r0
 801059c:	2b00      	cmp	r3, #0
 801059e:	d001      	beq.n	80105a4 <MX_USB_Device_Init+0x18>
    Error_Handler();
 80105a0:	f7f3 fabe 	bl	8003b20 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 80105a4:	490f      	ldr	r1, [pc, #60]	@ (80105e4 <MX_USB_Device_Init+0x58>)
 80105a6:	480e      	ldr	r0, [pc, #56]	@ (80105e0 <MX_USB_Device_Init+0x54>)
 80105a8:	f7fe ff00 	bl	800f3ac <USBD_RegisterClass>
 80105ac:	4603      	mov	r3, r0
 80105ae:	2b00      	cmp	r3, #0
 80105b0:	d001      	beq.n	80105b6 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 80105b2:	f7f3 fab5 	bl	8003b20 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 80105b6:	490c      	ldr	r1, [pc, #48]	@ (80105e8 <MX_USB_Device_Init+0x5c>)
 80105b8:	4809      	ldr	r0, [pc, #36]	@ (80105e0 <MX_USB_Device_Init+0x54>)
 80105ba:	f7fe fe21 	bl	800f200 <USBD_CDC_RegisterInterface>
 80105be:	4603      	mov	r3, r0
 80105c0:	2b00      	cmp	r3, #0
 80105c2:	d001      	beq.n	80105c8 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 80105c4:	f7f3 faac 	bl	8003b20 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 80105c8:	4805      	ldr	r0, [pc, #20]	@ (80105e0 <MX_USB_Device_Init+0x54>)
 80105ca:	f7fe ff16 	bl	800f3fa <USBD_Start>
 80105ce:	4603      	mov	r3, r0
 80105d0:	2b00      	cmp	r3, #0
 80105d2:	d001      	beq.n	80105d8 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 80105d4:	f7f3 faa4 	bl	8003b20 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 80105d8:	bf00      	nop
 80105da:	bd80      	pop	{r7, pc}
 80105dc:	20000198 	.word	0x20000198
 80105e0:	20000bd4 	.word	0x20000bd4
 80105e4:	20000080 	.word	0x20000080
 80105e8:	20000184 	.word	0x20000184

080105ec <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 80105ec:	b580      	push	{r7, lr}
 80105ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 80105f0:	2200      	movs	r2, #0
 80105f2:	4905      	ldr	r1, [pc, #20]	@ (8010608 <CDC_Init_FS+0x1c>)
 80105f4:	4805      	ldr	r0, [pc, #20]	@ (801060c <CDC_Init_FS+0x20>)
 80105f6:	f7fe fe18 	bl	800f22a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 80105fa:	4905      	ldr	r1, [pc, #20]	@ (8010610 <CDC_Init_FS+0x24>)
 80105fc:	4803      	ldr	r0, [pc, #12]	@ (801060c <CDC_Init_FS+0x20>)
 80105fe:	f7fe fe32 	bl	800f266 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8010602:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8010604:	4618      	mov	r0, r3
 8010606:	bd80      	pop	{r7, pc}
 8010608:	200016a4 	.word	0x200016a4
 801060c:	20000bd4 	.word	0x20000bd4
 8010610:	20000ea4 	.word	0x20000ea4

08010614 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8010614:	b480      	push	{r7}
 8010616:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8010618:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 801061a:	4618      	mov	r0, r3
 801061c:	46bd      	mov	sp, r7
 801061e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010622:	4770      	bx	lr

08010624 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8010624:	b480      	push	{r7}
 8010626:	b083      	sub	sp, #12
 8010628:	af00      	add	r7, sp, #0
 801062a:	4603      	mov	r3, r0
 801062c:	6039      	str	r1, [r7, #0]
 801062e:	71fb      	strb	r3, [r7, #7]
 8010630:	4613      	mov	r3, r2
 8010632:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8010634:	79fb      	ldrb	r3, [r7, #7]
 8010636:	2b23      	cmp	r3, #35	@ 0x23
 8010638:	d84a      	bhi.n	80106d0 <CDC_Control_FS+0xac>
 801063a:	a201      	add	r2, pc, #4	@ (adr r2, 8010640 <CDC_Control_FS+0x1c>)
 801063c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010640:	080106d1 	.word	0x080106d1
 8010644:	080106d1 	.word	0x080106d1
 8010648:	080106d1 	.word	0x080106d1
 801064c:	080106d1 	.word	0x080106d1
 8010650:	080106d1 	.word	0x080106d1
 8010654:	080106d1 	.word	0x080106d1
 8010658:	080106d1 	.word	0x080106d1
 801065c:	080106d1 	.word	0x080106d1
 8010660:	080106d1 	.word	0x080106d1
 8010664:	080106d1 	.word	0x080106d1
 8010668:	080106d1 	.word	0x080106d1
 801066c:	080106d1 	.word	0x080106d1
 8010670:	080106d1 	.word	0x080106d1
 8010674:	080106d1 	.word	0x080106d1
 8010678:	080106d1 	.word	0x080106d1
 801067c:	080106d1 	.word	0x080106d1
 8010680:	080106d1 	.word	0x080106d1
 8010684:	080106d1 	.word	0x080106d1
 8010688:	080106d1 	.word	0x080106d1
 801068c:	080106d1 	.word	0x080106d1
 8010690:	080106d1 	.word	0x080106d1
 8010694:	080106d1 	.word	0x080106d1
 8010698:	080106d1 	.word	0x080106d1
 801069c:	080106d1 	.word	0x080106d1
 80106a0:	080106d1 	.word	0x080106d1
 80106a4:	080106d1 	.word	0x080106d1
 80106a8:	080106d1 	.word	0x080106d1
 80106ac:	080106d1 	.word	0x080106d1
 80106b0:	080106d1 	.word	0x080106d1
 80106b4:	080106d1 	.word	0x080106d1
 80106b8:	080106d1 	.word	0x080106d1
 80106bc:	080106d1 	.word	0x080106d1
 80106c0:	080106d1 	.word	0x080106d1
 80106c4:	080106d1 	.word	0x080106d1
 80106c8:	080106d1 	.word	0x080106d1
 80106cc:	080106d1 	.word	0x080106d1
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 80106d0:	bf00      	nop
  }

  return (USBD_OK);
 80106d2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 80106d4:	4618      	mov	r0, r3
 80106d6:	370c      	adds	r7, #12
 80106d8:	46bd      	mov	sp, r7
 80106da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106de:	4770      	bx	lr

080106e0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 80106e0:	b580      	push	{r7, lr}
 80106e2:	b082      	sub	sp, #8
 80106e4:	af00      	add	r7, sp, #0
 80106e6:	6078      	str	r0, [r7, #4]
 80106e8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	if (*Len > sizeof(USB_RX_Buffer)) {
 80106ea:	683b      	ldr	r3, [r7, #0]
 80106ec:	681b      	ldr	r3, [r3, #0]
 80106ee:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80106f2:	d903      	bls.n	80106fc <CDC_Receive_FS+0x1c>
	          *Len = sizeof(USB_RX_Buffer);  // Prevent buffer overflow
 80106f4:	683b      	ldr	r3, [r7, #0]
 80106f6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80106fa:	601a      	str	r2, [r3, #0]
	      }
	      memcpy(USB_RX_Buffer, Buf, *Len);
 80106fc:	683b      	ldr	r3, [r7, #0]
 80106fe:	681b      	ldr	r3, [r3, #0]
 8010700:	461a      	mov	r2, r3
 8010702:	6879      	ldr	r1, [r7, #4]
 8010704:	4808      	ldr	r0, [pc, #32]	@ (8010728 <CDC_Receive_FS+0x48>)
 8010706:	f001 fcb0 	bl	801206a <memcpy>

	      dataReceivedFlag = 1;
 801070a:	4b08      	ldr	r3, [pc, #32]	@ (801072c <CDC_Receive_FS+0x4c>)
 801070c:	2201      	movs	r2, #1
 801070e:	601a      	str	r2, [r3, #0]

	      USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8010710:	6879      	ldr	r1, [r7, #4]
 8010712:	4807      	ldr	r0, [pc, #28]	@ (8010730 <CDC_Receive_FS+0x50>)
 8010714:	f7fe fda7 	bl	800f266 <USBD_CDC_SetRxBuffer>
	      USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8010718:	4805      	ldr	r0, [pc, #20]	@ (8010730 <CDC_Receive_FS+0x50>)
 801071a:	f7fe fded 	bl	800f2f8 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 801071e:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8010720:	4618      	mov	r0, r3
 8010722:	3708      	adds	r7, #8
 8010724:	46bd      	mov	sp, r7
 8010726:	bd80      	pop	{r7, pc}
 8010728:	20000abc 	.word	0x20000abc
 801072c:	20000b7c 	.word	0x20000b7c
 8010730:	20000bd4 	.word	0x20000bd4

08010734 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8010734:	b580      	push	{r7, lr}
 8010736:	b084      	sub	sp, #16
 8010738:	af00      	add	r7, sp, #0
 801073a:	6078      	str	r0, [r7, #4]
 801073c:	460b      	mov	r3, r1
 801073e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8010740:	2300      	movs	r3, #0
 8010742:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8010744:	4b0d      	ldr	r3, [pc, #52]	@ (801077c <CDC_Transmit_FS+0x48>)
 8010746:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 801074a:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 801074c:	68bb      	ldr	r3, [r7, #8]
 801074e:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8010752:	2b00      	cmp	r3, #0
 8010754:	d001      	beq.n	801075a <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8010756:	2301      	movs	r3, #1
 8010758:	e00b      	b.n	8010772 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 801075a:	887b      	ldrh	r3, [r7, #2]
 801075c:	461a      	mov	r2, r3
 801075e:	6879      	ldr	r1, [r7, #4]
 8010760:	4806      	ldr	r0, [pc, #24]	@ (801077c <CDC_Transmit_FS+0x48>)
 8010762:	f7fe fd62 	bl	800f22a <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8010766:	4805      	ldr	r0, [pc, #20]	@ (801077c <CDC_Transmit_FS+0x48>)
 8010768:	f7fe fd96 	bl	800f298 <USBD_CDC_TransmitPacket>
 801076c:	4603      	mov	r3, r0
 801076e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8010770:	7bfb      	ldrb	r3, [r7, #15]
}
 8010772:	4618      	mov	r0, r3
 8010774:	3710      	adds	r7, #16
 8010776:	46bd      	mov	sp, r7
 8010778:	bd80      	pop	{r7, pc}
 801077a:	bf00      	nop
 801077c:	20000bd4 	.word	0x20000bd4

08010780 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8010780:	b480      	push	{r7}
 8010782:	b087      	sub	sp, #28
 8010784:	af00      	add	r7, sp, #0
 8010786:	60f8      	str	r0, [r7, #12]
 8010788:	60b9      	str	r1, [r7, #8]
 801078a:	4613      	mov	r3, r2
 801078c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 801078e:	2300      	movs	r3, #0
 8010790:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8010792:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010796:	4618      	mov	r0, r3
 8010798:	371c      	adds	r7, #28
 801079a:	46bd      	mov	sp, r7
 801079c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107a0:	4770      	bx	lr
	...

080107a4 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80107a4:	b480      	push	{r7}
 80107a6:	b083      	sub	sp, #12
 80107a8:	af00      	add	r7, sp, #0
 80107aa:	4603      	mov	r3, r0
 80107ac:	6039      	str	r1, [r7, #0]
 80107ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 80107b0:	683b      	ldr	r3, [r7, #0]
 80107b2:	2212      	movs	r2, #18
 80107b4:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 80107b6:	4b03      	ldr	r3, [pc, #12]	@ (80107c4 <USBD_CDC_DeviceDescriptor+0x20>)
}
 80107b8:	4618      	mov	r0, r3
 80107ba:	370c      	adds	r7, #12
 80107bc:	46bd      	mov	sp, r7
 80107be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107c2:	4770      	bx	lr
 80107c4:	200001b8 	.word	0x200001b8

080107c8 <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80107c8:	b480      	push	{r7}
 80107ca:	b083      	sub	sp, #12
 80107cc:	af00      	add	r7, sp, #0
 80107ce:	4603      	mov	r3, r0
 80107d0:	6039      	str	r1, [r7, #0]
 80107d2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80107d4:	683b      	ldr	r3, [r7, #0]
 80107d6:	2204      	movs	r2, #4
 80107d8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80107da:	4b03      	ldr	r3, [pc, #12]	@ (80107e8 <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 80107dc:	4618      	mov	r0, r3
 80107de:	370c      	adds	r7, #12
 80107e0:	46bd      	mov	sp, r7
 80107e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107e6:	4770      	bx	lr
 80107e8:	200001cc 	.word	0x200001cc

080107ec <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80107ec:	b580      	push	{r7, lr}
 80107ee:	b082      	sub	sp, #8
 80107f0:	af00      	add	r7, sp, #0
 80107f2:	4603      	mov	r3, r0
 80107f4:	6039      	str	r1, [r7, #0]
 80107f6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80107f8:	79fb      	ldrb	r3, [r7, #7]
 80107fa:	2b00      	cmp	r3, #0
 80107fc:	d105      	bne.n	801080a <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 80107fe:	683a      	ldr	r2, [r7, #0]
 8010800:	4907      	ldr	r1, [pc, #28]	@ (8010820 <USBD_CDC_ProductStrDescriptor+0x34>)
 8010802:	4808      	ldr	r0, [pc, #32]	@ (8010824 <USBD_CDC_ProductStrDescriptor+0x38>)
 8010804:	f7ff fde1 	bl	80103ca <USBD_GetString>
 8010808:	e004      	b.n	8010814 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 801080a:	683a      	ldr	r2, [r7, #0]
 801080c:	4904      	ldr	r1, [pc, #16]	@ (8010820 <USBD_CDC_ProductStrDescriptor+0x34>)
 801080e:	4805      	ldr	r0, [pc, #20]	@ (8010824 <USBD_CDC_ProductStrDescriptor+0x38>)
 8010810:	f7ff fddb 	bl	80103ca <USBD_GetString>
  }
  return USBD_StrDesc;
 8010814:	4b02      	ldr	r3, [pc, #8]	@ (8010820 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 8010816:	4618      	mov	r0, r3
 8010818:	3708      	adds	r7, #8
 801081a:	46bd      	mov	sp, r7
 801081c:	bd80      	pop	{r7, pc}
 801081e:	bf00      	nop
 8010820:	20001ea4 	.word	0x20001ea4
 8010824:	0801712c 	.word	0x0801712c

08010828 <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010828:	b580      	push	{r7, lr}
 801082a:	b082      	sub	sp, #8
 801082c:	af00      	add	r7, sp, #0
 801082e:	4603      	mov	r3, r0
 8010830:	6039      	str	r1, [r7, #0]
 8010832:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8010834:	683a      	ldr	r2, [r7, #0]
 8010836:	4904      	ldr	r1, [pc, #16]	@ (8010848 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 8010838:	4804      	ldr	r0, [pc, #16]	@ (801084c <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 801083a:	f7ff fdc6 	bl	80103ca <USBD_GetString>
  return USBD_StrDesc;
 801083e:	4b02      	ldr	r3, [pc, #8]	@ (8010848 <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 8010840:	4618      	mov	r0, r3
 8010842:	3708      	adds	r7, #8
 8010844:	46bd      	mov	sp, r7
 8010846:	bd80      	pop	{r7, pc}
 8010848:	20001ea4 	.word	0x20001ea4
 801084c:	08017144 	.word	0x08017144

08010850 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010850:	b580      	push	{r7, lr}
 8010852:	b082      	sub	sp, #8
 8010854:	af00      	add	r7, sp, #0
 8010856:	4603      	mov	r3, r0
 8010858:	6039      	str	r1, [r7, #0]
 801085a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 801085c:	683b      	ldr	r3, [r7, #0]
 801085e:	221a      	movs	r2, #26
 8010860:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8010862:	f000 f843 	bl	80108ec <Get_SerialNum>

  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */

  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 8010866:	4b02      	ldr	r3, [pc, #8]	@ (8010870 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 8010868:	4618      	mov	r0, r3
 801086a:	3708      	adds	r7, #8
 801086c:	46bd      	mov	sp, r7
 801086e:	bd80      	pop	{r7, pc}
 8010870:	200001d0 	.word	0x200001d0

08010874 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8010874:	b580      	push	{r7, lr}
 8010876:	b082      	sub	sp, #8
 8010878:	af00      	add	r7, sp, #0
 801087a:	4603      	mov	r3, r0
 801087c:	6039      	str	r1, [r7, #0]
 801087e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8010880:	79fb      	ldrb	r3, [r7, #7]
 8010882:	2b00      	cmp	r3, #0
 8010884:	d105      	bne.n	8010892 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8010886:	683a      	ldr	r2, [r7, #0]
 8010888:	4907      	ldr	r1, [pc, #28]	@ (80108a8 <USBD_CDC_ConfigStrDescriptor+0x34>)
 801088a:	4808      	ldr	r0, [pc, #32]	@ (80108ac <USBD_CDC_ConfigStrDescriptor+0x38>)
 801088c:	f7ff fd9d 	bl	80103ca <USBD_GetString>
 8010890:	e004      	b.n	801089c <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 8010892:	683a      	ldr	r2, [r7, #0]
 8010894:	4904      	ldr	r1, [pc, #16]	@ (80108a8 <USBD_CDC_ConfigStrDescriptor+0x34>)
 8010896:	4805      	ldr	r0, [pc, #20]	@ (80108ac <USBD_CDC_ConfigStrDescriptor+0x38>)
 8010898:	f7ff fd97 	bl	80103ca <USBD_GetString>
  }
  return USBD_StrDesc;
 801089c:	4b02      	ldr	r3, [pc, #8]	@ (80108a8 <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 801089e:	4618      	mov	r0, r3
 80108a0:	3708      	adds	r7, #8
 80108a2:	46bd      	mov	sp, r7
 80108a4:	bd80      	pop	{r7, pc}
 80108a6:	bf00      	nop
 80108a8:	20001ea4 	.word	0x20001ea4
 80108ac:	08017158 	.word	0x08017158

080108b0 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80108b0:	b580      	push	{r7, lr}
 80108b2:	b082      	sub	sp, #8
 80108b4:	af00      	add	r7, sp, #0
 80108b6:	4603      	mov	r3, r0
 80108b8:	6039      	str	r1, [r7, #0]
 80108ba:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80108bc:	79fb      	ldrb	r3, [r7, #7]
 80108be:	2b00      	cmp	r3, #0
 80108c0:	d105      	bne.n	80108ce <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 80108c2:	683a      	ldr	r2, [r7, #0]
 80108c4:	4907      	ldr	r1, [pc, #28]	@ (80108e4 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 80108c6:	4808      	ldr	r0, [pc, #32]	@ (80108e8 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 80108c8:	f7ff fd7f 	bl	80103ca <USBD_GetString>
 80108cc:	e004      	b.n	80108d8 <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 80108ce:	683a      	ldr	r2, [r7, #0]
 80108d0:	4904      	ldr	r1, [pc, #16]	@ (80108e4 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 80108d2:	4805      	ldr	r0, [pc, #20]	@ (80108e8 <USBD_CDC_InterfaceStrDescriptor+0x38>)
 80108d4:	f7ff fd79 	bl	80103ca <USBD_GetString>
  }
  return USBD_StrDesc;
 80108d8:	4b02      	ldr	r3, [pc, #8]	@ (80108e4 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 80108da:	4618      	mov	r0, r3
 80108dc:	3708      	adds	r7, #8
 80108de:	46bd      	mov	sp, r7
 80108e0:	bd80      	pop	{r7, pc}
 80108e2:	bf00      	nop
 80108e4:	20001ea4 	.word	0x20001ea4
 80108e8:	08017164 	.word	0x08017164

080108ec <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 80108ec:	b580      	push	{r7, lr}
 80108ee:	b084      	sub	sp, #16
 80108f0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 80108f2:	4b0f      	ldr	r3, [pc, #60]	@ (8010930 <Get_SerialNum+0x44>)
 80108f4:	681b      	ldr	r3, [r3, #0]
 80108f6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 80108f8:	4b0e      	ldr	r3, [pc, #56]	@ (8010934 <Get_SerialNum+0x48>)
 80108fa:	681b      	ldr	r3, [r3, #0]
 80108fc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 80108fe:	4b0e      	ldr	r3, [pc, #56]	@ (8010938 <Get_SerialNum+0x4c>)
 8010900:	681b      	ldr	r3, [r3, #0]
 8010902:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8010904:	68fa      	ldr	r2, [r7, #12]
 8010906:	687b      	ldr	r3, [r7, #4]
 8010908:	4413      	add	r3, r2
 801090a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 801090c:	68fb      	ldr	r3, [r7, #12]
 801090e:	2b00      	cmp	r3, #0
 8010910:	d009      	beq.n	8010926 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8010912:	2208      	movs	r2, #8
 8010914:	4909      	ldr	r1, [pc, #36]	@ (801093c <Get_SerialNum+0x50>)
 8010916:	68f8      	ldr	r0, [r7, #12]
 8010918:	f000 f814 	bl	8010944 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 801091c:	2204      	movs	r2, #4
 801091e:	4908      	ldr	r1, [pc, #32]	@ (8010940 <Get_SerialNum+0x54>)
 8010920:	68b8      	ldr	r0, [r7, #8]
 8010922:	f000 f80f 	bl	8010944 <IntToUnicode>
  }
}
 8010926:	bf00      	nop
 8010928:	3710      	adds	r7, #16
 801092a:	46bd      	mov	sp, r7
 801092c:	bd80      	pop	{r7, pc}
 801092e:	bf00      	nop
 8010930:	1fff7590 	.word	0x1fff7590
 8010934:	1fff7594 	.word	0x1fff7594
 8010938:	1fff7598 	.word	0x1fff7598
 801093c:	200001d2 	.word	0x200001d2
 8010940:	200001e2 	.word	0x200001e2

08010944 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8010944:	b480      	push	{r7}
 8010946:	b087      	sub	sp, #28
 8010948:	af00      	add	r7, sp, #0
 801094a:	60f8      	str	r0, [r7, #12]
 801094c:	60b9      	str	r1, [r7, #8]
 801094e:	4613      	mov	r3, r2
 8010950:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8010952:	2300      	movs	r3, #0
 8010954:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8010956:	2300      	movs	r3, #0
 8010958:	75fb      	strb	r3, [r7, #23]
 801095a:	e027      	b.n	80109ac <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 801095c:	68fb      	ldr	r3, [r7, #12]
 801095e:	0f1b      	lsrs	r3, r3, #28
 8010960:	2b09      	cmp	r3, #9
 8010962:	d80b      	bhi.n	801097c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8010964:	68fb      	ldr	r3, [r7, #12]
 8010966:	0f1b      	lsrs	r3, r3, #28
 8010968:	b2da      	uxtb	r2, r3
 801096a:	7dfb      	ldrb	r3, [r7, #23]
 801096c:	005b      	lsls	r3, r3, #1
 801096e:	4619      	mov	r1, r3
 8010970:	68bb      	ldr	r3, [r7, #8]
 8010972:	440b      	add	r3, r1
 8010974:	3230      	adds	r2, #48	@ 0x30
 8010976:	b2d2      	uxtb	r2, r2
 8010978:	701a      	strb	r2, [r3, #0]
 801097a:	e00a      	b.n	8010992 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 801097c:	68fb      	ldr	r3, [r7, #12]
 801097e:	0f1b      	lsrs	r3, r3, #28
 8010980:	b2da      	uxtb	r2, r3
 8010982:	7dfb      	ldrb	r3, [r7, #23]
 8010984:	005b      	lsls	r3, r3, #1
 8010986:	4619      	mov	r1, r3
 8010988:	68bb      	ldr	r3, [r7, #8]
 801098a:	440b      	add	r3, r1
 801098c:	3237      	adds	r2, #55	@ 0x37
 801098e:	b2d2      	uxtb	r2, r2
 8010990:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8010992:	68fb      	ldr	r3, [r7, #12]
 8010994:	011b      	lsls	r3, r3, #4
 8010996:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8010998:	7dfb      	ldrb	r3, [r7, #23]
 801099a:	005b      	lsls	r3, r3, #1
 801099c:	3301      	adds	r3, #1
 801099e:	68ba      	ldr	r2, [r7, #8]
 80109a0:	4413      	add	r3, r2
 80109a2:	2200      	movs	r2, #0
 80109a4:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80109a6:	7dfb      	ldrb	r3, [r7, #23]
 80109a8:	3301      	adds	r3, #1
 80109aa:	75fb      	strb	r3, [r7, #23]
 80109ac:	7dfa      	ldrb	r2, [r7, #23]
 80109ae:	79fb      	ldrb	r3, [r7, #7]
 80109b0:	429a      	cmp	r2, r3
 80109b2:	d3d3      	bcc.n	801095c <IntToUnicode+0x18>
  }
}
 80109b4:	bf00      	nop
 80109b6:	bf00      	nop
 80109b8:	371c      	adds	r7, #28
 80109ba:	46bd      	mov	sp, r7
 80109bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109c0:	4770      	bx	lr
	...

080109c4 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80109c4:	b580      	push	{r7, lr}
 80109c6:	b098      	sub	sp, #96	@ 0x60
 80109c8:	af00      	add	r7, sp, #0
 80109ca:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80109cc:	f107 030c 	add.w	r3, r7, #12
 80109d0:	2254      	movs	r2, #84	@ 0x54
 80109d2:	2100      	movs	r1, #0
 80109d4:	4618      	mov	r0, r3
 80109d6:	f001 fab6 	bl	8011f46 <memset>
  if(pcdHandle->Instance==USB)
 80109da:	687b      	ldr	r3, [r7, #4]
 80109dc:	681b      	ldr	r3, [r3, #0]
 80109de:	4a15      	ldr	r2, [pc, #84]	@ (8010a34 <HAL_PCD_MspInit+0x70>)
 80109e0:	4293      	cmp	r3, r2
 80109e2:	d122      	bne.n	8010a2a <HAL_PCD_MspInit+0x66>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80109e4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80109e8:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80109ea:	2300      	movs	r3, #0
 80109ec:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80109ee:	f107 030c 	add.w	r3, r7, #12
 80109f2:	4618      	mov	r0, r3
 80109f4:	f7f9 f82a 	bl	8009a4c <HAL_RCCEx_PeriphCLKConfig>
 80109f8:	4603      	mov	r3, r0
 80109fa:	2b00      	cmp	r3, #0
 80109fc:	d001      	beq.n	8010a02 <HAL_PCD_MspInit+0x3e>
    {
      Error_Handler();
 80109fe:	f7f3 f88f 	bl	8003b20 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8010a02:	4b0d      	ldr	r3, [pc, #52]	@ (8010a38 <HAL_PCD_MspInit+0x74>)
 8010a04:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010a06:	4a0c      	ldr	r2, [pc, #48]	@ (8010a38 <HAL_PCD_MspInit+0x74>)
 8010a08:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8010a0c:	6593      	str	r3, [r2, #88]	@ 0x58
 8010a0e:	4b0a      	ldr	r3, [pc, #40]	@ (8010a38 <HAL_PCD_MspInit+0x74>)
 8010a10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8010a12:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8010a16:	60bb      	str	r3, [r7, #8]
 8010a18:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 8010a1a:	2200      	movs	r2, #0
 8010a1c:	2100      	movs	r1, #0
 8010a1e:	2014      	movs	r0, #20
 8010a20:	f7f5 fdab 	bl	800657a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 8010a24:	2014      	movs	r0, #20
 8010a26:	f7f5 fdc2 	bl	80065ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8010a2a:	bf00      	nop
 8010a2c:	3760      	adds	r7, #96	@ 0x60
 8010a2e:	46bd      	mov	sp, r7
 8010a30:	bd80      	pop	{r7, pc}
 8010a32:	bf00      	nop
 8010a34:	40005c00 	.word	0x40005c00
 8010a38:	40021000 	.word	0x40021000

08010a3c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010a3c:	b580      	push	{r7, lr}
 8010a3e:	b082      	sub	sp, #8
 8010a40:	af00      	add	r7, sp, #0
 8010a42:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8010a44:	687b      	ldr	r3, [r7, #4]
 8010a46:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 8010a4a:	687b      	ldr	r3, [r7, #4]
 8010a4c:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 8010a50:	4619      	mov	r1, r3
 8010a52:	4610      	mov	r0, r2
 8010a54:	f7fe fd1c 	bl	800f490 <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8010a58:	bf00      	nop
 8010a5a:	3708      	adds	r7, #8
 8010a5c:	46bd      	mov	sp, r7
 8010a5e:	bd80      	pop	{r7, pc}

08010a60 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010a60:	b580      	push	{r7, lr}
 8010a62:	b082      	sub	sp, #8
 8010a64:	af00      	add	r7, sp, #0
 8010a66:	6078      	str	r0, [r7, #4]
 8010a68:	460b      	mov	r3, r1
 8010a6a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8010a6c:	687b      	ldr	r3, [r7, #4]
 8010a6e:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8010a72:	78fa      	ldrb	r2, [r7, #3]
 8010a74:	6879      	ldr	r1, [r7, #4]
 8010a76:	4613      	mov	r3, r2
 8010a78:	009b      	lsls	r3, r3, #2
 8010a7a:	4413      	add	r3, r2
 8010a7c:	00db      	lsls	r3, r3, #3
 8010a7e:	440b      	add	r3, r1
 8010a80:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8010a84:	681a      	ldr	r2, [r3, #0]
 8010a86:	78fb      	ldrb	r3, [r7, #3]
 8010a88:	4619      	mov	r1, r3
 8010a8a:	f7fe fd56 	bl	800f53a <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 8010a8e:	bf00      	nop
 8010a90:	3708      	adds	r7, #8
 8010a92:	46bd      	mov	sp, r7
 8010a94:	bd80      	pop	{r7, pc}

08010a96 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010a96:	b580      	push	{r7, lr}
 8010a98:	b082      	sub	sp, #8
 8010a9a:	af00      	add	r7, sp, #0
 8010a9c:	6078      	str	r0, [r7, #4]
 8010a9e:	460b      	mov	r3, r1
 8010aa0:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8010aa2:	687b      	ldr	r3, [r7, #4]
 8010aa4:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 8010aa8:	78fa      	ldrb	r2, [r7, #3]
 8010aaa:	6879      	ldr	r1, [r7, #4]
 8010aac:	4613      	mov	r3, r2
 8010aae:	009b      	lsls	r3, r3, #2
 8010ab0:	4413      	add	r3, r2
 8010ab2:	00db      	lsls	r3, r3, #3
 8010ab4:	440b      	add	r3, r1
 8010ab6:	3324      	adds	r3, #36	@ 0x24
 8010ab8:	681a      	ldr	r2, [r3, #0]
 8010aba:	78fb      	ldrb	r3, [r7, #3]
 8010abc:	4619      	mov	r1, r3
 8010abe:	f7fe fd9f 	bl	800f600 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 8010ac2:	bf00      	nop
 8010ac4:	3708      	adds	r7, #8
 8010ac6:	46bd      	mov	sp, r7
 8010ac8:	bd80      	pop	{r7, pc}

08010aca <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010aca:	b580      	push	{r7, lr}
 8010acc:	b082      	sub	sp, #8
 8010ace:	af00      	add	r7, sp, #0
 8010ad0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8010ad2:	687b      	ldr	r3, [r7, #4]
 8010ad4:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010ad8:	4618      	mov	r0, r3
 8010ada:	f7fe feb3 	bl	800f844 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 8010ade:	bf00      	nop
 8010ae0:	3708      	adds	r7, #8
 8010ae2:	46bd      	mov	sp, r7
 8010ae4:	bd80      	pop	{r7, pc}

08010ae6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010ae6:	b580      	push	{r7, lr}
 8010ae8:	b084      	sub	sp, #16
 8010aea:	af00      	add	r7, sp, #0
 8010aec:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8010aee:	2301      	movs	r3, #1
 8010af0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8010af2:	687b      	ldr	r3, [r7, #4]
 8010af4:	795b      	ldrb	r3, [r3, #5]
 8010af6:	2b02      	cmp	r3, #2
 8010af8:	d001      	beq.n	8010afe <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8010afa:	f7f3 f811 	bl	8003b20 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8010afe:	687b      	ldr	r3, [r7, #4]
 8010b00:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010b04:	7bfa      	ldrb	r2, [r7, #15]
 8010b06:	4611      	mov	r1, r2
 8010b08:	4618      	mov	r0, r3
 8010b0a:	f7fe fe5d 	bl	800f7c8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8010b0e:	687b      	ldr	r3, [r7, #4]
 8010b10:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010b14:	4618      	mov	r0, r3
 8010b16:	f7fe fe09 	bl	800f72c <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 8010b1a:	bf00      	nop
 8010b1c:	3710      	adds	r7, #16
 8010b1e:	46bd      	mov	sp, r7
 8010b20:	bd80      	pop	{r7, pc}
	...

08010b24 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010b24:	b580      	push	{r7, lr}
 8010b26:	b082      	sub	sp, #8
 8010b28:	af00      	add	r7, sp, #0
 8010b2a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8010b2c:	687b      	ldr	r3, [r7, #4]
 8010b2e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010b32:	4618      	mov	r0, r3
 8010b34:	f7fe fe58 	bl	800f7e8 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8010b38:	687b      	ldr	r3, [r7, #4]
 8010b3a:	7a5b      	ldrb	r3, [r3, #9]
 8010b3c:	2b00      	cmp	r3, #0
 8010b3e:	d005      	beq.n	8010b4c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010b40:	4b04      	ldr	r3, [pc, #16]	@ (8010b54 <HAL_PCD_SuspendCallback+0x30>)
 8010b42:	691b      	ldr	r3, [r3, #16]
 8010b44:	4a03      	ldr	r2, [pc, #12]	@ (8010b54 <HAL_PCD_SuspendCallback+0x30>)
 8010b46:	f043 0306 	orr.w	r3, r3, #6
 8010b4a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8010b4c:	bf00      	nop
 8010b4e:	3708      	adds	r7, #8
 8010b50:	46bd      	mov	sp, r7
 8010b52:	bd80      	pop	{r7, pc}
 8010b54:	e000ed00 	.word	0xe000ed00

08010b58 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010b58:	b580      	push	{r7, lr}
 8010b5a:	b082      	sub	sp, #8
 8010b5c:	af00      	add	r7, sp, #0
 8010b5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8010b60:	687b      	ldr	r3, [r7, #4]
 8010b62:	7a5b      	ldrb	r3, [r3, #9]
 8010b64:	2b00      	cmp	r3, #0
 8010b66:	d007      	beq.n	8010b78 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010b68:	4b08      	ldr	r3, [pc, #32]	@ (8010b8c <HAL_PCD_ResumeCallback+0x34>)
 8010b6a:	691b      	ldr	r3, [r3, #16]
 8010b6c:	4a07      	ldr	r2, [pc, #28]	@ (8010b8c <HAL_PCD_ResumeCallback+0x34>)
 8010b6e:	f023 0306 	bic.w	r3, r3, #6
 8010b72:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8010b74:	f000 f9f8 	bl	8010f68 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8010b78:	687b      	ldr	r3, [r7, #4]
 8010b7a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010b7e:	4618      	mov	r0, r3
 8010b80:	f7fe fe48 	bl	800f814 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8010b84:	bf00      	nop
 8010b86:	3708      	adds	r7, #8
 8010b88:	46bd      	mov	sp, r7
 8010b8a:	bd80      	pop	{r7, pc}
 8010b8c:	e000ed00 	.word	0xe000ed00

08010b90 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8010b90:	b580      	push	{r7, lr}
 8010b92:	b082      	sub	sp, #8
 8010b94:	af00      	add	r7, sp, #0
 8010b96:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8010b98:	4a2b      	ldr	r2, [pc, #172]	@ (8010c48 <USBD_LL_Init+0xb8>)
 8010b9a:	687b      	ldr	r3, [r7, #4]
 8010b9c:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8010ba0:	687b      	ldr	r3, [r7, #4]
 8010ba2:	4a29      	ldr	r2, [pc, #164]	@ (8010c48 <USBD_LL_Init+0xb8>)
 8010ba4:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4

  hpcd_USB_FS.Instance = USB;
 8010ba8:	4b27      	ldr	r3, [pc, #156]	@ (8010c48 <USBD_LL_Init+0xb8>)
 8010baa:	4a28      	ldr	r2, [pc, #160]	@ (8010c4c <USBD_LL_Init+0xbc>)
 8010bac:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8010bae:	4b26      	ldr	r3, [pc, #152]	@ (8010c48 <USBD_LL_Init+0xb8>)
 8010bb0:	2208      	movs	r2, #8
 8010bb2:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8010bb4:	4b24      	ldr	r3, [pc, #144]	@ (8010c48 <USBD_LL_Init+0xb8>)
 8010bb6:	2202      	movs	r2, #2
 8010bb8:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8010bba:	4b23      	ldr	r3, [pc, #140]	@ (8010c48 <USBD_LL_Init+0xb8>)
 8010bbc:	2202      	movs	r2, #2
 8010bbe:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8010bc0:	4b21      	ldr	r3, [pc, #132]	@ (8010c48 <USBD_LL_Init+0xb8>)
 8010bc2:	2200      	movs	r2, #0
 8010bc4:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8010bc6:	4b20      	ldr	r3, [pc, #128]	@ (8010c48 <USBD_LL_Init+0xb8>)
 8010bc8:	2200      	movs	r2, #0
 8010bca:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8010bcc:	4b1e      	ldr	r3, [pc, #120]	@ (8010c48 <USBD_LL_Init+0xb8>)
 8010bce:	2200      	movs	r2, #0
 8010bd0:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8010bd2:	4b1d      	ldr	r3, [pc, #116]	@ (8010c48 <USBD_LL_Init+0xb8>)
 8010bd4:	2200      	movs	r2, #0
 8010bd6:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8010bd8:	481b      	ldr	r0, [pc, #108]	@ (8010c48 <USBD_LL_Init+0xb8>)
 8010bda:	f7f6 fc1f 	bl	800741c <HAL_PCD_Init>
 8010bde:	4603      	mov	r3, r0
 8010be0:	2b00      	cmp	r3, #0
 8010be2:	d001      	beq.n	8010be8 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 8010be4:	f7f2 ff9c 	bl	8003b20 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8010be8:	687b      	ldr	r3, [r7, #4]
 8010bea:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010bee:	2318      	movs	r3, #24
 8010bf0:	2200      	movs	r2, #0
 8010bf2:	2100      	movs	r1, #0
 8010bf4:	f7f8 f8da 	bl	8008dac <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8010bf8:	687b      	ldr	r3, [r7, #4]
 8010bfa:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010bfe:	2358      	movs	r3, #88	@ 0x58
 8010c00:	2200      	movs	r2, #0
 8010c02:	2180      	movs	r1, #128	@ 0x80
 8010c04:	f7f8 f8d2 	bl	8008dac <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8010c08:	687b      	ldr	r3, [r7, #4]
 8010c0a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010c0e:	23c0      	movs	r3, #192	@ 0xc0
 8010c10:	2200      	movs	r2, #0
 8010c12:	2181      	movs	r1, #129	@ 0x81
 8010c14:	f7f8 f8ca 	bl	8008dac <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8010c18:	687b      	ldr	r3, [r7, #4]
 8010c1a:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010c1e:	f44f 7388 	mov.w	r3, #272	@ 0x110
 8010c22:	2200      	movs	r2, #0
 8010c24:	2101      	movs	r1, #1
 8010c26:	f7f8 f8c1 	bl	8008dac <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8010c2a:	687b      	ldr	r3, [r7, #4]
 8010c2c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010c30:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8010c34:	2200      	movs	r2, #0
 8010c36:	2182      	movs	r1, #130	@ 0x82
 8010c38:	f7f8 f8b8 	bl	8008dac <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 8010c3c:	2300      	movs	r3, #0
}
 8010c3e:	4618      	mov	r0, r3
 8010c40:	3708      	adds	r7, #8
 8010c42:	46bd      	mov	sp, r7
 8010c44:	bd80      	pop	{r7, pc}
 8010c46:	bf00      	nop
 8010c48:	200020a4 	.word	0x200020a4
 8010c4c:	40005c00 	.word	0x40005c00

08010c50 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8010c50:	b580      	push	{r7, lr}
 8010c52:	b084      	sub	sp, #16
 8010c54:	af00      	add	r7, sp, #0
 8010c56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010c58:	2300      	movs	r3, #0
 8010c5a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010c5c:	2300      	movs	r3, #0
 8010c5e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8010c60:	687b      	ldr	r3, [r7, #4]
 8010c62:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010c66:	4618      	mov	r0, r3
 8010c68:	f7f6 fca6 	bl	80075b8 <HAL_PCD_Start>
 8010c6c:	4603      	mov	r3, r0
 8010c6e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010c70:	7bfb      	ldrb	r3, [r7, #15]
 8010c72:	4618      	mov	r0, r3
 8010c74:	f000 f97e 	bl	8010f74 <USBD_Get_USB_Status>
 8010c78:	4603      	mov	r3, r0
 8010c7a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010c7c:	7bbb      	ldrb	r3, [r7, #14]
}
 8010c7e:	4618      	mov	r0, r3
 8010c80:	3710      	adds	r7, #16
 8010c82:	46bd      	mov	sp, r7
 8010c84:	bd80      	pop	{r7, pc}

08010c86 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8010c86:	b580      	push	{r7, lr}
 8010c88:	b084      	sub	sp, #16
 8010c8a:	af00      	add	r7, sp, #0
 8010c8c:	6078      	str	r0, [r7, #4]
 8010c8e:	4608      	mov	r0, r1
 8010c90:	4611      	mov	r1, r2
 8010c92:	461a      	mov	r2, r3
 8010c94:	4603      	mov	r3, r0
 8010c96:	70fb      	strb	r3, [r7, #3]
 8010c98:	460b      	mov	r3, r1
 8010c9a:	70bb      	strb	r3, [r7, #2]
 8010c9c:	4613      	mov	r3, r2
 8010c9e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010ca0:	2300      	movs	r3, #0
 8010ca2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010ca4:	2300      	movs	r3, #0
 8010ca6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8010ca8:	687b      	ldr	r3, [r7, #4]
 8010caa:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010cae:	78bb      	ldrb	r3, [r7, #2]
 8010cb0:	883a      	ldrh	r2, [r7, #0]
 8010cb2:	78f9      	ldrb	r1, [r7, #3]
 8010cb4:	f7f6 fded 	bl	8007892 <HAL_PCD_EP_Open>
 8010cb8:	4603      	mov	r3, r0
 8010cba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010cbc:	7bfb      	ldrb	r3, [r7, #15]
 8010cbe:	4618      	mov	r0, r3
 8010cc0:	f000 f958 	bl	8010f74 <USBD_Get_USB_Status>
 8010cc4:	4603      	mov	r3, r0
 8010cc6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010cc8:	7bbb      	ldrb	r3, [r7, #14]
}
 8010cca:	4618      	mov	r0, r3
 8010ccc:	3710      	adds	r7, #16
 8010cce:	46bd      	mov	sp, r7
 8010cd0:	bd80      	pop	{r7, pc}

08010cd2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010cd2:	b580      	push	{r7, lr}
 8010cd4:	b084      	sub	sp, #16
 8010cd6:	af00      	add	r7, sp, #0
 8010cd8:	6078      	str	r0, [r7, #4]
 8010cda:	460b      	mov	r3, r1
 8010cdc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010cde:	2300      	movs	r3, #0
 8010ce0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010ce2:	2300      	movs	r3, #0
 8010ce4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8010ce6:	687b      	ldr	r3, [r7, #4]
 8010ce8:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010cec:	78fa      	ldrb	r2, [r7, #3]
 8010cee:	4611      	mov	r1, r2
 8010cf0:	4618      	mov	r0, r3
 8010cf2:	f7f6 fe2d 	bl	8007950 <HAL_PCD_EP_Close>
 8010cf6:	4603      	mov	r3, r0
 8010cf8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010cfa:	7bfb      	ldrb	r3, [r7, #15]
 8010cfc:	4618      	mov	r0, r3
 8010cfe:	f000 f939 	bl	8010f74 <USBD_Get_USB_Status>
 8010d02:	4603      	mov	r3, r0
 8010d04:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010d06:	7bbb      	ldrb	r3, [r7, #14]
}
 8010d08:	4618      	mov	r0, r3
 8010d0a:	3710      	adds	r7, #16
 8010d0c:	46bd      	mov	sp, r7
 8010d0e:	bd80      	pop	{r7, pc}

08010d10 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010d10:	b580      	push	{r7, lr}
 8010d12:	b084      	sub	sp, #16
 8010d14:	af00      	add	r7, sp, #0
 8010d16:	6078      	str	r0, [r7, #4]
 8010d18:	460b      	mov	r3, r1
 8010d1a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010d1c:	2300      	movs	r3, #0
 8010d1e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010d20:	2300      	movs	r3, #0
 8010d22:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8010d24:	687b      	ldr	r3, [r7, #4]
 8010d26:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010d2a:	78fa      	ldrb	r2, [r7, #3]
 8010d2c:	4611      	mov	r1, r2
 8010d2e:	4618      	mov	r0, r3
 8010d30:	f7f6 fed6 	bl	8007ae0 <HAL_PCD_EP_SetStall>
 8010d34:	4603      	mov	r3, r0
 8010d36:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010d38:	7bfb      	ldrb	r3, [r7, #15]
 8010d3a:	4618      	mov	r0, r3
 8010d3c:	f000 f91a 	bl	8010f74 <USBD_Get_USB_Status>
 8010d40:	4603      	mov	r3, r0
 8010d42:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010d44:	7bbb      	ldrb	r3, [r7, #14]
}
 8010d46:	4618      	mov	r0, r3
 8010d48:	3710      	adds	r7, #16
 8010d4a:	46bd      	mov	sp, r7
 8010d4c:	bd80      	pop	{r7, pc}

08010d4e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010d4e:	b580      	push	{r7, lr}
 8010d50:	b084      	sub	sp, #16
 8010d52:	af00      	add	r7, sp, #0
 8010d54:	6078      	str	r0, [r7, #4]
 8010d56:	460b      	mov	r3, r1
 8010d58:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010d5a:	2300      	movs	r3, #0
 8010d5c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010d5e:	2300      	movs	r3, #0
 8010d60:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8010d62:	687b      	ldr	r3, [r7, #4]
 8010d64:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010d68:	78fa      	ldrb	r2, [r7, #3]
 8010d6a:	4611      	mov	r1, r2
 8010d6c:	4618      	mov	r0, r3
 8010d6e:	f7f6 ff09 	bl	8007b84 <HAL_PCD_EP_ClrStall>
 8010d72:	4603      	mov	r3, r0
 8010d74:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010d76:	7bfb      	ldrb	r3, [r7, #15]
 8010d78:	4618      	mov	r0, r3
 8010d7a:	f000 f8fb 	bl	8010f74 <USBD_Get_USB_Status>
 8010d7e:	4603      	mov	r3, r0
 8010d80:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010d82:	7bbb      	ldrb	r3, [r7, #14]
}
 8010d84:	4618      	mov	r0, r3
 8010d86:	3710      	adds	r7, #16
 8010d88:	46bd      	mov	sp, r7
 8010d8a:	bd80      	pop	{r7, pc}

08010d8c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010d8c:	b480      	push	{r7}
 8010d8e:	b085      	sub	sp, #20
 8010d90:	af00      	add	r7, sp, #0
 8010d92:	6078      	str	r0, [r7, #4]
 8010d94:	460b      	mov	r3, r1
 8010d96:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8010d98:	687b      	ldr	r3, [r7, #4]
 8010d9a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010d9e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8010da0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8010da4:	2b00      	cmp	r3, #0
 8010da6:	da0b      	bge.n	8010dc0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8010da8:	78fb      	ldrb	r3, [r7, #3]
 8010daa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010dae:	68f9      	ldr	r1, [r7, #12]
 8010db0:	4613      	mov	r3, r2
 8010db2:	009b      	lsls	r3, r3, #2
 8010db4:	4413      	add	r3, r2
 8010db6:	00db      	lsls	r3, r3, #3
 8010db8:	440b      	add	r3, r1
 8010dba:	3312      	adds	r3, #18
 8010dbc:	781b      	ldrb	r3, [r3, #0]
 8010dbe:	e00b      	b.n	8010dd8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8010dc0:	78fb      	ldrb	r3, [r7, #3]
 8010dc2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8010dc6:	68f9      	ldr	r1, [r7, #12]
 8010dc8:	4613      	mov	r3, r2
 8010dca:	009b      	lsls	r3, r3, #2
 8010dcc:	4413      	add	r3, r2
 8010dce:	00db      	lsls	r3, r3, #3
 8010dd0:	440b      	add	r3, r1
 8010dd2:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8010dd6:	781b      	ldrb	r3, [r3, #0]
  }
}
 8010dd8:	4618      	mov	r0, r3
 8010dda:	3714      	adds	r7, #20
 8010ddc:	46bd      	mov	sp, r7
 8010dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010de2:	4770      	bx	lr

08010de4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8010de4:	b580      	push	{r7, lr}
 8010de6:	b084      	sub	sp, #16
 8010de8:	af00      	add	r7, sp, #0
 8010dea:	6078      	str	r0, [r7, #4]
 8010dec:	460b      	mov	r3, r1
 8010dee:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010df0:	2300      	movs	r3, #0
 8010df2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010df4:	2300      	movs	r3, #0
 8010df6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8010df8:	687b      	ldr	r3, [r7, #4]
 8010dfa:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010dfe:	78fa      	ldrb	r2, [r7, #3]
 8010e00:	4611      	mov	r1, r2
 8010e02:	4618      	mov	r0, r3
 8010e04:	f7f6 fd21 	bl	800784a <HAL_PCD_SetAddress>
 8010e08:	4603      	mov	r3, r0
 8010e0a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010e0c:	7bfb      	ldrb	r3, [r7, #15]
 8010e0e:	4618      	mov	r0, r3
 8010e10:	f000 f8b0 	bl	8010f74 <USBD_Get_USB_Status>
 8010e14:	4603      	mov	r3, r0
 8010e16:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8010e18:	7bbb      	ldrb	r3, [r7, #14]
}
 8010e1a:	4618      	mov	r0, r3
 8010e1c:	3710      	adds	r7, #16
 8010e1e:	46bd      	mov	sp, r7
 8010e20:	bd80      	pop	{r7, pc}

08010e22 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8010e22:	b580      	push	{r7, lr}
 8010e24:	b086      	sub	sp, #24
 8010e26:	af00      	add	r7, sp, #0
 8010e28:	60f8      	str	r0, [r7, #12]
 8010e2a:	607a      	str	r2, [r7, #4]
 8010e2c:	603b      	str	r3, [r7, #0]
 8010e2e:	460b      	mov	r3, r1
 8010e30:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010e32:	2300      	movs	r3, #0
 8010e34:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010e36:	2300      	movs	r3, #0
 8010e38:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8010e3a:	68fb      	ldr	r3, [r7, #12]
 8010e3c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010e40:	7af9      	ldrb	r1, [r7, #11]
 8010e42:	683b      	ldr	r3, [r7, #0]
 8010e44:	687a      	ldr	r2, [r7, #4]
 8010e46:	f7f6 fe14 	bl	8007a72 <HAL_PCD_EP_Transmit>
 8010e4a:	4603      	mov	r3, r0
 8010e4c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010e4e:	7dfb      	ldrb	r3, [r7, #23]
 8010e50:	4618      	mov	r0, r3
 8010e52:	f000 f88f 	bl	8010f74 <USBD_Get_USB_Status>
 8010e56:	4603      	mov	r3, r0
 8010e58:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8010e5a:	7dbb      	ldrb	r3, [r7, #22]
}
 8010e5c:	4618      	mov	r0, r3
 8010e5e:	3718      	adds	r7, #24
 8010e60:	46bd      	mov	sp, r7
 8010e62:	bd80      	pop	{r7, pc}

08010e64 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8010e64:	b580      	push	{r7, lr}
 8010e66:	b086      	sub	sp, #24
 8010e68:	af00      	add	r7, sp, #0
 8010e6a:	60f8      	str	r0, [r7, #12]
 8010e6c:	607a      	str	r2, [r7, #4]
 8010e6e:	603b      	str	r3, [r7, #0]
 8010e70:	460b      	mov	r3, r1
 8010e72:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8010e74:	2300      	movs	r3, #0
 8010e76:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010e78:	2300      	movs	r3, #0
 8010e7a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8010e7c:	68fb      	ldr	r3, [r7, #12]
 8010e7e:	f8d3 02c4 	ldr.w	r0, [r3, #708]	@ 0x2c4
 8010e82:	7af9      	ldrb	r1, [r7, #11]
 8010e84:	683b      	ldr	r3, [r7, #0]
 8010e86:	687a      	ldr	r2, [r7, #4]
 8010e88:	f7f6 fdaa 	bl	80079e0 <HAL_PCD_EP_Receive>
 8010e8c:	4603      	mov	r3, r0
 8010e8e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8010e90:	7dfb      	ldrb	r3, [r7, #23]
 8010e92:	4618      	mov	r0, r3
 8010e94:	f000 f86e 	bl	8010f74 <USBD_Get_USB_Status>
 8010e98:	4603      	mov	r3, r0
 8010e9a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8010e9c:	7dbb      	ldrb	r3, [r7, #22]
}
 8010e9e:	4618      	mov	r0, r3
 8010ea0:	3718      	adds	r7, #24
 8010ea2:	46bd      	mov	sp, r7
 8010ea4:	bd80      	pop	{r7, pc}

08010ea6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8010ea6:	b580      	push	{r7, lr}
 8010ea8:	b082      	sub	sp, #8
 8010eaa:	af00      	add	r7, sp, #0
 8010eac:	6078      	str	r0, [r7, #4]
 8010eae:	460b      	mov	r3, r1
 8010eb0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8010eb2:	687b      	ldr	r3, [r7, #4]
 8010eb4:	f8d3 32c4 	ldr.w	r3, [r3, #708]	@ 0x2c4
 8010eb8:	78fa      	ldrb	r2, [r7, #3]
 8010eba:	4611      	mov	r1, r2
 8010ebc:	4618      	mov	r0, r3
 8010ebe:	f7f6 fdc0 	bl	8007a42 <HAL_PCD_EP_GetRxCount>
 8010ec2:	4603      	mov	r3, r0
}
 8010ec4:	4618      	mov	r0, r3
 8010ec6:	3708      	adds	r7, #8
 8010ec8:	46bd      	mov	sp, r7
 8010eca:	bd80      	pop	{r7, pc}

08010ecc <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8010ecc:	b580      	push	{r7, lr}
 8010ece:	b082      	sub	sp, #8
 8010ed0:	af00      	add	r7, sp, #0
 8010ed2:	6078      	str	r0, [r7, #4]
 8010ed4:	460b      	mov	r3, r1
 8010ed6:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 8010ed8:	78fb      	ldrb	r3, [r7, #3]
 8010eda:	2b00      	cmp	r3, #0
 8010edc:	d002      	beq.n	8010ee4 <HAL_PCDEx_LPM_Callback+0x18>
 8010ede:	2b01      	cmp	r3, #1
 8010ee0:	d013      	beq.n	8010f0a <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 8010ee2:	e023      	b.n	8010f2c <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8010ee4:	687b      	ldr	r3, [r7, #4]
 8010ee6:	7a5b      	ldrb	r3, [r3, #9]
 8010ee8:	2b00      	cmp	r3, #0
 8010eea:	d007      	beq.n	8010efc <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8010eec:	f000 f83c 	bl	8010f68 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010ef0:	4b10      	ldr	r3, [pc, #64]	@ (8010f34 <HAL_PCDEx_LPM_Callback+0x68>)
 8010ef2:	691b      	ldr	r3, [r3, #16]
 8010ef4:	4a0f      	ldr	r2, [pc, #60]	@ (8010f34 <HAL_PCDEx_LPM_Callback+0x68>)
 8010ef6:	f023 0306 	bic.w	r3, r3, #6
 8010efa:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8010efc:	687b      	ldr	r3, [r7, #4]
 8010efe:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010f02:	4618      	mov	r0, r3
 8010f04:	f7fe fc86 	bl	800f814 <USBD_LL_Resume>
    break;
 8010f08:	e010      	b.n	8010f2c <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 8010f0a:	687b      	ldr	r3, [r7, #4]
 8010f0c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8010f10:	4618      	mov	r0, r3
 8010f12:	f7fe fc69 	bl	800f7e8 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8010f16:	687b      	ldr	r3, [r7, #4]
 8010f18:	7a5b      	ldrb	r3, [r3, #9]
 8010f1a:	2b00      	cmp	r3, #0
 8010f1c:	d005      	beq.n	8010f2a <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8010f1e:	4b05      	ldr	r3, [pc, #20]	@ (8010f34 <HAL_PCDEx_LPM_Callback+0x68>)
 8010f20:	691b      	ldr	r3, [r3, #16]
 8010f22:	4a04      	ldr	r2, [pc, #16]	@ (8010f34 <HAL_PCDEx_LPM_Callback+0x68>)
 8010f24:	f043 0306 	orr.w	r3, r3, #6
 8010f28:	6113      	str	r3, [r2, #16]
    break;
 8010f2a:	bf00      	nop
}
 8010f2c:	bf00      	nop
 8010f2e:	3708      	adds	r7, #8
 8010f30:	46bd      	mov	sp, r7
 8010f32:	bd80      	pop	{r7, pc}
 8010f34:	e000ed00 	.word	0xe000ed00

08010f38 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8010f38:	b480      	push	{r7}
 8010f3a:	b083      	sub	sp, #12
 8010f3c:	af00      	add	r7, sp, #0
 8010f3e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8010f40:	4b03      	ldr	r3, [pc, #12]	@ (8010f50 <USBD_static_malloc+0x18>)
}
 8010f42:	4618      	mov	r0, r3
 8010f44:	370c      	adds	r7, #12
 8010f46:	46bd      	mov	sp, r7
 8010f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f4c:	4770      	bx	lr
 8010f4e:	bf00      	nop
 8010f50:	20002380 	.word	0x20002380

08010f54 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8010f54:	b480      	push	{r7}
 8010f56:	b083      	sub	sp, #12
 8010f58:	af00      	add	r7, sp, #0
 8010f5a:	6078      	str	r0, [r7, #4]

}
 8010f5c:	bf00      	nop
 8010f5e:	370c      	adds	r7, #12
 8010f60:	46bd      	mov	sp, r7
 8010f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f66:	4770      	bx	lr

08010f68 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8010f68:	b580      	push	{r7, lr}
 8010f6a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8010f6c:	f7f0 fda0 	bl	8001ab0 <SystemClock_Config>
}
 8010f70:	bf00      	nop
 8010f72:	bd80      	pop	{r7, pc}

08010f74 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8010f74:	b480      	push	{r7}
 8010f76:	b085      	sub	sp, #20
 8010f78:	af00      	add	r7, sp, #0
 8010f7a:	4603      	mov	r3, r0
 8010f7c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8010f7e:	2300      	movs	r3, #0
 8010f80:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8010f82:	79fb      	ldrb	r3, [r7, #7]
 8010f84:	2b03      	cmp	r3, #3
 8010f86:	d817      	bhi.n	8010fb8 <USBD_Get_USB_Status+0x44>
 8010f88:	a201      	add	r2, pc, #4	@ (adr r2, 8010f90 <USBD_Get_USB_Status+0x1c>)
 8010f8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010f8e:	bf00      	nop
 8010f90:	08010fa1 	.word	0x08010fa1
 8010f94:	08010fa7 	.word	0x08010fa7
 8010f98:	08010fad 	.word	0x08010fad
 8010f9c:	08010fb3 	.word	0x08010fb3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8010fa0:	2300      	movs	r3, #0
 8010fa2:	73fb      	strb	r3, [r7, #15]
    break;
 8010fa4:	e00b      	b.n	8010fbe <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8010fa6:	2303      	movs	r3, #3
 8010fa8:	73fb      	strb	r3, [r7, #15]
    break;
 8010faa:	e008      	b.n	8010fbe <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8010fac:	2301      	movs	r3, #1
 8010fae:	73fb      	strb	r3, [r7, #15]
    break;
 8010fb0:	e005      	b.n	8010fbe <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8010fb2:	2303      	movs	r3, #3
 8010fb4:	73fb      	strb	r3, [r7, #15]
    break;
 8010fb6:	e002      	b.n	8010fbe <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8010fb8:	2303      	movs	r3, #3
 8010fba:	73fb      	strb	r3, [r7, #15]
    break;
 8010fbc:	bf00      	nop
  }
  return usb_status;
 8010fbe:	7bfb      	ldrb	r3, [r7, #15]
}
 8010fc0:	4618      	mov	r0, r3
 8010fc2:	3714      	adds	r7, #20
 8010fc4:	46bd      	mov	sp, r7
 8010fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fca:	4770      	bx	lr

08010fcc <__cvt>:
 8010fcc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010fd0:	ec57 6b10 	vmov	r6, r7, d0
 8010fd4:	2f00      	cmp	r7, #0
 8010fd6:	460c      	mov	r4, r1
 8010fd8:	4619      	mov	r1, r3
 8010fda:	463b      	mov	r3, r7
 8010fdc:	bfbb      	ittet	lt
 8010fde:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8010fe2:	461f      	movlt	r7, r3
 8010fe4:	2300      	movge	r3, #0
 8010fe6:	232d      	movlt	r3, #45	@ 0x2d
 8010fe8:	700b      	strb	r3, [r1, #0]
 8010fea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010fec:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8010ff0:	4691      	mov	r9, r2
 8010ff2:	f023 0820 	bic.w	r8, r3, #32
 8010ff6:	bfbc      	itt	lt
 8010ff8:	4632      	movlt	r2, r6
 8010ffa:	4616      	movlt	r6, r2
 8010ffc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8011000:	d005      	beq.n	801100e <__cvt+0x42>
 8011002:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8011006:	d100      	bne.n	801100a <__cvt+0x3e>
 8011008:	3401      	adds	r4, #1
 801100a:	2102      	movs	r1, #2
 801100c:	e000      	b.n	8011010 <__cvt+0x44>
 801100e:	2103      	movs	r1, #3
 8011010:	ab03      	add	r3, sp, #12
 8011012:	9301      	str	r3, [sp, #4]
 8011014:	ab02      	add	r3, sp, #8
 8011016:	9300      	str	r3, [sp, #0]
 8011018:	ec47 6b10 	vmov	d0, r6, r7
 801101c:	4653      	mov	r3, sl
 801101e:	4622      	mov	r2, r4
 8011020:	f001 f8c2 	bl	80121a8 <_dtoa_r>
 8011024:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8011028:	4605      	mov	r5, r0
 801102a:	d119      	bne.n	8011060 <__cvt+0x94>
 801102c:	f019 0f01 	tst.w	r9, #1
 8011030:	d00e      	beq.n	8011050 <__cvt+0x84>
 8011032:	eb00 0904 	add.w	r9, r0, r4
 8011036:	2200      	movs	r2, #0
 8011038:	2300      	movs	r3, #0
 801103a:	4630      	mov	r0, r6
 801103c:	4639      	mov	r1, r7
 801103e:	f7ef fd6b 	bl	8000b18 <__aeabi_dcmpeq>
 8011042:	b108      	cbz	r0, 8011048 <__cvt+0x7c>
 8011044:	f8cd 900c 	str.w	r9, [sp, #12]
 8011048:	2230      	movs	r2, #48	@ 0x30
 801104a:	9b03      	ldr	r3, [sp, #12]
 801104c:	454b      	cmp	r3, r9
 801104e:	d31e      	bcc.n	801108e <__cvt+0xc2>
 8011050:	9b03      	ldr	r3, [sp, #12]
 8011052:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011054:	1b5b      	subs	r3, r3, r5
 8011056:	4628      	mov	r0, r5
 8011058:	6013      	str	r3, [r2, #0]
 801105a:	b004      	add	sp, #16
 801105c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011060:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8011064:	eb00 0904 	add.w	r9, r0, r4
 8011068:	d1e5      	bne.n	8011036 <__cvt+0x6a>
 801106a:	7803      	ldrb	r3, [r0, #0]
 801106c:	2b30      	cmp	r3, #48	@ 0x30
 801106e:	d10a      	bne.n	8011086 <__cvt+0xba>
 8011070:	2200      	movs	r2, #0
 8011072:	2300      	movs	r3, #0
 8011074:	4630      	mov	r0, r6
 8011076:	4639      	mov	r1, r7
 8011078:	f7ef fd4e 	bl	8000b18 <__aeabi_dcmpeq>
 801107c:	b918      	cbnz	r0, 8011086 <__cvt+0xba>
 801107e:	f1c4 0401 	rsb	r4, r4, #1
 8011082:	f8ca 4000 	str.w	r4, [sl]
 8011086:	f8da 3000 	ldr.w	r3, [sl]
 801108a:	4499      	add	r9, r3
 801108c:	e7d3      	b.n	8011036 <__cvt+0x6a>
 801108e:	1c59      	adds	r1, r3, #1
 8011090:	9103      	str	r1, [sp, #12]
 8011092:	701a      	strb	r2, [r3, #0]
 8011094:	e7d9      	b.n	801104a <__cvt+0x7e>

08011096 <__exponent>:
 8011096:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011098:	2900      	cmp	r1, #0
 801109a:	bfba      	itte	lt
 801109c:	4249      	neglt	r1, r1
 801109e:	232d      	movlt	r3, #45	@ 0x2d
 80110a0:	232b      	movge	r3, #43	@ 0x2b
 80110a2:	2909      	cmp	r1, #9
 80110a4:	7002      	strb	r2, [r0, #0]
 80110a6:	7043      	strb	r3, [r0, #1]
 80110a8:	dd29      	ble.n	80110fe <__exponent+0x68>
 80110aa:	f10d 0307 	add.w	r3, sp, #7
 80110ae:	461d      	mov	r5, r3
 80110b0:	270a      	movs	r7, #10
 80110b2:	461a      	mov	r2, r3
 80110b4:	fbb1 f6f7 	udiv	r6, r1, r7
 80110b8:	fb07 1416 	mls	r4, r7, r6, r1
 80110bc:	3430      	adds	r4, #48	@ 0x30
 80110be:	f802 4c01 	strb.w	r4, [r2, #-1]
 80110c2:	460c      	mov	r4, r1
 80110c4:	2c63      	cmp	r4, #99	@ 0x63
 80110c6:	f103 33ff 	add.w	r3, r3, #4294967295
 80110ca:	4631      	mov	r1, r6
 80110cc:	dcf1      	bgt.n	80110b2 <__exponent+0x1c>
 80110ce:	3130      	adds	r1, #48	@ 0x30
 80110d0:	1e94      	subs	r4, r2, #2
 80110d2:	f803 1c01 	strb.w	r1, [r3, #-1]
 80110d6:	1c41      	adds	r1, r0, #1
 80110d8:	4623      	mov	r3, r4
 80110da:	42ab      	cmp	r3, r5
 80110dc:	d30a      	bcc.n	80110f4 <__exponent+0x5e>
 80110de:	f10d 0309 	add.w	r3, sp, #9
 80110e2:	1a9b      	subs	r3, r3, r2
 80110e4:	42ac      	cmp	r4, r5
 80110e6:	bf88      	it	hi
 80110e8:	2300      	movhi	r3, #0
 80110ea:	3302      	adds	r3, #2
 80110ec:	4403      	add	r3, r0
 80110ee:	1a18      	subs	r0, r3, r0
 80110f0:	b003      	add	sp, #12
 80110f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80110f4:	f813 6b01 	ldrb.w	r6, [r3], #1
 80110f8:	f801 6f01 	strb.w	r6, [r1, #1]!
 80110fc:	e7ed      	b.n	80110da <__exponent+0x44>
 80110fe:	2330      	movs	r3, #48	@ 0x30
 8011100:	3130      	adds	r1, #48	@ 0x30
 8011102:	7083      	strb	r3, [r0, #2]
 8011104:	70c1      	strb	r1, [r0, #3]
 8011106:	1d03      	adds	r3, r0, #4
 8011108:	e7f1      	b.n	80110ee <__exponent+0x58>
	...

0801110c <_printf_float>:
 801110c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011110:	b08d      	sub	sp, #52	@ 0x34
 8011112:	460c      	mov	r4, r1
 8011114:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8011118:	4616      	mov	r6, r2
 801111a:	461f      	mov	r7, r3
 801111c:	4605      	mov	r5, r0
 801111e:	f000 ff2d 	bl	8011f7c <_localeconv_r>
 8011122:	6803      	ldr	r3, [r0, #0]
 8011124:	9304      	str	r3, [sp, #16]
 8011126:	4618      	mov	r0, r3
 8011128:	f7ef f8ca 	bl	80002c0 <strlen>
 801112c:	2300      	movs	r3, #0
 801112e:	930a      	str	r3, [sp, #40]	@ 0x28
 8011130:	f8d8 3000 	ldr.w	r3, [r8]
 8011134:	9005      	str	r0, [sp, #20]
 8011136:	3307      	adds	r3, #7
 8011138:	f023 0307 	bic.w	r3, r3, #7
 801113c:	f103 0208 	add.w	r2, r3, #8
 8011140:	f894 a018 	ldrb.w	sl, [r4, #24]
 8011144:	f8d4 b000 	ldr.w	fp, [r4]
 8011148:	f8c8 2000 	str.w	r2, [r8]
 801114c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011150:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8011154:	9307      	str	r3, [sp, #28]
 8011156:	f8cd 8018 	str.w	r8, [sp, #24]
 801115a:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801115e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011162:	4b9c      	ldr	r3, [pc, #624]	@ (80113d4 <_printf_float+0x2c8>)
 8011164:	f04f 32ff 	mov.w	r2, #4294967295
 8011168:	f7ef fd08 	bl	8000b7c <__aeabi_dcmpun>
 801116c:	bb70      	cbnz	r0, 80111cc <_printf_float+0xc0>
 801116e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011172:	4b98      	ldr	r3, [pc, #608]	@ (80113d4 <_printf_float+0x2c8>)
 8011174:	f04f 32ff 	mov.w	r2, #4294967295
 8011178:	f7ef fce2 	bl	8000b40 <__aeabi_dcmple>
 801117c:	bb30      	cbnz	r0, 80111cc <_printf_float+0xc0>
 801117e:	2200      	movs	r2, #0
 8011180:	2300      	movs	r3, #0
 8011182:	4640      	mov	r0, r8
 8011184:	4649      	mov	r1, r9
 8011186:	f7ef fcd1 	bl	8000b2c <__aeabi_dcmplt>
 801118a:	b110      	cbz	r0, 8011192 <_printf_float+0x86>
 801118c:	232d      	movs	r3, #45	@ 0x2d
 801118e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011192:	4a91      	ldr	r2, [pc, #580]	@ (80113d8 <_printf_float+0x2cc>)
 8011194:	4b91      	ldr	r3, [pc, #580]	@ (80113dc <_printf_float+0x2d0>)
 8011196:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 801119a:	bf94      	ite	ls
 801119c:	4690      	movls	r8, r2
 801119e:	4698      	movhi	r8, r3
 80111a0:	2303      	movs	r3, #3
 80111a2:	6123      	str	r3, [r4, #16]
 80111a4:	f02b 0304 	bic.w	r3, fp, #4
 80111a8:	6023      	str	r3, [r4, #0]
 80111aa:	f04f 0900 	mov.w	r9, #0
 80111ae:	9700      	str	r7, [sp, #0]
 80111b0:	4633      	mov	r3, r6
 80111b2:	aa0b      	add	r2, sp, #44	@ 0x2c
 80111b4:	4621      	mov	r1, r4
 80111b6:	4628      	mov	r0, r5
 80111b8:	f000 f9d2 	bl	8011560 <_printf_common>
 80111bc:	3001      	adds	r0, #1
 80111be:	f040 808d 	bne.w	80112dc <_printf_float+0x1d0>
 80111c2:	f04f 30ff 	mov.w	r0, #4294967295
 80111c6:	b00d      	add	sp, #52	@ 0x34
 80111c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80111cc:	4642      	mov	r2, r8
 80111ce:	464b      	mov	r3, r9
 80111d0:	4640      	mov	r0, r8
 80111d2:	4649      	mov	r1, r9
 80111d4:	f7ef fcd2 	bl	8000b7c <__aeabi_dcmpun>
 80111d8:	b140      	cbz	r0, 80111ec <_printf_float+0xe0>
 80111da:	464b      	mov	r3, r9
 80111dc:	2b00      	cmp	r3, #0
 80111de:	bfbc      	itt	lt
 80111e0:	232d      	movlt	r3, #45	@ 0x2d
 80111e2:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 80111e6:	4a7e      	ldr	r2, [pc, #504]	@ (80113e0 <_printf_float+0x2d4>)
 80111e8:	4b7e      	ldr	r3, [pc, #504]	@ (80113e4 <_printf_float+0x2d8>)
 80111ea:	e7d4      	b.n	8011196 <_printf_float+0x8a>
 80111ec:	6863      	ldr	r3, [r4, #4]
 80111ee:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 80111f2:	9206      	str	r2, [sp, #24]
 80111f4:	1c5a      	adds	r2, r3, #1
 80111f6:	d13b      	bne.n	8011270 <_printf_float+0x164>
 80111f8:	2306      	movs	r3, #6
 80111fa:	6063      	str	r3, [r4, #4]
 80111fc:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8011200:	2300      	movs	r3, #0
 8011202:	6022      	str	r2, [r4, #0]
 8011204:	9303      	str	r3, [sp, #12]
 8011206:	ab0a      	add	r3, sp, #40	@ 0x28
 8011208:	e9cd a301 	strd	sl, r3, [sp, #4]
 801120c:	ab09      	add	r3, sp, #36	@ 0x24
 801120e:	9300      	str	r3, [sp, #0]
 8011210:	6861      	ldr	r1, [r4, #4]
 8011212:	ec49 8b10 	vmov	d0, r8, r9
 8011216:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 801121a:	4628      	mov	r0, r5
 801121c:	f7ff fed6 	bl	8010fcc <__cvt>
 8011220:	9b06      	ldr	r3, [sp, #24]
 8011222:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011224:	2b47      	cmp	r3, #71	@ 0x47
 8011226:	4680      	mov	r8, r0
 8011228:	d129      	bne.n	801127e <_printf_float+0x172>
 801122a:	1cc8      	adds	r0, r1, #3
 801122c:	db02      	blt.n	8011234 <_printf_float+0x128>
 801122e:	6863      	ldr	r3, [r4, #4]
 8011230:	4299      	cmp	r1, r3
 8011232:	dd41      	ble.n	80112b8 <_printf_float+0x1ac>
 8011234:	f1aa 0a02 	sub.w	sl, sl, #2
 8011238:	fa5f fa8a 	uxtb.w	sl, sl
 801123c:	3901      	subs	r1, #1
 801123e:	4652      	mov	r2, sl
 8011240:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8011244:	9109      	str	r1, [sp, #36]	@ 0x24
 8011246:	f7ff ff26 	bl	8011096 <__exponent>
 801124a:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801124c:	1813      	adds	r3, r2, r0
 801124e:	2a01      	cmp	r2, #1
 8011250:	4681      	mov	r9, r0
 8011252:	6123      	str	r3, [r4, #16]
 8011254:	dc02      	bgt.n	801125c <_printf_float+0x150>
 8011256:	6822      	ldr	r2, [r4, #0]
 8011258:	07d2      	lsls	r2, r2, #31
 801125a:	d501      	bpl.n	8011260 <_printf_float+0x154>
 801125c:	3301      	adds	r3, #1
 801125e:	6123      	str	r3, [r4, #16]
 8011260:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8011264:	2b00      	cmp	r3, #0
 8011266:	d0a2      	beq.n	80111ae <_printf_float+0xa2>
 8011268:	232d      	movs	r3, #45	@ 0x2d
 801126a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801126e:	e79e      	b.n	80111ae <_printf_float+0xa2>
 8011270:	9a06      	ldr	r2, [sp, #24]
 8011272:	2a47      	cmp	r2, #71	@ 0x47
 8011274:	d1c2      	bne.n	80111fc <_printf_float+0xf0>
 8011276:	2b00      	cmp	r3, #0
 8011278:	d1c0      	bne.n	80111fc <_printf_float+0xf0>
 801127a:	2301      	movs	r3, #1
 801127c:	e7bd      	b.n	80111fa <_printf_float+0xee>
 801127e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8011282:	d9db      	bls.n	801123c <_printf_float+0x130>
 8011284:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8011288:	d118      	bne.n	80112bc <_printf_float+0x1b0>
 801128a:	2900      	cmp	r1, #0
 801128c:	6863      	ldr	r3, [r4, #4]
 801128e:	dd0b      	ble.n	80112a8 <_printf_float+0x19c>
 8011290:	6121      	str	r1, [r4, #16]
 8011292:	b913      	cbnz	r3, 801129a <_printf_float+0x18e>
 8011294:	6822      	ldr	r2, [r4, #0]
 8011296:	07d0      	lsls	r0, r2, #31
 8011298:	d502      	bpl.n	80112a0 <_printf_float+0x194>
 801129a:	3301      	adds	r3, #1
 801129c:	440b      	add	r3, r1
 801129e:	6123      	str	r3, [r4, #16]
 80112a0:	65a1      	str	r1, [r4, #88]	@ 0x58
 80112a2:	f04f 0900 	mov.w	r9, #0
 80112a6:	e7db      	b.n	8011260 <_printf_float+0x154>
 80112a8:	b913      	cbnz	r3, 80112b0 <_printf_float+0x1a4>
 80112aa:	6822      	ldr	r2, [r4, #0]
 80112ac:	07d2      	lsls	r2, r2, #31
 80112ae:	d501      	bpl.n	80112b4 <_printf_float+0x1a8>
 80112b0:	3302      	adds	r3, #2
 80112b2:	e7f4      	b.n	801129e <_printf_float+0x192>
 80112b4:	2301      	movs	r3, #1
 80112b6:	e7f2      	b.n	801129e <_printf_float+0x192>
 80112b8:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80112bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80112be:	4299      	cmp	r1, r3
 80112c0:	db05      	blt.n	80112ce <_printf_float+0x1c2>
 80112c2:	6823      	ldr	r3, [r4, #0]
 80112c4:	6121      	str	r1, [r4, #16]
 80112c6:	07d8      	lsls	r0, r3, #31
 80112c8:	d5ea      	bpl.n	80112a0 <_printf_float+0x194>
 80112ca:	1c4b      	adds	r3, r1, #1
 80112cc:	e7e7      	b.n	801129e <_printf_float+0x192>
 80112ce:	2900      	cmp	r1, #0
 80112d0:	bfd4      	ite	le
 80112d2:	f1c1 0202 	rsble	r2, r1, #2
 80112d6:	2201      	movgt	r2, #1
 80112d8:	4413      	add	r3, r2
 80112da:	e7e0      	b.n	801129e <_printf_float+0x192>
 80112dc:	6823      	ldr	r3, [r4, #0]
 80112de:	055a      	lsls	r2, r3, #21
 80112e0:	d407      	bmi.n	80112f2 <_printf_float+0x1e6>
 80112e2:	6923      	ldr	r3, [r4, #16]
 80112e4:	4642      	mov	r2, r8
 80112e6:	4631      	mov	r1, r6
 80112e8:	4628      	mov	r0, r5
 80112ea:	47b8      	blx	r7
 80112ec:	3001      	adds	r0, #1
 80112ee:	d12b      	bne.n	8011348 <_printf_float+0x23c>
 80112f0:	e767      	b.n	80111c2 <_printf_float+0xb6>
 80112f2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80112f6:	f240 80dd 	bls.w	80114b4 <_printf_float+0x3a8>
 80112fa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80112fe:	2200      	movs	r2, #0
 8011300:	2300      	movs	r3, #0
 8011302:	f7ef fc09 	bl	8000b18 <__aeabi_dcmpeq>
 8011306:	2800      	cmp	r0, #0
 8011308:	d033      	beq.n	8011372 <_printf_float+0x266>
 801130a:	4a37      	ldr	r2, [pc, #220]	@ (80113e8 <_printf_float+0x2dc>)
 801130c:	2301      	movs	r3, #1
 801130e:	4631      	mov	r1, r6
 8011310:	4628      	mov	r0, r5
 8011312:	47b8      	blx	r7
 8011314:	3001      	adds	r0, #1
 8011316:	f43f af54 	beq.w	80111c2 <_printf_float+0xb6>
 801131a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801131e:	4543      	cmp	r3, r8
 8011320:	db02      	blt.n	8011328 <_printf_float+0x21c>
 8011322:	6823      	ldr	r3, [r4, #0]
 8011324:	07d8      	lsls	r0, r3, #31
 8011326:	d50f      	bpl.n	8011348 <_printf_float+0x23c>
 8011328:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801132c:	4631      	mov	r1, r6
 801132e:	4628      	mov	r0, r5
 8011330:	47b8      	blx	r7
 8011332:	3001      	adds	r0, #1
 8011334:	f43f af45 	beq.w	80111c2 <_printf_float+0xb6>
 8011338:	f04f 0900 	mov.w	r9, #0
 801133c:	f108 38ff 	add.w	r8, r8, #4294967295
 8011340:	f104 0a1a 	add.w	sl, r4, #26
 8011344:	45c8      	cmp	r8, r9
 8011346:	dc09      	bgt.n	801135c <_printf_float+0x250>
 8011348:	6823      	ldr	r3, [r4, #0]
 801134a:	079b      	lsls	r3, r3, #30
 801134c:	f100 8103 	bmi.w	8011556 <_printf_float+0x44a>
 8011350:	68e0      	ldr	r0, [r4, #12]
 8011352:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011354:	4298      	cmp	r0, r3
 8011356:	bfb8      	it	lt
 8011358:	4618      	movlt	r0, r3
 801135a:	e734      	b.n	80111c6 <_printf_float+0xba>
 801135c:	2301      	movs	r3, #1
 801135e:	4652      	mov	r2, sl
 8011360:	4631      	mov	r1, r6
 8011362:	4628      	mov	r0, r5
 8011364:	47b8      	blx	r7
 8011366:	3001      	adds	r0, #1
 8011368:	f43f af2b 	beq.w	80111c2 <_printf_float+0xb6>
 801136c:	f109 0901 	add.w	r9, r9, #1
 8011370:	e7e8      	b.n	8011344 <_printf_float+0x238>
 8011372:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011374:	2b00      	cmp	r3, #0
 8011376:	dc39      	bgt.n	80113ec <_printf_float+0x2e0>
 8011378:	4a1b      	ldr	r2, [pc, #108]	@ (80113e8 <_printf_float+0x2dc>)
 801137a:	2301      	movs	r3, #1
 801137c:	4631      	mov	r1, r6
 801137e:	4628      	mov	r0, r5
 8011380:	47b8      	blx	r7
 8011382:	3001      	adds	r0, #1
 8011384:	f43f af1d 	beq.w	80111c2 <_printf_float+0xb6>
 8011388:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 801138c:	ea59 0303 	orrs.w	r3, r9, r3
 8011390:	d102      	bne.n	8011398 <_printf_float+0x28c>
 8011392:	6823      	ldr	r3, [r4, #0]
 8011394:	07d9      	lsls	r1, r3, #31
 8011396:	d5d7      	bpl.n	8011348 <_printf_float+0x23c>
 8011398:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801139c:	4631      	mov	r1, r6
 801139e:	4628      	mov	r0, r5
 80113a0:	47b8      	blx	r7
 80113a2:	3001      	adds	r0, #1
 80113a4:	f43f af0d 	beq.w	80111c2 <_printf_float+0xb6>
 80113a8:	f04f 0a00 	mov.w	sl, #0
 80113ac:	f104 0b1a 	add.w	fp, r4, #26
 80113b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80113b2:	425b      	negs	r3, r3
 80113b4:	4553      	cmp	r3, sl
 80113b6:	dc01      	bgt.n	80113bc <_printf_float+0x2b0>
 80113b8:	464b      	mov	r3, r9
 80113ba:	e793      	b.n	80112e4 <_printf_float+0x1d8>
 80113bc:	2301      	movs	r3, #1
 80113be:	465a      	mov	r2, fp
 80113c0:	4631      	mov	r1, r6
 80113c2:	4628      	mov	r0, r5
 80113c4:	47b8      	blx	r7
 80113c6:	3001      	adds	r0, #1
 80113c8:	f43f aefb 	beq.w	80111c2 <_printf_float+0xb6>
 80113cc:	f10a 0a01 	add.w	sl, sl, #1
 80113d0:	e7ee      	b.n	80113b0 <_printf_float+0x2a4>
 80113d2:	bf00      	nop
 80113d4:	7fefffff 	.word	0x7fefffff
 80113d8:	080171c0 	.word	0x080171c0
 80113dc:	080171c4 	.word	0x080171c4
 80113e0:	080171c8 	.word	0x080171c8
 80113e4:	080171cc 	.word	0x080171cc
 80113e8:	08017560 	.word	0x08017560
 80113ec:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80113ee:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80113f2:	4553      	cmp	r3, sl
 80113f4:	bfa8      	it	ge
 80113f6:	4653      	movge	r3, sl
 80113f8:	2b00      	cmp	r3, #0
 80113fa:	4699      	mov	r9, r3
 80113fc:	dc36      	bgt.n	801146c <_printf_float+0x360>
 80113fe:	f04f 0b00 	mov.w	fp, #0
 8011402:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011406:	f104 021a 	add.w	r2, r4, #26
 801140a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801140c:	9306      	str	r3, [sp, #24]
 801140e:	eba3 0309 	sub.w	r3, r3, r9
 8011412:	455b      	cmp	r3, fp
 8011414:	dc31      	bgt.n	801147a <_printf_float+0x36e>
 8011416:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011418:	459a      	cmp	sl, r3
 801141a:	dc3a      	bgt.n	8011492 <_printf_float+0x386>
 801141c:	6823      	ldr	r3, [r4, #0]
 801141e:	07da      	lsls	r2, r3, #31
 8011420:	d437      	bmi.n	8011492 <_printf_float+0x386>
 8011422:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011424:	ebaa 0903 	sub.w	r9, sl, r3
 8011428:	9b06      	ldr	r3, [sp, #24]
 801142a:	ebaa 0303 	sub.w	r3, sl, r3
 801142e:	4599      	cmp	r9, r3
 8011430:	bfa8      	it	ge
 8011432:	4699      	movge	r9, r3
 8011434:	f1b9 0f00 	cmp.w	r9, #0
 8011438:	dc33      	bgt.n	80114a2 <_printf_float+0x396>
 801143a:	f04f 0800 	mov.w	r8, #0
 801143e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011442:	f104 0b1a 	add.w	fp, r4, #26
 8011446:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011448:	ebaa 0303 	sub.w	r3, sl, r3
 801144c:	eba3 0309 	sub.w	r3, r3, r9
 8011450:	4543      	cmp	r3, r8
 8011452:	f77f af79 	ble.w	8011348 <_printf_float+0x23c>
 8011456:	2301      	movs	r3, #1
 8011458:	465a      	mov	r2, fp
 801145a:	4631      	mov	r1, r6
 801145c:	4628      	mov	r0, r5
 801145e:	47b8      	blx	r7
 8011460:	3001      	adds	r0, #1
 8011462:	f43f aeae 	beq.w	80111c2 <_printf_float+0xb6>
 8011466:	f108 0801 	add.w	r8, r8, #1
 801146a:	e7ec      	b.n	8011446 <_printf_float+0x33a>
 801146c:	4642      	mov	r2, r8
 801146e:	4631      	mov	r1, r6
 8011470:	4628      	mov	r0, r5
 8011472:	47b8      	blx	r7
 8011474:	3001      	adds	r0, #1
 8011476:	d1c2      	bne.n	80113fe <_printf_float+0x2f2>
 8011478:	e6a3      	b.n	80111c2 <_printf_float+0xb6>
 801147a:	2301      	movs	r3, #1
 801147c:	4631      	mov	r1, r6
 801147e:	4628      	mov	r0, r5
 8011480:	9206      	str	r2, [sp, #24]
 8011482:	47b8      	blx	r7
 8011484:	3001      	adds	r0, #1
 8011486:	f43f ae9c 	beq.w	80111c2 <_printf_float+0xb6>
 801148a:	9a06      	ldr	r2, [sp, #24]
 801148c:	f10b 0b01 	add.w	fp, fp, #1
 8011490:	e7bb      	b.n	801140a <_printf_float+0x2fe>
 8011492:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011496:	4631      	mov	r1, r6
 8011498:	4628      	mov	r0, r5
 801149a:	47b8      	blx	r7
 801149c:	3001      	adds	r0, #1
 801149e:	d1c0      	bne.n	8011422 <_printf_float+0x316>
 80114a0:	e68f      	b.n	80111c2 <_printf_float+0xb6>
 80114a2:	9a06      	ldr	r2, [sp, #24]
 80114a4:	464b      	mov	r3, r9
 80114a6:	4442      	add	r2, r8
 80114a8:	4631      	mov	r1, r6
 80114aa:	4628      	mov	r0, r5
 80114ac:	47b8      	blx	r7
 80114ae:	3001      	adds	r0, #1
 80114b0:	d1c3      	bne.n	801143a <_printf_float+0x32e>
 80114b2:	e686      	b.n	80111c2 <_printf_float+0xb6>
 80114b4:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80114b8:	f1ba 0f01 	cmp.w	sl, #1
 80114bc:	dc01      	bgt.n	80114c2 <_printf_float+0x3b6>
 80114be:	07db      	lsls	r3, r3, #31
 80114c0:	d536      	bpl.n	8011530 <_printf_float+0x424>
 80114c2:	2301      	movs	r3, #1
 80114c4:	4642      	mov	r2, r8
 80114c6:	4631      	mov	r1, r6
 80114c8:	4628      	mov	r0, r5
 80114ca:	47b8      	blx	r7
 80114cc:	3001      	adds	r0, #1
 80114ce:	f43f ae78 	beq.w	80111c2 <_printf_float+0xb6>
 80114d2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80114d6:	4631      	mov	r1, r6
 80114d8:	4628      	mov	r0, r5
 80114da:	47b8      	blx	r7
 80114dc:	3001      	adds	r0, #1
 80114de:	f43f ae70 	beq.w	80111c2 <_printf_float+0xb6>
 80114e2:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80114e6:	2200      	movs	r2, #0
 80114e8:	2300      	movs	r3, #0
 80114ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 80114ee:	f7ef fb13 	bl	8000b18 <__aeabi_dcmpeq>
 80114f2:	b9c0      	cbnz	r0, 8011526 <_printf_float+0x41a>
 80114f4:	4653      	mov	r3, sl
 80114f6:	f108 0201 	add.w	r2, r8, #1
 80114fa:	4631      	mov	r1, r6
 80114fc:	4628      	mov	r0, r5
 80114fe:	47b8      	blx	r7
 8011500:	3001      	adds	r0, #1
 8011502:	d10c      	bne.n	801151e <_printf_float+0x412>
 8011504:	e65d      	b.n	80111c2 <_printf_float+0xb6>
 8011506:	2301      	movs	r3, #1
 8011508:	465a      	mov	r2, fp
 801150a:	4631      	mov	r1, r6
 801150c:	4628      	mov	r0, r5
 801150e:	47b8      	blx	r7
 8011510:	3001      	adds	r0, #1
 8011512:	f43f ae56 	beq.w	80111c2 <_printf_float+0xb6>
 8011516:	f108 0801 	add.w	r8, r8, #1
 801151a:	45d0      	cmp	r8, sl
 801151c:	dbf3      	blt.n	8011506 <_printf_float+0x3fa>
 801151e:	464b      	mov	r3, r9
 8011520:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8011524:	e6df      	b.n	80112e6 <_printf_float+0x1da>
 8011526:	f04f 0800 	mov.w	r8, #0
 801152a:	f104 0b1a 	add.w	fp, r4, #26
 801152e:	e7f4      	b.n	801151a <_printf_float+0x40e>
 8011530:	2301      	movs	r3, #1
 8011532:	4642      	mov	r2, r8
 8011534:	e7e1      	b.n	80114fa <_printf_float+0x3ee>
 8011536:	2301      	movs	r3, #1
 8011538:	464a      	mov	r2, r9
 801153a:	4631      	mov	r1, r6
 801153c:	4628      	mov	r0, r5
 801153e:	47b8      	blx	r7
 8011540:	3001      	adds	r0, #1
 8011542:	f43f ae3e 	beq.w	80111c2 <_printf_float+0xb6>
 8011546:	f108 0801 	add.w	r8, r8, #1
 801154a:	68e3      	ldr	r3, [r4, #12]
 801154c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801154e:	1a5b      	subs	r3, r3, r1
 8011550:	4543      	cmp	r3, r8
 8011552:	dcf0      	bgt.n	8011536 <_printf_float+0x42a>
 8011554:	e6fc      	b.n	8011350 <_printf_float+0x244>
 8011556:	f04f 0800 	mov.w	r8, #0
 801155a:	f104 0919 	add.w	r9, r4, #25
 801155e:	e7f4      	b.n	801154a <_printf_float+0x43e>

08011560 <_printf_common>:
 8011560:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011564:	4616      	mov	r6, r2
 8011566:	4698      	mov	r8, r3
 8011568:	688a      	ldr	r2, [r1, #8]
 801156a:	690b      	ldr	r3, [r1, #16]
 801156c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8011570:	4293      	cmp	r3, r2
 8011572:	bfb8      	it	lt
 8011574:	4613      	movlt	r3, r2
 8011576:	6033      	str	r3, [r6, #0]
 8011578:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 801157c:	4607      	mov	r7, r0
 801157e:	460c      	mov	r4, r1
 8011580:	b10a      	cbz	r2, 8011586 <_printf_common+0x26>
 8011582:	3301      	adds	r3, #1
 8011584:	6033      	str	r3, [r6, #0]
 8011586:	6823      	ldr	r3, [r4, #0]
 8011588:	0699      	lsls	r1, r3, #26
 801158a:	bf42      	ittt	mi
 801158c:	6833      	ldrmi	r3, [r6, #0]
 801158e:	3302      	addmi	r3, #2
 8011590:	6033      	strmi	r3, [r6, #0]
 8011592:	6825      	ldr	r5, [r4, #0]
 8011594:	f015 0506 	ands.w	r5, r5, #6
 8011598:	d106      	bne.n	80115a8 <_printf_common+0x48>
 801159a:	f104 0a19 	add.w	sl, r4, #25
 801159e:	68e3      	ldr	r3, [r4, #12]
 80115a0:	6832      	ldr	r2, [r6, #0]
 80115a2:	1a9b      	subs	r3, r3, r2
 80115a4:	42ab      	cmp	r3, r5
 80115a6:	dc26      	bgt.n	80115f6 <_printf_common+0x96>
 80115a8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80115ac:	6822      	ldr	r2, [r4, #0]
 80115ae:	3b00      	subs	r3, #0
 80115b0:	bf18      	it	ne
 80115b2:	2301      	movne	r3, #1
 80115b4:	0692      	lsls	r2, r2, #26
 80115b6:	d42b      	bmi.n	8011610 <_printf_common+0xb0>
 80115b8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80115bc:	4641      	mov	r1, r8
 80115be:	4638      	mov	r0, r7
 80115c0:	47c8      	blx	r9
 80115c2:	3001      	adds	r0, #1
 80115c4:	d01e      	beq.n	8011604 <_printf_common+0xa4>
 80115c6:	6823      	ldr	r3, [r4, #0]
 80115c8:	6922      	ldr	r2, [r4, #16]
 80115ca:	f003 0306 	and.w	r3, r3, #6
 80115ce:	2b04      	cmp	r3, #4
 80115d0:	bf02      	ittt	eq
 80115d2:	68e5      	ldreq	r5, [r4, #12]
 80115d4:	6833      	ldreq	r3, [r6, #0]
 80115d6:	1aed      	subeq	r5, r5, r3
 80115d8:	68a3      	ldr	r3, [r4, #8]
 80115da:	bf0c      	ite	eq
 80115dc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80115e0:	2500      	movne	r5, #0
 80115e2:	4293      	cmp	r3, r2
 80115e4:	bfc4      	itt	gt
 80115e6:	1a9b      	subgt	r3, r3, r2
 80115e8:	18ed      	addgt	r5, r5, r3
 80115ea:	2600      	movs	r6, #0
 80115ec:	341a      	adds	r4, #26
 80115ee:	42b5      	cmp	r5, r6
 80115f0:	d11a      	bne.n	8011628 <_printf_common+0xc8>
 80115f2:	2000      	movs	r0, #0
 80115f4:	e008      	b.n	8011608 <_printf_common+0xa8>
 80115f6:	2301      	movs	r3, #1
 80115f8:	4652      	mov	r2, sl
 80115fa:	4641      	mov	r1, r8
 80115fc:	4638      	mov	r0, r7
 80115fe:	47c8      	blx	r9
 8011600:	3001      	adds	r0, #1
 8011602:	d103      	bne.n	801160c <_printf_common+0xac>
 8011604:	f04f 30ff 	mov.w	r0, #4294967295
 8011608:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801160c:	3501      	adds	r5, #1
 801160e:	e7c6      	b.n	801159e <_printf_common+0x3e>
 8011610:	18e1      	adds	r1, r4, r3
 8011612:	1c5a      	adds	r2, r3, #1
 8011614:	2030      	movs	r0, #48	@ 0x30
 8011616:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801161a:	4422      	add	r2, r4
 801161c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8011620:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8011624:	3302      	adds	r3, #2
 8011626:	e7c7      	b.n	80115b8 <_printf_common+0x58>
 8011628:	2301      	movs	r3, #1
 801162a:	4622      	mov	r2, r4
 801162c:	4641      	mov	r1, r8
 801162e:	4638      	mov	r0, r7
 8011630:	47c8      	blx	r9
 8011632:	3001      	adds	r0, #1
 8011634:	d0e6      	beq.n	8011604 <_printf_common+0xa4>
 8011636:	3601      	adds	r6, #1
 8011638:	e7d9      	b.n	80115ee <_printf_common+0x8e>
	...

0801163c <_printf_i>:
 801163c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011640:	7e0f      	ldrb	r7, [r1, #24]
 8011642:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8011644:	2f78      	cmp	r7, #120	@ 0x78
 8011646:	4691      	mov	r9, r2
 8011648:	4680      	mov	r8, r0
 801164a:	460c      	mov	r4, r1
 801164c:	469a      	mov	sl, r3
 801164e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8011652:	d807      	bhi.n	8011664 <_printf_i+0x28>
 8011654:	2f62      	cmp	r7, #98	@ 0x62
 8011656:	d80a      	bhi.n	801166e <_printf_i+0x32>
 8011658:	2f00      	cmp	r7, #0
 801165a:	f000 80d2 	beq.w	8011802 <_printf_i+0x1c6>
 801165e:	2f58      	cmp	r7, #88	@ 0x58
 8011660:	f000 80b9 	beq.w	80117d6 <_printf_i+0x19a>
 8011664:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011668:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 801166c:	e03a      	b.n	80116e4 <_printf_i+0xa8>
 801166e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8011672:	2b15      	cmp	r3, #21
 8011674:	d8f6      	bhi.n	8011664 <_printf_i+0x28>
 8011676:	a101      	add	r1, pc, #4	@ (adr r1, 801167c <_printf_i+0x40>)
 8011678:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801167c:	080116d5 	.word	0x080116d5
 8011680:	080116e9 	.word	0x080116e9
 8011684:	08011665 	.word	0x08011665
 8011688:	08011665 	.word	0x08011665
 801168c:	08011665 	.word	0x08011665
 8011690:	08011665 	.word	0x08011665
 8011694:	080116e9 	.word	0x080116e9
 8011698:	08011665 	.word	0x08011665
 801169c:	08011665 	.word	0x08011665
 80116a0:	08011665 	.word	0x08011665
 80116a4:	08011665 	.word	0x08011665
 80116a8:	080117e9 	.word	0x080117e9
 80116ac:	08011713 	.word	0x08011713
 80116b0:	080117a3 	.word	0x080117a3
 80116b4:	08011665 	.word	0x08011665
 80116b8:	08011665 	.word	0x08011665
 80116bc:	0801180b 	.word	0x0801180b
 80116c0:	08011665 	.word	0x08011665
 80116c4:	08011713 	.word	0x08011713
 80116c8:	08011665 	.word	0x08011665
 80116cc:	08011665 	.word	0x08011665
 80116d0:	080117ab 	.word	0x080117ab
 80116d4:	6833      	ldr	r3, [r6, #0]
 80116d6:	1d1a      	adds	r2, r3, #4
 80116d8:	681b      	ldr	r3, [r3, #0]
 80116da:	6032      	str	r2, [r6, #0]
 80116dc:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80116e0:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80116e4:	2301      	movs	r3, #1
 80116e6:	e09d      	b.n	8011824 <_printf_i+0x1e8>
 80116e8:	6833      	ldr	r3, [r6, #0]
 80116ea:	6820      	ldr	r0, [r4, #0]
 80116ec:	1d19      	adds	r1, r3, #4
 80116ee:	6031      	str	r1, [r6, #0]
 80116f0:	0606      	lsls	r6, r0, #24
 80116f2:	d501      	bpl.n	80116f8 <_printf_i+0xbc>
 80116f4:	681d      	ldr	r5, [r3, #0]
 80116f6:	e003      	b.n	8011700 <_printf_i+0xc4>
 80116f8:	0645      	lsls	r5, r0, #25
 80116fa:	d5fb      	bpl.n	80116f4 <_printf_i+0xb8>
 80116fc:	f9b3 5000 	ldrsh.w	r5, [r3]
 8011700:	2d00      	cmp	r5, #0
 8011702:	da03      	bge.n	801170c <_printf_i+0xd0>
 8011704:	232d      	movs	r3, #45	@ 0x2d
 8011706:	426d      	negs	r5, r5
 8011708:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801170c:	4859      	ldr	r0, [pc, #356]	@ (8011874 <_printf_i+0x238>)
 801170e:	230a      	movs	r3, #10
 8011710:	e011      	b.n	8011736 <_printf_i+0xfa>
 8011712:	6821      	ldr	r1, [r4, #0]
 8011714:	6833      	ldr	r3, [r6, #0]
 8011716:	0608      	lsls	r0, r1, #24
 8011718:	f853 5b04 	ldr.w	r5, [r3], #4
 801171c:	d402      	bmi.n	8011724 <_printf_i+0xe8>
 801171e:	0649      	lsls	r1, r1, #25
 8011720:	bf48      	it	mi
 8011722:	b2ad      	uxthmi	r5, r5
 8011724:	2f6f      	cmp	r7, #111	@ 0x6f
 8011726:	4853      	ldr	r0, [pc, #332]	@ (8011874 <_printf_i+0x238>)
 8011728:	6033      	str	r3, [r6, #0]
 801172a:	bf14      	ite	ne
 801172c:	230a      	movne	r3, #10
 801172e:	2308      	moveq	r3, #8
 8011730:	2100      	movs	r1, #0
 8011732:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8011736:	6866      	ldr	r6, [r4, #4]
 8011738:	60a6      	str	r6, [r4, #8]
 801173a:	2e00      	cmp	r6, #0
 801173c:	bfa2      	ittt	ge
 801173e:	6821      	ldrge	r1, [r4, #0]
 8011740:	f021 0104 	bicge.w	r1, r1, #4
 8011744:	6021      	strge	r1, [r4, #0]
 8011746:	b90d      	cbnz	r5, 801174c <_printf_i+0x110>
 8011748:	2e00      	cmp	r6, #0
 801174a:	d04b      	beq.n	80117e4 <_printf_i+0x1a8>
 801174c:	4616      	mov	r6, r2
 801174e:	fbb5 f1f3 	udiv	r1, r5, r3
 8011752:	fb03 5711 	mls	r7, r3, r1, r5
 8011756:	5dc7      	ldrb	r7, [r0, r7]
 8011758:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801175c:	462f      	mov	r7, r5
 801175e:	42bb      	cmp	r3, r7
 8011760:	460d      	mov	r5, r1
 8011762:	d9f4      	bls.n	801174e <_printf_i+0x112>
 8011764:	2b08      	cmp	r3, #8
 8011766:	d10b      	bne.n	8011780 <_printf_i+0x144>
 8011768:	6823      	ldr	r3, [r4, #0]
 801176a:	07df      	lsls	r7, r3, #31
 801176c:	d508      	bpl.n	8011780 <_printf_i+0x144>
 801176e:	6923      	ldr	r3, [r4, #16]
 8011770:	6861      	ldr	r1, [r4, #4]
 8011772:	4299      	cmp	r1, r3
 8011774:	bfde      	ittt	le
 8011776:	2330      	movle	r3, #48	@ 0x30
 8011778:	f806 3c01 	strble.w	r3, [r6, #-1]
 801177c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8011780:	1b92      	subs	r2, r2, r6
 8011782:	6122      	str	r2, [r4, #16]
 8011784:	f8cd a000 	str.w	sl, [sp]
 8011788:	464b      	mov	r3, r9
 801178a:	aa03      	add	r2, sp, #12
 801178c:	4621      	mov	r1, r4
 801178e:	4640      	mov	r0, r8
 8011790:	f7ff fee6 	bl	8011560 <_printf_common>
 8011794:	3001      	adds	r0, #1
 8011796:	d14a      	bne.n	801182e <_printf_i+0x1f2>
 8011798:	f04f 30ff 	mov.w	r0, #4294967295
 801179c:	b004      	add	sp, #16
 801179e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80117a2:	6823      	ldr	r3, [r4, #0]
 80117a4:	f043 0320 	orr.w	r3, r3, #32
 80117a8:	6023      	str	r3, [r4, #0]
 80117aa:	4833      	ldr	r0, [pc, #204]	@ (8011878 <_printf_i+0x23c>)
 80117ac:	2778      	movs	r7, #120	@ 0x78
 80117ae:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80117b2:	6823      	ldr	r3, [r4, #0]
 80117b4:	6831      	ldr	r1, [r6, #0]
 80117b6:	061f      	lsls	r7, r3, #24
 80117b8:	f851 5b04 	ldr.w	r5, [r1], #4
 80117bc:	d402      	bmi.n	80117c4 <_printf_i+0x188>
 80117be:	065f      	lsls	r7, r3, #25
 80117c0:	bf48      	it	mi
 80117c2:	b2ad      	uxthmi	r5, r5
 80117c4:	6031      	str	r1, [r6, #0]
 80117c6:	07d9      	lsls	r1, r3, #31
 80117c8:	bf44      	itt	mi
 80117ca:	f043 0320 	orrmi.w	r3, r3, #32
 80117ce:	6023      	strmi	r3, [r4, #0]
 80117d0:	b11d      	cbz	r5, 80117da <_printf_i+0x19e>
 80117d2:	2310      	movs	r3, #16
 80117d4:	e7ac      	b.n	8011730 <_printf_i+0xf4>
 80117d6:	4827      	ldr	r0, [pc, #156]	@ (8011874 <_printf_i+0x238>)
 80117d8:	e7e9      	b.n	80117ae <_printf_i+0x172>
 80117da:	6823      	ldr	r3, [r4, #0]
 80117dc:	f023 0320 	bic.w	r3, r3, #32
 80117e0:	6023      	str	r3, [r4, #0]
 80117e2:	e7f6      	b.n	80117d2 <_printf_i+0x196>
 80117e4:	4616      	mov	r6, r2
 80117e6:	e7bd      	b.n	8011764 <_printf_i+0x128>
 80117e8:	6833      	ldr	r3, [r6, #0]
 80117ea:	6825      	ldr	r5, [r4, #0]
 80117ec:	6961      	ldr	r1, [r4, #20]
 80117ee:	1d18      	adds	r0, r3, #4
 80117f0:	6030      	str	r0, [r6, #0]
 80117f2:	062e      	lsls	r6, r5, #24
 80117f4:	681b      	ldr	r3, [r3, #0]
 80117f6:	d501      	bpl.n	80117fc <_printf_i+0x1c0>
 80117f8:	6019      	str	r1, [r3, #0]
 80117fa:	e002      	b.n	8011802 <_printf_i+0x1c6>
 80117fc:	0668      	lsls	r0, r5, #25
 80117fe:	d5fb      	bpl.n	80117f8 <_printf_i+0x1bc>
 8011800:	8019      	strh	r1, [r3, #0]
 8011802:	2300      	movs	r3, #0
 8011804:	6123      	str	r3, [r4, #16]
 8011806:	4616      	mov	r6, r2
 8011808:	e7bc      	b.n	8011784 <_printf_i+0x148>
 801180a:	6833      	ldr	r3, [r6, #0]
 801180c:	1d1a      	adds	r2, r3, #4
 801180e:	6032      	str	r2, [r6, #0]
 8011810:	681e      	ldr	r6, [r3, #0]
 8011812:	6862      	ldr	r2, [r4, #4]
 8011814:	2100      	movs	r1, #0
 8011816:	4630      	mov	r0, r6
 8011818:	f7ee fd02 	bl	8000220 <memchr>
 801181c:	b108      	cbz	r0, 8011822 <_printf_i+0x1e6>
 801181e:	1b80      	subs	r0, r0, r6
 8011820:	6060      	str	r0, [r4, #4]
 8011822:	6863      	ldr	r3, [r4, #4]
 8011824:	6123      	str	r3, [r4, #16]
 8011826:	2300      	movs	r3, #0
 8011828:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801182c:	e7aa      	b.n	8011784 <_printf_i+0x148>
 801182e:	6923      	ldr	r3, [r4, #16]
 8011830:	4632      	mov	r2, r6
 8011832:	4649      	mov	r1, r9
 8011834:	4640      	mov	r0, r8
 8011836:	47d0      	blx	sl
 8011838:	3001      	adds	r0, #1
 801183a:	d0ad      	beq.n	8011798 <_printf_i+0x15c>
 801183c:	6823      	ldr	r3, [r4, #0]
 801183e:	079b      	lsls	r3, r3, #30
 8011840:	d413      	bmi.n	801186a <_printf_i+0x22e>
 8011842:	68e0      	ldr	r0, [r4, #12]
 8011844:	9b03      	ldr	r3, [sp, #12]
 8011846:	4298      	cmp	r0, r3
 8011848:	bfb8      	it	lt
 801184a:	4618      	movlt	r0, r3
 801184c:	e7a6      	b.n	801179c <_printf_i+0x160>
 801184e:	2301      	movs	r3, #1
 8011850:	4632      	mov	r2, r6
 8011852:	4649      	mov	r1, r9
 8011854:	4640      	mov	r0, r8
 8011856:	47d0      	blx	sl
 8011858:	3001      	adds	r0, #1
 801185a:	d09d      	beq.n	8011798 <_printf_i+0x15c>
 801185c:	3501      	adds	r5, #1
 801185e:	68e3      	ldr	r3, [r4, #12]
 8011860:	9903      	ldr	r1, [sp, #12]
 8011862:	1a5b      	subs	r3, r3, r1
 8011864:	42ab      	cmp	r3, r5
 8011866:	dcf2      	bgt.n	801184e <_printf_i+0x212>
 8011868:	e7eb      	b.n	8011842 <_printf_i+0x206>
 801186a:	2500      	movs	r5, #0
 801186c:	f104 0619 	add.w	r6, r4, #25
 8011870:	e7f5      	b.n	801185e <_printf_i+0x222>
 8011872:	bf00      	nop
 8011874:	080171d0 	.word	0x080171d0
 8011878:	080171e1 	.word	0x080171e1

0801187c <_scanf_float>:
 801187c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011880:	b087      	sub	sp, #28
 8011882:	4617      	mov	r7, r2
 8011884:	9303      	str	r3, [sp, #12]
 8011886:	688b      	ldr	r3, [r1, #8]
 8011888:	1e5a      	subs	r2, r3, #1
 801188a:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 801188e:	bf81      	itttt	hi
 8011890:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8011894:	eb03 0b05 	addhi.w	fp, r3, r5
 8011898:	f240 135d 	movwhi	r3, #349	@ 0x15d
 801189c:	608b      	strhi	r3, [r1, #8]
 801189e:	680b      	ldr	r3, [r1, #0]
 80118a0:	460a      	mov	r2, r1
 80118a2:	f04f 0500 	mov.w	r5, #0
 80118a6:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80118aa:	f842 3b1c 	str.w	r3, [r2], #28
 80118ae:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80118b2:	4680      	mov	r8, r0
 80118b4:	460c      	mov	r4, r1
 80118b6:	bf98      	it	ls
 80118b8:	f04f 0b00 	movls.w	fp, #0
 80118bc:	9201      	str	r2, [sp, #4]
 80118be:	4616      	mov	r6, r2
 80118c0:	46aa      	mov	sl, r5
 80118c2:	46a9      	mov	r9, r5
 80118c4:	9502      	str	r5, [sp, #8]
 80118c6:	68a2      	ldr	r2, [r4, #8]
 80118c8:	b152      	cbz	r2, 80118e0 <_scanf_float+0x64>
 80118ca:	683b      	ldr	r3, [r7, #0]
 80118cc:	781b      	ldrb	r3, [r3, #0]
 80118ce:	2b4e      	cmp	r3, #78	@ 0x4e
 80118d0:	d864      	bhi.n	801199c <_scanf_float+0x120>
 80118d2:	2b40      	cmp	r3, #64	@ 0x40
 80118d4:	d83c      	bhi.n	8011950 <_scanf_float+0xd4>
 80118d6:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 80118da:	b2c8      	uxtb	r0, r1
 80118dc:	280e      	cmp	r0, #14
 80118de:	d93a      	bls.n	8011956 <_scanf_float+0xda>
 80118e0:	f1b9 0f00 	cmp.w	r9, #0
 80118e4:	d003      	beq.n	80118ee <_scanf_float+0x72>
 80118e6:	6823      	ldr	r3, [r4, #0]
 80118e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80118ec:	6023      	str	r3, [r4, #0]
 80118ee:	f10a 3aff 	add.w	sl, sl, #4294967295
 80118f2:	f1ba 0f01 	cmp.w	sl, #1
 80118f6:	f200 8117 	bhi.w	8011b28 <_scanf_float+0x2ac>
 80118fa:	9b01      	ldr	r3, [sp, #4]
 80118fc:	429e      	cmp	r6, r3
 80118fe:	f200 8108 	bhi.w	8011b12 <_scanf_float+0x296>
 8011902:	2001      	movs	r0, #1
 8011904:	b007      	add	sp, #28
 8011906:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801190a:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 801190e:	2a0d      	cmp	r2, #13
 8011910:	d8e6      	bhi.n	80118e0 <_scanf_float+0x64>
 8011912:	a101      	add	r1, pc, #4	@ (adr r1, 8011918 <_scanf_float+0x9c>)
 8011914:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8011918:	08011a5f 	.word	0x08011a5f
 801191c:	080118e1 	.word	0x080118e1
 8011920:	080118e1 	.word	0x080118e1
 8011924:	080118e1 	.word	0x080118e1
 8011928:	08011abf 	.word	0x08011abf
 801192c:	08011a97 	.word	0x08011a97
 8011930:	080118e1 	.word	0x080118e1
 8011934:	080118e1 	.word	0x080118e1
 8011938:	08011a6d 	.word	0x08011a6d
 801193c:	080118e1 	.word	0x080118e1
 8011940:	080118e1 	.word	0x080118e1
 8011944:	080118e1 	.word	0x080118e1
 8011948:	080118e1 	.word	0x080118e1
 801194c:	08011a25 	.word	0x08011a25
 8011950:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 8011954:	e7db      	b.n	801190e <_scanf_float+0x92>
 8011956:	290e      	cmp	r1, #14
 8011958:	d8c2      	bhi.n	80118e0 <_scanf_float+0x64>
 801195a:	a001      	add	r0, pc, #4	@ (adr r0, 8011960 <_scanf_float+0xe4>)
 801195c:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8011960:	08011a15 	.word	0x08011a15
 8011964:	080118e1 	.word	0x080118e1
 8011968:	08011a15 	.word	0x08011a15
 801196c:	08011aab 	.word	0x08011aab
 8011970:	080118e1 	.word	0x080118e1
 8011974:	080119bd 	.word	0x080119bd
 8011978:	080119fb 	.word	0x080119fb
 801197c:	080119fb 	.word	0x080119fb
 8011980:	080119fb 	.word	0x080119fb
 8011984:	080119fb 	.word	0x080119fb
 8011988:	080119fb 	.word	0x080119fb
 801198c:	080119fb 	.word	0x080119fb
 8011990:	080119fb 	.word	0x080119fb
 8011994:	080119fb 	.word	0x080119fb
 8011998:	080119fb 	.word	0x080119fb
 801199c:	2b6e      	cmp	r3, #110	@ 0x6e
 801199e:	d809      	bhi.n	80119b4 <_scanf_float+0x138>
 80119a0:	2b60      	cmp	r3, #96	@ 0x60
 80119a2:	d8b2      	bhi.n	801190a <_scanf_float+0x8e>
 80119a4:	2b54      	cmp	r3, #84	@ 0x54
 80119a6:	d07b      	beq.n	8011aa0 <_scanf_float+0x224>
 80119a8:	2b59      	cmp	r3, #89	@ 0x59
 80119aa:	d199      	bne.n	80118e0 <_scanf_float+0x64>
 80119ac:	2d07      	cmp	r5, #7
 80119ae:	d197      	bne.n	80118e0 <_scanf_float+0x64>
 80119b0:	2508      	movs	r5, #8
 80119b2:	e02c      	b.n	8011a0e <_scanf_float+0x192>
 80119b4:	2b74      	cmp	r3, #116	@ 0x74
 80119b6:	d073      	beq.n	8011aa0 <_scanf_float+0x224>
 80119b8:	2b79      	cmp	r3, #121	@ 0x79
 80119ba:	e7f6      	b.n	80119aa <_scanf_float+0x12e>
 80119bc:	6821      	ldr	r1, [r4, #0]
 80119be:	05c8      	lsls	r0, r1, #23
 80119c0:	d51b      	bpl.n	80119fa <_scanf_float+0x17e>
 80119c2:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80119c6:	6021      	str	r1, [r4, #0]
 80119c8:	f109 0901 	add.w	r9, r9, #1
 80119cc:	f1bb 0f00 	cmp.w	fp, #0
 80119d0:	d003      	beq.n	80119da <_scanf_float+0x15e>
 80119d2:	3201      	adds	r2, #1
 80119d4:	f10b 3bff 	add.w	fp, fp, #4294967295
 80119d8:	60a2      	str	r2, [r4, #8]
 80119da:	68a3      	ldr	r3, [r4, #8]
 80119dc:	3b01      	subs	r3, #1
 80119de:	60a3      	str	r3, [r4, #8]
 80119e0:	6923      	ldr	r3, [r4, #16]
 80119e2:	3301      	adds	r3, #1
 80119e4:	6123      	str	r3, [r4, #16]
 80119e6:	687b      	ldr	r3, [r7, #4]
 80119e8:	3b01      	subs	r3, #1
 80119ea:	2b00      	cmp	r3, #0
 80119ec:	607b      	str	r3, [r7, #4]
 80119ee:	f340 8087 	ble.w	8011b00 <_scanf_float+0x284>
 80119f2:	683b      	ldr	r3, [r7, #0]
 80119f4:	3301      	adds	r3, #1
 80119f6:	603b      	str	r3, [r7, #0]
 80119f8:	e765      	b.n	80118c6 <_scanf_float+0x4a>
 80119fa:	eb1a 0105 	adds.w	r1, sl, r5
 80119fe:	f47f af6f 	bne.w	80118e0 <_scanf_float+0x64>
 8011a02:	6822      	ldr	r2, [r4, #0]
 8011a04:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8011a08:	6022      	str	r2, [r4, #0]
 8011a0a:	460d      	mov	r5, r1
 8011a0c:	468a      	mov	sl, r1
 8011a0e:	f806 3b01 	strb.w	r3, [r6], #1
 8011a12:	e7e2      	b.n	80119da <_scanf_float+0x15e>
 8011a14:	6822      	ldr	r2, [r4, #0]
 8011a16:	0610      	lsls	r0, r2, #24
 8011a18:	f57f af62 	bpl.w	80118e0 <_scanf_float+0x64>
 8011a1c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8011a20:	6022      	str	r2, [r4, #0]
 8011a22:	e7f4      	b.n	8011a0e <_scanf_float+0x192>
 8011a24:	f1ba 0f00 	cmp.w	sl, #0
 8011a28:	d10e      	bne.n	8011a48 <_scanf_float+0x1cc>
 8011a2a:	f1b9 0f00 	cmp.w	r9, #0
 8011a2e:	d10e      	bne.n	8011a4e <_scanf_float+0x1d2>
 8011a30:	6822      	ldr	r2, [r4, #0]
 8011a32:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8011a36:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8011a3a:	d108      	bne.n	8011a4e <_scanf_float+0x1d2>
 8011a3c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8011a40:	6022      	str	r2, [r4, #0]
 8011a42:	f04f 0a01 	mov.w	sl, #1
 8011a46:	e7e2      	b.n	8011a0e <_scanf_float+0x192>
 8011a48:	f1ba 0f02 	cmp.w	sl, #2
 8011a4c:	d055      	beq.n	8011afa <_scanf_float+0x27e>
 8011a4e:	2d01      	cmp	r5, #1
 8011a50:	d002      	beq.n	8011a58 <_scanf_float+0x1dc>
 8011a52:	2d04      	cmp	r5, #4
 8011a54:	f47f af44 	bne.w	80118e0 <_scanf_float+0x64>
 8011a58:	3501      	adds	r5, #1
 8011a5a:	b2ed      	uxtb	r5, r5
 8011a5c:	e7d7      	b.n	8011a0e <_scanf_float+0x192>
 8011a5e:	f1ba 0f01 	cmp.w	sl, #1
 8011a62:	f47f af3d 	bne.w	80118e0 <_scanf_float+0x64>
 8011a66:	f04f 0a02 	mov.w	sl, #2
 8011a6a:	e7d0      	b.n	8011a0e <_scanf_float+0x192>
 8011a6c:	b97d      	cbnz	r5, 8011a8e <_scanf_float+0x212>
 8011a6e:	f1b9 0f00 	cmp.w	r9, #0
 8011a72:	f47f af38 	bne.w	80118e6 <_scanf_float+0x6a>
 8011a76:	6822      	ldr	r2, [r4, #0]
 8011a78:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8011a7c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8011a80:	f040 8108 	bne.w	8011c94 <_scanf_float+0x418>
 8011a84:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8011a88:	6022      	str	r2, [r4, #0]
 8011a8a:	2501      	movs	r5, #1
 8011a8c:	e7bf      	b.n	8011a0e <_scanf_float+0x192>
 8011a8e:	2d03      	cmp	r5, #3
 8011a90:	d0e2      	beq.n	8011a58 <_scanf_float+0x1dc>
 8011a92:	2d05      	cmp	r5, #5
 8011a94:	e7de      	b.n	8011a54 <_scanf_float+0x1d8>
 8011a96:	2d02      	cmp	r5, #2
 8011a98:	f47f af22 	bne.w	80118e0 <_scanf_float+0x64>
 8011a9c:	2503      	movs	r5, #3
 8011a9e:	e7b6      	b.n	8011a0e <_scanf_float+0x192>
 8011aa0:	2d06      	cmp	r5, #6
 8011aa2:	f47f af1d 	bne.w	80118e0 <_scanf_float+0x64>
 8011aa6:	2507      	movs	r5, #7
 8011aa8:	e7b1      	b.n	8011a0e <_scanf_float+0x192>
 8011aaa:	6822      	ldr	r2, [r4, #0]
 8011aac:	0591      	lsls	r1, r2, #22
 8011aae:	f57f af17 	bpl.w	80118e0 <_scanf_float+0x64>
 8011ab2:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8011ab6:	6022      	str	r2, [r4, #0]
 8011ab8:	f8cd 9008 	str.w	r9, [sp, #8]
 8011abc:	e7a7      	b.n	8011a0e <_scanf_float+0x192>
 8011abe:	6822      	ldr	r2, [r4, #0]
 8011ac0:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 8011ac4:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8011ac8:	d006      	beq.n	8011ad8 <_scanf_float+0x25c>
 8011aca:	0550      	lsls	r0, r2, #21
 8011acc:	f57f af08 	bpl.w	80118e0 <_scanf_float+0x64>
 8011ad0:	f1b9 0f00 	cmp.w	r9, #0
 8011ad4:	f000 80de 	beq.w	8011c94 <_scanf_float+0x418>
 8011ad8:	0591      	lsls	r1, r2, #22
 8011ada:	bf58      	it	pl
 8011adc:	9902      	ldrpl	r1, [sp, #8]
 8011ade:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8011ae2:	bf58      	it	pl
 8011ae4:	eba9 0101 	subpl.w	r1, r9, r1
 8011ae8:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8011aec:	bf58      	it	pl
 8011aee:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8011af2:	6022      	str	r2, [r4, #0]
 8011af4:	f04f 0900 	mov.w	r9, #0
 8011af8:	e789      	b.n	8011a0e <_scanf_float+0x192>
 8011afa:	f04f 0a03 	mov.w	sl, #3
 8011afe:	e786      	b.n	8011a0e <_scanf_float+0x192>
 8011b00:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8011b04:	4639      	mov	r1, r7
 8011b06:	4640      	mov	r0, r8
 8011b08:	4798      	blx	r3
 8011b0a:	2800      	cmp	r0, #0
 8011b0c:	f43f aedb 	beq.w	80118c6 <_scanf_float+0x4a>
 8011b10:	e6e6      	b.n	80118e0 <_scanf_float+0x64>
 8011b12:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011b16:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8011b1a:	463a      	mov	r2, r7
 8011b1c:	4640      	mov	r0, r8
 8011b1e:	4798      	blx	r3
 8011b20:	6923      	ldr	r3, [r4, #16]
 8011b22:	3b01      	subs	r3, #1
 8011b24:	6123      	str	r3, [r4, #16]
 8011b26:	e6e8      	b.n	80118fa <_scanf_float+0x7e>
 8011b28:	1e6b      	subs	r3, r5, #1
 8011b2a:	2b06      	cmp	r3, #6
 8011b2c:	d824      	bhi.n	8011b78 <_scanf_float+0x2fc>
 8011b2e:	2d02      	cmp	r5, #2
 8011b30:	d836      	bhi.n	8011ba0 <_scanf_float+0x324>
 8011b32:	9b01      	ldr	r3, [sp, #4]
 8011b34:	429e      	cmp	r6, r3
 8011b36:	f67f aee4 	bls.w	8011902 <_scanf_float+0x86>
 8011b3a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011b3e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8011b42:	463a      	mov	r2, r7
 8011b44:	4640      	mov	r0, r8
 8011b46:	4798      	blx	r3
 8011b48:	6923      	ldr	r3, [r4, #16]
 8011b4a:	3b01      	subs	r3, #1
 8011b4c:	6123      	str	r3, [r4, #16]
 8011b4e:	e7f0      	b.n	8011b32 <_scanf_float+0x2b6>
 8011b50:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011b54:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8011b58:	463a      	mov	r2, r7
 8011b5a:	4640      	mov	r0, r8
 8011b5c:	4798      	blx	r3
 8011b5e:	6923      	ldr	r3, [r4, #16]
 8011b60:	3b01      	subs	r3, #1
 8011b62:	6123      	str	r3, [r4, #16]
 8011b64:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011b68:	fa5f fa8a 	uxtb.w	sl, sl
 8011b6c:	f1ba 0f02 	cmp.w	sl, #2
 8011b70:	d1ee      	bne.n	8011b50 <_scanf_float+0x2d4>
 8011b72:	3d03      	subs	r5, #3
 8011b74:	b2ed      	uxtb	r5, r5
 8011b76:	1b76      	subs	r6, r6, r5
 8011b78:	6823      	ldr	r3, [r4, #0]
 8011b7a:	05da      	lsls	r2, r3, #23
 8011b7c:	d530      	bpl.n	8011be0 <_scanf_float+0x364>
 8011b7e:	055b      	lsls	r3, r3, #21
 8011b80:	d511      	bpl.n	8011ba6 <_scanf_float+0x32a>
 8011b82:	9b01      	ldr	r3, [sp, #4]
 8011b84:	429e      	cmp	r6, r3
 8011b86:	f67f aebc 	bls.w	8011902 <_scanf_float+0x86>
 8011b8a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011b8e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8011b92:	463a      	mov	r2, r7
 8011b94:	4640      	mov	r0, r8
 8011b96:	4798      	blx	r3
 8011b98:	6923      	ldr	r3, [r4, #16]
 8011b9a:	3b01      	subs	r3, #1
 8011b9c:	6123      	str	r3, [r4, #16]
 8011b9e:	e7f0      	b.n	8011b82 <_scanf_float+0x306>
 8011ba0:	46aa      	mov	sl, r5
 8011ba2:	46b3      	mov	fp, r6
 8011ba4:	e7de      	b.n	8011b64 <_scanf_float+0x2e8>
 8011ba6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8011baa:	6923      	ldr	r3, [r4, #16]
 8011bac:	2965      	cmp	r1, #101	@ 0x65
 8011bae:	f103 33ff 	add.w	r3, r3, #4294967295
 8011bb2:	f106 35ff 	add.w	r5, r6, #4294967295
 8011bb6:	6123      	str	r3, [r4, #16]
 8011bb8:	d00c      	beq.n	8011bd4 <_scanf_float+0x358>
 8011bba:	2945      	cmp	r1, #69	@ 0x45
 8011bbc:	d00a      	beq.n	8011bd4 <_scanf_float+0x358>
 8011bbe:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011bc2:	463a      	mov	r2, r7
 8011bc4:	4640      	mov	r0, r8
 8011bc6:	4798      	blx	r3
 8011bc8:	6923      	ldr	r3, [r4, #16]
 8011bca:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8011bce:	3b01      	subs	r3, #1
 8011bd0:	1eb5      	subs	r5, r6, #2
 8011bd2:	6123      	str	r3, [r4, #16]
 8011bd4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8011bd8:	463a      	mov	r2, r7
 8011bda:	4640      	mov	r0, r8
 8011bdc:	4798      	blx	r3
 8011bde:	462e      	mov	r6, r5
 8011be0:	6822      	ldr	r2, [r4, #0]
 8011be2:	f012 0210 	ands.w	r2, r2, #16
 8011be6:	d001      	beq.n	8011bec <_scanf_float+0x370>
 8011be8:	2000      	movs	r0, #0
 8011bea:	e68b      	b.n	8011904 <_scanf_float+0x88>
 8011bec:	7032      	strb	r2, [r6, #0]
 8011bee:	6823      	ldr	r3, [r4, #0]
 8011bf0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8011bf4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8011bf8:	d11c      	bne.n	8011c34 <_scanf_float+0x3b8>
 8011bfa:	9b02      	ldr	r3, [sp, #8]
 8011bfc:	454b      	cmp	r3, r9
 8011bfe:	eba3 0209 	sub.w	r2, r3, r9
 8011c02:	d123      	bne.n	8011c4c <_scanf_float+0x3d0>
 8011c04:	9901      	ldr	r1, [sp, #4]
 8011c06:	2200      	movs	r2, #0
 8011c08:	4640      	mov	r0, r8
 8011c0a:	f002 fc45 	bl	8014498 <_strtod_r>
 8011c0e:	9b03      	ldr	r3, [sp, #12]
 8011c10:	6821      	ldr	r1, [r4, #0]
 8011c12:	681b      	ldr	r3, [r3, #0]
 8011c14:	f011 0f02 	tst.w	r1, #2
 8011c18:	ec57 6b10 	vmov	r6, r7, d0
 8011c1c:	f103 0204 	add.w	r2, r3, #4
 8011c20:	d01f      	beq.n	8011c62 <_scanf_float+0x3e6>
 8011c22:	9903      	ldr	r1, [sp, #12]
 8011c24:	600a      	str	r2, [r1, #0]
 8011c26:	681b      	ldr	r3, [r3, #0]
 8011c28:	e9c3 6700 	strd	r6, r7, [r3]
 8011c2c:	68e3      	ldr	r3, [r4, #12]
 8011c2e:	3301      	adds	r3, #1
 8011c30:	60e3      	str	r3, [r4, #12]
 8011c32:	e7d9      	b.n	8011be8 <_scanf_float+0x36c>
 8011c34:	9b04      	ldr	r3, [sp, #16]
 8011c36:	2b00      	cmp	r3, #0
 8011c38:	d0e4      	beq.n	8011c04 <_scanf_float+0x388>
 8011c3a:	9905      	ldr	r1, [sp, #20]
 8011c3c:	230a      	movs	r3, #10
 8011c3e:	3101      	adds	r1, #1
 8011c40:	4640      	mov	r0, r8
 8011c42:	f002 fca9 	bl	8014598 <_strtol_r>
 8011c46:	9b04      	ldr	r3, [sp, #16]
 8011c48:	9e05      	ldr	r6, [sp, #20]
 8011c4a:	1ac2      	subs	r2, r0, r3
 8011c4c:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8011c50:	429e      	cmp	r6, r3
 8011c52:	bf28      	it	cs
 8011c54:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8011c58:	4910      	ldr	r1, [pc, #64]	@ (8011c9c <_scanf_float+0x420>)
 8011c5a:	4630      	mov	r0, r6
 8011c5c:	f000 f8e4 	bl	8011e28 <siprintf>
 8011c60:	e7d0      	b.n	8011c04 <_scanf_float+0x388>
 8011c62:	f011 0f04 	tst.w	r1, #4
 8011c66:	9903      	ldr	r1, [sp, #12]
 8011c68:	600a      	str	r2, [r1, #0]
 8011c6a:	d1dc      	bne.n	8011c26 <_scanf_float+0x3aa>
 8011c6c:	681d      	ldr	r5, [r3, #0]
 8011c6e:	4632      	mov	r2, r6
 8011c70:	463b      	mov	r3, r7
 8011c72:	4630      	mov	r0, r6
 8011c74:	4639      	mov	r1, r7
 8011c76:	f7ee ff81 	bl	8000b7c <__aeabi_dcmpun>
 8011c7a:	b128      	cbz	r0, 8011c88 <_scanf_float+0x40c>
 8011c7c:	4808      	ldr	r0, [pc, #32]	@ (8011ca0 <_scanf_float+0x424>)
 8011c7e:	f000 fa03 	bl	8012088 <nanf>
 8011c82:	ed85 0a00 	vstr	s0, [r5]
 8011c86:	e7d1      	b.n	8011c2c <_scanf_float+0x3b0>
 8011c88:	4630      	mov	r0, r6
 8011c8a:	4639      	mov	r1, r7
 8011c8c:	f7ee ffd4 	bl	8000c38 <__aeabi_d2f>
 8011c90:	6028      	str	r0, [r5, #0]
 8011c92:	e7cb      	b.n	8011c2c <_scanf_float+0x3b0>
 8011c94:	f04f 0900 	mov.w	r9, #0
 8011c98:	e629      	b.n	80118ee <_scanf_float+0x72>
 8011c9a:	bf00      	nop
 8011c9c:	080171f2 	.word	0x080171f2
 8011ca0:	080175a8 	.word	0x080175a8

08011ca4 <std>:
 8011ca4:	2300      	movs	r3, #0
 8011ca6:	b510      	push	{r4, lr}
 8011ca8:	4604      	mov	r4, r0
 8011caa:	e9c0 3300 	strd	r3, r3, [r0]
 8011cae:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011cb2:	6083      	str	r3, [r0, #8]
 8011cb4:	8181      	strh	r1, [r0, #12]
 8011cb6:	6643      	str	r3, [r0, #100]	@ 0x64
 8011cb8:	81c2      	strh	r2, [r0, #14]
 8011cba:	6183      	str	r3, [r0, #24]
 8011cbc:	4619      	mov	r1, r3
 8011cbe:	2208      	movs	r2, #8
 8011cc0:	305c      	adds	r0, #92	@ 0x5c
 8011cc2:	f000 f940 	bl	8011f46 <memset>
 8011cc6:	4b0d      	ldr	r3, [pc, #52]	@ (8011cfc <std+0x58>)
 8011cc8:	6263      	str	r3, [r4, #36]	@ 0x24
 8011cca:	4b0d      	ldr	r3, [pc, #52]	@ (8011d00 <std+0x5c>)
 8011ccc:	62a3      	str	r3, [r4, #40]	@ 0x28
 8011cce:	4b0d      	ldr	r3, [pc, #52]	@ (8011d04 <std+0x60>)
 8011cd0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8011cd2:	4b0d      	ldr	r3, [pc, #52]	@ (8011d08 <std+0x64>)
 8011cd4:	6323      	str	r3, [r4, #48]	@ 0x30
 8011cd6:	4b0d      	ldr	r3, [pc, #52]	@ (8011d0c <std+0x68>)
 8011cd8:	6224      	str	r4, [r4, #32]
 8011cda:	429c      	cmp	r4, r3
 8011cdc:	d006      	beq.n	8011cec <std+0x48>
 8011cde:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8011ce2:	4294      	cmp	r4, r2
 8011ce4:	d002      	beq.n	8011cec <std+0x48>
 8011ce6:	33d0      	adds	r3, #208	@ 0xd0
 8011ce8:	429c      	cmp	r4, r3
 8011cea:	d105      	bne.n	8011cf8 <std+0x54>
 8011cec:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8011cf0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011cf4:	f000 b9b6 	b.w	8012064 <__retarget_lock_init_recursive>
 8011cf8:	bd10      	pop	{r4, pc}
 8011cfa:	bf00      	nop
 8011cfc:	08011ebd 	.word	0x08011ebd
 8011d00:	08011ee3 	.word	0x08011ee3
 8011d04:	08011f1b 	.word	0x08011f1b
 8011d08:	08011f3f 	.word	0x08011f3f
 8011d0c:	200025a0 	.word	0x200025a0

08011d10 <stdio_exit_handler>:
 8011d10:	4a02      	ldr	r2, [pc, #8]	@ (8011d1c <stdio_exit_handler+0xc>)
 8011d12:	4903      	ldr	r1, [pc, #12]	@ (8011d20 <stdio_exit_handler+0x10>)
 8011d14:	4803      	ldr	r0, [pc, #12]	@ (8011d24 <stdio_exit_handler+0x14>)
 8011d16:	f000 b869 	b.w	8011dec <_fwalk_sglue>
 8011d1a:	bf00      	nop
 8011d1c:	200001ec 	.word	0x200001ec
 8011d20:	08014f89 	.word	0x08014f89
 8011d24:	200001fc 	.word	0x200001fc

08011d28 <cleanup_stdio>:
 8011d28:	6841      	ldr	r1, [r0, #4]
 8011d2a:	4b0c      	ldr	r3, [pc, #48]	@ (8011d5c <cleanup_stdio+0x34>)
 8011d2c:	4299      	cmp	r1, r3
 8011d2e:	b510      	push	{r4, lr}
 8011d30:	4604      	mov	r4, r0
 8011d32:	d001      	beq.n	8011d38 <cleanup_stdio+0x10>
 8011d34:	f003 f928 	bl	8014f88 <_fflush_r>
 8011d38:	68a1      	ldr	r1, [r4, #8]
 8011d3a:	4b09      	ldr	r3, [pc, #36]	@ (8011d60 <cleanup_stdio+0x38>)
 8011d3c:	4299      	cmp	r1, r3
 8011d3e:	d002      	beq.n	8011d46 <cleanup_stdio+0x1e>
 8011d40:	4620      	mov	r0, r4
 8011d42:	f003 f921 	bl	8014f88 <_fflush_r>
 8011d46:	68e1      	ldr	r1, [r4, #12]
 8011d48:	4b06      	ldr	r3, [pc, #24]	@ (8011d64 <cleanup_stdio+0x3c>)
 8011d4a:	4299      	cmp	r1, r3
 8011d4c:	d004      	beq.n	8011d58 <cleanup_stdio+0x30>
 8011d4e:	4620      	mov	r0, r4
 8011d50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011d54:	f003 b918 	b.w	8014f88 <_fflush_r>
 8011d58:	bd10      	pop	{r4, pc}
 8011d5a:	bf00      	nop
 8011d5c:	200025a0 	.word	0x200025a0
 8011d60:	20002608 	.word	0x20002608
 8011d64:	20002670 	.word	0x20002670

08011d68 <global_stdio_init.part.0>:
 8011d68:	b510      	push	{r4, lr}
 8011d6a:	4b0b      	ldr	r3, [pc, #44]	@ (8011d98 <global_stdio_init.part.0+0x30>)
 8011d6c:	4c0b      	ldr	r4, [pc, #44]	@ (8011d9c <global_stdio_init.part.0+0x34>)
 8011d6e:	4a0c      	ldr	r2, [pc, #48]	@ (8011da0 <global_stdio_init.part.0+0x38>)
 8011d70:	601a      	str	r2, [r3, #0]
 8011d72:	4620      	mov	r0, r4
 8011d74:	2200      	movs	r2, #0
 8011d76:	2104      	movs	r1, #4
 8011d78:	f7ff ff94 	bl	8011ca4 <std>
 8011d7c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8011d80:	2201      	movs	r2, #1
 8011d82:	2109      	movs	r1, #9
 8011d84:	f7ff ff8e 	bl	8011ca4 <std>
 8011d88:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8011d8c:	2202      	movs	r2, #2
 8011d8e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011d92:	2112      	movs	r1, #18
 8011d94:	f7ff bf86 	b.w	8011ca4 <std>
 8011d98:	200026d8 	.word	0x200026d8
 8011d9c:	200025a0 	.word	0x200025a0
 8011da0:	08011d11 	.word	0x08011d11

08011da4 <__sfp_lock_acquire>:
 8011da4:	4801      	ldr	r0, [pc, #4]	@ (8011dac <__sfp_lock_acquire+0x8>)
 8011da6:	f000 b95e 	b.w	8012066 <__retarget_lock_acquire_recursive>
 8011daa:	bf00      	nop
 8011dac:	200026e1 	.word	0x200026e1

08011db0 <__sfp_lock_release>:
 8011db0:	4801      	ldr	r0, [pc, #4]	@ (8011db8 <__sfp_lock_release+0x8>)
 8011db2:	f000 b959 	b.w	8012068 <__retarget_lock_release_recursive>
 8011db6:	bf00      	nop
 8011db8:	200026e1 	.word	0x200026e1

08011dbc <__sinit>:
 8011dbc:	b510      	push	{r4, lr}
 8011dbe:	4604      	mov	r4, r0
 8011dc0:	f7ff fff0 	bl	8011da4 <__sfp_lock_acquire>
 8011dc4:	6a23      	ldr	r3, [r4, #32]
 8011dc6:	b11b      	cbz	r3, 8011dd0 <__sinit+0x14>
 8011dc8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011dcc:	f7ff bff0 	b.w	8011db0 <__sfp_lock_release>
 8011dd0:	4b04      	ldr	r3, [pc, #16]	@ (8011de4 <__sinit+0x28>)
 8011dd2:	6223      	str	r3, [r4, #32]
 8011dd4:	4b04      	ldr	r3, [pc, #16]	@ (8011de8 <__sinit+0x2c>)
 8011dd6:	681b      	ldr	r3, [r3, #0]
 8011dd8:	2b00      	cmp	r3, #0
 8011dda:	d1f5      	bne.n	8011dc8 <__sinit+0xc>
 8011ddc:	f7ff ffc4 	bl	8011d68 <global_stdio_init.part.0>
 8011de0:	e7f2      	b.n	8011dc8 <__sinit+0xc>
 8011de2:	bf00      	nop
 8011de4:	08011d29 	.word	0x08011d29
 8011de8:	200026d8 	.word	0x200026d8

08011dec <_fwalk_sglue>:
 8011dec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011df0:	4607      	mov	r7, r0
 8011df2:	4688      	mov	r8, r1
 8011df4:	4614      	mov	r4, r2
 8011df6:	2600      	movs	r6, #0
 8011df8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8011dfc:	f1b9 0901 	subs.w	r9, r9, #1
 8011e00:	d505      	bpl.n	8011e0e <_fwalk_sglue+0x22>
 8011e02:	6824      	ldr	r4, [r4, #0]
 8011e04:	2c00      	cmp	r4, #0
 8011e06:	d1f7      	bne.n	8011df8 <_fwalk_sglue+0xc>
 8011e08:	4630      	mov	r0, r6
 8011e0a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011e0e:	89ab      	ldrh	r3, [r5, #12]
 8011e10:	2b01      	cmp	r3, #1
 8011e12:	d907      	bls.n	8011e24 <_fwalk_sglue+0x38>
 8011e14:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8011e18:	3301      	adds	r3, #1
 8011e1a:	d003      	beq.n	8011e24 <_fwalk_sglue+0x38>
 8011e1c:	4629      	mov	r1, r5
 8011e1e:	4638      	mov	r0, r7
 8011e20:	47c0      	blx	r8
 8011e22:	4306      	orrs	r6, r0
 8011e24:	3568      	adds	r5, #104	@ 0x68
 8011e26:	e7e9      	b.n	8011dfc <_fwalk_sglue+0x10>

08011e28 <siprintf>:
 8011e28:	b40e      	push	{r1, r2, r3}
 8011e2a:	b500      	push	{lr}
 8011e2c:	b09c      	sub	sp, #112	@ 0x70
 8011e2e:	ab1d      	add	r3, sp, #116	@ 0x74
 8011e30:	9002      	str	r0, [sp, #8]
 8011e32:	9006      	str	r0, [sp, #24]
 8011e34:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8011e38:	4809      	ldr	r0, [pc, #36]	@ (8011e60 <siprintf+0x38>)
 8011e3a:	9107      	str	r1, [sp, #28]
 8011e3c:	9104      	str	r1, [sp, #16]
 8011e3e:	4909      	ldr	r1, [pc, #36]	@ (8011e64 <siprintf+0x3c>)
 8011e40:	f853 2b04 	ldr.w	r2, [r3], #4
 8011e44:	9105      	str	r1, [sp, #20]
 8011e46:	6800      	ldr	r0, [r0, #0]
 8011e48:	9301      	str	r3, [sp, #4]
 8011e4a:	a902      	add	r1, sp, #8
 8011e4c:	f002 fc02 	bl	8014654 <_svfiprintf_r>
 8011e50:	9b02      	ldr	r3, [sp, #8]
 8011e52:	2200      	movs	r2, #0
 8011e54:	701a      	strb	r2, [r3, #0]
 8011e56:	b01c      	add	sp, #112	@ 0x70
 8011e58:	f85d eb04 	ldr.w	lr, [sp], #4
 8011e5c:	b003      	add	sp, #12
 8011e5e:	4770      	bx	lr
 8011e60:	200001f8 	.word	0x200001f8
 8011e64:	ffff0208 	.word	0xffff0208

08011e68 <siscanf>:
 8011e68:	b40e      	push	{r1, r2, r3}
 8011e6a:	b530      	push	{r4, r5, lr}
 8011e6c:	b09c      	sub	sp, #112	@ 0x70
 8011e6e:	ac1f      	add	r4, sp, #124	@ 0x7c
 8011e70:	f44f 7201 	mov.w	r2, #516	@ 0x204
 8011e74:	f854 5b04 	ldr.w	r5, [r4], #4
 8011e78:	f8ad 2014 	strh.w	r2, [sp, #20]
 8011e7c:	9002      	str	r0, [sp, #8]
 8011e7e:	9006      	str	r0, [sp, #24]
 8011e80:	f7ee fa1e 	bl	80002c0 <strlen>
 8011e84:	4b0b      	ldr	r3, [pc, #44]	@ (8011eb4 <siscanf+0x4c>)
 8011e86:	9003      	str	r0, [sp, #12]
 8011e88:	9007      	str	r0, [sp, #28]
 8011e8a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8011e8c:	480a      	ldr	r0, [pc, #40]	@ (8011eb8 <siscanf+0x50>)
 8011e8e:	9401      	str	r4, [sp, #4]
 8011e90:	2300      	movs	r3, #0
 8011e92:	930f      	str	r3, [sp, #60]	@ 0x3c
 8011e94:	9314      	str	r3, [sp, #80]	@ 0x50
 8011e96:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8011e9a:	f8ad 3016 	strh.w	r3, [sp, #22]
 8011e9e:	462a      	mov	r2, r5
 8011ea0:	4623      	mov	r3, r4
 8011ea2:	a902      	add	r1, sp, #8
 8011ea4:	6800      	ldr	r0, [r0, #0]
 8011ea6:	f002 fd29 	bl	80148fc <__ssvfiscanf_r>
 8011eaa:	b01c      	add	sp, #112	@ 0x70
 8011eac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8011eb0:	b003      	add	sp, #12
 8011eb2:	4770      	bx	lr
 8011eb4:	08011edf 	.word	0x08011edf
 8011eb8:	200001f8 	.word	0x200001f8

08011ebc <__sread>:
 8011ebc:	b510      	push	{r4, lr}
 8011ebe:	460c      	mov	r4, r1
 8011ec0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011ec4:	f000 f880 	bl	8011fc8 <_read_r>
 8011ec8:	2800      	cmp	r0, #0
 8011eca:	bfab      	itete	ge
 8011ecc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8011ece:	89a3      	ldrhlt	r3, [r4, #12]
 8011ed0:	181b      	addge	r3, r3, r0
 8011ed2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8011ed6:	bfac      	ite	ge
 8011ed8:	6563      	strge	r3, [r4, #84]	@ 0x54
 8011eda:	81a3      	strhlt	r3, [r4, #12]
 8011edc:	bd10      	pop	{r4, pc}

08011ede <__seofread>:
 8011ede:	2000      	movs	r0, #0
 8011ee0:	4770      	bx	lr

08011ee2 <__swrite>:
 8011ee2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011ee6:	461f      	mov	r7, r3
 8011ee8:	898b      	ldrh	r3, [r1, #12]
 8011eea:	05db      	lsls	r3, r3, #23
 8011eec:	4605      	mov	r5, r0
 8011eee:	460c      	mov	r4, r1
 8011ef0:	4616      	mov	r6, r2
 8011ef2:	d505      	bpl.n	8011f00 <__swrite+0x1e>
 8011ef4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011ef8:	2302      	movs	r3, #2
 8011efa:	2200      	movs	r2, #0
 8011efc:	f000 f852 	bl	8011fa4 <_lseek_r>
 8011f00:	89a3      	ldrh	r3, [r4, #12]
 8011f02:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8011f06:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8011f0a:	81a3      	strh	r3, [r4, #12]
 8011f0c:	4632      	mov	r2, r6
 8011f0e:	463b      	mov	r3, r7
 8011f10:	4628      	mov	r0, r5
 8011f12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8011f16:	f000 b869 	b.w	8011fec <_write_r>

08011f1a <__sseek>:
 8011f1a:	b510      	push	{r4, lr}
 8011f1c:	460c      	mov	r4, r1
 8011f1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011f22:	f000 f83f 	bl	8011fa4 <_lseek_r>
 8011f26:	1c43      	adds	r3, r0, #1
 8011f28:	89a3      	ldrh	r3, [r4, #12]
 8011f2a:	bf15      	itete	ne
 8011f2c:	6560      	strne	r0, [r4, #84]	@ 0x54
 8011f2e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8011f32:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8011f36:	81a3      	strheq	r3, [r4, #12]
 8011f38:	bf18      	it	ne
 8011f3a:	81a3      	strhne	r3, [r4, #12]
 8011f3c:	bd10      	pop	{r4, pc}

08011f3e <__sclose>:
 8011f3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8011f42:	f000 b81f 	b.w	8011f84 <_close_r>

08011f46 <memset>:
 8011f46:	4402      	add	r2, r0
 8011f48:	4603      	mov	r3, r0
 8011f4a:	4293      	cmp	r3, r2
 8011f4c:	d100      	bne.n	8011f50 <memset+0xa>
 8011f4e:	4770      	bx	lr
 8011f50:	f803 1b01 	strb.w	r1, [r3], #1
 8011f54:	e7f9      	b.n	8011f4a <memset+0x4>

08011f56 <strncmp>:
 8011f56:	b510      	push	{r4, lr}
 8011f58:	b16a      	cbz	r2, 8011f76 <strncmp+0x20>
 8011f5a:	3901      	subs	r1, #1
 8011f5c:	1884      	adds	r4, r0, r2
 8011f5e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011f62:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8011f66:	429a      	cmp	r2, r3
 8011f68:	d103      	bne.n	8011f72 <strncmp+0x1c>
 8011f6a:	42a0      	cmp	r0, r4
 8011f6c:	d001      	beq.n	8011f72 <strncmp+0x1c>
 8011f6e:	2a00      	cmp	r2, #0
 8011f70:	d1f5      	bne.n	8011f5e <strncmp+0x8>
 8011f72:	1ad0      	subs	r0, r2, r3
 8011f74:	bd10      	pop	{r4, pc}
 8011f76:	4610      	mov	r0, r2
 8011f78:	e7fc      	b.n	8011f74 <strncmp+0x1e>
	...

08011f7c <_localeconv_r>:
 8011f7c:	4800      	ldr	r0, [pc, #0]	@ (8011f80 <_localeconv_r+0x4>)
 8011f7e:	4770      	bx	lr
 8011f80:	20000338 	.word	0x20000338

08011f84 <_close_r>:
 8011f84:	b538      	push	{r3, r4, r5, lr}
 8011f86:	4d06      	ldr	r5, [pc, #24]	@ (8011fa0 <_close_r+0x1c>)
 8011f88:	2300      	movs	r3, #0
 8011f8a:	4604      	mov	r4, r0
 8011f8c:	4608      	mov	r0, r1
 8011f8e:	602b      	str	r3, [r5, #0]
 8011f90:	f7f2 fb38 	bl	8004604 <_close>
 8011f94:	1c43      	adds	r3, r0, #1
 8011f96:	d102      	bne.n	8011f9e <_close_r+0x1a>
 8011f98:	682b      	ldr	r3, [r5, #0]
 8011f9a:	b103      	cbz	r3, 8011f9e <_close_r+0x1a>
 8011f9c:	6023      	str	r3, [r4, #0]
 8011f9e:	bd38      	pop	{r3, r4, r5, pc}
 8011fa0:	200026dc 	.word	0x200026dc

08011fa4 <_lseek_r>:
 8011fa4:	b538      	push	{r3, r4, r5, lr}
 8011fa6:	4d07      	ldr	r5, [pc, #28]	@ (8011fc4 <_lseek_r+0x20>)
 8011fa8:	4604      	mov	r4, r0
 8011faa:	4608      	mov	r0, r1
 8011fac:	4611      	mov	r1, r2
 8011fae:	2200      	movs	r2, #0
 8011fb0:	602a      	str	r2, [r5, #0]
 8011fb2:	461a      	mov	r2, r3
 8011fb4:	f7f2 fb4d 	bl	8004652 <_lseek>
 8011fb8:	1c43      	adds	r3, r0, #1
 8011fba:	d102      	bne.n	8011fc2 <_lseek_r+0x1e>
 8011fbc:	682b      	ldr	r3, [r5, #0]
 8011fbe:	b103      	cbz	r3, 8011fc2 <_lseek_r+0x1e>
 8011fc0:	6023      	str	r3, [r4, #0]
 8011fc2:	bd38      	pop	{r3, r4, r5, pc}
 8011fc4:	200026dc 	.word	0x200026dc

08011fc8 <_read_r>:
 8011fc8:	b538      	push	{r3, r4, r5, lr}
 8011fca:	4d07      	ldr	r5, [pc, #28]	@ (8011fe8 <_read_r+0x20>)
 8011fcc:	4604      	mov	r4, r0
 8011fce:	4608      	mov	r0, r1
 8011fd0:	4611      	mov	r1, r2
 8011fd2:	2200      	movs	r2, #0
 8011fd4:	602a      	str	r2, [r5, #0]
 8011fd6:	461a      	mov	r2, r3
 8011fd8:	f7f2 fadb 	bl	8004592 <_read>
 8011fdc:	1c43      	adds	r3, r0, #1
 8011fde:	d102      	bne.n	8011fe6 <_read_r+0x1e>
 8011fe0:	682b      	ldr	r3, [r5, #0]
 8011fe2:	b103      	cbz	r3, 8011fe6 <_read_r+0x1e>
 8011fe4:	6023      	str	r3, [r4, #0]
 8011fe6:	bd38      	pop	{r3, r4, r5, pc}
 8011fe8:	200026dc 	.word	0x200026dc

08011fec <_write_r>:
 8011fec:	b538      	push	{r3, r4, r5, lr}
 8011fee:	4d07      	ldr	r5, [pc, #28]	@ (801200c <_write_r+0x20>)
 8011ff0:	4604      	mov	r4, r0
 8011ff2:	4608      	mov	r0, r1
 8011ff4:	4611      	mov	r1, r2
 8011ff6:	2200      	movs	r2, #0
 8011ff8:	602a      	str	r2, [r5, #0]
 8011ffa:	461a      	mov	r2, r3
 8011ffc:	f7f2 fae6 	bl	80045cc <_write>
 8012000:	1c43      	adds	r3, r0, #1
 8012002:	d102      	bne.n	801200a <_write_r+0x1e>
 8012004:	682b      	ldr	r3, [r5, #0]
 8012006:	b103      	cbz	r3, 801200a <_write_r+0x1e>
 8012008:	6023      	str	r3, [r4, #0]
 801200a:	bd38      	pop	{r3, r4, r5, pc}
 801200c:	200026dc 	.word	0x200026dc

08012010 <__errno>:
 8012010:	4b01      	ldr	r3, [pc, #4]	@ (8012018 <__errno+0x8>)
 8012012:	6818      	ldr	r0, [r3, #0]
 8012014:	4770      	bx	lr
 8012016:	bf00      	nop
 8012018:	200001f8 	.word	0x200001f8

0801201c <__libc_init_array>:
 801201c:	b570      	push	{r4, r5, r6, lr}
 801201e:	4d0d      	ldr	r5, [pc, #52]	@ (8012054 <__libc_init_array+0x38>)
 8012020:	4c0d      	ldr	r4, [pc, #52]	@ (8012058 <__libc_init_array+0x3c>)
 8012022:	1b64      	subs	r4, r4, r5
 8012024:	10a4      	asrs	r4, r4, #2
 8012026:	2600      	movs	r6, #0
 8012028:	42a6      	cmp	r6, r4
 801202a:	d109      	bne.n	8012040 <__libc_init_array+0x24>
 801202c:	4d0b      	ldr	r5, [pc, #44]	@ (801205c <__libc_init_array+0x40>)
 801202e:	4c0c      	ldr	r4, [pc, #48]	@ (8012060 <__libc_init_array+0x44>)
 8012030:	f004 fee0 	bl	8016df4 <_init>
 8012034:	1b64      	subs	r4, r4, r5
 8012036:	10a4      	asrs	r4, r4, #2
 8012038:	2600      	movs	r6, #0
 801203a:	42a6      	cmp	r6, r4
 801203c:	d105      	bne.n	801204a <__libc_init_array+0x2e>
 801203e:	bd70      	pop	{r4, r5, r6, pc}
 8012040:	f855 3b04 	ldr.w	r3, [r5], #4
 8012044:	4798      	blx	r3
 8012046:	3601      	adds	r6, #1
 8012048:	e7ee      	b.n	8012028 <__libc_init_array+0xc>
 801204a:	f855 3b04 	ldr.w	r3, [r5], #4
 801204e:	4798      	blx	r3
 8012050:	3601      	adds	r6, #1
 8012052:	e7f2      	b.n	801203a <__libc_init_array+0x1e>
 8012054:	08017648 	.word	0x08017648
 8012058:	08017648 	.word	0x08017648
 801205c:	08017648 	.word	0x08017648
 8012060:	0801764c 	.word	0x0801764c

08012064 <__retarget_lock_init_recursive>:
 8012064:	4770      	bx	lr

08012066 <__retarget_lock_acquire_recursive>:
 8012066:	4770      	bx	lr

08012068 <__retarget_lock_release_recursive>:
 8012068:	4770      	bx	lr

0801206a <memcpy>:
 801206a:	440a      	add	r2, r1
 801206c:	4291      	cmp	r1, r2
 801206e:	f100 33ff 	add.w	r3, r0, #4294967295
 8012072:	d100      	bne.n	8012076 <memcpy+0xc>
 8012074:	4770      	bx	lr
 8012076:	b510      	push	{r4, lr}
 8012078:	f811 4b01 	ldrb.w	r4, [r1], #1
 801207c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8012080:	4291      	cmp	r1, r2
 8012082:	d1f9      	bne.n	8012078 <memcpy+0xe>
 8012084:	bd10      	pop	{r4, pc}
	...

08012088 <nanf>:
 8012088:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 8012090 <nanf+0x8>
 801208c:	4770      	bx	lr
 801208e:	bf00      	nop
 8012090:	7fc00000 	.word	0x7fc00000

08012094 <quorem>:
 8012094:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012098:	6903      	ldr	r3, [r0, #16]
 801209a:	690c      	ldr	r4, [r1, #16]
 801209c:	42a3      	cmp	r3, r4
 801209e:	4607      	mov	r7, r0
 80120a0:	db7e      	blt.n	80121a0 <quorem+0x10c>
 80120a2:	3c01      	subs	r4, #1
 80120a4:	f101 0814 	add.w	r8, r1, #20
 80120a8:	00a3      	lsls	r3, r4, #2
 80120aa:	f100 0514 	add.w	r5, r0, #20
 80120ae:	9300      	str	r3, [sp, #0]
 80120b0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80120b4:	9301      	str	r3, [sp, #4]
 80120b6:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80120ba:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80120be:	3301      	adds	r3, #1
 80120c0:	429a      	cmp	r2, r3
 80120c2:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80120c6:	fbb2 f6f3 	udiv	r6, r2, r3
 80120ca:	d32e      	bcc.n	801212a <quorem+0x96>
 80120cc:	f04f 0a00 	mov.w	sl, #0
 80120d0:	46c4      	mov	ip, r8
 80120d2:	46ae      	mov	lr, r5
 80120d4:	46d3      	mov	fp, sl
 80120d6:	f85c 3b04 	ldr.w	r3, [ip], #4
 80120da:	b298      	uxth	r0, r3
 80120dc:	fb06 a000 	mla	r0, r6, r0, sl
 80120e0:	0c02      	lsrs	r2, r0, #16
 80120e2:	0c1b      	lsrs	r3, r3, #16
 80120e4:	fb06 2303 	mla	r3, r6, r3, r2
 80120e8:	f8de 2000 	ldr.w	r2, [lr]
 80120ec:	b280      	uxth	r0, r0
 80120ee:	b292      	uxth	r2, r2
 80120f0:	1a12      	subs	r2, r2, r0
 80120f2:	445a      	add	r2, fp
 80120f4:	f8de 0000 	ldr.w	r0, [lr]
 80120f8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80120fc:	b29b      	uxth	r3, r3
 80120fe:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8012102:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8012106:	b292      	uxth	r2, r2
 8012108:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801210c:	45e1      	cmp	r9, ip
 801210e:	f84e 2b04 	str.w	r2, [lr], #4
 8012112:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8012116:	d2de      	bcs.n	80120d6 <quorem+0x42>
 8012118:	9b00      	ldr	r3, [sp, #0]
 801211a:	58eb      	ldr	r3, [r5, r3]
 801211c:	b92b      	cbnz	r3, 801212a <quorem+0x96>
 801211e:	9b01      	ldr	r3, [sp, #4]
 8012120:	3b04      	subs	r3, #4
 8012122:	429d      	cmp	r5, r3
 8012124:	461a      	mov	r2, r3
 8012126:	d32f      	bcc.n	8012188 <quorem+0xf4>
 8012128:	613c      	str	r4, [r7, #16]
 801212a:	4638      	mov	r0, r7
 801212c:	f001 f9c4 	bl	80134b8 <__mcmp>
 8012130:	2800      	cmp	r0, #0
 8012132:	db25      	blt.n	8012180 <quorem+0xec>
 8012134:	4629      	mov	r1, r5
 8012136:	2000      	movs	r0, #0
 8012138:	f858 2b04 	ldr.w	r2, [r8], #4
 801213c:	f8d1 c000 	ldr.w	ip, [r1]
 8012140:	fa1f fe82 	uxth.w	lr, r2
 8012144:	fa1f f38c 	uxth.w	r3, ip
 8012148:	eba3 030e 	sub.w	r3, r3, lr
 801214c:	4403      	add	r3, r0
 801214e:	0c12      	lsrs	r2, r2, #16
 8012150:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8012154:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8012158:	b29b      	uxth	r3, r3
 801215a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801215e:	45c1      	cmp	r9, r8
 8012160:	f841 3b04 	str.w	r3, [r1], #4
 8012164:	ea4f 4022 	mov.w	r0, r2, asr #16
 8012168:	d2e6      	bcs.n	8012138 <quorem+0xa4>
 801216a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801216e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8012172:	b922      	cbnz	r2, 801217e <quorem+0xea>
 8012174:	3b04      	subs	r3, #4
 8012176:	429d      	cmp	r5, r3
 8012178:	461a      	mov	r2, r3
 801217a:	d30b      	bcc.n	8012194 <quorem+0x100>
 801217c:	613c      	str	r4, [r7, #16]
 801217e:	3601      	adds	r6, #1
 8012180:	4630      	mov	r0, r6
 8012182:	b003      	add	sp, #12
 8012184:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012188:	6812      	ldr	r2, [r2, #0]
 801218a:	3b04      	subs	r3, #4
 801218c:	2a00      	cmp	r2, #0
 801218e:	d1cb      	bne.n	8012128 <quorem+0x94>
 8012190:	3c01      	subs	r4, #1
 8012192:	e7c6      	b.n	8012122 <quorem+0x8e>
 8012194:	6812      	ldr	r2, [r2, #0]
 8012196:	3b04      	subs	r3, #4
 8012198:	2a00      	cmp	r2, #0
 801219a:	d1ef      	bne.n	801217c <quorem+0xe8>
 801219c:	3c01      	subs	r4, #1
 801219e:	e7ea      	b.n	8012176 <quorem+0xe2>
 80121a0:	2000      	movs	r0, #0
 80121a2:	e7ee      	b.n	8012182 <quorem+0xee>
 80121a4:	0000      	movs	r0, r0
	...

080121a8 <_dtoa_r>:
 80121a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80121ac:	69c7      	ldr	r7, [r0, #28]
 80121ae:	b099      	sub	sp, #100	@ 0x64
 80121b0:	ed8d 0b02 	vstr	d0, [sp, #8]
 80121b4:	ec55 4b10 	vmov	r4, r5, d0
 80121b8:	9e22      	ldr	r6, [sp, #136]	@ 0x88
 80121ba:	9109      	str	r1, [sp, #36]	@ 0x24
 80121bc:	4683      	mov	fp, r0
 80121be:	920e      	str	r2, [sp, #56]	@ 0x38
 80121c0:	9313      	str	r3, [sp, #76]	@ 0x4c
 80121c2:	b97f      	cbnz	r7, 80121e4 <_dtoa_r+0x3c>
 80121c4:	2010      	movs	r0, #16
 80121c6:	f000 fdfd 	bl	8012dc4 <malloc>
 80121ca:	4602      	mov	r2, r0
 80121cc:	f8cb 001c 	str.w	r0, [fp, #28]
 80121d0:	b920      	cbnz	r0, 80121dc <_dtoa_r+0x34>
 80121d2:	4ba7      	ldr	r3, [pc, #668]	@ (8012470 <_dtoa_r+0x2c8>)
 80121d4:	21ef      	movs	r1, #239	@ 0xef
 80121d6:	48a7      	ldr	r0, [pc, #668]	@ (8012474 <_dtoa_r+0x2cc>)
 80121d8:	f002 ffa6 	bl	8015128 <__assert_func>
 80121dc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80121e0:	6007      	str	r7, [r0, #0]
 80121e2:	60c7      	str	r7, [r0, #12]
 80121e4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80121e8:	6819      	ldr	r1, [r3, #0]
 80121ea:	b159      	cbz	r1, 8012204 <_dtoa_r+0x5c>
 80121ec:	685a      	ldr	r2, [r3, #4]
 80121ee:	604a      	str	r2, [r1, #4]
 80121f0:	2301      	movs	r3, #1
 80121f2:	4093      	lsls	r3, r2
 80121f4:	608b      	str	r3, [r1, #8]
 80121f6:	4658      	mov	r0, fp
 80121f8:	f000 feda 	bl	8012fb0 <_Bfree>
 80121fc:	f8db 301c 	ldr.w	r3, [fp, #28]
 8012200:	2200      	movs	r2, #0
 8012202:	601a      	str	r2, [r3, #0]
 8012204:	1e2b      	subs	r3, r5, #0
 8012206:	bfb9      	ittee	lt
 8012208:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801220c:	9303      	strlt	r3, [sp, #12]
 801220e:	2300      	movge	r3, #0
 8012210:	6033      	strge	r3, [r6, #0]
 8012212:	9f03      	ldr	r7, [sp, #12]
 8012214:	4b98      	ldr	r3, [pc, #608]	@ (8012478 <_dtoa_r+0x2d0>)
 8012216:	bfbc      	itt	lt
 8012218:	2201      	movlt	r2, #1
 801221a:	6032      	strlt	r2, [r6, #0]
 801221c:	43bb      	bics	r3, r7
 801221e:	d112      	bne.n	8012246 <_dtoa_r+0x9e>
 8012220:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8012222:	f242 730f 	movw	r3, #9999	@ 0x270f
 8012226:	6013      	str	r3, [r2, #0]
 8012228:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801222c:	4323      	orrs	r3, r4
 801222e:	f000 854d 	beq.w	8012ccc <_dtoa_r+0xb24>
 8012232:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8012234:	f8df a254 	ldr.w	sl, [pc, #596]	@ 801248c <_dtoa_r+0x2e4>
 8012238:	2b00      	cmp	r3, #0
 801223a:	f000 854f 	beq.w	8012cdc <_dtoa_r+0xb34>
 801223e:	f10a 0303 	add.w	r3, sl, #3
 8012242:	f000 bd49 	b.w	8012cd8 <_dtoa_r+0xb30>
 8012246:	ed9d 7b02 	vldr	d7, [sp, #8]
 801224a:	2200      	movs	r2, #0
 801224c:	ec51 0b17 	vmov	r0, r1, d7
 8012250:	2300      	movs	r3, #0
 8012252:	ed8d 7b0c 	vstr	d7, [sp, #48]	@ 0x30
 8012256:	f7ee fc5f 	bl	8000b18 <__aeabi_dcmpeq>
 801225a:	4680      	mov	r8, r0
 801225c:	b158      	cbz	r0, 8012276 <_dtoa_r+0xce>
 801225e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 8012260:	2301      	movs	r3, #1
 8012262:	6013      	str	r3, [r2, #0]
 8012264:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8012266:	b113      	cbz	r3, 801226e <_dtoa_r+0xc6>
 8012268:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 801226a:	4b84      	ldr	r3, [pc, #528]	@ (801247c <_dtoa_r+0x2d4>)
 801226c:	6013      	str	r3, [r2, #0]
 801226e:	f8df a220 	ldr.w	sl, [pc, #544]	@ 8012490 <_dtoa_r+0x2e8>
 8012272:	f000 bd33 	b.w	8012cdc <_dtoa_r+0xb34>
 8012276:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 801227a:	aa16      	add	r2, sp, #88	@ 0x58
 801227c:	a917      	add	r1, sp, #92	@ 0x5c
 801227e:	4658      	mov	r0, fp
 8012280:	f001 fa3a 	bl	80136f8 <__d2b>
 8012284:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8012288:	4681      	mov	r9, r0
 801228a:	2e00      	cmp	r6, #0
 801228c:	d077      	beq.n	801237e <_dtoa_r+0x1d6>
 801228e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012290:	f8cd 8050 	str.w	r8, [sp, #80]	@ 0x50
 8012294:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012298:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801229c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80122a0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80122a4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80122a8:	4619      	mov	r1, r3
 80122aa:	2200      	movs	r2, #0
 80122ac:	4b74      	ldr	r3, [pc, #464]	@ (8012480 <_dtoa_r+0x2d8>)
 80122ae:	f7ee f813 	bl	80002d8 <__aeabi_dsub>
 80122b2:	a369      	add	r3, pc, #420	@ (adr r3, 8012458 <_dtoa_r+0x2b0>)
 80122b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122b8:	f7ee f9c6 	bl	8000648 <__aeabi_dmul>
 80122bc:	a368      	add	r3, pc, #416	@ (adr r3, 8012460 <_dtoa_r+0x2b8>)
 80122be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122c2:	f7ee f80b 	bl	80002dc <__adddf3>
 80122c6:	4604      	mov	r4, r0
 80122c8:	4630      	mov	r0, r6
 80122ca:	460d      	mov	r5, r1
 80122cc:	f7ee f952 	bl	8000574 <__aeabi_i2d>
 80122d0:	a365      	add	r3, pc, #404	@ (adr r3, 8012468 <_dtoa_r+0x2c0>)
 80122d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80122d6:	f7ee f9b7 	bl	8000648 <__aeabi_dmul>
 80122da:	4602      	mov	r2, r0
 80122dc:	460b      	mov	r3, r1
 80122de:	4620      	mov	r0, r4
 80122e0:	4629      	mov	r1, r5
 80122e2:	f7ed fffb 	bl	80002dc <__adddf3>
 80122e6:	4604      	mov	r4, r0
 80122e8:	460d      	mov	r5, r1
 80122ea:	f7ee fc5d 	bl	8000ba8 <__aeabi_d2iz>
 80122ee:	2200      	movs	r2, #0
 80122f0:	4607      	mov	r7, r0
 80122f2:	2300      	movs	r3, #0
 80122f4:	4620      	mov	r0, r4
 80122f6:	4629      	mov	r1, r5
 80122f8:	f7ee fc18 	bl	8000b2c <__aeabi_dcmplt>
 80122fc:	b140      	cbz	r0, 8012310 <_dtoa_r+0x168>
 80122fe:	4638      	mov	r0, r7
 8012300:	f7ee f938 	bl	8000574 <__aeabi_i2d>
 8012304:	4622      	mov	r2, r4
 8012306:	462b      	mov	r3, r5
 8012308:	f7ee fc06 	bl	8000b18 <__aeabi_dcmpeq>
 801230c:	b900      	cbnz	r0, 8012310 <_dtoa_r+0x168>
 801230e:	3f01      	subs	r7, #1
 8012310:	2f16      	cmp	r7, #22
 8012312:	d851      	bhi.n	80123b8 <_dtoa_r+0x210>
 8012314:	4b5b      	ldr	r3, [pc, #364]	@ (8012484 <_dtoa_r+0x2dc>)
 8012316:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 801231a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801231e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8012322:	f7ee fc03 	bl	8000b2c <__aeabi_dcmplt>
 8012326:	2800      	cmp	r0, #0
 8012328:	d048      	beq.n	80123bc <_dtoa_r+0x214>
 801232a:	3f01      	subs	r7, #1
 801232c:	2300      	movs	r3, #0
 801232e:	9312      	str	r3, [sp, #72]	@ 0x48
 8012330:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8012332:	1b9b      	subs	r3, r3, r6
 8012334:	1e5a      	subs	r2, r3, #1
 8012336:	bf44      	itt	mi
 8012338:	f1c3 0801 	rsbmi	r8, r3, #1
 801233c:	2300      	movmi	r3, #0
 801233e:	9208      	str	r2, [sp, #32]
 8012340:	bf54      	ite	pl
 8012342:	f04f 0800 	movpl.w	r8, #0
 8012346:	9308      	strmi	r3, [sp, #32]
 8012348:	2f00      	cmp	r7, #0
 801234a:	db39      	blt.n	80123c0 <_dtoa_r+0x218>
 801234c:	9b08      	ldr	r3, [sp, #32]
 801234e:	970f      	str	r7, [sp, #60]	@ 0x3c
 8012350:	443b      	add	r3, r7
 8012352:	9308      	str	r3, [sp, #32]
 8012354:	2300      	movs	r3, #0
 8012356:	930a      	str	r3, [sp, #40]	@ 0x28
 8012358:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801235a:	2b09      	cmp	r3, #9
 801235c:	d864      	bhi.n	8012428 <_dtoa_r+0x280>
 801235e:	2b05      	cmp	r3, #5
 8012360:	bfc4      	itt	gt
 8012362:	3b04      	subgt	r3, #4
 8012364:	9309      	strgt	r3, [sp, #36]	@ 0x24
 8012366:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012368:	f1a3 0302 	sub.w	r3, r3, #2
 801236c:	bfcc      	ite	gt
 801236e:	2400      	movgt	r4, #0
 8012370:	2401      	movle	r4, #1
 8012372:	2b03      	cmp	r3, #3
 8012374:	d863      	bhi.n	801243e <_dtoa_r+0x296>
 8012376:	e8df f003 	tbb	[pc, r3]
 801237a:	372a      	.short	0x372a
 801237c:	5535      	.short	0x5535
 801237e:	e9dd 6316 	ldrd	r6, r3, [sp, #88]	@ 0x58
 8012382:	441e      	add	r6, r3
 8012384:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8012388:	2b20      	cmp	r3, #32
 801238a:	bfc1      	itttt	gt
 801238c:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8012390:	409f      	lslgt	r7, r3
 8012392:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8012396:	fa24 f303 	lsrgt.w	r3, r4, r3
 801239a:	bfd6      	itet	le
 801239c:	f1c3 0320 	rsble	r3, r3, #32
 80123a0:	ea47 0003 	orrgt.w	r0, r7, r3
 80123a4:	fa04 f003 	lslle.w	r0, r4, r3
 80123a8:	f7ee f8d4 	bl	8000554 <__aeabi_ui2d>
 80123ac:	2201      	movs	r2, #1
 80123ae:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80123b2:	3e01      	subs	r6, #1
 80123b4:	9214      	str	r2, [sp, #80]	@ 0x50
 80123b6:	e777      	b.n	80122a8 <_dtoa_r+0x100>
 80123b8:	2301      	movs	r3, #1
 80123ba:	e7b8      	b.n	801232e <_dtoa_r+0x186>
 80123bc:	9012      	str	r0, [sp, #72]	@ 0x48
 80123be:	e7b7      	b.n	8012330 <_dtoa_r+0x188>
 80123c0:	427b      	negs	r3, r7
 80123c2:	930a      	str	r3, [sp, #40]	@ 0x28
 80123c4:	2300      	movs	r3, #0
 80123c6:	eba8 0807 	sub.w	r8, r8, r7
 80123ca:	930f      	str	r3, [sp, #60]	@ 0x3c
 80123cc:	e7c4      	b.n	8012358 <_dtoa_r+0x1b0>
 80123ce:	2300      	movs	r3, #0
 80123d0:	930b      	str	r3, [sp, #44]	@ 0x2c
 80123d2:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80123d4:	2b00      	cmp	r3, #0
 80123d6:	dc35      	bgt.n	8012444 <_dtoa_r+0x29c>
 80123d8:	2301      	movs	r3, #1
 80123da:	9300      	str	r3, [sp, #0]
 80123dc:	9307      	str	r3, [sp, #28]
 80123de:	461a      	mov	r2, r3
 80123e0:	920e      	str	r2, [sp, #56]	@ 0x38
 80123e2:	e00b      	b.n	80123fc <_dtoa_r+0x254>
 80123e4:	2301      	movs	r3, #1
 80123e6:	e7f3      	b.n	80123d0 <_dtoa_r+0x228>
 80123e8:	2300      	movs	r3, #0
 80123ea:	930b      	str	r3, [sp, #44]	@ 0x2c
 80123ec:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80123ee:	18fb      	adds	r3, r7, r3
 80123f0:	9300      	str	r3, [sp, #0]
 80123f2:	3301      	adds	r3, #1
 80123f4:	2b01      	cmp	r3, #1
 80123f6:	9307      	str	r3, [sp, #28]
 80123f8:	bfb8      	it	lt
 80123fa:	2301      	movlt	r3, #1
 80123fc:	f8db 001c 	ldr.w	r0, [fp, #28]
 8012400:	2100      	movs	r1, #0
 8012402:	2204      	movs	r2, #4
 8012404:	f102 0514 	add.w	r5, r2, #20
 8012408:	429d      	cmp	r5, r3
 801240a:	d91f      	bls.n	801244c <_dtoa_r+0x2a4>
 801240c:	6041      	str	r1, [r0, #4]
 801240e:	4658      	mov	r0, fp
 8012410:	f000 fd8e 	bl	8012f30 <_Balloc>
 8012414:	4682      	mov	sl, r0
 8012416:	2800      	cmp	r0, #0
 8012418:	d13c      	bne.n	8012494 <_dtoa_r+0x2ec>
 801241a:	4b1b      	ldr	r3, [pc, #108]	@ (8012488 <_dtoa_r+0x2e0>)
 801241c:	4602      	mov	r2, r0
 801241e:	f240 11af 	movw	r1, #431	@ 0x1af
 8012422:	e6d8      	b.n	80121d6 <_dtoa_r+0x2e>
 8012424:	2301      	movs	r3, #1
 8012426:	e7e0      	b.n	80123ea <_dtoa_r+0x242>
 8012428:	2401      	movs	r4, #1
 801242a:	2300      	movs	r3, #0
 801242c:	9309      	str	r3, [sp, #36]	@ 0x24
 801242e:	940b      	str	r4, [sp, #44]	@ 0x2c
 8012430:	f04f 33ff 	mov.w	r3, #4294967295
 8012434:	9300      	str	r3, [sp, #0]
 8012436:	9307      	str	r3, [sp, #28]
 8012438:	2200      	movs	r2, #0
 801243a:	2312      	movs	r3, #18
 801243c:	e7d0      	b.n	80123e0 <_dtoa_r+0x238>
 801243e:	2301      	movs	r3, #1
 8012440:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012442:	e7f5      	b.n	8012430 <_dtoa_r+0x288>
 8012444:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012446:	9300      	str	r3, [sp, #0]
 8012448:	9307      	str	r3, [sp, #28]
 801244a:	e7d7      	b.n	80123fc <_dtoa_r+0x254>
 801244c:	3101      	adds	r1, #1
 801244e:	0052      	lsls	r2, r2, #1
 8012450:	e7d8      	b.n	8012404 <_dtoa_r+0x25c>
 8012452:	bf00      	nop
 8012454:	f3af 8000 	nop.w
 8012458:	636f4361 	.word	0x636f4361
 801245c:	3fd287a7 	.word	0x3fd287a7
 8012460:	8b60c8b3 	.word	0x8b60c8b3
 8012464:	3fc68a28 	.word	0x3fc68a28
 8012468:	509f79fb 	.word	0x509f79fb
 801246c:	3fd34413 	.word	0x3fd34413
 8012470:	08017204 	.word	0x08017204
 8012474:	0801721b 	.word	0x0801721b
 8012478:	7ff00000 	.word	0x7ff00000
 801247c:	08017561 	.word	0x08017561
 8012480:	3ff80000 	.word	0x3ff80000
 8012484:	08017318 	.word	0x08017318
 8012488:	08017273 	.word	0x08017273
 801248c:	08017200 	.word	0x08017200
 8012490:	08017560 	.word	0x08017560
 8012494:	f8db 301c 	ldr.w	r3, [fp, #28]
 8012498:	6018      	str	r0, [r3, #0]
 801249a:	9b07      	ldr	r3, [sp, #28]
 801249c:	2b0e      	cmp	r3, #14
 801249e:	f200 80a4 	bhi.w	80125ea <_dtoa_r+0x442>
 80124a2:	2c00      	cmp	r4, #0
 80124a4:	f000 80a1 	beq.w	80125ea <_dtoa_r+0x442>
 80124a8:	2f00      	cmp	r7, #0
 80124aa:	dd33      	ble.n	8012514 <_dtoa_r+0x36c>
 80124ac:	4bad      	ldr	r3, [pc, #692]	@ (8012764 <_dtoa_r+0x5bc>)
 80124ae:	f007 020f 	and.w	r2, r7, #15
 80124b2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80124b6:	ed93 7b00 	vldr	d7, [r3]
 80124ba:	05f8      	lsls	r0, r7, #23
 80124bc:	ed8d 7b04 	vstr	d7, [sp, #16]
 80124c0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80124c4:	d516      	bpl.n	80124f4 <_dtoa_r+0x34c>
 80124c6:	4ba8      	ldr	r3, [pc, #672]	@ (8012768 <_dtoa_r+0x5c0>)
 80124c8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80124cc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80124d0:	f7ee f9e4 	bl	800089c <__aeabi_ddiv>
 80124d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80124d8:	f004 040f 	and.w	r4, r4, #15
 80124dc:	2603      	movs	r6, #3
 80124de:	4da2      	ldr	r5, [pc, #648]	@ (8012768 <_dtoa_r+0x5c0>)
 80124e0:	b954      	cbnz	r4, 80124f8 <_dtoa_r+0x350>
 80124e2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80124e6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80124ea:	f7ee f9d7 	bl	800089c <__aeabi_ddiv>
 80124ee:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80124f2:	e028      	b.n	8012546 <_dtoa_r+0x39e>
 80124f4:	2602      	movs	r6, #2
 80124f6:	e7f2      	b.n	80124de <_dtoa_r+0x336>
 80124f8:	07e1      	lsls	r1, r4, #31
 80124fa:	d508      	bpl.n	801250e <_dtoa_r+0x366>
 80124fc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012500:	e9d5 2300 	ldrd	r2, r3, [r5]
 8012504:	f7ee f8a0 	bl	8000648 <__aeabi_dmul>
 8012508:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801250c:	3601      	adds	r6, #1
 801250e:	1064      	asrs	r4, r4, #1
 8012510:	3508      	adds	r5, #8
 8012512:	e7e5      	b.n	80124e0 <_dtoa_r+0x338>
 8012514:	f000 80d2 	beq.w	80126bc <_dtoa_r+0x514>
 8012518:	427c      	negs	r4, r7
 801251a:	4b92      	ldr	r3, [pc, #584]	@ (8012764 <_dtoa_r+0x5bc>)
 801251c:	4d92      	ldr	r5, [pc, #584]	@ (8012768 <_dtoa_r+0x5c0>)
 801251e:	f004 020f 	and.w	r2, r4, #15
 8012522:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012526:	e9d3 2300 	ldrd	r2, r3, [r3]
 801252a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801252e:	f7ee f88b 	bl	8000648 <__aeabi_dmul>
 8012532:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012536:	1124      	asrs	r4, r4, #4
 8012538:	2300      	movs	r3, #0
 801253a:	2602      	movs	r6, #2
 801253c:	2c00      	cmp	r4, #0
 801253e:	f040 80b2 	bne.w	80126a6 <_dtoa_r+0x4fe>
 8012542:	2b00      	cmp	r3, #0
 8012544:	d1d3      	bne.n	80124ee <_dtoa_r+0x346>
 8012546:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8012548:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 801254c:	2b00      	cmp	r3, #0
 801254e:	f000 80b7 	beq.w	80126c0 <_dtoa_r+0x518>
 8012552:	4b86      	ldr	r3, [pc, #536]	@ (801276c <_dtoa_r+0x5c4>)
 8012554:	2200      	movs	r2, #0
 8012556:	4620      	mov	r0, r4
 8012558:	4629      	mov	r1, r5
 801255a:	f7ee fae7 	bl	8000b2c <__aeabi_dcmplt>
 801255e:	2800      	cmp	r0, #0
 8012560:	f000 80ae 	beq.w	80126c0 <_dtoa_r+0x518>
 8012564:	9b07      	ldr	r3, [sp, #28]
 8012566:	2b00      	cmp	r3, #0
 8012568:	f000 80aa 	beq.w	80126c0 <_dtoa_r+0x518>
 801256c:	9b00      	ldr	r3, [sp, #0]
 801256e:	2b00      	cmp	r3, #0
 8012570:	dd37      	ble.n	80125e2 <_dtoa_r+0x43a>
 8012572:	1e7b      	subs	r3, r7, #1
 8012574:	9304      	str	r3, [sp, #16]
 8012576:	4620      	mov	r0, r4
 8012578:	4b7d      	ldr	r3, [pc, #500]	@ (8012770 <_dtoa_r+0x5c8>)
 801257a:	2200      	movs	r2, #0
 801257c:	4629      	mov	r1, r5
 801257e:	f7ee f863 	bl	8000648 <__aeabi_dmul>
 8012582:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012586:	9c00      	ldr	r4, [sp, #0]
 8012588:	3601      	adds	r6, #1
 801258a:	4630      	mov	r0, r6
 801258c:	f7ed fff2 	bl	8000574 <__aeabi_i2d>
 8012590:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012594:	f7ee f858 	bl	8000648 <__aeabi_dmul>
 8012598:	4b76      	ldr	r3, [pc, #472]	@ (8012774 <_dtoa_r+0x5cc>)
 801259a:	2200      	movs	r2, #0
 801259c:	f7ed fe9e 	bl	80002dc <__adddf3>
 80125a0:	4605      	mov	r5, r0
 80125a2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80125a6:	2c00      	cmp	r4, #0
 80125a8:	f040 808d 	bne.w	80126c6 <_dtoa_r+0x51e>
 80125ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80125b0:	4b71      	ldr	r3, [pc, #452]	@ (8012778 <_dtoa_r+0x5d0>)
 80125b2:	2200      	movs	r2, #0
 80125b4:	f7ed fe90 	bl	80002d8 <__aeabi_dsub>
 80125b8:	4602      	mov	r2, r0
 80125ba:	460b      	mov	r3, r1
 80125bc:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80125c0:	462a      	mov	r2, r5
 80125c2:	4633      	mov	r3, r6
 80125c4:	f7ee fad0 	bl	8000b68 <__aeabi_dcmpgt>
 80125c8:	2800      	cmp	r0, #0
 80125ca:	f040 828b 	bne.w	8012ae4 <_dtoa_r+0x93c>
 80125ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80125d2:	462a      	mov	r2, r5
 80125d4:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80125d8:	f7ee faa8 	bl	8000b2c <__aeabi_dcmplt>
 80125dc:	2800      	cmp	r0, #0
 80125de:	f040 8128 	bne.w	8012832 <_dtoa_r+0x68a>
 80125e2:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 80125e6:	e9cd 3402 	strd	r3, r4, [sp, #8]
 80125ea:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80125ec:	2b00      	cmp	r3, #0
 80125ee:	f2c0 815a 	blt.w	80128a6 <_dtoa_r+0x6fe>
 80125f2:	2f0e      	cmp	r7, #14
 80125f4:	f300 8157 	bgt.w	80128a6 <_dtoa_r+0x6fe>
 80125f8:	4b5a      	ldr	r3, [pc, #360]	@ (8012764 <_dtoa_r+0x5bc>)
 80125fa:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80125fe:	ed93 7b00 	vldr	d7, [r3]
 8012602:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012604:	2b00      	cmp	r3, #0
 8012606:	ed8d 7b00 	vstr	d7, [sp]
 801260a:	da03      	bge.n	8012614 <_dtoa_r+0x46c>
 801260c:	9b07      	ldr	r3, [sp, #28]
 801260e:	2b00      	cmp	r3, #0
 8012610:	f340 8101 	ble.w	8012816 <_dtoa_r+0x66e>
 8012614:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8012618:	4656      	mov	r6, sl
 801261a:	e9dd 2300 	ldrd	r2, r3, [sp]
 801261e:	4620      	mov	r0, r4
 8012620:	4629      	mov	r1, r5
 8012622:	f7ee f93b 	bl	800089c <__aeabi_ddiv>
 8012626:	f7ee fabf 	bl	8000ba8 <__aeabi_d2iz>
 801262a:	4680      	mov	r8, r0
 801262c:	f7ed ffa2 	bl	8000574 <__aeabi_i2d>
 8012630:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012634:	f7ee f808 	bl	8000648 <__aeabi_dmul>
 8012638:	4602      	mov	r2, r0
 801263a:	460b      	mov	r3, r1
 801263c:	4620      	mov	r0, r4
 801263e:	4629      	mov	r1, r5
 8012640:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8012644:	f7ed fe48 	bl	80002d8 <__aeabi_dsub>
 8012648:	f806 4b01 	strb.w	r4, [r6], #1
 801264c:	9d07      	ldr	r5, [sp, #28]
 801264e:	eba6 040a 	sub.w	r4, r6, sl
 8012652:	42a5      	cmp	r5, r4
 8012654:	4602      	mov	r2, r0
 8012656:	460b      	mov	r3, r1
 8012658:	f040 8117 	bne.w	801288a <_dtoa_r+0x6e2>
 801265c:	f7ed fe3e 	bl	80002dc <__adddf3>
 8012660:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012664:	4604      	mov	r4, r0
 8012666:	460d      	mov	r5, r1
 8012668:	f7ee fa7e 	bl	8000b68 <__aeabi_dcmpgt>
 801266c:	2800      	cmp	r0, #0
 801266e:	f040 80f9 	bne.w	8012864 <_dtoa_r+0x6bc>
 8012672:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012676:	4620      	mov	r0, r4
 8012678:	4629      	mov	r1, r5
 801267a:	f7ee fa4d 	bl	8000b18 <__aeabi_dcmpeq>
 801267e:	b118      	cbz	r0, 8012688 <_dtoa_r+0x4e0>
 8012680:	f018 0f01 	tst.w	r8, #1
 8012684:	f040 80ee 	bne.w	8012864 <_dtoa_r+0x6bc>
 8012688:	4649      	mov	r1, r9
 801268a:	4658      	mov	r0, fp
 801268c:	f000 fc90 	bl	8012fb0 <_Bfree>
 8012690:	2300      	movs	r3, #0
 8012692:	7033      	strb	r3, [r6, #0]
 8012694:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8012696:	3701      	adds	r7, #1
 8012698:	601f      	str	r7, [r3, #0]
 801269a:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 801269c:	2b00      	cmp	r3, #0
 801269e:	f000 831d 	beq.w	8012cdc <_dtoa_r+0xb34>
 80126a2:	601e      	str	r6, [r3, #0]
 80126a4:	e31a      	b.n	8012cdc <_dtoa_r+0xb34>
 80126a6:	07e2      	lsls	r2, r4, #31
 80126a8:	d505      	bpl.n	80126b6 <_dtoa_r+0x50e>
 80126aa:	e9d5 2300 	ldrd	r2, r3, [r5]
 80126ae:	f7ed ffcb 	bl	8000648 <__aeabi_dmul>
 80126b2:	3601      	adds	r6, #1
 80126b4:	2301      	movs	r3, #1
 80126b6:	1064      	asrs	r4, r4, #1
 80126b8:	3508      	adds	r5, #8
 80126ba:	e73f      	b.n	801253c <_dtoa_r+0x394>
 80126bc:	2602      	movs	r6, #2
 80126be:	e742      	b.n	8012546 <_dtoa_r+0x39e>
 80126c0:	9c07      	ldr	r4, [sp, #28]
 80126c2:	9704      	str	r7, [sp, #16]
 80126c4:	e761      	b.n	801258a <_dtoa_r+0x3e2>
 80126c6:	4b27      	ldr	r3, [pc, #156]	@ (8012764 <_dtoa_r+0x5bc>)
 80126c8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80126ca:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80126ce:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80126d2:	4454      	add	r4, sl
 80126d4:	2900      	cmp	r1, #0
 80126d6:	d053      	beq.n	8012780 <_dtoa_r+0x5d8>
 80126d8:	4928      	ldr	r1, [pc, #160]	@ (801277c <_dtoa_r+0x5d4>)
 80126da:	2000      	movs	r0, #0
 80126dc:	f7ee f8de 	bl	800089c <__aeabi_ddiv>
 80126e0:	4633      	mov	r3, r6
 80126e2:	462a      	mov	r2, r5
 80126e4:	f7ed fdf8 	bl	80002d8 <__aeabi_dsub>
 80126e8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80126ec:	4656      	mov	r6, sl
 80126ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80126f2:	f7ee fa59 	bl	8000ba8 <__aeabi_d2iz>
 80126f6:	4605      	mov	r5, r0
 80126f8:	f7ed ff3c 	bl	8000574 <__aeabi_i2d>
 80126fc:	4602      	mov	r2, r0
 80126fe:	460b      	mov	r3, r1
 8012700:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012704:	f7ed fde8 	bl	80002d8 <__aeabi_dsub>
 8012708:	3530      	adds	r5, #48	@ 0x30
 801270a:	4602      	mov	r2, r0
 801270c:	460b      	mov	r3, r1
 801270e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8012712:	f806 5b01 	strb.w	r5, [r6], #1
 8012716:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 801271a:	f7ee fa07 	bl	8000b2c <__aeabi_dcmplt>
 801271e:	2800      	cmp	r0, #0
 8012720:	d171      	bne.n	8012806 <_dtoa_r+0x65e>
 8012722:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012726:	4911      	ldr	r1, [pc, #68]	@ (801276c <_dtoa_r+0x5c4>)
 8012728:	2000      	movs	r0, #0
 801272a:	f7ed fdd5 	bl	80002d8 <__aeabi_dsub>
 801272e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8012732:	f7ee f9fb 	bl	8000b2c <__aeabi_dcmplt>
 8012736:	2800      	cmp	r0, #0
 8012738:	f040 8095 	bne.w	8012866 <_dtoa_r+0x6be>
 801273c:	42a6      	cmp	r6, r4
 801273e:	f43f af50 	beq.w	80125e2 <_dtoa_r+0x43a>
 8012742:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8012746:	4b0a      	ldr	r3, [pc, #40]	@ (8012770 <_dtoa_r+0x5c8>)
 8012748:	2200      	movs	r2, #0
 801274a:	f7ed ff7d 	bl	8000648 <__aeabi_dmul>
 801274e:	4b08      	ldr	r3, [pc, #32]	@ (8012770 <_dtoa_r+0x5c8>)
 8012750:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8012754:	2200      	movs	r2, #0
 8012756:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801275a:	f7ed ff75 	bl	8000648 <__aeabi_dmul>
 801275e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012762:	e7c4      	b.n	80126ee <_dtoa_r+0x546>
 8012764:	08017318 	.word	0x08017318
 8012768:	080172f0 	.word	0x080172f0
 801276c:	3ff00000 	.word	0x3ff00000
 8012770:	40240000 	.word	0x40240000
 8012774:	401c0000 	.word	0x401c0000
 8012778:	40140000 	.word	0x40140000
 801277c:	3fe00000 	.word	0x3fe00000
 8012780:	4631      	mov	r1, r6
 8012782:	4628      	mov	r0, r5
 8012784:	f7ed ff60 	bl	8000648 <__aeabi_dmul>
 8012788:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 801278c:	9415      	str	r4, [sp, #84]	@ 0x54
 801278e:	4656      	mov	r6, sl
 8012790:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8012794:	f7ee fa08 	bl	8000ba8 <__aeabi_d2iz>
 8012798:	4605      	mov	r5, r0
 801279a:	f7ed feeb 	bl	8000574 <__aeabi_i2d>
 801279e:	4602      	mov	r2, r0
 80127a0:	460b      	mov	r3, r1
 80127a2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80127a6:	f7ed fd97 	bl	80002d8 <__aeabi_dsub>
 80127aa:	3530      	adds	r5, #48	@ 0x30
 80127ac:	f806 5b01 	strb.w	r5, [r6], #1
 80127b0:	4602      	mov	r2, r0
 80127b2:	460b      	mov	r3, r1
 80127b4:	42a6      	cmp	r6, r4
 80127b6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80127ba:	f04f 0200 	mov.w	r2, #0
 80127be:	d124      	bne.n	801280a <_dtoa_r+0x662>
 80127c0:	4bac      	ldr	r3, [pc, #688]	@ (8012a74 <_dtoa_r+0x8cc>)
 80127c2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80127c6:	f7ed fd89 	bl	80002dc <__adddf3>
 80127ca:	4602      	mov	r2, r0
 80127cc:	460b      	mov	r3, r1
 80127ce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80127d2:	f7ee f9c9 	bl	8000b68 <__aeabi_dcmpgt>
 80127d6:	2800      	cmp	r0, #0
 80127d8:	d145      	bne.n	8012866 <_dtoa_r+0x6be>
 80127da:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 80127de:	49a5      	ldr	r1, [pc, #660]	@ (8012a74 <_dtoa_r+0x8cc>)
 80127e0:	2000      	movs	r0, #0
 80127e2:	f7ed fd79 	bl	80002d8 <__aeabi_dsub>
 80127e6:	4602      	mov	r2, r0
 80127e8:	460b      	mov	r3, r1
 80127ea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80127ee:	f7ee f99d 	bl	8000b2c <__aeabi_dcmplt>
 80127f2:	2800      	cmp	r0, #0
 80127f4:	f43f aef5 	beq.w	80125e2 <_dtoa_r+0x43a>
 80127f8:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 80127fa:	1e73      	subs	r3, r6, #1
 80127fc:	9315      	str	r3, [sp, #84]	@ 0x54
 80127fe:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8012802:	2b30      	cmp	r3, #48	@ 0x30
 8012804:	d0f8      	beq.n	80127f8 <_dtoa_r+0x650>
 8012806:	9f04      	ldr	r7, [sp, #16]
 8012808:	e73e      	b.n	8012688 <_dtoa_r+0x4e0>
 801280a:	4b9b      	ldr	r3, [pc, #620]	@ (8012a78 <_dtoa_r+0x8d0>)
 801280c:	f7ed ff1c 	bl	8000648 <__aeabi_dmul>
 8012810:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8012814:	e7bc      	b.n	8012790 <_dtoa_r+0x5e8>
 8012816:	d10c      	bne.n	8012832 <_dtoa_r+0x68a>
 8012818:	4b98      	ldr	r3, [pc, #608]	@ (8012a7c <_dtoa_r+0x8d4>)
 801281a:	2200      	movs	r2, #0
 801281c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8012820:	f7ed ff12 	bl	8000648 <__aeabi_dmul>
 8012824:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8012828:	f7ee f994 	bl	8000b54 <__aeabi_dcmpge>
 801282c:	2800      	cmp	r0, #0
 801282e:	f000 8157 	beq.w	8012ae0 <_dtoa_r+0x938>
 8012832:	2400      	movs	r4, #0
 8012834:	4625      	mov	r5, r4
 8012836:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8012838:	43db      	mvns	r3, r3
 801283a:	9304      	str	r3, [sp, #16]
 801283c:	4656      	mov	r6, sl
 801283e:	2700      	movs	r7, #0
 8012840:	4621      	mov	r1, r4
 8012842:	4658      	mov	r0, fp
 8012844:	f000 fbb4 	bl	8012fb0 <_Bfree>
 8012848:	2d00      	cmp	r5, #0
 801284a:	d0dc      	beq.n	8012806 <_dtoa_r+0x65e>
 801284c:	b12f      	cbz	r7, 801285a <_dtoa_r+0x6b2>
 801284e:	42af      	cmp	r7, r5
 8012850:	d003      	beq.n	801285a <_dtoa_r+0x6b2>
 8012852:	4639      	mov	r1, r7
 8012854:	4658      	mov	r0, fp
 8012856:	f000 fbab 	bl	8012fb0 <_Bfree>
 801285a:	4629      	mov	r1, r5
 801285c:	4658      	mov	r0, fp
 801285e:	f000 fba7 	bl	8012fb0 <_Bfree>
 8012862:	e7d0      	b.n	8012806 <_dtoa_r+0x65e>
 8012864:	9704      	str	r7, [sp, #16]
 8012866:	4633      	mov	r3, r6
 8012868:	461e      	mov	r6, r3
 801286a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801286e:	2a39      	cmp	r2, #57	@ 0x39
 8012870:	d107      	bne.n	8012882 <_dtoa_r+0x6da>
 8012872:	459a      	cmp	sl, r3
 8012874:	d1f8      	bne.n	8012868 <_dtoa_r+0x6c0>
 8012876:	9a04      	ldr	r2, [sp, #16]
 8012878:	3201      	adds	r2, #1
 801287a:	9204      	str	r2, [sp, #16]
 801287c:	2230      	movs	r2, #48	@ 0x30
 801287e:	f88a 2000 	strb.w	r2, [sl]
 8012882:	781a      	ldrb	r2, [r3, #0]
 8012884:	3201      	adds	r2, #1
 8012886:	701a      	strb	r2, [r3, #0]
 8012888:	e7bd      	b.n	8012806 <_dtoa_r+0x65e>
 801288a:	4b7b      	ldr	r3, [pc, #492]	@ (8012a78 <_dtoa_r+0x8d0>)
 801288c:	2200      	movs	r2, #0
 801288e:	f7ed fedb 	bl	8000648 <__aeabi_dmul>
 8012892:	2200      	movs	r2, #0
 8012894:	2300      	movs	r3, #0
 8012896:	4604      	mov	r4, r0
 8012898:	460d      	mov	r5, r1
 801289a:	f7ee f93d 	bl	8000b18 <__aeabi_dcmpeq>
 801289e:	2800      	cmp	r0, #0
 80128a0:	f43f aebb 	beq.w	801261a <_dtoa_r+0x472>
 80128a4:	e6f0      	b.n	8012688 <_dtoa_r+0x4e0>
 80128a6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80128a8:	2a00      	cmp	r2, #0
 80128aa:	f000 80db 	beq.w	8012a64 <_dtoa_r+0x8bc>
 80128ae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80128b0:	2a01      	cmp	r2, #1
 80128b2:	f300 80bf 	bgt.w	8012a34 <_dtoa_r+0x88c>
 80128b6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80128b8:	2a00      	cmp	r2, #0
 80128ba:	f000 80b7 	beq.w	8012a2c <_dtoa_r+0x884>
 80128be:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 80128c2:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 80128c4:	4646      	mov	r6, r8
 80128c6:	9a08      	ldr	r2, [sp, #32]
 80128c8:	2101      	movs	r1, #1
 80128ca:	441a      	add	r2, r3
 80128cc:	4658      	mov	r0, fp
 80128ce:	4498      	add	r8, r3
 80128d0:	9208      	str	r2, [sp, #32]
 80128d2:	f000 fc6b 	bl	80131ac <__i2b>
 80128d6:	4605      	mov	r5, r0
 80128d8:	b15e      	cbz	r6, 80128f2 <_dtoa_r+0x74a>
 80128da:	9b08      	ldr	r3, [sp, #32]
 80128dc:	2b00      	cmp	r3, #0
 80128de:	dd08      	ble.n	80128f2 <_dtoa_r+0x74a>
 80128e0:	42b3      	cmp	r3, r6
 80128e2:	9a08      	ldr	r2, [sp, #32]
 80128e4:	bfa8      	it	ge
 80128e6:	4633      	movge	r3, r6
 80128e8:	eba8 0803 	sub.w	r8, r8, r3
 80128ec:	1af6      	subs	r6, r6, r3
 80128ee:	1ad3      	subs	r3, r2, r3
 80128f0:	9308      	str	r3, [sp, #32]
 80128f2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80128f4:	b1f3      	cbz	r3, 8012934 <_dtoa_r+0x78c>
 80128f6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80128f8:	2b00      	cmp	r3, #0
 80128fa:	f000 80b7 	beq.w	8012a6c <_dtoa_r+0x8c4>
 80128fe:	b18c      	cbz	r4, 8012924 <_dtoa_r+0x77c>
 8012900:	4629      	mov	r1, r5
 8012902:	4622      	mov	r2, r4
 8012904:	4658      	mov	r0, fp
 8012906:	f000 fd11 	bl	801332c <__pow5mult>
 801290a:	464a      	mov	r2, r9
 801290c:	4601      	mov	r1, r0
 801290e:	4605      	mov	r5, r0
 8012910:	4658      	mov	r0, fp
 8012912:	f000 fc61 	bl	80131d8 <__multiply>
 8012916:	4649      	mov	r1, r9
 8012918:	9004      	str	r0, [sp, #16]
 801291a:	4658      	mov	r0, fp
 801291c:	f000 fb48 	bl	8012fb0 <_Bfree>
 8012920:	9b04      	ldr	r3, [sp, #16]
 8012922:	4699      	mov	r9, r3
 8012924:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012926:	1b1a      	subs	r2, r3, r4
 8012928:	d004      	beq.n	8012934 <_dtoa_r+0x78c>
 801292a:	4649      	mov	r1, r9
 801292c:	4658      	mov	r0, fp
 801292e:	f000 fcfd 	bl	801332c <__pow5mult>
 8012932:	4681      	mov	r9, r0
 8012934:	2101      	movs	r1, #1
 8012936:	4658      	mov	r0, fp
 8012938:	f000 fc38 	bl	80131ac <__i2b>
 801293c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801293e:	4604      	mov	r4, r0
 8012940:	2b00      	cmp	r3, #0
 8012942:	f000 81cf 	beq.w	8012ce4 <_dtoa_r+0xb3c>
 8012946:	461a      	mov	r2, r3
 8012948:	4601      	mov	r1, r0
 801294a:	4658      	mov	r0, fp
 801294c:	f000 fcee 	bl	801332c <__pow5mult>
 8012950:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012952:	2b01      	cmp	r3, #1
 8012954:	4604      	mov	r4, r0
 8012956:	f300 8095 	bgt.w	8012a84 <_dtoa_r+0x8dc>
 801295a:	9b02      	ldr	r3, [sp, #8]
 801295c:	2b00      	cmp	r3, #0
 801295e:	f040 8087 	bne.w	8012a70 <_dtoa_r+0x8c8>
 8012962:	9b03      	ldr	r3, [sp, #12]
 8012964:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012968:	2b00      	cmp	r3, #0
 801296a:	f040 8089 	bne.w	8012a80 <_dtoa_r+0x8d8>
 801296e:	9b03      	ldr	r3, [sp, #12]
 8012970:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012974:	0d1b      	lsrs	r3, r3, #20
 8012976:	051b      	lsls	r3, r3, #20
 8012978:	b12b      	cbz	r3, 8012986 <_dtoa_r+0x7de>
 801297a:	9b08      	ldr	r3, [sp, #32]
 801297c:	3301      	adds	r3, #1
 801297e:	9308      	str	r3, [sp, #32]
 8012980:	f108 0801 	add.w	r8, r8, #1
 8012984:	2301      	movs	r3, #1
 8012986:	930a      	str	r3, [sp, #40]	@ 0x28
 8012988:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801298a:	2b00      	cmp	r3, #0
 801298c:	f000 81b0 	beq.w	8012cf0 <_dtoa_r+0xb48>
 8012990:	6923      	ldr	r3, [r4, #16]
 8012992:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8012996:	6918      	ldr	r0, [r3, #16]
 8012998:	f000 fbbc 	bl	8013114 <__hi0bits>
 801299c:	f1c0 0020 	rsb	r0, r0, #32
 80129a0:	9b08      	ldr	r3, [sp, #32]
 80129a2:	4418      	add	r0, r3
 80129a4:	f010 001f 	ands.w	r0, r0, #31
 80129a8:	d077      	beq.n	8012a9a <_dtoa_r+0x8f2>
 80129aa:	f1c0 0320 	rsb	r3, r0, #32
 80129ae:	2b04      	cmp	r3, #4
 80129b0:	dd6b      	ble.n	8012a8a <_dtoa_r+0x8e2>
 80129b2:	9b08      	ldr	r3, [sp, #32]
 80129b4:	f1c0 001c 	rsb	r0, r0, #28
 80129b8:	4403      	add	r3, r0
 80129ba:	4480      	add	r8, r0
 80129bc:	4406      	add	r6, r0
 80129be:	9308      	str	r3, [sp, #32]
 80129c0:	f1b8 0f00 	cmp.w	r8, #0
 80129c4:	dd05      	ble.n	80129d2 <_dtoa_r+0x82a>
 80129c6:	4649      	mov	r1, r9
 80129c8:	4642      	mov	r2, r8
 80129ca:	4658      	mov	r0, fp
 80129cc:	f000 fd08 	bl	80133e0 <__lshift>
 80129d0:	4681      	mov	r9, r0
 80129d2:	9b08      	ldr	r3, [sp, #32]
 80129d4:	2b00      	cmp	r3, #0
 80129d6:	dd05      	ble.n	80129e4 <_dtoa_r+0x83c>
 80129d8:	4621      	mov	r1, r4
 80129da:	461a      	mov	r2, r3
 80129dc:	4658      	mov	r0, fp
 80129de:	f000 fcff 	bl	80133e0 <__lshift>
 80129e2:	4604      	mov	r4, r0
 80129e4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80129e6:	2b00      	cmp	r3, #0
 80129e8:	d059      	beq.n	8012a9e <_dtoa_r+0x8f6>
 80129ea:	4621      	mov	r1, r4
 80129ec:	4648      	mov	r0, r9
 80129ee:	f000 fd63 	bl	80134b8 <__mcmp>
 80129f2:	2800      	cmp	r0, #0
 80129f4:	da53      	bge.n	8012a9e <_dtoa_r+0x8f6>
 80129f6:	1e7b      	subs	r3, r7, #1
 80129f8:	9304      	str	r3, [sp, #16]
 80129fa:	4649      	mov	r1, r9
 80129fc:	2300      	movs	r3, #0
 80129fe:	220a      	movs	r2, #10
 8012a00:	4658      	mov	r0, fp
 8012a02:	f000 faf7 	bl	8012ff4 <__multadd>
 8012a06:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012a08:	4681      	mov	r9, r0
 8012a0a:	2b00      	cmp	r3, #0
 8012a0c:	f000 8172 	beq.w	8012cf4 <_dtoa_r+0xb4c>
 8012a10:	2300      	movs	r3, #0
 8012a12:	4629      	mov	r1, r5
 8012a14:	220a      	movs	r2, #10
 8012a16:	4658      	mov	r0, fp
 8012a18:	f000 faec 	bl	8012ff4 <__multadd>
 8012a1c:	9b00      	ldr	r3, [sp, #0]
 8012a1e:	2b00      	cmp	r3, #0
 8012a20:	4605      	mov	r5, r0
 8012a22:	dc67      	bgt.n	8012af4 <_dtoa_r+0x94c>
 8012a24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012a26:	2b02      	cmp	r3, #2
 8012a28:	dc41      	bgt.n	8012aae <_dtoa_r+0x906>
 8012a2a:	e063      	b.n	8012af4 <_dtoa_r+0x94c>
 8012a2c:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 8012a2e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8012a32:	e746      	b.n	80128c2 <_dtoa_r+0x71a>
 8012a34:	9b07      	ldr	r3, [sp, #28]
 8012a36:	1e5c      	subs	r4, r3, #1
 8012a38:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012a3a:	42a3      	cmp	r3, r4
 8012a3c:	bfbf      	itttt	lt
 8012a3e:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8012a40:	9a0f      	ldrlt	r2, [sp, #60]	@ 0x3c
 8012a42:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8012a44:	1ae3      	sublt	r3, r4, r3
 8012a46:	bfb4      	ite	lt
 8012a48:	18d2      	addlt	r2, r2, r3
 8012a4a:	1b1c      	subge	r4, r3, r4
 8012a4c:	9b07      	ldr	r3, [sp, #28]
 8012a4e:	bfbc      	itt	lt
 8012a50:	920f      	strlt	r2, [sp, #60]	@ 0x3c
 8012a52:	2400      	movlt	r4, #0
 8012a54:	2b00      	cmp	r3, #0
 8012a56:	bfb5      	itete	lt
 8012a58:	eba8 0603 	sublt.w	r6, r8, r3
 8012a5c:	9b07      	ldrge	r3, [sp, #28]
 8012a5e:	2300      	movlt	r3, #0
 8012a60:	4646      	movge	r6, r8
 8012a62:	e730      	b.n	80128c6 <_dtoa_r+0x71e>
 8012a64:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8012a66:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8012a68:	4646      	mov	r6, r8
 8012a6a:	e735      	b.n	80128d8 <_dtoa_r+0x730>
 8012a6c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8012a6e:	e75c      	b.n	801292a <_dtoa_r+0x782>
 8012a70:	2300      	movs	r3, #0
 8012a72:	e788      	b.n	8012986 <_dtoa_r+0x7de>
 8012a74:	3fe00000 	.word	0x3fe00000
 8012a78:	40240000 	.word	0x40240000
 8012a7c:	40140000 	.word	0x40140000
 8012a80:	9b02      	ldr	r3, [sp, #8]
 8012a82:	e780      	b.n	8012986 <_dtoa_r+0x7de>
 8012a84:	2300      	movs	r3, #0
 8012a86:	930a      	str	r3, [sp, #40]	@ 0x28
 8012a88:	e782      	b.n	8012990 <_dtoa_r+0x7e8>
 8012a8a:	d099      	beq.n	80129c0 <_dtoa_r+0x818>
 8012a8c:	9a08      	ldr	r2, [sp, #32]
 8012a8e:	331c      	adds	r3, #28
 8012a90:	441a      	add	r2, r3
 8012a92:	4498      	add	r8, r3
 8012a94:	441e      	add	r6, r3
 8012a96:	9208      	str	r2, [sp, #32]
 8012a98:	e792      	b.n	80129c0 <_dtoa_r+0x818>
 8012a9a:	4603      	mov	r3, r0
 8012a9c:	e7f6      	b.n	8012a8c <_dtoa_r+0x8e4>
 8012a9e:	9b07      	ldr	r3, [sp, #28]
 8012aa0:	9704      	str	r7, [sp, #16]
 8012aa2:	2b00      	cmp	r3, #0
 8012aa4:	dc20      	bgt.n	8012ae8 <_dtoa_r+0x940>
 8012aa6:	9300      	str	r3, [sp, #0]
 8012aa8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012aaa:	2b02      	cmp	r3, #2
 8012aac:	dd1e      	ble.n	8012aec <_dtoa_r+0x944>
 8012aae:	9b00      	ldr	r3, [sp, #0]
 8012ab0:	2b00      	cmp	r3, #0
 8012ab2:	f47f aec0 	bne.w	8012836 <_dtoa_r+0x68e>
 8012ab6:	4621      	mov	r1, r4
 8012ab8:	2205      	movs	r2, #5
 8012aba:	4658      	mov	r0, fp
 8012abc:	f000 fa9a 	bl	8012ff4 <__multadd>
 8012ac0:	4601      	mov	r1, r0
 8012ac2:	4604      	mov	r4, r0
 8012ac4:	4648      	mov	r0, r9
 8012ac6:	f000 fcf7 	bl	80134b8 <__mcmp>
 8012aca:	2800      	cmp	r0, #0
 8012acc:	f77f aeb3 	ble.w	8012836 <_dtoa_r+0x68e>
 8012ad0:	4656      	mov	r6, sl
 8012ad2:	2331      	movs	r3, #49	@ 0x31
 8012ad4:	f806 3b01 	strb.w	r3, [r6], #1
 8012ad8:	9b04      	ldr	r3, [sp, #16]
 8012ada:	3301      	adds	r3, #1
 8012adc:	9304      	str	r3, [sp, #16]
 8012ade:	e6ae      	b.n	801283e <_dtoa_r+0x696>
 8012ae0:	9c07      	ldr	r4, [sp, #28]
 8012ae2:	9704      	str	r7, [sp, #16]
 8012ae4:	4625      	mov	r5, r4
 8012ae6:	e7f3      	b.n	8012ad0 <_dtoa_r+0x928>
 8012ae8:	9b07      	ldr	r3, [sp, #28]
 8012aea:	9300      	str	r3, [sp, #0]
 8012aec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012aee:	2b00      	cmp	r3, #0
 8012af0:	f000 8104 	beq.w	8012cfc <_dtoa_r+0xb54>
 8012af4:	2e00      	cmp	r6, #0
 8012af6:	dd05      	ble.n	8012b04 <_dtoa_r+0x95c>
 8012af8:	4629      	mov	r1, r5
 8012afa:	4632      	mov	r2, r6
 8012afc:	4658      	mov	r0, fp
 8012afe:	f000 fc6f 	bl	80133e0 <__lshift>
 8012b02:	4605      	mov	r5, r0
 8012b04:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012b06:	2b00      	cmp	r3, #0
 8012b08:	d05a      	beq.n	8012bc0 <_dtoa_r+0xa18>
 8012b0a:	6869      	ldr	r1, [r5, #4]
 8012b0c:	4658      	mov	r0, fp
 8012b0e:	f000 fa0f 	bl	8012f30 <_Balloc>
 8012b12:	4606      	mov	r6, r0
 8012b14:	b928      	cbnz	r0, 8012b22 <_dtoa_r+0x97a>
 8012b16:	4b84      	ldr	r3, [pc, #528]	@ (8012d28 <_dtoa_r+0xb80>)
 8012b18:	4602      	mov	r2, r0
 8012b1a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8012b1e:	f7ff bb5a 	b.w	80121d6 <_dtoa_r+0x2e>
 8012b22:	692a      	ldr	r2, [r5, #16]
 8012b24:	3202      	adds	r2, #2
 8012b26:	0092      	lsls	r2, r2, #2
 8012b28:	f105 010c 	add.w	r1, r5, #12
 8012b2c:	300c      	adds	r0, #12
 8012b2e:	f7ff fa9c 	bl	801206a <memcpy>
 8012b32:	2201      	movs	r2, #1
 8012b34:	4631      	mov	r1, r6
 8012b36:	4658      	mov	r0, fp
 8012b38:	f000 fc52 	bl	80133e0 <__lshift>
 8012b3c:	f10a 0301 	add.w	r3, sl, #1
 8012b40:	9307      	str	r3, [sp, #28]
 8012b42:	9b00      	ldr	r3, [sp, #0]
 8012b44:	4453      	add	r3, sl
 8012b46:	930b      	str	r3, [sp, #44]	@ 0x2c
 8012b48:	9b02      	ldr	r3, [sp, #8]
 8012b4a:	f003 0301 	and.w	r3, r3, #1
 8012b4e:	462f      	mov	r7, r5
 8012b50:	930a      	str	r3, [sp, #40]	@ 0x28
 8012b52:	4605      	mov	r5, r0
 8012b54:	9b07      	ldr	r3, [sp, #28]
 8012b56:	4621      	mov	r1, r4
 8012b58:	3b01      	subs	r3, #1
 8012b5a:	4648      	mov	r0, r9
 8012b5c:	9300      	str	r3, [sp, #0]
 8012b5e:	f7ff fa99 	bl	8012094 <quorem>
 8012b62:	4639      	mov	r1, r7
 8012b64:	9002      	str	r0, [sp, #8]
 8012b66:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8012b6a:	4648      	mov	r0, r9
 8012b6c:	f000 fca4 	bl	80134b8 <__mcmp>
 8012b70:	462a      	mov	r2, r5
 8012b72:	9008      	str	r0, [sp, #32]
 8012b74:	4621      	mov	r1, r4
 8012b76:	4658      	mov	r0, fp
 8012b78:	f000 fcba 	bl	80134f0 <__mdiff>
 8012b7c:	68c2      	ldr	r2, [r0, #12]
 8012b7e:	4606      	mov	r6, r0
 8012b80:	bb02      	cbnz	r2, 8012bc4 <_dtoa_r+0xa1c>
 8012b82:	4601      	mov	r1, r0
 8012b84:	4648      	mov	r0, r9
 8012b86:	f000 fc97 	bl	80134b8 <__mcmp>
 8012b8a:	4602      	mov	r2, r0
 8012b8c:	4631      	mov	r1, r6
 8012b8e:	4658      	mov	r0, fp
 8012b90:	920e      	str	r2, [sp, #56]	@ 0x38
 8012b92:	f000 fa0d 	bl	8012fb0 <_Bfree>
 8012b96:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012b98:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8012b9a:	9e07      	ldr	r6, [sp, #28]
 8012b9c:	ea43 0102 	orr.w	r1, r3, r2
 8012ba0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8012ba2:	4319      	orrs	r1, r3
 8012ba4:	d110      	bne.n	8012bc8 <_dtoa_r+0xa20>
 8012ba6:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8012baa:	d029      	beq.n	8012c00 <_dtoa_r+0xa58>
 8012bac:	9b08      	ldr	r3, [sp, #32]
 8012bae:	2b00      	cmp	r3, #0
 8012bb0:	dd02      	ble.n	8012bb8 <_dtoa_r+0xa10>
 8012bb2:	9b02      	ldr	r3, [sp, #8]
 8012bb4:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 8012bb8:	9b00      	ldr	r3, [sp, #0]
 8012bba:	f883 8000 	strb.w	r8, [r3]
 8012bbe:	e63f      	b.n	8012840 <_dtoa_r+0x698>
 8012bc0:	4628      	mov	r0, r5
 8012bc2:	e7bb      	b.n	8012b3c <_dtoa_r+0x994>
 8012bc4:	2201      	movs	r2, #1
 8012bc6:	e7e1      	b.n	8012b8c <_dtoa_r+0x9e4>
 8012bc8:	9b08      	ldr	r3, [sp, #32]
 8012bca:	2b00      	cmp	r3, #0
 8012bcc:	db04      	blt.n	8012bd8 <_dtoa_r+0xa30>
 8012bce:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012bd0:	430b      	orrs	r3, r1
 8012bd2:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8012bd4:	430b      	orrs	r3, r1
 8012bd6:	d120      	bne.n	8012c1a <_dtoa_r+0xa72>
 8012bd8:	2a00      	cmp	r2, #0
 8012bda:	dded      	ble.n	8012bb8 <_dtoa_r+0xa10>
 8012bdc:	4649      	mov	r1, r9
 8012bde:	2201      	movs	r2, #1
 8012be0:	4658      	mov	r0, fp
 8012be2:	f000 fbfd 	bl	80133e0 <__lshift>
 8012be6:	4621      	mov	r1, r4
 8012be8:	4681      	mov	r9, r0
 8012bea:	f000 fc65 	bl	80134b8 <__mcmp>
 8012bee:	2800      	cmp	r0, #0
 8012bf0:	dc03      	bgt.n	8012bfa <_dtoa_r+0xa52>
 8012bf2:	d1e1      	bne.n	8012bb8 <_dtoa_r+0xa10>
 8012bf4:	f018 0f01 	tst.w	r8, #1
 8012bf8:	d0de      	beq.n	8012bb8 <_dtoa_r+0xa10>
 8012bfa:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8012bfe:	d1d8      	bne.n	8012bb2 <_dtoa_r+0xa0a>
 8012c00:	9a00      	ldr	r2, [sp, #0]
 8012c02:	2339      	movs	r3, #57	@ 0x39
 8012c04:	7013      	strb	r3, [r2, #0]
 8012c06:	4633      	mov	r3, r6
 8012c08:	461e      	mov	r6, r3
 8012c0a:	3b01      	subs	r3, #1
 8012c0c:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8012c10:	2a39      	cmp	r2, #57	@ 0x39
 8012c12:	d052      	beq.n	8012cba <_dtoa_r+0xb12>
 8012c14:	3201      	adds	r2, #1
 8012c16:	701a      	strb	r2, [r3, #0]
 8012c18:	e612      	b.n	8012840 <_dtoa_r+0x698>
 8012c1a:	2a00      	cmp	r2, #0
 8012c1c:	dd07      	ble.n	8012c2e <_dtoa_r+0xa86>
 8012c1e:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8012c22:	d0ed      	beq.n	8012c00 <_dtoa_r+0xa58>
 8012c24:	9a00      	ldr	r2, [sp, #0]
 8012c26:	f108 0301 	add.w	r3, r8, #1
 8012c2a:	7013      	strb	r3, [r2, #0]
 8012c2c:	e608      	b.n	8012840 <_dtoa_r+0x698>
 8012c2e:	9b07      	ldr	r3, [sp, #28]
 8012c30:	9a07      	ldr	r2, [sp, #28]
 8012c32:	f803 8c01 	strb.w	r8, [r3, #-1]
 8012c36:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012c38:	4293      	cmp	r3, r2
 8012c3a:	d028      	beq.n	8012c8e <_dtoa_r+0xae6>
 8012c3c:	4649      	mov	r1, r9
 8012c3e:	2300      	movs	r3, #0
 8012c40:	220a      	movs	r2, #10
 8012c42:	4658      	mov	r0, fp
 8012c44:	f000 f9d6 	bl	8012ff4 <__multadd>
 8012c48:	42af      	cmp	r7, r5
 8012c4a:	4681      	mov	r9, r0
 8012c4c:	f04f 0300 	mov.w	r3, #0
 8012c50:	f04f 020a 	mov.w	r2, #10
 8012c54:	4639      	mov	r1, r7
 8012c56:	4658      	mov	r0, fp
 8012c58:	d107      	bne.n	8012c6a <_dtoa_r+0xac2>
 8012c5a:	f000 f9cb 	bl	8012ff4 <__multadd>
 8012c5e:	4607      	mov	r7, r0
 8012c60:	4605      	mov	r5, r0
 8012c62:	9b07      	ldr	r3, [sp, #28]
 8012c64:	3301      	adds	r3, #1
 8012c66:	9307      	str	r3, [sp, #28]
 8012c68:	e774      	b.n	8012b54 <_dtoa_r+0x9ac>
 8012c6a:	f000 f9c3 	bl	8012ff4 <__multadd>
 8012c6e:	4629      	mov	r1, r5
 8012c70:	4607      	mov	r7, r0
 8012c72:	2300      	movs	r3, #0
 8012c74:	220a      	movs	r2, #10
 8012c76:	4658      	mov	r0, fp
 8012c78:	f000 f9bc 	bl	8012ff4 <__multadd>
 8012c7c:	4605      	mov	r5, r0
 8012c7e:	e7f0      	b.n	8012c62 <_dtoa_r+0xaba>
 8012c80:	9b00      	ldr	r3, [sp, #0]
 8012c82:	2b00      	cmp	r3, #0
 8012c84:	bfcc      	ite	gt
 8012c86:	461e      	movgt	r6, r3
 8012c88:	2601      	movle	r6, #1
 8012c8a:	4456      	add	r6, sl
 8012c8c:	2700      	movs	r7, #0
 8012c8e:	4649      	mov	r1, r9
 8012c90:	2201      	movs	r2, #1
 8012c92:	4658      	mov	r0, fp
 8012c94:	f000 fba4 	bl	80133e0 <__lshift>
 8012c98:	4621      	mov	r1, r4
 8012c9a:	4681      	mov	r9, r0
 8012c9c:	f000 fc0c 	bl	80134b8 <__mcmp>
 8012ca0:	2800      	cmp	r0, #0
 8012ca2:	dcb0      	bgt.n	8012c06 <_dtoa_r+0xa5e>
 8012ca4:	d102      	bne.n	8012cac <_dtoa_r+0xb04>
 8012ca6:	f018 0f01 	tst.w	r8, #1
 8012caa:	d1ac      	bne.n	8012c06 <_dtoa_r+0xa5e>
 8012cac:	4633      	mov	r3, r6
 8012cae:	461e      	mov	r6, r3
 8012cb0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012cb4:	2a30      	cmp	r2, #48	@ 0x30
 8012cb6:	d0fa      	beq.n	8012cae <_dtoa_r+0xb06>
 8012cb8:	e5c2      	b.n	8012840 <_dtoa_r+0x698>
 8012cba:	459a      	cmp	sl, r3
 8012cbc:	d1a4      	bne.n	8012c08 <_dtoa_r+0xa60>
 8012cbe:	9b04      	ldr	r3, [sp, #16]
 8012cc0:	3301      	adds	r3, #1
 8012cc2:	9304      	str	r3, [sp, #16]
 8012cc4:	2331      	movs	r3, #49	@ 0x31
 8012cc6:	f88a 3000 	strb.w	r3, [sl]
 8012cca:	e5b9      	b.n	8012840 <_dtoa_r+0x698>
 8012ccc:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8012cce:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8012d2c <_dtoa_r+0xb84>
 8012cd2:	b11b      	cbz	r3, 8012cdc <_dtoa_r+0xb34>
 8012cd4:	f10a 0308 	add.w	r3, sl, #8
 8012cd8:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8012cda:	6013      	str	r3, [r2, #0]
 8012cdc:	4650      	mov	r0, sl
 8012cde:	b019      	add	sp, #100	@ 0x64
 8012ce0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012ce4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012ce6:	2b01      	cmp	r3, #1
 8012ce8:	f77f ae37 	ble.w	801295a <_dtoa_r+0x7b2>
 8012cec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8012cee:	930a      	str	r3, [sp, #40]	@ 0x28
 8012cf0:	2001      	movs	r0, #1
 8012cf2:	e655      	b.n	80129a0 <_dtoa_r+0x7f8>
 8012cf4:	9b00      	ldr	r3, [sp, #0]
 8012cf6:	2b00      	cmp	r3, #0
 8012cf8:	f77f aed6 	ble.w	8012aa8 <_dtoa_r+0x900>
 8012cfc:	4656      	mov	r6, sl
 8012cfe:	4621      	mov	r1, r4
 8012d00:	4648      	mov	r0, r9
 8012d02:	f7ff f9c7 	bl	8012094 <quorem>
 8012d06:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8012d0a:	f806 8b01 	strb.w	r8, [r6], #1
 8012d0e:	9b00      	ldr	r3, [sp, #0]
 8012d10:	eba6 020a 	sub.w	r2, r6, sl
 8012d14:	4293      	cmp	r3, r2
 8012d16:	ddb3      	ble.n	8012c80 <_dtoa_r+0xad8>
 8012d18:	4649      	mov	r1, r9
 8012d1a:	2300      	movs	r3, #0
 8012d1c:	220a      	movs	r2, #10
 8012d1e:	4658      	mov	r0, fp
 8012d20:	f000 f968 	bl	8012ff4 <__multadd>
 8012d24:	4681      	mov	r9, r0
 8012d26:	e7ea      	b.n	8012cfe <_dtoa_r+0xb56>
 8012d28:	08017273 	.word	0x08017273
 8012d2c:	080171f7 	.word	0x080171f7

08012d30 <_free_r>:
 8012d30:	b538      	push	{r3, r4, r5, lr}
 8012d32:	4605      	mov	r5, r0
 8012d34:	2900      	cmp	r1, #0
 8012d36:	d041      	beq.n	8012dbc <_free_r+0x8c>
 8012d38:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012d3c:	1f0c      	subs	r4, r1, #4
 8012d3e:	2b00      	cmp	r3, #0
 8012d40:	bfb8      	it	lt
 8012d42:	18e4      	addlt	r4, r4, r3
 8012d44:	f000 f8e8 	bl	8012f18 <__malloc_lock>
 8012d48:	4a1d      	ldr	r2, [pc, #116]	@ (8012dc0 <_free_r+0x90>)
 8012d4a:	6813      	ldr	r3, [r2, #0]
 8012d4c:	b933      	cbnz	r3, 8012d5c <_free_r+0x2c>
 8012d4e:	6063      	str	r3, [r4, #4]
 8012d50:	6014      	str	r4, [r2, #0]
 8012d52:	4628      	mov	r0, r5
 8012d54:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012d58:	f000 b8e4 	b.w	8012f24 <__malloc_unlock>
 8012d5c:	42a3      	cmp	r3, r4
 8012d5e:	d908      	bls.n	8012d72 <_free_r+0x42>
 8012d60:	6820      	ldr	r0, [r4, #0]
 8012d62:	1821      	adds	r1, r4, r0
 8012d64:	428b      	cmp	r3, r1
 8012d66:	bf01      	itttt	eq
 8012d68:	6819      	ldreq	r1, [r3, #0]
 8012d6a:	685b      	ldreq	r3, [r3, #4]
 8012d6c:	1809      	addeq	r1, r1, r0
 8012d6e:	6021      	streq	r1, [r4, #0]
 8012d70:	e7ed      	b.n	8012d4e <_free_r+0x1e>
 8012d72:	461a      	mov	r2, r3
 8012d74:	685b      	ldr	r3, [r3, #4]
 8012d76:	b10b      	cbz	r3, 8012d7c <_free_r+0x4c>
 8012d78:	42a3      	cmp	r3, r4
 8012d7a:	d9fa      	bls.n	8012d72 <_free_r+0x42>
 8012d7c:	6811      	ldr	r1, [r2, #0]
 8012d7e:	1850      	adds	r0, r2, r1
 8012d80:	42a0      	cmp	r0, r4
 8012d82:	d10b      	bne.n	8012d9c <_free_r+0x6c>
 8012d84:	6820      	ldr	r0, [r4, #0]
 8012d86:	4401      	add	r1, r0
 8012d88:	1850      	adds	r0, r2, r1
 8012d8a:	4283      	cmp	r3, r0
 8012d8c:	6011      	str	r1, [r2, #0]
 8012d8e:	d1e0      	bne.n	8012d52 <_free_r+0x22>
 8012d90:	6818      	ldr	r0, [r3, #0]
 8012d92:	685b      	ldr	r3, [r3, #4]
 8012d94:	6053      	str	r3, [r2, #4]
 8012d96:	4408      	add	r0, r1
 8012d98:	6010      	str	r0, [r2, #0]
 8012d9a:	e7da      	b.n	8012d52 <_free_r+0x22>
 8012d9c:	d902      	bls.n	8012da4 <_free_r+0x74>
 8012d9e:	230c      	movs	r3, #12
 8012da0:	602b      	str	r3, [r5, #0]
 8012da2:	e7d6      	b.n	8012d52 <_free_r+0x22>
 8012da4:	6820      	ldr	r0, [r4, #0]
 8012da6:	1821      	adds	r1, r4, r0
 8012da8:	428b      	cmp	r3, r1
 8012daa:	bf04      	itt	eq
 8012dac:	6819      	ldreq	r1, [r3, #0]
 8012dae:	685b      	ldreq	r3, [r3, #4]
 8012db0:	6063      	str	r3, [r4, #4]
 8012db2:	bf04      	itt	eq
 8012db4:	1809      	addeq	r1, r1, r0
 8012db6:	6021      	streq	r1, [r4, #0]
 8012db8:	6054      	str	r4, [r2, #4]
 8012dba:	e7ca      	b.n	8012d52 <_free_r+0x22>
 8012dbc:	bd38      	pop	{r3, r4, r5, pc}
 8012dbe:	bf00      	nop
 8012dc0:	200026e8 	.word	0x200026e8

08012dc4 <malloc>:
 8012dc4:	4b02      	ldr	r3, [pc, #8]	@ (8012dd0 <malloc+0xc>)
 8012dc6:	4601      	mov	r1, r0
 8012dc8:	6818      	ldr	r0, [r3, #0]
 8012dca:	f000 b825 	b.w	8012e18 <_malloc_r>
 8012dce:	bf00      	nop
 8012dd0:	200001f8 	.word	0x200001f8

08012dd4 <sbrk_aligned>:
 8012dd4:	b570      	push	{r4, r5, r6, lr}
 8012dd6:	4e0f      	ldr	r6, [pc, #60]	@ (8012e14 <sbrk_aligned+0x40>)
 8012dd8:	460c      	mov	r4, r1
 8012dda:	6831      	ldr	r1, [r6, #0]
 8012ddc:	4605      	mov	r5, r0
 8012dde:	b911      	cbnz	r1, 8012de6 <sbrk_aligned+0x12>
 8012de0:	f002 f988 	bl	80150f4 <_sbrk_r>
 8012de4:	6030      	str	r0, [r6, #0]
 8012de6:	4621      	mov	r1, r4
 8012de8:	4628      	mov	r0, r5
 8012dea:	f002 f983 	bl	80150f4 <_sbrk_r>
 8012dee:	1c43      	adds	r3, r0, #1
 8012df0:	d103      	bne.n	8012dfa <sbrk_aligned+0x26>
 8012df2:	f04f 34ff 	mov.w	r4, #4294967295
 8012df6:	4620      	mov	r0, r4
 8012df8:	bd70      	pop	{r4, r5, r6, pc}
 8012dfa:	1cc4      	adds	r4, r0, #3
 8012dfc:	f024 0403 	bic.w	r4, r4, #3
 8012e00:	42a0      	cmp	r0, r4
 8012e02:	d0f8      	beq.n	8012df6 <sbrk_aligned+0x22>
 8012e04:	1a21      	subs	r1, r4, r0
 8012e06:	4628      	mov	r0, r5
 8012e08:	f002 f974 	bl	80150f4 <_sbrk_r>
 8012e0c:	3001      	adds	r0, #1
 8012e0e:	d1f2      	bne.n	8012df6 <sbrk_aligned+0x22>
 8012e10:	e7ef      	b.n	8012df2 <sbrk_aligned+0x1e>
 8012e12:	bf00      	nop
 8012e14:	200026e4 	.word	0x200026e4

08012e18 <_malloc_r>:
 8012e18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012e1c:	1ccd      	adds	r5, r1, #3
 8012e1e:	f025 0503 	bic.w	r5, r5, #3
 8012e22:	3508      	adds	r5, #8
 8012e24:	2d0c      	cmp	r5, #12
 8012e26:	bf38      	it	cc
 8012e28:	250c      	movcc	r5, #12
 8012e2a:	2d00      	cmp	r5, #0
 8012e2c:	4606      	mov	r6, r0
 8012e2e:	db01      	blt.n	8012e34 <_malloc_r+0x1c>
 8012e30:	42a9      	cmp	r1, r5
 8012e32:	d904      	bls.n	8012e3e <_malloc_r+0x26>
 8012e34:	230c      	movs	r3, #12
 8012e36:	6033      	str	r3, [r6, #0]
 8012e38:	2000      	movs	r0, #0
 8012e3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012e3e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8012f14 <_malloc_r+0xfc>
 8012e42:	f000 f869 	bl	8012f18 <__malloc_lock>
 8012e46:	f8d8 3000 	ldr.w	r3, [r8]
 8012e4a:	461c      	mov	r4, r3
 8012e4c:	bb44      	cbnz	r4, 8012ea0 <_malloc_r+0x88>
 8012e4e:	4629      	mov	r1, r5
 8012e50:	4630      	mov	r0, r6
 8012e52:	f7ff ffbf 	bl	8012dd4 <sbrk_aligned>
 8012e56:	1c43      	adds	r3, r0, #1
 8012e58:	4604      	mov	r4, r0
 8012e5a:	d158      	bne.n	8012f0e <_malloc_r+0xf6>
 8012e5c:	f8d8 4000 	ldr.w	r4, [r8]
 8012e60:	4627      	mov	r7, r4
 8012e62:	2f00      	cmp	r7, #0
 8012e64:	d143      	bne.n	8012eee <_malloc_r+0xd6>
 8012e66:	2c00      	cmp	r4, #0
 8012e68:	d04b      	beq.n	8012f02 <_malloc_r+0xea>
 8012e6a:	6823      	ldr	r3, [r4, #0]
 8012e6c:	4639      	mov	r1, r7
 8012e6e:	4630      	mov	r0, r6
 8012e70:	eb04 0903 	add.w	r9, r4, r3
 8012e74:	f002 f93e 	bl	80150f4 <_sbrk_r>
 8012e78:	4581      	cmp	r9, r0
 8012e7a:	d142      	bne.n	8012f02 <_malloc_r+0xea>
 8012e7c:	6821      	ldr	r1, [r4, #0]
 8012e7e:	1a6d      	subs	r5, r5, r1
 8012e80:	4629      	mov	r1, r5
 8012e82:	4630      	mov	r0, r6
 8012e84:	f7ff ffa6 	bl	8012dd4 <sbrk_aligned>
 8012e88:	3001      	adds	r0, #1
 8012e8a:	d03a      	beq.n	8012f02 <_malloc_r+0xea>
 8012e8c:	6823      	ldr	r3, [r4, #0]
 8012e8e:	442b      	add	r3, r5
 8012e90:	6023      	str	r3, [r4, #0]
 8012e92:	f8d8 3000 	ldr.w	r3, [r8]
 8012e96:	685a      	ldr	r2, [r3, #4]
 8012e98:	bb62      	cbnz	r2, 8012ef4 <_malloc_r+0xdc>
 8012e9a:	f8c8 7000 	str.w	r7, [r8]
 8012e9e:	e00f      	b.n	8012ec0 <_malloc_r+0xa8>
 8012ea0:	6822      	ldr	r2, [r4, #0]
 8012ea2:	1b52      	subs	r2, r2, r5
 8012ea4:	d420      	bmi.n	8012ee8 <_malloc_r+0xd0>
 8012ea6:	2a0b      	cmp	r2, #11
 8012ea8:	d917      	bls.n	8012eda <_malloc_r+0xc2>
 8012eaa:	1961      	adds	r1, r4, r5
 8012eac:	42a3      	cmp	r3, r4
 8012eae:	6025      	str	r5, [r4, #0]
 8012eb0:	bf18      	it	ne
 8012eb2:	6059      	strne	r1, [r3, #4]
 8012eb4:	6863      	ldr	r3, [r4, #4]
 8012eb6:	bf08      	it	eq
 8012eb8:	f8c8 1000 	streq.w	r1, [r8]
 8012ebc:	5162      	str	r2, [r4, r5]
 8012ebe:	604b      	str	r3, [r1, #4]
 8012ec0:	4630      	mov	r0, r6
 8012ec2:	f000 f82f 	bl	8012f24 <__malloc_unlock>
 8012ec6:	f104 000b 	add.w	r0, r4, #11
 8012eca:	1d23      	adds	r3, r4, #4
 8012ecc:	f020 0007 	bic.w	r0, r0, #7
 8012ed0:	1ac2      	subs	r2, r0, r3
 8012ed2:	bf1c      	itt	ne
 8012ed4:	1a1b      	subne	r3, r3, r0
 8012ed6:	50a3      	strne	r3, [r4, r2]
 8012ed8:	e7af      	b.n	8012e3a <_malloc_r+0x22>
 8012eda:	6862      	ldr	r2, [r4, #4]
 8012edc:	42a3      	cmp	r3, r4
 8012ede:	bf0c      	ite	eq
 8012ee0:	f8c8 2000 	streq.w	r2, [r8]
 8012ee4:	605a      	strne	r2, [r3, #4]
 8012ee6:	e7eb      	b.n	8012ec0 <_malloc_r+0xa8>
 8012ee8:	4623      	mov	r3, r4
 8012eea:	6864      	ldr	r4, [r4, #4]
 8012eec:	e7ae      	b.n	8012e4c <_malloc_r+0x34>
 8012eee:	463c      	mov	r4, r7
 8012ef0:	687f      	ldr	r7, [r7, #4]
 8012ef2:	e7b6      	b.n	8012e62 <_malloc_r+0x4a>
 8012ef4:	461a      	mov	r2, r3
 8012ef6:	685b      	ldr	r3, [r3, #4]
 8012ef8:	42a3      	cmp	r3, r4
 8012efa:	d1fb      	bne.n	8012ef4 <_malloc_r+0xdc>
 8012efc:	2300      	movs	r3, #0
 8012efe:	6053      	str	r3, [r2, #4]
 8012f00:	e7de      	b.n	8012ec0 <_malloc_r+0xa8>
 8012f02:	230c      	movs	r3, #12
 8012f04:	6033      	str	r3, [r6, #0]
 8012f06:	4630      	mov	r0, r6
 8012f08:	f000 f80c 	bl	8012f24 <__malloc_unlock>
 8012f0c:	e794      	b.n	8012e38 <_malloc_r+0x20>
 8012f0e:	6005      	str	r5, [r0, #0]
 8012f10:	e7d6      	b.n	8012ec0 <_malloc_r+0xa8>
 8012f12:	bf00      	nop
 8012f14:	200026e8 	.word	0x200026e8

08012f18 <__malloc_lock>:
 8012f18:	4801      	ldr	r0, [pc, #4]	@ (8012f20 <__malloc_lock+0x8>)
 8012f1a:	f7ff b8a4 	b.w	8012066 <__retarget_lock_acquire_recursive>
 8012f1e:	bf00      	nop
 8012f20:	200026e0 	.word	0x200026e0

08012f24 <__malloc_unlock>:
 8012f24:	4801      	ldr	r0, [pc, #4]	@ (8012f2c <__malloc_unlock+0x8>)
 8012f26:	f7ff b89f 	b.w	8012068 <__retarget_lock_release_recursive>
 8012f2a:	bf00      	nop
 8012f2c:	200026e0 	.word	0x200026e0

08012f30 <_Balloc>:
 8012f30:	b570      	push	{r4, r5, r6, lr}
 8012f32:	69c6      	ldr	r6, [r0, #28]
 8012f34:	4604      	mov	r4, r0
 8012f36:	460d      	mov	r5, r1
 8012f38:	b976      	cbnz	r6, 8012f58 <_Balloc+0x28>
 8012f3a:	2010      	movs	r0, #16
 8012f3c:	f7ff ff42 	bl	8012dc4 <malloc>
 8012f40:	4602      	mov	r2, r0
 8012f42:	61e0      	str	r0, [r4, #28]
 8012f44:	b920      	cbnz	r0, 8012f50 <_Balloc+0x20>
 8012f46:	4b18      	ldr	r3, [pc, #96]	@ (8012fa8 <_Balloc+0x78>)
 8012f48:	4818      	ldr	r0, [pc, #96]	@ (8012fac <_Balloc+0x7c>)
 8012f4a:	216b      	movs	r1, #107	@ 0x6b
 8012f4c:	f002 f8ec 	bl	8015128 <__assert_func>
 8012f50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012f54:	6006      	str	r6, [r0, #0]
 8012f56:	60c6      	str	r6, [r0, #12]
 8012f58:	69e6      	ldr	r6, [r4, #28]
 8012f5a:	68f3      	ldr	r3, [r6, #12]
 8012f5c:	b183      	cbz	r3, 8012f80 <_Balloc+0x50>
 8012f5e:	69e3      	ldr	r3, [r4, #28]
 8012f60:	68db      	ldr	r3, [r3, #12]
 8012f62:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8012f66:	b9b8      	cbnz	r0, 8012f98 <_Balloc+0x68>
 8012f68:	2101      	movs	r1, #1
 8012f6a:	fa01 f605 	lsl.w	r6, r1, r5
 8012f6e:	1d72      	adds	r2, r6, #5
 8012f70:	0092      	lsls	r2, r2, #2
 8012f72:	4620      	mov	r0, r4
 8012f74:	f002 f8f6 	bl	8015164 <_calloc_r>
 8012f78:	b160      	cbz	r0, 8012f94 <_Balloc+0x64>
 8012f7a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8012f7e:	e00e      	b.n	8012f9e <_Balloc+0x6e>
 8012f80:	2221      	movs	r2, #33	@ 0x21
 8012f82:	2104      	movs	r1, #4
 8012f84:	4620      	mov	r0, r4
 8012f86:	f002 f8ed 	bl	8015164 <_calloc_r>
 8012f8a:	69e3      	ldr	r3, [r4, #28]
 8012f8c:	60f0      	str	r0, [r6, #12]
 8012f8e:	68db      	ldr	r3, [r3, #12]
 8012f90:	2b00      	cmp	r3, #0
 8012f92:	d1e4      	bne.n	8012f5e <_Balloc+0x2e>
 8012f94:	2000      	movs	r0, #0
 8012f96:	bd70      	pop	{r4, r5, r6, pc}
 8012f98:	6802      	ldr	r2, [r0, #0]
 8012f9a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8012f9e:	2300      	movs	r3, #0
 8012fa0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8012fa4:	e7f7      	b.n	8012f96 <_Balloc+0x66>
 8012fa6:	bf00      	nop
 8012fa8:	08017204 	.word	0x08017204
 8012fac:	08017284 	.word	0x08017284

08012fb0 <_Bfree>:
 8012fb0:	b570      	push	{r4, r5, r6, lr}
 8012fb2:	69c6      	ldr	r6, [r0, #28]
 8012fb4:	4605      	mov	r5, r0
 8012fb6:	460c      	mov	r4, r1
 8012fb8:	b976      	cbnz	r6, 8012fd8 <_Bfree+0x28>
 8012fba:	2010      	movs	r0, #16
 8012fbc:	f7ff ff02 	bl	8012dc4 <malloc>
 8012fc0:	4602      	mov	r2, r0
 8012fc2:	61e8      	str	r0, [r5, #28]
 8012fc4:	b920      	cbnz	r0, 8012fd0 <_Bfree+0x20>
 8012fc6:	4b09      	ldr	r3, [pc, #36]	@ (8012fec <_Bfree+0x3c>)
 8012fc8:	4809      	ldr	r0, [pc, #36]	@ (8012ff0 <_Bfree+0x40>)
 8012fca:	218f      	movs	r1, #143	@ 0x8f
 8012fcc:	f002 f8ac 	bl	8015128 <__assert_func>
 8012fd0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8012fd4:	6006      	str	r6, [r0, #0]
 8012fd6:	60c6      	str	r6, [r0, #12]
 8012fd8:	b13c      	cbz	r4, 8012fea <_Bfree+0x3a>
 8012fda:	69eb      	ldr	r3, [r5, #28]
 8012fdc:	6862      	ldr	r2, [r4, #4]
 8012fde:	68db      	ldr	r3, [r3, #12]
 8012fe0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8012fe4:	6021      	str	r1, [r4, #0]
 8012fe6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8012fea:	bd70      	pop	{r4, r5, r6, pc}
 8012fec:	08017204 	.word	0x08017204
 8012ff0:	08017284 	.word	0x08017284

08012ff4 <__multadd>:
 8012ff4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012ff8:	690d      	ldr	r5, [r1, #16]
 8012ffa:	4607      	mov	r7, r0
 8012ffc:	460c      	mov	r4, r1
 8012ffe:	461e      	mov	r6, r3
 8013000:	f101 0c14 	add.w	ip, r1, #20
 8013004:	2000      	movs	r0, #0
 8013006:	f8dc 3000 	ldr.w	r3, [ip]
 801300a:	b299      	uxth	r1, r3
 801300c:	fb02 6101 	mla	r1, r2, r1, r6
 8013010:	0c1e      	lsrs	r6, r3, #16
 8013012:	0c0b      	lsrs	r3, r1, #16
 8013014:	fb02 3306 	mla	r3, r2, r6, r3
 8013018:	b289      	uxth	r1, r1
 801301a:	3001      	adds	r0, #1
 801301c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8013020:	4285      	cmp	r5, r0
 8013022:	f84c 1b04 	str.w	r1, [ip], #4
 8013026:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801302a:	dcec      	bgt.n	8013006 <__multadd+0x12>
 801302c:	b30e      	cbz	r6, 8013072 <__multadd+0x7e>
 801302e:	68a3      	ldr	r3, [r4, #8]
 8013030:	42ab      	cmp	r3, r5
 8013032:	dc19      	bgt.n	8013068 <__multadd+0x74>
 8013034:	6861      	ldr	r1, [r4, #4]
 8013036:	4638      	mov	r0, r7
 8013038:	3101      	adds	r1, #1
 801303a:	f7ff ff79 	bl	8012f30 <_Balloc>
 801303e:	4680      	mov	r8, r0
 8013040:	b928      	cbnz	r0, 801304e <__multadd+0x5a>
 8013042:	4602      	mov	r2, r0
 8013044:	4b0c      	ldr	r3, [pc, #48]	@ (8013078 <__multadd+0x84>)
 8013046:	480d      	ldr	r0, [pc, #52]	@ (801307c <__multadd+0x88>)
 8013048:	21ba      	movs	r1, #186	@ 0xba
 801304a:	f002 f86d 	bl	8015128 <__assert_func>
 801304e:	6922      	ldr	r2, [r4, #16]
 8013050:	3202      	adds	r2, #2
 8013052:	f104 010c 	add.w	r1, r4, #12
 8013056:	0092      	lsls	r2, r2, #2
 8013058:	300c      	adds	r0, #12
 801305a:	f7ff f806 	bl	801206a <memcpy>
 801305e:	4621      	mov	r1, r4
 8013060:	4638      	mov	r0, r7
 8013062:	f7ff ffa5 	bl	8012fb0 <_Bfree>
 8013066:	4644      	mov	r4, r8
 8013068:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801306c:	3501      	adds	r5, #1
 801306e:	615e      	str	r6, [r3, #20]
 8013070:	6125      	str	r5, [r4, #16]
 8013072:	4620      	mov	r0, r4
 8013074:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013078:	08017273 	.word	0x08017273
 801307c:	08017284 	.word	0x08017284

08013080 <__s2b>:
 8013080:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013084:	460c      	mov	r4, r1
 8013086:	4615      	mov	r5, r2
 8013088:	461f      	mov	r7, r3
 801308a:	2209      	movs	r2, #9
 801308c:	3308      	adds	r3, #8
 801308e:	4606      	mov	r6, r0
 8013090:	fb93 f3f2 	sdiv	r3, r3, r2
 8013094:	2100      	movs	r1, #0
 8013096:	2201      	movs	r2, #1
 8013098:	429a      	cmp	r2, r3
 801309a:	db09      	blt.n	80130b0 <__s2b+0x30>
 801309c:	4630      	mov	r0, r6
 801309e:	f7ff ff47 	bl	8012f30 <_Balloc>
 80130a2:	b940      	cbnz	r0, 80130b6 <__s2b+0x36>
 80130a4:	4602      	mov	r2, r0
 80130a6:	4b19      	ldr	r3, [pc, #100]	@ (801310c <__s2b+0x8c>)
 80130a8:	4819      	ldr	r0, [pc, #100]	@ (8013110 <__s2b+0x90>)
 80130aa:	21d3      	movs	r1, #211	@ 0xd3
 80130ac:	f002 f83c 	bl	8015128 <__assert_func>
 80130b0:	0052      	lsls	r2, r2, #1
 80130b2:	3101      	adds	r1, #1
 80130b4:	e7f0      	b.n	8013098 <__s2b+0x18>
 80130b6:	9b08      	ldr	r3, [sp, #32]
 80130b8:	6143      	str	r3, [r0, #20]
 80130ba:	2d09      	cmp	r5, #9
 80130bc:	f04f 0301 	mov.w	r3, #1
 80130c0:	6103      	str	r3, [r0, #16]
 80130c2:	dd16      	ble.n	80130f2 <__s2b+0x72>
 80130c4:	f104 0909 	add.w	r9, r4, #9
 80130c8:	46c8      	mov	r8, r9
 80130ca:	442c      	add	r4, r5
 80130cc:	f818 3b01 	ldrb.w	r3, [r8], #1
 80130d0:	4601      	mov	r1, r0
 80130d2:	3b30      	subs	r3, #48	@ 0x30
 80130d4:	220a      	movs	r2, #10
 80130d6:	4630      	mov	r0, r6
 80130d8:	f7ff ff8c 	bl	8012ff4 <__multadd>
 80130dc:	45a0      	cmp	r8, r4
 80130de:	d1f5      	bne.n	80130cc <__s2b+0x4c>
 80130e0:	f1a5 0408 	sub.w	r4, r5, #8
 80130e4:	444c      	add	r4, r9
 80130e6:	1b2d      	subs	r5, r5, r4
 80130e8:	1963      	adds	r3, r4, r5
 80130ea:	42bb      	cmp	r3, r7
 80130ec:	db04      	blt.n	80130f8 <__s2b+0x78>
 80130ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80130f2:	340a      	adds	r4, #10
 80130f4:	2509      	movs	r5, #9
 80130f6:	e7f6      	b.n	80130e6 <__s2b+0x66>
 80130f8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80130fc:	4601      	mov	r1, r0
 80130fe:	3b30      	subs	r3, #48	@ 0x30
 8013100:	220a      	movs	r2, #10
 8013102:	4630      	mov	r0, r6
 8013104:	f7ff ff76 	bl	8012ff4 <__multadd>
 8013108:	e7ee      	b.n	80130e8 <__s2b+0x68>
 801310a:	bf00      	nop
 801310c:	08017273 	.word	0x08017273
 8013110:	08017284 	.word	0x08017284

08013114 <__hi0bits>:
 8013114:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8013118:	4603      	mov	r3, r0
 801311a:	bf36      	itet	cc
 801311c:	0403      	lslcc	r3, r0, #16
 801311e:	2000      	movcs	r0, #0
 8013120:	2010      	movcc	r0, #16
 8013122:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8013126:	bf3c      	itt	cc
 8013128:	021b      	lslcc	r3, r3, #8
 801312a:	3008      	addcc	r0, #8
 801312c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8013130:	bf3c      	itt	cc
 8013132:	011b      	lslcc	r3, r3, #4
 8013134:	3004      	addcc	r0, #4
 8013136:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801313a:	bf3c      	itt	cc
 801313c:	009b      	lslcc	r3, r3, #2
 801313e:	3002      	addcc	r0, #2
 8013140:	2b00      	cmp	r3, #0
 8013142:	db05      	blt.n	8013150 <__hi0bits+0x3c>
 8013144:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8013148:	f100 0001 	add.w	r0, r0, #1
 801314c:	bf08      	it	eq
 801314e:	2020      	moveq	r0, #32
 8013150:	4770      	bx	lr

08013152 <__lo0bits>:
 8013152:	6803      	ldr	r3, [r0, #0]
 8013154:	4602      	mov	r2, r0
 8013156:	f013 0007 	ands.w	r0, r3, #7
 801315a:	d00b      	beq.n	8013174 <__lo0bits+0x22>
 801315c:	07d9      	lsls	r1, r3, #31
 801315e:	d421      	bmi.n	80131a4 <__lo0bits+0x52>
 8013160:	0798      	lsls	r0, r3, #30
 8013162:	bf49      	itett	mi
 8013164:	085b      	lsrmi	r3, r3, #1
 8013166:	089b      	lsrpl	r3, r3, #2
 8013168:	2001      	movmi	r0, #1
 801316a:	6013      	strmi	r3, [r2, #0]
 801316c:	bf5c      	itt	pl
 801316e:	6013      	strpl	r3, [r2, #0]
 8013170:	2002      	movpl	r0, #2
 8013172:	4770      	bx	lr
 8013174:	b299      	uxth	r1, r3
 8013176:	b909      	cbnz	r1, 801317c <__lo0bits+0x2a>
 8013178:	0c1b      	lsrs	r3, r3, #16
 801317a:	2010      	movs	r0, #16
 801317c:	b2d9      	uxtb	r1, r3
 801317e:	b909      	cbnz	r1, 8013184 <__lo0bits+0x32>
 8013180:	3008      	adds	r0, #8
 8013182:	0a1b      	lsrs	r3, r3, #8
 8013184:	0719      	lsls	r1, r3, #28
 8013186:	bf04      	itt	eq
 8013188:	091b      	lsreq	r3, r3, #4
 801318a:	3004      	addeq	r0, #4
 801318c:	0799      	lsls	r1, r3, #30
 801318e:	bf04      	itt	eq
 8013190:	089b      	lsreq	r3, r3, #2
 8013192:	3002      	addeq	r0, #2
 8013194:	07d9      	lsls	r1, r3, #31
 8013196:	d403      	bmi.n	80131a0 <__lo0bits+0x4e>
 8013198:	085b      	lsrs	r3, r3, #1
 801319a:	f100 0001 	add.w	r0, r0, #1
 801319e:	d003      	beq.n	80131a8 <__lo0bits+0x56>
 80131a0:	6013      	str	r3, [r2, #0]
 80131a2:	4770      	bx	lr
 80131a4:	2000      	movs	r0, #0
 80131a6:	4770      	bx	lr
 80131a8:	2020      	movs	r0, #32
 80131aa:	4770      	bx	lr

080131ac <__i2b>:
 80131ac:	b510      	push	{r4, lr}
 80131ae:	460c      	mov	r4, r1
 80131b0:	2101      	movs	r1, #1
 80131b2:	f7ff febd 	bl	8012f30 <_Balloc>
 80131b6:	4602      	mov	r2, r0
 80131b8:	b928      	cbnz	r0, 80131c6 <__i2b+0x1a>
 80131ba:	4b05      	ldr	r3, [pc, #20]	@ (80131d0 <__i2b+0x24>)
 80131bc:	4805      	ldr	r0, [pc, #20]	@ (80131d4 <__i2b+0x28>)
 80131be:	f240 1145 	movw	r1, #325	@ 0x145
 80131c2:	f001 ffb1 	bl	8015128 <__assert_func>
 80131c6:	2301      	movs	r3, #1
 80131c8:	6144      	str	r4, [r0, #20]
 80131ca:	6103      	str	r3, [r0, #16]
 80131cc:	bd10      	pop	{r4, pc}
 80131ce:	bf00      	nop
 80131d0:	08017273 	.word	0x08017273
 80131d4:	08017284 	.word	0x08017284

080131d8 <__multiply>:
 80131d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80131dc:	4614      	mov	r4, r2
 80131de:	690a      	ldr	r2, [r1, #16]
 80131e0:	6923      	ldr	r3, [r4, #16]
 80131e2:	429a      	cmp	r2, r3
 80131e4:	bfa8      	it	ge
 80131e6:	4623      	movge	r3, r4
 80131e8:	460f      	mov	r7, r1
 80131ea:	bfa4      	itt	ge
 80131ec:	460c      	movge	r4, r1
 80131ee:	461f      	movge	r7, r3
 80131f0:	f8d4 a010 	ldr.w	sl, [r4, #16]
 80131f4:	f8d7 9010 	ldr.w	r9, [r7, #16]
 80131f8:	68a3      	ldr	r3, [r4, #8]
 80131fa:	6861      	ldr	r1, [r4, #4]
 80131fc:	eb0a 0609 	add.w	r6, sl, r9
 8013200:	42b3      	cmp	r3, r6
 8013202:	b085      	sub	sp, #20
 8013204:	bfb8      	it	lt
 8013206:	3101      	addlt	r1, #1
 8013208:	f7ff fe92 	bl	8012f30 <_Balloc>
 801320c:	b930      	cbnz	r0, 801321c <__multiply+0x44>
 801320e:	4602      	mov	r2, r0
 8013210:	4b44      	ldr	r3, [pc, #272]	@ (8013324 <__multiply+0x14c>)
 8013212:	4845      	ldr	r0, [pc, #276]	@ (8013328 <__multiply+0x150>)
 8013214:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8013218:	f001 ff86 	bl	8015128 <__assert_func>
 801321c:	f100 0514 	add.w	r5, r0, #20
 8013220:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8013224:	462b      	mov	r3, r5
 8013226:	2200      	movs	r2, #0
 8013228:	4543      	cmp	r3, r8
 801322a:	d321      	bcc.n	8013270 <__multiply+0x98>
 801322c:	f107 0114 	add.w	r1, r7, #20
 8013230:	f104 0214 	add.w	r2, r4, #20
 8013234:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8013238:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 801323c:	9302      	str	r3, [sp, #8]
 801323e:	1b13      	subs	r3, r2, r4
 8013240:	3b15      	subs	r3, #21
 8013242:	f023 0303 	bic.w	r3, r3, #3
 8013246:	3304      	adds	r3, #4
 8013248:	f104 0715 	add.w	r7, r4, #21
 801324c:	42ba      	cmp	r2, r7
 801324e:	bf38      	it	cc
 8013250:	2304      	movcc	r3, #4
 8013252:	9301      	str	r3, [sp, #4]
 8013254:	9b02      	ldr	r3, [sp, #8]
 8013256:	9103      	str	r1, [sp, #12]
 8013258:	428b      	cmp	r3, r1
 801325a:	d80c      	bhi.n	8013276 <__multiply+0x9e>
 801325c:	2e00      	cmp	r6, #0
 801325e:	dd03      	ble.n	8013268 <__multiply+0x90>
 8013260:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8013264:	2b00      	cmp	r3, #0
 8013266:	d05b      	beq.n	8013320 <__multiply+0x148>
 8013268:	6106      	str	r6, [r0, #16]
 801326a:	b005      	add	sp, #20
 801326c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013270:	f843 2b04 	str.w	r2, [r3], #4
 8013274:	e7d8      	b.n	8013228 <__multiply+0x50>
 8013276:	f8b1 a000 	ldrh.w	sl, [r1]
 801327a:	f1ba 0f00 	cmp.w	sl, #0
 801327e:	d024      	beq.n	80132ca <__multiply+0xf2>
 8013280:	f104 0e14 	add.w	lr, r4, #20
 8013284:	46a9      	mov	r9, r5
 8013286:	f04f 0c00 	mov.w	ip, #0
 801328a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801328e:	f8d9 3000 	ldr.w	r3, [r9]
 8013292:	fa1f fb87 	uxth.w	fp, r7
 8013296:	b29b      	uxth	r3, r3
 8013298:	fb0a 330b 	mla	r3, sl, fp, r3
 801329c:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80132a0:	f8d9 7000 	ldr.w	r7, [r9]
 80132a4:	4463      	add	r3, ip
 80132a6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80132aa:	fb0a c70b 	mla	r7, sl, fp, ip
 80132ae:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80132b2:	b29b      	uxth	r3, r3
 80132b4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80132b8:	4572      	cmp	r2, lr
 80132ba:	f849 3b04 	str.w	r3, [r9], #4
 80132be:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80132c2:	d8e2      	bhi.n	801328a <__multiply+0xb2>
 80132c4:	9b01      	ldr	r3, [sp, #4]
 80132c6:	f845 c003 	str.w	ip, [r5, r3]
 80132ca:	9b03      	ldr	r3, [sp, #12]
 80132cc:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80132d0:	3104      	adds	r1, #4
 80132d2:	f1b9 0f00 	cmp.w	r9, #0
 80132d6:	d021      	beq.n	801331c <__multiply+0x144>
 80132d8:	682b      	ldr	r3, [r5, #0]
 80132da:	f104 0c14 	add.w	ip, r4, #20
 80132de:	46ae      	mov	lr, r5
 80132e0:	f04f 0a00 	mov.w	sl, #0
 80132e4:	f8bc b000 	ldrh.w	fp, [ip]
 80132e8:	f8be 7002 	ldrh.w	r7, [lr, #2]
 80132ec:	fb09 770b 	mla	r7, r9, fp, r7
 80132f0:	4457      	add	r7, sl
 80132f2:	b29b      	uxth	r3, r3
 80132f4:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80132f8:	f84e 3b04 	str.w	r3, [lr], #4
 80132fc:	f85c 3b04 	ldr.w	r3, [ip], #4
 8013300:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013304:	f8be 3000 	ldrh.w	r3, [lr]
 8013308:	fb09 330a 	mla	r3, r9, sl, r3
 801330c:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8013310:	4562      	cmp	r2, ip
 8013312:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013316:	d8e5      	bhi.n	80132e4 <__multiply+0x10c>
 8013318:	9f01      	ldr	r7, [sp, #4]
 801331a:	51eb      	str	r3, [r5, r7]
 801331c:	3504      	adds	r5, #4
 801331e:	e799      	b.n	8013254 <__multiply+0x7c>
 8013320:	3e01      	subs	r6, #1
 8013322:	e79b      	b.n	801325c <__multiply+0x84>
 8013324:	08017273 	.word	0x08017273
 8013328:	08017284 	.word	0x08017284

0801332c <__pow5mult>:
 801332c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013330:	4615      	mov	r5, r2
 8013332:	f012 0203 	ands.w	r2, r2, #3
 8013336:	4607      	mov	r7, r0
 8013338:	460e      	mov	r6, r1
 801333a:	d007      	beq.n	801334c <__pow5mult+0x20>
 801333c:	4c25      	ldr	r4, [pc, #148]	@ (80133d4 <__pow5mult+0xa8>)
 801333e:	3a01      	subs	r2, #1
 8013340:	2300      	movs	r3, #0
 8013342:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013346:	f7ff fe55 	bl	8012ff4 <__multadd>
 801334a:	4606      	mov	r6, r0
 801334c:	10ad      	asrs	r5, r5, #2
 801334e:	d03d      	beq.n	80133cc <__pow5mult+0xa0>
 8013350:	69fc      	ldr	r4, [r7, #28]
 8013352:	b97c      	cbnz	r4, 8013374 <__pow5mult+0x48>
 8013354:	2010      	movs	r0, #16
 8013356:	f7ff fd35 	bl	8012dc4 <malloc>
 801335a:	4602      	mov	r2, r0
 801335c:	61f8      	str	r0, [r7, #28]
 801335e:	b928      	cbnz	r0, 801336c <__pow5mult+0x40>
 8013360:	4b1d      	ldr	r3, [pc, #116]	@ (80133d8 <__pow5mult+0xac>)
 8013362:	481e      	ldr	r0, [pc, #120]	@ (80133dc <__pow5mult+0xb0>)
 8013364:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8013368:	f001 fede 	bl	8015128 <__assert_func>
 801336c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013370:	6004      	str	r4, [r0, #0]
 8013372:	60c4      	str	r4, [r0, #12]
 8013374:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8013378:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801337c:	b94c      	cbnz	r4, 8013392 <__pow5mult+0x66>
 801337e:	f240 2171 	movw	r1, #625	@ 0x271
 8013382:	4638      	mov	r0, r7
 8013384:	f7ff ff12 	bl	80131ac <__i2b>
 8013388:	2300      	movs	r3, #0
 801338a:	f8c8 0008 	str.w	r0, [r8, #8]
 801338e:	4604      	mov	r4, r0
 8013390:	6003      	str	r3, [r0, #0]
 8013392:	f04f 0900 	mov.w	r9, #0
 8013396:	07eb      	lsls	r3, r5, #31
 8013398:	d50a      	bpl.n	80133b0 <__pow5mult+0x84>
 801339a:	4631      	mov	r1, r6
 801339c:	4622      	mov	r2, r4
 801339e:	4638      	mov	r0, r7
 80133a0:	f7ff ff1a 	bl	80131d8 <__multiply>
 80133a4:	4631      	mov	r1, r6
 80133a6:	4680      	mov	r8, r0
 80133a8:	4638      	mov	r0, r7
 80133aa:	f7ff fe01 	bl	8012fb0 <_Bfree>
 80133ae:	4646      	mov	r6, r8
 80133b0:	106d      	asrs	r5, r5, #1
 80133b2:	d00b      	beq.n	80133cc <__pow5mult+0xa0>
 80133b4:	6820      	ldr	r0, [r4, #0]
 80133b6:	b938      	cbnz	r0, 80133c8 <__pow5mult+0x9c>
 80133b8:	4622      	mov	r2, r4
 80133ba:	4621      	mov	r1, r4
 80133bc:	4638      	mov	r0, r7
 80133be:	f7ff ff0b 	bl	80131d8 <__multiply>
 80133c2:	6020      	str	r0, [r4, #0]
 80133c4:	f8c0 9000 	str.w	r9, [r0]
 80133c8:	4604      	mov	r4, r0
 80133ca:	e7e4      	b.n	8013396 <__pow5mult+0x6a>
 80133cc:	4630      	mov	r0, r6
 80133ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80133d2:	bf00      	nop
 80133d4:	080172e0 	.word	0x080172e0
 80133d8:	08017204 	.word	0x08017204
 80133dc:	08017284 	.word	0x08017284

080133e0 <__lshift>:
 80133e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80133e4:	460c      	mov	r4, r1
 80133e6:	6849      	ldr	r1, [r1, #4]
 80133e8:	6923      	ldr	r3, [r4, #16]
 80133ea:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80133ee:	68a3      	ldr	r3, [r4, #8]
 80133f0:	4607      	mov	r7, r0
 80133f2:	4691      	mov	r9, r2
 80133f4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80133f8:	f108 0601 	add.w	r6, r8, #1
 80133fc:	42b3      	cmp	r3, r6
 80133fe:	db0b      	blt.n	8013418 <__lshift+0x38>
 8013400:	4638      	mov	r0, r7
 8013402:	f7ff fd95 	bl	8012f30 <_Balloc>
 8013406:	4605      	mov	r5, r0
 8013408:	b948      	cbnz	r0, 801341e <__lshift+0x3e>
 801340a:	4602      	mov	r2, r0
 801340c:	4b28      	ldr	r3, [pc, #160]	@ (80134b0 <__lshift+0xd0>)
 801340e:	4829      	ldr	r0, [pc, #164]	@ (80134b4 <__lshift+0xd4>)
 8013410:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8013414:	f001 fe88 	bl	8015128 <__assert_func>
 8013418:	3101      	adds	r1, #1
 801341a:	005b      	lsls	r3, r3, #1
 801341c:	e7ee      	b.n	80133fc <__lshift+0x1c>
 801341e:	2300      	movs	r3, #0
 8013420:	f100 0114 	add.w	r1, r0, #20
 8013424:	f100 0210 	add.w	r2, r0, #16
 8013428:	4618      	mov	r0, r3
 801342a:	4553      	cmp	r3, sl
 801342c:	db33      	blt.n	8013496 <__lshift+0xb6>
 801342e:	6920      	ldr	r0, [r4, #16]
 8013430:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013434:	f104 0314 	add.w	r3, r4, #20
 8013438:	f019 091f 	ands.w	r9, r9, #31
 801343c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013440:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8013444:	d02b      	beq.n	801349e <__lshift+0xbe>
 8013446:	f1c9 0e20 	rsb	lr, r9, #32
 801344a:	468a      	mov	sl, r1
 801344c:	2200      	movs	r2, #0
 801344e:	6818      	ldr	r0, [r3, #0]
 8013450:	fa00 f009 	lsl.w	r0, r0, r9
 8013454:	4310      	orrs	r0, r2
 8013456:	f84a 0b04 	str.w	r0, [sl], #4
 801345a:	f853 2b04 	ldr.w	r2, [r3], #4
 801345e:	459c      	cmp	ip, r3
 8013460:	fa22 f20e 	lsr.w	r2, r2, lr
 8013464:	d8f3      	bhi.n	801344e <__lshift+0x6e>
 8013466:	ebac 0304 	sub.w	r3, ip, r4
 801346a:	3b15      	subs	r3, #21
 801346c:	f023 0303 	bic.w	r3, r3, #3
 8013470:	3304      	adds	r3, #4
 8013472:	f104 0015 	add.w	r0, r4, #21
 8013476:	4584      	cmp	ip, r0
 8013478:	bf38      	it	cc
 801347a:	2304      	movcc	r3, #4
 801347c:	50ca      	str	r2, [r1, r3]
 801347e:	b10a      	cbz	r2, 8013484 <__lshift+0xa4>
 8013480:	f108 0602 	add.w	r6, r8, #2
 8013484:	3e01      	subs	r6, #1
 8013486:	4638      	mov	r0, r7
 8013488:	612e      	str	r6, [r5, #16]
 801348a:	4621      	mov	r1, r4
 801348c:	f7ff fd90 	bl	8012fb0 <_Bfree>
 8013490:	4628      	mov	r0, r5
 8013492:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013496:	f842 0f04 	str.w	r0, [r2, #4]!
 801349a:	3301      	adds	r3, #1
 801349c:	e7c5      	b.n	801342a <__lshift+0x4a>
 801349e:	3904      	subs	r1, #4
 80134a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80134a4:	f841 2f04 	str.w	r2, [r1, #4]!
 80134a8:	459c      	cmp	ip, r3
 80134aa:	d8f9      	bhi.n	80134a0 <__lshift+0xc0>
 80134ac:	e7ea      	b.n	8013484 <__lshift+0xa4>
 80134ae:	bf00      	nop
 80134b0:	08017273 	.word	0x08017273
 80134b4:	08017284 	.word	0x08017284

080134b8 <__mcmp>:
 80134b8:	690a      	ldr	r2, [r1, #16]
 80134ba:	4603      	mov	r3, r0
 80134bc:	6900      	ldr	r0, [r0, #16]
 80134be:	1a80      	subs	r0, r0, r2
 80134c0:	b530      	push	{r4, r5, lr}
 80134c2:	d10e      	bne.n	80134e2 <__mcmp+0x2a>
 80134c4:	3314      	adds	r3, #20
 80134c6:	3114      	adds	r1, #20
 80134c8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80134cc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80134d0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80134d4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80134d8:	4295      	cmp	r5, r2
 80134da:	d003      	beq.n	80134e4 <__mcmp+0x2c>
 80134dc:	d205      	bcs.n	80134ea <__mcmp+0x32>
 80134de:	f04f 30ff 	mov.w	r0, #4294967295
 80134e2:	bd30      	pop	{r4, r5, pc}
 80134e4:	42a3      	cmp	r3, r4
 80134e6:	d3f3      	bcc.n	80134d0 <__mcmp+0x18>
 80134e8:	e7fb      	b.n	80134e2 <__mcmp+0x2a>
 80134ea:	2001      	movs	r0, #1
 80134ec:	e7f9      	b.n	80134e2 <__mcmp+0x2a>
	...

080134f0 <__mdiff>:
 80134f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80134f4:	4689      	mov	r9, r1
 80134f6:	4606      	mov	r6, r0
 80134f8:	4611      	mov	r1, r2
 80134fa:	4648      	mov	r0, r9
 80134fc:	4614      	mov	r4, r2
 80134fe:	f7ff ffdb 	bl	80134b8 <__mcmp>
 8013502:	1e05      	subs	r5, r0, #0
 8013504:	d112      	bne.n	801352c <__mdiff+0x3c>
 8013506:	4629      	mov	r1, r5
 8013508:	4630      	mov	r0, r6
 801350a:	f7ff fd11 	bl	8012f30 <_Balloc>
 801350e:	4602      	mov	r2, r0
 8013510:	b928      	cbnz	r0, 801351e <__mdiff+0x2e>
 8013512:	4b3f      	ldr	r3, [pc, #252]	@ (8013610 <__mdiff+0x120>)
 8013514:	f240 2137 	movw	r1, #567	@ 0x237
 8013518:	483e      	ldr	r0, [pc, #248]	@ (8013614 <__mdiff+0x124>)
 801351a:	f001 fe05 	bl	8015128 <__assert_func>
 801351e:	2301      	movs	r3, #1
 8013520:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8013524:	4610      	mov	r0, r2
 8013526:	b003      	add	sp, #12
 8013528:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801352c:	bfbc      	itt	lt
 801352e:	464b      	movlt	r3, r9
 8013530:	46a1      	movlt	r9, r4
 8013532:	4630      	mov	r0, r6
 8013534:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8013538:	bfba      	itte	lt
 801353a:	461c      	movlt	r4, r3
 801353c:	2501      	movlt	r5, #1
 801353e:	2500      	movge	r5, #0
 8013540:	f7ff fcf6 	bl	8012f30 <_Balloc>
 8013544:	4602      	mov	r2, r0
 8013546:	b918      	cbnz	r0, 8013550 <__mdiff+0x60>
 8013548:	4b31      	ldr	r3, [pc, #196]	@ (8013610 <__mdiff+0x120>)
 801354a:	f240 2145 	movw	r1, #581	@ 0x245
 801354e:	e7e3      	b.n	8013518 <__mdiff+0x28>
 8013550:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8013554:	6926      	ldr	r6, [r4, #16]
 8013556:	60c5      	str	r5, [r0, #12]
 8013558:	f109 0310 	add.w	r3, r9, #16
 801355c:	f109 0514 	add.w	r5, r9, #20
 8013560:	f104 0e14 	add.w	lr, r4, #20
 8013564:	f100 0b14 	add.w	fp, r0, #20
 8013568:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801356c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8013570:	9301      	str	r3, [sp, #4]
 8013572:	46d9      	mov	r9, fp
 8013574:	f04f 0c00 	mov.w	ip, #0
 8013578:	9b01      	ldr	r3, [sp, #4]
 801357a:	f85e 0b04 	ldr.w	r0, [lr], #4
 801357e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8013582:	9301      	str	r3, [sp, #4]
 8013584:	fa1f f38a 	uxth.w	r3, sl
 8013588:	4619      	mov	r1, r3
 801358a:	b283      	uxth	r3, r0
 801358c:	1acb      	subs	r3, r1, r3
 801358e:	0c00      	lsrs	r0, r0, #16
 8013590:	4463      	add	r3, ip
 8013592:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8013596:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801359a:	b29b      	uxth	r3, r3
 801359c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80135a0:	4576      	cmp	r6, lr
 80135a2:	f849 3b04 	str.w	r3, [r9], #4
 80135a6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80135aa:	d8e5      	bhi.n	8013578 <__mdiff+0x88>
 80135ac:	1b33      	subs	r3, r6, r4
 80135ae:	3b15      	subs	r3, #21
 80135b0:	f023 0303 	bic.w	r3, r3, #3
 80135b4:	3415      	adds	r4, #21
 80135b6:	3304      	adds	r3, #4
 80135b8:	42a6      	cmp	r6, r4
 80135ba:	bf38      	it	cc
 80135bc:	2304      	movcc	r3, #4
 80135be:	441d      	add	r5, r3
 80135c0:	445b      	add	r3, fp
 80135c2:	461e      	mov	r6, r3
 80135c4:	462c      	mov	r4, r5
 80135c6:	4544      	cmp	r4, r8
 80135c8:	d30e      	bcc.n	80135e8 <__mdiff+0xf8>
 80135ca:	f108 0103 	add.w	r1, r8, #3
 80135ce:	1b49      	subs	r1, r1, r5
 80135d0:	f021 0103 	bic.w	r1, r1, #3
 80135d4:	3d03      	subs	r5, #3
 80135d6:	45a8      	cmp	r8, r5
 80135d8:	bf38      	it	cc
 80135da:	2100      	movcc	r1, #0
 80135dc:	440b      	add	r3, r1
 80135de:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80135e2:	b191      	cbz	r1, 801360a <__mdiff+0x11a>
 80135e4:	6117      	str	r7, [r2, #16]
 80135e6:	e79d      	b.n	8013524 <__mdiff+0x34>
 80135e8:	f854 1b04 	ldr.w	r1, [r4], #4
 80135ec:	46e6      	mov	lr, ip
 80135ee:	0c08      	lsrs	r0, r1, #16
 80135f0:	fa1c fc81 	uxtah	ip, ip, r1
 80135f4:	4471      	add	r1, lr
 80135f6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80135fa:	b289      	uxth	r1, r1
 80135fc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8013600:	f846 1b04 	str.w	r1, [r6], #4
 8013604:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8013608:	e7dd      	b.n	80135c6 <__mdiff+0xd6>
 801360a:	3f01      	subs	r7, #1
 801360c:	e7e7      	b.n	80135de <__mdiff+0xee>
 801360e:	bf00      	nop
 8013610:	08017273 	.word	0x08017273
 8013614:	08017284 	.word	0x08017284

08013618 <__ulp>:
 8013618:	b082      	sub	sp, #8
 801361a:	ed8d 0b00 	vstr	d0, [sp]
 801361e:	9a01      	ldr	r2, [sp, #4]
 8013620:	4b0f      	ldr	r3, [pc, #60]	@ (8013660 <__ulp+0x48>)
 8013622:	4013      	ands	r3, r2
 8013624:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8013628:	2b00      	cmp	r3, #0
 801362a:	dc08      	bgt.n	801363e <__ulp+0x26>
 801362c:	425b      	negs	r3, r3
 801362e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8013632:	ea4f 5223 	mov.w	r2, r3, asr #20
 8013636:	da04      	bge.n	8013642 <__ulp+0x2a>
 8013638:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 801363c:	4113      	asrs	r3, r2
 801363e:	2200      	movs	r2, #0
 8013640:	e008      	b.n	8013654 <__ulp+0x3c>
 8013642:	f1a2 0314 	sub.w	r3, r2, #20
 8013646:	2b1e      	cmp	r3, #30
 8013648:	bfda      	itte	le
 801364a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801364e:	40da      	lsrle	r2, r3
 8013650:	2201      	movgt	r2, #1
 8013652:	2300      	movs	r3, #0
 8013654:	4619      	mov	r1, r3
 8013656:	4610      	mov	r0, r2
 8013658:	ec41 0b10 	vmov	d0, r0, r1
 801365c:	b002      	add	sp, #8
 801365e:	4770      	bx	lr
 8013660:	7ff00000 	.word	0x7ff00000

08013664 <__b2d>:
 8013664:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013668:	6906      	ldr	r6, [r0, #16]
 801366a:	f100 0814 	add.w	r8, r0, #20
 801366e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8013672:	1f37      	subs	r7, r6, #4
 8013674:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8013678:	4610      	mov	r0, r2
 801367a:	f7ff fd4b 	bl	8013114 <__hi0bits>
 801367e:	f1c0 0320 	rsb	r3, r0, #32
 8013682:	280a      	cmp	r0, #10
 8013684:	600b      	str	r3, [r1, #0]
 8013686:	491b      	ldr	r1, [pc, #108]	@ (80136f4 <__b2d+0x90>)
 8013688:	dc15      	bgt.n	80136b6 <__b2d+0x52>
 801368a:	f1c0 0c0b 	rsb	ip, r0, #11
 801368e:	fa22 f30c 	lsr.w	r3, r2, ip
 8013692:	45b8      	cmp	r8, r7
 8013694:	ea43 0501 	orr.w	r5, r3, r1
 8013698:	bf34      	ite	cc
 801369a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801369e:	2300      	movcs	r3, #0
 80136a0:	3015      	adds	r0, #21
 80136a2:	fa02 f000 	lsl.w	r0, r2, r0
 80136a6:	fa23 f30c 	lsr.w	r3, r3, ip
 80136aa:	4303      	orrs	r3, r0
 80136ac:	461c      	mov	r4, r3
 80136ae:	ec45 4b10 	vmov	d0, r4, r5
 80136b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80136b6:	45b8      	cmp	r8, r7
 80136b8:	bf3a      	itte	cc
 80136ba:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80136be:	f1a6 0708 	subcc.w	r7, r6, #8
 80136c2:	2300      	movcs	r3, #0
 80136c4:	380b      	subs	r0, #11
 80136c6:	d012      	beq.n	80136ee <__b2d+0x8a>
 80136c8:	f1c0 0120 	rsb	r1, r0, #32
 80136cc:	fa23 f401 	lsr.w	r4, r3, r1
 80136d0:	4082      	lsls	r2, r0
 80136d2:	4322      	orrs	r2, r4
 80136d4:	4547      	cmp	r7, r8
 80136d6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80136da:	bf8c      	ite	hi
 80136dc:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80136e0:	2200      	movls	r2, #0
 80136e2:	4083      	lsls	r3, r0
 80136e4:	40ca      	lsrs	r2, r1
 80136e6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80136ea:	4313      	orrs	r3, r2
 80136ec:	e7de      	b.n	80136ac <__b2d+0x48>
 80136ee:	ea42 0501 	orr.w	r5, r2, r1
 80136f2:	e7db      	b.n	80136ac <__b2d+0x48>
 80136f4:	3ff00000 	.word	0x3ff00000

080136f8 <__d2b>:
 80136f8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80136fc:	460f      	mov	r7, r1
 80136fe:	2101      	movs	r1, #1
 8013700:	ec59 8b10 	vmov	r8, r9, d0
 8013704:	4616      	mov	r6, r2
 8013706:	f7ff fc13 	bl	8012f30 <_Balloc>
 801370a:	4604      	mov	r4, r0
 801370c:	b930      	cbnz	r0, 801371c <__d2b+0x24>
 801370e:	4602      	mov	r2, r0
 8013710:	4b23      	ldr	r3, [pc, #140]	@ (80137a0 <__d2b+0xa8>)
 8013712:	4824      	ldr	r0, [pc, #144]	@ (80137a4 <__d2b+0xac>)
 8013714:	f240 310f 	movw	r1, #783	@ 0x30f
 8013718:	f001 fd06 	bl	8015128 <__assert_func>
 801371c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8013720:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013724:	b10d      	cbz	r5, 801372a <__d2b+0x32>
 8013726:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801372a:	9301      	str	r3, [sp, #4]
 801372c:	f1b8 0300 	subs.w	r3, r8, #0
 8013730:	d023      	beq.n	801377a <__d2b+0x82>
 8013732:	4668      	mov	r0, sp
 8013734:	9300      	str	r3, [sp, #0]
 8013736:	f7ff fd0c 	bl	8013152 <__lo0bits>
 801373a:	e9dd 1200 	ldrd	r1, r2, [sp]
 801373e:	b1d0      	cbz	r0, 8013776 <__d2b+0x7e>
 8013740:	f1c0 0320 	rsb	r3, r0, #32
 8013744:	fa02 f303 	lsl.w	r3, r2, r3
 8013748:	430b      	orrs	r3, r1
 801374a:	40c2      	lsrs	r2, r0
 801374c:	6163      	str	r3, [r4, #20]
 801374e:	9201      	str	r2, [sp, #4]
 8013750:	9b01      	ldr	r3, [sp, #4]
 8013752:	61a3      	str	r3, [r4, #24]
 8013754:	2b00      	cmp	r3, #0
 8013756:	bf0c      	ite	eq
 8013758:	2201      	moveq	r2, #1
 801375a:	2202      	movne	r2, #2
 801375c:	6122      	str	r2, [r4, #16]
 801375e:	b1a5      	cbz	r5, 801378a <__d2b+0x92>
 8013760:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8013764:	4405      	add	r5, r0
 8013766:	603d      	str	r5, [r7, #0]
 8013768:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801376c:	6030      	str	r0, [r6, #0]
 801376e:	4620      	mov	r0, r4
 8013770:	b003      	add	sp, #12
 8013772:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8013776:	6161      	str	r1, [r4, #20]
 8013778:	e7ea      	b.n	8013750 <__d2b+0x58>
 801377a:	a801      	add	r0, sp, #4
 801377c:	f7ff fce9 	bl	8013152 <__lo0bits>
 8013780:	9b01      	ldr	r3, [sp, #4]
 8013782:	6163      	str	r3, [r4, #20]
 8013784:	3020      	adds	r0, #32
 8013786:	2201      	movs	r2, #1
 8013788:	e7e8      	b.n	801375c <__d2b+0x64>
 801378a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801378e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8013792:	6038      	str	r0, [r7, #0]
 8013794:	6918      	ldr	r0, [r3, #16]
 8013796:	f7ff fcbd 	bl	8013114 <__hi0bits>
 801379a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801379e:	e7e5      	b.n	801376c <__d2b+0x74>
 80137a0:	08017273 	.word	0x08017273
 80137a4:	08017284 	.word	0x08017284

080137a8 <__ratio>:
 80137a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80137ac:	b085      	sub	sp, #20
 80137ae:	e9cd 1000 	strd	r1, r0, [sp]
 80137b2:	a902      	add	r1, sp, #8
 80137b4:	f7ff ff56 	bl	8013664 <__b2d>
 80137b8:	9800      	ldr	r0, [sp, #0]
 80137ba:	a903      	add	r1, sp, #12
 80137bc:	ec55 4b10 	vmov	r4, r5, d0
 80137c0:	f7ff ff50 	bl	8013664 <__b2d>
 80137c4:	9b01      	ldr	r3, [sp, #4]
 80137c6:	6919      	ldr	r1, [r3, #16]
 80137c8:	9b00      	ldr	r3, [sp, #0]
 80137ca:	691b      	ldr	r3, [r3, #16]
 80137cc:	1ac9      	subs	r1, r1, r3
 80137ce:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80137d2:	1a9b      	subs	r3, r3, r2
 80137d4:	ec5b ab10 	vmov	sl, fp, d0
 80137d8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80137dc:	2b00      	cmp	r3, #0
 80137de:	bfce      	itee	gt
 80137e0:	462a      	movgt	r2, r5
 80137e2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80137e6:	465a      	movle	r2, fp
 80137e8:	462f      	mov	r7, r5
 80137ea:	46d9      	mov	r9, fp
 80137ec:	bfcc      	ite	gt
 80137ee:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80137f2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80137f6:	464b      	mov	r3, r9
 80137f8:	4652      	mov	r2, sl
 80137fa:	4620      	mov	r0, r4
 80137fc:	4639      	mov	r1, r7
 80137fe:	f7ed f84d 	bl	800089c <__aeabi_ddiv>
 8013802:	ec41 0b10 	vmov	d0, r0, r1
 8013806:	b005      	add	sp, #20
 8013808:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801380c <__copybits>:
 801380c:	3901      	subs	r1, #1
 801380e:	b570      	push	{r4, r5, r6, lr}
 8013810:	1149      	asrs	r1, r1, #5
 8013812:	6914      	ldr	r4, [r2, #16]
 8013814:	3101      	adds	r1, #1
 8013816:	f102 0314 	add.w	r3, r2, #20
 801381a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801381e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8013822:	1f05      	subs	r5, r0, #4
 8013824:	42a3      	cmp	r3, r4
 8013826:	d30c      	bcc.n	8013842 <__copybits+0x36>
 8013828:	1aa3      	subs	r3, r4, r2
 801382a:	3b11      	subs	r3, #17
 801382c:	f023 0303 	bic.w	r3, r3, #3
 8013830:	3211      	adds	r2, #17
 8013832:	42a2      	cmp	r2, r4
 8013834:	bf88      	it	hi
 8013836:	2300      	movhi	r3, #0
 8013838:	4418      	add	r0, r3
 801383a:	2300      	movs	r3, #0
 801383c:	4288      	cmp	r0, r1
 801383e:	d305      	bcc.n	801384c <__copybits+0x40>
 8013840:	bd70      	pop	{r4, r5, r6, pc}
 8013842:	f853 6b04 	ldr.w	r6, [r3], #4
 8013846:	f845 6f04 	str.w	r6, [r5, #4]!
 801384a:	e7eb      	b.n	8013824 <__copybits+0x18>
 801384c:	f840 3b04 	str.w	r3, [r0], #4
 8013850:	e7f4      	b.n	801383c <__copybits+0x30>

08013852 <__any_on>:
 8013852:	f100 0214 	add.w	r2, r0, #20
 8013856:	6900      	ldr	r0, [r0, #16]
 8013858:	114b      	asrs	r3, r1, #5
 801385a:	4298      	cmp	r0, r3
 801385c:	b510      	push	{r4, lr}
 801385e:	db11      	blt.n	8013884 <__any_on+0x32>
 8013860:	dd0a      	ble.n	8013878 <__any_on+0x26>
 8013862:	f011 011f 	ands.w	r1, r1, #31
 8013866:	d007      	beq.n	8013878 <__any_on+0x26>
 8013868:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801386c:	fa24 f001 	lsr.w	r0, r4, r1
 8013870:	fa00 f101 	lsl.w	r1, r0, r1
 8013874:	428c      	cmp	r4, r1
 8013876:	d10b      	bne.n	8013890 <__any_on+0x3e>
 8013878:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801387c:	4293      	cmp	r3, r2
 801387e:	d803      	bhi.n	8013888 <__any_on+0x36>
 8013880:	2000      	movs	r0, #0
 8013882:	bd10      	pop	{r4, pc}
 8013884:	4603      	mov	r3, r0
 8013886:	e7f7      	b.n	8013878 <__any_on+0x26>
 8013888:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801388c:	2900      	cmp	r1, #0
 801388e:	d0f5      	beq.n	801387c <__any_on+0x2a>
 8013890:	2001      	movs	r0, #1
 8013892:	e7f6      	b.n	8013882 <__any_on+0x30>

08013894 <sulp>:
 8013894:	b570      	push	{r4, r5, r6, lr}
 8013896:	4604      	mov	r4, r0
 8013898:	460d      	mov	r5, r1
 801389a:	ec45 4b10 	vmov	d0, r4, r5
 801389e:	4616      	mov	r6, r2
 80138a0:	f7ff feba 	bl	8013618 <__ulp>
 80138a4:	ec51 0b10 	vmov	r0, r1, d0
 80138a8:	b17e      	cbz	r6, 80138ca <sulp+0x36>
 80138aa:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80138ae:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 80138b2:	2b00      	cmp	r3, #0
 80138b4:	dd09      	ble.n	80138ca <sulp+0x36>
 80138b6:	051b      	lsls	r3, r3, #20
 80138b8:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 80138bc:	2400      	movs	r4, #0
 80138be:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 80138c2:	4622      	mov	r2, r4
 80138c4:	462b      	mov	r3, r5
 80138c6:	f7ec febf 	bl	8000648 <__aeabi_dmul>
 80138ca:	ec41 0b10 	vmov	d0, r0, r1
 80138ce:	bd70      	pop	{r4, r5, r6, pc}

080138d0 <_strtod_l>:
 80138d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80138d4:	b09f      	sub	sp, #124	@ 0x7c
 80138d6:	460c      	mov	r4, r1
 80138d8:	9217      	str	r2, [sp, #92]	@ 0x5c
 80138da:	2200      	movs	r2, #0
 80138dc:	921a      	str	r2, [sp, #104]	@ 0x68
 80138de:	9005      	str	r0, [sp, #20]
 80138e0:	f04f 0a00 	mov.w	sl, #0
 80138e4:	f04f 0b00 	mov.w	fp, #0
 80138e8:	460a      	mov	r2, r1
 80138ea:	9219      	str	r2, [sp, #100]	@ 0x64
 80138ec:	7811      	ldrb	r1, [r2, #0]
 80138ee:	292b      	cmp	r1, #43	@ 0x2b
 80138f0:	d04a      	beq.n	8013988 <_strtod_l+0xb8>
 80138f2:	d838      	bhi.n	8013966 <_strtod_l+0x96>
 80138f4:	290d      	cmp	r1, #13
 80138f6:	d832      	bhi.n	801395e <_strtod_l+0x8e>
 80138f8:	2908      	cmp	r1, #8
 80138fa:	d832      	bhi.n	8013962 <_strtod_l+0x92>
 80138fc:	2900      	cmp	r1, #0
 80138fe:	d03b      	beq.n	8013978 <_strtod_l+0xa8>
 8013900:	2200      	movs	r2, #0
 8013902:	920b      	str	r2, [sp, #44]	@ 0x2c
 8013904:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8013906:	782a      	ldrb	r2, [r5, #0]
 8013908:	2a30      	cmp	r2, #48	@ 0x30
 801390a:	f040 80b3 	bne.w	8013a74 <_strtod_l+0x1a4>
 801390e:	786a      	ldrb	r2, [r5, #1]
 8013910:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8013914:	2a58      	cmp	r2, #88	@ 0x58
 8013916:	d16e      	bne.n	80139f6 <_strtod_l+0x126>
 8013918:	9302      	str	r3, [sp, #8]
 801391a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801391c:	9301      	str	r3, [sp, #4]
 801391e:	ab1a      	add	r3, sp, #104	@ 0x68
 8013920:	9300      	str	r3, [sp, #0]
 8013922:	4a8e      	ldr	r2, [pc, #568]	@ (8013b5c <_strtod_l+0x28c>)
 8013924:	9805      	ldr	r0, [sp, #20]
 8013926:	ab1b      	add	r3, sp, #108	@ 0x6c
 8013928:	a919      	add	r1, sp, #100	@ 0x64
 801392a:	f001 fc97 	bl	801525c <__gethex>
 801392e:	f010 060f 	ands.w	r6, r0, #15
 8013932:	4604      	mov	r4, r0
 8013934:	d005      	beq.n	8013942 <_strtod_l+0x72>
 8013936:	2e06      	cmp	r6, #6
 8013938:	d128      	bne.n	801398c <_strtod_l+0xbc>
 801393a:	3501      	adds	r5, #1
 801393c:	2300      	movs	r3, #0
 801393e:	9519      	str	r5, [sp, #100]	@ 0x64
 8013940:	930b      	str	r3, [sp, #44]	@ 0x2c
 8013942:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8013944:	2b00      	cmp	r3, #0
 8013946:	f040 858e 	bne.w	8014466 <_strtod_l+0xb96>
 801394a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801394c:	b1cb      	cbz	r3, 8013982 <_strtod_l+0xb2>
 801394e:	4652      	mov	r2, sl
 8013950:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8013954:	ec43 2b10 	vmov	d0, r2, r3
 8013958:	b01f      	add	sp, #124	@ 0x7c
 801395a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801395e:	2920      	cmp	r1, #32
 8013960:	d1ce      	bne.n	8013900 <_strtod_l+0x30>
 8013962:	3201      	adds	r2, #1
 8013964:	e7c1      	b.n	80138ea <_strtod_l+0x1a>
 8013966:	292d      	cmp	r1, #45	@ 0x2d
 8013968:	d1ca      	bne.n	8013900 <_strtod_l+0x30>
 801396a:	2101      	movs	r1, #1
 801396c:	910b      	str	r1, [sp, #44]	@ 0x2c
 801396e:	1c51      	adds	r1, r2, #1
 8013970:	9119      	str	r1, [sp, #100]	@ 0x64
 8013972:	7852      	ldrb	r2, [r2, #1]
 8013974:	2a00      	cmp	r2, #0
 8013976:	d1c5      	bne.n	8013904 <_strtod_l+0x34>
 8013978:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801397a:	9419      	str	r4, [sp, #100]	@ 0x64
 801397c:	2b00      	cmp	r3, #0
 801397e:	f040 8570 	bne.w	8014462 <_strtod_l+0xb92>
 8013982:	4652      	mov	r2, sl
 8013984:	465b      	mov	r3, fp
 8013986:	e7e5      	b.n	8013954 <_strtod_l+0x84>
 8013988:	2100      	movs	r1, #0
 801398a:	e7ef      	b.n	801396c <_strtod_l+0x9c>
 801398c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801398e:	b13a      	cbz	r2, 80139a0 <_strtod_l+0xd0>
 8013990:	2135      	movs	r1, #53	@ 0x35
 8013992:	a81c      	add	r0, sp, #112	@ 0x70
 8013994:	f7ff ff3a 	bl	801380c <__copybits>
 8013998:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801399a:	9805      	ldr	r0, [sp, #20]
 801399c:	f7ff fb08 	bl	8012fb0 <_Bfree>
 80139a0:	3e01      	subs	r6, #1
 80139a2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 80139a4:	2e04      	cmp	r6, #4
 80139a6:	d806      	bhi.n	80139b6 <_strtod_l+0xe6>
 80139a8:	e8df f006 	tbb	[pc, r6]
 80139ac:	201d0314 	.word	0x201d0314
 80139b0:	14          	.byte	0x14
 80139b1:	00          	.byte	0x00
 80139b2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 80139b6:	05e1      	lsls	r1, r4, #23
 80139b8:	bf48      	it	mi
 80139ba:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 80139be:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80139c2:	0d1b      	lsrs	r3, r3, #20
 80139c4:	051b      	lsls	r3, r3, #20
 80139c6:	2b00      	cmp	r3, #0
 80139c8:	d1bb      	bne.n	8013942 <_strtod_l+0x72>
 80139ca:	f7fe fb21 	bl	8012010 <__errno>
 80139ce:	2322      	movs	r3, #34	@ 0x22
 80139d0:	6003      	str	r3, [r0, #0]
 80139d2:	e7b6      	b.n	8013942 <_strtod_l+0x72>
 80139d4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80139d8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80139dc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80139e0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80139e4:	e7e7      	b.n	80139b6 <_strtod_l+0xe6>
 80139e6:	f8df b17c 	ldr.w	fp, [pc, #380]	@ 8013b64 <_strtod_l+0x294>
 80139ea:	e7e4      	b.n	80139b6 <_strtod_l+0xe6>
 80139ec:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80139f0:	f04f 3aff 	mov.w	sl, #4294967295
 80139f4:	e7df      	b.n	80139b6 <_strtod_l+0xe6>
 80139f6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80139f8:	1c5a      	adds	r2, r3, #1
 80139fa:	9219      	str	r2, [sp, #100]	@ 0x64
 80139fc:	785b      	ldrb	r3, [r3, #1]
 80139fe:	2b30      	cmp	r3, #48	@ 0x30
 8013a00:	d0f9      	beq.n	80139f6 <_strtod_l+0x126>
 8013a02:	2b00      	cmp	r3, #0
 8013a04:	d09d      	beq.n	8013942 <_strtod_l+0x72>
 8013a06:	2301      	movs	r3, #1
 8013a08:	9309      	str	r3, [sp, #36]	@ 0x24
 8013a0a:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013a0c:	930c      	str	r3, [sp, #48]	@ 0x30
 8013a0e:	2300      	movs	r3, #0
 8013a10:	9308      	str	r3, [sp, #32]
 8013a12:	930a      	str	r3, [sp, #40]	@ 0x28
 8013a14:	461f      	mov	r7, r3
 8013a16:	220a      	movs	r2, #10
 8013a18:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8013a1a:	7805      	ldrb	r5, [r0, #0]
 8013a1c:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8013a20:	b2d9      	uxtb	r1, r3
 8013a22:	2909      	cmp	r1, #9
 8013a24:	d928      	bls.n	8013a78 <_strtod_l+0x1a8>
 8013a26:	494e      	ldr	r1, [pc, #312]	@ (8013b60 <_strtod_l+0x290>)
 8013a28:	2201      	movs	r2, #1
 8013a2a:	f7fe fa94 	bl	8011f56 <strncmp>
 8013a2e:	2800      	cmp	r0, #0
 8013a30:	d032      	beq.n	8013a98 <_strtod_l+0x1c8>
 8013a32:	2000      	movs	r0, #0
 8013a34:	462a      	mov	r2, r5
 8013a36:	4681      	mov	r9, r0
 8013a38:	463d      	mov	r5, r7
 8013a3a:	4603      	mov	r3, r0
 8013a3c:	2a65      	cmp	r2, #101	@ 0x65
 8013a3e:	d001      	beq.n	8013a44 <_strtod_l+0x174>
 8013a40:	2a45      	cmp	r2, #69	@ 0x45
 8013a42:	d114      	bne.n	8013a6e <_strtod_l+0x19e>
 8013a44:	b91d      	cbnz	r5, 8013a4e <_strtod_l+0x17e>
 8013a46:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013a48:	4302      	orrs	r2, r0
 8013a4a:	d095      	beq.n	8013978 <_strtod_l+0xa8>
 8013a4c:	2500      	movs	r5, #0
 8013a4e:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8013a50:	1c62      	adds	r2, r4, #1
 8013a52:	9219      	str	r2, [sp, #100]	@ 0x64
 8013a54:	7862      	ldrb	r2, [r4, #1]
 8013a56:	2a2b      	cmp	r2, #43	@ 0x2b
 8013a58:	d077      	beq.n	8013b4a <_strtod_l+0x27a>
 8013a5a:	2a2d      	cmp	r2, #45	@ 0x2d
 8013a5c:	d07b      	beq.n	8013b56 <_strtod_l+0x286>
 8013a5e:	f04f 0c00 	mov.w	ip, #0
 8013a62:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8013a66:	2909      	cmp	r1, #9
 8013a68:	f240 8082 	bls.w	8013b70 <_strtod_l+0x2a0>
 8013a6c:	9419      	str	r4, [sp, #100]	@ 0x64
 8013a6e:	f04f 0800 	mov.w	r8, #0
 8013a72:	e0a2      	b.n	8013bba <_strtod_l+0x2ea>
 8013a74:	2300      	movs	r3, #0
 8013a76:	e7c7      	b.n	8013a08 <_strtod_l+0x138>
 8013a78:	2f08      	cmp	r7, #8
 8013a7a:	bfd5      	itete	le
 8013a7c:	990a      	ldrle	r1, [sp, #40]	@ 0x28
 8013a7e:	9908      	ldrgt	r1, [sp, #32]
 8013a80:	fb02 3301 	mlale	r3, r2, r1, r3
 8013a84:	fb02 3301 	mlagt	r3, r2, r1, r3
 8013a88:	f100 0001 	add.w	r0, r0, #1
 8013a8c:	bfd4      	ite	le
 8013a8e:	930a      	strle	r3, [sp, #40]	@ 0x28
 8013a90:	9308      	strgt	r3, [sp, #32]
 8013a92:	3701      	adds	r7, #1
 8013a94:	9019      	str	r0, [sp, #100]	@ 0x64
 8013a96:	e7bf      	b.n	8013a18 <_strtod_l+0x148>
 8013a98:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013a9a:	1c5a      	adds	r2, r3, #1
 8013a9c:	9219      	str	r2, [sp, #100]	@ 0x64
 8013a9e:	785a      	ldrb	r2, [r3, #1]
 8013aa0:	b37f      	cbz	r7, 8013b02 <_strtod_l+0x232>
 8013aa2:	4681      	mov	r9, r0
 8013aa4:	463d      	mov	r5, r7
 8013aa6:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8013aaa:	2b09      	cmp	r3, #9
 8013aac:	d912      	bls.n	8013ad4 <_strtod_l+0x204>
 8013aae:	2301      	movs	r3, #1
 8013ab0:	e7c4      	b.n	8013a3c <_strtod_l+0x16c>
 8013ab2:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013ab4:	1c5a      	adds	r2, r3, #1
 8013ab6:	9219      	str	r2, [sp, #100]	@ 0x64
 8013ab8:	785a      	ldrb	r2, [r3, #1]
 8013aba:	3001      	adds	r0, #1
 8013abc:	2a30      	cmp	r2, #48	@ 0x30
 8013abe:	d0f8      	beq.n	8013ab2 <_strtod_l+0x1e2>
 8013ac0:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8013ac4:	2b08      	cmp	r3, #8
 8013ac6:	f200 84d3 	bhi.w	8014470 <_strtod_l+0xba0>
 8013aca:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013acc:	930c      	str	r3, [sp, #48]	@ 0x30
 8013ace:	4681      	mov	r9, r0
 8013ad0:	2000      	movs	r0, #0
 8013ad2:	4605      	mov	r5, r0
 8013ad4:	3a30      	subs	r2, #48	@ 0x30
 8013ad6:	f100 0301 	add.w	r3, r0, #1
 8013ada:	d02a      	beq.n	8013b32 <_strtod_l+0x262>
 8013adc:	4499      	add	r9, r3
 8013ade:	eb00 0c05 	add.w	ip, r0, r5
 8013ae2:	462b      	mov	r3, r5
 8013ae4:	210a      	movs	r1, #10
 8013ae6:	4563      	cmp	r3, ip
 8013ae8:	d10d      	bne.n	8013b06 <_strtod_l+0x236>
 8013aea:	1c69      	adds	r1, r5, #1
 8013aec:	4401      	add	r1, r0
 8013aee:	4428      	add	r0, r5
 8013af0:	2808      	cmp	r0, #8
 8013af2:	dc16      	bgt.n	8013b22 <_strtod_l+0x252>
 8013af4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8013af6:	230a      	movs	r3, #10
 8013af8:	fb03 2300 	mla	r3, r3, r0, r2
 8013afc:	930a      	str	r3, [sp, #40]	@ 0x28
 8013afe:	2300      	movs	r3, #0
 8013b00:	e018      	b.n	8013b34 <_strtod_l+0x264>
 8013b02:	4638      	mov	r0, r7
 8013b04:	e7da      	b.n	8013abc <_strtod_l+0x1ec>
 8013b06:	2b08      	cmp	r3, #8
 8013b08:	f103 0301 	add.w	r3, r3, #1
 8013b0c:	dc03      	bgt.n	8013b16 <_strtod_l+0x246>
 8013b0e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8013b10:	434e      	muls	r6, r1
 8013b12:	960a      	str	r6, [sp, #40]	@ 0x28
 8013b14:	e7e7      	b.n	8013ae6 <_strtod_l+0x216>
 8013b16:	2b10      	cmp	r3, #16
 8013b18:	bfde      	ittt	le
 8013b1a:	9e08      	ldrle	r6, [sp, #32]
 8013b1c:	434e      	mulle	r6, r1
 8013b1e:	9608      	strle	r6, [sp, #32]
 8013b20:	e7e1      	b.n	8013ae6 <_strtod_l+0x216>
 8013b22:	280f      	cmp	r0, #15
 8013b24:	dceb      	bgt.n	8013afe <_strtod_l+0x22e>
 8013b26:	9808      	ldr	r0, [sp, #32]
 8013b28:	230a      	movs	r3, #10
 8013b2a:	fb03 2300 	mla	r3, r3, r0, r2
 8013b2e:	9308      	str	r3, [sp, #32]
 8013b30:	e7e5      	b.n	8013afe <_strtod_l+0x22e>
 8013b32:	4629      	mov	r1, r5
 8013b34:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8013b36:	1c50      	adds	r0, r2, #1
 8013b38:	9019      	str	r0, [sp, #100]	@ 0x64
 8013b3a:	7852      	ldrb	r2, [r2, #1]
 8013b3c:	4618      	mov	r0, r3
 8013b3e:	460d      	mov	r5, r1
 8013b40:	e7b1      	b.n	8013aa6 <_strtod_l+0x1d6>
 8013b42:	f04f 0900 	mov.w	r9, #0
 8013b46:	2301      	movs	r3, #1
 8013b48:	e77d      	b.n	8013a46 <_strtod_l+0x176>
 8013b4a:	f04f 0c00 	mov.w	ip, #0
 8013b4e:	1ca2      	adds	r2, r4, #2
 8013b50:	9219      	str	r2, [sp, #100]	@ 0x64
 8013b52:	78a2      	ldrb	r2, [r4, #2]
 8013b54:	e785      	b.n	8013a62 <_strtod_l+0x192>
 8013b56:	f04f 0c01 	mov.w	ip, #1
 8013b5a:	e7f8      	b.n	8013b4e <_strtod_l+0x27e>
 8013b5c:	080173f8 	.word	0x080173f8
 8013b60:	080173e0 	.word	0x080173e0
 8013b64:	7ff00000 	.word	0x7ff00000
 8013b68:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8013b6a:	1c51      	adds	r1, r2, #1
 8013b6c:	9119      	str	r1, [sp, #100]	@ 0x64
 8013b6e:	7852      	ldrb	r2, [r2, #1]
 8013b70:	2a30      	cmp	r2, #48	@ 0x30
 8013b72:	d0f9      	beq.n	8013b68 <_strtod_l+0x298>
 8013b74:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8013b78:	2908      	cmp	r1, #8
 8013b7a:	f63f af78 	bhi.w	8013a6e <_strtod_l+0x19e>
 8013b7e:	3a30      	subs	r2, #48	@ 0x30
 8013b80:	920e      	str	r2, [sp, #56]	@ 0x38
 8013b82:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8013b84:	920f      	str	r2, [sp, #60]	@ 0x3c
 8013b86:	f04f 080a 	mov.w	r8, #10
 8013b8a:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8013b8c:	1c56      	adds	r6, r2, #1
 8013b8e:	9619      	str	r6, [sp, #100]	@ 0x64
 8013b90:	7852      	ldrb	r2, [r2, #1]
 8013b92:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8013b96:	f1be 0f09 	cmp.w	lr, #9
 8013b9a:	d939      	bls.n	8013c10 <_strtod_l+0x340>
 8013b9c:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8013b9e:	1a76      	subs	r6, r6, r1
 8013ba0:	2e08      	cmp	r6, #8
 8013ba2:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8013ba6:	dc03      	bgt.n	8013bb0 <_strtod_l+0x2e0>
 8013ba8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8013baa:	4588      	cmp	r8, r1
 8013bac:	bfa8      	it	ge
 8013bae:	4688      	movge	r8, r1
 8013bb0:	f1bc 0f00 	cmp.w	ip, #0
 8013bb4:	d001      	beq.n	8013bba <_strtod_l+0x2ea>
 8013bb6:	f1c8 0800 	rsb	r8, r8, #0
 8013bba:	2d00      	cmp	r5, #0
 8013bbc:	d14e      	bne.n	8013c5c <_strtod_l+0x38c>
 8013bbe:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8013bc0:	4308      	orrs	r0, r1
 8013bc2:	f47f aebe 	bne.w	8013942 <_strtod_l+0x72>
 8013bc6:	2b00      	cmp	r3, #0
 8013bc8:	f47f aed6 	bne.w	8013978 <_strtod_l+0xa8>
 8013bcc:	2a69      	cmp	r2, #105	@ 0x69
 8013bce:	d028      	beq.n	8013c22 <_strtod_l+0x352>
 8013bd0:	dc25      	bgt.n	8013c1e <_strtod_l+0x34e>
 8013bd2:	2a49      	cmp	r2, #73	@ 0x49
 8013bd4:	d025      	beq.n	8013c22 <_strtod_l+0x352>
 8013bd6:	2a4e      	cmp	r2, #78	@ 0x4e
 8013bd8:	f47f aece 	bne.w	8013978 <_strtod_l+0xa8>
 8013bdc:	499b      	ldr	r1, [pc, #620]	@ (8013e4c <_strtod_l+0x57c>)
 8013bde:	a819      	add	r0, sp, #100	@ 0x64
 8013be0:	f001 fd5e 	bl	80156a0 <__match>
 8013be4:	2800      	cmp	r0, #0
 8013be6:	f43f aec7 	beq.w	8013978 <_strtod_l+0xa8>
 8013bea:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013bec:	781b      	ldrb	r3, [r3, #0]
 8013bee:	2b28      	cmp	r3, #40	@ 0x28
 8013bf0:	d12e      	bne.n	8013c50 <_strtod_l+0x380>
 8013bf2:	4997      	ldr	r1, [pc, #604]	@ (8013e50 <_strtod_l+0x580>)
 8013bf4:	aa1c      	add	r2, sp, #112	@ 0x70
 8013bf6:	a819      	add	r0, sp, #100	@ 0x64
 8013bf8:	f001 fd66 	bl	80156c8 <__hexnan>
 8013bfc:	2805      	cmp	r0, #5
 8013bfe:	d127      	bne.n	8013c50 <_strtod_l+0x380>
 8013c00:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8013c02:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8013c06:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8013c0a:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8013c0e:	e698      	b.n	8013942 <_strtod_l+0x72>
 8013c10:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8013c12:	fb08 2101 	mla	r1, r8, r1, r2
 8013c16:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8013c1a:	920e      	str	r2, [sp, #56]	@ 0x38
 8013c1c:	e7b5      	b.n	8013b8a <_strtod_l+0x2ba>
 8013c1e:	2a6e      	cmp	r2, #110	@ 0x6e
 8013c20:	e7da      	b.n	8013bd8 <_strtod_l+0x308>
 8013c22:	498c      	ldr	r1, [pc, #560]	@ (8013e54 <_strtod_l+0x584>)
 8013c24:	a819      	add	r0, sp, #100	@ 0x64
 8013c26:	f001 fd3b 	bl	80156a0 <__match>
 8013c2a:	2800      	cmp	r0, #0
 8013c2c:	f43f aea4 	beq.w	8013978 <_strtod_l+0xa8>
 8013c30:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013c32:	4989      	ldr	r1, [pc, #548]	@ (8013e58 <_strtod_l+0x588>)
 8013c34:	3b01      	subs	r3, #1
 8013c36:	a819      	add	r0, sp, #100	@ 0x64
 8013c38:	9319      	str	r3, [sp, #100]	@ 0x64
 8013c3a:	f001 fd31 	bl	80156a0 <__match>
 8013c3e:	b910      	cbnz	r0, 8013c46 <_strtod_l+0x376>
 8013c40:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8013c42:	3301      	adds	r3, #1
 8013c44:	9319      	str	r3, [sp, #100]	@ 0x64
 8013c46:	f8df b220 	ldr.w	fp, [pc, #544]	@ 8013e68 <_strtod_l+0x598>
 8013c4a:	f04f 0a00 	mov.w	sl, #0
 8013c4e:	e678      	b.n	8013942 <_strtod_l+0x72>
 8013c50:	4882      	ldr	r0, [pc, #520]	@ (8013e5c <_strtod_l+0x58c>)
 8013c52:	f001 fa61 	bl	8015118 <nan>
 8013c56:	ec5b ab10 	vmov	sl, fp, d0
 8013c5a:	e672      	b.n	8013942 <_strtod_l+0x72>
 8013c5c:	eba8 0309 	sub.w	r3, r8, r9
 8013c60:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8013c62:	9309      	str	r3, [sp, #36]	@ 0x24
 8013c64:	2f00      	cmp	r7, #0
 8013c66:	bf08      	it	eq
 8013c68:	462f      	moveq	r7, r5
 8013c6a:	2d10      	cmp	r5, #16
 8013c6c:	462c      	mov	r4, r5
 8013c6e:	bfa8      	it	ge
 8013c70:	2410      	movge	r4, #16
 8013c72:	f7ec fc6f 	bl	8000554 <__aeabi_ui2d>
 8013c76:	2d09      	cmp	r5, #9
 8013c78:	4682      	mov	sl, r0
 8013c7a:	468b      	mov	fp, r1
 8013c7c:	dc13      	bgt.n	8013ca6 <_strtod_l+0x3d6>
 8013c7e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013c80:	2b00      	cmp	r3, #0
 8013c82:	f43f ae5e 	beq.w	8013942 <_strtod_l+0x72>
 8013c86:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013c88:	dd78      	ble.n	8013d7c <_strtod_l+0x4ac>
 8013c8a:	2b16      	cmp	r3, #22
 8013c8c:	dc5f      	bgt.n	8013d4e <_strtod_l+0x47e>
 8013c8e:	4974      	ldr	r1, [pc, #464]	@ (8013e60 <_strtod_l+0x590>)
 8013c90:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8013c94:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013c98:	4652      	mov	r2, sl
 8013c9a:	465b      	mov	r3, fp
 8013c9c:	f7ec fcd4 	bl	8000648 <__aeabi_dmul>
 8013ca0:	4682      	mov	sl, r0
 8013ca2:	468b      	mov	fp, r1
 8013ca4:	e64d      	b.n	8013942 <_strtod_l+0x72>
 8013ca6:	4b6e      	ldr	r3, [pc, #440]	@ (8013e60 <_strtod_l+0x590>)
 8013ca8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8013cac:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8013cb0:	f7ec fcca 	bl	8000648 <__aeabi_dmul>
 8013cb4:	4682      	mov	sl, r0
 8013cb6:	9808      	ldr	r0, [sp, #32]
 8013cb8:	468b      	mov	fp, r1
 8013cba:	f7ec fc4b 	bl	8000554 <__aeabi_ui2d>
 8013cbe:	4602      	mov	r2, r0
 8013cc0:	460b      	mov	r3, r1
 8013cc2:	4650      	mov	r0, sl
 8013cc4:	4659      	mov	r1, fp
 8013cc6:	f7ec fb09 	bl	80002dc <__adddf3>
 8013cca:	2d0f      	cmp	r5, #15
 8013ccc:	4682      	mov	sl, r0
 8013cce:	468b      	mov	fp, r1
 8013cd0:	ddd5      	ble.n	8013c7e <_strtod_l+0x3ae>
 8013cd2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013cd4:	1b2c      	subs	r4, r5, r4
 8013cd6:	441c      	add	r4, r3
 8013cd8:	2c00      	cmp	r4, #0
 8013cda:	f340 8096 	ble.w	8013e0a <_strtod_l+0x53a>
 8013cde:	f014 030f 	ands.w	r3, r4, #15
 8013ce2:	d00a      	beq.n	8013cfa <_strtod_l+0x42a>
 8013ce4:	495e      	ldr	r1, [pc, #376]	@ (8013e60 <_strtod_l+0x590>)
 8013ce6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8013cea:	4652      	mov	r2, sl
 8013cec:	465b      	mov	r3, fp
 8013cee:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013cf2:	f7ec fca9 	bl	8000648 <__aeabi_dmul>
 8013cf6:	4682      	mov	sl, r0
 8013cf8:	468b      	mov	fp, r1
 8013cfa:	f034 040f 	bics.w	r4, r4, #15
 8013cfe:	d073      	beq.n	8013de8 <_strtod_l+0x518>
 8013d00:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8013d04:	dd48      	ble.n	8013d98 <_strtod_l+0x4c8>
 8013d06:	2400      	movs	r4, #0
 8013d08:	46a0      	mov	r8, r4
 8013d0a:	940a      	str	r4, [sp, #40]	@ 0x28
 8013d0c:	46a1      	mov	r9, r4
 8013d0e:	9a05      	ldr	r2, [sp, #20]
 8013d10:	f8df b154 	ldr.w	fp, [pc, #340]	@ 8013e68 <_strtod_l+0x598>
 8013d14:	2322      	movs	r3, #34	@ 0x22
 8013d16:	6013      	str	r3, [r2, #0]
 8013d18:	f04f 0a00 	mov.w	sl, #0
 8013d1c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013d1e:	2b00      	cmp	r3, #0
 8013d20:	f43f ae0f 	beq.w	8013942 <_strtod_l+0x72>
 8013d24:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8013d26:	9805      	ldr	r0, [sp, #20]
 8013d28:	f7ff f942 	bl	8012fb0 <_Bfree>
 8013d2c:	9805      	ldr	r0, [sp, #20]
 8013d2e:	4649      	mov	r1, r9
 8013d30:	f7ff f93e 	bl	8012fb0 <_Bfree>
 8013d34:	9805      	ldr	r0, [sp, #20]
 8013d36:	4641      	mov	r1, r8
 8013d38:	f7ff f93a 	bl	8012fb0 <_Bfree>
 8013d3c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8013d3e:	9805      	ldr	r0, [sp, #20]
 8013d40:	f7ff f936 	bl	8012fb0 <_Bfree>
 8013d44:	9805      	ldr	r0, [sp, #20]
 8013d46:	4621      	mov	r1, r4
 8013d48:	f7ff f932 	bl	8012fb0 <_Bfree>
 8013d4c:	e5f9      	b.n	8013942 <_strtod_l+0x72>
 8013d4e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013d50:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8013d54:	4293      	cmp	r3, r2
 8013d56:	dbbc      	blt.n	8013cd2 <_strtod_l+0x402>
 8013d58:	4c41      	ldr	r4, [pc, #260]	@ (8013e60 <_strtod_l+0x590>)
 8013d5a:	f1c5 050f 	rsb	r5, r5, #15
 8013d5e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8013d62:	4652      	mov	r2, sl
 8013d64:	465b      	mov	r3, fp
 8013d66:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013d6a:	f7ec fc6d 	bl	8000648 <__aeabi_dmul>
 8013d6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8013d70:	1b5d      	subs	r5, r3, r5
 8013d72:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8013d76:	e9d4 2300 	ldrd	r2, r3, [r4]
 8013d7a:	e78f      	b.n	8013c9c <_strtod_l+0x3cc>
 8013d7c:	3316      	adds	r3, #22
 8013d7e:	dba8      	blt.n	8013cd2 <_strtod_l+0x402>
 8013d80:	4b37      	ldr	r3, [pc, #220]	@ (8013e60 <_strtod_l+0x590>)
 8013d82:	eba9 0808 	sub.w	r8, r9, r8
 8013d86:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8013d8a:	e9d8 2300 	ldrd	r2, r3, [r8]
 8013d8e:	4650      	mov	r0, sl
 8013d90:	4659      	mov	r1, fp
 8013d92:	f7ec fd83 	bl	800089c <__aeabi_ddiv>
 8013d96:	e783      	b.n	8013ca0 <_strtod_l+0x3d0>
 8013d98:	4b32      	ldr	r3, [pc, #200]	@ (8013e64 <_strtod_l+0x594>)
 8013d9a:	9308      	str	r3, [sp, #32]
 8013d9c:	2300      	movs	r3, #0
 8013d9e:	1124      	asrs	r4, r4, #4
 8013da0:	4650      	mov	r0, sl
 8013da2:	4659      	mov	r1, fp
 8013da4:	461e      	mov	r6, r3
 8013da6:	2c01      	cmp	r4, #1
 8013da8:	dc21      	bgt.n	8013dee <_strtod_l+0x51e>
 8013daa:	b10b      	cbz	r3, 8013db0 <_strtod_l+0x4e0>
 8013dac:	4682      	mov	sl, r0
 8013dae:	468b      	mov	fp, r1
 8013db0:	492c      	ldr	r1, [pc, #176]	@ (8013e64 <_strtod_l+0x594>)
 8013db2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8013db6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8013dba:	4652      	mov	r2, sl
 8013dbc:	465b      	mov	r3, fp
 8013dbe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8013dc2:	f7ec fc41 	bl	8000648 <__aeabi_dmul>
 8013dc6:	4b28      	ldr	r3, [pc, #160]	@ (8013e68 <_strtod_l+0x598>)
 8013dc8:	460a      	mov	r2, r1
 8013dca:	400b      	ands	r3, r1
 8013dcc:	4927      	ldr	r1, [pc, #156]	@ (8013e6c <_strtod_l+0x59c>)
 8013dce:	428b      	cmp	r3, r1
 8013dd0:	4682      	mov	sl, r0
 8013dd2:	d898      	bhi.n	8013d06 <_strtod_l+0x436>
 8013dd4:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8013dd8:	428b      	cmp	r3, r1
 8013dda:	bf86      	itte	hi
 8013ddc:	f8df b090 	ldrhi.w	fp, [pc, #144]	@ 8013e70 <_strtod_l+0x5a0>
 8013de0:	f04f 3aff 	movhi.w	sl, #4294967295
 8013de4:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8013de8:	2300      	movs	r3, #0
 8013dea:	9308      	str	r3, [sp, #32]
 8013dec:	e07a      	b.n	8013ee4 <_strtod_l+0x614>
 8013dee:	07e2      	lsls	r2, r4, #31
 8013df0:	d505      	bpl.n	8013dfe <_strtod_l+0x52e>
 8013df2:	9b08      	ldr	r3, [sp, #32]
 8013df4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013df8:	f7ec fc26 	bl	8000648 <__aeabi_dmul>
 8013dfc:	2301      	movs	r3, #1
 8013dfe:	9a08      	ldr	r2, [sp, #32]
 8013e00:	3208      	adds	r2, #8
 8013e02:	3601      	adds	r6, #1
 8013e04:	1064      	asrs	r4, r4, #1
 8013e06:	9208      	str	r2, [sp, #32]
 8013e08:	e7cd      	b.n	8013da6 <_strtod_l+0x4d6>
 8013e0a:	d0ed      	beq.n	8013de8 <_strtod_l+0x518>
 8013e0c:	4264      	negs	r4, r4
 8013e0e:	f014 020f 	ands.w	r2, r4, #15
 8013e12:	d00a      	beq.n	8013e2a <_strtod_l+0x55a>
 8013e14:	4b12      	ldr	r3, [pc, #72]	@ (8013e60 <_strtod_l+0x590>)
 8013e16:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8013e1a:	4650      	mov	r0, sl
 8013e1c:	4659      	mov	r1, fp
 8013e1e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e22:	f7ec fd3b 	bl	800089c <__aeabi_ddiv>
 8013e26:	4682      	mov	sl, r0
 8013e28:	468b      	mov	fp, r1
 8013e2a:	1124      	asrs	r4, r4, #4
 8013e2c:	d0dc      	beq.n	8013de8 <_strtod_l+0x518>
 8013e2e:	2c1f      	cmp	r4, #31
 8013e30:	dd20      	ble.n	8013e74 <_strtod_l+0x5a4>
 8013e32:	2400      	movs	r4, #0
 8013e34:	46a0      	mov	r8, r4
 8013e36:	940a      	str	r4, [sp, #40]	@ 0x28
 8013e38:	46a1      	mov	r9, r4
 8013e3a:	9a05      	ldr	r2, [sp, #20]
 8013e3c:	2322      	movs	r3, #34	@ 0x22
 8013e3e:	f04f 0a00 	mov.w	sl, #0
 8013e42:	f04f 0b00 	mov.w	fp, #0
 8013e46:	6013      	str	r3, [r2, #0]
 8013e48:	e768      	b.n	8013d1c <_strtod_l+0x44c>
 8013e4a:	bf00      	nop
 8013e4c:	080171cd 	.word	0x080171cd
 8013e50:	080173e4 	.word	0x080173e4
 8013e54:	080171c5 	.word	0x080171c5
 8013e58:	080171fa 	.word	0x080171fa
 8013e5c:	080175a8 	.word	0x080175a8
 8013e60:	08017318 	.word	0x08017318
 8013e64:	080172f0 	.word	0x080172f0
 8013e68:	7ff00000 	.word	0x7ff00000
 8013e6c:	7ca00000 	.word	0x7ca00000
 8013e70:	7fefffff 	.word	0x7fefffff
 8013e74:	f014 0310 	ands.w	r3, r4, #16
 8013e78:	bf18      	it	ne
 8013e7a:	236a      	movne	r3, #106	@ 0x6a
 8013e7c:	4ea9      	ldr	r6, [pc, #676]	@ (8014124 <_strtod_l+0x854>)
 8013e7e:	9308      	str	r3, [sp, #32]
 8013e80:	4650      	mov	r0, sl
 8013e82:	4659      	mov	r1, fp
 8013e84:	2300      	movs	r3, #0
 8013e86:	07e2      	lsls	r2, r4, #31
 8013e88:	d504      	bpl.n	8013e94 <_strtod_l+0x5c4>
 8013e8a:	e9d6 2300 	ldrd	r2, r3, [r6]
 8013e8e:	f7ec fbdb 	bl	8000648 <__aeabi_dmul>
 8013e92:	2301      	movs	r3, #1
 8013e94:	1064      	asrs	r4, r4, #1
 8013e96:	f106 0608 	add.w	r6, r6, #8
 8013e9a:	d1f4      	bne.n	8013e86 <_strtod_l+0x5b6>
 8013e9c:	b10b      	cbz	r3, 8013ea2 <_strtod_l+0x5d2>
 8013e9e:	4682      	mov	sl, r0
 8013ea0:	468b      	mov	fp, r1
 8013ea2:	9b08      	ldr	r3, [sp, #32]
 8013ea4:	b1b3      	cbz	r3, 8013ed4 <_strtod_l+0x604>
 8013ea6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8013eaa:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8013eae:	2b00      	cmp	r3, #0
 8013eb0:	4659      	mov	r1, fp
 8013eb2:	dd0f      	ble.n	8013ed4 <_strtod_l+0x604>
 8013eb4:	2b1f      	cmp	r3, #31
 8013eb6:	dd55      	ble.n	8013f64 <_strtod_l+0x694>
 8013eb8:	2b34      	cmp	r3, #52	@ 0x34
 8013eba:	bfde      	ittt	le
 8013ebc:	f04f 33ff 	movle.w	r3, #4294967295
 8013ec0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8013ec4:	4093      	lslle	r3, r2
 8013ec6:	f04f 0a00 	mov.w	sl, #0
 8013eca:	bfcc      	ite	gt
 8013ecc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8013ed0:	ea03 0b01 	andle.w	fp, r3, r1
 8013ed4:	2200      	movs	r2, #0
 8013ed6:	2300      	movs	r3, #0
 8013ed8:	4650      	mov	r0, sl
 8013eda:	4659      	mov	r1, fp
 8013edc:	f7ec fe1c 	bl	8000b18 <__aeabi_dcmpeq>
 8013ee0:	2800      	cmp	r0, #0
 8013ee2:	d1a6      	bne.n	8013e32 <_strtod_l+0x562>
 8013ee4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013ee6:	9300      	str	r3, [sp, #0]
 8013ee8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8013eea:	9805      	ldr	r0, [sp, #20]
 8013eec:	462b      	mov	r3, r5
 8013eee:	463a      	mov	r2, r7
 8013ef0:	f7ff f8c6 	bl	8013080 <__s2b>
 8013ef4:	900a      	str	r0, [sp, #40]	@ 0x28
 8013ef6:	2800      	cmp	r0, #0
 8013ef8:	f43f af05 	beq.w	8013d06 <_strtod_l+0x436>
 8013efc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8013efe:	2a00      	cmp	r2, #0
 8013f00:	eba9 0308 	sub.w	r3, r9, r8
 8013f04:	bfa8      	it	ge
 8013f06:	2300      	movge	r3, #0
 8013f08:	9312      	str	r3, [sp, #72]	@ 0x48
 8013f0a:	2400      	movs	r4, #0
 8013f0c:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8013f10:	9316      	str	r3, [sp, #88]	@ 0x58
 8013f12:	46a0      	mov	r8, r4
 8013f14:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013f16:	9805      	ldr	r0, [sp, #20]
 8013f18:	6859      	ldr	r1, [r3, #4]
 8013f1a:	f7ff f809 	bl	8012f30 <_Balloc>
 8013f1e:	4681      	mov	r9, r0
 8013f20:	2800      	cmp	r0, #0
 8013f22:	f43f aef4 	beq.w	8013d0e <_strtod_l+0x43e>
 8013f26:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8013f28:	691a      	ldr	r2, [r3, #16]
 8013f2a:	3202      	adds	r2, #2
 8013f2c:	f103 010c 	add.w	r1, r3, #12
 8013f30:	0092      	lsls	r2, r2, #2
 8013f32:	300c      	adds	r0, #12
 8013f34:	f7fe f899 	bl	801206a <memcpy>
 8013f38:	ec4b ab10 	vmov	d0, sl, fp
 8013f3c:	9805      	ldr	r0, [sp, #20]
 8013f3e:	aa1c      	add	r2, sp, #112	@ 0x70
 8013f40:	a91b      	add	r1, sp, #108	@ 0x6c
 8013f42:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8013f46:	f7ff fbd7 	bl	80136f8 <__d2b>
 8013f4a:	901a      	str	r0, [sp, #104]	@ 0x68
 8013f4c:	2800      	cmp	r0, #0
 8013f4e:	f43f aede 	beq.w	8013d0e <_strtod_l+0x43e>
 8013f52:	9805      	ldr	r0, [sp, #20]
 8013f54:	2101      	movs	r1, #1
 8013f56:	f7ff f929 	bl	80131ac <__i2b>
 8013f5a:	4680      	mov	r8, r0
 8013f5c:	b948      	cbnz	r0, 8013f72 <_strtod_l+0x6a2>
 8013f5e:	f04f 0800 	mov.w	r8, #0
 8013f62:	e6d4      	b.n	8013d0e <_strtod_l+0x43e>
 8013f64:	f04f 32ff 	mov.w	r2, #4294967295
 8013f68:	fa02 f303 	lsl.w	r3, r2, r3
 8013f6c:	ea03 0a0a 	and.w	sl, r3, sl
 8013f70:	e7b0      	b.n	8013ed4 <_strtod_l+0x604>
 8013f72:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8013f74:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8013f76:	2d00      	cmp	r5, #0
 8013f78:	bfab      	itete	ge
 8013f7a:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8013f7c:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8013f7e:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8013f80:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8013f82:	bfac      	ite	ge
 8013f84:	18ef      	addge	r7, r5, r3
 8013f86:	1b5e      	sublt	r6, r3, r5
 8013f88:	9b08      	ldr	r3, [sp, #32]
 8013f8a:	1aed      	subs	r5, r5, r3
 8013f8c:	4415      	add	r5, r2
 8013f8e:	4b66      	ldr	r3, [pc, #408]	@ (8014128 <_strtod_l+0x858>)
 8013f90:	3d01      	subs	r5, #1
 8013f92:	429d      	cmp	r5, r3
 8013f94:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8013f98:	da50      	bge.n	801403c <_strtod_l+0x76c>
 8013f9a:	1b5b      	subs	r3, r3, r5
 8013f9c:	2b1f      	cmp	r3, #31
 8013f9e:	eba2 0203 	sub.w	r2, r2, r3
 8013fa2:	f04f 0101 	mov.w	r1, #1
 8013fa6:	dc3d      	bgt.n	8014024 <_strtod_l+0x754>
 8013fa8:	fa01 f303 	lsl.w	r3, r1, r3
 8013fac:	9313      	str	r3, [sp, #76]	@ 0x4c
 8013fae:	2300      	movs	r3, #0
 8013fb0:	9310      	str	r3, [sp, #64]	@ 0x40
 8013fb2:	18bd      	adds	r5, r7, r2
 8013fb4:	9b08      	ldr	r3, [sp, #32]
 8013fb6:	42af      	cmp	r7, r5
 8013fb8:	4416      	add	r6, r2
 8013fba:	441e      	add	r6, r3
 8013fbc:	463b      	mov	r3, r7
 8013fbe:	bfa8      	it	ge
 8013fc0:	462b      	movge	r3, r5
 8013fc2:	42b3      	cmp	r3, r6
 8013fc4:	bfa8      	it	ge
 8013fc6:	4633      	movge	r3, r6
 8013fc8:	2b00      	cmp	r3, #0
 8013fca:	bfc2      	ittt	gt
 8013fcc:	1aed      	subgt	r5, r5, r3
 8013fce:	1af6      	subgt	r6, r6, r3
 8013fd0:	1aff      	subgt	r7, r7, r3
 8013fd2:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8013fd4:	2b00      	cmp	r3, #0
 8013fd6:	dd16      	ble.n	8014006 <_strtod_l+0x736>
 8013fd8:	4641      	mov	r1, r8
 8013fda:	9805      	ldr	r0, [sp, #20]
 8013fdc:	461a      	mov	r2, r3
 8013fde:	f7ff f9a5 	bl	801332c <__pow5mult>
 8013fe2:	4680      	mov	r8, r0
 8013fe4:	2800      	cmp	r0, #0
 8013fe6:	d0ba      	beq.n	8013f5e <_strtod_l+0x68e>
 8013fe8:	4601      	mov	r1, r0
 8013fea:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8013fec:	9805      	ldr	r0, [sp, #20]
 8013fee:	f7ff f8f3 	bl	80131d8 <__multiply>
 8013ff2:	900e      	str	r0, [sp, #56]	@ 0x38
 8013ff4:	2800      	cmp	r0, #0
 8013ff6:	f43f ae8a 	beq.w	8013d0e <_strtod_l+0x43e>
 8013ffa:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8013ffc:	9805      	ldr	r0, [sp, #20]
 8013ffe:	f7fe ffd7 	bl	8012fb0 <_Bfree>
 8014002:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014004:	931a      	str	r3, [sp, #104]	@ 0x68
 8014006:	2d00      	cmp	r5, #0
 8014008:	dc1d      	bgt.n	8014046 <_strtod_l+0x776>
 801400a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801400c:	2b00      	cmp	r3, #0
 801400e:	dd23      	ble.n	8014058 <_strtod_l+0x788>
 8014010:	4649      	mov	r1, r9
 8014012:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8014014:	9805      	ldr	r0, [sp, #20]
 8014016:	f7ff f989 	bl	801332c <__pow5mult>
 801401a:	4681      	mov	r9, r0
 801401c:	b9e0      	cbnz	r0, 8014058 <_strtod_l+0x788>
 801401e:	f04f 0900 	mov.w	r9, #0
 8014022:	e674      	b.n	8013d0e <_strtod_l+0x43e>
 8014024:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8014028:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 801402c:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 8014030:	35e2      	adds	r5, #226	@ 0xe2
 8014032:	fa01 f305 	lsl.w	r3, r1, r5
 8014036:	9310      	str	r3, [sp, #64]	@ 0x40
 8014038:	9113      	str	r1, [sp, #76]	@ 0x4c
 801403a:	e7ba      	b.n	8013fb2 <_strtod_l+0x6e2>
 801403c:	2300      	movs	r3, #0
 801403e:	9310      	str	r3, [sp, #64]	@ 0x40
 8014040:	2301      	movs	r3, #1
 8014042:	9313      	str	r3, [sp, #76]	@ 0x4c
 8014044:	e7b5      	b.n	8013fb2 <_strtod_l+0x6e2>
 8014046:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8014048:	9805      	ldr	r0, [sp, #20]
 801404a:	462a      	mov	r2, r5
 801404c:	f7ff f9c8 	bl	80133e0 <__lshift>
 8014050:	901a      	str	r0, [sp, #104]	@ 0x68
 8014052:	2800      	cmp	r0, #0
 8014054:	d1d9      	bne.n	801400a <_strtod_l+0x73a>
 8014056:	e65a      	b.n	8013d0e <_strtod_l+0x43e>
 8014058:	2e00      	cmp	r6, #0
 801405a:	dd07      	ble.n	801406c <_strtod_l+0x79c>
 801405c:	4649      	mov	r1, r9
 801405e:	9805      	ldr	r0, [sp, #20]
 8014060:	4632      	mov	r2, r6
 8014062:	f7ff f9bd 	bl	80133e0 <__lshift>
 8014066:	4681      	mov	r9, r0
 8014068:	2800      	cmp	r0, #0
 801406a:	d0d8      	beq.n	801401e <_strtod_l+0x74e>
 801406c:	2f00      	cmp	r7, #0
 801406e:	dd08      	ble.n	8014082 <_strtod_l+0x7b2>
 8014070:	4641      	mov	r1, r8
 8014072:	9805      	ldr	r0, [sp, #20]
 8014074:	463a      	mov	r2, r7
 8014076:	f7ff f9b3 	bl	80133e0 <__lshift>
 801407a:	4680      	mov	r8, r0
 801407c:	2800      	cmp	r0, #0
 801407e:	f43f ae46 	beq.w	8013d0e <_strtod_l+0x43e>
 8014082:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8014084:	9805      	ldr	r0, [sp, #20]
 8014086:	464a      	mov	r2, r9
 8014088:	f7ff fa32 	bl	80134f0 <__mdiff>
 801408c:	4604      	mov	r4, r0
 801408e:	2800      	cmp	r0, #0
 8014090:	f43f ae3d 	beq.w	8013d0e <_strtod_l+0x43e>
 8014094:	68c3      	ldr	r3, [r0, #12]
 8014096:	930f      	str	r3, [sp, #60]	@ 0x3c
 8014098:	2300      	movs	r3, #0
 801409a:	60c3      	str	r3, [r0, #12]
 801409c:	4641      	mov	r1, r8
 801409e:	f7ff fa0b 	bl	80134b8 <__mcmp>
 80140a2:	2800      	cmp	r0, #0
 80140a4:	da46      	bge.n	8014134 <_strtod_l+0x864>
 80140a6:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80140a8:	ea53 030a 	orrs.w	r3, r3, sl
 80140ac:	d16c      	bne.n	8014188 <_strtod_l+0x8b8>
 80140ae:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80140b2:	2b00      	cmp	r3, #0
 80140b4:	d168      	bne.n	8014188 <_strtod_l+0x8b8>
 80140b6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80140ba:	0d1b      	lsrs	r3, r3, #20
 80140bc:	051b      	lsls	r3, r3, #20
 80140be:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80140c2:	d961      	bls.n	8014188 <_strtod_l+0x8b8>
 80140c4:	6963      	ldr	r3, [r4, #20]
 80140c6:	b913      	cbnz	r3, 80140ce <_strtod_l+0x7fe>
 80140c8:	6923      	ldr	r3, [r4, #16]
 80140ca:	2b01      	cmp	r3, #1
 80140cc:	dd5c      	ble.n	8014188 <_strtod_l+0x8b8>
 80140ce:	4621      	mov	r1, r4
 80140d0:	2201      	movs	r2, #1
 80140d2:	9805      	ldr	r0, [sp, #20]
 80140d4:	f7ff f984 	bl	80133e0 <__lshift>
 80140d8:	4641      	mov	r1, r8
 80140da:	4604      	mov	r4, r0
 80140dc:	f7ff f9ec 	bl	80134b8 <__mcmp>
 80140e0:	2800      	cmp	r0, #0
 80140e2:	dd51      	ble.n	8014188 <_strtod_l+0x8b8>
 80140e4:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80140e8:	9a08      	ldr	r2, [sp, #32]
 80140ea:	0d1b      	lsrs	r3, r3, #20
 80140ec:	051b      	lsls	r3, r3, #20
 80140ee:	2a00      	cmp	r2, #0
 80140f0:	d06b      	beq.n	80141ca <_strtod_l+0x8fa>
 80140f2:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80140f6:	d868      	bhi.n	80141ca <_strtod_l+0x8fa>
 80140f8:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 80140fc:	f67f ae9d 	bls.w	8013e3a <_strtod_l+0x56a>
 8014100:	4b0a      	ldr	r3, [pc, #40]	@ (801412c <_strtod_l+0x85c>)
 8014102:	4650      	mov	r0, sl
 8014104:	4659      	mov	r1, fp
 8014106:	2200      	movs	r2, #0
 8014108:	f7ec fa9e 	bl	8000648 <__aeabi_dmul>
 801410c:	4b08      	ldr	r3, [pc, #32]	@ (8014130 <_strtod_l+0x860>)
 801410e:	400b      	ands	r3, r1
 8014110:	4682      	mov	sl, r0
 8014112:	468b      	mov	fp, r1
 8014114:	2b00      	cmp	r3, #0
 8014116:	f47f ae05 	bne.w	8013d24 <_strtod_l+0x454>
 801411a:	9a05      	ldr	r2, [sp, #20]
 801411c:	2322      	movs	r3, #34	@ 0x22
 801411e:	6013      	str	r3, [r2, #0]
 8014120:	e600      	b.n	8013d24 <_strtod_l+0x454>
 8014122:	bf00      	nop
 8014124:	08017410 	.word	0x08017410
 8014128:	fffffc02 	.word	0xfffffc02
 801412c:	39500000 	.word	0x39500000
 8014130:	7ff00000 	.word	0x7ff00000
 8014134:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8014138:	d165      	bne.n	8014206 <_strtod_l+0x936>
 801413a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801413c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8014140:	b35a      	cbz	r2, 801419a <_strtod_l+0x8ca>
 8014142:	4a9f      	ldr	r2, [pc, #636]	@ (80143c0 <_strtod_l+0xaf0>)
 8014144:	4293      	cmp	r3, r2
 8014146:	d12b      	bne.n	80141a0 <_strtod_l+0x8d0>
 8014148:	9b08      	ldr	r3, [sp, #32]
 801414a:	4651      	mov	r1, sl
 801414c:	b303      	cbz	r3, 8014190 <_strtod_l+0x8c0>
 801414e:	4b9d      	ldr	r3, [pc, #628]	@ (80143c4 <_strtod_l+0xaf4>)
 8014150:	465a      	mov	r2, fp
 8014152:	4013      	ands	r3, r2
 8014154:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8014158:	f04f 32ff 	mov.w	r2, #4294967295
 801415c:	d81b      	bhi.n	8014196 <_strtod_l+0x8c6>
 801415e:	0d1b      	lsrs	r3, r3, #20
 8014160:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8014164:	fa02 f303 	lsl.w	r3, r2, r3
 8014168:	4299      	cmp	r1, r3
 801416a:	d119      	bne.n	80141a0 <_strtod_l+0x8d0>
 801416c:	4b96      	ldr	r3, [pc, #600]	@ (80143c8 <_strtod_l+0xaf8>)
 801416e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8014170:	429a      	cmp	r2, r3
 8014172:	d102      	bne.n	801417a <_strtod_l+0x8aa>
 8014174:	3101      	adds	r1, #1
 8014176:	f43f adca 	beq.w	8013d0e <_strtod_l+0x43e>
 801417a:	4b92      	ldr	r3, [pc, #584]	@ (80143c4 <_strtod_l+0xaf4>)
 801417c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801417e:	401a      	ands	r2, r3
 8014180:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 8014184:	f04f 0a00 	mov.w	sl, #0
 8014188:	9b08      	ldr	r3, [sp, #32]
 801418a:	2b00      	cmp	r3, #0
 801418c:	d1b8      	bne.n	8014100 <_strtod_l+0x830>
 801418e:	e5c9      	b.n	8013d24 <_strtod_l+0x454>
 8014190:	f04f 33ff 	mov.w	r3, #4294967295
 8014194:	e7e8      	b.n	8014168 <_strtod_l+0x898>
 8014196:	4613      	mov	r3, r2
 8014198:	e7e6      	b.n	8014168 <_strtod_l+0x898>
 801419a:	ea53 030a 	orrs.w	r3, r3, sl
 801419e:	d0a1      	beq.n	80140e4 <_strtod_l+0x814>
 80141a0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80141a2:	b1db      	cbz	r3, 80141dc <_strtod_l+0x90c>
 80141a4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80141a6:	4213      	tst	r3, r2
 80141a8:	d0ee      	beq.n	8014188 <_strtod_l+0x8b8>
 80141aa:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80141ac:	9a08      	ldr	r2, [sp, #32]
 80141ae:	4650      	mov	r0, sl
 80141b0:	4659      	mov	r1, fp
 80141b2:	b1bb      	cbz	r3, 80141e4 <_strtod_l+0x914>
 80141b4:	f7ff fb6e 	bl	8013894 <sulp>
 80141b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80141bc:	ec53 2b10 	vmov	r2, r3, d0
 80141c0:	f7ec f88c 	bl	80002dc <__adddf3>
 80141c4:	4682      	mov	sl, r0
 80141c6:	468b      	mov	fp, r1
 80141c8:	e7de      	b.n	8014188 <_strtod_l+0x8b8>
 80141ca:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 80141ce:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80141d2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80141d6:	f04f 3aff 	mov.w	sl, #4294967295
 80141da:	e7d5      	b.n	8014188 <_strtod_l+0x8b8>
 80141dc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80141de:	ea13 0f0a 	tst.w	r3, sl
 80141e2:	e7e1      	b.n	80141a8 <_strtod_l+0x8d8>
 80141e4:	f7ff fb56 	bl	8013894 <sulp>
 80141e8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80141ec:	ec53 2b10 	vmov	r2, r3, d0
 80141f0:	f7ec f872 	bl	80002d8 <__aeabi_dsub>
 80141f4:	2200      	movs	r2, #0
 80141f6:	2300      	movs	r3, #0
 80141f8:	4682      	mov	sl, r0
 80141fa:	468b      	mov	fp, r1
 80141fc:	f7ec fc8c 	bl	8000b18 <__aeabi_dcmpeq>
 8014200:	2800      	cmp	r0, #0
 8014202:	d0c1      	beq.n	8014188 <_strtod_l+0x8b8>
 8014204:	e619      	b.n	8013e3a <_strtod_l+0x56a>
 8014206:	4641      	mov	r1, r8
 8014208:	4620      	mov	r0, r4
 801420a:	f7ff facd 	bl	80137a8 <__ratio>
 801420e:	ec57 6b10 	vmov	r6, r7, d0
 8014212:	2200      	movs	r2, #0
 8014214:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8014218:	4630      	mov	r0, r6
 801421a:	4639      	mov	r1, r7
 801421c:	f7ec fc90 	bl	8000b40 <__aeabi_dcmple>
 8014220:	2800      	cmp	r0, #0
 8014222:	d06f      	beq.n	8014304 <_strtod_l+0xa34>
 8014224:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014226:	2b00      	cmp	r3, #0
 8014228:	d17a      	bne.n	8014320 <_strtod_l+0xa50>
 801422a:	f1ba 0f00 	cmp.w	sl, #0
 801422e:	d158      	bne.n	80142e2 <_strtod_l+0xa12>
 8014230:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8014232:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014236:	2b00      	cmp	r3, #0
 8014238:	d15a      	bne.n	80142f0 <_strtod_l+0xa20>
 801423a:	4b64      	ldr	r3, [pc, #400]	@ (80143cc <_strtod_l+0xafc>)
 801423c:	2200      	movs	r2, #0
 801423e:	4630      	mov	r0, r6
 8014240:	4639      	mov	r1, r7
 8014242:	f7ec fc73 	bl	8000b2c <__aeabi_dcmplt>
 8014246:	2800      	cmp	r0, #0
 8014248:	d159      	bne.n	80142fe <_strtod_l+0xa2e>
 801424a:	4630      	mov	r0, r6
 801424c:	4639      	mov	r1, r7
 801424e:	4b60      	ldr	r3, [pc, #384]	@ (80143d0 <_strtod_l+0xb00>)
 8014250:	2200      	movs	r2, #0
 8014252:	f7ec f9f9 	bl	8000648 <__aeabi_dmul>
 8014256:	4606      	mov	r6, r0
 8014258:	460f      	mov	r7, r1
 801425a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 801425e:	9606      	str	r6, [sp, #24]
 8014260:	9307      	str	r3, [sp, #28]
 8014262:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014266:	4d57      	ldr	r5, [pc, #348]	@ (80143c4 <_strtod_l+0xaf4>)
 8014268:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 801426c:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801426e:	401d      	ands	r5, r3
 8014270:	4b58      	ldr	r3, [pc, #352]	@ (80143d4 <_strtod_l+0xb04>)
 8014272:	429d      	cmp	r5, r3
 8014274:	f040 80b2 	bne.w	80143dc <_strtod_l+0xb0c>
 8014278:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801427a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 801427e:	ec4b ab10 	vmov	d0, sl, fp
 8014282:	f7ff f9c9 	bl	8013618 <__ulp>
 8014286:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801428a:	ec51 0b10 	vmov	r0, r1, d0
 801428e:	f7ec f9db 	bl	8000648 <__aeabi_dmul>
 8014292:	4652      	mov	r2, sl
 8014294:	465b      	mov	r3, fp
 8014296:	f7ec f821 	bl	80002dc <__adddf3>
 801429a:	460b      	mov	r3, r1
 801429c:	4949      	ldr	r1, [pc, #292]	@ (80143c4 <_strtod_l+0xaf4>)
 801429e:	4a4e      	ldr	r2, [pc, #312]	@ (80143d8 <_strtod_l+0xb08>)
 80142a0:	4019      	ands	r1, r3
 80142a2:	4291      	cmp	r1, r2
 80142a4:	4682      	mov	sl, r0
 80142a6:	d942      	bls.n	801432e <_strtod_l+0xa5e>
 80142a8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80142aa:	4b47      	ldr	r3, [pc, #284]	@ (80143c8 <_strtod_l+0xaf8>)
 80142ac:	429a      	cmp	r2, r3
 80142ae:	d103      	bne.n	80142b8 <_strtod_l+0x9e8>
 80142b0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80142b2:	3301      	adds	r3, #1
 80142b4:	f43f ad2b 	beq.w	8013d0e <_strtod_l+0x43e>
 80142b8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 80143c8 <_strtod_l+0xaf8>
 80142bc:	f04f 3aff 	mov.w	sl, #4294967295
 80142c0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80142c2:	9805      	ldr	r0, [sp, #20]
 80142c4:	f7fe fe74 	bl	8012fb0 <_Bfree>
 80142c8:	9805      	ldr	r0, [sp, #20]
 80142ca:	4649      	mov	r1, r9
 80142cc:	f7fe fe70 	bl	8012fb0 <_Bfree>
 80142d0:	9805      	ldr	r0, [sp, #20]
 80142d2:	4641      	mov	r1, r8
 80142d4:	f7fe fe6c 	bl	8012fb0 <_Bfree>
 80142d8:	9805      	ldr	r0, [sp, #20]
 80142da:	4621      	mov	r1, r4
 80142dc:	f7fe fe68 	bl	8012fb0 <_Bfree>
 80142e0:	e618      	b.n	8013f14 <_strtod_l+0x644>
 80142e2:	f1ba 0f01 	cmp.w	sl, #1
 80142e6:	d103      	bne.n	80142f0 <_strtod_l+0xa20>
 80142e8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80142ea:	2b00      	cmp	r3, #0
 80142ec:	f43f ada5 	beq.w	8013e3a <_strtod_l+0x56a>
 80142f0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80143a0 <_strtod_l+0xad0>
 80142f4:	4f35      	ldr	r7, [pc, #212]	@ (80143cc <_strtod_l+0xafc>)
 80142f6:	ed8d 7b06 	vstr	d7, [sp, #24]
 80142fa:	2600      	movs	r6, #0
 80142fc:	e7b1      	b.n	8014262 <_strtod_l+0x992>
 80142fe:	4f34      	ldr	r7, [pc, #208]	@ (80143d0 <_strtod_l+0xb00>)
 8014300:	2600      	movs	r6, #0
 8014302:	e7aa      	b.n	801425a <_strtod_l+0x98a>
 8014304:	4b32      	ldr	r3, [pc, #200]	@ (80143d0 <_strtod_l+0xb00>)
 8014306:	4630      	mov	r0, r6
 8014308:	4639      	mov	r1, r7
 801430a:	2200      	movs	r2, #0
 801430c:	f7ec f99c 	bl	8000648 <__aeabi_dmul>
 8014310:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8014312:	4606      	mov	r6, r0
 8014314:	460f      	mov	r7, r1
 8014316:	2b00      	cmp	r3, #0
 8014318:	d09f      	beq.n	801425a <_strtod_l+0x98a>
 801431a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 801431e:	e7a0      	b.n	8014262 <_strtod_l+0x992>
 8014320:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80143a8 <_strtod_l+0xad8>
 8014324:	ed8d 7b06 	vstr	d7, [sp, #24]
 8014328:	ec57 6b17 	vmov	r6, r7, d7
 801432c:	e799      	b.n	8014262 <_strtod_l+0x992>
 801432e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 8014332:	9b08      	ldr	r3, [sp, #32]
 8014334:	f8cd b038 	str.w	fp, [sp, #56]	@ 0x38
 8014338:	2b00      	cmp	r3, #0
 801433a:	d1c1      	bne.n	80142c0 <_strtod_l+0x9f0>
 801433c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8014340:	0d1b      	lsrs	r3, r3, #20
 8014342:	051b      	lsls	r3, r3, #20
 8014344:	429d      	cmp	r5, r3
 8014346:	d1bb      	bne.n	80142c0 <_strtod_l+0x9f0>
 8014348:	4630      	mov	r0, r6
 801434a:	4639      	mov	r1, r7
 801434c:	f7ec fcdc 	bl	8000d08 <__aeabi_d2lz>
 8014350:	f7ec f94c 	bl	80005ec <__aeabi_l2d>
 8014354:	4602      	mov	r2, r0
 8014356:	460b      	mov	r3, r1
 8014358:	4630      	mov	r0, r6
 801435a:	4639      	mov	r1, r7
 801435c:	f7eb ffbc 	bl	80002d8 <__aeabi_dsub>
 8014360:	460b      	mov	r3, r1
 8014362:	4602      	mov	r2, r0
 8014364:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8014368:	f3cb 0613 	ubfx	r6, fp, #0, #20
 801436c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801436e:	ea46 060a 	orr.w	r6, r6, sl
 8014372:	431e      	orrs	r6, r3
 8014374:	d06f      	beq.n	8014456 <_strtod_l+0xb86>
 8014376:	a30e      	add	r3, pc, #56	@ (adr r3, 80143b0 <_strtod_l+0xae0>)
 8014378:	e9d3 2300 	ldrd	r2, r3, [r3]
 801437c:	f7ec fbd6 	bl	8000b2c <__aeabi_dcmplt>
 8014380:	2800      	cmp	r0, #0
 8014382:	f47f accf 	bne.w	8013d24 <_strtod_l+0x454>
 8014386:	a30c      	add	r3, pc, #48	@ (adr r3, 80143b8 <_strtod_l+0xae8>)
 8014388:	e9d3 2300 	ldrd	r2, r3, [r3]
 801438c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8014390:	f7ec fbea 	bl	8000b68 <__aeabi_dcmpgt>
 8014394:	2800      	cmp	r0, #0
 8014396:	d093      	beq.n	80142c0 <_strtod_l+0x9f0>
 8014398:	e4c4      	b.n	8013d24 <_strtod_l+0x454>
 801439a:	bf00      	nop
 801439c:	f3af 8000 	nop.w
 80143a0:	00000000 	.word	0x00000000
 80143a4:	bff00000 	.word	0xbff00000
 80143a8:	00000000 	.word	0x00000000
 80143ac:	3ff00000 	.word	0x3ff00000
 80143b0:	94a03595 	.word	0x94a03595
 80143b4:	3fdfffff 	.word	0x3fdfffff
 80143b8:	35afe535 	.word	0x35afe535
 80143bc:	3fe00000 	.word	0x3fe00000
 80143c0:	000fffff 	.word	0x000fffff
 80143c4:	7ff00000 	.word	0x7ff00000
 80143c8:	7fefffff 	.word	0x7fefffff
 80143cc:	3ff00000 	.word	0x3ff00000
 80143d0:	3fe00000 	.word	0x3fe00000
 80143d4:	7fe00000 	.word	0x7fe00000
 80143d8:	7c9fffff 	.word	0x7c9fffff
 80143dc:	9b08      	ldr	r3, [sp, #32]
 80143de:	b323      	cbz	r3, 801442a <_strtod_l+0xb5a>
 80143e0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 80143e4:	d821      	bhi.n	801442a <_strtod_l+0xb5a>
 80143e6:	a328      	add	r3, pc, #160	@ (adr r3, 8014488 <_strtod_l+0xbb8>)
 80143e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80143ec:	4630      	mov	r0, r6
 80143ee:	4639      	mov	r1, r7
 80143f0:	f7ec fba6 	bl	8000b40 <__aeabi_dcmple>
 80143f4:	b1a0      	cbz	r0, 8014420 <_strtod_l+0xb50>
 80143f6:	4639      	mov	r1, r7
 80143f8:	4630      	mov	r0, r6
 80143fa:	f7ec fbfd 	bl	8000bf8 <__aeabi_d2uiz>
 80143fe:	2801      	cmp	r0, #1
 8014400:	bf38      	it	cc
 8014402:	2001      	movcc	r0, #1
 8014404:	f7ec f8a6 	bl	8000554 <__aeabi_ui2d>
 8014408:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801440a:	4606      	mov	r6, r0
 801440c:	460f      	mov	r7, r1
 801440e:	b9fb      	cbnz	r3, 8014450 <_strtod_l+0xb80>
 8014410:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8014414:	9014      	str	r0, [sp, #80]	@ 0x50
 8014416:	9315      	str	r3, [sp, #84]	@ 0x54
 8014418:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 801441c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8014420:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8014422:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 8014426:	1b5b      	subs	r3, r3, r5
 8014428:	9311      	str	r3, [sp, #68]	@ 0x44
 801442a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 801442e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 8014432:	f7ff f8f1 	bl	8013618 <__ulp>
 8014436:	4650      	mov	r0, sl
 8014438:	ec53 2b10 	vmov	r2, r3, d0
 801443c:	4659      	mov	r1, fp
 801443e:	f7ec f903 	bl	8000648 <__aeabi_dmul>
 8014442:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8014446:	f7eb ff49 	bl	80002dc <__adddf3>
 801444a:	4682      	mov	sl, r0
 801444c:	468b      	mov	fp, r1
 801444e:	e770      	b.n	8014332 <_strtod_l+0xa62>
 8014450:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 8014454:	e7e0      	b.n	8014418 <_strtod_l+0xb48>
 8014456:	a30e      	add	r3, pc, #56	@ (adr r3, 8014490 <_strtod_l+0xbc0>)
 8014458:	e9d3 2300 	ldrd	r2, r3, [r3]
 801445c:	f7ec fb66 	bl	8000b2c <__aeabi_dcmplt>
 8014460:	e798      	b.n	8014394 <_strtod_l+0xac4>
 8014462:	2300      	movs	r3, #0
 8014464:	930b      	str	r3, [sp, #44]	@ 0x2c
 8014466:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 8014468:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801446a:	6013      	str	r3, [r2, #0]
 801446c:	f7ff ba6d 	b.w	801394a <_strtod_l+0x7a>
 8014470:	2a65      	cmp	r2, #101	@ 0x65
 8014472:	f43f ab66 	beq.w	8013b42 <_strtod_l+0x272>
 8014476:	2a45      	cmp	r2, #69	@ 0x45
 8014478:	f43f ab63 	beq.w	8013b42 <_strtod_l+0x272>
 801447c:	2301      	movs	r3, #1
 801447e:	f7ff bb9e 	b.w	8013bbe <_strtod_l+0x2ee>
 8014482:	bf00      	nop
 8014484:	f3af 8000 	nop.w
 8014488:	ffc00000 	.word	0xffc00000
 801448c:	41dfffff 	.word	0x41dfffff
 8014490:	94a03595 	.word	0x94a03595
 8014494:	3fcfffff 	.word	0x3fcfffff

08014498 <_strtod_r>:
 8014498:	4b01      	ldr	r3, [pc, #4]	@ (80144a0 <_strtod_r+0x8>)
 801449a:	f7ff ba19 	b.w	80138d0 <_strtod_l>
 801449e:	bf00      	nop
 80144a0:	20000248 	.word	0x20000248

080144a4 <_strtol_l.constprop.0>:
 80144a4:	2b24      	cmp	r3, #36	@ 0x24
 80144a6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80144aa:	4686      	mov	lr, r0
 80144ac:	4690      	mov	r8, r2
 80144ae:	d801      	bhi.n	80144b4 <_strtol_l.constprop.0+0x10>
 80144b0:	2b01      	cmp	r3, #1
 80144b2:	d106      	bne.n	80144c2 <_strtol_l.constprop.0+0x1e>
 80144b4:	f7fd fdac 	bl	8012010 <__errno>
 80144b8:	2316      	movs	r3, #22
 80144ba:	6003      	str	r3, [r0, #0]
 80144bc:	2000      	movs	r0, #0
 80144be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80144c2:	4834      	ldr	r0, [pc, #208]	@ (8014594 <_strtol_l.constprop.0+0xf0>)
 80144c4:	460d      	mov	r5, r1
 80144c6:	462a      	mov	r2, r5
 80144c8:	f815 4b01 	ldrb.w	r4, [r5], #1
 80144cc:	5d06      	ldrb	r6, [r0, r4]
 80144ce:	f016 0608 	ands.w	r6, r6, #8
 80144d2:	d1f8      	bne.n	80144c6 <_strtol_l.constprop.0+0x22>
 80144d4:	2c2d      	cmp	r4, #45	@ 0x2d
 80144d6:	d12d      	bne.n	8014534 <_strtol_l.constprop.0+0x90>
 80144d8:	782c      	ldrb	r4, [r5, #0]
 80144da:	2601      	movs	r6, #1
 80144dc:	1c95      	adds	r5, r2, #2
 80144de:	f033 0210 	bics.w	r2, r3, #16
 80144e2:	d109      	bne.n	80144f8 <_strtol_l.constprop.0+0x54>
 80144e4:	2c30      	cmp	r4, #48	@ 0x30
 80144e6:	d12a      	bne.n	801453e <_strtol_l.constprop.0+0x9a>
 80144e8:	782a      	ldrb	r2, [r5, #0]
 80144ea:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80144ee:	2a58      	cmp	r2, #88	@ 0x58
 80144f0:	d125      	bne.n	801453e <_strtol_l.constprop.0+0x9a>
 80144f2:	786c      	ldrb	r4, [r5, #1]
 80144f4:	2310      	movs	r3, #16
 80144f6:	3502      	adds	r5, #2
 80144f8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 80144fc:	f10c 3cff 	add.w	ip, ip, #4294967295
 8014500:	2200      	movs	r2, #0
 8014502:	fbbc f9f3 	udiv	r9, ip, r3
 8014506:	4610      	mov	r0, r2
 8014508:	fb03 ca19 	mls	sl, r3, r9, ip
 801450c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8014510:	2f09      	cmp	r7, #9
 8014512:	d81b      	bhi.n	801454c <_strtol_l.constprop.0+0xa8>
 8014514:	463c      	mov	r4, r7
 8014516:	42a3      	cmp	r3, r4
 8014518:	dd27      	ble.n	801456a <_strtol_l.constprop.0+0xc6>
 801451a:	1c57      	adds	r7, r2, #1
 801451c:	d007      	beq.n	801452e <_strtol_l.constprop.0+0x8a>
 801451e:	4581      	cmp	r9, r0
 8014520:	d320      	bcc.n	8014564 <_strtol_l.constprop.0+0xc0>
 8014522:	d101      	bne.n	8014528 <_strtol_l.constprop.0+0x84>
 8014524:	45a2      	cmp	sl, r4
 8014526:	db1d      	blt.n	8014564 <_strtol_l.constprop.0+0xc0>
 8014528:	fb00 4003 	mla	r0, r0, r3, r4
 801452c:	2201      	movs	r2, #1
 801452e:	f815 4b01 	ldrb.w	r4, [r5], #1
 8014532:	e7eb      	b.n	801450c <_strtol_l.constprop.0+0x68>
 8014534:	2c2b      	cmp	r4, #43	@ 0x2b
 8014536:	bf04      	itt	eq
 8014538:	782c      	ldrbeq	r4, [r5, #0]
 801453a:	1c95      	addeq	r5, r2, #2
 801453c:	e7cf      	b.n	80144de <_strtol_l.constprop.0+0x3a>
 801453e:	2b00      	cmp	r3, #0
 8014540:	d1da      	bne.n	80144f8 <_strtol_l.constprop.0+0x54>
 8014542:	2c30      	cmp	r4, #48	@ 0x30
 8014544:	bf0c      	ite	eq
 8014546:	2308      	moveq	r3, #8
 8014548:	230a      	movne	r3, #10
 801454a:	e7d5      	b.n	80144f8 <_strtol_l.constprop.0+0x54>
 801454c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8014550:	2f19      	cmp	r7, #25
 8014552:	d801      	bhi.n	8014558 <_strtol_l.constprop.0+0xb4>
 8014554:	3c37      	subs	r4, #55	@ 0x37
 8014556:	e7de      	b.n	8014516 <_strtol_l.constprop.0+0x72>
 8014558:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 801455c:	2f19      	cmp	r7, #25
 801455e:	d804      	bhi.n	801456a <_strtol_l.constprop.0+0xc6>
 8014560:	3c57      	subs	r4, #87	@ 0x57
 8014562:	e7d8      	b.n	8014516 <_strtol_l.constprop.0+0x72>
 8014564:	f04f 32ff 	mov.w	r2, #4294967295
 8014568:	e7e1      	b.n	801452e <_strtol_l.constprop.0+0x8a>
 801456a:	1c53      	adds	r3, r2, #1
 801456c:	d108      	bne.n	8014580 <_strtol_l.constprop.0+0xdc>
 801456e:	2322      	movs	r3, #34	@ 0x22
 8014570:	f8ce 3000 	str.w	r3, [lr]
 8014574:	4660      	mov	r0, ip
 8014576:	f1b8 0f00 	cmp.w	r8, #0
 801457a:	d0a0      	beq.n	80144be <_strtol_l.constprop.0+0x1a>
 801457c:	1e69      	subs	r1, r5, #1
 801457e:	e006      	b.n	801458e <_strtol_l.constprop.0+0xea>
 8014580:	b106      	cbz	r6, 8014584 <_strtol_l.constprop.0+0xe0>
 8014582:	4240      	negs	r0, r0
 8014584:	f1b8 0f00 	cmp.w	r8, #0
 8014588:	d099      	beq.n	80144be <_strtol_l.constprop.0+0x1a>
 801458a:	2a00      	cmp	r2, #0
 801458c:	d1f6      	bne.n	801457c <_strtol_l.constprop.0+0xd8>
 801458e:	f8c8 1000 	str.w	r1, [r8]
 8014592:	e794      	b.n	80144be <_strtol_l.constprop.0+0x1a>
 8014594:	08017439 	.word	0x08017439

08014598 <_strtol_r>:
 8014598:	f7ff bf84 	b.w	80144a4 <_strtol_l.constprop.0>

0801459c <__ssputs_r>:
 801459c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80145a0:	688e      	ldr	r6, [r1, #8]
 80145a2:	461f      	mov	r7, r3
 80145a4:	42be      	cmp	r6, r7
 80145a6:	680b      	ldr	r3, [r1, #0]
 80145a8:	4682      	mov	sl, r0
 80145aa:	460c      	mov	r4, r1
 80145ac:	4690      	mov	r8, r2
 80145ae:	d82d      	bhi.n	801460c <__ssputs_r+0x70>
 80145b0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80145b4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80145b8:	d026      	beq.n	8014608 <__ssputs_r+0x6c>
 80145ba:	6965      	ldr	r5, [r4, #20]
 80145bc:	6909      	ldr	r1, [r1, #16]
 80145be:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80145c2:	eba3 0901 	sub.w	r9, r3, r1
 80145c6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80145ca:	1c7b      	adds	r3, r7, #1
 80145cc:	444b      	add	r3, r9
 80145ce:	106d      	asrs	r5, r5, #1
 80145d0:	429d      	cmp	r5, r3
 80145d2:	bf38      	it	cc
 80145d4:	461d      	movcc	r5, r3
 80145d6:	0553      	lsls	r3, r2, #21
 80145d8:	d527      	bpl.n	801462a <__ssputs_r+0x8e>
 80145da:	4629      	mov	r1, r5
 80145dc:	f7fe fc1c 	bl	8012e18 <_malloc_r>
 80145e0:	4606      	mov	r6, r0
 80145e2:	b360      	cbz	r0, 801463e <__ssputs_r+0xa2>
 80145e4:	6921      	ldr	r1, [r4, #16]
 80145e6:	464a      	mov	r2, r9
 80145e8:	f7fd fd3f 	bl	801206a <memcpy>
 80145ec:	89a3      	ldrh	r3, [r4, #12]
 80145ee:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80145f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80145f6:	81a3      	strh	r3, [r4, #12]
 80145f8:	6126      	str	r6, [r4, #16]
 80145fa:	6165      	str	r5, [r4, #20]
 80145fc:	444e      	add	r6, r9
 80145fe:	eba5 0509 	sub.w	r5, r5, r9
 8014602:	6026      	str	r6, [r4, #0]
 8014604:	60a5      	str	r5, [r4, #8]
 8014606:	463e      	mov	r6, r7
 8014608:	42be      	cmp	r6, r7
 801460a:	d900      	bls.n	801460e <__ssputs_r+0x72>
 801460c:	463e      	mov	r6, r7
 801460e:	6820      	ldr	r0, [r4, #0]
 8014610:	4632      	mov	r2, r6
 8014612:	4641      	mov	r1, r8
 8014614:	f000 fd53 	bl	80150be <memmove>
 8014618:	68a3      	ldr	r3, [r4, #8]
 801461a:	1b9b      	subs	r3, r3, r6
 801461c:	60a3      	str	r3, [r4, #8]
 801461e:	6823      	ldr	r3, [r4, #0]
 8014620:	4433      	add	r3, r6
 8014622:	6023      	str	r3, [r4, #0]
 8014624:	2000      	movs	r0, #0
 8014626:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801462a:	462a      	mov	r2, r5
 801462c:	f001 f8f9 	bl	8015822 <_realloc_r>
 8014630:	4606      	mov	r6, r0
 8014632:	2800      	cmp	r0, #0
 8014634:	d1e0      	bne.n	80145f8 <__ssputs_r+0x5c>
 8014636:	6921      	ldr	r1, [r4, #16]
 8014638:	4650      	mov	r0, sl
 801463a:	f7fe fb79 	bl	8012d30 <_free_r>
 801463e:	230c      	movs	r3, #12
 8014640:	f8ca 3000 	str.w	r3, [sl]
 8014644:	89a3      	ldrh	r3, [r4, #12]
 8014646:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801464a:	81a3      	strh	r3, [r4, #12]
 801464c:	f04f 30ff 	mov.w	r0, #4294967295
 8014650:	e7e9      	b.n	8014626 <__ssputs_r+0x8a>
	...

08014654 <_svfiprintf_r>:
 8014654:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014658:	4698      	mov	r8, r3
 801465a:	898b      	ldrh	r3, [r1, #12]
 801465c:	061b      	lsls	r3, r3, #24
 801465e:	b09d      	sub	sp, #116	@ 0x74
 8014660:	4607      	mov	r7, r0
 8014662:	460d      	mov	r5, r1
 8014664:	4614      	mov	r4, r2
 8014666:	d510      	bpl.n	801468a <_svfiprintf_r+0x36>
 8014668:	690b      	ldr	r3, [r1, #16]
 801466a:	b973      	cbnz	r3, 801468a <_svfiprintf_r+0x36>
 801466c:	2140      	movs	r1, #64	@ 0x40
 801466e:	f7fe fbd3 	bl	8012e18 <_malloc_r>
 8014672:	6028      	str	r0, [r5, #0]
 8014674:	6128      	str	r0, [r5, #16]
 8014676:	b930      	cbnz	r0, 8014686 <_svfiprintf_r+0x32>
 8014678:	230c      	movs	r3, #12
 801467a:	603b      	str	r3, [r7, #0]
 801467c:	f04f 30ff 	mov.w	r0, #4294967295
 8014680:	b01d      	add	sp, #116	@ 0x74
 8014682:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014686:	2340      	movs	r3, #64	@ 0x40
 8014688:	616b      	str	r3, [r5, #20]
 801468a:	2300      	movs	r3, #0
 801468c:	9309      	str	r3, [sp, #36]	@ 0x24
 801468e:	2320      	movs	r3, #32
 8014690:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8014694:	f8cd 800c 	str.w	r8, [sp, #12]
 8014698:	2330      	movs	r3, #48	@ 0x30
 801469a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8014838 <_svfiprintf_r+0x1e4>
 801469e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80146a2:	f04f 0901 	mov.w	r9, #1
 80146a6:	4623      	mov	r3, r4
 80146a8:	469a      	mov	sl, r3
 80146aa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80146ae:	b10a      	cbz	r2, 80146b4 <_svfiprintf_r+0x60>
 80146b0:	2a25      	cmp	r2, #37	@ 0x25
 80146b2:	d1f9      	bne.n	80146a8 <_svfiprintf_r+0x54>
 80146b4:	ebba 0b04 	subs.w	fp, sl, r4
 80146b8:	d00b      	beq.n	80146d2 <_svfiprintf_r+0x7e>
 80146ba:	465b      	mov	r3, fp
 80146bc:	4622      	mov	r2, r4
 80146be:	4629      	mov	r1, r5
 80146c0:	4638      	mov	r0, r7
 80146c2:	f7ff ff6b 	bl	801459c <__ssputs_r>
 80146c6:	3001      	adds	r0, #1
 80146c8:	f000 80a7 	beq.w	801481a <_svfiprintf_r+0x1c6>
 80146cc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80146ce:	445a      	add	r2, fp
 80146d0:	9209      	str	r2, [sp, #36]	@ 0x24
 80146d2:	f89a 3000 	ldrb.w	r3, [sl]
 80146d6:	2b00      	cmp	r3, #0
 80146d8:	f000 809f 	beq.w	801481a <_svfiprintf_r+0x1c6>
 80146dc:	2300      	movs	r3, #0
 80146de:	f04f 32ff 	mov.w	r2, #4294967295
 80146e2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80146e6:	f10a 0a01 	add.w	sl, sl, #1
 80146ea:	9304      	str	r3, [sp, #16]
 80146ec:	9307      	str	r3, [sp, #28]
 80146ee:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80146f2:	931a      	str	r3, [sp, #104]	@ 0x68
 80146f4:	4654      	mov	r4, sl
 80146f6:	2205      	movs	r2, #5
 80146f8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80146fc:	484e      	ldr	r0, [pc, #312]	@ (8014838 <_svfiprintf_r+0x1e4>)
 80146fe:	f7eb fd8f 	bl	8000220 <memchr>
 8014702:	9a04      	ldr	r2, [sp, #16]
 8014704:	b9d8      	cbnz	r0, 801473e <_svfiprintf_r+0xea>
 8014706:	06d0      	lsls	r0, r2, #27
 8014708:	bf44      	itt	mi
 801470a:	2320      	movmi	r3, #32
 801470c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014710:	0711      	lsls	r1, r2, #28
 8014712:	bf44      	itt	mi
 8014714:	232b      	movmi	r3, #43	@ 0x2b
 8014716:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801471a:	f89a 3000 	ldrb.w	r3, [sl]
 801471e:	2b2a      	cmp	r3, #42	@ 0x2a
 8014720:	d015      	beq.n	801474e <_svfiprintf_r+0xfa>
 8014722:	9a07      	ldr	r2, [sp, #28]
 8014724:	4654      	mov	r4, sl
 8014726:	2000      	movs	r0, #0
 8014728:	f04f 0c0a 	mov.w	ip, #10
 801472c:	4621      	mov	r1, r4
 801472e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8014732:	3b30      	subs	r3, #48	@ 0x30
 8014734:	2b09      	cmp	r3, #9
 8014736:	d94b      	bls.n	80147d0 <_svfiprintf_r+0x17c>
 8014738:	b1b0      	cbz	r0, 8014768 <_svfiprintf_r+0x114>
 801473a:	9207      	str	r2, [sp, #28]
 801473c:	e014      	b.n	8014768 <_svfiprintf_r+0x114>
 801473e:	eba0 0308 	sub.w	r3, r0, r8
 8014742:	fa09 f303 	lsl.w	r3, r9, r3
 8014746:	4313      	orrs	r3, r2
 8014748:	9304      	str	r3, [sp, #16]
 801474a:	46a2      	mov	sl, r4
 801474c:	e7d2      	b.n	80146f4 <_svfiprintf_r+0xa0>
 801474e:	9b03      	ldr	r3, [sp, #12]
 8014750:	1d19      	adds	r1, r3, #4
 8014752:	681b      	ldr	r3, [r3, #0]
 8014754:	9103      	str	r1, [sp, #12]
 8014756:	2b00      	cmp	r3, #0
 8014758:	bfbb      	ittet	lt
 801475a:	425b      	neglt	r3, r3
 801475c:	f042 0202 	orrlt.w	r2, r2, #2
 8014760:	9307      	strge	r3, [sp, #28]
 8014762:	9307      	strlt	r3, [sp, #28]
 8014764:	bfb8      	it	lt
 8014766:	9204      	strlt	r2, [sp, #16]
 8014768:	7823      	ldrb	r3, [r4, #0]
 801476a:	2b2e      	cmp	r3, #46	@ 0x2e
 801476c:	d10a      	bne.n	8014784 <_svfiprintf_r+0x130>
 801476e:	7863      	ldrb	r3, [r4, #1]
 8014770:	2b2a      	cmp	r3, #42	@ 0x2a
 8014772:	d132      	bne.n	80147da <_svfiprintf_r+0x186>
 8014774:	9b03      	ldr	r3, [sp, #12]
 8014776:	1d1a      	adds	r2, r3, #4
 8014778:	681b      	ldr	r3, [r3, #0]
 801477a:	9203      	str	r2, [sp, #12]
 801477c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8014780:	3402      	adds	r4, #2
 8014782:	9305      	str	r3, [sp, #20]
 8014784:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8014848 <_svfiprintf_r+0x1f4>
 8014788:	7821      	ldrb	r1, [r4, #0]
 801478a:	2203      	movs	r2, #3
 801478c:	4650      	mov	r0, sl
 801478e:	f7eb fd47 	bl	8000220 <memchr>
 8014792:	b138      	cbz	r0, 80147a4 <_svfiprintf_r+0x150>
 8014794:	9b04      	ldr	r3, [sp, #16]
 8014796:	eba0 000a 	sub.w	r0, r0, sl
 801479a:	2240      	movs	r2, #64	@ 0x40
 801479c:	4082      	lsls	r2, r0
 801479e:	4313      	orrs	r3, r2
 80147a0:	3401      	adds	r4, #1
 80147a2:	9304      	str	r3, [sp, #16]
 80147a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80147a8:	4824      	ldr	r0, [pc, #144]	@ (801483c <_svfiprintf_r+0x1e8>)
 80147aa:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80147ae:	2206      	movs	r2, #6
 80147b0:	f7eb fd36 	bl	8000220 <memchr>
 80147b4:	2800      	cmp	r0, #0
 80147b6:	d036      	beq.n	8014826 <_svfiprintf_r+0x1d2>
 80147b8:	4b21      	ldr	r3, [pc, #132]	@ (8014840 <_svfiprintf_r+0x1ec>)
 80147ba:	bb1b      	cbnz	r3, 8014804 <_svfiprintf_r+0x1b0>
 80147bc:	9b03      	ldr	r3, [sp, #12]
 80147be:	3307      	adds	r3, #7
 80147c0:	f023 0307 	bic.w	r3, r3, #7
 80147c4:	3308      	adds	r3, #8
 80147c6:	9303      	str	r3, [sp, #12]
 80147c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80147ca:	4433      	add	r3, r6
 80147cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80147ce:	e76a      	b.n	80146a6 <_svfiprintf_r+0x52>
 80147d0:	fb0c 3202 	mla	r2, ip, r2, r3
 80147d4:	460c      	mov	r4, r1
 80147d6:	2001      	movs	r0, #1
 80147d8:	e7a8      	b.n	801472c <_svfiprintf_r+0xd8>
 80147da:	2300      	movs	r3, #0
 80147dc:	3401      	adds	r4, #1
 80147de:	9305      	str	r3, [sp, #20]
 80147e0:	4619      	mov	r1, r3
 80147e2:	f04f 0c0a 	mov.w	ip, #10
 80147e6:	4620      	mov	r0, r4
 80147e8:	f810 2b01 	ldrb.w	r2, [r0], #1
 80147ec:	3a30      	subs	r2, #48	@ 0x30
 80147ee:	2a09      	cmp	r2, #9
 80147f0:	d903      	bls.n	80147fa <_svfiprintf_r+0x1a6>
 80147f2:	2b00      	cmp	r3, #0
 80147f4:	d0c6      	beq.n	8014784 <_svfiprintf_r+0x130>
 80147f6:	9105      	str	r1, [sp, #20]
 80147f8:	e7c4      	b.n	8014784 <_svfiprintf_r+0x130>
 80147fa:	fb0c 2101 	mla	r1, ip, r1, r2
 80147fe:	4604      	mov	r4, r0
 8014800:	2301      	movs	r3, #1
 8014802:	e7f0      	b.n	80147e6 <_svfiprintf_r+0x192>
 8014804:	ab03      	add	r3, sp, #12
 8014806:	9300      	str	r3, [sp, #0]
 8014808:	462a      	mov	r2, r5
 801480a:	4b0e      	ldr	r3, [pc, #56]	@ (8014844 <_svfiprintf_r+0x1f0>)
 801480c:	a904      	add	r1, sp, #16
 801480e:	4638      	mov	r0, r7
 8014810:	f7fc fc7c 	bl	801110c <_printf_float>
 8014814:	1c42      	adds	r2, r0, #1
 8014816:	4606      	mov	r6, r0
 8014818:	d1d6      	bne.n	80147c8 <_svfiprintf_r+0x174>
 801481a:	89ab      	ldrh	r3, [r5, #12]
 801481c:	065b      	lsls	r3, r3, #25
 801481e:	f53f af2d 	bmi.w	801467c <_svfiprintf_r+0x28>
 8014822:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014824:	e72c      	b.n	8014680 <_svfiprintf_r+0x2c>
 8014826:	ab03      	add	r3, sp, #12
 8014828:	9300      	str	r3, [sp, #0]
 801482a:	462a      	mov	r2, r5
 801482c:	4b05      	ldr	r3, [pc, #20]	@ (8014844 <_svfiprintf_r+0x1f0>)
 801482e:	a904      	add	r1, sp, #16
 8014830:	4638      	mov	r0, r7
 8014832:	f7fc ff03 	bl	801163c <_printf_i>
 8014836:	e7ed      	b.n	8014814 <_svfiprintf_r+0x1c0>
 8014838:	08017539 	.word	0x08017539
 801483c:	08017543 	.word	0x08017543
 8014840:	0801110d 	.word	0x0801110d
 8014844:	0801459d 	.word	0x0801459d
 8014848:	0801753f 	.word	0x0801753f

0801484c <_sungetc_r>:
 801484c:	b538      	push	{r3, r4, r5, lr}
 801484e:	1c4b      	adds	r3, r1, #1
 8014850:	4614      	mov	r4, r2
 8014852:	d103      	bne.n	801485c <_sungetc_r+0x10>
 8014854:	f04f 35ff 	mov.w	r5, #4294967295
 8014858:	4628      	mov	r0, r5
 801485a:	bd38      	pop	{r3, r4, r5, pc}
 801485c:	8993      	ldrh	r3, [r2, #12]
 801485e:	f023 0320 	bic.w	r3, r3, #32
 8014862:	8193      	strh	r3, [r2, #12]
 8014864:	6853      	ldr	r3, [r2, #4]
 8014866:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8014868:	b2cd      	uxtb	r5, r1
 801486a:	b18a      	cbz	r2, 8014890 <_sungetc_r+0x44>
 801486c:	6ba2      	ldr	r2, [r4, #56]	@ 0x38
 801486e:	429a      	cmp	r2, r3
 8014870:	dd08      	ble.n	8014884 <_sungetc_r+0x38>
 8014872:	6823      	ldr	r3, [r4, #0]
 8014874:	1e5a      	subs	r2, r3, #1
 8014876:	6022      	str	r2, [r4, #0]
 8014878:	f803 5c01 	strb.w	r5, [r3, #-1]
 801487c:	6863      	ldr	r3, [r4, #4]
 801487e:	3301      	adds	r3, #1
 8014880:	6063      	str	r3, [r4, #4]
 8014882:	e7e9      	b.n	8014858 <_sungetc_r+0xc>
 8014884:	4621      	mov	r1, r4
 8014886:	f000 fbe0 	bl	801504a <__submore>
 801488a:	2800      	cmp	r0, #0
 801488c:	d0f1      	beq.n	8014872 <_sungetc_r+0x26>
 801488e:	e7e1      	b.n	8014854 <_sungetc_r+0x8>
 8014890:	6921      	ldr	r1, [r4, #16]
 8014892:	6822      	ldr	r2, [r4, #0]
 8014894:	b141      	cbz	r1, 80148a8 <_sungetc_r+0x5c>
 8014896:	4291      	cmp	r1, r2
 8014898:	d206      	bcs.n	80148a8 <_sungetc_r+0x5c>
 801489a:	f812 1c01 	ldrb.w	r1, [r2, #-1]
 801489e:	42a9      	cmp	r1, r5
 80148a0:	d102      	bne.n	80148a8 <_sungetc_r+0x5c>
 80148a2:	3a01      	subs	r2, #1
 80148a4:	6022      	str	r2, [r4, #0]
 80148a6:	e7ea      	b.n	801487e <_sungetc_r+0x32>
 80148a8:	e9c4 230f 	strd	r2, r3, [r4, #60]	@ 0x3c
 80148ac:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80148b0:	6363      	str	r3, [r4, #52]	@ 0x34
 80148b2:	2303      	movs	r3, #3
 80148b4:	63a3      	str	r3, [r4, #56]	@ 0x38
 80148b6:	4623      	mov	r3, r4
 80148b8:	f803 5f46 	strb.w	r5, [r3, #70]!
 80148bc:	6023      	str	r3, [r4, #0]
 80148be:	2301      	movs	r3, #1
 80148c0:	e7de      	b.n	8014880 <_sungetc_r+0x34>

080148c2 <__ssrefill_r>:
 80148c2:	b510      	push	{r4, lr}
 80148c4:	460c      	mov	r4, r1
 80148c6:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80148c8:	b169      	cbz	r1, 80148e6 <__ssrefill_r+0x24>
 80148ca:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80148ce:	4299      	cmp	r1, r3
 80148d0:	d001      	beq.n	80148d6 <__ssrefill_r+0x14>
 80148d2:	f7fe fa2d 	bl	8012d30 <_free_r>
 80148d6:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80148d8:	6063      	str	r3, [r4, #4]
 80148da:	2000      	movs	r0, #0
 80148dc:	6360      	str	r0, [r4, #52]	@ 0x34
 80148de:	b113      	cbz	r3, 80148e6 <__ssrefill_r+0x24>
 80148e0:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 80148e2:	6023      	str	r3, [r4, #0]
 80148e4:	bd10      	pop	{r4, pc}
 80148e6:	6923      	ldr	r3, [r4, #16]
 80148e8:	6023      	str	r3, [r4, #0]
 80148ea:	2300      	movs	r3, #0
 80148ec:	6063      	str	r3, [r4, #4]
 80148ee:	89a3      	ldrh	r3, [r4, #12]
 80148f0:	f043 0320 	orr.w	r3, r3, #32
 80148f4:	81a3      	strh	r3, [r4, #12]
 80148f6:	f04f 30ff 	mov.w	r0, #4294967295
 80148fa:	e7f3      	b.n	80148e4 <__ssrefill_r+0x22>

080148fc <__ssvfiscanf_r>:
 80148fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8014900:	460c      	mov	r4, r1
 8014902:	f5ad 7d22 	sub.w	sp, sp, #648	@ 0x288
 8014906:	2100      	movs	r1, #0
 8014908:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 801490c:	49a5      	ldr	r1, [pc, #660]	@ (8014ba4 <__ssvfiscanf_r+0x2a8>)
 801490e:	91a0      	str	r1, [sp, #640]	@ 0x280
 8014910:	f10d 0804 	add.w	r8, sp, #4
 8014914:	49a4      	ldr	r1, [pc, #656]	@ (8014ba8 <__ssvfiscanf_r+0x2ac>)
 8014916:	4fa5      	ldr	r7, [pc, #660]	@ (8014bac <__ssvfiscanf_r+0x2b0>)
 8014918:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 801491c:	4606      	mov	r6, r0
 801491e:	91a1      	str	r1, [sp, #644]	@ 0x284
 8014920:	9300      	str	r3, [sp, #0]
 8014922:	7813      	ldrb	r3, [r2, #0]
 8014924:	2b00      	cmp	r3, #0
 8014926:	f000 8158 	beq.w	8014bda <__ssvfiscanf_r+0x2de>
 801492a:	5cf9      	ldrb	r1, [r7, r3]
 801492c:	f011 0108 	ands.w	r1, r1, #8
 8014930:	f102 0501 	add.w	r5, r2, #1
 8014934:	d019      	beq.n	801496a <__ssvfiscanf_r+0x6e>
 8014936:	6863      	ldr	r3, [r4, #4]
 8014938:	2b00      	cmp	r3, #0
 801493a:	dd0f      	ble.n	801495c <__ssvfiscanf_r+0x60>
 801493c:	6823      	ldr	r3, [r4, #0]
 801493e:	781a      	ldrb	r2, [r3, #0]
 8014940:	5cba      	ldrb	r2, [r7, r2]
 8014942:	0712      	lsls	r2, r2, #28
 8014944:	d401      	bmi.n	801494a <__ssvfiscanf_r+0x4e>
 8014946:	462a      	mov	r2, r5
 8014948:	e7eb      	b.n	8014922 <__ssvfiscanf_r+0x26>
 801494a:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 801494c:	3201      	adds	r2, #1
 801494e:	9245      	str	r2, [sp, #276]	@ 0x114
 8014950:	6862      	ldr	r2, [r4, #4]
 8014952:	3301      	adds	r3, #1
 8014954:	3a01      	subs	r2, #1
 8014956:	6062      	str	r2, [r4, #4]
 8014958:	6023      	str	r3, [r4, #0]
 801495a:	e7ec      	b.n	8014936 <__ssvfiscanf_r+0x3a>
 801495c:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801495e:	4621      	mov	r1, r4
 8014960:	4630      	mov	r0, r6
 8014962:	4798      	blx	r3
 8014964:	2800      	cmp	r0, #0
 8014966:	d0e9      	beq.n	801493c <__ssvfiscanf_r+0x40>
 8014968:	e7ed      	b.n	8014946 <__ssvfiscanf_r+0x4a>
 801496a:	2b25      	cmp	r3, #37	@ 0x25
 801496c:	d012      	beq.n	8014994 <__ssvfiscanf_r+0x98>
 801496e:	4699      	mov	r9, r3
 8014970:	6863      	ldr	r3, [r4, #4]
 8014972:	2b00      	cmp	r3, #0
 8014974:	f340 8093 	ble.w	8014a9e <__ssvfiscanf_r+0x1a2>
 8014978:	6822      	ldr	r2, [r4, #0]
 801497a:	7813      	ldrb	r3, [r2, #0]
 801497c:	454b      	cmp	r3, r9
 801497e:	f040 812c 	bne.w	8014bda <__ssvfiscanf_r+0x2de>
 8014982:	6863      	ldr	r3, [r4, #4]
 8014984:	3b01      	subs	r3, #1
 8014986:	6063      	str	r3, [r4, #4]
 8014988:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 801498a:	3201      	adds	r2, #1
 801498c:	3301      	adds	r3, #1
 801498e:	6022      	str	r2, [r4, #0]
 8014990:	9345      	str	r3, [sp, #276]	@ 0x114
 8014992:	e7d8      	b.n	8014946 <__ssvfiscanf_r+0x4a>
 8014994:	9141      	str	r1, [sp, #260]	@ 0x104
 8014996:	9143      	str	r1, [sp, #268]	@ 0x10c
 8014998:	7853      	ldrb	r3, [r2, #1]
 801499a:	2b2a      	cmp	r3, #42	@ 0x2a
 801499c:	bf02      	ittt	eq
 801499e:	2310      	moveq	r3, #16
 80149a0:	1c95      	addeq	r5, r2, #2
 80149a2:	9341      	streq	r3, [sp, #260]	@ 0x104
 80149a4:	220a      	movs	r2, #10
 80149a6:	46a9      	mov	r9, r5
 80149a8:	f819 1b01 	ldrb.w	r1, [r9], #1
 80149ac:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 80149b0:	2b09      	cmp	r3, #9
 80149b2:	d91e      	bls.n	80149f2 <__ssvfiscanf_r+0xf6>
 80149b4:	f8df a1f8 	ldr.w	sl, [pc, #504]	@ 8014bb0 <__ssvfiscanf_r+0x2b4>
 80149b8:	2203      	movs	r2, #3
 80149ba:	4650      	mov	r0, sl
 80149bc:	f7eb fc30 	bl	8000220 <memchr>
 80149c0:	b138      	cbz	r0, 80149d2 <__ssvfiscanf_r+0xd6>
 80149c2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 80149c4:	eba0 000a 	sub.w	r0, r0, sl
 80149c8:	2301      	movs	r3, #1
 80149ca:	4083      	lsls	r3, r0
 80149cc:	4313      	orrs	r3, r2
 80149ce:	9341      	str	r3, [sp, #260]	@ 0x104
 80149d0:	464d      	mov	r5, r9
 80149d2:	f815 3b01 	ldrb.w	r3, [r5], #1
 80149d6:	2b78      	cmp	r3, #120	@ 0x78
 80149d8:	d806      	bhi.n	80149e8 <__ssvfiscanf_r+0xec>
 80149da:	2b57      	cmp	r3, #87	@ 0x57
 80149dc:	d810      	bhi.n	8014a00 <__ssvfiscanf_r+0x104>
 80149de:	2b25      	cmp	r3, #37	@ 0x25
 80149e0:	d0c5      	beq.n	801496e <__ssvfiscanf_r+0x72>
 80149e2:	d857      	bhi.n	8014a94 <__ssvfiscanf_r+0x198>
 80149e4:	2b00      	cmp	r3, #0
 80149e6:	d065      	beq.n	8014ab4 <__ssvfiscanf_r+0x1b8>
 80149e8:	2303      	movs	r3, #3
 80149ea:	9347      	str	r3, [sp, #284]	@ 0x11c
 80149ec:	230a      	movs	r3, #10
 80149ee:	9342      	str	r3, [sp, #264]	@ 0x108
 80149f0:	e078      	b.n	8014ae4 <__ssvfiscanf_r+0x1e8>
 80149f2:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 80149f4:	fb02 1103 	mla	r1, r2, r3, r1
 80149f8:	3930      	subs	r1, #48	@ 0x30
 80149fa:	9143      	str	r1, [sp, #268]	@ 0x10c
 80149fc:	464d      	mov	r5, r9
 80149fe:	e7d2      	b.n	80149a6 <__ssvfiscanf_r+0xaa>
 8014a00:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 8014a04:	2a20      	cmp	r2, #32
 8014a06:	d8ef      	bhi.n	80149e8 <__ssvfiscanf_r+0xec>
 8014a08:	a101      	add	r1, pc, #4	@ (adr r1, 8014a10 <__ssvfiscanf_r+0x114>)
 8014a0a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8014a0e:	bf00      	nop
 8014a10:	08014ac3 	.word	0x08014ac3
 8014a14:	080149e9 	.word	0x080149e9
 8014a18:	080149e9 	.word	0x080149e9
 8014a1c:	08014b1d 	.word	0x08014b1d
 8014a20:	080149e9 	.word	0x080149e9
 8014a24:	080149e9 	.word	0x080149e9
 8014a28:	080149e9 	.word	0x080149e9
 8014a2c:	080149e9 	.word	0x080149e9
 8014a30:	080149e9 	.word	0x080149e9
 8014a34:	080149e9 	.word	0x080149e9
 8014a38:	080149e9 	.word	0x080149e9
 8014a3c:	08014b33 	.word	0x08014b33
 8014a40:	08014b19 	.word	0x08014b19
 8014a44:	08014a9b 	.word	0x08014a9b
 8014a48:	08014a9b 	.word	0x08014a9b
 8014a4c:	08014a9b 	.word	0x08014a9b
 8014a50:	080149e9 	.word	0x080149e9
 8014a54:	08014ad5 	.word	0x08014ad5
 8014a58:	080149e9 	.word	0x080149e9
 8014a5c:	080149e9 	.word	0x080149e9
 8014a60:	080149e9 	.word	0x080149e9
 8014a64:	080149e9 	.word	0x080149e9
 8014a68:	08014b43 	.word	0x08014b43
 8014a6c:	08014add 	.word	0x08014add
 8014a70:	08014abb 	.word	0x08014abb
 8014a74:	080149e9 	.word	0x080149e9
 8014a78:	080149e9 	.word	0x080149e9
 8014a7c:	08014b3f 	.word	0x08014b3f
 8014a80:	080149e9 	.word	0x080149e9
 8014a84:	08014b19 	.word	0x08014b19
 8014a88:	080149e9 	.word	0x080149e9
 8014a8c:	080149e9 	.word	0x080149e9
 8014a90:	08014ac3 	.word	0x08014ac3
 8014a94:	3b45      	subs	r3, #69	@ 0x45
 8014a96:	2b02      	cmp	r3, #2
 8014a98:	d8a6      	bhi.n	80149e8 <__ssvfiscanf_r+0xec>
 8014a9a:	2305      	movs	r3, #5
 8014a9c:	e021      	b.n	8014ae2 <__ssvfiscanf_r+0x1e6>
 8014a9e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8014aa0:	4621      	mov	r1, r4
 8014aa2:	4630      	mov	r0, r6
 8014aa4:	4798      	blx	r3
 8014aa6:	2800      	cmp	r0, #0
 8014aa8:	f43f af66 	beq.w	8014978 <__ssvfiscanf_r+0x7c>
 8014aac:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8014aae:	2800      	cmp	r0, #0
 8014ab0:	f040 808b 	bne.w	8014bca <__ssvfiscanf_r+0x2ce>
 8014ab4:	f04f 30ff 	mov.w	r0, #4294967295
 8014ab8:	e08b      	b.n	8014bd2 <__ssvfiscanf_r+0x2d6>
 8014aba:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8014abc:	f042 0220 	orr.w	r2, r2, #32
 8014ac0:	9241      	str	r2, [sp, #260]	@ 0x104
 8014ac2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8014ac4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8014ac8:	9241      	str	r2, [sp, #260]	@ 0x104
 8014aca:	2210      	movs	r2, #16
 8014acc:	2b6e      	cmp	r3, #110	@ 0x6e
 8014ace:	9242      	str	r2, [sp, #264]	@ 0x108
 8014ad0:	d902      	bls.n	8014ad8 <__ssvfiscanf_r+0x1dc>
 8014ad2:	e005      	b.n	8014ae0 <__ssvfiscanf_r+0x1e4>
 8014ad4:	2300      	movs	r3, #0
 8014ad6:	9342      	str	r3, [sp, #264]	@ 0x108
 8014ad8:	2303      	movs	r3, #3
 8014ada:	e002      	b.n	8014ae2 <__ssvfiscanf_r+0x1e6>
 8014adc:	2308      	movs	r3, #8
 8014ade:	9342      	str	r3, [sp, #264]	@ 0x108
 8014ae0:	2304      	movs	r3, #4
 8014ae2:	9347      	str	r3, [sp, #284]	@ 0x11c
 8014ae4:	6863      	ldr	r3, [r4, #4]
 8014ae6:	2b00      	cmp	r3, #0
 8014ae8:	dd39      	ble.n	8014b5e <__ssvfiscanf_r+0x262>
 8014aea:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8014aec:	0659      	lsls	r1, r3, #25
 8014aee:	d404      	bmi.n	8014afa <__ssvfiscanf_r+0x1fe>
 8014af0:	6823      	ldr	r3, [r4, #0]
 8014af2:	781a      	ldrb	r2, [r3, #0]
 8014af4:	5cba      	ldrb	r2, [r7, r2]
 8014af6:	0712      	lsls	r2, r2, #28
 8014af8:	d438      	bmi.n	8014b6c <__ssvfiscanf_r+0x270>
 8014afa:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8014afc:	2b02      	cmp	r3, #2
 8014afe:	dc47      	bgt.n	8014b90 <__ssvfiscanf_r+0x294>
 8014b00:	466b      	mov	r3, sp
 8014b02:	4622      	mov	r2, r4
 8014b04:	a941      	add	r1, sp, #260	@ 0x104
 8014b06:	4630      	mov	r0, r6
 8014b08:	f000 f86c 	bl	8014be4 <_scanf_chars>
 8014b0c:	2801      	cmp	r0, #1
 8014b0e:	d064      	beq.n	8014bda <__ssvfiscanf_r+0x2de>
 8014b10:	2802      	cmp	r0, #2
 8014b12:	f47f af18 	bne.w	8014946 <__ssvfiscanf_r+0x4a>
 8014b16:	e7c9      	b.n	8014aac <__ssvfiscanf_r+0x1b0>
 8014b18:	220a      	movs	r2, #10
 8014b1a:	e7d7      	b.n	8014acc <__ssvfiscanf_r+0x1d0>
 8014b1c:	4629      	mov	r1, r5
 8014b1e:	4640      	mov	r0, r8
 8014b20:	f000 fa5a 	bl	8014fd8 <__sccl>
 8014b24:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8014b26:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014b2a:	9341      	str	r3, [sp, #260]	@ 0x104
 8014b2c:	4605      	mov	r5, r0
 8014b2e:	2301      	movs	r3, #1
 8014b30:	e7d7      	b.n	8014ae2 <__ssvfiscanf_r+0x1e6>
 8014b32:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8014b34:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014b38:	9341      	str	r3, [sp, #260]	@ 0x104
 8014b3a:	2300      	movs	r3, #0
 8014b3c:	e7d1      	b.n	8014ae2 <__ssvfiscanf_r+0x1e6>
 8014b3e:	2302      	movs	r3, #2
 8014b40:	e7cf      	b.n	8014ae2 <__ssvfiscanf_r+0x1e6>
 8014b42:	9841      	ldr	r0, [sp, #260]	@ 0x104
 8014b44:	06c3      	lsls	r3, r0, #27
 8014b46:	f53f aefe 	bmi.w	8014946 <__ssvfiscanf_r+0x4a>
 8014b4a:	9b00      	ldr	r3, [sp, #0]
 8014b4c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8014b4e:	1d19      	adds	r1, r3, #4
 8014b50:	9100      	str	r1, [sp, #0]
 8014b52:	681b      	ldr	r3, [r3, #0]
 8014b54:	07c0      	lsls	r0, r0, #31
 8014b56:	bf4c      	ite	mi
 8014b58:	801a      	strhmi	r2, [r3, #0]
 8014b5a:	601a      	strpl	r2, [r3, #0]
 8014b5c:	e6f3      	b.n	8014946 <__ssvfiscanf_r+0x4a>
 8014b5e:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8014b60:	4621      	mov	r1, r4
 8014b62:	4630      	mov	r0, r6
 8014b64:	4798      	blx	r3
 8014b66:	2800      	cmp	r0, #0
 8014b68:	d0bf      	beq.n	8014aea <__ssvfiscanf_r+0x1ee>
 8014b6a:	e79f      	b.n	8014aac <__ssvfiscanf_r+0x1b0>
 8014b6c:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8014b6e:	3201      	adds	r2, #1
 8014b70:	9245      	str	r2, [sp, #276]	@ 0x114
 8014b72:	6862      	ldr	r2, [r4, #4]
 8014b74:	3a01      	subs	r2, #1
 8014b76:	2a00      	cmp	r2, #0
 8014b78:	6062      	str	r2, [r4, #4]
 8014b7a:	dd02      	ble.n	8014b82 <__ssvfiscanf_r+0x286>
 8014b7c:	3301      	adds	r3, #1
 8014b7e:	6023      	str	r3, [r4, #0]
 8014b80:	e7b6      	b.n	8014af0 <__ssvfiscanf_r+0x1f4>
 8014b82:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8014b84:	4621      	mov	r1, r4
 8014b86:	4630      	mov	r0, r6
 8014b88:	4798      	blx	r3
 8014b8a:	2800      	cmp	r0, #0
 8014b8c:	d0b0      	beq.n	8014af0 <__ssvfiscanf_r+0x1f4>
 8014b8e:	e78d      	b.n	8014aac <__ssvfiscanf_r+0x1b0>
 8014b90:	2b04      	cmp	r3, #4
 8014b92:	dc0f      	bgt.n	8014bb4 <__ssvfiscanf_r+0x2b8>
 8014b94:	466b      	mov	r3, sp
 8014b96:	4622      	mov	r2, r4
 8014b98:	a941      	add	r1, sp, #260	@ 0x104
 8014b9a:	4630      	mov	r0, r6
 8014b9c:	f000 f87c 	bl	8014c98 <_scanf_i>
 8014ba0:	e7b4      	b.n	8014b0c <__ssvfiscanf_r+0x210>
 8014ba2:	bf00      	nop
 8014ba4:	0801484d 	.word	0x0801484d
 8014ba8:	080148c3 	.word	0x080148c3
 8014bac:	08017439 	.word	0x08017439
 8014bb0:	0801753f 	.word	0x0801753f
 8014bb4:	4b0a      	ldr	r3, [pc, #40]	@ (8014be0 <__ssvfiscanf_r+0x2e4>)
 8014bb6:	2b00      	cmp	r3, #0
 8014bb8:	f43f aec5 	beq.w	8014946 <__ssvfiscanf_r+0x4a>
 8014bbc:	466b      	mov	r3, sp
 8014bbe:	4622      	mov	r2, r4
 8014bc0:	a941      	add	r1, sp, #260	@ 0x104
 8014bc2:	4630      	mov	r0, r6
 8014bc4:	f7fc fe5a 	bl	801187c <_scanf_float>
 8014bc8:	e7a0      	b.n	8014b0c <__ssvfiscanf_r+0x210>
 8014bca:	89a3      	ldrh	r3, [r4, #12]
 8014bcc:	065b      	lsls	r3, r3, #25
 8014bce:	f53f af71 	bmi.w	8014ab4 <__ssvfiscanf_r+0x1b8>
 8014bd2:	f50d 7d22 	add.w	sp, sp, #648	@ 0x288
 8014bd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014bda:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8014bdc:	e7f9      	b.n	8014bd2 <__ssvfiscanf_r+0x2d6>
 8014bde:	bf00      	nop
 8014be0:	0801187d 	.word	0x0801187d

08014be4 <_scanf_chars>:
 8014be4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014be8:	4615      	mov	r5, r2
 8014bea:	688a      	ldr	r2, [r1, #8]
 8014bec:	4680      	mov	r8, r0
 8014bee:	460c      	mov	r4, r1
 8014bf0:	b932      	cbnz	r2, 8014c00 <_scanf_chars+0x1c>
 8014bf2:	698a      	ldr	r2, [r1, #24]
 8014bf4:	2a00      	cmp	r2, #0
 8014bf6:	bf14      	ite	ne
 8014bf8:	f04f 32ff 	movne.w	r2, #4294967295
 8014bfc:	2201      	moveq	r2, #1
 8014bfe:	608a      	str	r2, [r1, #8]
 8014c00:	6822      	ldr	r2, [r4, #0]
 8014c02:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 8014c94 <_scanf_chars+0xb0>
 8014c06:	06d1      	lsls	r1, r2, #27
 8014c08:	bf5f      	itttt	pl
 8014c0a:	681a      	ldrpl	r2, [r3, #0]
 8014c0c:	1d11      	addpl	r1, r2, #4
 8014c0e:	6019      	strpl	r1, [r3, #0]
 8014c10:	6816      	ldrpl	r6, [r2, #0]
 8014c12:	2700      	movs	r7, #0
 8014c14:	69a0      	ldr	r0, [r4, #24]
 8014c16:	b188      	cbz	r0, 8014c3c <_scanf_chars+0x58>
 8014c18:	2801      	cmp	r0, #1
 8014c1a:	d107      	bne.n	8014c2c <_scanf_chars+0x48>
 8014c1c:	682b      	ldr	r3, [r5, #0]
 8014c1e:	781a      	ldrb	r2, [r3, #0]
 8014c20:	6963      	ldr	r3, [r4, #20]
 8014c22:	5c9b      	ldrb	r3, [r3, r2]
 8014c24:	b953      	cbnz	r3, 8014c3c <_scanf_chars+0x58>
 8014c26:	2f00      	cmp	r7, #0
 8014c28:	d031      	beq.n	8014c8e <_scanf_chars+0xaa>
 8014c2a:	e022      	b.n	8014c72 <_scanf_chars+0x8e>
 8014c2c:	2802      	cmp	r0, #2
 8014c2e:	d120      	bne.n	8014c72 <_scanf_chars+0x8e>
 8014c30:	682b      	ldr	r3, [r5, #0]
 8014c32:	781b      	ldrb	r3, [r3, #0]
 8014c34:	f819 3003 	ldrb.w	r3, [r9, r3]
 8014c38:	071b      	lsls	r3, r3, #28
 8014c3a:	d41a      	bmi.n	8014c72 <_scanf_chars+0x8e>
 8014c3c:	6823      	ldr	r3, [r4, #0]
 8014c3e:	06da      	lsls	r2, r3, #27
 8014c40:	bf5e      	ittt	pl
 8014c42:	682b      	ldrpl	r3, [r5, #0]
 8014c44:	781b      	ldrbpl	r3, [r3, #0]
 8014c46:	f806 3b01 	strbpl.w	r3, [r6], #1
 8014c4a:	682a      	ldr	r2, [r5, #0]
 8014c4c:	686b      	ldr	r3, [r5, #4]
 8014c4e:	3201      	adds	r2, #1
 8014c50:	602a      	str	r2, [r5, #0]
 8014c52:	68a2      	ldr	r2, [r4, #8]
 8014c54:	3b01      	subs	r3, #1
 8014c56:	3a01      	subs	r2, #1
 8014c58:	606b      	str	r3, [r5, #4]
 8014c5a:	3701      	adds	r7, #1
 8014c5c:	60a2      	str	r2, [r4, #8]
 8014c5e:	b142      	cbz	r2, 8014c72 <_scanf_chars+0x8e>
 8014c60:	2b00      	cmp	r3, #0
 8014c62:	dcd7      	bgt.n	8014c14 <_scanf_chars+0x30>
 8014c64:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8014c68:	4629      	mov	r1, r5
 8014c6a:	4640      	mov	r0, r8
 8014c6c:	4798      	blx	r3
 8014c6e:	2800      	cmp	r0, #0
 8014c70:	d0d0      	beq.n	8014c14 <_scanf_chars+0x30>
 8014c72:	6823      	ldr	r3, [r4, #0]
 8014c74:	f013 0310 	ands.w	r3, r3, #16
 8014c78:	d105      	bne.n	8014c86 <_scanf_chars+0xa2>
 8014c7a:	68e2      	ldr	r2, [r4, #12]
 8014c7c:	3201      	adds	r2, #1
 8014c7e:	60e2      	str	r2, [r4, #12]
 8014c80:	69a2      	ldr	r2, [r4, #24]
 8014c82:	b102      	cbz	r2, 8014c86 <_scanf_chars+0xa2>
 8014c84:	7033      	strb	r3, [r6, #0]
 8014c86:	6923      	ldr	r3, [r4, #16]
 8014c88:	443b      	add	r3, r7
 8014c8a:	6123      	str	r3, [r4, #16]
 8014c8c:	2000      	movs	r0, #0
 8014c8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014c92:	bf00      	nop
 8014c94:	08017439 	.word	0x08017439

08014c98 <_scanf_i>:
 8014c98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014c9c:	4698      	mov	r8, r3
 8014c9e:	4b74      	ldr	r3, [pc, #464]	@ (8014e70 <_scanf_i+0x1d8>)
 8014ca0:	460c      	mov	r4, r1
 8014ca2:	4682      	mov	sl, r0
 8014ca4:	4616      	mov	r6, r2
 8014ca6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8014caa:	b087      	sub	sp, #28
 8014cac:	ab03      	add	r3, sp, #12
 8014cae:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 8014cb2:	4b70      	ldr	r3, [pc, #448]	@ (8014e74 <_scanf_i+0x1dc>)
 8014cb4:	69a1      	ldr	r1, [r4, #24]
 8014cb6:	4a70      	ldr	r2, [pc, #448]	@ (8014e78 <_scanf_i+0x1e0>)
 8014cb8:	2903      	cmp	r1, #3
 8014cba:	bf08      	it	eq
 8014cbc:	461a      	moveq	r2, r3
 8014cbe:	68a3      	ldr	r3, [r4, #8]
 8014cc0:	9201      	str	r2, [sp, #4]
 8014cc2:	1e5a      	subs	r2, r3, #1
 8014cc4:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8014cc8:	bf88      	it	hi
 8014cca:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8014cce:	4627      	mov	r7, r4
 8014cd0:	bf82      	ittt	hi
 8014cd2:	eb03 0905 	addhi.w	r9, r3, r5
 8014cd6:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8014cda:	60a3      	strhi	r3, [r4, #8]
 8014cdc:	f857 3b1c 	ldr.w	r3, [r7], #28
 8014ce0:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 8014ce4:	bf98      	it	ls
 8014ce6:	f04f 0900 	movls.w	r9, #0
 8014cea:	6023      	str	r3, [r4, #0]
 8014cec:	463d      	mov	r5, r7
 8014cee:	f04f 0b00 	mov.w	fp, #0
 8014cf2:	6831      	ldr	r1, [r6, #0]
 8014cf4:	ab03      	add	r3, sp, #12
 8014cf6:	7809      	ldrb	r1, [r1, #0]
 8014cf8:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8014cfc:	2202      	movs	r2, #2
 8014cfe:	f7eb fa8f 	bl	8000220 <memchr>
 8014d02:	b328      	cbz	r0, 8014d50 <_scanf_i+0xb8>
 8014d04:	f1bb 0f01 	cmp.w	fp, #1
 8014d08:	d159      	bne.n	8014dbe <_scanf_i+0x126>
 8014d0a:	6862      	ldr	r2, [r4, #4]
 8014d0c:	b92a      	cbnz	r2, 8014d1a <_scanf_i+0x82>
 8014d0e:	6822      	ldr	r2, [r4, #0]
 8014d10:	2108      	movs	r1, #8
 8014d12:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8014d16:	6061      	str	r1, [r4, #4]
 8014d18:	6022      	str	r2, [r4, #0]
 8014d1a:	6822      	ldr	r2, [r4, #0]
 8014d1c:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8014d20:	6022      	str	r2, [r4, #0]
 8014d22:	68a2      	ldr	r2, [r4, #8]
 8014d24:	1e51      	subs	r1, r2, #1
 8014d26:	60a1      	str	r1, [r4, #8]
 8014d28:	b192      	cbz	r2, 8014d50 <_scanf_i+0xb8>
 8014d2a:	6832      	ldr	r2, [r6, #0]
 8014d2c:	1c51      	adds	r1, r2, #1
 8014d2e:	6031      	str	r1, [r6, #0]
 8014d30:	7812      	ldrb	r2, [r2, #0]
 8014d32:	f805 2b01 	strb.w	r2, [r5], #1
 8014d36:	6872      	ldr	r2, [r6, #4]
 8014d38:	3a01      	subs	r2, #1
 8014d3a:	2a00      	cmp	r2, #0
 8014d3c:	6072      	str	r2, [r6, #4]
 8014d3e:	dc07      	bgt.n	8014d50 <_scanf_i+0xb8>
 8014d40:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 8014d44:	4631      	mov	r1, r6
 8014d46:	4650      	mov	r0, sl
 8014d48:	4790      	blx	r2
 8014d4a:	2800      	cmp	r0, #0
 8014d4c:	f040 8085 	bne.w	8014e5a <_scanf_i+0x1c2>
 8014d50:	f10b 0b01 	add.w	fp, fp, #1
 8014d54:	f1bb 0f03 	cmp.w	fp, #3
 8014d58:	d1cb      	bne.n	8014cf2 <_scanf_i+0x5a>
 8014d5a:	6863      	ldr	r3, [r4, #4]
 8014d5c:	b90b      	cbnz	r3, 8014d62 <_scanf_i+0xca>
 8014d5e:	230a      	movs	r3, #10
 8014d60:	6063      	str	r3, [r4, #4]
 8014d62:	6863      	ldr	r3, [r4, #4]
 8014d64:	4945      	ldr	r1, [pc, #276]	@ (8014e7c <_scanf_i+0x1e4>)
 8014d66:	6960      	ldr	r0, [r4, #20]
 8014d68:	1ac9      	subs	r1, r1, r3
 8014d6a:	f000 f935 	bl	8014fd8 <__sccl>
 8014d6e:	f04f 0b00 	mov.w	fp, #0
 8014d72:	68a3      	ldr	r3, [r4, #8]
 8014d74:	6822      	ldr	r2, [r4, #0]
 8014d76:	2b00      	cmp	r3, #0
 8014d78:	d03d      	beq.n	8014df6 <_scanf_i+0x15e>
 8014d7a:	6831      	ldr	r1, [r6, #0]
 8014d7c:	6960      	ldr	r0, [r4, #20]
 8014d7e:	f891 c000 	ldrb.w	ip, [r1]
 8014d82:	f810 000c 	ldrb.w	r0, [r0, ip]
 8014d86:	2800      	cmp	r0, #0
 8014d88:	d035      	beq.n	8014df6 <_scanf_i+0x15e>
 8014d8a:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 8014d8e:	d124      	bne.n	8014dda <_scanf_i+0x142>
 8014d90:	0510      	lsls	r0, r2, #20
 8014d92:	d522      	bpl.n	8014dda <_scanf_i+0x142>
 8014d94:	f10b 0b01 	add.w	fp, fp, #1
 8014d98:	f1b9 0f00 	cmp.w	r9, #0
 8014d9c:	d003      	beq.n	8014da6 <_scanf_i+0x10e>
 8014d9e:	3301      	adds	r3, #1
 8014da0:	f109 39ff 	add.w	r9, r9, #4294967295
 8014da4:	60a3      	str	r3, [r4, #8]
 8014da6:	6873      	ldr	r3, [r6, #4]
 8014da8:	3b01      	subs	r3, #1
 8014daa:	2b00      	cmp	r3, #0
 8014dac:	6073      	str	r3, [r6, #4]
 8014dae:	dd1b      	ble.n	8014de8 <_scanf_i+0x150>
 8014db0:	6833      	ldr	r3, [r6, #0]
 8014db2:	3301      	adds	r3, #1
 8014db4:	6033      	str	r3, [r6, #0]
 8014db6:	68a3      	ldr	r3, [r4, #8]
 8014db8:	3b01      	subs	r3, #1
 8014dba:	60a3      	str	r3, [r4, #8]
 8014dbc:	e7d9      	b.n	8014d72 <_scanf_i+0xda>
 8014dbe:	f1bb 0f02 	cmp.w	fp, #2
 8014dc2:	d1ae      	bne.n	8014d22 <_scanf_i+0x8a>
 8014dc4:	6822      	ldr	r2, [r4, #0]
 8014dc6:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8014dca:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8014dce:	d1bf      	bne.n	8014d50 <_scanf_i+0xb8>
 8014dd0:	2110      	movs	r1, #16
 8014dd2:	6061      	str	r1, [r4, #4]
 8014dd4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8014dd8:	e7a2      	b.n	8014d20 <_scanf_i+0x88>
 8014dda:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8014dde:	6022      	str	r2, [r4, #0]
 8014de0:	780b      	ldrb	r3, [r1, #0]
 8014de2:	f805 3b01 	strb.w	r3, [r5], #1
 8014de6:	e7de      	b.n	8014da6 <_scanf_i+0x10e>
 8014de8:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8014dec:	4631      	mov	r1, r6
 8014dee:	4650      	mov	r0, sl
 8014df0:	4798      	blx	r3
 8014df2:	2800      	cmp	r0, #0
 8014df4:	d0df      	beq.n	8014db6 <_scanf_i+0x11e>
 8014df6:	6823      	ldr	r3, [r4, #0]
 8014df8:	05d9      	lsls	r1, r3, #23
 8014dfa:	d50d      	bpl.n	8014e18 <_scanf_i+0x180>
 8014dfc:	42bd      	cmp	r5, r7
 8014dfe:	d909      	bls.n	8014e14 <_scanf_i+0x17c>
 8014e00:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 8014e04:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8014e08:	4632      	mov	r2, r6
 8014e0a:	4650      	mov	r0, sl
 8014e0c:	4798      	blx	r3
 8014e0e:	f105 39ff 	add.w	r9, r5, #4294967295
 8014e12:	464d      	mov	r5, r9
 8014e14:	42bd      	cmp	r5, r7
 8014e16:	d028      	beq.n	8014e6a <_scanf_i+0x1d2>
 8014e18:	6822      	ldr	r2, [r4, #0]
 8014e1a:	f012 0210 	ands.w	r2, r2, #16
 8014e1e:	d113      	bne.n	8014e48 <_scanf_i+0x1b0>
 8014e20:	702a      	strb	r2, [r5, #0]
 8014e22:	6863      	ldr	r3, [r4, #4]
 8014e24:	9e01      	ldr	r6, [sp, #4]
 8014e26:	4639      	mov	r1, r7
 8014e28:	4650      	mov	r0, sl
 8014e2a:	47b0      	blx	r6
 8014e2c:	f8d8 3000 	ldr.w	r3, [r8]
 8014e30:	6821      	ldr	r1, [r4, #0]
 8014e32:	1d1a      	adds	r2, r3, #4
 8014e34:	f8c8 2000 	str.w	r2, [r8]
 8014e38:	f011 0f20 	tst.w	r1, #32
 8014e3c:	681b      	ldr	r3, [r3, #0]
 8014e3e:	d00f      	beq.n	8014e60 <_scanf_i+0x1c8>
 8014e40:	6018      	str	r0, [r3, #0]
 8014e42:	68e3      	ldr	r3, [r4, #12]
 8014e44:	3301      	adds	r3, #1
 8014e46:	60e3      	str	r3, [r4, #12]
 8014e48:	6923      	ldr	r3, [r4, #16]
 8014e4a:	1bed      	subs	r5, r5, r7
 8014e4c:	445d      	add	r5, fp
 8014e4e:	442b      	add	r3, r5
 8014e50:	6123      	str	r3, [r4, #16]
 8014e52:	2000      	movs	r0, #0
 8014e54:	b007      	add	sp, #28
 8014e56:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014e5a:	f04f 0b00 	mov.w	fp, #0
 8014e5e:	e7ca      	b.n	8014df6 <_scanf_i+0x15e>
 8014e60:	07ca      	lsls	r2, r1, #31
 8014e62:	bf4c      	ite	mi
 8014e64:	8018      	strhmi	r0, [r3, #0]
 8014e66:	6018      	strpl	r0, [r3, #0]
 8014e68:	e7eb      	b.n	8014e42 <_scanf_i+0x1aa>
 8014e6a:	2001      	movs	r0, #1
 8014e6c:	e7f2      	b.n	8014e54 <_scanf_i+0x1bc>
 8014e6e:	bf00      	nop
 8014e70:	08017174 	.word	0x08017174
 8014e74:	08014599 	.word	0x08014599
 8014e78:	0801595d 	.word	0x0801595d
 8014e7c:	0801755a 	.word	0x0801755a

08014e80 <__sflush_r>:
 8014e80:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014e84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014e88:	0716      	lsls	r6, r2, #28
 8014e8a:	4605      	mov	r5, r0
 8014e8c:	460c      	mov	r4, r1
 8014e8e:	d454      	bmi.n	8014f3a <__sflush_r+0xba>
 8014e90:	684b      	ldr	r3, [r1, #4]
 8014e92:	2b00      	cmp	r3, #0
 8014e94:	dc02      	bgt.n	8014e9c <__sflush_r+0x1c>
 8014e96:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8014e98:	2b00      	cmp	r3, #0
 8014e9a:	dd48      	ble.n	8014f2e <__sflush_r+0xae>
 8014e9c:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014e9e:	2e00      	cmp	r6, #0
 8014ea0:	d045      	beq.n	8014f2e <__sflush_r+0xae>
 8014ea2:	2300      	movs	r3, #0
 8014ea4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8014ea8:	682f      	ldr	r7, [r5, #0]
 8014eaa:	6a21      	ldr	r1, [r4, #32]
 8014eac:	602b      	str	r3, [r5, #0]
 8014eae:	d030      	beq.n	8014f12 <__sflush_r+0x92>
 8014eb0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8014eb2:	89a3      	ldrh	r3, [r4, #12]
 8014eb4:	0759      	lsls	r1, r3, #29
 8014eb6:	d505      	bpl.n	8014ec4 <__sflush_r+0x44>
 8014eb8:	6863      	ldr	r3, [r4, #4]
 8014eba:	1ad2      	subs	r2, r2, r3
 8014ebc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8014ebe:	b10b      	cbz	r3, 8014ec4 <__sflush_r+0x44>
 8014ec0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8014ec2:	1ad2      	subs	r2, r2, r3
 8014ec4:	2300      	movs	r3, #0
 8014ec6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8014ec8:	6a21      	ldr	r1, [r4, #32]
 8014eca:	4628      	mov	r0, r5
 8014ecc:	47b0      	blx	r6
 8014ece:	1c43      	adds	r3, r0, #1
 8014ed0:	89a3      	ldrh	r3, [r4, #12]
 8014ed2:	d106      	bne.n	8014ee2 <__sflush_r+0x62>
 8014ed4:	6829      	ldr	r1, [r5, #0]
 8014ed6:	291d      	cmp	r1, #29
 8014ed8:	d82b      	bhi.n	8014f32 <__sflush_r+0xb2>
 8014eda:	4a2a      	ldr	r2, [pc, #168]	@ (8014f84 <__sflush_r+0x104>)
 8014edc:	410a      	asrs	r2, r1
 8014ede:	07d6      	lsls	r6, r2, #31
 8014ee0:	d427      	bmi.n	8014f32 <__sflush_r+0xb2>
 8014ee2:	2200      	movs	r2, #0
 8014ee4:	6062      	str	r2, [r4, #4]
 8014ee6:	04d9      	lsls	r1, r3, #19
 8014ee8:	6922      	ldr	r2, [r4, #16]
 8014eea:	6022      	str	r2, [r4, #0]
 8014eec:	d504      	bpl.n	8014ef8 <__sflush_r+0x78>
 8014eee:	1c42      	adds	r2, r0, #1
 8014ef0:	d101      	bne.n	8014ef6 <__sflush_r+0x76>
 8014ef2:	682b      	ldr	r3, [r5, #0]
 8014ef4:	b903      	cbnz	r3, 8014ef8 <__sflush_r+0x78>
 8014ef6:	6560      	str	r0, [r4, #84]	@ 0x54
 8014ef8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014efa:	602f      	str	r7, [r5, #0]
 8014efc:	b1b9      	cbz	r1, 8014f2e <__sflush_r+0xae>
 8014efe:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014f02:	4299      	cmp	r1, r3
 8014f04:	d002      	beq.n	8014f0c <__sflush_r+0x8c>
 8014f06:	4628      	mov	r0, r5
 8014f08:	f7fd ff12 	bl	8012d30 <_free_r>
 8014f0c:	2300      	movs	r3, #0
 8014f0e:	6363      	str	r3, [r4, #52]	@ 0x34
 8014f10:	e00d      	b.n	8014f2e <__sflush_r+0xae>
 8014f12:	2301      	movs	r3, #1
 8014f14:	4628      	mov	r0, r5
 8014f16:	47b0      	blx	r6
 8014f18:	4602      	mov	r2, r0
 8014f1a:	1c50      	adds	r0, r2, #1
 8014f1c:	d1c9      	bne.n	8014eb2 <__sflush_r+0x32>
 8014f1e:	682b      	ldr	r3, [r5, #0]
 8014f20:	2b00      	cmp	r3, #0
 8014f22:	d0c6      	beq.n	8014eb2 <__sflush_r+0x32>
 8014f24:	2b1d      	cmp	r3, #29
 8014f26:	d001      	beq.n	8014f2c <__sflush_r+0xac>
 8014f28:	2b16      	cmp	r3, #22
 8014f2a:	d11e      	bne.n	8014f6a <__sflush_r+0xea>
 8014f2c:	602f      	str	r7, [r5, #0]
 8014f2e:	2000      	movs	r0, #0
 8014f30:	e022      	b.n	8014f78 <__sflush_r+0xf8>
 8014f32:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014f36:	b21b      	sxth	r3, r3
 8014f38:	e01b      	b.n	8014f72 <__sflush_r+0xf2>
 8014f3a:	690f      	ldr	r7, [r1, #16]
 8014f3c:	2f00      	cmp	r7, #0
 8014f3e:	d0f6      	beq.n	8014f2e <__sflush_r+0xae>
 8014f40:	0793      	lsls	r3, r2, #30
 8014f42:	680e      	ldr	r6, [r1, #0]
 8014f44:	bf08      	it	eq
 8014f46:	694b      	ldreq	r3, [r1, #20]
 8014f48:	600f      	str	r7, [r1, #0]
 8014f4a:	bf18      	it	ne
 8014f4c:	2300      	movne	r3, #0
 8014f4e:	eba6 0807 	sub.w	r8, r6, r7
 8014f52:	608b      	str	r3, [r1, #8]
 8014f54:	f1b8 0f00 	cmp.w	r8, #0
 8014f58:	dde9      	ble.n	8014f2e <__sflush_r+0xae>
 8014f5a:	6a21      	ldr	r1, [r4, #32]
 8014f5c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8014f5e:	4643      	mov	r3, r8
 8014f60:	463a      	mov	r2, r7
 8014f62:	4628      	mov	r0, r5
 8014f64:	47b0      	blx	r6
 8014f66:	2800      	cmp	r0, #0
 8014f68:	dc08      	bgt.n	8014f7c <__sflush_r+0xfc>
 8014f6a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014f6e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014f72:	81a3      	strh	r3, [r4, #12]
 8014f74:	f04f 30ff 	mov.w	r0, #4294967295
 8014f78:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014f7c:	4407      	add	r7, r0
 8014f7e:	eba8 0800 	sub.w	r8, r8, r0
 8014f82:	e7e7      	b.n	8014f54 <__sflush_r+0xd4>
 8014f84:	dfbffffe 	.word	0xdfbffffe

08014f88 <_fflush_r>:
 8014f88:	b538      	push	{r3, r4, r5, lr}
 8014f8a:	690b      	ldr	r3, [r1, #16]
 8014f8c:	4605      	mov	r5, r0
 8014f8e:	460c      	mov	r4, r1
 8014f90:	b913      	cbnz	r3, 8014f98 <_fflush_r+0x10>
 8014f92:	2500      	movs	r5, #0
 8014f94:	4628      	mov	r0, r5
 8014f96:	bd38      	pop	{r3, r4, r5, pc}
 8014f98:	b118      	cbz	r0, 8014fa2 <_fflush_r+0x1a>
 8014f9a:	6a03      	ldr	r3, [r0, #32]
 8014f9c:	b90b      	cbnz	r3, 8014fa2 <_fflush_r+0x1a>
 8014f9e:	f7fc ff0d 	bl	8011dbc <__sinit>
 8014fa2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014fa6:	2b00      	cmp	r3, #0
 8014fa8:	d0f3      	beq.n	8014f92 <_fflush_r+0xa>
 8014faa:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8014fac:	07d0      	lsls	r0, r2, #31
 8014fae:	d404      	bmi.n	8014fba <_fflush_r+0x32>
 8014fb0:	0599      	lsls	r1, r3, #22
 8014fb2:	d402      	bmi.n	8014fba <_fflush_r+0x32>
 8014fb4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014fb6:	f7fd f856 	bl	8012066 <__retarget_lock_acquire_recursive>
 8014fba:	4628      	mov	r0, r5
 8014fbc:	4621      	mov	r1, r4
 8014fbe:	f7ff ff5f 	bl	8014e80 <__sflush_r>
 8014fc2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8014fc4:	07da      	lsls	r2, r3, #31
 8014fc6:	4605      	mov	r5, r0
 8014fc8:	d4e4      	bmi.n	8014f94 <_fflush_r+0xc>
 8014fca:	89a3      	ldrh	r3, [r4, #12]
 8014fcc:	059b      	lsls	r3, r3, #22
 8014fce:	d4e1      	bmi.n	8014f94 <_fflush_r+0xc>
 8014fd0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8014fd2:	f7fd f849 	bl	8012068 <__retarget_lock_release_recursive>
 8014fd6:	e7dd      	b.n	8014f94 <_fflush_r+0xc>

08014fd8 <__sccl>:
 8014fd8:	b570      	push	{r4, r5, r6, lr}
 8014fda:	780b      	ldrb	r3, [r1, #0]
 8014fdc:	4604      	mov	r4, r0
 8014fde:	2b5e      	cmp	r3, #94	@ 0x5e
 8014fe0:	bf0b      	itete	eq
 8014fe2:	784b      	ldrbeq	r3, [r1, #1]
 8014fe4:	1c4a      	addne	r2, r1, #1
 8014fe6:	1c8a      	addeq	r2, r1, #2
 8014fe8:	2100      	movne	r1, #0
 8014fea:	bf08      	it	eq
 8014fec:	2101      	moveq	r1, #1
 8014fee:	3801      	subs	r0, #1
 8014ff0:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8014ff4:	f800 1f01 	strb.w	r1, [r0, #1]!
 8014ff8:	42a8      	cmp	r0, r5
 8014ffa:	d1fb      	bne.n	8014ff4 <__sccl+0x1c>
 8014ffc:	b90b      	cbnz	r3, 8015002 <__sccl+0x2a>
 8014ffe:	1e50      	subs	r0, r2, #1
 8015000:	bd70      	pop	{r4, r5, r6, pc}
 8015002:	f081 0101 	eor.w	r1, r1, #1
 8015006:	54e1      	strb	r1, [r4, r3]
 8015008:	4610      	mov	r0, r2
 801500a:	4602      	mov	r2, r0
 801500c:	f812 5b01 	ldrb.w	r5, [r2], #1
 8015010:	2d2d      	cmp	r5, #45	@ 0x2d
 8015012:	d005      	beq.n	8015020 <__sccl+0x48>
 8015014:	2d5d      	cmp	r5, #93	@ 0x5d
 8015016:	d016      	beq.n	8015046 <__sccl+0x6e>
 8015018:	2d00      	cmp	r5, #0
 801501a:	d0f1      	beq.n	8015000 <__sccl+0x28>
 801501c:	462b      	mov	r3, r5
 801501e:	e7f2      	b.n	8015006 <__sccl+0x2e>
 8015020:	7846      	ldrb	r6, [r0, #1]
 8015022:	2e5d      	cmp	r6, #93	@ 0x5d
 8015024:	d0fa      	beq.n	801501c <__sccl+0x44>
 8015026:	42b3      	cmp	r3, r6
 8015028:	dcf8      	bgt.n	801501c <__sccl+0x44>
 801502a:	3002      	adds	r0, #2
 801502c:	461a      	mov	r2, r3
 801502e:	3201      	adds	r2, #1
 8015030:	4296      	cmp	r6, r2
 8015032:	54a1      	strb	r1, [r4, r2]
 8015034:	dcfb      	bgt.n	801502e <__sccl+0x56>
 8015036:	1af2      	subs	r2, r6, r3
 8015038:	3a01      	subs	r2, #1
 801503a:	1c5d      	adds	r5, r3, #1
 801503c:	42b3      	cmp	r3, r6
 801503e:	bfa8      	it	ge
 8015040:	2200      	movge	r2, #0
 8015042:	18ab      	adds	r3, r5, r2
 8015044:	e7e1      	b.n	801500a <__sccl+0x32>
 8015046:	4610      	mov	r0, r2
 8015048:	e7da      	b.n	8015000 <__sccl+0x28>

0801504a <__submore>:
 801504a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801504e:	460c      	mov	r4, r1
 8015050:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8015052:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015056:	4299      	cmp	r1, r3
 8015058:	d11d      	bne.n	8015096 <__submore+0x4c>
 801505a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 801505e:	f7fd fedb 	bl	8012e18 <_malloc_r>
 8015062:	b918      	cbnz	r0, 801506c <__submore+0x22>
 8015064:	f04f 30ff 	mov.w	r0, #4294967295
 8015068:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801506c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8015070:	63a3      	str	r3, [r4, #56]	@ 0x38
 8015072:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8015076:	6360      	str	r0, [r4, #52]	@ 0x34
 8015078:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 801507c:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 8015080:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8015084:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8015088:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 801508c:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 8015090:	6020      	str	r0, [r4, #0]
 8015092:	2000      	movs	r0, #0
 8015094:	e7e8      	b.n	8015068 <__submore+0x1e>
 8015096:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8015098:	0077      	lsls	r7, r6, #1
 801509a:	463a      	mov	r2, r7
 801509c:	f000 fbc1 	bl	8015822 <_realloc_r>
 80150a0:	4605      	mov	r5, r0
 80150a2:	2800      	cmp	r0, #0
 80150a4:	d0de      	beq.n	8015064 <__submore+0x1a>
 80150a6:	eb00 0806 	add.w	r8, r0, r6
 80150aa:	4601      	mov	r1, r0
 80150ac:	4632      	mov	r2, r6
 80150ae:	4640      	mov	r0, r8
 80150b0:	f7fc ffdb 	bl	801206a <memcpy>
 80150b4:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 80150b8:	f8c4 8000 	str.w	r8, [r4]
 80150bc:	e7e9      	b.n	8015092 <__submore+0x48>

080150be <memmove>:
 80150be:	4288      	cmp	r0, r1
 80150c0:	b510      	push	{r4, lr}
 80150c2:	eb01 0402 	add.w	r4, r1, r2
 80150c6:	d902      	bls.n	80150ce <memmove+0x10>
 80150c8:	4284      	cmp	r4, r0
 80150ca:	4623      	mov	r3, r4
 80150cc:	d807      	bhi.n	80150de <memmove+0x20>
 80150ce:	1e43      	subs	r3, r0, #1
 80150d0:	42a1      	cmp	r1, r4
 80150d2:	d008      	beq.n	80150e6 <memmove+0x28>
 80150d4:	f811 2b01 	ldrb.w	r2, [r1], #1
 80150d8:	f803 2f01 	strb.w	r2, [r3, #1]!
 80150dc:	e7f8      	b.n	80150d0 <memmove+0x12>
 80150de:	4402      	add	r2, r0
 80150e0:	4601      	mov	r1, r0
 80150e2:	428a      	cmp	r2, r1
 80150e4:	d100      	bne.n	80150e8 <memmove+0x2a>
 80150e6:	bd10      	pop	{r4, pc}
 80150e8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80150ec:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80150f0:	e7f7      	b.n	80150e2 <memmove+0x24>
	...

080150f4 <_sbrk_r>:
 80150f4:	b538      	push	{r3, r4, r5, lr}
 80150f6:	4d06      	ldr	r5, [pc, #24]	@ (8015110 <_sbrk_r+0x1c>)
 80150f8:	2300      	movs	r3, #0
 80150fa:	4604      	mov	r4, r0
 80150fc:	4608      	mov	r0, r1
 80150fe:	602b      	str	r3, [r5, #0]
 8015100:	f7ef fab4 	bl	800466c <_sbrk>
 8015104:	1c43      	adds	r3, r0, #1
 8015106:	d102      	bne.n	801510e <_sbrk_r+0x1a>
 8015108:	682b      	ldr	r3, [r5, #0]
 801510a:	b103      	cbz	r3, 801510e <_sbrk_r+0x1a>
 801510c:	6023      	str	r3, [r4, #0]
 801510e:	bd38      	pop	{r3, r4, r5, pc}
 8015110:	200026dc 	.word	0x200026dc
 8015114:	00000000 	.word	0x00000000

08015118 <nan>:
 8015118:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8015120 <nan+0x8>
 801511c:	4770      	bx	lr
 801511e:	bf00      	nop
 8015120:	00000000 	.word	0x00000000
 8015124:	7ff80000 	.word	0x7ff80000

08015128 <__assert_func>:
 8015128:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801512a:	4614      	mov	r4, r2
 801512c:	461a      	mov	r2, r3
 801512e:	4b09      	ldr	r3, [pc, #36]	@ (8015154 <__assert_func+0x2c>)
 8015130:	681b      	ldr	r3, [r3, #0]
 8015132:	4605      	mov	r5, r0
 8015134:	68d8      	ldr	r0, [r3, #12]
 8015136:	b954      	cbnz	r4, 801514e <__assert_func+0x26>
 8015138:	4b07      	ldr	r3, [pc, #28]	@ (8015158 <__assert_func+0x30>)
 801513a:	461c      	mov	r4, r3
 801513c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8015140:	9100      	str	r1, [sp, #0]
 8015142:	462b      	mov	r3, r5
 8015144:	4905      	ldr	r1, [pc, #20]	@ (801515c <__assert_func+0x34>)
 8015146:	f000 fc19 	bl	801597c <fiprintf>
 801514a:	f000 fc29 	bl	80159a0 <abort>
 801514e:	4b04      	ldr	r3, [pc, #16]	@ (8015160 <__assert_func+0x38>)
 8015150:	e7f4      	b.n	801513c <__assert_func+0x14>
 8015152:	bf00      	nop
 8015154:	200001f8 	.word	0x200001f8
 8015158:	080175a8 	.word	0x080175a8
 801515c:	0801757a 	.word	0x0801757a
 8015160:	0801756d 	.word	0x0801756d

08015164 <_calloc_r>:
 8015164:	b570      	push	{r4, r5, r6, lr}
 8015166:	fba1 5402 	umull	r5, r4, r1, r2
 801516a:	b93c      	cbnz	r4, 801517c <_calloc_r+0x18>
 801516c:	4629      	mov	r1, r5
 801516e:	f7fd fe53 	bl	8012e18 <_malloc_r>
 8015172:	4606      	mov	r6, r0
 8015174:	b928      	cbnz	r0, 8015182 <_calloc_r+0x1e>
 8015176:	2600      	movs	r6, #0
 8015178:	4630      	mov	r0, r6
 801517a:	bd70      	pop	{r4, r5, r6, pc}
 801517c:	220c      	movs	r2, #12
 801517e:	6002      	str	r2, [r0, #0]
 8015180:	e7f9      	b.n	8015176 <_calloc_r+0x12>
 8015182:	462a      	mov	r2, r5
 8015184:	4621      	mov	r1, r4
 8015186:	f7fc fede 	bl	8011f46 <memset>
 801518a:	e7f5      	b.n	8015178 <_calloc_r+0x14>

0801518c <rshift>:
 801518c:	6903      	ldr	r3, [r0, #16]
 801518e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8015192:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015196:	ea4f 1261 	mov.w	r2, r1, asr #5
 801519a:	f100 0414 	add.w	r4, r0, #20
 801519e:	dd45      	ble.n	801522c <rshift+0xa0>
 80151a0:	f011 011f 	ands.w	r1, r1, #31
 80151a4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80151a8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80151ac:	d10c      	bne.n	80151c8 <rshift+0x3c>
 80151ae:	f100 0710 	add.w	r7, r0, #16
 80151b2:	4629      	mov	r1, r5
 80151b4:	42b1      	cmp	r1, r6
 80151b6:	d334      	bcc.n	8015222 <rshift+0x96>
 80151b8:	1a9b      	subs	r3, r3, r2
 80151ba:	009b      	lsls	r3, r3, #2
 80151bc:	1eea      	subs	r2, r5, #3
 80151be:	4296      	cmp	r6, r2
 80151c0:	bf38      	it	cc
 80151c2:	2300      	movcc	r3, #0
 80151c4:	4423      	add	r3, r4
 80151c6:	e015      	b.n	80151f4 <rshift+0x68>
 80151c8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80151cc:	f1c1 0820 	rsb	r8, r1, #32
 80151d0:	40cf      	lsrs	r7, r1
 80151d2:	f105 0e04 	add.w	lr, r5, #4
 80151d6:	46a1      	mov	r9, r4
 80151d8:	4576      	cmp	r6, lr
 80151da:	46f4      	mov	ip, lr
 80151dc:	d815      	bhi.n	801520a <rshift+0x7e>
 80151de:	1a9a      	subs	r2, r3, r2
 80151e0:	0092      	lsls	r2, r2, #2
 80151e2:	3a04      	subs	r2, #4
 80151e4:	3501      	adds	r5, #1
 80151e6:	42ae      	cmp	r6, r5
 80151e8:	bf38      	it	cc
 80151ea:	2200      	movcc	r2, #0
 80151ec:	18a3      	adds	r3, r4, r2
 80151ee:	50a7      	str	r7, [r4, r2]
 80151f0:	b107      	cbz	r7, 80151f4 <rshift+0x68>
 80151f2:	3304      	adds	r3, #4
 80151f4:	1b1a      	subs	r2, r3, r4
 80151f6:	42a3      	cmp	r3, r4
 80151f8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80151fc:	bf08      	it	eq
 80151fe:	2300      	moveq	r3, #0
 8015200:	6102      	str	r2, [r0, #16]
 8015202:	bf08      	it	eq
 8015204:	6143      	streq	r3, [r0, #20]
 8015206:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801520a:	f8dc c000 	ldr.w	ip, [ip]
 801520e:	fa0c fc08 	lsl.w	ip, ip, r8
 8015212:	ea4c 0707 	orr.w	r7, ip, r7
 8015216:	f849 7b04 	str.w	r7, [r9], #4
 801521a:	f85e 7b04 	ldr.w	r7, [lr], #4
 801521e:	40cf      	lsrs	r7, r1
 8015220:	e7da      	b.n	80151d8 <rshift+0x4c>
 8015222:	f851 cb04 	ldr.w	ip, [r1], #4
 8015226:	f847 cf04 	str.w	ip, [r7, #4]!
 801522a:	e7c3      	b.n	80151b4 <rshift+0x28>
 801522c:	4623      	mov	r3, r4
 801522e:	e7e1      	b.n	80151f4 <rshift+0x68>

08015230 <__hexdig_fun>:
 8015230:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8015234:	2b09      	cmp	r3, #9
 8015236:	d802      	bhi.n	801523e <__hexdig_fun+0xe>
 8015238:	3820      	subs	r0, #32
 801523a:	b2c0      	uxtb	r0, r0
 801523c:	4770      	bx	lr
 801523e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8015242:	2b05      	cmp	r3, #5
 8015244:	d801      	bhi.n	801524a <__hexdig_fun+0x1a>
 8015246:	3847      	subs	r0, #71	@ 0x47
 8015248:	e7f7      	b.n	801523a <__hexdig_fun+0xa>
 801524a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801524e:	2b05      	cmp	r3, #5
 8015250:	d801      	bhi.n	8015256 <__hexdig_fun+0x26>
 8015252:	3827      	subs	r0, #39	@ 0x27
 8015254:	e7f1      	b.n	801523a <__hexdig_fun+0xa>
 8015256:	2000      	movs	r0, #0
 8015258:	4770      	bx	lr
	...

0801525c <__gethex>:
 801525c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015260:	b085      	sub	sp, #20
 8015262:	468a      	mov	sl, r1
 8015264:	9302      	str	r3, [sp, #8]
 8015266:	680b      	ldr	r3, [r1, #0]
 8015268:	9001      	str	r0, [sp, #4]
 801526a:	4690      	mov	r8, r2
 801526c:	1c9c      	adds	r4, r3, #2
 801526e:	46a1      	mov	r9, r4
 8015270:	f814 0b01 	ldrb.w	r0, [r4], #1
 8015274:	2830      	cmp	r0, #48	@ 0x30
 8015276:	d0fa      	beq.n	801526e <__gethex+0x12>
 8015278:	eba9 0303 	sub.w	r3, r9, r3
 801527c:	f1a3 0b02 	sub.w	fp, r3, #2
 8015280:	f7ff ffd6 	bl	8015230 <__hexdig_fun>
 8015284:	4605      	mov	r5, r0
 8015286:	2800      	cmp	r0, #0
 8015288:	d168      	bne.n	801535c <__gethex+0x100>
 801528a:	49a0      	ldr	r1, [pc, #640]	@ (801550c <__gethex+0x2b0>)
 801528c:	2201      	movs	r2, #1
 801528e:	4648      	mov	r0, r9
 8015290:	f7fc fe61 	bl	8011f56 <strncmp>
 8015294:	4607      	mov	r7, r0
 8015296:	2800      	cmp	r0, #0
 8015298:	d167      	bne.n	801536a <__gethex+0x10e>
 801529a:	f899 0001 	ldrb.w	r0, [r9, #1]
 801529e:	4626      	mov	r6, r4
 80152a0:	f7ff ffc6 	bl	8015230 <__hexdig_fun>
 80152a4:	2800      	cmp	r0, #0
 80152a6:	d062      	beq.n	801536e <__gethex+0x112>
 80152a8:	4623      	mov	r3, r4
 80152aa:	7818      	ldrb	r0, [r3, #0]
 80152ac:	2830      	cmp	r0, #48	@ 0x30
 80152ae:	4699      	mov	r9, r3
 80152b0:	f103 0301 	add.w	r3, r3, #1
 80152b4:	d0f9      	beq.n	80152aa <__gethex+0x4e>
 80152b6:	f7ff ffbb 	bl	8015230 <__hexdig_fun>
 80152ba:	fab0 f580 	clz	r5, r0
 80152be:	096d      	lsrs	r5, r5, #5
 80152c0:	f04f 0b01 	mov.w	fp, #1
 80152c4:	464a      	mov	r2, r9
 80152c6:	4616      	mov	r6, r2
 80152c8:	3201      	adds	r2, #1
 80152ca:	7830      	ldrb	r0, [r6, #0]
 80152cc:	f7ff ffb0 	bl	8015230 <__hexdig_fun>
 80152d0:	2800      	cmp	r0, #0
 80152d2:	d1f8      	bne.n	80152c6 <__gethex+0x6a>
 80152d4:	498d      	ldr	r1, [pc, #564]	@ (801550c <__gethex+0x2b0>)
 80152d6:	2201      	movs	r2, #1
 80152d8:	4630      	mov	r0, r6
 80152da:	f7fc fe3c 	bl	8011f56 <strncmp>
 80152de:	2800      	cmp	r0, #0
 80152e0:	d13f      	bne.n	8015362 <__gethex+0x106>
 80152e2:	b944      	cbnz	r4, 80152f6 <__gethex+0x9a>
 80152e4:	1c74      	adds	r4, r6, #1
 80152e6:	4622      	mov	r2, r4
 80152e8:	4616      	mov	r6, r2
 80152ea:	3201      	adds	r2, #1
 80152ec:	7830      	ldrb	r0, [r6, #0]
 80152ee:	f7ff ff9f 	bl	8015230 <__hexdig_fun>
 80152f2:	2800      	cmp	r0, #0
 80152f4:	d1f8      	bne.n	80152e8 <__gethex+0x8c>
 80152f6:	1ba4      	subs	r4, r4, r6
 80152f8:	00a7      	lsls	r7, r4, #2
 80152fa:	7833      	ldrb	r3, [r6, #0]
 80152fc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8015300:	2b50      	cmp	r3, #80	@ 0x50
 8015302:	d13e      	bne.n	8015382 <__gethex+0x126>
 8015304:	7873      	ldrb	r3, [r6, #1]
 8015306:	2b2b      	cmp	r3, #43	@ 0x2b
 8015308:	d033      	beq.n	8015372 <__gethex+0x116>
 801530a:	2b2d      	cmp	r3, #45	@ 0x2d
 801530c:	d034      	beq.n	8015378 <__gethex+0x11c>
 801530e:	1c71      	adds	r1, r6, #1
 8015310:	2400      	movs	r4, #0
 8015312:	7808      	ldrb	r0, [r1, #0]
 8015314:	f7ff ff8c 	bl	8015230 <__hexdig_fun>
 8015318:	1e43      	subs	r3, r0, #1
 801531a:	b2db      	uxtb	r3, r3
 801531c:	2b18      	cmp	r3, #24
 801531e:	d830      	bhi.n	8015382 <__gethex+0x126>
 8015320:	f1a0 0210 	sub.w	r2, r0, #16
 8015324:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8015328:	f7ff ff82 	bl	8015230 <__hexdig_fun>
 801532c:	f100 3cff 	add.w	ip, r0, #4294967295
 8015330:	fa5f fc8c 	uxtb.w	ip, ip
 8015334:	f1bc 0f18 	cmp.w	ip, #24
 8015338:	f04f 030a 	mov.w	r3, #10
 801533c:	d91e      	bls.n	801537c <__gethex+0x120>
 801533e:	b104      	cbz	r4, 8015342 <__gethex+0xe6>
 8015340:	4252      	negs	r2, r2
 8015342:	4417      	add	r7, r2
 8015344:	f8ca 1000 	str.w	r1, [sl]
 8015348:	b1ed      	cbz	r5, 8015386 <__gethex+0x12a>
 801534a:	f1bb 0f00 	cmp.w	fp, #0
 801534e:	bf0c      	ite	eq
 8015350:	2506      	moveq	r5, #6
 8015352:	2500      	movne	r5, #0
 8015354:	4628      	mov	r0, r5
 8015356:	b005      	add	sp, #20
 8015358:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801535c:	2500      	movs	r5, #0
 801535e:	462c      	mov	r4, r5
 8015360:	e7b0      	b.n	80152c4 <__gethex+0x68>
 8015362:	2c00      	cmp	r4, #0
 8015364:	d1c7      	bne.n	80152f6 <__gethex+0x9a>
 8015366:	4627      	mov	r7, r4
 8015368:	e7c7      	b.n	80152fa <__gethex+0x9e>
 801536a:	464e      	mov	r6, r9
 801536c:	462f      	mov	r7, r5
 801536e:	2501      	movs	r5, #1
 8015370:	e7c3      	b.n	80152fa <__gethex+0x9e>
 8015372:	2400      	movs	r4, #0
 8015374:	1cb1      	adds	r1, r6, #2
 8015376:	e7cc      	b.n	8015312 <__gethex+0xb6>
 8015378:	2401      	movs	r4, #1
 801537a:	e7fb      	b.n	8015374 <__gethex+0x118>
 801537c:	fb03 0002 	mla	r0, r3, r2, r0
 8015380:	e7ce      	b.n	8015320 <__gethex+0xc4>
 8015382:	4631      	mov	r1, r6
 8015384:	e7de      	b.n	8015344 <__gethex+0xe8>
 8015386:	eba6 0309 	sub.w	r3, r6, r9
 801538a:	3b01      	subs	r3, #1
 801538c:	4629      	mov	r1, r5
 801538e:	2b07      	cmp	r3, #7
 8015390:	dc0a      	bgt.n	80153a8 <__gethex+0x14c>
 8015392:	9801      	ldr	r0, [sp, #4]
 8015394:	f7fd fdcc 	bl	8012f30 <_Balloc>
 8015398:	4604      	mov	r4, r0
 801539a:	b940      	cbnz	r0, 80153ae <__gethex+0x152>
 801539c:	4b5c      	ldr	r3, [pc, #368]	@ (8015510 <__gethex+0x2b4>)
 801539e:	4602      	mov	r2, r0
 80153a0:	21e4      	movs	r1, #228	@ 0xe4
 80153a2:	485c      	ldr	r0, [pc, #368]	@ (8015514 <__gethex+0x2b8>)
 80153a4:	f7ff fec0 	bl	8015128 <__assert_func>
 80153a8:	3101      	adds	r1, #1
 80153aa:	105b      	asrs	r3, r3, #1
 80153ac:	e7ef      	b.n	801538e <__gethex+0x132>
 80153ae:	f100 0a14 	add.w	sl, r0, #20
 80153b2:	2300      	movs	r3, #0
 80153b4:	4655      	mov	r5, sl
 80153b6:	469b      	mov	fp, r3
 80153b8:	45b1      	cmp	r9, r6
 80153ba:	d337      	bcc.n	801542c <__gethex+0x1d0>
 80153bc:	f845 bb04 	str.w	fp, [r5], #4
 80153c0:	eba5 050a 	sub.w	r5, r5, sl
 80153c4:	10ad      	asrs	r5, r5, #2
 80153c6:	6125      	str	r5, [r4, #16]
 80153c8:	4658      	mov	r0, fp
 80153ca:	f7fd fea3 	bl	8013114 <__hi0bits>
 80153ce:	016d      	lsls	r5, r5, #5
 80153d0:	f8d8 6000 	ldr.w	r6, [r8]
 80153d4:	1a2d      	subs	r5, r5, r0
 80153d6:	42b5      	cmp	r5, r6
 80153d8:	dd54      	ble.n	8015484 <__gethex+0x228>
 80153da:	1bad      	subs	r5, r5, r6
 80153dc:	4629      	mov	r1, r5
 80153de:	4620      	mov	r0, r4
 80153e0:	f7fe fa37 	bl	8013852 <__any_on>
 80153e4:	4681      	mov	r9, r0
 80153e6:	b178      	cbz	r0, 8015408 <__gethex+0x1ac>
 80153e8:	1e6b      	subs	r3, r5, #1
 80153ea:	1159      	asrs	r1, r3, #5
 80153ec:	f003 021f 	and.w	r2, r3, #31
 80153f0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80153f4:	f04f 0901 	mov.w	r9, #1
 80153f8:	fa09 f202 	lsl.w	r2, r9, r2
 80153fc:	420a      	tst	r2, r1
 80153fe:	d003      	beq.n	8015408 <__gethex+0x1ac>
 8015400:	454b      	cmp	r3, r9
 8015402:	dc36      	bgt.n	8015472 <__gethex+0x216>
 8015404:	f04f 0902 	mov.w	r9, #2
 8015408:	4629      	mov	r1, r5
 801540a:	4620      	mov	r0, r4
 801540c:	f7ff febe 	bl	801518c <rshift>
 8015410:	442f      	add	r7, r5
 8015412:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015416:	42bb      	cmp	r3, r7
 8015418:	da42      	bge.n	80154a0 <__gethex+0x244>
 801541a:	9801      	ldr	r0, [sp, #4]
 801541c:	4621      	mov	r1, r4
 801541e:	f7fd fdc7 	bl	8012fb0 <_Bfree>
 8015422:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8015424:	2300      	movs	r3, #0
 8015426:	6013      	str	r3, [r2, #0]
 8015428:	25a3      	movs	r5, #163	@ 0xa3
 801542a:	e793      	b.n	8015354 <__gethex+0xf8>
 801542c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8015430:	2a2e      	cmp	r2, #46	@ 0x2e
 8015432:	d012      	beq.n	801545a <__gethex+0x1fe>
 8015434:	2b20      	cmp	r3, #32
 8015436:	d104      	bne.n	8015442 <__gethex+0x1e6>
 8015438:	f845 bb04 	str.w	fp, [r5], #4
 801543c:	f04f 0b00 	mov.w	fp, #0
 8015440:	465b      	mov	r3, fp
 8015442:	7830      	ldrb	r0, [r6, #0]
 8015444:	9303      	str	r3, [sp, #12]
 8015446:	f7ff fef3 	bl	8015230 <__hexdig_fun>
 801544a:	9b03      	ldr	r3, [sp, #12]
 801544c:	f000 000f 	and.w	r0, r0, #15
 8015450:	4098      	lsls	r0, r3
 8015452:	ea4b 0b00 	orr.w	fp, fp, r0
 8015456:	3304      	adds	r3, #4
 8015458:	e7ae      	b.n	80153b8 <__gethex+0x15c>
 801545a:	45b1      	cmp	r9, r6
 801545c:	d8ea      	bhi.n	8015434 <__gethex+0x1d8>
 801545e:	492b      	ldr	r1, [pc, #172]	@ (801550c <__gethex+0x2b0>)
 8015460:	9303      	str	r3, [sp, #12]
 8015462:	2201      	movs	r2, #1
 8015464:	4630      	mov	r0, r6
 8015466:	f7fc fd76 	bl	8011f56 <strncmp>
 801546a:	9b03      	ldr	r3, [sp, #12]
 801546c:	2800      	cmp	r0, #0
 801546e:	d1e1      	bne.n	8015434 <__gethex+0x1d8>
 8015470:	e7a2      	b.n	80153b8 <__gethex+0x15c>
 8015472:	1ea9      	subs	r1, r5, #2
 8015474:	4620      	mov	r0, r4
 8015476:	f7fe f9ec 	bl	8013852 <__any_on>
 801547a:	2800      	cmp	r0, #0
 801547c:	d0c2      	beq.n	8015404 <__gethex+0x1a8>
 801547e:	f04f 0903 	mov.w	r9, #3
 8015482:	e7c1      	b.n	8015408 <__gethex+0x1ac>
 8015484:	da09      	bge.n	801549a <__gethex+0x23e>
 8015486:	1b75      	subs	r5, r6, r5
 8015488:	4621      	mov	r1, r4
 801548a:	9801      	ldr	r0, [sp, #4]
 801548c:	462a      	mov	r2, r5
 801548e:	f7fd ffa7 	bl	80133e0 <__lshift>
 8015492:	1b7f      	subs	r7, r7, r5
 8015494:	4604      	mov	r4, r0
 8015496:	f100 0a14 	add.w	sl, r0, #20
 801549a:	f04f 0900 	mov.w	r9, #0
 801549e:	e7b8      	b.n	8015412 <__gethex+0x1b6>
 80154a0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80154a4:	42bd      	cmp	r5, r7
 80154a6:	dd6f      	ble.n	8015588 <__gethex+0x32c>
 80154a8:	1bed      	subs	r5, r5, r7
 80154aa:	42ae      	cmp	r6, r5
 80154ac:	dc34      	bgt.n	8015518 <__gethex+0x2bc>
 80154ae:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80154b2:	2b02      	cmp	r3, #2
 80154b4:	d022      	beq.n	80154fc <__gethex+0x2a0>
 80154b6:	2b03      	cmp	r3, #3
 80154b8:	d024      	beq.n	8015504 <__gethex+0x2a8>
 80154ba:	2b01      	cmp	r3, #1
 80154bc:	d115      	bne.n	80154ea <__gethex+0x28e>
 80154be:	42ae      	cmp	r6, r5
 80154c0:	d113      	bne.n	80154ea <__gethex+0x28e>
 80154c2:	2e01      	cmp	r6, #1
 80154c4:	d10b      	bne.n	80154de <__gethex+0x282>
 80154c6:	9a02      	ldr	r2, [sp, #8]
 80154c8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80154cc:	6013      	str	r3, [r2, #0]
 80154ce:	2301      	movs	r3, #1
 80154d0:	6123      	str	r3, [r4, #16]
 80154d2:	f8ca 3000 	str.w	r3, [sl]
 80154d6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80154d8:	2562      	movs	r5, #98	@ 0x62
 80154da:	601c      	str	r4, [r3, #0]
 80154dc:	e73a      	b.n	8015354 <__gethex+0xf8>
 80154de:	1e71      	subs	r1, r6, #1
 80154e0:	4620      	mov	r0, r4
 80154e2:	f7fe f9b6 	bl	8013852 <__any_on>
 80154e6:	2800      	cmp	r0, #0
 80154e8:	d1ed      	bne.n	80154c6 <__gethex+0x26a>
 80154ea:	9801      	ldr	r0, [sp, #4]
 80154ec:	4621      	mov	r1, r4
 80154ee:	f7fd fd5f 	bl	8012fb0 <_Bfree>
 80154f2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80154f4:	2300      	movs	r3, #0
 80154f6:	6013      	str	r3, [r2, #0]
 80154f8:	2550      	movs	r5, #80	@ 0x50
 80154fa:	e72b      	b.n	8015354 <__gethex+0xf8>
 80154fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80154fe:	2b00      	cmp	r3, #0
 8015500:	d1f3      	bne.n	80154ea <__gethex+0x28e>
 8015502:	e7e0      	b.n	80154c6 <__gethex+0x26a>
 8015504:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015506:	2b00      	cmp	r3, #0
 8015508:	d1dd      	bne.n	80154c6 <__gethex+0x26a>
 801550a:	e7ee      	b.n	80154ea <__gethex+0x28e>
 801550c:	080173e0 	.word	0x080173e0
 8015510:	08017273 	.word	0x08017273
 8015514:	080175a9 	.word	0x080175a9
 8015518:	1e6f      	subs	r7, r5, #1
 801551a:	f1b9 0f00 	cmp.w	r9, #0
 801551e:	d130      	bne.n	8015582 <__gethex+0x326>
 8015520:	b127      	cbz	r7, 801552c <__gethex+0x2d0>
 8015522:	4639      	mov	r1, r7
 8015524:	4620      	mov	r0, r4
 8015526:	f7fe f994 	bl	8013852 <__any_on>
 801552a:	4681      	mov	r9, r0
 801552c:	117a      	asrs	r2, r7, #5
 801552e:	2301      	movs	r3, #1
 8015530:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8015534:	f007 071f 	and.w	r7, r7, #31
 8015538:	40bb      	lsls	r3, r7
 801553a:	4213      	tst	r3, r2
 801553c:	4629      	mov	r1, r5
 801553e:	4620      	mov	r0, r4
 8015540:	bf18      	it	ne
 8015542:	f049 0902 	orrne.w	r9, r9, #2
 8015546:	f7ff fe21 	bl	801518c <rshift>
 801554a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801554e:	1b76      	subs	r6, r6, r5
 8015550:	2502      	movs	r5, #2
 8015552:	f1b9 0f00 	cmp.w	r9, #0
 8015556:	d047      	beq.n	80155e8 <__gethex+0x38c>
 8015558:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801555c:	2b02      	cmp	r3, #2
 801555e:	d015      	beq.n	801558c <__gethex+0x330>
 8015560:	2b03      	cmp	r3, #3
 8015562:	d017      	beq.n	8015594 <__gethex+0x338>
 8015564:	2b01      	cmp	r3, #1
 8015566:	d109      	bne.n	801557c <__gethex+0x320>
 8015568:	f019 0f02 	tst.w	r9, #2
 801556c:	d006      	beq.n	801557c <__gethex+0x320>
 801556e:	f8da 3000 	ldr.w	r3, [sl]
 8015572:	ea49 0903 	orr.w	r9, r9, r3
 8015576:	f019 0f01 	tst.w	r9, #1
 801557a:	d10e      	bne.n	801559a <__gethex+0x33e>
 801557c:	f045 0510 	orr.w	r5, r5, #16
 8015580:	e032      	b.n	80155e8 <__gethex+0x38c>
 8015582:	f04f 0901 	mov.w	r9, #1
 8015586:	e7d1      	b.n	801552c <__gethex+0x2d0>
 8015588:	2501      	movs	r5, #1
 801558a:	e7e2      	b.n	8015552 <__gethex+0x2f6>
 801558c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801558e:	f1c3 0301 	rsb	r3, r3, #1
 8015592:	930f      	str	r3, [sp, #60]	@ 0x3c
 8015594:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8015596:	2b00      	cmp	r3, #0
 8015598:	d0f0      	beq.n	801557c <__gethex+0x320>
 801559a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801559e:	f104 0314 	add.w	r3, r4, #20
 80155a2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80155a6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80155aa:	f04f 0c00 	mov.w	ip, #0
 80155ae:	4618      	mov	r0, r3
 80155b0:	f853 2b04 	ldr.w	r2, [r3], #4
 80155b4:	f1b2 3fff 	cmp.w	r2, #4294967295
 80155b8:	d01b      	beq.n	80155f2 <__gethex+0x396>
 80155ba:	3201      	adds	r2, #1
 80155bc:	6002      	str	r2, [r0, #0]
 80155be:	2d02      	cmp	r5, #2
 80155c0:	f104 0314 	add.w	r3, r4, #20
 80155c4:	d13c      	bne.n	8015640 <__gethex+0x3e4>
 80155c6:	f8d8 2000 	ldr.w	r2, [r8]
 80155ca:	3a01      	subs	r2, #1
 80155cc:	42b2      	cmp	r2, r6
 80155ce:	d109      	bne.n	80155e4 <__gethex+0x388>
 80155d0:	1171      	asrs	r1, r6, #5
 80155d2:	2201      	movs	r2, #1
 80155d4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80155d8:	f006 061f 	and.w	r6, r6, #31
 80155dc:	fa02 f606 	lsl.w	r6, r2, r6
 80155e0:	421e      	tst	r6, r3
 80155e2:	d13a      	bne.n	801565a <__gethex+0x3fe>
 80155e4:	f045 0520 	orr.w	r5, r5, #32
 80155e8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80155ea:	601c      	str	r4, [r3, #0]
 80155ec:	9b02      	ldr	r3, [sp, #8]
 80155ee:	601f      	str	r7, [r3, #0]
 80155f0:	e6b0      	b.n	8015354 <__gethex+0xf8>
 80155f2:	4299      	cmp	r1, r3
 80155f4:	f843 cc04 	str.w	ip, [r3, #-4]
 80155f8:	d8d9      	bhi.n	80155ae <__gethex+0x352>
 80155fa:	68a3      	ldr	r3, [r4, #8]
 80155fc:	459b      	cmp	fp, r3
 80155fe:	db17      	blt.n	8015630 <__gethex+0x3d4>
 8015600:	6861      	ldr	r1, [r4, #4]
 8015602:	9801      	ldr	r0, [sp, #4]
 8015604:	3101      	adds	r1, #1
 8015606:	f7fd fc93 	bl	8012f30 <_Balloc>
 801560a:	4681      	mov	r9, r0
 801560c:	b918      	cbnz	r0, 8015616 <__gethex+0x3ba>
 801560e:	4b1a      	ldr	r3, [pc, #104]	@ (8015678 <__gethex+0x41c>)
 8015610:	4602      	mov	r2, r0
 8015612:	2184      	movs	r1, #132	@ 0x84
 8015614:	e6c5      	b.n	80153a2 <__gethex+0x146>
 8015616:	6922      	ldr	r2, [r4, #16]
 8015618:	3202      	adds	r2, #2
 801561a:	f104 010c 	add.w	r1, r4, #12
 801561e:	0092      	lsls	r2, r2, #2
 8015620:	300c      	adds	r0, #12
 8015622:	f7fc fd22 	bl	801206a <memcpy>
 8015626:	4621      	mov	r1, r4
 8015628:	9801      	ldr	r0, [sp, #4]
 801562a:	f7fd fcc1 	bl	8012fb0 <_Bfree>
 801562e:	464c      	mov	r4, r9
 8015630:	6923      	ldr	r3, [r4, #16]
 8015632:	1c5a      	adds	r2, r3, #1
 8015634:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8015638:	6122      	str	r2, [r4, #16]
 801563a:	2201      	movs	r2, #1
 801563c:	615a      	str	r2, [r3, #20]
 801563e:	e7be      	b.n	80155be <__gethex+0x362>
 8015640:	6922      	ldr	r2, [r4, #16]
 8015642:	455a      	cmp	r2, fp
 8015644:	dd0b      	ble.n	801565e <__gethex+0x402>
 8015646:	2101      	movs	r1, #1
 8015648:	4620      	mov	r0, r4
 801564a:	f7ff fd9f 	bl	801518c <rshift>
 801564e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8015652:	3701      	adds	r7, #1
 8015654:	42bb      	cmp	r3, r7
 8015656:	f6ff aee0 	blt.w	801541a <__gethex+0x1be>
 801565a:	2501      	movs	r5, #1
 801565c:	e7c2      	b.n	80155e4 <__gethex+0x388>
 801565e:	f016 061f 	ands.w	r6, r6, #31
 8015662:	d0fa      	beq.n	801565a <__gethex+0x3fe>
 8015664:	4453      	add	r3, sl
 8015666:	f1c6 0620 	rsb	r6, r6, #32
 801566a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801566e:	f7fd fd51 	bl	8013114 <__hi0bits>
 8015672:	42b0      	cmp	r0, r6
 8015674:	dbe7      	blt.n	8015646 <__gethex+0x3ea>
 8015676:	e7f0      	b.n	801565a <__gethex+0x3fe>
 8015678:	08017273 	.word	0x08017273

0801567c <L_shift>:
 801567c:	f1c2 0208 	rsb	r2, r2, #8
 8015680:	0092      	lsls	r2, r2, #2
 8015682:	b570      	push	{r4, r5, r6, lr}
 8015684:	f1c2 0620 	rsb	r6, r2, #32
 8015688:	6843      	ldr	r3, [r0, #4]
 801568a:	6804      	ldr	r4, [r0, #0]
 801568c:	fa03 f506 	lsl.w	r5, r3, r6
 8015690:	432c      	orrs	r4, r5
 8015692:	40d3      	lsrs	r3, r2
 8015694:	6004      	str	r4, [r0, #0]
 8015696:	f840 3f04 	str.w	r3, [r0, #4]!
 801569a:	4288      	cmp	r0, r1
 801569c:	d3f4      	bcc.n	8015688 <L_shift+0xc>
 801569e:	bd70      	pop	{r4, r5, r6, pc}

080156a0 <__match>:
 80156a0:	b530      	push	{r4, r5, lr}
 80156a2:	6803      	ldr	r3, [r0, #0]
 80156a4:	3301      	adds	r3, #1
 80156a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80156aa:	b914      	cbnz	r4, 80156b2 <__match+0x12>
 80156ac:	6003      	str	r3, [r0, #0]
 80156ae:	2001      	movs	r0, #1
 80156b0:	bd30      	pop	{r4, r5, pc}
 80156b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80156b6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80156ba:	2d19      	cmp	r5, #25
 80156bc:	bf98      	it	ls
 80156be:	3220      	addls	r2, #32
 80156c0:	42a2      	cmp	r2, r4
 80156c2:	d0f0      	beq.n	80156a6 <__match+0x6>
 80156c4:	2000      	movs	r0, #0
 80156c6:	e7f3      	b.n	80156b0 <__match+0x10>

080156c8 <__hexnan>:
 80156c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80156cc:	680b      	ldr	r3, [r1, #0]
 80156ce:	6801      	ldr	r1, [r0, #0]
 80156d0:	115e      	asrs	r6, r3, #5
 80156d2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80156d6:	f013 031f 	ands.w	r3, r3, #31
 80156da:	b087      	sub	sp, #28
 80156dc:	bf18      	it	ne
 80156de:	3604      	addne	r6, #4
 80156e0:	2500      	movs	r5, #0
 80156e2:	1f37      	subs	r7, r6, #4
 80156e4:	4682      	mov	sl, r0
 80156e6:	4690      	mov	r8, r2
 80156e8:	9301      	str	r3, [sp, #4]
 80156ea:	f846 5c04 	str.w	r5, [r6, #-4]
 80156ee:	46b9      	mov	r9, r7
 80156f0:	463c      	mov	r4, r7
 80156f2:	9502      	str	r5, [sp, #8]
 80156f4:	46ab      	mov	fp, r5
 80156f6:	784a      	ldrb	r2, [r1, #1]
 80156f8:	1c4b      	adds	r3, r1, #1
 80156fa:	9303      	str	r3, [sp, #12]
 80156fc:	b342      	cbz	r2, 8015750 <__hexnan+0x88>
 80156fe:	4610      	mov	r0, r2
 8015700:	9105      	str	r1, [sp, #20]
 8015702:	9204      	str	r2, [sp, #16]
 8015704:	f7ff fd94 	bl	8015230 <__hexdig_fun>
 8015708:	2800      	cmp	r0, #0
 801570a:	d151      	bne.n	80157b0 <__hexnan+0xe8>
 801570c:	9a04      	ldr	r2, [sp, #16]
 801570e:	9905      	ldr	r1, [sp, #20]
 8015710:	2a20      	cmp	r2, #32
 8015712:	d818      	bhi.n	8015746 <__hexnan+0x7e>
 8015714:	9b02      	ldr	r3, [sp, #8]
 8015716:	459b      	cmp	fp, r3
 8015718:	dd13      	ble.n	8015742 <__hexnan+0x7a>
 801571a:	454c      	cmp	r4, r9
 801571c:	d206      	bcs.n	801572c <__hexnan+0x64>
 801571e:	2d07      	cmp	r5, #7
 8015720:	dc04      	bgt.n	801572c <__hexnan+0x64>
 8015722:	462a      	mov	r2, r5
 8015724:	4649      	mov	r1, r9
 8015726:	4620      	mov	r0, r4
 8015728:	f7ff ffa8 	bl	801567c <L_shift>
 801572c:	4544      	cmp	r4, r8
 801572e:	d952      	bls.n	80157d6 <__hexnan+0x10e>
 8015730:	2300      	movs	r3, #0
 8015732:	f1a4 0904 	sub.w	r9, r4, #4
 8015736:	f844 3c04 	str.w	r3, [r4, #-4]
 801573a:	f8cd b008 	str.w	fp, [sp, #8]
 801573e:	464c      	mov	r4, r9
 8015740:	461d      	mov	r5, r3
 8015742:	9903      	ldr	r1, [sp, #12]
 8015744:	e7d7      	b.n	80156f6 <__hexnan+0x2e>
 8015746:	2a29      	cmp	r2, #41	@ 0x29
 8015748:	d157      	bne.n	80157fa <__hexnan+0x132>
 801574a:	3102      	adds	r1, #2
 801574c:	f8ca 1000 	str.w	r1, [sl]
 8015750:	f1bb 0f00 	cmp.w	fp, #0
 8015754:	d051      	beq.n	80157fa <__hexnan+0x132>
 8015756:	454c      	cmp	r4, r9
 8015758:	d206      	bcs.n	8015768 <__hexnan+0xa0>
 801575a:	2d07      	cmp	r5, #7
 801575c:	dc04      	bgt.n	8015768 <__hexnan+0xa0>
 801575e:	462a      	mov	r2, r5
 8015760:	4649      	mov	r1, r9
 8015762:	4620      	mov	r0, r4
 8015764:	f7ff ff8a 	bl	801567c <L_shift>
 8015768:	4544      	cmp	r4, r8
 801576a:	d936      	bls.n	80157da <__hexnan+0x112>
 801576c:	f1a8 0204 	sub.w	r2, r8, #4
 8015770:	4623      	mov	r3, r4
 8015772:	f853 1b04 	ldr.w	r1, [r3], #4
 8015776:	f842 1f04 	str.w	r1, [r2, #4]!
 801577a:	429f      	cmp	r7, r3
 801577c:	d2f9      	bcs.n	8015772 <__hexnan+0xaa>
 801577e:	1b3b      	subs	r3, r7, r4
 8015780:	f023 0303 	bic.w	r3, r3, #3
 8015784:	3304      	adds	r3, #4
 8015786:	3401      	adds	r4, #1
 8015788:	3e03      	subs	r6, #3
 801578a:	42b4      	cmp	r4, r6
 801578c:	bf88      	it	hi
 801578e:	2304      	movhi	r3, #4
 8015790:	4443      	add	r3, r8
 8015792:	2200      	movs	r2, #0
 8015794:	f843 2b04 	str.w	r2, [r3], #4
 8015798:	429f      	cmp	r7, r3
 801579a:	d2fb      	bcs.n	8015794 <__hexnan+0xcc>
 801579c:	683b      	ldr	r3, [r7, #0]
 801579e:	b91b      	cbnz	r3, 80157a8 <__hexnan+0xe0>
 80157a0:	4547      	cmp	r7, r8
 80157a2:	d128      	bne.n	80157f6 <__hexnan+0x12e>
 80157a4:	2301      	movs	r3, #1
 80157a6:	603b      	str	r3, [r7, #0]
 80157a8:	2005      	movs	r0, #5
 80157aa:	b007      	add	sp, #28
 80157ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80157b0:	3501      	adds	r5, #1
 80157b2:	2d08      	cmp	r5, #8
 80157b4:	f10b 0b01 	add.w	fp, fp, #1
 80157b8:	dd06      	ble.n	80157c8 <__hexnan+0x100>
 80157ba:	4544      	cmp	r4, r8
 80157bc:	d9c1      	bls.n	8015742 <__hexnan+0x7a>
 80157be:	2300      	movs	r3, #0
 80157c0:	f844 3c04 	str.w	r3, [r4, #-4]
 80157c4:	2501      	movs	r5, #1
 80157c6:	3c04      	subs	r4, #4
 80157c8:	6822      	ldr	r2, [r4, #0]
 80157ca:	f000 000f 	and.w	r0, r0, #15
 80157ce:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80157d2:	6020      	str	r0, [r4, #0]
 80157d4:	e7b5      	b.n	8015742 <__hexnan+0x7a>
 80157d6:	2508      	movs	r5, #8
 80157d8:	e7b3      	b.n	8015742 <__hexnan+0x7a>
 80157da:	9b01      	ldr	r3, [sp, #4]
 80157dc:	2b00      	cmp	r3, #0
 80157de:	d0dd      	beq.n	801579c <__hexnan+0xd4>
 80157e0:	f1c3 0320 	rsb	r3, r3, #32
 80157e4:	f04f 32ff 	mov.w	r2, #4294967295
 80157e8:	40da      	lsrs	r2, r3
 80157ea:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80157ee:	4013      	ands	r3, r2
 80157f0:	f846 3c04 	str.w	r3, [r6, #-4]
 80157f4:	e7d2      	b.n	801579c <__hexnan+0xd4>
 80157f6:	3f04      	subs	r7, #4
 80157f8:	e7d0      	b.n	801579c <__hexnan+0xd4>
 80157fa:	2004      	movs	r0, #4
 80157fc:	e7d5      	b.n	80157aa <__hexnan+0xe2>

080157fe <__ascii_mbtowc>:
 80157fe:	b082      	sub	sp, #8
 8015800:	b901      	cbnz	r1, 8015804 <__ascii_mbtowc+0x6>
 8015802:	a901      	add	r1, sp, #4
 8015804:	b142      	cbz	r2, 8015818 <__ascii_mbtowc+0x1a>
 8015806:	b14b      	cbz	r3, 801581c <__ascii_mbtowc+0x1e>
 8015808:	7813      	ldrb	r3, [r2, #0]
 801580a:	600b      	str	r3, [r1, #0]
 801580c:	7812      	ldrb	r2, [r2, #0]
 801580e:	1e10      	subs	r0, r2, #0
 8015810:	bf18      	it	ne
 8015812:	2001      	movne	r0, #1
 8015814:	b002      	add	sp, #8
 8015816:	4770      	bx	lr
 8015818:	4610      	mov	r0, r2
 801581a:	e7fb      	b.n	8015814 <__ascii_mbtowc+0x16>
 801581c:	f06f 0001 	mvn.w	r0, #1
 8015820:	e7f8      	b.n	8015814 <__ascii_mbtowc+0x16>

08015822 <_realloc_r>:
 8015822:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015826:	4680      	mov	r8, r0
 8015828:	4615      	mov	r5, r2
 801582a:	460c      	mov	r4, r1
 801582c:	b921      	cbnz	r1, 8015838 <_realloc_r+0x16>
 801582e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015832:	4611      	mov	r1, r2
 8015834:	f7fd baf0 	b.w	8012e18 <_malloc_r>
 8015838:	b92a      	cbnz	r2, 8015846 <_realloc_r+0x24>
 801583a:	f7fd fa79 	bl	8012d30 <_free_r>
 801583e:	2400      	movs	r4, #0
 8015840:	4620      	mov	r0, r4
 8015842:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015846:	f000 f8b2 	bl	80159ae <_malloc_usable_size_r>
 801584a:	4285      	cmp	r5, r0
 801584c:	4606      	mov	r6, r0
 801584e:	d802      	bhi.n	8015856 <_realloc_r+0x34>
 8015850:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8015854:	d8f4      	bhi.n	8015840 <_realloc_r+0x1e>
 8015856:	4629      	mov	r1, r5
 8015858:	4640      	mov	r0, r8
 801585a:	f7fd fadd 	bl	8012e18 <_malloc_r>
 801585e:	4607      	mov	r7, r0
 8015860:	2800      	cmp	r0, #0
 8015862:	d0ec      	beq.n	801583e <_realloc_r+0x1c>
 8015864:	42b5      	cmp	r5, r6
 8015866:	462a      	mov	r2, r5
 8015868:	4621      	mov	r1, r4
 801586a:	bf28      	it	cs
 801586c:	4632      	movcs	r2, r6
 801586e:	f7fc fbfc 	bl	801206a <memcpy>
 8015872:	4621      	mov	r1, r4
 8015874:	4640      	mov	r0, r8
 8015876:	f7fd fa5b 	bl	8012d30 <_free_r>
 801587a:	463c      	mov	r4, r7
 801587c:	e7e0      	b.n	8015840 <_realloc_r+0x1e>
	...

08015880 <_strtoul_l.constprop.0>:
 8015880:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8015884:	4e34      	ldr	r6, [pc, #208]	@ (8015958 <_strtoul_l.constprop.0+0xd8>)
 8015886:	4686      	mov	lr, r0
 8015888:	460d      	mov	r5, r1
 801588a:	4628      	mov	r0, r5
 801588c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8015890:	5d37      	ldrb	r7, [r6, r4]
 8015892:	f017 0708 	ands.w	r7, r7, #8
 8015896:	d1f8      	bne.n	801588a <_strtoul_l.constprop.0+0xa>
 8015898:	2c2d      	cmp	r4, #45	@ 0x2d
 801589a:	d12f      	bne.n	80158fc <_strtoul_l.constprop.0+0x7c>
 801589c:	782c      	ldrb	r4, [r5, #0]
 801589e:	2701      	movs	r7, #1
 80158a0:	1c85      	adds	r5, r0, #2
 80158a2:	f033 0010 	bics.w	r0, r3, #16
 80158a6:	d109      	bne.n	80158bc <_strtoul_l.constprop.0+0x3c>
 80158a8:	2c30      	cmp	r4, #48	@ 0x30
 80158aa:	d12c      	bne.n	8015906 <_strtoul_l.constprop.0+0x86>
 80158ac:	7828      	ldrb	r0, [r5, #0]
 80158ae:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 80158b2:	2858      	cmp	r0, #88	@ 0x58
 80158b4:	d127      	bne.n	8015906 <_strtoul_l.constprop.0+0x86>
 80158b6:	786c      	ldrb	r4, [r5, #1]
 80158b8:	2310      	movs	r3, #16
 80158ba:	3502      	adds	r5, #2
 80158bc:	f04f 38ff 	mov.w	r8, #4294967295
 80158c0:	2600      	movs	r6, #0
 80158c2:	fbb8 f8f3 	udiv	r8, r8, r3
 80158c6:	fb03 f908 	mul.w	r9, r3, r8
 80158ca:	ea6f 0909 	mvn.w	r9, r9
 80158ce:	4630      	mov	r0, r6
 80158d0:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 80158d4:	f1bc 0f09 	cmp.w	ip, #9
 80158d8:	d81c      	bhi.n	8015914 <_strtoul_l.constprop.0+0x94>
 80158da:	4664      	mov	r4, ip
 80158dc:	42a3      	cmp	r3, r4
 80158de:	dd2a      	ble.n	8015936 <_strtoul_l.constprop.0+0xb6>
 80158e0:	f1b6 3fff 	cmp.w	r6, #4294967295
 80158e4:	d007      	beq.n	80158f6 <_strtoul_l.constprop.0+0x76>
 80158e6:	4580      	cmp	r8, r0
 80158e8:	d322      	bcc.n	8015930 <_strtoul_l.constprop.0+0xb0>
 80158ea:	d101      	bne.n	80158f0 <_strtoul_l.constprop.0+0x70>
 80158ec:	45a1      	cmp	r9, r4
 80158ee:	db1f      	blt.n	8015930 <_strtoul_l.constprop.0+0xb0>
 80158f0:	fb00 4003 	mla	r0, r0, r3, r4
 80158f4:	2601      	movs	r6, #1
 80158f6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80158fa:	e7e9      	b.n	80158d0 <_strtoul_l.constprop.0+0x50>
 80158fc:	2c2b      	cmp	r4, #43	@ 0x2b
 80158fe:	bf04      	itt	eq
 8015900:	782c      	ldrbeq	r4, [r5, #0]
 8015902:	1c85      	addeq	r5, r0, #2
 8015904:	e7cd      	b.n	80158a2 <_strtoul_l.constprop.0+0x22>
 8015906:	2b00      	cmp	r3, #0
 8015908:	d1d8      	bne.n	80158bc <_strtoul_l.constprop.0+0x3c>
 801590a:	2c30      	cmp	r4, #48	@ 0x30
 801590c:	bf0c      	ite	eq
 801590e:	2308      	moveq	r3, #8
 8015910:	230a      	movne	r3, #10
 8015912:	e7d3      	b.n	80158bc <_strtoul_l.constprop.0+0x3c>
 8015914:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 8015918:	f1bc 0f19 	cmp.w	ip, #25
 801591c:	d801      	bhi.n	8015922 <_strtoul_l.constprop.0+0xa2>
 801591e:	3c37      	subs	r4, #55	@ 0x37
 8015920:	e7dc      	b.n	80158dc <_strtoul_l.constprop.0+0x5c>
 8015922:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 8015926:	f1bc 0f19 	cmp.w	ip, #25
 801592a:	d804      	bhi.n	8015936 <_strtoul_l.constprop.0+0xb6>
 801592c:	3c57      	subs	r4, #87	@ 0x57
 801592e:	e7d5      	b.n	80158dc <_strtoul_l.constprop.0+0x5c>
 8015930:	f04f 36ff 	mov.w	r6, #4294967295
 8015934:	e7df      	b.n	80158f6 <_strtoul_l.constprop.0+0x76>
 8015936:	1c73      	adds	r3, r6, #1
 8015938:	d106      	bne.n	8015948 <_strtoul_l.constprop.0+0xc8>
 801593a:	2322      	movs	r3, #34	@ 0x22
 801593c:	f8ce 3000 	str.w	r3, [lr]
 8015940:	4630      	mov	r0, r6
 8015942:	b932      	cbnz	r2, 8015952 <_strtoul_l.constprop.0+0xd2>
 8015944:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015948:	b107      	cbz	r7, 801594c <_strtoul_l.constprop.0+0xcc>
 801594a:	4240      	negs	r0, r0
 801594c:	2a00      	cmp	r2, #0
 801594e:	d0f9      	beq.n	8015944 <_strtoul_l.constprop.0+0xc4>
 8015950:	b106      	cbz	r6, 8015954 <_strtoul_l.constprop.0+0xd4>
 8015952:	1e69      	subs	r1, r5, #1
 8015954:	6011      	str	r1, [r2, #0]
 8015956:	e7f5      	b.n	8015944 <_strtoul_l.constprop.0+0xc4>
 8015958:	08017439 	.word	0x08017439

0801595c <_strtoul_r>:
 801595c:	f7ff bf90 	b.w	8015880 <_strtoul_l.constprop.0>

08015960 <__ascii_wctomb>:
 8015960:	4603      	mov	r3, r0
 8015962:	4608      	mov	r0, r1
 8015964:	b141      	cbz	r1, 8015978 <__ascii_wctomb+0x18>
 8015966:	2aff      	cmp	r2, #255	@ 0xff
 8015968:	d904      	bls.n	8015974 <__ascii_wctomb+0x14>
 801596a:	228a      	movs	r2, #138	@ 0x8a
 801596c:	601a      	str	r2, [r3, #0]
 801596e:	f04f 30ff 	mov.w	r0, #4294967295
 8015972:	4770      	bx	lr
 8015974:	700a      	strb	r2, [r1, #0]
 8015976:	2001      	movs	r0, #1
 8015978:	4770      	bx	lr
	...

0801597c <fiprintf>:
 801597c:	b40e      	push	{r1, r2, r3}
 801597e:	b503      	push	{r0, r1, lr}
 8015980:	4601      	mov	r1, r0
 8015982:	ab03      	add	r3, sp, #12
 8015984:	4805      	ldr	r0, [pc, #20]	@ (801599c <fiprintf+0x20>)
 8015986:	f853 2b04 	ldr.w	r2, [r3], #4
 801598a:	6800      	ldr	r0, [r0, #0]
 801598c:	9301      	str	r3, [sp, #4]
 801598e:	f000 f83f 	bl	8015a10 <_vfiprintf_r>
 8015992:	b002      	add	sp, #8
 8015994:	f85d eb04 	ldr.w	lr, [sp], #4
 8015998:	b003      	add	sp, #12
 801599a:	4770      	bx	lr
 801599c:	200001f8 	.word	0x200001f8

080159a0 <abort>:
 80159a0:	b508      	push	{r3, lr}
 80159a2:	2006      	movs	r0, #6
 80159a4:	f000 fa08 	bl	8015db8 <raise>
 80159a8:	2001      	movs	r0, #1
 80159aa:	f7ee fde7 	bl	800457c <_exit>

080159ae <_malloc_usable_size_r>:
 80159ae:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80159b2:	1f18      	subs	r0, r3, #4
 80159b4:	2b00      	cmp	r3, #0
 80159b6:	bfbc      	itt	lt
 80159b8:	580b      	ldrlt	r3, [r1, r0]
 80159ba:	18c0      	addlt	r0, r0, r3
 80159bc:	4770      	bx	lr

080159be <__sfputc_r>:
 80159be:	6893      	ldr	r3, [r2, #8]
 80159c0:	3b01      	subs	r3, #1
 80159c2:	2b00      	cmp	r3, #0
 80159c4:	b410      	push	{r4}
 80159c6:	6093      	str	r3, [r2, #8]
 80159c8:	da08      	bge.n	80159dc <__sfputc_r+0x1e>
 80159ca:	6994      	ldr	r4, [r2, #24]
 80159cc:	42a3      	cmp	r3, r4
 80159ce:	db01      	blt.n	80159d4 <__sfputc_r+0x16>
 80159d0:	290a      	cmp	r1, #10
 80159d2:	d103      	bne.n	80159dc <__sfputc_r+0x1e>
 80159d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80159d8:	f000 b932 	b.w	8015c40 <__swbuf_r>
 80159dc:	6813      	ldr	r3, [r2, #0]
 80159de:	1c58      	adds	r0, r3, #1
 80159e0:	6010      	str	r0, [r2, #0]
 80159e2:	7019      	strb	r1, [r3, #0]
 80159e4:	4608      	mov	r0, r1
 80159e6:	f85d 4b04 	ldr.w	r4, [sp], #4
 80159ea:	4770      	bx	lr

080159ec <__sfputs_r>:
 80159ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80159ee:	4606      	mov	r6, r0
 80159f0:	460f      	mov	r7, r1
 80159f2:	4614      	mov	r4, r2
 80159f4:	18d5      	adds	r5, r2, r3
 80159f6:	42ac      	cmp	r4, r5
 80159f8:	d101      	bne.n	80159fe <__sfputs_r+0x12>
 80159fa:	2000      	movs	r0, #0
 80159fc:	e007      	b.n	8015a0e <__sfputs_r+0x22>
 80159fe:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015a02:	463a      	mov	r2, r7
 8015a04:	4630      	mov	r0, r6
 8015a06:	f7ff ffda 	bl	80159be <__sfputc_r>
 8015a0a:	1c43      	adds	r3, r0, #1
 8015a0c:	d1f3      	bne.n	80159f6 <__sfputs_r+0xa>
 8015a0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08015a10 <_vfiprintf_r>:
 8015a10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015a14:	460d      	mov	r5, r1
 8015a16:	b09d      	sub	sp, #116	@ 0x74
 8015a18:	4614      	mov	r4, r2
 8015a1a:	4698      	mov	r8, r3
 8015a1c:	4606      	mov	r6, r0
 8015a1e:	b118      	cbz	r0, 8015a28 <_vfiprintf_r+0x18>
 8015a20:	6a03      	ldr	r3, [r0, #32]
 8015a22:	b90b      	cbnz	r3, 8015a28 <_vfiprintf_r+0x18>
 8015a24:	f7fc f9ca 	bl	8011dbc <__sinit>
 8015a28:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015a2a:	07d9      	lsls	r1, r3, #31
 8015a2c:	d405      	bmi.n	8015a3a <_vfiprintf_r+0x2a>
 8015a2e:	89ab      	ldrh	r3, [r5, #12]
 8015a30:	059a      	lsls	r2, r3, #22
 8015a32:	d402      	bmi.n	8015a3a <_vfiprintf_r+0x2a>
 8015a34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015a36:	f7fc fb16 	bl	8012066 <__retarget_lock_acquire_recursive>
 8015a3a:	89ab      	ldrh	r3, [r5, #12]
 8015a3c:	071b      	lsls	r3, r3, #28
 8015a3e:	d501      	bpl.n	8015a44 <_vfiprintf_r+0x34>
 8015a40:	692b      	ldr	r3, [r5, #16]
 8015a42:	b99b      	cbnz	r3, 8015a6c <_vfiprintf_r+0x5c>
 8015a44:	4629      	mov	r1, r5
 8015a46:	4630      	mov	r0, r6
 8015a48:	f000 f938 	bl	8015cbc <__swsetup_r>
 8015a4c:	b170      	cbz	r0, 8015a6c <_vfiprintf_r+0x5c>
 8015a4e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015a50:	07dc      	lsls	r4, r3, #31
 8015a52:	d504      	bpl.n	8015a5e <_vfiprintf_r+0x4e>
 8015a54:	f04f 30ff 	mov.w	r0, #4294967295
 8015a58:	b01d      	add	sp, #116	@ 0x74
 8015a5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015a5e:	89ab      	ldrh	r3, [r5, #12]
 8015a60:	0598      	lsls	r0, r3, #22
 8015a62:	d4f7      	bmi.n	8015a54 <_vfiprintf_r+0x44>
 8015a64:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015a66:	f7fc faff 	bl	8012068 <__retarget_lock_release_recursive>
 8015a6a:	e7f3      	b.n	8015a54 <_vfiprintf_r+0x44>
 8015a6c:	2300      	movs	r3, #0
 8015a6e:	9309      	str	r3, [sp, #36]	@ 0x24
 8015a70:	2320      	movs	r3, #32
 8015a72:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8015a76:	f8cd 800c 	str.w	r8, [sp, #12]
 8015a7a:	2330      	movs	r3, #48	@ 0x30
 8015a7c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8015c2c <_vfiprintf_r+0x21c>
 8015a80:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8015a84:	f04f 0901 	mov.w	r9, #1
 8015a88:	4623      	mov	r3, r4
 8015a8a:	469a      	mov	sl, r3
 8015a8c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015a90:	b10a      	cbz	r2, 8015a96 <_vfiprintf_r+0x86>
 8015a92:	2a25      	cmp	r2, #37	@ 0x25
 8015a94:	d1f9      	bne.n	8015a8a <_vfiprintf_r+0x7a>
 8015a96:	ebba 0b04 	subs.w	fp, sl, r4
 8015a9a:	d00b      	beq.n	8015ab4 <_vfiprintf_r+0xa4>
 8015a9c:	465b      	mov	r3, fp
 8015a9e:	4622      	mov	r2, r4
 8015aa0:	4629      	mov	r1, r5
 8015aa2:	4630      	mov	r0, r6
 8015aa4:	f7ff ffa2 	bl	80159ec <__sfputs_r>
 8015aa8:	3001      	adds	r0, #1
 8015aaa:	f000 80a7 	beq.w	8015bfc <_vfiprintf_r+0x1ec>
 8015aae:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015ab0:	445a      	add	r2, fp
 8015ab2:	9209      	str	r2, [sp, #36]	@ 0x24
 8015ab4:	f89a 3000 	ldrb.w	r3, [sl]
 8015ab8:	2b00      	cmp	r3, #0
 8015aba:	f000 809f 	beq.w	8015bfc <_vfiprintf_r+0x1ec>
 8015abe:	2300      	movs	r3, #0
 8015ac0:	f04f 32ff 	mov.w	r2, #4294967295
 8015ac4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015ac8:	f10a 0a01 	add.w	sl, sl, #1
 8015acc:	9304      	str	r3, [sp, #16]
 8015ace:	9307      	str	r3, [sp, #28]
 8015ad0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015ad4:	931a      	str	r3, [sp, #104]	@ 0x68
 8015ad6:	4654      	mov	r4, sl
 8015ad8:	2205      	movs	r2, #5
 8015ada:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015ade:	4853      	ldr	r0, [pc, #332]	@ (8015c2c <_vfiprintf_r+0x21c>)
 8015ae0:	f7ea fb9e 	bl	8000220 <memchr>
 8015ae4:	9a04      	ldr	r2, [sp, #16]
 8015ae6:	b9d8      	cbnz	r0, 8015b20 <_vfiprintf_r+0x110>
 8015ae8:	06d1      	lsls	r1, r2, #27
 8015aea:	bf44      	itt	mi
 8015aec:	2320      	movmi	r3, #32
 8015aee:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015af2:	0713      	lsls	r3, r2, #28
 8015af4:	bf44      	itt	mi
 8015af6:	232b      	movmi	r3, #43	@ 0x2b
 8015af8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015afc:	f89a 3000 	ldrb.w	r3, [sl]
 8015b00:	2b2a      	cmp	r3, #42	@ 0x2a
 8015b02:	d015      	beq.n	8015b30 <_vfiprintf_r+0x120>
 8015b04:	9a07      	ldr	r2, [sp, #28]
 8015b06:	4654      	mov	r4, sl
 8015b08:	2000      	movs	r0, #0
 8015b0a:	f04f 0c0a 	mov.w	ip, #10
 8015b0e:	4621      	mov	r1, r4
 8015b10:	f811 3b01 	ldrb.w	r3, [r1], #1
 8015b14:	3b30      	subs	r3, #48	@ 0x30
 8015b16:	2b09      	cmp	r3, #9
 8015b18:	d94b      	bls.n	8015bb2 <_vfiprintf_r+0x1a2>
 8015b1a:	b1b0      	cbz	r0, 8015b4a <_vfiprintf_r+0x13a>
 8015b1c:	9207      	str	r2, [sp, #28]
 8015b1e:	e014      	b.n	8015b4a <_vfiprintf_r+0x13a>
 8015b20:	eba0 0308 	sub.w	r3, r0, r8
 8015b24:	fa09 f303 	lsl.w	r3, r9, r3
 8015b28:	4313      	orrs	r3, r2
 8015b2a:	9304      	str	r3, [sp, #16]
 8015b2c:	46a2      	mov	sl, r4
 8015b2e:	e7d2      	b.n	8015ad6 <_vfiprintf_r+0xc6>
 8015b30:	9b03      	ldr	r3, [sp, #12]
 8015b32:	1d19      	adds	r1, r3, #4
 8015b34:	681b      	ldr	r3, [r3, #0]
 8015b36:	9103      	str	r1, [sp, #12]
 8015b38:	2b00      	cmp	r3, #0
 8015b3a:	bfbb      	ittet	lt
 8015b3c:	425b      	neglt	r3, r3
 8015b3e:	f042 0202 	orrlt.w	r2, r2, #2
 8015b42:	9307      	strge	r3, [sp, #28]
 8015b44:	9307      	strlt	r3, [sp, #28]
 8015b46:	bfb8      	it	lt
 8015b48:	9204      	strlt	r2, [sp, #16]
 8015b4a:	7823      	ldrb	r3, [r4, #0]
 8015b4c:	2b2e      	cmp	r3, #46	@ 0x2e
 8015b4e:	d10a      	bne.n	8015b66 <_vfiprintf_r+0x156>
 8015b50:	7863      	ldrb	r3, [r4, #1]
 8015b52:	2b2a      	cmp	r3, #42	@ 0x2a
 8015b54:	d132      	bne.n	8015bbc <_vfiprintf_r+0x1ac>
 8015b56:	9b03      	ldr	r3, [sp, #12]
 8015b58:	1d1a      	adds	r2, r3, #4
 8015b5a:	681b      	ldr	r3, [r3, #0]
 8015b5c:	9203      	str	r2, [sp, #12]
 8015b5e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015b62:	3402      	adds	r4, #2
 8015b64:	9305      	str	r3, [sp, #20]
 8015b66:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8015c3c <_vfiprintf_r+0x22c>
 8015b6a:	7821      	ldrb	r1, [r4, #0]
 8015b6c:	2203      	movs	r2, #3
 8015b6e:	4650      	mov	r0, sl
 8015b70:	f7ea fb56 	bl	8000220 <memchr>
 8015b74:	b138      	cbz	r0, 8015b86 <_vfiprintf_r+0x176>
 8015b76:	9b04      	ldr	r3, [sp, #16]
 8015b78:	eba0 000a 	sub.w	r0, r0, sl
 8015b7c:	2240      	movs	r2, #64	@ 0x40
 8015b7e:	4082      	lsls	r2, r0
 8015b80:	4313      	orrs	r3, r2
 8015b82:	3401      	adds	r4, #1
 8015b84:	9304      	str	r3, [sp, #16]
 8015b86:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015b8a:	4829      	ldr	r0, [pc, #164]	@ (8015c30 <_vfiprintf_r+0x220>)
 8015b8c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015b90:	2206      	movs	r2, #6
 8015b92:	f7ea fb45 	bl	8000220 <memchr>
 8015b96:	2800      	cmp	r0, #0
 8015b98:	d03f      	beq.n	8015c1a <_vfiprintf_r+0x20a>
 8015b9a:	4b26      	ldr	r3, [pc, #152]	@ (8015c34 <_vfiprintf_r+0x224>)
 8015b9c:	bb1b      	cbnz	r3, 8015be6 <_vfiprintf_r+0x1d6>
 8015b9e:	9b03      	ldr	r3, [sp, #12]
 8015ba0:	3307      	adds	r3, #7
 8015ba2:	f023 0307 	bic.w	r3, r3, #7
 8015ba6:	3308      	adds	r3, #8
 8015ba8:	9303      	str	r3, [sp, #12]
 8015baa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015bac:	443b      	add	r3, r7
 8015bae:	9309      	str	r3, [sp, #36]	@ 0x24
 8015bb0:	e76a      	b.n	8015a88 <_vfiprintf_r+0x78>
 8015bb2:	fb0c 3202 	mla	r2, ip, r2, r3
 8015bb6:	460c      	mov	r4, r1
 8015bb8:	2001      	movs	r0, #1
 8015bba:	e7a8      	b.n	8015b0e <_vfiprintf_r+0xfe>
 8015bbc:	2300      	movs	r3, #0
 8015bbe:	3401      	adds	r4, #1
 8015bc0:	9305      	str	r3, [sp, #20]
 8015bc2:	4619      	mov	r1, r3
 8015bc4:	f04f 0c0a 	mov.w	ip, #10
 8015bc8:	4620      	mov	r0, r4
 8015bca:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015bce:	3a30      	subs	r2, #48	@ 0x30
 8015bd0:	2a09      	cmp	r2, #9
 8015bd2:	d903      	bls.n	8015bdc <_vfiprintf_r+0x1cc>
 8015bd4:	2b00      	cmp	r3, #0
 8015bd6:	d0c6      	beq.n	8015b66 <_vfiprintf_r+0x156>
 8015bd8:	9105      	str	r1, [sp, #20]
 8015bda:	e7c4      	b.n	8015b66 <_vfiprintf_r+0x156>
 8015bdc:	fb0c 2101 	mla	r1, ip, r1, r2
 8015be0:	4604      	mov	r4, r0
 8015be2:	2301      	movs	r3, #1
 8015be4:	e7f0      	b.n	8015bc8 <_vfiprintf_r+0x1b8>
 8015be6:	ab03      	add	r3, sp, #12
 8015be8:	9300      	str	r3, [sp, #0]
 8015bea:	462a      	mov	r2, r5
 8015bec:	4b12      	ldr	r3, [pc, #72]	@ (8015c38 <_vfiprintf_r+0x228>)
 8015bee:	a904      	add	r1, sp, #16
 8015bf0:	4630      	mov	r0, r6
 8015bf2:	f7fb fa8b 	bl	801110c <_printf_float>
 8015bf6:	4607      	mov	r7, r0
 8015bf8:	1c78      	adds	r0, r7, #1
 8015bfa:	d1d6      	bne.n	8015baa <_vfiprintf_r+0x19a>
 8015bfc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8015bfe:	07d9      	lsls	r1, r3, #31
 8015c00:	d405      	bmi.n	8015c0e <_vfiprintf_r+0x1fe>
 8015c02:	89ab      	ldrh	r3, [r5, #12]
 8015c04:	059a      	lsls	r2, r3, #22
 8015c06:	d402      	bmi.n	8015c0e <_vfiprintf_r+0x1fe>
 8015c08:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8015c0a:	f7fc fa2d 	bl	8012068 <__retarget_lock_release_recursive>
 8015c0e:	89ab      	ldrh	r3, [r5, #12]
 8015c10:	065b      	lsls	r3, r3, #25
 8015c12:	f53f af1f 	bmi.w	8015a54 <_vfiprintf_r+0x44>
 8015c16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8015c18:	e71e      	b.n	8015a58 <_vfiprintf_r+0x48>
 8015c1a:	ab03      	add	r3, sp, #12
 8015c1c:	9300      	str	r3, [sp, #0]
 8015c1e:	462a      	mov	r2, r5
 8015c20:	4b05      	ldr	r3, [pc, #20]	@ (8015c38 <_vfiprintf_r+0x228>)
 8015c22:	a904      	add	r1, sp, #16
 8015c24:	4630      	mov	r0, r6
 8015c26:	f7fb fd09 	bl	801163c <_printf_i>
 8015c2a:	e7e4      	b.n	8015bf6 <_vfiprintf_r+0x1e6>
 8015c2c:	08017539 	.word	0x08017539
 8015c30:	08017543 	.word	0x08017543
 8015c34:	0801110d 	.word	0x0801110d
 8015c38:	080159ed 	.word	0x080159ed
 8015c3c:	0801753f 	.word	0x0801753f

08015c40 <__swbuf_r>:
 8015c40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015c42:	460e      	mov	r6, r1
 8015c44:	4614      	mov	r4, r2
 8015c46:	4605      	mov	r5, r0
 8015c48:	b118      	cbz	r0, 8015c52 <__swbuf_r+0x12>
 8015c4a:	6a03      	ldr	r3, [r0, #32]
 8015c4c:	b90b      	cbnz	r3, 8015c52 <__swbuf_r+0x12>
 8015c4e:	f7fc f8b5 	bl	8011dbc <__sinit>
 8015c52:	69a3      	ldr	r3, [r4, #24]
 8015c54:	60a3      	str	r3, [r4, #8]
 8015c56:	89a3      	ldrh	r3, [r4, #12]
 8015c58:	071a      	lsls	r2, r3, #28
 8015c5a:	d501      	bpl.n	8015c60 <__swbuf_r+0x20>
 8015c5c:	6923      	ldr	r3, [r4, #16]
 8015c5e:	b943      	cbnz	r3, 8015c72 <__swbuf_r+0x32>
 8015c60:	4621      	mov	r1, r4
 8015c62:	4628      	mov	r0, r5
 8015c64:	f000 f82a 	bl	8015cbc <__swsetup_r>
 8015c68:	b118      	cbz	r0, 8015c72 <__swbuf_r+0x32>
 8015c6a:	f04f 37ff 	mov.w	r7, #4294967295
 8015c6e:	4638      	mov	r0, r7
 8015c70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015c72:	6823      	ldr	r3, [r4, #0]
 8015c74:	6922      	ldr	r2, [r4, #16]
 8015c76:	1a98      	subs	r0, r3, r2
 8015c78:	6963      	ldr	r3, [r4, #20]
 8015c7a:	b2f6      	uxtb	r6, r6
 8015c7c:	4283      	cmp	r3, r0
 8015c7e:	4637      	mov	r7, r6
 8015c80:	dc05      	bgt.n	8015c8e <__swbuf_r+0x4e>
 8015c82:	4621      	mov	r1, r4
 8015c84:	4628      	mov	r0, r5
 8015c86:	f7ff f97f 	bl	8014f88 <_fflush_r>
 8015c8a:	2800      	cmp	r0, #0
 8015c8c:	d1ed      	bne.n	8015c6a <__swbuf_r+0x2a>
 8015c8e:	68a3      	ldr	r3, [r4, #8]
 8015c90:	3b01      	subs	r3, #1
 8015c92:	60a3      	str	r3, [r4, #8]
 8015c94:	6823      	ldr	r3, [r4, #0]
 8015c96:	1c5a      	adds	r2, r3, #1
 8015c98:	6022      	str	r2, [r4, #0]
 8015c9a:	701e      	strb	r6, [r3, #0]
 8015c9c:	6962      	ldr	r2, [r4, #20]
 8015c9e:	1c43      	adds	r3, r0, #1
 8015ca0:	429a      	cmp	r2, r3
 8015ca2:	d004      	beq.n	8015cae <__swbuf_r+0x6e>
 8015ca4:	89a3      	ldrh	r3, [r4, #12]
 8015ca6:	07db      	lsls	r3, r3, #31
 8015ca8:	d5e1      	bpl.n	8015c6e <__swbuf_r+0x2e>
 8015caa:	2e0a      	cmp	r6, #10
 8015cac:	d1df      	bne.n	8015c6e <__swbuf_r+0x2e>
 8015cae:	4621      	mov	r1, r4
 8015cb0:	4628      	mov	r0, r5
 8015cb2:	f7ff f969 	bl	8014f88 <_fflush_r>
 8015cb6:	2800      	cmp	r0, #0
 8015cb8:	d0d9      	beq.n	8015c6e <__swbuf_r+0x2e>
 8015cba:	e7d6      	b.n	8015c6a <__swbuf_r+0x2a>

08015cbc <__swsetup_r>:
 8015cbc:	b538      	push	{r3, r4, r5, lr}
 8015cbe:	4b29      	ldr	r3, [pc, #164]	@ (8015d64 <__swsetup_r+0xa8>)
 8015cc0:	4605      	mov	r5, r0
 8015cc2:	6818      	ldr	r0, [r3, #0]
 8015cc4:	460c      	mov	r4, r1
 8015cc6:	b118      	cbz	r0, 8015cd0 <__swsetup_r+0x14>
 8015cc8:	6a03      	ldr	r3, [r0, #32]
 8015cca:	b90b      	cbnz	r3, 8015cd0 <__swsetup_r+0x14>
 8015ccc:	f7fc f876 	bl	8011dbc <__sinit>
 8015cd0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015cd4:	0719      	lsls	r1, r3, #28
 8015cd6:	d422      	bmi.n	8015d1e <__swsetup_r+0x62>
 8015cd8:	06da      	lsls	r2, r3, #27
 8015cda:	d407      	bmi.n	8015cec <__swsetup_r+0x30>
 8015cdc:	2209      	movs	r2, #9
 8015cde:	602a      	str	r2, [r5, #0]
 8015ce0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015ce4:	81a3      	strh	r3, [r4, #12]
 8015ce6:	f04f 30ff 	mov.w	r0, #4294967295
 8015cea:	e033      	b.n	8015d54 <__swsetup_r+0x98>
 8015cec:	0758      	lsls	r0, r3, #29
 8015cee:	d512      	bpl.n	8015d16 <__swsetup_r+0x5a>
 8015cf0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015cf2:	b141      	cbz	r1, 8015d06 <__swsetup_r+0x4a>
 8015cf4:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015cf8:	4299      	cmp	r1, r3
 8015cfa:	d002      	beq.n	8015d02 <__swsetup_r+0x46>
 8015cfc:	4628      	mov	r0, r5
 8015cfe:	f7fd f817 	bl	8012d30 <_free_r>
 8015d02:	2300      	movs	r3, #0
 8015d04:	6363      	str	r3, [r4, #52]	@ 0x34
 8015d06:	89a3      	ldrh	r3, [r4, #12]
 8015d08:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8015d0c:	81a3      	strh	r3, [r4, #12]
 8015d0e:	2300      	movs	r3, #0
 8015d10:	6063      	str	r3, [r4, #4]
 8015d12:	6923      	ldr	r3, [r4, #16]
 8015d14:	6023      	str	r3, [r4, #0]
 8015d16:	89a3      	ldrh	r3, [r4, #12]
 8015d18:	f043 0308 	orr.w	r3, r3, #8
 8015d1c:	81a3      	strh	r3, [r4, #12]
 8015d1e:	6923      	ldr	r3, [r4, #16]
 8015d20:	b94b      	cbnz	r3, 8015d36 <__swsetup_r+0x7a>
 8015d22:	89a3      	ldrh	r3, [r4, #12]
 8015d24:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8015d28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8015d2c:	d003      	beq.n	8015d36 <__swsetup_r+0x7a>
 8015d2e:	4621      	mov	r1, r4
 8015d30:	4628      	mov	r0, r5
 8015d32:	f000 f883 	bl	8015e3c <__smakebuf_r>
 8015d36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015d3a:	f013 0201 	ands.w	r2, r3, #1
 8015d3e:	d00a      	beq.n	8015d56 <__swsetup_r+0x9a>
 8015d40:	2200      	movs	r2, #0
 8015d42:	60a2      	str	r2, [r4, #8]
 8015d44:	6962      	ldr	r2, [r4, #20]
 8015d46:	4252      	negs	r2, r2
 8015d48:	61a2      	str	r2, [r4, #24]
 8015d4a:	6922      	ldr	r2, [r4, #16]
 8015d4c:	b942      	cbnz	r2, 8015d60 <__swsetup_r+0xa4>
 8015d4e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8015d52:	d1c5      	bne.n	8015ce0 <__swsetup_r+0x24>
 8015d54:	bd38      	pop	{r3, r4, r5, pc}
 8015d56:	0799      	lsls	r1, r3, #30
 8015d58:	bf58      	it	pl
 8015d5a:	6962      	ldrpl	r2, [r4, #20]
 8015d5c:	60a2      	str	r2, [r4, #8]
 8015d5e:	e7f4      	b.n	8015d4a <__swsetup_r+0x8e>
 8015d60:	2000      	movs	r0, #0
 8015d62:	e7f7      	b.n	8015d54 <__swsetup_r+0x98>
 8015d64:	200001f8 	.word	0x200001f8

08015d68 <_raise_r>:
 8015d68:	291f      	cmp	r1, #31
 8015d6a:	b538      	push	{r3, r4, r5, lr}
 8015d6c:	4605      	mov	r5, r0
 8015d6e:	460c      	mov	r4, r1
 8015d70:	d904      	bls.n	8015d7c <_raise_r+0x14>
 8015d72:	2316      	movs	r3, #22
 8015d74:	6003      	str	r3, [r0, #0]
 8015d76:	f04f 30ff 	mov.w	r0, #4294967295
 8015d7a:	bd38      	pop	{r3, r4, r5, pc}
 8015d7c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8015d7e:	b112      	cbz	r2, 8015d86 <_raise_r+0x1e>
 8015d80:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8015d84:	b94b      	cbnz	r3, 8015d9a <_raise_r+0x32>
 8015d86:	4628      	mov	r0, r5
 8015d88:	f000 f830 	bl	8015dec <_getpid_r>
 8015d8c:	4622      	mov	r2, r4
 8015d8e:	4601      	mov	r1, r0
 8015d90:	4628      	mov	r0, r5
 8015d92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015d96:	f000 b817 	b.w	8015dc8 <_kill_r>
 8015d9a:	2b01      	cmp	r3, #1
 8015d9c:	d00a      	beq.n	8015db4 <_raise_r+0x4c>
 8015d9e:	1c59      	adds	r1, r3, #1
 8015da0:	d103      	bne.n	8015daa <_raise_r+0x42>
 8015da2:	2316      	movs	r3, #22
 8015da4:	6003      	str	r3, [r0, #0]
 8015da6:	2001      	movs	r0, #1
 8015da8:	e7e7      	b.n	8015d7a <_raise_r+0x12>
 8015daa:	2100      	movs	r1, #0
 8015dac:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8015db0:	4620      	mov	r0, r4
 8015db2:	4798      	blx	r3
 8015db4:	2000      	movs	r0, #0
 8015db6:	e7e0      	b.n	8015d7a <_raise_r+0x12>

08015db8 <raise>:
 8015db8:	4b02      	ldr	r3, [pc, #8]	@ (8015dc4 <raise+0xc>)
 8015dba:	4601      	mov	r1, r0
 8015dbc:	6818      	ldr	r0, [r3, #0]
 8015dbe:	f7ff bfd3 	b.w	8015d68 <_raise_r>
 8015dc2:	bf00      	nop
 8015dc4:	200001f8 	.word	0x200001f8

08015dc8 <_kill_r>:
 8015dc8:	b538      	push	{r3, r4, r5, lr}
 8015dca:	4d07      	ldr	r5, [pc, #28]	@ (8015de8 <_kill_r+0x20>)
 8015dcc:	2300      	movs	r3, #0
 8015dce:	4604      	mov	r4, r0
 8015dd0:	4608      	mov	r0, r1
 8015dd2:	4611      	mov	r1, r2
 8015dd4:	602b      	str	r3, [r5, #0]
 8015dd6:	f7ee fbc1 	bl	800455c <_kill>
 8015dda:	1c43      	adds	r3, r0, #1
 8015ddc:	d102      	bne.n	8015de4 <_kill_r+0x1c>
 8015dde:	682b      	ldr	r3, [r5, #0]
 8015de0:	b103      	cbz	r3, 8015de4 <_kill_r+0x1c>
 8015de2:	6023      	str	r3, [r4, #0]
 8015de4:	bd38      	pop	{r3, r4, r5, pc}
 8015de6:	bf00      	nop
 8015de8:	200026dc 	.word	0x200026dc

08015dec <_getpid_r>:
 8015dec:	f7ee bbae 	b.w	800454c <_getpid>

08015df0 <__swhatbuf_r>:
 8015df0:	b570      	push	{r4, r5, r6, lr}
 8015df2:	460c      	mov	r4, r1
 8015df4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015df8:	2900      	cmp	r1, #0
 8015dfa:	b096      	sub	sp, #88	@ 0x58
 8015dfc:	4615      	mov	r5, r2
 8015dfe:	461e      	mov	r6, r3
 8015e00:	da0d      	bge.n	8015e1e <__swhatbuf_r+0x2e>
 8015e02:	89a3      	ldrh	r3, [r4, #12]
 8015e04:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8015e08:	f04f 0100 	mov.w	r1, #0
 8015e0c:	bf14      	ite	ne
 8015e0e:	2340      	movne	r3, #64	@ 0x40
 8015e10:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8015e14:	2000      	movs	r0, #0
 8015e16:	6031      	str	r1, [r6, #0]
 8015e18:	602b      	str	r3, [r5, #0]
 8015e1a:	b016      	add	sp, #88	@ 0x58
 8015e1c:	bd70      	pop	{r4, r5, r6, pc}
 8015e1e:	466a      	mov	r2, sp
 8015e20:	f000 f848 	bl	8015eb4 <_fstat_r>
 8015e24:	2800      	cmp	r0, #0
 8015e26:	dbec      	blt.n	8015e02 <__swhatbuf_r+0x12>
 8015e28:	9901      	ldr	r1, [sp, #4]
 8015e2a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8015e2e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8015e32:	4259      	negs	r1, r3
 8015e34:	4159      	adcs	r1, r3
 8015e36:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8015e3a:	e7eb      	b.n	8015e14 <__swhatbuf_r+0x24>

08015e3c <__smakebuf_r>:
 8015e3c:	898b      	ldrh	r3, [r1, #12]
 8015e3e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015e40:	079d      	lsls	r5, r3, #30
 8015e42:	4606      	mov	r6, r0
 8015e44:	460c      	mov	r4, r1
 8015e46:	d507      	bpl.n	8015e58 <__smakebuf_r+0x1c>
 8015e48:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8015e4c:	6023      	str	r3, [r4, #0]
 8015e4e:	6123      	str	r3, [r4, #16]
 8015e50:	2301      	movs	r3, #1
 8015e52:	6163      	str	r3, [r4, #20]
 8015e54:	b003      	add	sp, #12
 8015e56:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015e58:	ab01      	add	r3, sp, #4
 8015e5a:	466a      	mov	r2, sp
 8015e5c:	f7ff ffc8 	bl	8015df0 <__swhatbuf_r>
 8015e60:	9f00      	ldr	r7, [sp, #0]
 8015e62:	4605      	mov	r5, r0
 8015e64:	4639      	mov	r1, r7
 8015e66:	4630      	mov	r0, r6
 8015e68:	f7fc ffd6 	bl	8012e18 <_malloc_r>
 8015e6c:	b948      	cbnz	r0, 8015e82 <__smakebuf_r+0x46>
 8015e6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015e72:	059a      	lsls	r2, r3, #22
 8015e74:	d4ee      	bmi.n	8015e54 <__smakebuf_r+0x18>
 8015e76:	f023 0303 	bic.w	r3, r3, #3
 8015e7a:	f043 0302 	orr.w	r3, r3, #2
 8015e7e:	81a3      	strh	r3, [r4, #12]
 8015e80:	e7e2      	b.n	8015e48 <__smakebuf_r+0xc>
 8015e82:	89a3      	ldrh	r3, [r4, #12]
 8015e84:	6020      	str	r0, [r4, #0]
 8015e86:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015e8a:	81a3      	strh	r3, [r4, #12]
 8015e8c:	9b01      	ldr	r3, [sp, #4]
 8015e8e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8015e92:	b15b      	cbz	r3, 8015eac <__smakebuf_r+0x70>
 8015e94:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015e98:	4630      	mov	r0, r6
 8015e9a:	f000 f81d 	bl	8015ed8 <_isatty_r>
 8015e9e:	b128      	cbz	r0, 8015eac <__smakebuf_r+0x70>
 8015ea0:	89a3      	ldrh	r3, [r4, #12]
 8015ea2:	f023 0303 	bic.w	r3, r3, #3
 8015ea6:	f043 0301 	orr.w	r3, r3, #1
 8015eaa:	81a3      	strh	r3, [r4, #12]
 8015eac:	89a3      	ldrh	r3, [r4, #12]
 8015eae:	431d      	orrs	r5, r3
 8015eb0:	81a5      	strh	r5, [r4, #12]
 8015eb2:	e7cf      	b.n	8015e54 <__smakebuf_r+0x18>

08015eb4 <_fstat_r>:
 8015eb4:	b538      	push	{r3, r4, r5, lr}
 8015eb6:	4d07      	ldr	r5, [pc, #28]	@ (8015ed4 <_fstat_r+0x20>)
 8015eb8:	2300      	movs	r3, #0
 8015eba:	4604      	mov	r4, r0
 8015ebc:	4608      	mov	r0, r1
 8015ebe:	4611      	mov	r1, r2
 8015ec0:	602b      	str	r3, [r5, #0]
 8015ec2:	f7ee fbab 	bl	800461c <_fstat>
 8015ec6:	1c43      	adds	r3, r0, #1
 8015ec8:	d102      	bne.n	8015ed0 <_fstat_r+0x1c>
 8015eca:	682b      	ldr	r3, [r5, #0]
 8015ecc:	b103      	cbz	r3, 8015ed0 <_fstat_r+0x1c>
 8015ece:	6023      	str	r3, [r4, #0]
 8015ed0:	bd38      	pop	{r3, r4, r5, pc}
 8015ed2:	bf00      	nop
 8015ed4:	200026dc 	.word	0x200026dc

08015ed8 <_isatty_r>:
 8015ed8:	b538      	push	{r3, r4, r5, lr}
 8015eda:	4d06      	ldr	r5, [pc, #24]	@ (8015ef4 <_isatty_r+0x1c>)
 8015edc:	2300      	movs	r3, #0
 8015ede:	4604      	mov	r4, r0
 8015ee0:	4608      	mov	r0, r1
 8015ee2:	602b      	str	r3, [r5, #0]
 8015ee4:	f7ee fbaa 	bl	800463c <_isatty>
 8015ee8:	1c43      	adds	r3, r0, #1
 8015eea:	d102      	bne.n	8015ef2 <_isatty_r+0x1a>
 8015eec:	682b      	ldr	r3, [r5, #0]
 8015eee:	b103      	cbz	r3, 8015ef2 <_isatty_r+0x1a>
 8015ef0:	6023      	str	r3, [r4, #0]
 8015ef2:	bd38      	pop	{r3, r4, r5, pc}
 8015ef4:	200026dc 	.word	0x200026dc

08015ef8 <pow>:
 8015ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015efa:	ed2d 8b02 	vpush	{d8}
 8015efe:	eeb0 8a40 	vmov.f32	s16, s0
 8015f02:	eef0 8a60 	vmov.f32	s17, s1
 8015f06:	ec55 4b11 	vmov	r4, r5, d1
 8015f0a:	f000 f891 	bl	8016030 <__ieee754_pow>
 8015f0e:	4622      	mov	r2, r4
 8015f10:	462b      	mov	r3, r5
 8015f12:	4620      	mov	r0, r4
 8015f14:	4629      	mov	r1, r5
 8015f16:	ec57 6b10 	vmov	r6, r7, d0
 8015f1a:	f7ea fe2f 	bl	8000b7c <__aeabi_dcmpun>
 8015f1e:	2800      	cmp	r0, #0
 8015f20:	d13b      	bne.n	8015f9a <pow+0xa2>
 8015f22:	ec51 0b18 	vmov	r0, r1, d8
 8015f26:	2200      	movs	r2, #0
 8015f28:	2300      	movs	r3, #0
 8015f2a:	f7ea fdf5 	bl	8000b18 <__aeabi_dcmpeq>
 8015f2e:	b1b8      	cbz	r0, 8015f60 <pow+0x68>
 8015f30:	2200      	movs	r2, #0
 8015f32:	2300      	movs	r3, #0
 8015f34:	4620      	mov	r0, r4
 8015f36:	4629      	mov	r1, r5
 8015f38:	f7ea fdee 	bl	8000b18 <__aeabi_dcmpeq>
 8015f3c:	2800      	cmp	r0, #0
 8015f3e:	d146      	bne.n	8015fce <pow+0xd6>
 8015f40:	ec45 4b10 	vmov	d0, r4, r5
 8015f44:	f000 f866 	bl	8016014 <finite>
 8015f48:	b338      	cbz	r0, 8015f9a <pow+0xa2>
 8015f4a:	2200      	movs	r2, #0
 8015f4c:	2300      	movs	r3, #0
 8015f4e:	4620      	mov	r0, r4
 8015f50:	4629      	mov	r1, r5
 8015f52:	f7ea fdeb 	bl	8000b2c <__aeabi_dcmplt>
 8015f56:	b300      	cbz	r0, 8015f9a <pow+0xa2>
 8015f58:	f7fc f85a 	bl	8012010 <__errno>
 8015f5c:	2322      	movs	r3, #34	@ 0x22
 8015f5e:	e01b      	b.n	8015f98 <pow+0xa0>
 8015f60:	ec47 6b10 	vmov	d0, r6, r7
 8015f64:	f000 f856 	bl	8016014 <finite>
 8015f68:	b9e0      	cbnz	r0, 8015fa4 <pow+0xac>
 8015f6a:	eeb0 0a48 	vmov.f32	s0, s16
 8015f6e:	eef0 0a68 	vmov.f32	s1, s17
 8015f72:	f000 f84f 	bl	8016014 <finite>
 8015f76:	b1a8      	cbz	r0, 8015fa4 <pow+0xac>
 8015f78:	ec45 4b10 	vmov	d0, r4, r5
 8015f7c:	f000 f84a 	bl	8016014 <finite>
 8015f80:	b180      	cbz	r0, 8015fa4 <pow+0xac>
 8015f82:	4632      	mov	r2, r6
 8015f84:	463b      	mov	r3, r7
 8015f86:	4630      	mov	r0, r6
 8015f88:	4639      	mov	r1, r7
 8015f8a:	f7ea fdf7 	bl	8000b7c <__aeabi_dcmpun>
 8015f8e:	2800      	cmp	r0, #0
 8015f90:	d0e2      	beq.n	8015f58 <pow+0x60>
 8015f92:	f7fc f83d 	bl	8012010 <__errno>
 8015f96:	2321      	movs	r3, #33	@ 0x21
 8015f98:	6003      	str	r3, [r0, #0]
 8015f9a:	ecbd 8b02 	vpop	{d8}
 8015f9e:	ec47 6b10 	vmov	d0, r6, r7
 8015fa2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015fa4:	2200      	movs	r2, #0
 8015fa6:	2300      	movs	r3, #0
 8015fa8:	4630      	mov	r0, r6
 8015faa:	4639      	mov	r1, r7
 8015fac:	f7ea fdb4 	bl	8000b18 <__aeabi_dcmpeq>
 8015fb0:	2800      	cmp	r0, #0
 8015fb2:	d0f2      	beq.n	8015f9a <pow+0xa2>
 8015fb4:	eeb0 0a48 	vmov.f32	s0, s16
 8015fb8:	eef0 0a68 	vmov.f32	s1, s17
 8015fbc:	f000 f82a 	bl	8016014 <finite>
 8015fc0:	2800      	cmp	r0, #0
 8015fc2:	d0ea      	beq.n	8015f9a <pow+0xa2>
 8015fc4:	ec45 4b10 	vmov	d0, r4, r5
 8015fc8:	f000 f824 	bl	8016014 <finite>
 8015fcc:	e7c3      	b.n	8015f56 <pow+0x5e>
 8015fce:	4f01      	ldr	r7, [pc, #4]	@ (8015fd4 <pow+0xdc>)
 8015fd0:	2600      	movs	r6, #0
 8015fd2:	e7e2      	b.n	8015f9a <pow+0xa2>
 8015fd4:	3ff00000 	.word	0x3ff00000

08015fd8 <sqrtf>:
 8015fd8:	b508      	push	{r3, lr}
 8015fda:	ed2d 8b02 	vpush	{d8}
 8015fde:	eeb0 8a40 	vmov.f32	s16, s0
 8015fe2:	f000 f822 	bl	801602a <__ieee754_sqrtf>
 8015fe6:	eeb4 8a48 	vcmp.f32	s16, s16
 8015fea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015fee:	d60c      	bvs.n	801600a <sqrtf+0x32>
 8015ff0:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8016010 <sqrtf+0x38>
 8015ff4:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8015ff8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015ffc:	d505      	bpl.n	801600a <sqrtf+0x32>
 8015ffe:	f7fc f807 	bl	8012010 <__errno>
 8016002:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8016006:	2321      	movs	r3, #33	@ 0x21
 8016008:	6003      	str	r3, [r0, #0]
 801600a:	ecbd 8b02 	vpop	{d8}
 801600e:	bd08      	pop	{r3, pc}
 8016010:	00000000 	.word	0x00000000

08016014 <finite>:
 8016014:	b082      	sub	sp, #8
 8016016:	ed8d 0b00 	vstr	d0, [sp]
 801601a:	9801      	ldr	r0, [sp, #4]
 801601c:	f040 4000 	orr.w	r0, r0, #2147483648	@ 0x80000000
 8016020:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8016024:	0fc0      	lsrs	r0, r0, #31
 8016026:	b002      	add	sp, #8
 8016028:	4770      	bx	lr

0801602a <__ieee754_sqrtf>:
 801602a:	eeb1 0ac0 	vsqrt.f32	s0, s0
 801602e:	4770      	bx	lr

08016030 <__ieee754_pow>:
 8016030:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016034:	b091      	sub	sp, #68	@ 0x44
 8016036:	ed8d 1b00 	vstr	d1, [sp]
 801603a:	e9dd 1900 	ldrd	r1, r9, [sp]
 801603e:	f029 4a00 	bic.w	sl, r9, #2147483648	@ 0x80000000
 8016042:	ea5a 0001 	orrs.w	r0, sl, r1
 8016046:	ec57 6b10 	vmov	r6, r7, d0
 801604a:	d113      	bne.n	8016074 <__ieee754_pow+0x44>
 801604c:	19b3      	adds	r3, r6, r6
 801604e:	f487 2200 	eor.w	r2, r7, #524288	@ 0x80000
 8016052:	4152      	adcs	r2, r2
 8016054:	4298      	cmp	r0, r3
 8016056:	4b98      	ldr	r3, [pc, #608]	@ (80162b8 <__ieee754_pow+0x288>)
 8016058:	4193      	sbcs	r3, r2
 801605a:	f080 84ea 	bcs.w	8016a32 <__ieee754_pow+0xa02>
 801605e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016062:	4630      	mov	r0, r6
 8016064:	4639      	mov	r1, r7
 8016066:	f7ea f939 	bl	80002dc <__adddf3>
 801606a:	ec41 0b10 	vmov	d0, r0, r1
 801606e:	b011      	add	sp, #68	@ 0x44
 8016070:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016074:	4a91      	ldr	r2, [pc, #580]	@ (80162bc <__ieee754_pow+0x28c>)
 8016076:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 801607a:	4590      	cmp	r8, r2
 801607c:	463d      	mov	r5, r7
 801607e:	4633      	mov	r3, r6
 8016080:	d806      	bhi.n	8016090 <__ieee754_pow+0x60>
 8016082:	d101      	bne.n	8016088 <__ieee754_pow+0x58>
 8016084:	2e00      	cmp	r6, #0
 8016086:	d1ea      	bne.n	801605e <__ieee754_pow+0x2e>
 8016088:	4592      	cmp	sl, r2
 801608a:	d801      	bhi.n	8016090 <__ieee754_pow+0x60>
 801608c:	d10e      	bne.n	80160ac <__ieee754_pow+0x7c>
 801608e:	b169      	cbz	r1, 80160ac <__ieee754_pow+0x7c>
 8016090:	f105 4540 	add.w	r5, r5, #3221225472	@ 0xc0000000
 8016094:	f505 1580 	add.w	r5, r5, #1048576	@ 0x100000
 8016098:	431d      	orrs	r5, r3
 801609a:	d1e0      	bne.n	801605e <__ieee754_pow+0x2e>
 801609c:	e9dd 3200 	ldrd	r3, r2, [sp]
 80160a0:	18db      	adds	r3, r3, r3
 80160a2:	f482 2200 	eor.w	r2, r2, #524288	@ 0x80000
 80160a6:	4152      	adcs	r2, r2
 80160a8:	429d      	cmp	r5, r3
 80160aa:	e7d4      	b.n	8016056 <__ieee754_pow+0x26>
 80160ac:	2d00      	cmp	r5, #0
 80160ae:	46c3      	mov	fp, r8
 80160b0:	da3a      	bge.n	8016128 <__ieee754_pow+0xf8>
 80160b2:	4a83      	ldr	r2, [pc, #524]	@ (80162c0 <__ieee754_pow+0x290>)
 80160b4:	4592      	cmp	sl, r2
 80160b6:	d84d      	bhi.n	8016154 <__ieee754_pow+0x124>
 80160b8:	f1a2 7254 	sub.w	r2, r2, #55574528	@ 0x3500000
 80160bc:	4592      	cmp	sl, r2
 80160be:	f240 84c7 	bls.w	8016a50 <__ieee754_pow+0xa20>
 80160c2:	ea4f 522a 	mov.w	r2, sl, asr #20
 80160c6:	f2a2 32ff 	subw	r2, r2, #1023	@ 0x3ff
 80160ca:	2a14      	cmp	r2, #20
 80160cc:	dd0f      	ble.n	80160ee <__ieee754_pow+0xbe>
 80160ce:	f1c2 0234 	rsb	r2, r2, #52	@ 0x34
 80160d2:	fa21 f402 	lsr.w	r4, r1, r2
 80160d6:	fa04 f202 	lsl.w	r2, r4, r2
 80160da:	428a      	cmp	r2, r1
 80160dc:	f040 84b8 	bne.w	8016a50 <__ieee754_pow+0xa20>
 80160e0:	f004 0401 	and.w	r4, r4, #1
 80160e4:	f1c4 0402 	rsb	r4, r4, #2
 80160e8:	2900      	cmp	r1, #0
 80160ea:	d158      	bne.n	801619e <__ieee754_pow+0x16e>
 80160ec:	e00e      	b.n	801610c <__ieee754_pow+0xdc>
 80160ee:	2900      	cmp	r1, #0
 80160f0:	d154      	bne.n	801619c <__ieee754_pow+0x16c>
 80160f2:	f1c2 0214 	rsb	r2, r2, #20
 80160f6:	fa4a f402 	asr.w	r4, sl, r2
 80160fa:	fa04 f202 	lsl.w	r2, r4, r2
 80160fe:	4552      	cmp	r2, sl
 8016100:	f040 84a3 	bne.w	8016a4a <__ieee754_pow+0xa1a>
 8016104:	f004 0401 	and.w	r4, r4, #1
 8016108:	f1c4 0402 	rsb	r4, r4, #2
 801610c:	4a6d      	ldr	r2, [pc, #436]	@ (80162c4 <__ieee754_pow+0x294>)
 801610e:	4592      	cmp	sl, r2
 8016110:	d12e      	bne.n	8016170 <__ieee754_pow+0x140>
 8016112:	f1b9 0f00 	cmp.w	r9, #0
 8016116:	f280 8494 	bge.w	8016a42 <__ieee754_pow+0xa12>
 801611a:	496a      	ldr	r1, [pc, #424]	@ (80162c4 <__ieee754_pow+0x294>)
 801611c:	4632      	mov	r2, r6
 801611e:	463b      	mov	r3, r7
 8016120:	2000      	movs	r0, #0
 8016122:	f7ea fbbb 	bl	800089c <__aeabi_ddiv>
 8016126:	e7a0      	b.n	801606a <__ieee754_pow+0x3a>
 8016128:	2400      	movs	r4, #0
 801612a:	bbc1      	cbnz	r1, 801619e <__ieee754_pow+0x16e>
 801612c:	4a63      	ldr	r2, [pc, #396]	@ (80162bc <__ieee754_pow+0x28c>)
 801612e:	4592      	cmp	sl, r2
 8016130:	d1ec      	bne.n	801610c <__ieee754_pow+0xdc>
 8016132:	f108 4240 	add.w	r2, r8, #3221225472	@ 0xc0000000
 8016136:	f502 1280 	add.w	r2, r2, #1048576	@ 0x100000
 801613a:	431a      	orrs	r2, r3
 801613c:	f000 8479 	beq.w	8016a32 <__ieee754_pow+0xa02>
 8016140:	4b61      	ldr	r3, [pc, #388]	@ (80162c8 <__ieee754_pow+0x298>)
 8016142:	4598      	cmp	r8, r3
 8016144:	d908      	bls.n	8016158 <__ieee754_pow+0x128>
 8016146:	f1b9 0f00 	cmp.w	r9, #0
 801614a:	f2c0 8476 	blt.w	8016a3a <__ieee754_pow+0xa0a>
 801614e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016152:	e78a      	b.n	801606a <__ieee754_pow+0x3a>
 8016154:	2402      	movs	r4, #2
 8016156:	e7e8      	b.n	801612a <__ieee754_pow+0xfa>
 8016158:	f1b9 0f00 	cmp.w	r9, #0
 801615c:	f04f 0000 	mov.w	r0, #0
 8016160:	f04f 0100 	mov.w	r1, #0
 8016164:	da81      	bge.n	801606a <__ieee754_pow+0x3a>
 8016166:	e9dd 0300 	ldrd	r0, r3, [sp]
 801616a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 801616e:	e77c      	b.n	801606a <__ieee754_pow+0x3a>
 8016170:	f1b9 4f80 	cmp.w	r9, #1073741824	@ 0x40000000
 8016174:	d106      	bne.n	8016184 <__ieee754_pow+0x154>
 8016176:	4632      	mov	r2, r6
 8016178:	463b      	mov	r3, r7
 801617a:	4630      	mov	r0, r6
 801617c:	4639      	mov	r1, r7
 801617e:	f7ea fa63 	bl	8000648 <__aeabi_dmul>
 8016182:	e772      	b.n	801606a <__ieee754_pow+0x3a>
 8016184:	4a51      	ldr	r2, [pc, #324]	@ (80162cc <__ieee754_pow+0x29c>)
 8016186:	4591      	cmp	r9, r2
 8016188:	d109      	bne.n	801619e <__ieee754_pow+0x16e>
 801618a:	2d00      	cmp	r5, #0
 801618c:	db07      	blt.n	801619e <__ieee754_pow+0x16e>
 801618e:	ec47 6b10 	vmov	d0, r6, r7
 8016192:	b011      	add	sp, #68	@ 0x44
 8016194:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016198:	f000 bd52 	b.w	8016c40 <__ieee754_sqrt>
 801619c:	2400      	movs	r4, #0
 801619e:	ec47 6b10 	vmov	d0, r6, r7
 80161a2:	9302      	str	r3, [sp, #8]
 80161a4:	f000 fc88 	bl	8016ab8 <fabs>
 80161a8:	9b02      	ldr	r3, [sp, #8]
 80161aa:	ec51 0b10 	vmov	r0, r1, d0
 80161ae:	bb53      	cbnz	r3, 8016206 <__ieee754_pow+0x1d6>
 80161b0:	4b44      	ldr	r3, [pc, #272]	@ (80162c4 <__ieee754_pow+0x294>)
 80161b2:	f025 4240 	bic.w	r2, r5, #3221225472	@ 0xc0000000
 80161b6:	429a      	cmp	r2, r3
 80161b8:	d002      	beq.n	80161c0 <__ieee754_pow+0x190>
 80161ba:	f1b8 0f00 	cmp.w	r8, #0
 80161be:	d122      	bne.n	8016206 <__ieee754_pow+0x1d6>
 80161c0:	f1b9 0f00 	cmp.w	r9, #0
 80161c4:	da05      	bge.n	80161d2 <__ieee754_pow+0x1a2>
 80161c6:	4602      	mov	r2, r0
 80161c8:	460b      	mov	r3, r1
 80161ca:	2000      	movs	r0, #0
 80161cc:	493d      	ldr	r1, [pc, #244]	@ (80162c4 <__ieee754_pow+0x294>)
 80161ce:	f7ea fb65 	bl	800089c <__aeabi_ddiv>
 80161d2:	2d00      	cmp	r5, #0
 80161d4:	f6bf af49 	bge.w	801606a <__ieee754_pow+0x3a>
 80161d8:	f108 4840 	add.w	r8, r8, #3221225472	@ 0xc0000000
 80161dc:	f508 1880 	add.w	r8, r8, #1048576	@ 0x100000
 80161e0:	ea58 0804 	orrs.w	r8, r8, r4
 80161e4:	d108      	bne.n	80161f8 <__ieee754_pow+0x1c8>
 80161e6:	4602      	mov	r2, r0
 80161e8:	460b      	mov	r3, r1
 80161ea:	4610      	mov	r0, r2
 80161ec:	4619      	mov	r1, r3
 80161ee:	f7ea f873 	bl	80002d8 <__aeabi_dsub>
 80161f2:	4602      	mov	r2, r0
 80161f4:	460b      	mov	r3, r1
 80161f6:	e794      	b.n	8016122 <__ieee754_pow+0xf2>
 80161f8:	2c01      	cmp	r4, #1
 80161fa:	f47f af36 	bne.w	801606a <__ieee754_pow+0x3a>
 80161fe:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8016202:	4619      	mov	r1, r3
 8016204:	e731      	b.n	801606a <__ieee754_pow+0x3a>
 8016206:	0feb      	lsrs	r3, r5, #31
 8016208:	3b01      	subs	r3, #1
 801620a:	ea53 0204 	orrs.w	r2, r3, r4
 801620e:	d102      	bne.n	8016216 <__ieee754_pow+0x1e6>
 8016210:	4632      	mov	r2, r6
 8016212:	463b      	mov	r3, r7
 8016214:	e7e9      	b.n	80161ea <__ieee754_pow+0x1ba>
 8016216:	3c01      	subs	r4, #1
 8016218:	431c      	orrs	r4, r3
 801621a:	d016      	beq.n	801624a <__ieee754_pow+0x21a>
 801621c:	ed9f 7b22 	vldr	d7, [pc, #136]	@ 80162a8 <__ieee754_pow+0x278>
 8016220:	f1ba 4f84 	cmp.w	sl, #1107296256	@ 0x42000000
 8016224:	ed8d 7b02 	vstr	d7, [sp, #8]
 8016228:	f240 8112 	bls.w	8016450 <__ieee754_pow+0x420>
 801622c:	4b28      	ldr	r3, [pc, #160]	@ (80162d0 <__ieee754_pow+0x2a0>)
 801622e:	459a      	cmp	sl, r3
 8016230:	4b25      	ldr	r3, [pc, #148]	@ (80162c8 <__ieee754_pow+0x298>)
 8016232:	d916      	bls.n	8016262 <__ieee754_pow+0x232>
 8016234:	4598      	cmp	r8, r3
 8016236:	d80b      	bhi.n	8016250 <__ieee754_pow+0x220>
 8016238:	f1b9 0f00 	cmp.w	r9, #0
 801623c:	da0b      	bge.n	8016256 <__ieee754_pow+0x226>
 801623e:	2000      	movs	r0, #0
 8016240:	b011      	add	sp, #68	@ 0x44
 8016242:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016246:	f000 bcf3 	b.w	8016c30 <__math_oflow>
 801624a:	ed9f 7b19 	vldr	d7, [pc, #100]	@ 80162b0 <__ieee754_pow+0x280>
 801624e:	e7e7      	b.n	8016220 <__ieee754_pow+0x1f0>
 8016250:	f1b9 0f00 	cmp.w	r9, #0
 8016254:	dcf3      	bgt.n	801623e <__ieee754_pow+0x20e>
 8016256:	2000      	movs	r0, #0
 8016258:	b011      	add	sp, #68	@ 0x44
 801625a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801625e:	f000 bcdf 	b.w	8016c20 <__math_uflow>
 8016262:	4598      	cmp	r8, r3
 8016264:	d20c      	bcs.n	8016280 <__ieee754_pow+0x250>
 8016266:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801626a:	2200      	movs	r2, #0
 801626c:	2300      	movs	r3, #0
 801626e:	f7ea fc5d 	bl	8000b2c <__aeabi_dcmplt>
 8016272:	3800      	subs	r0, #0
 8016274:	bf18      	it	ne
 8016276:	2001      	movne	r0, #1
 8016278:	f1b9 0f00 	cmp.w	r9, #0
 801627c:	daec      	bge.n	8016258 <__ieee754_pow+0x228>
 801627e:	e7df      	b.n	8016240 <__ieee754_pow+0x210>
 8016280:	4b10      	ldr	r3, [pc, #64]	@ (80162c4 <__ieee754_pow+0x294>)
 8016282:	4598      	cmp	r8, r3
 8016284:	f04f 0200 	mov.w	r2, #0
 8016288:	d924      	bls.n	80162d4 <__ieee754_pow+0x2a4>
 801628a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801628e:	2300      	movs	r3, #0
 8016290:	f7ea fc4c 	bl	8000b2c <__aeabi_dcmplt>
 8016294:	3800      	subs	r0, #0
 8016296:	bf18      	it	ne
 8016298:	2001      	movne	r0, #1
 801629a:	f1b9 0f00 	cmp.w	r9, #0
 801629e:	dccf      	bgt.n	8016240 <__ieee754_pow+0x210>
 80162a0:	e7da      	b.n	8016258 <__ieee754_pow+0x228>
 80162a2:	bf00      	nop
 80162a4:	f3af 8000 	nop.w
 80162a8:	00000000 	.word	0x00000000
 80162ac:	3ff00000 	.word	0x3ff00000
 80162b0:	00000000 	.word	0x00000000
 80162b4:	bff00000 	.word	0xbff00000
 80162b8:	fff00000 	.word	0xfff00000
 80162bc:	7ff00000 	.word	0x7ff00000
 80162c0:	433fffff 	.word	0x433fffff
 80162c4:	3ff00000 	.word	0x3ff00000
 80162c8:	3fefffff 	.word	0x3fefffff
 80162cc:	3fe00000 	.word	0x3fe00000
 80162d0:	43f00000 	.word	0x43f00000
 80162d4:	4b5a      	ldr	r3, [pc, #360]	@ (8016440 <__ieee754_pow+0x410>)
 80162d6:	f7e9 ffff 	bl	80002d8 <__aeabi_dsub>
 80162da:	a351      	add	r3, pc, #324	@ (adr r3, 8016420 <__ieee754_pow+0x3f0>)
 80162dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80162e0:	4604      	mov	r4, r0
 80162e2:	460d      	mov	r5, r1
 80162e4:	f7ea f9b0 	bl	8000648 <__aeabi_dmul>
 80162e8:	a34f      	add	r3, pc, #316	@ (adr r3, 8016428 <__ieee754_pow+0x3f8>)
 80162ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80162ee:	4606      	mov	r6, r0
 80162f0:	460f      	mov	r7, r1
 80162f2:	4620      	mov	r0, r4
 80162f4:	4629      	mov	r1, r5
 80162f6:	f7ea f9a7 	bl	8000648 <__aeabi_dmul>
 80162fa:	4b52      	ldr	r3, [pc, #328]	@ (8016444 <__ieee754_pow+0x414>)
 80162fc:	4682      	mov	sl, r0
 80162fe:	468b      	mov	fp, r1
 8016300:	2200      	movs	r2, #0
 8016302:	4620      	mov	r0, r4
 8016304:	4629      	mov	r1, r5
 8016306:	f7ea f99f 	bl	8000648 <__aeabi_dmul>
 801630a:	4602      	mov	r2, r0
 801630c:	460b      	mov	r3, r1
 801630e:	a148      	add	r1, pc, #288	@ (adr r1, 8016430 <__ieee754_pow+0x400>)
 8016310:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016314:	f7e9 ffe0 	bl	80002d8 <__aeabi_dsub>
 8016318:	4622      	mov	r2, r4
 801631a:	462b      	mov	r3, r5
 801631c:	f7ea f994 	bl	8000648 <__aeabi_dmul>
 8016320:	4602      	mov	r2, r0
 8016322:	460b      	mov	r3, r1
 8016324:	2000      	movs	r0, #0
 8016326:	4948      	ldr	r1, [pc, #288]	@ (8016448 <__ieee754_pow+0x418>)
 8016328:	f7e9 ffd6 	bl	80002d8 <__aeabi_dsub>
 801632c:	4622      	mov	r2, r4
 801632e:	4680      	mov	r8, r0
 8016330:	4689      	mov	r9, r1
 8016332:	462b      	mov	r3, r5
 8016334:	4620      	mov	r0, r4
 8016336:	4629      	mov	r1, r5
 8016338:	f7ea f986 	bl	8000648 <__aeabi_dmul>
 801633c:	4602      	mov	r2, r0
 801633e:	460b      	mov	r3, r1
 8016340:	4640      	mov	r0, r8
 8016342:	4649      	mov	r1, r9
 8016344:	f7ea f980 	bl	8000648 <__aeabi_dmul>
 8016348:	a33b      	add	r3, pc, #236	@ (adr r3, 8016438 <__ieee754_pow+0x408>)
 801634a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801634e:	f7ea f97b 	bl	8000648 <__aeabi_dmul>
 8016352:	4602      	mov	r2, r0
 8016354:	460b      	mov	r3, r1
 8016356:	4650      	mov	r0, sl
 8016358:	4659      	mov	r1, fp
 801635a:	f7e9 ffbd 	bl	80002d8 <__aeabi_dsub>
 801635e:	4602      	mov	r2, r0
 8016360:	460b      	mov	r3, r1
 8016362:	4680      	mov	r8, r0
 8016364:	4689      	mov	r9, r1
 8016366:	4630      	mov	r0, r6
 8016368:	4639      	mov	r1, r7
 801636a:	f7e9 ffb7 	bl	80002dc <__adddf3>
 801636e:	2400      	movs	r4, #0
 8016370:	4632      	mov	r2, r6
 8016372:	463b      	mov	r3, r7
 8016374:	4620      	mov	r0, r4
 8016376:	460d      	mov	r5, r1
 8016378:	f7e9 ffae 	bl	80002d8 <__aeabi_dsub>
 801637c:	4602      	mov	r2, r0
 801637e:	460b      	mov	r3, r1
 8016380:	4640      	mov	r0, r8
 8016382:	4649      	mov	r1, r9
 8016384:	f7e9 ffa8 	bl	80002d8 <__aeabi_dsub>
 8016388:	e9dd 2300 	ldrd	r2, r3, [sp]
 801638c:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8016390:	2300      	movs	r3, #0
 8016392:	9304      	str	r3, [sp, #16]
 8016394:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8016398:	4606      	mov	r6, r0
 801639a:	460f      	mov	r7, r1
 801639c:	4652      	mov	r2, sl
 801639e:	465b      	mov	r3, fp
 80163a0:	e9dd 0100 	ldrd	r0, r1, [sp]
 80163a4:	f7e9 ff98 	bl	80002d8 <__aeabi_dsub>
 80163a8:	4622      	mov	r2, r4
 80163aa:	462b      	mov	r3, r5
 80163ac:	f7ea f94c 	bl	8000648 <__aeabi_dmul>
 80163b0:	e9dd 2300 	ldrd	r2, r3, [sp]
 80163b4:	4680      	mov	r8, r0
 80163b6:	4689      	mov	r9, r1
 80163b8:	4630      	mov	r0, r6
 80163ba:	4639      	mov	r1, r7
 80163bc:	f7ea f944 	bl	8000648 <__aeabi_dmul>
 80163c0:	4602      	mov	r2, r0
 80163c2:	460b      	mov	r3, r1
 80163c4:	4640      	mov	r0, r8
 80163c6:	4649      	mov	r1, r9
 80163c8:	f7e9 ff88 	bl	80002dc <__adddf3>
 80163cc:	4652      	mov	r2, sl
 80163ce:	465b      	mov	r3, fp
 80163d0:	4606      	mov	r6, r0
 80163d2:	460f      	mov	r7, r1
 80163d4:	4620      	mov	r0, r4
 80163d6:	4629      	mov	r1, r5
 80163d8:	f7ea f936 	bl	8000648 <__aeabi_dmul>
 80163dc:	460b      	mov	r3, r1
 80163de:	4602      	mov	r2, r0
 80163e0:	4680      	mov	r8, r0
 80163e2:	4689      	mov	r9, r1
 80163e4:	4630      	mov	r0, r6
 80163e6:	4639      	mov	r1, r7
 80163e8:	f7e9 ff78 	bl	80002dc <__adddf3>
 80163ec:	4b17      	ldr	r3, [pc, #92]	@ (801644c <__ieee754_pow+0x41c>)
 80163ee:	4299      	cmp	r1, r3
 80163f0:	4604      	mov	r4, r0
 80163f2:	460d      	mov	r5, r1
 80163f4:	468a      	mov	sl, r1
 80163f6:	468b      	mov	fp, r1
 80163f8:	f340 82ef 	ble.w	80169da <__ieee754_pow+0x9aa>
 80163fc:	f101 433f 	add.w	r3, r1, #3204448256	@ 0xbf000000
 8016400:	f503 03e0 	add.w	r3, r3, #7340032	@ 0x700000
 8016404:	4303      	orrs	r3, r0
 8016406:	f000 81e8 	beq.w	80167da <__ieee754_pow+0x7aa>
 801640a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801640e:	2200      	movs	r2, #0
 8016410:	2300      	movs	r3, #0
 8016412:	f7ea fb8b 	bl	8000b2c <__aeabi_dcmplt>
 8016416:	3800      	subs	r0, #0
 8016418:	bf18      	it	ne
 801641a:	2001      	movne	r0, #1
 801641c:	e710      	b.n	8016240 <__ieee754_pow+0x210>
 801641e:	bf00      	nop
 8016420:	60000000 	.word	0x60000000
 8016424:	3ff71547 	.word	0x3ff71547
 8016428:	f85ddf44 	.word	0xf85ddf44
 801642c:	3e54ae0b 	.word	0x3e54ae0b
 8016430:	55555555 	.word	0x55555555
 8016434:	3fd55555 	.word	0x3fd55555
 8016438:	652b82fe 	.word	0x652b82fe
 801643c:	3ff71547 	.word	0x3ff71547
 8016440:	3ff00000 	.word	0x3ff00000
 8016444:	3fd00000 	.word	0x3fd00000
 8016448:	3fe00000 	.word	0x3fe00000
 801644c:	408fffff 	.word	0x408fffff
 8016450:	4bd5      	ldr	r3, [pc, #852]	@ (80167a8 <__ieee754_pow+0x778>)
 8016452:	402b      	ands	r3, r5
 8016454:	2200      	movs	r2, #0
 8016456:	b92b      	cbnz	r3, 8016464 <__ieee754_pow+0x434>
 8016458:	4bd4      	ldr	r3, [pc, #848]	@ (80167ac <__ieee754_pow+0x77c>)
 801645a:	f7ea f8f5 	bl	8000648 <__aeabi_dmul>
 801645e:	f06f 0234 	mvn.w	r2, #52	@ 0x34
 8016462:	468b      	mov	fp, r1
 8016464:	ea4f 532b 	mov.w	r3, fp, asr #20
 8016468:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 801646c:	4413      	add	r3, r2
 801646e:	930a      	str	r3, [sp, #40]	@ 0x28
 8016470:	4bcf      	ldr	r3, [pc, #828]	@ (80167b0 <__ieee754_pow+0x780>)
 8016472:	f3cb 0b13 	ubfx	fp, fp, #0, #20
 8016476:	f04b 557f 	orr.w	r5, fp, #1069547520	@ 0x3fc00000
 801647a:	459b      	cmp	fp, r3
 801647c:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8016480:	dd08      	ble.n	8016494 <__ieee754_pow+0x464>
 8016482:	4bcc      	ldr	r3, [pc, #816]	@ (80167b4 <__ieee754_pow+0x784>)
 8016484:	459b      	cmp	fp, r3
 8016486:	f340 81a5 	ble.w	80167d4 <__ieee754_pow+0x7a4>
 801648a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801648c:	3301      	adds	r3, #1
 801648e:	930a      	str	r3, [sp, #40]	@ 0x28
 8016490:	f5a5 1580 	sub.w	r5, r5, #1048576	@ 0x100000
 8016494:	f04f 0a00 	mov.w	sl, #0
 8016498:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 801649c:	930b      	str	r3, [sp, #44]	@ 0x2c
 801649e:	4bc6      	ldr	r3, [pc, #792]	@ (80167b8 <__ieee754_pow+0x788>)
 80164a0:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80164a4:	ed93 7b00 	vldr	d7, [r3]
 80164a8:	4629      	mov	r1, r5
 80164aa:	ec53 2b17 	vmov	r2, r3, d7
 80164ae:	ed8d 7b06 	vstr	d7, [sp, #24]
 80164b2:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80164b6:	f7e9 ff0f 	bl	80002d8 <__aeabi_dsub>
 80164ba:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80164be:	4606      	mov	r6, r0
 80164c0:	460f      	mov	r7, r1
 80164c2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80164c6:	f7e9 ff09 	bl	80002dc <__adddf3>
 80164ca:	4602      	mov	r2, r0
 80164cc:	460b      	mov	r3, r1
 80164ce:	2000      	movs	r0, #0
 80164d0:	49ba      	ldr	r1, [pc, #744]	@ (80167bc <__ieee754_pow+0x78c>)
 80164d2:	f7ea f9e3 	bl	800089c <__aeabi_ddiv>
 80164d6:	e9cd 010c 	strd	r0, r1, [sp, #48]	@ 0x30
 80164da:	4602      	mov	r2, r0
 80164dc:	460b      	mov	r3, r1
 80164de:	4630      	mov	r0, r6
 80164e0:	4639      	mov	r1, r7
 80164e2:	f7ea f8b1 	bl	8000648 <__aeabi_dmul>
 80164e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80164ea:	e9dd bc04 	ldrd	fp, ip, [sp, #16]
 80164ee:	106d      	asrs	r5, r5, #1
 80164f0:	f045 5500 	orr.w	r5, r5, #536870912	@ 0x20000000
 80164f4:	f04f 0b00 	mov.w	fp, #0
 80164f8:	f505 2500 	add.w	r5, r5, #524288	@ 0x80000
 80164fc:	4661      	mov	r1, ip
 80164fe:	2200      	movs	r2, #0
 8016500:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8016504:	4658      	mov	r0, fp
 8016506:	46e1      	mov	r9, ip
 8016508:	e9cd bc0e 	strd	fp, ip, [sp, #56]	@ 0x38
 801650c:	4614      	mov	r4, r2
 801650e:	461d      	mov	r5, r3
 8016510:	f7ea f89a 	bl	8000648 <__aeabi_dmul>
 8016514:	4602      	mov	r2, r0
 8016516:	460b      	mov	r3, r1
 8016518:	4630      	mov	r0, r6
 801651a:	4639      	mov	r1, r7
 801651c:	f7e9 fedc 	bl	80002d8 <__aeabi_dsub>
 8016520:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8016524:	4606      	mov	r6, r0
 8016526:	460f      	mov	r7, r1
 8016528:	4620      	mov	r0, r4
 801652a:	4629      	mov	r1, r5
 801652c:	f7e9 fed4 	bl	80002d8 <__aeabi_dsub>
 8016530:	4602      	mov	r2, r0
 8016532:	460b      	mov	r3, r1
 8016534:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8016538:	f7e9 fece 	bl	80002d8 <__aeabi_dsub>
 801653c:	465a      	mov	r2, fp
 801653e:	464b      	mov	r3, r9
 8016540:	f7ea f882 	bl	8000648 <__aeabi_dmul>
 8016544:	4602      	mov	r2, r0
 8016546:	460b      	mov	r3, r1
 8016548:	4630      	mov	r0, r6
 801654a:	4639      	mov	r1, r7
 801654c:	f7e9 fec4 	bl	80002d8 <__aeabi_dsub>
 8016550:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8016554:	f7ea f878 	bl	8000648 <__aeabi_dmul>
 8016558:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801655c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8016560:	4610      	mov	r0, r2
 8016562:	4619      	mov	r1, r3
 8016564:	f7ea f870 	bl	8000648 <__aeabi_dmul>
 8016568:	a37d      	add	r3, pc, #500	@ (adr r3, 8016760 <__ieee754_pow+0x730>)
 801656a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801656e:	4604      	mov	r4, r0
 8016570:	460d      	mov	r5, r1
 8016572:	f7ea f869 	bl	8000648 <__aeabi_dmul>
 8016576:	a37c      	add	r3, pc, #496	@ (adr r3, 8016768 <__ieee754_pow+0x738>)
 8016578:	e9d3 2300 	ldrd	r2, r3, [r3]
 801657c:	f7e9 feae 	bl	80002dc <__adddf3>
 8016580:	4622      	mov	r2, r4
 8016582:	462b      	mov	r3, r5
 8016584:	f7ea f860 	bl	8000648 <__aeabi_dmul>
 8016588:	a379      	add	r3, pc, #484	@ (adr r3, 8016770 <__ieee754_pow+0x740>)
 801658a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801658e:	f7e9 fea5 	bl	80002dc <__adddf3>
 8016592:	4622      	mov	r2, r4
 8016594:	462b      	mov	r3, r5
 8016596:	f7ea f857 	bl	8000648 <__aeabi_dmul>
 801659a:	a377      	add	r3, pc, #476	@ (adr r3, 8016778 <__ieee754_pow+0x748>)
 801659c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80165a0:	f7e9 fe9c 	bl	80002dc <__adddf3>
 80165a4:	4622      	mov	r2, r4
 80165a6:	462b      	mov	r3, r5
 80165a8:	f7ea f84e 	bl	8000648 <__aeabi_dmul>
 80165ac:	a374      	add	r3, pc, #464	@ (adr r3, 8016780 <__ieee754_pow+0x750>)
 80165ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80165b2:	f7e9 fe93 	bl	80002dc <__adddf3>
 80165b6:	4622      	mov	r2, r4
 80165b8:	462b      	mov	r3, r5
 80165ba:	f7ea f845 	bl	8000648 <__aeabi_dmul>
 80165be:	a372      	add	r3, pc, #456	@ (adr r3, 8016788 <__ieee754_pow+0x758>)
 80165c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80165c4:	f7e9 fe8a 	bl	80002dc <__adddf3>
 80165c8:	4622      	mov	r2, r4
 80165ca:	4606      	mov	r6, r0
 80165cc:	460f      	mov	r7, r1
 80165ce:	462b      	mov	r3, r5
 80165d0:	4620      	mov	r0, r4
 80165d2:	4629      	mov	r1, r5
 80165d4:	f7ea f838 	bl	8000648 <__aeabi_dmul>
 80165d8:	4602      	mov	r2, r0
 80165da:	460b      	mov	r3, r1
 80165dc:	4630      	mov	r0, r6
 80165de:	4639      	mov	r1, r7
 80165e0:	f7ea f832 	bl	8000648 <__aeabi_dmul>
 80165e4:	465a      	mov	r2, fp
 80165e6:	4604      	mov	r4, r0
 80165e8:	460d      	mov	r5, r1
 80165ea:	464b      	mov	r3, r9
 80165ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80165f0:	f7e9 fe74 	bl	80002dc <__adddf3>
 80165f4:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80165f8:	f7ea f826 	bl	8000648 <__aeabi_dmul>
 80165fc:	4622      	mov	r2, r4
 80165fe:	462b      	mov	r3, r5
 8016600:	f7e9 fe6c 	bl	80002dc <__adddf3>
 8016604:	465a      	mov	r2, fp
 8016606:	e9cd 0108 	strd	r0, r1, [sp, #32]
 801660a:	464b      	mov	r3, r9
 801660c:	4658      	mov	r0, fp
 801660e:	4649      	mov	r1, r9
 8016610:	f7ea f81a 	bl	8000648 <__aeabi_dmul>
 8016614:	4b6a      	ldr	r3, [pc, #424]	@ (80167c0 <__ieee754_pow+0x790>)
 8016616:	2200      	movs	r2, #0
 8016618:	4606      	mov	r6, r0
 801661a:	460f      	mov	r7, r1
 801661c:	f7e9 fe5e 	bl	80002dc <__adddf3>
 8016620:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8016624:	f7e9 fe5a 	bl	80002dc <__adddf3>
 8016628:	46d8      	mov	r8, fp
 801662a:	e9dd bc0e 	ldrd	fp, ip, [sp, #56]	@ 0x38
 801662e:	460d      	mov	r5, r1
 8016630:	465a      	mov	r2, fp
 8016632:	460b      	mov	r3, r1
 8016634:	4640      	mov	r0, r8
 8016636:	4649      	mov	r1, r9
 8016638:	e9cd bc0c 	strd	fp, ip, [sp, #48]	@ 0x30
 801663c:	f7ea f804 	bl	8000648 <__aeabi_dmul>
 8016640:	465c      	mov	r4, fp
 8016642:	4680      	mov	r8, r0
 8016644:	4689      	mov	r9, r1
 8016646:	4b5e      	ldr	r3, [pc, #376]	@ (80167c0 <__ieee754_pow+0x790>)
 8016648:	2200      	movs	r2, #0
 801664a:	4620      	mov	r0, r4
 801664c:	4629      	mov	r1, r5
 801664e:	f7e9 fe43 	bl	80002d8 <__aeabi_dsub>
 8016652:	4632      	mov	r2, r6
 8016654:	463b      	mov	r3, r7
 8016656:	f7e9 fe3f 	bl	80002d8 <__aeabi_dsub>
 801665a:	4602      	mov	r2, r0
 801665c:	460b      	mov	r3, r1
 801665e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8016662:	f7e9 fe39 	bl	80002d8 <__aeabi_dsub>
 8016666:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801666a:	f7e9 ffed 	bl	8000648 <__aeabi_dmul>
 801666e:	4622      	mov	r2, r4
 8016670:	4606      	mov	r6, r0
 8016672:	460f      	mov	r7, r1
 8016674:	462b      	mov	r3, r5
 8016676:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801667a:	f7e9 ffe5 	bl	8000648 <__aeabi_dmul>
 801667e:	4602      	mov	r2, r0
 8016680:	460b      	mov	r3, r1
 8016682:	4630      	mov	r0, r6
 8016684:	4639      	mov	r1, r7
 8016686:	f7e9 fe29 	bl	80002dc <__adddf3>
 801668a:	4606      	mov	r6, r0
 801668c:	460f      	mov	r7, r1
 801668e:	4602      	mov	r2, r0
 8016690:	460b      	mov	r3, r1
 8016692:	4640      	mov	r0, r8
 8016694:	4649      	mov	r1, r9
 8016696:	f7e9 fe21 	bl	80002dc <__adddf3>
 801669a:	e9dd bc0c 	ldrd	fp, ip, [sp, #48]	@ 0x30
 801669e:	a33c      	add	r3, pc, #240	@ (adr r3, 8016790 <__ieee754_pow+0x760>)
 80166a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80166a4:	4658      	mov	r0, fp
 80166a6:	e9cd bc08 	strd	fp, ip, [sp, #32]
 80166aa:	460d      	mov	r5, r1
 80166ac:	f7e9 ffcc 	bl	8000648 <__aeabi_dmul>
 80166b0:	465c      	mov	r4, fp
 80166b2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80166b6:	4642      	mov	r2, r8
 80166b8:	464b      	mov	r3, r9
 80166ba:	4620      	mov	r0, r4
 80166bc:	4629      	mov	r1, r5
 80166be:	f7e9 fe0b 	bl	80002d8 <__aeabi_dsub>
 80166c2:	4602      	mov	r2, r0
 80166c4:	460b      	mov	r3, r1
 80166c6:	4630      	mov	r0, r6
 80166c8:	4639      	mov	r1, r7
 80166ca:	f7e9 fe05 	bl	80002d8 <__aeabi_dsub>
 80166ce:	a332      	add	r3, pc, #200	@ (adr r3, 8016798 <__ieee754_pow+0x768>)
 80166d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80166d4:	f7e9 ffb8 	bl	8000648 <__aeabi_dmul>
 80166d8:	a331      	add	r3, pc, #196	@ (adr r3, 80167a0 <__ieee754_pow+0x770>)
 80166da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80166de:	4606      	mov	r6, r0
 80166e0:	460f      	mov	r7, r1
 80166e2:	4620      	mov	r0, r4
 80166e4:	4629      	mov	r1, r5
 80166e6:	f7e9 ffaf 	bl	8000648 <__aeabi_dmul>
 80166ea:	4602      	mov	r2, r0
 80166ec:	460b      	mov	r3, r1
 80166ee:	4630      	mov	r0, r6
 80166f0:	4639      	mov	r1, r7
 80166f2:	f7e9 fdf3 	bl	80002dc <__adddf3>
 80166f6:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 80166f8:	4b32      	ldr	r3, [pc, #200]	@ (80167c4 <__ieee754_pow+0x794>)
 80166fa:	4413      	add	r3, r2
 80166fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016700:	f7e9 fdec 	bl	80002dc <__adddf3>
 8016704:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8016708:	980a      	ldr	r0, [sp, #40]	@ 0x28
 801670a:	f7e9 ff33 	bl	8000574 <__aeabi_i2d>
 801670e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8016710:	4b2d      	ldr	r3, [pc, #180]	@ (80167c8 <__ieee754_pow+0x798>)
 8016712:	4413      	add	r3, r2
 8016714:	e9d3 8900 	ldrd	r8, r9, [r3]
 8016718:	4606      	mov	r6, r0
 801671a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801671e:	460f      	mov	r7, r1
 8016720:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8016724:	f7e9 fdda 	bl	80002dc <__adddf3>
 8016728:	4642      	mov	r2, r8
 801672a:	464b      	mov	r3, r9
 801672c:	f7e9 fdd6 	bl	80002dc <__adddf3>
 8016730:	4632      	mov	r2, r6
 8016732:	463b      	mov	r3, r7
 8016734:	f7e9 fdd2 	bl	80002dc <__adddf3>
 8016738:	e9dd bc08 	ldrd	fp, ip, [sp, #32]
 801673c:	4632      	mov	r2, r6
 801673e:	463b      	mov	r3, r7
 8016740:	4658      	mov	r0, fp
 8016742:	460d      	mov	r5, r1
 8016744:	f7e9 fdc8 	bl	80002d8 <__aeabi_dsub>
 8016748:	4642      	mov	r2, r8
 801674a:	464b      	mov	r3, r9
 801674c:	f7e9 fdc4 	bl	80002d8 <__aeabi_dsub>
 8016750:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8016754:	f7e9 fdc0 	bl	80002d8 <__aeabi_dsub>
 8016758:	465c      	mov	r4, fp
 801675a:	4602      	mov	r2, r0
 801675c:	e036      	b.n	80167cc <__ieee754_pow+0x79c>
 801675e:	bf00      	nop
 8016760:	4a454eef 	.word	0x4a454eef
 8016764:	3fca7e28 	.word	0x3fca7e28
 8016768:	93c9db65 	.word	0x93c9db65
 801676c:	3fcd864a 	.word	0x3fcd864a
 8016770:	a91d4101 	.word	0xa91d4101
 8016774:	3fd17460 	.word	0x3fd17460
 8016778:	518f264d 	.word	0x518f264d
 801677c:	3fd55555 	.word	0x3fd55555
 8016780:	db6fabff 	.word	0xdb6fabff
 8016784:	3fdb6db6 	.word	0x3fdb6db6
 8016788:	33333303 	.word	0x33333303
 801678c:	3fe33333 	.word	0x3fe33333
 8016790:	e0000000 	.word	0xe0000000
 8016794:	3feec709 	.word	0x3feec709
 8016798:	dc3a03fd 	.word	0xdc3a03fd
 801679c:	3feec709 	.word	0x3feec709
 80167a0:	145b01f5 	.word	0x145b01f5
 80167a4:	be3e2fe0 	.word	0xbe3e2fe0
 80167a8:	7ff00000 	.word	0x7ff00000
 80167ac:	43400000 	.word	0x43400000
 80167b0:	0003988e 	.word	0x0003988e
 80167b4:	000bb679 	.word	0x000bb679
 80167b8:	08017630 	.word	0x08017630
 80167bc:	3ff00000 	.word	0x3ff00000
 80167c0:	40080000 	.word	0x40080000
 80167c4:	08017610 	.word	0x08017610
 80167c8:	08017620 	.word	0x08017620
 80167cc:	460b      	mov	r3, r1
 80167ce:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80167d2:	e5d7      	b.n	8016384 <__ieee754_pow+0x354>
 80167d4:	f04f 0a01 	mov.w	sl, #1
 80167d8:	e65e      	b.n	8016498 <__ieee754_pow+0x468>
 80167da:	a3b4      	add	r3, pc, #720	@ (adr r3, 8016aac <__ieee754_pow+0xa7c>)
 80167dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80167e0:	4630      	mov	r0, r6
 80167e2:	4639      	mov	r1, r7
 80167e4:	f7e9 fd7a 	bl	80002dc <__adddf3>
 80167e8:	4642      	mov	r2, r8
 80167ea:	e9cd 0100 	strd	r0, r1, [sp]
 80167ee:	464b      	mov	r3, r9
 80167f0:	4620      	mov	r0, r4
 80167f2:	4629      	mov	r1, r5
 80167f4:	f7e9 fd70 	bl	80002d8 <__aeabi_dsub>
 80167f8:	4602      	mov	r2, r0
 80167fa:	460b      	mov	r3, r1
 80167fc:	e9dd 0100 	ldrd	r0, r1, [sp]
 8016800:	f7ea f9b2 	bl	8000b68 <__aeabi_dcmpgt>
 8016804:	2800      	cmp	r0, #0
 8016806:	f47f ae00 	bne.w	801640a <__ieee754_pow+0x3da>
 801680a:	ea4f 5a2a 	mov.w	sl, sl, asr #20
 801680e:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8016812:	f2aa 3afe 	subw	sl, sl, #1022	@ 0x3fe
 8016816:	fa43 fa0a 	asr.w	sl, r3, sl
 801681a:	44da      	add	sl, fp
 801681c:	f3ca 510a 	ubfx	r1, sl, #20, #11
 8016820:	489d      	ldr	r0, [pc, #628]	@ (8016a98 <__ieee754_pow+0xa68>)
 8016822:	f2a1 31ff 	subw	r1, r1, #1023	@ 0x3ff
 8016826:	4108      	asrs	r0, r1
 8016828:	ea00 030a 	and.w	r3, r0, sl
 801682c:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 8016830:	f1c1 0114 	rsb	r1, r1, #20
 8016834:	f44a 1a80 	orr.w	sl, sl, #1048576	@ 0x100000
 8016838:	fa4a fa01 	asr.w	sl, sl, r1
 801683c:	f1bb 0f00 	cmp.w	fp, #0
 8016840:	4640      	mov	r0, r8
 8016842:	4649      	mov	r1, r9
 8016844:	f04f 0200 	mov.w	r2, #0
 8016848:	bfb8      	it	lt
 801684a:	f1ca 0a00 	rsblt	sl, sl, #0
 801684e:	f7e9 fd43 	bl	80002d8 <__aeabi_dsub>
 8016852:	4680      	mov	r8, r0
 8016854:	4689      	mov	r9, r1
 8016856:	4632      	mov	r2, r6
 8016858:	463b      	mov	r3, r7
 801685a:	4640      	mov	r0, r8
 801685c:	4649      	mov	r1, r9
 801685e:	f7e9 fd3d 	bl	80002dc <__adddf3>
 8016862:	2400      	movs	r4, #0
 8016864:	a37c      	add	r3, pc, #496	@ (adr r3, 8016a58 <__ieee754_pow+0xa28>)
 8016866:	e9d3 2300 	ldrd	r2, r3, [r3]
 801686a:	4620      	mov	r0, r4
 801686c:	460d      	mov	r5, r1
 801686e:	f7e9 feeb 	bl	8000648 <__aeabi_dmul>
 8016872:	4642      	mov	r2, r8
 8016874:	e9cd 0100 	strd	r0, r1, [sp]
 8016878:	464b      	mov	r3, r9
 801687a:	4620      	mov	r0, r4
 801687c:	4629      	mov	r1, r5
 801687e:	f7e9 fd2b 	bl	80002d8 <__aeabi_dsub>
 8016882:	4602      	mov	r2, r0
 8016884:	460b      	mov	r3, r1
 8016886:	4630      	mov	r0, r6
 8016888:	4639      	mov	r1, r7
 801688a:	f7e9 fd25 	bl	80002d8 <__aeabi_dsub>
 801688e:	a374      	add	r3, pc, #464	@ (adr r3, 8016a60 <__ieee754_pow+0xa30>)
 8016890:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016894:	f7e9 fed8 	bl	8000648 <__aeabi_dmul>
 8016898:	a373      	add	r3, pc, #460	@ (adr r3, 8016a68 <__ieee754_pow+0xa38>)
 801689a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801689e:	4680      	mov	r8, r0
 80168a0:	4689      	mov	r9, r1
 80168a2:	4620      	mov	r0, r4
 80168a4:	4629      	mov	r1, r5
 80168a6:	f7e9 fecf 	bl	8000648 <__aeabi_dmul>
 80168aa:	4602      	mov	r2, r0
 80168ac:	460b      	mov	r3, r1
 80168ae:	4640      	mov	r0, r8
 80168b0:	4649      	mov	r1, r9
 80168b2:	f7e9 fd13 	bl	80002dc <__adddf3>
 80168b6:	4604      	mov	r4, r0
 80168b8:	460d      	mov	r5, r1
 80168ba:	4602      	mov	r2, r0
 80168bc:	460b      	mov	r3, r1
 80168be:	e9dd 0100 	ldrd	r0, r1, [sp]
 80168c2:	f7e9 fd0b 	bl	80002dc <__adddf3>
 80168c6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80168ca:	4680      	mov	r8, r0
 80168cc:	4689      	mov	r9, r1
 80168ce:	f7e9 fd03 	bl	80002d8 <__aeabi_dsub>
 80168d2:	4602      	mov	r2, r0
 80168d4:	460b      	mov	r3, r1
 80168d6:	4620      	mov	r0, r4
 80168d8:	4629      	mov	r1, r5
 80168da:	f7e9 fcfd 	bl	80002d8 <__aeabi_dsub>
 80168de:	4642      	mov	r2, r8
 80168e0:	4606      	mov	r6, r0
 80168e2:	460f      	mov	r7, r1
 80168e4:	464b      	mov	r3, r9
 80168e6:	4640      	mov	r0, r8
 80168e8:	4649      	mov	r1, r9
 80168ea:	f7e9 fead 	bl	8000648 <__aeabi_dmul>
 80168ee:	a360      	add	r3, pc, #384	@ (adr r3, 8016a70 <__ieee754_pow+0xa40>)
 80168f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80168f4:	4604      	mov	r4, r0
 80168f6:	460d      	mov	r5, r1
 80168f8:	f7e9 fea6 	bl	8000648 <__aeabi_dmul>
 80168fc:	a35e      	add	r3, pc, #376	@ (adr r3, 8016a78 <__ieee754_pow+0xa48>)
 80168fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016902:	f7e9 fce9 	bl	80002d8 <__aeabi_dsub>
 8016906:	4622      	mov	r2, r4
 8016908:	462b      	mov	r3, r5
 801690a:	f7e9 fe9d 	bl	8000648 <__aeabi_dmul>
 801690e:	a35c      	add	r3, pc, #368	@ (adr r3, 8016a80 <__ieee754_pow+0xa50>)
 8016910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016914:	f7e9 fce2 	bl	80002dc <__adddf3>
 8016918:	4622      	mov	r2, r4
 801691a:	462b      	mov	r3, r5
 801691c:	f7e9 fe94 	bl	8000648 <__aeabi_dmul>
 8016920:	a359      	add	r3, pc, #356	@ (adr r3, 8016a88 <__ieee754_pow+0xa58>)
 8016922:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016926:	f7e9 fcd7 	bl	80002d8 <__aeabi_dsub>
 801692a:	4622      	mov	r2, r4
 801692c:	462b      	mov	r3, r5
 801692e:	f7e9 fe8b 	bl	8000648 <__aeabi_dmul>
 8016932:	a357      	add	r3, pc, #348	@ (adr r3, 8016a90 <__ieee754_pow+0xa60>)
 8016934:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016938:	f7e9 fcd0 	bl	80002dc <__adddf3>
 801693c:	4622      	mov	r2, r4
 801693e:	462b      	mov	r3, r5
 8016940:	f7e9 fe82 	bl	8000648 <__aeabi_dmul>
 8016944:	4602      	mov	r2, r0
 8016946:	460b      	mov	r3, r1
 8016948:	4640      	mov	r0, r8
 801694a:	4649      	mov	r1, r9
 801694c:	f7e9 fcc4 	bl	80002d8 <__aeabi_dsub>
 8016950:	4604      	mov	r4, r0
 8016952:	460d      	mov	r5, r1
 8016954:	4602      	mov	r2, r0
 8016956:	460b      	mov	r3, r1
 8016958:	4640      	mov	r0, r8
 801695a:	4649      	mov	r1, r9
 801695c:	f7e9 fe74 	bl	8000648 <__aeabi_dmul>
 8016960:	2200      	movs	r2, #0
 8016962:	e9cd 0100 	strd	r0, r1, [sp]
 8016966:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801696a:	4620      	mov	r0, r4
 801696c:	4629      	mov	r1, r5
 801696e:	f7e9 fcb3 	bl	80002d8 <__aeabi_dsub>
 8016972:	4602      	mov	r2, r0
 8016974:	460b      	mov	r3, r1
 8016976:	e9dd 0100 	ldrd	r0, r1, [sp]
 801697a:	f7e9 ff8f 	bl	800089c <__aeabi_ddiv>
 801697e:	4632      	mov	r2, r6
 8016980:	4604      	mov	r4, r0
 8016982:	460d      	mov	r5, r1
 8016984:	463b      	mov	r3, r7
 8016986:	4640      	mov	r0, r8
 8016988:	4649      	mov	r1, r9
 801698a:	f7e9 fe5d 	bl	8000648 <__aeabi_dmul>
 801698e:	4632      	mov	r2, r6
 8016990:	463b      	mov	r3, r7
 8016992:	f7e9 fca3 	bl	80002dc <__adddf3>
 8016996:	4602      	mov	r2, r0
 8016998:	460b      	mov	r3, r1
 801699a:	4620      	mov	r0, r4
 801699c:	4629      	mov	r1, r5
 801699e:	f7e9 fc9b 	bl	80002d8 <__aeabi_dsub>
 80169a2:	4642      	mov	r2, r8
 80169a4:	464b      	mov	r3, r9
 80169a6:	f7e9 fc97 	bl	80002d8 <__aeabi_dsub>
 80169aa:	460b      	mov	r3, r1
 80169ac:	4602      	mov	r2, r0
 80169ae:	493b      	ldr	r1, [pc, #236]	@ (8016a9c <__ieee754_pow+0xa6c>)
 80169b0:	2000      	movs	r0, #0
 80169b2:	f7e9 fc91 	bl	80002d8 <__aeabi_dsub>
 80169b6:	ec41 0b10 	vmov	d0, r0, r1
 80169ba:	ee10 3a90 	vmov	r3, s1
 80169be:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 80169c2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80169c6:	da30      	bge.n	8016a2a <__ieee754_pow+0x9fa>
 80169c8:	4650      	mov	r0, sl
 80169ca:	f000 f87d 	bl	8016ac8 <scalbn>
 80169ce:	ec51 0b10 	vmov	r0, r1, d0
 80169d2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80169d6:	f7ff bbd2 	b.w	801617e <__ieee754_pow+0x14e>
 80169da:	4c31      	ldr	r4, [pc, #196]	@ (8016aa0 <__ieee754_pow+0xa70>)
 80169dc:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 80169e0:	42a3      	cmp	r3, r4
 80169e2:	d91a      	bls.n	8016a1a <__ieee754_pow+0x9ea>
 80169e4:	4b2f      	ldr	r3, [pc, #188]	@ (8016aa4 <__ieee754_pow+0xa74>)
 80169e6:	440b      	add	r3, r1
 80169e8:	4303      	orrs	r3, r0
 80169ea:	d009      	beq.n	8016a00 <__ieee754_pow+0x9d0>
 80169ec:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80169f0:	2200      	movs	r2, #0
 80169f2:	2300      	movs	r3, #0
 80169f4:	f7ea f89a 	bl	8000b2c <__aeabi_dcmplt>
 80169f8:	3800      	subs	r0, #0
 80169fa:	bf18      	it	ne
 80169fc:	2001      	movne	r0, #1
 80169fe:	e42b      	b.n	8016258 <__ieee754_pow+0x228>
 8016a00:	4642      	mov	r2, r8
 8016a02:	464b      	mov	r3, r9
 8016a04:	f7e9 fc68 	bl	80002d8 <__aeabi_dsub>
 8016a08:	4632      	mov	r2, r6
 8016a0a:	463b      	mov	r3, r7
 8016a0c:	f7ea f8a2 	bl	8000b54 <__aeabi_dcmpge>
 8016a10:	2800      	cmp	r0, #0
 8016a12:	d1eb      	bne.n	80169ec <__ieee754_pow+0x9bc>
 8016a14:	f8df a09c 	ldr.w	sl, [pc, #156]	@ 8016ab4 <__ieee754_pow+0xa84>
 8016a18:	e6f7      	b.n	801680a <__ieee754_pow+0x7da>
 8016a1a:	469a      	mov	sl, r3
 8016a1c:	4b22      	ldr	r3, [pc, #136]	@ (8016aa8 <__ieee754_pow+0xa78>)
 8016a1e:	459a      	cmp	sl, r3
 8016a20:	f63f aef3 	bhi.w	801680a <__ieee754_pow+0x7da>
 8016a24:	f8dd a010 	ldr.w	sl, [sp, #16]
 8016a28:	e715      	b.n	8016856 <__ieee754_pow+0x826>
 8016a2a:	ec51 0b10 	vmov	r0, r1, d0
 8016a2e:	4619      	mov	r1, r3
 8016a30:	e7cf      	b.n	80169d2 <__ieee754_pow+0x9a2>
 8016a32:	491a      	ldr	r1, [pc, #104]	@ (8016a9c <__ieee754_pow+0xa6c>)
 8016a34:	2000      	movs	r0, #0
 8016a36:	f7ff bb18 	b.w	801606a <__ieee754_pow+0x3a>
 8016a3a:	2000      	movs	r0, #0
 8016a3c:	2100      	movs	r1, #0
 8016a3e:	f7ff bb14 	b.w	801606a <__ieee754_pow+0x3a>
 8016a42:	4630      	mov	r0, r6
 8016a44:	4639      	mov	r1, r7
 8016a46:	f7ff bb10 	b.w	801606a <__ieee754_pow+0x3a>
 8016a4a:	460c      	mov	r4, r1
 8016a4c:	f7ff bb5e 	b.w	801610c <__ieee754_pow+0xdc>
 8016a50:	2400      	movs	r4, #0
 8016a52:	f7ff bb49 	b.w	80160e8 <__ieee754_pow+0xb8>
 8016a56:	bf00      	nop
 8016a58:	00000000 	.word	0x00000000
 8016a5c:	3fe62e43 	.word	0x3fe62e43
 8016a60:	fefa39ef 	.word	0xfefa39ef
 8016a64:	3fe62e42 	.word	0x3fe62e42
 8016a68:	0ca86c39 	.word	0x0ca86c39
 8016a6c:	be205c61 	.word	0xbe205c61
 8016a70:	72bea4d0 	.word	0x72bea4d0
 8016a74:	3e663769 	.word	0x3e663769
 8016a78:	c5d26bf1 	.word	0xc5d26bf1
 8016a7c:	3ebbbd41 	.word	0x3ebbbd41
 8016a80:	af25de2c 	.word	0xaf25de2c
 8016a84:	3f11566a 	.word	0x3f11566a
 8016a88:	16bebd93 	.word	0x16bebd93
 8016a8c:	3f66c16c 	.word	0x3f66c16c
 8016a90:	5555553e 	.word	0x5555553e
 8016a94:	3fc55555 	.word	0x3fc55555
 8016a98:	fff00000 	.word	0xfff00000
 8016a9c:	3ff00000 	.word	0x3ff00000
 8016aa0:	4090cbff 	.word	0x4090cbff
 8016aa4:	3f6f3400 	.word	0x3f6f3400
 8016aa8:	3fe00000 	.word	0x3fe00000
 8016aac:	652b82fe 	.word	0x652b82fe
 8016ab0:	3c971547 	.word	0x3c971547
 8016ab4:	4090cc00 	.word	0x4090cc00

08016ab8 <fabs>:
 8016ab8:	ec51 0b10 	vmov	r0, r1, d0
 8016abc:	4602      	mov	r2, r0
 8016abe:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8016ac2:	ec43 2b10 	vmov	d0, r2, r3
 8016ac6:	4770      	bx	lr

08016ac8 <scalbn>:
 8016ac8:	b570      	push	{r4, r5, r6, lr}
 8016aca:	ec55 4b10 	vmov	r4, r5, d0
 8016ace:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8016ad2:	4606      	mov	r6, r0
 8016ad4:	462b      	mov	r3, r5
 8016ad6:	b991      	cbnz	r1, 8016afe <scalbn+0x36>
 8016ad8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8016adc:	4323      	orrs	r3, r4
 8016ade:	d03d      	beq.n	8016b5c <scalbn+0x94>
 8016ae0:	4b35      	ldr	r3, [pc, #212]	@ (8016bb8 <scalbn+0xf0>)
 8016ae2:	4620      	mov	r0, r4
 8016ae4:	4629      	mov	r1, r5
 8016ae6:	2200      	movs	r2, #0
 8016ae8:	f7e9 fdae 	bl	8000648 <__aeabi_dmul>
 8016aec:	4b33      	ldr	r3, [pc, #204]	@ (8016bbc <scalbn+0xf4>)
 8016aee:	429e      	cmp	r6, r3
 8016af0:	4604      	mov	r4, r0
 8016af2:	460d      	mov	r5, r1
 8016af4:	da0f      	bge.n	8016b16 <scalbn+0x4e>
 8016af6:	a328      	add	r3, pc, #160	@ (adr r3, 8016b98 <scalbn+0xd0>)
 8016af8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016afc:	e01e      	b.n	8016b3c <scalbn+0x74>
 8016afe:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8016b02:	4291      	cmp	r1, r2
 8016b04:	d10b      	bne.n	8016b1e <scalbn+0x56>
 8016b06:	4622      	mov	r2, r4
 8016b08:	4620      	mov	r0, r4
 8016b0a:	4629      	mov	r1, r5
 8016b0c:	f7e9 fbe6 	bl	80002dc <__adddf3>
 8016b10:	4604      	mov	r4, r0
 8016b12:	460d      	mov	r5, r1
 8016b14:	e022      	b.n	8016b5c <scalbn+0x94>
 8016b16:	460b      	mov	r3, r1
 8016b18:	f3c1 510a 	ubfx	r1, r1, #20, #11
 8016b1c:	3936      	subs	r1, #54	@ 0x36
 8016b1e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8016b22:	4296      	cmp	r6, r2
 8016b24:	dd0d      	ble.n	8016b42 <scalbn+0x7a>
 8016b26:	2d00      	cmp	r5, #0
 8016b28:	a11d      	add	r1, pc, #116	@ (adr r1, 8016ba0 <scalbn+0xd8>)
 8016b2a:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016b2e:	da02      	bge.n	8016b36 <scalbn+0x6e>
 8016b30:	a11d      	add	r1, pc, #116	@ (adr r1, 8016ba8 <scalbn+0xe0>)
 8016b32:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016b36:	a31a      	add	r3, pc, #104	@ (adr r3, 8016ba0 <scalbn+0xd8>)
 8016b38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016b3c:	f7e9 fd84 	bl	8000648 <__aeabi_dmul>
 8016b40:	e7e6      	b.n	8016b10 <scalbn+0x48>
 8016b42:	1872      	adds	r2, r6, r1
 8016b44:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 8016b48:	428a      	cmp	r2, r1
 8016b4a:	dcec      	bgt.n	8016b26 <scalbn+0x5e>
 8016b4c:	2a00      	cmp	r2, #0
 8016b4e:	dd08      	ble.n	8016b62 <scalbn+0x9a>
 8016b50:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8016b54:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8016b58:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8016b5c:	ec45 4b10 	vmov	d0, r4, r5
 8016b60:	bd70      	pop	{r4, r5, r6, pc}
 8016b62:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 8016b66:	da08      	bge.n	8016b7a <scalbn+0xb2>
 8016b68:	2d00      	cmp	r5, #0
 8016b6a:	a10b      	add	r1, pc, #44	@ (adr r1, 8016b98 <scalbn+0xd0>)
 8016b6c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016b70:	dac1      	bge.n	8016af6 <scalbn+0x2e>
 8016b72:	a10f      	add	r1, pc, #60	@ (adr r1, 8016bb0 <scalbn+0xe8>)
 8016b74:	e9d1 0100 	ldrd	r0, r1, [r1]
 8016b78:	e7bd      	b.n	8016af6 <scalbn+0x2e>
 8016b7a:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8016b7e:	3236      	adds	r2, #54	@ 0x36
 8016b80:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8016b84:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8016b88:	4620      	mov	r0, r4
 8016b8a:	4b0d      	ldr	r3, [pc, #52]	@ (8016bc0 <scalbn+0xf8>)
 8016b8c:	4629      	mov	r1, r5
 8016b8e:	2200      	movs	r2, #0
 8016b90:	e7d4      	b.n	8016b3c <scalbn+0x74>
 8016b92:	bf00      	nop
 8016b94:	f3af 8000 	nop.w
 8016b98:	c2f8f359 	.word	0xc2f8f359
 8016b9c:	01a56e1f 	.word	0x01a56e1f
 8016ba0:	8800759c 	.word	0x8800759c
 8016ba4:	7e37e43c 	.word	0x7e37e43c
 8016ba8:	8800759c 	.word	0x8800759c
 8016bac:	fe37e43c 	.word	0xfe37e43c
 8016bb0:	c2f8f359 	.word	0xc2f8f359
 8016bb4:	81a56e1f 	.word	0x81a56e1f
 8016bb8:	43500000 	.word	0x43500000
 8016bbc:	ffff3cb0 	.word	0xffff3cb0
 8016bc0:	3c900000 	.word	0x3c900000

08016bc4 <with_errno>:
 8016bc4:	b510      	push	{r4, lr}
 8016bc6:	ed2d 8b02 	vpush	{d8}
 8016bca:	eeb0 8a40 	vmov.f32	s16, s0
 8016bce:	eef0 8a60 	vmov.f32	s17, s1
 8016bd2:	4604      	mov	r4, r0
 8016bd4:	f7fb fa1c 	bl	8012010 <__errno>
 8016bd8:	eeb0 0a48 	vmov.f32	s0, s16
 8016bdc:	eef0 0a68 	vmov.f32	s1, s17
 8016be0:	ecbd 8b02 	vpop	{d8}
 8016be4:	6004      	str	r4, [r0, #0]
 8016be6:	bd10      	pop	{r4, pc}

08016be8 <xflow>:
 8016be8:	4603      	mov	r3, r0
 8016bea:	b507      	push	{r0, r1, r2, lr}
 8016bec:	ec51 0b10 	vmov	r0, r1, d0
 8016bf0:	b183      	cbz	r3, 8016c14 <xflow+0x2c>
 8016bf2:	4602      	mov	r2, r0
 8016bf4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8016bf8:	e9cd 2300 	strd	r2, r3, [sp]
 8016bfc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016c00:	f7e9 fd22 	bl	8000648 <__aeabi_dmul>
 8016c04:	ec41 0b10 	vmov	d0, r0, r1
 8016c08:	2022      	movs	r0, #34	@ 0x22
 8016c0a:	b003      	add	sp, #12
 8016c0c:	f85d eb04 	ldr.w	lr, [sp], #4
 8016c10:	f7ff bfd8 	b.w	8016bc4 <with_errno>
 8016c14:	4602      	mov	r2, r0
 8016c16:	460b      	mov	r3, r1
 8016c18:	e7ee      	b.n	8016bf8 <xflow+0x10>
 8016c1a:	0000      	movs	r0, r0
 8016c1c:	0000      	movs	r0, r0
	...

08016c20 <__math_uflow>:
 8016c20:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8016c28 <__math_uflow+0x8>
 8016c24:	f7ff bfe0 	b.w	8016be8 <xflow>
 8016c28:	00000000 	.word	0x00000000
 8016c2c:	10000000 	.word	0x10000000

08016c30 <__math_oflow>:
 8016c30:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 8016c38 <__math_oflow+0x8>
 8016c34:	f7ff bfd8 	b.w	8016be8 <xflow>
 8016c38:	00000000 	.word	0x00000000
 8016c3c:	70000000 	.word	0x70000000

08016c40 <__ieee754_sqrt>:
 8016c40:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016c44:	4a68      	ldr	r2, [pc, #416]	@ (8016de8 <__ieee754_sqrt+0x1a8>)
 8016c46:	ec55 4b10 	vmov	r4, r5, d0
 8016c4a:	43aa      	bics	r2, r5
 8016c4c:	462b      	mov	r3, r5
 8016c4e:	4621      	mov	r1, r4
 8016c50:	d110      	bne.n	8016c74 <__ieee754_sqrt+0x34>
 8016c52:	4622      	mov	r2, r4
 8016c54:	4620      	mov	r0, r4
 8016c56:	4629      	mov	r1, r5
 8016c58:	f7e9 fcf6 	bl	8000648 <__aeabi_dmul>
 8016c5c:	4602      	mov	r2, r0
 8016c5e:	460b      	mov	r3, r1
 8016c60:	4620      	mov	r0, r4
 8016c62:	4629      	mov	r1, r5
 8016c64:	f7e9 fb3a 	bl	80002dc <__adddf3>
 8016c68:	4604      	mov	r4, r0
 8016c6a:	460d      	mov	r5, r1
 8016c6c:	ec45 4b10 	vmov	d0, r4, r5
 8016c70:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016c74:	2d00      	cmp	r5, #0
 8016c76:	dc0e      	bgt.n	8016c96 <__ieee754_sqrt+0x56>
 8016c78:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 8016c7c:	4322      	orrs	r2, r4
 8016c7e:	d0f5      	beq.n	8016c6c <__ieee754_sqrt+0x2c>
 8016c80:	b19d      	cbz	r5, 8016caa <__ieee754_sqrt+0x6a>
 8016c82:	4622      	mov	r2, r4
 8016c84:	4620      	mov	r0, r4
 8016c86:	4629      	mov	r1, r5
 8016c88:	f7e9 fb26 	bl	80002d8 <__aeabi_dsub>
 8016c8c:	4602      	mov	r2, r0
 8016c8e:	460b      	mov	r3, r1
 8016c90:	f7e9 fe04 	bl	800089c <__aeabi_ddiv>
 8016c94:	e7e8      	b.n	8016c68 <__ieee754_sqrt+0x28>
 8016c96:	152a      	asrs	r2, r5, #20
 8016c98:	d115      	bne.n	8016cc6 <__ieee754_sqrt+0x86>
 8016c9a:	2000      	movs	r0, #0
 8016c9c:	e009      	b.n	8016cb2 <__ieee754_sqrt+0x72>
 8016c9e:	0acb      	lsrs	r3, r1, #11
 8016ca0:	3a15      	subs	r2, #21
 8016ca2:	0549      	lsls	r1, r1, #21
 8016ca4:	2b00      	cmp	r3, #0
 8016ca6:	d0fa      	beq.n	8016c9e <__ieee754_sqrt+0x5e>
 8016ca8:	e7f7      	b.n	8016c9a <__ieee754_sqrt+0x5a>
 8016caa:	462a      	mov	r2, r5
 8016cac:	e7fa      	b.n	8016ca4 <__ieee754_sqrt+0x64>
 8016cae:	005b      	lsls	r3, r3, #1
 8016cb0:	3001      	adds	r0, #1
 8016cb2:	02dc      	lsls	r4, r3, #11
 8016cb4:	d5fb      	bpl.n	8016cae <__ieee754_sqrt+0x6e>
 8016cb6:	1e44      	subs	r4, r0, #1
 8016cb8:	1b12      	subs	r2, r2, r4
 8016cba:	f1c0 0420 	rsb	r4, r0, #32
 8016cbe:	fa21 f404 	lsr.w	r4, r1, r4
 8016cc2:	4323      	orrs	r3, r4
 8016cc4:	4081      	lsls	r1, r0
 8016cc6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8016cca:	f2a2 35ff 	subw	r5, r2, #1023	@ 0x3ff
 8016cce:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8016cd2:	07d2      	lsls	r2, r2, #31
 8016cd4:	bf5c      	itt	pl
 8016cd6:	005b      	lslpl	r3, r3, #1
 8016cd8:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 8016cdc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8016ce0:	bf58      	it	pl
 8016ce2:	0049      	lslpl	r1, r1, #1
 8016ce4:	2600      	movs	r6, #0
 8016ce6:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 8016cea:	106d      	asrs	r5, r5, #1
 8016cec:	0049      	lsls	r1, r1, #1
 8016cee:	2016      	movs	r0, #22
 8016cf0:	4632      	mov	r2, r6
 8016cf2:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8016cf6:	1917      	adds	r7, r2, r4
 8016cf8:	429f      	cmp	r7, r3
 8016cfa:	bfde      	ittt	le
 8016cfc:	193a      	addle	r2, r7, r4
 8016cfe:	1bdb      	suble	r3, r3, r7
 8016d00:	1936      	addle	r6, r6, r4
 8016d02:	0fcf      	lsrs	r7, r1, #31
 8016d04:	3801      	subs	r0, #1
 8016d06:	eb07 0343 	add.w	r3, r7, r3, lsl #1
 8016d0a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8016d0e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8016d12:	d1f0      	bne.n	8016cf6 <__ieee754_sqrt+0xb6>
 8016d14:	4604      	mov	r4, r0
 8016d16:	2720      	movs	r7, #32
 8016d18:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8016d1c:	429a      	cmp	r2, r3
 8016d1e:	eb00 0e0c 	add.w	lr, r0, ip
 8016d22:	db02      	blt.n	8016d2a <__ieee754_sqrt+0xea>
 8016d24:	d113      	bne.n	8016d4e <__ieee754_sqrt+0x10e>
 8016d26:	458e      	cmp	lr, r1
 8016d28:	d811      	bhi.n	8016d4e <__ieee754_sqrt+0x10e>
 8016d2a:	f1be 0f00 	cmp.w	lr, #0
 8016d2e:	eb0e 000c 	add.w	r0, lr, ip
 8016d32:	da42      	bge.n	8016dba <__ieee754_sqrt+0x17a>
 8016d34:	2800      	cmp	r0, #0
 8016d36:	db40      	blt.n	8016dba <__ieee754_sqrt+0x17a>
 8016d38:	f102 0801 	add.w	r8, r2, #1
 8016d3c:	1a9b      	subs	r3, r3, r2
 8016d3e:	458e      	cmp	lr, r1
 8016d40:	bf88      	it	hi
 8016d42:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8016d46:	eba1 010e 	sub.w	r1, r1, lr
 8016d4a:	4464      	add	r4, ip
 8016d4c:	4642      	mov	r2, r8
 8016d4e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8016d52:	3f01      	subs	r7, #1
 8016d54:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8016d58:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8016d5c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 8016d60:	d1dc      	bne.n	8016d1c <__ieee754_sqrt+0xdc>
 8016d62:	4319      	orrs	r1, r3
 8016d64:	d01b      	beq.n	8016d9e <__ieee754_sqrt+0x15e>
 8016d66:	f8df a084 	ldr.w	sl, [pc, #132]	@ 8016dec <__ieee754_sqrt+0x1ac>
 8016d6a:	f8df b084 	ldr.w	fp, [pc, #132]	@ 8016df0 <__ieee754_sqrt+0x1b0>
 8016d6e:	e9da 0100 	ldrd	r0, r1, [sl]
 8016d72:	e9db 2300 	ldrd	r2, r3, [fp]
 8016d76:	f7e9 faaf 	bl	80002d8 <__aeabi_dsub>
 8016d7a:	e9da 8900 	ldrd	r8, r9, [sl]
 8016d7e:	4602      	mov	r2, r0
 8016d80:	460b      	mov	r3, r1
 8016d82:	4640      	mov	r0, r8
 8016d84:	4649      	mov	r1, r9
 8016d86:	f7e9 fedb 	bl	8000b40 <__aeabi_dcmple>
 8016d8a:	b140      	cbz	r0, 8016d9e <__ieee754_sqrt+0x15e>
 8016d8c:	f1b4 3fff 	cmp.w	r4, #4294967295
 8016d90:	e9da 0100 	ldrd	r0, r1, [sl]
 8016d94:	e9db 2300 	ldrd	r2, r3, [fp]
 8016d98:	d111      	bne.n	8016dbe <__ieee754_sqrt+0x17e>
 8016d9a:	3601      	adds	r6, #1
 8016d9c:	463c      	mov	r4, r7
 8016d9e:	1072      	asrs	r2, r6, #1
 8016da0:	0863      	lsrs	r3, r4, #1
 8016da2:	07f1      	lsls	r1, r6, #31
 8016da4:	f102 527f 	add.w	r2, r2, #1069547520	@ 0x3fc00000
 8016da8:	f502 1200 	add.w	r2, r2, #2097152	@ 0x200000
 8016dac:	bf48      	it	mi
 8016dae:	f043 4300 	orrmi.w	r3, r3, #2147483648	@ 0x80000000
 8016db2:	eb02 5105 	add.w	r1, r2, r5, lsl #20
 8016db6:	4618      	mov	r0, r3
 8016db8:	e756      	b.n	8016c68 <__ieee754_sqrt+0x28>
 8016dba:	4690      	mov	r8, r2
 8016dbc:	e7be      	b.n	8016d3c <__ieee754_sqrt+0xfc>
 8016dbe:	f7e9 fa8d 	bl	80002dc <__adddf3>
 8016dc2:	e9da 8900 	ldrd	r8, r9, [sl]
 8016dc6:	4602      	mov	r2, r0
 8016dc8:	460b      	mov	r3, r1
 8016dca:	4640      	mov	r0, r8
 8016dcc:	4649      	mov	r1, r9
 8016dce:	f7e9 fead 	bl	8000b2c <__aeabi_dcmplt>
 8016dd2:	b120      	cbz	r0, 8016dde <__ieee754_sqrt+0x19e>
 8016dd4:	1ca0      	adds	r0, r4, #2
 8016dd6:	bf08      	it	eq
 8016dd8:	3601      	addeq	r6, #1
 8016dda:	3402      	adds	r4, #2
 8016ddc:	e7df      	b.n	8016d9e <__ieee754_sqrt+0x15e>
 8016dde:	1c63      	adds	r3, r4, #1
 8016de0:	f023 0401 	bic.w	r4, r3, #1
 8016de4:	e7db      	b.n	8016d9e <__ieee754_sqrt+0x15e>
 8016de6:	bf00      	nop
 8016de8:	7ff00000 	.word	0x7ff00000
 8016dec:	200003c0 	.word	0x200003c0
 8016df0:	200003b8 	.word	0x200003b8

08016df4 <_init>:
 8016df4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016df6:	bf00      	nop
 8016df8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016dfa:	bc08      	pop	{r3}
 8016dfc:	469e      	mov	lr, r3
 8016dfe:	4770      	bx	lr

08016e00 <_fini>:
 8016e00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016e02:	bf00      	nop
 8016e04:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016e06:	bc08      	pop	{r3}
 8016e08:	469e      	mov	lr, r3
 8016e0a:	4770      	bx	lr
