// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _DCT_MAT_Multiply_1_HH_
#define _DCT_MAT_Multiply_1_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "DCT_MAT_Multiply_1_Loop_LoadRow_pr.h"
#include "DCT_MAT_Multiply_1_Loop_Row_proc.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_0_0_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_0_1_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_0_2_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_0_3_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_0_4_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_0_5_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_0_6_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_0_7_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_1_0_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_1_1_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_1_2_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_1_3_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_1_4_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_1_5_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_1_6_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_1_7_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_2_0_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_2_1_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_2_2_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_2_3_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_2_4_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_2_5_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_2_6_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_2_7_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_3_0_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_3_1_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_3_2_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_3_3_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_3_4_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_3_5_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_3_6_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_3_7_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_4_0_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_4_1_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_4_2_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_4_3_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_4_4_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_4_5_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_4_6_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_4_7_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_5_0_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_5_1_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_5_2_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_5_3_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_5_4_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_5_5_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_5_6_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_5_7_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_6_0_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_6_1_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_6_2_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_6_3_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_6_4_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_6_5_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_6_6_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_6_7_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_7_0_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_7_1_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_7_2_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_7_3_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_7_4_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_7_5_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_7_6_channel.h"
#include "FIFO_DCT_MAT_Multiply_1_B_cached_7_7_channel.h"

namespace ap_rtl {

struct DCT_MAT_Multiply_1 : public sc_module {
    // Port declarations 178
    sc_out< sc_lv<3> > A_address0;
    sc_out< sc_logic > A_ce0;
    sc_out< sc_lv<32> > A_d0;
    sc_in< sc_lv<32> > A_q0;
    sc_out< sc_logic > A_we0;
    sc_out< sc_lv<3> > A_address1;
    sc_out< sc_logic > A_ce1;
    sc_out< sc_lv<32> > A_d1;
    sc_in< sc_lv<32> > A_q1;
    sc_out< sc_logic > A_we1;
    sc_out< sc_lv<3> > A1_address0;
    sc_out< sc_logic > A1_ce0;
    sc_out< sc_lv<32> > A1_d0;
    sc_in< sc_lv<32> > A1_q0;
    sc_out< sc_logic > A1_we0;
    sc_out< sc_lv<3> > A1_address1;
    sc_out< sc_logic > A1_ce1;
    sc_out< sc_lv<32> > A1_d1;
    sc_in< sc_lv<32> > A1_q1;
    sc_out< sc_logic > A1_we1;
    sc_out< sc_lv<3> > A2_address0;
    sc_out< sc_logic > A2_ce0;
    sc_out< sc_lv<32> > A2_d0;
    sc_in< sc_lv<32> > A2_q0;
    sc_out< sc_logic > A2_we0;
    sc_out< sc_lv<3> > A2_address1;
    sc_out< sc_logic > A2_ce1;
    sc_out< sc_lv<32> > A2_d1;
    sc_in< sc_lv<32> > A2_q1;
    sc_out< sc_logic > A2_we1;
    sc_out< sc_lv<3> > A3_address0;
    sc_out< sc_logic > A3_ce0;
    sc_out< sc_lv<32> > A3_d0;
    sc_in< sc_lv<32> > A3_q0;
    sc_out< sc_logic > A3_we0;
    sc_out< sc_lv<3> > A3_address1;
    sc_out< sc_logic > A3_ce1;
    sc_out< sc_lv<32> > A3_d1;
    sc_in< sc_lv<32> > A3_q1;
    sc_out< sc_logic > A3_we1;
    sc_out< sc_lv<3> > A4_address0;
    sc_out< sc_logic > A4_ce0;
    sc_out< sc_lv<32> > A4_d0;
    sc_in< sc_lv<32> > A4_q0;
    sc_out< sc_logic > A4_we0;
    sc_out< sc_lv<3> > A4_address1;
    sc_out< sc_logic > A4_ce1;
    sc_out< sc_lv<32> > A4_d1;
    sc_in< sc_lv<32> > A4_q1;
    sc_out< sc_logic > A4_we1;
    sc_out< sc_lv<3> > A5_address0;
    sc_out< sc_logic > A5_ce0;
    sc_out< sc_lv<32> > A5_d0;
    sc_in< sc_lv<32> > A5_q0;
    sc_out< sc_logic > A5_we0;
    sc_out< sc_lv<3> > A5_address1;
    sc_out< sc_logic > A5_ce1;
    sc_out< sc_lv<32> > A5_d1;
    sc_in< sc_lv<32> > A5_q1;
    sc_out< sc_logic > A5_we1;
    sc_out< sc_lv<3> > A6_address0;
    sc_out< sc_logic > A6_ce0;
    sc_out< sc_lv<32> > A6_d0;
    sc_in< sc_lv<32> > A6_q0;
    sc_out< sc_logic > A6_we0;
    sc_out< sc_lv<3> > A6_address1;
    sc_out< sc_logic > A6_ce1;
    sc_out< sc_lv<32> > A6_d1;
    sc_in< sc_lv<32> > A6_q1;
    sc_out< sc_logic > A6_we1;
    sc_out< sc_lv<3> > A7_address0;
    sc_out< sc_logic > A7_ce0;
    sc_out< sc_lv<32> > A7_d0;
    sc_in< sc_lv<32> > A7_q0;
    sc_out< sc_logic > A7_we0;
    sc_out< sc_lv<3> > A7_address1;
    sc_out< sc_logic > A7_ce1;
    sc_out< sc_lv<32> > A7_d1;
    sc_in< sc_lv<32> > A7_q1;
    sc_out< sc_logic > A7_we1;
    sc_out< sc_lv<3> > B_0_address0;
    sc_out< sc_logic > B_0_ce0;
    sc_out< sc_lv<32> > B_0_d0;
    sc_in< sc_lv<32> > B_0_q0;
    sc_out< sc_logic > B_0_we0;
    sc_out< sc_lv<3> > B_0_address1;
    sc_out< sc_logic > B_0_ce1;
    sc_out< sc_lv<32> > B_0_d1;
    sc_in< sc_lv<32> > B_0_q1;
    sc_out< sc_logic > B_0_we1;
    sc_out< sc_lv<3> > B_1_address0;
    sc_out< sc_logic > B_1_ce0;
    sc_out< sc_lv<32> > B_1_d0;
    sc_in< sc_lv<32> > B_1_q0;
    sc_out< sc_logic > B_1_we0;
    sc_out< sc_lv<3> > B_1_address1;
    sc_out< sc_logic > B_1_ce1;
    sc_out< sc_lv<32> > B_1_d1;
    sc_in< sc_lv<32> > B_1_q1;
    sc_out< sc_logic > B_1_we1;
    sc_out< sc_lv<3> > B_2_address0;
    sc_out< sc_logic > B_2_ce0;
    sc_out< sc_lv<32> > B_2_d0;
    sc_in< sc_lv<32> > B_2_q0;
    sc_out< sc_logic > B_2_we0;
    sc_out< sc_lv<3> > B_2_address1;
    sc_out< sc_logic > B_2_ce1;
    sc_out< sc_lv<32> > B_2_d1;
    sc_in< sc_lv<32> > B_2_q1;
    sc_out< sc_logic > B_2_we1;
    sc_out< sc_lv<3> > B_3_address0;
    sc_out< sc_logic > B_3_ce0;
    sc_out< sc_lv<32> > B_3_d0;
    sc_in< sc_lv<32> > B_3_q0;
    sc_out< sc_logic > B_3_we0;
    sc_out< sc_lv<3> > B_3_address1;
    sc_out< sc_logic > B_3_ce1;
    sc_out< sc_lv<32> > B_3_d1;
    sc_in< sc_lv<32> > B_3_q1;
    sc_out< sc_logic > B_3_we1;
    sc_out< sc_lv<3> > B_4_address0;
    sc_out< sc_logic > B_4_ce0;
    sc_out< sc_lv<32> > B_4_d0;
    sc_in< sc_lv<32> > B_4_q0;
    sc_out< sc_logic > B_4_we0;
    sc_out< sc_lv<3> > B_4_address1;
    sc_out< sc_logic > B_4_ce1;
    sc_out< sc_lv<32> > B_4_d1;
    sc_in< sc_lv<32> > B_4_q1;
    sc_out< sc_logic > B_4_we1;
    sc_out< sc_lv<3> > B_5_address0;
    sc_out< sc_logic > B_5_ce0;
    sc_out< sc_lv<32> > B_5_d0;
    sc_in< sc_lv<32> > B_5_q0;
    sc_out< sc_logic > B_5_we0;
    sc_out< sc_lv<3> > B_5_address1;
    sc_out< sc_logic > B_5_ce1;
    sc_out< sc_lv<32> > B_5_d1;
    sc_in< sc_lv<32> > B_5_q1;
    sc_out< sc_logic > B_5_we1;
    sc_out< sc_lv<3> > B_6_address0;
    sc_out< sc_logic > B_6_ce0;
    sc_out< sc_lv<32> > B_6_d0;
    sc_in< sc_lv<32> > B_6_q0;
    sc_out< sc_logic > B_6_we0;
    sc_out< sc_lv<3> > B_6_address1;
    sc_out< sc_logic > B_6_ce1;
    sc_out< sc_lv<32> > B_6_d1;
    sc_in< sc_lv<32> > B_6_q1;
    sc_out< sc_logic > B_6_we1;
    sc_out< sc_lv<3> > B_7_address0;
    sc_out< sc_logic > B_7_ce0;
    sc_out< sc_lv<32> > B_7_d0;
    sc_in< sc_lv<32> > B_7_q0;
    sc_out< sc_logic > B_7_we0;
    sc_out< sc_lv<3> > B_7_address1;
    sc_out< sc_logic > B_7_ce1;
    sc_out< sc_lv<32> > B_7_d1;
    sc_in< sc_lv<32> > B_7_q1;
    sc_out< sc_logic > B_7_we1;
    sc_out< sc_lv<6> > C_address0;
    sc_out< sc_logic > C_ce0;
    sc_out< sc_lv<32> > C_d0;
    sc_in< sc_lv<32> > C_q0;
    sc_out< sc_logic > C_we0;
    sc_out< sc_lv<6> > C_address1;
    sc_out< sc_logic > C_ce1;
    sc_out< sc_lv<32> > C_d1;
    sc_in< sc_lv<32> > C_q1;
    sc_out< sc_logic > C_we1;
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > C_pipo_status;
    sc_out< sc_logic > C_pipo_update;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;


    // Module declarations
    DCT_MAT_Multiply_1(sc_module_name name);
    SC_HAS_PROCESS(DCT_MAT_Multiply_1);

    ~DCT_MAT_Multiply_1();

    sc_trace_file* mVcdFile;

    DCT_MAT_Multiply_1_Loop_LoadRow_pr* DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0;
    DCT_MAT_Multiply_1_Loop_Row_proc* DCT_MAT_Multiply_1_Loop_Row_proc_U0;
    FIFO_DCT_MAT_Multiply_1_B_cached_0_0_channel* B_cached_0_0_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_0_1_channel* B_cached_0_1_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_0_2_channel* B_cached_0_2_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_0_3_channel* B_cached_0_3_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_0_4_channel* B_cached_0_4_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_0_5_channel* B_cached_0_5_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_0_6_channel* B_cached_0_6_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_0_7_channel* B_cached_0_7_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_1_0_channel* B_cached_1_0_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_1_1_channel* B_cached_1_1_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_1_2_channel* B_cached_1_2_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_1_3_channel* B_cached_1_3_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_1_4_channel* B_cached_1_4_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_1_5_channel* B_cached_1_5_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_1_6_channel* B_cached_1_6_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_1_7_channel* B_cached_1_7_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_2_0_channel* B_cached_2_0_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_2_1_channel* B_cached_2_1_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_2_2_channel* B_cached_2_2_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_2_3_channel* B_cached_2_3_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_2_4_channel* B_cached_2_4_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_2_5_channel* B_cached_2_5_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_2_6_channel* B_cached_2_6_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_2_7_channel* B_cached_2_7_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_3_0_channel* B_cached_3_0_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_3_1_channel* B_cached_3_1_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_3_2_channel* B_cached_3_2_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_3_3_channel* B_cached_3_3_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_3_4_channel* B_cached_3_4_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_3_5_channel* B_cached_3_5_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_3_6_channel* B_cached_3_6_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_3_7_channel* B_cached_3_7_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_4_0_channel* B_cached_4_0_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_4_1_channel* B_cached_4_1_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_4_2_channel* B_cached_4_2_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_4_3_channel* B_cached_4_3_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_4_4_channel* B_cached_4_4_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_4_5_channel* B_cached_4_5_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_4_6_channel* B_cached_4_6_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_4_7_channel* B_cached_4_7_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_5_0_channel* B_cached_5_0_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_5_1_channel* B_cached_5_1_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_5_2_channel* B_cached_5_2_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_5_3_channel* B_cached_5_3_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_5_4_channel* B_cached_5_4_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_5_5_channel* B_cached_5_5_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_5_6_channel* B_cached_5_6_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_5_7_channel* B_cached_5_7_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_6_0_channel* B_cached_6_0_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_6_1_channel* B_cached_6_1_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_6_2_channel* B_cached_6_2_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_6_3_channel* B_cached_6_3_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_6_4_channel* B_cached_6_4_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_6_5_channel* B_cached_6_5_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_6_6_channel* B_cached_6_6_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_6_7_channel* B_cached_6_7_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_7_0_channel* B_cached_7_0_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_7_1_channel* B_cached_7_1_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_7_2_channel* B_cached_7_2_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_7_3_channel* B_cached_7_3_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_7_4_channel* B_cached_7_4_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_7_5_channel* B_cached_7_5_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_7_6_channel* B_cached_7_6_channel_U;
    FIFO_DCT_MAT_Multiply_1_B_cached_7_7_channel* B_cached_7_7_channel_U;
    sc_signal< sc_logic > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_start;
    sc_signal< sc_logic > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_done;
    sc_signal< sc_logic > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_continue;
    sc_signal< sc_logic > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_idle;
    sc_signal< sc_logic > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_ready;
    sc_signal< sc_lv<3> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_0_address0;
    sc_signal< sc_logic > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_0_ce0;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_0_q0;
    sc_signal< sc_lv<3> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_1_address0;
    sc_signal< sc_logic > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_1_ce0;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_1_q0;
    sc_signal< sc_lv<3> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_2_address0;
    sc_signal< sc_logic > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_2_ce0;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_2_q0;
    sc_signal< sc_lv<3> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_3_address0;
    sc_signal< sc_logic > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_3_ce0;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_3_q0;
    sc_signal< sc_lv<3> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_4_address0;
    sc_signal< sc_logic > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_4_ce0;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_4_q0;
    sc_signal< sc_lv<3> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_5_address0;
    sc_signal< sc_logic > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_5_ce0;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_5_q0;
    sc_signal< sc_lv<3> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_6_address0;
    sc_signal< sc_logic > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_6_ce0;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_6_q0;
    sc_signal< sc_lv<3> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_7_address0;
    sc_signal< sc_logic > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_7_ce0;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_7_q0;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_0;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_1;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_2;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_3;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_4;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_5;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_6;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_7;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_8;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_9;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_10;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_11;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_12;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_13;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_14;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_15;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_16;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_17;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_18;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_19;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_20;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_21;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_22;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_23;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_24;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_25;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_26;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_27;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_28;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_29;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_30;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_31;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_32;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_33;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_34;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_35;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_36;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_37;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_38;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_39;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_40;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_41;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_42;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_43;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_44;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_45;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_46;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_47;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_48;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_49;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_50;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_51;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_52;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_53;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_54;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_55;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_56;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_57;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_58;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_59;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_60;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_61;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_62;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_return_63;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_0_0_channel;
    sc_signal< sc_logic > B_cached_0_0_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_0_0_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_0_0_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_0_1_channel;
    sc_signal< sc_logic > B_cached_0_1_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_0_1_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_0_1_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_0_2_channel;
    sc_signal< sc_logic > B_cached_0_2_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_0_2_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_0_2_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_0_6_channel;
    sc_signal< sc_logic > B_cached_0_6_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_0_6_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_0_6_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_0_3_channel;
    sc_signal< sc_logic > B_cached_0_3_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_0_3_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_0_3_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_0_4_channel;
    sc_signal< sc_logic > B_cached_0_4_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_0_4_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_0_4_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_0_5_channel;
    sc_signal< sc_logic > B_cached_0_5_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_0_5_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_0_5_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_0_7_channel;
    sc_signal< sc_logic > B_cached_0_7_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_0_7_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_0_7_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_1_0_channel;
    sc_signal< sc_logic > B_cached_1_0_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_1_0_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_1_0_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_1_1_channel;
    sc_signal< sc_logic > B_cached_1_1_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_1_1_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_1_1_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_1_2_channel;
    sc_signal< sc_logic > B_cached_1_2_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_1_2_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_1_2_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_1_3_channel;
    sc_signal< sc_logic > B_cached_1_3_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_1_3_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_1_3_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_1_4_channel;
    sc_signal< sc_logic > B_cached_1_4_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_1_4_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_1_4_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_1_5_channel;
    sc_signal< sc_logic > B_cached_1_5_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_1_5_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_1_5_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_2_4_channel;
    sc_signal< sc_logic > B_cached_2_4_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_2_4_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_2_4_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_1_6_channel;
    sc_signal< sc_logic > B_cached_1_6_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_1_6_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_1_6_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_1_7_channel;
    sc_signal< sc_logic > B_cached_1_7_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_1_7_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_1_7_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_2_0_channel;
    sc_signal< sc_logic > B_cached_2_0_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_2_0_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_2_0_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_2_1_channel;
    sc_signal< sc_logic > B_cached_2_1_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_2_1_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_2_1_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_2_2_channel;
    sc_signal< sc_logic > B_cached_2_2_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_2_2_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_2_2_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_2_3_channel;
    sc_signal< sc_logic > B_cached_2_3_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_2_3_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_2_3_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_2_5_channel;
    sc_signal< sc_logic > B_cached_2_5_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_2_5_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_2_5_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_2_6_channel;
    sc_signal< sc_logic > B_cached_2_6_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_2_6_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_2_6_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_2_7_channel;
    sc_signal< sc_logic > B_cached_2_7_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_2_7_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_2_7_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_3_0_channel;
    sc_signal< sc_logic > B_cached_3_0_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_3_0_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_3_0_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_3_1_channel;
    sc_signal< sc_logic > B_cached_3_1_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_3_1_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_3_1_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_3_2_channel;
    sc_signal< sc_logic > B_cached_3_2_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_3_2_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_3_2_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_3_3_channel;
    sc_signal< sc_logic > B_cached_3_3_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_3_3_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_3_3_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_3_4_channel;
    sc_signal< sc_logic > B_cached_3_4_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_3_4_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_3_4_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_3_5_channel;
    sc_signal< sc_logic > B_cached_3_5_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_3_5_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_3_5_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_3_6_channel;
    sc_signal< sc_logic > B_cached_3_6_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_3_6_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_3_6_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_3_7_channel;
    sc_signal< sc_logic > B_cached_3_7_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_3_7_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_3_7_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_4_0_channel;
    sc_signal< sc_logic > B_cached_4_0_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_4_0_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_4_0_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_4_1_channel;
    sc_signal< sc_logic > B_cached_4_1_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_4_1_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_4_1_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_4_2_channel;
    sc_signal< sc_logic > B_cached_4_2_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_4_2_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_4_2_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_4_3_channel;
    sc_signal< sc_logic > B_cached_4_3_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_4_3_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_4_3_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_4_4_channel;
    sc_signal< sc_logic > B_cached_4_4_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_4_4_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_4_4_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_4_5_channel;
    sc_signal< sc_logic > B_cached_4_5_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_4_5_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_4_5_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_4_6_channel;
    sc_signal< sc_logic > B_cached_4_6_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_4_6_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_4_6_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_4_7_channel;
    sc_signal< sc_logic > B_cached_4_7_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_4_7_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_4_7_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_5_0_channel;
    sc_signal< sc_logic > B_cached_5_0_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_5_0_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_5_0_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_5_1_channel;
    sc_signal< sc_logic > B_cached_5_1_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_5_1_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_5_1_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_5_2_channel;
    sc_signal< sc_logic > B_cached_5_2_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_5_2_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_5_2_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_5_3_channel;
    sc_signal< sc_logic > B_cached_5_3_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_5_3_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_5_3_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_5_4_channel;
    sc_signal< sc_logic > B_cached_5_4_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_5_4_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_5_4_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_5_5_channel;
    sc_signal< sc_logic > B_cached_5_5_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_5_5_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_5_5_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_5_6_channel;
    sc_signal< sc_logic > B_cached_5_6_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_5_6_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_5_6_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_5_7_channel;
    sc_signal< sc_logic > B_cached_5_7_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_5_7_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_5_7_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_6_0_channel;
    sc_signal< sc_logic > B_cached_6_0_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_6_0_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_6_0_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_6_1_channel;
    sc_signal< sc_logic > B_cached_6_1_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_6_1_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_6_1_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_6_2_channel;
    sc_signal< sc_logic > B_cached_6_2_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_6_2_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_6_2_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_6_3_channel;
    sc_signal< sc_logic > B_cached_6_3_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_6_3_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_6_3_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_6_4_channel;
    sc_signal< sc_logic > B_cached_6_4_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_6_4_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_6_4_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_6_5_channel;
    sc_signal< sc_logic > B_cached_6_5_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_6_5_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_6_5_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_6_6_channel;
    sc_signal< sc_logic > B_cached_6_6_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_6_6_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_6_6_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_6_7_channel;
    sc_signal< sc_logic > B_cached_6_7_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_6_7_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_6_7_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_7_0_channel;
    sc_signal< sc_logic > B_cached_7_0_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_7_0_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_7_0_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_7_1_channel;
    sc_signal< sc_logic > B_cached_7_1_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_7_1_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_7_1_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_7_2_channel;
    sc_signal< sc_logic > B_cached_7_2_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_7_2_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_7_2_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_7_3_channel;
    sc_signal< sc_logic > B_cached_7_3_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_7_3_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_7_3_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_7_4_channel;
    sc_signal< sc_logic > B_cached_7_4_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_7_4_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_7_4_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_7_5_channel;
    sc_signal< sc_logic > B_cached_7_5_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_7_5_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_7_5_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_7_6_channel;
    sc_signal< sc_logic > B_cached_7_6_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_7_6_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_7_6_channel_full_n;
    sc_signal< sc_logic > ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_7_7_channel;
    sc_signal< sc_logic > B_cached_7_7_channel_full_n;
    sc_signal< sc_logic > ap_reg_ready_B_cached_7_7_channel_full_n;
    sc_signal< sc_logic > ap_sig_ready_B_cached_7_7_channel_full_n;
    sc_signal< sc_logic > DCT_MAT_Multiply_1_Loop_Row_proc_U0_ap_start;
    sc_signal< sc_logic > DCT_MAT_Multiply_1_Loop_Row_proc_U0_ap_done;
    sc_signal< sc_logic > DCT_MAT_Multiply_1_Loop_Row_proc_U0_ap_continue;
    sc_signal< sc_logic > DCT_MAT_Multiply_1_Loop_Row_proc_U0_ap_idle;
    sc_signal< sc_logic > DCT_MAT_Multiply_1_Loop_Row_proc_U0_ap_ready;
    sc_signal< sc_lv<3> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A_address0;
    sc_signal< sc_logic > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A_ce0;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A_q0;
    sc_signal< sc_lv<3> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A_address1;
    sc_signal< sc_logic > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A_ce1;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A_q1;
    sc_signal< sc_lv<3> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A1_address0;
    sc_signal< sc_logic > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A1_ce0;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A1_q0;
    sc_signal< sc_lv<3> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A1_address1;
    sc_signal< sc_logic > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A1_ce1;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A1_q1;
    sc_signal< sc_lv<3> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A2_address0;
    sc_signal< sc_logic > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A2_ce0;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A2_q0;
    sc_signal< sc_lv<3> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A2_address1;
    sc_signal< sc_logic > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A2_ce1;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A2_q1;
    sc_signal< sc_lv<3> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A3_address0;
    sc_signal< sc_logic > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A3_ce0;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A3_q0;
    sc_signal< sc_lv<3> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A3_address1;
    sc_signal< sc_logic > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A3_ce1;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A3_q1;
    sc_signal< sc_lv<3> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A4_address0;
    sc_signal< sc_logic > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A4_ce0;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A4_q0;
    sc_signal< sc_lv<3> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A4_address1;
    sc_signal< sc_logic > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A4_ce1;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A4_q1;
    sc_signal< sc_lv<3> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A5_address0;
    sc_signal< sc_logic > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A5_ce0;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A5_q0;
    sc_signal< sc_lv<3> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A5_address1;
    sc_signal< sc_logic > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A5_ce1;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A5_q1;
    sc_signal< sc_lv<3> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A6_address0;
    sc_signal< sc_logic > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A6_ce0;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A6_q0;
    sc_signal< sc_lv<3> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A6_address1;
    sc_signal< sc_logic > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A6_ce1;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A6_q1;
    sc_signal< sc_lv<3> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A7_address0;
    sc_signal< sc_logic > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A7_ce0;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A7_q0;
    sc_signal< sc_lv<3> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A7_address1;
    sc_signal< sc_logic > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A7_ce1;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_A7_q1;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read1;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read2;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read3;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read4;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read5;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read6;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read7;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read8;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read9;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read10;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read11;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read12;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read13;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read14;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read15;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read16;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read17;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read18;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read19;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read20;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read21;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read22;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read23;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read24;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read25;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read26;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read27;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read28;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read29;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read30;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read31;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read32;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read33;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read34;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read35;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read36;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read37;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read38;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read39;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read40;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read41;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read42;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read43;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read44;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read45;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read46;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read47;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read48;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read49;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read50;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read51;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read52;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read53;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read54;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read55;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read56;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read57;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read58;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read59;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read60;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read61;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read62;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read63;
    sc_signal< sc_lv<6> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_C_address0;
    sc_signal< sc_logic > DCT_MAT_Multiply_1_Loop_Row_proc_U0_C_ce0;
    sc_signal< sc_logic > DCT_MAT_Multiply_1_Loop_Row_proc_U0_C_we0;
    sc_signal< sc_lv<32> > DCT_MAT_Multiply_1_Loop_Row_proc_U0_C_d0;
    sc_signal< sc_logic > DCT_MAT_Multiply_1_Loop_Row_proc_U0_C_pipo_status;
    sc_signal< sc_logic > DCT_MAT_Multiply_1_Loop_Row_proc_U0_C_pipo_update;
    sc_signal< sc_logic > ap_sig_hs_continue;
    sc_signal< sc_logic > B_cached_0_0_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_0_0_channel_din;
    sc_signal< sc_logic > B_cached_0_0_channel_write;
    sc_signal< sc_lv<32> > B_cached_0_0_channel_dout;
    sc_signal< sc_logic > B_cached_0_0_channel_empty_n;
    sc_signal< sc_logic > B_cached_0_0_channel_read;
    sc_signal< sc_logic > B_cached_0_1_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_0_1_channel_din;
    sc_signal< sc_logic > B_cached_0_1_channel_write;
    sc_signal< sc_lv<32> > B_cached_0_1_channel_dout;
    sc_signal< sc_logic > B_cached_0_1_channel_empty_n;
    sc_signal< sc_logic > B_cached_0_1_channel_read;
    sc_signal< sc_logic > B_cached_0_2_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_0_2_channel_din;
    sc_signal< sc_logic > B_cached_0_2_channel_write;
    sc_signal< sc_lv<32> > B_cached_0_2_channel_dout;
    sc_signal< sc_logic > B_cached_0_2_channel_empty_n;
    sc_signal< sc_logic > B_cached_0_2_channel_read;
    sc_signal< sc_logic > B_cached_0_3_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_0_3_channel_din;
    sc_signal< sc_logic > B_cached_0_3_channel_write;
    sc_signal< sc_lv<32> > B_cached_0_3_channel_dout;
    sc_signal< sc_logic > B_cached_0_3_channel_empty_n;
    sc_signal< sc_logic > B_cached_0_3_channel_read;
    sc_signal< sc_logic > B_cached_0_4_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_0_4_channel_din;
    sc_signal< sc_logic > B_cached_0_4_channel_write;
    sc_signal< sc_lv<32> > B_cached_0_4_channel_dout;
    sc_signal< sc_logic > B_cached_0_4_channel_empty_n;
    sc_signal< sc_logic > B_cached_0_4_channel_read;
    sc_signal< sc_logic > B_cached_0_5_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_0_5_channel_din;
    sc_signal< sc_logic > B_cached_0_5_channel_write;
    sc_signal< sc_lv<32> > B_cached_0_5_channel_dout;
    sc_signal< sc_logic > B_cached_0_5_channel_empty_n;
    sc_signal< sc_logic > B_cached_0_5_channel_read;
    sc_signal< sc_logic > B_cached_0_6_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_0_6_channel_din;
    sc_signal< sc_logic > B_cached_0_6_channel_write;
    sc_signal< sc_lv<32> > B_cached_0_6_channel_dout;
    sc_signal< sc_logic > B_cached_0_6_channel_empty_n;
    sc_signal< sc_logic > B_cached_0_6_channel_read;
    sc_signal< sc_logic > B_cached_0_7_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_0_7_channel_din;
    sc_signal< sc_logic > B_cached_0_7_channel_write;
    sc_signal< sc_lv<32> > B_cached_0_7_channel_dout;
    sc_signal< sc_logic > B_cached_0_7_channel_empty_n;
    sc_signal< sc_logic > B_cached_0_7_channel_read;
    sc_signal< sc_logic > B_cached_1_0_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_1_0_channel_din;
    sc_signal< sc_logic > B_cached_1_0_channel_write;
    sc_signal< sc_lv<32> > B_cached_1_0_channel_dout;
    sc_signal< sc_logic > B_cached_1_0_channel_empty_n;
    sc_signal< sc_logic > B_cached_1_0_channel_read;
    sc_signal< sc_logic > B_cached_1_1_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_1_1_channel_din;
    sc_signal< sc_logic > B_cached_1_1_channel_write;
    sc_signal< sc_lv<32> > B_cached_1_1_channel_dout;
    sc_signal< sc_logic > B_cached_1_1_channel_empty_n;
    sc_signal< sc_logic > B_cached_1_1_channel_read;
    sc_signal< sc_logic > B_cached_1_2_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_1_2_channel_din;
    sc_signal< sc_logic > B_cached_1_2_channel_write;
    sc_signal< sc_lv<32> > B_cached_1_2_channel_dout;
    sc_signal< sc_logic > B_cached_1_2_channel_empty_n;
    sc_signal< sc_logic > B_cached_1_2_channel_read;
    sc_signal< sc_logic > B_cached_1_3_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_1_3_channel_din;
    sc_signal< sc_logic > B_cached_1_3_channel_write;
    sc_signal< sc_lv<32> > B_cached_1_3_channel_dout;
    sc_signal< sc_logic > B_cached_1_3_channel_empty_n;
    sc_signal< sc_logic > B_cached_1_3_channel_read;
    sc_signal< sc_logic > B_cached_1_4_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_1_4_channel_din;
    sc_signal< sc_logic > B_cached_1_4_channel_write;
    sc_signal< sc_lv<32> > B_cached_1_4_channel_dout;
    sc_signal< sc_logic > B_cached_1_4_channel_empty_n;
    sc_signal< sc_logic > B_cached_1_4_channel_read;
    sc_signal< sc_logic > B_cached_1_5_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_1_5_channel_din;
    sc_signal< sc_logic > B_cached_1_5_channel_write;
    sc_signal< sc_lv<32> > B_cached_1_5_channel_dout;
    sc_signal< sc_logic > B_cached_1_5_channel_empty_n;
    sc_signal< sc_logic > B_cached_1_5_channel_read;
    sc_signal< sc_logic > B_cached_1_6_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_1_6_channel_din;
    sc_signal< sc_logic > B_cached_1_6_channel_write;
    sc_signal< sc_lv<32> > B_cached_1_6_channel_dout;
    sc_signal< sc_logic > B_cached_1_6_channel_empty_n;
    sc_signal< sc_logic > B_cached_1_6_channel_read;
    sc_signal< sc_logic > B_cached_1_7_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_1_7_channel_din;
    sc_signal< sc_logic > B_cached_1_7_channel_write;
    sc_signal< sc_lv<32> > B_cached_1_7_channel_dout;
    sc_signal< sc_logic > B_cached_1_7_channel_empty_n;
    sc_signal< sc_logic > B_cached_1_7_channel_read;
    sc_signal< sc_logic > B_cached_2_0_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_2_0_channel_din;
    sc_signal< sc_logic > B_cached_2_0_channel_write;
    sc_signal< sc_lv<32> > B_cached_2_0_channel_dout;
    sc_signal< sc_logic > B_cached_2_0_channel_empty_n;
    sc_signal< sc_logic > B_cached_2_0_channel_read;
    sc_signal< sc_logic > B_cached_2_1_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_2_1_channel_din;
    sc_signal< sc_logic > B_cached_2_1_channel_write;
    sc_signal< sc_lv<32> > B_cached_2_1_channel_dout;
    sc_signal< sc_logic > B_cached_2_1_channel_empty_n;
    sc_signal< sc_logic > B_cached_2_1_channel_read;
    sc_signal< sc_logic > B_cached_2_2_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_2_2_channel_din;
    sc_signal< sc_logic > B_cached_2_2_channel_write;
    sc_signal< sc_lv<32> > B_cached_2_2_channel_dout;
    sc_signal< sc_logic > B_cached_2_2_channel_empty_n;
    sc_signal< sc_logic > B_cached_2_2_channel_read;
    sc_signal< sc_logic > B_cached_2_3_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_2_3_channel_din;
    sc_signal< sc_logic > B_cached_2_3_channel_write;
    sc_signal< sc_lv<32> > B_cached_2_3_channel_dout;
    sc_signal< sc_logic > B_cached_2_3_channel_empty_n;
    sc_signal< sc_logic > B_cached_2_3_channel_read;
    sc_signal< sc_logic > B_cached_2_4_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_2_4_channel_din;
    sc_signal< sc_logic > B_cached_2_4_channel_write;
    sc_signal< sc_lv<32> > B_cached_2_4_channel_dout;
    sc_signal< sc_logic > B_cached_2_4_channel_empty_n;
    sc_signal< sc_logic > B_cached_2_4_channel_read;
    sc_signal< sc_logic > B_cached_2_5_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_2_5_channel_din;
    sc_signal< sc_logic > B_cached_2_5_channel_write;
    sc_signal< sc_lv<32> > B_cached_2_5_channel_dout;
    sc_signal< sc_logic > B_cached_2_5_channel_empty_n;
    sc_signal< sc_logic > B_cached_2_5_channel_read;
    sc_signal< sc_logic > B_cached_2_6_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_2_6_channel_din;
    sc_signal< sc_logic > B_cached_2_6_channel_write;
    sc_signal< sc_lv<32> > B_cached_2_6_channel_dout;
    sc_signal< sc_logic > B_cached_2_6_channel_empty_n;
    sc_signal< sc_logic > B_cached_2_6_channel_read;
    sc_signal< sc_logic > B_cached_2_7_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_2_7_channel_din;
    sc_signal< sc_logic > B_cached_2_7_channel_write;
    sc_signal< sc_lv<32> > B_cached_2_7_channel_dout;
    sc_signal< sc_logic > B_cached_2_7_channel_empty_n;
    sc_signal< sc_logic > B_cached_2_7_channel_read;
    sc_signal< sc_logic > B_cached_3_0_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_3_0_channel_din;
    sc_signal< sc_logic > B_cached_3_0_channel_write;
    sc_signal< sc_lv<32> > B_cached_3_0_channel_dout;
    sc_signal< sc_logic > B_cached_3_0_channel_empty_n;
    sc_signal< sc_logic > B_cached_3_0_channel_read;
    sc_signal< sc_logic > B_cached_3_1_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_3_1_channel_din;
    sc_signal< sc_logic > B_cached_3_1_channel_write;
    sc_signal< sc_lv<32> > B_cached_3_1_channel_dout;
    sc_signal< sc_logic > B_cached_3_1_channel_empty_n;
    sc_signal< sc_logic > B_cached_3_1_channel_read;
    sc_signal< sc_logic > B_cached_3_2_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_3_2_channel_din;
    sc_signal< sc_logic > B_cached_3_2_channel_write;
    sc_signal< sc_lv<32> > B_cached_3_2_channel_dout;
    sc_signal< sc_logic > B_cached_3_2_channel_empty_n;
    sc_signal< sc_logic > B_cached_3_2_channel_read;
    sc_signal< sc_logic > B_cached_3_3_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_3_3_channel_din;
    sc_signal< sc_logic > B_cached_3_3_channel_write;
    sc_signal< sc_lv<32> > B_cached_3_3_channel_dout;
    sc_signal< sc_logic > B_cached_3_3_channel_empty_n;
    sc_signal< sc_logic > B_cached_3_3_channel_read;
    sc_signal< sc_logic > B_cached_3_4_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_3_4_channel_din;
    sc_signal< sc_logic > B_cached_3_4_channel_write;
    sc_signal< sc_lv<32> > B_cached_3_4_channel_dout;
    sc_signal< sc_logic > B_cached_3_4_channel_empty_n;
    sc_signal< sc_logic > B_cached_3_4_channel_read;
    sc_signal< sc_logic > B_cached_3_5_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_3_5_channel_din;
    sc_signal< sc_logic > B_cached_3_5_channel_write;
    sc_signal< sc_lv<32> > B_cached_3_5_channel_dout;
    sc_signal< sc_logic > B_cached_3_5_channel_empty_n;
    sc_signal< sc_logic > B_cached_3_5_channel_read;
    sc_signal< sc_logic > B_cached_3_6_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_3_6_channel_din;
    sc_signal< sc_logic > B_cached_3_6_channel_write;
    sc_signal< sc_lv<32> > B_cached_3_6_channel_dout;
    sc_signal< sc_logic > B_cached_3_6_channel_empty_n;
    sc_signal< sc_logic > B_cached_3_6_channel_read;
    sc_signal< sc_logic > B_cached_3_7_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_3_7_channel_din;
    sc_signal< sc_logic > B_cached_3_7_channel_write;
    sc_signal< sc_lv<32> > B_cached_3_7_channel_dout;
    sc_signal< sc_logic > B_cached_3_7_channel_empty_n;
    sc_signal< sc_logic > B_cached_3_7_channel_read;
    sc_signal< sc_logic > B_cached_4_0_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_4_0_channel_din;
    sc_signal< sc_logic > B_cached_4_0_channel_write;
    sc_signal< sc_lv<32> > B_cached_4_0_channel_dout;
    sc_signal< sc_logic > B_cached_4_0_channel_empty_n;
    sc_signal< sc_logic > B_cached_4_0_channel_read;
    sc_signal< sc_logic > B_cached_4_1_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_4_1_channel_din;
    sc_signal< sc_logic > B_cached_4_1_channel_write;
    sc_signal< sc_lv<32> > B_cached_4_1_channel_dout;
    sc_signal< sc_logic > B_cached_4_1_channel_empty_n;
    sc_signal< sc_logic > B_cached_4_1_channel_read;
    sc_signal< sc_logic > B_cached_4_2_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_4_2_channel_din;
    sc_signal< sc_logic > B_cached_4_2_channel_write;
    sc_signal< sc_lv<32> > B_cached_4_2_channel_dout;
    sc_signal< sc_logic > B_cached_4_2_channel_empty_n;
    sc_signal< sc_logic > B_cached_4_2_channel_read;
    sc_signal< sc_logic > B_cached_4_3_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_4_3_channel_din;
    sc_signal< sc_logic > B_cached_4_3_channel_write;
    sc_signal< sc_lv<32> > B_cached_4_3_channel_dout;
    sc_signal< sc_logic > B_cached_4_3_channel_empty_n;
    sc_signal< sc_logic > B_cached_4_3_channel_read;
    sc_signal< sc_logic > B_cached_4_4_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_4_4_channel_din;
    sc_signal< sc_logic > B_cached_4_4_channel_write;
    sc_signal< sc_lv<32> > B_cached_4_4_channel_dout;
    sc_signal< sc_logic > B_cached_4_4_channel_empty_n;
    sc_signal< sc_logic > B_cached_4_4_channel_read;
    sc_signal< sc_logic > B_cached_4_5_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_4_5_channel_din;
    sc_signal< sc_logic > B_cached_4_5_channel_write;
    sc_signal< sc_lv<32> > B_cached_4_5_channel_dout;
    sc_signal< sc_logic > B_cached_4_5_channel_empty_n;
    sc_signal< sc_logic > B_cached_4_5_channel_read;
    sc_signal< sc_logic > B_cached_4_6_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_4_6_channel_din;
    sc_signal< sc_logic > B_cached_4_6_channel_write;
    sc_signal< sc_lv<32> > B_cached_4_6_channel_dout;
    sc_signal< sc_logic > B_cached_4_6_channel_empty_n;
    sc_signal< sc_logic > B_cached_4_6_channel_read;
    sc_signal< sc_logic > B_cached_4_7_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_4_7_channel_din;
    sc_signal< sc_logic > B_cached_4_7_channel_write;
    sc_signal< sc_lv<32> > B_cached_4_7_channel_dout;
    sc_signal< sc_logic > B_cached_4_7_channel_empty_n;
    sc_signal< sc_logic > B_cached_4_7_channel_read;
    sc_signal< sc_logic > B_cached_5_0_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_5_0_channel_din;
    sc_signal< sc_logic > B_cached_5_0_channel_write;
    sc_signal< sc_lv<32> > B_cached_5_0_channel_dout;
    sc_signal< sc_logic > B_cached_5_0_channel_empty_n;
    sc_signal< sc_logic > B_cached_5_0_channel_read;
    sc_signal< sc_logic > B_cached_5_1_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_5_1_channel_din;
    sc_signal< sc_logic > B_cached_5_1_channel_write;
    sc_signal< sc_lv<32> > B_cached_5_1_channel_dout;
    sc_signal< sc_logic > B_cached_5_1_channel_empty_n;
    sc_signal< sc_logic > B_cached_5_1_channel_read;
    sc_signal< sc_logic > B_cached_5_2_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_5_2_channel_din;
    sc_signal< sc_logic > B_cached_5_2_channel_write;
    sc_signal< sc_lv<32> > B_cached_5_2_channel_dout;
    sc_signal< sc_logic > B_cached_5_2_channel_empty_n;
    sc_signal< sc_logic > B_cached_5_2_channel_read;
    sc_signal< sc_logic > B_cached_5_3_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_5_3_channel_din;
    sc_signal< sc_logic > B_cached_5_3_channel_write;
    sc_signal< sc_lv<32> > B_cached_5_3_channel_dout;
    sc_signal< sc_logic > B_cached_5_3_channel_empty_n;
    sc_signal< sc_logic > B_cached_5_3_channel_read;
    sc_signal< sc_logic > B_cached_5_4_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_5_4_channel_din;
    sc_signal< sc_logic > B_cached_5_4_channel_write;
    sc_signal< sc_lv<32> > B_cached_5_4_channel_dout;
    sc_signal< sc_logic > B_cached_5_4_channel_empty_n;
    sc_signal< sc_logic > B_cached_5_4_channel_read;
    sc_signal< sc_logic > B_cached_5_5_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_5_5_channel_din;
    sc_signal< sc_logic > B_cached_5_5_channel_write;
    sc_signal< sc_lv<32> > B_cached_5_5_channel_dout;
    sc_signal< sc_logic > B_cached_5_5_channel_empty_n;
    sc_signal< sc_logic > B_cached_5_5_channel_read;
    sc_signal< sc_logic > B_cached_5_6_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_5_6_channel_din;
    sc_signal< sc_logic > B_cached_5_6_channel_write;
    sc_signal< sc_lv<32> > B_cached_5_6_channel_dout;
    sc_signal< sc_logic > B_cached_5_6_channel_empty_n;
    sc_signal< sc_logic > B_cached_5_6_channel_read;
    sc_signal< sc_logic > B_cached_5_7_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_5_7_channel_din;
    sc_signal< sc_logic > B_cached_5_7_channel_write;
    sc_signal< sc_lv<32> > B_cached_5_7_channel_dout;
    sc_signal< sc_logic > B_cached_5_7_channel_empty_n;
    sc_signal< sc_logic > B_cached_5_7_channel_read;
    sc_signal< sc_logic > B_cached_6_0_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_6_0_channel_din;
    sc_signal< sc_logic > B_cached_6_0_channel_write;
    sc_signal< sc_lv<32> > B_cached_6_0_channel_dout;
    sc_signal< sc_logic > B_cached_6_0_channel_empty_n;
    sc_signal< sc_logic > B_cached_6_0_channel_read;
    sc_signal< sc_logic > B_cached_6_1_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_6_1_channel_din;
    sc_signal< sc_logic > B_cached_6_1_channel_write;
    sc_signal< sc_lv<32> > B_cached_6_1_channel_dout;
    sc_signal< sc_logic > B_cached_6_1_channel_empty_n;
    sc_signal< sc_logic > B_cached_6_1_channel_read;
    sc_signal< sc_logic > B_cached_6_2_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_6_2_channel_din;
    sc_signal< sc_logic > B_cached_6_2_channel_write;
    sc_signal< sc_lv<32> > B_cached_6_2_channel_dout;
    sc_signal< sc_logic > B_cached_6_2_channel_empty_n;
    sc_signal< sc_logic > B_cached_6_2_channel_read;
    sc_signal< sc_logic > B_cached_6_3_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_6_3_channel_din;
    sc_signal< sc_logic > B_cached_6_3_channel_write;
    sc_signal< sc_lv<32> > B_cached_6_3_channel_dout;
    sc_signal< sc_logic > B_cached_6_3_channel_empty_n;
    sc_signal< sc_logic > B_cached_6_3_channel_read;
    sc_signal< sc_logic > B_cached_6_4_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_6_4_channel_din;
    sc_signal< sc_logic > B_cached_6_4_channel_write;
    sc_signal< sc_lv<32> > B_cached_6_4_channel_dout;
    sc_signal< sc_logic > B_cached_6_4_channel_empty_n;
    sc_signal< sc_logic > B_cached_6_4_channel_read;
    sc_signal< sc_logic > B_cached_6_5_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_6_5_channel_din;
    sc_signal< sc_logic > B_cached_6_5_channel_write;
    sc_signal< sc_lv<32> > B_cached_6_5_channel_dout;
    sc_signal< sc_logic > B_cached_6_5_channel_empty_n;
    sc_signal< sc_logic > B_cached_6_5_channel_read;
    sc_signal< sc_logic > B_cached_6_6_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_6_6_channel_din;
    sc_signal< sc_logic > B_cached_6_6_channel_write;
    sc_signal< sc_lv<32> > B_cached_6_6_channel_dout;
    sc_signal< sc_logic > B_cached_6_6_channel_empty_n;
    sc_signal< sc_logic > B_cached_6_6_channel_read;
    sc_signal< sc_logic > B_cached_6_7_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_6_7_channel_din;
    sc_signal< sc_logic > B_cached_6_7_channel_write;
    sc_signal< sc_lv<32> > B_cached_6_7_channel_dout;
    sc_signal< sc_logic > B_cached_6_7_channel_empty_n;
    sc_signal< sc_logic > B_cached_6_7_channel_read;
    sc_signal< sc_logic > B_cached_7_0_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_7_0_channel_din;
    sc_signal< sc_logic > B_cached_7_0_channel_write;
    sc_signal< sc_lv<32> > B_cached_7_0_channel_dout;
    sc_signal< sc_logic > B_cached_7_0_channel_empty_n;
    sc_signal< sc_logic > B_cached_7_0_channel_read;
    sc_signal< sc_logic > B_cached_7_1_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_7_1_channel_din;
    sc_signal< sc_logic > B_cached_7_1_channel_write;
    sc_signal< sc_lv<32> > B_cached_7_1_channel_dout;
    sc_signal< sc_logic > B_cached_7_1_channel_empty_n;
    sc_signal< sc_logic > B_cached_7_1_channel_read;
    sc_signal< sc_logic > B_cached_7_2_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_7_2_channel_din;
    sc_signal< sc_logic > B_cached_7_2_channel_write;
    sc_signal< sc_lv<32> > B_cached_7_2_channel_dout;
    sc_signal< sc_logic > B_cached_7_2_channel_empty_n;
    sc_signal< sc_logic > B_cached_7_2_channel_read;
    sc_signal< sc_logic > B_cached_7_3_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_7_3_channel_din;
    sc_signal< sc_logic > B_cached_7_3_channel_write;
    sc_signal< sc_lv<32> > B_cached_7_3_channel_dout;
    sc_signal< sc_logic > B_cached_7_3_channel_empty_n;
    sc_signal< sc_logic > B_cached_7_3_channel_read;
    sc_signal< sc_logic > B_cached_7_4_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_7_4_channel_din;
    sc_signal< sc_logic > B_cached_7_4_channel_write;
    sc_signal< sc_lv<32> > B_cached_7_4_channel_dout;
    sc_signal< sc_logic > B_cached_7_4_channel_empty_n;
    sc_signal< sc_logic > B_cached_7_4_channel_read;
    sc_signal< sc_logic > B_cached_7_5_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_7_5_channel_din;
    sc_signal< sc_logic > B_cached_7_5_channel_write;
    sc_signal< sc_lv<32> > B_cached_7_5_channel_dout;
    sc_signal< sc_logic > B_cached_7_5_channel_empty_n;
    sc_signal< sc_logic > B_cached_7_5_channel_read;
    sc_signal< sc_logic > B_cached_7_6_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_7_6_channel_din;
    sc_signal< sc_logic > B_cached_7_6_channel_write;
    sc_signal< sc_lv<32> > B_cached_7_6_channel_dout;
    sc_signal< sc_logic > B_cached_7_6_channel_empty_n;
    sc_signal< sc_logic > B_cached_7_6_channel_read;
    sc_signal< sc_logic > B_cached_7_7_channel_U_ap_dummy_ce;
    sc_signal< sc_lv<32> > B_cached_7_7_channel_din;
    sc_signal< sc_logic > B_cached_7_7_channel_write;
    sc_signal< sc_lv<32> > B_cached_7_7_channel_dout;
    sc_signal< sc_logic > B_cached_7_7_channel_empty_n;
    sc_signal< sc_logic > B_cached_7_7_channel_read;
    sc_signal< sc_logic > ap_reg_procdone_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0;
    sc_signal< sc_logic > ap_sig_hs_done;
    sc_signal< sc_logic > ap_reg_procdone_DCT_MAT_Multiply_1_Loop_Row_proc_U0;
    sc_signal< sc_logic > ap_CS;
    sc_signal< sc_logic > ap_sig_top_allready;
    sc_signal< sc_logic > ap_reg_ready_DCT_MAT_Multiply_1_Loop_Row_proc_U0_ap_ready;
    sc_signal< sc_logic > ap_sig_ready_DCT_MAT_Multiply_1_Loop_Row_proc_U0_ap_ready;
    sc_signal< sc_logic > ap_sig_start_in_DCT_MAT_Multiply_1_Loop_Row_proc_U0_ap_start;
    sc_signal< sc_logic > ap_reg_ready_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_ready;
    sc_signal< sc_logic > ap_sig_ready_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_ready;
    sc_signal< sc_logic > ap_sig_start_in_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_start;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_logic ap_const_logic_1;
    static const bool ap_true;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_A1_address0();
    void thread_A1_address1();
    void thread_A1_ce0();
    void thread_A1_ce1();
    void thread_A1_d0();
    void thread_A1_d1();
    void thread_A1_we0();
    void thread_A1_we1();
    void thread_A2_address0();
    void thread_A2_address1();
    void thread_A2_ce0();
    void thread_A2_ce1();
    void thread_A2_d0();
    void thread_A2_d1();
    void thread_A2_we0();
    void thread_A2_we1();
    void thread_A3_address0();
    void thread_A3_address1();
    void thread_A3_ce0();
    void thread_A3_ce1();
    void thread_A3_d0();
    void thread_A3_d1();
    void thread_A3_we0();
    void thread_A3_we1();
    void thread_A4_address0();
    void thread_A4_address1();
    void thread_A4_ce0();
    void thread_A4_ce1();
    void thread_A4_d0();
    void thread_A4_d1();
    void thread_A4_we0();
    void thread_A4_we1();
    void thread_A5_address0();
    void thread_A5_address1();
    void thread_A5_ce0();
    void thread_A5_ce1();
    void thread_A5_d0();
    void thread_A5_d1();
    void thread_A5_we0();
    void thread_A5_we1();
    void thread_A6_address0();
    void thread_A6_address1();
    void thread_A6_ce0();
    void thread_A6_ce1();
    void thread_A6_d0();
    void thread_A6_d1();
    void thread_A6_we0();
    void thread_A6_we1();
    void thread_A7_address0();
    void thread_A7_address1();
    void thread_A7_ce0();
    void thread_A7_ce1();
    void thread_A7_d0();
    void thread_A7_d1();
    void thread_A7_we0();
    void thread_A7_we1();
    void thread_A_address0();
    void thread_A_address1();
    void thread_A_ce0();
    void thread_A_ce1();
    void thread_A_d0();
    void thread_A_d1();
    void thread_A_we0();
    void thread_A_we1();
    void thread_B_0_address0();
    void thread_B_0_address1();
    void thread_B_0_ce0();
    void thread_B_0_ce1();
    void thread_B_0_d0();
    void thread_B_0_d1();
    void thread_B_0_we0();
    void thread_B_0_we1();
    void thread_B_1_address0();
    void thread_B_1_address1();
    void thread_B_1_ce0();
    void thread_B_1_ce1();
    void thread_B_1_d0();
    void thread_B_1_d1();
    void thread_B_1_we0();
    void thread_B_1_we1();
    void thread_B_2_address0();
    void thread_B_2_address1();
    void thread_B_2_ce0();
    void thread_B_2_ce1();
    void thread_B_2_d0();
    void thread_B_2_d1();
    void thread_B_2_we0();
    void thread_B_2_we1();
    void thread_B_3_address0();
    void thread_B_3_address1();
    void thread_B_3_ce0();
    void thread_B_3_ce1();
    void thread_B_3_d0();
    void thread_B_3_d1();
    void thread_B_3_we0();
    void thread_B_3_we1();
    void thread_B_4_address0();
    void thread_B_4_address1();
    void thread_B_4_ce0();
    void thread_B_4_ce1();
    void thread_B_4_d0();
    void thread_B_4_d1();
    void thread_B_4_we0();
    void thread_B_4_we1();
    void thread_B_5_address0();
    void thread_B_5_address1();
    void thread_B_5_ce0();
    void thread_B_5_ce1();
    void thread_B_5_d0();
    void thread_B_5_d1();
    void thread_B_5_we0();
    void thread_B_5_we1();
    void thread_B_6_address0();
    void thread_B_6_address1();
    void thread_B_6_ce0();
    void thread_B_6_ce1();
    void thread_B_6_d0();
    void thread_B_6_d1();
    void thread_B_6_we0();
    void thread_B_6_we1();
    void thread_B_7_address0();
    void thread_B_7_address1();
    void thread_B_7_ce0();
    void thread_B_7_ce1();
    void thread_B_7_d0();
    void thread_B_7_d1();
    void thread_B_7_we0();
    void thread_B_7_we1();
    void thread_B_cached_0_0_channel_U_ap_dummy_ce();
    void thread_B_cached_0_0_channel_din();
    void thread_B_cached_0_0_channel_read();
    void thread_B_cached_0_0_channel_write();
    void thread_B_cached_0_1_channel_U_ap_dummy_ce();
    void thread_B_cached_0_1_channel_din();
    void thread_B_cached_0_1_channel_read();
    void thread_B_cached_0_1_channel_write();
    void thread_B_cached_0_2_channel_U_ap_dummy_ce();
    void thread_B_cached_0_2_channel_din();
    void thread_B_cached_0_2_channel_read();
    void thread_B_cached_0_2_channel_write();
    void thread_B_cached_0_3_channel_U_ap_dummy_ce();
    void thread_B_cached_0_3_channel_din();
    void thread_B_cached_0_3_channel_read();
    void thread_B_cached_0_3_channel_write();
    void thread_B_cached_0_4_channel_U_ap_dummy_ce();
    void thread_B_cached_0_4_channel_din();
    void thread_B_cached_0_4_channel_read();
    void thread_B_cached_0_4_channel_write();
    void thread_B_cached_0_5_channel_U_ap_dummy_ce();
    void thread_B_cached_0_5_channel_din();
    void thread_B_cached_0_5_channel_read();
    void thread_B_cached_0_5_channel_write();
    void thread_B_cached_0_6_channel_U_ap_dummy_ce();
    void thread_B_cached_0_6_channel_din();
    void thread_B_cached_0_6_channel_read();
    void thread_B_cached_0_6_channel_write();
    void thread_B_cached_0_7_channel_U_ap_dummy_ce();
    void thread_B_cached_0_7_channel_din();
    void thread_B_cached_0_7_channel_read();
    void thread_B_cached_0_7_channel_write();
    void thread_B_cached_1_0_channel_U_ap_dummy_ce();
    void thread_B_cached_1_0_channel_din();
    void thread_B_cached_1_0_channel_read();
    void thread_B_cached_1_0_channel_write();
    void thread_B_cached_1_1_channel_U_ap_dummy_ce();
    void thread_B_cached_1_1_channel_din();
    void thread_B_cached_1_1_channel_read();
    void thread_B_cached_1_1_channel_write();
    void thread_B_cached_1_2_channel_U_ap_dummy_ce();
    void thread_B_cached_1_2_channel_din();
    void thread_B_cached_1_2_channel_read();
    void thread_B_cached_1_2_channel_write();
    void thread_B_cached_1_3_channel_U_ap_dummy_ce();
    void thread_B_cached_1_3_channel_din();
    void thread_B_cached_1_3_channel_read();
    void thread_B_cached_1_3_channel_write();
    void thread_B_cached_1_4_channel_U_ap_dummy_ce();
    void thread_B_cached_1_4_channel_din();
    void thread_B_cached_1_4_channel_read();
    void thread_B_cached_1_4_channel_write();
    void thread_B_cached_1_5_channel_U_ap_dummy_ce();
    void thread_B_cached_1_5_channel_din();
    void thread_B_cached_1_5_channel_read();
    void thread_B_cached_1_5_channel_write();
    void thread_B_cached_1_6_channel_U_ap_dummy_ce();
    void thread_B_cached_1_6_channel_din();
    void thread_B_cached_1_6_channel_read();
    void thread_B_cached_1_6_channel_write();
    void thread_B_cached_1_7_channel_U_ap_dummy_ce();
    void thread_B_cached_1_7_channel_din();
    void thread_B_cached_1_7_channel_read();
    void thread_B_cached_1_7_channel_write();
    void thread_B_cached_2_0_channel_U_ap_dummy_ce();
    void thread_B_cached_2_0_channel_din();
    void thread_B_cached_2_0_channel_read();
    void thread_B_cached_2_0_channel_write();
    void thread_B_cached_2_1_channel_U_ap_dummy_ce();
    void thread_B_cached_2_1_channel_din();
    void thread_B_cached_2_1_channel_read();
    void thread_B_cached_2_1_channel_write();
    void thread_B_cached_2_2_channel_U_ap_dummy_ce();
    void thread_B_cached_2_2_channel_din();
    void thread_B_cached_2_2_channel_read();
    void thread_B_cached_2_2_channel_write();
    void thread_B_cached_2_3_channel_U_ap_dummy_ce();
    void thread_B_cached_2_3_channel_din();
    void thread_B_cached_2_3_channel_read();
    void thread_B_cached_2_3_channel_write();
    void thread_B_cached_2_4_channel_U_ap_dummy_ce();
    void thread_B_cached_2_4_channel_din();
    void thread_B_cached_2_4_channel_read();
    void thread_B_cached_2_4_channel_write();
    void thread_B_cached_2_5_channel_U_ap_dummy_ce();
    void thread_B_cached_2_5_channel_din();
    void thread_B_cached_2_5_channel_read();
    void thread_B_cached_2_5_channel_write();
    void thread_B_cached_2_6_channel_U_ap_dummy_ce();
    void thread_B_cached_2_6_channel_din();
    void thread_B_cached_2_6_channel_read();
    void thread_B_cached_2_6_channel_write();
    void thread_B_cached_2_7_channel_U_ap_dummy_ce();
    void thread_B_cached_2_7_channel_din();
    void thread_B_cached_2_7_channel_read();
    void thread_B_cached_2_7_channel_write();
    void thread_B_cached_3_0_channel_U_ap_dummy_ce();
    void thread_B_cached_3_0_channel_din();
    void thread_B_cached_3_0_channel_read();
    void thread_B_cached_3_0_channel_write();
    void thread_B_cached_3_1_channel_U_ap_dummy_ce();
    void thread_B_cached_3_1_channel_din();
    void thread_B_cached_3_1_channel_read();
    void thread_B_cached_3_1_channel_write();
    void thread_B_cached_3_2_channel_U_ap_dummy_ce();
    void thread_B_cached_3_2_channel_din();
    void thread_B_cached_3_2_channel_read();
    void thread_B_cached_3_2_channel_write();
    void thread_B_cached_3_3_channel_U_ap_dummy_ce();
    void thread_B_cached_3_3_channel_din();
    void thread_B_cached_3_3_channel_read();
    void thread_B_cached_3_3_channel_write();
    void thread_B_cached_3_4_channel_U_ap_dummy_ce();
    void thread_B_cached_3_4_channel_din();
    void thread_B_cached_3_4_channel_read();
    void thread_B_cached_3_4_channel_write();
    void thread_B_cached_3_5_channel_U_ap_dummy_ce();
    void thread_B_cached_3_5_channel_din();
    void thread_B_cached_3_5_channel_read();
    void thread_B_cached_3_5_channel_write();
    void thread_B_cached_3_6_channel_U_ap_dummy_ce();
    void thread_B_cached_3_6_channel_din();
    void thread_B_cached_3_6_channel_read();
    void thread_B_cached_3_6_channel_write();
    void thread_B_cached_3_7_channel_U_ap_dummy_ce();
    void thread_B_cached_3_7_channel_din();
    void thread_B_cached_3_7_channel_read();
    void thread_B_cached_3_7_channel_write();
    void thread_B_cached_4_0_channel_U_ap_dummy_ce();
    void thread_B_cached_4_0_channel_din();
    void thread_B_cached_4_0_channel_read();
    void thread_B_cached_4_0_channel_write();
    void thread_B_cached_4_1_channel_U_ap_dummy_ce();
    void thread_B_cached_4_1_channel_din();
    void thread_B_cached_4_1_channel_read();
    void thread_B_cached_4_1_channel_write();
    void thread_B_cached_4_2_channel_U_ap_dummy_ce();
    void thread_B_cached_4_2_channel_din();
    void thread_B_cached_4_2_channel_read();
    void thread_B_cached_4_2_channel_write();
    void thread_B_cached_4_3_channel_U_ap_dummy_ce();
    void thread_B_cached_4_3_channel_din();
    void thread_B_cached_4_3_channel_read();
    void thread_B_cached_4_3_channel_write();
    void thread_B_cached_4_4_channel_U_ap_dummy_ce();
    void thread_B_cached_4_4_channel_din();
    void thread_B_cached_4_4_channel_read();
    void thread_B_cached_4_4_channel_write();
    void thread_B_cached_4_5_channel_U_ap_dummy_ce();
    void thread_B_cached_4_5_channel_din();
    void thread_B_cached_4_5_channel_read();
    void thread_B_cached_4_5_channel_write();
    void thread_B_cached_4_6_channel_U_ap_dummy_ce();
    void thread_B_cached_4_6_channel_din();
    void thread_B_cached_4_6_channel_read();
    void thread_B_cached_4_6_channel_write();
    void thread_B_cached_4_7_channel_U_ap_dummy_ce();
    void thread_B_cached_4_7_channel_din();
    void thread_B_cached_4_7_channel_read();
    void thread_B_cached_4_7_channel_write();
    void thread_B_cached_5_0_channel_U_ap_dummy_ce();
    void thread_B_cached_5_0_channel_din();
    void thread_B_cached_5_0_channel_read();
    void thread_B_cached_5_0_channel_write();
    void thread_B_cached_5_1_channel_U_ap_dummy_ce();
    void thread_B_cached_5_1_channel_din();
    void thread_B_cached_5_1_channel_read();
    void thread_B_cached_5_1_channel_write();
    void thread_B_cached_5_2_channel_U_ap_dummy_ce();
    void thread_B_cached_5_2_channel_din();
    void thread_B_cached_5_2_channel_read();
    void thread_B_cached_5_2_channel_write();
    void thread_B_cached_5_3_channel_U_ap_dummy_ce();
    void thread_B_cached_5_3_channel_din();
    void thread_B_cached_5_3_channel_read();
    void thread_B_cached_5_3_channel_write();
    void thread_B_cached_5_4_channel_U_ap_dummy_ce();
    void thread_B_cached_5_4_channel_din();
    void thread_B_cached_5_4_channel_read();
    void thread_B_cached_5_4_channel_write();
    void thread_B_cached_5_5_channel_U_ap_dummy_ce();
    void thread_B_cached_5_5_channel_din();
    void thread_B_cached_5_5_channel_read();
    void thread_B_cached_5_5_channel_write();
    void thread_B_cached_5_6_channel_U_ap_dummy_ce();
    void thread_B_cached_5_6_channel_din();
    void thread_B_cached_5_6_channel_read();
    void thread_B_cached_5_6_channel_write();
    void thread_B_cached_5_7_channel_U_ap_dummy_ce();
    void thread_B_cached_5_7_channel_din();
    void thread_B_cached_5_7_channel_read();
    void thread_B_cached_5_7_channel_write();
    void thread_B_cached_6_0_channel_U_ap_dummy_ce();
    void thread_B_cached_6_0_channel_din();
    void thread_B_cached_6_0_channel_read();
    void thread_B_cached_6_0_channel_write();
    void thread_B_cached_6_1_channel_U_ap_dummy_ce();
    void thread_B_cached_6_1_channel_din();
    void thread_B_cached_6_1_channel_read();
    void thread_B_cached_6_1_channel_write();
    void thread_B_cached_6_2_channel_U_ap_dummy_ce();
    void thread_B_cached_6_2_channel_din();
    void thread_B_cached_6_2_channel_read();
    void thread_B_cached_6_2_channel_write();
    void thread_B_cached_6_3_channel_U_ap_dummy_ce();
    void thread_B_cached_6_3_channel_din();
    void thread_B_cached_6_3_channel_read();
    void thread_B_cached_6_3_channel_write();
    void thread_B_cached_6_4_channel_U_ap_dummy_ce();
    void thread_B_cached_6_4_channel_din();
    void thread_B_cached_6_4_channel_read();
    void thread_B_cached_6_4_channel_write();
    void thread_B_cached_6_5_channel_U_ap_dummy_ce();
    void thread_B_cached_6_5_channel_din();
    void thread_B_cached_6_5_channel_read();
    void thread_B_cached_6_5_channel_write();
    void thread_B_cached_6_6_channel_U_ap_dummy_ce();
    void thread_B_cached_6_6_channel_din();
    void thread_B_cached_6_6_channel_read();
    void thread_B_cached_6_6_channel_write();
    void thread_B_cached_6_7_channel_U_ap_dummy_ce();
    void thread_B_cached_6_7_channel_din();
    void thread_B_cached_6_7_channel_read();
    void thread_B_cached_6_7_channel_write();
    void thread_B_cached_7_0_channel_U_ap_dummy_ce();
    void thread_B_cached_7_0_channel_din();
    void thread_B_cached_7_0_channel_read();
    void thread_B_cached_7_0_channel_write();
    void thread_B_cached_7_1_channel_U_ap_dummy_ce();
    void thread_B_cached_7_1_channel_din();
    void thread_B_cached_7_1_channel_read();
    void thread_B_cached_7_1_channel_write();
    void thread_B_cached_7_2_channel_U_ap_dummy_ce();
    void thread_B_cached_7_2_channel_din();
    void thread_B_cached_7_2_channel_read();
    void thread_B_cached_7_2_channel_write();
    void thread_B_cached_7_3_channel_U_ap_dummy_ce();
    void thread_B_cached_7_3_channel_din();
    void thread_B_cached_7_3_channel_read();
    void thread_B_cached_7_3_channel_write();
    void thread_B_cached_7_4_channel_U_ap_dummy_ce();
    void thread_B_cached_7_4_channel_din();
    void thread_B_cached_7_4_channel_read();
    void thread_B_cached_7_4_channel_write();
    void thread_B_cached_7_5_channel_U_ap_dummy_ce();
    void thread_B_cached_7_5_channel_din();
    void thread_B_cached_7_5_channel_read();
    void thread_B_cached_7_5_channel_write();
    void thread_B_cached_7_6_channel_U_ap_dummy_ce();
    void thread_B_cached_7_6_channel_din();
    void thread_B_cached_7_6_channel_read();
    void thread_B_cached_7_6_channel_write();
    void thread_B_cached_7_7_channel_U_ap_dummy_ce();
    void thread_B_cached_7_7_channel_din();
    void thread_B_cached_7_7_channel_read();
    void thread_B_cached_7_7_channel_write();
    void thread_C_address0();
    void thread_C_address1();
    void thread_C_ce0();
    void thread_C_ce1();
    void thread_C_d0();
    void thread_C_d1();
    void thread_C_pipo_update();
    void thread_C_we0();
    void thread_C_we1();
    void thread_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_0_q0();
    void thread_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_1_q0();
    void thread_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_2_q0();
    void thread_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_3_q0();
    void thread_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_4_q0();
    void thread_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_5_q0();
    void thread_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_6_q0();
    void thread_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_7_q0();
    void thread_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_continue();
    void thread_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_start();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_A1_q0();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_A1_q1();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_A2_q0();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_A2_q1();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_A3_q0();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_A3_q1();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_A4_q0();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_A4_q1();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_A5_q0();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_A5_q1();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_A6_q0();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_A6_q1();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_A7_q0();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_A7_q1();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_A_q0();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_A_q1();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_C_pipo_status();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_C_pipo_update();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_ap_continue();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_ap_start();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read1();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read10();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read11();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read12();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read13();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read14();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read15();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read16();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read17();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read18();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read19();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read2();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read20();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read21();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read22();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read23();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read24();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read25();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read26();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read27();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read28();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read29();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read3();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read30();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read31();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read32();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read33();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read34();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read35();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read36();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read37();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read38();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read39();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read4();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read40();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read41();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read42();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read43();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read44();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read45();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read46();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read47();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read48();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read49();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read5();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read50();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read51();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read52();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read53();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read54();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read55();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read56();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read57();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read58();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read59();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read6();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read60();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read61();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read62();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read63();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read7();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read8();
    void thread_DCT_MAT_Multiply_1_Loop_Row_proc_U0_p_read9();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_0_0_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_0_1_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_0_2_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_0_3_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_0_4_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_0_5_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_0_6_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_0_7_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_1_0_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_1_1_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_1_2_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_1_3_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_1_4_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_1_5_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_1_6_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_1_7_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_2_0_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_2_1_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_2_2_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_2_3_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_2_4_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_2_5_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_2_6_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_2_7_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_3_0_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_3_1_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_3_2_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_3_3_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_3_4_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_3_5_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_3_6_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_3_7_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_4_0_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_4_1_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_4_2_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_4_3_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_4_4_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_4_5_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_4_6_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_4_7_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_5_0_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_5_1_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_5_2_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_5_3_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_5_4_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_5_5_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_5_6_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_5_7_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_6_0_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_6_1_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_6_2_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_6_3_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_6_4_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_6_5_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_6_6_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_6_7_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_7_0_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_7_1_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_7_2_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_7_3_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_7_4_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_7_5_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_7_6_channel();
    void thread_ap_chn_write_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_B_cached_7_7_channel();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_hs_continue();
    void thread_ap_sig_hs_done();
    void thread_ap_sig_ready_B_cached_0_0_channel_full_n();
    void thread_ap_sig_ready_B_cached_0_1_channel_full_n();
    void thread_ap_sig_ready_B_cached_0_2_channel_full_n();
    void thread_ap_sig_ready_B_cached_0_3_channel_full_n();
    void thread_ap_sig_ready_B_cached_0_4_channel_full_n();
    void thread_ap_sig_ready_B_cached_0_5_channel_full_n();
    void thread_ap_sig_ready_B_cached_0_6_channel_full_n();
    void thread_ap_sig_ready_B_cached_0_7_channel_full_n();
    void thread_ap_sig_ready_B_cached_1_0_channel_full_n();
    void thread_ap_sig_ready_B_cached_1_1_channel_full_n();
    void thread_ap_sig_ready_B_cached_1_2_channel_full_n();
    void thread_ap_sig_ready_B_cached_1_3_channel_full_n();
    void thread_ap_sig_ready_B_cached_1_4_channel_full_n();
    void thread_ap_sig_ready_B_cached_1_5_channel_full_n();
    void thread_ap_sig_ready_B_cached_1_6_channel_full_n();
    void thread_ap_sig_ready_B_cached_1_7_channel_full_n();
    void thread_ap_sig_ready_B_cached_2_0_channel_full_n();
    void thread_ap_sig_ready_B_cached_2_1_channel_full_n();
    void thread_ap_sig_ready_B_cached_2_2_channel_full_n();
    void thread_ap_sig_ready_B_cached_2_3_channel_full_n();
    void thread_ap_sig_ready_B_cached_2_4_channel_full_n();
    void thread_ap_sig_ready_B_cached_2_5_channel_full_n();
    void thread_ap_sig_ready_B_cached_2_6_channel_full_n();
    void thread_ap_sig_ready_B_cached_2_7_channel_full_n();
    void thread_ap_sig_ready_B_cached_3_0_channel_full_n();
    void thread_ap_sig_ready_B_cached_3_1_channel_full_n();
    void thread_ap_sig_ready_B_cached_3_2_channel_full_n();
    void thread_ap_sig_ready_B_cached_3_3_channel_full_n();
    void thread_ap_sig_ready_B_cached_3_4_channel_full_n();
    void thread_ap_sig_ready_B_cached_3_5_channel_full_n();
    void thread_ap_sig_ready_B_cached_3_6_channel_full_n();
    void thread_ap_sig_ready_B_cached_3_7_channel_full_n();
    void thread_ap_sig_ready_B_cached_4_0_channel_full_n();
    void thread_ap_sig_ready_B_cached_4_1_channel_full_n();
    void thread_ap_sig_ready_B_cached_4_2_channel_full_n();
    void thread_ap_sig_ready_B_cached_4_3_channel_full_n();
    void thread_ap_sig_ready_B_cached_4_4_channel_full_n();
    void thread_ap_sig_ready_B_cached_4_5_channel_full_n();
    void thread_ap_sig_ready_B_cached_4_6_channel_full_n();
    void thread_ap_sig_ready_B_cached_4_7_channel_full_n();
    void thread_ap_sig_ready_B_cached_5_0_channel_full_n();
    void thread_ap_sig_ready_B_cached_5_1_channel_full_n();
    void thread_ap_sig_ready_B_cached_5_2_channel_full_n();
    void thread_ap_sig_ready_B_cached_5_3_channel_full_n();
    void thread_ap_sig_ready_B_cached_5_4_channel_full_n();
    void thread_ap_sig_ready_B_cached_5_5_channel_full_n();
    void thread_ap_sig_ready_B_cached_5_6_channel_full_n();
    void thread_ap_sig_ready_B_cached_5_7_channel_full_n();
    void thread_ap_sig_ready_B_cached_6_0_channel_full_n();
    void thread_ap_sig_ready_B_cached_6_1_channel_full_n();
    void thread_ap_sig_ready_B_cached_6_2_channel_full_n();
    void thread_ap_sig_ready_B_cached_6_3_channel_full_n();
    void thread_ap_sig_ready_B_cached_6_4_channel_full_n();
    void thread_ap_sig_ready_B_cached_6_5_channel_full_n();
    void thread_ap_sig_ready_B_cached_6_6_channel_full_n();
    void thread_ap_sig_ready_B_cached_6_7_channel_full_n();
    void thread_ap_sig_ready_B_cached_7_0_channel_full_n();
    void thread_ap_sig_ready_B_cached_7_1_channel_full_n();
    void thread_ap_sig_ready_B_cached_7_2_channel_full_n();
    void thread_ap_sig_ready_B_cached_7_3_channel_full_n();
    void thread_ap_sig_ready_B_cached_7_4_channel_full_n();
    void thread_ap_sig_ready_B_cached_7_5_channel_full_n();
    void thread_ap_sig_ready_B_cached_7_6_channel_full_n();
    void thread_ap_sig_ready_B_cached_7_7_channel_full_n();
    void thread_ap_sig_ready_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_ready();
    void thread_ap_sig_ready_DCT_MAT_Multiply_1_Loop_Row_proc_U0_ap_ready();
    void thread_ap_sig_start_in_DCT_MAT_Multiply_1_Loop_LoadRow_pr_U0_ap_start();
    void thread_ap_sig_start_in_DCT_MAT_Multiply_1_Loop_Row_proc_U0_ap_start();
    void thread_ap_sig_top_allready();
};

}

using namespace ap_rtl;

#endif
