# Digital System Design

A collection of RTL designs and digital circuits implemented in VHDL.

## ğŸ“š Modules

### Combinational Logic
- **Adders** - Half Adder, Full Adder
- **MUX** - 4-to-1 Multiplexer
- **Decoders** - 2-to-4 Decoder

### Sequential Logic
- **Sequential** - GCD Finite State Machine
- **PatternCounter** - Pattern Detection FSM

### Projects
- **FourBitAdder** - 4-bit Ripple Carry Adder (Vivado Project)

## ğŸ“ Repository Structure

```
Digital-System-Design/
â”œâ”€â”€ Adders/
â”‚   â”œâ”€â”€ half_adder.vhd
â”‚   â”œâ”€â”€ half_adder_tb.vhd
â”‚   â”œâ”€â”€ full_adder.vhd
â”‚   â”œâ”€â”€ full_adder_tb.vhd
â”‚   â””â”€â”€ waveforms/
â”œâ”€â”€ MUX/
â”‚   â”œâ”€â”€ mux4to1.vhd
â”‚   â”œâ”€â”€ mux4to1_tb.vhd
â”‚   â””â”€â”€ waveforms/
â”œâ”€â”€ Decoders/
â”‚   â”œâ”€â”€ decoder2to4.vhd
â”‚   â”œâ”€â”€ decoder2to4_tb.vhd
â”‚   â””â”€â”€ waveforms/
â”œâ”€â”€ Sequential/
â”‚   â”œâ”€â”€ GCD_ASM.vhd
â”‚   â”œâ”€â”€ GCD_ASM_tb.vhd
â”‚   â””â”€â”€ waveforms/
â”œâ”€â”€ PatternCounter/
â”‚   â”œâ”€â”€ pattern_counter.vhd
â”‚   â”œâ”€â”€ pattern_counter_tb.vhd
â”‚   â””â”€â”€ waveforms/
â”œâ”€â”€ FourBitAdder/          # Vivado project
â”œâ”€â”€ Documentation/          # Design diagrams
â””â”€â”€ Notes/                 # Learning notes
```

## ï¿½ Tools Used

- **GHDL** - VHDL Simulator
- **GTKWave** - Waveform Viewer
- **Xilinx Vivado** - FPGA Synthesis and Implementation

## ğŸš€ How to Simulate

### Using GHDL

1. **Compile the design:**
   ```bash
   ghdl -a half_adder.vhd
   ghdl -a half_adder_tb.vhd
   ```

2. **Elaborate:**
   ```bash
   ghdl -e half_adder_tb
   ```

3. **Run simulation:**
   ```bash
   ghdl -r half_adder_tb --vcd=half_adder.vcd
   ```

4. **View waveform:**
   ```bash
   gtkwave half_adder.vcd
   ```

## ï¿½ Learning Resources

- [GHDL Documentation](https://ghdl.readthedocs.io/)
- [VHDL Tutorial](https://www.nandland.com/)
- [GTKWave User Guide](http://gtkwave.sourceforge.net/)

## ï¿½ Notes

See the `Notes/` folder for learning notes and design decisions.

## ğŸ“„ License

See [LICENSE](LICENSE) for details.

---

**Author:** OMDEH  
**Status:** Student Project - 4th Year Engineering

