-- ==============================================================
-- Generated by Vitis HLS v2024.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity delta_encoding_delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m_axi_gmem_AWVALID : OUT STD_LOGIC;
    m_axi_gmem_AWREADY : IN STD_LOGIC;
    m_axi_gmem_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_WVALID : OUT STD_LOGIC;
    m_axi_gmem_WREADY : IN STD_LOGIC;
    m_axi_gmem_WDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_WSTRB : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_WLAST : OUT STD_LOGIC;
    m_axi_gmem_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_ARVALID : OUT STD_LOGIC;
    m_axi_gmem_ARREADY : IN STD_LOGIC;
    m_axi_gmem_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_gmem_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_gmem_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_gmem_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RVALID : IN STD_LOGIC;
    m_axi_gmem_RREADY : OUT STD_LOGIC;
    m_axi_gmem_RDATA : IN STD_LOGIC_VECTOR (31 downto 0);
    m_axi_gmem_RLAST : IN STD_LOGIC;
    m_axi_gmem_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_gmem_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BVALID : IN STD_LOGIC;
    m_axi_gmem_BREADY : OUT STD_LOGIC;
    m_axi_gmem_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_gmem_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_gmem_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    threshold : IN STD_LOGIC_VECTOR (31 downto 0);
    sub1_to_int : IN STD_LOGIC_VECTOR (30 downto 0);
    empty : IN STD_LOGIC_VECTOR (22 downto 0);
    spikes : IN STD_LOGIC_VECTOR (63 downto 0);
    integrator_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    integrator_ce0 : OUT STD_LOGIC;
    integrator_we0 : OUT STD_LOGIC;
    integrator_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    integrator_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    integrator_ce1 : OUT STD_LOGIC;
    integrator_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    integrator_1_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    integrator_1_ce0 : OUT STD_LOGIC;
    integrator_1_we0 : OUT STD_LOGIC;
    integrator_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    integrator_1_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    integrator_1_ce1 : OUT STD_LOGIC;
    integrator_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    integrator_2_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    integrator_2_ce0 : OUT STD_LOGIC;
    integrator_2_we0 : OUT STD_LOGIC;
    integrator_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    integrator_2_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    integrator_2_ce1 : OUT STD_LOGIC;
    integrator_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    integrator_3_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    integrator_3_ce0 : OUT STD_LOGIC;
    integrator_3_we0 : OUT STD_LOGIC;
    integrator_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    integrator_3_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    integrator_3_ce1 : OUT STD_LOGIC;
    integrator_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    integrator_4_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    integrator_4_ce0 : OUT STD_LOGIC;
    integrator_4_we0 : OUT STD_LOGIC;
    integrator_4_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    integrator_4_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    integrator_4_ce1 : OUT STD_LOGIC;
    integrator_4_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    integrator_5_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    integrator_5_ce0 : OUT STD_LOGIC;
    integrator_5_we0 : OUT STD_LOGIC;
    integrator_5_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    integrator_5_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    integrator_5_ce1 : OUT STD_LOGIC;
    integrator_5_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    integrator_6_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    integrator_6_ce0 : OUT STD_LOGIC;
    integrator_6_we0 : OUT STD_LOGIC;
    integrator_6_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    integrator_6_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    integrator_6_ce1 : OUT STD_LOGIC;
    integrator_6_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    integrator_7_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
    integrator_7_ce0 : OUT STD_LOGIC;
    integrator_7_we0 : OUT STD_LOGIC;
    integrator_7_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    integrator_7_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
    integrator_7_ce1 : OUT STD_LOGIC;
    integrator_7_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    leak : IN STD_LOGIC_VECTOR (31 downto 0);
    p_cast_cast : IN STD_LOGIC_VECTOR (61 downto 0);
    sub1 : IN STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of delta_encoding_delta_encoding_Pipeline_TIME_LOOP_PIXEL_LOOP is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv64_310 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000001100010000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv15_4C90 : STD_LOGIC_VECTOR (14 downto 0) := "100110010010000";
    constant ap_const_lv15_1 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000001";
    constant ap_const_lv10_310 : STD_LOGIC_VECTOR (9 downto 0) := "1100010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv15_310 : STD_LOGIC_VECTOR (14 downto 0) := "000001100010000";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv25_1 : STD_LOGIC_VECTOR (24 downto 0) := "0000000000000000000000001";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (2 downto 0) := "001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal and_ln144_1_reg_988 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state18_io : BOOLEAN;
    signal and_ln144_1_reg_988_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state24_pp0_stage2_iter7 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal icmp_ln136_reg_842 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage2 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal gmem_blk_n_AW : STD_LOGIC;
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal gmem_blk_n_W : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal gmem_blk_n_B : STD_LOGIC;
    signal gmem_blk_n_R : STD_LOGIC;
    signal gmem_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal first_iter_0_reg_858 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_403_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_429 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state10_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state19_io : BOOLEAN;
    signal ap_block_state25_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal and_ln144_1_reg_988_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln148_reg_1012 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln148_reg_1012_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal p_cast_cast_cast_fu_441_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast_cast_cast_reg_837 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln136_fu_463_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln136_reg_842_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln136_reg_842_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln136_reg_842_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln136_reg_842_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln136_reg_842_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln136_reg_842_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln137_fu_478_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln137_reg_846 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln137_reg_846_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln137_reg_846_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln137_reg_846_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln137_reg_846_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln136_fu_484_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln136_reg_851 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln136_reg_851_pp0_iter1_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln136_reg_851_pp0_iter2_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln136_reg_851_pp0_iter3_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln136_reg_851_pp0_iter4_reg : STD_LOGIC_VECTOR (9 downto 0);
    signal first_iter_0_fu_492_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln137_fu_498_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln137_reg_862 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln137_reg_862_pp0_iter1_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln137_reg_862_pp0_iter2_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln137_reg_862_pp0_iter3_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln137_reg_862_pp0_iter4_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln137_reg_862_pp0_iter5_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln137_reg_862_pp0_iter6_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln137_reg_862_pp0_iter7_reg : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_predicate_op66_readreq_state2 : BOOLEAN;
    signal ap_block_state2_io : BOOLEAN;
    signal ap_block_state20_io : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal icmp_ln144_2_fu_522_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_2_reg_873 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_2_reg_873_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_2_reg_873_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_2_reg_873_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_2_reg_873_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_3_fu_528_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_3_reg_878 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_3_reg_878_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_3_reg_878_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_3_reg_878_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_3_reg_878_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal integrator_addr_reg_883 : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_addr_reg_883_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_addr_reg_883_pp0_iter3_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_addr_reg_883_pp0_iter4_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_addr_reg_883_pp0_iter5_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_addr_reg_883_pp0_iter6_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_addr_reg_883_pp0_iter7_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_1_addr_reg_889 : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_1_addr_reg_889_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_1_addr_reg_889_pp0_iter3_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_1_addr_reg_889_pp0_iter4_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_1_addr_reg_889_pp0_iter5_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_1_addr_reg_889_pp0_iter6_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_1_addr_reg_889_pp0_iter7_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_2_addr_reg_895 : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_2_addr_reg_895_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_2_addr_reg_895_pp0_iter3_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_2_addr_reg_895_pp0_iter4_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_2_addr_reg_895_pp0_iter5_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_2_addr_reg_895_pp0_iter6_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_2_addr_reg_895_pp0_iter7_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_3_addr_reg_901 : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_3_addr_reg_901_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_3_addr_reg_901_pp0_iter3_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_3_addr_reg_901_pp0_iter4_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_3_addr_reg_901_pp0_iter5_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_3_addr_reg_901_pp0_iter6_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_3_addr_reg_901_pp0_iter7_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_4_addr_reg_907 : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_4_addr_reg_907_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_4_addr_reg_907_pp0_iter3_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_4_addr_reg_907_pp0_iter4_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_4_addr_reg_907_pp0_iter5_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_4_addr_reg_907_pp0_iter6_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_4_addr_reg_907_pp0_iter7_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_5_addr_reg_913 : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_5_addr_reg_913_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_5_addr_reg_913_pp0_iter3_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_5_addr_reg_913_pp0_iter4_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_5_addr_reg_913_pp0_iter5_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_5_addr_reg_913_pp0_iter6_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_5_addr_reg_913_pp0_iter7_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_6_addr_reg_919 : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_6_addr_reg_919_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_6_addr_reg_919_pp0_iter3_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_6_addr_reg_919_pp0_iter4_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_6_addr_reg_919_pp0_iter5_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_6_addr_reg_919_pp0_iter6_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_6_addr_reg_919_pp0_iter7_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_7_addr_reg_925 : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_7_addr_reg_925_pp0_iter2_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_7_addr_reg_925_pp0_iter3_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_7_addr_reg_925_pp0_iter4_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_7_addr_reg_925_pp0_iter5_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_7_addr_reg_925_pp0_iter6_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal integrator_7_addr_reg_925_pp0_iter7_reg : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_fu_564_p19 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_reg_931 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_407_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_reg_936 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal gmem_addr_read_reg_941 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln141_fu_603_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln136_1_fu_616_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal select_ln136_1_reg_951 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_27_fu_631_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal empty_27_reg_956 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_reg_961 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln141_fu_648_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln141_reg_976 : STD_LOGIC_VECTOR (63 downto 0);
    signal and_ln144_fu_693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln144_reg_983 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_29_fu_699_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_29_reg_992 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_30_fu_706_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal empty_30_reg_997 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln145_fu_719_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln145_reg_1002 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln145_2_fu_737_p2 : STD_LOGIC_VECTOR (24 downto 0);
    signal shl_ln145_2_reg_1007 : STD_LOGIC_VECTOR (24 downto 0);
    signal gmem_addr_2_reg_1016 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_31_fu_775_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_31_reg_1028 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_storereflowmerge_phi_fu_395_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter6_storereflowmerge_reg_392 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln137_2_fu_552_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast2_cast_fu_743_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal sext_ln145_fu_753_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln145_2_fu_781_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal i_fu_160 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    signal add_ln137_fu_533_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_load : STD_LOGIC_VECTOR (9 downto 0);
    signal t_fu_164 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    signal indvar_flatten_fu_168 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    signal add_ln136_fu_469_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (14 downto 0);
    signal integrator_ce1_local : STD_LOGIC;
    signal integrator_we0_local : STD_LOGIC;
    signal integrator_d0_local : STD_LOGIC_VECTOR (31 downto 0);
    signal integrator_ce0_local : STD_LOGIC;
    signal integrator_address0_local : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_predicate_pred672_state23 : BOOLEAN;
    signal integrator_1_ce1_local : STD_LOGIC;
    signal integrator_1_we0_local : STD_LOGIC;
    signal integrator_1_d0_local : STD_LOGIC_VECTOR (31 downto 0);
    signal integrator_1_ce0_local : STD_LOGIC;
    signal integrator_1_address0_local : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_predicate_pred699_state23 : BOOLEAN;
    signal integrator_2_ce1_local : STD_LOGIC;
    signal integrator_2_we0_local : STD_LOGIC;
    signal integrator_2_d0_local : STD_LOGIC_VECTOR (31 downto 0);
    signal integrator_2_ce0_local : STD_LOGIC;
    signal integrator_2_address0_local : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_predicate_pred725_state23 : BOOLEAN;
    signal integrator_3_ce1_local : STD_LOGIC;
    signal integrator_3_we0_local : STD_LOGIC;
    signal integrator_3_d0_local : STD_LOGIC_VECTOR (31 downto 0);
    signal integrator_3_ce0_local : STD_LOGIC;
    signal integrator_3_address0_local : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_predicate_pred751_state23 : BOOLEAN;
    signal integrator_4_ce1_local : STD_LOGIC;
    signal integrator_4_we0_local : STD_LOGIC;
    signal integrator_4_d0_local : STD_LOGIC_VECTOR (31 downto 0);
    signal integrator_4_ce0_local : STD_LOGIC;
    signal integrator_4_address0_local : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_predicate_pred777_state23 : BOOLEAN;
    signal integrator_5_ce1_local : STD_LOGIC;
    signal integrator_5_we0_local : STD_LOGIC;
    signal integrator_5_d0_local : STD_LOGIC_VECTOR (31 downto 0);
    signal integrator_5_ce0_local : STD_LOGIC;
    signal integrator_5_address0_local : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_predicate_pred803_state23 : BOOLEAN;
    signal integrator_6_ce1_local : STD_LOGIC;
    signal integrator_6_we0_local : STD_LOGIC;
    signal integrator_6_d0_local : STD_LOGIC_VECTOR (31 downto 0);
    signal integrator_6_ce0_local : STD_LOGIC;
    signal integrator_6_address0_local : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_predicate_pred829_state23 : BOOLEAN;
    signal integrator_7_ce1_local : STD_LOGIC;
    signal integrator_7_we0_local : STD_LOGIC;
    signal integrator_7_d0_local : STD_LOGIC_VECTOR (31 downto 0);
    signal integrator_7_ce0_local : STD_LOGIC;
    signal integrator_7_address0_local : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_predicate_pred855_state23 : BOOLEAN;
    signal grp_fu_403_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_403_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_411_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_411_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_2_fu_513_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal lshr_ln1_fu_543_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_fu_564_p17 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln136_1_fu_610_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_27_fu_631_p0 : STD_LOGIC_VECTOR (4 downto 0);
    signal empty_27_fu_631_p1 : STD_LOGIC_VECTOR (10 downto 0);
    signal zext_ln137_1_fu_640_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal add_ln141_1_fu_643_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln137_fu_637_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal bitcast_ln144_fu_654_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_fu_657_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln144_fu_667_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln144_1_fu_677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln144_fu_671_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln144_fu_683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln144_1_fu_689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln141_cast_cast6_fu_702_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal trunc_ln145_fu_712_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln145_fu_715_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal shl_ln145_1_fu_725_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal zext_ln145_1_fu_733_p1 : STD_LOGIC_VECTOR (24 downto 0);
    signal grp_fu_420_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal tmp_9_fu_764_p3 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_cast7_fu_771_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_403_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage1_00001 : BOOLEAN;
    signal ap_block_pp0_stage2_00001 : BOOLEAN;
    signal grp_fu_403_ce : STD_LOGIC;
    signal grp_fu_407_ce : STD_LOGIC;
    signal grp_fu_411_ce : STD_LOGIC;
    signal ap_predicate_op152_fcmp_state17 : BOOLEAN;
    signal grp_fu_411_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_condition_exit_pp0_iter7_stage0 : STD_LOGIC;
    signal ap_idle_pp0_0to6 : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_idle_pp0_1to8 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal empty_27_fu_631_p00 : STD_LOGIC_VECTOR (14 downto 0);
    signal ap_condition_1201 : BOOLEAN;
    signal ap_condition_1207 : BOOLEAN;
    signal ap_condition_1211 : BOOLEAN;
    signal tmp_fu_564_p1 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_fu_564_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_fu_564_p5 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_fu_564_p7 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_fu_564_p9 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_fu_564_p11 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_fu_564_p13 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_fu_564_p15 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component delta_encoding_faddfsub_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component delta_encoding_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component delta_encoding_fcmp_32ns_32ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component delta_encoding_sparsemux_17_3_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (2 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (2 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (2 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (2 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (2 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (2 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (2 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (2 downto 0);
        din7_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        def : IN STD_LOGIC_VECTOR (31 downto 0);
        sel : IN STD_LOGIC_VECTOR (2 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component delta_encoding_mul_5ns_11ns_15_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (4 downto 0);
        din1 : IN STD_LOGIC_VECTOR (10 downto 0);
        dout : OUT STD_LOGIC_VECTOR (14 downto 0) );
    end component;


    component delta_encoding_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    faddfsub_32ns_32ns_32_5_full_dsp_1_U9 : component delta_encoding_faddfsub_32ns_32ns_32_5_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 5,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_403_p0,
        din1 => grp_fu_403_p1,
        opcode => grp_fu_403_opcode,
        ce => grp_fu_403_ce,
        dout => grp_fu_403_p2);

    fmul_32ns_32ns_32_4_max_dsp_1_U10 : component delta_encoding_fmul_32ns_32ns_32_4_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => tmp_reg_931,
        din1 => leak,
        ce => grp_fu_407_ce,
        dout => grp_fu_407_p2);

    fcmp_32ns_32ns_1_2_no_dsp_1_U11 : component delta_encoding_fcmp_32ns_32ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => add_reg_961,
        din1 => grp_fu_411_p1,
        ce => grp_fu_411_ce,
        opcode => grp_fu_411_opcode,
        dout => grp_fu_411_p2);

    sparsemux_17_3_32_1_1_U12 : component delta_encoding_sparsemux_17_3_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000",
        din0_WIDTH => 32,
        CASE1 => "001",
        din1_WIDTH => 32,
        CASE2 => "010",
        din2_WIDTH => 32,
        CASE3 => "011",
        din3_WIDTH => 32,
        CASE4 => "100",
        din4_WIDTH => 32,
        CASE5 => "101",
        din5_WIDTH => 32,
        CASE6 => "110",
        din6_WIDTH => 32,
        CASE7 => "111",
        din7_WIDTH => 32,
        def_WIDTH => 32,
        sel_WIDTH => 3,
        dout_WIDTH => 32)
    port map (
        din0 => integrator_q1,
        din1 => integrator_1_q1,
        din2 => integrator_2_q1,
        din3 => integrator_3_q1,
        din4 => integrator_4_q1,
        din5 => integrator_5_q1,
        din6 => integrator_6_q1,
        din7 => integrator_7_q1,
        def => tmp_fu_564_p17,
        sel => trunc_ln137_reg_862_pp0_iter1_reg,
        dout => tmp_fu_564_p19);

    mul_5ns_11ns_15_1_1_U13 : component delta_encoding_mul_5ns_11ns_15_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 5,
        din1_WIDTH => 11,
        dout_WIDTH => 15)
    port map (
        din0 => empty_27_fu_631_p0,
        din1 => empty_27_fu_631_p1,
        dout => empty_27_fu_631_p2);

    flow_control_loop_pipe_sequential_init_U : component delta_encoding_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage2,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage2)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter1_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter7_stage0) and (ap_idle_pp0_0to6 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter2_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter7_stage0) and (ap_idle_pp0_0to6 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter3_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter7_stage0) and (ap_idle_pp0_0to6 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter4_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter7_stage0) and (ap_idle_pp0_0to6 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter4_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter5_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter7_stage0) and (ap_idle_pp0_0to6 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter5_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter6_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter7_stage0) and (ap_idle_pp0_0to6 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter6_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
            end if; 
        end if;
    end process;

    ap_loop_exit_ready_pp0_iter7_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_condition_exit_pp0_iter7_stage0) and (ap_idle_pp0_0to6 = ap_const_logic_1))) then 
                ap_loop_exit_ready_pp0_iter7_reg <= ap_const_logic_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then 
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
            end if; 
        end if;
    end process;

    i_fu_160_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                i_fu_160 <= ap_const_lv10_0;
            elsif (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln136_reg_842 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                i_fu_160 <= add_ln137_fu_533_p2;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_168_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                if (((icmp_ln136_fu_463_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten_fu_168 <= add_ln136_fu_469_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_168 <= ap_const_lv15_0;
                end if;
            end if; 
        end if;
    end process;

    t_fu_164_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                t_fu_164 <= ap_const_lv5_0;
            elsif (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
                t_fu_164 <= select_ln136_1_fu_616_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                add_ln141_reg_976 <= add_ln141_fu_648_p2;
                and_ln144_reg_983 <= and_ln144_fu_693_p2;
                    ap_predicate_pred672_state23 <= ((trunc_ln137_reg_862_pp0_iter6_reg = ap_const_lv3_0) and (ap_const_lv1_0 = and_ln144_1_reg_988_pp0_iter6_reg) and (ap_const_lv1_1 = and_ln148_reg_1012_pp0_iter6_reg));
                    ap_predicate_pred699_state23 <= ((trunc_ln137_reg_862_pp0_iter6_reg = ap_const_lv3_1) and (ap_const_lv1_0 = and_ln144_1_reg_988_pp0_iter6_reg) and (ap_const_lv1_1 = and_ln148_reg_1012_pp0_iter6_reg));
                    ap_predicate_pred725_state23 <= ((trunc_ln137_reg_862_pp0_iter6_reg = ap_const_lv3_2) and (ap_const_lv1_0 = and_ln144_1_reg_988_pp0_iter6_reg) and (ap_const_lv1_1 = and_ln148_reg_1012_pp0_iter6_reg));
                    ap_predicate_pred751_state23 <= ((trunc_ln137_reg_862_pp0_iter6_reg = ap_const_lv3_3) and (ap_const_lv1_0 = and_ln144_1_reg_988_pp0_iter6_reg) and (ap_const_lv1_1 = and_ln148_reg_1012_pp0_iter6_reg));
                    ap_predicate_pred777_state23 <= ((trunc_ln137_reg_862_pp0_iter6_reg = ap_const_lv3_4) and (ap_const_lv1_0 = and_ln144_1_reg_988_pp0_iter6_reg) and (ap_const_lv1_1 = and_ln148_reg_1012_pp0_iter6_reg));
                    ap_predicate_pred803_state23 <= ((trunc_ln137_reg_862_pp0_iter6_reg = ap_const_lv3_5) and (ap_const_lv1_0 = and_ln144_1_reg_988_pp0_iter6_reg) and (ap_const_lv1_1 = and_ln148_reg_1012_pp0_iter6_reg));
                    ap_predicate_pred829_state23 <= ((trunc_ln137_reg_862_pp0_iter6_reg = ap_const_lv3_6) and (ap_const_lv1_0 = and_ln144_1_reg_988_pp0_iter6_reg) and (ap_const_lv1_1 = and_ln148_reg_1012_pp0_iter6_reg));
                    ap_predicate_pred855_state23 <= ((trunc_ln137_reg_862_pp0_iter6_reg = ap_const_lv3_7) and (ap_const_lv1_0 = and_ln144_1_reg_988_pp0_iter6_reg) and (ap_const_lv1_1 = and_ln148_reg_1012_pp0_iter6_reg));
                empty_31_reg_1028 <= empty_31_fu_775_p2;
                first_iter_0_reg_858 <= first_iter_0_fu_492_p2;
                gmem_addr_read_reg_941 <= m_axi_gmem_RDATA;
                icmp_ln136_reg_842 <= icmp_ln136_fu_463_p2;
                icmp_ln136_reg_842_pp0_iter1_reg <= icmp_ln136_reg_842;
                icmp_ln136_reg_842_pp0_iter2_reg <= icmp_ln136_reg_842_pp0_iter1_reg;
                icmp_ln136_reg_842_pp0_iter3_reg <= icmp_ln136_reg_842_pp0_iter2_reg;
                icmp_ln136_reg_842_pp0_iter4_reg <= icmp_ln136_reg_842_pp0_iter3_reg;
                icmp_ln136_reg_842_pp0_iter5_reg <= icmp_ln136_reg_842_pp0_iter4_reg;
                icmp_ln136_reg_842_pp0_iter6_reg <= icmp_ln136_reg_842_pp0_iter5_reg;
                icmp_ln137_reg_846 <= icmp_ln137_fu_478_p2;
                icmp_ln137_reg_846_pp0_iter1_reg <= icmp_ln137_reg_846;
                icmp_ln137_reg_846_pp0_iter2_reg <= icmp_ln137_reg_846_pp0_iter1_reg;
                icmp_ln137_reg_846_pp0_iter3_reg <= icmp_ln137_reg_846_pp0_iter2_reg;
                icmp_ln137_reg_846_pp0_iter4_reg <= icmp_ln137_reg_846_pp0_iter3_reg;
                integrator_1_addr_reg_889 <= zext_ln137_2_fu_552_p1(7 - 1 downto 0);
                integrator_1_addr_reg_889_pp0_iter2_reg <= integrator_1_addr_reg_889;
                integrator_1_addr_reg_889_pp0_iter3_reg <= integrator_1_addr_reg_889_pp0_iter2_reg;
                integrator_1_addr_reg_889_pp0_iter4_reg <= integrator_1_addr_reg_889_pp0_iter3_reg;
                integrator_1_addr_reg_889_pp0_iter5_reg <= integrator_1_addr_reg_889_pp0_iter4_reg;
                integrator_1_addr_reg_889_pp0_iter6_reg <= integrator_1_addr_reg_889_pp0_iter5_reg;
                integrator_1_addr_reg_889_pp0_iter7_reg <= integrator_1_addr_reg_889_pp0_iter6_reg;
                integrator_2_addr_reg_895 <= zext_ln137_2_fu_552_p1(7 - 1 downto 0);
                integrator_2_addr_reg_895_pp0_iter2_reg <= integrator_2_addr_reg_895;
                integrator_2_addr_reg_895_pp0_iter3_reg <= integrator_2_addr_reg_895_pp0_iter2_reg;
                integrator_2_addr_reg_895_pp0_iter4_reg <= integrator_2_addr_reg_895_pp0_iter3_reg;
                integrator_2_addr_reg_895_pp0_iter5_reg <= integrator_2_addr_reg_895_pp0_iter4_reg;
                integrator_2_addr_reg_895_pp0_iter6_reg <= integrator_2_addr_reg_895_pp0_iter5_reg;
                integrator_2_addr_reg_895_pp0_iter7_reg <= integrator_2_addr_reg_895_pp0_iter6_reg;
                integrator_3_addr_reg_901 <= zext_ln137_2_fu_552_p1(7 - 1 downto 0);
                integrator_3_addr_reg_901_pp0_iter2_reg <= integrator_3_addr_reg_901;
                integrator_3_addr_reg_901_pp0_iter3_reg <= integrator_3_addr_reg_901_pp0_iter2_reg;
                integrator_3_addr_reg_901_pp0_iter4_reg <= integrator_3_addr_reg_901_pp0_iter3_reg;
                integrator_3_addr_reg_901_pp0_iter5_reg <= integrator_3_addr_reg_901_pp0_iter4_reg;
                integrator_3_addr_reg_901_pp0_iter6_reg <= integrator_3_addr_reg_901_pp0_iter5_reg;
                integrator_3_addr_reg_901_pp0_iter7_reg <= integrator_3_addr_reg_901_pp0_iter6_reg;
                integrator_4_addr_reg_907 <= zext_ln137_2_fu_552_p1(7 - 1 downto 0);
                integrator_4_addr_reg_907_pp0_iter2_reg <= integrator_4_addr_reg_907;
                integrator_4_addr_reg_907_pp0_iter3_reg <= integrator_4_addr_reg_907_pp0_iter2_reg;
                integrator_4_addr_reg_907_pp0_iter4_reg <= integrator_4_addr_reg_907_pp0_iter3_reg;
                integrator_4_addr_reg_907_pp0_iter5_reg <= integrator_4_addr_reg_907_pp0_iter4_reg;
                integrator_4_addr_reg_907_pp0_iter6_reg <= integrator_4_addr_reg_907_pp0_iter5_reg;
                integrator_4_addr_reg_907_pp0_iter7_reg <= integrator_4_addr_reg_907_pp0_iter6_reg;
                integrator_5_addr_reg_913 <= zext_ln137_2_fu_552_p1(7 - 1 downto 0);
                integrator_5_addr_reg_913_pp0_iter2_reg <= integrator_5_addr_reg_913;
                integrator_5_addr_reg_913_pp0_iter3_reg <= integrator_5_addr_reg_913_pp0_iter2_reg;
                integrator_5_addr_reg_913_pp0_iter4_reg <= integrator_5_addr_reg_913_pp0_iter3_reg;
                integrator_5_addr_reg_913_pp0_iter5_reg <= integrator_5_addr_reg_913_pp0_iter4_reg;
                integrator_5_addr_reg_913_pp0_iter6_reg <= integrator_5_addr_reg_913_pp0_iter5_reg;
                integrator_5_addr_reg_913_pp0_iter7_reg <= integrator_5_addr_reg_913_pp0_iter6_reg;
                integrator_6_addr_reg_919 <= zext_ln137_2_fu_552_p1(7 - 1 downto 0);
                integrator_6_addr_reg_919_pp0_iter2_reg <= integrator_6_addr_reg_919;
                integrator_6_addr_reg_919_pp0_iter3_reg <= integrator_6_addr_reg_919_pp0_iter2_reg;
                integrator_6_addr_reg_919_pp0_iter4_reg <= integrator_6_addr_reg_919_pp0_iter3_reg;
                integrator_6_addr_reg_919_pp0_iter5_reg <= integrator_6_addr_reg_919_pp0_iter4_reg;
                integrator_6_addr_reg_919_pp0_iter6_reg <= integrator_6_addr_reg_919_pp0_iter5_reg;
                integrator_6_addr_reg_919_pp0_iter7_reg <= integrator_6_addr_reg_919_pp0_iter6_reg;
                integrator_7_addr_reg_925 <= zext_ln137_2_fu_552_p1(7 - 1 downto 0);
                integrator_7_addr_reg_925_pp0_iter2_reg <= integrator_7_addr_reg_925;
                integrator_7_addr_reg_925_pp0_iter3_reg <= integrator_7_addr_reg_925_pp0_iter2_reg;
                integrator_7_addr_reg_925_pp0_iter4_reg <= integrator_7_addr_reg_925_pp0_iter3_reg;
                integrator_7_addr_reg_925_pp0_iter5_reg <= integrator_7_addr_reg_925_pp0_iter4_reg;
                integrator_7_addr_reg_925_pp0_iter6_reg <= integrator_7_addr_reg_925_pp0_iter5_reg;
                integrator_7_addr_reg_925_pp0_iter7_reg <= integrator_7_addr_reg_925_pp0_iter6_reg;
                integrator_addr_reg_883 <= zext_ln137_2_fu_552_p1(7 - 1 downto 0);
                integrator_addr_reg_883_pp0_iter2_reg <= integrator_addr_reg_883;
                integrator_addr_reg_883_pp0_iter3_reg <= integrator_addr_reg_883_pp0_iter2_reg;
                integrator_addr_reg_883_pp0_iter4_reg <= integrator_addr_reg_883_pp0_iter3_reg;
                integrator_addr_reg_883_pp0_iter5_reg <= integrator_addr_reg_883_pp0_iter4_reg;
                integrator_addr_reg_883_pp0_iter6_reg <= integrator_addr_reg_883_pp0_iter5_reg;
                integrator_addr_reg_883_pp0_iter7_reg <= integrator_addr_reg_883_pp0_iter6_reg;
                p_cast_cast_cast_reg_837 <= p_cast_cast_cast_fu_441_p1;
                select_ln136_reg_851 <= select_ln136_fu_484_p3;
                select_ln136_reg_851_pp0_iter1_reg <= select_ln136_reg_851;
                select_ln136_reg_851_pp0_iter2_reg <= select_ln136_reg_851_pp0_iter1_reg;
                select_ln136_reg_851_pp0_iter3_reg <= select_ln136_reg_851_pp0_iter2_reg;
                select_ln136_reg_851_pp0_iter4_reg <= select_ln136_reg_851_pp0_iter3_reg;
                trunc_ln137_reg_862 <= trunc_ln137_fu_498_p1;
                trunc_ln137_reg_862_pp0_iter1_reg <= trunc_ln137_reg_862;
                trunc_ln137_reg_862_pp0_iter2_reg <= trunc_ln137_reg_862_pp0_iter1_reg;
                trunc_ln137_reg_862_pp0_iter3_reg <= trunc_ln137_reg_862_pp0_iter2_reg;
                trunc_ln137_reg_862_pp0_iter4_reg <= trunc_ln137_reg_862_pp0_iter3_reg;
                trunc_ln137_reg_862_pp0_iter5_reg <= trunc_ln137_reg_862_pp0_iter4_reg;
                trunc_ln137_reg_862_pp0_iter6_reg <= trunc_ln137_reg_862_pp0_iter5_reg;
                trunc_ln137_reg_862_pp0_iter7_reg <= trunc_ln137_reg_862_pp0_iter6_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                add_reg_961 <= grp_fu_403_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                and_ln144_1_reg_988 <= grp_fu_415_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                and_ln144_1_reg_988_pp0_iter6_reg <= and_ln144_1_reg_988;
                and_ln144_1_reg_988_pp0_iter7_reg <= and_ln144_1_reg_988_pp0_iter6_reg;
                empty_29_reg_992 <= empty_29_fu_699_p1;
                empty_30_reg_997 <= empty_30_fu_706_p2;
                icmp_ln144_2_reg_873 <= icmp_ln144_2_fu_522_p2;
                icmp_ln144_2_reg_873_pp0_iter1_reg <= icmp_ln144_2_reg_873;
                icmp_ln144_2_reg_873_pp0_iter2_reg <= icmp_ln144_2_reg_873_pp0_iter1_reg;
                icmp_ln144_2_reg_873_pp0_iter3_reg <= icmp_ln144_2_reg_873_pp0_iter2_reg;
                icmp_ln144_2_reg_873_pp0_iter4_reg <= icmp_ln144_2_reg_873_pp0_iter3_reg;
                icmp_ln144_3_reg_878 <= icmp_ln144_3_fu_528_p2;
                icmp_ln144_3_reg_878_pp0_iter1_reg <= icmp_ln144_3_reg_878;
                icmp_ln144_3_reg_878_pp0_iter2_reg <= icmp_ln144_3_reg_878_pp0_iter1_reg;
                icmp_ln144_3_reg_878_pp0_iter3_reg <= icmp_ln144_3_reg_878_pp0_iter2_reg;
                icmp_ln144_3_reg_878_pp0_iter4_reg <= icmp_ln144_3_reg_878_pp0_iter3_reg;
                select_ln136_1_reg_951 <= select_ln136_1_fu_616_p3;
                shl_ln145_2_reg_1007 <= shl_ln145_2_fu_737_p2;
                shl_ln145_reg_1002 <= shl_ln145_fu_719_p2;
                tmp_reg_931 <= tmp_fu_564_p19;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                and_ln148_reg_1012 <= grp_fu_415_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                and_ln148_reg_1012_pp0_iter6_reg <= and_ln148_reg_1012;
                empty_27_reg_956 <= empty_27_fu_631_p2;
                gmem_addr_2_reg_1016 <= p_cast2_cast_fu_743_p1;
                mul_reg_936 <= grp_fu_407_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln144_1_reg_988_pp0_iter6_reg)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln144_1_reg_988_pp0_iter6_reg) and (ap_const_lv1_1 = and_ln148_reg_1012_pp0_iter6_reg)))) then
                reg_429 <= grp_fu_403_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage2_subdone, ap_block_pp0_stage0_subdone, ap_condition_exit_pp0_iter7_stage0, ap_idle_pp0_0to6, ap_idle_pp0_1to8, ap_block_pp0_stage1_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if (((ap_const_logic_1 = ap_condition_exit_pp0_iter7_stage0) and (ap_idle_pp0_0to6 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to8 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when others =>  
                ap_NS_fsm <= "XXX";
        end case;
    end process;
    add_ln136_1_fu_610_p2 <= std_logic_vector(unsigned(t_fu_164) + unsigned(ap_const_lv5_1));
    add_ln136_fu_469_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv15_1));
    add_ln137_fu_533_p2 <= std_logic_vector(unsigned(select_ln136_reg_851) + unsigned(ap_const_lv10_1));
    add_ln141_1_fu_643_p2 <= std_logic_vector(unsigned(zext_ln137_1_fu_640_p1) + unsigned(spikes));
    add_ln141_cast_cast6_fu_702_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_29_fu_699_p1),4));
    add_ln141_fu_648_p2 <= std_logic_vector(unsigned(add_ln141_1_fu_643_p2) + unsigned(zext_ln137_fu_637_p1));
    and_ln144_fu_693_p2 <= (or_ln144_fu_683_p2 and or_ln144_1_fu_689_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_00001_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter8, ap_block_state10_pp0_stage0_iter3, ap_block_state25_pp0_stage0_iter8)
    begin
                ap_block_pp0_stage0_00001 <= (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state25_pp0_stage0_iter8)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state10_pp0_stage0_iter3)));
    end process;


    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter8, ap_block_state10_pp0_stage0_iter3, ap_block_state25_pp0_stage0_iter8)
    begin
                ap_block_pp0_stage0_01001 <= (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state25_pp0_stage0_iter8)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state10_pp0_stage0_iter3)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter8, ap_block_state10_pp0_stage0_iter3, ap_block_state19_io, ap_block_state25_pp0_stage0_iter8)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state25_pp0_stage0_iter8)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state10_pp0_stage0_iter3)) or ((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state19_io)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter8, ap_block_state10_pp0_stage0_iter3, ap_block_state19_io, ap_block_state25_pp0_stage0_iter8)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state25_pp0_stage0_iter8)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state10_pp0_stage0_iter3)) or ((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state19_io)));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter6, ap_block_state2_io, ap_block_state20_io)
    begin
                ap_block_pp0_stage1_11001 <= (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state20_io)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_io)));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter6, ap_block_state2_io, ap_block_state20_io)
    begin
                ap_block_pp0_stage1_subdone <= (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state20_io)) or ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state2_io)));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_00001_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_state24_pp0_stage2_iter7)
    begin
                ap_block_pp0_stage2_00001 <= ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state24_pp0_stage2_iter7));
    end process;


    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter7, ap_block_state18_io, ap_block_state24_pp0_stage2_iter7)
    begin
                ap_block_pp0_stage2_11001 <= (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state24_pp0_stage2_iter7)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state18_io)));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter7, ap_block_state18_io, ap_block_state24_pp0_stage2_iter7)
    begin
                ap_block_pp0_stage2_subdone <= (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state24_pp0_stage2_iter7)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state18_io)));
    end process;


    ap_block_state10_pp0_stage0_iter3_assign_proc : process(m_axi_gmem_RVALID)
    begin
                ap_block_state10_pp0_stage0_iter3 <= (m_axi_gmem_RVALID = ap_const_logic_0);
    end process;


    ap_block_state18_io_assign_proc : process(m_axi_gmem_AWREADY, and_ln144_1_reg_988)
    begin
                ap_block_state18_io <= ((m_axi_gmem_AWREADY = ap_const_logic_0) and (ap_const_lv1_1 = and_ln144_1_reg_988));
    end process;


    ap_block_state19_io_assign_proc : process(m_axi_gmem_AWREADY, m_axi_gmem_WREADY, and_ln144_1_reg_988)
    begin
                ap_block_state19_io <= (((m_axi_gmem_WREADY = ap_const_logic_0) and (ap_const_lv1_1 = and_ln144_1_reg_988)) or ((m_axi_gmem_AWREADY = ap_const_logic_0) and (ap_const_lv1_0 = and_ln144_1_reg_988)));
    end process;


    ap_block_state20_io_assign_proc : process(m_axi_gmem_WREADY, and_ln144_1_reg_988)
    begin
                ap_block_state20_io <= ((m_axi_gmem_WREADY = ap_const_logic_0) and (ap_const_lv1_0 = and_ln144_1_reg_988));
    end process;


    ap_block_state24_pp0_stage2_iter7_assign_proc : process(m_axi_gmem_BVALID, and_ln144_1_reg_988_pp0_iter7_reg)
    begin
                ap_block_state24_pp0_stage2_iter7 <= ((ap_const_lv1_1 = and_ln144_1_reg_988_pp0_iter7_reg) and (m_axi_gmem_BVALID = ap_const_logic_0));
    end process;


    ap_block_state25_pp0_stage0_iter8_assign_proc : process(m_axi_gmem_BVALID, and_ln144_1_reg_988_pp0_iter7_reg)
    begin
                ap_block_state25_pp0_stage0_iter8 <= ((ap_const_lv1_0 = and_ln144_1_reg_988_pp0_iter7_reg) and (m_axi_gmem_BVALID = ap_const_logic_0));
    end process;


    ap_block_state2_io_assign_proc : process(m_axi_gmem_ARREADY, ap_predicate_op66_readreq_state2)
    begin
                ap_block_state2_io <= ((m_axi_gmem_ARREADY = ap_const_logic_0) and (ap_predicate_op66_readreq_state2 = ap_const_boolean_1));
    end process;


    ap_condition_1201_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_00001, ap_predicate_op152_fcmp_state17)
    begin
                ap_condition_1201 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_00001) and (ap_predicate_op152_fcmp_state17 = ap_const_boolean_1));
    end process;


    ap_condition_1207_assign_proc : process(ap_CS_fsm_pp0_stage0, and_ln144_1_reg_988, ap_block_pp0_stage0_01001)
    begin
                ap_condition_1207 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_const_lv1_1 = and_ln144_1_reg_988));
    end process;


    ap_condition_1211_assign_proc : process(and_ln144_1_reg_988, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_01001)
    begin
                ap_condition_1211 <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (ap_const_lv1_0 = and_ln144_1_reg_988));
    end process;


    ap_condition_exit_pp0_iter0_stage2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone, icmp_ln136_reg_842)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln136_reg_842 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter7_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7, icmp_ln136_reg_842_pp0_iter6_reg, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (icmp_ln136_reg_842_pp0_iter6_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_condition_exit_pp0_iter7_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter7_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter7_reg)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter7_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to6_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to6 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to8_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8)
    begin
        if (((ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to8 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to8 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage2;

    ap_phi_mux_storereflowmerge_phi_fu_395_p4_assign_proc : process(and_ln144_1_reg_988, and_ln148_reg_1012, icmp_ln136_reg_842_pp0_iter5_reg, ap_phi_reg_pp0_iter6_storereflowmerge_reg_392)
    begin
        if (((icmp_ln136_reg_842_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln144_1_reg_988))) then
            if ((ap_const_lv1_0 = and_ln148_reg_1012)) then 
                ap_phi_mux_storereflowmerge_phi_fu_395_p4 <= ap_const_lv32_0;
            elsif ((ap_const_lv1_1 = and_ln148_reg_1012)) then 
                ap_phi_mux_storereflowmerge_phi_fu_395_p4 <= ap_const_lv32_FF;
            else 
                ap_phi_mux_storereflowmerge_phi_fu_395_p4 <= ap_phi_reg_pp0_iter6_storereflowmerge_reg_392;
            end if;
        else 
            ap_phi_mux_storereflowmerge_phi_fu_395_p4 <= ap_phi_reg_pp0_iter6_storereflowmerge_reg_392;
        end if; 
    end process;

    ap_phi_reg_pp0_iter6_storereflowmerge_reg_392 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_predicate_op152_fcmp_state17_assign_proc : process(icmp_ln136_reg_842_pp0_iter5_reg, grp_fu_415_p2)
    begin
                ap_predicate_op152_fcmp_state17 <= ((grp_fu_415_p2 = ap_const_lv1_0) and (icmp_ln136_reg_842_pp0_iter5_reg = ap_const_lv1_0));
    end process;


    ap_predicate_op66_readreq_state2_assign_proc : process(icmp_ln136_reg_842, first_iter_0_reg_858)
    begin
                ap_predicate_op66_readreq_state2 <= ((first_iter_0_reg_858 = ap_const_lv1_1) and (icmp_ln136_reg_842 = ap_const_lv1_0));
    end process;

    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone)
    begin
        if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_160, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_i_load <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_i_load <= i_fu_160;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten_fu_168)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv15_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_168;
        end if; 
    end process;

    bitcast_ln141_fu_603_p1 <= gmem_addr_read_reg_941;
    bitcast_ln144_fu_654_p1 <= add_reg_961;
    empty_27_fu_631_p0 <= empty_27_fu_631_p00(5 - 1 downto 0);
    empty_27_fu_631_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln136_1_reg_951),15));
    empty_27_fu_631_p1 <= ap_const_lv15_310(11 - 1 downto 0);
    empty_29_fu_699_p1 <= add_ln141_reg_976(2 - 1 downto 0);
    empty_30_fu_706_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv4_1),to_integer(unsigned('0' & add_ln141_cast_cast6_fu_702_p1(4-1 downto 0)))));
    empty_31_fu_775_p2 <= std_logic_vector(shift_left(unsigned(ap_phi_mux_storereflowmerge_phi_fu_395_p4),to_integer(unsigned('0' & p_cast7_fu_771_p1(31-1 downto 0)))));
    first_iter_0_fu_492_p2 <= "1" when (select_ln136_fu_484_p3 = ap_const_lv10_0) else "0";

    gmem_blk_n_AR_assign_proc : process(ap_enable_reg_pp0_iter0, m_axi_gmem_ARREADY, icmp_ln136_reg_842, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, first_iter_0_reg_858)
    begin
        if (((first_iter_0_reg_858 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln136_reg_842 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            gmem_blk_n_AR <= m_axi_gmem_ARREADY;
        else 
            gmem_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_AW_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_CS_fsm_pp0_stage2, m_axi_gmem_AWREADY, and_ln144_1_reg_988, ap_block_pp0_stage2, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_lv1_0 = and_ln144_1_reg_988)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_lv1_1 = and_ln144_1_reg_988)))) then 
            gmem_blk_n_AW <= m_axi_gmem_AWREADY;
        else 
            gmem_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_B_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_CS_fsm_pp0_stage2, m_axi_gmem_BVALID, and_ln144_1_reg_988_pp0_iter7_reg, ap_block_pp0_stage2, ap_block_pp0_stage0)
    begin
        if ((((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_lv1_0 = and_ln144_1_reg_988_pp0_iter7_reg)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_lv1_1 = and_ln144_1_reg_988_pp0_iter7_reg)))) then 
            gmem_blk_n_B <= m_axi_gmem_BVALID;
        else 
            gmem_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_R_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, m_axi_gmem_RVALID, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            gmem_blk_n_R <= m_axi_gmem_RVALID;
        else 
            gmem_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    gmem_blk_n_W_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, m_axi_gmem_WREADY, and_ln144_1_reg_988, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
        if ((((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_0 = and_ln144_1_reg_988)) or ((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_lv1_1 = and_ln144_1_reg_988)))) then 
            gmem_blk_n_W <= m_axi_gmem_WREADY;
        else 
            gmem_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_403_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_403_ce <= ap_const_logic_1;
        else 
            grp_fu_403_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_403_opcode_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage2, and_ln144_1_reg_988, ap_CS_fsm_pp0_stage1, grp_fu_415_p2, ap_block_pp0_stage1_00001, ap_block_pp0_stage2_00001)
    begin
        if (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_00001) and (ap_const_lv1_1 = and_ln144_1_reg_988))) then 
            grp_fu_403_opcode <= ap_const_lv2_1;
        elsif ((((grp_fu_415_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_00001) and (ap_const_lv1_0 = and_ln144_1_reg_988)) or ((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_00001)))) then 
            grp_fu_403_opcode <= ap_const_lv2_0;
        else 
            grp_fu_403_opcode <= "XX";
        end if; 
    end process;


    grp_fu_403_p0_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage2, and_ln144_1_reg_988, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, mul_reg_936, add_reg_961, grp_fu_415_p2)
    begin
        if ((((grp_fu_415_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_lv1_0 = and_ln144_1_reg_988)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_lv1_1 = and_ln144_1_reg_988)))) then 
            grp_fu_403_p0 <= add_reg_961;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_403_p0 <= mul_reg_936;
        else 
            grp_fu_403_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_403_p1_assign_proc : process(ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter5, ap_CS_fsm_pp0_stage2, and_ln144_1_reg_988, threshold, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, bitcast_ln141_fu_603_p1, grp_fu_415_p2)
    begin
        if ((((grp_fu_415_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_lv1_0 = and_ln144_1_reg_988)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_lv1_1 = and_ln144_1_reg_988)))) then 
            grp_fu_403_p1 <= threshold;
        elsif (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
            grp_fu_403_p1 <= bitcast_ln141_fu_603_p1;
        else 
            grp_fu_403_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_407_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_407_ce <= ap_const_logic_1;
        else 
            grp_fu_407_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_411_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            grp_fu_411_ce <= ap_const_logic_1;
        else 
            grp_fu_411_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_411_opcode_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, ap_block_pp0_stage0_00001, ap_condition_1201)
    begin
        if ((ap_enable_reg_pp0_iter5 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1201)) then 
                grp_fu_411_opcode <= ap_const_lv5_4;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_00001))) then 
                grp_fu_411_opcode <= ap_const_lv5_2;
            else 
                grp_fu_411_opcode <= "XXXXX";
            end if;
        else 
            grp_fu_411_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_411_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, threshold, sub1, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter5 = ap_const_logic_1)) then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1))) then 
                grp_fu_411_p1 <= sub1;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
                grp_fu_411_p1 <= threshold;
            else 
                grp_fu_411_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_411_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_415_p2 <= (grp_fu_411_p2 and and_ln144_reg_983);
    grp_fu_420_p4 <= add_ln141_reg_976(63 downto 2);
    icmp_ln136_fu_463_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv15_4C90) else "0";
    icmp_ln137_fu_478_p2 <= "1" when (ap_sig_allocacmp_i_load = ap_const_lv10_310) else "0";
    icmp_ln144_1_fu_677_p2 <= "1" when (trunc_ln144_fu_667_p1 = ap_const_lv23_0) else "0";
    icmp_ln144_2_fu_522_p2 <= "0" when (tmp_2_fu_513_p4 = ap_const_lv8_FF) else "1";
    icmp_ln144_3_fu_528_p2 <= "1" when (empty = ap_const_lv23_0) else "0";
    icmp_ln144_fu_671_p2 <= "0" when (tmp_1_fu_657_p4 = ap_const_lv8_FF) else "1";
    integrator_1_address0 <= integrator_1_address0_local;

    integrator_1_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter7, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, and_ln144_1_reg_988_pp0_iter6_reg, trunc_ln137_reg_862_pp0_iter7_reg, integrator_1_addr_reg_889_pp0_iter4_reg, integrator_1_addr_reg_889_pp0_iter7_reg, ap_predicate_pred699_state23)
    begin
        if ((((ap_predicate_pred699_state23 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (trunc_ln137_reg_862_pp0_iter7_reg = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_1 = and_ln144_1_reg_988_pp0_iter6_reg)))) then 
            integrator_1_address0_local <= integrator_1_addr_reg_889_pp0_iter7_reg;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            integrator_1_address0_local <= integrator_1_addr_reg_889_pp0_iter4_reg;
        else 
            integrator_1_address0_local <= "XXXXXXX";
        end if; 
    end process;

    integrator_1_address1 <= zext_ln137_2_fu_552_p1(7 - 1 downto 0);
    integrator_1_ce0 <= integrator_1_ce0_local;

    integrator_1_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, and_ln144_1_reg_988_pp0_iter6_reg, trunc_ln137_reg_862_pp0_iter7_reg, ap_block_pp0_stage1_11001, ap_predicate_pred699_state23)
    begin
        if ((((ap_predicate_pred699_state23 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (trunc_ln137_reg_862_pp0_iter7_reg = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_1 = and_ln144_1_reg_988_pp0_iter6_reg)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            integrator_1_ce0_local <= ap_const_logic_1;
        else 
            integrator_1_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    integrator_1_ce1 <= integrator_1_ce1_local;

    integrator_1_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            integrator_1_ce1_local <= ap_const_logic_1;
        else 
            integrator_1_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    integrator_1_d0 <= integrator_1_d0_local;

    integrator_1_d0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter7, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, reg_429, and_ln144_1_reg_988_pp0_iter6_reg, trunc_ln137_reg_862_pp0_iter7_reg, add_reg_961, ap_predicate_pred699_state23)
    begin
        if ((((ap_predicate_pred699_state23 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (trunc_ln137_reg_862_pp0_iter7_reg = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_1 = and_ln144_1_reg_988_pp0_iter6_reg)))) then 
            integrator_1_d0_local <= reg_429;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            integrator_1_d0_local <= add_reg_961;
        else 
            integrator_1_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    integrator_1_we0 <= integrator_1_we0_local;

    integrator_1_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, and_ln144_1_reg_988_pp0_iter6_reg, trunc_ln137_reg_862_pp0_iter4_reg, trunc_ln137_reg_862_pp0_iter7_reg, ap_block_pp0_stage1_11001, ap_predicate_pred699_state23)
    begin
        if ((((ap_predicate_pred699_state23 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((trunc_ln137_reg_862_pp0_iter4_reg = ap_const_lv3_1) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (trunc_ln137_reg_862_pp0_iter7_reg = ap_const_lv3_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_1 = and_ln144_1_reg_988_pp0_iter6_reg)))) then 
            integrator_1_we0_local <= ap_const_logic_1;
        else 
            integrator_1_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    integrator_2_address0 <= integrator_2_address0_local;

    integrator_2_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter7, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, and_ln144_1_reg_988_pp0_iter6_reg, trunc_ln137_reg_862_pp0_iter7_reg, integrator_2_addr_reg_895_pp0_iter4_reg, integrator_2_addr_reg_895_pp0_iter7_reg, ap_predicate_pred725_state23)
    begin
        if ((((ap_predicate_pred725_state23 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (trunc_ln137_reg_862_pp0_iter7_reg = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_1 = and_ln144_1_reg_988_pp0_iter6_reg)))) then 
            integrator_2_address0_local <= integrator_2_addr_reg_895_pp0_iter7_reg;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            integrator_2_address0_local <= integrator_2_addr_reg_895_pp0_iter4_reg;
        else 
            integrator_2_address0_local <= "XXXXXXX";
        end if; 
    end process;

    integrator_2_address1 <= zext_ln137_2_fu_552_p1(7 - 1 downto 0);
    integrator_2_ce0 <= integrator_2_ce0_local;

    integrator_2_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, and_ln144_1_reg_988_pp0_iter6_reg, trunc_ln137_reg_862_pp0_iter7_reg, ap_block_pp0_stage1_11001, ap_predicate_pred725_state23)
    begin
        if ((((ap_predicate_pred725_state23 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (trunc_ln137_reg_862_pp0_iter7_reg = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_1 = and_ln144_1_reg_988_pp0_iter6_reg)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            integrator_2_ce0_local <= ap_const_logic_1;
        else 
            integrator_2_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    integrator_2_ce1 <= integrator_2_ce1_local;

    integrator_2_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            integrator_2_ce1_local <= ap_const_logic_1;
        else 
            integrator_2_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    integrator_2_d0 <= integrator_2_d0_local;

    integrator_2_d0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter7, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, reg_429, and_ln144_1_reg_988_pp0_iter6_reg, trunc_ln137_reg_862_pp0_iter7_reg, add_reg_961, ap_predicate_pred725_state23)
    begin
        if ((((ap_predicate_pred725_state23 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (trunc_ln137_reg_862_pp0_iter7_reg = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_1 = and_ln144_1_reg_988_pp0_iter6_reg)))) then 
            integrator_2_d0_local <= reg_429;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            integrator_2_d0_local <= add_reg_961;
        else 
            integrator_2_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    integrator_2_we0 <= integrator_2_we0_local;

    integrator_2_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, and_ln144_1_reg_988_pp0_iter6_reg, trunc_ln137_reg_862_pp0_iter4_reg, trunc_ln137_reg_862_pp0_iter7_reg, ap_block_pp0_stage1_11001, ap_predicate_pred725_state23)
    begin
        if ((((ap_predicate_pred725_state23 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((trunc_ln137_reg_862_pp0_iter4_reg = ap_const_lv3_2) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (trunc_ln137_reg_862_pp0_iter7_reg = ap_const_lv3_2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_1 = and_ln144_1_reg_988_pp0_iter6_reg)))) then 
            integrator_2_we0_local <= ap_const_logic_1;
        else 
            integrator_2_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    integrator_3_address0 <= integrator_3_address0_local;

    integrator_3_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter7, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, and_ln144_1_reg_988_pp0_iter6_reg, trunc_ln137_reg_862_pp0_iter7_reg, integrator_3_addr_reg_901_pp0_iter4_reg, integrator_3_addr_reg_901_pp0_iter7_reg, ap_predicate_pred751_state23)
    begin
        if ((((ap_predicate_pred751_state23 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (trunc_ln137_reg_862_pp0_iter7_reg = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_1 = and_ln144_1_reg_988_pp0_iter6_reg)))) then 
            integrator_3_address0_local <= integrator_3_addr_reg_901_pp0_iter7_reg;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            integrator_3_address0_local <= integrator_3_addr_reg_901_pp0_iter4_reg;
        else 
            integrator_3_address0_local <= "XXXXXXX";
        end if; 
    end process;

    integrator_3_address1 <= zext_ln137_2_fu_552_p1(7 - 1 downto 0);
    integrator_3_ce0 <= integrator_3_ce0_local;

    integrator_3_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, and_ln144_1_reg_988_pp0_iter6_reg, trunc_ln137_reg_862_pp0_iter7_reg, ap_block_pp0_stage1_11001, ap_predicate_pred751_state23)
    begin
        if ((((ap_predicate_pred751_state23 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (trunc_ln137_reg_862_pp0_iter7_reg = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_1 = and_ln144_1_reg_988_pp0_iter6_reg)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            integrator_3_ce0_local <= ap_const_logic_1;
        else 
            integrator_3_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    integrator_3_ce1 <= integrator_3_ce1_local;

    integrator_3_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            integrator_3_ce1_local <= ap_const_logic_1;
        else 
            integrator_3_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    integrator_3_d0 <= integrator_3_d0_local;

    integrator_3_d0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter7, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, reg_429, and_ln144_1_reg_988_pp0_iter6_reg, trunc_ln137_reg_862_pp0_iter7_reg, add_reg_961, ap_predicate_pred751_state23)
    begin
        if ((((ap_predicate_pred751_state23 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (trunc_ln137_reg_862_pp0_iter7_reg = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_1 = and_ln144_1_reg_988_pp0_iter6_reg)))) then 
            integrator_3_d0_local <= reg_429;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            integrator_3_d0_local <= add_reg_961;
        else 
            integrator_3_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    integrator_3_we0 <= integrator_3_we0_local;

    integrator_3_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, and_ln144_1_reg_988_pp0_iter6_reg, trunc_ln137_reg_862_pp0_iter4_reg, trunc_ln137_reg_862_pp0_iter7_reg, ap_block_pp0_stage1_11001, ap_predicate_pred751_state23)
    begin
        if ((((ap_predicate_pred751_state23 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((trunc_ln137_reg_862_pp0_iter4_reg = ap_const_lv3_3) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (trunc_ln137_reg_862_pp0_iter7_reg = ap_const_lv3_3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_1 = and_ln144_1_reg_988_pp0_iter6_reg)))) then 
            integrator_3_we0_local <= ap_const_logic_1;
        else 
            integrator_3_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    integrator_4_address0 <= integrator_4_address0_local;

    integrator_4_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter7, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, and_ln144_1_reg_988_pp0_iter6_reg, trunc_ln137_reg_862_pp0_iter7_reg, integrator_4_addr_reg_907_pp0_iter4_reg, integrator_4_addr_reg_907_pp0_iter7_reg, ap_predicate_pred777_state23)
    begin
        if ((((ap_predicate_pred777_state23 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (trunc_ln137_reg_862_pp0_iter7_reg = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_1 = and_ln144_1_reg_988_pp0_iter6_reg)))) then 
            integrator_4_address0_local <= integrator_4_addr_reg_907_pp0_iter7_reg;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            integrator_4_address0_local <= integrator_4_addr_reg_907_pp0_iter4_reg;
        else 
            integrator_4_address0_local <= "XXXXXXX";
        end if; 
    end process;

    integrator_4_address1 <= zext_ln137_2_fu_552_p1(7 - 1 downto 0);
    integrator_4_ce0 <= integrator_4_ce0_local;

    integrator_4_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, and_ln144_1_reg_988_pp0_iter6_reg, trunc_ln137_reg_862_pp0_iter7_reg, ap_block_pp0_stage1_11001, ap_predicate_pred777_state23)
    begin
        if ((((ap_predicate_pred777_state23 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (trunc_ln137_reg_862_pp0_iter7_reg = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_1 = and_ln144_1_reg_988_pp0_iter6_reg)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            integrator_4_ce0_local <= ap_const_logic_1;
        else 
            integrator_4_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    integrator_4_ce1 <= integrator_4_ce1_local;

    integrator_4_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            integrator_4_ce1_local <= ap_const_logic_1;
        else 
            integrator_4_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    integrator_4_d0 <= integrator_4_d0_local;

    integrator_4_d0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter7, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, reg_429, and_ln144_1_reg_988_pp0_iter6_reg, trunc_ln137_reg_862_pp0_iter7_reg, add_reg_961, ap_predicate_pred777_state23)
    begin
        if ((((ap_predicate_pred777_state23 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (trunc_ln137_reg_862_pp0_iter7_reg = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_1 = and_ln144_1_reg_988_pp0_iter6_reg)))) then 
            integrator_4_d0_local <= reg_429;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            integrator_4_d0_local <= add_reg_961;
        else 
            integrator_4_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    integrator_4_we0 <= integrator_4_we0_local;

    integrator_4_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, and_ln144_1_reg_988_pp0_iter6_reg, trunc_ln137_reg_862_pp0_iter4_reg, trunc_ln137_reg_862_pp0_iter7_reg, ap_block_pp0_stage1_11001, ap_predicate_pred777_state23)
    begin
        if ((((ap_predicate_pred777_state23 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((trunc_ln137_reg_862_pp0_iter4_reg = ap_const_lv3_4) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (trunc_ln137_reg_862_pp0_iter7_reg = ap_const_lv3_4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_1 = and_ln144_1_reg_988_pp0_iter6_reg)))) then 
            integrator_4_we0_local <= ap_const_logic_1;
        else 
            integrator_4_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    integrator_5_address0 <= integrator_5_address0_local;

    integrator_5_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter7, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, and_ln144_1_reg_988_pp0_iter6_reg, trunc_ln137_reg_862_pp0_iter7_reg, integrator_5_addr_reg_913_pp0_iter4_reg, integrator_5_addr_reg_913_pp0_iter7_reg, ap_predicate_pred803_state23)
    begin
        if ((((ap_predicate_pred803_state23 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (trunc_ln137_reg_862_pp0_iter7_reg = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_1 = and_ln144_1_reg_988_pp0_iter6_reg)))) then 
            integrator_5_address0_local <= integrator_5_addr_reg_913_pp0_iter7_reg;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            integrator_5_address0_local <= integrator_5_addr_reg_913_pp0_iter4_reg;
        else 
            integrator_5_address0_local <= "XXXXXXX";
        end if; 
    end process;

    integrator_5_address1 <= zext_ln137_2_fu_552_p1(7 - 1 downto 0);
    integrator_5_ce0 <= integrator_5_ce0_local;

    integrator_5_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, and_ln144_1_reg_988_pp0_iter6_reg, trunc_ln137_reg_862_pp0_iter7_reg, ap_block_pp0_stage1_11001, ap_predicate_pred803_state23)
    begin
        if ((((ap_predicate_pred803_state23 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (trunc_ln137_reg_862_pp0_iter7_reg = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_1 = and_ln144_1_reg_988_pp0_iter6_reg)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            integrator_5_ce0_local <= ap_const_logic_1;
        else 
            integrator_5_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    integrator_5_ce1 <= integrator_5_ce1_local;

    integrator_5_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            integrator_5_ce1_local <= ap_const_logic_1;
        else 
            integrator_5_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    integrator_5_d0 <= integrator_5_d0_local;

    integrator_5_d0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter7, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, reg_429, and_ln144_1_reg_988_pp0_iter6_reg, trunc_ln137_reg_862_pp0_iter7_reg, add_reg_961, ap_predicate_pred803_state23)
    begin
        if ((((ap_predicate_pred803_state23 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (trunc_ln137_reg_862_pp0_iter7_reg = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_1 = and_ln144_1_reg_988_pp0_iter6_reg)))) then 
            integrator_5_d0_local <= reg_429;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            integrator_5_d0_local <= add_reg_961;
        else 
            integrator_5_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    integrator_5_we0 <= integrator_5_we0_local;

    integrator_5_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, and_ln144_1_reg_988_pp0_iter6_reg, trunc_ln137_reg_862_pp0_iter4_reg, trunc_ln137_reg_862_pp0_iter7_reg, ap_block_pp0_stage1_11001, ap_predicate_pred803_state23)
    begin
        if ((((ap_predicate_pred803_state23 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((trunc_ln137_reg_862_pp0_iter4_reg = ap_const_lv3_5) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (trunc_ln137_reg_862_pp0_iter7_reg = ap_const_lv3_5) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_1 = and_ln144_1_reg_988_pp0_iter6_reg)))) then 
            integrator_5_we0_local <= ap_const_logic_1;
        else 
            integrator_5_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    integrator_6_address0 <= integrator_6_address0_local;

    integrator_6_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter7, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, and_ln144_1_reg_988_pp0_iter6_reg, trunc_ln137_reg_862_pp0_iter7_reg, integrator_6_addr_reg_919_pp0_iter4_reg, integrator_6_addr_reg_919_pp0_iter7_reg, ap_predicate_pred829_state23)
    begin
        if ((((ap_predicate_pred829_state23 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (trunc_ln137_reg_862_pp0_iter7_reg = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_1 = and_ln144_1_reg_988_pp0_iter6_reg)))) then 
            integrator_6_address0_local <= integrator_6_addr_reg_919_pp0_iter7_reg;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            integrator_6_address0_local <= integrator_6_addr_reg_919_pp0_iter4_reg;
        else 
            integrator_6_address0_local <= "XXXXXXX";
        end if; 
    end process;

    integrator_6_address1 <= zext_ln137_2_fu_552_p1(7 - 1 downto 0);
    integrator_6_ce0 <= integrator_6_ce0_local;

    integrator_6_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, and_ln144_1_reg_988_pp0_iter6_reg, trunc_ln137_reg_862_pp0_iter7_reg, ap_block_pp0_stage1_11001, ap_predicate_pred829_state23)
    begin
        if ((((ap_predicate_pred829_state23 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (trunc_ln137_reg_862_pp0_iter7_reg = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_1 = and_ln144_1_reg_988_pp0_iter6_reg)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            integrator_6_ce0_local <= ap_const_logic_1;
        else 
            integrator_6_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    integrator_6_ce1 <= integrator_6_ce1_local;

    integrator_6_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            integrator_6_ce1_local <= ap_const_logic_1;
        else 
            integrator_6_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    integrator_6_d0 <= integrator_6_d0_local;

    integrator_6_d0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter7, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, reg_429, and_ln144_1_reg_988_pp0_iter6_reg, trunc_ln137_reg_862_pp0_iter7_reg, add_reg_961, ap_predicate_pred829_state23)
    begin
        if ((((ap_predicate_pred829_state23 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (trunc_ln137_reg_862_pp0_iter7_reg = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_1 = and_ln144_1_reg_988_pp0_iter6_reg)))) then 
            integrator_6_d0_local <= reg_429;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            integrator_6_d0_local <= add_reg_961;
        else 
            integrator_6_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    integrator_6_we0 <= integrator_6_we0_local;

    integrator_6_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, and_ln144_1_reg_988_pp0_iter6_reg, trunc_ln137_reg_862_pp0_iter4_reg, trunc_ln137_reg_862_pp0_iter7_reg, ap_block_pp0_stage1_11001, ap_predicate_pred829_state23)
    begin
        if ((((ap_predicate_pred829_state23 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((trunc_ln137_reg_862_pp0_iter4_reg = ap_const_lv3_6) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (trunc_ln137_reg_862_pp0_iter7_reg = ap_const_lv3_6) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_1 = and_ln144_1_reg_988_pp0_iter6_reg)))) then 
            integrator_6_we0_local <= ap_const_logic_1;
        else 
            integrator_6_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    integrator_7_address0 <= integrator_7_address0_local;

    integrator_7_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter7, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, and_ln144_1_reg_988_pp0_iter6_reg, trunc_ln137_reg_862_pp0_iter7_reg, integrator_7_addr_reg_925_pp0_iter4_reg, integrator_7_addr_reg_925_pp0_iter7_reg, ap_predicate_pred855_state23)
    begin
        if ((((ap_predicate_pred855_state23 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (trunc_ln137_reg_862_pp0_iter7_reg = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_1 = and_ln144_1_reg_988_pp0_iter6_reg)))) then 
            integrator_7_address0_local <= integrator_7_addr_reg_925_pp0_iter7_reg;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            integrator_7_address0_local <= integrator_7_addr_reg_925_pp0_iter4_reg;
        else 
            integrator_7_address0_local <= "XXXXXXX";
        end if; 
    end process;

    integrator_7_address1 <= zext_ln137_2_fu_552_p1(7 - 1 downto 0);
    integrator_7_ce0 <= integrator_7_ce0_local;

    integrator_7_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, and_ln144_1_reg_988_pp0_iter6_reg, trunc_ln137_reg_862_pp0_iter7_reg, ap_block_pp0_stage1_11001, ap_predicate_pred855_state23)
    begin
        if ((((ap_predicate_pred855_state23 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (trunc_ln137_reg_862_pp0_iter7_reg = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_1 = and_ln144_1_reg_988_pp0_iter6_reg)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            integrator_7_ce0_local <= ap_const_logic_1;
        else 
            integrator_7_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    integrator_7_ce1 <= integrator_7_ce1_local;

    integrator_7_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            integrator_7_ce1_local <= ap_const_logic_1;
        else 
            integrator_7_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    integrator_7_d0 <= integrator_7_d0_local;

    integrator_7_d0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter7, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, reg_429, and_ln144_1_reg_988_pp0_iter6_reg, trunc_ln137_reg_862_pp0_iter7_reg, add_reg_961, ap_predicate_pred855_state23)
    begin
        if ((((ap_predicate_pred855_state23 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (trunc_ln137_reg_862_pp0_iter7_reg = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_1 = and_ln144_1_reg_988_pp0_iter6_reg)))) then 
            integrator_7_d0_local <= reg_429;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            integrator_7_d0_local <= add_reg_961;
        else 
            integrator_7_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    integrator_7_we0 <= integrator_7_we0_local;

    integrator_7_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, and_ln144_1_reg_988_pp0_iter6_reg, trunc_ln137_reg_862_pp0_iter4_reg, trunc_ln137_reg_862_pp0_iter7_reg, ap_block_pp0_stage1_11001, ap_predicate_pred855_state23)
    begin
        if ((((ap_predicate_pred855_state23 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((trunc_ln137_reg_862_pp0_iter4_reg = ap_const_lv3_7) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (trunc_ln137_reg_862_pp0_iter7_reg = ap_const_lv3_7) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_1 = and_ln144_1_reg_988_pp0_iter6_reg)))) then 
            integrator_7_we0_local <= ap_const_logic_1;
        else 
            integrator_7_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    integrator_address0 <= integrator_address0_local;

    integrator_address0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter7, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, and_ln144_1_reg_988_pp0_iter6_reg, trunc_ln137_reg_862_pp0_iter7_reg, integrator_addr_reg_883_pp0_iter4_reg, integrator_addr_reg_883_pp0_iter7_reg, ap_predicate_pred672_state23)
    begin
        if ((((ap_predicate_pred672_state23 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (trunc_ln137_reg_862_pp0_iter7_reg = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_1 = and_ln144_1_reg_988_pp0_iter6_reg)))) then 
            integrator_address0_local <= integrator_addr_reg_883_pp0_iter7_reg;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            integrator_address0_local <= integrator_addr_reg_883_pp0_iter4_reg;
        else 
            integrator_address0_local <= "XXXXXXX";
        end if; 
    end process;

    integrator_address1 <= zext_ln137_2_fu_552_p1(7 - 1 downto 0);
    integrator_ce0 <= integrator_ce0_local;

    integrator_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, and_ln144_1_reg_988_pp0_iter6_reg, trunc_ln137_reg_862_pp0_iter7_reg, ap_block_pp0_stage1_11001, ap_predicate_pred672_state23)
    begin
        if ((((ap_predicate_pred672_state23 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (trunc_ln137_reg_862_pp0_iter7_reg = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_1 = and_ln144_1_reg_988_pp0_iter6_reg)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
            integrator_ce0_local <= ap_const_logic_1;
        else 
            integrator_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    integrator_ce1 <= integrator_ce1_local;

    integrator_ce1_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            integrator_ce1_local <= ap_const_logic_1;
        else 
            integrator_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    integrator_d0 <= integrator_d0_local;

    integrator_d0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter7, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, reg_429, and_ln144_1_reg_988_pp0_iter6_reg, trunc_ln137_reg_862_pp0_iter7_reg, add_reg_961, ap_predicate_pred672_state23)
    begin
        if ((((ap_predicate_pred672_state23 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (trunc_ln137_reg_862_pp0_iter7_reg = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_lv1_1 = and_ln144_1_reg_988_pp0_iter6_reg)))) then 
            integrator_d0_local <= reg_429;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            integrator_d0_local <= add_reg_961;
        else 
            integrator_d0_local <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    integrator_we0 <= integrator_we0_local;

    integrator_we0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter7, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, and_ln144_1_reg_988_pp0_iter6_reg, trunc_ln137_reg_862_pp0_iter4_reg, trunc_ln137_reg_862_pp0_iter7_reg, ap_block_pp0_stage1_11001, ap_predicate_pred672_state23)
    begin
        if ((((ap_predicate_pred672_state23 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)) or ((trunc_ln137_reg_862_pp0_iter4_reg = ap_const_lv3_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (trunc_ln137_reg_862_pp0_iter7_reg = ap_const_lv3_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_1 = and_ln144_1_reg_988_pp0_iter6_reg)))) then 
            integrator_we0_local <= ap_const_logic_1;
        else 
            integrator_we0_local <= ap_const_logic_0;
        end if; 
    end process;

    lshr_ln1_fu_543_p4 <= select_ln136_reg_851(9 downto 3);
    m_axi_gmem_ARADDR <= p_cast_cast_cast_reg_837;
    m_axi_gmem_ARBURST <= ap_const_lv2_0;
    m_axi_gmem_ARCACHE <= ap_const_lv4_0;
    m_axi_gmem_ARID <= ap_const_lv1_0;
    m_axi_gmem_ARLEN <= ap_const_lv64_310(32 - 1 downto 0);
    m_axi_gmem_ARLOCK <= ap_const_lv2_0;
    m_axi_gmem_ARPROT <= ap_const_lv3_0;
    m_axi_gmem_ARQOS <= ap_const_lv4_0;
    m_axi_gmem_ARREGION <= ap_const_lv4_0;
    m_axi_gmem_ARSIZE <= ap_const_lv3_0;
    m_axi_gmem_ARUSER <= ap_const_lv1_0;

    m_axi_gmem_ARVALID_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage1, ap_predicate_op66_readreq_state2, ap_block_pp0_stage1_11001)
    begin
        if (((ap_predicate_op66_readreq_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then 
            m_axi_gmem_ARVALID <= ap_const_logic_1;
        else 
            m_axi_gmem_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem_AWADDR_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_CS_fsm_pp0_stage2, and_ln144_1_reg_988, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001, gmem_addr_2_reg_1016, sext_ln145_fu_753_p1)
    begin
        if (((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln144_1_reg_988))) then 
            m_axi_gmem_AWADDR <= gmem_addr_2_reg_1016;
        elsif (((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_lv1_1 = and_ln144_1_reg_988))) then 
            m_axi_gmem_AWADDR <= sext_ln145_fu_753_p1;
        else 
            m_axi_gmem_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_gmem_AWBURST <= ap_const_lv2_0;
    m_axi_gmem_AWCACHE <= ap_const_lv4_0;
    m_axi_gmem_AWID <= ap_const_lv1_0;
    m_axi_gmem_AWLEN <= ap_const_lv64_1(32 - 1 downto 0);
    m_axi_gmem_AWLOCK <= ap_const_lv2_0;
    m_axi_gmem_AWPROT <= ap_const_lv3_0;
    m_axi_gmem_AWQOS <= ap_const_lv4_0;
    m_axi_gmem_AWREGION <= ap_const_lv4_0;
    m_axi_gmem_AWSIZE <= ap_const_lv3_0;
    m_axi_gmem_AWUSER <= ap_const_lv1_0;

    m_axi_gmem_AWVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_CS_fsm_pp0_stage2, and_ln144_1_reg_988, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln144_1_reg_988)) or ((ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_lv1_1 = and_ln144_1_reg_988)))) then 
            m_axi_gmem_AWVALID <= ap_const_logic_1;
        else 
            m_axi_gmem_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem_BREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_CS_fsm_pp0_stage2, and_ln144_1_reg_988_pp0_iter7_reg, ap_block_pp0_stage0_11001, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln144_1_reg_988_pp0_iter7_reg)) or ((ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_lv1_1 = and_ln144_1_reg_988_pp0_iter7_reg)))) then 
            m_axi_gmem_BREADY <= ap_const_logic_1;
        else 
            m_axi_gmem_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            m_axi_gmem_RREADY <= ap_const_logic_1;
        else 
            m_axi_gmem_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    m_axi_gmem_WDATA_assign_proc : process(ap_enable_reg_pp0_iter6, empty_31_reg_1028, zext_ln145_2_fu_781_p1, ap_condition_1207, ap_condition_1211)
    begin
        if ((ap_enable_reg_pp0_iter6 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1211)) then 
                m_axi_gmem_WDATA <= empty_31_reg_1028;
            elsif ((ap_const_boolean_1 = ap_condition_1207)) then 
                m_axi_gmem_WDATA <= zext_ln145_2_fu_781_p1;
            else 
                m_axi_gmem_WDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            m_axi_gmem_WDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    m_axi_gmem_WID <= ap_const_lv1_0;
    m_axi_gmem_WLAST <= ap_const_logic_0;

    m_axi_gmem_WSTRB_assign_proc : process(ap_enable_reg_pp0_iter6, empty_30_reg_997, shl_ln145_reg_1002, ap_condition_1207, ap_condition_1211)
    begin
        if ((ap_enable_reg_pp0_iter6 = ap_const_logic_1)) then
            if ((ap_const_boolean_1 = ap_condition_1211)) then 
                m_axi_gmem_WSTRB <= empty_30_reg_997;
            elsif ((ap_const_boolean_1 = ap_condition_1207)) then 
                m_axi_gmem_WSTRB <= shl_ln145_reg_1002;
            else 
                m_axi_gmem_WSTRB <= "XXXX";
            end if;
        else 
            m_axi_gmem_WSTRB <= "XXXX";
        end if; 
    end process;

    m_axi_gmem_WUSER <= ap_const_lv1_0;

    m_axi_gmem_WVALID_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter6, and_ln144_1_reg_988, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001)
    begin
        if ((((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln144_1_reg_988)) or ((ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln144_1_reg_988)))) then 
            m_axi_gmem_WVALID <= ap_const_logic_1;
        else 
            m_axi_gmem_WVALID <= ap_const_logic_0;
        end if; 
    end process;

    or_ln144_1_fu_689_p2 <= (icmp_ln144_3_reg_878_pp0_iter4_reg or icmp_ln144_2_reg_873_pp0_iter4_reg);
    or_ln144_fu_683_p2 <= (icmp_ln144_fu_671_p2 or icmp_ln144_1_fu_677_p2);
        p_cast2_cast_fu_743_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_420_p4),64));

    p_cast7_fu_771_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_fu_764_p3),32));
        p_cast_cast_cast_fu_441_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast_cast),64));

    select_ln136_1_fu_616_p3 <= 
        add_ln136_1_fu_610_p2 when (icmp_ln137_reg_846_pp0_iter4_reg(0) = '1') else 
        t_fu_164;
    select_ln136_fu_484_p3 <= 
        ap_const_lv10_0 when (icmp_ln137_fu_478_p2(0) = '1') else 
        ap_sig_allocacmp_i_load;
        sext_ln145_fu_753_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(grp_fu_420_p4),64));

    shl_ln145_1_fu_725_p3 <= (trunc_ln145_fu_712_p1 & ap_const_lv3_0);
    shl_ln145_2_fu_737_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv25_1),to_integer(unsigned('0' & zext_ln145_1_fu_733_p1(25-1 downto 0)))));
    shl_ln145_fu_719_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv4_1),to_integer(unsigned('0' & zext_ln145_fu_715_p1(4-1 downto 0)))));
    tmp_1_fu_657_p4 <= bitcast_ln144_fu_654_p1(30 downto 23);
    tmp_2_fu_513_p4 <= sub1_to_int(30 downto 23);
    tmp_9_fu_764_p3 <= (empty_29_reg_992 & ap_const_lv3_0);
    tmp_fu_564_p17 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    trunc_ln137_fu_498_p1 <= select_ln136_fu_484_p3(3 - 1 downto 0);
    trunc_ln144_fu_667_p1 <= bitcast_ln144_fu_654_p1(23 - 1 downto 0);
    trunc_ln145_fu_712_p1 <= add_ln141_reg_976(2 - 1 downto 0);
    zext_ln137_1_fu_640_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln136_reg_851_pp0_iter4_reg),64));
    zext_ln137_2_fu_552_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln1_fu_543_p4),64));
    zext_ln137_fu_637_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_27_reg_956),64));
    zext_ln145_1_fu_733_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln145_1_fu_725_p3),25));
    zext_ln145_2_fu_781_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln145_2_reg_1007),32));
    zext_ln145_fu_715_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln145_fu_712_p1),4));
end behav;
