// Seed: 3576034929
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  assign id_3 = id_4;
endmodule
module module_1 (
    input logic id_0
);
  function id_2;
    output id_3;
    begin : LABEL_0
      #id_4 #1 @(id_0) id_3 <= -1 + "";
    end
  endfunction
  assign id_2 = id_0;
  wire id_5, id_6;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6
  );
  wire id_7, id_8 = id_6;
  logic [7:0] id_9, id_10;
  assign id_9[(1)] = id_2;
endmodule
