{"filename": "verilator-5.014-1-aarch64.pkg.tar.xz", "name": "verilator", "base": "verilator", "version": "5.014-1", "desc": "The fastest free Verilog HDL simulator", "csize": "5316692", "isize": "35806052", "md5sum": "3abfceff7c7cb441ca615792ded11d6e", "sha256sum": "299c84d2eb112e74e77dc2470e8314450478f0413499a48eaeca4770647d0793", "pgpsig": "iQIzBAABCAAdFiEEaLNTfzmjE7PldNBndxk/FSvb5qYFAmTTMFsACgkQdxk/FSvb5qaOIxAAgzzU/Lctytzjw2z8i/yZaKH69KJMCdtAu558WfqwTHPBOEHLliAoJwngJrIsTlO2c8i8AKmgMDNmZTHjxB7A+pCp2qBI9nrEfIAV8I1cQarrd9P0ToFSmv68Bd33w0qCTzMfs9onceDjW1Fj3UwmhjEH9evfbgJ8jekN3C13COkh0LLkGnfVTv4yVK6CYRL1wGilUCcYxqWo2FsaGrZaW8FAC4JkEqxcQsaIpj4c0j0+wqN6InBRclrPHdL3epbKc6tst9hPyLui7A976CKTj/MSQo5dw/HRectsENFC6ReIKiwXR6HMdV28TTwHLEUaXYmCwuQz7PbljxMhhLIXSkl6v8225940AY9GH1FFB9zdB7agMbRjLPhw8ca2Ci3+95+lSBiNixIamvwZwcTJTZJtqejqgMRjndA/+Ni8poYkJy/do0GVEeDUYGuNVPWgrDdVI19dyXiAE2LR7EUVx9MKEsQAnHkHeR2Lo33J/57FuFu8RA+sLRPm0ivfU+qHP9LvO/x3JYJBYH35wlYy3nx3QhXdWxJAFUxpMQyevvSjp6z/ihoUFDLNMHJ72jT1NXDaUH+GrhoimmAZo+XSpE2AFQCnXlJ9l6lo76p/EUh8aet9qWuXzWxoq5dDitnE0ISdQLczF9Doj9un3FLVju8G1TQP39nabKwl3doMs1M=", "url": "https://www.veripool.org/projects/verilator/wiki/Intro", "license": "LGPL", "arch": "aarch64", "builddate": "1691561315", "packager": "Arch Linux ARM Build System <builder+n1@archlinuxarm.org>", "depends": ["perl"], "optdepends": "systemc", "makedepends": ["help2man", "python", "systemc", "lsb-release"], "tokens": ["verilator", "verilator_aarch64", "verilator_unstable", "verilator_aarch64_unstable"]}