0.6
2018.1
Apr  4 2018
19:30:32
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/VIVADO-lightweight-crypto-project/Simon/Simon_32_64_parallel/Simon_32_64_parallel.sim/sim_1/behav/xsim/glbl.v,1529938371,verilog,,,,glbl,,,,,,,,
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/VIVADO-lightweight-crypto-project/Simon/Simon_32_64_parallel/Simon_32_64_parallel.srcs/sim_1/new/Testing_IP_TB.vhd,1529937193,vhdl,,,,testing_ip_tb,,,,,,,,
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/VIVADO-lightweight-crypto-project/Simon/Simon_32_64_parallel/Simon_32_64_parallel.srcs/sources_1/imports/new/Simon_32_64_parallel.vhd,1529592161,vhdl,,,,simon_32_64_parallel,,,,,,,,
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/VIVADO-lightweight-crypto-project/Simon/Simon_32_64_parallel/Simon_32_64_parallel.srcs/sources_1/imports/new/key_schedule_function.vhd,1504788540,vhdl,,,,key_schedule_function_parallel,,,,,,,,
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/VIVADO-lightweight-crypto-project/Simon/Simon_32_64_parallel/Simon_32_64_parallel.srcs/sources_1/imports/new/lfsr.vhd,1504777856,vhdl,,,,lfsr,,,,,,,,
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/VIVADO-lightweight-crypto-project/Simon/Simon_32_64_parallel/Simon_32_64_parallel.srcs/sources_1/imports/new/mux.vhd,1504778253,vhdl,,,,mux,,,,,,,,
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/VIVADO-lightweight-crypto-project/Simon/Simon_32_64_parallel/Simon_32_64_parallel.srcs/sources_1/imports/new/normal_shift_reg.vhd,1504793060,vhdl,,,,normal_shift_reg,,,,,,,,
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/VIVADO-lightweight-crypto-project/Simon/Simon_32_64_parallel/Simon_32_64_parallel.srcs/sources_1/imports/new/parallel_tapped_shift_reg.vhd,1504778300,vhdl,,,,parallel_tapped_shift_reg,,,,,,,,
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/VIVADO-lightweight-crypto-project/Simon/Simon_32_64_parallel/Simon_32_64_parallel.srcs/sources_1/imports/new/reg.vhd,1504792457,vhdl,,,,reg,,,,,,,,
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/VIVADO-lightweight-crypto-project/Simon/Simon_32_64_parallel/Simon_32_64_parallel.srcs/sources_1/imports/new/rnd_function_parallel.vhd,1504778359,vhdl,,,,rnd_function_parallel,,,,,,,,
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/VIVADO-lightweight-crypto-project/Simon/Simon_32_64_parallel/Simon_32_64_parallel.srcs/sources_1/imports/src/cnt.vhd,1529491392,vhdl,,,,cnt,,,,,,,,
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/VIVADO-lightweight-crypto-project/Simon/Simon_32_64_parallel/Simon_32_64_parallel.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1529937193,verilog,,,,clk_wiz_0,,,../../../../Simon_32_64_parallel.srcs/sources_1/ip/clk_wiz_0,,,,,
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/VIVADO-lightweight-crypto-project/Simon/Simon_32_64_parallel/Simon_32_64_parallel.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1529937193,verilog,,F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/VIVADO-lightweight-crypto-project/Simon/Simon_32_64_parallel/Simon_32_64_parallel.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../Simon_32_64_parallel.srcs/sources_1/ip/clk_wiz_0,,,,,
F:/Documenti 2/University/Magistrale/Progettazione di Sistemi Integrati/VHDL projects/VIVADO-lightweight-crypto-project/Simon/Simon_32_64_parallel/Simon_32_64_parallel.srcs/sources_1/new/Testing_IP.vhd,1529937193,vhdl,,,,testing_ip,,,,,,,,
