

================================================================
== Vitis HLS Report for 'detectFaces_Pipeline_VITIS_LOOP_2855_2'
================================================================
* Date:           Wed Sep  4 13:52:06 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        face_detection
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a50ti-csg324-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.898 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      102|      102|  1.020 us|  1.020 us|  102|  102|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_2855_2  |      100|      100|         1|          1|          1|   100|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.89>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [../source/haar.cpp:2834]   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_h, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 5 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_w, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_y, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %result_x, void @empty_2, i32 0, i32 0, void @empty_3, i32 4294967295, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.61ns)   --->   "%store_ln2834 = store i7 0, i7 %i" [../source/haar.cpp:2834]   --->   Operation 9 'store' 'store_ln2834' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc20"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i_2 = load i7 %i" [../source/haar.cpp:2855]   --->   Operation 11 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (2.03ns)   --->   "%icmp_ln2855 = icmp_eq  i7 %i_2, i7 100" [../source/haar.cpp:2855]   --->   Operation 12 'icmp' 'icmp_ln2855' <Predicate = true> <Delay = 2.03> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (2.03ns)   --->   "%add_ln2855 = add i7 %i_2, i7 1" [../source/haar.cpp:2855]   --->   Operation 13 'add' 'add_ln2855' <Predicate = true> <Delay = 2.03> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.03> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln2855 = br i1 %icmp_ln2855, void %for.inc20.split, void %mergeST.loopexit9.exitStub" [../source/haar.cpp:2855]   --->   Operation 14 'br' 'br_ln2855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln2855 = zext i7 %i_2" [../source/haar.cpp:2855]   --->   Operation 15 'zext' 'zext_ln2855' <Predicate = (!icmp_ln2855)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln2834 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [../source/haar.cpp:2834]   --->   Operation 16 'specpipeline' 'specpipeline_ln2834' <Predicate = (!icmp_ln2855)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%speclooptripcount_ln2834 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [../source/haar.cpp:2834]   --->   Operation 17 'speclooptripcount' 'speclooptripcount_ln2834' <Predicate = (!icmp_ln2855)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln2855 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [../source/haar.cpp:2855]   --->   Operation 18 'specloopname' 'specloopname_ln2855' <Predicate = (!icmp_ln2855)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%result_x_addr = getelementptr i32 %result_x, i64 0, i64 %zext_ln2855" [../source/haar.cpp:2856]   --->   Operation 19 'getelementptr' 'result_x_addr' <Predicate = (!icmp_ln2855)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (3.25ns)   --->   "%store_ln2856 = store i32 0, i7 %result_x_addr" [../source/haar.cpp:2856]   --->   Operation 20 'store' 'store_ln2856' <Predicate = (!icmp_ln2855)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%result_y_addr = getelementptr i32 %result_y, i64 0, i64 %zext_ln2855" [../source/haar.cpp:2857]   --->   Operation 21 'getelementptr' 'result_y_addr' <Predicate = (!icmp_ln2855)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (3.25ns)   --->   "%store_ln2857 = store i32 0, i7 %result_y_addr" [../source/haar.cpp:2857]   --->   Operation 22 'store' 'store_ln2857' <Predicate = (!icmp_ln2855)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%result_w_addr = getelementptr i32 %result_w, i64 0, i64 %zext_ln2855" [../source/haar.cpp:2858]   --->   Operation 23 'getelementptr' 'result_w_addr' <Predicate = (!icmp_ln2855)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%store_ln2858 = store i32 0, i7 %result_w_addr" [../source/haar.cpp:2858]   --->   Operation 24 'store' 'store_ln2858' <Predicate = (!icmp_ln2855)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%result_h_addr = getelementptr i32 %result_h, i64 0, i64 %zext_ln2855" [../source/haar.cpp:2859]   --->   Operation 25 'getelementptr' 'result_h_addr' <Predicate = (!icmp_ln2855)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%store_ln2859 = store i32 0, i7 %result_h_addr" [../source/haar.cpp:2859]   --->   Operation 26 'store' 'store_ln2859' <Predicate = (!icmp_ln2855)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 27 [1/1] (1.61ns)   --->   "%store_ln2834 = store i7 %add_ln2855, i7 %i" [../source/haar.cpp:2834]   --->   Operation 27 'store' 'store_ln2834' <Predicate = (!icmp_ln2855)> <Delay = 1.61>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln2855 = br void %for.inc20" [../source/haar.cpp:2855]   --->   Operation 28 'br' 'br_ln2855' <Predicate = (!icmp_ln2855)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 29 'ret' 'ret_ln0' <Predicate = (icmp_ln2855)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 6.898ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln2834', ../source/haar.cpp:2834) of constant 0 on local variable 'i', ../source/haar.cpp:2834 [10]  (1.610 ns)
	'load' operation 7 bit ('i', ../source/haar.cpp:2855) on local variable 'i', ../source/haar.cpp:2834 [13]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln2855', ../source/haar.cpp:2855) [14]  (2.030 ns)
	'store' operation 0 bit ('store_ln2856', ../source/haar.cpp:2856) of constant 0 on array 'result_x' [23]  (3.257 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
