<pin_constraints>
  <!-- For a given .blif file, we want to assign 
       - the reset signal to the op_reset[0] port of the FPGA fabric
    -->
  <set_io pin="op_reset[0]" net="reset"/>
  <set_io pin="clk[0]" net="clkn"/>
</pin_constraints>

