# carry-save-multiplier
A 4-bit Carry Save Multiplier designed using Verilog HDL and implemented through a complete RTL-to-GDSII semi-custom VLSI flow. The project includes simulation, synthesis, FPGA testing, and layout generation for high-speed arithmetic computation.
