

================================================================
== Vitis HLS Report for 'pool_gpt_Pipeline_VITIS_LOOP_9_1_VITIS_LOOP_10_2'
================================================================
* Date:           Sat May  4 12:09:34 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        customconv_ked.prj
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  3.422 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    16398|    16398|  56.114 us|  56.114 us|  16398|  16398|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_9_1_VITIS_LOOP_10_2  |    16396|    16396|        17|          4|          1|  4096|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 4, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.42>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x = alloca i32 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:10]   --->   Operation 20 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 21 'alloca' 'y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 22 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem2, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 16384, void @empty, void @empty_1, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem3, void @empty_3, i32 0, i32 0, void @empty_8, i32 0, i32 16384, void @empty_6, void @empty_1, void @empty_8, i32 16, i32 16, i32 16, i32 16, void @empty_8, void @empty_8, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%pool_in_1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %pool_in_1"   --->   Operation 25 'read' 'pool_in_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%pool_out_1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %pool_out_1"   --->   Operation 26 'read' 'pool_out_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.29ns)   --->   "%store_ln0 = store i13 0, i13 %indvar_flatten"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 28 [1/1] (1.29ns)   --->   "%store_ln9 = store i7 0, i7 %y" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 28 'store' 'store_ln9' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 29 [1/1] (1.29ns)   --->   "%store_ln10 = store i7 0, i7 %x" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:10]   --->   Operation 29 'store' 'store_ln10' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_15_3"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i13 %indvar_flatten" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 31 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.53ns)   --->   "%icmp_ln9 = icmp_eq  i13 %indvar_flatten_load, i13 4096" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 32 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.53> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (1.53ns)   --->   "%add_ln9 = add i13 %indvar_flatten_load, i13 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 33 'add' 'add_ln9' <Predicate = true> <Delay = 1.53> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %for.inc27, void %for.end29.exitStub" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 34 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%x_load = load i7 %x" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:10]   --->   Operation 35 'load' 'x_load' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%y_load = load i7 %y" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 36 'load' 'y_load' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%gmem3_addr = getelementptr i8 %gmem3, i64 %pool_out_1_read" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 37 'getelementptr' 'gmem3_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.31ns)   --->   "%icmp_ln10 = icmp_eq  i7 %x_load, i7 64" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:10]   --->   Operation 38 'icmp' 'icmp_ln10' <Predicate = (!icmp_ln9)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.80ns)   --->   "%select_ln9 = select i1 %icmp_ln10, i7 0, i7 %x_load" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 39 'select' 'select_ln9' <Predicate = (!icmp_ln9)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.31ns)   --->   "%add_ln9_1 = add i7 %y_load, i7 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 40 'add' 'add_ln9_1' <Predicate = (!icmp_ln9)> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.80ns)   --->   "%select_ln9_1 = select i1 %icmp_ln10, i7 %add_ln9_1, i7 %y_load" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 41 'select' 'select_ln9_1' <Predicate = (!icmp_ln9)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty = trunc i7 %select_ln9" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 42 'trunc' 'empty' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%empty_47 = trunc i7 %select_ln9_1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 43 'trunc' 'empty_47' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.09>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i6.i1.i6.i1, i6 %empty_47, i1 0, i6 %empty, i1 0" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 44 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_cast1 = zext i14 %tmp_1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 45 'zext' 'p_cast1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (2.09ns)   --->   "%empty_48 = add i64 %pool_in_1_read, i64 %p_cast1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 46 'add' 'empty_48' <Predicate = (!icmp_ln9)> <Delay = 2.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp1 = or i14 %tmp_1, i14 128" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 47 'or' 'tmp1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i14 %tmp1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 48 'zext' 'tmp1_cast' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 49 [2/2] (2.09ns)   --->   "%empty_50 = add i64 %tmp1_cast, i64 %pool_in_1_read" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 49 'add' 'empty_50' <Predicate = (!icmp_ln9)> <Delay = 2.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.31ns)   --->   "%add_ln10 = add i7 %select_ln9, i7 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:10]   --->   Operation 50 'add' 'add_ln10' <Predicate = (!icmp_ln9)> <Delay = 1.31> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.29ns)   --->   "%store_ln9 = store i13 %add_ln9, i13 %indvar_flatten" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 51 'store' 'store_ln9' <Predicate = (!icmp_ln9)> <Delay = 1.29>
ST_2 : Operation 52 [1/1] (1.29ns)   --->   "%store_ln9 = store i7 %select_ln9_1, i7 %y" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 52 'store' 'store_ln9' <Predicate = (!icmp_ln9)> <Delay = 1.29>

State 3 <SV = 2> <Delay = 2.09>
ST_3 : Operation 53 [1/2] (2.09ns)   --->   "%empty_48 = add i64 %pool_in_1_read, i64 %p_cast1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 53 'add' 'empty_48' <Predicate = (!icmp_ln9)> <Delay = 2.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%gmem2_addr = getelementptr i8 %gmem2, i64 %empty_48" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16]   --->   Operation 54 'getelementptr' 'gmem2_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 55 [1/2] (2.09ns)   --->   "%empty_50 = add i64 %tmp1_cast, i64 %pool_in_1_read" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9]   --->   Operation 55 'add' 'empty_50' <Predicate = (!icmp_ln9)> <Delay = 2.09> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 1> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%gmem2_addr_1 = getelementptr i8 %gmem2, i64 %empty_50" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16]   --->   Operation 56 'getelementptr' 'gmem2_addr_1' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (1.29ns)   --->   "%store_ln10 = store i7 %add_ln10, i7 %x" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:10]   --->   Operation 57 'store' 'store_ln10' <Predicate = (!icmp_ln9)> <Delay = 1.29>

State 4 <SV = 3> <Delay = 2.40>
ST_4 : Operation 58 [8/8] (2.40ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem2_addr, i32 2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16]   --->   Operation 58 'readreq' 'empty_49' <Predicate = (!icmp_ln9)> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.40>
ST_5 : Operation 59 [7/8] (2.40ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem2_addr, i32 2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16]   --->   Operation 59 'readreq' 'empty_49' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.40>
ST_6 : Operation 60 [6/8] (2.40ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem2_addr, i32 2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16]   --->   Operation 60 'readreq' 'empty_49' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 61 [8/8] (2.40ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem2_addr_1, i32 2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16]   --->   Operation 61 'readreq' 'empty_51' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.40>
ST_7 : Operation 62 [5/8] (2.40ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem2_addr, i32 2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16]   --->   Operation 62 'readreq' 'empty_49' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 63 [7/8] (2.40ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem2_addr_1, i32 2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16]   --->   Operation 63 'readreq' 'empty_51' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.40>
ST_8 : Operation 64 [4/8] (2.40ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem2_addr, i32 2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16]   --->   Operation 64 'readreq' 'empty_49' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 65 [6/8] (2.40ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem2_addr_1, i32 2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16]   --->   Operation 65 'readreq' 'empty_51' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 2.40>
ST_9 : Operation 66 [3/8] (2.40ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem2_addr, i32 2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16]   --->   Operation 66 'readreq' 'empty_49' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 67 [5/8] (2.40ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem2_addr_1, i32 2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16]   --->   Operation 67 'readreq' 'empty_51' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 2.40>
ST_10 : Operation 68 [2/8] (2.40ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem2_addr, i32 2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16]   --->   Operation 68 'readreq' 'empty_49' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 69 [4/8] (2.40ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem2_addr_1, i32 2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16]   --->   Operation 69 'readreq' 'empty_51' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 2.40>
ST_11 : Operation 70 [1/8] (2.40ns)   --->   "%empty_49 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem2_addr, i32 2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16]   --->   Operation 70 'readreq' 'empty_49' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 71 [3/8] (2.40ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem2_addr_1, i32 2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16]   --->   Operation 71 'readreq' 'empty_51' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 2.40>
ST_12 : Operation 72 [1/1] (2.40ns)   --->   "%input_val_4 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem2_addr" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:21]   --->   Operation 72 'read' 'input_val_4' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 73 [2/8] (2.40ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem2_addr_1, i32 2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16]   --->   Operation 73 'readreq' 'empty_51' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 2.40>
ST_13 : Operation 74 [1/1] (2.40ns)   --->   "%input_val = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem2_addr" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:21]   --->   Operation 74 'read' 'input_val' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 75 [1/8] (2.40ns)   --->   "%empty_51 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i8, i8 %gmem2_addr_1, i32 2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16]   --->   Operation 75 'readreq' 'empty_51' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 89 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 89 'ret' 'ret_ln0' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 14 <SV = 13> <Delay = 2.40>
ST_14 : Operation 76 [1/1] (1.30ns)   --->   "%icmp_ln24 = icmp_ugt  i8 %input_val, i8 %input_val_4" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:24]   --->   Operation 76 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 77 [1/1] (0.44ns)   --->   "%max_val_1 = select i1 %icmp_ln24, i8 %input_val, i8 %input_val_4" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:24]   --->   Operation 77 'select' 'max_val_1' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 78 [1/1] (2.40ns)   --->   "%input_val_2 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem2_addr_1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:21]   --->   Operation 78 'read' 'input_val_2' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 2.40>
ST_15 : Operation 79 [1/1] (1.30ns)   --->   "%icmp_ln24_1 = icmp_ugt  i8 %input_val_2, i8 %max_val_1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:24]   --->   Operation 79 'icmp' 'icmp_ln24_1' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 80 [1/1] (0.44ns)   --->   "%max_val_2 = select i1 %icmp_ln24_1, i8 %input_val_2, i8 %max_val_1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:24]   --->   Operation 80 'select' 'max_val_2' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 81 [1/1] (2.40ns)   --->   "%input_val_3 = read i8 @_ssdm_op_Read.m_axi.p1i8, i8 %gmem2_addr_1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:21]   --->   Operation 81 'read' 'input_val_3' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 15> <Delay = 1.75>
ST_16 : Operation 82 [1/1] (1.30ns)   --->   "%icmp_ln24_2 = icmp_ugt  i8 %input_val_3, i8 %max_val_2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:24]   --->   Operation 82 'icmp' 'icmp_ln24_2' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 83 [1/1] (0.44ns)   --->   "%select_ln24 = select i1 %icmp_ln24_2, i8 %input_val_3, i8 %max_val_2" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:24]   --->   Operation 83 'select' 'select_ln24' <Predicate = true> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.40>
ST_17 : Operation 84 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_9_1_VITIS_LOOP_10_2_str"   --->   Operation 84 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 85 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 85 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 86 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_8" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:10]   --->   Operation 86 'specpipeline' 'specpipeline_ln10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 87 [1/1] (2.40ns)   --->   "%write_ln37 = write void @_ssdm_op_Write.m_axi.p1i8, i8 %gmem3_addr, i8 %select_ln24, i1 1" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:37]   --->   Operation 87 'write' 'write_ln37' <Predicate = true> <Delay = 2.40> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln10 = br void %VITIS_LOOP_15_3" [/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:10]   --->   Operation 88 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.300ns, clock uncertainty: 0.891ns.

 <State 1>: 3.422ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln10', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:10) of constant 0 on local variable 'x', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:10 [14]  (1.298 ns)
	'load' operation 7 bit ('x_load', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:10) on local variable 'x', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:10 [22]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln10', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:10) [27]  (1.316 ns)
	'select' operation 7 bit ('select_ln9', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9) [28]  (0.808 ns)

 <State 2>: 2.090ns
The critical path consists of the following:
	'add' operation 64 bit ('empty_48', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9) [36]  (2.090 ns)

 <State 3>: 2.090ns
The critical path consists of the following:
	'add' operation 64 bit ('empty_48', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:9) [36]  (2.090 ns)

 <State 4>: 2.409ns
The critical path consists of the following:
	bus request operation ('empty_49', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16) on port 'gmem2' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16) [38]  (2.409 ns)

 <State 5>: 2.409ns
The critical path consists of the following:
	bus request operation ('empty_49', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16) on port 'gmem2' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16) [38]  (2.409 ns)

 <State 6>: 2.409ns
The critical path consists of the following:
	bus request operation ('empty_49', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16) on port 'gmem2' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16) [38]  (2.409 ns)

 <State 7>: 2.409ns
The critical path consists of the following:
	bus request operation ('empty_49', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16) on port 'gmem2' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16) [38]  (2.409 ns)

 <State 8>: 2.409ns
The critical path consists of the following:
	bus request operation ('empty_49', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16) on port 'gmem2' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16) [38]  (2.409 ns)

 <State 9>: 2.409ns
The critical path consists of the following:
	bus request operation ('empty_49', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16) on port 'gmem2' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16) [38]  (2.409 ns)

 <State 10>: 2.409ns
The critical path consists of the following:
	bus request operation ('empty_49', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16) on port 'gmem2' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16) [38]  (2.409 ns)

 <State 11>: 2.409ns
The critical path consists of the following:
	bus request operation ('empty_49', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16) on port 'gmem2' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:16) [38]  (2.409 ns)

 <State 12>: 2.409ns
The critical path consists of the following:
	bus read operation ('input_val', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:21) on port 'gmem2' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:21) [39]  (2.409 ns)

 <State 13>: 2.409ns
The critical path consists of the following:
	bus read operation ('input_val', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:21) on port 'gmem2' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:21) [40]  (2.409 ns)

 <State 14>: 2.409ns
The critical path consists of the following:
	bus read operation ('input_val', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:21) on port 'gmem2' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:21) [48]  (2.409 ns)

 <State 15>: 2.409ns
The critical path consists of the following:
	bus read operation ('input_val', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:21) on port 'gmem2' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:21) [51]  (2.409 ns)

 <State 16>: 1.754ns
The critical path consists of the following:
	'icmp' operation 1 bit ('icmp_ln24_2', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:24) [52]  (1.306 ns)
	'select' operation 8 bit ('select_ln24', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:24) [53]  (0.448 ns)

 <State 17>: 2.409ns
The critical path consists of the following:
	bus write operation ('write_ln37', /home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:37) on port 'gmem3' (/home/kedhar/Vitis_Libraries/vision/L1/examples/customconv/../../../L1/examples/customconv/xf_custom_convolution_accel.cpp:37) [54]  (2.409 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
