

================================================================
== Vitis HLS Report for 'Gamma_Pipeline_VITIS_LOOP_315_1'
================================================================
* Date:           Wed Nov  8 16:03:34 2023

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.67 ns|  4.842 ns|     1.80 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1027|     1027|  6.847 us|  6.847 us|  1027|  1027|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_315_1  |     1025|     1025|         3|          1|          1|  1024|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      68|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      68|     62|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln315_fu_281_p2   |         +|   0|  0|  12|          11|           1|
    |icmp_ln315_fu_275_p2  |      icmp|   0|  0|  12|          11|          12|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  26|          23|          15|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3     |   9|          2|   11|         22|
    |i_fu_68                  |   9|          2|   11|         22|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   24|         48|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |empty_88_reg_361                  |  10|   0|   10|          0|
    |empty_89_reg_369                  |  10|   0|   10|          0|
    |empty_reg_353                     |  10|   0|   10|          0|
    |i_fu_68                           |  11|   0|   11|          0|
    |zext_ln315_reg_322                |  11|   0|   64|         53|
    |zext_ln315_reg_322_pp0_iter1_reg  |  11|   0|   64|         53|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  68|   0|  174|        106|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+----------------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Gamma_Pipeline_VITIS_LOOP_315_1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Gamma_Pipeline_VITIS_LOOP_315_1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Gamma_Pipeline_VITIS_LOOP_315_1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Gamma_Pipeline_VITIS_LOOP_315_1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Gamma_Pipeline_VITIS_LOOP_315_1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Gamma_Pipeline_VITIS_LOOP_315_1|  return value|
|lut_2_3_address0      |  out|   10|   ap_memory|                          lut_2_3|         array|
|lut_2_3_ce0           |  out|    1|   ap_memory|                          lut_2_3|         array|
|lut_2_3_we0           |  out|    1|   ap_memory|                          lut_2_3|         array|
|lut_2_3_d0            |  out|   10|   ap_memory|                          lut_2_3|         array|
|lut_2_2_address0      |  out|   10|   ap_memory|                          lut_2_2|         array|
|lut_2_2_ce0           |  out|    1|   ap_memory|                          lut_2_2|         array|
|lut_2_2_we0           |  out|    1|   ap_memory|                          lut_2_2|         array|
|lut_2_2_d0            |  out|   10|   ap_memory|                          lut_2_2|         array|
|lut_2_1_address0      |  out|   10|   ap_memory|                          lut_2_1|         array|
|lut_2_1_ce0           |  out|    1|   ap_memory|                          lut_2_1|         array|
|lut_2_1_we0           |  out|    1|   ap_memory|                          lut_2_1|         array|
|lut_2_1_d0            |  out|   10|   ap_memory|                          lut_2_1|         array|
|lut_2_address0        |  out|   10|   ap_memory|                            lut_2|         array|
|lut_2_ce0             |  out|    1|   ap_memory|                            lut_2|         array|
|lut_2_we0             |  out|    1|   ap_memory|                            lut_2|         array|
|lut_2_d0              |  out|   10|   ap_memory|                            lut_2|         array|
|lut_1_3_address0      |  out|   10|   ap_memory|                          lut_1_3|         array|
|lut_1_3_ce0           |  out|    1|   ap_memory|                          lut_1_3|         array|
|lut_1_3_we0           |  out|    1|   ap_memory|                          lut_1_3|         array|
|lut_1_3_d0            |  out|   10|   ap_memory|                          lut_1_3|         array|
|lut_1_2_address0      |  out|   10|   ap_memory|                          lut_1_2|         array|
|lut_1_2_ce0           |  out|    1|   ap_memory|                          lut_1_2|         array|
|lut_1_2_we0           |  out|    1|   ap_memory|                          lut_1_2|         array|
|lut_1_2_d0            |  out|   10|   ap_memory|                          lut_1_2|         array|
|lut_1_1_address0      |  out|   10|   ap_memory|                          lut_1_1|         array|
|lut_1_1_ce0           |  out|    1|   ap_memory|                          lut_1_1|         array|
|lut_1_1_we0           |  out|    1|   ap_memory|                          lut_1_1|         array|
|lut_1_1_d0            |  out|   10|   ap_memory|                          lut_1_1|         array|
|lut_1_address0        |  out|   10|   ap_memory|                            lut_1|         array|
|lut_1_ce0             |  out|    1|   ap_memory|                            lut_1|         array|
|lut_1_we0             |  out|    1|   ap_memory|                            lut_1|         array|
|lut_1_d0              |  out|   10|   ap_memory|                            lut_1|         array|
|lut_0_3_address0      |  out|   10|   ap_memory|                          lut_0_3|         array|
|lut_0_3_ce0           |  out|    1|   ap_memory|                          lut_0_3|         array|
|lut_0_3_we0           |  out|    1|   ap_memory|                          lut_0_3|         array|
|lut_0_3_d0            |  out|   10|   ap_memory|                          lut_0_3|         array|
|lut_0_2_address0      |  out|   10|   ap_memory|                          lut_0_2|         array|
|lut_0_2_ce0           |  out|    1|   ap_memory|                          lut_0_2|         array|
|lut_0_2_we0           |  out|    1|   ap_memory|                          lut_0_2|         array|
|lut_0_2_d0            |  out|   10|   ap_memory|                          lut_0_2|         array|
|lut_0_1_address0      |  out|   10|   ap_memory|                          lut_0_1|         array|
|lut_0_1_ce0           |  out|    1|   ap_memory|                          lut_0_1|         array|
|lut_0_1_we0           |  out|    1|   ap_memory|                          lut_0_1|         array|
|lut_0_1_d0            |  out|   10|   ap_memory|                          lut_0_1|         array|
|lut_0_address0        |  out|   10|   ap_memory|                            lut_0|         array|
|lut_0_ce0             |  out|    1|   ap_memory|                            lut_0|         array|
|lut_0_we0             |  out|    1|   ap_memory|                            lut_0|         array|
|lut_0_d0              |  out|   10|   ap_memory|                            lut_0|         array|
|gamma_lut_0_address0  |  out|   10|   ap_memory|                      gamma_lut_0|         array|
|gamma_lut_0_ce0       |  out|    1|   ap_memory|                      gamma_lut_0|         array|
|gamma_lut_0_q0        |   in|   16|   ap_memory|                      gamma_lut_0|         array|
|gamma_lut_1_address0  |  out|   10|   ap_memory|                      gamma_lut_1|         array|
|gamma_lut_1_ce0       |  out|    1|   ap_memory|                      gamma_lut_1|         array|
|gamma_lut_1_q0        |   in|   16|   ap_memory|                      gamma_lut_1|         array|
|gamma_lut_2_address0  |  out|   10|   ap_memory|                      gamma_lut_2|         array|
|gamma_lut_2_ce0       |  out|    1|   ap_memory|                      gamma_lut_2|         array|
|gamma_lut_2_q0        |   in|   16|   ap_memory|                      gamma_lut_2|         array|
+----------------------+-----+-----+------------+---------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.84>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:315]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %gamma_lut_0, i64 666, i64 207, i64 1"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %gamma_lut_1, i64 666, i64 207, i64 1"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %gamma_lut_2, i64 666, i64 207, i64 1"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gamma_lut_0, void @empty_7, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gamma_lut_1, void @empty_7, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gamma_lut_2, void @empty_7, i32 0, i32 0, void @empty_0, i32 1, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln315 = store i11 0, i11 %i" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:315]   --->   Operation 13 'store' 'store_ln315' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_317_2"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_3 = load i11 %i" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:315]   --->   Operation 15 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.63ns)   --->   "%icmp_ln315 = icmp_eq  i11 %i_3, i11 1024" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:315]   --->   Operation 16 'icmp' 'icmp_ln315' <Predicate = true> <Delay = 1.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.63ns)   --->   "%add_ln315 = add i11 %i_3, i11 1" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:315]   --->   Operation 17 'add' 'add_ln315' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln315 = br i1 %icmp_ln315, void %VITIS_LOOP_317_2.split, void %VITIS_LOOP_327_4.preheader.exitStub" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:315]   --->   Operation 18 'br' 'br_ln315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln315 = zext i11 %i_3" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:315]   --->   Operation 19 'zext' 'zext_ln315' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%gamma_lut_0_addr = getelementptr i16 %gamma_lut_0, i64 0, i64 %zext_ln315" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:315]   --->   Operation 20 'getelementptr' 'gamma_lut_0_addr' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%gamma_lut_0_load = load i10 %gamma_lut_0_addr" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:315]   --->   Operation 21 'load' 'gamma_lut_0_load' <Predicate = (!icmp_ln315)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%gamma_lut_1_addr = getelementptr i16 %gamma_lut_1, i64 0, i64 %zext_ln315" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:315]   --->   Operation 22 'getelementptr' 'gamma_lut_1_addr' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (3.25ns)   --->   "%gamma_lut_1_load = load i10 %gamma_lut_1_addr" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:315]   --->   Operation 23 'load' 'gamma_lut_1_load' <Predicate = (!icmp_ln315)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%gamma_lut_2_addr = getelementptr i16 %gamma_lut_2, i64 0, i64 %zext_ln315" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:315]   --->   Operation 24 'getelementptr' 'gamma_lut_2_addr' <Predicate = (!icmp_ln315)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%gamma_lut_2_load = load i10 %gamma_lut_2_addr" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:315]   --->   Operation 25 'load' 'gamma_lut_2_load' <Predicate = (!icmp_ln315)> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln315 = store i11 %add_ln315, i11 %i" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:315]   --->   Operation 26 'store' 'store_ln315' <Predicate = (!icmp_ln315)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 27 [1/2] (3.25ns)   --->   "%gamma_lut_0_load = load i10 %gamma_lut_0_addr" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:315]   --->   Operation 27 'load' 'gamma_lut_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%empty = trunc i16 %gamma_lut_0_load" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:315]   --->   Operation 28 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/2] (3.25ns)   --->   "%gamma_lut_1_load = load i10 %gamma_lut_1_addr" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:315]   --->   Operation 29 'load' 'gamma_lut_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty_88 = trunc i16 %gamma_lut_1_load" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:315]   --->   Operation 30 'trunc' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/2] (3.25ns)   --->   "%gamma_lut_2_load = load i10 %gamma_lut_2_addr" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:315]   --->   Operation 31 'load' 'gamma_lut_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P">   --->   Core 86 'RAM_1P' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%empty_89 = trunc i16 %gamma_lut_2_load" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:315]   --->   Operation 32 'trunc' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 61 'ret' 'ret_ln0' <Predicate = (icmp_ln315)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln315 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:315]   --->   Operation 33 'specpipeline' 'specpipeline_ln315' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%speclooptripcount_ln315 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:315]   --->   Operation 34 'speclooptripcount' 'speclooptripcount_ln315' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln315 = specloopname void @_ssdm_op_SpecLoopName, void @empty_24" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:315]   --->   Operation 35 'specloopname' 'specloopname_ln315' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%lut_0_addr = getelementptr i10 %lut_0, i64 0, i64 %zext_ln315" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:319]   --->   Operation 36 'getelementptr' 'lut_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%lut_0_1_addr = getelementptr i10 %lut_0_1, i64 0, i64 %zext_ln315" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:319]   --->   Operation 37 'getelementptr' 'lut_0_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%lut_0_2_addr = getelementptr i10 %lut_0_2, i64 0, i64 %zext_ln315" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:319]   --->   Operation 38 'getelementptr' 'lut_0_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%lut_0_3_addr = getelementptr i10 %lut_0_3, i64 0, i64 %zext_ln315" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:319]   --->   Operation 39 'getelementptr' 'lut_0_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%lut_1_addr = getelementptr i10 %lut_1, i64 0, i64 %zext_ln315" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:320]   --->   Operation 40 'getelementptr' 'lut_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%lut_1_1_addr = getelementptr i10 %lut_1_1, i64 0, i64 %zext_ln315" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:320]   --->   Operation 41 'getelementptr' 'lut_1_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%lut_1_2_addr = getelementptr i10 %lut_1_2, i64 0, i64 %zext_ln315" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:320]   --->   Operation 42 'getelementptr' 'lut_1_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%lut_1_3_addr = getelementptr i10 %lut_1_3, i64 0, i64 %zext_ln315" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:320]   --->   Operation 43 'getelementptr' 'lut_1_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%lut_2_addr = getelementptr i10 %lut_2, i64 0, i64 %zext_ln315" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:321]   --->   Operation 44 'getelementptr' 'lut_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%lut_2_1_addr = getelementptr i10 %lut_2_1, i64 0, i64 %zext_ln315" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:321]   --->   Operation 45 'getelementptr' 'lut_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%lut_2_2_addr = getelementptr i10 %lut_2_2, i64 0, i64 %zext_ln315" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:321]   --->   Operation 46 'getelementptr' 'lut_2_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%lut_2_3_addr = getelementptr i10 %lut_2_3, i64 0, i64 %zext_ln315" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:321]   --->   Operation 47 'getelementptr' 'lut_2_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (3.25ns)   --->   "%store_ln319 = store i10 %empty, i10 %lut_0_addr" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:319]   --->   Operation 48 'store' 'store_ln319' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_3 : Operation 49 [1/1] (3.25ns)   --->   "%store_ln319 = store i10 %empty, i10 %lut_0_1_addr" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:319]   --->   Operation 49 'store' 'store_ln319' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_3 : Operation 50 [1/1] (3.25ns)   --->   "%store_ln319 = store i10 %empty, i10 %lut_0_2_addr" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:319]   --->   Operation 50 'store' 'store_ln319' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_3 : Operation 51 [1/1] (3.25ns)   --->   "%store_ln319 = store i10 %empty, i10 %lut_0_3_addr" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:319]   --->   Operation 51 'store' 'store_ln319' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_3 : Operation 52 [1/1] (3.25ns)   --->   "%store_ln320 = store i10 %empty_88, i10 %lut_1_addr" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:320]   --->   Operation 52 'store' 'store_ln320' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_3 : Operation 53 [1/1] (3.25ns)   --->   "%store_ln320 = store i10 %empty_88, i10 %lut_1_1_addr" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:320]   --->   Operation 53 'store' 'store_ln320' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_3 : Operation 54 [1/1] (3.25ns)   --->   "%store_ln320 = store i10 %empty_88, i10 %lut_1_2_addr" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:320]   --->   Operation 54 'store' 'store_ln320' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_3 : Operation 55 [1/1] (3.25ns)   --->   "%store_ln320 = store i10 %empty_88, i10 %lut_1_3_addr" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:320]   --->   Operation 55 'store' 'store_ln320' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_3 : Operation 56 [1/1] (3.25ns)   --->   "%store_ln321 = store i10 %empty_89, i10 %lut_2_addr" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:321]   --->   Operation 56 'store' 'store_ln321' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_3 : Operation 57 [1/1] (3.25ns)   --->   "%store_ln321 = store i10 %empty_89, i10 %lut_2_1_addr" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:321]   --->   Operation 57 'store' 'store_ln321' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_3 : Operation 58 [1/1] (3.25ns)   --->   "%store_ln321 = store i10 %empty_89, i10 %lut_2_2_addr" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:321]   --->   Operation 58 'store' 'store_ln321' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_3 : Operation 59 [1/1] (3.25ns)   --->   "%store_ln321 = store i10 %empty_89, i10 %lut_2_3_addr" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:321]   --->   Operation 59 'store' 'store_ln321' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 10> <Depth = 1024> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln315 = br void %VITIS_LOOP_317_2" [D:/Project2023/SG-Extended/ZyboOrg/hw/hw.runs/system_v_gamma_lut_0_0_synth_1/prj/sol/.autopilot/db/v_gamma_lut.cpp:315]   --->   Operation 60 'br' 'br_ln315' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ lut_2_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ lut_2_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ lut_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ lut_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ lut_1_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ lut_1_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ lut_1_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ lut_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ lut_0_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ lut_0_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ lut_0_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ lut_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ gamma_lut_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ gamma_lut_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ gamma_lut_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                       (alloca           ) [ 0100]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specmemcore_ln0         (specmemcore      ) [ 0000]
specinterface_ln0       (specinterface    ) [ 0000]
specinterface_ln0       (specinterface    ) [ 0000]
specinterface_ln0       (specinterface    ) [ 0000]
store_ln315             (store            ) [ 0000]
br_ln0                  (br               ) [ 0000]
i_3                     (load             ) [ 0000]
icmp_ln315              (icmp             ) [ 0110]
add_ln315               (add              ) [ 0000]
br_ln315                (br               ) [ 0000]
zext_ln315              (zext             ) [ 0111]
gamma_lut_0_addr        (getelementptr    ) [ 0110]
gamma_lut_1_addr        (getelementptr    ) [ 0110]
gamma_lut_2_addr        (getelementptr    ) [ 0110]
store_ln315             (store            ) [ 0000]
gamma_lut_0_load        (load             ) [ 0000]
empty                   (trunc            ) [ 0101]
gamma_lut_1_load        (load             ) [ 0000]
empty_88                (trunc            ) [ 0101]
gamma_lut_2_load        (load             ) [ 0000]
empty_89                (trunc            ) [ 0101]
specpipeline_ln315      (specpipeline     ) [ 0000]
speclooptripcount_ln315 (speclooptripcount) [ 0000]
specloopname_ln315      (specloopname     ) [ 0000]
lut_0_addr              (getelementptr    ) [ 0000]
lut_0_1_addr            (getelementptr    ) [ 0000]
lut_0_2_addr            (getelementptr    ) [ 0000]
lut_0_3_addr            (getelementptr    ) [ 0000]
lut_1_addr              (getelementptr    ) [ 0000]
lut_1_1_addr            (getelementptr    ) [ 0000]
lut_1_2_addr            (getelementptr    ) [ 0000]
lut_1_3_addr            (getelementptr    ) [ 0000]
lut_2_addr              (getelementptr    ) [ 0000]
lut_2_1_addr            (getelementptr    ) [ 0000]
lut_2_2_addr            (getelementptr    ) [ 0000]
lut_2_3_addr            (getelementptr    ) [ 0000]
store_ln319             (store            ) [ 0000]
store_ln319             (store            ) [ 0000]
store_ln319             (store            ) [ 0000]
store_ln319             (store            ) [ 0000]
store_ln320             (store            ) [ 0000]
store_ln320             (store            ) [ 0000]
store_ln320             (store            ) [ 0000]
store_ln320             (store            ) [ 0000]
store_ln321             (store            ) [ 0000]
store_ln321             (store            ) [ 0000]
store_ln321             (store            ) [ 0000]
store_ln321             (store            ) [ 0000]
br_ln315                (br               ) [ 0000]
ret_ln0                 (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="lut_2_3">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_2_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="lut_2_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_2_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="lut_2_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_2_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="lut_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="lut_1_3">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_1_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="lut_1_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_1_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="lut_1_1">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_1_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="lut_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="lut_0_3">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_0_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="lut_0_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_0_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="lut_0_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_0_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="lut_0">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="gamma_lut_0">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gamma_lut_0"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="gamma_lut_1">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gamma_lut_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="gamma_lut_2">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gamma_lut_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="i_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="gamma_lut_0_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="11" slack="0"/>
<pin id="76" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gamma_lut_0_addr/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="10" slack="0"/>
<pin id="81" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="gamma_lut_0_load/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="gamma_lut_1_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="16" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="11" slack="0"/>
<pin id="89" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gamma_lut_1_addr/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="10" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="gamma_lut_1_load/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="gamma_lut_2_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="11" slack="0"/>
<pin id="102" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gamma_lut_2_addr/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="10" slack="0"/>
<pin id="107" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="gamma_lut_2_load/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="lut_0_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="10" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="11" slack="2"/>
<pin id="115" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_0_addr/3 "/>
</bind>
</comp>

<comp id="118" class="1004" name="lut_0_1_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="10" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="11" slack="2"/>
<pin id="122" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_0_1_addr/3 "/>
</bind>
</comp>

<comp id="125" class="1004" name="lut_0_2_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="10" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="11" slack="2"/>
<pin id="129" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_0_2_addr/3 "/>
</bind>
</comp>

<comp id="132" class="1004" name="lut_0_3_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="10" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="11" slack="2"/>
<pin id="136" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_0_3_addr/3 "/>
</bind>
</comp>

<comp id="139" class="1004" name="lut_1_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="10" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="11" slack="2"/>
<pin id="143" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_1_addr/3 "/>
</bind>
</comp>

<comp id="146" class="1004" name="lut_1_1_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="10" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="11" slack="2"/>
<pin id="150" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_1_1_addr/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="lut_1_2_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="10" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="11" slack="2"/>
<pin id="157" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_1_2_addr/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="lut_1_3_addr_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="10" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="11" slack="2"/>
<pin id="164" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_1_3_addr/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="lut_2_addr_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="10" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="11" slack="2"/>
<pin id="171" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_2_addr/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="lut_2_1_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="10" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="11" slack="2"/>
<pin id="178" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_2_1_addr/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="lut_2_2_addr_gep_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="10" slack="0"/>
<pin id="183" dir="0" index="1" bw="1" slack="0"/>
<pin id="184" dir="0" index="2" bw="11" slack="2"/>
<pin id="185" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_2_2_addr/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="lut_2_3_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="10" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="11" slack="2"/>
<pin id="192" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lut_2_3_addr/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="store_ln319_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="10" slack="0"/>
<pin id="197" dir="0" index="1" bw="10" slack="1"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln319/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="store_ln319_access_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="10" slack="0"/>
<pin id="203" dir="0" index="1" bw="10" slack="1"/>
<pin id="204" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln319/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln319_access_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="10" slack="0"/>
<pin id="209" dir="0" index="1" bw="10" slack="1"/>
<pin id="210" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="211" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln319/3 "/>
</bind>
</comp>

<comp id="213" class="1004" name="store_ln319_access_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="10" slack="0"/>
<pin id="215" dir="0" index="1" bw="10" slack="1"/>
<pin id="216" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln319/3 "/>
</bind>
</comp>

<comp id="219" class="1004" name="store_ln320_access_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="10" slack="0"/>
<pin id="221" dir="0" index="1" bw="10" slack="1"/>
<pin id="222" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln320/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="store_ln320_access_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="10" slack="0"/>
<pin id="227" dir="0" index="1" bw="10" slack="1"/>
<pin id="228" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln320/3 "/>
</bind>
</comp>

<comp id="231" class="1004" name="store_ln320_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="10" slack="0"/>
<pin id="233" dir="0" index="1" bw="10" slack="1"/>
<pin id="234" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln320/3 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln320_access_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="10" slack="0"/>
<pin id="239" dir="0" index="1" bw="10" slack="1"/>
<pin id="240" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln320/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="store_ln321_access_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="10" slack="0"/>
<pin id="245" dir="0" index="1" bw="10" slack="1"/>
<pin id="246" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="247" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln321/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="store_ln321_access_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="10" slack="0"/>
<pin id="251" dir="0" index="1" bw="10" slack="1"/>
<pin id="252" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="253" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln321/3 "/>
</bind>
</comp>

<comp id="255" class="1004" name="store_ln321_access_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="10" slack="0"/>
<pin id="257" dir="0" index="1" bw="10" slack="1"/>
<pin id="258" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln321/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="store_ln321_access_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="10" slack="0"/>
<pin id="263" dir="0" index="1" bw="10" slack="1"/>
<pin id="264" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="3" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln321/3 "/>
</bind>
</comp>

<comp id="267" class="1004" name="store_ln315_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="11" slack="0"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln315/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="i_3_load_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="11" slack="0"/>
<pin id="274" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="275" class="1004" name="icmp_ln315_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="11" slack="0"/>
<pin id="277" dir="0" index="1" bw="11" slack="0"/>
<pin id="278" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln315/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="add_ln315_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="11" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln315/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln315_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="11" slack="0"/>
<pin id="289" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln315/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="store_ln315_store_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="11" slack="0"/>
<pin id="296" dir="0" index="1" bw="11" slack="0"/>
<pin id="297" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln315/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="empty_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="16" slack="0"/>
<pin id="301" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="empty_88_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="16" slack="0"/>
<pin id="305" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_88/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="empty_89_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="16" slack="0"/>
<pin id="309" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_89/2 "/>
</bind>
</comp>

<comp id="311" class="1005" name="i_reg_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="11" slack="0"/>
<pin id="313" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="318" class="1005" name="icmp_ln315_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="1"/>
<pin id="320" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln315 "/>
</bind>
</comp>

<comp id="322" class="1005" name="zext_ln315_reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="2"/>
<pin id="324" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln315 "/>
</bind>
</comp>

<comp id="338" class="1005" name="gamma_lut_0_addr_reg_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="10" slack="1"/>
<pin id="340" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="gamma_lut_0_addr "/>
</bind>
</comp>

<comp id="343" class="1005" name="gamma_lut_1_addr_reg_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="10" slack="1"/>
<pin id="345" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="gamma_lut_1_addr "/>
</bind>
</comp>

<comp id="348" class="1005" name="gamma_lut_2_addr_reg_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="10" slack="1"/>
<pin id="350" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="gamma_lut_2_addr "/>
</bind>
</comp>

<comp id="353" class="1005" name="empty_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="10" slack="1"/>
<pin id="355" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="361" class="1005" name="empty_88_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="10" slack="1"/>
<pin id="363" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty_88 "/>
</bind>
</comp>

<comp id="369" class="1005" name="empty_89_reg_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="10" slack="1"/>
<pin id="371" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="empty_89 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="30" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="24" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="56" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="26" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="56" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="28" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="56" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="110"><net_src comp="98" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="22" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="56" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="20" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="56" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="18" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="56" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="56" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="14" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="56" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="12" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="56" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="10" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="56" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="8" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="56" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="172"><net_src comp="6" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="56" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="179"><net_src comp="4" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="56" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="186"><net_src comp="2" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="56" pin="0"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="0" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="56" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="111" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="118" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="212"><net_src comp="125" pin="3"/><net_sink comp="207" pin=0"/></net>

<net id="218"><net_src comp="132" pin="3"/><net_sink comp="213" pin=0"/></net>

<net id="224"><net_src comp="139" pin="3"/><net_sink comp="219" pin=0"/></net>

<net id="230"><net_src comp="146" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="236"><net_src comp="153" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="242"><net_src comp="160" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="248"><net_src comp="167" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="254"><net_src comp="174" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="260"><net_src comp="181" pin="3"/><net_sink comp="255" pin=0"/></net>

<net id="266"><net_src comp="188" pin="3"/><net_sink comp="261" pin=0"/></net>

<net id="271"><net_src comp="50" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="279"><net_src comp="272" pin="1"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="52" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="285"><net_src comp="272" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="286"><net_src comp="54" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="290"><net_src comp="272" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="292"><net_src comp="287" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="293"><net_src comp="287" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="298"><net_src comp="281" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="79" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="92" pin="3"/><net_sink comp="303" pin=0"/></net>

<net id="310"><net_src comp="105" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="314"><net_src comp="68" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="316"><net_src comp="311" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="317"><net_src comp="311" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="321"><net_src comp="275" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="287" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="328"><net_src comp="322" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="329"><net_src comp="322" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="330"><net_src comp="322" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="331"><net_src comp="322" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="332"><net_src comp="322" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="333"><net_src comp="322" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="334"><net_src comp="322" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="335"><net_src comp="322" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="336"><net_src comp="322" pin="1"/><net_sink comp="181" pin=2"/></net>

<net id="337"><net_src comp="322" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="341"><net_src comp="72" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="346"><net_src comp="85" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="351"><net_src comp="98" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="356"><net_src comp="299" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="358"><net_src comp="353" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="359"><net_src comp="353" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="360"><net_src comp="353" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="364"><net_src comp="303" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="367"><net_src comp="361" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="368"><net_src comp="361" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="372"><net_src comp="307" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="374"><net_src comp="369" pin="1"/><net_sink comp="249" pin=1"/></net>

<net id="375"><net_src comp="369" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="376"><net_src comp="369" pin="1"/><net_sink comp="261" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: lut_2_3 | {3 }
	Port: lut_2_2 | {3 }
	Port: lut_2_1 | {3 }
	Port: lut_2 | {3 }
	Port: lut_1_3 | {3 }
	Port: lut_1_2 | {3 }
	Port: lut_1_1 | {3 }
	Port: lut_1 | {3 }
	Port: lut_0_3 | {3 }
	Port: lut_0_2 | {3 }
	Port: lut_0_1 | {3 }
	Port: lut_0 | {3 }
	Port: gamma_lut_0 | {}
	Port: gamma_lut_1 | {}
	Port: gamma_lut_2 | {}
 - Input state : 
	Port: Gamma_Pipeline_VITIS_LOOP_315_1 : gamma_lut_0 | {1 2 }
	Port: Gamma_Pipeline_VITIS_LOOP_315_1 : gamma_lut_1 | {1 2 }
	Port: Gamma_Pipeline_VITIS_LOOP_315_1 : gamma_lut_2 | {1 2 }
  - Chain level:
	State 1
		store_ln315 : 1
		i_3 : 1
		icmp_ln315 : 2
		add_ln315 : 2
		br_ln315 : 3
		zext_ln315 : 2
		gamma_lut_0_addr : 3
		gamma_lut_0_load : 4
		gamma_lut_1_addr : 3
		gamma_lut_1_load : 4
		gamma_lut_2_addr : 3
		gamma_lut_2_load : 4
		store_ln315 : 3
	State 2
		empty : 1
		empty_88 : 1
		empty_89 : 1
	State 3
		store_ln319 : 1
		store_ln319 : 1
		store_ln319 : 1
		store_ln319 : 1
		store_ln320 : 1
		store_ln320 : 1
		store_ln320 : 1
		store_ln320 : 1
		store_ln321 : 1
		store_ln321 : 1
		store_ln321 : 1
		store_ln321 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|   icmp   | icmp_ln315_fu_275 |    0    |    12   |
|----------|-------------------|---------|---------|
|    add   |  add_ln315_fu_281 |    0    |    12   |
|----------|-------------------|---------|---------|
|   zext   | zext_ln315_fu_287 |    0    |    0    |
|----------|-------------------|---------|---------|
|          |    empty_fu_299   |    0    |    0    |
|   trunc  |  empty_88_fu_303  |    0    |    0    |
|          |  empty_89_fu_307  |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    24   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    empty_88_reg_361    |   10   |
|    empty_89_reg_369    |   10   |
|      empty_reg_353     |   10   |
|gamma_lut_0_addr_reg_338|   10   |
|gamma_lut_1_addr_reg_343|   10   |
|gamma_lut_2_addr_reg_348|   10   |
|        i_reg_311       |   11   |
|   icmp_ln315_reg_318   |    1   |
|   zext_ln315_reg_322   |   64   |
+------------------------+--------+
|          Total         |   136  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_79 |  p0  |   2  |  10  |   20   ||    9    |
|  grp_access_fu_92 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_105 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   60   ||  4.764  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   24   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   27   |
|  Register |    -   |   136  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   136  |   51   |
+-----------+--------+--------+--------+
