vhdl work "C:/Users/lamphejw/Desktop/Project 1/Project 1.srcs/sources_1/imports/Project 1/and_or_top.vhd"
vhdl work "C:/Users/lamphejw/Desktop/Project 1/Project 1.srcs/sim_1/imports/Project 1/and_or_top_Testbench.vhd"
verilog work C:/Xilinx/14.6/ISE_DS/PlanAhead/data/verilog/src/glbl.v
