Swarup Bhunia , Nilanjan Banerjee , Qikai Chen , Hamid Mahmoodi , Kaushik Roy, A novel synthesis approach for active leakage power reduction using dynamic supply gating, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065705]
Brglez, F. 1984. On testability of combinational networks. In Proceedings of the IEEE International Symposium on Compound Semiconductors. 221--225.
Bushnell, M. L. and Agarwal, V. D. 2000. Essentials of Electronic Testing, for Digital, Memory and Mixed-Signal VLSI Circuits. Kluwer.
S. Ghosh , S. Bhunia , K. Roy, Shannon Expansion Based Supply-Gated Logic for Improved Power and Testability, Proceedings of the 14th Asian Test Symposium on Asian Test Symposium, p.404-409, December 18-21, 2005[doi>10.1109/ATS.2005.98]
Sandip Kundu , Sanjay Sengupta , Rajesh Galivanche, Test Challenges in Nanometer Technologies, Proceedings of the IEEE European Test Workshop, p.83, May 23-26, 2000
Luciano Lavagno , Patrick C. McGeer , Alexander Saldanha , Alberto L. Sangiovanni-Vincentelli, Timed shared circuits: a power-efficient design style and synthesis tool, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.254-260, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217538]
