#This is a commented line in a MAKEFILE

#Variable assignment in MAKEFILE
VAR = value

#Target rule with dependency
target: dependency1 dependency2
	command1
	command2

#Conditional statement in MAKEFILE
ifeq ($(VAR), value)
	command3
else
	command4
endif

#Wildcard function in MAKEFILE
SOURCES = src/*.cpp
OBJS = $(patsubst %.cpp, %.o, $(wildcard $(SOURCES)))

#Empty target command
.PHONY: all

#Default target and commands
all: program

program: $(OBJS)
	gcc -o program $(OBJS)

#Cleanup target and command
.PHONY: clean

clean:
	rm -f *.o