
---------- Begin Simulation Statistics ----------
final_tick                                89829380500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 191695                       # Simulator instruction rate (inst/s)
host_mem_usage                                 653580                       # Number of bytes of host memory used
host_op_rate                                   192071                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   521.66                       # Real time elapsed on the host
host_tick_rate                              172198278                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.089829                       # Number of seconds simulated
sim_ticks                                 89829380500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.796588                       # CPI: cycles per instruction
system.cpu.discardedOps                        189516                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        46504474                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.556611                       # IPC: instructions per cycle
system.cpu.numCycles                        179658761                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       133154287                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       278414                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        565511                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          383                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            6                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       874852                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         4369                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1750719                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           4375                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485764                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735450                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             81006                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103811                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101814                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.905077                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65380                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             693                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              405                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51151329                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51151329                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51151801                       # number of overall hits
system.cpu.dcache.overall_hits::total        51151801                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       929712                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         929712                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       937659                       # number of overall misses
system.cpu.dcache.overall_misses::total        937659                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  34430925500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  34430925500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  34430925500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  34430925500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52081041                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52081041                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52089460                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52089460                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017851                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017851                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.018001                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018001                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 37033.969122                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37033.969122                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 36720.092806                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36720.092806                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       214597                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              4083                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    52.558658                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       778501                       # number of writebacks
system.cpu.dcache.writebacks::total            778501                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        62525                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        62525                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        62525                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        62525                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       867187                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       867187                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       875130                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       875130                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  31934118500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  31934118500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  32577041499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  32577041499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016651                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016651                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016801                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016801                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 36824.950674                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36824.950674                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 37225.373943                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 37225.373943                       # average overall mshr miss latency
system.cpu.dcache.replacements                 874618                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40605913                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40605913                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       526046                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        526046                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  14333591000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  14333591000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41131959                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41131959                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012789                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012789                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 27247.790117                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 27247.790117                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           50                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           50                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       525996                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       525996                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  13805366500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  13805366500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012788                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012788                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 26246.143507                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 26246.143507                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10545416                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10545416                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       403666                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       403666                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  20097334500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  20097334500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.036868                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.036868                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49787.038046                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49787.038046                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        62475                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        62475                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       341191                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       341191                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  18128752000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  18128752000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031162                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031162                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 53133.734477                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 53133.734477                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          472                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           472                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7947                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7947                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.943936                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.943936                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7943                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7943                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    642922999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    642922999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.943461                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.943461                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 80942.087247                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 80942.087247                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  89829380500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           505.817862                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52027007                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            875130                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             59.450604                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   505.817862                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.987926                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987926                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          272                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          175                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105054202                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105054202                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  89829380500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  89829380500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  89829380500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685960                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475138                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024960                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278190                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278190                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278190                       # number of overall hits
system.cpu.icache.overall_hits::total        10278190                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          738                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            738                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          738                       # number of overall misses
system.cpu.icache.overall_misses::total           738                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     54788500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54788500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54788500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54788500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278928                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278928                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278928                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278928                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000072                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000072                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000072                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000072                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 74239.159892                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 74239.159892                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 74239.159892                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 74239.159892                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          233                       # number of writebacks
system.cpu.icache.writebacks::total               233                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          738                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          738                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          738                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          738                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     54050500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     54050500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     54050500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     54050500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 73239.159892                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 73239.159892                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 73239.159892                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 73239.159892                       # average overall mshr miss latency
system.cpu.icache.replacements                    233                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278190                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278190                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          738                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           738                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54788500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54788500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278928                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278928                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000072                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 74239.159892                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 74239.159892                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          738                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          738                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     54050500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     54050500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 73239.159892                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 73239.159892                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  89829380500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           409.551327                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278928                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               738                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13928.086721                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   409.551327                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.399952                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.399952                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          505                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          398                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.493164                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          10279666                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         10279666                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  89829380500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  89829380500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  89829380500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  89829380500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   70                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               588682                       # number of demand (read+write) hits
system.l2.demand_hits::total                   588752                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  70                       # number of overall hits
system.l2.overall_hits::.cpu.data              588682                       # number of overall hits
system.l2.overall_hits::total                  588752                       # number of overall hits
system.l2.demand_misses::.cpu.inst                668                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             286448                       # number of demand (read+write) misses
system.l2.demand_misses::total                 287116                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               668                       # number of overall misses
system.l2.overall_misses::.cpu.data            286448                       # number of overall misses
system.l2.overall_misses::total                287116                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52187000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  25073957500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      25126144500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52187000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  25073957500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     25126144500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              738                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           875130                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               875868                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             738                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          875130                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              875868                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.905149                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.327321                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.327807                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.905149                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.327321                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.327807                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78124.251497                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 87534.063774                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 87512.171039                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78124.251497                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 87534.063774                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 87512.171039                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              199576                       # number of writebacks
system.l2.writebacks::total                    199576                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           668                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        286442                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            287110                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          668                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       286442                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           287110                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45507000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  22209160000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  22254667000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45507000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  22209160000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  22254667000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.905149                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.327314                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.327801                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.905149                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.327314                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.327801                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68124.251497                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 77534.579426                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 77512.685034                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68124.251497                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 77534.579426                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 77512.685034                       # average overall mshr miss latency
system.l2.replacements                         282486                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       778501                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           778501                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       778501                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       778501                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          221                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              221                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          221                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          221                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          290                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           290                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            164500                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                164500                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          176691                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              176691                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  15885951000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15885951000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        341191                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            341191                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.517865                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.517865                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 89908.093791                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89908.093791                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       176691                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         176691                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  14119041000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  14119041000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.517865                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.517865                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 79908.093791                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79908.093791                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             70                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 70                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          668                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              668                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52187000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52187000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            738                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.905149                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.905149                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78124.251497                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78124.251497                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          668                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          668                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45507000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45507000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.905149                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.905149                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68124.251497                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68124.251497                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        424182                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            424182                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       109757                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          109757                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   9188006500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   9188006500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       533939                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        533939                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.205561                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.205561                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 83712.259810                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 83712.259810                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data       109751                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       109751                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   8090119000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   8090119000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.205550                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.205550                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 73713.396689                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73713.396689                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  89829380500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8044.288236                       # Cycle average of tags in use
system.l2.tags.total_refs                     1750040                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    290678                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.020545                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      53.114051                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        18.356416                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7972.817769                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.006484                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002241                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.973244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981969                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          321                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3507                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4252                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3791350                       # Number of tag accesses
system.l2.tags.data_accesses                  3791350                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  89829380500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    199564.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       668.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    285581.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003079656500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        11818                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        11818                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              779726                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             188036                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      287110                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     199576                       # Number of write requests accepted
system.mem_ctrls.readBursts                    287110                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   199576                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    861                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    12                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.82                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                287110                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               199576                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  214542                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   68882                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2434                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     390                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10895                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  11928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  11964                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  12080                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  11945                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  12053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  11936                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  11918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  11958                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11969                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  11915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  11915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  11905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  11838                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  11850                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  11818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        11818                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      24.220426                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     21.811981                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     28.031424                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         11763     99.53%     99.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           21      0.18%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           30      0.25%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         11818                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        11818                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.884414                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.850587                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.080500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6889     58.29%     58.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              142      1.20%     59.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             4080     34.52%     94.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              684      5.79%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               17      0.14%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                6      0.05%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         11818                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   55104                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                18375040                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             12772864                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    204.55                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    142.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   89822103500                       # Total gap between requests
system.mem_ctrls.avgGap                     184558.63                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42752                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     18277184                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     12770560                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 475924.466605889611                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 203465546.553557723761                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 142164622.854100614786                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          668                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       286442                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       199576                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18134000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10404616750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2137766437000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27146.71                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     36323.64                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  10711540.65                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     18332288                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      18375040                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42752                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     12772864                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     12772864                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          668                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       286442                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         287110                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       199576                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        199576                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       475924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    204078976                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        204554901                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       475924                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       475924                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    142190271                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       142190271                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    142190271                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       475924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    204078976                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       346745172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               286249                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              199540                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        17401                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        17619                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        17303                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        17171                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        18325                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        17173                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        18143                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        18884                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        19097                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        17692                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        16489                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        18945                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        17440                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        18342                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        18184                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        18041                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        11791                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        12046                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        11827                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        11713                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        12767                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        11982                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        12829                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        13572                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        13826                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        12593                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        11170                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        13583                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        11853                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        12785                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        12621                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        12582                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              5055582000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1431245000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10422750750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                17661.48                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           36411.48                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              153571                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             102876                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            53.65                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           51.56                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       229342                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   135.563900                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    90.328656                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   194.989306                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       172253     75.11%     75.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        31860     13.89%     89.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         4693      2.05%     91.05% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1897      0.83%     91.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9943      4.34%     96.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          631      0.28%     96.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1006      0.44%     96.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          450      0.20%     97.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6609      2.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       229342                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              18319936                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           12770560                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              203.941471                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              142.164623                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.70                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.11                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               52.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  89829380500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       802814460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       426706005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1014015660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     514310940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7090487040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  27111628200                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  11663637600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   48623599905                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   541.288381                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  30042439250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2999360000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  56787581250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       834687420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       443646885                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1029802200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     527287860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7090487040.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  26621644230                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  12076255680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   48623811315                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   541.290734                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  31119448250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2999360000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  55710572250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  89829380500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             110419                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       199576                       # Transaction distribution
system.membus.trans_dist::CleanEvict            78825                       # Transaction distribution
system.membus.trans_dist::ReadExReq            176691                       # Transaction distribution
system.membus.trans_dist::ReadExResp           176691                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        110419                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       852621                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 852621                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     31147904                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                31147904                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            287110                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  287110    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              287110                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  89829380500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1419598500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1559868500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            534677                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       978077                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          233                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          179027                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           341191                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          341191                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           738                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       533939                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1709                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2624878                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2626587                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        62144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    105832384                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              105894528                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          282486                       # Total snoops (count)
system.tol2bus.snoopTraffic                  12772864                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1158354                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004114                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.064086                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1153595     99.59%     99.59% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4753      0.41%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1158354                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  89829380500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1654093500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1107000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1312697994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
