{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711754963194 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711754963195 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 30 06:29:22 2024 " "Processing started: Sat Mar 30 06:29:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711754963195 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711754963195 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vericlock -c vericlock " "Command: quartus_map --read_settings_files=on --write_settings_files=off vericlock -c vericlock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711754963196 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1711754964424 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1711754964425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/edabk_clock/modules/vericlock.v 1 1 " "Found 1 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/edabk_clock/modules/vericlock.v" { { "Info" "ISGN_ENTITY_NAME" "1 vericlock " "Found entity 1: vericlock" {  } { { "../Modules/vericlock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/vericlock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711754987730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711754987730 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "timer1hz.v(14) " "Verilog HDL information at timer1hz.v(14): always construct contains both blocking and non-blocking assignments" {  } { { "../Modules/timer1hz.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/timer1hz.v" 14 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1711754987746 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/edabk_clock/modules/timer1hz.v 1 1 " "Found 1 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/edabk_clock/modules/timer1hz.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer1hz " "Found entity 1: timer1hz" {  } { { "../Modules/timer1hz.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/timer1hz.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711754987747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711754987747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/edabk_clock/modules/seg7led.v 1 1 " "Found 1 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/edabk_clock/modules/seg7led.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7led " "Found entity 1: seg7led" {  } { { "../Modules/seg7led.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/seg7led.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711754987759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711754987759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/edabk_clock/modules/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/edabk_clock/modules/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../Modules/debounce.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711754987772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711754987772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/edabk_clock/modules/clock.v 1 1 " "Found 1 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/edabk_clock/modules/clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock " "Found entity 1: clock" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711754987785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711754987785 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "calendar.v(30) " "Verilog HDL information at calendar.v(30): always construct contains both blocking and non-blocking assignments" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 30 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1711754987794 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "calendar.v(170) " "Verilog HDL information at calendar.v(170): always construct contains both blocking and non-blocking assignments" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 170 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1711754987795 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "calendar.v(196) " "Verilog HDL information at calendar.v(196): always construct contains both blocking and non-blocking assignments" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 196 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1711754987795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/edabk_clock/modules/calendar.v 1 1 " "Found 1 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/edabk_clock/modules/calendar.v" { { "Info" "ISGN_ENTITY_NAME" "1 calendar " "Found entity 1: calendar" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711754987796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711754987796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "//mac/allfiles/applications/codestuff/edabk_clock/modules/bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file //mac/allfiles/applications/codestuff/edabk_clock/modules/bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "../Modules/bin2bcd.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1711754987806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711754987806 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vericlock " "Elaborating entity \"vericlock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1711754987893 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vericlock.v(43) " "Verilog HDL assignment warning at vericlock.v(43): truncated value with size 32 to match size of target (1)" {  } { { "../Modules/vericlock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/vericlock.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754987917 "|vericlock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vericlock.v(44) " "Verilog HDL assignment warning at vericlock.v(44): truncated value with size 32 to match size of target (1)" {  } { { "../Modules/vericlock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/vericlock.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754987917 "|vericlock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vericlock.v(45) " "Verilog HDL assignment warning at vericlock.v(45): truncated value with size 32 to match size of target (1)" {  } { { "../Modules/vericlock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/vericlock.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754987918 "|vericlock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vericlock.v(47) " "Verilog HDL assignment warning at vericlock.v(47): truncated value with size 32 to match size of target (1)" {  } { { "../Modules/vericlock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/vericlock.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754987918 "|vericlock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vericlock.v(48) " "Verilog HDL assignment warning at vericlock.v(48): truncated value with size 32 to match size of target (1)" {  } { { "../Modules/vericlock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/vericlock.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754987918 "|vericlock"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 vericlock.v(49) " "Verilog HDL assignment warning at vericlock.v(49): truncated value with size 32 to match size of target (1)" {  } { { "../Modules/vericlock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/vericlock.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754987918 "|vericlock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_datetime " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_datetime\"" {  } { { "../Modules/vericlock.v" "debounce_datetime" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/vericlock.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711754987930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_inc_sec " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_inc_sec\"" {  } { { "../Modules/vericlock.v" "debounce_inc_sec" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/vericlock.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711754987958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer1hz timer1hz:timer " "Elaborating entity \"timer1hz\" for hierarchy \"timer1hz:timer\"" {  } { { "../Modules/vericlock.v" "timer" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/vericlock.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711754987974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock clock:clock_inst " "Elaborating entity \"clock\" for hierarchy \"clock:clock_inst\"" {  } { { "../Modules/vericlock.v" "clock_inst" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/vericlock.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711754987988 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock.v(21) " "Verilog HDL assignment warning at clock.v(21): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754987995 "|vericlock|clock:clock_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock.v(22) " "Verilog HDL assignment warning at clock.v(22): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754987995 "|vericlock|clock:clock_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock.v(23) " "Verilog HDL assignment warning at clock.v(23): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754987995 "|vericlock|clock:clock_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock.v(33) " "Verilog HDL assignment warning at clock.v(33): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754987995 "|vericlock|clock:clock_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock.v(35) " "Verilog HDL assignment warning at clock.v(35): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754987995 "|vericlock|clock:clock_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock.v(37) " "Verilog HDL assignment warning at clock.v(37): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754987995 "|vericlock|clock:clock_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock.v(43) " "Verilog HDL assignment warning at clock.v(43): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754987995 "|vericlock|clock:clock_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock.v(46) " "Verilog HDL assignment warning at clock.v(46): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754987995 "|vericlock|clock:clock_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock.v(48) " "Verilog HDL assignment warning at clock.v(48): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754987995 "|vericlock|clock:clock_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock.v(54) " "Verilog HDL assignment warning at clock.v(54): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754987995 "|vericlock|clock:clock_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock.v(57) " "Verilog HDL assignment warning at clock.v(57): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754987995 "|vericlock|clock:clock_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 clock.v(59) " "Verilog HDL assignment warning at clock.v(59): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754987995 "|vericlock|clock:clock_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 clock.v(63) " "Verilog HDL assignment warning at clock.v(63): truncated value with size 32 to match size of target (1)" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754987996 "|vericlock|clock:clock_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "calendar calendar:calendar_inst " "Elaborating entity \"calendar\" for hierarchy \"calendar:calendar_inst\"" {  } { { "../Modules/vericlock.v" "calendar_inst" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/vericlock.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711754988001 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 calendar.v(24) " "Verilog HDL assignment warning at calendar.v(24): truncated value with size 32 to match size of target (1)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754988009 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 calendar.v(27) " "Verilog HDL assignment warning at calendar.v(27): truncated value with size 32 to match size of target (1)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754988009 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(32) " "Verilog HDL assignment warning at calendar.v(32): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754988009 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(38) " "Verilog HDL assignment warning at calendar.v(38): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754988009 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(45) " "Verilog HDL assignment warning at calendar.v(45): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754988009 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(50) " "Verilog HDL assignment warning at calendar.v(50): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754988009 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(55) " "Verilog HDL assignment warning at calendar.v(55): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754988009 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(60) " "Verilog HDL assignment warning at calendar.v(60): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754988009 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(65) " "Verilog HDL assignment warning at calendar.v(65): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754988009 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(70) " "Verilog HDL assignment warning at calendar.v(70): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754988009 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(75) " "Verilog HDL assignment warning at calendar.v(75): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754988009 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(80) " "Verilog HDL assignment warning at calendar.v(80): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754988009 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(85) " "Verilog HDL assignment warning at calendar.v(85): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754988009 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(90) " "Verilog HDL assignment warning at calendar.v(90): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754988010 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(95) " "Verilog HDL assignment warning at calendar.v(95): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 95 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754988010 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(104) " "Verilog HDL assignment warning at calendar.v(104): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754988010 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(111) " "Verilog HDL assignment warning at calendar.v(111): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754988010 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(116) " "Verilog HDL assignment warning at calendar.v(116): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754988010 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(121) " "Verilog HDL assignment warning at calendar.v(121): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754988010 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(126) " "Verilog HDL assignment warning at calendar.v(126): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754988010 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(131) " "Verilog HDL assignment warning at calendar.v(131): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754988010 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(136) " "Verilog HDL assignment warning at calendar.v(136): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754988010 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(141) " "Verilog HDL assignment warning at calendar.v(141): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754988010 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(146) " "Verilog HDL assignment warning at calendar.v(146): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754988010 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(151) " "Verilog HDL assignment warning at calendar.v(151): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754988010 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(156) " "Verilog HDL assignment warning at calendar.v(156): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754988010 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(161) " "Verilog HDL assignment warning at calendar.v(161): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754988010 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(172) " "Verilog HDL assignment warning at calendar.v(172): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754988010 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(176) " "Verilog HDL assignment warning at calendar.v(176): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754988010 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(198) " "Verilog HDL assignment warning at calendar.v(198): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754988010 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(201) " "Verilog HDL assignment warning at calendar.v(201): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754988010 "|vericlock|calendar:calendar_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 calendar.v(203) " "Verilog HDL assignment warning at calendar.v(203): truncated value with size 32 to match size of target (8)" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754988011 "|vericlock|calendar:calendar_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd bin2bcd:bin2bcd_hex01 " "Elaborating entity \"bin2bcd\" for hierarchy \"bin2bcd:bin2bcd_hex01\"" {  } { { "../Modules/vericlock.v" "bin2bcd_hex01" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/vericlock.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711754988016 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(10) " "Verilog HDL assignment warning at bin2bcd.v(10): truncated value with size 32 to match size of target (4)" {  } { { "../Modules/bin2bcd.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/bin2bcd.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754988022 "|vericlock|bin2bcd:bin2bcd_sec"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 bin2bcd.v(11) " "Verilog HDL assignment warning at bin2bcd.v(11): truncated value with size 32 to match size of target (4)" {  } { { "../Modules/bin2bcd.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/bin2bcd.v" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1711754988022 "|vericlock|bin2bcd:bin2bcd_sec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7led seg7led:sec_7seg_0 " "Elaborating entity \"seg7led\" for hierarchy \"seg7led:sec_7seg_0\"" {  } { { "../Modules/vericlock.v" "sec_7seg_0" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/vericlock.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711754988032 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tick_1Hz " "Found clock multiplexer tick_1Hz" {  } { { "../Modules/vericlock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/vericlock.v" 100 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1711754988498 "|vericlock|tick_1Hz"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1711754988498 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "calendar:calendar_inst\|day\[3\] calendar:calendar_inst\|day\[3\]~_emulated calendar:calendar_inst\|day\[3\]~1 " "Register \"calendar:calendar_inst\|day\[3\]\" is converted into an equivalent circuit using register \"calendar:calendar_inst\|day\[3\]~_emulated\" and latch \"calendar:calendar_inst\|day\[3\]~1\"" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 100 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|calendar:calendar_inst|day[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:clock_inst\|r_hour\[3\] clock:clock_inst\|r_hour\[3\]~_emulated clock:clock_inst\|r_hour\[3\]~1 " "Register \"clock:clock_inst\|r_hour\[3\]\" is converted into an equivalent circuit using register \"clock:clock_inst\|r_hour\[3\]~_emulated\" and latch \"clock:clock_inst\|r_hour\[3\]~1\"" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|clock:clock_inst|r_hour[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "calendar:calendar_inst\|day\[4\] calendar:calendar_inst\|day\[4\]~_emulated calendar:calendar_inst\|day\[4\]~6 " "Register \"calendar:calendar_inst\|day\[4\]\" is converted into an equivalent circuit using register \"calendar:calendar_inst\|day\[4\]~_emulated\" and latch \"calendar:calendar_inst\|day\[4\]~6\"" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 100 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|calendar:calendar_inst|day[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:clock_inst\|r_hour\[4\] clock:clock_inst\|r_hour\[4\]~_emulated clock:clock_inst\|r_hour\[4\]~6 " "Register \"clock:clock_inst\|r_hour\[4\]\" is converted into an equivalent circuit using register \"clock:clock_inst\|r_hour\[4\]~_emulated\" and latch \"clock:clock_inst\|r_hour\[4\]~6\"" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|clock:clock_inst|r_hour[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "calendar:calendar_inst\|day\[7\] calendar:calendar_inst\|day\[7\]~_emulated calendar:calendar_inst\|day\[7\]~11 " "Register \"calendar:calendar_inst\|day\[7\]\" is converted into an equivalent circuit using register \"calendar:calendar_inst\|day\[7\]~_emulated\" and latch \"calendar:calendar_inst\|day\[7\]~11\"" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 100 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|calendar:calendar_inst|day[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:clock_inst\|r_hour\[7\] clock:clock_inst\|r_hour\[7\]~_emulated clock:clock_inst\|r_hour\[7\]~11 " "Register \"clock:clock_inst\|r_hour\[7\]\" is converted into an equivalent circuit using register \"clock:clock_inst\|r_hour\[7\]~_emulated\" and latch \"clock:clock_inst\|r_hour\[7\]~11\"" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|clock:clock_inst|r_hour[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "calendar:calendar_inst\|day\[5\] calendar:calendar_inst\|day\[5\]~_emulated calendar:calendar_inst\|day\[5\]~16 " "Register \"calendar:calendar_inst\|day\[5\]\" is converted into an equivalent circuit using register \"calendar:calendar_inst\|day\[5\]~_emulated\" and latch \"calendar:calendar_inst\|day\[5\]~16\"" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 100 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|calendar:calendar_inst|day[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:clock_inst\|r_hour\[5\] clock:clock_inst\|r_hour\[5\]~_emulated clock:clock_inst\|r_hour\[5\]~16 " "Register \"clock:clock_inst\|r_hour\[5\]\" is converted into an equivalent circuit using register \"clock:clock_inst\|r_hour\[5\]~_emulated\" and latch \"clock:clock_inst\|r_hour\[5\]~16\"" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|clock:clock_inst|r_hour[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "calendar:calendar_inst\|day\[6\] calendar:calendar_inst\|day\[6\]~_emulated calendar:calendar_inst\|day\[6\]~21 " "Register \"calendar:calendar_inst\|day\[6\]\" is converted into an equivalent circuit using register \"calendar:calendar_inst\|day\[6\]~_emulated\" and latch \"calendar:calendar_inst\|day\[6\]~21\"" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 100 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|calendar:calendar_inst|day[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:clock_inst\|r_hour\[6\] clock:clock_inst\|r_hour\[6\]~_emulated clock:clock_inst\|r_hour\[6\]~21 " "Register \"clock:clock_inst\|r_hour\[6\]\" is converted into an equivalent circuit using register \"clock:clock_inst\|r_hour\[6\]~_emulated\" and latch \"clock:clock_inst\|r_hour\[6\]~21\"" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|clock:clock_inst|r_hour[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "calendar:calendar_inst\|day\[2\] calendar:calendar_inst\|day\[2\]~_emulated calendar:calendar_inst\|day\[2\]~26 " "Register \"calendar:calendar_inst\|day\[2\]\" is converted into an equivalent circuit using register \"calendar:calendar_inst\|day\[2\]~_emulated\" and latch \"calendar:calendar_inst\|day\[2\]~26\"" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 100 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|calendar:calendar_inst|day[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:clock_inst\|r_hour\[2\] clock:clock_inst\|r_hour\[2\]~_emulated clock:clock_inst\|r_hour\[2\]~26 " "Register \"clock:clock_inst\|r_hour\[2\]\" is converted into an equivalent circuit using register \"clock:clock_inst\|r_hour\[2\]~_emulated\" and latch \"clock:clock_inst\|r_hour\[2\]~26\"" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|clock:clock_inst|r_hour[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "calendar:calendar_inst\|day\[1\] calendar:calendar_inst\|day\[1\]~_emulated calendar:calendar_inst\|day\[1\]~31 " "Register \"calendar:calendar_inst\|day\[1\]\" is converted into an equivalent circuit using register \"calendar:calendar_inst\|day\[1\]~_emulated\" and latch \"calendar:calendar_inst\|day\[1\]~31\"" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 100 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|calendar:calendar_inst|day[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:clock_inst\|r_hour\[1\] clock:clock_inst\|r_hour\[1\]~_emulated clock:clock_inst\|r_hour\[1\]~31 " "Register \"clock:clock_inst\|r_hour\[1\]\" is converted into an equivalent circuit using register \"clock:clock_inst\|r_hour\[1\]~_emulated\" and latch \"clock:clock_inst\|r_hour\[1\]~31\"" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|clock:clock_inst|r_hour[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "calendar:calendar_inst\|day\[0\] calendar:calendar_inst\|day\[0\]~_emulated calendar:calendar_inst\|day\[0\]~36 " "Register \"calendar:calendar_inst\|day\[0\]\" is converted into an equivalent circuit using register \"calendar:calendar_inst\|day\[0\]~_emulated\" and latch \"calendar:calendar_inst\|day\[0\]~36\"" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 100 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|calendar:calendar_inst|day[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:clock_inst\|r_hour\[0\] clock:clock_inst\|r_hour\[0\]~_emulated clock:clock_inst\|r_hour\[0\]~36 " "Register \"clock:clock_inst\|r_hour\[0\]\" is converted into an equivalent circuit using register \"clock:clock_inst\|r_hour\[0\]~_emulated\" and latch \"clock:clock_inst\|r_hour\[0\]~36\"" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 58 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|clock:clock_inst|r_hour[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "calendar:calendar_inst\|month\[3\] calendar:calendar_inst\|month\[3\]~_emulated calendar:calendar_inst\|month\[3\]~1 " "Register \"calendar:calendar_inst\|month\[3\]\" is converted into an equivalent circuit using register \"calendar:calendar_inst\|month\[3\]~_emulated\" and latch \"calendar:calendar_inst\|month\[3\]~1\"" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 178 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|calendar:calendar_inst|month[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:clock_inst\|r_min\[3\] clock:clock_inst\|r_min\[3\]~_emulated clock:clock_inst\|r_min\[3\]~1 " "Register \"clock:clock_inst\|r_min\[3\]\" is converted into an equivalent circuit using register \"clock:clock_inst\|r_min\[3\]~_emulated\" and latch \"clock:clock_inst\|r_min\[3\]~1\"" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|clock:clock_inst|r_min[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "calendar:calendar_inst\|month\[4\] calendar:calendar_inst\|month\[4\]~_emulated calendar:calendar_inst\|month\[4\]~6 " "Register \"calendar:calendar_inst\|month\[4\]\" is converted into an equivalent circuit using register \"calendar:calendar_inst\|month\[4\]~_emulated\" and latch \"calendar:calendar_inst\|month\[4\]~6\"" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 178 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|calendar:calendar_inst|month[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:clock_inst\|r_min\[4\] clock:clock_inst\|r_min\[4\]~_emulated clock:clock_inst\|r_min\[4\]~6 " "Register \"clock:clock_inst\|r_min\[4\]\" is converted into an equivalent circuit using register \"clock:clock_inst\|r_min\[4\]~_emulated\" and latch \"clock:clock_inst\|r_min\[4\]~6\"" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|clock:clock_inst|r_min[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "calendar:calendar_inst\|month\[7\] calendar:calendar_inst\|month\[7\]~_emulated calendar:calendar_inst\|month\[7\]~11 " "Register \"calendar:calendar_inst\|month\[7\]\" is converted into an equivalent circuit using register \"calendar:calendar_inst\|month\[7\]~_emulated\" and latch \"calendar:calendar_inst\|month\[7\]~11\"" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 178 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|calendar:calendar_inst|month[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:clock_inst\|r_min\[7\] clock:clock_inst\|r_min\[7\]~_emulated clock:clock_inst\|r_min\[7\]~11 " "Register \"clock:clock_inst\|r_min\[7\]\" is converted into an equivalent circuit using register \"clock:clock_inst\|r_min\[7\]~_emulated\" and latch \"clock:clock_inst\|r_min\[7\]~11\"" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|clock:clock_inst|r_min[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "calendar:calendar_inst\|month\[5\] calendar:calendar_inst\|month\[5\]~_emulated calendar:calendar_inst\|month\[5\]~16 " "Register \"calendar:calendar_inst\|month\[5\]\" is converted into an equivalent circuit using register \"calendar:calendar_inst\|month\[5\]~_emulated\" and latch \"calendar:calendar_inst\|month\[5\]~16\"" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 178 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|calendar:calendar_inst|month[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:clock_inst\|r_min\[5\] clock:clock_inst\|r_min\[5\]~_emulated clock:clock_inst\|r_min\[5\]~16 " "Register \"clock:clock_inst\|r_min\[5\]\" is converted into an equivalent circuit using register \"clock:clock_inst\|r_min\[5\]~_emulated\" and latch \"clock:clock_inst\|r_min\[5\]~16\"" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|clock:clock_inst|r_min[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "calendar:calendar_inst\|month\[6\] calendar:calendar_inst\|month\[6\]~_emulated calendar:calendar_inst\|month\[6\]~21 " "Register \"calendar:calendar_inst\|month\[6\]\" is converted into an equivalent circuit using register \"calendar:calendar_inst\|month\[6\]~_emulated\" and latch \"calendar:calendar_inst\|month\[6\]~21\"" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 178 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|calendar:calendar_inst|month[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:clock_inst\|r_min\[6\] clock:clock_inst\|r_min\[6\]~_emulated clock:clock_inst\|r_min\[6\]~21 " "Register \"clock:clock_inst\|r_min\[6\]\" is converted into an equivalent circuit using register \"clock:clock_inst\|r_min\[6\]~_emulated\" and latch \"clock:clock_inst\|r_min\[6\]~21\"" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|clock:clock_inst|r_min[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "calendar:calendar_inst\|month\[2\] calendar:calendar_inst\|month\[2\]~_emulated calendar:calendar_inst\|month\[2\]~26 " "Register \"calendar:calendar_inst\|month\[2\]\" is converted into an equivalent circuit using register \"calendar:calendar_inst\|month\[2\]~_emulated\" and latch \"calendar:calendar_inst\|month\[2\]~26\"" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 178 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|calendar:calendar_inst|month[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:clock_inst\|r_min\[2\] clock:clock_inst\|r_min\[2\]~_emulated clock:clock_inst\|r_min\[2\]~26 " "Register \"clock:clock_inst\|r_min\[2\]\" is converted into an equivalent circuit using register \"clock:clock_inst\|r_min\[2\]~_emulated\" and latch \"clock:clock_inst\|r_min\[2\]~26\"" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|clock:clock_inst|r_min[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "calendar:calendar_inst\|month\[1\] calendar:calendar_inst\|month\[1\]~_emulated calendar:calendar_inst\|month\[1\]~31 " "Register \"calendar:calendar_inst\|month\[1\]\" is converted into an equivalent circuit using register \"calendar:calendar_inst\|month\[1\]~_emulated\" and latch \"calendar:calendar_inst\|month\[1\]~31\"" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 178 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|calendar:calendar_inst|month[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:clock_inst\|r_min\[1\] clock:clock_inst\|r_min\[1\]~_emulated clock:clock_inst\|r_min\[1\]~31 " "Register \"clock:clock_inst\|r_min\[1\]\" is converted into an equivalent circuit using register \"clock:clock_inst\|r_min\[1\]~_emulated\" and latch \"clock:clock_inst\|r_min\[1\]~31\"" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|clock:clock_inst|r_min[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "calendar:calendar_inst\|month\[0\] calendar:calendar_inst\|month\[0\]~_emulated calendar:calendar_inst\|month\[0\]~36 " "Register \"calendar:calendar_inst\|month\[0\]\" is converted into an equivalent circuit using register \"calendar:calendar_inst\|month\[0\]~_emulated\" and latch \"calendar:calendar_inst\|month\[0\]~36\"" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 178 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|calendar:calendar_inst|month[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:clock_inst\|r_min\[0\] clock:clock_inst\|r_min\[0\]~_emulated clock:clock_inst\|r_min\[0\]~36 " "Register \"clock:clock_inst\|r_min\[0\]\" is converted into an equivalent circuit using register \"clock:clock_inst\|r_min\[0\]~_emulated\" and latch \"clock:clock_inst\|r_min\[0\]~36\"" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 47 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|clock:clock_inst|r_min[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:clock_inst\|r_sec\[7\] clock:clock_inst\|r_sec\[7\]~_emulated clock:clock_inst\|r_sec\[7\]~1 " "Register \"clock:clock_inst\|r_sec\[7\]\" is converted into an equivalent circuit using register \"clock:clock_inst\|r_sec\[7\]~_emulated\" and latch \"clock:clock_inst\|r_sec\[7\]~1\"" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|clock:clock_inst|r_sec[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:clock_inst\|r_sec\[6\] clock:clock_inst\|r_sec\[6\]~_emulated clock:clock_inst\|r_sec\[6\]~6 " "Register \"clock:clock_inst\|r_sec\[6\]\" is converted into an equivalent circuit using register \"clock:clock_inst\|r_sec\[6\]~_emulated\" and latch \"clock:clock_inst\|r_sec\[6\]~6\"" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|clock:clock_inst|r_sec[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:clock_inst\|r_sec\[5\] clock:clock_inst\|r_sec\[5\]~_emulated clock:clock_inst\|r_sec\[5\]~11 " "Register \"clock:clock_inst\|r_sec\[5\]\" is converted into an equivalent circuit using register \"clock:clock_inst\|r_sec\[5\]~_emulated\" and latch \"clock:clock_inst\|r_sec\[5\]~11\"" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|clock:clock_inst|r_sec[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:clock_inst\|r_sec\[4\] clock:clock_inst\|r_sec\[4\]~_emulated clock:clock_inst\|r_sec\[4\]~16 " "Register \"clock:clock_inst\|r_sec\[4\]\" is converted into an equivalent circuit using register \"clock:clock_inst\|r_sec\[4\]~_emulated\" and latch \"clock:clock_inst\|r_sec\[4\]~16\"" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|clock:clock_inst|r_sec[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:clock_inst\|r_sec\[3\] clock:clock_inst\|r_sec\[3\]~_emulated clock:clock_inst\|r_sec\[3\]~21 " "Register \"clock:clock_inst\|r_sec\[3\]\" is converted into an equivalent circuit using register \"clock:clock_inst\|r_sec\[3\]~_emulated\" and latch \"clock:clock_inst\|r_sec\[3\]~21\"" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|clock:clock_inst|r_sec[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:clock_inst\|r_sec\[2\] clock:clock_inst\|r_sec\[2\]~_emulated clock:clock_inst\|r_sec\[2\]~26 " "Register \"clock:clock_inst\|r_sec\[2\]\" is converted into an equivalent circuit using register \"clock:clock_inst\|r_sec\[2\]~_emulated\" and latch \"clock:clock_inst\|r_sec\[2\]~26\"" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|clock:clock_inst|r_sec[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:clock_inst\|r_sec\[1\] clock:clock_inst\|r_sec\[1\]~_emulated clock:clock_inst\|r_sec\[1\]~31 " "Register \"clock:clock_inst\|r_sec\[1\]\" is converted into an equivalent circuit using register \"clock:clock_inst\|r_sec\[1\]~_emulated\" and latch \"clock:clock_inst\|r_sec\[1\]~31\"" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|clock:clock_inst|r_sec[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "clock:clock_inst\|r_sec\[0\] clock:clock_inst\|r_sec\[0\]~_emulated clock:clock_inst\|r_sec\[0\]~36 " "Register \"clock:clock_inst\|r_sec\[0\]\" is converted into an equivalent circuit using register \"clock:clock_inst\|r_sec\[0\]~_emulated\" and latch \"clock:clock_inst\|r_sec\[0\]~36\"" {  } { { "../Modules/clock.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/clock.v" 36 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|clock:clock_inst|r_sec[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "calendar:calendar_inst\|year\[6\] calendar:calendar_inst\|year\[6\]~_emulated calendar:calendar_inst\|year\[6\]~1 " "Register \"calendar:calendar_inst\|year\[6\]\" is converted into an equivalent circuit using register \"calendar:calendar_inst\|year\[6\]~_emulated\" and latch \"calendar:calendar_inst\|year\[6\]~1\"" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|calendar:calendar_inst|year[6]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "calendar:calendar_inst\|year\[5\] calendar:calendar_inst\|year\[5\]~_emulated calendar:calendar_inst\|year\[5\]~6 " "Register \"calendar:calendar_inst\|year\[5\]\" is converted into an equivalent circuit using register \"calendar:calendar_inst\|year\[5\]~_emulated\" and latch \"calendar:calendar_inst\|year\[5\]~6\"" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|calendar:calendar_inst|year[5]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "calendar:calendar_inst\|year\[7\] calendar:calendar_inst\|year\[7\]~_emulated calendar:calendar_inst\|year\[7\]~11 " "Register \"calendar:calendar_inst\|year\[7\]\" is converted into an equivalent circuit using register \"calendar:calendar_inst\|year\[7\]~_emulated\" and latch \"calendar:calendar_inst\|year\[7\]~11\"" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|calendar:calendar_inst|year[7]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "calendar:calendar_inst\|year\[4\] calendar:calendar_inst\|year\[4\]~_emulated calendar:calendar_inst\|year\[4\]~16 " "Register \"calendar:calendar_inst\|year\[4\]\" is converted into an equivalent circuit using register \"calendar:calendar_inst\|year\[4\]~_emulated\" and latch \"calendar:calendar_inst\|year\[4\]~16\"" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|calendar:calendar_inst|year[4]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "calendar:calendar_inst\|year\[3\] calendar:calendar_inst\|year\[3\]~_emulated calendar:calendar_inst\|year\[3\]~21 " "Register \"calendar:calendar_inst\|year\[3\]\" is converted into an equivalent circuit using register \"calendar:calendar_inst\|year\[3\]~_emulated\" and latch \"calendar:calendar_inst\|year\[3\]~21\"" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|calendar:calendar_inst|year[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "calendar:calendar_inst\|year\[2\] calendar:calendar_inst\|year\[2\]~_emulated calendar:calendar_inst\|year\[2\]~26 " "Register \"calendar:calendar_inst\|year\[2\]\" is converted into an equivalent circuit using register \"calendar:calendar_inst\|year\[2\]~_emulated\" and latch \"calendar:calendar_inst\|year\[2\]~26\"" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|calendar:calendar_inst|year[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "calendar:calendar_inst\|year\[1\] calendar:calendar_inst\|year\[1\]~_emulated calendar:calendar_inst\|year\[1\]~31 " "Register \"calendar:calendar_inst\|year\[1\]\" is converted into an equivalent circuit using register \"calendar:calendar_inst\|year\[1\]~_emulated\" and latch \"calendar:calendar_inst\|year\[1\]~31\"" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|calendar:calendar_inst|year[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "calendar:calendar_inst\|year\[0\] calendar:calendar_inst\|year\[0\]~_emulated calendar:calendar_inst\|year\[0\]~36 " "Register \"calendar:calendar_inst\|year\[0\]\" is converted into an equivalent circuit using register \"calendar:calendar_inst\|year\[0\]~_emulated\" and latch \"calendar:calendar_inst\|year\[0\]~36\"" {  } { { "../Modules/calendar.v" "" { Text "//mac/AllFiles/Applications/CODESTUFF/EDABK_Clock/Modules/calendar.v" 202 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1711754989761 "|vericlock|calendar:calendar_inst|year[0]"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1711754989761 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1711754991898 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/Applications/CODESTUFF/EDABK_Clock/Quartus/output_files/vericlock.map.smsg " "Generated suppressed messages file /Applications/CODESTUFF/EDABK_Clock/Quartus/output_files/vericlock.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1711754994099 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1711754994352 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1711754994352 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "668 " "Implemented 668 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1711754994536 ""} { "Info" "ICUT_CUT_TM_OPINS" "57 " "Implemented 57 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1711754994536 ""} { "Info" "ICUT_CUT_TM_LCELLS" "604 " "Implemented 604 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1711754994536 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1711754994536 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 105 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 105 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "13275 " "Peak virtual memory: 13275 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711754994588 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 30 06:29:54 2024 " "Processing ended: Sat Mar 30 06:29:54 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711754994588 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711754994588 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:49 " "Total CPU time (on all processors): 00:00:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711754994588 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1711754994588 ""}
