INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SET253-12U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab7-Behavioral-Modeling/lab7_1_3/mux_4_1_if_else_if.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_1_if_else_if
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SET253-12U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab7-Behavioral-Modeling/lab7_1_3/mux_4_1_if_else_if_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_1_if_else_if_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SET253-12U.HCCMAIN/Documents/GitHub/ENES247_TRUC/lab7-Behavioral-Modeling/lab7_1_3/lab7_1_3/lab7_1_3.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
