// Seed: 2141198511
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    output tri1 id_0,
    output supply0 id_1,
    input tri0 id_2,
    input supply0 id_3,
    input tri id_4,
    output wor id_5,
    output wire id_6,
    output tri id_7,
    input tri id_8,
    input wire id_9,
    input uwire id_10,
    input uwire id_11,
    input uwire id_12,
    output supply1 id_13,
    input tri1 id_14,
    input supply0 id_15
);
  wire id_17;
  module_0(
      id_17, id_17, id_17, id_17, id_17
  );
endmodule
