m255
K4
z2
!s11f vlog 2020.3 2021.02, Feb 11 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/GitHubDevBoard/hdl-core-common/core/riscv/hdl-core-riscv-lite-v2/prj/lattice/hdl_core_riscv_lite_v2
varduFPGA
Z1 !s110 1621243118
!i10b 1
!s100 ?W4SflDOF<^7N;zI5I7_z3
Z2 !s11b Dg1SIo80bB@j0V0VzS_@n1
IMT]_@:l`5DaJ6h:]2;K;H1
R0
w1621202288
8D:/GitHubDevBoard/hdl-core-common/core/riscv/hdl-core-riscv-lite-v2/prj/lattice/source/impl_1/arduFPGA.v
FD:/GitHubDevBoard/hdl-core-common/core/riscv/hdl-core-riscv-lite-v2/prj/lattice/source/impl_1/arduFPGA.v
!i122 121
L0 20 128
Z3 VDg1SIo80bB@j0V0VzS_@n1
Z4 OT;L;2020.3;71
r1
!s85 0
31
Z5 !s108 1621243118.000000
!s107 D:/GitHubDevBoard/hdl-core-common/core/riscv/hdl-core-riscv-lite-v2/prj/lattice/source/impl_1/arduFPGA.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/GitHubDevBoard/hdl-core-common/core/riscv/hdl-core-riscv-lite-v2/prj/lattice/source/impl_1/arduFPGA.v|
!s101 -O0
!i113 1
Z6 o-work work -O0
Z7 tCvgOpt 0
nardu@f@p@g@a
vint_encoder
Z8 !s110 1621243119
!i10b 1
!s100 ;IATYmDVdZ8<UeYi^`E>z2
R2
IEbo3jlZ5EM5]iG=E7AWRM2
R0
Z9 w1621199301
Z10 8D:/GitHubDevBoard/hdl-core-common/core/riscv/hdl-core-riscv-lite-v2/risc-v-v2.v
Z11 FD:/GitHubDevBoard/hdl-core-common/core/riscv/hdl-core-riscv-lite-v2/risc-v-v2.v
!i122 126
L0 46 30
R3
R4
r1
!s85 0
31
Z12 !s108 1621243119.000000
Z13 !s107 D:\GitHubDevBoard\hdl-core-common\core\riscv\hdl-core-riscv-lite-v2\risc-v-l-h.v|D:/GitHubDevBoard/hdl-core-common/core/riscv/hdl-core-riscv-lite-v2/risc-v-v2.v|
Z14 !s90 -reportprogress|300|-work|work|-stats=none|D:/GitHubDevBoard/hdl-core-common/core/riscv/hdl-core-riscv-lite-v2/risc-v-v2.v|
!s101 -O0
!i113 1
R6
R7
vio_bus_dmux
R1
!i10b 1
!s100 AK@?zAhh?a8A52MN0JD?=2
R2
I3j@eM@8]aSQVK1HKO<WhI1
R0
w1582810953
8D:/GitHubDevBoard/hdl-core-common/core/riscv/hdl-core-riscv-lite-v2/io_bus_dmux.v
FD:/GitHubDevBoard/hdl-core-common/core/riscv/hdl-core-riscv-lite-v2/io_bus_dmux.v
!i122 122
L0 23 21
R3
R4
r1
!s85 0
31
R5
!s107 D:/GitHubDevBoard/hdl-core-common/core/riscv/hdl-core-riscv-lite-v2/io_bus_dmux.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/GitHubDevBoard/hdl-core-common/core/riscv/hdl-core-riscv-lite-v2/io_bus_dmux.v|
!s101 -O0
!i113 1
R6
R7
vPLL_DEV_48M
Z15 !s124 LATTICE_CONN
R1
!i10b 1
!s100 :I^H1kWoDT5g=WeV]6fYK1
R2
ISefH[DRFN7kP2OzlMeh`Q2
R0
Z16 w1621201125
Z17 8D:/GitHubDevBoard/hdl-core-common/core/riscv/hdl-core-riscv-lite-v2/prj/lattice/PLL_DEV_48M/rtl/PLL_DEV_48M.v
Z18 FD:/GitHubDevBoard/hdl-core-common/core/riscv/hdl-core-riscv-lite-v2/prj/lattice/PLL_DEV_48M/rtl/PLL_DEV_48M.v
!i122 120
L0 11 43
R3
R4
r1
!s85 0
31
R5
Z19 !s107 D:/GitHubDevBoard/hdl-core-common/core/riscv/hdl-core-riscv-lite-v2/prj/lattice/PLL_DEV_48M/rtl/PLL_DEV_48M.v|
Z20 !s90 -reportprogress|300|-work|work|-stats=none|D:/GitHubDevBoard/hdl-core-common/core/riscv/hdl-core-riscv-lite-v2/prj/lattice/PLL_DEV_48M/rtl/PLL_DEV_48M.v|
!s101 -O0
!i113 1
R6
R7
n@p@l@l_@d@e@v_48@m
vPLL_DEV_48M_ipgen_lscc_pll
R1
!i10b 1
!s100 Xo=9z:UY:Z^PHPWTJ@A@j2
R2
IS6Xf_=fTXJolj0OAcJ>L>3
R0
R16
R17
R18
!i122 120
L0 109 114
R3
R4
r1
!s85 0
31
R5
R19
R20
!s101 -O0
!i113 1
R6
R7
n@p@l@l_@d@e@v_48@m_ipgen_lscc_pll
vram
R15
R8
!i10b 1
!s100 NjajH6<VO^8BYiOD=VU`n3
R2
IoV1?ZFfeiHSE[W8FjzL7[3
R0
Z21 w1621193061
Z22 8D:/GitHubDevBoard/hdl-core-common/core/riscv/hdl-core-riscv-lite-v2/memory.v
Z23 FD:/GitHubDevBoard/hdl-core-common/core/riscv/hdl-core-riscv-lite-v2/memory.v
!i122 123
L0 23 543
R3
R4
r1
!s85 0
31
R12
Z24 !s107 D:/GitHubDevBoard/hdl-core-common/core/riscv/hdl-core-riscv-lite-v2/memory.v|
Z25 !s90 -reportprogress|300|-work|work|-stats=none|D:/GitHubDevBoard/hdl-core-common/core/riscv/hdl-core-riscv-lite-v2/memory.v|
!s101 -O0
!i113 1
R6
R7
vregs
R8
!i10b 1
!s100 cPAz]g5DglP5lnIF8MOaP1
R2
IR3T;[`4EmzEbOBW22d0Co2
R0
w1620913580
8D:/GitHubDevBoard/hdl-core-common/core/riscv/hdl-core-riscv-lite-v2/reg.v
FD:/GitHubDevBoard/hdl-core-common/core/riscv/hdl-core-riscv-lite-v2/reg.v
!i122 124
L0 23 65
R3
R4
r1
!s85 0
31
R12
!s107 D:/GitHubDevBoard/hdl-core-common/core/riscv/hdl-core-riscv-lite-v2/reg.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/GitHubDevBoard/hdl-core-common/core/riscv/hdl-core-riscv-lite-v2/reg.v|
!s101 -O0
!i113 1
R6
R7
vrisc_v
R8
!i10b 1
!s100 OWFTcaNi<689X0^7gl=<d1
R2
ImZlQKNSLg`^JU@Zl5VT353
R0
R9
R10
R11
!i122 126
L0 81 296
R3
R4
r1
!s85 0
31
R12
R13
R14
!s101 -O0
!i113 1
R6
R7
vrisc_v_alu_lite
R8
!i10b 1
!s100 [>?NW@ha_b_A_l`gXc;nI2
R2
I9f1K:WgK=BLZali7T7S2Y2
R0
w1620995921
8D:/GitHubDevBoard/hdl-core-common/core/riscv/hdl-core-riscv-lite-v2/risc-v-alu-l.v
FD:/GitHubDevBoard/hdl-core-common/core/riscv/hdl-core-riscv-lite-v2/risc-v-alu-l.v
!i122 125
L0 25 407
R3
R4
r1
!s85 0
31
R12
!s107 D:\GitHubDevBoard\hdl-core-common\core\riscv\hdl-core-riscv-lite-v2\risc-v-l-h.v|D:/GitHubDevBoard/hdl-core-common/core/riscv/hdl-core-riscv-lite-v2/risc-v-alu-l.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/GitHubDevBoard/hdl-core-common/core/riscv/hdl-core-riscv-lite-v2/risc-v-alu-l.v|
!s101 -O0
!i113 1
R6
R7
vrom_dp
R8
!i10b 1
!s100 :KKzfI7K6z:iCP^SM0mc[0
R2
I3QG5BGKH3aLzziWK0N9RS2
R0
R21
R22
R23
!i122 123
L0 567 191
R3
R4
r1
!s85 0
31
R12
R24
R25
!s101 -O0
!i113 1
R6
R7
vsim
R8
!i10b 1
!s100 MhH?K<If[LM`I=mfWbGHb0
R2
Il_iFHJWUf]b:z5?;0Dbgo1
R0
w1621199530
8D:/GitHubDevBoard/hdl-core-common/core/riscv/hdl-core-riscv-lite-v2/prj/lattice/source/impl_1/sim.v
FD:/GitHubDevBoard/hdl-core-common/core/riscv/hdl-core-riscv-lite-v2/prj/lattice/source/impl_1/sim.v
!i122 127
L0 4 55
R3
R4
r1
!s85 0
31
R12
!s107 D:/GitHubDevBoard/hdl-core-common/core/riscv/hdl-core-riscv-lite-v2/prj/lattice/source/impl_1/sim.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/GitHubDevBoard/hdl-core-common/core/riscv/hdl-core-riscv-lite-v2/prj/lattice/source/impl_1/sim.v|
!s101 -O0
!i113 1
R6
R7
vtop
R1
!i10b 1
!s100 TVnJZR]Jk@ESKacbXUih70
R2
ITKa[m>K;RzUdBL<C9=?d`2
R0
w1621242127
8D:/GitHubDevBoard/hdl-core-common/core/riscv/hdl-core-riscv-lite-v2/prj/lattice/source/impl_1/top.v
FD:/GitHubDevBoard/hdl-core-common/core/riscv/hdl-core-riscv-lite-v2/prj/lattice/source/impl_1/top.v
!i122 119
L0 2 106
R3
R4
r1
!s85 0
31
R5
!s107 D:/GitHubDevBoard/hdl-core-common/core/riscv/hdl-core-riscv-lite-v2/prj/lattice/source/impl_1/top.v|
!s90 -reportprogress|300|-work|work|-stats=none|D:/GitHubDevBoard/hdl-core-common/core/riscv/hdl-core-riscv-lite-v2/prj/lattice/source/impl_1/top.v|
!s101 -O0
!i113 1
R6
R7
