{
  "stdout_truncated": false,
  "stdout": "INFO: [EDA] eda: version 0.3.10\nINFO: [EDA] main: eda sim --no-color --tool verilator --seed=1 --verilate-args=-Wno-fatal --waves sim_clock_gater; (run from /app/eda.work/6f54ed27-7fc3-463d-a0df-bdf1a17ac710.edacmd)\nINFO: [EDA] eda_config: --config-yml=eda_config_defaults.yml observed\nINFO: [EDA] eda_config: using config: /app/venv/lib/python3.12/site-packages/opencos/eda_config_defaults.yml\nINFO: [EDA] *** OpenCOS EDA ***\nINFO: [EDA] Detected verilator (/usr/local/bin/verilator)\nINFO: [EDA] sim: top-most target name: sim_clock_gater\nINFO: [EDA] exec: /usr/local/bin/verilator --binary -Wno-CASEINCOMPLETE -Wno-REALCVT -Wno-SELRANGE -Wno-TIMESCALEMOD -Wno-UNSIGNED -Wno-WIDTH -Wno-fatal --timing --assert --autoflush -sv -CFLAGS -O1 -j 7 --trace-structs --trace-params --trace-fst -top tb_clock_gater -o sim.exe +define+SIMULATION /app/eda.work/6f54ed27-7fc3-463d-a0df-bdf1a17ac710.edacmd/clock_gater.sv /app/eda.work/6f54ed27-7fc3-463d-a0df-bdf1a17ac710.edacmd/tb_clock_gater.sv (in eda.work/sim_clock_gater.sim, tee_fpath='compile.log')\nINFO: [EDA] PID 3647 for /usr/local/bin/verilator\n%Warning-COMBDLY: /app/eda.work/6f54ed27-7fc3-463d-a0df-bdf1a17ac710.edacmd/clock_gater.sv:51:39: Non-blocking assignment '<=' in combinational logic process\n                                                                                                : ... This will be executed as a blocking assignment '='!\n   51 |                     enable_latched[i] <= enable_in;\n      |                                       ^~\n                  ... For warning description see https://verilator.org/warn/COMBDLY?v=5.038\n                  ... Use \"/* verilator lint_off COMBDLY */\" and lint_on around source to disable this message.\n                  *** See https://verilator.org/warn/COMBDLY?v=5.038 before disabling this,\n                  else you may end up with different sim results.\nmake: Entering directory '/app/eda.work/6f54ed27-7fc3-463d-a0df-bdf1a17ac710.edacmd/eda.work/sim_clock_gater.sim/obj_dir'\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_fst_c.o /usr/local/share/verilator/include/verilated_fst_c.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_timing.o /usr/local/share/verilator/include/verilated_timing.cpp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp\npython3 /usr/local/share/verilator/bin/verilator_includer -DVL_INCLUDE_OPT=include Vtb_clock_gater.cpp Vtb_clock_gater___024root__DepSet_ha67e7490__0.cpp Vtb_clock_gater___024root__DepSet_h75236b21__0.cpp Vtb_clock_gater__main.cpp Vtb_clock_gater__Trace__0.cpp Vtb_clock_gater___024root__Slow.cpp Vtb_clock_gater___024root__DepSet_ha67e7490__0__Slow.cpp Vtb_clock_gater___024root__DepSet_h75236b21__0__Slow.cpp Vtb_clock_gater__Syms.cpp Vtb_clock_gater__Trace__0__Slow.cpp Vtb_clock_gater__TraceDecls__0__Slow.cpp > Vtb_clock_gater__ALL.cpp\necho \"\" > Vtb_clock_gater__ALL.verilator_deplist.tmp\nccache g++ -Os  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TIMING=1 -DVM_TRACE=1 -DVM_TRACE_FST=1 -DVM_TRACE_VCD=0 -DVM_TRACE_SAIF=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-shadow -Wno-sign-compare -Wno-subobject-linkage -Wno-tautological-compare -Wno-uninitialized -Wno-unused-but-set-parameter -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable    -O1 -DVL_TIME_CONTEXT   -fcoroutines -c -o Vtb_clock_gater__ALL.o Vtb_clock_gater__ALL.cpp\ng++    verilated.o verilated_fst_c.o verilated_timing.o verilated_threads.o Vtb_clock_gater__ALL.a   -lz  -pthread -lpthread -latomic   -o sim.exe\nrm Vtb_clock_gater__ALL.verilator_deplist.tmp\nmake: Leaving directory '/app/eda.work/6f54ed27-7fc3-463d-a0df-bdf1a17ac710.edacmd/eda.work/sim_clock_gater.sim/obj_dir'\n- V e r i l a t i o n   R e p o r t: Verilator 5.038 2025-07-08 rev v5.038\n- Verilator: Built from 0.050 MB sources in 3 modules, into 0.109 MB in 11 C++ files needing 0.000 MB\n- Verilator: Walltime 1.712 s (elab=0.001, cvt=0.006, bld=1.699); cpu 0.016 s on 7 threads; alloced 52.020 MB\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/6f54ed27-7fc3-463d-a0df-bdf1a17ac710.edacmd/eda.work/sim_clock_gater.sim/compile.log\nINFO: [EDA] Tool - verilator, total counts: 1 tool warnings, 0 tool errors\nINFO: [EDA] exec: ./obj_dir/sim.exe +trace +verilator+seed+1 (in eda.work/sim_clock_gater.sim, tee_fpath='sim.log')\nINFO: [EDA] PID 3684 for ./obj_dir/sim.exe\nTEST START\n=============================================================================\nClock Gating Testbench - Comprehensive Corner Case Verification\n=============================================================================\n\n[0] Applying Reset...\n[35000] Reset Released\n\n=============================================================================\nTEST 1: Baseline Operation - Verify gclk_out matches clk_in when enabled\n=============================================================================\n[40000] Setting clk_req[0] = 1\nLOG: 65000 : INFO : tb_clock_gater : dut.gclk_out[0] : expected_value: 1'b1 actual_value: 1'b1\nLOG: 75000 : INFO : tb_clock_gater : dut.gclk_out[0] : expected_value: 1'b1 actual_value: 1'b1\nLOG: 85000 : INFO : tb_clock_gater : dut.gclk_out[0] : expected_value: 1'b1 actual_value: 1'b1\nLOG: 95000 : INFO : tb_clock_gater : dut.gclk_out[0] : expected_value: 1'b1 actual_value: 1'b1\nLOG: 105000 : INFO : tb_clock_gater : dut.gclk_out[0] : expected_value: 1'b1 actual_value: 1'b1\n[110000] TEST 1 PASSED: gclk_out correctly follows clk_in\n\n=============================================================================\nTEST 2: Glitch-Free Gating - Toggle clk_req from 1 to 0 at posedge\n       Verify gclk_out completes current pulse without glitches\n=============================================================================\n[135000] Disabling clk_req[0] at posedge clk_in\nLOG: 135000 : INFO : tb_clock_gater : dut.gclk_out[0] : expected_value: 1'b1 (completing pulse) actual_value: 1'b1\nLOG: 140000 : INFO : tb_clock_gater : dut.gclk_out[0] : expected_value: 1'b0 (after disable) actual_value: 1'b0\n[175000] TEST 2 PASSED: Clock gated cleanly without glitches\n\n=============================================================================\nTEST 3: Wake-up Test - Enable clk_req during high phase of clk_in\n       Verify no partial pulse (gclk_out waits for next full cycle)\n=============================================================================\n[208000] Enabling clk_req[0] during HIGH phase of clk_in\nLOG: 210000 : INFO : tb_clock_gater : dut.gclk_out[0] : expected_value: 1'b0 (no partial pulse) actual_value: 1'b0\nLOG: 215000 : INFO : tb_clock_gater : dut.gclk_out[0] : expected_value: 1'b1 (full cycle start) actual_value: 1'b1\n[215000] TEST 3 PASSED: No partial pulse, clock started on next full cycle\n\n=============================================================================\nTEST 4: Scan Mode Override - Verify scan_en bypasses clock gating\n=============================================================================\n[220000] Setting clk_req[0]=0, scan_en=1\nLOG: 245000 : INFO : tb_clock_gater : dut.gclk_out[0] : expected_value: 1'b1 (scan bypass) actual_value: 1'b1\nLOG: 255000 : INFO : tb_clock_gater : dut.gclk_out[0] : expected_value: 1'b1 (scan bypass) actual_value: 1'b1\nLOG: 265000 : INFO : tb_clock_gater : dut.gclk_out[0] : expected_value: 1'b1 (scan bypass) actual_value: 1'b1\nLOG: 275000 : INFO : tb_clock_gater : dut.gclk_out[0] : expected_value: 1'b1 (scan bypass) actual_value: 1'b1\nLOG: 285000 : INFO : tb_clock_gater : dut.gclk_out[0] : expected_value: 1'b1 (scan bypass) actual_value: 1'b1\n[290000] TEST 4 PASSED: Scan mode successfully bypasses clock gating\n\n=============================================================================\nTest Summary\n=============================================================================\nTests Passed: 4\nTests Failed: 0\n=============================================================================\nTEST PASSED\n- /app/eda.work/6f54ed27-7fc3-463d-a0df-bdf1a17ac710.edacmd/tb_clock_gater.sv:332: Verilog $finish\n- S i m u l a t i o n   R e p o r t: Verilator 5.038 2025-07-08\n- Verilator: $finish at 410ns; walltime 0.003 s; speed 148.630 us/s\n- Verilator: cpu 0.003 s on 1 threads; alloced 203 MB\nINFO: [EDA] subprocess_run_background: wrote: /app/eda.work/6f54ed27-7fc3-463d-a0df-bdf1a17ac710.edacmd/eda.work/sim_clock_gater.sim/sim.log\nINFO: [EDA] Tool - verilator, total counts: 1 tool warnings, 0 tool errors\nINFO: [EDA] sim - verilator - tb_clock_gater: No errors observed.\nINFO: [EDA] Closing logfile: eda.work/eda.log\nINFO: [EDA] Wrote artifacts JSON: eda.work/sim_clock_gater.sim/artifacts.json\nINFO: [EDA] Exiting with 0 warnings, 0 errors\n",
  "stdout_size": 10735,
  "stdout_total_size": 10735,
  "message": "Job completed successfully. Runtime: 2.0219366550445557s, Waveforms captured",
  "warnings": 0,
  "errors": 0,
  "stderr": "",
  "return_code": 0,
  "start_time": 1771465345.5696597,
  "stop_time": 1771465347.5915966,
  "waves_returned": true,
  "wave_file": "dumpfile.fst",
  "wave_file_size": 4865,
  "verilator_version": null,
  "system_info": null,
  "work_dir_files": null,
  "frogger_status_reason": null,
  "fst_s3_key": null,
  "fst_s3_bucket": null
}