## Hi there ðŸ‘‹

<!--



- ðŸ”­ Iâ€™m currently working on Design\ISP\Verification
- ðŸŒ± Iâ€™m currently learning Verilog\System Verilog
- ðŸ‘¯ Iâ€™m looking to collaborate on 
- ðŸ¤” Iâ€™m looking for help with 

-->

![Anurag's GitHub stats](https://github-readme-stats.vercel.app/api?username=Kenshin129)
![IceEnd's GitHub stats](https://github-immortality.vercel.app/api?username=Kenshin129)
![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=Kenshin129)
![trophy](https://github-profile-trophy.vercel.app/?username=Kenshin129)
<img src="https://img.shields.io/badge/-Verilog-E34F26?style=flat-square&logo=html5&logoColor=white" /> 
<img src="https://img.shields.io/badge/-SystemVerilog-1572B6?style=flat-square&logo=css3" /> 
<img src="https://img.shields.io/badge/-FPGA\IC-oringe?style=flat-square&logo=javascript" />
![visitors](https://visitor-badge.glitch.me/badge?page_id=page.id&left_color=green&right_color=red)
![Ashutosh's github activity graph](https://github-readme-activity-graph.vercel.app/graph?username=Kenshin129)
![GitHub Streak](https://streak-stats.demolab.com/?user=Kenshin129)
