
build/uart_interupt.elf:     file format elf32-littleriscv


Disassembly of section .text.startup:

80000000 <_start>:
    .section ".startup.entry","ax",@progbits

    ## Entry point
_start:
    ## reset mstatus
    csrw  mstatus, zero
80000000:	30001073          	csrw	mstatus,zero
li x31, 0
#endif // !__riscv_32e
#endif // PLF_INIT_REGS

    ## setup gp
    load_addrword_abs gp, __global_pointer$
80000004:	400001b7          	lui	gp,0x40000
80000008:	78018193          	addi	gp,gp,1920 # 40000780 <__global_pointer$>
    ## setup MTVEC
    load_addrword_abs t0, trap_entry
8000000c:	800002b7          	lui	t0,0x80000
80000010:	14028293          	addi	t0,t0,320 # 80000140 <__data_source_start+0xffff8334>
    csrw  mtvec, t0
80000014:	30529073          	csrw	mtvec,t0
    ## setup MIE, MIP


    csrw  mie, zero
80000018:	30401073          	csrw	mie,zero
    csrw  mip, zero
8000001c:	34401073          	csrw	mip,zero
    load_const_int32 t1, __TEXT_INIT_SIZE__
    cache_flush t0, t1
#endif // PLF_CACHE_CFG

    ## init FPU (if supported)
    csrr  a0, misa
80000020:	30102573          	csrr	a0,misa
    andi  a0, a0, (1 << ('F' - 'A')) | (1 << ('D' - 'A'))
80000024:	02857513          	andi	a0,a0,40
    beqz  a0, 1f
80000028:	00050863          	beqz	a0,80000038 <_start+0x38>
    li    a0, (1 << 13) // mstatus.FS = 1 (initial)
8000002c:	00002537          	lui	a0,0x2
    csrs  mstatus, a0
80000030:	30052073          	csrs	mstatus,a0
    csrw  fcsr, zero
80000034:	00301073          	fscsr	zero
#else
#define slave_hart_start _hart_halt
#endif // PLF_SMP_SUPPORT

    ## park/prep SMP slaves
    csrr  a0, mhartid
80000038:	f1402573          	csrr	a0,mhartid
#if PLF_SMP_MASTER_HARTID > 0
    li    t0, PLF_SMP_MASTER_HARTID
    bne   a0, t0, slave_hart_start
#endif // PLF_SMP_MASTER_HARTID > 0
#else // PLF_SMP_MASTER_HARTID
    bnez  a0, slave_hart_start
8000003c:	04051463          	bnez	a0,80000084 <_hart_halt>
#endif // PLF_SMP_MASTER_HARTID

    ## init HART#0 sp, tp
    load_addrword_abs sp, __TLS0_BASE__
80000040:	40040137          	lui	sp,0x40040
80000044:	00010113          	mv	sp,sp
    mv    tp, sp
80000048:	00010213          	mv	tp,sp
    csrw  mscratch, sp
8000004c:	34011073          	csrw	mscratch,sp
    // reserve trap stack space
    li    t0, PLF_TRAP_STACK
    sub   sp, sp, t0
#endif // PLF_TRAP_STACK
    ## platform init
    load_addrword t0, plf_init
80000050:	800002b7          	lui	t0,0x80000
80000054:	0ae28293          	addi	t0,t0,174 # 800000ae <__data_source_start+0xffff82a2>
    jalr  t0
80000058:	000280e7          	jalr	t0
    ## jal  plf_init
    ## application-specific initialization hook
    load_addrword t0, app_init
8000005c:	800002b7          	lui	t0,0x80000
80000060:	09c28293          	addi	t0,t0,156 # 8000009c <__data_source_start+0xffff8290>
    jalr  t0
80000064:	000280e7          	jalr	t0
    ## jal  app_init
    ## main() args
    li    a0, 0
80000068:	00000513          	li	a0,0
    li    a1, 0
8000006c:	00000593          	li	a1,0
#if PLF_SMP_NON_COHERENT
    clflush t1
#endif // PLF_SMP_NON_COHERENT
#endif // PLF_SMP_SUPPORT
    ## start main
    load_addrword t0, main
80000070:	800022b7          	lui	t0,0x80002
80000074:	03028293          	addi	t0,t0,48 # 80002030 <__data_source_start+0xffffa224>
    load_addrword ra, exit
80000078:	800000b7          	lui	ra,0x80000
8000007c:	09408093          	addi	ra,ra,148 # 80000094 <__data_source_start+0xffff8288>
    jr    t0
80000080:	00028067          	jr	t0

80000084 <_hart_halt>:
1:  wfi
    j     1b
#endif // PLF_SMP_SUPPORT
#else // PLF_HTIF_BASE
    ## disable interrupts
    csrci mstatus, 0xf
80000084:	3007f073          	csrci	mstatus,15
    csrw  mie, zero
80000088:	30401073          	csrw	mie,zero
1:  wfi
8000008c:	10500073          	wfi
    j     1b
80000090:	ffdff06f          	j	8000008c <_hart_halt+0x8>

80000094 <exit>:
#endif // PLF_HTIF_BASE

exit:
    nop
80000094:	00000013          	nop

80000098 <abort>:
abort:
    j     _hart_halt
80000098:	fedff06f          	j	80000084 <_hart_halt>

8000009c <app_init>:
    jr    t0
#endif // PLF_SMP_SUPPORT

    ## stubs
app_init:
    ret
8000009c:	00008067          	ret

800000a0 <plf_init_noreloc>:
extern void plf_init_relocate(void) __attribute__((weak));

extern char __bss_start[], __bss_end[];

void __init plf_init_noreloc(void)
{
800000a0:	1141                	addi	sp,sp,-16 # 4003fff0 <__STACK_START__+0x7f0>
800000a2:	c622                	sw	s0,12(sp)
800000a4:	0800                	addi	s0,sp,16
    // do nothing
}
800000a6:	0001                	nop
800000a8:	4432                	lw	s0,12(sp)
800000aa:	0141                	addi	sp,sp,16
800000ac:	8082                	ret

800000ae <plf_init_generic>:

void __init plf_init_generic(void)
{
800000ae:	1141                	addi	sp,sp,-16
800000b0:	c606                	sw	ra,12(sp)
800000b2:	c422                	sw	s0,8(sp)
800000b4:	0800                	addi	s0,sp,16
    // init BSS
    memset(__bss_start, 0, (size_t)(__bss_end - __bss_start));
800000b6:	efc18713          	addi	a4,gp,-260 # 4000067c <__BSS_END__>
800000ba:	e1818793          	addi	a5,gp,-488 # 40000598 <SystemCoreClock>
800000be:	40f707b3          	sub	a5,a4,a5
800000c2:	863e                	mv	a2,a5
800000c4:	4581                	li	a1,0
800000c6:	e1818513          	addi	a0,gp,-488 # 40000598 <SystemCoreClock>
800000ca:	10d070ef          	jal	ra,800079d6 <memset>

    memcpy((void*)&__data_target_start,
           (const void*)&__data_source_start,
           (&__data_target_end - &__data_target_start));
800000ce:	e1818713          	addi	a4,gp,-488 # 40000598 <SystemCoreClock>
800000d2:	89018793          	addi	a5,gp,-1904 # 40000010 <mach_plic_handler>
800000d6:	40f707b3          	sub	a5,a4,a5
    memcpy((void*)&__data_target_start,
800000da:	863e                	mv	a2,a5
800000dc:	800087b7          	lui	a5,0x80008
800000e0:	e0c78593          	addi	a1,a5,-500 # 80007e0c <__data_source_start+0x0>
800000e4:	89018513          	addi	a0,gp,-1904 # 40000010 <mach_plic_handler>
800000e8:	0d9070ef          	jal	ra,800079c0 <memcpy>

    memcpy((void*)&__sdata_target_start,
              (const void*)&__sdata_source_start,
              (&__sdata_target_end - &__sdata_target_start));
800000ec:	88c18713          	addi	a4,gp,-1908 # 4000000c <__sdata_target_end>
800000f0:	88018793          	addi	a5,gp,-1920 # 40000000 <g_btn_last_state>
800000f4:	40f707b3          	sub	a5,a4,a5
    memcpy((void*)&__sdata_target_start,
800000f8:	863e                	mv	a2,a5
800000fa:	800087b7          	lui	a5,0x80008
800000fe:	e0078593          	addi	a1,a5,-512 # 80007e00 <__data_source_start+0xfffffff4>
80000102:	88018513          	addi	a0,gp,-1920 # 40000000 <g_btn_last_state>
80000106:	0bb070ef          	jal	ra,800079c0 <memcpy>
}
8000010a:	0001                	nop
8000010c:	40b2                	lw	ra,12(sp)
8000010e:	4422                	lw	s0,8(sp)
80000110:	0141                	addi	sp,sp,16
80000112:	8082                	ret

Disassembly of section .text.crt:

80000140 <trap_entry>:
    .section ".text.crt.trap_entry","ax",@progbits
    .align 6
    .type trap_entry, @function
trap_entry:
    ## save context
    context_save
80000140:	fe512e23          	sw	t0,-4(sp)
80000144:	00010293          	mv	t0,sp
80000148:	f8010113          	addi	sp,sp,-128
8000014c:	ff017113          	andi	sp,sp,-16
80000150:	00112223          	sw	ra,4(sp)
80000154:	00512423          	sw	t0,8(sp)
80000158:	ffc2a283          	lw	t0,-4(t0)
8000015c:	00312623          	sw	gp,12(sp)
80000160:	00412823          	sw	tp,16(sp)
80000164:	00512a23          	sw	t0,20(sp)
80000168:	00612c23          	sw	t1,24(sp)
8000016c:	00712e23          	sw	t2,28(sp)
80000170:	02812023          	sw	s0,32(sp)
80000174:	02912223          	sw	s1,36(sp)
80000178:	02a12423          	sw	a0,40(sp)
8000017c:	02b12623          	sw	a1,44(sp)
80000180:	02c12823          	sw	a2,48(sp)
80000184:	02d12a23          	sw	a3,52(sp)
80000188:	02e12c23          	sw	a4,56(sp)
8000018c:	02f12e23          	sw	a5,60(sp)
80000190:	05012023          	sw	a6,64(sp)
80000194:	05112223          	sw	a7,68(sp)
80000198:	05212423          	sw	s2,72(sp)
8000019c:	05312623          	sw	s3,76(sp)
800001a0:	05412823          	sw	s4,80(sp)
800001a4:	05512a23          	sw	s5,84(sp)
800001a8:	05612c23          	sw	s6,88(sp)
800001ac:	05712e23          	sw	s7,92(sp)
800001b0:	07812023          	sw	s8,96(sp)
800001b4:	07912223          	sw	s9,100(sp)
800001b8:	07a12423          	sw	s10,104(sp)
800001bc:	07b12623          	sw	s11,108(sp)
800001c0:	07c12823          	sw	t3,112(sp)
800001c4:	07d12a23          	sw	t4,116(sp)
800001c8:	07e12c23          	sw	t5,120(sp)
800001cc:	07f12e23          	sw	t6,124(sp)
800001d0:	34002273          	csrr	tp,mscratch
800001d4:	34102373          	csrr	t1,mepc
800001d8:	00612023          	sw	t1,0(sp)
    ## save mstatus priv stack
    csrr s0, mstatus
800001dc:	30002473          	csrr	s0,mstatus
    ## load trap handler args
    csrr a0, mcause
800001e0:	34202573          	csrr	a0,mcause
    csrr a1, mepc
800001e4:	341025f3          	csrr	a1,mepc
    mv   a2, sp
800001e8:	00010613          	mv	a2,sp

    ## setup gp
    load_addrword_abs gp, __global_pointer$
800001ec:	400001b7          	lui	gp,0x40000
800001f0:	78018193          	addi	gp,gp,1920 # 40000780 <__global_pointer$>
    ## call trap handler
    load_addrword t0, trap_handler
800001f4:	800002b7          	lui	t0,0x80000
800001f8:	55028293          	addi	t0,t0,1360 # 80000550 <__data_source_start+0xffff8744>
    jalr t0
800001fc:	000280e7          	jalr	t0

    ## restore mstatus priv stack
    csrw mstatus, s0
80000200:	30041073          	csrw	mstatus,s0
    ## restore context
    context_restore
80000204:	00012303          	lw	t1,0(sp)
80000208:	34131073          	csrw	mepc,t1
8000020c:	00c12183          	lw	gp,12(sp)
80000210:	01012203          	lw	tp,16(sp)
80000214:	01412283          	lw	t0,20(sp)
80000218:	01812303          	lw	t1,24(sp)
8000021c:	01c12383          	lw	t2,28(sp)
80000220:	02012403          	lw	s0,32(sp)
80000224:	02412483          	lw	s1,36(sp)
80000228:	02812503          	lw	a0,40(sp)
8000022c:	02c12583          	lw	a1,44(sp)
80000230:	03012603          	lw	a2,48(sp)
80000234:	03412683          	lw	a3,52(sp)
80000238:	03812703          	lw	a4,56(sp)
8000023c:	03c12783          	lw	a5,60(sp)
80000240:	04012803          	lw	a6,64(sp)
80000244:	04412883          	lw	a7,68(sp)
80000248:	04812903          	lw	s2,72(sp)
8000024c:	04c12983          	lw	s3,76(sp)
80000250:	05012a03          	lw	s4,80(sp)
80000254:	05412a83          	lw	s5,84(sp)
80000258:	05812b03          	lw	s6,88(sp)
8000025c:	05c12b83          	lw	s7,92(sp)
80000260:	06012c03          	lw	s8,96(sp)
80000264:	06412c83          	lw	s9,100(sp)
80000268:	06812d03          	lw	s10,104(sp)
8000026c:	06c12d83          	lw	s11,108(sp)
80000270:	07012e03          	lw	t3,112(sp)
80000274:	07412e83          	lw	t4,116(sp)
80000278:	07812f03          	lw	t5,120(sp)
8000027c:	07c12f83          	lw	t6,124(sp)
80000280:	00412083          	lw	ra,4(sp)
80000284:	00812103          	lw	sp,8(sp)
    mret
80000288:	30200073          	mret
	...

Disassembly of section .text:

800002c4 <PLIC_SetIrqHandler>:
/*
 * Set PLIC handler function for isr num
 */

void PLIC_SetIrqHandler (uint8_t target, uint32_t isr_num, irqfunc* func)
{
800002c4:	1101                	addi	sp,sp,-32
800002c6:	ce22                	sw	s0,28(sp)
800002c8:	1000                	addi	s0,sp,32
800002ca:	87aa                	mv	a5,a0
800002cc:	feb42423          	sw	a1,-24(s0)
800002d0:	fec42223          	sw	a2,-28(s0)
800002d4:	fef407a3          	sb	a5,-17(s0)
    if(target == Plic_Mach_Target) {
800002d8:	fef44783          	lbu	a5,-17(s0)
800002dc:	ef89                	bnez	a5,800002f6 <PLIC_SetIrqHandler+0x32>
        mach_plic_handler[isr_num] = func;
800002de:	400007b7          	lui	a5,0x40000
800002e2:	01078713          	addi	a4,a5,16 # 40000010 <mach_plic_handler>
800002e6:	fe842783          	lw	a5,-24(s0)
800002ea:	078a                	slli	a5,a5,0x2
800002ec:	97ba                	add	a5,a5,a4
800002ee:	fe442703          	lw	a4,-28(s0)
800002f2:	c398                	sw	a4,0(a5)
    } else {
        supervisor_plic_handler[isr_num] = func;
    }
}
800002f4:	a811                	j	80000308 <PLIC_SetIrqHandler+0x44>
        supervisor_plic_handler[isr_num] = func;
800002f6:	91018713          	addi	a4,gp,-1776 # 40000090 <supervisor_plic_handler>
800002fa:	fe842783          	lw	a5,-24(s0)
800002fe:	078a                	slli	a5,a5,0x2
80000300:	97ba                	add	a5,a5,a4
80000302:	fe442703          	lw	a4,-28(s0)
80000306:	c398                	sw	a4,0(a5)
}
80000308:	0001                	nop
8000030a:	4472                	lw	s0,28(sp)
8000030c:	6105                	addi	sp,sp,32
8000030e:	8082                	ret

80000310 <PLIC_SetPriority>:
/*
 * Set PLIC irq priority
 */

void PLIC_SetPriority (uint32_t isr_num, uint8_t pri)
{
80000310:	1101                	addi	sp,sp,-32
80000312:	ce22                	sw	s0,28(sp)
80000314:	1000                	addi	s0,sp,32
80000316:	fea42623          	sw	a0,-20(s0)
8000031a:	87ae                	mv	a5,a1
8000031c:	fef405a3          	sb	a5,-21(s0)
    PLIC->PRI[isr_num] = pri;
80000320:	0c0006b7          	lui	a3,0xc000
80000324:	feb44703          	lbu	a4,-21(s0)
80000328:	fec42783          	lw	a5,-20(s0)
8000032c:	078a                	slli	a5,a5,0x2
8000032e:	97b6                	add	a5,a5,a3
80000330:	c398                	sw	a4,0(a5)
}
80000332:	0001                	nop
80000334:	4472                	lw	s0,28(sp)
80000336:	6105                	addi	sp,sp,32
80000338:	8082                	ret

8000033a <PLIC_IntEnable>:
/*
 * Enable PLIC irq
 */

void PLIC_IntEnable (uint8_t target, uint32_t isr_num)
{
8000033a:	7179                	addi	sp,sp,-48
8000033c:	d622                	sw	s0,44(sp)
8000033e:	1800                	addi	s0,sp,48
80000340:	87aa                	mv	a5,a0
80000342:	fcb42c23          	sw	a1,-40(s0)
80000346:	fcf40fa3          	sb	a5,-33(s0)
	uint32_t value;

	//read - modify - write operation

    if(target == Plic_Mach_Target) {
8000034a:	fdf44783          	lbu	a5,-33(s0)
8000034e:	eb9d                	bnez	a5,80000384 <PLIC_IntEnable+0x4a>
    	value  = PLIC->MIEM0;
80000350:	0c000737          	lui	a4,0xc000
80000354:	6789                	lui	a5,0x2
80000356:	97ba                	add	a5,a5,a4
80000358:	439c                	lw	a5,0(a5)
8000035a:	fef42623          	sw	a5,-20(s0)
    	value |= (1<<isr_num);
8000035e:	fd842783          	lw	a5,-40(s0)
80000362:	4705                	li	a4,1
80000364:	00f717b3          	sll	a5,a4,a5
80000368:	873e                	mv	a4,a5
8000036a:	fec42783          	lw	a5,-20(s0)
8000036e:	8fd9                	or	a5,a5,a4
80000370:	fef42623          	sw	a5,-20(s0)
    	PLIC->MIEM0 = value;
80000374:	0c000737          	lui	a4,0xc000
80000378:	6789                	lui	a5,0x2
8000037a:	97ba                	add	a5,a5,a4
8000037c:	fec42703          	lw	a4,-20(s0)
80000380:	c398                	sw	a4,0(a5)
    } else {
    	value = PLIC->UIEM0;
    	value |= (1<<isr_num);
    	PLIC->UIEM0 = value;
    }
}
80000382:	a825                	j	800003ba <PLIC_IntEnable+0x80>
    	value = PLIC->UIEM0;
80000384:	0c000737          	lui	a4,0xc000
80000388:	6789                	lui	a5,0x2
8000038a:	97ba                	add	a5,a5,a4
8000038c:	0807a783          	lw	a5,128(a5) # 2080 <STACK_SIZE+0x1880>
80000390:	fef42623          	sw	a5,-20(s0)
    	value |= (1<<isr_num);
80000394:	fd842783          	lw	a5,-40(s0)
80000398:	4705                	li	a4,1
8000039a:	00f717b3          	sll	a5,a4,a5
8000039e:	873e                	mv	a4,a5
800003a0:	fec42783          	lw	a5,-20(s0)
800003a4:	8fd9                	or	a5,a5,a4
800003a6:	fef42623          	sw	a5,-20(s0)
    	PLIC->UIEM0 = value;
800003aa:	0c000737          	lui	a4,0xc000
800003ae:	6789                	lui	a5,0x2
800003b0:	97ba                	add	a5,a5,a4
800003b2:	fec42703          	lw	a4,-20(s0)
800003b6:	08e7a023          	sw	a4,128(a5) # 2080 <STACK_SIZE+0x1880>
}
800003ba:	0001                	nop
800003bc:	5432                	lw	s0,44(sp)
800003be:	6145                	addi	sp,sp,48
800003c0:	8082                	ret

800003c2 <PLIC_IntDisable>:
/*
 * Disable PLIC irq
 */

void PLIC_IntDisable (uint8_t target, uint32_t isr_num)
{
800003c2:	7179                	addi	sp,sp,-48
800003c4:	d622                	sw	s0,44(sp)
800003c6:	1800                	addi	s0,sp,48
800003c8:	87aa                	mv	a5,a0
800003ca:	fcb42c23          	sw	a1,-40(s0)
800003ce:	fcf40fa3          	sb	a5,-33(s0)
	uint32_t value;

	//read - modify - write operation

	if(target == Plic_Mach_Target) {
800003d2:	fdf44783          	lbu	a5,-33(s0)
800003d6:	ef8d                	bnez	a5,80000410 <PLIC_IntDisable+0x4e>
		value  = PLIC->MIEM0;
800003d8:	0c000737          	lui	a4,0xc000
800003dc:	6789                	lui	a5,0x2
800003de:	97ba                	add	a5,a5,a4
800003e0:	439c                	lw	a5,0(a5)
800003e2:	fef42623          	sw	a5,-20(s0)
		value &= ~(1<<isr_num);
800003e6:	fd842783          	lw	a5,-40(s0)
800003ea:	4705                	li	a4,1
800003ec:	00f717b3          	sll	a5,a4,a5
800003f0:	fff7c793          	not	a5,a5
800003f4:	873e                	mv	a4,a5
800003f6:	fec42783          	lw	a5,-20(s0)
800003fa:	8ff9                	and	a5,a5,a4
800003fc:	fef42623          	sw	a5,-20(s0)
		PLIC->MIEM0 = value;
80000400:	0c000737          	lui	a4,0xc000
80000404:	6789                	lui	a5,0x2
80000406:	97ba                	add	a5,a5,a4
80000408:	fec42703          	lw	a4,-20(s0)
8000040c:	c398                	sw	a4,0(a5)
	} else {
		value  = PLIC->UIEM0;
		value &= ~(1<<isr_num);
		PLIC->UIEM0 = value;
	}
}
8000040e:	a835                	j	8000044a <PLIC_IntDisable+0x88>
		value  = PLIC->UIEM0;
80000410:	0c000737          	lui	a4,0xc000
80000414:	6789                	lui	a5,0x2
80000416:	97ba                	add	a5,a5,a4
80000418:	0807a783          	lw	a5,128(a5) # 2080 <STACK_SIZE+0x1880>
8000041c:	fef42623          	sw	a5,-20(s0)
		value &= ~(1<<isr_num);
80000420:	fd842783          	lw	a5,-40(s0)
80000424:	4705                	li	a4,1
80000426:	00f717b3          	sll	a5,a4,a5
8000042a:	fff7c793          	not	a5,a5
8000042e:	873e                	mv	a4,a5
80000430:	fec42783          	lw	a5,-20(s0)
80000434:	8ff9                	and	a5,a5,a4
80000436:	fef42623          	sw	a5,-20(s0)
		PLIC->UIEM0 = value;
8000043a:	0c000737          	lui	a4,0xc000
8000043e:	6789                	lui	a5,0x2
80000440:	97ba                	add	a5,a5,a4
80000442:	fec42703          	lw	a4,-20(s0)
80000446:	08e7a023          	sw	a4,128(a5) # 2080 <STACK_SIZE+0x1880>
}
8000044a:	0001                	nop
8000044c:	5432                	lw	s0,44(sp)
8000044e:	6145                	addi	sp,sp,48
80000450:	8082                	ret

80000452 <PLIC_ClaimIrq>:
/*
 * Get current isr number
 */

uint32_t PLIC_ClaimIrq (uint8_t target)
{
80000452:	1101                	addi	sp,sp,-32
80000454:	ce22                	sw	s0,28(sp)
80000456:	1000                	addi	s0,sp,32
80000458:	87aa                	mv	a5,a0
8000045a:	fef407a3          	sb	a5,-17(s0)
	if(target == Plic_Mach_Target) {
8000045e:	fef44783          	lbu	a5,-17(s0)
80000462:	eb81                	bnez	a5,80000472 <PLIC_ClaimIrq+0x20>
		return (uint32_t)(PLIC->MICC);
80000464:	0c000737          	lui	a4,0xc000
80000468:	002007b7          	lui	a5,0x200
8000046c:	97ba                	add	a5,a5,a4
8000046e:	43dc                	lw	a5,4(a5)
80000470:	a039                	j	8000047e <PLIC_ClaimIrq+0x2c>
	} else {
		return (uint32_t)(PLIC->UICC);
80000472:	0c000737          	lui	a4,0xc000
80000476:	002017b7          	lui	a5,0x201
8000047a:	97ba                	add	a5,a5,a4
8000047c:	43dc                	lw	a5,4(a5)
	}
}
8000047e:	853e                	mv	a0,a5
80000480:	4472                	lw	s0,28(sp)
80000482:	6105                	addi	sp,sp,32
80000484:	8082                	ret

80000486 <PLIC_ClaimComplete>:
/*
 * Set current isr as completed
 */

void PLIC_ClaimComplete (uint8_t target, uint32_t isrnum)
{
80000486:	1101                	addi	sp,sp,-32
80000488:	ce22                	sw	s0,28(sp)
8000048a:	1000                	addi	s0,sp,32
8000048c:	87aa                	mv	a5,a0
8000048e:	feb42423          	sw	a1,-24(s0)
80000492:	fef407a3          	sb	a5,-17(s0)
	if(target == Plic_Mach_Target) {
80000496:	fef44783          	lbu	a5,-17(s0)
8000049a:	eb91                	bnez	a5,800004ae <PLIC_ClaimComplete+0x28>
		PLIC->MICC = isrnum;
8000049c:	0c000737          	lui	a4,0xc000
800004a0:	002007b7          	lui	a5,0x200
800004a4:	97ba                	add	a5,a5,a4
800004a6:	fe842703          	lw	a4,-24(s0)
800004aa:	c3d8                	sw	a4,4(a5)
	} else {
		PLIC->UICC = isrnum;
	}
}
800004ac:	a809                	j	800004be <PLIC_ClaimComplete+0x38>
		PLIC->UICC = isrnum;
800004ae:	0c000737          	lui	a4,0xc000
800004b2:	002017b7          	lui	a5,0x201
800004b6:	97ba                	add	a5,a5,a4
800004b8:	fe842703          	lw	a4,-24(s0)
800004bc:	c3d8                	sw	a4,4(a5)
}
800004be:	0001                	nop
800004c0:	4472                	lw	s0,28(sp)
800004c2:	6105                	addi	sp,sp,32
800004c4:	8082                	ret

800004c6 <PLIC_SetThreshold>:

/*
 * Set threshold for irqs
 */

void PLIC_SetThreshold(uint8_t target, uint32_t value) {
800004c6:	1101                	addi	sp,sp,-32
800004c8:	ce22                	sw	s0,28(sp)
800004ca:	1000                	addi	s0,sp,32
800004cc:	87aa                	mv	a5,a0
800004ce:	feb42423          	sw	a1,-24(s0)
800004d2:	fef407a3          	sb	a5,-17(s0)
	if(target == Plic_Mach_Target) {
800004d6:	fef44783          	lbu	a5,-17(s0)
800004da:	eb91                	bnez	a5,800004ee <PLIC_SetThreshold+0x28>
		PLIC->MTHR = value;
800004dc:	0c000737          	lui	a4,0xc000
800004e0:	002007b7          	lui	a5,0x200
800004e4:	97ba                	add	a5,a5,a4
800004e6:	fe842703          	lw	a4,-24(s0)
800004ea:	c398                	sw	a4,0(a5)
	} else {
		PLIC->UTHR = value;
	}
}
800004ec:	a809                	j	800004fe <PLIC_SetThreshold+0x38>
		PLIC->UTHR = value;
800004ee:	0c000737          	lui	a4,0xc000
800004f2:	002017b7          	lui	a5,0x201
800004f6:	97ba                	add	a5,a5,a4
800004f8:	fe842703          	lw	a4,-24(s0)
800004fc:	c398                	sw	a4,0(a5)
}
800004fe:	0001                	nop
80000500:	4472                	lw	s0,28(sp)
80000502:	6105                	addi	sp,sp,32
80000504:	8082                	ret

80000506 <PLIC_MachHandler>:


void PLIC_MachHandler(void) {
80000506:	1101                	addi	sp,sp,-32
80000508:	ce06                	sw	ra,28(sp)
8000050a:	cc22                	sw	s0,24(sp)
8000050c:	1000                	addi	s0,sp,32

	// handle interrupt
	uint32_t isr_num = PLIC_ClaimIrq(Plic_Mach_Target);
8000050e:	4501                	li	a0,0
80000510:	3789                	jal	80000452 <PLIC_ClaimIrq>
80000512:	fea42623          	sw	a0,-20(s0)
	// check if handler exist
	if(mach_plic_handler[isr_num] != NULL_IRQ) {
80000516:	400007b7          	lui	a5,0x40000
8000051a:	01078713          	addi	a4,a5,16 # 40000010 <mach_plic_handler>
8000051e:	fec42783          	lw	a5,-20(s0)
80000522:	078a                	slli	a5,a5,0x2
80000524:	97ba                	add	a5,a5,a4
80000526:	439c                	lw	a5,0(a5)
80000528:	cf99                	beqz	a5,80000546 <PLIC_MachHandler+0x40>
		// call isr handler
		mach_plic_handler[isr_num]();
8000052a:	400007b7          	lui	a5,0x40000
8000052e:	01078713          	addi	a4,a5,16 # 40000010 <mach_plic_handler>
80000532:	fec42783          	lw	a5,-20(s0)
80000536:	078a                	slli	a5,a5,0x2
80000538:	97ba                	add	a5,a5,a4
8000053a:	439c                	lw	a5,0(a5)
8000053c:	9782                	jalr	a5
		// set isr completes
		PLIC_ClaimComplete(Plic_Mach_Target, isr_num);
8000053e:	fec42583          	lw	a1,-20(s0)
80000542:	4501                	li	a0,0
80000544:	3789                	jal	80000486 <PLIC_ClaimComplete>
	}
}
80000546:	0001                	nop
80000548:	40f2                	lw	ra,28(sp)
8000054a:	4462                	lw	s0,24(sp)
8000054c:	6105                	addi	sp,sp,32
8000054e:	8082                	ret

80000550 <trap_handler>:
#define MCAUSE_EXCEPT_STAMOADDRMISALGN  0x6
#define MCAUSE_EXCEPT_STAMOACCSFAULT    0x7
#define MCAUSE_EXCEPT_ECALLFRM_M_MODE   0xB

void trap_handler (void)
{
80000550:	1101                	addi	sp,sp,-32
80000552:	ce06                	sw	ra,28(sp)
80000554:	cc22                	sw	s0,24(sp)
80000556:	1000                	addi	s0,sp,32
	uint32_t mcause_val = read_csr(mcause);
80000558:	342027f3          	csrr	a5,mcause
8000055c:	fef42623          	sw	a5,-20(s0)
80000560:	fec42783          	lw	a5,-20(s0)
80000564:	fef42423          	sw	a5,-24(s0)

	if((mcause_val & MCAUSE_INTERRUPT_FLAG) == 0) {
80000568:	fe842783          	lw	a5,-24(s0)
8000056c:	0207c463          	bltz	a5,80000594 <trap_handler+0x44>
		// handle exception
		switch (mcause_val & MCAUSE_EXCEPT_MASK)
80000570:	fe842783          	lw	a5,-24(s0)
80000574:	8bbd                	andi	a5,a5,15
80000576:	472d                	li	a4,11
80000578:	00f76b63          	bltu	a4,a5,8000058e <trap_handler+0x3e>
8000057c:	00279713          	slli	a4,a5,0x2
80000580:	800087b7          	lui	a5,0x80008
80000584:	9e878793          	addi	a5,a5,-1560 # 800079e8 <__data_source_start+0xfffffbdc>
80000588:	97ba                	add	a5,a5,a4
8000058a:	439c                	lw	a5,0(a5)
8000058c:	8782                	jr	a5
			case MCAUSE_EXCEPT_ECALLFRM_M_MODE:
				break;

			default: // MCAUSE_EXCEPT UNKNOWN

				break;
8000058e:	0001                	nop
		}

		while(1) {}; //TRAP
80000590:	0001                	nop
80000592:	bffd                	j	80000590 <trap_handler+0x40>
	} else {
		// handle interrupt
		PLIC_MachHandler();
80000594:	3f8d                	jal	80000506 <PLIC_MachHandler>
	}
}
80000596:	0001                	nop
80000598:	40f2                	lw	ra,28(sp)
8000059a:	4462                	lw	s0,24(sp)
8000059c:	6105                	addi	sp,sp,32
8000059e:	8082                	ret

800005a0 <PrintChar>:
 *
 * @param  pStr	Storage string.
 * @param  c    Character to write.
 */
void PrintChar(char c)
{
800005a0:	1101                	addi	sp,sp,-32
800005a2:	ce06                	sw	ra,28(sp)
800005a4:	cc22                	sw	s0,24(sp)
800005a6:	1000                	addi	s0,sp,32
800005a8:	87aa                	mv	a5,a0
800005aa:	fef407a3          	sb	a5,-17(s0)
	retarget_put_char(c);
800005ae:	fef44783          	lbu	a5,-17(s0)
800005b2:	853e                	mv	a0,a5
800005b4:	349000ef          	jal	ra,800010fc <retarget_put_char>
}
800005b8:	0001                	nop
800005ba:	40f2                	lw	ra,28(sp)
800005bc:	4462                	lw	s0,24(sp)
800005be:	6105                	addi	sp,sp,32
800005c0:	8082                	ret

800005c2 <PutChar>:
 *
 * @param  pStr	Storage string.
 * @param  c    Character to write.
 */
signed int PutChar(char *pStr, char c)
{
800005c2:	1101                	addi	sp,sp,-32
800005c4:	ce22                	sw	s0,28(sp)
800005c6:	1000                	addi	s0,sp,32
800005c8:	fea42623          	sw	a0,-20(s0)
800005cc:	87ae                	mv	a5,a1
800005ce:	fef405a3          	sb	a5,-21(s0)
    *pStr = c;
800005d2:	fec42783          	lw	a5,-20(s0)
800005d6:	feb44703          	lbu	a4,-21(s0)
800005da:	00e78023          	sb	a4,0(a5)
    return 1;
800005de:	4785                	li	a5,1
}
800005e0:	853e                	mv	a0,a5
800005e2:	4472                	lw	s0,28(sp)
800005e4:	6105                	addi	sp,sp,32
800005e6:	8082                	ret

800005e8 <PutString>:
 * @param  pStr     Storage string.
 * @param  pSource  Source string.
 * @return  The size of the written
 */
signed int PutString(char *pStr, const char *pSource)
{
800005e8:	7179                	addi	sp,sp,-48
800005ea:	d622                	sw	s0,44(sp)
800005ec:	1800                	addi	s0,sp,48
800005ee:	fca42e23          	sw	a0,-36(s0)
800005f2:	fcb42c23          	sw	a1,-40(s0)
    signed int num = 0;
800005f6:	fe042623          	sw	zero,-20(s0)

    while (*pSource != 0) {
800005fa:	a035                	j	80000626 <PutString+0x3e>

        *pStr++ = *pSource++;
800005fc:	fd842703          	lw	a4,-40(s0)
80000600:	00170793          	addi	a5,a4,1 # c000001 <STACK_SIZE+0xbfff801>
80000604:	fcf42c23          	sw	a5,-40(s0)
80000608:	fdc42783          	lw	a5,-36(s0)
8000060c:	00178693          	addi	a3,a5,1
80000610:	fcd42e23          	sw	a3,-36(s0)
80000614:	00074703          	lbu	a4,0(a4)
80000618:	00e78023          	sb	a4,0(a5)
        num++;
8000061c:	fec42783          	lw	a5,-20(s0)
80000620:	0785                	addi	a5,a5,1
80000622:	fef42623          	sw	a5,-20(s0)
    while (*pSource != 0) {
80000626:	fd842783          	lw	a5,-40(s0)
8000062a:	0007c783          	lbu	a5,0(a5)
8000062e:	f7f9                	bnez	a5,800005fc <PutString+0x14>
    }

    return num;
80000630:	fec42783          	lw	a5,-20(s0)
}
80000634:	853e                	mv	a0,a5
80000636:	5432                	lw	s0,44(sp)
80000638:	6145                	addi	sp,sp,48
8000063a:	8082                	ret

8000063c <PutUnsignedInt>:
signed int PutUnsignedInt(
    char *pStr,
    char fill,
    signed int width,
    unsigned int value)
{
8000063c:	7179                	addi	sp,sp,-48
8000063e:	d606                	sw	ra,44(sp)
80000640:	d422                	sw	s0,40(sp)
80000642:	1800                	addi	s0,sp,48
80000644:	fca42e23          	sw	a0,-36(s0)
80000648:	87ae                	mv	a5,a1
8000064a:	fcc42a23          	sw	a2,-44(s0)
8000064e:	fcd42823          	sw	a3,-48(s0)
80000652:	fcf40da3          	sb	a5,-37(s0)
    signed int num = 0;
80000656:	fe042623          	sw	zero,-20(s0)

    /* Take current digit into account when calculating width */
    width--;
8000065a:	fd442783          	lw	a5,-44(s0)
8000065e:	17fd                	addi	a5,a5,-1
80000660:	fcf42a23          	sw	a5,-44(s0)

    /* Recursively write upper digits */
    if ((value / 10) > 0) {
80000664:	fd042703          	lw	a4,-48(s0)
80000668:	47a5                	li	a5,9
8000066a:	04e7ff63          	bgeu	a5,a4,800006c8 <PutUnsignedInt+0x8c>

        num = PutUnsignedInt(pStr, fill, width, value / 10);
8000066e:	fd042703          	lw	a4,-48(s0)
80000672:	47a9                	li	a5,10
80000674:	02f75733          	divu	a4,a4,a5
80000678:	fdb44783          	lbu	a5,-37(s0)
8000067c:	86ba                	mv	a3,a4
8000067e:	fd442603          	lw	a2,-44(s0)
80000682:	85be                	mv	a1,a5
80000684:	fdc42503          	lw	a0,-36(s0)
80000688:	3f55                	jal	8000063c <PutUnsignedInt>
8000068a:	fea42623          	sw	a0,-20(s0)
        pStr += num;
8000068e:	fec42783          	lw	a5,-20(s0)
80000692:	fdc42703          	lw	a4,-36(s0)
80000696:	97ba                	add	a5,a5,a4
80000698:	fcf42e23          	sw	a5,-36(s0)
8000069c:	a815                	j	800006d0 <PutUnsignedInt+0x94>
    /* Write filler characters */
    else {

        while (width > 0) {

            PutChar(pStr, fill);
8000069e:	fdb44783          	lbu	a5,-37(s0)
800006a2:	85be                	mv	a1,a5
800006a4:	fdc42503          	lw	a0,-36(s0)
800006a8:	3f29                	jal	800005c2 <PutChar>
            pStr++;
800006aa:	fdc42783          	lw	a5,-36(s0)
800006ae:	0785                	addi	a5,a5,1
800006b0:	fcf42e23          	sw	a5,-36(s0)
            num++;
800006b4:	fec42783          	lw	a5,-20(s0)
800006b8:	0785                	addi	a5,a5,1
800006ba:	fef42623          	sw	a5,-20(s0)
            width--;
800006be:	fd442783          	lw	a5,-44(s0)
800006c2:	17fd                	addi	a5,a5,-1
800006c4:	fcf42a23          	sw	a5,-44(s0)
        while (width > 0) {
800006c8:	fd442783          	lw	a5,-44(s0)
800006cc:	fcf049e3          	bgtz	a5,8000069e <PutUnsignedInt+0x62>
        }
    }

    /* Write lower digit */
    num += PutChar(pStr, (value % 10) + '0');
800006d0:	fd042703          	lw	a4,-48(s0)
800006d4:	47a9                	li	a5,10
800006d6:	02f777b3          	remu	a5,a4,a5
800006da:	0ff7f793          	zext.b	a5,a5
800006de:	03078793          	addi	a5,a5,48
800006e2:	0ff7f793          	zext.b	a5,a5
800006e6:	85be                	mv	a1,a5
800006e8:	fdc42503          	lw	a0,-36(s0)
800006ec:	3dd9                	jal	800005c2 <PutChar>
800006ee:	872a                	mv	a4,a0
800006f0:	fec42783          	lw	a5,-20(s0)
800006f4:	97ba                	add	a5,a5,a4
800006f6:	fef42623          	sw	a5,-20(s0)

    return num;
800006fa:	fec42783          	lw	a5,-20(s0)
}
800006fe:	853e                	mv	a0,a5
80000700:	50b2                	lw	ra,44(sp)
80000702:	5422                	lw	s0,40(sp)
80000704:	6145                	addi	sp,sp,48
80000706:	8082                	ret

80000708 <PutSignedInt>:
signed int PutSignedInt(
    char *pStr,
    char fill,
    signed int width,
    signed int value)
{
80000708:	7179                	addi	sp,sp,-48
8000070a:	d606                	sw	ra,44(sp)
8000070c:	d422                	sw	s0,40(sp)
8000070e:	1800                	addi	s0,sp,48
80000710:	fca42e23          	sw	a0,-36(s0)
80000714:	87ae                	mv	a5,a1
80000716:	fcc42a23          	sw	a2,-44(s0)
8000071a:	fcd42823          	sw	a3,-48(s0)
8000071e:	fcf40da3          	sb	a5,-37(s0)
    signed int num = 0;
80000722:	fe042623          	sw	zero,-20(s0)
    unsigned int absolute;

    /* Compute absolute value */
    if (value < 0) {
80000726:	fd042783          	lw	a5,-48(s0)
8000072a:	0007d963          	bgez	a5,8000073c <PutSignedInt+0x34>

        absolute = -value;
8000072e:	fd042783          	lw	a5,-48(s0)
80000732:	40f007b3          	neg	a5,a5
80000736:	fef42423          	sw	a5,-24(s0)
8000073a:	a029                	j	80000744 <PutSignedInt+0x3c>
    }
    else {

        absolute = value;
8000073c:	fd042783          	lw	a5,-48(s0)
80000740:	fef42423          	sw	a5,-24(s0)
    }

    /* Take current digit into account when calculating width */
    width--;
80000744:	fd442783          	lw	a5,-44(s0)
80000748:	17fd                	addi	a5,a5,-1
8000074a:	fcf42a23          	sw	a5,-44(s0)

    /* Recursively write upper digits */
    if ((absolute / 10) > 0) {
8000074e:	fe842703          	lw	a4,-24(s0)
80000752:	47a5                	li	a5,9
80000754:	06e7f363          	bgeu	a5,a4,800007ba <PutSignedInt+0xb2>

        if (value < 0) {
80000758:	fd042783          	lw	a5,-48(s0)
8000075c:	0207d663          	bgez	a5,80000788 <PutSignedInt+0x80>

            num = PutSignedInt(pStr, fill, width, -(absolute / 10));
80000760:	fe842703          	lw	a4,-24(s0)
80000764:	47a9                	li	a5,10
80000766:	02f757b3          	divu	a5,a4,a5
8000076a:	40f007b3          	neg	a5,a5
8000076e:	873e                	mv	a4,a5
80000770:	fdb44783          	lbu	a5,-37(s0)
80000774:	86ba                	mv	a3,a4
80000776:	fd442603          	lw	a2,-44(s0)
8000077a:	85be                	mv	a1,a5
8000077c:	fdc42503          	lw	a0,-36(s0)
80000780:	3761                	jal	80000708 <PutSignedInt>
80000782:	fea42623          	sw	a0,-20(s0)
80000786:	a015                	j	800007aa <PutSignedInt+0xa2>
        }
        else {

            num = PutSignedInt(pStr, fill, width, absolute / 10);
80000788:	fe842703          	lw	a4,-24(s0)
8000078c:	47a9                	li	a5,10
8000078e:	02f757b3          	divu	a5,a4,a5
80000792:	873e                	mv	a4,a5
80000794:	fdb44783          	lbu	a5,-37(s0)
80000798:	86ba                	mv	a3,a4
8000079a:	fd442603          	lw	a2,-44(s0)
8000079e:	85be                	mv	a1,a5
800007a0:	fdc42503          	lw	a0,-36(s0)
800007a4:	3795                	jal	80000708 <PutSignedInt>
800007a6:	fea42623          	sw	a0,-20(s0)
        }
        pStr += num;
800007aa:	fec42783          	lw	a5,-20(s0)
800007ae:	fdc42703          	lw	a4,-36(s0)
800007b2:	97ba                	add	a5,a5,a4
800007b4:	fcf42e23          	sw	a5,-36(s0)
800007b8:	a885                	j	80000828 <PutSignedInt+0x120>
    }
    else {

        /* Reserve space for sign */
        if (value < 0) {
800007ba:	fd042783          	lw	a5,-48(s0)
800007be:	0207dd63          	bgez	a5,800007f8 <PutSignedInt+0xf0>

            width--;
800007c2:	fd442783          	lw	a5,-44(s0)
800007c6:	17fd                	addi	a5,a5,-1
800007c8:	fcf42a23          	sw	a5,-44(s0)
        }

        /* Write filler characters */
        while (width > 0) {
800007cc:	a035                	j	800007f8 <PutSignedInt+0xf0>

            PutChar(pStr, fill);
800007ce:	fdb44783          	lbu	a5,-37(s0)
800007d2:	85be                	mv	a1,a5
800007d4:	fdc42503          	lw	a0,-36(s0)
800007d8:	33ed                	jal	800005c2 <PutChar>
            pStr++;
800007da:	fdc42783          	lw	a5,-36(s0)
800007de:	0785                	addi	a5,a5,1
800007e0:	fcf42e23          	sw	a5,-36(s0)
            num++;
800007e4:	fec42783          	lw	a5,-20(s0)
800007e8:	0785                	addi	a5,a5,1
800007ea:	fef42623          	sw	a5,-20(s0)
            width--;
800007ee:	fd442783          	lw	a5,-44(s0)
800007f2:	17fd                	addi	a5,a5,-1
800007f4:	fcf42a23          	sw	a5,-44(s0)
        while (width > 0) {
800007f8:	fd442783          	lw	a5,-44(s0)
800007fc:	fcf049e3          	bgtz	a5,800007ce <PutSignedInt+0xc6>
        }

        /* Write sign */
        if (value < 0) {
80000800:	fd042783          	lw	a5,-48(s0)
80000804:	0207d263          	bgez	a5,80000828 <PutSignedInt+0x120>

            num += PutChar(pStr, '-');
80000808:	02d00593          	li	a1,45
8000080c:	fdc42503          	lw	a0,-36(s0)
80000810:	3b4d                	jal	800005c2 <PutChar>
80000812:	872a                	mv	a4,a0
80000814:	fec42783          	lw	a5,-20(s0)
80000818:	97ba                	add	a5,a5,a4
8000081a:	fef42623          	sw	a5,-20(s0)
            pStr++;
8000081e:	fdc42783          	lw	a5,-36(s0)
80000822:	0785                	addi	a5,a5,1
80000824:	fcf42e23          	sw	a5,-36(s0)
        }
    }

    /* Write lower digit */
    num += PutChar(pStr, (absolute % 10) + '0');
80000828:	fe842703          	lw	a4,-24(s0)
8000082c:	47a9                	li	a5,10
8000082e:	02f777b3          	remu	a5,a4,a5
80000832:	0ff7f793          	zext.b	a5,a5
80000836:	03078793          	addi	a5,a5,48
8000083a:	0ff7f793          	zext.b	a5,a5
8000083e:	85be                	mv	a1,a5
80000840:	fdc42503          	lw	a0,-36(s0)
80000844:	3bbd                	jal	800005c2 <PutChar>
80000846:	872a                	mv	a4,a0
80000848:	fec42783          	lw	a5,-20(s0)
8000084c:	97ba                	add	a5,a5,a4
8000084e:	fef42623          	sw	a5,-20(s0)

    return num;
80000852:	fec42783          	lw	a5,-20(s0)
}
80000856:	853e                	mv	a0,a5
80000858:	50b2                	lw	ra,44(sp)
8000085a:	5422                	lw	s0,40(sp)
8000085c:	6145                	addi	sp,sp,48
8000085e:	8082                	ret

80000860 <PutHexa>:
    char *pStr,
    char fill,
    signed int width,
    unsigned char maj,
    unsigned int value)
{
80000860:	7179                	addi	sp,sp,-48
80000862:	d606                	sw	ra,44(sp)
80000864:	d422                	sw	s0,40(sp)
80000866:	1800                	addi	s0,sp,48
80000868:	fca42e23          	sw	a0,-36(s0)
8000086c:	87ae                	mv	a5,a1
8000086e:	fcc42a23          	sw	a2,-44(s0)
80000872:	fce42823          	sw	a4,-48(s0)
80000876:	fcf40da3          	sb	a5,-37(s0)
8000087a:	87b6                	mv	a5,a3
8000087c:	fcf40d23          	sb	a5,-38(s0)
    signed int num = 0;
80000880:	fe042623          	sw	zero,-20(s0)

    /* Decrement width */
    width--;
80000884:	fd442783          	lw	a5,-44(s0)
80000888:	17fd                	addi	a5,a5,-1
8000088a:	fcf42a23          	sw	a5,-44(s0)

    /* Recursively output upper digits */
    if ((value >> 4) > 0) {
8000088e:	fd042783          	lw	a5,-48(s0)
80000892:	8391                	srli	a5,a5,0x4
80000894:	c3b5                	beqz	a5,800008f8 <PutHexa+0x98>

        num += PutHexa(pStr, fill, width, maj, value >> 4);
80000896:	fd042783          	lw	a5,-48(s0)
8000089a:	0047d713          	srli	a4,a5,0x4
8000089e:	fda44683          	lbu	a3,-38(s0)
800008a2:	fdb44783          	lbu	a5,-37(s0)
800008a6:	fd442603          	lw	a2,-44(s0)
800008aa:	85be                	mv	a1,a5
800008ac:	fdc42503          	lw	a0,-36(s0)
800008b0:	3f45                	jal	80000860 <PutHexa>
800008b2:	872a                	mv	a4,a0
800008b4:	fec42783          	lw	a5,-20(s0)
800008b8:	97ba                	add	a5,a5,a4
800008ba:	fef42623          	sw	a5,-20(s0)
        pStr += num;
800008be:	fec42783          	lw	a5,-20(s0)
800008c2:	fdc42703          	lw	a4,-36(s0)
800008c6:	97ba                	add	a5,a5,a4
800008c8:	fcf42e23          	sw	a5,-36(s0)
800008cc:	a815                	j	80000900 <PutHexa+0xa0>
    /* Write filler chars */
    else {

        while (width > 0) {

            PutChar(pStr, fill);
800008ce:	fdb44783          	lbu	a5,-37(s0)
800008d2:	85be                	mv	a1,a5
800008d4:	fdc42503          	lw	a0,-36(s0)
800008d8:	31ed                	jal	800005c2 <PutChar>
            pStr++;
800008da:	fdc42783          	lw	a5,-36(s0)
800008de:	0785                	addi	a5,a5,1
800008e0:	fcf42e23          	sw	a5,-36(s0)
            num++;
800008e4:	fec42783          	lw	a5,-20(s0)
800008e8:	0785                	addi	a5,a5,1
800008ea:	fef42623          	sw	a5,-20(s0)
            width--;
800008ee:	fd442783          	lw	a5,-44(s0)
800008f2:	17fd                	addi	a5,a5,-1
800008f4:	fcf42a23          	sw	a5,-44(s0)
        while (width > 0) {
800008f8:	fd442783          	lw	a5,-44(s0)
800008fc:	fcf049e3          	bgtz	a5,800008ce <PutHexa+0x6e>
        }
    }

    /* Write current digit */
    if ((value & 0xF) < 10) {
80000900:	fd042783          	lw	a5,-48(s0)
80000904:	00f7f713          	andi	a4,a5,15
80000908:	47a5                	li	a5,9
8000090a:	02e7e263          	bltu	a5,a4,8000092e <PutHexa+0xce>

        PutChar(pStr, (value & 0xF) + '0');
8000090e:	fd042783          	lw	a5,-48(s0)
80000912:	0ff7f793          	zext.b	a5,a5
80000916:	8bbd                	andi	a5,a5,15
80000918:	0ff7f793          	zext.b	a5,a5
8000091c:	03078793          	addi	a5,a5,48
80000920:	0ff7f793          	zext.b	a5,a5
80000924:	85be                	mv	a1,a5
80000926:	fdc42503          	lw	a0,-36(s0)
8000092a:	3961                	jal	800005c2 <PutChar>
8000092c:	a099                	j	80000972 <PutHexa+0x112>
    }
    else if (maj) {
8000092e:	fda44783          	lbu	a5,-38(s0)
80000932:	c38d                	beqz	a5,80000954 <PutHexa+0xf4>

        PutChar(pStr, (value & 0xF) - 10 + 'A');
80000934:	fd042783          	lw	a5,-48(s0)
80000938:	0ff7f793          	zext.b	a5,a5
8000093c:	8bbd                	andi	a5,a5,15
8000093e:	0ff7f793          	zext.b	a5,a5
80000942:	03778793          	addi	a5,a5,55
80000946:	0ff7f793          	zext.b	a5,a5
8000094a:	85be                	mv	a1,a5
8000094c:	fdc42503          	lw	a0,-36(s0)
80000950:	398d                	jal	800005c2 <PutChar>
80000952:	a005                	j	80000972 <PutHexa+0x112>
    }
    else {

        PutChar(pStr, (value & 0xF) - 10 + 'a');
80000954:	fd042783          	lw	a5,-48(s0)
80000958:	0ff7f793          	zext.b	a5,a5
8000095c:	8bbd                	andi	a5,a5,15
8000095e:	0ff7f793          	zext.b	a5,a5
80000962:	05778793          	addi	a5,a5,87
80000966:	0ff7f793          	zext.b	a5,a5
8000096a:	85be                	mv	a1,a5
8000096c:	fdc42503          	lw	a0,-36(s0)
80000970:	3989                	jal	800005c2 <PutChar>
    }
    num++;
80000972:	fec42783          	lw	a5,-20(s0)
80000976:	0785                	addi	a5,a5,1
80000978:	fef42623          	sw	a5,-20(s0)

    return num;
8000097c:	fec42783          	lw	a5,-20(s0)
}
80000980:	853e                	mv	a0,a5
80000982:	50b2                	lw	ra,44(sp)
80000984:	5422                	lw	s0,40(sp)
80000986:	6145                	addi	sp,sp,48
80000988:	8082                	ret

8000098a <vsnprintf>:
 * @param ap      Argument list.
 *
 * @return  The number of characters written.
 */
signed int vsnprintf(char *pStr, size_t length, const char *pFormat, va_list ap)
{
8000098a:	7179                	addi	sp,sp,-48
8000098c:	d606                	sw	ra,44(sp)
8000098e:	d422                	sw	s0,40(sp)
80000990:	1800                	addi	s0,sp,48
80000992:	fca42e23          	sw	a0,-36(s0)
80000996:	fcb42c23          	sw	a1,-40(s0)
8000099a:	fcc42a23          	sw	a2,-44(s0)
8000099e:	fcd42823          	sw	a3,-48(s0)
    char          fill;
    unsigned char width;
    signed int    num = 0;
800009a2:	fe042423          	sw	zero,-24(s0)
    signed int    size = 0;
800009a6:	fe042223          	sw	zero,-28(s0)

    /* Clear the string */
    if (pStr) {
800009aa:	fdc42783          	lw	a5,-36(s0)
800009ae:	26078163          	beqz	a5,80000c10 <vsnprintf+0x286>

        *pStr = 0;
800009b2:	fdc42783          	lw	a5,-36(s0)
800009b6:	00078023          	sb	zero,0(a5)
    }

    /* Phase string */
    while (*pFormat != 0 && size < length) {
800009ba:	ac99                	j	80000c10 <vsnprintf+0x286>

        /* Normal character */
        if (*pFormat != '%') {
800009bc:	fd442783          	lw	a5,-44(s0)
800009c0:	0007c703          	lbu	a4,0(a5)
800009c4:	02500793          	li	a5,37
800009c8:	02f70863          	beq	a4,a5,800009f8 <vsnprintf+0x6e>

            *pStr++ = *pFormat++;
800009cc:	fd442703          	lw	a4,-44(s0)
800009d0:	00170793          	addi	a5,a4,1
800009d4:	fcf42a23          	sw	a5,-44(s0)
800009d8:	fdc42783          	lw	a5,-36(s0)
800009dc:	00178693          	addi	a3,a5,1
800009e0:	fcd42e23          	sw	a3,-36(s0)
800009e4:	00074703          	lbu	a4,0(a4)
800009e8:	00e78023          	sb	a4,0(a5)
            size++;
800009ec:	fe442783          	lw	a5,-28(s0)
800009f0:	0785                	addi	a5,a5,1
800009f2:	fef42223          	sw	a5,-28(s0)
800009f6:	ac29                	j	80000c10 <vsnprintf+0x286>
        }
        /* Escaped '%' */
        else if (*(pFormat+1) == '%') {
800009f8:	fd442783          	lw	a5,-44(s0)
800009fc:	0785                	addi	a5,a5,1
800009fe:	0007c703          	lbu	a4,0(a5)
80000a02:	02500793          	li	a5,37
80000a06:	02f71763          	bne	a4,a5,80000a34 <vsnprintf+0xaa>

            *pStr++ = '%';
80000a0a:	fdc42783          	lw	a5,-36(s0)
80000a0e:	00178713          	addi	a4,a5,1
80000a12:	fce42e23          	sw	a4,-36(s0)
80000a16:	02500713          	li	a4,37
80000a1a:	00e78023          	sb	a4,0(a5)
            pFormat += 2;
80000a1e:	fd442783          	lw	a5,-44(s0)
80000a22:	0789                	addi	a5,a5,2
80000a24:	fcf42a23          	sw	a5,-44(s0)
            size++;
80000a28:	fe442783          	lw	a5,-28(s0)
80000a2c:	0785                	addi	a5,a5,1
80000a2e:	fef42223          	sw	a5,-28(s0)
80000a32:	aaf9                	j	80000c10 <vsnprintf+0x286>
        }
        /* Token delimiter */
        else {

            fill = ' ';
80000a34:	02000793          	li	a5,32
80000a38:	fef407a3          	sb	a5,-17(s0)
            width = 0;
80000a3c:	fe040723          	sb	zero,-18(s0)
            pFormat++;
80000a40:	fd442783          	lw	a5,-44(s0)
80000a44:	0785                	addi	a5,a5,1
80000a46:	fcf42a23          	sw	a5,-44(s0)

            /* Parse filler */
            if (*pFormat == '0') {
80000a4a:	fd442783          	lw	a5,-44(s0)
80000a4e:	0007c703          	lbu	a4,0(a5)
80000a52:	03000793          	li	a5,48
80000a56:	04f71563          	bne	a4,a5,80000aa0 <vsnprintf+0x116>

                fill = '0';
80000a5a:	03000793          	li	a5,48
80000a5e:	fef407a3          	sb	a5,-17(s0)
                pFormat++;
80000a62:	fd442783          	lw	a5,-44(s0)
80000a66:	0785                	addi	a5,a5,1
80000a68:	fcf42a23          	sw	a5,-44(s0)
            }

            /* Parse width */
            while ((*pFormat >= '0') && (*pFormat <= '9')) {
80000a6c:	a815                	j	80000aa0 <vsnprintf+0x116>

                width = (width*10) + *pFormat-'0';
80000a6e:	fee44783          	lbu	a5,-18(s0)
80000a72:	873e                	mv	a4,a5
80000a74:	87ba                	mv	a5,a4
80000a76:	078a                	slli	a5,a5,0x2
80000a78:	97ba                	add	a5,a5,a4
80000a7a:	0786                	slli	a5,a5,0x1
80000a7c:	0ff7f713          	zext.b	a4,a5
80000a80:	fd442783          	lw	a5,-44(s0)
80000a84:	0007c783          	lbu	a5,0(a5)
80000a88:	97ba                	add	a5,a5,a4
80000a8a:	0ff7f793          	zext.b	a5,a5
80000a8e:	fd078793          	addi	a5,a5,-48
80000a92:	fef40723          	sb	a5,-18(s0)
                pFormat++;
80000a96:	fd442783          	lw	a5,-44(s0)
80000a9a:	0785                	addi	a5,a5,1
80000a9c:	fcf42a23          	sw	a5,-44(s0)
            while ((*pFormat >= '0') && (*pFormat <= '9')) {
80000aa0:	fd442783          	lw	a5,-44(s0)
80000aa4:	0007c703          	lbu	a4,0(a5)
80000aa8:	02f00793          	li	a5,47
80000aac:	00e7fa63          	bgeu	a5,a4,80000ac0 <vsnprintf+0x136>
80000ab0:	fd442783          	lw	a5,-44(s0)
80000ab4:	0007c703          	lbu	a4,0(a5)
80000ab8:	03900793          	li	a5,57
80000abc:	fae7f9e3          	bgeu	a5,a4,80000a6e <vsnprintf+0xe4>
            }

            /* Check if there is enough space */
            if (size + width > length) {
80000ac0:	fee44703          	lbu	a4,-18(s0)
80000ac4:	fe442783          	lw	a5,-28(s0)
80000ac8:	97ba                	add	a5,a5,a4
80000aca:	873e                	mv	a4,a5
80000acc:	fd842783          	lw	a5,-40(s0)
80000ad0:	00e7fe63          	bgeu	a5,a4,80000aec <vsnprintf+0x162>

                width = length - size;
80000ad4:	fd842783          	lw	a5,-40(s0)
80000ad8:	0ff7f713          	zext.b	a4,a5
80000adc:	fe442783          	lw	a5,-28(s0)
80000ae0:	0ff7f793          	zext.b	a5,a5
80000ae4:	40f707b3          	sub	a5,a4,a5
80000ae8:	fef40723          	sb	a5,-18(s0)
            }

            /* Parse type */
            switch (*pFormat) {
80000aec:	fd442783          	lw	a5,-44(s0)
80000af0:	0007c783          	lbu	a5,0(a5)
80000af4:	fa878793          	addi	a5,a5,-88
80000af8:	02000713          	li	a4,32
80000afc:	0ef76563          	bltu	a4,a5,80000be6 <vsnprintf+0x25c>
80000b00:	00279713          	slli	a4,a5,0x2
80000b04:	800087b7          	lui	a5,0x80008
80000b08:	a1878793          	addi	a5,a5,-1512 # 80007a18 <__data_source_start+0xfffffc0c>
80000b0c:	97ba                	add	a5,a5,a4
80000b0e:	439c                	lw	a5,0(a5)
80000b10:	8782                	jr	a5
            case 'd':
            case 'i': num = PutSignedInt(pStr, fill, width, va_arg(ap, signed int)); break;
80000b12:	fee44603          	lbu	a2,-18(s0)
80000b16:	fd042783          	lw	a5,-48(s0)
80000b1a:	00478713          	addi	a4,a5,4
80000b1e:	fce42823          	sw	a4,-48(s0)
80000b22:	4398                	lw	a4,0(a5)
80000b24:	fef44783          	lbu	a5,-17(s0)
80000b28:	86ba                	mv	a3,a4
80000b2a:	85be                	mv	a1,a5
80000b2c:	fdc42503          	lw	a0,-36(s0)
80000b30:	3ee1                	jal	80000708 <PutSignedInt>
80000b32:	fea42423          	sw	a0,-24(s0)
80000b36:	a855                	j	80000bea <vsnprintf+0x260>
            case 'u': num = PutUnsignedInt(pStr, fill, width, va_arg(ap, unsigned int)); break;
80000b38:	fee44603          	lbu	a2,-18(s0)
80000b3c:	fd042783          	lw	a5,-48(s0)
80000b40:	00478713          	addi	a4,a5,4
80000b44:	fce42823          	sw	a4,-48(s0)
80000b48:	4398                	lw	a4,0(a5)
80000b4a:	fef44783          	lbu	a5,-17(s0)
80000b4e:	86ba                	mv	a3,a4
80000b50:	85be                	mv	a1,a5
80000b52:	fdc42503          	lw	a0,-36(s0)
80000b56:	34dd                	jal	8000063c <PutUnsignedInt>
80000b58:	fea42423          	sw	a0,-24(s0)
80000b5c:	a079                	j	80000bea <vsnprintf+0x260>
            case 'x': num = PutHexa(pStr, fill, width, 0, va_arg(ap, unsigned int)); break;
80000b5e:	fee44603          	lbu	a2,-18(s0)
80000b62:	fd042783          	lw	a5,-48(s0)
80000b66:	00478713          	addi	a4,a5,4
80000b6a:	fce42823          	sw	a4,-48(s0)
80000b6e:	4398                	lw	a4,0(a5)
80000b70:	fef44783          	lbu	a5,-17(s0)
80000b74:	4681                	li	a3,0
80000b76:	85be                	mv	a1,a5
80000b78:	fdc42503          	lw	a0,-36(s0)
80000b7c:	31d5                	jal	80000860 <PutHexa>
80000b7e:	fea42423          	sw	a0,-24(s0)
80000b82:	a0a5                	j	80000bea <vsnprintf+0x260>
            case 'X': num = PutHexa(pStr, fill, width, 1, va_arg(ap, unsigned int)); break;
80000b84:	fee44603          	lbu	a2,-18(s0)
80000b88:	fd042783          	lw	a5,-48(s0)
80000b8c:	00478713          	addi	a4,a5,4
80000b90:	fce42823          	sw	a4,-48(s0)
80000b94:	4398                	lw	a4,0(a5)
80000b96:	fef44783          	lbu	a5,-17(s0)
80000b9a:	4685                	li	a3,1
80000b9c:	85be                	mv	a1,a5
80000b9e:	fdc42503          	lw	a0,-36(s0)
80000ba2:	397d                	jal	80000860 <PutHexa>
80000ba4:	fea42423          	sw	a0,-24(s0)
80000ba8:	a089                	j	80000bea <vsnprintf+0x260>
            case 's': num = PutString(pStr, va_arg(ap, char *)); break;
80000baa:	fd042783          	lw	a5,-48(s0)
80000bae:	00478713          	addi	a4,a5,4
80000bb2:	fce42823          	sw	a4,-48(s0)
80000bb6:	439c                	lw	a5,0(a5)
80000bb8:	85be                	mv	a1,a5
80000bba:	fdc42503          	lw	a0,-36(s0)
80000bbe:	342d                	jal	800005e8 <PutString>
80000bc0:	fea42423          	sw	a0,-24(s0)
80000bc4:	a01d                	j	80000bea <vsnprintf+0x260>
            case 'c': num = PutChar(pStr, va_arg(ap, unsigned int)); break;
80000bc6:	fd042783          	lw	a5,-48(s0)
80000bca:	00478713          	addi	a4,a5,4
80000bce:	fce42823          	sw	a4,-48(s0)
80000bd2:	439c                	lw	a5,0(a5)
80000bd4:	0ff7f793          	zext.b	a5,a5
80000bd8:	85be                	mv	a1,a5
80000bda:	fdc42503          	lw	a0,-36(s0)
80000bde:	32d5                	jal	800005c2 <PutChar>
80000be0:	fea42423          	sw	a0,-24(s0)
80000be4:	a019                	j	80000bea <vsnprintf+0x260>
            default:
                return EOF;
80000be6:	57fd                	li	a5,-1
80000be8:	a895                	j	80000c5c <vsnprintf+0x2d2>
            }

            pFormat++;
80000bea:	fd442783          	lw	a5,-44(s0)
80000bee:	0785                	addi	a5,a5,1
80000bf0:	fcf42a23          	sw	a5,-44(s0)
            pStr += num;
80000bf4:	fe842783          	lw	a5,-24(s0)
80000bf8:	fdc42703          	lw	a4,-36(s0)
80000bfc:	97ba                	add	a5,a5,a4
80000bfe:	fcf42e23          	sw	a5,-36(s0)
            size += num;
80000c02:	fe442703          	lw	a4,-28(s0)
80000c06:	fe842783          	lw	a5,-24(s0)
80000c0a:	97ba                	add	a5,a5,a4
80000c0c:	fef42223          	sw	a5,-28(s0)
    while (*pFormat != 0 && size < length) {
80000c10:	fd442783          	lw	a5,-44(s0)
80000c14:	0007c783          	lbu	a5,0(a5)
80000c18:	c799                	beqz	a5,80000c26 <vsnprintf+0x29c>
80000c1a:	fe442783          	lw	a5,-28(s0)
80000c1e:	fd842703          	lw	a4,-40(s0)
80000c22:	d8e7ede3          	bltu	a5,a4,800009bc <vsnprintf+0x32>
        }
    }

    /* NULL-terminated (final \0 is not counted) */
    if (size < length) {
80000c26:	fe442783          	lw	a5,-28(s0)
80000c2a:	fd842703          	lw	a4,-40(s0)
80000c2e:	00e7f763          	bgeu	a5,a4,80000c3c <vsnprintf+0x2b2>

        *pStr = 0;
80000c32:	fdc42783          	lw	a5,-36(s0)
80000c36:	00078023          	sb	zero,0(a5)
80000c3a:	a839                	j	80000c58 <vsnprintf+0x2ce>
    }
    else {

        *(--pStr) = 0;
80000c3c:	fdc42783          	lw	a5,-36(s0)
80000c40:	17fd                	addi	a5,a5,-1
80000c42:	fcf42e23          	sw	a5,-36(s0)
80000c46:	fdc42783          	lw	a5,-36(s0)
80000c4a:	00078023          	sb	zero,0(a5)
        size--;
80000c4e:	fe442783          	lw	a5,-28(s0)
80000c52:	17fd                	addi	a5,a5,-1
80000c54:	fef42223          	sw	a5,-28(s0)
    }

    return size;
80000c58:	fe442783          	lw	a5,-28(s0)
}
80000c5c:	853e                	mv	a0,a5
80000c5e:	50b2                	lw	ra,44(sp)
80000c60:	5422                	lw	s0,40(sp)
80000c62:	6145                	addi	sp,sp,48
80000c64:	8082                	ret

80000c66 <snprintf>:
 * @param ...     Other arguments
 *
 * @return  The number of characters written.
 */
signed int snprintf(char *pString, size_t length, const char *pFormat, ...)
{
80000c66:	715d                	addi	sp,sp,-80
80000c68:	d606                	sw	ra,44(sp)
80000c6a:	d422                	sw	s0,40(sp)
80000c6c:	1800                	addi	s0,sp,48
80000c6e:	fca42e23          	sw	a0,-36(s0)
80000c72:	fcb42c23          	sw	a1,-40(s0)
80000c76:	fcc42a23          	sw	a2,-44(s0)
80000c7a:	c454                	sw	a3,12(s0)
80000c7c:	c818                	sw	a4,16(s0)
80000c7e:	c85c                	sw	a5,20(s0)
80000c80:	01042c23          	sw	a6,24(s0)
80000c84:	01142e23          	sw	a7,28(s0)
    va_list    ap;
    signed int rc;

    va_start(ap, pFormat);
80000c88:	02040793          	addi	a5,s0,32
80000c8c:	fcf42823          	sw	a5,-48(s0)
80000c90:	fd042783          	lw	a5,-48(s0)
80000c94:	17b1                	addi	a5,a5,-20
80000c96:	fef42423          	sw	a5,-24(s0)
    rc = vsnprintf(pString, length, pFormat, ap);
80000c9a:	fe842783          	lw	a5,-24(s0)
80000c9e:	86be                	mv	a3,a5
80000ca0:	fd442603          	lw	a2,-44(s0)
80000ca4:	fd842583          	lw	a1,-40(s0)
80000ca8:	fdc42503          	lw	a0,-36(s0)
80000cac:	39f9                	jal	8000098a <vsnprintf>
80000cae:	fea42623          	sw	a0,-20(s0)
    va_end(ap);

    return rc;
80000cb2:	fec42783          	lw	a5,-20(s0)
}
80000cb6:	853e                	mv	a0,a5
80000cb8:	50b2                	lw	ra,44(sp)
80000cba:	5422                	lw	s0,40(sp)
80000cbc:	6161                	addi	sp,sp,80
80000cbe:	8082                	ret

80000cc0 <vsprintf>:
 * @param ap       Argument list.
 *
 * @return  The number of characters written.
 */
signed int vsprintf(char *pString, const char *pFormat, va_list ap)
{
80000cc0:	1101                	addi	sp,sp,-32
80000cc2:	ce06                	sw	ra,28(sp)
80000cc4:	cc22                	sw	s0,24(sp)
80000cc6:	1000                	addi	s0,sp,32
80000cc8:	fea42623          	sw	a0,-20(s0)
80000ccc:	feb42423          	sw	a1,-24(s0)
80000cd0:	fec42223          	sw	a2,-28(s0)
   return vsnprintf(pString, MAX_STRING_SIZE, pFormat, ap);
80000cd4:	fe442683          	lw	a3,-28(s0)
80000cd8:	fe842603          	lw	a2,-24(s0)
80000cdc:	15e00593          	li	a1,350
80000ce0:	fec42503          	lw	a0,-20(s0)
80000ce4:	315d                	jal	8000098a <vsnprintf>
80000ce6:	87aa                	mv	a5,a0
}
80000ce8:	853e                	mv	a0,a5
80000cea:	40f2                	lw	ra,28(sp)
80000cec:	4462                	lw	s0,24(sp)
80000cee:	6105                	addi	sp,sp,32
80000cf0:	8082                	ret

80000cf2 <vfprintf>:
 * @param pStream  Output stream.
 * @param pFormat  Format string
 * @param ap       Argument list.
 */
signed int vfprintf(FILE *pStream, const char *pFormat, va_list ap)
{
80000cf2:	7161                	addi	sp,sp,-432
80000cf4:	1a112623          	sw	ra,428(sp)
80000cf8:	1a812423          	sw	s0,424(sp)
80000cfc:	1b00                	addi	s0,sp,432
80000cfe:	e4a42e23          	sw	a0,-420(s0)
80000d02:	e4b42c23          	sw	a1,-424(s0)
80000d06:	e4c42a23          	sw	a2,-428(s0)
    char pStr[MAX_STRING_SIZE];
    char pError[] = "stdio.c: increase MAX_STRING_SIZE\n\r";
80000d0a:	800087b7          	lui	a5,0x80008
80000d0e:	a9c78793          	addi	a5,a5,-1380 # 80007a9c <__data_source_start+0xfffffc90>
80000d12:	0007a303          	lw	t1,0(a5)
80000d16:	0047a883          	lw	a7,4(a5)
80000d1a:	0087a803          	lw	a6,8(a5)
80000d1e:	47c8                	lw	a0,12(a5)
80000d20:	4b8c                	lw	a1,16(a5)
80000d22:	4bd0                	lw	a2,20(a5)
80000d24:	4f94                	lw	a3,24(a5)
80000d26:	4fd8                	lw	a4,28(a5)
80000d28:	539c                	lw	a5,32(a5)
80000d2a:	e6642623          	sw	t1,-404(s0)
80000d2e:	e7142823          	sw	a7,-400(s0)
80000d32:	e7042a23          	sw	a6,-396(s0)
80000d36:	e6a42c23          	sw	a0,-392(s0)
80000d3a:	e6b42e23          	sw	a1,-388(s0)
80000d3e:	e8c42023          	sw	a2,-384(s0)
80000d42:	e8d42223          	sw	a3,-380(s0)
80000d46:	e8e42423          	sw	a4,-376(s0)
80000d4a:	e8f42623          	sw	a5,-372(s0)

    /* Write formatted string in buffer */
    if (vsprintf(pStr, pFormat, ap) >= MAX_STRING_SIZE) {
80000d4e:	e9040793          	addi	a5,s0,-368
80000d52:	e5442603          	lw	a2,-428(s0)
80000d56:	e5842583          	lw	a1,-424(s0)
80000d5a:	853e                	mv	a0,a5
80000d5c:	3795                	jal	80000cc0 <vsprintf>
80000d5e:	872a                	mv	a4,a0
80000d60:	15d00793          	li	a5,349
80000d64:	00e7dc63          	bge	a5,a4,80000d7c <vfprintf+0x8a>

        fputs(pError, stderr);
80000d68:	8881a783          	lw	a5,-1912(gp) # 40000008 <_impure_ptr>
80000d6c:	47d8                	lw	a4,12(a5)
80000d6e:	e6c40793          	addi	a5,s0,-404
80000d72:	85ba                	mv	a1,a4
80000d74:	853e                	mv	a0,a5
80000d76:	22f1                	jal	80000f42 <fputs>
        while (1); /* Increase MAX_STRING_SIZE */
80000d78:	0001                	nop
80000d7a:	bffd                	j	80000d78 <vfprintf+0x86>
    }

    /* Display string */
    return fputs(pStr, pStream);
80000d7c:	e9040793          	addi	a5,s0,-368
80000d80:	e5c42583          	lw	a1,-420(s0)
80000d84:	853e                	mv	a0,a5
80000d86:	2a75                	jal	80000f42 <fputs>
80000d88:	87aa                	mv	a5,a0
}
80000d8a:	853e                	mv	a0,a5
80000d8c:	1ac12083          	lw	ra,428(sp)
80000d90:	1a812403          	lw	s0,424(sp)
80000d94:	615d                	addi	sp,sp,432
80000d96:	8082                	ret

80000d98 <vprintf>:
 *
 * @param pFormat  Format string.
 * @param ap  Argument list.
 */
signed int vprintf(const char *pFormat, va_list ap)
{
80000d98:	1101                	addi	sp,sp,-32
80000d9a:	ce06                	sw	ra,28(sp)
80000d9c:	cc22                	sw	s0,24(sp)
80000d9e:	1000                	addi	s0,sp,32
80000da0:	fea42623          	sw	a0,-20(s0)
80000da4:	feb42423          	sw	a1,-24(s0)
    return vfprintf(stdout, pFormat, ap);
80000da8:	8881a783          	lw	a5,-1912(gp) # 40000008 <_impure_ptr>
80000dac:	479c                	lw	a5,8(a5)
80000dae:	fe842603          	lw	a2,-24(s0)
80000db2:	fec42583          	lw	a1,-20(s0)
80000db6:	853e                	mv	a0,a5
80000db8:	3f2d                	jal	80000cf2 <vfprintf>
80000dba:	87aa                	mv	a5,a0
}
80000dbc:	853e                	mv	a0,a5
80000dbe:	40f2                	lw	ra,28(sp)
80000dc0:	4462                	lw	s0,24(sp)
80000dc2:	6105                	addi	sp,sp,32
80000dc4:	8082                	ret

80000dc6 <fprintf>:
 *
 * @param pStream  Output stream.
 * @param pFormat  Format string.
 */
signed int fprintf(FILE *pStream, const char *pFormat, ...)
{
80000dc6:	715d                	addi	sp,sp,-80
80000dc8:	d606                	sw	ra,44(sp)
80000dca:	d422                	sw	s0,40(sp)
80000dcc:	1800                	addi	s0,sp,48
80000dce:	fca42e23          	sw	a0,-36(s0)
80000dd2:	fcb42c23          	sw	a1,-40(s0)
80000dd6:	c410                	sw	a2,8(s0)
80000dd8:	c454                	sw	a3,12(s0)
80000dda:	c818                	sw	a4,16(s0)
80000ddc:	c85c                	sw	a5,20(s0)
80000dde:	01042c23          	sw	a6,24(s0)
80000de2:	01142e23          	sw	a7,28(s0)
    va_list ap;
    signed int result;

    /* Forward call to vfprintf */
    va_start(ap, pFormat);
80000de6:	02040793          	addi	a5,s0,32
80000dea:	fcf42a23          	sw	a5,-44(s0)
80000dee:	fd442783          	lw	a5,-44(s0)
80000df2:	17a1                	addi	a5,a5,-24
80000df4:	fef42423          	sw	a5,-24(s0)
    result = vfprintf(pStream, pFormat, ap);
80000df8:	fe842783          	lw	a5,-24(s0)
80000dfc:	863e                	mv	a2,a5
80000dfe:	fd842583          	lw	a1,-40(s0)
80000e02:	fdc42503          	lw	a0,-36(s0)
80000e06:	35f5                	jal	80000cf2 <vfprintf>
80000e08:	fea42623          	sw	a0,-20(s0)
    va_end(ap);

    return result;
80000e0c:	fec42783          	lw	a5,-20(s0)
}
80000e10:	853e                	mv	a0,a5
80000e12:	50b2                	lw	ra,44(sp)
80000e14:	5422                	lw	s0,40(sp)
80000e16:	6161                	addi	sp,sp,80
80000e18:	8082                	ret

80000e1a <printf>:
 *         arguments.
 *
 * @param  pFormat  Format string.
 */
signed int printf(const char *pFormat, ...)
{
80000e1a:	715d                	addi	sp,sp,-80
80000e1c:	d606                	sw	ra,44(sp)
80000e1e:	d422                	sw	s0,40(sp)
80000e20:	1800                	addi	s0,sp,48
80000e22:	fca42e23          	sw	a0,-36(s0)
80000e26:	c04c                	sw	a1,4(s0)
80000e28:	c410                	sw	a2,8(s0)
80000e2a:	c454                	sw	a3,12(s0)
80000e2c:	c818                	sw	a4,16(s0)
80000e2e:	c85c                	sw	a5,20(s0)
80000e30:	01042c23          	sw	a6,24(s0)
80000e34:	01142e23          	sw	a7,28(s0)
    va_list ap;
    signed int result;

    /* Forward call to vprintf */
    va_start(ap, pFormat);
80000e38:	02040793          	addi	a5,s0,32
80000e3c:	fcf42c23          	sw	a5,-40(s0)
80000e40:	fd842783          	lw	a5,-40(s0)
80000e44:	1791                	addi	a5,a5,-28
80000e46:	fef42423          	sw	a5,-24(s0)
    result = vprintf(pFormat, ap);
80000e4a:	fe842783          	lw	a5,-24(s0)
80000e4e:	85be                	mv	a1,a5
80000e50:	fdc42503          	lw	a0,-36(s0)
80000e54:	3791                	jal	80000d98 <vprintf>
80000e56:	fea42623          	sw	a0,-20(s0)
    va_end(ap);

    return result;
80000e5a:	fec42783          	lw	a5,-20(s0)
}
80000e5e:	853e                	mv	a0,a5
80000e60:	50b2                	lw	ra,44(sp)
80000e62:	5422                	lw	s0,40(sp)
80000e64:	6161                	addi	sp,sp,80
80000e66:	8082                	ret

80000e68 <sprintf>:
 *
 * @param pStr     torage string.
 * @param pFormat  Format string.
 */
signed int sprintf(char *pStr, const char *pFormat, ...)
{
80000e68:	715d                	addi	sp,sp,-80
80000e6a:	d606                	sw	ra,44(sp)
80000e6c:	d422                	sw	s0,40(sp)
80000e6e:	1800                	addi	s0,sp,48
80000e70:	fca42e23          	sw	a0,-36(s0)
80000e74:	fcb42c23          	sw	a1,-40(s0)
80000e78:	c410                	sw	a2,8(s0)
80000e7a:	c454                	sw	a3,12(s0)
80000e7c:	c818                	sw	a4,16(s0)
80000e7e:	c85c                	sw	a5,20(s0)
80000e80:	01042c23          	sw	a6,24(s0)
80000e84:	01142e23          	sw	a7,28(s0)
    va_list ap;
    signed int result;

    // Forward call to vsprintf
    va_start(ap, pFormat);
80000e88:	02040793          	addi	a5,s0,32
80000e8c:	fcf42a23          	sw	a5,-44(s0)
80000e90:	fd442783          	lw	a5,-44(s0)
80000e94:	17a1                	addi	a5,a5,-24
80000e96:	fef42423          	sw	a5,-24(s0)
    result = vsprintf(pStr, pFormat, ap);
80000e9a:	fe842783          	lw	a5,-24(s0)
80000e9e:	863e                	mv	a2,a5
80000ea0:	fd842583          	lw	a1,-40(s0)
80000ea4:	fdc42503          	lw	a0,-36(s0)
80000ea8:	3d21                	jal	80000cc0 <vsprintf>
80000eaa:	fea42623          	sw	a0,-20(s0)
    va_end(ap);

    return result;
80000eae:	fec42783          	lw	a5,-20(s0)
}
80000eb2:	853e                	mv	a0,a5
80000eb4:	50b2                	lw	ra,44(sp)
80000eb6:	5422                	lw	s0,40(sp)
80000eb8:	6161                	addi	sp,sp,80
80000eba:	8082                	ret

80000ebc <puts>:
 * @brief  Outputs a string on stdout.
 *
 * @param pStr  String to output.
 */
signed int puts(const char *pStr)
{
80000ebc:	7179                	addi	sp,sp,-48
80000ebe:	d606                	sw	ra,44(sp)
80000ec0:	d422                	sw	s0,40(sp)
80000ec2:	1800                	addi	s0,sp,48
80000ec4:	fca42e23          	sw	a0,-36(s0)
    signed int i = fputs(pStr, stdout);
80000ec8:	8881a783          	lw	a5,-1912(gp) # 40000008 <_impure_ptr>
80000ecc:	479c                	lw	a5,8(a5)
80000ece:	85be                	mv	a1,a5
80000ed0:	fdc42503          	lw	a0,-36(s0)
80000ed4:	20bd                	jal	80000f42 <fputs>
80000ed6:	fea42623          	sw	a0,-20(s0)
    fputc('\n', stdout);
80000eda:	8881a783          	lw	a5,-1912(gp) # 40000008 <_impure_ptr>
80000ede:	479c                	lw	a5,8(a5)
80000ee0:	85be                	mv	a1,a5
80000ee2:	4529                	li	a0,10
80000ee4:	2809                	jal	80000ef6 <fputc>

    return i+1;
80000ee6:	fec42783          	lw	a5,-20(s0)
80000eea:	0785                	addi	a5,a5,1
}
80000eec:	853e                	mv	a0,a5
80000eee:	50b2                	lw	ra,44(sp)
80000ef0:	5422                	lw	s0,40(sp)
80000ef2:	6145                	addi	sp,sp,48
80000ef4:	8082                	ret

80000ef6 <fputc>:
 * @param pStream  Output stream.
 * @param The character written if successful, or -1 if the output stream is
 *        not stdout or stderr.
 */
signed int fputc(signed int c, FILE *pStream)
{
80000ef6:	1101                	addi	sp,sp,-32
80000ef8:	ce06                	sw	ra,28(sp)
80000efa:	cc22                	sw	s0,24(sp)
80000efc:	1000                	addi	s0,sp,32
80000efe:	fea42623          	sw	a0,-20(s0)
80000f02:	feb42423          	sw	a1,-24(s0)
    if ((pStream == stdout) || (pStream == stderr)) {
80000f06:	8881a783          	lw	a5,-1912(gp) # 40000008 <_impure_ptr>
80000f0a:	479c                	lw	a5,8(a5)
80000f0c:	fe842703          	lw	a4,-24(s0)
80000f10:	00f70963          	beq	a4,a5,80000f22 <fputc+0x2c>
80000f14:	8881a783          	lw	a5,-1912(gp) # 40000008 <_impure_ptr>
80000f18:	47dc                	lw	a5,12(a5)
80000f1a:	fe842703          	lw	a4,-24(s0)
80000f1e:	00f71c63          	bne	a4,a5,80000f36 <fputc+0x40>

    	PrintChar(c);
80000f22:	fec42783          	lw	a5,-20(s0)
80000f26:	0ff7f793          	zext.b	a5,a5
80000f2a:	853e                	mv	a0,a5
80000f2c:	e74ff0ef          	jal	ra,800005a0 <PrintChar>

        return c;
80000f30:	fec42783          	lw	a5,-20(s0)
80000f34:	a011                	j	80000f38 <fputc+0x42>
    }
    else {

        return EOF;
80000f36:	57fd                	li	a5,-1
    }
}
80000f38:	853e                	mv	a0,a5
80000f3a:	40f2                	lw	ra,28(sp)
80000f3c:	4462                	lw	s0,24(sp)
80000f3e:	6105                	addi	sp,sp,32
80000f40:	8082                	ret

80000f42 <fputs>:
 *
 * @return  Number of characters written if successful, or -1 if the output
 *          stream is not stdout or stderr.
 */
signed int fputs(const char *pStr, FILE *pStream)
{
80000f42:	7179                	addi	sp,sp,-48
80000f44:	d606                	sw	ra,44(sp)
80000f46:	d422                	sw	s0,40(sp)
80000f48:	1800                	addi	s0,sp,48
80000f4a:	fca42e23          	sw	a0,-36(s0)
80000f4e:	fcb42c23          	sw	a1,-40(s0)
    signed int num = 0;
80000f52:	fe042623          	sw	zero,-20(s0)

    while (*pStr != 0) {
80000f56:	a80d                	j	80000f88 <fputs+0x46>

        if (fputc(*pStr, pStream) == -1) {
80000f58:	fdc42783          	lw	a5,-36(s0)
80000f5c:	0007c783          	lbu	a5,0(a5)
80000f60:	fd842583          	lw	a1,-40(s0)
80000f64:	853e                	mv	a0,a5
80000f66:	3f41                	jal	80000ef6 <fputc>
80000f68:	872a                	mv	a4,a0
80000f6a:	57fd                	li	a5,-1
80000f6c:	00f71463          	bne	a4,a5,80000f74 <fputs+0x32>

            return -1;
80000f70:	57fd                	li	a5,-1
80000f72:	a015                	j	80000f96 <fputs+0x54>
        }
        num++;
80000f74:	fec42783          	lw	a5,-20(s0)
80000f78:	0785                	addi	a5,a5,1
80000f7a:	fef42623          	sw	a5,-20(s0)
        pStr++;
80000f7e:	fdc42783          	lw	a5,-36(s0)
80000f82:	0785                	addi	a5,a5,1
80000f84:	fcf42e23          	sw	a5,-36(s0)
    while (*pStr != 0) {
80000f88:	fdc42783          	lw	a5,-36(s0)
80000f8c:	0007c783          	lbu	a5,0(a5)
80000f90:	f7e1                	bnez	a5,80000f58 <fputs+0x16>
    }

    return num;
80000f92:	fec42783          	lw	a5,-20(s0)
}
80000f96:	853e                	mv	a0,a5
80000f98:	50b2                	lw	ra,44(sp)
80000f9a:	5422                	lw	s0,40(sp)
80000f9c:	6145                	addi	sp,sp,48
80000f9e:	8082                	ret

80000fa0 <retarget_init>:
#include "../Include/retarget.h"
// #include "../Include/system_k1921vg015.h"
#define SystemCoreClock_uart	SystemCoreClock
//-- Functions -----------------------------------------------------------------
void retarget_init()
{
80000fa0:	1101                	addi	sp,sp,-32
80000fa2:	ce22                	sw	s0,28(sp)
80000fa4:	1000                	addi	s0,sp,32
#if defined RETARGET
    uint32_t baud_icoef = HSECLK_VAL / (16 * RETARGET_UART_BAUD);
80000fa6:	47a1                	li	a5,8
80000fa8:	fef42423          	sw	a5,-24(s0)
    uint32_t baud_fcoef = ((HSECLK_VAL / (16.0f * RETARGET_UART_BAUD) - baud_icoef) * 64 + 0.5f);
80000fac:	fe842783          	lw	a5,-24(s0)
80000fb0:	d017f7d3          	fcvt.s.wu	fa5,a5
80000fb4:	800087b7          	lui	a5,0x80008
80000fb8:	ac07a707          	flw	fa4,-1344(a5) # 80007ac0 <__data_source_start+0xfffffcb4>
80000fbc:	08f77753          	fsub.s	fa4,fa4,fa5
80000fc0:	800087b7          	lui	a5,0x80008
80000fc4:	ac47a787          	flw	fa5,-1340(a5) # 80007ac4 <__data_source_start+0xfffffcb8>
80000fc8:	10f77753          	fmul.s	fa4,fa4,fa5
80000fcc:	800087b7          	lui	a5,0x80008
80000fd0:	ac87a787          	flw	fa5,-1336(a5) # 80007ac8 <__data_source_start+0xfffffcbc>
80000fd4:	00f777d3          	fadd.s	fa5,fa4,fa5
80000fd8:	c01797d3          	fcvt.wu.s	a5,fa5,rtz
80000fdc:	fef42623          	sw	a5,-20(s0)

    //  GPIO
    RCU->CGCFGAHB_bit.GPIOAEN = 1;
80000fe0:	3000e7b7          	lui	a5,0x3000e
80000fe4:	0007d703          	lhu	a4,0(a5) # 3000e000 <STACK_SIZE+0x3000d800>
80000fe8:	10076713          	ori	a4,a4,256
80000fec:	00e79023          	sh	a4,0(a5)
    RCU->RSTDISAHB_bit.GPIOAEN = 1;
80000ff0:	3000e7b7          	lui	a5,0x3000e
80000ff4:	0107d703          	lhu	a4,16(a5) # 3000e010 <STACK_SIZE+0x3000d810>
80000ff8:	10076713          	ori	a4,a4,256
80000ffc:	00e79823          	sh	a4,16(a5)
    RCU->RSTDISAPB_bit.UART2EN = 1;
    #elif (RETARGET_UART_NUM == 3)
    RCU->CGCFGAPB_bit.UART3EN = 1;
    RCU->RSTDISAPB_bit.UART3EN = 1;
    #elif (RETARGET_UART_NUM == 4)
    RCU->CGCFGAPB_bit.UART4EN = 1;
80001000:	3000e7b7          	lui	a5,0x3000e
80001004:	4798                	lw	a4,8(a5)
80001006:	40076713          	ori	a4,a4,1024
8000100a:	c798                	sw	a4,8(a5)
    RCU->RSTDISAPB_bit.UART4EN = 1;
8000100c:	3000e7b7          	lui	a5,0x3000e
80001010:	4f98                	lw	a4,24(a5)
80001012:	40076713          	ori	a4,a4,1024
80001016:	cf98                	sw	a4,24(a5)
    } else if (RETARGET_UART_PIN_TX_POS == 3) {
      RETARGET_UART_PORT->ALTFUNCNUM_bit.PIN3 = 1;
    } else if (RETARGET_UART_PIN_TX_POS == 8) {
      RETARGET_UART_PORT->ALTFUNCNUM_bit.PIN8 = 1;
    } else if (RETARGET_UART_PIN_TX_POS == 9) {
      RETARGET_UART_PORT->ALTFUNCNUM_bit.PIN9 = 1;
80001018:	280007b7          	lui	a5,0x28000
8000101c:	5fd4                	lw	a3,60(a5)
8000101e:	fff40737          	lui	a4,0xfff40
80001022:	177d                	addi	a4,a4,-1 # fff3ffff <__data_source_start+0x7ff381f3>
80001024:	8ef9                	and	a3,a3,a4
80001026:	00040737          	lui	a4,0x40
8000102a:	8f55                	or	a4,a4,a3
8000102c:	dfd8                	sw	a4,60(a5)
    if (RETARGET_UART_PIN_RX_POS == 2) {
      RETARGET_UART_PORT->ALTFUNCNUM_bit.PIN2 = 1;
    } else if (RETARGET_UART_PIN_RX_POS == 3) {
      RETARGET_UART_PORT->ALTFUNCNUM_bit.PIN3 = 1;
    } else if (RETARGET_UART_PIN_RX_POS == 8) {
      RETARGET_UART_PORT->ALTFUNCNUM_bit.PIN8 = 1;
8000102e:	280007b7          	lui	a5,0x28000
80001032:	5fd4                	lw	a3,60(a5)
80001034:	fffd0737          	lui	a4,0xfffd0
80001038:	177d                	addi	a4,a4,-1 # fffcffff <__data_source_start+0x7ffc81f3>
8000103a:	8ef9                	and	a3,a3,a4
8000103c:	6741                	lui	a4,0x10
8000103e:	8f55                	or	a4,a4,a3
80001040:	dfd8                	sw	a4,60(a5)
    } else if (RETARGET_UART_PIN_RX_POS == 9) {
      RETARGET_UART_PORT->ALTFUNCNUM_bit.PIN9 = 1;
    }
    
    RETARGET_UART_PORT->ALTFUNCSET = (1 << RETARGET_UART_PIN_TX_POS) | (1 << RETARGET_UART_PIN_RX_POS);
80001042:	280007b7          	lui	a5,0x28000
80001046:	30000713          	li	a4,768
8000104a:	dbd8                	sw	a4,52(a5)

    //  UART0    
    RCU->UARTCLKCFG[RETARGET_UART_NUM].UARTCLKCFG_bit.CLKSEL = RCU_UARTCLKCFG_CLKSEL_HSE;
8000104c:	3000e7b7          	lui	a5,0x3000e
80001050:	0807a683          	lw	a3,128(a5) # 3000e080 <STACK_SIZE+0x3000d880>
80001054:	fffd0737          	lui	a4,0xfffd0
80001058:	177d                	addi	a4,a4,-1 # fffcffff <__data_source_start+0x7ffc81f3>
8000105a:	8ef9                	and	a3,a3,a4
8000105c:	6741                	lui	a4,0x10
8000105e:	8f55                	or	a4,a4,a3
80001060:	08e7a023          	sw	a4,128(a5)
    RCU->UARTCLKCFG[RETARGET_UART_NUM].UARTCLKCFG_bit.DIVEN = 0;
80001064:	3000e7b7          	lui	a5,0x3000e
80001068:	0807a683          	lw	a3,128(a5) # 3000e080 <STACK_SIZE+0x3000d880>
8000106c:	fff00737          	lui	a4,0xfff00
80001070:	177d                	addi	a4,a4,-1 # ffefffff <__data_source_start+0x7fef81f3>
80001072:	8f75                	and	a4,a4,a3
80001074:	08e7a023          	sw	a4,128(a5)
    RCU->UARTCLKCFG[RETARGET_UART_NUM].UARTCLKCFG_bit.RSTDIS = 1;
80001078:	3000e7b7          	lui	a5,0x3000e
8000107c:	0807a703          	lw	a4,128(a5) # 3000e080 <STACK_SIZE+0x3000d880>
80001080:	10076713          	ori	a4,a4,256
80001084:	08e7a023          	sw	a4,128(a5)
    RCU->UARTCLKCFG[RETARGET_UART_NUM].UARTCLKCFG_bit.CLKEN = 1;
80001088:	3000e7b7          	lui	a5,0x3000e
8000108c:	0807a703          	lw	a4,128(a5) # 3000e080 <STACK_SIZE+0x3000d880>
80001090:	00176713          	ori	a4,a4,1
80001094:	08e7a023          	sw	a4,128(a5)

    RETARGET_UART->IBRD = baud_icoef;
80001098:	3000a7b7          	lui	a5,0x3000a
8000109c:	fe842703          	lw	a4,-24(s0)
800010a0:	d3d8                	sw	a4,36(a5)
    RETARGET_UART->FBRD = baud_fcoef;
800010a2:	3000a7b7          	lui	a5,0x3000a
800010a6:	fec42703          	lw	a4,-20(s0)
800010aa:	d798                	sw	a4,40(a5)
    RETARGET_UART->LCRH = UART_LCRH_FEN_Msk | (3 << UART_LCRH_WLEN_Pos);
800010ac:	3000a7b7          	lui	a5,0x3000a
800010b0:	07000713          	li	a4,112
800010b4:	d7d8                	sw	a4,44(a5)
    RETARGET_UART->IFLS = 0;  //   
800010b6:	3000a7b7          	lui	a5,0x3000a
800010ba:	0207aa23          	sw	zero,52(a5) # 3000a034 <STACK_SIZE+0x30009834>
    RETARGET_UART->CR = UART_CR_TXE_Msk | UART_CR_RXE_Msk | UART_CR_UARTEN_Msk;
800010be:	3000a7b7          	lui	a5,0x3000a
800010c2:	30100713          	li	a4,769
800010c6:	db98                	sw	a4,48(a5)
#endif //RETARGET
}
800010c8:	0001                	nop
800010ca:	4472                	lw	s0,28(sp)
800010cc:	6105                	addi	sp,sp,32
800010ce:	8082                	ret

800010d0 <retarget_get_char>:

int retarget_get_char()
{
800010d0:	1141                	addi	sp,sp,-16
800010d2:	c622                	sw	s0,12(sp)
800010d4:	0800                	addi	s0,sp,16
#if defined RETARGET
    while (RETARGET_UART->FR_bit.RXFE) {
800010d6:	0001                	nop
800010d8:	3000a7b7          	lui	a5,0x3000a
800010dc:	4f9c                	lw	a5,24(a5)
800010de:	8391                	srli	a5,a5,0x4
800010e0:	8b85                	andi	a5,a5,1
800010e2:	0ff7f793          	zext.b	a5,a5
800010e6:	fbed                	bnez	a5,800010d8 <retarget_get_char+0x8>
    };
    return (int)RETARGET_UART->DR_bit.DATA;
800010e8:	3000a7b7          	lui	a5,0x3000a
800010ec:	0007c783          	lbu	a5,0(a5) # 3000a000 <STACK_SIZE+0x30009800>
800010f0:	0ff7f793          	zext.b	a5,a5
#endif //RETARGET
    return -1;
}
800010f4:	853e                	mv	a0,a5
800010f6:	4432                	lw	s0,12(sp)
800010f8:	0141                	addi	sp,sp,16
800010fa:	8082                	ret

800010fc <retarget_put_char>:

int retarget_put_char(int ch)
{
800010fc:	1101                	addi	sp,sp,-32
800010fe:	ce22                	sw	s0,28(sp)
80001100:	1000                	addi	s0,sp,32
80001102:	fea42623          	sw	a0,-20(s0)
#if defined RETARGET
    while (RETARGET_UART->FR_bit.BUSY) {
80001106:	0001                	nop
80001108:	3000a7b7          	lui	a5,0x3000a
8000110c:	4f9c                	lw	a5,24(a5)
8000110e:	838d                	srli	a5,a5,0x3
80001110:	8b85                	andi	a5,a5,1
80001112:	0ff7f793          	zext.b	a5,a5
80001116:	fbed                	bnez	a5,80001108 <retarget_put_char+0xc>
    };
    RETARGET_UART->DR = ch;
80001118:	3000a7b7          	lui	a5,0x3000a
8000111c:	fec42703          	lw	a4,-20(s0)
80001120:	c398                	sw	a4,0(a5)
#endif //RETARGET
    return 0;
80001122:	4781                	li	a5,0
}
80001124:	853e                	mv	a0,a5
80001126:	4472                	lw	s0,28(sp)
80001128:	6105                	addi	sp,sp,32
8000112a:	8082                	ret

8000112c <SystemCoreClockUpdate>:
uint32_t SystemPll1Clock; // System PLL1Clock Frequency
uint32_t USBClock; 		  // USB Clock Frequency (USB PLL Clock)

//-- Functions -----------------------------------------------------------------
void SystemCoreClockUpdate(void)
{
8000112c:	7139                	addi	sp,sp,-64
8000112e:	de22                	sw	s0,60(sp)
80001130:	0080                	addi	s0,sp,64
    uint32_t current_sysclk;
    uint32_t pll_refclk, pll_refdiv, pll_frac, pll_fbdiv, pll_pd0a, pll_pd0b, pll_pd1a, pll_pd1b = 1;
80001132:	4785                	li	a5,1
80001134:	fef42423          	sw	a5,-24(s0)
    current_sysclk = RCU->CLKSTAT_bit.SRC;
80001138:	3000e7b7          	lui	a5,0x3000e
8000113c:	5fdc                	lw	a5,60(a5)
8000113e:	8b8d                	andi	a5,a5,3
80001140:	0ff7f793          	zext.b	a5,a5
80001144:	fef42223          	sw	a5,-28(s0)
  	pll_refclk = HSECLK_VAL;
80001148:	00f427b7          	lui	a5,0xf42
8000114c:	40078793          	addi	a5,a5,1024 # f42400 <STACK_SIZE+0xf41c00>
80001150:	fef42023          	sw	a5,-32(s0)
   	pll_fbdiv = RCU->PLLSYSCFG2_bit.FBDIV;
80001154:	3000e7b7          	lui	a5,0x3000e
80001158:	4fbc                	lw	a5,88(a5)
8000115a:	873e                	mv	a4,a5
8000115c:	6785                	lui	a5,0x1
8000115e:	17fd                	addi	a5,a5,-1 # fff <STACK_SIZE+0x7ff>
80001160:	8ff9                	and	a5,a5,a4
80001162:	07c2                	slli	a5,a5,0x10
80001164:	83c1                	srli	a5,a5,0x10
80001166:	fcf42e23          	sw	a5,-36(s0)
   	pll_refdiv = RCU->PLLSYSCFG0_bit.REFDIV;
8000116a:	3000e7b7          	lui	a5,0x3000e
8000116e:	4bbc                	lw	a5,80(a5)
80001170:	839d                	srli	a5,a5,0x7
80001172:	03f7f793          	andi	a5,a5,63
80001176:	0ff7f793          	zext.b	a5,a5
8000117a:	fcf42c23          	sw	a5,-40(s0)
   	pll_pd0a = RCU->PLLSYSCFG0_bit.PD0A;
8000117e:	3000e7b7          	lui	a5,0x3000e
80001182:	4bbc                	lw	a5,80(a5)
80001184:	83b5                	srli	a5,a5,0xd
80001186:	8b9d                	andi	a5,a5,7
80001188:	0ff7f793          	zext.b	a5,a5
8000118c:	fcf42a23          	sw	a5,-44(s0)
   	pll_pd0b = RCU->PLLSYSCFG0_bit.PD0B;
80001190:	3000e7b7          	lui	a5,0x3000e
80001194:	4bbc                	lw	a5,80(a5)
80001196:	83c1                	srli	a5,a5,0x10
80001198:	03f7f793          	andi	a5,a5,63
8000119c:	0ff7f793          	zext.b	a5,a5
800011a0:	fcf42823          	sw	a5,-48(s0)
   	pll_pd1a = RCU->PLLSYSCFG0_bit.PD1A;
800011a4:	3000e7b7          	lui	a5,0x3000e
800011a8:	4bbc                	lw	a5,80(a5)
800011aa:	83d9                	srli	a5,a5,0x16
800011ac:	8b9d                	andi	a5,a5,7
800011ae:	0ff7f793          	zext.b	a5,a5
800011b2:	fcf42623          	sw	a5,-52(s0)
   	pll_pd1b = RCU->PLLSYSCFG0_bit.PD1B;
800011b6:	3000e7b7          	lui	a5,0x3000e
800011ba:	4bbc                	lw	a5,80(a5)
800011bc:	83e5                	srli	a5,a5,0x19
800011be:	03f7f793          	andi	a5,a5,63
800011c2:	0ff7f793          	zext.b	a5,a5
800011c6:	fef42423          	sw	a5,-24(s0)
   	if (RCU->PLLSYSCFG0_bit.DSMEN) pll_frac = RCU->PLLSYSCFG1_bit.FRAC;
800011ca:	3000e7b7          	lui	a5,0x3000e
800011ce:	4bbc                	lw	a5,80(a5)
800011d0:	8391                	srli	a5,a5,0x4
800011d2:	8b85                	andi	a5,a5,1
800011d4:	0ff7f793          	zext.b	a5,a5
800011d8:	cb99                	beqz	a5,800011ee <SystemCoreClockUpdate+0xc2>
800011da:	3000e7b7          	lui	a5,0x3000e
800011de:	4bf8                	lw	a4,84(a5)
800011e0:	010007b7          	lui	a5,0x1000
800011e4:	17fd                	addi	a5,a5,-1 # ffffff <STACK_SIZE+0xfff7ff>
800011e6:	8ff9                	and	a5,a5,a4
800011e8:	fef42623          	sw	a5,-20(s0)
800011ec:	a019                	j	800011f2 <SystemCoreClockUpdate+0xc6>
   	else pll_frac = 0;
800011ee:	fe042623          	sw	zero,-20(s0)

   	SystemPll0Clock = (pll_refclk * (pll_fbdiv+pll_frac/(1 << 24))) / (pll_refdiv * (1+pll_pd0a) * (1+pll_pd0b));
800011f2:	fec42783          	lw	a5,-20(s0)
800011f6:	0187d713          	srli	a4,a5,0x18
800011fa:	fdc42783          	lw	a5,-36(s0)
800011fe:	973e                	add	a4,a4,a5
80001200:	fe042783          	lw	a5,-32(s0)
80001204:	02f70733          	mul	a4,a4,a5
80001208:	fd442783          	lw	a5,-44(s0)
8000120c:	00178693          	addi	a3,a5,1
80001210:	fd842783          	lw	a5,-40(s0)
80001214:	02f686b3          	mul	a3,a3,a5
80001218:	fd042783          	lw	a5,-48(s0)
8000121c:	0785                	addi	a5,a5,1
8000121e:	02f687b3          	mul	a5,a3,a5
80001222:	02f75733          	divu	a4,a4,a5
80001226:	e0e1ae23          	sw	a4,-484(gp) # 4000059c <SystemPll0Clock>
   	SystemPll1Clock = (pll_refclk * (pll_fbdiv+pll_frac/(1 << 24))) / (pll_refdiv * (1+pll_pd1a) * (1+pll_pd1b));
8000122a:	fec42783          	lw	a5,-20(s0)
8000122e:	0187d713          	srli	a4,a5,0x18
80001232:	fdc42783          	lw	a5,-36(s0)
80001236:	973e                	add	a4,a4,a5
80001238:	fe042783          	lw	a5,-32(s0)
8000123c:	02f70733          	mul	a4,a4,a5
80001240:	fcc42783          	lw	a5,-52(s0)
80001244:	00178693          	addi	a3,a5,1
80001248:	fd842783          	lw	a5,-40(s0)
8000124c:	02f686b3          	mul	a3,a3,a5
80001250:	fe842783          	lw	a5,-24(s0)
80001254:	0785                	addi	a5,a5,1
80001256:	02f687b3          	mul	a5,a3,a5
8000125a:	02f75733          	divu	a4,a4,a5
8000125e:	e2e1a023          	sw	a4,-480(gp) # 400005a0 <SystemPll1Clock>
    switch (current_sysclk) {
80001262:	fe442703          	lw	a4,-28(s0)
80001266:	478d                	li	a5,3
80001268:	04f70d63          	beq	a4,a5,800012c2 <SystemCoreClockUpdate+0x196>
8000126c:	fe442703          	lw	a4,-28(s0)
80001270:	478d                	li	a5,3
80001272:	04e7ec63          	bltu	a5,a4,800012ca <SystemCoreClockUpdate+0x19e>
80001276:	fe442703          	lw	a4,-28(s0)
8000127a:	4789                	li	a5,2
8000127c:	02f70e63          	beq	a4,a5,800012b8 <SystemCoreClockUpdate+0x18c>
80001280:	fe442703          	lw	a4,-28(s0)
80001284:	4789                	li	a5,2
80001286:	04e7e263          	bltu	a5,a4,800012ca <SystemCoreClockUpdate+0x19e>
8000128a:	fe442783          	lw	a5,-28(s0)
8000128e:	c799                	beqz	a5,8000129c <SystemCoreClockUpdate+0x170>
80001290:	fe442703          	lw	a4,-28(s0)
80001294:	4785                	li	a5,1
80001296:	00f70a63          	beq	a4,a5,800012aa <SystemCoreClockUpdate+0x17e>
    case RCU_CLKSTAT_SRC_LSICLK:
    	SystemCoreClock = LSICLK_VAL;
        break;
    }

}
8000129a:	a805                	j	800012ca <SystemCoreClockUpdate+0x19e>
        SystemCoreClock = HSICLK_VAL;
8000129c:	000f4737          	lui	a4,0xf4
800012a0:	24070713          	addi	a4,a4,576 # f4240 <STACK_SIZE+0xf3a40>
800012a4:	e0e1ac23          	sw	a4,-488(gp) # 40000598 <SystemCoreClock>
        break;
800012a8:	a00d                	j	800012ca <SystemCoreClockUpdate+0x19e>
        SystemCoreClock = HSECLK_VAL;
800012aa:	00f42737          	lui	a4,0xf42
800012ae:	40070713          	addi	a4,a4,1024 # f42400 <STACK_SIZE+0xf41c00>
800012b2:	e0e1ac23          	sw	a4,-488(gp) # 40000598 <SystemCoreClock>
        break;
800012b6:	a811                	j	800012ca <SystemCoreClockUpdate+0x19e>
    	SystemCoreClock = SystemPll0Clock;
800012b8:	e1c1a703          	lw	a4,-484(gp) # 4000059c <SystemPll0Clock>
800012bc:	e0e1ac23          	sw	a4,-488(gp) # 40000598 <SystemCoreClock>
    	break;
800012c0:	a029                	j	800012ca <SystemCoreClockUpdate+0x19e>
    	SystemCoreClock = LSICLK_VAL;
800012c2:	6721                	lui	a4,0x8
800012c4:	e0e1ac23          	sw	a4,-488(gp) # 40000598 <SystemCoreClock>
        break;
800012c8:	0001                	nop
}
800012ca:	0001                	nop
800012cc:	5472                	lw	s0,60(sp)
800012ce:	6121                	addi	sp,sp,64
800012d0:	8082                	ret

800012d2 <ClkInit>:

void ClkInit()
{
800012d2:	1101                	addi	sp,sp,-32
800012d4:	ce22                	sw	s0,28(sp)
800012d6:	1000                	addi	s0,sp,32
    uint32_t timeout_counter = 0;
800012d8:	fe042623          	sw	zero,-20(s0)
    uint32_t sysclk_source;

    //clockout control
    #ifndef CKO_NONE
        //C7 clockout
        RCU->CGCFGAHB_bit.GPIOCEN = 1;
800012dc:	3000e7b7          	lui	a5,0x3000e
800012e0:	0007d703          	lhu	a4,0(a5) # 3000e000 <STACK_SIZE+0x3000d800>
800012e4:	40076713          	ori	a4,a4,1024
800012e8:	00e79023          	sh	a4,0(a5)
        RCU->RSTDISAHB_bit.GPIOCEN = 1;
800012ec:	3000e7b7          	lui	a5,0x3000e
800012f0:	0107d703          	lhu	a4,16(a5) # 3000e010 <STACK_SIZE+0x3000d810>
800012f4:	40076713          	ori	a4,a4,1024
800012f8:	00e79823          	sh	a4,16(a5)
        GPIOC->ALTFUNCNUM_bit.PIN7 = 3;
800012fc:	280027b7          	lui	a5,0x28002
80001300:	5fd4                	lw	a3,60(a5)
80001302:	6731                	lui	a4,0xc
80001304:	8f55                	or	a4,a4,a3
80001306:	dfd8                	sw	a4,60(a5)
        GPIOC->ALTFUNCSET_bit.PIN7 = 1;
80001308:	280027b7          	lui	a5,0x28002
8000130c:	0347d703          	lhu	a4,52(a5) # 28002034 <STACK_SIZE+0x28001834>
80001310:	08076713          	ori	a4,a4,128
80001314:	02e79a23          	sh	a4,52(a5)
        RCU->CLKOUTCFG = (RCU_CLKOUTCFG_CLKSEL_HSE << RCU_CLKOUTCFG_CLKSEL_Pos) |
				  	  	  (1 << RCU_CLKOUTCFG_DIVN_Pos) |
						  (0 << RCU_CLKOUTCFG_DIVEN_Pos) |
						  RCU_CLKOUTCFG_RSTDIS_Msk | RCU_CLKOUTCFG_CLKEN_Msk; //CKO = HSECLK
    #elif defined CKO_PLL0
        RCU->CLKOUTCFG = (RCU_CLKOUTCFG_CLKSEL_PLL0 << RCU_CLKOUTCFG_CLKSEL_Pos) |
80001318:	3000e7b7          	lui	a5,0x3000e
8000131c:	6745                	lui	a4,0x11
8000131e:	12170713          	addi	a4,a4,289 # 11121 <STACK_SIZE+0x10921>
80001322:	0ae7ae23          	sw	a4,188(a5) # 3000e0bc <STACK_SIZE+0x3000d8bc>
	RCU->PLLSYSCFG1 = 0;          //FRAC = 0					 
	RCU->PLLSYSCFG2 = 100;         //FBDIV
#elif (HSECLK_VAL == 16000000)
// Fout0 = 50 000 000 Hz
// Fout1 = 12 500 000 Hz
	RCU->PLLSYSCFG0 =( 7 << RCU_PLLSYSCFG0_PD1B_Pos) |  //PD1B
80001326:	3000e7b7          	lui	a5,0x3000e
8000132a:	0fc16737          	lui	a4,0xfc16
8000132e:	10770713          	addi	a4,a4,263 # fc16107 <STACK_SIZE+0xfc15907>
80001332:	cbb8                	sw	a4,80(a5)
					 ( 0 << RCU_PLLSYSCFG0_FOUTEN_Pos)    |  //fouten
					 ( 0 << RCU_PLLSYSCFG0_DSMEN_Pos)     |  //dsmen
					 ( 0 << RCU_PLLSYSCFG0_DACEN_Pos)     |  //dacen
					 ( 3 << RCU_PLLSYSCFG0_BYP_Pos)       |  //bypass
					 ( 1 << RCU_PLLSYSCFG0_PLLEN_Pos);       //en
	RCU->PLLSYSCFG1 = 0;          //FRAC = 0					 
80001334:	3000e7b7          	lui	a5,0x3000e
80001338:	0407aa23          	sw	zero,84(a5) # 3000e054 <STACK_SIZE+0x3000d854>
	RCU->PLLSYSCFG2 = 50;         //FBDIV
8000133c:	3000e7b7          	lui	a5,0x3000e
80001340:	03200713          	li	a4,50
80001344:	cfb8                	sw	a4,88(a5)
	RCU->PLLSYSCFG1 = 0;          //FRAC = 0					 
	RCU->PLLSYSCFG2 = 65;         //FBDIV
#else
#error "Please define HSECLK_VAL with correct values!"
#endif
	RCU->PLLSYSCFG0_bit.FOUTEN = 1; 	// Fout0 Enable
80001346:	3000e7b7          	lui	a5,0x3000e
8000134a:	4bb8                	lw	a4,80(a5)
8000134c:	f9f77713          	andi	a4,a4,-97
80001350:	02076713          	ori	a4,a4,32
80001354:	cbb8                	sw	a4,80(a5)
	timeout_counter = 1000;
80001356:	3e800793          	li	a5,1000
8000135a:	fef42623          	sw	a5,-20(s0)
	while(timeout_counter) timeout_counter--;
8000135e:	a031                	j	8000136a <ClkInit+0x98>
80001360:	fec42783          	lw	a5,-20(s0)
80001364:	17fd                	addi	a5,a5,-1 # 3000dfff <STACK_SIZE+0x3000d7ff>
80001366:	fef42623          	sw	a5,-20(s0)
8000136a:	fec42783          	lw	a5,-20(s0)
8000136e:	fbed                	bnez	a5,80001360 <ClkInit+0x8e>
	while((RCU->PLLSYSSTAT_bit.LOCK) != 1)
80001370:	0001                	nop
80001372:	3000e7b7          	lui	a5,0x3000e
80001376:	53bc                	lw	a5,96(a5)
80001378:	8b85                	andi	a5,a5,1
8000137a:	0ff7f713          	zext.b	a4,a5
8000137e:	4785                	li	a5,1
80001380:	fef719e3          	bne	a4,a5,80001372 <ClkInit+0xa0>
	{}; 								// wait lock signal
	RCU->PLLSYSCFG0_bit.BYP = 2; 		// Bypass for Fout1
80001384:	3000e7b7          	lui	a5,0x3000e
80001388:	4bb8                	lw	a4,80(a5)
8000138a:	9b65                	andi	a4,a4,-7
8000138c:	00476713          	ori	a4,a4,4
80001390:	cbb8                	sw	a4,80(a5)
	//select PLL as source system clock
	sysclk_source = RCU_SYSCLKCFG_SRC_SYSPLL0CLK;
80001392:	4789                	li	a5,2
80001394:	fef42423          	sw	a5,-24(s0)
    // FLASH control settings
    FLASH->CTRL_bit.LAT = 3;
80001398:	3000d7b7          	lui	a5,0x3000d
8000139c:	47f4                	lw	a3,76(a5)
8000139e:	fff10737          	lui	a4,0xfff10
800013a2:	177d                	addi	a4,a4,-1 # fff0ffff <__data_source_start+0x7ff081f3>
800013a4:	8ef9                	and	a3,a3,a4
800013a6:	00030737          	lui	a4,0x30
800013aa:	8f55                	or	a4,a4,a3
800013ac:	c7f8                	sw	a4,76(a5)
    FLASH->CTRL_bit.CEN = 1;
800013ae:	3000d7b7          	lui	a5,0x3000d
800013b2:	47f8                	lw	a4,76(a5)
800013b4:	00276713          	ori	a4,a4,2
800013b8:	c7f8                	sw	a4,76(a5)
#else
#error "Please define SYSCLK source (SYSCLK_PLL | SYSCLK_HSE | SYSCLK_HSI | SYSCLK_LSI)!"
#endif

    //switch sysclk
    RCU->SYSCLKCFG = (sysclk_source << RCU_SYSCLKCFG_SRC_Pos);
800013ba:	3000e7b7          	lui	a5,0x3000e
800013be:	fe842703          	lw	a4,-24(s0)
800013c2:	db98                	sw	a4,48(a5)
    // Wait switching done
    timeout_counter = 0;
800013c4:	fe042623          	sw	zero,-20(s0)
    while ((RCU->CLKSTAT_bit.SRC != RCU->SYSCLKCFG_bit.SRC) && (timeout_counter < 100)) //SYSCLK_SWITCH_TIMEOUT))
800013c8:	a031                	j	800013d4 <ClkInit+0x102>
        timeout_counter++;
800013ca:	fec42783          	lw	a5,-20(s0)
800013ce:	0785                	addi	a5,a5,1 # 3000e001 <STACK_SIZE+0x3000d801>
800013d0:	fef42623          	sw	a5,-20(s0)
    while ((RCU->CLKSTAT_bit.SRC != RCU->SYSCLKCFG_bit.SRC) && (timeout_counter < 100)) //SYSCLK_SWITCH_TIMEOUT))
800013d4:	3000e7b7          	lui	a5,0x3000e
800013d8:	5fdc                	lw	a5,60(a5)
800013da:	8b8d                	andi	a5,a5,3
800013dc:	0ff7f713          	zext.b	a4,a5
800013e0:	3000e7b7          	lui	a5,0x3000e
800013e4:	5b9c                	lw	a5,48(a5)
800013e6:	8b8d                	andi	a5,a5,3
800013e8:	0ff7f793          	zext.b	a5,a5
800013ec:	00f70863          	beq	a4,a5,800013fc <ClkInit+0x12a>
800013f0:	fec42703          	lw	a4,-20(s0)
800013f4:	06300793          	li	a5,99
800013f8:	fce7f9e3          	bgeu	a5,a4,800013ca <ClkInit+0xf8>
/*    if (timeout_counter == SYSCLK_SWITCH_TIMEOUT) //SYSCLK failed to switch
        while (1) {
        };*/

}
800013fc:	0001                	nop
800013fe:	4472                	lw	s0,28(sp)
80001400:	6105                	addi	sp,sp,32
80001402:	8082                	ret

80001404 <InterruptEnable>:

void InterruptEnable()
{
80001404:	1101                	addi	sp,sp,-32
80001406:	ce06                	sw	ra,28(sp)
80001408:	cc22                	sw	s0,24(sp)
8000140a:	1000                	addi	s0,sp,32
	//allow all interrupts in machine mode
	PLIC_SetThreshold (Plic_Mach_Target, 0); //allow all interrupts in machine mode
8000140c:	4581                	li	a1,0
8000140e:	4501                	li	a0,0
80001410:	8b6ff0ef          	jal	ra,800004c6 <PLIC_SetThreshold>
    // disable timer interrupt
//    clear_csr(mie, MIE_MTIMER);
    // enable machine external interrupt
    set_csr(mie, MIE_MEXTERNAL);
80001414:	6785                	lui	a5,0x1
80001416:	80078793          	addi	a5,a5,-2048 # 800 <STACK_SIZE>
8000141a:	fef42623          	sw	a5,-20(s0)
8000141e:	fec42783          	lw	a5,-20(s0)
80001422:	3047a7f3          	csrrs	a5,mie,a5
80001426:	fef42623          	sw	a5,-20(s0)
    // enable global interrupts
    set_csr(mstatus, MSTATUS_MIE);
8000142a:	47a1                	li	a5,8
8000142c:	fef42423          	sw	a5,-24(s0)
80001430:	fe842783          	lw	a5,-24(s0)
80001434:	3007a7f3          	csrrs	a5,mstatus,a5
80001438:	fef42423          	sw	a5,-24(s0)
}
8000143c:	0001                	nop
8000143e:	40f2                	lw	ra,28(sp)
80001440:	4462                	lw	s0,24(sp)
80001442:	6105                	addi	sp,sp,32
80001444:	8082                	ret

80001446 <SystemInit>:

void SystemInit(void)
{
80001446:	1141                	addi	sp,sp,-16
80001448:	c606                	sw	ra,12(sp)
8000144a:	c422                	sw	s0,8(sp)
8000144c:	0800                	addi	s0,sp,16
//	clear_csr(mie, MIE_MTIMER);
	// enable machine external interrupt
//	set_csr(mie, MIE_MEXTERNAL);
	// enable global interrupts
//	set_csr(mstatus, MSTATUS_MIE);
	ClkInit();
8000144e:	3551                	jal	800012d2 <ClkInit>
}
80001450:	0001                	nop
80001452:	40b2                	lw	ra,12(sp)
80001454:	4422                	lw	s0,8(sp)
80001456:	0141                	addi	sp,sp,16
80001458:	8082                	ret

8000145a <TMR32_SetMode>:
  * @brief     
  * @param   mode  
  * @retval  void
  */
__STATIC_INLINE void TMR32_SetMode(TMR32_Mode_TypeDef mode)
{
8000145a:	1101                	addi	sp,sp,-32
8000145c:	ce22                	sw	s0,28(sp)
8000145e:	1000                	addi	s0,sp,32
80001460:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_TMR32_MODE(mode));

    MODIFY_REG(TMR32->CTRL, TMR32_CTRL_MODE_Msk, (uint32_t) mode << TMR32_CTRL_MODE_Pos);
80001464:	300007b7          	lui	a5,0x30000
80001468:	439c                	lw	a5,0(a5)
8000146a:	fcf7f693          	andi	a3,a5,-49
8000146e:	fec42783          	lw	a5,-20(s0)
80001472:	00479713          	slli	a4,a5,0x4
80001476:	300007b7          	lui	a5,0x30000
8000147a:	8f55                	or	a4,a4,a3
8000147c:	c398                	sw	a4,0(a5)
}
8000147e:	0001                	nop
80001480:	4472                	lw	s0,28(sp)
80001482:	6105                	addi	sp,sp,32
80001484:	8082                	ret

80001486 <TMR32_SetDivider>:
  * @brief       
  * @param   div  
  * @retval  void
  */
__STATIC_INLINE void TMR32_SetDivider(TMR32_Div_TypeDef div)
{
80001486:	1101                	addi	sp,sp,-32
80001488:	ce22                	sw	s0,28(sp)
8000148a:	1000                	addi	s0,sp,32
8000148c:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_TMR32_DIV(div));

    MODIFY_REG(TMR32->CTRL, TMR32_CTRL_DIV_Msk, (uint32_t) div << TMR32_CTRL_DIV_Pos);
80001490:	300007b7          	lui	a5,0x30000
80001494:	439c                	lw	a5,0(a5)
80001496:	f3f7f693          	andi	a3,a5,-193
8000149a:	fec42783          	lw	a5,-20(s0)
8000149e:	00679713          	slli	a4,a5,0x6
800014a2:	300007b7          	lui	a5,0x30000
800014a6:	8f55                	or	a4,a4,a3
800014a8:	c398                	sw	a4,0(a5)
}
800014aa:	0001                	nop
800014ac:	4472                	lw	s0,28(sp)
800014ae:	6105                	addi	sp,sp,32
800014b0:	8082                	ret

800014b2 <TMR32_SetClksel>:
  * @brief      
  * @param   sel  
  * @retval  void
  */
__STATIC_INLINE void TMR32_SetClksel(TMR32_Clksel_TypeDef sel)
{
800014b2:	1101                	addi	sp,sp,-32
800014b4:	ce22                	sw	s0,28(sp)
800014b6:	1000                	addi	s0,sp,32
800014b8:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_TMR32_CLKSEL(sel));

    MODIFY_REG(TMR32->CTRL, TMR32_CTRL_CLKSEL_Msk, (uint32_t) sel << TMR32_CTRL_CLKSEL_Pos);
800014bc:	300007b7          	lui	a5,0x30000
800014c0:	439c                	lw	a5,0(a5)
800014c2:	eff7f693          	andi	a3,a5,-257
800014c6:	fec42783          	lw	a5,-20(s0)
800014ca:	00879713          	slli	a4,a5,0x8
800014ce:	300007b7          	lui	a5,0x30000
800014d2:	8f55                	or	a4,a4,a3
800014d4:	c398                	sw	a4,0(a5)
}
800014d6:	0001                	nop
800014d8:	4472                	lw	s0,28(sp)
800014da:	6105                	addi	sp,sp,32
800014dc:	8082                	ret

800014de <TMR32_SetCounter>:
  * @brief     
  * @param   CountVal   
  * @retval  void
  */
__STATIC_INLINE void TMR32_SetCounter(uint32_t CountVal)
{
800014de:	1101                	addi	sp,sp,-32
800014e0:	ce22                	sw	s0,28(sp)
800014e2:	1000                	addi	s0,sp,32
800014e4:	fea42623          	sw	a0,-20(s0)
    WRITE_REG(TMR32->COUNT, CountVal);
800014e8:	300007b7          	lui	a5,0x30000
800014ec:	fec42703          	lw	a4,-20(s0)
800014f0:	c3d8                	sw	a4,4(a5)
}
800014f2:	0001                	nop
800014f4:	4472                	lw	s0,28(sp)
800014f6:	6105                	addi	sp,sp,32
800014f8:	8082                	ret

800014fa <TMR32_ITCmd>:
  * @param   it     @ref TMR32_IT_TypeDef
  * @param   state     
  * @retval  void
  */
__STATIC_INLINE void TMR32_ITCmd(TMR32_IT_TypeDef it, FunctionalState state)
{
800014fa:	1101                	addi	sp,sp,-32
800014fc:	ce22                	sw	s0,28(sp)
800014fe:	1000                	addi	s0,sp,32
80001500:	fea42623          	sw	a0,-20(s0)
80001504:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_TMR32_IT(it));
    assert_param(IS_FUNCTIONAL_STATE(state));

    MODIFY_REG(TMR32->IM, it, (uint32_t) state * (uint32_t) it);
80001508:	300007b7          	lui	a5,0x30000
8000150c:	4798                	lw	a4,8(a5)
8000150e:	fec42783          	lw	a5,-20(s0)
80001512:	fff7c793          	not	a5,a5
80001516:	00f776b3          	and	a3,a4,a5
8000151a:	fe842703          	lw	a4,-24(s0)
8000151e:	fec42783          	lw	a5,-20(s0)
80001522:	02f70733          	mul	a4,a4,a5
80001526:	300007b7          	lui	a5,0x30000
8000152a:	8f55                	or	a4,a4,a3
8000152c:	c798                	sw	a4,8(a5)
}
8000152e:	0001                	nop
80001530:	4472                	lw	s0,28(sp)
80001532:	6105                	addi	sp,sp,32
80001534:	8082                	ret

80001536 <TMR32_ITClear>:
  * @brief    
  * @param   it     @ref TMR32_IT_TypeDef
  * @retval  void
  */
__STATIC_INLINE void TMR32_ITClear(TMR32_IT_TypeDef it)
{
80001536:	1101                	addi	sp,sp,-32
80001538:	ce22                	sw	s0,28(sp)
8000153a:	1000                	addi	s0,sp,32
8000153c:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_TMR32_IT(it));

    SET_BIT(TMR32->IC, it);
80001540:	300007b7          	lui	a5,0x30000
80001544:	4bd4                	lw	a3,20(a5)
80001546:	300007b7          	lui	a5,0x30000
8000154a:	fec42703          	lw	a4,-20(s0)
8000154e:	8f55                	or	a4,a4,a3
80001550:	cbd8                	sw	a4,20(a5)
}
80001552:	0001                	nop
80001554:	4472                	lw	s0,28(sp)
80001556:	6105                	addi	sp,sp,32
80001558:	8082                	ret

8000155a <TMR32_CAPCOM_SetComparator>:
  * @param   capcomx   capcom @ref TMR32_CAPCOM_Num_TypeDef.
  * @param   CapComVal    
  * @retval  void
  */
__STATIC_INLINE void TMR32_CAPCOM_SetComparator(TMR32_CAPCOM_Num_TypeDef capcomx, uint32_t capcomVal)
{
8000155a:	1101                	addi	sp,sp,-32
8000155c:	ce22                	sw	s0,28(sp)
8000155e:	1000                	addi	s0,sp,32
80001560:	fea42623          	sw	a0,-20(s0)
80001564:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_TMR32_CAPCOM(capcomx));

    WRITE_REG(TMR32->CAPCOM[capcomx].VAL, capcomVal);
80001568:	30000737          	lui	a4,0x30000
8000156c:	fec42783          	lw	a5,-20(s0)
80001570:	0789                	addi	a5,a5,2 # 30000002 <STACK_SIZE+0x2ffff802>
80001572:	078e                	slli	a5,a5,0x3
80001574:	97ba                	add	a5,a5,a4
80001576:	fe842703          	lw	a4,-24(s0)
8000157a:	c7d8                	sw	a4,12(a5)
}
8000157c:	0001                	nop
8000157e:	4472                	lw	s0,28(sp)
80001580:	6105                	addi	sp,sp,32
80001582:	8082                	ret

80001584 <GPIO_OutCmd>:
  * @param   Pin   .     GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void GPIO_OutCmd(GPIO_TypeDef* GPIOx, uint32_t Pin, FunctionalState State)
{
80001584:	1101                	addi	sp,sp,-32
80001586:	ce22                	sw	s0,28(sp)
80001588:	1000                	addi	s0,sp,32
8000158a:	fea42623          	sw	a0,-20(s0)
8000158e:	feb42423          	sw	a1,-24(s0)
80001592:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));
    assert_param(IS_FUNCTIONAL_STATE(State));

    if (State == ENABLE)
80001596:	fe442703          	lw	a4,-28(s0)
8000159a:	4785                	li	a5,1
8000159c:	00f71863          	bne	a4,a5,800015ac <GPIO_OutCmd+0x28>
        WRITE_REG(GPIOx->OUTENSET, Pin);
800015a0:	fec42783          	lw	a5,-20(s0)
800015a4:	fe842703          	lw	a4,-24(s0)
800015a8:	d7d8                	sw	a4,44(a5)
    else
        WRITE_REG(GPIOx->OUTENCLR, Pin);
}
800015aa:	a031                	j	800015b6 <GPIO_OutCmd+0x32>
        WRITE_REG(GPIOx->OUTENCLR, Pin);
800015ac:	fec42783          	lw	a5,-20(s0)
800015b0:	fe842703          	lw	a4,-24(s0)
800015b4:	db98                	sw	a4,48(a5)
}
800015b6:	0001                	nop
800015b8:	4472                	lw	s0,28(sp)
800015ba:	6105                	addi	sp,sp,32
800015bc:	8082                	ret

800015be <GPIO_AltFuncCmd>:
  * @param   Pin   .     GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void GPIO_AltFuncCmd(GPIO_TypeDef* GPIOx, uint32_t Pin, FunctionalState State)
{
800015be:	1101                	addi	sp,sp,-32
800015c0:	ce22                	sw	s0,28(sp)
800015c2:	1000                	addi	s0,sp,32
800015c4:	fea42623          	sw	a0,-20(s0)
800015c8:	feb42423          	sw	a1,-24(s0)
800015cc:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));
    assert_param(IS_FUNCTIONAL_STATE(State));

    if (State == ENABLE)
800015d0:	fe442703          	lw	a4,-28(s0)
800015d4:	4785                	li	a5,1
800015d6:	00f71863          	bne	a4,a5,800015e6 <GPIO_AltFuncCmd+0x28>
        WRITE_REG(GPIOx->ALTFUNCSET, Pin);
800015da:	fec42783          	lw	a5,-20(s0)
800015de:	fe842703          	lw	a4,-24(s0)
800015e2:	dbd8                	sw	a4,52(a5)
    else
        WRITE_REG(GPIOx->ALTFUNCCLR, Pin);
}
800015e4:	a031                	j	800015f0 <GPIO_AltFuncCmd+0x32>
        WRITE_REG(GPIOx->ALTFUNCCLR, Pin);
800015e6:	fec42783          	lw	a5,-20(s0)
800015ea:	fe842703          	lw	a4,-24(s0)
800015ee:	df98                	sw	a4,56(a5)
}
800015f0:	0001                	nop
800015f2:	4472                	lw	s0,28(sp)
800015f4:	6105                	addi	sp,sp,32
800015f6:	8082                	ret

800015f8 <GPIO_ReadBit>:
  * @param   GPIOx   ,  x=A|B|C
  * @param   Pin   
  * @retval  State      ,       .
  */
__STATIC_INLINE BitState GPIO_ReadBit(GPIO_TypeDef* GPIOx, uint32_t Pin)
{
800015f8:	1101                	addi	sp,sp,-32
800015fa:	ce22                	sw	s0,28(sp)
800015fc:	1000                	addi	s0,sp,32
800015fe:	fea42623          	sw	a0,-20(s0)
80001602:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GET_GPIO_PIN(Pin));

    return (BitState)READ_BIT(GPIOx->DATA, (uint32_t)Pin);
80001606:	fec42783          	lw	a5,-20(s0)
8000160a:	4398                	lw	a4,0(a5)
8000160c:	fe842783          	lw	a5,-24(s0)
80001610:	8ff9                	and	a5,a5,a4
80001612:	c399                	beqz	a5,80001618 <GPIO_ReadBit+0x20>
80001614:	4785                	li	a5,1
80001616:	a011                	j	8000161a <GPIO_ReadBit+0x22>
80001618:	4781                	li	a5,0
}
8000161a:	853e                	mv	a0,a5
8000161c:	4472                	lw	s0,28(sp)
8000161e:	6105                	addi	sp,sp,32
80001620:	8082                	ret

80001622 <GPIO_SetBits>:
  * @param   GPIOx   ,  x=A|B|C
  * @param   Pin   
  * @retval  void
  */
__STATIC_INLINE void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint32_t Pin)
{
80001622:	1101                	addi	sp,sp,-32
80001624:	ce22                	sw	s0,28(sp)
80001626:	1000                	addi	s0,sp,32
80001628:	fea42623          	sw	a0,-20(s0)
8000162c:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));

    WRITE_REG(GPIOx->DATAOUTSET, Pin);
80001630:	fec42783          	lw	a5,-20(s0)
80001634:	fe842703          	lw	a4,-24(s0)
80001638:	c798                	sw	a4,8(a5)
}
8000163a:	0001                	nop
8000163c:	4472                	lw	s0,28(sp)
8000163e:	6105                	addi	sp,sp,32
80001640:	8082                	ret

80001642 <GPIO_ClearBits>:
  * @param   GPIOx   ,  x=A|B|C
  * @param   Pin   
  * @retval  void
  */
__STATIC_INLINE void GPIO_ClearBits(GPIO_TypeDef* GPIOx, uint32_t Pin)
{
80001642:	1101                	addi	sp,sp,-32
80001644:	ce22                	sw	s0,28(sp)
80001646:	1000                	addi	s0,sp,32
80001648:	fea42623          	sw	a0,-20(s0)
8000164c:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));

    WRITE_REG(GPIOx->DATAOUTCLR, Pin);
80001650:	fec42783          	lw	a5,-20(s0)
80001654:	fe842703          	lw	a4,-24(s0)
80001658:	c7d8                	sw	a4,12(a5)
}
8000165a:	0001                	nop
8000165c:	4472                	lw	s0,28(sp)
8000165e:	6105                	addi	sp,sp,32
80001660:	8082                	ret

80001662 <GPIO_QualModeConfig>:
  * @param   Pin   .     GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   Mode   
  * @retval  void
  */
__STATIC_INLINE void GPIO_QualModeConfig(GPIO_TypeDef* GPIOx, uint32_t Pin, GPIO_QualMode_TypeDef Mode)
{
80001662:	1101                	addi	sp,sp,-32
80001664:	ce22                	sw	s0,28(sp)
80001666:	1000                	addi	s0,sp,32
80001668:	fea42623          	sw	a0,-20(s0)
8000166c:	feb42423          	sw	a1,-24(s0)
80001670:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));
    assert_param(IS_GPIO_QUAL_MODE(Mode));

    if (Mode == GPIO_QualMode_6Sample)
80001674:	fe442703          	lw	a4,-28(s0)
80001678:	4785                	li	a5,1
8000167a:	00f71863          	bne	a4,a5,8000168a <GPIO_QualModeConfig+0x28>
        WRITE_REG(GPIOx->QUALMODESET, Pin);
8000167e:	fec42783          	lw	a5,-20(s0)
80001682:	fe842703          	lw	a4,-24(s0)
80001686:	cbf8                	sw	a4,84(a5)
    else
        WRITE_REG(GPIOx->QUALMODECLR, Pin);
}
80001688:	a031                	j	80001694 <GPIO_QualModeConfig+0x32>
        WRITE_REG(GPIOx->QUALMODECLR, Pin);
8000168a:	fec42783          	lw	a5,-20(s0)
8000168e:	fe842703          	lw	a4,-24(s0)
80001692:	cfb8                	sw	a4,88(a5)
}
80001694:	0001                	nop
80001696:	4472                	lw	s0,28(sp)
80001698:	6105                	addi	sp,sp,32
8000169a:	8082                	ret

8000169c <GPIO_QualSampleConfig>:
  * @param   GPIOx   ,  x=A|B|C
  * @param   SamplePerod        
  * @retval  void
  */
__STATIC_INLINE void GPIO_QualSampleConfig(GPIO_TypeDef* GPIOx, uint32_t SamplePerod)
{
8000169c:	1101                	addi	sp,sp,-32
8000169e:	ce22                	sw	s0,28(sp)
800016a0:	1000                	addi	s0,sp,32
800016a2:	fea42623          	sw	a0,-20(s0)
800016a6:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_QUAL_PERIOD(SamplePerod));

    WRITE_REG(GPIOx->QUALSAMPLE, SamplePerod);
800016aa:	fec42783          	lw	a5,-20(s0)
800016ae:	fe842703          	lw	a4,-24(s0)
800016b2:	cff8                	sw	a4,92(a5)
}
800016b4:	0001                	nop
800016b6:	4472                	lw	s0,28(sp)
800016b8:	6105                	addi	sp,sp,32
800016ba:	8082                	ret

800016bc <GPIO_QualCmd>:
  * @param   Pin   .     GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void GPIO_QualCmd(GPIO_TypeDef* GPIOx, uint32_t Pin, FunctionalState State)
{
800016bc:	1101                	addi	sp,sp,-32
800016be:	ce22                	sw	s0,28(sp)
800016c0:	1000                	addi	s0,sp,32
800016c2:	fea42623          	sw	a0,-20(s0)
800016c6:	feb42423          	sw	a1,-24(s0)
800016ca:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));
    assert_param(IS_FUNCTIONAL_STATE(State));

    if (State == ENABLE)
800016ce:	fe442703          	lw	a4,-28(s0)
800016d2:	4785                	li	a5,1
800016d4:	00f71863          	bne	a4,a5,800016e4 <GPIO_QualCmd+0x28>
        WRITE_REG(GPIOx->QUALSET, Pin);
800016d8:	fec42783          	lw	a5,-20(s0)
800016dc:	fe842703          	lw	a4,-24(s0)
800016e0:	c7f8                	sw	a4,76(a5)
    else
        WRITE_REG(GPIOx->QUALCLR, Pin);
}
800016e2:	a031                	j	800016ee <GPIO_QualCmd+0x32>
        WRITE_REG(GPIOx->QUALCLR, Pin);
800016e4:	fec42783          	lw	a5,-20(s0)
800016e8:	fe842703          	lw	a4,-24(s0)
800016ec:	cbb8                	sw	a4,80(a5)
}
800016ee:	0001                	nop
800016f0:	4472                	lw	s0,28(sp)
800016f2:	6105                	addi	sp,sp,32
800016f4:	8082                	ret

800016f6 <GPIO_SyncCmd>:
  * @param   Pin   .     GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void GPIO_SyncCmd(GPIO_TypeDef* GPIOx, uint32_t Pin, FunctionalState State)
{
800016f6:	1101                	addi	sp,sp,-32
800016f8:	ce22                	sw	s0,28(sp)
800016fa:	1000                	addi	s0,sp,32
800016fc:	fea42623          	sw	a0,-20(s0)
80001700:	feb42423          	sw	a1,-24(s0)
80001704:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));
    assert_param(IS_FUNCTIONAL_STATE(State));

    if (State == ENABLE)
80001708:	fe442703          	lw	a4,-28(s0)
8000170c:	4785                	li	a5,1
8000170e:	00f71863          	bne	a4,a5,8000171e <GPIO_SyncCmd+0x28>
        WRITE_REG(GPIOx->SYNCSET, Pin);
80001712:	fec42783          	lw	a5,-20(s0)
80001716:	fe842703          	lw	a4,-24(s0)
8000171a:	c3f8                	sw	a4,68(a5)
    else
        WRITE_REG(GPIOx->SYNCCLR, Pin);
}
8000171c:	a031                	j	80001728 <GPIO_SyncCmd+0x32>
        WRITE_REG(GPIOx->SYNCCLR, Pin);
8000171e:	fec42783          	lw	a5,-20(s0)
80001722:	fe842703          	lw	a4,-24(s0)
80001726:	c7b8                	sw	a4,72(a5)
}
80001728:	0001                	nop
8000172a:	4472                	lw	s0,28(sp)
8000172c:	6105                	addi	sp,sp,32
8000172e:	8082                	ret

80001730 <GPIO_ITTypeConfig>:
  * @param   Pin   .     GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   IntType    
  * @retval  void
  */
__STATIC_INLINE void GPIO_ITTypeConfig(GPIO_TypeDef* GPIOx, uint32_t Pin, GPIO_IntType_TypeDef IntType)
{
80001730:	1101                	addi	sp,sp,-32
80001732:	ce22                	sw	s0,28(sp)
80001734:	1000                	addi	s0,sp,32
80001736:	fea42623          	sw	a0,-20(s0)
8000173a:	feb42423          	sw	a1,-24(s0)
8000173e:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));
    assert_param(IS_GPIO_INT_TYPE(IntType));

    if (IntType == GPIO_IntType_Edge)
80001742:	fe442703          	lw	a4,-28(s0)
80001746:	4785                	li	a5,1
80001748:	00f71863          	bne	a4,a5,80001758 <GPIO_ITTypeConfig+0x28>
        WRITE_REG(GPIOx->INTTYPESET, Pin);
8000174c:	fec42783          	lw	a5,-20(s0)
80001750:	fe842703          	lw	a4,-24(s0)
80001754:	d7b8                	sw	a4,104(a5)
    else
        WRITE_REG(GPIOx->INTTYPECLR, Pin);
}
80001756:	a031                	j	80001762 <GPIO_ITTypeConfig+0x32>
        WRITE_REG(GPIOx->INTTYPECLR, Pin);
80001758:	fec42783          	lw	a5,-20(s0)
8000175c:	fe842703          	lw	a4,-24(s0)
80001760:	d7f8                	sw	a4,108(a5)
}
80001762:	0001                	nop
80001764:	4472                	lw	s0,28(sp)
80001766:	6105                	addi	sp,sp,32
80001768:	8082                	ret

8000176a <GPIO_ITPolConfig>:
  * @param   Pin   .     GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   IntPol   
  * @retval  void
  */
__STATIC_INLINE void GPIO_ITPolConfig(GPIO_TypeDef* GPIOx, uint32_t Pin, GPIO_IntPol_TypeDef IntPol)
{
8000176a:	1101                	addi	sp,sp,-32
8000176c:	ce22                	sw	s0,28(sp)
8000176e:	1000                	addi	s0,sp,32
80001770:	fea42623          	sw	a0,-20(s0)
80001774:	feb42423          	sw	a1,-24(s0)
80001778:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));
    assert_param(IS_GPIO_INT_POL(IntPol));

    if (IntPol == GPIO_IntPol_Positive)
8000177c:	fe442703          	lw	a4,-28(s0)
80001780:	4785                	li	a5,1
80001782:	00f71863          	bne	a4,a5,80001792 <GPIO_ITPolConfig+0x28>
        WRITE_REG(GPIOx->INTPOLSET, Pin);
80001786:	fec42783          	lw	a5,-20(s0)
8000178a:	fe842703          	lw	a4,-24(s0)
8000178e:	dbb8                	sw	a4,112(a5)
    else
        WRITE_REG(GPIOx->INTPOLCLR, Pin);
}
80001790:	a031                	j	8000179c <GPIO_ITPolConfig+0x32>
        WRITE_REG(GPIOx->INTPOLCLR, Pin);
80001792:	fec42783          	lw	a5,-20(s0)
80001796:	fe842703          	lw	a4,-24(s0)
8000179a:	dbf8                	sw	a4,116(a5)
}
8000179c:	0001                	nop
8000179e:	4472                	lw	s0,28(sp)
800017a0:	6105                	addi	sp,sp,32
800017a2:	8082                	ret

800017a4 <GPIO_ITEdgeConfig>:
  * @param   Pin   .     GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   IntEdge   
  * @retval  void
  */
__STATIC_INLINE void GPIO_ITEdgeConfig(GPIO_TypeDef* GPIOx, uint32_t Pin, GPIO_IntEdge_TypeDef IntEdge)
{
800017a4:	1101                	addi	sp,sp,-32
800017a6:	ce22                	sw	s0,28(sp)
800017a8:	1000                	addi	s0,sp,32
800017aa:	fea42623          	sw	a0,-20(s0)
800017ae:	feb42423          	sw	a1,-24(s0)
800017b2:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));
    assert_param(IS_GPIO_INT_EDGE(IntEdge));

    if (IntEdge == GPIO_IntEdge_Any)
800017b6:	fe442703          	lw	a4,-28(s0)
800017ba:	4785                	li	a5,1
800017bc:	00f71863          	bne	a4,a5,800017cc <GPIO_ITEdgeConfig+0x28>
        WRITE_REG(GPIOx->INTEDGESET, Pin);
800017c0:	fec42783          	lw	a5,-20(s0)
800017c4:	fe842703          	lw	a4,-24(s0)
800017c8:	dfb8                	sw	a4,120(a5)
    else
        WRITE_REG(GPIOx->INTEDGECLR, Pin);
}
800017ca:	a031                	j	800017d6 <GPIO_ITEdgeConfig+0x32>
        WRITE_REG(GPIOx->INTEDGECLR, Pin);
800017cc:	fec42783          	lw	a5,-20(s0)
800017d0:	fe842703          	lw	a4,-24(s0)
800017d4:	dff8                	sw	a4,124(a5)
}
800017d6:	0001                	nop
800017d8:	4472                	lw	s0,28(sp)
800017da:	6105                	addi	sp,sp,32
800017dc:	8082                	ret

800017de <GPIO_ITCmd>:
  * @param   Pin   .     GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void GPIO_ITCmd(GPIO_TypeDef* GPIOx, uint32_t Pin, FunctionalState State)
{
800017de:	1101                	addi	sp,sp,-32
800017e0:	ce22                	sw	s0,28(sp)
800017e2:	1000                	addi	s0,sp,32
800017e4:	fea42623          	sw	a0,-20(s0)
800017e8:	feb42423          	sw	a1,-24(s0)
800017ec:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));
    assert_param(IS_FUNCTIONAL_STATE(State));

    if (State == ENABLE)
800017f0:	fe442703          	lw	a4,-28(s0)
800017f4:	4785                	li	a5,1
800017f6:	00f71863          	bne	a4,a5,80001806 <GPIO_ITCmd+0x28>
        WRITE_REG(GPIOx->INTENSET, Pin);
800017fa:	fec42783          	lw	a5,-20(s0)
800017fe:	fe842703          	lw	a4,-24(s0)
80001802:	d3b8                	sw	a4,96(a5)
    else
        WRITE_REG(GPIOx->INTENCLR, Pin);
}
80001804:	a031                	j	80001810 <GPIO_ITCmd+0x32>
        WRITE_REG(GPIOx->INTENCLR, Pin);
80001806:	fec42783          	lw	a5,-20(s0)
8000180a:	fe842703          	lw	a4,-24(s0)
8000180e:	d3f8                	sw	a4,100(a5)
}
80001810:	0001                	nop
80001812:	4472                	lw	s0,28(sp)
80001814:	6105                	addi	sp,sp,32
80001816:	8082                	ret

80001818 <GPIO_ITStatus>:
  * @param   GPIOx   ,  x=A|B|C  
  * @param   Pin   .     GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @retval  Status     ,       .
  */
__STATIC_INLINE FlagStatus GPIO_ITStatus(GPIO_TypeDef* GPIOx, uint32_t Pin)
{
80001818:	1101                	addi	sp,sp,-32
8000181a:	ce22                	sw	s0,28(sp)
8000181c:	1000                	addi	s0,sp,32
8000181e:	fea42623          	sw	a0,-20(s0)
80001822:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));

    return (FlagStatus)READ_BIT(GPIOx->INTSTATUS, Pin);
80001826:	fec42783          	lw	a5,-20(s0)
8000182a:	0807a703          	lw	a4,128(a5)
8000182e:	fe842783          	lw	a5,-24(s0)
80001832:	8ff9                	and	a5,a5,a4
80001834:	c399                	beqz	a5,8000183a <GPIO_ITStatus+0x22>
80001836:	4785                	li	a5,1
80001838:	a011                	j	8000183c <GPIO_ITStatus+0x24>
8000183a:	4781                	li	a5,0
}
8000183c:	853e                	mv	a0,a5
8000183e:	4472                	lw	s0,28(sp)
80001840:	6105                	addi	sp,sp,32
80001842:	8082                	ret

80001844 <GPIO_ITStatusClear>:
  * @param   GPIOx   ,  x=A|B|C    
  * @param   Pin   
  * @retval  void
  */
__STATIC_INLINE void GPIO_ITStatusClear(GPIO_TypeDef* GPIOx, uint32_t Pin)
{
80001844:	1101                	addi	sp,sp,-32
80001846:	ce22                	sw	s0,28(sp)
80001848:	1000                	addi	s0,sp,32
8000184a:	fea42623          	sw	a0,-20(s0)
8000184e:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_GPIO_PIN(Pin));

    WRITE_REG(GPIOx->INTSTATUS, Pin);
80001852:	fec42783          	lw	a5,-20(s0)
80001856:	fe842703          	lw	a4,-24(s0)
8000185a:	08e7a023          	sw	a4,128(a5)
}
8000185e:	0001                	nop
80001860:	4472                	lw	s0,28(sp)
80001862:	6105                	addi	sp,sp,32
80001864:	8082                	ret

80001866 <UART4_init>:
static void tmr32_init(void);
static void tmr32_irq_handler(void);
 

void UART4_init()
{
80001866:	1101                	addi	sp,sp,-32
80001868:	ce22                	sw	s0,28(sp)
8000186a:	1000                	addi	s0,sp,32
    uint32_t baud_icoef = HSECLK_VAL / (16 * UART4_BAUD);
8000186c:	47a1                	li	a5,8
8000186e:	fef42623          	sw	a5,-20(s0)
    uint32_t baud_fcoef = ((HSECLK_VAL / (16.0f * UART4_BAUD) - baud_icoef) * 64 + 0.5f);
80001872:	fec42783          	lw	a5,-20(s0)
80001876:	d017f7d3          	fcvt.s.wu	fa5,a5
8000187a:	800087b7          	lui	a5,0x80008
8000187e:	b247a707          	flw	fa4,-1244(a5) # 80007b24 <__data_source_start+0xfffffd18>
80001882:	08f77753          	fsub.s	fa4,fa4,fa5
80001886:	800087b7          	lui	a5,0x80008
8000188a:	b287a787          	flw	fa5,-1240(a5) # 80007b28 <__data_source_start+0xfffffd1c>
8000188e:	10f77753          	fmul.s	fa4,fa4,fa5
80001892:	800087b7          	lui	a5,0x80008
80001896:	b2c7a787          	flw	fa5,-1236(a5) # 80007b2c <__data_source_start+0xfffffd20>
8000189a:	00f777d3          	fadd.s	fa5,fa4,fa5
8000189e:	c01797d3          	fcvt.wu.s	a5,fa5,rtz
800018a2:	fef42423          	sw	a5,-24(s0)
    //  GPIO
    RCU->CGCFGAHB_bit.GPIOAEN = 1;
800018a6:	3000e7b7          	lui	a5,0x3000e
800018aa:	0007d703          	lhu	a4,0(a5) # 3000e000 <STACK_SIZE+0x3000d800>
800018ae:	10076713          	ori	a4,a4,256
800018b2:	00e79023          	sh	a4,0(a5)
    RCU->RSTDISAHB_bit.GPIOAEN = 1;
800018b6:	3000e7b7          	lui	a5,0x3000e
800018ba:	0107d703          	lhu	a4,16(a5) # 3000e010 <STACK_SIZE+0x3000d810>
800018be:	10076713          	ori	a4,a4,256
800018c2:	00e79823          	sh	a4,16(a5)
    RCU->CGCFGAPB_bit.UART4EN = 1;
800018c6:	3000e7b7          	lui	a5,0x3000e
800018ca:	4798                	lw	a4,8(a5)
800018cc:	40076713          	ori	a4,a4,1024
800018d0:	c798                	sw	a4,8(a5)
    RCU->RSTDISAPB_bit.UART4EN = 1;
800018d2:	3000e7b7          	lui	a5,0x3000e
800018d6:	4f98                	lw	a4,24(a5)
800018d8:	40076713          	ori	a4,a4,1024
800018dc:	cf98                	sw	a4,24(a5)

    // UART4   PA8 (RX)  PA9 (TX)
    GPIOA->ALTFUNCNUM_bit.PIN8 = 1;
800018de:	280007b7          	lui	a5,0x28000
800018e2:	5fd4                	lw	a3,60(a5)
800018e4:	fffd0737          	lui	a4,0xfffd0
800018e8:	177d                	addi	a4,a4,-1 # fffcffff <__data_source_start+0x7ffc81f3>
800018ea:	8ef9                	and	a3,a3,a4
800018ec:	6741                	lui	a4,0x10
800018ee:	8f55                	or	a4,a4,a3
800018f0:	dfd8                	sw	a4,60(a5)
    GPIOA->ALTFUNCNUM_bit.PIN9 = 1;
800018f2:	280007b7          	lui	a5,0x28000
800018f6:	5fd4                	lw	a3,60(a5)
800018f8:	fff40737          	lui	a4,0xfff40
800018fc:	177d                	addi	a4,a4,-1 # fff3ffff <__data_source_start+0x7ff381f3>
800018fe:	8ef9                	and	a3,a3,a4
80001900:	00040737          	lui	a4,0x40
80001904:	8f55                	or	a4,a4,a3
80001906:	dfd8                	sw	a4,60(a5)
    GPIOA->ALTFUNCSET = GPIO_ALTFUNCSET_PIN8_Msk | GPIO_ALTFUNCSET_PIN9_Msk;
80001908:	280007b7          	lui	a5,0x28000
8000190c:	30000713          	li	a4,768
80001910:	dbd8                	sw	a4,52(a5)

    //  UART4
    RCU->UARTCLKCFG[4].UARTCLKCFG_bit.CLKSEL = RCU_UARTCLKCFG_CLKSEL_HSE;
80001912:	3000e7b7          	lui	a5,0x3000e
80001916:	0807a683          	lw	a3,128(a5) # 3000e080 <STACK_SIZE+0x3000d880>
8000191a:	fffd0737          	lui	a4,0xfffd0
8000191e:	177d                	addi	a4,a4,-1 # fffcffff <__data_source_start+0x7ffc81f3>
80001920:	8ef9                	and	a3,a3,a4
80001922:	6741                	lui	a4,0x10
80001924:	8f55                	or	a4,a4,a3
80001926:	08e7a023          	sw	a4,128(a5)
    RCU->UARTCLKCFG[4].UARTCLKCFG_bit.DIVEN = 0;
8000192a:	3000e7b7          	lui	a5,0x3000e
8000192e:	0807a683          	lw	a3,128(a5) # 3000e080 <STACK_SIZE+0x3000d880>
80001932:	fff00737          	lui	a4,0xfff00
80001936:	177d                	addi	a4,a4,-1 # ffefffff <__data_source_start+0x7fef81f3>
80001938:	8f75                	and	a4,a4,a3
8000193a:	08e7a023          	sw	a4,128(a5)
    RCU->UARTCLKCFG[4].UARTCLKCFG_bit.RSTDIS = 1;
8000193e:	3000e7b7          	lui	a5,0x3000e
80001942:	0807a703          	lw	a4,128(a5) # 3000e080 <STACK_SIZE+0x3000d880>
80001946:	10076713          	ori	a4,a4,256
8000194a:	08e7a023          	sw	a4,128(a5)
    RCU->UARTCLKCFG[4].UARTCLKCFG_bit.CLKEN = 1;
8000194e:	3000e7b7          	lui	a5,0x3000e
80001952:	0807a703          	lw	a4,128(a5) # 3000e080 <STACK_SIZE+0x3000d880>
80001956:	00176713          	ori	a4,a4,1
8000195a:	08e7a023          	sw	a4,128(a5)

    UART4->IBRD = baud_icoef;
8000195e:	3000a7b7          	lui	a5,0x3000a
80001962:	fec42703          	lw	a4,-20(s0)
80001966:	d3d8                	sw	a4,36(a5)
    UART4->FBRD = baud_fcoef;
80001968:	3000a7b7          	lui	a5,0x3000a
8000196c:	fe842703          	lw	a4,-24(s0)
80001970:	d798                	sw	a4,40(a5)
    UART4->LCRH = UART_LCRH_FEN_Msk | (3 << UART_LCRH_WLEN_Pos);
80001972:	3000a7b7          	lui	a5,0x3000a
80001976:	07000713          	li	a4,112
8000197a:	d7d8                	sw	a4,44(a5)
    UART4->IFLS = 0;
8000197c:	3000a7b7          	lui	a5,0x3000a
80001980:	0207aa23          	sw	zero,52(a5) # 3000a034 <STACK_SIZE+0x30009834>
    UART4->CR = UART_CR_TXE_Msk | UART_CR_RXE_Msk | UART_CR_UARTEN_Msk;
80001984:	3000a7b7          	lui	a5,0x3000a
80001988:	30100713          	li	a4,769
8000198c:	db98                	sw	a4,48(a5)
}
8000198e:	0001                	nop
80001990:	4472                	lw	s0,28(sp)
80001992:	6105                	addi	sp,sp,32
80001994:	8082                	ret

80001996 <periph_init>:



//-- Peripheral init functions -------------------------------------------------
void periph_init()
{
80001996:	1141                	addi	sp,sp,-16
80001998:	c606                	sw	ra,12(sp)
8000199a:	c422                	sw	s0,8(sp)
8000199c:	0800                	addi	s0,sp,16
  SystemInit();
8000199e:	3465                	jal	80001446 <SystemInit>
  SystemCoreClockUpdate();
800019a0:	f8cff0ef          	jal	ra,8000112c <SystemCoreClockUpdate>
  retarget_init();
800019a4:	dfcff0ef          	jal	ra,80000fa0 <retarget_init>
  UART4_init();
800019a8:	3d7d                	jal	80001866 <UART4_init>
  //  OSDP   PD = 0x01
  osdp_init(0x01);
800019aa:	4505                	li	a0,1
800019ac:	435010ef          	jal	ra,800035e0 <osdp_init>
  gpio_init();
800019b0:	24e9                	jal	80001c7a <gpio_init>
  tmr32_init();
800019b2:	23d1                	jal	80001f76 <tmr32_init>
  uart_irq_init();
800019b4:	2831                	jal	800019d0 <uart_irq_init>
  gpio_irq_init();
800019b6:	2e39                	jal	80001cd4 <gpio_irq_init>
  InterruptEnable();
800019b8:	34b1                	jal	80001404 <InterruptEnable>
  printf("Hello World!\r\n");
800019ba:	800087b7          	lui	a5,0x80008
800019be:	acc78513          	addi	a0,a5,-1332 # 80007acc <__data_source_start+0xfffffcc0>
800019c2:	cfaff0ef          	jal	ra,80000ebc <puts>
}
800019c6:	0001                	nop
800019c8:	40b2                	lw	ra,12(sp)
800019ca:	4422                	lw	s0,8(sp)
800019cc:	0141                	addi	sp,sp,16
800019ce:	8082                	ret

800019d0 <uart_irq_init>:

//--- USER FUNCTIONS ----------------------------------------------------------------------

//   UART4     PLIC
static void uart_irq_init(void)
{
800019d0:	1141                	addi	sp,sp,-16
800019d2:	c606                	sw	ra,12(sp)
800019d4:	c422                	sw	s0,8(sp)
800019d6:	0800                	addi	s0,sp,16
  //     
  RETARGET_UART->ICR = UART_ICR_RXIC_Msk |
800019d8:	3000a7b7          	lui	a5,0x3000a
800019dc:	7d000713          	li	a4,2000
800019e0:	c3f8                	sw	a4,68(a5)
                       UART_ICR_FEIC_Msk |
                       UART_ICR_PEIC_Msk |
                       UART_ICR_BEIC_Msk;

  //       
  RETARGET_UART->IMSC |= (UART_IMSC_RXIM_Msk |
800019e2:	3000a7b7          	lui	a5,0x3000a
800019e6:	5f98                	lw	a4,56(a5)
800019e8:	3000a7b7          	lui	a5,0x3000a
800019ec:	7d076713          	ori	a4,a4,2000
800019f0:	df98                	sw	a4,56(a5)
                          UART_IMSC_FERIM_Msk |
                          UART_IMSC_PERIM_Msk |
                          UART_IMSC_BERIM_Msk);

  //    PLIC     UART4
  PLIC_SetPriority(PLIC_UART4_VECTNUM, 1);
800019f2:	4585                	li	a1,1
800019f4:	4569                	li	a0,26
800019f6:	91bfe0ef          	jal	ra,80000310 <PLIC_SetPriority>
  PLIC_SetIrqHandler(Plic_Mach_Target, PLIC_UART4_VECTNUM, uart4_irq_handler);
800019fa:	800027b7          	lui	a5,0x80002
800019fe:	a1c78613          	addi	a2,a5,-1508 # 80001a1c <__data_source_start+0xffff9c10>
80001a02:	45e9                	li	a1,26
80001a04:	4501                	li	a0,0
80001a06:	8bffe0ef          	jal	ra,800002c4 <PLIC_SetIrqHandler>
  PLIC_IntEnable(Plic_Mach_Target, PLIC_UART4_VECTNUM);
80001a0a:	45e9                	li	a1,26
80001a0c:	4501                	li	a0,0
80001a0e:	92dfe0ef          	jal	ra,8000033a <PLIC_IntEnable>
}
80001a12:	0001                	nop
80001a14:	40b2                	lw	ra,12(sp)
80001a16:	4422                	lw	s0,8(sp)
80001a18:	0141                	addi	sp,sp,16
80001a1a:	8082                	ret

80001a1c <uart4_irq_handler>:

//   UART4 ( PLIC)
static void uart4_irq_handler(void)
{
80001a1c:	1101                	addi	sp,sp,-32
80001a1e:	ce06                	sw	ra,28(sp)
80001a20:	cc22                	sw	s0,24(sp)
80001a22:	1000                	addi	s0,sp,32
  while (!RETARGET_UART->FR_bit.RXFE) {
80001a24:	a821                	j	80001a3c <uart4_irq_handler+0x20>
    uint8_t ch = (uint8_t)RETARGET_UART->DR_bit.DATA;
80001a26:	3000a7b7          	lui	a5,0x3000a
80001a2a:	0007c783          	lbu	a5,0(a5) # 3000a000 <STACK_SIZE+0x30009800>
80001a2e:	fef407a3          	sb	a5,-17(s0)
    osdp_on_rx_byte(ch);
80001a32:	fef44783          	lbu	a5,-17(s0)
80001a36:	853e                	mv	a0,a5
80001a38:	463010ef          	jal	ra,8000369a <osdp_on_rx_byte>
  while (!RETARGET_UART->FR_bit.RXFE) {
80001a3c:	3000a7b7          	lui	a5,0x3000a
80001a40:	4f9c                	lw	a5,24(a5)
80001a42:	8391                	srli	a5,a5,0x4
80001a44:	8b85                	andi	a5,a5,1
80001a46:	0ff7f793          	zext.b	a5,a5
80001a4a:	dff1                	beqz	a5,80001a26 <uart4_irq_handler+0xa>
  }

  //    
  RETARGET_UART->ICR = UART_ICR_RXIC_Msk |
80001a4c:	3000a7b7          	lui	a5,0x3000a
80001a50:	7d000713          	li	a4,2000
80001a54:	c3f8                	sw	a4,68(a5)
                       UART_ICR_RTIC_Msk |
                       UART_ICR_OEIC_Msk |
                       UART_ICR_FEIC_Msk |
                       UART_ICR_PEIC_Msk |
                       UART_ICR_BEIC_Msk;
}
80001a56:	0001                	nop
80001a58:	40f2                	lw	ra,28(sp)
80001a5a:	4462                	lw	s0,24(sp)
80001a5c:	6105                	addi	sp,sp,32
80001a5e:	8082                	ret

80001a60 <gpio_reset_pin>:

static void gpio_reset_pin(GPIO_TypeDef* GPIOx, uint32_t Pin)
{
80001a60:	1101                	addi	sp,sp,-32
80001a62:	ce06                	sw	ra,28(sp)
80001a64:	cc22                	sw	s0,24(sp)
80001a66:	1000                	addi	s0,sp,32
80001a68:	fea42623          	sw	a0,-20(s0)
80001a6c:	feb42423          	sw	a1,-24(s0)
  // 1.   (OUTENCLR)
  GPIO_OutCmd(GPIOx, Pin, DISABLE);
80001a70:	4601                	li	a2,0
80001a72:	fe842583          	lw	a1,-24(s0)
80001a76:	fec42503          	lw	a0,-20(s0)
80001a7a:	3629                	jal	80001584 <GPIO_OutCmd>
  // 2.    (DATAOUTCLR)
  GPIO_ClearBits(GPIOx, Pin);
80001a7c:	fe842583          	lw	a1,-24(s0)
80001a80:	fec42503          	lw	a0,-20(s0)
80001a84:	3e7d                	jal	80001642 <GPIO_ClearBits>
  // 3.    (ALTFUNCCLR)
  GPIO_AltFuncCmd(GPIOx, Pin, DISABLE); 
80001a86:	4601                	li	a2,0
80001a88:	fe842583          	lw	a1,-24(s0)
80001a8c:	fec42503          	lw	a0,-20(s0)
80001a90:	363d                	jal	800015be <GPIO_AltFuncCmd>
  // 4.     (ALTFUNCNUM = 0)
  GPIO_AltFuncNumConfig(GPIOx, Pin, GPIO_AltFuncNum_None);
80001a92:	4601                	li	a2,0
80001a94:	fe842583          	lw	a1,-24(s0)
80001a98:	fec42503          	lw	a0,-20(s0)
80001a9c:	44e040ef          	jal	ra,80005eea <GPIO_AltFuncNumConfig>
}
80001aa0:	0001                	nop
80001aa2:	40f2                	lw	ra,28(sp)
80001aa4:	4462                	lw	s0,24(sp)
80001aa6:	6105                	addi	sp,sp,32
80001aa8:	8082                	ret

80001aaa <gpio_init_output>:

static void gpio_init_output(GPIO_TypeDef* GPIOx, uint32_t Pin, uint8_t initial_state)
{
80001aaa:	7139                	addi	sp,sp,-64
80001aac:	de06                	sw	ra,60(sp)
80001aae:	dc22                	sw	s0,56(sp)
80001ab0:	0080                	addi	s0,sp,64
80001ab2:	fca42623          	sw	a0,-52(s0)
80001ab6:	fcb42423          	sw	a1,-56(s0)
80001aba:	87b2                	mv	a5,a2
80001abc:	fcf403a3          	sb	a5,-57(s0)
  //    
  gpio_reset_pin(GPIOx, Pin);
80001ac0:	fc842583          	lw	a1,-56(s0)
80001ac4:	fcc42503          	lw	a0,-52(s0)
80001ac8:	3f61                	jal	80001a60 <gpio_reset_pin>
  
  GPIO_Init_TypeDef gpio;
  GPIO_StructInit(&gpio);
80001aca:	fd040793          	addi	a5,s0,-48
80001ace:	853e                	mv	a0,a5
80001ad0:	5ac040ef          	jal	ra,8000607c <GPIO_StructInit>
  gpio.Pin = Pin;
80001ad4:	fc842783          	lw	a5,-56(s0)
80001ad8:	fcf42823          	sw	a5,-48(s0)
  gpio.Out = ENABLE;                //  
80001adc:	4785                	li	a5,1
80001ade:	fcf42a23          	sw	a5,-44(s0)
  gpio.AltFunc = DISABLE;           //  GPIO
80001ae2:	fc042c23          	sw	zero,-40(s0)
  gpio.AltFuncNum = GPIO_AltFuncNum_None;
80001ae6:	fc042e23          	sw	zero,-36(s0)
  gpio.OutMode = GPIO_OutMode_PP;   // push-pull
80001aea:	fe042223          	sw	zero,-28(s0)
  gpio.PullMode = GPIO_PullMode_Disable;
80001aee:	fe042623          	sw	zero,-20(s0)
  GPIO_Init(GPIOx, &gpio);
80001af2:	fd040793          	addi	a5,s0,-48
80001af6:	85be                	mv	a1,a5
80001af8:	fcc42503          	lw	a0,-52(s0)
80001afc:	4e2040ef          	jal	ra,80005fde <GPIO_Init>
  
  //   
  if (initial_state) {
80001b00:	fc744783          	lbu	a5,-57(s0)
80001b04:	c799                	beqz	a5,80001b12 <gpio_init_output+0x68>
    GPIO_SetBits(GPIOx, Pin);
80001b06:	fc842583          	lw	a1,-56(s0)
80001b0a:	fcc42503          	lw	a0,-52(s0)
80001b0e:	3e11                	jal	80001622 <GPIO_SetBits>
  } else {
    GPIO_ClearBits(GPIOx, Pin);
  }
}
80001b10:	a031                	j	80001b1c <gpio_init_output+0x72>
    GPIO_ClearBits(GPIOx, Pin);
80001b12:	fc842583          	lw	a1,-56(s0)
80001b16:	fcc42503          	lw	a0,-52(s0)
80001b1a:	3625                	jal	80001642 <GPIO_ClearBits>
}
80001b1c:	0001                	nop
80001b1e:	50f2                	lw	ra,60(sp)
80001b20:	5462                	lw	s0,56(sp)
80001b22:	6121                	addi	sp,sp,64
80001b24:	8082                	ret

80001b26 <gpio_init_input>:

static uint8_t gpio_qual_initialized = 0; //  : 0=GPIOA, 1=GPIOB, 2=GPIOC


static void gpio_init_input(GPIO_TypeDef* GPIOx, uint32_t Pin, GPIO_PullMode_TypeDef pull_mode)
{
80001b26:	715d                	addi	sp,sp,-80
80001b28:	c686                	sw	ra,76(sp)
80001b2a:	c4a2                	sw	s0,72(sp)
80001b2c:	0880                	addi	s0,sp,80
80001b2e:	faa42e23          	sw	a0,-68(s0)
80001b32:	fab42c23          	sw	a1,-72(s0)
80001b36:	fac42a23          	sw	a2,-76(s0)
  //    
  gpio_reset_pin(GPIOx, Pin);
80001b3a:	fb842583          	lw	a1,-72(s0)
80001b3e:	fbc42503          	lw	a0,-68(s0)
80001b42:	3f39                	jal	80001a60 <gpio_reset_pin>
  
  GPIO_Init_TypeDef gpio;
  GPIO_StructInit(&gpio);
80001b44:	fcc40793          	addi	a5,s0,-52
80001b48:	853e                	mv	a0,a5
80001b4a:	532040ef          	jal	ra,8000607c <GPIO_StructInit>
  gpio.Pin = Pin;
80001b4e:	fb842783          	lw	a5,-72(s0)
80001b52:	fcf42623          	sw	a5,-52(s0)
  gpio.Out = DISABLE;               // 
80001b56:	fc042823          	sw	zero,-48(s0)
  gpio.AltFunc = DISABLE;
80001b5a:	fc042a23          	sw	zero,-44(s0)
  gpio.AltFuncNum = GPIO_AltFuncNum_None;
80001b5e:	fc042c23          	sw	zero,-40(s0)
  gpio.InMode = GPIO_InMode_Schmitt;
80001b62:	fe042223          	sw	zero,-28(s0)
  gpio.PullMode = pull_mode;
80001b66:	fb442783          	lw	a5,-76(s0)
80001b6a:	fef42423          	sw	a5,-24(s0)
  GPIO_Init(GPIOx, &gpio);
80001b6e:	fcc40793          	addi	a5,s0,-52
80001b72:	85be                	mv	a1,a5
80001b74:	fbc42503          	lw	a0,-68(s0)
80001b78:	466040ef          	jal	ra,80005fde <GPIO_Init>

  //   :  +  
  GPIO_SyncCmd(GPIOx, Pin, ENABLE);
80001b7c:	4605                	li	a2,1
80001b7e:	fb842583          	lw	a1,-72(s0)
80001b82:	fbc42503          	lw	a0,-68(s0)
80001b86:	3e85                	jal	800016f6 <GPIO_SyncCmd>
  uint8_t port_mask = 0;
80001b88:	fe0407a3          	sb	zero,-17(s0)
  if (GPIOx == GPIOA) port_mask = 0x01;
80001b8c:	fbc42703          	lw	a4,-68(s0)
80001b90:	280007b7          	lui	a5,0x28000
80001b94:	00f71563          	bne	a4,a5,80001b9e <gpio_init_input+0x78>
80001b98:	4785                	li	a5,1
80001b9a:	fef407a3          	sb	a5,-17(s0)
  
  if (!(gpio_qual_initialized & port_mask)) {
80001b9e:	e601c783          	lbu	a5,-416(gp) # 400005e0 <gpio_qual_initialized>
80001ba2:	fef44703          	lbu	a4,-17(s0)
80001ba6:	8ff9                	and	a5,a5,a4
80001ba8:	0ff7f793          	zext.b	a5,a5
80001bac:	ef99                	bnez	a5,80001bca <gpio_init_input+0xa4>
    GPIO_QualSampleConfig(GPIOx, 1000); //    ( HCLK)
80001bae:	3e800593          	li	a1,1000
80001bb2:	fbc42503          	lw	a0,-68(s0)
80001bb6:	34dd                	jal	8000169c <GPIO_QualSampleConfig>
    gpio_qual_initialized |= port_mask;
80001bb8:	e601c783          	lbu	a5,-416(gp) # 400005e0 <gpio_qual_initialized>
80001bbc:	fef44703          	lbu	a4,-17(s0)
80001bc0:	8fd9                	or	a5,a5,a4
80001bc2:	0ff7f713          	zext.b	a4,a5
80001bc6:	e6e18023          	sb	a4,-416(gp) # 400005e0 <gpio_qual_initialized>
  }
  
  GPIO_QualModeConfig(GPIOx, Pin, GPIO_QualMode_6Sample); //   
80001bca:	4605                	li	a2,1
80001bcc:	fb842583          	lw	a1,-72(s0)
80001bd0:	fbc42503          	lw	a0,-68(s0)
80001bd4:	3479                	jal	80001662 <GPIO_QualModeConfig>
  GPIO_QualCmd(GPIOx, Pin, ENABLE);
80001bd6:	4605                	li	a2,1
80001bd8:	fb842583          	lw	a1,-72(s0)
80001bdc:	fbc42503          	lw	a0,-68(s0)
80001be0:	3cf1                	jal	800016bc <GPIO_QualCmd>
}
80001be2:	0001                	nop
80001be4:	40b6                	lw	ra,76(sp)
80001be6:	4426                	lw	s0,72(sp)
80001be8:	6161                	addi	sp,sp,80
80001bea:	8082                	ret

80001bec <gpio_init_input_irq>:

static void gpio_init_input_irq(GPIO_TypeDef* GPIOx, uint32_t Pin, GPIO_PullMode_TypeDef pull_mode, volatile uint8_t* last_state)
{
80001bec:	1101                	addi	sp,sp,-32
80001bee:	ce06                	sw	ra,28(sp)
80001bf0:	cc22                	sw	s0,24(sp)
80001bf2:	1000                	addi	s0,sp,32
80001bf4:	fea42623          	sw	a0,-20(s0)
80001bf8:	feb42423          	sw	a1,-24(s0)
80001bfc:	fec42223          	sw	a2,-28(s0)
80001c00:	fed42023          	sw	a3,-32(s0)
  //     
  gpio_init_input(GPIOx, Pin, pull_mode);
80001c04:	fe442603          	lw	a2,-28(s0)
80001c08:	fe842583          	lw	a1,-24(s0)
80001c0c:	fec42503          	lw	a0,-20(s0)
80001c10:	3f19                	jal	80001b26 <gpio_init_input>
  
  //  
  GPIO_ITTypeConfig(GPIOx, Pin, GPIO_IntType_Edge);
80001c12:	4605                	li	a2,1
80001c14:	fe842583          	lw	a1,-24(s0)
80001c18:	fec42503          	lw	a0,-20(s0)
80001c1c:	3e11                	jal	80001730 <GPIO_ITTypeConfig>
  GPIO_ITPolConfig(GPIOx, Pin, GPIO_IntPol_Negative);
80001c1e:	4601                	li	a2,0
80001c20:	fe842583          	lw	a1,-24(s0)
80001c24:	fec42503          	lw	a0,-20(s0)
80001c28:	3689                	jal	8000176a <GPIO_ITPolConfig>
  GPIO_ITEdgeConfig(GPIOx, Pin, GPIO_IntEdge_Any); //    
80001c2a:	4605                	li	a2,1
80001c2c:	fe842583          	lw	a1,-24(s0)
80001c30:	fec42503          	lw	a0,-20(s0)
80001c34:	3e85                	jal	800017a4 <GPIO_ITEdgeConfig>
  GPIO_ITStatusClear(GPIOx, Pin);
80001c36:	fe842583          	lw	a1,-24(s0)
80001c3a:	fec42503          	lw	a0,-20(s0)
80001c3e:	3119                	jal	80001844 <GPIO_ITStatusClear>
  
  //     ( = 1)
  if (last_state != NULL) {
80001c40:	fe042783          	lw	a5,-32(s0)
80001c44:	c385                	beqz	a5,80001c64 <gpio_init_input_irq+0x78>
    *last_state = GPIO_ReadBit(GPIOx, Pin) ? 1 : 0;
80001c46:	fe842583          	lw	a1,-24(s0)
80001c4a:	fec42503          	lw	a0,-20(s0)
80001c4e:	326d                	jal	800015f8 <GPIO_ReadBit>
80001c50:	87aa                	mv	a5,a0
80001c52:	00f037b3          	snez	a5,a5
80001c56:	0ff7f793          	zext.b	a5,a5
80001c5a:	873e                	mv	a4,a5
80001c5c:	fe042783          	lw	a5,-32(s0)
80001c60:	00e78023          	sb	a4,0(a5) # 28000000 <STACK_SIZE+0x27fff800>
  }
  
  //  
  GPIO_ITCmd(GPIOx, Pin, ENABLE);
80001c64:	4605                	li	a2,1
80001c66:	fe842583          	lw	a1,-24(s0)
80001c6a:	fec42503          	lw	a0,-20(s0)
80001c6e:	3e85                	jal	800017de <GPIO_ITCmd>
}
80001c70:	0001                	nop
80001c72:	40f2                	lw	ra,28(sp)
80001c74:	4462                	lw	s0,24(sp)
80001c76:	6105                	addi	sp,sp,32
80001c78:	8082                	ret

80001c7a <gpio_init>:

static void gpio_init(void)
{
80001c7a:	1141                	addi	sp,sp,-16
80001c7c:	c606                	sw	ra,12(sp)
80001c7e:	c422                	sw	s0,8(sp)
80001c80:	0800                	addi	s0,sp,16
  //   GPIOA
  RCU->CGCFGAHB_bit.GPIOAEN = 1;
80001c82:	3000e7b7          	lui	a5,0x3000e
80001c86:	0007d703          	lhu	a4,0(a5) # 3000e000 <STACK_SIZE+0x3000d800>
80001c8a:	10076713          	ori	a4,a4,256
80001c8e:	00e79023          	sh	a4,0(a5)
  RCU->RSTDISAHB_bit.GPIOAEN = 1;
80001c92:	3000e7b7          	lui	a5,0x3000e
80001c96:	0107d703          	lhu	a4,16(a5) # 3000e010 <STACK_SIZE+0x3000d810>
80001c9a:	10076713          	ori	a4,a4,256
80001c9e:	00e79823          	sh	a4,16(a5)

  // LED  PA12-PA15 ( :  )
  gpio_init_output(GPIOA, GPIO_Pin_12, 0);
80001ca2:	4601                	li	a2,0
80001ca4:	6585                	lui	a1,0x1
80001ca6:	28000537          	lui	a0,0x28000
80001caa:	3501                	jal	80001aaa <gpio_init_output>
  gpio_init_output(GPIOA, GPIO_Pin_13, 0);
80001cac:	4601                	li	a2,0
80001cae:	6589                	lui	a1,0x2
80001cb0:	28000537          	lui	a0,0x28000
80001cb4:	3bdd                	jal	80001aaa <gpio_init_output>
  gpio_init_output(GPIOA, GPIO_Pin_14, 0);
80001cb6:	4601                	li	a2,0
80001cb8:	6591                	lui	a1,0x4
80001cba:	28000537          	lui	a0,0x28000
80001cbe:	33f5                	jal	80001aaa <gpio_init_output>
  gpio_init_output(GPIOA, GPIO_Pin_15, 0);
80001cc0:	4601                	li	a2,0
80001cc2:	65a1                	lui	a1,0x8
80001cc4:	28000537          	lui	a0,0x28000
80001cc8:	33cd                	jal	80001aaa <gpio_init_output>

  //     gpio_irq_init()  gpio_init_input_irq()
}
80001cca:	0001                	nop
80001ccc:	40b2                	lw	ra,12(sp)
80001cce:	4422                	lw	s0,8(sp)
80001cd0:	0141                	addi	sp,sp,16
80001cd2:	8082                	ret

80001cd4 <gpio_irq_init>:

//   GPIO  
static void gpio_irq_init(void)
{
80001cd4:	1141                	addi	sp,sp,-16
80001cd6:	c606                	sw	ra,12(sp)
80001cd8:	c422                	sw	s0,8(sp)
80001cda:	0800                	addi	s0,sp,16
  //  PA0-PA3   (PA8  PA9   UART4)
  gpio_init_input_irq(GPIOA, GPIO_Pin_0, GPIO_PullMode_PU, &g_btn_last_state[0]);
80001cdc:	88018693          	addi	a3,gp,-1920 # 40000000 <g_btn_last_state>
80001ce0:	4605                	li	a2,1
80001ce2:	4585                	li	a1,1
80001ce4:	28000537          	lui	a0,0x28000
80001ce8:	3711                	jal	80001bec <gpio_init_input_irq>
  gpio_init_input_irq(GPIOA, GPIO_Pin_1, GPIO_PullMode_PU, &g_btn_last_state[1]);
80001cea:	88118693          	addi	a3,gp,-1919 # 40000001 <g_btn_last_state+0x1>
80001cee:	4605                	li	a2,1
80001cf0:	4589                	li	a1,2
80001cf2:	28000537          	lui	a0,0x28000
80001cf6:	3ddd                	jal	80001bec <gpio_init_input_irq>
  gpio_init_input_irq(GPIOA, GPIO_Pin_2, GPIO_PullMode_PU, &g_btn_last_state[2]);
80001cf8:	88218693          	addi	a3,gp,-1918 # 40000002 <g_btn_last_state+0x2>
80001cfc:	4605                	li	a2,1
80001cfe:	4591                	li	a1,4
80001d00:	28000537          	lui	a0,0x28000
80001d04:	35e5                	jal	80001bec <gpio_init_input_irq>
  gpio_init_input_irq(GPIOA, GPIO_Pin_3, GPIO_PullMode_PU, &g_btn_last_state[3]);
80001d06:	88318693          	addi	a3,gp,-1917 # 40000003 <g_btn_last_state+0x3>
80001d0a:	4605                	li	a2,1
80001d0c:	45a1                	li	a1,8
80001d0e:	28000537          	lui	a0,0x28000
80001d12:	3de9                	jal	80001bec <gpio_init_input_irq>
  
  //    PLIC     GPIO
  PLIC_SetPriority(PLIC_GPIO_VECTNUM, 1);
80001d14:	4585                	li	a1,1
80001d16:	4515                	li	a0,5
80001d18:	df8fe0ef          	jal	ra,80000310 <PLIC_SetPriority>
  PLIC_SetIrqHandler(Plic_Mach_Target, PLIC_GPIO_VECTNUM, gpio_irq_handler);
80001d1c:	800027b7          	lui	a5,0x80002
80001d20:	d3e78613          	addi	a2,a5,-706 # 80001d3e <__data_source_start+0xffff9f32>
80001d24:	4595                	li	a1,5
80001d26:	4501                	li	a0,0
80001d28:	d9cfe0ef          	jal	ra,800002c4 <PLIC_SetIrqHandler>
  PLIC_IntEnable(Plic_Mach_Target, PLIC_GPIO_VECTNUM);
80001d2c:	4595                	li	a1,5
80001d2e:	4501                	li	a0,0
80001d30:	e0afe0ef          	jal	ra,8000033a <PLIC_IntEnable>
}
80001d34:	0001                	nop
80001d36:	40b2                	lw	ra,12(sp)
80001d38:	4422                	lw	s0,8(sp)
80001d3a:	0141                	addi	sp,sp,16
80001d3c:	8082                	ret

80001d3e <gpio_irq_handler>:

//   GPIO ()
static void gpio_irq_handler(void)
{
80001d3e:	7139                	addi	sp,sp,-64
80001d40:	de06                	sw	ra,60(sp)
80001d42:	dc22                	sw	s0,56(sp)
80001d44:	0080                	addi	s0,sp,64
  uint32_t now = ms_ticks;
80001d46:	e5c1a783          	lw	a5,-420(gp) # 400005dc <ms_ticks>
80001d4a:	fef42423          	sw	a5,-24(s0)
  
  const uint32_t btn_pins[4] = {GPIO_Pin_0, GPIO_Pin_1, GPIO_Pin_2, GPIO_Pin_3};
80001d4e:	800087b7          	lui	a5,0x80008
80001d52:	b0478793          	addi	a5,a5,-1276 # 80007b04 <__data_source_start+0xfffffcf8>
80001d56:	4390                	lw	a2,0(a5)
80001d58:	43d4                	lw	a3,4(a5)
80001d5a:	4798                	lw	a4,8(a5)
80001d5c:	47dc                	lw	a5,12(a5)
80001d5e:	fcc42a23          	sw	a2,-44(s0)
80001d62:	fcd42c23          	sw	a3,-40(s0)
80001d66:	fce42e23          	sw	a4,-36(s0)
80001d6a:	fef42023          	sw	a5,-32(s0)
  const uint32_t led_pins[4] = {GPIO_Pin_12, GPIO_Pin_13, GPIO_Pin_14, GPIO_Pin_15};
80001d6e:	800087b7          	lui	a5,0x80008
80001d72:	b1478793          	addi	a5,a5,-1260 # 80007b14 <__data_source_start+0xfffffd08>
80001d76:	4390                	lw	a2,0(a5)
80001d78:	43d4                	lw	a3,4(a5)
80001d7a:	4798                	lw	a4,8(a5)
80001d7c:	47dc                	lw	a5,12(a5)
80001d7e:	fcc42223          	sw	a2,-60(s0)
80001d82:	fcd42423          	sw	a3,-56(s0)
80001d86:	fce42623          	sw	a4,-52(s0)
80001d8a:	fcf42823          	sw	a5,-48(s0)
  
  //   4  PA0-PA3
  for (uint8_t i = 0; i < 4; i++) {
80001d8e:	fe0407a3          	sb	zero,-17(s0)
80001d92:	a2f9                	j	80001f60 <gpio_irq_handler+0x222>
    if (GPIO_ITStatus(GPIOA, btn_pins[i]) == SET) {
80001d94:	fef44783          	lbu	a5,-17(s0)
80001d98:	078a                	slli	a5,a5,0x2
80001d9a:	17c1                	addi	a5,a5,-16
80001d9c:	97a2                	add	a5,a5,s0
80001d9e:	fe47a783          	lw	a5,-28(a5)
80001da2:	85be                	mv	a1,a5
80001da4:	28000537          	lui	a0,0x28000
80001da8:	3c85                	jal	80001818 <GPIO_ITStatus>
80001daa:	872a                	mv	a4,a0
80001dac:	4785                	li	a5,1
80001dae:	1af71463          	bne	a4,a5,80001f56 <gpio_irq_handler+0x218>
      uint8_t btn_current = GPIO_ReadBit(GPIOA, btn_pins[i]) ? 1 : 0;
80001db2:	fef44783          	lbu	a5,-17(s0)
80001db6:	078a                	slli	a5,a5,0x2
80001db8:	17c1                	addi	a5,a5,-16
80001dba:	97a2                	add	a5,a5,s0
80001dbc:	fe47a783          	lw	a5,-28(a5)
80001dc0:	85be                	mv	a1,a5
80001dc2:	28000537          	lui	a0,0x28000
80001dc6:	380d                	jal	800015f8 <GPIO_ReadBit>
80001dc8:	87aa                	mv	a5,a0
80001dca:	00f037b3          	snez	a5,a5
80001dce:	0ff7f793          	zext.b	a5,a5
80001dd2:	fef403a3          	sb	a5,-25(s0)
      
      if (g_btn_last_state[i] == 1 && btn_current == 0) {
80001dd6:	fef44703          	lbu	a4,-17(s0)
80001dda:	88018793          	addi	a5,gp,-1920 # 40000000 <g_btn_last_state>
80001dde:	97ba                	add	a5,a5,a4
80001de0:	0007c783          	lbu	a5,0(a5)
80001de4:	0ff7f713          	zext.b	a4,a5
80001de8:	4785                	li	a5,1
80001dea:	0ef71c63          	bne	a4,a5,80001ee2 <gpio_irq_handler+0x1a4>
80001dee:	fe744783          	lbu	a5,-25(s0)
80001df2:	0e079863          	bnez	a5,80001ee2 <gpio_irq_handler+0x1a4>
        //   (  1  0)
        if ((now - g_btn_last_ms[i]) >= g_debounce_ms) {
80001df6:	fef44783          	lbu	a5,-17(s0)
80001dfa:	e4c18713          	addi	a4,gp,-436 # 400005cc <g_btn_last_ms>
80001dfe:	078a                	slli	a5,a5,0x2
80001e00:	97ba                	add	a5,a5,a4
80001e02:	439c                	lw	a5,0(a5)
80001e04:	fe842703          	lw	a4,-24(s0)
80001e08:	8f1d                	sub	a4,a4,a5
80001e0a:	03200793          	li	a5,50
80001e0e:	12f76963          	bltu	a4,a5,80001f40 <gpio_irq_handler+0x202>
          //    LED (PA12-PA15)
          led_state[i] ^= 1u;
80001e12:	fef44703          	lbu	a4,-17(s0)
80001e16:	e4818793          	addi	a5,gp,-440 # 400005c8 <led_state>
80001e1a:	97ba                	add	a5,a5,a4
80001e1c:	0007c783          	lbu	a5,0(a5)
80001e20:	0ff7f793          	zext.b	a5,a5
80001e24:	fef44683          	lbu	a3,-17(s0)
80001e28:	0017c793          	xori	a5,a5,1
80001e2c:	0ff7f713          	zext.b	a4,a5
80001e30:	e4818793          	addi	a5,gp,-440 # 400005c8 <led_state>
80001e34:	97b6                	add	a5,a5,a3
80001e36:	00e78023          	sb	a4,0(a5)
          if (led_state[i]) {
80001e3a:	fef44703          	lbu	a4,-17(s0)
80001e3e:	e4818793          	addi	a5,gp,-440 # 400005c8 <led_state>
80001e42:	97ba                	add	a5,a5,a4
80001e44:	0007c783          	lbu	a5,0(a5)
80001e48:	0ff7f793          	zext.b	a5,a5
80001e4c:	cf8d                	beqz	a5,80001e86 <gpio_irq_handler+0x148>
            GPIO_SetBits(GPIOA, led_pins[i]);
80001e4e:	fef44783          	lbu	a5,-17(s0)
80001e52:	078a                	slli	a5,a5,0x2
80001e54:	17c1                	addi	a5,a5,-16
80001e56:	97a2                	add	a5,a5,s0
80001e58:	fd47a783          	lw	a5,-44(a5)
80001e5c:	85be                	mv	a1,a5
80001e5e:	28000537          	lui	a0,0x28000
80001e62:	fc0ff0ef          	jal	ra,80001622 <GPIO_SetBits>
            printf("LED%d ON (PA%d)\r\n", i+1, 12+i);
80001e66:	fef44783          	lbu	a5,-17(s0)
80001e6a:	00178713          	addi	a4,a5,1
80001e6e:	fef44783          	lbu	a5,-17(s0)
80001e72:	07b1                	addi	a5,a5,12
80001e74:	863e                	mv	a2,a5
80001e76:	85ba                	mv	a1,a4
80001e78:	800087b7          	lui	a5,0x80008
80001e7c:	adc78513          	addi	a0,a5,-1316 # 80007adc <__data_source_start+0xfffffcd0>
80001e80:	f9bfe0ef          	jal	ra,80000e1a <printf>
80001e84:	a825                	j	80001ebc <gpio_irq_handler+0x17e>
          } else {
            GPIO_ClearBits(GPIOA, led_pins[i]);
80001e86:	fef44783          	lbu	a5,-17(s0)
80001e8a:	078a                	slli	a5,a5,0x2
80001e8c:	17c1                	addi	a5,a5,-16
80001e8e:	97a2                	add	a5,a5,s0
80001e90:	fd47a783          	lw	a5,-44(a5)
80001e94:	85be                	mv	a1,a5
80001e96:	28000537          	lui	a0,0x28000
80001e9a:	fa8ff0ef          	jal	ra,80001642 <GPIO_ClearBits>
            printf("LED%d OFF (PA%d)\r\n", i+1, 12+i);
80001e9e:	fef44783          	lbu	a5,-17(s0)
80001ea2:	00178713          	addi	a4,a5,1
80001ea6:	fef44783          	lbu	a5,-17(s0)
80001eaa:	07b1                	addi	a5,a5,12
80001eac:	863e                	mv	a2,a5
80001eae:	85ba                	mv	a1,a4
80001eb0:	800087b7          	lui	a5,0x80008
80001eb4:	af078513          	addi	a0,a5,-1296 # 80007af0 <__data_source_start+0xfffffce4>
80001eb8:	f63fe0ef          	jal	ra,80000e1a <printf>
          }
          g_btn_last_ms[i] = now;
80001ebc:	fef44783          	lbu	a5,-17(s0)
80001ec0:	e4c18713          	addi	a4,gp,-436 # 400005cc <g_btn_last_ms>
80001ec4:	078a                	slli	a5,a5,0x2
80001ec6:	97ba                	add	a5,a5,a4
80001ec8:	fe842703          	lw	a4,-24(s0)
80001ecc:	c398                	sw	a4,0(a5)
          g_btn_last_state[i] = btn_current;
80001ece:	fef44703          	lbu	a4,-17(s0)
80001ed2:	88018793          	addi	a5,gp,-1920 # 40000000 <g_btn_last_state>
80001ed6:	97ba                	add	a5,a5,a4
80001ed8:	fe744703          	lbu	a4,-25(s0)
80001edc:	00e78023          	sb	a4,0(a5)
        if ((now - g_btn_last_ms[i]) >= g_debounce_ms) {
80001ee0:	a085                	j	80001f40 <gpio_irq_handler+0x202>
        }
      } else if (g_btn_last_state[i] == 0 && btn_current == 1) {
80001ee2:	fef44703          	lbu	a4,-17(s0)
80001ee6:	88018793          	addi	a5,gp,-1920 # 40000000 <g_btn_last_state>
80001eea:	97ba                	add	a5,a5,a4
80001eec:	0007c783          	lbu	a5,0(a5)
80001ef0:	0ff7f793          	zext.b	a5,a5
80001ef4:	e7b1                	bnez	a5,80001f40 <gpio_irq_handler+0x202>
80001ef6:	fe744703          	lbu	a4,-25(s0)
80001efa:	4785                	li	a5,1
80001efc:	04f71263          	bne	a4,a5,80001f40 <gpio_irq_handler+0x202>
        //   (  0  1)
        if ((now - g_btn_last_ms[i]) >= g_debounce_ms) {
80001f00:	fef44783          	lbu	a5,-17(s0)
80001f04:	e4c18713          	addi	a4,gp,-436 # 400005cc <g_btn_last_ms>
80001f08:	078a                	slli	a5,a5,0x2
80001f0a:	97ba                	add	a5,a5,a4
80001f0c:	439c                	lw	a5,0(a5)
80001f0e:	fe842703          	lw	a4,-24(s0)
80001f12:	8f1d                	sub	a4,a4,a5
80001f14:	03200793          	li	a5,50
80001f18:	02f76463          	bltu	a4,a5,80001f40 <gpio_irq_handler+0x202>
          g_btn_last_state[i] = btn_current;
80001f1c:	fef44703          	lbu	a4,-17(s0)
80001f20:	88018793          	addi	a5,gp,-1920 # 40000000 <g_btn_last_state>
80001f24:	97ba                	add	a5,a5,a4
80001f26:	fe744703          	lbu	a4,-25(s0)
80001f2a:	00e78023          	sb	a4,0(a5)
          g_btn_last_ms[i] = now;
80001f2e:	fef44783          	lbu	a5,-17(s0)
80001f32:	e4c18713          	addi	a4,gp,-436 # 400005cc <g_btn_last_ms>
80001f36:	078a                	slli	a5,a5,0x2
80001f38:	97ba                	add	a5,a5,a4
80001f3a:	fe842703          	lw	a4,-24(s0)
80001f3e:	c398                	sw	a4,0(a5)
        }
      }
      
      GPIO_ITStatusClear(GPIOA, btn_pins[i]);
80001f40:	fef44783          	lbu	a5,-17(s0)
80001f44:	078a                	slli	a5,a5,0x2
80001f46:	17c1                	addi	a5,a5,-16
80001f48:	97a2                	add	a5,a5,s0
80001f4a:	fe47a783          	lw	a5,-28(a5)
80001f4e:	85be                	mv	a1,a5
80001f50:	28000537          	lui	a0,0x28000
80001f54:	38c5                	jal	80001844 <GPIO_ITStatusClear>
  for (uint8_t i = 0; i < 4; i++) {
80001f56:	fef44783          	lbu	a5,-17(s0)
80001f5a:	0785                	addi	a5,a5,1
80001f5c:	fef407a3          	sb	a5,-17(s0)
80001f60:	fef44703          	lbu	a4,-17(s0)
80001f64:	478d                	li	a5,3
80001f66:	e2e7f7e3          	bgeu	a5,a4,80001d94 <gpio_irq_handler+0x56>
    }
  }
}
80001f6a:	0001                	nop
80001f6c:	0001                	nop
80001f6e:	50f2                	lw	ra,60(sp)
80001f70:	5462                	lw	s0,56(sp)
80001f72:	6121                	addi	sp,sp,64
80001f74:	8082                	ret

80001f76 <tmr32_init>:

static void tmr32_init(void) 
{
80001f76:	1101                	addi	sp,sp,-32
80001f78:	ce06                	sw	ra,28(sp)
80001f7a:	cc22                	sw	s0,24(sp)
80001f7c:	1000                	addi	s0,sp,32
  //  TMR32
  RCU->CGCFGAPB_bit.TMR32EN = 1;
80001f7e:	3000e7b7          	lui	a5,0x3000e
80001f82:	4798                	lw	a4,8(a5)
80001f84:	00176713          	ori	a4,a4,1
80001f88:	c798                	sw	a4,8(a5)
  RCU->RSTDISAPB_bit.TMR32EN = 1;
80001f8a:	3000e7b7          	lui	a5,0x3000e
80001f8e:	4f98                	lw	a4,24(a5)
80001f90:	00176713          	ori	a4,a4,1
80001f94:	cf98                	sw	a4,24(a5)

  //  : SYSCLK / 8,  Up  CAPCOM0,  ~1 
  TMR32_SetClksel(TMR32_Clksel_SysClk);
80001f96:	4501                	li	a0,0
80001f98:	d1aff0ef          	jal	ra,800014b2 <TMR32_SetClksel>
  TMR32_SetDivider(TMR32_Div_8);
80001f9c:	450d                	li	a0,3
80001f9e:	ce8ff0ef          	jal	ra,80001486 <TMR32_SetDivider>
  TMR32_SetMode(TMR32_Mode_Capcom_Up);
80001fa2:	4505                	li	a0,1
80001fa4:	cb6ff0ef          	jal	ra,8000145a <TMR32_SetMode>
  uint32_t cmp = (SystemCoreClock / 8u) / 1000u; // 1 
80001fa8:	e181a703          	lw	a4,-488(gp) # 40000598 <SystemCoreClock>
80001fac:	6789                	lui	a5,0x2
80001fae:	f4078793          	addi	a5,a5,-192 # 1f40 <STACK_SIZE+0x1740>
80001fb2:	02f757b3          	divu	a5,a4,a5
80001fb6:	fef42623          	sw	a5,-20(s0)
  if (cmp == 0) cmp = 1;
80001fba:	fec42783          	lw	a5,-20(s0)
80001fbe:	e781                	bnez	a5,80001fc6 <tmr32_init+0x50>
80001fc0:	4785                	li	a5,1
80001fc2:	fef42623          	sw	a5,-20(s0)
  TMR32_CAPCOM_SetComparator(TMR32_CAPCOM_0, cmp);
80001fc6:	fec42583          	lw	a1,-20(s0)
80001fca:	4501                	li	a0,0
80001fcc:	d8eff0ef          	jal	ra,8000155a <TMR32_CAPCOM_SetComparator>
  TMR32_SetCounter(0);
80001fd0:	4501                	li	a0,0
80001fd2:	d0cff0ef          	jal	ra,800014de <TMR32_SetCounter>

  //     ()
  TMR32_ITCmd(TMR32_IT_TimerUpdate, ENABLE);
80001fd6:	4585                	li	a1,1
80001fd8:	4505                	li	a0,1
80001fda:	d20ff0ef          	jal	ra,800014fa <TMR32_ITCmd>

  //    PLIC
  PLIC_SetPriority(PLIC_TMR32_VECTNUM, 1);
80001fde:	4585                	li	a1,1
80001fe0:	4519                	li	a0,6
80001fe2:	b2efe0ef          	jal	ra,80000310 <PLIC_SetPriority>
  PLIC_SetIrqHandler(Plic_Mach_Target, PLIC_TMR32_VECTNUM, tmr32_irq_handler);
80001fe6:	800027b7          	lui	a5,0x80002
80001fea:	00878613          	addi	a2,a5,8 # 80002008 <__data_source_start+0xffffa1fc>
80001fee:	4599                	li	a1,6
80001ff0:	4501                	li	a0,0
80001ff2:	ad2fe0ef          	jal	ra,800002c4 <PLIC_SetIrqHandler>
  PLIC_IntEnable(Plic_Mach_Target, PLIC_TMR32_VECTNUM);
80001ff6:	4599                	li	a1,6
80001ff8:	4501                	li	a0,0
80001ffa:	b40fe0ef          	jal	ra,8000033a <PLIC_IntEnable>
}
80001ffe:	0001                	nop
80002000:	40f2                	lw	ra,28(sp)
80002002:	4462                	lw	s0,24(sp)
80002004:	6105                	addi	sp,sp,32
80002006:	8082                	ret

80002008 <tmr32_irq_handler>:

static void tmr32_irq_handler(void)
{
80002008:	1141                	addi	sp,sp,-16
8000200a:	c606                	sw	ra,12(sp)
8000200c:	c422                	sw	s0,8(sp)
8000200e:	0800                	addi	s0,sp,16
  //  ,  
  ms_ticks++;
80002010:	e5c1a783          	lw	a5,-420(gp) # 400005dc <ms_ticks>
80002014:	00178713          	addi	a4,a5,1
80002018:	e4e1ae23          	sw	a4,-420(gp) # 400005dc <ms_ticks>
  // 1    OSDP (  LED)
  osdp_tick_1ms();
8000201c:	71f000ef          	jal	ra,80002f3a <osdp_tick_1ms>
  TMR32_ITClear(TMR32_IT_TimerUpdate);
80002020:	4505                	li	a0,1
80002022:	d14ff0ef          	jal	ra,80001536 <TMR32_ITClear>
}
80002026:	0001                	nop
80002028:	40b2                	lw	ra,12(sp)
8000202a:	4422                	lw	s0,8(sp)
8000202c:	0141                	addi	sp,sp,16
8000202e:	8082                	ret

80002030 <main>:



//-- Main ----------------------------------------------------------------------
int main(void)
{
80002030:	1141                	addi	sp,sp,-16
80002032:	c606                	sw	ra,12(sp)
80002034:	c422                	sw	s0,8(sp)
80002036:	0800                	addi	s0,sp,16
  periph_init();
80002038:	3ab9                	jal	80001996 <periph_init>
  while(1)
8000203a:	0001                	nop
8000203c:	bffd                	j	8000203a <main+0xa>

8000203e <ccitt_crc16_update>:
0xef1f,0xff3e,0xcf5d,0xdf7c,0xaf9b,0xbfba,0x8fd9,0x9ff8,
0x6e17,0x7e36,0x4e55,0x5e74,0x2e93,0x3eb2,0x0ed1,0x1ef0
};

uint16_t ccitt_crc16_update(uint16_t crc, uint8_t byte)
{
8000203e:	1101                	addi	sp,sp,-32
80002040:	ce22                	sw	s0,28(sp)
80002042:	1000                	addi	s0,sp,32
80002044:	87aa                	mv	a5,a0
80002046:	872e                	mv	a4,a1
80002048:	fef41723          	sh	a5,-18(s0)
8000204c:	87ba                	mv	a5,a4
8000204e:	fef406a3          	sb	a5,-19(s0)
	crc = (crc << 8) ^ crc_table[((crc >> 8) ^ byte) & 0x00FF];
80002052:	fee45783          	lhu	a5,-18(s0)
80002056:	07a2                	slli	a5,a5,0x8
80002058:	01079713          	slli	a4,a5,0x10
8000205c:	8741                	srai	a4,a4,0x10
8000205e:	fee45783          	lhu	a5,-18(s0)
80002062:	83a1                	srli	a5,a5,0x8
80002064:	07c2                	slli	a5,a5,0x10
80002066:	83c1                	srli	a5,a5,0x10
80002068:	86be                	mv	a3,a5
8000206a:	fed44783          	lbu	a5,-19(s0)
8000206e:	8fb5                	xor	a5,a5,a3
80002070:	0ff7f793          	zext.b	a5,a5
80002074:	800086b7          	lui	a3,0x80008
80002078:	b3068693          	addi	a3,a3,-1232 # 80007b30 <__data_source_start+0xfffffd24>
8000207c:	0786                	slli	a5,a5,0x1
8000207e:	97b6                	add	a5,a5,a3
80002080:	0007d783          	lhu	a5,0(a5)
80002084:	07c2                	slli	a5,a5,0x10
80002086:	87c1                	srai	a5,a5,0x10
80002088:	8fb9                	xor	a5,a5,a4
8000208a:	07c2                	slli	a5,a5,0x10
8000208c:	87c1                	srai	a5,a5,0x10
8000208e:	fef41723          	sh	a5,-18(s0)
	return crc;
80002092:	fee45783          	lhu	a5,-18(s0)
}
80002096:	853e                	mv	a0,a5
80002098:	4472                	lw	s0,28(sp)
8000209a:	6105                	addi	sp,sp,32
8000209c:	8082                	ret

8000209e <ccitt_crc16_calc>:

uint16_t ccitt_crc16_calc(uint16_t initcrc, const uint8_t *data, uint16_t len)
{
8000209e:	7179                	addi	sp,sp,-48
800020a0:	d622                	sw	s0,44(sp)
800020a2:	1800                	addi	s0,sp,48
800020a4:	87aa                	mv	a5,a0
800020a6:	fcb42c23          	sw	a1,-40(s0)
800020aa:	8732                	mv	a4,a2
800020ac:	fcf41f23          	sh	a5,-34(s0)
800020b0:	87ba                	mv	a5,a4
800020b2:	fcf41e23          	sh	a5,-36(s0)
	uint16_t crc = initcrc;
800020b6:	fde45783          	lhu	a5,-34(s0)
800020ba:	fef41723          	sh	a5,-18(s0)
	for (uint16_t i = 0; i < len; i++) {
800020be:	fe041623          	sh	zero,-20(s0)
800020c2:	a899                	j	80002118 <ccitt_crc16_calc+0x7a>
		crc = (crc << 8) ^ crc_table[((crc >> 8) ^ data[i]) & 0x00FF];
800020c4:	fee45783          	lhu	a5,-18(s0)
800020c8:	07a2                	slli	a5,a5,0x8
800020ca:	01079713          	slli	a4,a5,0x10
800020ce:	8741                	srai	a4,a4,0x10
800020d0:	fee45783          	lhu	a5,-18(s0)
800020d4:	83a1                	srli	a5,a5,0x8
800020d6:	07c2                	slli	a5,a5,0x10
800020d8:	83c1                	srli	a5,a5,0x10
800020da:	863e                	mv	a2,a5
800020dc:	fec45783          	lhu	a5,-20(s0)
800020e0:	fd842683          	lw	a3,-40(s0)
800020e4:	97b6                	add	a5,a5,a3
800020e6:	0007c783          	lbu	a5,0(a5)
800020ea:	8fb1                	xor	a5,a5,a2
800020ec:	0ff7f793          	zext.b	a5,a5
800020f0:	800086b7          	lui	a3,0x80008
800020f4:	b3068693          	addi	a3,a3,-1232 # 80007b30 <__data_source_start+0xfffffd24>
800020f8:	0786                	slli	a5,a5,0x1
800020fa:	97b6                	add	a5,a5,a3
800020fc:	0007d783          	lhu	a5,0(a5)
80002100:	07c2                	slli	a5,a5,0x10
80002102:	87c1                	srai	a5,a5,0x10
80002104:	8fb9                	xor	a5,a5,a4
80002106:	07c2                	slli	a5,a5,0x10
80002108:	87c1                	srai	a5,a5,0x10
8000210a:	fef41723          	sh	a5,-18(s0)
	for (uint16_t i = 0; i < len; i++) {
8000210e:	fec45783          	lhu	a5,-20(s0)
80002112:	0785                	addi	a5,a5,1
80002114:	fef41623          	sh	a5,-20(s0)
80002118:	fec45703          	lhu	a4,-20(s0)
8000211c:	fdc45783          	lhu	a5,-36(s0)
80002120:	faf762e3          	bltu	a4,a5,800020c4 <ccitt_crc16_calc+0x26>
	}
	return crc;
80002124:	fee45783          	lhu	a5,-18(s0)
}
80002128:	853e                	mv	a0,a5
8000212a:	5432                	lw	s0,44(sp)
8000212c:	6145                	addi	sp,sp,48
8000212e:	8082                	ret

80002130 <osdp_crc_is_ok>:

int osdp_crc_is_ok(const uint8_t *data, uint16_t len)
{
80002130:	7179                	addi	sp,sp,-48
80002132:	d606                	sw	ra,44(sp)
80002134:	d422                	sw	s0,40(sp)
80002136:	1800                	addi	s0,sp,48
80002138:	fca42e23          	sw	a0,-36(s0)
8000213c:	87ae                	mv	a5,a1
8000213e:	fcf41d23          	sh	a5,-38(s0)
	if (len < 2) return 0;
80002142:	fda45703          	lhu	a4,-38(s0)
80002146:	4785                	li	a5,1
80002148:	00e7e463          	bltu	a5,a4,80002150 <osdp_crc_is_ok+0x20>
8000214c:	4781                	li	a5,0
8000214e:	a0ad                	j	800021b8 <osdp_crc_is_ok+0x88>
	uint16_t src_crc = ((uint16_t)data[len - 1] << 8) | data[len - 2];
80002150:	fda45783          	lhu	a5,-38(s0)
80002154:	17fd                	addi	a5,a5,-1
80002156:	fdc42703          	lw	a4,-36(s0)
8000215a:	97ba                	add	a5,a5,a4
8000215c:	0007c783          	lbu	a5,0(a5)
80002160:	07a2                	slli	a5,a5,0x8
80002162:	01079713          	slli	a4,a5,0x10
80002166:	8741                	srai	a4,a4,0x10
80002168:	fda45783          	lhu	a5,-38(s0)
8000216c:	17f9                	addi	a5,a5,-2
8000216e:	fdc42683          	lw	a3,-36(s0)
80002172:	97b6                	add	a5,a5,a3
80002174:	0007c783          	lbu	a5,0(a5)
80002178:	07c2                	slli	a5,a5,0x10
8000217a:	87c1                	srai	a5,a5,0x10
8000217c:	8fd9                	or	a5,a5,a4
8000217e:	07c2                	slli	a5,a5,0x10
80002180:	87c1                	srai	a5,a5,0x10
80002182:	fef41723          	sh	a5,-18(s0)
	uint16_t calc = ccitt_crc16_calc(OSDP_INIT_CRC16, data, (uint16_t)(len - 2));
80002186:	fda45783          	lhu	a5,-38(s0)
8000218a:	17f9                	addi	a5,a5,-2
8000218c:	07c2                	slli	a5,a5,0x10
8000218e:	83c1                	srli	a5,a5,0x10
80002190:	863e                	mv	a2,a5
80002192:	fdc42583          	lw	a1,-36(s0)
80002196:	6789                	lui	a5,0x2
80002198:	d0f78513          	addi	a0,a5,-753 # 1d0f <STACK_SIZE+0x150f>
8000219c:	3709                	jal	8000209e <ccitt_crc16_calc>
8000219e:	87aa                	mv	a5,a0
800021a0:	fef41623          	sh	a5,-20(s0)
	return (src_crc == calc) ? 1 : 0;
800021a4:	fee45703          	lhu	a4,-18(s0)
800021a8:	fec45783          	lhu	a5,-20(s0)
800021ac:	40f707b3          	sub	a5,a4,a5
800021b0:	0017b793          	seqz	a5,a5
800021b4:	0ff7f793          	zext.b	a5,a5
}
800021b8:	853e                	mv	a0,a5
800021ba:	50b2                	lw	ra,44(sp)
800021bc:	5422                	lw	s0,40(sp)
800021be:	6145                	addi	sp,sp,48
800021c0:	8082                	ret

800021c2 <GPIO_ReadBit>:
  * @param   GPIOx   ,  x=A|B|C
  * @param   Pin   
  * @retval  State      ,       .
  */
__STATIC_INLINE BitState GPIO_ReadBit(GPIO_TypeDef* GPIOx, uint32_t Pin)
{
800021c2:	1101                	addi	sp,sp,-32
800021c4:	ce22                	sw	s0,28(sp)
800021c6:	1000                	addi	s0,sp,32
800021c8:	fea42623          	sw	a0,-20(s0)
800021cc:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GET_GPIO_PIN(Pin));

    return (BitState)READ_BIT(GPIOx->DATA, (uint32_t)Pin);
800021d0:	fec42783          	lw	a5,-20(s0)
800021d4:	4398                	lw	a4,0(a5)
800021d6:	fe842783          	lw	a5,-24(s0)
800021da:	8ff9                	and	a5,a5,a4
800021dc:	c399                	beqz	a5,800021e2 <GPIO_ReadBit+0x20>
800021de:	4785                	li	a5,1
800021e0:	a011                	j	800021e4 <GPIO_ReadBit+0x22>
800021e2:	4781                	li	a5,0
}
800021e4:	853e                	mv	a0,a5
800021e6:	4472                	lw	s0,28(sp)
800021e8:	6105                	addi	sp,sp,32
800021ea:	8082                	ret

800021ec <GPIO_SetBits>:
  * @param   GPIOx   ,  x=A|B|C
  * @param   Pin   
  * @retval  void
  */
__STATIC_INLINE void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint32_t Pin)
{
800021ec:	1101                	addi	sp,sp,-32
800021ee:	ce22                	sw	s0,28(sp)
800021f0:	1000                	addi	s0,sp,32
800021f2:	fea42623          	sw	a0,-20(s0)
800021f6:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));

    WRITE_REG(GPIOx->DATAOUTSET, Pin);
800021fa:	fec42783          	lw	a5,-20(s0)
800021fe:	fe842703          	lw	a4,-24(s0)
80002202:	c798                	sw	a4,8(a5)
}
80002204:	0001                	nop
80002206:	4472                	lw	s0,28(sp)
80002208:	6105                	addi	sp,sp,32
8000220a:	8082                	ret

8000220c <GPIO_ClearBits>:
  * @param   GPIOx   ,  x=A|B|C
  * @param   Pin   
  * @retval  void
  */
__STATIC_INLINE void GPIO_ClearBits(GPIO_TypeDef* GPIOx, uint32_t Pin)
{
8000220c:	1101                	addi	sp,sp,-32
8000220e:	ce22                	sw	s0,28(sp)
80002210:	1000                	addi	s0,sp,32
80002212:	fea42623          	sw	a0,-20(s0)
80002216:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));

    WRITE_REG(GPIOx->DATAOUTCLR, Pin);
8000221a:	fec42783          	lw	a5,-20(s0)
8000221e:	fe842703          	lw	a4,-24(s0)
80002222:	c7d8                	sw	a4,12(a5)
}
80002224:	0001                	nop
80002226:	4472                	lw	s0,28(sp)
80002228:	6105                	addi	sp,sp,32
8000222a:	8082                	ret

8000222c <osdp_send_blocking>:
static uint16_t   rx_expected_len = 0;
static uint16_t   rx_pos = 0;
static uint8_t    rx_buf[64];

static void osdp_send_blocking(const uint8_t *data, uint16_t len)
{
8000222c:	7179                	addi	sp,sp,-48
8000222e:	d622                	sw	s0,44(sp)
80002230:	1800                	addi	s0,sp,48
80002232:	fca42e23          	sw	a0,-36(s0)
80002236:	87ae                	mv	a5,a1
80002238:	fcf41d23          	sh	a5,-38(s0)
	for (uint16_t i = 0; i < len; i++) {
8000223c:	fe041723          	sh	zero,-18(s0)
80002240:	a815                	j	80002274 <osdp_send_blocking+0x48>
		while (RETARGET_UART->FR_bit.TXFF) { }
80002242:	0001                	nop
80002244:	3000a7b7          	lui	a5,0x3000a
80002248:	4f9c                	lw	a5,24(a5)
8000224a:	8395                	srli	a5,a5,0x5
8000224c:	8b85                	andi	a5,a5,1
8000224e:	0ff7f793          	zext.b	a5,a5
80002252:	fbed                	bnez	a5,80002244 <osdp_send_blocking+0x18>
		RETARGET_UART->DR_bit.DATA = data[i];
80002254:	fee45783          	lhu	a5,-18(s0)
80002258:	fdc42703          	lw	a4,-36(s0)
8000225c:	973e                	add	a4,a4,a5
8000225e:	3000a7b7          	lui	a5,0x3000a
80002262:	00074703          	lbu	a4,0(a4)
80002266:	00e78023          	sb	a4,0(a5) # 3000a000 <STACK_SIZE+0x30009800>
	for (uint16_t i = 0; i < len; i++) {
8000226a:	fee45783          	lhu	a5,-18(s0)
8000226e:	0785                	addi	a5,a5,1
80002270:	fef41723          	sh	a5,-18(s0)
80002274:	fee45703          	lhu	a4,-18(s0)
80002278:	fda45783          	lhu	a5,-38(s0)
8000227c:	fcf763e3          	bltu	a4,a5,80002242 <osdp_send_blocking+0x16>
	}
	while (!RETARGET_UART->FR_bit.TXFE) { }
80002280:	0001                	nop
80002282:	3000a7b7          	lui	a5,0x3000a
80002286:	4f9c                	lw	a5,24(a5)
80002288:	839d                	srli	a5,a5,0x7
8000228a:	8b85                	andi	a5,a5,1
8000228c:	0ff7f793          	zext.b	a5,a5
80002290:	dbed                	beqz	a5,80002282 <osdp_send_blocking+0x56>
}
80002292:	0001                	nop
80002294:	0001                	nop
80002296:	5432                	lw	s0,44(sp)
80002298:	6145                	addi	sp,sp,48
8000229a:	8082                	ret

8000229c <osdp_build_header>:

//      .
static uint16_t osdp_build_header(uint8_t *tx, uint16_t dlen, uint8_t seq)
{
8000229c:	7179                	addi	sp,sp,-48
8000229e:	d622                	sw	s0,44(sp)
800022a0:	1800                	addi	s0,sp,48
800022a2:	fca42e23          	sw	a0,-36(s0)
800022a6:	87ae                	mv	a5,a1
800022a8:	8732                	mv	a4,a2
800022aa:	fcf41d23          	sh	a5,-38(s0)
800022ae:	87ba                	mv	a5,a4
800022b0:	fcf40ca3          	sb	a5,-39(s0)
	uint16_t i = 0;
800022b4:	fe041723          	sh	zero,-18(s0)
	tx[i++] = OSDP_SOM;
800022b8:	fee45783          	lhu	a5,-18(s0)
800022bc:	00178713          	addi	a4,a5,1 # 3000a001 <STACK_SIZE+0x30009801>
800022c0:	fee41723          	sh	a4,-18(s0)
800022c4:	873e                	mv	a4,a5
800022c6:	fdc42783          	lw	a5,-36(s0)
800022ca:	97ba                	add	a5,a5,a4
800022cc:	05300713          	li	a4,83
800022d0:	00e78023          	sb	a4,0(a5)
	tx[i++] = (uint8_t)(g_addr | 0x80);
800022d4:	8841c703          	lbu	a4,-1916(gp) # 40000004 <g_addr>
800022d8:	fee45783          	lhu	a5,-18(s0)
800022dc:	00178693          	addi	a3,a5,1
800022e0:	fed41723          	sh	a3,-18(s0)
800022e4:	86be                	mv	a3,a5
800022e6:	fdc42783          	lw	a5,-36(s0)
800022ea:	97b6                	add	a5,a5,a3
800022ec:	f8076713          	ori	a4,a4,-128
800022f0:	0ff77713          	zext.b	a4,a4
800022f4:	00e78023          	sb	a4,0(a5)
	tx[i++] = (uint8_t)(dlen & 0xFF);
800022f8:	fee45783          	lhu	a5,-18(s0)
800022fc:	00178713          	addi	a4,a5,1
80002300:	fee41723          	sh	a4,-18(s0)
80002304:	873e                	mv	a4,a5
80002306:	fdc42783          	lw	a5,-36(s0)
8000230a:	97ba                	add	a5,a5,a4
8000230c:	fda45703          	lhu	a4,-38(s0)
80002310:	0ff77713          	zext.b	a4,a4
80002314:	00e78023          	sb	a4,0(a5)
	tx[i++] = (uint8_t)((dlen >> 8) & 0xFF);
80002318:	fda45783          	lhu	a5,-38(s0)
8000231c:	83a1                	srli	a5,a5,0x8
8000231e:	01079693          	slli	a3,a5,0x10
80002322:	82c1                	srli	a3,a3,0x10
80002324:	fee45783          	lhu	a5,-18(s0)
80002328:	00178713          	addi	a4,a5,1
8000232c:	fee41723          	sh	a4,-18(s0)
80002330:	873e                	mv	a4,a5
80002332:	fdc42783          	lw	a5,-36(s0)
80002336:	97ba                	add	a5,a5,a4
80002338:	0ff6f713          	zext.b	a4,a3
8000233c:	00e78023          	sb	a4,0(a5)
	tx[i++] = (uint8_t)((seq & 0x03) | 0x04);
80002340:	fd940783          	lb	a5,-39(s0)
80002344:	8b8d                	andi	a5,a5,3
80002346:	07e2                	slli	a5,a5,0x18
80002348:	87e1                	srai	a5,a5,0x18
8000234a:	0047e793          	ori	a5,a5,4
8000234e:	01879693          	slli	a3,a5,0x18
80002352:	86e1                	srai	a3,a3,0x18
80002354:	fee45783          	lhu	a5,-18(s0)
80002358:	00178713          	addi	a4,a5,1
8000235c:	fee41723          	sh	a4,-18(s0)
80002360:	873e                	mv	a4,a5
80002362:	fdc42783          	lw	a5,-36(s0)
80002366:	97ba                	add	a5,a5,a4
80002368:	0ff6f713          	zext.b	a4,a3
8000236c:	00e78023          	sb	a4,0(a5)
	return i;
80002370:	fee45783          	lhu	a5,-18(s0)
}
80002374:	853e                	mv	a0,a5
80002376:	5432                	lw	s0,44(sp)
80002378:	6145                	addi	sp,sp,48
8000237a:	8082                	ret

8000237c <osdp_build_crc_and_send>:

//   :  CRC  
static void osdp_build_crc_and_send(uint8_t *tx, uint16_t dlen)
{
8000237c:	7179                	addi	sp,sp,-48
8000237e:	d606                	sw	ra,44(sp)
80002380:	d422                	sw	s0,40(sp)
80002382:	1800                	addi	s0,sp,48
80002384:	fca42e23          	sw	a0,-36(s0)
80002388:	87ae                	mv	a5,a1
8000238a:	fcf41d23          	sh	a5,-38(s0)
	uint16_t crc = ccitt_crc16_calc(OSDP_INIT_CRC16, tx, dlen);
8000238e:	fda45783          	lhu	a5,-38(s0)
80002392:	863e                	mv	a2,a5
80002394:	fdc42583          	lw	a1,-36(s0)
80002398:	6789                	lui	a5,0x2
8000239a:	d0f78513          	addi	a0,a5,-753 # 1d0f <STACK_SIZE+0x150f>
8000239e:	3301                	jal	8000209e <ccitt_crc16_calc>
800023a0:	87aa                	mv	a5,a0
800023a2:	fef41723          	sh	a5,-18(s0)
	tx[dlen++] = (uint8_t)(crc & 0xFF);
800023a6:	fda45783          	lhu	a5,-38(s0)
800023aa:	00178713          	addi	a4,a5,1
800023ae:	fce41d23          	sh	a4,-38(s0)
800023b2:	873e                	mv	a4,a5
800023b4:	fdc42783          	lw	a5,-36(s0)
800023b8:	97ba                	add	a5,a5,a4
800023ba:	fee45703          	lhu	a4,-18(s0)
800023be:	0ff77713          	zext.b	a4,a4
800023c2:	00e78023          	sb	a4,0(a5)
	tx[dlen++] = (uint8_t)((crc >> 8) & 0xFF);
800023c6:	fee45783          	lhu	a5,-18(s0)
800023ca:	83a1                	srli	a5,a5,0x8
800023cc:	01079693          	slli	a3,a5,0x10
800023d0:	82c1                	srli	a3,a3,0x10
800023d2:	fda45783          	lhu	a5,-38(s0)
800023d6:	00178713          	addi	a4,a5,1
800023da:	fce41d23          	sh	a4,-38(s0)
800023de:	873e                	mv	a4,a5
800023e0:	fdc42783          	lw	a5,-36(s0)
800023e4:	97ba                	add	a5,a5,a4
800023e6:	0ff6f713          	zext.b	a4,a3
800023ea:	00e78023          	sb	a4,0(a5)
	osdp_send_blocking(tx, dlen);
800023ee:	fda45783          	lhu	a5,-38(s0)
800023f2:	85be                	mv	a1,a5
800023f4:	fdc42503          	lw	a0,-36(s0)
800023f8:	3d15                	jal	8000222c <osdp_send_blocking>
}
800023fa:	0001                	nop
800023fc:	50b2                	lw	ra,44(sp)
800023fe:	5422                	lw	s0,40(sp)
80002400:	6145                	addi	sp,sp,48
80002402:	8082                	ret

80002404 <osdp_build_and_send_ack>:

static void osdp_build_and_send_ack(uint8_t seq)
{
80002404:	7139                	addi	sp,sp,-64
80002406:	de06                	sw	ra,60(sp)
80002408:	dc22                	sw	s0,56(sp)
8000240a:	0080                	addi	s0,sp,64
8000240c:	87aa                	mv	a5,a0
8000240e:	fcf407a3          	sb	a5,-49(s0)
	uint8_t tx[16];
	uint16_t dlen = OSDP_HEADER_LEN; // (5) + (1) + crc(2)
80002412:	47a1                	li	a5,8
80002414:	fef41723          	sh	a5,-18(s0)
	uint16_t i = 0;
80002418:	fe041623          	sh	zero,-20(s0)
	// 
	i = osdp_build_header(tx, dlen, seq);
8000241c:	fcf44683          	lbu	a3,-49(s0)
80002420:	fee45703          	lhu	a4,-18(s0)
80002424:	fdc40793          	addi	a5,s0,-36
80002428:	8636                	mv	a2,a3
8000242a:	85ba                	mv	a1,a4
8000242c:	853e                	mv	a0,a5
8000242e:	35bd                	jal	8000229c <osdp_build_header>
80002430:	87aa                	mv	a5,a0
80002432:	fef41623          	sh	a5,-20(s0)
	// 
	tx[i++] = osdp_ACK;
80002436:	fec45783          	lhu	a5,-20(s0)
8000243a:	00178713          	addi	a4,a5,1
8000243e:	fee41623          	sh	a4,-20(s0)
80002442:	17c1                	addi	a5,a5,-16
80002444:	97a2                	add	a5,a5,s0
80002446:	04000713          	li	a4,64
8000244a:	fee78623          	sb	a4,-20(a5)
	// CRC + 
	osdp_build_crc_and_send(tx, i);
8000244e:	fec45703          	lhu	a4,-20(s0)
80002452:	fdc40793          	addi	a5,s0,-36
80002456:	85ba                	mv	a1,a4
80002458:	853e                	mv	a0,a5
8000245a:	370d                	jal	8000237c <osdp_build_crc_and_send>
}
8000245c:	0001                	nop
8000245e:	50f2                	lw	ra,60(sp)
80002460:	5462                	lw	s0,56(sp)
80002462:	6121                	addi	sp,sp,64
80002464:	8082                	ret

80002466 <osdp_build_and_send_nak>:

static void osdp_build_and_send_nak(uint8_t seq, uint8_t reason)
{
80002466:	7139                	addi	sp,sp,-64
80002468:	de06                	sw	ra,60(sp)
8000246a:	dc22                	sw	s0,56(sp)
8000246c:	0080                	addi	s0,sp,64
8000246e:	87aa                	mv	a5,a0
80002470:	872e                	mv	a4,a1
80002472:	fcf407a3          	sb	a5,-49(s0)
80002476:	87ba                	mv	a5,a4
80002478:	fcf40723          	sb	a5,-50(s0)
	uint8_t tx[16];
	uint16_t dlen = (uint16_t)(OSDP_HEADER_LEN + 1); // +1  
8000247c:	47a5                	li	a5,9
8000247e:	fef41723          	sh	a5,-18(s0)
	uint16_t i = 0;
80002482:	fe041623          	sh	zero,-20(s0)
	i = osdp_build_header(tx, dlen, seq);
80002486:	fcf44683          	lbu	a3,-49(s0)
8000248a:	fee45703          	lhu	a4,-18(s0)
8000248e:	fdc40793          	addi	a5,s0,-36
80002492:	8636                	mv	a2,a3
80002494:	85ba                	mv	a1,a4
80002496:	853e                	mv	a0,a5
80002498:	3511                	jal	8000229c <osdp_build_header>
8000249a:	87aa                	mv	a5,a0
8000249c:	fef41623          	sh	a5,-20(s0)
	tx[i++] = osdp_NAK;
800024a0:	fec45783          	lhu	a5,-20(s0)
800024a4:	00178713          	addi	a4,a5,1
800024a8:	fee41623          	sh	a4,-20(s0)
800024ac:	17c1                	addi	a5,a5,-16
800024ae:	97a2                	add	a5,a5,s0
800024b0:	04100713          	li	a4,65
800024b4:	fee78623          	sb	a4,-20(a5)
	tx[i++] = reason; //  NAK
800024b8:	fec45783          	lhu	a5,-20(s0)
800024bc:	00178713          	addi	a4,a5,1
800024c0:	fee41623          	sh	a4,-20(s0)
800024c4:	17c1                	addi	a5,a5,-16
800024c6:	97a2                	add	a5,a5,s0
800024c8:	fce44703          	lbu	a4,-50(s0)
800024cc:	fee78623          	sb	a4,-20(a5)
	osdp_build_crc_and_send(tx, i);
800024d0:	fec45703          	lhu	a4,-20(s0)
800024d4:	fdc40793          	addi	a5,s0,-36
800024d8:	85ba                	mv	a1,a4
800024da:	853e                	mv	a0,a5
800024dc:	3545                	jal	8000237c <osdp_build_crc_and_send>
}
800024de:	0001                	nop
800024e0:	50f2                	lw	ra,60(sp)
800024e2:	5462                	lw	s0,56(sp)
800024e4:	6121                	addi	sp,sp,64
800024e6:	8082                	ret

800024e8 <osdp_build_and_send_pdid>:

static void osdp_build_and_send_pdid(uint8_t seq)
{
800024e8:	7159                	addi	sp,sp,-112
800024ea:	d686                	sw	ra,108(sp)
800024ec:	d4a2                	sw	s0,104(sp)
800024ee:	1880                	addi	s0,sp,112
800024f0:	87aa                	mv	a5,a0
800024f2:	f8f40fa3          	sb	a5,-97(s0)
	uint8_t tx[64];
	uint16_t i = 0;
800024f6:	fe041723          	sh	zero,-18(s0)
	uint8_t pdid[12] = {
800024fa:	014347b7          	lui	a5,0x1434
800024fe:	24178793          	addi	a5,a5,577 # 1434241 <STACK_SIZE+0x1433a41>
80002502:	faf42023          	sw	a5,-96(s0)
80002506:	10100793          	li	a5,257
8000250a:	faf42223          	sw	a5,-92(s0)
8000250e:	010107b7          	lui	a5,0x1010
80002512:	10078793          	addi	a5,a5,256 # 1010100 <STACK_SIZE+0x100f900>
80002516:	faf42423          	sw	a5,-88(s0)
		1,                       // 
		1,                       // 
		0x01,0x00,0x00,0x00,     // 
		1,1,1                    // 1.0.0
	};
	uint16_t dlen = (uint16_t)(OSDP_HEADER_LEN + sizeof(pdid));
8000251a:	47d1                	li	a5,20
8000251c:	fef41623          	sh	a5,-20(s0)
	i = osdp_build_header(tx, dlen, seq);
80002520:	f9f44683          	lbu	a3,-97(s0)
80002524:	fec45703          	lhu	a4,-20(s0)
80002528:	fac40793          	addi	a5,s0,-84
8000252c:	8636                	mv	a2,a3
8000252e:	85ba                	mv	a1,a4
80002530:	853e                	mv	a0,a5
80002532:	33ad                	jal	8000229c <osdp_build_header>
80002534:	87aa                	mv	a5,a0
80002536:	fef41723          	sh	a5,-18(s0)
	tx[i++] = osdp_PDID;
8000253a:	fee45783          	lhu	a5,-18(s0)
8000253e:	00178713          	addi	a4,a5,1
80002542:	fee41723          	sh	a4,-18(s0)
80002546:	17c1                	addi	a5,a5,-16
80002548:	97a2                	add	a5,a5,s0
8000254a:	04500713          	li	a4,69
8000254e:	fae78e23          	sb	a4,-68(a5)
	memcpy(&tx[i], pdid, sizeof(pdid));             //        i, ..    ctrl
80002552:	fee45783          	lhu	a5,-18(s0)
80002556:	fac40713          	addi	a4,s0,-84
8000255a:	97ba                	add	a5,a5,a4
8000255c:	fa044703          	lbu	a4,-96(s0)
80002560:	8fba                	mv	t6,a4
80002562:	fa144703          	lbu	a4,-95(s0)
80002566:	8f3a                	mv	t5,a4
80002568:	fa244703          	lbu	a4,-94(s0)
8000256c:	8eba                	mv	t4,a4
8000256e:	fa344703          	lbu	a4,-93(s0)
80002572:	8e3a                	mv	t3,a4
80002574:	fa444703          	lbu	a4,-92(s0)
80002578:	833a                	mv	t1,a4
8000257a:	fa544703          	lbu	a4,-91(s0)
8000257e:	88ba                	mv	a7,a4
80002580:	fa644703          	lbu	a4,-90(s0)
80002584:	883a                	mv	a6,a4
80002586:	fa744703          	lbu	a4,-89(s0)
8000258a:	853a                	mv	a0,a4
8000258c:	fa844703          	lbu	a4,-88(s0)
80002590:	85ba                	mv	a1,a4
80002592:	fa944703          	lbu	a4,-87(s0)
80002596:	863a                	mv	a2,a4
80002598:	faa44703          	lbu	a4,-86(s0)
8000259c:	86ba                	mv	a3,a4
8000259e:	fab44703          	lbu	a4,-85(s0)
800025a2:	01f78023          	sb	t6,0(a5)
800025a6:	01e780a3          	sb	t5,1(a5)
800025aa:	01d78123          	sb	t4,2(a5)
800025ae:	01c781a3          	sb	t3,3(a5)
800025b2:	00678223          	sb	t1,4(a5)
800025b6:	011782a3          	sb	a7,5(a5)
800025ba:	01078323          	sb	a6,6(a5)
800025be:	00a783a3          	sb	a0,7(a5)
800025c2:	00b78423          	sb	a1,8(a5)
800025c6:	00c784a3          	sb	a2,9(a5)
800025ca:	00d78523          	sb	a3,10(a5)
800025ce:	00e785a3          	sb	a4,11(a5)
	i += (uint16_t)sizeof(pdid);
800025d2:	fee45783          	lhu	a5,-18(s0)
800025d6:	07b1                	addi	a5,a5,12
800025d8:	fef41723          	sh	a5,-18(s0)
	osdp_build_crc_and_send(tx, i);
800025dc:	fee45703          	lhu	a4,-18(s0)
800025e0:	fac40793          	addi	a5,s0,-84
800025e4:	85ba                	mv	a1,a4
800025e6:	853e                	mv	a0,a5
800025e8:	3b51                	jal	8000237c <osdp_build_crc_and_send>
}
800025ea:	0001                	nop
800025ec:	50b6                	lw	ra,108(sp)
800025ee:	5426                	lw	s0,104(sp)
800025f0:	6165                	addi	sp,sp,112
800025f2:	8082                	ret

800025f4 <osdp_build_and_send_pdcap>:

static void osdp_build_and_send_pdcap(uint8_t seq)
{
800025f4:	7135                	addi	sp,sp,-160
800025f6:	cf06                	sw	ra,156(sp)
800025f8:	cd22                	sw	s0,152(sp)
800025fa:	1100                	addi	s0,sp,160
800025fc:	87aa                	mv	a5,a0
800025fe:	f6f407a3          	sb	a5,-145(s0)
	uint8_t tx[64];
	uint16_t i = 0;
80002602:	fe041723          	sh	zero,-18(s0)
	//   0x01..0x10;   CL=0  Number=0.
	uint8_t caps[] = {
80002606:	800087b7          	lui	a5,0x80008
8000260a:	d3078793          	addi	a5,a5,-720 # 80007d30 <__data_source_start+0xffffff24>
8000260e:	0007af03          	lw	t5,0(a5)
80002612:	0047ae83          	lw	t4,4(a5)
80002616:	0087ae03          	lw	t3,8(a5)
8000261a:	00c7a303          	lw	t1,12(a5)
8000261e:	0107a883          	lw	a7,16(a5)
80002622:	0147a803          	lw	a6,20(a5)
80002626:	4f88                	lw	a0,24(a5)
80002628:	4fcc                	lw	a1,28(a5)
8000262a:	5390                	lw	a2,32(a5)
8000262c:	53d4                	lw	a3,36(a5)
8000262e:	5798                	lw	a4,40(a5)
80002630:	57dc                	lw	a5,44(a5)
80002632:	f7e42e23          	sw	t5,-132(s0)
80002636:	f9d42023          	sw	t4,-128(s0)
8000263a:	f9c42223          	sw	t3,-124(s0)
8000263e:	f8642423          	sw	t1,-120(s0)
80002642:	f9142623          	sw	a7,-116(s0)
80002646:	f9042823          	sw	a6,-112(s0)
8000264a:	f8a42a23          	sw	a0,-108(s0)
8000264e:	f8b42c23          	sw	a1,-104(s0)
80002652:	f8c42e23          	sw	a2,-100(s0)
80002656:	fad42023          	sw	a3,-96(s0)
8000265a:	fae42223          	sw	a4,-92(s0)
8000265e:	faf42423          	sw	a5,-88(s0)
		0x0D, 0x00, 0x00, // 13 Readers: none
		0x0E, 0x00, 0x00, // 14 Biometrics: none
		0x0F, 0x00, 0x00, // 15 Secure PIN entry: not supported
		0x10, 0x01, 0x00  // 16 OSDP version: IEC 60839-11-5(-     osdp client)
	};
	uint16_t dlen = (uint16_t)(OSDP_HEADER_LEN + sizeof(caps));
80002662:	03800793          	li	a5,56
80002666:	fef41623          	sh	a5,-20(s0)
	i = osdp_build_header(tx, dlen, seq);
8000266a:	f6f44683          	lbu	a3,-145(s0)
8000266e:	fec45703          	lhu	a4,-20(s0)
80002672:	fac40793          	addi	a5,s0,-84
80002676:	8636                	mv	a2,a3
80002678:	85ba                	mv	a1,a4
8000267a:	853e                	mv	a0,a5
8000267c:	3105                	jal	8000229c <osdp_build_header>
8000267e:	87aa                	mv	a5,a0
80002680:	fef41723          	sh	a5,-18(s0)
	tx[i++] = osdp_PDCAP;
80002684:	fee45783          	lhu	a5,-18(s0)
80002688:	00178713          	addi	a4,a5,1
8000268c:	fee41723          	sh	a4,-18(s0)
80002690:	17c1                	addi	a5,a5,-16
80002692:	97a2                	add	a5,a5,s0
80002694:	04600713          	li	a4,70
80002698:	fae78e23          	sb	a4,-68(a5)
	memcpy(&tx[i], caps, sizeof(caps));
8000269c:	fee45783          	lhu	a5,-18(s0)
800026a0:	fac40713          	addi	a4,s0,-84
800026a4:	97ba                	add	a5,a5,a4
800026a6:	86be                	mv	a3,a5
800026a8:	f7c40793          	addi	a5,s0,-132
800026ac:	03000713          	li	a4,48
800026b0:	863a                	mv	a2,a4
800026b2:	85be                	mv	a1,a5
800026b4:	8536                	mv	a0,a3
800026b6:	30a050ef          	jal	ra,800079c0 <memcpy>
	i += (uint16_t)sizeof(caps);
800026ba:	fee45783          	lhu	a5,-18(s0)
800026be:	03078793          	addi	a5,a5,48
800026c2:	fef41723          	sh	a5,-18(s0)
	osdp_build_crc_and_send(tx, i);
800026c6:	fee45703          	lhu	a4,-18(s0)
800026ca:	fac40793          	addi	a5,s0,-84
800026ce:	85ba                	mv	a1,a4
800026d0:	853e                	mv	a0,a5
800026d2:	316d                	jal	8000237c <osdp_build_crc_and_send>
}
800026d4:	0001                	nop
800026d6:	40fa                	lw	ra,156(sp)
800026d8:	446a                	lw	s0,152(sp)
800026da:	610d                	addi	sp,sp,160
800026dc:	8082                	ret

800026de <osdp_build_and_send_com>:

static void osdp_build_and_send_com(uint8_t seq, uint8_t new_addr, uint32_t new_baud)
{
800026de:	7139                	addi	sp,sp,-64
800026e0:	de06                	sw	ra,60(sp)
800026e2:	dc22                	sw	s0,56(sp)
800026e4:	0080                	addi	s0,sp,64
800026e6:	87aa                	mv	a5,a0
800026e8:	872e                	mv	a4,a1
800026ea:	fcc42423          	sw	a2,-56(s0)
800026ee:	fcf407a3          	sb	a5,-49(s0)
800026f2:	87ba                	mv	a5,a4
800026f4:	fcf40723          	sb	a5,-50(s0)
	uint8_t tx[16];
	uint16_t i = 0;
800026f8:	fe041723          	sh	zero,-18(s0)
	uint16_t dlen = (uint16_t)(OSDP_HEADER_LEN + 5); 
800026fc:	47b5                	li	a5,13
800026fe:	fef41623          	sh	a5,-20(s0)
	i = osdp_build_header(tx, dlen, seq);
80002702:	fcf44683          	lbu	a3,-49(s0)
80002706:	fec45703          	lhu	a4,-20(s0)
8000270a:	fdc40793          	addi	a5,s0,-36
8000270e:	8636                	mv	a2,a3
80002710:	85ba                	mv	a1,a4
80002712:	853e                	mv	a0,a5
80002714:	3661                	jal	8000229c <osdp_build_header>
80002716:	87aa                	mv	a5,a0
80002718:	fef41723          	sh	a5,-18(s0)
	tx[i++] = osdp_COM;
8000271c:	fee45783          	lhu	a5,-18(s0)
80002720:	00178713          	addi	a4,a5,1
80002724:	fee41723          	sh	a4,-18(s0)
80002728:	17c1                	addi	a5,a5,-16
8000272a:	97a2                	add	a5,a5,s0
8000272c:	06500713          	li	a4,101
80002730:	fee78623          	sb	a4,-20(a5)
	tx[i++] = (uint8_t)(new_addr & 0x7F);
80002734:	fee45783          	lhu	a5,-18(s0)
80002738:	00178713          	addi	a4,a5,1
8000273c:	fee41723          	sh	a4,-18(s0)
80002740:	fce44703          	lbu	a4,-50(s0)
80002744:	07f77713          	andi	a4,a4,127
80002748:	0ff77713          	zext.b	a4,a4
8000274c:	17c1                	addi	a5,a5,-16
8000274e:	97a2                	add	a5,a5,s0
80002750:	fee78623          	sb	a4,-20(a5)
	tx[i++] = (uint8_t)(new_baud & 0xFF);
80002754:	fee45783          	lhu	a5,-18(s0)
80002758:	00178713          	addi	a4,a5,1
8000275c:	fee41723          	sh	a4,-18(s0)
80002760:	fc842703          	lw	a4,-56(s0)
80002764:	0ff77713          	zext.b	a4,a4
80002768:	17c1                	addi	a5,a5,-16
8000276a:	97a2                	add	a5,a5,s0
8000276c:	fee78623          	sb	a4,-20(a5)
	tx[i++] = (uint8_t)((new_baud >> 8) & 0xFF);
80002770:	fc842783          	lw	a5,-56(s0)
80002774:	0087d693          	srli	a3,a5,0x8
80002778:	fee45783          	lhu	a5,-18(s0)
8000277c:	00178713          	addi	a4,a5,1
80002780:	fee41723          	sh	a4,-18(s0)
80002784:	0ff6f713          	zext.b	a4,a3
80002788:	17c1                	addi	a5,a5,-16
8000278a:	97a2                	add	a5,a5,s0
8000278c:	fee78623          	sb	a4,-20(a5)
	tx[i++] = (uint8_t)((new_baud >> 16) & 0xFF);
80002790:	fc842783          	lw	a5,-56(s0)
80002794:	0107d693          	srli	a3,a5,0x10
80002798:	fee45783          	lhu	a5,-18(s0)
8000279c:	00178713          	addi	a4,a5,1
800027a0:	fee41723          	sh	a4,-18(s0)
800027a4:	0ff6f713          	zext.b	a4,a3
800027a8:	17c1                	addi	a5,a5,-16
800027aa:	97a2                	add	a5,a5,s0
800027ac:	fee78623          	sb	a4,-20(a5)
	tx[i++] = (uint8_t)((new_baud >> 24) & 0xFF);
800027b0:	fc842783          	lw	a5,-56(s0)
800027b4:	0187d693          	srli	a3,a5,0x18
800027b8:	fee45783          	lhu	a5,-18(s0)
800027bc:	00178713          	addi	a4,a5,1
800027c0:	fee41723          	sh	a4,-18(s0)
800027c4:	0ff6f713          	zext.b	a4,a3
800027c8:	17c1                	addi	a5,a5,-16
800027ca:	97a2                	add	a5,a5,s0
800027cc:	fee78623          	sb	a4,-20(a5)
	osdp_build_crc_and_send(tx, i);
800027d0:	fee45703          	lhu	a4,-18(s0)
800027d4:	fdc40793          	addi	a5,s0,-36
800027d8:	85ba                	mv	a1,a4
800027da:	853e                	mv	a0,a5
800027dc:	3645                	jal	8000237c <osdp_build_crc_and_send>
}
800027de:	0001                	nop
800027e0:	50f2                	lw	ra,60(sp)
800027e2:	5462                	lw	s0,56(sp)
800027e4:	6121                	addi	sp,sp,64
800027e6:	8082                	ret

800027e8 <set_led_state>:

static void set_led_state(uint8_t on)
{
800027e8:	1101                	addi	sp,sp,-32
800027ea:	ce06                	sw	ra,28(sp)
800027ec:	cc22                	sw	s0,24(sp)
800027ee:	1000                	addi	s0,sp,32
800027f0:	87aa                	mv	a5,a0
800027f2:	fef407a3          	sb	a5,-17(s0)
	if (on) {
800027f6:	fef44783          	lbu	a5,-17(s0)
800027fa:	c395                	beqz	a5,8000281e <set_led_state+0x36>
		GPIO_SetBits(GPIOA, GPIO_Pin_15);
800027fc:	65a1                	lui	a1,0x8
800027fe:	28000537          	lui	a0,0x28000
80002802:	32ed                	jal	800021ec <GPIO_SetBits>
		GPIO_SetBits(GPIOA, GPIO_Pin_14);
80002804:	6591                	lui	a1,0x4
80002806:	28000537          	lui	a0,0x28000
8000280a:	32cd                	jal	800021ec <GPIO_SetBits>
		GPIO_SetBits(GPIOA, GPIO_Pin_13);
8000280c:	6589                	lui	a1,0x2
8000280e:	28000537          	lui	a0,0x28000
80002812:	3ae9                	jal	800021ec <GPIO_SetBits>
		GPIO_SetBits(GPIOA, GPIO_Pin_12);
80002814:	6585                	lui	a1,0x1
80002816:	28000537          	lui	a0,0x28000
8000281a:	3ac9                	jal	800021ec <GPIO_SetBits>
		GPIO_ClearBits(GPIOA, GPIO_Pin_15);
		GPIO_ClearBits(GPIOA, GPIO_Pin_14);
		GPIO_ClearBits(GPIOA, GPIO_Pin_13);
		GPIO_ClearBits(GPIOA, GPIO_Pin_12);
	}
}
8000281c:	a00d                	j	8000283e <set_led_state+0x56>
		GPIO_ClearBits(GPIOA, GPIO_Pin_15);
8000281e:	65a1                	lui	a1,0x8
80002820:	28000537          	lui	a0,0x28000
80002824:	32e5                	jal	8000220c <GPIO_ClearBits>
		GPIO_ClearBits(GPIOA, GPIO_Pin_14);
80002826:	6591                	lui	a1,0x4
80002828:	28000537          	lui	a0,0x28000
8000282c:	32c5                	jal	8000220c <GPIO_ClearBits>
		GPIO_ClearBits(GPIOA, GPIO_Pin_13);
8000282e:	6589                	lui	a1,0x2
80002830:	28000537          	lui	a0,0x28000
80002834:	3ae1                	jal	8000220c <GPIO_ClearBits>
		GPIO_ClearBits(GPIOA, GPIO_Pin_12);
80002836:	6585                	lui	a1,0x1
80002838:	28000537          	lui	a0,0x28000
8000283c:	3ac1                	jal	8000220c <GPIO_ClearBits>
}
8000283e:	0001                	nop
80002840:	40f2                	lw	ra,28(sp)
80002842:	4462                	lw	s0,24(sp)
80002844:	6105                	addi	sp,sp,32
80002846:	8082                	ret

80002848 <osdp_build_and_send_istat>:
} output_ctrl_t;

static output_ctrl_t output_ctrl[4]; //   4  (PA12-PA15)

static void osdp_build_and_send_istat(uint8_t seq)
{
80002848:	7139                	addi	sp,sp,-64
8000284a:	de06                	sw	ra,60(sp)
8000284c:	dc22                	sw	s0,56(sp)
8000284e:	0080                	addi	s0,sp,64
80002850:	87aa                	mv	a5,a0
80002852:	fcf407a3          	sb	a5,-49(s0)
	uint8_t tx[16];
	uint16_t i = 0;
80002856:	fe041723          	sh	zero,-18(s0)
	//   1 :
	//  - 0 =   0 (PA0)
	//  - 1 =   1 (PA1)
	//  - 2 =   2 (PA2)
	//  - 3 =   3 (PA3)
	uint16_t dlen = (uint16_t)(OSDP_HEADER_LEN + 1);
8000285a:	47a5                	li	a5,9
8000285c:	fef41623          	sh	a5,-20(s0)
	i = osdp_build_header(tx, dlen, seq);
80002860:	fcf44683          	lbu	a3,-49(s0)
80002864:	fec45703          	lhu	a4,-20(s0)
80002868:	fd840793          	addi	a5,s0,-40
8000286c:	8636                	mv	a2,a3
8000286e:	85ba                	mv	a1,a4
80002870:	853e                	mv	a0,a5
80002872:	342d                	jal	8000229c <osdp_build_header>
80002874:	87aa                	mv	a5,a0
80002876:	fef41723          	sh	a5,-18(s0)
	tx[i++] = osdp_ISTATR;
8000287a:	fee45783          	lhu	a5,-18(s0)
8000287e:	00178713          	addi	a4,a5,1
80002882:	fee41723          	sh	a4,-18(s0)
80002886:	17c1                	addi	a5,a5,-16
80002888:	97a2                	add	a5,a5,s0
8000288a:	04900713          	li	a4,73
8000288e:	fee78423          	sb	a4,-24(a5)
	uint8_t inputs = 0;
80002892:	fe0405a3          	sb	zero,-21(s0)
	//   PU   0  ,  1  "/"
	inputs |= (GPIO_ReadBit(GPIOA, GPIO_Pin_0) ? 0u : 1u) << 0; 
80002896:	4585                	li	a1,1
80002898:	28000537          	lui	a0,0x28000
8000289c:	321d                	jal	800021c2 <GPIO_ReadBit>
8000289e:	87aa                	mv	a5,a0
800028a0:	0017b793          	seqz	a5,a5
800028a4:	0ff7f793          	zext.b	a5,a5
800028a8:	0ff7f793          	zext.b	a5,a5
800028ac:	feb44703          	lbu	a4,-21(s0)
800028b0:	8fd9                	or	a5,a5,a4
800028b2:	fef405a3          	sb	a5,-21(s0)
	inputs |= (GPIO_ReadBit(GPIOA, GPIO_Pin_1) ? 0u : 1u) << 1; 
800028b6:	4589                	li	a1,2
800028b8:	28000537          	lui	a0,0x28000
800028bc:	3219                	jal	800021c2 <GPIO_ReadBit>
800028be:	87aa                	mv	a5,a0
800028c0:	e399                	bnez	a5,800028c6 <osdp_build_and_send_istat+0x7e>
800028c2:	4789                	li	a5,2
800028c4:	a011                	j	800028c8 <osdp_build_and_send_istat+0x80>
800028c6:	4781                	li	a5,0
800028c8:	0ff7f793          	zext.b	a5,a5
800028cc:	feb44703          	lbu	a4,-21(s0)
800028d0:	8fd9                	or	a5,a5,a4
800028d2:	fef405a3          	sb	a5,-21(s0)
	inputs |= (GPIO_ReadBit(GPIOA, GPIO_Pin_2) ? 0u : 1u) << 2; 
800028d6:	4591                	li	a1,4
800028d8:	28000537          	lui	a0,0x28000
800028dc:	30dd                	jal	800021c2 <GPIO_ReadBit>
800028de:	87aa                	mv	a5,a0
800028e0:	e399                	bnez	a5,800028e6 <osdp_build_and_send_istat+0x9e>
800028e2:	4791                	li	a5,4
800028e4:	a011                	j	800028e8 <osdp_build_and_send_istat+0xa0>
800028e6:	4781                	li	a5,0
800028e8:	0ff7f793          	zext.b	a5,a5
800028ec:	feb44703          	lbu	a4,-21(s0)
800028f0:	8fd9                	or	a5,a5,a4
800028f2:	fef405a3          	sb	a5,-21(s0)
	inputs |= (GPIO_ReadBit(GPIOA, GPIO_Pin_3) ? 0u : 1u) << 3; 
800028f6:	45a1                	li	a1,8
800028f8:	28000537          	lui	a0,0x28000
800028fc:	30d9                	jal	800021c2 <GPIO_ReadBit>
800028fe:	87aa                	mv	a5,a0
80002900:	e399                	bnez	a5,80002906 <osdp_build_and_send_istat+0xbe>
80002902:	47a1                	li	a5,8
80002904:	a011                	j	80002908 <osdp_build_and_send_istat+0xc0>
80002906:	4781                	li	a5,0
80002908:	0ff7f793          	zext.b	a5,a5
8000290c:	feb44703          	lbu	a4,-21(s0)
80002910:	8fd9                	or	a5,a5,a4
80002912:	fef405a3          	sb	a5,-21(s0)
	tx[i++] = inputs;
80002916:	fee45783          	lhu	a5,-18(s0)
8000291a:	00178713          	addi	a4,a5,1
8000291e:	fee41723          	sh	a4,-18(s0)
80002922:	17c1                	addi	a5,a5,-16
80002924:	97a2                	add	a5,a5,s0
80002926:	feb44703          	lbu	a4,-21(s0)
8000292a:	fee78423          	sb	a4,-24(a5)
	osdp_build_crc_and_send(tx, i);
8000292e:	fee45703          	lhu	a4,-18(s0)
80002932:	fd840793          	addi	a5,s0,-40
80002936:	85ba                	mv	a1,a4
80002938:	853e                	mv	a0,a5
8000293a:	3489                	jal	8000237c <osdp_build_crc_and_send>
}
8000293c:	0001                	nop
8000293e:	50f2                	lw	ra,60(sp)
80002940:	5462                	lw	s0,56(sp)
80002942:	6121                	addi	sp,sp,64
80002944:	8082                	ret

80002946 <osdp_build_and_send_ostat>:

static void osdp_build_and_send_ostat(uint8_t seq)
{
80002946:	7139                	addi	sp,sp,-64
80002948:	de06                	sw	ra,60(sp)
8000294a:	dc22                	sw	s0,56(sp)
8000294c:	0080                	addi	s0,sp,64
8000294e:	87aa                	mv	a5,a0
80002950:	fcf407a3          	sb	a5,-49(s0)
	uint8_t tx[16];
	uint16_t i = 0;
80002954:	fe041723          	sh	zero,-18(s0)
	//   1 :
	//  - 0 =   0 (PA12, 1=)
	//  - 1 =   1 (PA13, 1=)
	//  - 2 =   2 (PA14, 1=)
	//  - 3 =   3 (PA15, 1=)
	uint16_t dlen = (uint16_t)(OSDP_HEADER_LEN + 1);
80002958:	47a5                	li	a5,9
8000295a:	fef41623          	sh	a5,-20(s0)
	i = osdp_build_header(tx, dlen, seq);
8000295e:	fcf44683          	lbu	a3,-49(s0)
80002962:	fec45703          	lhu	a4,-20(s0)
80002966:	fd840793          	addi	a5,s0,-40
8000296a:	8636                	mv	a2,a3
8000296c:	85ba                	mv	a1,a4
8000296e:	853e                	mv	a0,a5
80002970:	3235                	jal	8000229c <osdp_build_header>
80002972:	87aa                	mv	a5,a0
80002974:	fef41723          	sh	a5,-18(s0)
	tx[i++] = osdp_OSTATR;
80002978:	fee45783          	lhu	a5,-18(s0)
8000297c:	00178713          	addi	a4,a5,1
80002980:	fee41723          	sh	a4,-18(s0)
80002984:	17c1                	addi	a5,a5,-16
80002986:	97a2                	add	a5,a5,s0
80002988:	04a00713          	li	a4,74
8000298c:	fee78423          	sb	a4,-24(a5)
	uint8_t outputs = 0;
80002990:	fe0405a3          	sb	zero,-21(s0)
	outputs |= (GPIO_ReadBit(GPIOA, GPIO_Pin_12) ? 1u : 0u) << 0; // PA12 -  0
80002994:	6585                	lui	a1,0x1
80002996:	28000537          	lui	a0,0x28000
8000299a:	3025                	jal	800021c2 <GPIO_ReadBit>
8000299c:	87aa                	mv	a5,a0
8000299e:	c399                	beqz	a5,800029a4 <osdp_build_and_send_ostat+0x5e>
800029a0:	4785                	li	a5,1
800029a2:	a011                	j	800029a6 <osdp_build_and_send_ostat+0x60>
800029a4:	4781                	li	a5,0
800029a6:	0ff7f793          	zext.b	a5,a5
800029aa:	feb44703          	lbu	a4,-21(s0)
800029ae:	8fd9                	or	a5,a5,a4
800029b0:	fef405a3          	sb	a5,-21(s0)
	outputs |= (GPIO_ReadBit(GPIOA, GPIO_Pin_13) ? 1u : 0u) << 1; // PA13 -  1
800029b4:	6589                	lui	a1,0x2
800029b6:	28000537          	lui	a0,0x28000
800029ba:	3021                	jal	800021c2 <GPIO_ReadBit>
800029bc:	87aa                	mv	a5,a0
800029be:	c399                	beqz	a5,800029c4 <osdp_build_and_send_ostat+0x7e>
800029c0:	4789                	li	a5,2
800029c2:	a011                	j	800029c6 <osdp_build_and_send_ostat+0x80>
800029c4:	4781                	li	a5,0
800029c6:	0ff7f793          	zext.b	a5,a5
800029ca:	feb44703          	lbu	a4,-21(s0)
800029ce:	8fd9                	or	a5,a5,a4
800029d0:	fef405a3          	sb	a5,-21(s0)
	outputs |= (GPIO_ReadBit(GPIOA, GPIO_Pin_14) ? 1u : 0u) << 2; // PA14 -  2
800029d4:	6591                	lui	a1,0x4
800029d6:	28000537          	lui	a0,0x28000
800029da:	fe8ff0ef          	jal	ra,800021c2 <GPIO_ReadBit>
800029de:	87aa                	mv	a5,a0
800029e0:	c399                	beqz	a5,800029e6 <osdp_build_and_send_ostat+0xa0>
800029e2:	4791                	li	a5,4
800029e4:	a011                	j	800029e8 <osdp_build_and_send_ostat+0xa2>
800029e6:	4781                	li	a5,0
800029e8:	0ff7f793          	zext.b	a5,a5
800029ec:	feb44703          	lbu	a4,-21(s0)
800029f0:	8fd9                	or	a5,a5,a4
800029f2:	fef405a3          	sb	a5,-21(s0)
	outputs |= (GPIO_ReadBit(GPIOA, GPIO_Pin_15) ? 1u : 0u) << 3; // PA15 -  3
800029f6:	65a1                	lui	a1,0x8
800029f8:	28000537          	lui	a0,0x28000
800029fc:	fc6ff0ef          	jal	ra,800021c2 <GPIO_ReadBit>
80002a00:	87aa                	mv	a5,a0
80002a02:	c399                	beqz	a5,80002a08 <osdp_build_and_send_ostat+0xc2>
80002a04:	47a1                	li	a5,8
80002a06:	a011                	j	80002a0a <osdp_build_and_send_ostat+0xc4>
80002a08:	4781                	li	a5,0
80002a0a:	0ff7f793          	zext.b	a5,a5
80002a0e:	feb44703          	lbu	a4,-21(s0)
80002a12:	8fd9                	or	a5,a5,a4
80002a14:	fef405a3          	sb	a5,-21(s0)
	tx[i++] = outputs;
80002a18:	fee45783          	lhu	a5,-18(s0)
80002a1c:	00178713          	addi	a4,a5,1
80002a20:	fee41723          	sh	a4,-18(s0)
80002a24:	17c1                	addi	a5,a5,-16
80002a26:	97a2                	add	a5,a5,s0
80002a28:	feb44703          	lbu	a4,-21(s0)
80002a2c:	fee78423          	sb	a4,-24(a5)
	osdp_build_crc_and_send(tx, i);
80002a30:	fee45703          	lhu	a4,-18(s0)
80002a34:	fd840793          	addi	a5,s0,-40
80002a38:	85ba                	mv	a1,a4
80002a3a:	853e                	mv	a0,a5
80002a3c:	3281                	jal	8000237c <osdp_build_crc_and_send>
}
80002a3e:	0001                	nop
80002a40:	50f2                	lw	ra,60(sp)
80002a42:	5462                	lw	s0,56(sp)
80002a44:	6121                	addi	sp,sp,64
80002a46:	8082                	ret

80002a48 <handle_osdp_out>:
//   0x03: set the permanent state to OFF, allow timed operation to complete
//   0x04: set the permanent state to ON, allow timed operation to complete
//   0x05: set the temporary state to ON, resume permanent state on timeout
//   0x06: set the temporary state to OFF, resume permanent state on timeout
static void handle_osdp_out(uint8_t *data, uint16_t data_len)
{
80002a48:	7139                	addi	sp,sp,-64
80002a4a:	de06                	sw	ra,60(sp)
80002a4c:	dc22                	sw	s0,56(sp)
80002a4e:	0080                	addi	s0,sp,64
80002a50:	fca42623          	sw	a0,-52(s0)
80002a54:	87ae                	mv	a5,a1
80002a56:	fcf41523          	sh	a5,-54(s0)
	//    : PA12, PA13, PA14, PA15
	const uint32_t output_pins[4] = {GPIO_Pin_12, GPIO_Pin_13, GPIO_Pin_14, GPIO_Pin_15};
80002a5a:	800087b7          	lui	a5,0x80008
80002a5e:	d6078793          	addi	a5,a5,-672 # 80007d60 <__data_source_start+0xffffff54>
80002a62:	4390                	lw	a2,0(a5)
80002a64:	43d4                	lw	a3,4(a5)
80002a66:	4798                	lw	a4,8(a5)
80002a68:	47dc                	lw	a5,12(a5)
80002a6a:	fcc42823          	sw	a2,-48(s0)
80002a6e:	fcd42a23          	sw	a3,-44(s0)
80002a72:	fce42c23          	sw	a4,-40(s0)
80002a76:	fcf42e23          	sw	a5,-36(s0)
	
	// ,     4 (  OSDP)
	if ((data_len % 4) != 0 || data_len < 4) {
80002a7a:	fca45783          	lhu	a5,-54(s0)
80002a7e:	8b8d                	andi	a5,a5,3
80002a80:	07c2                	slli	a5,a5,0x10
80002a82:	83c1                	srli	a5,a5,0x10
80002a84:	38079f63          	bnez	a5,80002e22 <handle_osdp_out+0x3da>
80002a88:	fca45703          	lhu	a4,-54(s0)
80002a8c:	478d                	li	a5,3
80002a8e:	38e7fa63          	bgeu	a5,a4,80002e22 <handle_osdp_out+0x3da>
		//   - 
		return;
	}
	
	//    4    
	uint16_t count = (uint16_t)(data_len / 4u);
80002a92:	fca45783          	lhu	a5,-54(s0)
80002a96:	8389                	srli	a5,a5,0x2
80002a98:	fef41623          	sh	a5,-20(s0)
	for (uint16_t i = 0; i < count; i++) {
80002a9c:	fe041723          	sh	zero,-18(s0)
80002aa0:	ae95                	j	80002e14 <handle_osdp_out+0x3cc>
		uint8_t *p = &data[i * 4u];
80002aa2:	fee45783          	lhu	a5,-18(s0)
80002aa6:	078a                	slli	a5,a5,0x2
80002aa8:	fcc42703          	lw	a4,-52(s0)
80002aac:	97ba                	add	a5,a5,a4
80002aae:	fef42423          	sw	a5,-24(s0)
		uint8_t output_num = p[0];
80002ab2:	fe842783          	lw	a5,-24(s0)
80002ab6:	0007c783          	lbu	a5,0(a5)
80002aba:	fef403a3          	sb	a5,-25(s0)
		uint8_t control_code = p[1];
80002abe:	fe842783          	lw	a5,-24(s0)
80002ac2:	0017c783          	lbu	a5,1(a5)
80002ac6:	fef40323          	sb	a5,-26(s0)
		uint16_t timer_100ms = (uint16_t)p[2] | ((uint16_t)p[3] << 8);
80002aca:	fe842783          	lw	a5,-24(s0)
80002ace:	0789                	addi	a5,a5,2
80002ad0:	0007c783          	lbu	a5,0(a5)
80002ad4:	01079713          	slli	a4,a5,0x10
80002ad8:	8741                	srai	a4,a4,0x10
80002ada:	fe842783          	lw	a5,-24(s0)
80002ade:	078d                	addi	a5,a5,3
80002ae0:	0007c783          	lbu	a5,0(a5)
80002ae4:	07a2                	slli	a5,a5,0x8
80002ae6:	07c2                	slli	a5,a5,0x10
80002ae8:	87c1                	srai	a5,a5,0x10
80002aea:	8fd9                	or	a5,a5,a4
80002aec:	07c2                	slli	a5,a5,0x10
80002aee:	87c1                	srai	a5,a5,0x10
80002af0:	fef41223          	sh	a5,-28(s0)
		
		// ,       (0-3)
		if (output_num >= 4) continue;
80002af4:	fe744703          	lbu	a4,-25(s0)
80002af8:	478d                	li	a5,3
80002afa:	2ee7ef63          	bltu	a5,a4,80002df8 <handle_osdp_out+0x3b0>
		
		uint32_t pin = output_pins[output_num];
80002afe:	fe744783          	lbu	a5,-25(s0)
80002b02:	078a                	slli	a5,a5,0x2
80002b04:	17c1                	addi	a5,a5,-16
80002b06:	97a2                	add	a5,a5,s0
80002b08:	fe07a783          	lw	a5,-32(a5)
80002b0c:	fef42023          	sw	a5,-32(s0)
		
		//       OSDP Table 14
		switch (control_code) {
80002b10:	fe644783          	lbu	a5,-26(s0)
80002b14:	4719                	li	a4,6
80002b16:	2ef76363          	bltu	a4,a5,80002dfc <handle_osdp_out+0x3b4>
80002b1a:	00279713          	slli	a4,a5,0x2
80002b1e:	800087b7          	lui	a5,0x80008
80002b22:	d7078793          	addi	a5,a5,-656 # 80007d70 <__data_source_start+0xffffff64>
80002b26:	97ba                	add	a5,a5,a4
80002b28:	439c                	lw	a5,0(a5)
80002b2a:	8782                	jr	a5
		case 0x00: // NOP  do not alter this output
			break;
			
		case 0x01: // set the permanent state to OFF, abort timed operation (if any)
			output_ctrl[output_num].permanent_state = 0;
80002b2c:	fe744703          	lbu	a4,-25(s0)
80002b30:	eac18693          	addi	a3,gp,-340 # 4000062c <output_ctrl>
80002b34:	87ba                	mv	a5,a4
80002b36:	0786                	slli	a5,a5,0x1
80002b38:	97ba                	add	a5,a5,a4
80002b3a:	078a                	slli	a5,a5,0x2
80002b3c:	97b6                	add	a5,a5,a3
80002b3e:	00078023          	sb	zero,0(a5)
			output_ctrl[output_num].temp_active = 0; //   
80002b42:	fe744703          	lbu	a4,-25(s0)
80002b46:	eac18693          	addi	a3,gp,-340 # 4000062c <output_ctrl>
80002b4a:	87ba                	mv	a5,a4
80002b4c:	0786                	slli	a5,a5,0x1
80002b4e:	97ba                	add	a5,a5,a4
80002b50:	078a                	slli	a5,a5,0x2
80002b52:	97b6                	add	a5,a5,a3
80002b54:	000780a3          	sb	zero,1(a5)
			output_ctrl[output_num].timer_ms_left = 0;
80002b58:	fe744703          	lbu	a4,-25(s0)
80002b5c:	eac18693          	addi	a3,gp,-340 # 4000062c <output_ctrl>
80002b60:	87ba                	mv	a5,a4
80002b62:	0786                	slli	a5,a5,0x1
80002b64:	97ba                	add	a5,a5,a4
80002b66:	078a                	slli	a5,a5,0x2
80002b68:	97b6                	add	a5,a5,a3
80002b6a:	0007a223          	sw	zero,4(a5)
			GPIO_ClearBits(GPIOA, pin);
80002b6e:	fe042583          	lw	a1,-32(s0)
80002b72:	28000537          	lui	a0,0x28000
80002b76:	e96ff0ef          	jal	ra,8000220c <GPIO_ClearBits>
			break;
80002b7a:	ac41                	j	80002e0a <handle_osdp_out+0x3c2>
			
		case 0x02: // set the permanent state to ON, abort timed operation (if any)
			output_ctrl[output_num].permanent_state = 1;
80002b7c:	fe744703          	lbu	a4,-25(s0)
80002b80:	eac18693          	addi	a3,gp,-340 # 4000062c <output_ctrl>
80002b84:	87ba                	mv	a5,a4
80002b86:	0786                	slli	a5,a5,0x1
80002b88:	97ba                	add	a5,a5,a4
80002b8a:	078a                	slli	a5,a5,0x2
80002b8c:	97b6                	add	a5,a5,a3
80002b8e:	4705                	li	a4,1
80002b90:	00e78023          	sb	a4,0(a5)
			output_ctrl[output_num].temp_active = 0; //   
80002b94:	fe744703          	lbu	a4,-25(s0)
80002b98:	eac18693          	addi	a3,gp,-340 # 4000062c <output_ctrl>
80002b9c:	87ba                	mv	a5,a4
80002b9e:	0786                	slli	a5,a5,0x1
80002ba0:	97ba                	add	a5,a5,a4
80002ba2:	078a                	slli	a5,a5,0x2
80002ba4:	97b6                	add	a5,a5,a3
80002ba6:	000780a3          	sb	zero,1(a5)
			output_ctrl[output_num].timer_ms_left = 0;
80002baa:	fe744703          	lbu	a4,-25(s0)
80002bae:	eac18693          	addi	a3,gp,-340 # 4000062c <output_ctrl>
80002bb2:	87ba                	mv	a5,a4
80002bb4:	0786                	slli	a5,a5,0x1
80002bb6:	97ba                	add	a5,a5,a4
80002bb8:	078a                	slli	a5,a5,0x2
80002bba:	97b6                	add	a5,a5,a3
80002bbc:	0007a223          	sw	zero,4(a5)
			GPIO_SetBits(GPIOA, pin);
80002bc0:	fe042583          	lw	a1,-32(s0)
80002bc4:	28000537          	lui	a0,0x28000
80002bc8:	e24ff0ef          	jal	ra,800021ec <GPIO_SetBits>
			break;
80002bcc:	ac3d                	j	80002e0a <handle_osdp_out+0x3c2>
			
		case 0x03: // set the permanent state to OFF, allow timed operation to complete
			output_ctrl[output_num].permanent_state = 0;
80002bce:	fe744703          	lbu	a4,-25(s0)
80002bd2:	eac18693          	addi	a3,gp,-340 # 4000062c <output_ctrl>
80002bd6:	87ba                	mv	a5,a4
80002bd8:	0786                	slli	a5,a5,0x1
80002bda:	97ba                	add	a5,a5,a4
80002bdc:	078a                	slli	a5,a5,0x2
80002bde:	97b6                	add	a5,a5,a3
80002be0:	00078023          	sb	zero,0(a5)
			output_ctrl[output_num].allow_completion = 1; //    
80002be4:	fe744703          	lbu	a4,-25(s0)
80002be8:	eac18693          	addi	a3,gp,-340 # 4000062c <output_ctrl>
80002bec:	87ba                	mv	a5,a4
80002bee:	0786                	slli	a5,a5,0x1
80002bf0:	97ba                	add	a5,a5,a4
80002bf2:	078a                	slli	a5,a5,0x2
80002bf4:	97b6                	add	a5,a5,a3
80002bf6:	4705                	li	a4,1
80002bf8:	00e78423          	sb	a4,8(a5)
			//     ,    
			if (!output_ctrl[output_num].temp_active) {
80002bfc:	fe744703          	lbu	a4,-25(s0)
80002c00:	eac18693          	addi	a3,gp,-340 # 4000062c <output_ctrl>
80002c04:	87ba                	mv	a5,a4
80002c06:	0786                	slli	a5,a5,0x1
80002c08:	97ba                	add	a5,a5,a4
80002c0a:	078a                	slli	a5,a5,0x2
80002c0c:	97b6                	add	a5,a5,a3
80002c0e:	0017c783          	lbu	a5,1(a5)
80002c12:	1e079963          	bnez	a5,80002e04 <handle_osdp_out+0x3bc>
				GPIO_ClearBits(GPIOA, pin);
80002c16:	fe042583          	lw	a1,-32(s0)
80002c1a:	28000537          	lui	a0,0x28000
80002c1e:	deeff0ef          	jal	ra,8000220c <GPIO_ClearBits>
			}
			break;
80002c22:	a2cd                	j	80002e04 <handle_osdp_out+0x3bc>
			
		case 0x04: // set the permanent state to ON, allow timed operation to complete
			output_ctrl[output_num].permanent_state = 1;
80002c24:	fe744703          	lbu	a4,-25(s0)
80002c28:	eac18693          	addi	a3,gp,-340 # 4000062c <output_ctrl>
80002c2c:	87ba                	mv	a5,a4
80002c2e:	0786                	slli	a5,a5,0x1
80002c30:	97ba                	add	a5,a5,a4
80002c32:	078a                	slli	a5,a5,0x2
80002c34:	97b6                	add	a5,a5,a3
80002c36:	4705                	li	a4,1
80002c38:	00e78023          	sb	a4,0(a5)
			output_ctrl[output_num].allow_completion = 1; //    
80002c3c:	fe744703          	lbu	a4,-25(s0)
80002c40:	eac18693          	addi	a3,gp,-340 # 4000062c <output_ctrl>
80002c44:	87ba                	mv	a5,a4
80002c46:	0786                	slli	a5,a5,0x1
80002c48:	97ba                	add	a5,a5,a4
80002c4a:	078a                	slli	a5,a5,0x2
80002c4c:	97b6                	add	a5,a5,a3
80002c4e:	4705                	li	a4,1
80002c50:	00e78423          	sb	a4,8(a5)
			//     ,    
			if (!output_ctrl[output_num].temp_active) {
80002c54:	fe744703          	lbu	a4,-25(s0)
80002c58:	eac18693          	addi	a3,gp,-340 # 4000062c <output_ctrl>
80002c5c:	87ba                	mv	a5,a4
80002c5e:	0786                	slli	a5,a5,0x1
80002c60:	97ba                	add	a5,a5,a4
80002c62:	078a                	slli	a5,a5,0x2
80002c64:	97b6                	add	a5,a5,a3
80002c66:	0017c783          	lbu	a5,1(a5)
80002c6a:	18079f63          	bnez	a5,80002e08 <handle_osdp_out+0x3c0>
				GPIO_SetBits(GPIOA, pin);
80002c6e:	fe042583          	lw	a1,-32(s0)
80002c72:	28000537          	lui	a0,0x28000
80002c76:	d76ff0ef          	jal	ra,800021ec <GPIO_SetBits>
			}
			break;
80002c7a:	a279                	j	80002e08 <handle_osdp_out+0x3c0>
			
		case 0x05: // set the temporary state to ON, resume permanent state on timeout
			output_ctrl[output_num].temp_active = 1;
80002c7c:	fe744703          	lbu	a4,-25(s0)
80002c80:	eac18693          	addi	a3,gp,-340 # 4000062c <output_ctrl>
80002c84:	87ba                	mv	a5,a4
80002c86:	0786                	slli	a5,a5,0x1
80002c88:	97ba                	add	a5,a5,a4
80002c8a:	078a                	slli	a5,a5,0x2
80002c8c:	97b6                	add	a5,a5,a3
80002c8e:	4705                	li	a4,1
80002c90:	00e780a3          	sb	a4,1(a5)
			output_ctrl[output_num].temp_state = 1;
80002c94:	fe744703          	lbu	a4,-25(s0)
80002c98:	eac18693          	addi	a3,gp,-340 # 4000062c <output_ctrl>
80002c9c:	87ba                	mv	a5,a4
80002c9e:	0786                	slli	a5,a5,0x1
80002ca0:	97ba                	add	a5,a5,a4
80002ca2:	078a                	slli	a5,a5,0x2
80002ca4:	97b6                	add	a5,a5,a3
80002ca6:	4705                	li	a4,1
80002ca8:	00e78123          	sb	a4,2(a5)
			output_ctrl[output_num].allow_completion = 0;
80002cac:	fe744703          	lbu	a4,-25(s0)
80002cb0:	eac18693          	addi	a3,gp,-340 # 4000062c <output_ctrl>
80002cb4:	87ba                	mv	a5,a4
80002cb6:	0786                	slli	a5,a5,0x1
80002cb8:	97ba                	add	a5,a5,a4
80002cba:	078a                	slli	a5,a5,0x2
80002cbc:	97b6                	add	a5,a5,a3
80002cbe:	00078423          	sb	zero,8(a5)
			if (timer_100ms == 0) {
80002cc2:	fe445783          	lhu	a5,-28(s0)
80002cc6:	e7a1                	bnez	a5,80002d0e <handle_osdp_out+0x2c6>
				//  = 0  "" -    
				output_ctrl[output_num].permanent_state = 1;
80002cc8:	fe744703          	lbu	a4,-25(s0)
80002ccc:	eac18693          	addi	a3,gp,-340 # 4000062c <output_ctrl>
80002cd0:	87ba                	mv	a5,a4
80002cd2:	0786                	slli	a5,a5,0x1
80002cd4:	97ba                	add	a5,a5,a4
80002cd6:	078a                	slli	a5,a5,0x2
80002cd8:	97b6                	add	a5,a5,a3
80002cda:	4705                	li	a4,1
80002cdc:	00e78023          	sb	a4,0(a5)
				output_ctrl[output_num].temp_active = 0;
80002ce0:	fe744703          	lbu	a4,-25(s0)
80002ce4:	eac18693          	addi	a3,gp,-340 # 4000062c <output_ctrl>
80002ce8:	87ba                	mv	a5,a4
80002cea:	0786                	slli	a5,a5,0x1
80002cec:	97ba                	add	a5,a5,a4
80002cee:	078a                	slli	a5,a5,0x2
80002cf0:	97b6                	add	a5,a5,a3
80002cf2:	000780a3          	sb	zero,1(a5)
				output_ctrl[output_num].timer_ms_left = 0;
80002cf6:	fe744703          	lbu	a4,-25(s0)
80002cfa:	eac18693          	addi	a3,gp,-340 # 4000062c <output_ctrl>
80002cfe:	87ba                	mv	a5,a4
80002d00:	0786                	slli	a5,a5,0x1
80002d02:	97ba                	add	a5,a5,a4
80002d04:	078a                	slli	a5,a5,0x2
80002d06:	97b6                	add	a5,a5,a3
80002d08:	0007a223          	sw	zero,4(a5)
80002d0c:	a00d                	j	80002d2e <handle_osdp_out+0x2e6>
			} else {
				output_ctrl[output_num].timer_ms_left = (uint32_t)timer_100ms * 100u; //   
80002d0e:	fe445683          	lhu	a3,-28(s0)
80002d12:	fe744703          	lbu	a4,-25(s0)
80002d16:	06400793          	li	a5,100
80002d1a:	02f686b3          	mul	a3,a3,a5
80002d1e:	eac18613          	addi	a2,gp,-340 # 4000062c <output_ctrl>
80002d22:	87ba                	mv	a5,a4
80002d24:	0786                	slli	a5,a5,0x1
80002d26:	97ba                	add	a5,a5,a4
80002d28:	078a                	slli	a5,a5,0x2
80002d2a:	97b2                	add	a5,a5,a2
80002d2c:	c3d4                	sw	a3,4(a5)
			}
			GPIO_SetBits(GPIOA, pin);
80002d2e:	fe042583          	lw	a1,-32(s0)
80002d32:	28000537          	lui	a0,0x28000
80002d36:	cb6ff0ef          	jal	ra,800021ec <GPIO_SetBits>
			break;
80002d3a:	a8c1                	j	80002e0a <handle_osdp_out+0x3c2>
			
		case 0x06: // set the temporary state to OFF, resume permanent state on timeout
			output_ctrl[output_num].temp_active = 1;
80002d3c:	fe744703          	lbu	a4,-25(s0)
80002d40:	eac18693          	addi	a3,gp,-340 # 4000062c <output_ctrl>
80002d44:	87ba                	mv	a5,a4
80002d46:	0786                	slli	a5,a5,0x1
80002d48:	97ba                	add	a5,a5,a4
80002d4a:	078a                	slli	a5,a5,0x2
80002d4c:	97b6                	add	a5,a5,a3
80002d4e:	4705                	li	a4,1
80002d50:	00e780a3          	sb	a4,1(a5)
			output_ctrl[output_num].temp_state = 0;
80002d54:	fe744703          	lbu	a4,-25(s0)
80002d58:	eac18693          	addi	a3,gp,-340 # 4000062c <output_ctrl>
80002d5c:	87ba                	mv	a5,a4
80002d5e:	0786                	slli	a5,a5,0x1
80002d60:	97ba                	add	a5,a5,a4
80002d62:	078a                	slli	a5,a5,0x2
80002d64:	97b6                	add	a5,a5,a3
80002d66:	00078123          	sb	zero,2(a5)
			output_ctrl[output_num].allow_completion = 0;
80002d6a:	fe744703          	lbu	a4,-25(s0)
80002d6e:	eac18693          	addi	a3,gp,-340 # 4000062c <output_ctrl>
80002d72:	87ba                	mv	a5,a4
80002d74:	0786                	slli	a5,a5,0x1
80002d76:	97ba                	add	a5,a5,a4
80002d78:	078a                	slli	a5,a5,0x2
80002d7a:	97b6                	add	a5,a5,a3
80002d7c:	00078423          	sb	zero,8(a5)
			if (timer_100ms == 0) {
80002d80:	fe445783          	lhu	a5,-28(s0)
80002d84:	e3b9                	bnez	a5,80002dca <handle_osdp_out+0x382>
				//  = 0  "" -    
				output_ctrl[output_num].permanent_state = 0;
80002d86:	fe744703          	lbu	a4,-25(s0)
80002d8a:	eac18693          	addi	a3,gp,-340 # 4000062c <output_ctrl>
80002d8e:	87ba                	mv	a5,a4
80002d90:	0786                	slli	a5,a5,0x1
80002d92:	97ba                	add	a5,a5,a4
80002d94:	078a                	slli	a5,a5,0x2
80002d96:	97b6                	add	a5,a5,a3
80002d98:	00078023          	sb	zero,0(a5)
				output_ctrl[output_num].temp_active = 0;
80002d9c:	fe744703          	lbu	a4,-25(s0)
80002da0:	eac18693          	addi	a3,gp,-340 # 4000062c <output_ctrl>
80002da4:	87ba                	mv	a5,a4
80002da6:	0786                	slli	a5,a5,0x1
80002da8:	97ba                	add	a5,a5,a4
80002daa:	078a                	slli	a5,a5,0x2
80002dac:	97b6                	add	a5,a5,a3
80002dae:	000780a3          	sb	zero,1(a5)
				output_ctrl[output_num].timer_ms_left = 0;
80002db2:	fe744703          	lbu	a4,-25(s0)
80002db6:	eac18693          	addi	a3,gp,-340 # 4000062c <output_ctrl>
80002dba:	87ba                	mv	a5,a4
80002dbc:	0786                	slli	a5,a5,0x1
80002dbe:	97ba                	add	a5,a5,a4
80002dc0:	078a                	slli	a5,a5,0x2
80002dc2:	97b6                	add	a5,a5,a3
80002dc4:	0007a223          	sw	zero,4(a5)
80002dc8:	a00d                	j	80002dea <handle_osdp_out+0x3a2>
			} else {
				output_ctrl[output_num].timer_ms_left = (uint32_t)timer_100ms * 100u; //   
80002dca:	fe445683          	lhu	a3,-28(s0)
80002dce:	fe744703          	lbu	a4,-25(s0)
80002dd2:	06400793          	li	a5,100
80002dd6:	02f686b3          	mul	a3,a3,a5
80002dda:	eac18613          	addi	a2,gp,-340 # 4000062c <output_ctrl>
80002dde:	87ba                	mv	a5,a4
80002de0:	0786                	slli	a5,a5,0x1
80002de2:	97ba                	add	a5,a5,a4
80002de4:	078a                	slli	a5,a5,0x2
80002de6:	97b2                	add	a5,a5,a2
80002de8:	c3d4                	sw	a3,4(a5)
			}
			GPIO_ClearBits(GPIOA, pin);
80002dea:	fe042583          	lw	a1,-32(s0)
80002dee:	28000537          	lui	a0,0x28000
80002df2:	c1aff0ef          	jal	ra,8000220c <GPIO_ClearBits>
			break;
80002df6:	a811                	j	80002e0a <handle_osdp_out+0x3c2>
		if (output_num >= 4) continue;
80002df8:	0001                	nop
80002dfa:	a801                	j	80002e0a <handle_osdp_out+0x3c2>
			
		default:
			//    -   
			break;
80002dfc:	0001                	nop
80002dfe:	a031                	j	80002e0a <handle_osdp_out+0x3c2>
			break;
80002e00:	0001                	nop
80002e02:	a021                	j	80002e0a <handle_osdp_out+0x3c2>
			break;
80002e04:	0001                	nop
80002e06:	a011                	j	80002e0a <handle_osdp_out+0x3c2>
			break;
80002e08:	0001                	nop
	for (uint16_t i = 0; i < count; i++) {
80002e0a:	fee45783          	lhu	a5,-18(s0)
80002e0e:	0785                	addi	a5,a5,1
80002e10:	fef41723          	sh	a5,-18(s0)
80002e14:	fee45703          	lhu	a4,-18(s0)
80002e18:	fec45783          	lhu	a5,-20(s0)
80002e1c:	c8f763e3          	bltu	a4,a5,80002aa2 <handle_osdp_out+0x5a>
80002e20:	a011                	j	80002e24 <handle_osdp_out+0x3dc>
		return;
80002e22:	0001                	nop
		}
	}
}
80002e24:	50f2                	lw	ra,60(sp)
80002e26:	5462                	lw	s0,56(sp)
80002e28:	6121                	addi	sp,sp,64
80002e2a:	8082                	ret

80002e2c <set_uart_baud>:

static void set_uart_baud(uint32_t baud)
{
80002e2c:	7139                	addi	sp,sp,-64
80002e2e:	de22                	sw	s0,60(sp)
80002e30:	0080                	addi	s0,sp,64
80002e32:	fca42623          	sw	a0,-52(s0)
	//   UART4    UART4_init()
	//    HSE,   init
	uint32_t baud_icoef = HSECLK_VAL / (16u * baud);
80002e36:	fcc42783          	lw	a5,-52(s0)
80002e3a:	0792                	slli	a5,a5,0x4
80002e3c:	00f42737          	lui	a4,0xf42
80002e40:	40070713          	addi	a4,a4,1024 # f42400 <STACK_SIZE+0xf41c00>
80002e44:	02f757b3          	divu	a5,a4,a5
80002e48:	fef42623          	sw	a5,-20(s0)
	float    f = (float)HSECLK_VAL / (16.0f * (float)baud) - (float)baud_icoef;
80002e4c:	fcc42783          	lw	a5,-52(s0)
80002e50:	d017f753          	fcvt.s.wu	fa4,a5
80002e54:	800087b7          	lui	a5,0x80008
80002e58:	ddc7a787          	flw	fa5,-548(a5) # 80007ddc <__data_source_start+0xffffffd0>
80002e5c:	10f777d3          	fmul.s	fa5,fa4,fa5
80002e60:	800087b7          	lui	a5,0x80008
80002e64:	de07a707          	flw	fa4,-544(a5) # 80007de0 <__data_source_start+0xffffffd4>
80002e68:	18f77753          	fdiv.s	fa4,fa4,fa5
80002e6c:	fec42783          	lw	a5,-20(s0)
80002e70:	d017f7d3          	fcvt.s.wu	fa5,a5
80002e74:	08f777d3          	fsub.s	fa5,fa4,fa5
80002e78:	fef42427          	fsw	fa5,-24(s0)
	uint32_t baud_fcoef = (uint32_t)(f * 64.0f + 0.5f);
80002e7c:	fe842707          	flw	fa4,-24(s0)
80002e80:	800087b7          	lui	a5,0x80008
80002e84:	de47a787          	flw	fa5,-540(a5) # 80007de4 <__data_source_start+0xffffffd8>
80002e88:	10f77753          	fmul.s	fa4,fa4,fa5
80002e8c:	800087b7          	lui	a5,0x80008
80002e90:	de87a787          	flw	fa5,-536(a5) # 80007de8 <__data_source_start+0xffffffdc>
80002e94:	00f777d3          	fadd.s	fa5,fa4,fa5
80002e98:	c01797d3          	fcvt.wu.s	a5,fa5,rtz
80002e9c:	fef42223          	sw	a5,-28(s0)
	uint32_t cr_saved   = UART4->CR;
80002ea0:	3000a7b7          	lui	a5,0x3000a
80002ea4:	5b9c                	lw	a5,48(a5)
80002ea6:	fef42023          	sw	a5,-32(s0)
	uint32_t lcrh_saved = UART4->LCRH;
80002eaa:	3000a7b7          	lui	a5,0x3000a
80002eae:	57dc                	lw	a5,44(a5)
80002eb0:	fcf42e23          	sw	a5,-36(s0)
	uint32_t imsc_saved = UART4->IMSC;
80002eb4:	3000a7b7          	lui	a5,0x3000a
80002eb8:	5f9c                	lw	a5,56(a5)
80002eba:	fcf42c23          	sw	a5,-40(s0)
	//    /,    
	while (UART4->FR_bit.BUSY) { }
80002ebe:	0001                	nop
80002ec0:	3000a7b7          	lui	a5,0x3000a
80002ec4:	4f9c                	lw	a5,24(a5)
80002ec6:	838d                	srli	a5,a5,0x3
80002ec8:	8b85                	andi	a5,a5,1
80002eca:	0ff7f793          	zext.b	a5,a5
80002ece:	fbed                	bnez	a5,80002ec0 <set_uart_baud+0x94>
	//  UART
	UART4->CR = 0;
80002ed0:	3000a7b7          	lui	a5,0x3000a
80002ed4:	0207a823          	sw	zero,48(a5) # 3000a030 <STACK_SIZE+0x30009830>
	UART4->IBRD = baud_icoef;
80002ed8:	3000a7b7          	lui	a5,0x3000a
80002edc:	fec42703          	lw	a4,-20(s0)
80002ee0:	d3d8                	sw	a4,36(a5)
	UART4->FBRD = baud_fcoef;
80002ee2:	3000a7b7          	lui	a5,0x3000a
80002ee6:	fe442703          	lw	a4,-28(s0)
80002eea:	d798                	sw	a4,40(a5)
	//      FIFO   init (8N1, FIFO EN)
	UART4->LCRH = UART_LCRH_FEN_Msk | (3u << UART_LCRH_WLEN_Pos);
80002eec:	3000a7b7          	lui	a5,0x3000a
80002ef0:	07000713          	li	a4,112
80002ef4:	d7d8                	sw	a4,44(a5)
	//    
	UART4->ICR = 0x7FF;
80002ef6:	3000a7b7          	lui	a5,0x3000a
80002efa:	7ff00713          	li	a4,2047
80002efe:	c3f8                	sw	a4,68(a5)
	while (!UART4->FR_bit.RXFE) { (void)UART4->DR_bit.DATA; }
80002f00:	a029                	j	80002f0a <set_uart_baud+0xde>
80002f02:	3000a7b7          	lui	a5,0x3000a
80002f06:	0007c783          	lbu	a5,0(a5) # 3000a000 <STACK_SIZE+0x30009800>
80002f0a:	3000a7b7          	lui	a5,0x3000a
80002f0e:	4f9c                	lw	a5,24(a5)
80002f10:	8391                	srli	a5,a5,0x4
80002f12:	8b85                	andi	a5,a5,1
80002f14:	0ff7f793          	zext.b	a5,a5
80002f18:	d7ed                	beqz	a5,80002f02 <set_uart_baud+0xd6>
	//    ( ,   )
	UART4->IMSC = imsc_saved;
80002f1a:	3000a7b7          	lui	a5,0x3000a
80002f1e:	fd842703          	lw	a4,-40(s0)
80002f22:	df98                	sw	a4,56(a5)
	//   (TX, RX, UARTEN)
	UART4->CR = cr_saved | UART_CR_TXE_Msk | UART_CR_RXE_Msk | UART_CR_UARTEN_Msk;
80002f24:	3000a7b7          	lui	a5,0x3000a
80002f28:	fe042703          	lw	a4,-32(s0)
80002f2c:	30176713          	ori	a4,a4,769
80002f30:	db98                	sw	a4,48(a5)
}
80002f32:	0001                	nop
80002f34:	5472                	lw	s0,60(sp)
80002f36:	6121                	addi	sp,sp,64
80002f38:	8082                	ret

80002f3a <osdp_tick_1ms>:
} led_ctrl_t;

static led_ctrl_t led_ctrl;

void osdp_tick_1ms(void) //     main.c
{
80002f3a:	7179                	addi	sp,sp,-48
80002f3c:	d606                	sw	ra,44(sp)
80002f3e:	d422                	sw	s0,40(sp)
80002f40:	1800                	addi	s0,sp,48
	//    OSDP
	const uint32_t output_pins[4] = {GPIO_Pin_12, GPIO_Pin_13, GPIO_Pin_14, GPIO_Pin_15};
80002f42:	800087b7          	lui	a5,0x80008
80002f46:	d6078793          	addi	a5,a5,-672 # 80007d60 <__data_source_start+0xffffff54>
80002f4a:	4390                	lw	a2,0(a5)
80002f4c:	43d4                	lw	a3,4(a5)
80002f4e:	4798                	lw	a4,8(a5)
80002f50:	47dc                	lw	a5,12(a5)
80002f52:	fcc42e23          	sw	a2,-36(s0)
80002f56:	fed42023          	sw	a3,-32(s0)
80002f5a:	fee42223          	sw	a4,-28(s0)
80002f5e:	fef42423          	sw	a5,-24(s0)
	for (uint8_t i = 0; i < 4; i++) {
80002f62:	fe0407a3          	sb	zero,-17(s0)
80002f66:	a8e1                	j	8000303e <osdp_tick_1ms+0x104>
		if (output_ctrl[i].temp_active && output_ctrl[i].timer_ms_left > 0) {
80002f68:	fef44703          	lbu	a4,-17(s0)
80002f6c:	eac18693          	addi	a3,gp,-340 # 4000062c <output_ctrl>
80002f70:	87ba                	mv	a5,a4
80002f72:	0786                	slli	a5,a5,0x1
80002f74:	97ba                	add	a5,a5,a4
80002f76:	078a                	slli	a5,a5,0x2
80002f78:	97b6                	add	a5,a5,a3
80002f7a:	0017c783          	lbu	a5,1(a5)
80002f7e:	cbdd                	beqz	a5,80003034 <osdp_tick_1ms+0xfa>
80002f80:	fef44703          	lbu	a4,-17(s0)
80002f84:	eac18693          	addi	a3,gp,-340 # 4000062c <output_ctrl>
80002f88:	87ba                	mv	a5,a4
80002f8a:	0786                	slli	a5,a5,0x1
80002f8c:	97ba                	add	a5,a5,a4
80002f8e:	078a                	slli	a5,a5,0x2
80002f90:	97b6                	add	a5,a5,a3
80002f92:	43dc                	lw	a5,4(a5)
80002f94:	c3c5                	beqz	a5,80003034 <osdp_tick_1ms+0xfa>
			--output_ctrl[i].timer_ms_left;
80002f96:	fef44703          	lbu	a4,-17(s0)
80002f9a:	eac18693          	addi	a3,gp,-340 # 4000062c <output_ctrl>
80002f9e:	87ba                	mv	a5,a4
80002fa0:	0786                	slli	a5,a5,0x1
80002fa2:	97ba                	add	a5,a5,a4
80002fa4:	078a                	slli	a5,a5,0x2
80002fa6:	97b6                	add	a5,a5,a3
80002fa8:	43dc                	lw	a5,4(a5)
80002faa:	fff78693          	addi	a3,a5,-1
80002fae:	eac18613          	addi	a2,gp,-340 # 4000062c <output_ctrl>
80002fb2:	87ba                	mv	a5,a4
80002fb4:	0786                	slli	a5,a5,0x1
80002fb6:	97ba                	add	a5,a5,a4
80002fb8:	078a                	slli	a5,a5,0x2
80002fba:	97b2                	add	a5,a5,a2
80002fbc:	c3d4                	sw	a3,4(a5)
			if (output_ctrl[i].timer_ms_left == 0) {
80002fbe:	fef44703          	lbu	a4,-17(s0)
80002fc2:	eac18693          	addi	a3,gp,-340 # 4000062c <output_ctrl>
80002fc6:	87ba                	mv	a5,a4
80002fc8:	0786                	slli	a5,a5,0x1
80002fca:	97ba                	add	a5,a5,a4
80002fcc:	078a                	slli	a5,a5,0x2
80002fce:	97b6                	add	a5,a5,a3
80002fd0:	43dc                	lw	a5,4(a5)
80002fd2:	e3ad                	bnez	a5,80003034 <osdp_tick_1ms+0xfa>
				//   -   
				output_ctrl[i].temp_active = 0;
80002fd4:	fef44703          	lbu	a4,-17(s0)
80002fd8:	eac18693          	addi	a3,gp,-340 # 4000062c <output_ctrl>
80002fdc:	87ba                	mv	a5,a4
80002fde:	0786                	slli	a5,a5,0x1
80002fe0:	97ba                	add	a5,a5,a4
80002fe2:	078a                	slli	a5,a5,0x2
80002fe4:	97b6                	add	a5,a5,a3
80002fe6:	000780a3          	sb	zero,1(a5)
				if (output_ctrl[i].permanent_state) {
80002fea:	fef44703          	lbu	a4,-17(s0)
80002fee:	eac18693          	addi	a3,gp,-340 # 4000062c <output_ctrl>
80002ff2:	87ba                	mv	a5,a4
80002ff4:	0786                	slli	a5,a5,0x1
80002ff6:	97ba                	add	a5,a5,a4
80002ff8:	078a                	slli	a5,a5,0x2
80002ffa:	97b6                	add	a5,a5,a3
80002ffc:	0007c783          	lbu	a5,0(a5)
80003000:	cf91                	beqz	a5,8000301c <osdp_tick_1ms+0xe2>
					GPIO_SetBits(GPIOA, output_pins[i]);
80003002:	fef44783          	lbu	a5,-17(s0)
80003006:	078a                	slli	a5,a5,0x2
80003008:	17c1                	addi	a5,a5,-16
8000300a:	97a2                	add	a5,a5,s0
8000300c:	fec7a783          	lw	a5,-20(a5)
80003010:	85be                	mv	a1,a5
80003012:	28000537          	lui	a0,0x28000
80003016:	9d6ff0ef          	jal	ra,800021ec <GPIO_SetBits>
8000301a:	a829                	j	80003034 <osdp_tick_1ms+0xfa>
				} else {
					GPIO_ClearBits(GPIOA, output_pins[i]);
8000301c:	fef44783          	lbu	a5,-17(s0)
80003020:	078a                	slli	a5,a5,0x2
80003022:	17c1                	addi	a5,a5,-16
80003024:	97a2                	add	a5,a5,s0
80003026:	fec7a783          	lw	a5,-20(a5)
8000302a:	85be                	mv	a1,a5
8000302c:	28000537          	lui	a0,0x28000
80003030:	9dcff0ef          	jal	ra,8000220c <GPIO_ClearBits>
	for (uint8_t i = 0; i < 4; i++) {
80003034:	fef44783          	lbu	a5,-17(s0)
80003038:	0785                	addi	a5,a5,1
8000303a:	fef407a3          	sb	a5,-17(s0)
8000303e:	fef44703          	lbu	a4,-17(s0)
80003042:	478d                	li	a5,3
80003044:	f2e7f2e3          	bgeu	a5,a4,80002f68 <osdp_tick_1ms+0x2e>
			}
		}
	}
	
	//   LED
	if (led_ctrl.phase_ms_left > 0) {
80003048:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
8000304c:	4b9c                	lw	a5,16(a5)
8000304e:	cb91                	beqz	a5,80003062 <osdp_tick_1ms+0x128>
		--led_ctrl.phase_ms_left;
80003050:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
80003054:	4b9c                	lw	a5,16(a5)
80003056:	fff78713          	addi	a4,a5,-1
8000305a:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
8000305e:	cb98                	sw	a4,16(a5)
80003060:	aa85                	j	800031d0 <osdp_tick_1ms+0x296>
		return;
	}

	if (led_ctrl.temp_active) {  //    temp/perm
80003062:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
80003066:	0007c783          	lbu	a5,0(a5)
8000306a:	0e078a63          	beqz	a5,8000315e <osdp_tick_1ms+0x224>
		//  temp 
		if (led_ctrl.current_state) {
8000306e:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
80003072:	0027c783          	lbu	a5,2(a5)
80003076:	c79d                	beqz	a5,800030a4 <osdp_tick_1ms+0x16a>
			// ON -> OFF
			led_ctrl.current_state = 0;
80003078:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
8000307c:	00078123          	sb	zero,2(a5)
			set_led_state(led_ctrl.temp_off_color_is_on ? 1 : 0);
80003080:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
80003084:	01d7c783          	lbu	a5,29(a5)
80003088:	00f037b3          	snez	a5,a5
8000308c:	0ff7f793          	zext.b	a5,a5
80003090:	853e                	mv	a0,a5
80003092:	f56ff0ef          	jal	ra,800027e8 <set_led_state>
			led_ctrl.phase_ms_left = (led_ctrl.off_ms > 0) ? led_ctrl.off_ms : 0;
80003096:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
8000309a:	4798                	lw	a4,8(a5)
8000309c:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
800030a0:	cb98                	sw	a4,16(a5)
800030a2:	a23d                	j	800031d0 <osdp_tick_1ms+0x296>
		} else {
			// OFF -> ON
			led_ctrl.current_state = 1;
800030a4:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
800030a8:	4705                	li	a4,1
800030aa:	00e78123          	sb	a4,2(a5)
			set_led_state(led_ctrl.temp_on_color_is_on ? 1 : 0);
800030ae:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
800030b2:	01c7c783          	lbu	a5,28(a5)
800030b6:	00f037b3          	snez	a5,a5
800030ba:	0ff7f793          	zext.b	a5,a5
800030be:	853e                	mv	a0,a5
800030c0:	f28ff0ef          	jal	ra,800027e8 <set_led_state>
			led_ctrl.phase_ms_left = (led_ctrl.on_ms > 0) ? led_ctrl.on_ms : 0;
800030c4:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
800030c8:	43d8                	lw	a4,4(a5)
800030ca:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
800030ce:	cb98                	sw	a4,16(a5)
			//     
			if (led_ctrl.cycles_left > 0) {
800030d0:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
800030d4:	00c7d783          	lhu	a5,12(a5)
800030d8:	0e078c63          	beqz	a5,800031d0 <osdp_tick_1ms+0x296>
				--led_ctrl.cycles_left;
800030dc:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
800030e0:	00c7d783          	lhu	a5,12(a5)
800030e4:	17fd                	addi	a5,a5,-1
800030e6:	01079713          	slli	a4,a5,0x10
800030ea:	8341                	srli	a4,a4,0x10
800030ec:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
800030f0:	00e79623          	sh	a4,12(a5)
				if (led_ctrl.cycles_left == 0) {
800030f4:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
800030f8:	00c7d783          	lhu	a5,12(a5)
800030fc:	0c079a63          	bnez	a5,800031d0 <osdp_tick_1ms+0x296>
					//      
					led_ctrl.temp_active = 0;
80003100:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
80003104:	00078023          	sb	zero,0(a5)
					//   
					if (led_ctrl.perm_on_ms > 0 && led_ctrl.perm_off_ms > 0) {
80003108:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
8000310c:	4bdc                	lw	a5,20(a5)
8000310e:	cf85                	beqz	a5,80003146 <osdp_tick_1ms+0x20c>
80003110:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
80003114:	4f9c                	lw	a5,24(a5)
80003116:	cb85                	beqz	a5,80003146 <osdp_tick_1ms+0x20c>
						led_ctrl.current_state = 1;
80003118:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
8000311c:	4705                	li	a4,1
8000311e:	00e78123          	sb	a4,2(a5)
						set_led_state(led_ctrl.perm_on_color_is_on ? 1 : 0);
80003122:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
80003126:	01e7c783          	lbu	a5,30(a5)
8000312a:	00f037b3          	snez	a5,a5
8000312e:	0ff7f793          	zext.b	a5,a5
80003132:	853e                	mv	a0,a5
80003134:	eb4ff0ef          	jal	ra,800027e8 <set_led_state>
						led_ctrl.phase_ms_left = led_ctrl.perm_on_ms;
80003138:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
8000313c:	4bd8                	lw	a4,20(a5)
8000313e:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
80003142:	cb98                	sw	a4,16(a5)
80003144:	a071                	j	800031d0 <osdp_tick_1ms+0x296>
					} else {
						set_led_state(led_ctrl.perm_state);
80003146:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
8000314a:	0017c783          	lbu	a5,1(a5)
8000314e:	853e                	mv	a0,a5
80003150:	e98ff0ef          	jal	ra,800027e8 <set_led_state>
						led_ctrl.phase_ms_left = 0;
80003154:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
80003158:	0007a823          	sw	zero,16(a5)
8000315c:	a895                	j	800031d0 <osdp_tick_1ms+0x296>
				}
			}
		}
	} else {
		//  : ,   perm_on/off
		if (led_ctrl.perm_on_ms > 0 && led_ctrl.perm_off_ms > 0) {
8000315e:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
80003162:	4bdc                	lw	a5,20(a5)
80003164:	c7b5                	beqz	a5,800031d0 <osdp_tick_1ms+0x296>
80003166:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
8000316a:	4f9c                	lw	a5,24(a5)
8000316c:	c3b5                	beqz	a5,800031d0 <osdp_tick_1ms+0x296>
			if (led_ctrl.current_state) {
8000316e:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
80003172:	0027c783          	lbu	a5,2(a5)
80003176:	c79d                	beqz	a5,800031a4 <osdp_tick_1ms+0x26a>
				led_ctrl.current_state = 0;
80003178:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
8000317c:	00078123          	sb	zero,2(a5)
				set_led_state(led_ctrl.perm_off_color_is_on ? 1 : 0);
80003180:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
80003184:	01f7c783          	lbu	a5,31(a5)
80003188:	00f037b3          	snez	a5,a5
8000318c:	0ff7f793          	zext.b	a5,a5
80003190:	853e                	mv	a0,a5
80003192:	e56ff0ef          	jal	ra,800027e8 <set_led_state>
				led_ctrl.phase_ms_left = led_ctrl.perm_off_ms;
80003196:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
8000319a:	4f98                	lw	a4,24(a5)
8000319c:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
800031a0:	cb98                	sw	a4,16(a5)
800031a2:	a03d                	j	800031d0 <osdp_tick_1ms+0x296>
			} else {
				led_ctrl.current_state = 1;
800031a4:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
800031a8:	4705                	li	a4,1
800031aa:	00e78123          	sb	a4,2(a5)
				set_led_state(led_ctrl.perm_on_color_is_on ? 1 : 0);
800031ae:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
800031b2:	01e7c783          	lbu	a5,30(a5)
800031b6:	00f037b3          	snez	a5,a5
800031ba:	0ff7f793          	zext.b	a5,a5
800031be:	853e                	mv	a0,a5
800031c0:	e28ff0ef          	jal	ra,800027e8 <set_led_state>
				led_ctrl.phase_ms_left = led_ctrl.perm_on_ms;
800031c4:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
800031c8:	4bd8                	lw	a4,20(a5)
800031ca:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
800031ce:	cb98                	sw	a4,16(a5)
			}
		}
	}
}
800031d0:	50b2                	lw	ra,44(sp)
800031d2:	5422                	lw	s0,40(sp)
800031d4:	6145                	addi	sp,sp,48
800031d6:	8082                	ret

800031d8 <handle_osdp_led>:

static void handle_osdp_led(uint8_t *data, uint16_t data_len)
{
800031d8:	711d                	addi	sp,sp,-96
800031da:	ce86                	sw	ra,92(sp)
800031dc:	cca2                	sw	s0,88(sp)
800031de:	1080                	addi	s0,sp,96
800031e0:	faa42623          	sw	a0,-84(s0)
800031e4:	87ae                	mv	a5,a1
800031e6:	faf41523          	sh	a5,-86(s0)
	//  : 14     (Temporary+Permanent)
	// Temporary: code, on, off, on_color, off_color, timerLSB, timerMSB
	// Permanent: code, on, off, on_color, off_color
	if (data_len < 14) return;
800031ea:	faa45703          	lhu	a4,-86(s0)
800031ee:	47b5                	li	a5,13
800031f0:	3ee7f363          	bgeu	a5,a4,800035d6 <handle_osdp_led+0x3fe>
	uint16_t count = (uint16_t)(data_len / 14u);
800031f4:	faa45703          	lhu	a4,-86(s0)
800031f8:	47b9                	li	a5,14
800031fa:	02f757b3          	divu	a5,a4,a5
800031fe:	fef41123          	sh	a5,-30(s0)
	for (uint16_t rec = 0; rec < count; rec++) {     // rec - 
80003202:	fe041723          	sh	zero,-18(s0)
80003206:	a6c9                	j	800035c8 <handle_osdp_led+0x3f0>
		uint8_t *p = &data[rec * 14u];
80003208:	fee45703          	lhu	a4,-18(s0)
8000320c:	87ba                	mv	a5,a4
8000320e:	078e                	slli	a5,a5,0x3
80003210:	8f99                	sub	a5,a5,a4
80003212:	0786                	slli	a5,a5,0x1
80003214:	873e                	mv	a4,a5
80003216:	fac42783          	lw	a5,-84(s0)
8000321a:	97ba                	add	a5,a5,a4
8000321c:	fcf42e23          	sw	a5,-36(s0)
		uint8_t reader = p[0];
80003220:	fdc42783          	lw	a5,-36(s0)
80003224:	0007c783          	lbu	a5,0(a5)
80003228:	fcf40da3          	sb	a5,-37(s0)
		uint8_t lednum  = p[1];
8000322c:	fdc42783          	lw	a5,-36(s0)
80003230:	0017c783          	lbu	a5,1(a5)
80003234:	fcf40d23          	sb	a5,-38(s0)
		if (!(reader == 0 && lednum == 0)) continue; //     LED: reader0, led0
80003238:	fdb44783          	lbu	a5,-37(s0)
8000323c:	38079063          	bnez	a5,800035bc <handle_osdp_led+0x3e4>
80003240:	fda44783          	lbu	a5,-38(s0)
80003244:	36079c63          	bnez	a5,800035bc <handle_osdp_led+0x3e4>

		uint8_t tcode  = p[2];  // 0 - NOP, 1 - cancel, 2 - start now
80003248:	fdc42783          	lw	a5,-36(s0)
8000324c:	0027c783          	lbu	a5,2(a5)
80003250:	fcf40ca3          	sb	a5,-39(s0)
		uint8_t tOn100ms = p[3];
80003254:	fdc42783          	lw	a5,-36(s0)
80003258:	0037c783          	lbu	a5,3(a5)
8000325c:	fcf40c23          	sb	a5,-40(s0)
		uint8_t tOff100ms = p[4];
80003260:	fdc42783          	lw	a5,-36(s0)
80003264:	0047c783          	lbu	a5,4(a5)
80003268:	fcf40ba3          	sb	a5,-41(s0)
		uint8_t tOnColor  = p[5];
8000326c:	fdc42783          	lw	a5,-36(s0)
80003270:	0057c783          	lbu	a5,5(a5)
80003274:	fcf40b23          	sb	a5,-42(s0)
		uint8_t tOffColor = p[6];
80003278:	fdc42783          	lw	a5,-36(s0)
8000327c:	0067c783          	lbu	a5,6(a5)
80003280:	fcf40aa3          	sb	a5,-43(s0)
		uint16_t timer100ms = (uint16_t)p[7] | ((uint16_t)p[8] << 8);
80003284:	fdc42783          	lw	a5,-36(s0)
80003288:	079d                	addi	a5,a5,7
8000328a:	0007c783          	lbu	a5,0(a5)
8000328e:	01079713          	slli	a4,a5,0x10
80003292:	8741                	srai	a4,a4,0x10
80003294:	fdc42783          	lw	a5,-36(s0)
80003298:	07a1                	addi	a5,a5,8
8000329a:	0007c783          	lbu	a5,0(a5)
8000329e:	07a2                	slli	a5,a5,0x8
800032a0:	07c2                	slli	a5,a5,0x10
800032a2:	87c1                	srai	a5,a5,0x10
800032a4:	8fd9                	or	a5,a5,a4
800032a6:	07c2                	slli	a5,a5,0x10
800032a8:	87c1                	srai	a5,a5,0x10
800032aa:	fcf41923          	sh	a5,-46(s0)

		uint8_t pcode  = p[9];  // 0 - NOP, 1 - start now
800032ae:	fdc42783          	lw	a5,-36(s0)
800032b2:	0097c783          	lbu	a5,9(a5)
800032b6:	fcf408a3          	sb	a5,-47(s0)
		uint8_t pOn100ms = p[10];
800032ba:	fdc42783          	lw	a5,-36(s0)
800032be:	00a7c783          	lbu	a5,10(a5)
800032c2:	fcf40823          	sb	a5,-48(s0)
		uint8_t pOff100ms= p[11];
800032c6:	fdc42783          	lw	a5,-36(s0)
800032ca:	00b7c783          	lbu	a5,11(a5)
800032ce:	fcf407a3          	sb	a5,-49(s0)
		uint8_t pOnColor  = p[12];
800032d2:	fdc42783          	lw	a5,-36(s0)
800032d6:	00c7c783          	lbu	a5,12(a5)
800032da:	fcf40723          	sb	a5,-50(s0)
		uint8_t pOffColor = p[13];
800032de:	fdc42783          	lw	a5,-36(s0)
800032e2:	00d7c783          	lbu	a5,13(a5)
800032e6:	fcf406a3          	sb	a5,-51(s0)

		//   ,  
		if (pcode == 0x01) {
800032ea:	fd144703          	lbu	a4,-47(s0)
800032ee:	4785                	li	a5,1
800032f0:	0ef71d63          	bne	a4,a5,800033ea <handle_osdp_led+0x212>
			uint32_t pOn_ms  = (uint32_t)pOn100ms  * 100u;
800032f4:	fd044703          	lbu	a4,-48(s0)
800032f8:	06400793          	li	a5,100
800032fc:	02f707b3          	mul	a5,a4,a5
80003300:	fcf42423          	sw	a5,-56(s0)
			uint32_t pOff_ms = (uint32_t)pOff100ms * 100u;
80003304:	fcf44703          	lbu	a4,-49(s0)
80003308:	06400793          	li	a5,100
8000330c:	02f707b3          	mul	a5,a4,a5
80003310:	fcf42223          	sw	a5,-60(s0)
			led_ctrl.perm_on_ms  = pOn_ms;
80003314:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
80003318:	fc842703          	lw	a4,-56(s0)
8000331c:	cbd8                	sw	a4,20(a5)
			led_ctrl.perm_off_ms = pOff_ms;
8000331e:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
80003322:	fc442703          	lw	a4,-60(s0)
80003326:	cf98                	sw	a4,24(a5)
			led_ctrl.perm_on_color_is_on  = (pOnColor  != 0);
80003328:	fce44783          	lbu	a5,-50(s0)
8000332c:	00f037b3          	snez	a5,a5
80003330:	0ff7f793          	zext.b	a5,a5
80003334:	873e                	mv	a4,a5
80003336:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
8000333a:	00e78f23          	sb	a4,30(a5)
			led_ctrl.perm_off_color_is_on = (pOffColor != 0);
8000333e:	fcd44783          	lbu	a5,-51(s0)
80003342:	00f037b3          	snez	a5,a5
80003346:	0ff7f793          	zext.b	a5,a5
8000334a:	873e                	mv	a4,a5
8000334c:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
80003350:	00e78fa3          	sb	a4,31(a5)
			if (pOn_ms > 0 && pOff_ms == 0) {
80003354:	fc842783          	lw	a5,-56(s0)
80003358:	c385                	beqz	a5,80003378 <handle_osdp_led+0x1a0>
8000335a:	fc442783          	lw	a5,-60(s0)
8000335e:	ef89                	bnez	a5,80003378 <handle_osdp_led+0x1a0>
				led_ctrl.perm_state = (pOnColor != 0) ? 1 : 0; //   ""
80003360:	fce44783          	lbu	a5,-50(s0)
80003364:	00f037b3          	snez	a5,a5
80003368:	0ff7f793          	zext.b	a5,a5
8000336c:	873e                	mv	a4,a5
8000336e:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
80003372:	00e780a3          	sb	a4,1(a5)
80003376:	a015                	j	8000339a <handle_osdp_led+0x1c2>
			} else if (pOn_ms == 0 && pOff_ms > 0) {
80003378:	fc842783          	lw	a5,-56(s0)
8000337c:	ef99                	bnez	a5,8000339a <handle_osdp_led+0x1c2>
8000337e:	fc442783          	lw	a5,-60(s0)
80003382:	cf81                	beqz	a5,8000339a <handle_osdp_led+0x1c2>
				led_ctrl.perm_state = (pOffColor != 0) ? 1 : 0;
80003384:	fcd44783          	lbu	a5,-51(s0)
80003388:	00f037b3          	snez	a5,a5
8000338c:	0ff7f793          	zext.b	a5,a5
80003390:	873e                	mv	a4,a5
80003392:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
80003396:	00e780a3          	sb	a4,1(a5)
			}
			//  temp     
			if (!led_ctrl.temp_active) {
8000339a:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
8000339e:	0007c783          	lbu	a5,0(a5)
800033a2:	e7a1                	bnez	a5,800033ea <handle_osdp_led+0x212>
				if (pOn_ms > 0 && pOff_ms > 0) {
800033a4:	fc842783          	lw	a5,-56(s0)
800033a8:	cb95                	beqz	a5,800033dc <handle_osdp_led+0x204>
800033aa:	fc442783          	lw	a5,-60(s0)
800033ae:	c79d                	beqz	a5,800033dc <handle_osdp_led+0x204>
					led_ctrl.current_state = 1;
800033b0:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
800033b4:	4705                	li	a4,1
800033b6:	00e78123          	sb	a4,2(a5)
					set_led_state(led_ctrl.perm_on_color_is_on ? 1 : 0);
800033ba:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
800033be:	01e7c783          	lbu	a5,30(a5)
800033c2:	00f037b3          	snez	a5,a5
800033c6:	0ff7f793          	zext.b	a5,a5
800033ca:	853e                	mv	a0,a5
800033cc:	c1cff0ef          	jal	ra,800027e8 <set_led_state>
					led_ctrl.phase_ms_left = pOn_ms;
800033d0:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
800033d4:	fc842703          	lw	a4,-56(s0)
800033d8:	cb98                	sw	a4,16(a5)
800033da:	a801                	j	800033ea <handle_osdp_led+0x212>
				} else {
					set_led_state(led_ctrl.perm_state);
800033dc:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
800033e0:	0017c783          	lbu	a5,1(a5)
800033e4:	853e                	mv	a0,a5
800033e6:	c02ff0ef          	jal	ra,800027e8 <set_led_state>
		} else if (pcode == 0x00) {
			// Not use: NOP       
		}

		// Temporary    
		if (tcode == 0x00) {
800033ea:	fd944783          	lbu	a5,-39(s0)
800033ee:	1c078863          	beqz	a5,800035be <handle_osdp_led+0x3e6>
			// NOP      
		} else if (tcode == 0x01) {
800033f2:	fd944703          	lbu	a4,-39(s0)
800033f6:	4785                	li	a5,1
800033f8:	06f71963          	bne	a4,a5,8000346a <handle_osdp_led+0x292>
			//  temp   permanent 
			led_ctrl.temp_active = 0;
800033fc:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
80003400:	00078023          	sb	zero,0(a5)
			if (led_ctrl.perm_on_ms > 0 && led_ctrl.perm_off_ms > 0) {
80003404:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
80003408:	4bdc                	lw	a5,20(a5)
8000340a:	cf85                	beqz	a5,80003442 <handle_osdp_led+0x26a>
8000340c:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
80003410:	4f9c                	lw	a5,24(a5)
80003412:	cb85                	beqz	a5,80003442 <handle_osdp_led+0x26a>
				led_ctrl.current_state = 1;
80003414:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
80003418:	4705                	li	a4,1
8000341a:	00e78123          	sb	a4,2(a5)
				set_led_state(led_ctrl.perm_on_color_is_on ? 1 : 0);
8000341e:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
80003422:	01e7c783          	lbu	a5,30(a5)
80003426:	00f037b3          	snez	a5,a5
8000342a:	0ff7f793          	zext.b	a5,a5
8000342e:	853e                	mv	a0,a5
80003430:	bb8ff0ef          	jal	ra,800027e8 <set_led_state>
				led_ctrl.phase_ms_left = led_ctrl.perm_on_ms;
80003434:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
80003438:	4bd8                	lw	a4,20(a5)
8000343a:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
8000343e:	cb98                	sw	a4,16(a5)
80003440:	aabd                	j	800035be <handle_osdp_led+0x3e6>
			} else {
				led_ctrl.current_state = led_ctrl.perm_state;
80003442:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
80003446:	0017c703          	lbu	a4,1(a5)
8000344a:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
8000344e:	00e78123          	sb	a4,2(a5)
				set_led_state(led_ctrl.perm_state);
80003452:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
80003456:	0017c783          	lbu	a5,1(a5)
8000345a:	853e                	mv	a0,a5
8000345c:	b8cff0ef          	jal	ra,800027e8 <set_led_state>
				led_ctrl.phase_ms_left = 0;
80003460:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
80003464:	0007a823          	sw	zero,16(a5)
80003468:	aa99                	j	800035be <handle_osdp_led+0x3e6>
			}
		} else if (tcode == 0x02) {
8000346a:	fd944703          	lbu	a4,-39(s0)
8000346e:	4789                	li	a5,2
80003470:	14f71763          	bne	a4,a5,800035be <handle_osdp_led+0x3e6>
			//       
			uint32_t on_ms  = (uint32_t)tOn100ms  * 100u;
80003474:	fd844703          	lbu	a4,-40(s0)
80003478:	06400793          	li	a5,100
8000347c:	02f707b3          	mul	a5,a4,a5
80003480:	fcf42023          	sw	a5,-64(s0)
			uint32_t off_ms = (uint32_t)tOff100ms  * 100u;
80003484:	fd744703          	lbu	a4,-41(s0)
80003488:	06400793          	li	a5,100
8000348c:	02f707b3          	mul	a5,a4,a5
80003490:	faf42e23          	sw	a5,-68(s0)
			led_ctrl.on_ms  = (on_ms  > 0) ? on_ms  : 0; //   
80003494:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
80003498:	fc042703          	lw	a4,-64(s0)
8000349c:	c3d8                	sw	a4,4(a5)
			led_ctrl.off_ms = (off_ms > 0) ? off_ms : 0; 
8000349e:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
800034a2:	fbc42703          	lw	a4,-68(s0)
800034a6:	c798                	sw	a4,8(a5)
			led_ctrl.temp_on_color_is_on  = (tOnColor  != 0);
800034a8:	fd644783          	lbu	a5,-42(s0)
800034ac:	00f037b3          	snez	a5,a5
800034b0:	0ff7f793          	zext.b	a5,a5
800034b4:	873e                	mv	a4,a5
800034b6:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
800034ba:	00e78e23          	sb	a4,28(a5)
			led_ctrl.temp_off_color_is_on = (tOffColor != 0);
800034be:	fd544783          	lbu	a5,-43(s0)
800034c2:	00f037b3          	snez	a5,a5
800034c6:	0ff7f793          	zext.b	a5,a5
800034ca:	873e                	mv	a4,a5
800034cc:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
800034d0:	00e78ea3          	sb	a4,29(a5)
			//     ,  
			if (timer100ms == 0) {
800034d4:	fd245783          	lhu	a5,-46(s0)
800034d8:	e791                	bnez	a5,800034e4 <handle_osdp_led+0x30c>
				led_ctrl.cycles_left = 0; // 
800034da:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
800034de:	00079623          	sh	zero,12(a5)
800034e2:	a0bd                	j	80003550 <handle_osdp_led+0x378>
			} else {
				uint32_t period = (led_ctrl.on_ms + led_ctrl.off_ms);
800034e4:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
800034e8:	43d8                	lw	a4,4(a5)
800034ea:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
800034ee:	479c                	lw	a5,8(a5)
800034f0:	97ba                	add	a5,a5,a4
800034f2:	fef42423          	sw	a5,-24(s0)
				if (period == 0) period = 100; //     0
800034f6:	fe842783          	lw	a5,-24(s0)
800034fa:	e789                	bnez	a5,80003504 <handle_osdp_led+0x32c>
800034fc:	06400793          	li	a5,100
80003500:	fef42423          	sw	a5,-24(s0)
				uint32_t total_ms = (uint32_t)timer100ms * 100u;
80003504:	fd245703          	lhu	a4,-46(s0)
80003508:	06400793          	li	a5,100
8000350c:	02f707b3          	mul	a5,a4,a5
80003510:	faf42c23          	sw	a5,-72(s0)
				uint32_t cycles = total_ms / period;
80003514:	fb842703          	lw	a4,-72(s0)
80003518:	fe842783          	lw	a5,-24(s0)
8000351c:	02f757b3          	divu	a5,a4,a5
80003520:	fef42223          	sw	a5,-28(s0)
				if (cycles == 0) cycles = 1;
80003524:	fe442783          	lw	a5,-28(s0)
80003528:	e781                	bnez	a5,80003530 <handle_osdp_led+0x358>
8000352a:	4785                	li	a5,1
8000352c:	fef42223          	sw	a5,-28(s0)
				led_ctrl.cycles_left = (uint16_t)((cycles > 0xFFFFu) ? 0xFFFFu : cycles);
80003530:	fe442703          	lw	a4,-28(s0)
80003534:	67c1                	lui	a5,0x10
80003536:	00f77763          	bgeu	a4,a5,80003544 <handle_osdp_led+0x36c>
8000353a:	fe442783          	lw	a5,-28(s0)
8000353e:	07c2                	slli	a5,a5,0x10
80003540:	83c1                	srli	a5,a5,0x10
80003542:	a019                	j	80003548 <handle_osdp_led+0x370>
80003544:	67c1                	lui	a5,0x10
80003546:	17fd                	addi	a5,a5,-1 # ffff <STACK_SIZE+0xf7ff>
80003548:	edc18713          	addi	a4,gp,-292 # 4000065c <led_ctrl>
8000354c:	00f71623          	sh	a5,12(a4)
			}
			//    ,  on_ms > 0,   
			if (led_ctrl.on_ms > 0) {
80003550:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
80003554:	43dc                	lw	a5,4(a5)
80003556:	cb85                	beqz	a5,80003586 <handle_osdp_led+0x3ae>
				led_ctrl.current_state = 1;
80003558:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
8000355c:	4705                	li	a4,1
8000355e:	00e78123          	sb	a4,2(a5)
				set_led_state(led_ctrl.temp_on_color_is_on ? 1 : 0);
80003562:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
80003566:	01c7c783          	lbu	a5,28(a5)
8000356a:	00f037b3          	snez	a5,a5
8000356e:	0ff7f793          	zext.b	a5,a5
80003572:	853e                	mv	a0,a5
80003574:	a74ff0ef          	jal	ra,800027e8 <set_led_state>
				led_ctrl.phase_ms_left = led_ctrl.on_ms;
80003578:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
8000357c:	43d8                	lw	a4,4(a5)
8000357e:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
80003582:	cb98                	sw	a4,16(a5)
80003584:	a035                	j	800035b0 <handle_osdp_led+0x3d8>
			} else {
				led_ctrl.current_state = 0;
80003586:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
8000358a:	00078123          	sb	zero,2(a5)
				set_led_state(led_ctrl.temp_off_color_is_on ? 1 : 0);
8000358e:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
80003592:	01d7c783          	lbu	a5,29(a5)
80003596:	00f037b3          	snez	a5,a5
8000359a:	0ff7f793          	zext.b	a5,a5
8000359e:	853e                	mv	a0,a5
800035a0:	a48ff0ef          	jal	ra,800027e8 <set_led_state>
				led_ctrl.phase_ms_left = led_ctrl.off_ms;
800035a4:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
800035a8:	4798                	lw	a4,8(a5)
800035aa:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
800035ae:	cb98                	sw	a4,16(a5)
			}
			led_ctrl.temp_active = 1;
800035b0:	edc18793          	addi	a5,gp,-292 # 4000065c <led_ctrl>
800035b4:	4705                	li	a4,1
800035b6:	00e78023          	sb	a4,0(a5)
800035ba:	a011                	j	800035be <handle_osdp_led+0x3e6>
		if (!(reader == 0 && lednum == 0)) continue; //     LED: reader0, led0
800035bc:	0001                	nop
	for (uint16_t rec = 0; rec < count; rec++) {     // rec - 
800035be:	fee45783          	lhu	a5,-18(s0)
800035c2:	0785                	addi	a5,a5,1
800035c4:	fef41723          	sh	a5,-18(s0)
800035c8:	fee45703          	lhu	a4,-18(s0)
800035cc:	fe245783          	lhu	a5,-30(s0)
800035d0:	c2f76ce3          	bltu	a4,a5,80003208 <handle_osdp_led+0x30>
800035d4:	a011                	j	800035d8 <handle_osdp_led+0x400>
	if (data_len < 14) return;
800035d6:	0001                	nop
		}
	}
}
800035d8:	40f6                	lw	ra,92(sp)
800035da:	4466                	lw	s0,88(sp)
800035dc:	6125                	addi	sp,sp,96
800035de:	8082                	ret

800035e0 <osdp_init>:

void osdp_init(uint8_t device_address)
{
800035e0:	7179                	addi	sp,sp,-48
800035e2:	d622                	sw	s0,44(sp)
800035e4:	1800                	addi	s0,sp,48
800035e6:	87aa                	mv	a5,a0
800035e8:	fcf40fa3          	sb	a5,-33(s0)
	g_addr = (uint8_t)(device_address & 0x7F);
800035ec:	fdf44783          	lbu	a5,-33(s0)
800035f0:	07f7f793          	andi	a5,a5,127
800035f4:	0ff7f713          	zext.b	a4,a5
800035f8:	88e18223          	sb	a4,-1916(gp) # 40000004 <g_addr>
	rx_state = st_wait_som;
800035fc:	e601a223          	sw	zero,-412(gp) # 400005e4 <rx_state>
	rx_expected_len = 0;
80003600:	e6019423          	sh	zero,-408(gp) # 400005e8 <rx_expected_len>
	rx_pos = 0;
80003604:	e6019523          	sh	zero,-406(gp) # 400005ea <rx_pos>
	
	//   
	for (uint8_t i = 0; i < 4; i++) {
80003608:	fe0407a3          	sb	zero,-17(s0)
8000360c:	a8ad                	j	80003686 <osdp_init+0xa6>
		output_ctrl[i].permanent_state = 0; //     
8000360e:	fef44703          	lbu	a4,-17(s0)
80003612:	eac18693          	addi	a3,gp,-340 # 4000062c <output_ctrl>
80003616:	87ba                	mv	a5,a4
80003618:	0786                	slli	a5,a5,0x1
8000361a:	97ba                	add	a5,a5,a4
8000361c:	078a                	slli	a5,a5,0x2
8000361e:	97b6                	add	a5,a5,a3
80003620:	00078023          	sb	zero,0(a5)
		output_ctrl[i].temp_active = 0;
80003624:	fef44703          	lbu	a4,-17(s0)
80003628:	eac18693          	addi	a3,gp,-340 # 4000062c <output_ctrl>
8000362c:	87ba                	mv	a5,a4
8000362e:	0786                	slli	a5,a5,0x1
80003630:	97ba                	add	a5,a5,a4
80003632:	078a                	slli	a5,a5,0x2
80003634:	97b6                	add	a5,a5,a3
80003636:	000780a3          	sb	zero,1(a5)
		output_ctrl[i].temp_state = 0;
8000363a:	fef44703          	lbu	a4,-17(s0)
8000363e:	eac18693          	addi	a3,gp,-340 # 4000062c <output_ctrl>
80003642:	87ba                	mv	a5,a4
80003644:	0786                	slli	a5,a5,0x1
80003646:	97ba                	add	a5,a5,a4
80003648:	078a                	slli	a5,a5,0x2
8000364a:	97b6                	add	a5,a5,a3
8000364c:	00078123          	sb	zero,2(a5)
		output_ctrl[i].timer_ms_left = 0;
80003650:	fef44703          	lbu	a4,-17(s0)
80003654:	eac18693          	addi	a3,gp,-340 # 4000062c <output_ctrl>
80003658:	87ba                	mv	a5,a4
8000365a:	0786                	slli	a5,a5,0x1
8000365c:	97ba                	add	a5,a5,a4
8000365e:	078a                	slli	a5,a5,0x2
80003660:	97b6                	add	a5,a5,a3
80003662:	0007a223          	sw	zero,4(a5)
		output_ctrl[i].allow_completion = 0;
80003666:	fef44703          	lbu	a4,-17(s0)
8000366a:	eac18693          	addi	a3,gp,-340 # 4000062c <output_ctrl>
8000366e:	87ba                	mv	a5,a4
80003670:	0786                	slli	a5,a5,0x1
80003672:	97ba                	add	a5,a5,a4
80003674:	078a                	slli	a5,a5,0x2
80003676:	97b6                	add	a5,a5,a3
80003678:	00078423          	sb	zero,8(a5)
	for (uint8_t i = 0; i < 4; i++) {
8000367c:	fef44783          	lbu	a5,-17(s0)
80003680:	0785                	addi	a5,a5,1
80003682:	fef407a3          	sb	a5,-17(s0)
80003686:	fef44703          	lbu	a4,-17(s0)
8000368a:	478d                	li	a5,3
8000368c:	f8e7f1e3          	bgeu	a5,a4,8000360e <osdp_init+0x2e>
	}
}
80003690:	0001                	nop
80003692:	0001                	nop
80003694:	5432                	lw	s0,44(sp)
80003696:	6145                	addi	sp,sp,48
80003698:	8082                	ret

8000369a <osdp_on_rx_byte>:

void osdp_on_rx_byte(uint8_t byte) //   
{
8000369a:	715d                	addi	sp,sp,-80
8000369c:	c686                	sw	ra,76(sp)
8000369e:	c4a2                	sw	s0,72(sp)
800036a0:	0880                	addi	s0,sp,80
800036a2:	87aa                	mv	a5,a0
800036a4:	faf40fa3          	sb	a5,-65(s0)
	switch (rx_state) {
800036a8:	e641a783          	lw	a5,-412(gp) # 400005e4 <rx_state>
800036ac:	4711                	li	a4,4
800036ae:	3ef76363          	bltu	a4,a5,80003a94 <osdp_on_rx_byte+0x3fa>
800036b2:	00279713          	slli	a4,a5,0x2
800036b6:	800087b7          	lui	a5,0x80008
800036ba:	d8c78793          	addi	a5,a5,-628 # 80007d8c <__data_source_start+0xffffff80>
800036be:	97ba                	add	a5,a5,a4
800036c0:	439c                	lw	a5,0(a5)
800036c2:	8782                	jr	a5
	case st_wait_som:
		if (byte == OSDP_SOM) {
800036c4:	fbf44703          	lbu	a4,-65(s0)
800036c8:	05300793          	li	a5,83
800036cc:	3cf71763          	bne	a4,a5,80003a9a <osdp_on_rx_byte+0x400>
			rx_pos = 0;
800036d0:	e6019523          	sh	zero,-406(gp) # 400005ea <rx_pos>
			rx_buf[rx_pos++] = byte;
800036d4:	e6a1d783          	lhu	a5,-406(gp) # 400005ea <rx_pos>
800036d8:	00178713          	addi	a4,a5,1
800036dc:	01071693          	slli	a3,a4,0x10
800036e0:	82c1                	srli	a3,a3,0x10
800036e2:	e6d19523          	sh	a3,-406(gp) # 400005ea <rx_pos>
800036e6:	873e                	mv	a4,a5
800036e8:	e6c18793          	addi	a5,gp,-404 # 400005ec <rx_buf>
800036ec:	97ba                	add	a5,a5,a4
800036ee:	fbf44703          	lbu	a4,-65(s0)
800036f2:	00e78023          	sb	a4,0(a5)
			rx_state = st_wait_addr;
800036f6:	4705                	li	a4,1
800036f8:	e6e1a223          	sw	a4,-412(gp) # 400005e4 <rx_state>
		}
		break;
800036fc:	ae79                	j	80003a9a <osdp_on_rx_byte+0x400>
	case st_wait_addr:
		rx_buf[rx_pos++] = byte;
800036fe:	e6a1d783          	lhu	a5,-406(gp) # 400005ea <rx_pos>
80003702:	00178713          	addi	a4,a5,1
80003706:	01071693          	slli	a3,a4,0x10
8000370a:	82c1                	srli	a3,a3,0x10
8000370c:	e6d19523          	sh	a3,-406(gp) # 400005ea <rx_pos>
80003710:	873e                	mv	a4,a5
80003712:	e6c18793          	addi	a5,gp,-404 # 400005ec <rx_buf>
80003716:	97ba                	add	a5,a5,a4
80003718:	fbf44703          	lbu	a4,-65(s0)
8000371c:	00e78023          	sb	a4,0(a5)
		rx_state = st_wait_len_l;
80003720:	4709                	li	a4,2
80003722:	e6e1a223          	sw	a4,-412(gp) # 400005e4 <rx_state>
		break;
80003726:	aead                	j	80003aa0 <osdp_on_rx_byte+0x406>
	case st_wait_len_l:
		rx_buf[rx_pos++] = byte;
80003728:	e6a1d783          	lhu	a5,-406(gp) # 400005ea <rx_pos>
8000372c:	00178713          	addi	a4,a5,1
80003730:	01071693          	slli	a3,a4,0x10
80003734:	82c1                	srli	a3,a3,0x10
80003736:	e6d19523          	sh	a3,-406(gp) # 400005ea <rx_pos>
8000373a:	873e                	mv	a4,a5
8000373c:	e6c18793          	addi	a5,gp,-404 # 400005ec <rx_buf>
80003740:	97ba                	add	a5,a5,a4
80003742:	fbf44703          	lbu	a4,-65(s0)
80003746:	00e78023          	sb	a4,0(a5)
		rx_expected_len = byte;
8000374a:	fbf44783          	lbu	a5,-65(s0)
8000374e:	01079713          	slli	a4,a5,0x10
80003752:	8341                	srli	a4,a4,0x10
80003754:	e6e19423          	sh	a4,-408(gp) # 400005e8 <rx_expected_len>
		rx_state = st_wait_len_m;
80003758:	470d                	li	a4,3
8000375a:	e6e1a223          	sw	a4,-412(gp) # 400005e4 <rx_state>
		break;
8000375e:	a689                	j	80003aa0 <osdp_on_rx_byte+0x406>
	case st_wait_len_m:
		rx_buf[rx_pos++] = byte;
80003760:	e6a1d783          	lhu	a5,-406(gp) # 400005ea <rx_pos>
80003764:	00178713          	addi	a4,a5,1
80003768:	01071693          	slli	a3,a4,0x10
8000376c:	82c1                	srli	a3,a3,0x10
8000376e:	e6d19523          	sh	a3,-406(gp) # 400005ea <rx_pos>
80003772:	873e                	mv	a4,a5
80003774:	e6c18793          	addi	a5,gp,-404 # 400005ec <rx_buf>
80003778:	97ba                	add	a5,a5,a4
8000377a:	fbf44703          	lbu	a4,-65(s0)
8000377e:	00e78023          	sb	a4,0(a5)
		rx_expected_len |= ((uint16_t)byte << 8);
80003782:	fbf44783          	lbu	a5,-65(s0)
80003786:	07a2                	slli	a5,a5,0x8
80003788:	01079713          	slli	a4,a5,0x10
8000378c:	8741                	srai	a4,a4,0x10
8000378e:	e681d783          	lhu	a5,-408(gp) # 400005e8 <rx_expected_len>
80003792:	07c2                	slli	a5,a5,0x10
80003794:	87c1                	srai	a5,a5,0x10
80003796:	8fd9                	or	a5,a5,a4
80003798:	07c2                	slli	a5,a5,0x10
8000379a:	87c1                	srai	a5,a5,0x10
8000379c:	01079713          	slli	a4,a5,0x10
800037a0:	8341                	srli	a4,a4,0x10
800037a2:	e6e19423          	sh	a4,-408(gp) # 400005e8 <rx_expected_len>
		if (rx_expected_len < 8 || rx_expected_len > sizeof(rx_buf)) {
800037a6:	e681d703          	lhu	a4,-408(gp) # 400005e8 <rx_expected_len>
800037aa:	479d                	li	a5,7
800037ac:	00e7f863          	bgeu	a5,a4,800037bc <osdp_on_rx_byte+0x122>
800037b0:	e681d703          	lhu	a4,-408(gp) # 400005e8 <rx_expected_len>
800037b4:	04000793          	li	a5,64
800037b8:	00e7f563          	bgeu	a5,a4,800037c2 <osdp_on_rx_byte+0x128>
			//    
			rx_state = st_wait_som;
800037bc:	e601a223          	sw	zero,-412(gp) # 400005e4 <rx_state>
			break;
800037c0:	a4c5                	j	80003aa0 <osdp_on_rx_byte+0x406>
		}
		rx_state = st_receive_bytes;
800037c2:	4711                	li	a4,4
800037c4:	e6e1a223          	sw	a4,-412(gp) # 400005e4 <rx_state>
		break;
800037c8:	ace1                	j	80003aa0 <osdp_on_rx_byte+0x406>
	case st_receive_bytes:
		rx_buf[rx_pos++] = byte;
800037ca:	e6a1d783          	lhu	a5,-406(gp) # 400005ea <rx_pos>
800037ce:	00178713          	addi	a4,a5,1
800037d2:	01071693          	slli	a3,a4,0x10
800037d6:	82c1                	srli	a3,a3,0x10
800037d8:	e6d19523          	sh	a3,-406(gp) # 400005ea <rx_pos>
800037dc:	873e                	mv	a4,a5
800037de:	e6c18793          	addi	a5,gp,-404 # 400005ec <rx_buf>
800037e2:	97ba                	add	a5,a5,a4
800037e4:	fbf44703          	lbu	a4,-65(s0)
800037e8:	00e78023          	sb	a4,0(a5)
		if (rx_pos >= rx_expected_len) {
800037ec:	e6a1d703          	lhu	a4,-406(gp) # 400005ea <rx_pos>
800037f0:	e681d783          	lhu	a5,-408(gp) # 400005e8 <rx_expected_len>
800037f4:	2af76563          	bltu	a4,a5,80003a9e <osdp_on_rx_byte+0x404>
			//  CRC
			if (osdp_crc_is_ok(rx_buf, rx_expected_len)) {
800037f8:	e681d783          	lhu	a5,-408(gp) # 400005e8 <rx_expected_len>
800037fc:	85be                	mv	a1,a5
800037fe:	e6c18513          	addi	a0,gp,-404 # 400005ec <rx_buf>
80003802:	92ffe0ef          	jal	ra,80002130 <osdp_crc_is_ok>
80003806:	87aa                	mv	a5,a0
80003808:	22078263          	beqz	a5,80003a2c <osdp_on_rx_byte+0x392>
				uint8_t addr = (uint8_t)(rx_buf[1] & 0x7F);
8000380c:	e6c18793          	addi	a5,gp,-404 # 400005ec <rx_buf>
80003810:	0017c783          	lbu	a5,1(a5)
80003814:	07f7f793          	andi	a5,a5,127
80003818:	fef40623          	sb	a5,-20(s0)
				if (addr == g_addr || addr == 0x7F || addr == 0x00) {
8000381c:	8841c783          	lbu	a5,-1916(gp) # 40000004 <g_addr>
80003820:	fec44703          	lbu	a4,-20(s0)
80003824:	00f70c63          	beq	a4,a5,8000383c <osdp_on_rx_byte+0x1a2>
80003828:	fec44703          	lbu	a4,-20(s0)
8000382c:	07f00793          	li	a5,127
80003830:	00f70663          	beq	a4,a5,8000383c <osdp_on_rx_byte+0x1a2>
80003834:	fec44783          	lbu	a5,-20(s0)
80003838:	24079b63          	bnez	a5,80003a8e <osdp_on_rx_byte+0x3f4>
					uint8_t ctrl = rx_buf[4];
8000383c:	e6c18793          	addi	a5,gp,-404 # 400005ec <rx_buf>
80003840:	0047c783          	lbu	a5,4(a5)
80003844:	fef405a3          	sb	a5,-21(s0)
					uint8_t seq = (uint8_t)(ctrl & 0x03);
80003848:	feb44783          	lbu	a5,-21(s0)
8000384c:	8b8d                	andi	a5,a5,3
8000384e:	fef40523          	sb	a5,-22(s0)
					uint8_t cmd = rx_buf[5];
80003852:	e6c18793          	addi	a5,gp,-404 # 400005ec <rx_buf>
80003856:	0057c783          	lbu	a5,5(a5)
8000385a:	fef404a3          	sb	a5,-23(s0)
					//   (0x7F)  
					char should_reply = (addr != 0x7F);
8000385e:	fec44783          	lbu	a5,-20(s0)
80003862:	f8178793          	addi	a5,a5,-127
80003866:	00f037b3          	snez	a5,a5
8000386a:	0ff7f793          	zext.b	a5,a5
8000386e:	fef40423          	sb	a5,-24(s0)
					switch (cmd) {
80003872:	fe944783          	lbu	a5,-23(s0)
80003876:	fa078793          	addi	a5,a5,-96
8000387a:	4739                	li	a4,14
8000387c:	18f76e63          	bltu	a4,a5,80003a18 <osdp_on_rx_byte+0x37e>
80003880:	00279713          	slli	a4,a5,0x2
80003884:	800087b7          	lui	a5,0x80008
80003888:	da078793          	addi	a5,a5,-608 # 80007da0 <__data_source_start+0xffffff94>
8000388c:	97ba                	add	a5,a5,a4
8000388e:	439c                	lw	a5,0(a5)
80003890:	8782                	jr	a5
					case osdp_POLL:
						if (should_reply) osdp_build_and_send_ack(seq);
80003892:	fe844783          	lbu	a5,-24(s0)
80003896:	1c078b63          	beqz	a5,80003a6c <osdp_on_rx_byte+0x3d2>
8000389a:	fea44783          	lbu	a5,-22(s0)
8000389e:	853e                	mv	a0,a5
800038a0:	b65fe0ef          	jal	ra,80002404 <osdp_build_and_send_ack>
						break;
800038a4:	a2e1                	j	80003a6c <osdp_on_rx_byte+0x3d2>
					case osdp_ID:
						if (should_reply) osdp_build_and_send_pdid(seq);
800038a6:	fe844783          	lbu	a5,-24(s0)
800038aa:	1c078363          	beqz	a5,80003a70 <osdp_on_rx_byte+0x3d6>
800038ae:	fea44783          	lbu	a5,-22(s0)
800038b2:	853e                	mv	a0,a5
800038b4:	c35fe0ef          	jal	ra,800024e8 <osdp_build_and_send_pdid>
						break;
800038b8:	aa65                	j	80003a70 <osdp_on_rx_byte+0x3d6>
					case osdp_CAP:
						if (should_reply) osdp_build_and_send_pdcap(seq);
800038ba:	fe844783          	lbu	a5,-24(s0)
800038be:	1a078b63          	beqz	a5,80003a74 <osdp_on_rx_byte+0x3da>
800038c2:	fea44783          	lbu	a5,-22(s0)
800038c6:	853e                	mv	a0,a5
800038c8:	d2dfe0ef          	jal	ra,800025f4 <osdp_build_and_send_pdcap>
						break;
800038cc:	a265                	j	80003a74 <osdp_on_rx_byte+0x3da>
					case osdp_ISTAT:
						if (should_reply) osdp_build_and_send_istat(seq);
800038ce:	fe844783          	lbu	a5,-24(s0)
800038d2:	1a078363          	beqz	a5,80003a78 <osdp_on_rx_byte+0x3de>
800038d6:	fea44783          	lbu	a5,-22(s0)
800038da:	853e                	mv	a0,a5
800038dc:	f6dfe0ef          	jal	ra,80002848 <osdp_build_and_send_istat>
						break;
800038e0:	aa61                	j	80003a78 <osdp_on_rx_byte+0x3de>
					case osdp_OSTAT:
						if (should_reply) osdp_build_and_send_ostat(seq);
800038e2:	fe844783          	lbu	a5,-24(s0)
800038e6:	18078b63          	beqz	a5,80003a7c <osdp_on_rx_byte+0x3e2>
800038ea:	fea44783          	lbu	a5,-22(s0)
800038ee:	853e                	mv	a0,a5
800038f0:	856ff0ef          	jal	ra,80002946 <osdp_build_and_send_ostat>
						break;
800038f4:	a261                	j	80003a7c <osdp_on_rx_byte+0x3e2>
					case osdp_COMSET: {
						//  5  : [addr][baud L][baud H][baud HH][baud HHH]
						uint16_t data_len = (uint16_t)(rx_expected_len - 8);
800038f6:	e681d783          	lhu	a5,-408(gp) # 400005e8 <rx_expected_len>
800038fa:	17e1                	addi	a5,a5,-8
800038fc:	fef41323          	sh	a5,-26(s0)
						if (data_len == 5) {
80003900:	fe645703          	lhu	a4,-26(s0)
80003904:	4795                	li	a5,5
80003906:	08f71d63          	bne	a4,a5,800039a0 <osdp_on_rx_byte+0x306>
							uint8_t *data = &rx_buf[6];
8000390a:	e7218793          	addi	a5,gp,-398 # 400005f2 <rx_buf+0x6>
8000390e:	fef42023          	sw	a5,-32(s0)
							uint8_t new_addr = (uint8_t)(data[0] & 0x7F);
80003912:	fe042783          	lw	a5,-32(s0)
80003916:	0007c783          	lbu	a5,0(a5)
8000391a:	07f7f793          	andi	a5,a5,127
8000391e:	fcf40fa3          	sb	a5,-33(s0)
							uint32_t new_baud = (uint32_t)data[1] |
80003922:	fe042783          	lw	a5,-32(s0)
80003926:	0785                	addi	a5,a5,1
80003928:	0007c783          	lbu	a5,0(a5)
8000392c:	873e                	mv	a4,a5
							                    ((uint32_t)data[2] << 8) |
8000392e:	fe042783          	lw	a5,-32(s0)
80003932:	0789                	addi	a5,a5,2
80003934:	0007c783          	lbu	a5,0(a5)
80003938:	07a2                	slli	a5,a5,0x8
							uint32_t new_baud = (uint32_t)data[1] |
8000393a:	8f5d                	or	a4,a4,a5
							                    ((uint32_t)data[3] << 16) |
8000393c:	fe042783          	lw	a5,-32(s0)
80003940:	078d                	addi	a5,a5,3
80003942:	0007c783          	lbu	a5,0(a5)
80003946:	07c2                	slli	a5,a5,0x10
							                    ((uint32_t)data[2] << 8) |
80003948:	8f5d                	or	a4,a4,a5
							                    ((uint32_t)data[4] << 24);
8000394a:	fe042783          	lw	a5,-32(s0)
8000394e:	0791                	addi	a5,a5,4
80003950:	0007c783          	lbu	a5,0(a5)
80003954:	07e2                	slli	a5,a5,0x18
							uint32_t new_baud = (uint32_t)data[1] |
80003956:	8fd9                	or	a5,a5,a4
80003958:	fcf42c23          	sw	a5,-40(s0)
							//   osdp_COM    
							if (should_reply) osdp_build_and_send_com(seq, new_addr, new_baud);
8000395c:	fe844783          	lbu	a5,-24(s0)
80003960:	cb99                	beqz	a5,80003976 <osdp_on_rx_byte+0x2dc>
80003962:	fdf44703          	lbu	a4,-33(s0)
80003966:	fea44783          	lbu	a5,-22(s0)
8000396a:	fd842603          	lw	a2,-40(s0)
8000396e:	85ba                	mv	a1,a4
80003970:	853e                	mv	a0,a5
80003972:	d6dfe0ef          	jal	ra,800026de <osdp_build_and_send_com>
							//  :    UART
							g_addr = new_addr;
80003976:	fdf44703          	lbu	a4,-33(s0)
8000397a:	88e18223          	sb	a4,-1916(gp) # 40000004 <g_addr>
							if (new_baud >= 1200 && new_baud <= 921600) {
8000397e:	fd842703          	lw	a4,-40(s0)
80003982:	4af00793          	li	a5,1199
80003986:	0ee7fd63          	bgeu	a5,a4,80003a80 <osdp_on_rx_byte+0x3e6>
8000398a:	fd842703          	lw	a4,-40(s0)
8000398e:	000e17b7          	lui	a5,0xe1
80003992:	0ee7e763          	bltu	a5,a4,80003a80 <osdp_on_rx_byte+0x3e6>
								set_uart_baud(new_baud);
80003996:	fd842503          	lw	a0,-40(s0)
8000399a:	c92ff0ef          	jal	ra,80002e2c <set_uart_baud>
							}
						} else {
							//    NAK (reason 0x02: invalid length)
							if (should_reply) osdp_build_and_send_nak(seq, 0x02);
						}
						break;
8000399e:	a0cd                	j	80003a80 <osdp_on_rx_byte+0x3e6>
							if (should_reply) osdp_build_and_send_nak(seq, 0x02);
800039a0:	fe844783          	lbu	a5,-24(s0)
800039a4:	0c078e63          	beqz	a5,80003a80 <osdp_on_rx_byte+0x3e6>
800039a8:	fea44783          	lbu	a5,-22(s0)
800039ac:	4589                	li	a1,2
800039ae:	853e                	mv	a0,a5
800039b0:	ab7fe0ef          	jal	ra,80002466 <osdp_build_and_send_nak>
						break;
800039b4:	a0f1                	j	80003a80 <osdp_on_rx_byte+0x3e6>
					}
					case osdp_LED: {
						uint16_t data_len = (uint16_t)(rx_expected_len - 8);
800039b6:	e681d783          	lhu	a5,-408(gp) # 400005e8 <rx_expected_len>
800039ba:	17e1                	addi	a5,a5,-8 # e0ff8 <STACK_SIZE+0xe07f8>
800039bc:	fcf41b23          	sh	a5,-42(s0)
						uint8_t *data = &rx_buf[6];
800039c0:	e7218793          	addi	a5,gp,-398 # 400005f2 <rx_buf+0x6>
800039c4:	fcf42823          	sw	a5,-48(s0)
						handle_osdp_led(data, data_len);
800039c8:	fd645783          	lhu	a5,-42(s0)
800039cc:	85be                	mv	a1,a5
800039ce:	fd042503          	lw	a0,-48(s0)
800039d2:	3019                	jal	800031d8 <handle_osdp_led>
						if (should_reply) osdp_build_and_send_ack(seq);
800039d4:	fe844783          	lbu	a5,-24(s0)
800039d8:	c7d5                	beqz	a5,80003a84 <osdp_on_rx_byte+0x3ea>
800039da:	fea44783          	lbu	a5,-22(s0)
800039de:	853e                	mv	a0,a5
800039e0:	a25fe0ef          	jal	ra,80002404 <osdp_build_and_send_ack>
						break;
800039e4:	a045                	j	80003a84 <osdp_on_rx_byte+0x3ea>
					}
					case osdp_OUT: {  //   OUT (0x68)
						uint16_t data_len = (uint16_t)(rx_expected_len - 8);
800039e6:	e681d783          	lhu	a5,-408(gp) # 400005e8 <rx_expected_len>
800039ea:	17e1                	addi	a5,a5,-8
800039ec:	fcf41723          	sh	a5,-50(s0)
						uint8_t *data = &rx_buf[6];
800039f0:	e7218793          	addi	a5,gp,-398 # 400005f2 <rx_buf+0x6>
800039f4:	fcf42423          	sw	a5,-56(s0)
						handle_osdp_out(data, data_len);
800039f8:	fce45783          	lhu	a5,-50(s0)
800039fc:	85be                	mv	a1,a5
800039fe:	fc842503          	lw	a0,-56(s0)
80003a02:	846ff0ef          	jal	ra,80002a48 <handle_osdp_out>
						if (should_reply) osdp_build_and_send_ack(seq);
80003a06:	fe844783          	lbu	a5,-24(s0)
80003a0a:	cfbd                	beqz	a5,80003a88 <osdp_on_rx_byte+0x3ee>
80003a0c:	fea44783          	lbu	a5,-22(s0)
80003a10:	853e                	mv	a0,a5
80003a12:	9f3fe0ef          	jal	ra,80002404 <osdp_build_and_send_ack>
						break;
80003a16:	a88d                	j	80003a88 <osdp_on_rx_byte+0x3ee>
					}
					default:
						//    NAK (reason 0x03: unknown command)
						if (should_reply) osdp_build_and_send_nak(seq, 0x03);
80003a18:	fe844783          	lbu	a5,-24(s0)
80003a1c:	cba5                	beqz	a5,80003a8c <osdp_on_rx_byte+0x3f2>
80003a1e:	fea44783          	lbu	a5,-22(s0)
80003a22:	458d                	li	a1,3
80003a24:	853e                	mv	a0,a5
80003a26:	a41fe0ef          	jal	ra,80002466 <osdp_build_and_send_nak>
						break;
80003a2a:	a08d                	j	80003a8c <osdp_on_rx_byte+0x3f2>
					}
				}
			} else {
				//  CRC  NAK (reason 0x01),     
				uint8_t addr = (uint8_t)(rx_buf[1] & 0x7F);
80003a2c:	e6c18793          	addi	a5,gp,-404 # 400005ec <rx_buf>
80003a30:	0017c783          	lbu	a5,1(a5)
80003a34:	07f7f793          	andi	a5,a5,127
80003a38:	fef407a3          	sb	a5,-17(s0)
				if (addr != 0x7F) {
80003a3c:	fef44703          	lbu	a4,-17(s0)
80003a40:	07f00793          	li	a5,127
80003a44:	04f70563          	beq	a4,a5,80003a8e <osdp_on_rx_byte+0x3f4>
					uint8_t ctrl = rx_buf[4];
80003a48:	e6c18793          	addi	a5,gp,-404 # 400005ec <rx_buf>
80003a4c:	0047c783          	lbu	a5,4(a5)
80003a50:	fef40723          	sb	a5,-18(s0)
					uint8_t seq = (uint8_t)(ctrl & 0x03);
80003a54:	fee44783          	lbu	a5,-18(s0)
80003a58:	8b8d                	andi	a5,a5,3
80003a5a:	fef406a3          	sb	a5,-19(s0)
					osdp_build_and_send_nak(seq, 0x01);
80003a5e:	fed44783          	lbu	a5,-19(s0)
80003a62:	4585                	li	a1,1
80003a64:	853e                	mv	a0,a5
80003a66:	a01fe0ef          	jal	ra,80002466 <osdp_build_and_send_nak>
80003a6a:	a015                	j	80003a8e <osdp_on_rx_byte+0x3f4>
						break;
80003a6c:	0001                	nop
80003a6e:	a005                	j	80003a8e <osdp_on_rx_byte+0x3f4>
						break;
80003a70:	0001                	nop
80003a72:	a831                	j	80003a8e <osdp_on_rx_byte+0x3f4>
						break;
80003a74:	0001                	nop
80003a76:	a821                	j	80003a8e <osdp_on_rx_byte+0x3f4>
						break;
80003a78:	0001                	nop
80003a7a:	a811                	j	80003a8e <osdp_on_rx_byte+0x3f4>
						break;
80003a7c:	0001                	nop
80003a7e:	a801                	j	80003a8e <osdp_on_rx_byte+0x3f4>
						break;
80003a80:	0001                	nop
80003a82:	a031                	j	80003a8e <osdp_on_rx_byte+0x3f4>
						break;
80003a84:	0001                	nop
80003a86:	a021                	j	80003a8e <osdp_on_rx_byte+0x3f4>
						break;
80003a88:	0001                	nop
80003a8a:	a011                	j	80003a8e <osdp_on_rx_byte+0x3f4>
						break;
80003a8c:	0001                	nop
				}
			}
			//    
			rx_state = st_wait_som;
80003a8e:	e601a223          	sw	zero,-412(gp) # 400005e4 <rx_state>
		}
		break;
80003a92:	a031                	j	80003a9e <osdp_on_rx_byte+0x404>
	default:
		rx_state = st_wait_som;
80003a94:	e601a223          	sw	zero,-412(gp) # 400005e4 <rx_state>
		break;
80003a98:	a021                	j	80003aa0 <osdp_on_rx_byte+0x406>
		break;
80003a9a:	0001                	nop
80003a9c:	a011                	j	80003aa0 <osdp_on_rx_byte+0x406>
		break;
80003a9e:	0001                	nop
	}
}
80003aa0:	0001                	nop
80003aa2:	40b6                	lw	ra,76(sp)
80003aa4:	4426                	lw	s0,72(sp)
80003aa6:	6161                	addi	sp,sp,80
80003aa8:	8082                	ret

80003aaa <RCU_ADCSARRstCmd>:
  * @brief   C  
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void RCU_ADCSARRstCmd(FunctionalState State)
{
80003aaa:	1101                	addi	sp,sp,-32
80003aac:	ce22                	sw	s0,28(sp)
80003aae:	1000                	addi	s0,sp,32
80003ab0:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(RCU->ADCSARCLKCFG_bit.RSTDIS, State);
80003ab4:	3000e7b7          	lui	a5,0x3000e
80003ab8:	fec42703          	lw	a4,-20(s0)
80003abc:	8b05                	andi	a4,a4,1
80003abe:	0ff77713          	zext.b	a4,a4
80003ac2:	8b05                	andi	a4,a4,1
80003ac4:	0722                	slli	a4,a4,0x8
80003ac6:	0b07a683          	lw	a3,176(a5) # 3000e0b0 <STACK_SIZE+0x3000d8b0>
80003aca:	eff6f693          	andi	a3,a3,-257
80003ace:	8f55                	or	a4,a4,a3
80003ad0:	0ae7a823          	sw	a4,176(a5)
}
80003ad4:	0001                	nop
80003ad6:	4472                	lw	s0,28(sp)
80003ad8:	6105                	addi	sp,sp,32
80003ada:	8082                	ret

80003adc <ADCSAR_SEQ_SwStartEnCmd>:
  * @param   SEQ_Num   
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_SwStartEnCmd(ADCSAR_SEQ_Num_TypeDef SEQ_Num, FunctionalState State)
{
80003adc:	1101                	addi	sp,sp,-32
80003ade:	ce22                	sw	s0,28(sp)
80003ae0:	1000                	addi	s0,sp,32
80003ae2:	fea42623          	sw	a0,-20(s0)
80003ae6:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_FUNCTIONAL_STATE(State));

    MODIFY_REG(ADCSAR->SEQSYNC, 1 << (uint32_t)SEQ_Num, State << (uint32_t)SEQ_Num);
80003aea:	300107b7          	lui	a5,0x30010
80003aee:	43dc                	lw	a5,4(a5)
80003af0:	fec42703          	lw	a4,-20(s0)
80003af4:	4685                	li	a3,1
80003af6:	00e69733          	sll	a4,a3,a4
80003afa:	fff74713          	not	a4,a4
80003afe:	00e7f6b3          	and	a3,a5,a4
80003b02:	fec42783          	lw	a5,-20(s0)
80003b06:	fe842703          	lw	a4,-24(s0)
80003b0a:	00f71733          	sll	a4,a4,a5
80003b0e:	300107b7          	lui	a5,0x30010
80003b12:	8f55                	or	a4,a4,a3
80003b14:	c3d8                	sw	a4,4(a5)
}
80003b16:	0001                	nop
80003b18:	4472                	lw	s0,28(sp)
80003b1a:	6105                	addi	sp,sp,32
80003b1c:	8082                	ret

80003b1e <ADCSAR_SEQ_StartEventConfig>:
  * @param   SEQ_Num   
  * @param   StartEvent   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_StartEventConfig(ADCSAR_SEQ_Num_TypeDef SEQ_Num, ADCSAR_SEQ_StartEvent_TypeDef StartEvent)
{
80003b1e:	1101                	addi	sp,sp,-32
80003b20:	ce22                	sw	s0,28(sp)
80003b22:	1000                	addi	s0,sp,32
80003b24:	fea42623          	sw	a0,-20(s0)
80003b28:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));

    MODIFY_REG(ADCSAR->EMUX, 0xF << ((uint32_t)SEQ_Num * 4), StartEvent << ((uint32_t)SEQ_Num * 4));
80003b2c:	300107b7          	lui	a5,0x30010
80003b30:	4fdc                	lw	a5,28(a5)
80003b32:	fec42703          	lw	a4,-20(s0)
80003b36:	070a                	slli	a4,a4,0x2
80003b38:	46bd                	li	a3,15
80003b3a:	00e69733          	sll	a4,a3,a4
80003b3e:	fff74713          	not	a4,a4
80003b42:	00e7f6b3          	and	a3,a5,a4
80003b46:	fec42783          	lw	a5,-20(s0)
80003b4a:	078a                	slli	a5,a5,0x2
80003b4c:	fe842703          	lw	a4,-24(s0)
80003b50:	00f71733          	sll	a4,a4,a5
80003b54:	300107b7          	lui	a5,0x30010
80003b58:	8f55                	or	a4,a4,a3
80003b5a:	cfd8                	sw	a4,28(a5)
}
80003b5c:	0001                	nop
80003b5e:	4472                	lw	s0,28(sp)
80003b60:	6105                	addi	sp,sp,32
80003b62:	8082                	ret

80003b64 <ADCSAR_SEQ_ReqMaxConfig>:
  * @param   SEQ_Num   
  * @param   ReqNumMax    
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_ReqMaxConfig(ADCSAR_SEQ_Num_TypeDef SEQ_Num, ADCSAR_SEQ_ReqNum_TypeDef ReqNumMax)
{
80003b64:	1101                	addi	sp,sp,-32
80003b66:	ce22                	sw	s0,28(sp)
80003b68:	1000                	addi	s0,sp,32
80003b6a:	fea42623          	sw	a0,-20(s0)
80003b6e:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_ADCSAR_SEQ_REQ_NUM(ReqNumMax));

    WRITE_REG(ADCSAR->SEQ[SEQ_Num].SRQCTL_bit.RQMAX, ReqNumMax);
80003b72:	300106b7          	lui	a3,0x30010
80003b76:	fe842783          	lw	a5,-24(s0)
80003b7a:	8b9d                	andi	a5,a5,7
80003b7c:	0ff7f713          	zext.b	a4,a5
80003b80:	fec42783          	lw	a5,-20(s0)
80003b84:	079a                	slli	a5,a5,0x6
80003b86:	97b6                	add	a5,a5,a3
80003b88:	8b1d                	andi	a4,a4,7
80003b8a:	0587d683          	lhu	a3,88(a5) # 30010058 <STACK_SIZE+0x3000f858>
80003b8e:	9ae1                	andi	a3,a3,-8
80003b90:	8f55                	or	a4,a4,a3
80003b92:	04e79c23          	sh	a4,88(a5)
}
80003b96:	0001                	nop
80003b98:	4472                	lw	s0,28(sp)
80003b9a:	6105                	addi	sp,sp,32
80003b9c:	8082                	ret

80003b9e <ADCSAR_SEQ_ReqAverageConfig>:
  * @param   SEQ_Num   
  * @param   Average    
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_ReqAverageConfig(ADCSAR_SEQ_Num_TypeDef SEQ_Num, ADCSAR_SEQ_Average_TypeDef Average)
{
80003b9e:	1101                	addi	sp,sp,-32
80003ba0:	ce22                	sw	s0,28(sp)
80003ba2:	1000                	addi	s0,sp,32
80003ba4:	fea42623          	sw	a0,-20(s0)
80003ba8:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_ADCSAR_SEQ_AVERAGE(Average));

    WRITE_REG(ADCSAR->SEQ[SEQ_Num].SRQCTL_bit.QAVGVAL, Average);
80003bac:	300106b7          	lui	a3,0x30010
80003bb0:	fe842783          	lw	a5,-24(s0)
80003bb4:	8b9d                	andi	a5,a5,7
80003bb6:	0ff7f713          	zext.b	a4,a5
80003bba:	fec42783          	lw	a5,-20(s0)
80003bbe:	079a                	slli	a5,a5,0x6
80003bc0:	97b6                	add	a5,a5,a3
80003bc2:	8b1d                	andi	a4,a4,7
80003bc4:	00971613          	slli	a2,a4,0x9
80003bc8:	0587d703          	lhu	a4,88(a5)
80003bcc:	86ba                	mv	a3,a4
80003bce:	777d                	lui	a4,0xfffff
80003bd0:	1ff70713          	addi	a4,a4,511 # fffff1ff <__data_source_start+0x7fff73f3>
80003bd4:	8f75                	and	a4,a4,a3
80003bd6:	86ba                	mv	a3,a4
80003bd8:	8732                	mv	a4,a2
80003bda:	8f55                	or	a4,a4,a3
80003bdc:	04e79c23          	sh	a4,88(a5)
}
80003be0:	0001                	nop
80003be2:	4472                	lw	s0,28(sp)
80003be4:	6105                	addi	sp,sp,32
80003be6:	8082                	ret

80003be8 <ADCSAR_SEQ_ReqAverageCmd>:
  * @param   SEQ_Num   
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_ReqAverageCmd(ADCSAR_SEQ_Num_TypeDef SEQ_Num, FunctionalState State)
{
80003be8:	1101                	addi	sp,sp,-32
80003bea:	ce22                	sw	s0,28(sp)
80003bec:	1000                	addi	s0,sp,32
80003bee:	fea42623          	sw	a0,-20(s0)
80003bf2:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(ADCSAR->SEQ[SEQ_Num].SRQCTL_bit.QAVGEN, State);
80003bf6:	300106b7          	lui	a3,0x30010
80003bfa:	fe842783          	lw	a5,-24(s0)
80003bfe:	8b85                	andi	a5,a5,1
80003c00:	0ff7f713          	zext.b	a4,a5
80003c04:	fec42783          	lw	a5,-20(s0)
80003c08:	079a                	slli	a5,a5,0x6
80003c0a:	97b6                	add	a5,a5,a3
80003c0c:	8b05                	andi	a4,a4,1
80003c0e:	0722                	slli	a4,a4,0x8
80003c10:	0587d683          	lhu	a3,88(a5)
80003c14:	eff6f693          	andi	a3,a3,-257
80003c18:	8f55                	or	a4,a4,a3
80003c1a:	04e79c23          	sh	a4,88(a5)
}
80003c1e:	0001                	nop
80003c20:	4472                	lw	s0,28(sp)
80003c22:	6105                	addi	sp,sp,32
80003c24:	8082                	ret

80003c26 <ADCSAR_SEQ_DMAConfig>:
  * @param   SEQ_Num   
  * @param   DMAFIFOLevel         DMA
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_DMAConfig(ADCSAR_SEQ_Num_TypeDef SEQ_Num, ADCSAR_SEQ_DMAFIFOLevel_TypeDef DMAFIFOLevel)
{
80003c26:	1101                	addi	sp,sp,-32
80003c28:	ce22                	sw	s0,28(sp)
80003c2a:	1000                	addi	s0,sp,32
80003c2c:	fea42623          	sw	a0,-20(s0)
80003c30:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_ADCSAR_SEQ_DMA_FIFO_LEVEL(DMAFIFOLevel));

    WRITE_REG(ADCSAR->SEQ[SEQ_Num].SDMACTL_bit.WMARK, DMAFIFOLevel);
80003c34:	300106b7          	lui	a3,0x30010
80003c38:	fe842783          	lw	a5,-24(s0)
80003c3c:	8b9d                	andi	a5,a5,7
80003c3e:	0ff7f713          	zext.b	a4,a5
80003c42:	fec42783          	lw	a5,-20(s0)
80003c46:	079a                	slli	a5,a5,0x6
80003c48:	97b6                	add	a5,a5,a3
80003c4a:	8b1d                	andi	a4,a4,7
80003c4c:	0722                	slli	a4,a4,0x8
80003c4e:	0607d683          	lhu	a3,96(a5)
80003c52:	8ff6f693          	andi	a3,a3,-1793
80003c56:	8f55                	or	a4,a4,a3
80003c58:	06e79023          	sh	a4,96(a5)
}
80003c5c:	0001                	nop
80003c5e:	4472                	lw	s0,28(sp)
80003c60:	6105                	addi	sp,sp,32
80003c62:	8082                	ret

80003c64 <ADCSAR_SEQ_DMACmd>:
  * @param   SEQ_Num   
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_DMACmd(ADCSAR_SEQ_Num_TypeDef SEQ_Num, FunctionalState State)
{
80003c64:	1101                	addi	sp,sp,-32
80003c66:	ce22                	sw	s0,28(sp)
80003c68:	1000                	addi	s0,sp,32
80003c6a:	fea42623          	sw	a0,-20(s0)
80003c6e:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(ADCSAR->SEQ[SEQ_Num].SDMACTL_bit.DMAEN, State);
80003c72:	300106b7          	lui	a3,0x30010
80003c76:	fe842783          	lw	a5,-24(s0)
80003c7a:	8b85                	andi	a5,a5,1
80003c7c:	0ff7f713          	zext.b	a4,a5
80003c80:	fec42783          	lw	a5,-20(s0)
80003c84:	079a                	slli	a5,a5,0x6
80003c86:	97b6                	add	a5,a5,a3
80003c88:	8b05                	andi	a4,a4,1
80003c8a:	0607d683          	lhu	a3,96(a5)
80003c8e:	9af9                	andi	a3,a3,-2
80003c90:	8f55                	or	a4,a4,a3
80003c92:	06e79023          	sh	a4,96(a5)
}
80003c96:	0001                	nop
80003c98:	4472                	lw	s0,28(sp)
80003c9a:	6105                	addi	sp,sp,32
80003c9c:	8082                	ret

80003c9e <ADCSAR_SEQ_RestartConfig>:
  * @param   RestartVal  . 0x00 -  ,
  *                      0x01 - 1 , 0xFF - 255 .
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_RestartConfig(ADCSAR_SEQ_Num_TypeDef SEQ_Num, uint32_t RestartVal)
{
80003c9e:	1101                	addi	sp,sp,-32
80003ca0:	ce22                	sw	s0,28(sp)
80003ca2:	1000                	addi	s0,sp,32
80003ca4:	fea42623          	sw	a0,-20(s0)
80003ca8:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_ADCSAR_SEQ_RESTART_VAL(RestartVal));

    WRITE_REG(ADCSAR->SEQ[SEQ_Num].SCCTL_bit.RCNT, RestartVal);
80003cac:	300106b7          	lui	a3,0x30010
80003cb0:	fe842783          	lw	a5,-24(s0)
80003cb4:	0ff7f713          	zext.b	a4,a5
80003cb8:	fec42783          	lw	a5,-20(s0)
80003cbc:	079a                	slli	a5,a5,0x6
80003cbe:	97b6                	add	a5,a5,a3
80003cc0:	06e78223          	sb	a4,100(a5)
}
80003cc4:	0001                	nop
80003cc6:	4472                	lw	s0,28(sp)
80003cc8:	6105                	addi	sp,sp,32
80003cca:	8082                	ret

80003ccc <ADCSAR_SEQ_RestartAverageCmd>:
  * @param   SEQ_Num   
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_RestartAverageCmd(ADCSAR_SEQ_Num_TypeDef SEQ_Num, FunctionalState State)
{
80003ccc:	1101                	addi	sp,sp,-32
80003cce:	ce22                	sw	s0,28(sp)
80003cd0:	1000                	addi	s0,sp,32
80003cd2:	fea42623          	sw	a0,-20(s0)
80003cd6:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(ADCSAR->SEQ[SEQ_Num].SCCTL_bit.RAVGEN, State);
80003cda:	300106b7          	lui	a3,0x30010
80003cde:	fe842783          	lw	a5,-24(s0)
80003ce2:	8b85                	andi	a5,a5,1
80003ce4:	0ff7f713          	zext.b	a4,a5
80003ce8:	fec42783          	lw	a5,-20(s0)
80003cec:	079a                	slli	a5,a5,0x6
80003cee:	97b6                	add	a5,a5,a3
80003cf0:	8b05                	andi	a4,a4,1
80003cf2:	0722                	slli	a4,a4,0x8
80003cf4:	53f4                	lw	a3,100(a5)
80003cf6:	eff6f693          	andi	a3,a3,-257
80003cfa:	8f55                	or	a4,a4,a3
80003cfc:	d3f8                	sw	a4,100(a5)
}
80003cfe:	0001                	nop
80003d00:	4472                	lw	s0,28(sp)
80003d02:	6105                	addi	sp,sp,32
80003d04:	8082                	ret

80003d06 <ADCSAR_SEQ_DCEnableCmd>:
  * @param   DC_Num   
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_DCEnableCmd(ADCSAR_SEQ_Num_TypeDef SEQ_Num, ADCSAR_DC_Num_TypeDef DC_Num, FunctionalState State)
{
80003d06:	1101                	addi	sp,sp,-32
80003d08:	ce22                	sw	s0,28(sp)
80003d0a:	1000                	addi	s0,sp,32
80003d0c:	fea42623          	sw	a0,-20(s0)
80003d10:	feb42423          	sw	a1,-24(s0)
80003d14:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_ADCSAR_DC_NUM(DC_Num));
    assert_param(IS_FUNCTIONAL_STATE(State));

    MODIFY_REG(ADCSAR->SEQ[SEQ_Num].SDC, 1 << ((uint32_t)DC_Num), State << ((uint32_t)DC_Num));
80003d18:	30010737          	lui	a4,0x30010
80003d1c:	fec42783          	lw	a5,-20(s0)
80003d20:	079a                	slli	a5,a5,0x6
80003d22:	97ba                	add	a5,a5,a4
80003d24:	57fc                	lw	a5,108(a5)
80003d26:	fe842703          	lw	a4,-24(s0)
80003d2a:	4685                	li	a3,1
80003d2c:	00e69733          	sll	a4,a3,a4
80003d30:	fff74713          	not	a4,a4
80003d34:	8f7d                	and	a4,a4,a5
80003d36:	fe842783          	lw	a5,-24(s0)
80003d3a:	fe442683          	lw	a3,-28(s0)
80003d3e:	00f697b3          	sll	a5,a3,a5
80003d42:	300106b7          	lui	a3,0x30010
80003d46:	8f5d                	or	a4,a4,a5
80003d48:	fec42783          	lw	a5,-20(s0)
80003d4c:	079a                	slli	a5,a5,0x6
80003d4e:	97b6                	add	a5,a5,a3
80003d50:	d7f8                	sw	a4,108(a5)
}
80003d52:	0001                	nop
80003d54:	4472                	lw	s0,28(sp)
80003d56:	6105                	addi	sp,sp,32
80003d58:	8082                	ret

80003d5a <ADCSAR_SEQ_SetRestartTimer>:
  * @param   SEQ_Num   
  * @param   TimerVal  . 0 -       ( ).
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_SEQ_SetRestartTimer(ADCSAR_SEQ_Num_TypeDef SEQ_Num, uint32_t TimerVal)
{
80003d5a:	1101                	addi	sp,sp,-32
80003d5c:	ce22                	sw	s0,28(sp)
80003d5e:	1000                	addi	s0,sp,32
80003d60:	fea42623          	sw	a0,-20(s0)
80003d64:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_ADCSAR_SEQ_RESTART_TIMER_VAL(TimerVal));

    WRITE_REG(ADCSAR->SEQ[SEQ_Num].SRTMR_bit.VAL, TimerVal);
80003d68:	30010737          	lui	a4,0x30010
80003d6c:	fe842683          	lw	a3,-24(s0)
80003d70:	010007b7          	lui	a5,0x1000
80003d74:	17fd                	addi	a5,a5,-1 # ffffff <STACK_SIZE+0xfff7ff>
80003d76:	8efd                	and	a3,a3,a5
80003d78:	fec42783          	lw	a5,-20(s0)
80003d7c:	079a                	slli	a5,a5,0x6
80003d7e:	97ba                	add	a5,a5,a4
80003d80:	01000737          	lui	a4,0x1000
80003d84:	177d                	addi	a4,a4,-1 # ffffff <STACK_SIZE+0xfff7ff>
80003d86:	8f75                	and	a4,a4,a3
80003d88:	5bb0                	lw	a2,112(a5)
80003d8a:	ff0006b7          	lui	a3,0xff000
80003d8e:	8ef1                	and	a3,a3,a2
80003d90:	8f55                	or	a4,a4,a3
80003d92:	dbb8                	sw	a4,112(a5)
}
80003d94:	0001                	nop
80003d96:	4472                	lw	s0,28(sp)
80003d98:	6105                	addi	sp,sp,32
80003d9a:	8082                	ret

80003d9c <ADCSAR_DC_OutputCmd>:
  * @param   DC_Num   
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_DC_OutputCmd(ADCSAR_DC_Num_TypeDef DC_Num, FunctionalState State)
{
80003d9c:	1101                	addi	sp,sp,-32
80003d9e:	ce22                	sw	s0,28(sp)
80003da0:	1000                	addi	s0,sp,32
80003da2:	fea42623          	sw	a0,-20(s0)
80003da6:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_DC_NUM(DC_Num));
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(ADCSAR->DC[DC_Num].DCTL_bit.CTE, State);
80003daa:	30010637          	lui	a2,0x30010
80003dae:	fe842783          	lw	a5,-24(s0)
80003db2:	8b85                	andi	a5,a5,1
80003db4:	0ff7f693          	zext.b	a3,a5
80003db8:	fec42703          	lw	a4,-20(s0)
80003dbc:	87ba                	mv	a5,a4
80003dbe:	0786                	slli	a5,a5,0x1
80003dc0:	97ba                	add	a5,a5,a4
80003dc2:	078a                	slli	a5,a5,0x2
80003dc4:	97b2                	add	a5,a5,a2
80003dc6:	0016f713          	andi	a4,a3,1
80003dca:	0732                	slli	a4,a4,0xc
80003dcc:	4007a603          	lw	a2,1024(a5)
80003dd0:	76fd                	lui	a3,0xfffff
80003dd2:	16fd                	addi	a3,a3,-1 # ffffefff <__data_source_start+0x7fff71f3>
80003dd4:	8ef1                	and	a3,a3,a2
80003dd6:	8f55                	or	a4,a4,a3
80003dd8:	40e7a023          	sw	a4,1024(a5)
}
80003ddc:	0001                	nop
80003dde:	4472                	lw	s0,28(sp)
80003de0:	6105                	addi	sp,sp,32
80003de2:	8082                	ret

80003de4 <ADCSAR_DC_SourceConfig>:
  * @param   DC_Num   
  * @param   Source   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_DC_SourceConfig(ADCSAR_DC_Num_TypeDef DC_Num, ADCSAR_DC_Source_TypeDef Source)
{
80003de4:	1101                	addi	sp,sp,-32
80003de6:	ce22                	sw	s0,28(sp)
80003de8:	1000                	addi	s0,sp,32
80003dea:	fea42623          	sw	a0,-20(s0)
80003dee:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_DC_NUM(DC_Num));
    assert_param(IS_ADCSAR_DC_SOURCE(Source));

    WRITE_REG(ADCSAR->DC[DC_Num].DCTL_bit.SRC, Source);
80003df2:	30010637          	lui	a2,0x30010
80003df6:	fe842783          	lw	a5,-24(s0)
80003dfa:	8b85                	andi	a5,a5,1
80003dfc:	0ff7f693          	zext.b	a3,a5
80003e00:	fec42703          	lw	a4,-20(s0)
80003e04:	87ba                	mv	a5,a4
80003e06:	0786                	slli	a5,a5,0x1
80003e08:	97ba                	add	a5,a5,a4
80003e0a:	078a                	slli	a5,a5,0x2
80003e0c:	97b2                	add	a5,a5,a2
80003e0e:	0016f713          	andi	a4,a3,1
80003e12:	0762                	slli	a4,a4,0x18
80003e14:	4007a603          	lw	a2,1024(a5)
80003e18:	ff0006b7          	lui	a3,0xff000
80003e1c:	16fd                	addi	a3,a3,-1 # feffffff <__data_source_start+0x7eff81f3>
80003e1e:	8ef1                	and	a3,a3,a2
80003e20:	8f55                	or	a4,a4,a3
80003e22:	40e7a023          	sw	a4,1024(a5)
}
80003e26:	0001                	nop
80003e28:	4472                	lw	s0,28(sp)
80003e2a:	6105                	addi	sp,sp,32
80003e2c:	8082                	ret

80003e2e <ADCSAR_DC_ChannelConfig>:
  * @param   DC_Num   
  * @param   Source   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_DC_ChannelConfig(ADCSAR_DC_Num_TypeDef DC_Num, ADCSAR_CH_Num_TypeDef Channel_Num)
{
80003e2e:	1101                	addi	sp,sp,-32
80003e30:	ce22                	sw	s0,28(sp)
80003e32:	1000                	addi	s0,sp,32
80003e34:	fea42623          	sw	a0,-20(s0)
80003e38:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_DC_NUM(DC_Num));
    assert_param(IS_ADCSAR_CH_NUM(Channel_Num));

    WRITE_REG(ADCSAR->DC[DC_Num].DCTL_bit.CHNL, Channel_Num);
80003e3c:	30010637          	lui	a2,0x30010
80003e40:	fe842783          	lw	a5,-24(s0)
80003e44:	8b9d                	andi	a5,a5,7
80003e46:	0ff7f693          	zext.b	a3,a5
80003e4a:	fec42703          	lw	a4,-20(s0)
80003e4e:	87ba                	mv	a5,a4
80003e50:	0786                	slli	a5,a5,0x1
80003e52:	97ba                	add	a5,a5,a4
80003e54:	078a                	slli	a5,a5,0x2
80003e56:	97b2                	add	a5,a5,a2
80003e58:	0076f713          	andi	a4,a3,7
80003e5c:	0742                	slli	a4,a4,0x10
80003e5e:	4007a603          	lw	a2,1024(a5)
80003e62:	fff906b7          	lui	a3,0xfff90
80003e66:	16fd                	addi	a3,a3,-1 # fff8ffff <__data_source_start+0x7ff881f3>
80003e68:	8ef1                	and	a3,a3,a2
80003e6a:	8f55                	or	a4,a4,a3
80003e6c:	40e7a023          	sw	a4,1024(a5)
}
80003e70:	0001                	nop
80003e72:	4472                	lw	s0,28(sp)
80003e74:	6105                	addi	sp,sp,32
80003e76:	8082                	ret

80003e78 <ADCSAR_DC_Config>:
  * @param   Mode   
  * @param   Condition   
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_DC_Config(ADCSAR_DC_Num_TypeDef DC_Num, ADCSAR_DC_Mode_TypeDef Mode, ADCSAR_DC_Condition_TypeDef Condition)
{
80003e78:	1101                	addi	sp,sp,-32
80003e7a:	ce22                	sw	s0,28(sp)
80003e7c:	1000                	addi	s0,sp,32
80003e7e:	fea42623          	sw	a0,-20(s0)
80003e82:	feb42423          	sw	a1,-24(s0)
80003e86:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_ADCSAR_DC_NUM(DC_Num));
    assert_param(IS_ADCSAR_DC_MODE(Mode));
    assert_param(IS_ADCSAR_DC_CONDITION(Condition));

    MODIFY_REG(ADCSAR->DC[DC_Num].DCTL, ADCSAR_DC_DCTL_CTC_Msk | ADCSAR_DC_DCTL_CTM_Msk,
80003e8a:	300106b7          	lui	a3,0x30010
80003e8e:	fec42703          	lw	a4,-20(s0)
80003e92:	87ba                	mv	a5,a4
80003e94:	0786                	slli	a5,a5,0x1
80003e96:	97ba                	add	a5,a5,a4
80003e98:	078a                	slli	a5,a5,0x2
80003e9a:	97b6                	add	a5,a5,a3
80003e9c:	4007a703          	lw	a4,1024(a5)
80003ea0:	77fd                	lui	a5,0xfffff
80003ea2:	0ff78793          	addi	a5,a5,255 # fffff0ff <__data_source_start+0x7fff72f3>
80003ea6:	8f7d                	and	a4,a4,a5
80003ea8:	fe842783          	lw	a5,-24(s0)
80003eac:	00879693          	slli	a3,a5,0x8
80003eb0:	fe442783          	lw	a5,-28(s0)
80003eb4:	07aa                	slli	a5,a5,0xa
80003eb6:	8fd5                	or	a5,a5,a3
80003eb8:	30010637          	lui	a2,0x30010
80003ebc:	00f766b3          	or	a3,a4,a5
80003ec0:	fec42703          	lw	a4,-20(s0)
80003ec4:	87ba                	mv	a5,a4
80003ec6:	0786                	slli	a5,a5,0x1
80003ec8:	97ba                	add	a5,a5,a4
80003eca:	078a                	slli	a5,a5,0x2
80003ecc:	97b2                	add	a5,a5,a2
80003ece:	40d7a023          	sw	a3,1024(a5)
               ((Mode << ADCSAR_DC_DCTL_CTM_Pos) |
                (Condition << ADCSAR_DC_DCTL_CTC_Pos)));
}
80003ed2:	0001                	nop
80003ed4:	4472                	lw	s0,28(sp)
80003ed6:	6105                	addi	sp,sp,32
80003ed8:	8082                	ret

80003eda <ADCSAR_DC_SetThresholdLow>:
  * @param   DC_Num   
  * @param   Val  .  0-0xFFF.
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_DC_SetThresholdLow(ADCSAR_DC_Num_TypeDef DC_Num, uint32_t Val)
{
80003eda:	1101                	addi	sp,sp,-32
80003edc:	ce22                	sw	s0,28(sp)
80003ede:	1000                	addi	s0,sp,32
80003ee0:	fea42623          	sw	a0,-20(s0)
80003ee4:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_DC_NUM(DC_Num));
    assert_param(IS_ADCSAR_DC_THRESHOLD(Val));

    WRITE_REG(ADCSAR->DC[DC_Num].DCMP_bit.CMPL, Val);
80003ee8:	30010637          	lui	a2,0x30010
80003eec:	fe842783          	lw	a5,-24(s0)
80003ef0:	873e                	mv	a4,a5
80003ef2:	6785                	lui	a5,0x1
80003ef4:	17fd                	addi	a5,a5,-1 # fff <STACK_SIZE+0x7ff>
80003ef6:	8ff9                	and	a5,a5,a4
80003ef8:	01079693          	slli	a3,a5,0x10
80003efc:	82c1                	srli	a3,a3,0x10
80003efe:	fec42703          	lw	a4,-20(s0)
80003f02:	87ba                	mv	a5,a4
80003f04:	0786                	slli	a5,a5,0x1
80003f06:	97ba                	add	a5,a5,a4
80003f08:	078a                	slli	a5,a5,0x2
80003f0a:	97b2                	add	a5,a5,a2
80003f0c:	6705                	lui	a4,0x1
80003f0e:	177d                	addi	a4,a4,-1 # fff <STACK_SIZE+0x7ff>
80003f10:	8f75                	and	a4,a4,a3
80003f12:	4047a603          	lw	a2,1028(a5)
80003f16:	76fd                	lui	a3,0xfffff
80003f18:	8ef1                	and	a3,a3,a2
80003f1a:	8f55                	or	a4,a4,a3
80003f1c:	40e7a223          	sw	a4,1028(a5)
}
80003f20:	0001                	nop
80003f22:	4472                	lw	s0,28(sp)
80003f24:	6105                	addi	sp,sp,32
80003f26:	8082                	ret

80003f28 <ADCSAR_DC_SetThresholdHigh>:
  * @param   DC_Num   
  * @param   Val  .  0-0xFFF.
  * @retval  void
  */
__STATIC_INLINE void ADCSAR_DC_SetThresholdHigh(ADCSAR_DC_Num_TypeDef DC_Num, uint32_t Val)
{
80003f28:	1101                	addi	sp,sp,-32
80003f2a:	ce22                	sw	s0,28(sp)
80003f2c:	1000                	addi	s0,sp,32
80003f2e:	fea42623          	sw	a0,-20(s0)
80003f32:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_ADCSAR_DC_NUM(DC_Num));
    assert_param(IS_ADCSAR_DC_THRESHOLD(Val));

    WRITE_REG(ADCSAR->DC[DC_Num].DCMP_bit.CMPH, Val);
80003f36:	30010637          	lui	a2,0x30010
80003f3a:	fe842783          	lw	a5,-24(s0)
80003f3e:	873e                	mv	a4,a5
80003f40:	6785                	lui	a5,0x1
80003f42:	17fd                	addi	a5,a5,-1 # fff <STACK_SIZE+0x7ff>
80003f44:	8ff9                	and	a5,a5,a4
80003f46:	01079693          	slli	a3,a5,0x10
80003f4a:	82c1                	srli	a3,a3,0x10
80003f4c:	fec42703          	lw	a4,-20(s0)
80003f50:	87ba                	mv	a5,a4
80003f52:	0786                	slli	a5,a5,0x1
80003f54:	97ba                	add	a5,a5,a4
80003f56:	078a                	slli	a5,a5,0x2
80003f58:	97b2                	add	a5,a5,a2
80003f5a:	6705                	lui	a4,0x1
80003f5c:	177d                	addi	a4,a4,-1 # fff <STACK_SIZE+0x7ff>
80003f5e:	8f75                	and	a4,a4,a3
80003f60:	0742                	slli	a4,a4,0x10
80003f62:	4047a603          	lw	a2,1028(a5)
80003f66:	f00106b7          	lui	a3,0xf0010
80003f6a:	16fd                	addi	a3,a3,-1 # f000ffff <__data_source_start+0x700081f3>
80003f6c:	8ef1                	and	a3,a3,a2
80003f6e:	8f55                	or	a4,a4,a3
80003f70:	40e7a223          	sw	a4,1028(a5)
}
80003f74:	0001                	nop
80003f76:	4472                	lw	s0,28(sp)
80003f78:	6105                	addi	sp,sp,32
80003f7a:	8082                	ret

80003f7c <ADCSAR_SEQ_ReqConfig>:
  * @param   ReqNum   
  * @param   Channel_Num   
  * @retval  void
  */
void ADCSAR_SEQ_ReqConfig(ADCSAR_SEQ_Num_TypeDef SEQ_Num, ADCSAR_SEQ_ReqNum_TypeDef ReqNum, ADCSAR_CH_Num_TypeDef Channel_Num)
{
80003f7c:	7179                	addi	sp,sp,-48
80003f7e:	d622                	sw	s0,44(sp)
80003f80:	1800                	addi	s0,sp,48
80003f82:	fca42e23          	sw	a0,-36(s0)
80003f86:	fcb42c23          	sw	a1,-40(s0)
80003f8a:	fcc42a23          	sw	a2,-44(s0)

    assert_param(IS_ADCSAR_SEQ_NUM(SEQ_Num));
    assert_param(IS_ADCSAR_SEQ_REQ_NUM(ReqNum));
    assert_param(IS_ADCSAR_CH_NUM(Channel_Num));

    req_pos = ((uint32_t)ReqNum % 4) * 8;
80003f8e:	fd842783          	lw	a5,-40(s0)
80003f92:	8b8d                	andi	a5,a5,3
80003f94:	078e                	slli	a5,a5,0x3
80003f96:	fef42623          	sw	a5,-20(s0)

    if (ReqNum > ADCSAR_SEQ_ReqNum_7)
80003f9a:	fd842703          	lw	a4,-40(s0)
80003f9e:	479d                	li	a5,7
80003fa0:	04e7f363          	bgeu	a5,a4,80003fe6 <ADCSAR_SEQ_ReqConfig+0x6a>
        MODIFY_REG(ADCSAR->SEQ[SEQ_Num].SRQSEL, 0x3F << req_pos, Channel_Num << req_pos); // srqsel2
80003fa4:	30010737          	lui	a4,0x30010
80003fa8:	fdc42783          	lw	a5,-36(s0)
80003fac:	0785                	addi	a5,a5,1
80003fae:	079a                	slli	a5,a5,0x6
80003fb0:	97ba                	add	a5,a5,a4
80003fb2:	439c                	lw	a5,0(a5)
80003fb4:	fec42703          	lw	a4,-20(s0)
80003fb8:	03f00693          	li	a3,63
80003fbc:	00e69733          	sll	a4,a3,a4
80003fc0:	fff74713          	not	a4,a4
80003fc4:	8f7d                	and	a4,a4,a5
80003fc6:	fec42783          	lw	a5,-20(s0)
80003fca:	fd442683          	lw	a3,-44(s0)
80003fce:	00f697b3          	sll	a5,a3,a5
80003fd2:	300106b7          	lui	a3,0x30010
80003fd6:	8f5d                	or	a4,a4,a5
80003fd8:	fdc42783          	lw	a5,-36(s0)
80003fdc:	0785                	addi	a5,a5,1
80003fde:	079a                	slli	a5,a5,0x6
80003fe0:	97b6                	add	a5,a5,a3
80003fe2:	c398                	sw	a4,0(a5)
    else if (ReqNum > ADCSAR_SEQ_ReqNum_3)
        MODIFY_REG(ADCSAR->SEQ[SEQ_Num].SRQSEL, 0x3F << req_pos, Channel_Num << req_pos); // srqsel1
    else
        MODIFY_REG(ADCSAR->SEQ[SEQ_Num].SRQSEL, 0x3F << req_pos, Channel_Num << req_pos); // srqsel0
}
80003fe4:	a079                	j	80004072 <ADCSAR_SEQ_ReqConfig+0xf6>
    else if (ReqNum > ADCSAR_SEQ_ReqNum_3)
80003fe6:	fd842703          	lw	a4,-40(s0)
80003fea:	478d                	li	a5,3
80003fec:	04e7f363          	bgeu	a5,a4,80004032 <ADCSAR_SEQ_ReqConfig+0xb6>
        MODIFY_REG(ADCSAR->SEQ[SEQ_Num].SRQSEL, 0x3F << req_pos, Channel_Num << req_pos); // srqsel1
80003ff0:	30010737          	lui	a4,0x30010
80003ff4:	fdc42783          	lw	a5,-36(s0)
80003ff8:	0785                	addi	a5,a5,1
80003ffa:	079a                	slli	a5,a5,0x6
80003ffc:	97ba                	add	a5,a5,a4
80003ffe:	439c                	lw	a5,0(a5)
80004000:	fec42703          	lw	a4,-20(s0)
80004004:	03f00693          	li	a3,63
80004008:	00e69733          	sll	a4,a3,a4
8000400c:	fff74713          	not	a4,a4
80004010:	8f7d                	and	a4,a4,a5
80004012:	fec42783          	lw	a5,-20(s0)
80004016:	fd442683          	lw	a3,-44(s0)
8000401a:	00f697b3          	sll	a5,a3,a5
8000401e:	300106b7          	lui	a3,0x30010
80004022:	8f5d                	or	a4,a4,a5
80004024:	fdc42783          	lw	a5,-36(s0)
80004028:	0785                	addi	a5,a5,1
8000402a:	079a                	slli	a5,a5,0x6
8000402c:	97b6                	add	a5,a5,a3
8000402e:	c398                	sw	a4,0(a5)
}
80004030:	a089                	j	80004072 <ADCSAR_SEQ_ReqConfig+0xf6>
        MODIFY_REG(ADCSAR->SEQ[SEQ_Num].SRQSEL, 0x3F << req_pos, Channel_Num << req_pos); // srqsel0
80004032:	30010737          	lui	a4,0x30010
80004036:	fdc42783          	lw	a5,-36(s0)
8000403a:	0785                	addi	a5,a5,1
8000403c:	079a                	slli	a5,a5,0x6
8000403e:	97ba                	add	a5,a5,a4
80004040:	439c                	lw	a5,0(a5)
80004042:	fec42703          	lw	a4,-20(s0)
80004046:	03f00693          	li	a3,63
8000404a:	00e69733          	sll	a4,a3,a4
8000404e:	fff74713          	not	a4,a4
80004052:	8f7d                	and	a4,a4,a5
80004054:	fec42783          	lw	a5,-20(s0)
80004058:	fd442683          	lw	a3,-44(s0)
8000405c:	00f697b3          	sll	a5,a3,a5
80004060:	300106b7          	lui	a3,0x30010
80004064:	8f5d                	or	a4,a4,a5
80004066:	fdc42783          	lw	a5,-36(s0)
8000406a:	0785                	addi	a5,a5,1
8000406c:	079a                	slli	a5,a5,0x6
8000406e:	97b6                	add	a5,a5,a3
80004070:	c398                	sw	a4,0(a5)
}
80004072:	0001                	nop
80004074:	5432                	lw	s0,44(sp)
80004076:	6145                	addi	sp,sp,48
80004078:	8082                	ret

8000407a <ADCSAR_DeInit>:
/**
  * @brief      ADCSAR   
  * @retval  void
  */
void ADCSAR_DeInit()
{
8000407a:	1141                	addi	sp,sp,-16
8000407c:	c606                	sw	ra,12(sp)
8000407e:	c422                	sw	s0,8(sp)
80004080:	0800                	addi	s0,sp,16
    RCU_ADCSARRstCmd(DISABLE);
80004082:	4501                	li	a0,0
80004084:	341d                	jal	80003aaa <RCU_ADCSARRstCmd>
    RCU_ADCSARRstCmd(ENABLE);
80004086:	4505                	li	a0,1
80004088:	340d                	jal	80003aaa <RCU_ADCSARRstCmd>
}
8000408a:	0001                	nop
8000408c:	40b2                	lw	ra,12(sp)
8000408e:	4422                	lw	s0,8(sp)
80004090:	0141                	addi	sp,sp,16
80004092:	8082                	ret

80004094 <ADCSAR_SEQ_Init>:
  * @param   InitStruct      @ref ADCSAR_SEQ_Init_TypeDef,
  *                         
  * @retval  void
  */
void ADCSAR_SEQ_Init(ADCSAR_SEQ_Num_TypeDef SEQ_Num, ADCSAR_SEQ_Init_TypeDef* InitStruct)
{
80004094:	7179                	addi	sp,sp,-48
80004096:	d606                	sw	ra,44(sp)
80004098:	d422                	sw	s0,40(sp)
8000409a:	1800                	addi	s0,sp,48
8000409c:	fca42e23          	sw	a0,-36(s0)
800040a0:	fcb42c23          	sw	a1,-40(s0)
    ADCSAR_SEQ_StartEventConfig(SEQ_Num, InitStruct->StartEvent);
800040a4:	fd842783          	lw	a5,-40(s0)
800040a8:	439c                	lw	a5,0(a5)
800040aa:	85be                	mv	a1,a5
800040ac:	fdc42503          	lw	a0,-36(s0)
800040b0:	34bd                	jal	80003b1e <ADCSAR_SEQ_StartEventConfig>
    ADCSAR_SEQ_SwStartEnCmd(SEQ_Num, InitStruct->SWStartEn);
800040b2:	fd842783          	lw	a5,-40(s0)
800040b6:	43dc                	lw	a5,4(a5)
800040b8:	85be                	mv	a1,a5
800040ba:	fdc42503          	lw	a0,-36(s0)
800040be:	3c39                	jal	80003adc <ADCSAR_SEQ_SwStartEnCmd>
    for (uint32_t i = 0; i < ADCSAR_SEQ_Req_Total; i++) {
800040c0:	fe042623          	sw	zero,-20(s0)
800040c4:	a01d                	j	800040ea <ADCSAR_SEQ_Init+0x56>
        ADCSAR_SEQ_ReqConfig(SEQ_Num, (ADCSAR_SEQ_ReqNum_TypeDef)i, InitStruct->Req[i]);
800040c6:	fd842703          	lw	a4,-40(s0)
800040ca:	fec42783          	lw	a5,-20(s0)
800040ce:	078a                	slli	a5,a5,0x2
800040d0:	97ba                	add	a5,a5,a4
800040d2:	479c                	lw	a5,8(a5)
800040d4:	863e                	mv	a2,a5
800040d6:	fec42583          	lw	a1,-20(s0)
800040da:	fdc42503          	lw	a0,-36(s0)
800040de:	3d79                	jal	80003f7c <ADCSAR_SEQ_ReqConfig>
    for (uint32_t i = 0; i < ADCSAR_SEQ_Req_Total; i++) {
800040e0:	fec42783          	lw	a5,-20(s0)
800040e4:	0785                	addi	a5,a5,1
800040e6:	fef42623          	sw	a5,-20(s0)
800040ea:	fec42703          	lw	a4,-20(s0)
800040ee:	479d                	li	a5,7
800040f0:	fce7fbe3          	bgeu	a5,a4,800040c6 <ADCSAR_SEQ_Init+0x32>
    }
    ADCSAR_SEQ_ReqMaxConfig(SEQ_Num, InitStruct->ReqMax);
800040f4:	fd842783          	lw	a5,-40(s0)
800040f8:	579c                	lw	a5,40(a5)
800040fa:	85be                	mv	a1,a5
800040fc:	fdc42503          	lw	a0,-36(s0)
80004100:	3495                	jal	80003b64 <ADCSAR_SEQ_ReqMaxConfig>
    ADCSAR_SEQ_ReqAverageConfig(SEQ_Num, InitStruct->ReqAverage);
80004102:	fd842783          	lw	a5,-40(s0)
80004106:	57dc                	lw	a5,44(a5)
80004108:	85be                	mv	a1,a5
8000410a:	fdc42503          	lw	a0,-36(s0)
8000410e:	3c41                	jal	80003b9e <ADCSAR_SEQ_ReqAverageConfig>
    ADCSAR_SEQ_ReqAverageCmd(SEQ_Num, InitStruct->ReqAverageEn);
80004110:	fd842783          	lw	a5,-40(s0)
80004114:	5b9c                	lw	a5,48(a5)
80004116:	85be                	mv	a1,a5
80004118:	fdc42503          	lw	a0,-36(s0)
8000411c:	34f1                	jal	80003be8 <ADCSAR_SEQ_ReqAverageCmd>
    ADCSAR_SEQ_RestartConfig(SEQ_Num, InitStruct->RestartCount);
8000411e:	fd842783          	lw	a5,-40(s0)
80004122:	5bdc                	lw	a5,52(a5)
80004124:	85be                	mv	a1,a5
80004126:	fdc42503          	lw	a0,-36(s0)
8000412a:	3e95                	jal	80003c9e <ADCSAR_SEQ_RestartConfig>
    ADCSAR_SEQ_RestartAverageCmd(SEQ_Num, InitStruct->RestartAverageEn);
8000412c:	fd842783          	lw	a5,-40(s0)
80004130:	5f9c                	lw	a5,56(a5)
80004132:	85be                	mv	a1,a5
80004134:	fdc42503          	lw	a0,-36(s0)
80004138:	3e51                	jal	80003ccc <ADCSAR_SEQ_RestartAverageCmd>
    ADCSAR_SEQ_SetRestartTimer(SEQ_Num, InitStruct->RestartTimer);
8000413a:	fd842783          	lw	a5,-40(s0)
8000413e:	5fdc                	lw	a5,60(a5)
80004140:	85be                	mv	a1,a5
80004142:	fdc42503          	lw	a0,-36(s0)
80004146:	3911                	jal	80003d5a <ADCSAR_SEQ_SetRestartTimer>
    for (uint32_t i = 0; i < ADCSAR_DC_Total; i++) {
80004148:	fe042423          	sw	zero,-24(s0)
8000414c:	a025                	j	80004174 <ADCSAR_SEQ_Init+0xe0>
        ADCSAR_SEQ_DCEnableCmd(SEQ_Num, (ADCSAR_DC_Num_TypeDef)i, InitStruct->DCEn[i]);
8000414e:	fd842703          	lw	a4,-40(s0)
80004152:	fe842783          	lw	a5,-24(s0)
80004156:	07c1                	addi	a5,a5,16
80004158:	078a                	slli	a5,a5,0x2
8000415a:	97ba                	add	a5,a5,a4
8000415c:	439c                	lw	a5,0(a5)
8000415e:	863e                	mv	a2,a5
80004160:	fe842583          	lw	a1,-24(s0)
80004164:	fdc42503          	lw	a0,-36(s0)
80004168:	3e79                	jal	80003d06 <ADCSAR_SEQ_DCEnableCmd>
    for (uint32_t i = 0; i < ADCSAR_DC_Total; i++) {
8000416a:	fe842783          	lw	a5,-24(s0)
8000416e:	0785                	addi	a5,a5,1
80004170:	fef42423          	sw	a5,-24(s0)
80004174:	fe842703          	lw	a4,-24(s0)
80004178:	479d                	li	a5,7
8000417a:	fce7fae3          	bgeu	a5,a4,8000414e <ADCSAR_SEQ_Init+0xba>
    }
    ADCSAR_SEQ_DMAConfig(SEQ_Num, InitStruct->DMAFIFOLevel);
8000417e:	fd842783          	lw	a5,-40(s0)
80004182:	53bc                	lw	a5,96(a5)
80004184:	85be                	mv	a1,a5
80004186:	fdc42503          	lw	a0,-36(s0)
8000418a:	3c71                	jal	80003c26 <ADCSAR_SEQ_DMAConfig>
    ADCSAR_SEQ_DMACmd(SEQ_Num, InitStruct->DMAEn);
8000418c:	fd842783          	lw	a5,-40(s0)
80004190:	53fc                	lw	a5,100(a5)
80004192:	85be                	mv	a1,a5
80004194:	fdc42503          	lw	a0,-36(s0)
80004198:	34f1                	jal	80003c64 <ADCSAR_SEQ_DMACmd>
}
8000419a:	0001                	nop
8000419c:	50b2                	lw	ra,44(sp)
8000419e:	5422                	lw	s0,40(sp)
800041a0:	6145                	addi	sp,sp,48
800041a2:	8082                	ret

800041a4 <ADCSAR_SEQ_StructInit>:
  * @param   InitStruct      @ref ADCSAR_SEQ_Init_TypeDef,
  *                        
  * @retval  void
  */
void ADCSAR_SEQ_StructInit(ADCSAR_SEQ_Init_TypeDef* InitStruct)
{
800041a4:	7179                	addi	sp,sp,-48
800041a6:	d622                	sw	s0,44(sp)
800041a8:	1800                	addi	s0,sp,48
800041aa:	fca42e23          	sw	a0,-36(s0)
    InitStruct->StartEvent = ADCSAR_SEQ_StartEvent_SwReq;
800041ae:	fdc42783          	lw	a5,-36(s0)
800041b2:	0007a023          	sw	zero,0(a5)
    InitStruct->SWStartEn = DISABLE;
800041b6:	fdc42783          	lw	a5,-36(s0)
800041ba:	0007a223          	sw	zero,4(a5)
    for (uint32_t i = 0; i < ADCSAR_SEQ_Req_Total; i++) {
800041be:	fe042623          	sw	zero,-20(s0)
800041c2:	a831                	j	800041de <ADCSAR_SEQ_StructInit+0x3a>
        InitStruct->Req[i] = ADCSAR_CH_Num_0;
800041c4:	fdc42703          	lw	a4,-36(s0)
800041c8:	fec42783          	lw	a5,-20(s0)
800041cc:	078a                	slli	a5,a5,0x2
800041ce:	97ba                	add	a5,a5,a4
800041d0:	0007a423          	sw	zero,8(a5)
    for (uint32_t i = 0; i < ADCSAR_SEQ_Req_Total; i++) {
800041d4:	fec42783          	lw	a5,-20(s0)
800041d8:	0785                	addi	a5,a5,1
800041da:	fef42623          	sw	a5,-20(s0)
800041de:	fec42703          	lw	a4,-20(s0)
800041e2:	479d                	li	a5,7
800041e4:	fee7f0e3          	bgeu	a5,a4,800041c4 <ADCSAR_SEQ_StructInit+0x20>
    }
    InitStruct->ReqMax = ADCSAR_SEQ_ReqNum_0;
800041e8:	fdc42783          	lw	a5,-36(s0)
800041ec:	0207a423          	sw	zero,40(a5)
    InitStruct->ReqAverage = ADCSAR_SEQ_Average_2;
800041f0:	fdc42783          	lw	a5,-36(s0)
800041f4:	4705                	li	a4,1
800041f6:	d7d8                	sw	a4,44(a5)
    InitStruct->ReqAverageEn = DISABLE;
800041f8:	fdc42783          	lw	a5,-36(s0)
800041fc:	0207a823          	sw	zero,48(a5)
    InitStruct->RestartCount = 0;
80004200:	fdc42783          	lw	a5,-36(s0)
80004204:	0207aa23          	sw	zero,52(a5)
    InitStruct->RestartAverageEn = DISABLE;
80004208:	fdc42783          	lw	a5,-36(s0)
8000420c:	0207ac23          	sw	zero,56(a5)
    InitStruct->RestartTimer = 0;
80004210:	fdc42783          	lw	a5,-36(s0)
80004214:	0207ae23          	sw	zero,60(a5)
    for (uint32_t i = 0; i < ADCSAR_DC_Total; i++) {
80004218:	fe042423          	sw	zero,-24(s0)
8000421c:	a839                	j	8000423a <ADCSAR_SEQ_StructInit+0x96>
        InitStruct->DCEn[i] = DISABLE;
8000421e:	fdc42703          	lw	a4,-36(s0)
80004222:	fe842783          	lw	a5,-24(s0)
80004226:	07c1                	addi	a5,a5,16
80004228:	078a                	slli	a5,a5,0x2
8000422a:	97ba                	add	a5,a5,a4
8000422c:	0007a023          	sw	zero,0(a5)
    for (uint32_t i = 0; i < ADCSAR_DC_Total; i++) {
80004230:	fe842783          	lw	a5,-24(s0)
80004234:	0785                	addi	a5,a5,1
80004236:	fef42423          	sw	a5,-24(s0)
8000423a:	fe842703          	lw	a4,-24(s0)
8000423e:	479d                	li	a5,7
80004240:	fce7ffe3          	bgeu	a5,a4,8000421e <ADCSAR_SEQ_StructInit+0x7a>
    }
    InitStruct->DMAFIFOLevel = ADCSAR_SEQ_DMAFIFOLevel_1;
80004244:	fdc42783          	lw	a5,-36(s0)
80004248:	4705                	li	a4,1
8000424a:	d3b8                	sw	a4,96(a5)
    InitStruct->DMAEn = DISABLE;
8000424c:	fdc42783          	lw	a5,-36(s0)
80004250:	0607a223          	sw	zero,100(a5)
}
80004254:	0001                	nop
80004256:	5432                	lw	s0,44(sp)
80004258:	6145                	addi	sp,sp,48
8000425a:	8082                	ret

8000425c <ADCSAR_DC_Init>:
  * @param   InitStruct      @ref ADCSAR_DC_Init_TypeDef,
  *                         
  * @retval  void
  */
void ADCSAR_DC_Init(ADCSAR_DC_Num_TypeDef DC_Num, ADCSAR_DC_Init_TypeDef* InitStruct)
{
8000425c:	1101                	addi	sp,sp,-32
8000425e:	ce06                	sw	ra,28(sp)
80004260:	cc22                	sw	s0,24(sp)
80004262:	1000                	addi	s0,sp,32
80004264:	fea42623          	sw	a0,-20(s0)
80004268:	feb42423          	sw	a1,-24(s0)
    ADCSAR_DC_OutputCmd(DC_Num, InitStruct->DCOutput);
8000426c:	fe842783          	lw	a5,-24(s0)
80004270:	439c                	lw	a5,0(a5)
80004272:	85be                	mv	a1,a5
80004274:	fec42503          	lw	a0,-20(s0)
80004278:	3615                	jal	80003d9c <ADCSAR_DC_OutputCmd>
    ADCSAR_DC_SetThresholdLow(DC_Num, InitStruct->ThresholdLow);
8000427a:	fe842783          	lw	a5,-24(s0)
8000427e:	43dc                	lw	a5,4(a5)
80004280:	85be                	mv	a1,a5
80004282:	fec42503          	lw	a0,-20(s0)
80004286:	3991                	jal	80003eda <ADCSAR_DC_SetThresholdLow>
    ADCSAR_DC_SetThresholdHigh(DC_Num, InitStruct->ThresholdHigh);
80004288:	fe842783          	lw	a5,-24(s0)
8000428c:	479c                	lw	a5,8(a5)
8000428e:	85be                	mv	a1,a5
80004290:	fec42503          	lw	a0,-20(s0)
80004294:	3951                	jal	80003f28 <ADCSAR_DC_SetThresholdHigh>
    ADCSAR_DC_SourceConfig(DC_Num, InitStruct->Source);
80004296:	fe842783          	lw	a5,-24(s0)
8000429a:	47dc                	lw	a5,12(a5)
8000429c:	85be                	mv	a1,a5
8000429e:	fec42503          	lw	a0,-20(s0)
800042a2:	3689                	jal	80003de4 <ADCSAR_DC_SourceConfig>
    ADCSAR_DC_ChannelConfig(DC_Num, InitStruct->Channel);
800042a4:	fe842783          	lw	a5,-24(s0)
800042a8:	4b9c                	lw	a5,16(a5)
800042aa:	85be                	mv	a1,a5
800042ac:	fec42503          	lw	a0,-20(s0)
800042b0:	3ebd                	jal	80003e2e <ADCSAR_DC_ChannelConfig>
    ADCSAR_DC_Config(DC_Num, InitStruct->Mode, InitStruct->Condition);
800042b2:	fe842783          	lw	a5,-24(s0)
800042b6:	4bd8                	lw	a4,20(a5)
800042b8:	fe842783          	lw	a5,-24(s0)
800042bc:	4f9c                	lw	a5,24(a5)
800042be:	863e                	mv	a2,a5
800042c0:	85ba                	mv	a1,a4
800042c2:	fec42503          	lw	a0,-20(s0)
800042c6:	3e4d                	jal	80003e78 <ADCSAR_DC_Config>
}
800042c8:	0001                	nop
800042ca:	40f2                	lw	ra,28(sp)
800042cc:	4462                	lw	s0,24(sp)
800042ce:	6105                	addi	sp,sp,32
800042d0:	8082                	ret

800042d2 <ADCSAR_DC_StructInit>:
  * @param   InitStruct      @ref ADCSAR_DC_Init_TypeDef,
  *                        
  * @retval  void
  */
void ADCSAR_DC_StructInit(ADCSAR_DC_Init_TypeDef* InitStruct)
{
800042d2:	1101                	addi	sp,sp,-32
800042d4:	ce22                	sw	s0,28(sp)
800042d6:	1000                	addi	s0,sp,32
800042d8:	fea42623          	sw	a0,-20(s0)
    InitStruct->DCOutput = DISABLE;
800042dc:	fec42783          	lw	a5,-20(s0)
800042e0:	0007a023          	sw	zero,0(a5)
    InitStruct->ThresholdLow = 0;
800042e4:	fec42783          	lw	a5,-20(s0)
800042e8:	0007a223          	sw	zero,4(a5)
    InitStruct->ThresholdHigh = 0;
800042ec:	fec42783          	lw	a5,-20(s0)
800042f0:	0007a423          	sw	zero,8(a5)
    InitStruct->Source = ADCSAR_DC_Source_EOC;
800042f4:	fec42783          	lw	a5,-20(s0)
800042f8:	0007a623          	sw	zero,12(a5)
    InitStruct->Channel = ADCSAR_CH_Num_0;
800042fc:	fec42783          	lw	a5,-20(s0)
80004300:	0007a823          	sw	zero,16(a5)
    InitStruct->Mode = ADCSAR_DC_Mode_Multiple;
80004304:	fec42783          	lw	a5,-20(s0)
80004308:	0007aa23          	sw	zero,20(a5)
    InitStruct->Condition = ADCSAR_DC_Condition_Low;
8000430c:	fec42783          	lw	a5,-20(s0)
80004310:	0007ac23          	sw	zero,24(a5)
}
80004314:	0001                	nop
80004316:	4472                	lw	s0,28(sp)
80004318:	6105                	addi	sp,sp,32
8000431a:	8082                	ret

8000431c <RCU_ADCSDRstCmd>:
  * @brief   C   -
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void RCU_ADCSDRstCmd(FunctionalState State)
{
8000431c:	1101                	addi	sp,sp,-32
8000431e:	ce22                	sw	s0,28(sp)
80004320:	1000                	addi	s0,sp,32
80004322:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(RCU->ADCSDCLKCFG_bit.RSTDIS, State);
80004326:	3000e7b7          	lui	a5,0x3000e
8000432a:	fec42703          	lw	a4,-20(s0)
8000432e:	8b05                	andi	a4,a4,1
80004330:	0ff77713          	zext.b	a4,a4
80004334:	8b05                	andi	a4,a4,1
80004336:	0722                	slli	a4,a4,0x8
80004338:	0b47a683          	lw	a3,180(a5) # 3000e0b4 <STACK_SIZE+0x3000d8b4>
8000433c:	eff6f693          	andi	a3,a3,-257
80004340:	8f55                	or	a4,a4,a3
80004342:	0ae7aa23          	sw	a4,180(a5)
}
80004346:	0001                	nop
80004348:	4472                	lw	s0,28(sp)
8000434a:	6105                	addi	sp,sp,32
8000434c:	8082                	ret

8000434e <ADCSD_WaitCycleCmd>:
  * @brief        -
  * @param   waitClkAmount   
  * @retval  void
  */
__STATIC_INLINE void ADCSD_WaitCycleCmd(uint32_t WaitCycle)
{
8000434e:	1101                	addi	sp,sp,-32
80004350:	ce22                	sw	s0,28(sp)
80004352:	1000                	addi	s0,sp,32
80004354:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_ADCSD_WTCYC(WaitCycle));

	MODIFY_REG(ADCSD->CTRL, ADCSD_CTRL_WTCYC_Msk, WaitCycle << ADCSD_CTRL_WTCYC_Pos);
80004358:	300127b7          	lui	a5,0x30012
8000435c:	4398                	lw	a4,0(a5)
8000435e:	fff907b7          	lui	a5,0xfff90
80004362:	17fd                	addi	a5,a5,-1 # fff8ffff <__data_source_start+0x7ff881f3>
80004364:	00f776b3          	and	a3,a4,a5
80004368:	fec42783          	lw	a5,-20(s0)
8000436c:	01079713          	slli	a4,a5,0x10
80004370:	300127b7          	lui	a5,0x30012
80004374:	8f55                	or	a4,a4,a3
80004376:	c398                	sw	a4,0(a5)
}
80004378:	0001                	nop
8000437a:	4472                	lw	s0,28(sp)
8000437c:	6105                	addi	sp,sp,32
8000437e:	8082                	ret

80004380 <ADCSD_MainDivCmd>:
  * @brief        -
  * @param   mainDiv    
  * @retval  void
  */
__STATIC_INLINE void ADCSD_MainDivCmd(uint32_t mainDiv)
{
80004380:	1101                	addi	sp,sp,-32
80004382:	ce22                	sw	s0,28(sp)
80004384:	1000                	addi	s0,sp,32
80004386:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_ADCSD_MDC(mainDiv));

	MODIFY_REG(ADCSD->CTRL, ADCSD_CTRL_MDC_Msk, mainDiv << ADCSD_CTRL_MDC_Pos);
8000438a:	300127b7          	lui	a5,0x30012
8000438e:	4398                	lw	a4,0(a5)
80004390:	77e5                	lui	a5,0xffff9
80004392:	17fd                	addi	a5,a5,-1 # ffff8fff <__data_source_start+0x7fff11f3>
80004394:	00f776b3          	and	a3,a4,a5
80004398:	fec42783          	lw	a5,-20(s0)
8000439c:	00c79713          	slli	a4,a5,0xc
800043a0:	300127b7          	lui	a5,0x30012
800043a4:	8f55                	or	a4,a4,a3
800043a6:	c398                	sw	a4,0(a5)
}
800043a8:	0001                	nop
800043aa:	4472                	lw	s0,28(sp)
800043ac:	6105                	addi	sp,sp,32
800043ae:	8082                	ret

800043b0 <ADCSD_SampleDivCmd>:
  * @brief        -
  * @param   sampleDiv    
  * @retval  void
  */
__STATIC_INLINE void ADCSD_SampleDivCmd(uint32_t sampleDiv)
{
800043b0:	1101                	addi	sp,sp,-32
800043b2:	ce22                	sw	s0,28(sp)
800043b4:	1000                	addi	s0,sp,32
800043b6:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_ADCSD_DR(sampleDiv));

	MODIFY_REG(ADCSD->CTRL, ADCSD_CTRL_DR_Msk, sampleDiv << ADCSD_CTRL_DR_Pos);
800043ba:	300127b7          	lui	a5,0x30012
800043be:	439c                	lw	a5,0(a5)
800043c0:	cff7f693          	andi	a3,a5,-769
800043c4:	fec42783          	lw	a5,-20(s0)
800043c8:	00879713          	slli	a4,a5,0x8
800043cc:	300127b7          	lui	a5,0x30012
800043d0:	8f55                	or	a4,a4,a3
800043d2:	c398                	sw	a4,0(a5)
}
800043d4:	0001                	nop
800043d6:	4472                	lw	s0,28(sp)
800043d8:	6105                	addi	sp,sp,32
800043da:	8082                	ret

800043dc <ADCSD_SetMode>:
  * @param   ch_num   
  * @param   mode  
  * @retval  void
  */
__STATIC_INLINE void ADCSD_SetMode(ADCSD_CH_Num_TypeDef ch_num, ADCSD_MODE_TypeDef mode)
{
800043dc:	1101                	addi	sp,sp,-32
800043de:	ce22                	sw	s0,28(sp)
800043e0:	1000                	addi	s0,sp,32
800043e2:	fea42623          	sw	a0,-20(s0)
800043e6:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_ADCSD_CH_NUM(ch_num));
	assert_param(IS_ADCSD_MODE(mode));

	MODIFY_REG(ADCSD->MODE, ADCSD_MODE_CH0_Msk << ((uint32_t)ch_num << 2), mode << ((uint32_t)ch_num << 2));
800043ea:	300127b7          	lui	a5,0x30012
800043ee:	43d8                	lw	a4,4(a5)
800043f0:	fec42783          	lw	a5,-20(s0)
800043f4:	078a                	slli	a5,a5,0x2
800043f6:	468d                	li	a3,3
800043f8:	00f697b3          	sll	a5,a3,a5
800043fc:	fff7c793          	not	a5,a5
80004400:	00f776b3          	and	a3,a4,a5
80004404:	fec42783          	lw	a5,-20(s0)
80004408:	078a                	slli	a5,a5,0x2
8000440a:	fe842703          	lw	a4,-24(s0)
8000440e:	00f71733          	sll	a4,a4,a5
80004412:	300127b7          	lui	a5,0x30012
80004416:	8f55                	or	a4,a4,a3
80004418:	c3d8                	sw	a4,4(a5)
}
8000441a:	0001                	nop
8000441c:	4472                	lw	s0,28(sp)
8000441e:	6105                	addi	sp,sp,32
80004420:	8082                	ret

80004422 <ADCSD_SetAmplification>:
  * @param   ch_num    -
  * @param 	 ampl   
  * @retval  void
  */
__STATIC_INLINE void ADCSD_SetAmplification(ADCSD_CH_Num_TypeDef ch_num, ADCSD_AMPL_TypeDef ampl)
{
80004422:	1101                	addi	sp,sp,-32
80004424:	ce22                	sw	s0,28(sp)
80004426:	1000                	addi	s0,sp,32
80004428:	fea42623          	sw	a0,-20(s0)
8000442c:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_ADCSD_CH_NUM(ch_num));
	assert_param(IS_ADCSD_AMPL(ampl));

	MODIFY_REG(ADCSD->AMPL, ADCSD_AMPL_CH0_Msk << ((uint32_t)ch_num << 2), (uint32_t)ampl << ((uint32_t)ch_num << 2));
80004430:	300127b7          	lui	a5,0x30012
80004434:	4798                	lw	a4,8(a5)
80004436:	fec42783          	lw	a5,-20(s0)
8000443a:	078a                	slli	a5,a5,0x2
8000443c:	469d                	li	a3,7
8000443e:	00f697b3          	sll	a5,a3,a5
80004442:	fff7c793          	not	a5,a5
80004446:	00f776b3          	and	a3,a4,a5
8000444a:	fec42783          	lw	a5,-20(s0)
8000444e:	078a                	slli	a5,a5,0x2
80004450:	fe842703          	lw	a4,-24(s0)
80004454:	00f71733          	sll	a4,a4,a5
80004458:	300127b7          	lui	a5,0x30012
8000445c:	8f55                	or	a4,a4,a3
8000445e:	c798                	sw	a4,8(a5)
}
80004460:	0001                	nop
80004462:	4472                	lw	s0,28(sp)
80004464:	6105                	addi	sp,sp,32
80004466:	8082                	ret

80004468 <ADCSD_DeInit>:
/**
  * @brief      ADCSD   
  * @retval  void
  */
void ADCSD_DeInit(void)
{
80004468:	1141                	addi	sp,sp,-16
8000446a:	c606                	sw	ra,12(sp)
8000446c:	c422                	sw	s0,8(sp)
8000446e:	0800                	addi	s0,sp,16
    RCU_ADCSDRstCmd(DISABLE);
80004470:	4501                	li	a0,0
80004472:	356d                	jal	8000431c <RCU_ADCSDRstCmd>
    RCU_ADCSDRstCmd(ENABLE);
80004474:	4505                	li	a0,1
80004476:	355d                	jal	8000431c <RCU_ADCSDRstCmd>
}
80004478:	0001                	nop
8000447a:	40b2                	lw	ra,12(sp)
8000447c:	4422                	lw	s0,8(sp)
8000447e:	0141                	addi	sp,sp,16
80004480:	8082                	ret

80004482 <ADCSD_Init>:
  * @param   InitStruct      @ref ADCSD_Init_TypeDef,
  *                         
  * @retval  void
  */
void ADCSD_Init(ADCSD_Init_TypeDef* InitStruct)
{
80004482:	1101                	addi	sp,sp,-32
80004484:	ce06                	sw	ra,28(sp)
80004486:	cc22                	sw	s0,24(sp)
80004488:	1000                	addi	s0,sp,32
8000448a:	fea42623          	sw	a0,-20(s0)
	ADCSD_WaitCycleCmd(InitStruct->WaitCycle);
8000448e:	fec42783          	lw	a5,-20(s0)
80004492:	439c                	lw	a5,0(a5)
80004494:	853e                	mv	a0,a5
80004496:	3d65                	jal	8000434e <ADCSD_WaitCycleCmd>
	ADCSD_MainDivCmd(InitStruct->MainDiv);
80004498:	fec42783          	lw	a5,-20(s0)
8000449c:	43dc                	lw	a5,4(a5)
8000449e:	853e                	mv	a0,a5
800044a0:	35c5                	jal	80004380 <ADCSD_MainDivCmd>
	ADCSD_SampleDivCmd(InitStruct->SampleDiv);
800044a2:	fec42783          	lw	a5,-20(s0)
800044a6:	479c                	lw	a5,8(a5)
800044a8:	853e                	mv	a0,a5
800044aa:	3719                	jal	800043b0 <ADCSD_SampleDivCmd>
}
800044ac:	0001                	nop
800044ae:	40f2                	lw	ra,28(sp)
800044b0:	4462                	lw	s0,24(sp)
800044b2:	6105                	addi	sp,sp,32
800044b4:	8082                	ret

800044b6 <ADCSD_StructInit>:
  * @param   InitStruct      @ref ADCSD_Init_TypeDef,
  *                        
  * @retval  void
  */
void ADCSD_StructInit(ADCSD_Init_TypeDef* InitStruct)
{
800044b6:	1101                	addi	sp,sp,-32
800044b8:	ce22                	sw	s0,28(sp)
800044ba:	1000                	addi	s0,sp,32
800044bc:	fea42623          	sw	a0,-20(s0)
	InitStruct->MainDiv = 0x0;
800044c0:	fec42783          	lw	a5,-20(s0)
800044c4:	0007a223          	sw	zero,4(a5) # 30012004 <STACK_SIZE+0x30011804>
	InitStruct->SampleDiv = 0x0;
800044c8:	fec42783          	lw	a5,-20(s0)
800044cc:	0007a423          	sw	zero,8(a5)
	InitStruct->WaitCycle = 0x0;
800044d0:	fec42783          	lw	a5,-20(s0)
800044d4:	0007a023          	sw	zero,0(a5)
}
800044d8:	0001                	nop
800044da:	4472                	lw	s0,28(sp)
800044dc:	6105                	addi	sp,sp,32
800044de:	8082                	ret

800044e0 <ADCSD_CH_Init>:
  * @param   InitStruct      @ref ADCSD_CH_Init_TypeDef,
  *                         
  * @retval  void
  */
void ADCSD_CH_Init(ADCSD_CH_Num_TypeDef ch_num, ADCSD_CH_Init_TypeDef* InitStruct)
{
800044e0:	1101                	addi	sp,sp,-32
800044e2:	ce06                	sw	ra,28(sp)
800044e4:	cc22                	sw	s0,24(sp)
800044e6:	1000                	addi	s0,sp,32
800044e8:	fea42623          	sw	a0,-20(s0)
800044ec:	feb42423          	sw	a1,-24(s0)
	ADCSD_SetMode(ch_num, InitStruct->Mode);
800044f0:	fe842783          	lw	a5,-24(s0)
800044f4:	439c                	lw	a5,0(a5)
800044f6:	85be                	mv	a1,a5
800044f8:	fec42503          	lw	a0,-20(s0)
800044fc:	35c5                	jal	800043dc <ADCSD_SetMode>
	ADCSD_SetAmplification(ch_num, InitStruct->Amplifier);
800044fe:	fe842783          	lw	a5,-24(s0)
80004502:	43dc                	lw	a5,4(a5)
80004504:	85be                	mv	a1,a5
80004506:	fec42503          	lw	a0,-20(s0)
8000450a:	3f21                	jal	80004422 <ADCSD_SetAmplification>
}
8000450c:	0001                	nop
8000450e:	40f2                	lw	ra,28(sp)
80004510:	4462                	lw	s0,24(sp)
80004512:	6105                	addi	sp,sp,32
80004514:	8082                	ret

80004516 <ADCSD_CH_StructInit>:
  * @param   InitStruct      @ref ADCSD_CH_Init_TypeDef,
  *                        
  * @retval  void
  */
void ADCSD_CH_StructInit(ADCSD_CH_Init_TypeDef* InitStruct)
{
80004516:	1101                	addi	sp,sp,-32
80004518:	ce22                	sw	s0,28(sp)
8000451a:	1000                	addi	s0,sp,32
8000451c:	fea42623          	sw	a0,-20(s0)
	InitStruct->Amplifier = 0x0;
80004520:	fec42783          	lw	a5,-20(s0)
80004524:	0007a223          	sw	zero,4(a5)
	InitStruct->Mode = 0x1;
80004528:	fec42783          	lw	a5,-20(s0)
8000452c:	4705                	li	a4,1
8000452e:	c398                	sw	a4,0(a5)
}
80004530:	0001                	nop
80004532:	4472                	lw	s0,28(sp)
80004534:	6105                	addi	sp,sp,32
80004536:	8082                	ret

80004538 <RCU_AHBRstCmd>:
{
80004538:	1101                	addi	sp,sp,-32
8000453a:	ce22                	sw	s0,28(sp)
8000453c:	1000                	addi	s0,sp,32
8000453e:	fea42623          	sw	a0,-20(s0)
80004542:	feb42423          	sw	a1,-24(s0)
    MODIFY_REG(RCU->RSTDISAHB, AHBRst, State ? AHBRst : 0);
80004546:	3000e7b7          	lui	a5,0x3000e
8000454a:	4b98                	lw	a4,16(a5)
8000454c:	fec42783          	lw	a5,-20(s0)
80004550:	fff7c793          	not	a5,a5
80004554:	00f776b3          	and	a3,a4,a5
80004558:	fe842783          	lw	a5,-24(s0)
8000455c:	c781                	beqz	a5,80004564 <RCU_AHBRstCmd+0x2c>
8000455e:	fec42783          	lw	a5,-20(s0)
80004562:	a011                	j	80004566 <RCU_AHBRstCmd+0x2e>
80004564:	4781                	li	a5,0
80004566:	3000e737          	lui	a4,0x3000e
8000456a:	8fd5                	or	a5,a5,a3
8000456c:	cb1c                	sw	a5,16(a4)
}
8000456e:	0001                	nop
80004570:	4472                	lw	s0,28(sp)
80004572:	6105                	addi	sp,sp,32
80004574:	8082                	ret

80004576 <CRC_ResetCmd>:
  * @param	 CRCx   CRC,  x = 0 | 1
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void CRC_ResetCmd(CRC_TypeDef* CRCx, FunctionalState state)
{
80004576:	1101                	addi	sp,sp,-32
80004578:	ce22                	sw	s0,28(sp)
8000457a:	1000                	addi	s0,sp,32
8000457c:	fea42623          	sw	a0,-20(s0)
80004580:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRC_PERIPH(CRCx));
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(CRCx->CR, CRC_CR_RESET_Msk, state << CRC_CR_RESET_Pos);
80004584:	fec42783          	lw	a5,-20(s0)
80004588:	47dc                	lw	a5,12(a5)
8000458a:	ffe7f713          	andi	a4,a5,-2
8000458e:	fe842783          	lw	a5,-24(s0)
80004592:	8f5d                	or	a4,a4,a5
80004594:	fec42783          	lw	a5,-20(s0)
80004598:	c7d8                	sw	a4,12(a5)
}
8000459a:	0001                	nop
8000459c:	4472                	lw	s0,28(sp)
8000459e:	6105                	addi	sp,sp,32
800045a0:	8082                	ret

800045a2 <CRC_ModeCmd>:
  * @param	 CRCx   CRC,  x = 0 | 1
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void CRC_ModeCmd(CRC_TypeDef* CRCx, FunctionalState state)
{
800045a2:	1101                	addi	sp,sp,-32
800045a4:	ce22                	sw	s0,28(sp)
800045a6:	1000                	addi	s0,sp,32
800045a8:	fea42623          	sw	a0,-20(s0)
800045ac:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRC_PERIPH(CRCx));
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(CRCx->CR, CRC_CR_MODE_Msk, state << CRC_CR_MODE_Pos);
800045b0:	fec42783          	lw	a5,-20(s0)
800045b4:	47dc                	lw	a5,12(a5)
800045b6:	ffd7f713          	andi	a4,a5,-3
800045ba:	fe842783          	lw	a5,-24(s0)
800045be:	0786                	slli	a5,a5,0x1
800045c0:	8f5d                	or	a4,a4,a5
800045c2:	fec42783          	lw	a5,-20(s0)
800045c6:	c7d8                	sw	a4,12(a5)
}
800045c8:	0001                	nop
800045ca:	4472                	lw	s0,28(sp)
800045cc:	6105                	addi	sp,sp,32
800045ce:	8082                	ret

800045d0 <CRC_XOROutCmd>:
  * @param	 CRCx   CRC,  x = 0 | 1
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void CRC_XOROutCmd(CRC_TypeDef* CRCx, FunctionalState state)
{
800045d0:	1101                	addi	sp,sp,-32
800045d2:	ce22                	sw	s0,28(sp)
800045d4:	1000                	addi	s0,sp,32
800045d6:	fea42623          	sw	a0,-20(s0)
800045da:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRC_PERIPH(CRCx));
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(CRCx->CR, CRC_CR_XOROUT_Msk, state << CRC_CR_XOROUT_Pos);
800045de:	fec42783          	lw	a5,-20(s0)
800045e2:	47dc                	lw	a5,12(a5)
800045e4:	ffb7f713          	andi	a4,a5,-5
800045e8:	fe842783          	lw	a5,-24(s0)
800045ec:	078a                	slli	a5,a5,0x2
800045ee:	8f5d                	or	a4,a4,a5
800045f0:	fec42783          	lw	a5,-20(s0)
800045f4:	c7d8                	sw	a4,12(a5)
}
800045f6:	0001                	nop
800045f8:	4472                	lw	s0,28(sp)
800045fa:	6105                	addi	sp,sp,32
800045fc:	8082                	ret

800045fe <CRC_SetPolysize>:
  * @param	 CRCx   CRC,  x = 0 | 1
  * @param   polysize   
  * @retval  void
  */
__STATIC_INLINE void CRC_SetPolysize(CRC_TypeDef* CRCx, CRC_POLYSIZE_TypeDef polysize)
{
800045fe:	1101                	addi	sp,sp,-32
80004600:	ce22                	sw	s0,28(sp)
80004602:	1000                	addi	s0,sp,32
80004604:	fea42623          	sw	a0,-20(s0)
80004608:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRC_PERIPH(CRCx));
	assert_param(IS_CRC_POLYSIZE(polysize));

	MODIFY_REG(CRCx->CR, CRC_CR_POLYSIZE_Msk, polysize << CRC_CR_POLYSIZE_Pos);
8000460c:	fec42783          	lw	a5,-20(s0)
80004610:	47dc                	lw	a5,12(a5)
80004612:	fe77f713          	andi	a4,a5,-25
80004616:	fe842783          	lw	a5,-24(s0)
8000461a:	078e                	slli	a5,a5,0x3
8000461c:	8f5d                	or	a4,a4,a5
8000461e:	fec42783          	lw	a5,-20(s0)
80004622:	c7d8                	sw	a4,12(a5)
}
80004624:	0001                	nop
80004626:	4472                	lw	s0,28(sp)
80004628:	6105                	addi	sp,sp,32
8000462a:	8082                	ret

8000462c <CRC_SetRevIn>:
  * @param	 CRCx   CRC,  x = 0 | 1
  * @param   revin   
  * @retval  void
  */
__STATIC_INLINE void CRC_SetRevIn(CRC_TypeDef* CRCx, CRC_REV_IN_TypeDef revin)
{
8000462c:	1101                	addi	sp,sp,-32
8000462e:	ce22                	sw	s0,28(sp)
80004630:	1000                	addi	s0,sp,32
80004632:	fea42623          	sw	a0,-20(s0)
80004636:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRC_PERIPH(CRCx));
	assert_param(IS_CRC_REV_IN(revin));

	MODIFY_REG(CRCx->CR, CRC_CR_REV_IN_Msk, revin << CRC_CR_REV_IN_Pos);
8000463a:	fec42783          	lw	a5,-20(s0)
8000463e:	47dc                	lw	a5,12(a5)
80004640:	f9f7f713          	andi	a4,a5,-97
80004644:	fe842783          	lw	a5,-24(s0)
80004648:	0796                	slli	a5,a5,0x5
8000464a:	8f5d                	or	a4,a4,a5
8000464c:	fec42783          	lw	a5,-20(s0)
80004650:	c7d8                	sw	a4,12(a5)
}
80004652:	0001                	nop
80004654:	4472                	lw	s0,28(sp)
80004656:	6105                	addi	sp,sp,32
80004658:	8082                	ret

8000465a <CRC_RevOutCmd>:
  * @param	 CRCx   CRC,  x = 0 | 1
  * @param	 state    
  * @retval  void
  */
__STATIC_INLINE void CRC_RevOutCmd(CRC_TypeDef* CRCx, FunctionalState state)
{
8000465a:	1101                	addi	sp,sp,-32
8000465c:	ce22                	sw	s0,28(sp)
8000465e:	1000                	addi	s0,sp,32
80004660:	fea42623          	sw	a0,-20(s0)
80004664:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRC_PERIPH(CRCx));
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(CRCx->CR, CRC_CR_REV_OUT_Msk, state << CRC_CR_REV_OUT_Pos);
80004668:	fec42783          	lw	a5,-20(s0)
8000466c:	47dc                	lw	a5,12(a5)
8000466e:	f7f7f713          	andi	a4,a5,-129
80004672:	fe842783          	lw	a5,-24(s0)
80004676:	079e                	slli	a5,a5,0x7
80004678:	8f5d                	or	a4,a4,a5
8000467a:	fec42783          	lw	a5,-20(s0)
8000467e:	c7d8                	sw	a4,12(a5)
}
80004680:	0001                	nop
80004682:	4472                	lw	s0,28(sp)
80004684:	6105                	addi	sp,sp,32
80004686:	8082                	ret

80004688 <CRC_SetInit>:
  * @param	 CRCx   CRC,  x = 0 | 1
  * @param   val   
  * @retval  void
  */
__STATIC_INLINE void CRC_SetInit(CRC_TypeDef* CRCx, uint32_t val)
{
80004688:	1101                	addi	sp,sp,-32
8000468a:	ce22                	sw	s0,28(sp)
8000468c:	1000                	addi	s0,sp,32
8000468e:	fea42623          	sw	a0,-20(s0)
80004692:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRC_PERIPH(CRCx));

	WRITE_REG(CRCx->INIT, val);
80004696:	fec42783          	lw	a5,-20(s0)
8000469a:	fe842703          	lw	a4,-24(s0)
8000469e:	cb98                	sw	a4,16(a5)
}
800046a0:	0001                	nop
800046a2:	4472                	lw	s0,28(sp)
800046a4:	6105                	addi	sp,sp,32
800046a6:	8082                	ret

800046a8 <CRC_SetPol>:
  * @param	 CRCx   CRC,  x = 0 | 1
  * @param   val    
  * @retval  void
  */
__STATIC_INLINE void CRC_SetPol(CRC_TypeDef* CRCx, uint32_t val)
{
800046a8:	1101                	addi	sp,sp,-32
800046aa:	ce22                	sw	s0,28(sp)
800046ac:	1000                	addi	s0,sp,32
800046ae:	fea42623          	sw	a0,-20(s0)
800046b2:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRC_PERIPH(CRCx));

	WRITE_REG(CRCx->POL, val);
800046b6:	fec42783          	lw	a5,-20(s0)
800046ba:	fe842703          	lw	a4,-24(s0)
800046be:	cbd8                	sw	a4,20(a5)
}
800046c0:	0001                	nop
800046c2:	4472                	lw	s0,28(sp)
800046c4:	6105                	addi	sp,sp,32
800046c6:	8082                	ret

800046c8 <CRC_DeInit>:
/**
  * @brief      CRC   
  * @retval  void
  */
void CRC_DeInit(CRC_TypeDef* CRCx)
{
800046c8:	7179                	addi	sp,sp,-48
800046ca:	d606                	sw	ra,44(sp)
800046cc:	d422                	sw	s0,40(sp)
800046ce:	1800                	addi	s0,sp,48
800046d0:	fca42e23          	sw	a0,-36(s0)
	assert_param(IS_CRC_PERIPH(CRCx));

	CRC_ResetCmd(CRCx, ENABLE);
800046d4:	4585                	li	a1,1
800046d6:	fdc42503          	lw	a0,-36(s0)
800046da:	3d71                	jal	80004576 <CRC_ResetCmd>
	CRC_ResetCmd(CRCx, DISABLE);
800046dc:	4581                	li	a1,0
800046de:	fdc42503          	lw	a0,-36(s0)
800046e2:	3d51                	jal	80004576 <CRC_ResetCmd>
	uint32_t CRC_num = (CRCx == CRC0) ? RCU_AHBRst_CRC0 : RCU_AHBRst_CRC1;
800046e4:	fdc42703          	lw	a4,-36(s0)
800046e8:	200307b7          	lui	a5,0x20030
800046ec:	00f71463          	bne	a4,a5,800046f4 <CRC_DeInit+0x2c>
800046f0:	6785                	lui	a5,0x1
800046f2:	a011                	j	800046f6 <CRC_DeInit+0x2e>
800046f4:	6789                	lui	a5,0x2
800046f6:	fef42623          	sw	a5,-20(s0)
    RCU_AHBRstCmd(CRC_num, DISABLE);
800046fa:	4581                	li	a1,0
800046fc:	fec42503          	lw	a0,-20(s0)
80004700:	3d25                	jal	80004538 <RCU_AHBRstCmd>
    RCU_AHBRstCmd(CRC_num, ENABLE);
80004702:	4585                	li	a1,1
80004704:	fec42503          	lw	a0,-20(s0)
80004708:	3d05                	jal	80004538 <RCU_AHBRstCmd>
}
8000470a:	0001                	nop
8000470c:	50b2                	lw	ra,44(sp)
8000470e:	5422                	lw	s0,40(sp)
80004710:	6145                	addi	sp,sp,48
80004712:	8082                	ret

80004714 <CRC_Init>:
  * @param   InitStruct      @ref CRC_Init_TypeDef,
  *                         
  * @retval  void
  */
void CRC_Init(CRC_TypeDef* CRCx, CRC_Init_TypeDef* InitStruct)
{
80004714:	1101                	addi	sp,sp,-32
80004716:	ce06                	sw	ra,28(sp)
80004718:	cc22                	sw	s0,24(sp)
8000471a:	1000                	addi	s0,sp,32
8000471c:	fea42623          	sw	a0,-20(s0)
80004720:	feb42423          	sw	a1,-24(s0)
	CRC_SetInit(CRCx, InitStruct->Init);
80004724:	fe842783          	lw	a5,-24(s0)
80004728:	439c                	lw	a5,0(a5)
8000472a:	85be                	mv	a1,a5
8000472c:	fec42503          	lw	a0,-20(s0)
80004730:	3fa1                	jal	80004688 <CRC_SetInit>
	CRC_SetRevIn(CRCx, InitStruct->RevIn);
80004732:	fe842783          	lw	a5,-24(s0)
80004736:	43dc                	lw	a5,4(a5)
80004738:	85be                	mv	a1,a5
8000473a:	fec42503          	lw	a0,-20(s0)
8000473e:	35fd                	jal	8000462c <CRC_SetRevIn>
	CRC_RevOutCmd(CRCx, InitStruct->RevOut);
80004740:	fe842783          	lw	a5,-24(s0)
80004744:	479c                	lw	a5,8(a5)
80004746:	85be                	mv	a1,a5
80004748:	fec42503          	lw	a0,-20(s0)
8000474c:	3739                	jal	8000465a <CRC_RevOutCmd>
	CRC_ModeCmd(CRCx, InitStruct->Mode);
8000474e:	fe842783          	lw	a5,-24(s0)
80004752:	47dc                	lw	a5,12(a5)
80004754:	85be                	mv	a1,a5
80004756:	fec42503          	lw	a0,-20(s0)
8000475a:	35a1                	jal	800045a2 <CRC_ModeCmd>
	CRC_XOROutCmd(CRCx, InitStruct->XorOut);
8000475c:	fe842783          	lw	a5,-24(s0)
80004760:	4b9c                	lw	a5,16(a5)
80004762:	85be                	mv	a1,a5
80004764:	fec42503          	lw	a0,-20(s0)
80004768:	35a5                	jal	800045d0 <CRC_XOROutCmd>
	CRC_SetPolysize(CRCx, InitStruct->Polysize);
8000476a:	fe842783          	lw	a5,-24(s0)
8000476e:	4bdc                	lw	a5,20(a5)
80004770:	85be                	mv	a1,a5
80004772:	fec42503          	lw	a0,-20(s0)
80004776:	3561                	jal	800045fe <CRC_SetPolysize>
	CRC_SetPol(CRCx, InitStruct->Pol);
80004778:	fe842783          	lw	a5,-24(s0)
8000477c:	4f9c                	lw	a5,24(a5)
8000477e:	85be                	mv	a1,a5
80004780:	fec42503          	lw	a0,-20(s0)
80004784:	3715                	jal	800046a8 <CRC_SetPol>
}
80004786:	0001                	nop
80004788:	40f2                	lw	ra,28(sp)
8000478a:	4462                	lw	s0,24(sp)
8000478c:	6105                	addi	sp,sp,32
8000478e:	8082                	ret

80004790 <CRC_StructInit>:
  * @param   InitStruct      @ref CRC_Init_TypeDef,
  *                        
  * @retval  void
  */
void CRC_StructInit(CRC_Init_TypeDef* InitStruct)
{
80004790:	1101                	addi	sp,sp,-32
80004792:	ce22                	sw	s0,28(sp)
80004794:	1000                	addi	s0,sp,32
80004796:	fea42623          	sw	a0,-20(s0)
	InitStruct->Init = 0x0;
8000479a:	fec42783          	lw	a5,-20(s0)
8000479e:	0007a023          	sw	zero,0(a5) # 2000 <STACK_SIZE+0x1800>
	InitStruct->RevIn = 0x0;
800047a2:	fec42783          	lw	a5,-20(s0)
800047a6:	0007a223          	sw	zero,4(a5)
	InitStruct->RevOut = 0x0;
800047aa:	fec42783          	lw	a5,-20(s0)
800047ae:	0007a423          	sw	zero,8(a5)
	InitStruct->Mode = 0x0;
800047b2:	fec42783          	lw	a5,-20(s0)
800047b6:	0007a623          	sw	zero,12(a5)
	InitStruct->XorOut = 0x0;
800047ba:	fec42783          	lw	a5,-20(s0)
800047be:	0007a823          	sw	zero,16(a5)
	InitStruct->Polysize = 0x0;
800047c2:	fec42783          	lw	a5,-20(s0)
800047c6:	0007aa23          	sw	zero,20(a5)
	InitStruct->Pol = 0x4C11DB7;	// CRC-32 (Ethernet)
800047ca:	fec42783          	lw	a5,-20(s0)
800047ce:	04c12737          	lui	a4,0x4c12
800047d2:	db770713          	addi	a4,a4,-585 # 4c11db7 <STACK_SIZE+0x4c115b7>
800047d6:	cf98                	sw	a4,24(a5)
}
800047d8:	0001                	nop
800047da:	4472                	lw	s0,28(sp)
800047dc:	6105                	addi	sp,sp,32
800047de:	8082                	ret

800047e0 <RCU_AHBRstCmd>:
{
800047e0:	1101                	addi	sp,sp,-32
800047e2:	ce22                	sw	s0,28(sp)
800047e4:	1000                	addi	s0,sp,32
800047e6:	fea42623          	sw	a0,-20(s0)
800047ea:	feb42423          	sw	a1,-24(s0)
    MODIFY_REG(RCU->RSTDISAHB, AHBRst, State ? AHBRst : 0);
800047ee:	3000e7b7          	lui	a5,0x3000e
800047f2:	4b98                	lw	a4,16(a5)
800047f4:	fec42783          	lw	a5,-20(s0)
800047f8:	fff7c793          	not	a5,a5
800047fc:	00f776b3          	and	a3,a4,a5
80004800:	fe842783          	lw	a5,-24(s0)
80004804:	c781                	beqz	a5,8000480c <RCU_AHBRstCmd+0x2c>
80004806:	fec42783          	lw	a5,-20(s0)
8000480a:	a011                	j	8000480e <RCU_AHBRstCmd+0x2e>
8000480c:	4781                	li	a5,0
8000480e:	3000e737          	lui	a4,0x3000e
80004812:	8fd5                	or	a5,a5,a3
80004814:	cb1c                	sw	a5,16(a4)
}
80004816:	0001                	nop
80004818:	4472                	lw	s0,28(sp)
8000481a:	6105                	addi	sp,sp,32
8000481c:	8082                	ret

8000481e <CRYPTO_UpdateKeyCmd>:
  * 		   KEY_0...KEY_3   AES-128
  * @pararm  state   
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_UpdateKeyCmd(FunctionalState state)
{
8000481e:	1101                	addi	sp,sp,-32
80004820:	ce22                	sw	s0,28(sp)
80004822:	1000                	addi	s0,sp,32
80004824:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

    MODIFY_REG(CRYPTO->CONTROL, CRYPTO_CONTROL_UPDATE_KEY_Msk, state << CRYPTO_CONTROL_UPDATE_KEY_Pos);
80004828:	200207b7          	lui	a5,0x20020
8000482c:	43fc                	lw	a5,68(a5)
8000482e:	ffe7f693          	andi	a3,a5,-2
80004832:	200207b7          	lui	a5,0x20020
80004836:	fec42703          	lw	a4,-20(s0)
8000483a:	8f55                	or	a4,a4,a3
8000483c:	c3f8                	sw	a4,68(a5)
}
8000483e:	0001                	nop
80004840:	4472                	lw	s0,28(sp)
80004842:	6105                	addi	sp,sp,32
80004844:	8082                	ret

80004846 <CRYPTO_StartCmd>:
  * @brief       .
  * 		         .
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_StartCmd()
{
80004846:	1141                	addi	sp,sp,-16
80004848:	c622                	sw	s0,12(sp)
8000484a:	0800                	addi	s0,sp,16
	SET_BIT(CRYPTO->CONTROL, CRYPTO_CONTROL_START_Msk);
8000484c:	200207b7          	lui	a5,0x20020
80004850:	43f8                	lw	a4,68(a5)
80004852:	200207b7          	lui	a5,0x20020
80004856:	00276713          	ori	a4,a4,2
8000485a:	c3f8                	sw	a4,68(a5)
}
8000485c:	0001                	nop
8000485e:	4432                	lw	s0,12(sp)
80004860:	0141                	addi	sp,sp,16
80004862:	8082                	ret

80004864 <CRYPTO_DirectionConfig>:
  * @brief      
  * @param   dir    0 - , 1 - 
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_DirectionConfig(CRYPTO_Dir_TypeDef dir)
{
80004864:	1101                	addi	sp,sp,-32
80004866:	ce22                	sw	s0,28(sp)
80004868:	1000                	addi	s0,sp,32
8000486a:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_CRYPTO_DIR(dir));

    MODIFY_REG(CRYPTO->CONTROL, CRYPTO_CONTROL_DIRECTION_Msk, dir << CRYPTO_CONTROL_DIRECTION_Pos);
8000486e:	200207b7          	lui	a5,0x20020
80004872:	43fc                	lw	a5,68(a5)
80004874:	ffb7f693          	andi	a3,a5,-5
80004878:	fec42783          	lw	a5,-20(s0)
8000487c:	00279713          	slli	a4,a5,0x2
80004880:	200207b7          	lui	a5,0x20020
80004884:	8f55                	or	a4,a4,a3
80004886:	c3f8                	sw	a4,68(a5)
}
80004888:	0001                	nop
8000488a:	4472                	lw	s0,28(sp)
8000488c:	6105                	addi	sp,sp,32
8000488e:	8082                	ret

80004890 <CRYPTO_AlgoConfig>:
  * @brief      
  * @param   algo   
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_AlgoConfig(CRYPTO_Algo_TypeDef algo)
{
80004890:	1101                	addi	sp,sp,-32
80004892:	ce22                	sw	s0,28(sp)
80004894:	1000                	addi	s0,sp,32
80004896:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_CRYPTO_ALGO(algo));

    MODIFY_REG(CRYPTO->CONTROL, CRYPTO_CONTROL_ALGORITHM_Msk, algo << CRYPTO_CONTROL_ALGORITHM_Pos);
8000489a:	200207b7          	lui	a5,0x20020
8000489e:	43fc                	lw	a5,68(a5)
800048a0:	fe77f693          	andi	a3,a5,-25
800048a4:	fec42783          	lw	a5,-20(s0)
800048a8:	00379713          	slli	a4,a5,0x3
800048ac:	200207b7          	lui	a5,0x20020
800048b0:	8f55                	or	a4,a4,a3
800048b2:	c3f8                	sw	a4,68(a5)
}
800048b4:	0001                	nop
800048b6:	4472                	lw	s0,28(sp)
800048b8:	6105                	addi	sp,sp,32
800048ba:	8082                	ret

800048bc <CRYPTO_ModeConfig>:
  * @brief       
  * @param   mode    
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_ModeConfig(CRYPTO_Mode_TypeDef mode)
{
800048bc:	1101                	addi	sp,sp,-32
800048be:	ce22                	sw	s0,28(sp)
800048c0:	1000                	addi	s0,sp,32
800048c2:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_CRYPTO_MODE(mode));

    MODIFY_REG(CRYPTO->CONTROL, CRYPTO_CONTROL_MODE_Msk, mode << CRYPTO_CONTROL_MODE_Pos);
800048c6:	200207b7          	lui	a5,0x20020
800048ca:	43fc                	lw	a5,68(a5)
800048cc:	f9f7f693          	andi	a3,a5,-97
800048d0:	fec42783          	lw	a5,-20(s0)
800048d4:	00579713          	slli	a4,a5,0x5
800048d8:	200207b7          	lui	a5,0x20020
800048dc:	8f55                	or	a4,a4,a3
800048de:	c3f8                	sw	a4,68(a5)
}
800048e0:	0001                	nop
800048e2:	4472                	lw	s0,28(sp)
800048e4:	6105                	addi	sp,sp,32
800048e6:	8082                	ret

800048e8 <CRYPTO_GCMPhaseConfig>:
  * @brief       
  * @param   phase        GCM
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_GCMPhaseConfig(CRYPTO_GCM_PHASE_TypeDef phase)
{
800048e8:	1101                	addi	sp,sp,-32
800048ea:	ce22                	sw	s0,28(sp)
800048ec:	1000                	addi	s0,sp,32
800048ee:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_CRYPTO_GCM_PHASE(phase));

    MODIFY_REG(CRYPTO->CONTROL, CRYPTO_CONTROL_GCM_PHASE_Msk, phase << CRYPTO_CONTROL_GCM_PHASE_Pos);
800048f2:	200207b7          	lui	a5,0x20020
800048f6:	43fc                	lw	a5,68(a5)
800048f8:	9ff7f693          	andi	a3,a5,-1537
800048fc:	fec42783          	lw	a5,-20(s0)
80004900:	00979713          	slli	a4,a5,0x9
80004904:	200207b7          	lui	a5,0x20020
80004908:	8f55                	or	a4,a4,a3
8000490a:	c3f8                	sw	a4,68(a5)
}
8000490c:	0001                	nop
8000490e:	4472                	lw	s0,28(sp)
80004910:	6105                	addi	sp,sp,32
80004912:	8082                	ret

80004914 <CRYPTO_InitVectorAutoUpdateCmd>:
  * @brief       IV_*    
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_InitVectorAutoUpdateCmd(FunctionalState state)
{
80004914:	1101                	addi	sp,sp,-32
80004916:	ce22                	sw	s0,28(sp)
80004918:	1000                	addi	s0,sp,32
8000491a:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

    MODIFY_REG(CRYPTO->CONTROL, CRYPTO_CONTROL_SELF_UPDATE_Msk, state << CRYPTO_CONTROL_SELF_UPDATE_Pos);
8000491e:	200207b7          	lui	a5,0x20020
80004922:	43fc                	lw	a5,68(a5)
80004924:	eff7f693          	andi	a3,a5,-257
80004928:	fec42783          	lw	a5,-20(s0)
8000492c:	00879713          	slli	a4,a5,0x8
80004930:	200207b7          	lui	a5,0x20020
80004934:	8f55                	or	a4,a4,a3
80004936:	c3f8                	sw	a4,68(a5)
}
80004938:	0001                	nop
8000493a:	4472                	lw	s0,28(sp)
8000493c:	6105                	addi	sp,sp,32
8000493e:	8082                	ret

80004940 <CRYPTO_SetInitVector>:
  * @param   idx     
  * @param   val    
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_SetInitVector(uint32_t idx, uint32_t val)
{
80004940:	1101                	addi	sp,sp,-32
80004942:	ce22                	sw	s0,28(sp)
80004944:	1000                	addi	s0,sp,32
80004946:	fea42623          	sw	a0,-20(s0)
8000494a:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRYPTO_IV(idx));

	WRITE_REG(CRYPTO->IV[idx], val);
8000494e:	20020737          	lui	a4,0x20020
80004952:	fec42783          	lw	a5,-20(s0)
80004956:	078a                	slli	a5,a5,0x2
80004958:	97ba                	add	a5,a5,a4
8000495a:	fe842703          	lw	a4,-24(s0)
8000495e:	c398                	sw	a4,0(a5)
}
80004960:	0001                	nop
80004962:	4472                	lw	s0,28(sp)
80004964:	6105                	addi	sp,sp,32
80004966:	8082                	ret

80004968 <CRYPTO_SetTextInput>:
  * @param   idx     
  * @param   val   
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_SetTextInput(uint32_t idx, uint32_t val)
{
80004968:	1101                	addi	sp,sp,-32
8000496a:	ce22                	sw	s0,28(sp)
8000496c:	1000                	addi	s0,sp,32
8000496e:	fea42623          	sw	a0,-20(s0)
80004972:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRYPTO_TEXT_IN(idx));

	WRITE_REG(CRYPTO->TEXT_IN[idx], val);
80004976:	20020737          	lui	a4,0x20020
8000497a:	fec42783          	lw	a5,-20(s0)
8000497e:	0791                	addi	a5,a5,4 # 20020004 <STACK_SIZE+0x2001f804>
80004980:	078a                	slli	a5,a5,0x2
80004982:	97ba                	add	a5,a5,a4
80004984:	fe842703          	lw	a4,-24(s0)
80004988:	c398                	sw	a4,0(a5)
}
8000498a:	0001                	nop
8000498c:	4472                	lw	s0,28(sp)
8000498e:	6105                	addi	sp,sp,32
80004990:	8082                	ret

80004992 <CRYPTO_SetKeyInReg>:
  * @param   idx     
  * @param   val    
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_SetKeyInReg(uint32_t idx, uint32_t val)
{
80004992:	1101                	addi	sp,sp,-32
80004994:	ce22                	sw	s0,28(sp)
80004996:	1000                	addi	s0,sp,32
80004998:	fea42623          	sw	a0,-20(s0)
8000499c:	feb42423          	sw	a1,-24(s0)
	assert_param(IS_CRYPTO_KEY(idx));

	WRITE_REG(CRYPTO->KEY[idx], val);
800049a0:	20020737          	lui	a4,0x20020
800049a4:	fec42783          	lw	a5,-20(s0)
800049a8:	07a1                	addi	a5,a5,8
800049aa:	078a                	slli	a5,a5,0x2
800049ac:	97ba                	add	a5,a5,a4
800049ae:	fe842703          	lw	a4,-24(s0)
800049b2:	c398                	sw	a4,0(a5)
}
800049b4:	0001                	nop
800049b6:	4472                	lw	s0,28(sp)
800049b8:	6105                	addi	sp,sp,32
800049ba:	8082                	ret

800049bc <CRYPTO_GetTextOutput>:
  * @brief      
  * @param   idx    [0; 3]
  * @retval  void
  */
__STATIC_INLINE uint32_t CRYPTO_GetTextOutput(uint32_t idx)
{
800049bc:	1101                	addi	sp,sp,-32
800049be:	ce22                	sw	s0,28(sp)
800049c0:	1000                	addi	s0,sp,32
800049c2:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_CRYPTO_TEXT_OUT(idx));

	return (uint32_t) READ_REG(CRYPTO->TEXT_OUT[idx]);
800049c6:	20020737          	lui	a4,0x20020
800049ca:	fec42783          	lw	a5,-20(s0)
800049ce:	07f1                	addi	a5,a5,28
800049d0:	078a                	slli	a5,a5,0x2
800049d2:	97ba                	add	a5,a5,a4
800049d4:	439c                	lw	a5,0(a5)
}
800049d6:	853e                	mv	a0,a5
800049d8:	4472                	lw	s0,28(sp)
800049da:	6105                	addi	sp,sp,32
800049dc:	8082                	ret

800049de <CRYPTO_GetGCMTag>:
  * @brief     ,    GCM
  * @param   idx    [0; 3]
  * @retval  void
  */
__STATIC_INLINE uint32_t CRYPTO_GetGCMTag(uint32_t idx)
{
800049de:	1101                	addi	sp,sp,-32
800049e0:	ce22                	sw	s0,28(sp)
800049e2:	1000                	addi	s0,sp,32
800049e4:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_CRYPTO_GCM_TAG(idx));

	return (uint32_t) READ_REG(CRYPTO->GCM_TAG[idx]);
800049e8:	20020737          	lui	a4,0x20020
800049ec:	fec42783          	lw	a5,-20(s0)
800049f0:	02878793          	addi	a5,a5,40
800049f4:	078a                	slli	a5,a5,0x2
800049f6:	97ba                	add	a5,a5,a4
800049f8:	439c                	lw	a5,0(a5)
}
800049fa:	853e                	mv	a0,a5
800049fc:	4472                	lw	s0,28(sp)
800049fe:	6105                	addi	sp,sp,32
80004a00:	8082                	ret

80004a02 <CRYPTO_ReadyStatus>:
/**
  * @brief            /    
  * @retval  state   
  */
__STATIC_INLINE FunctionalState CRYPTO_ReadyStatus()
{
80004a02:	1141                	addi	sp,sp,-16
80004a04:	c622                	sw	s0,12(sp)
80004a06:	0800                	addi	s0,sp,16
	return (FunctionalState) READ_BIT(CRYPTO->STATUS, CRYPTO_STATUS_READY_Msk);
80004a08:	200207b7          	lui	a5,0x20020
80004a0c:	0807a783          	lw	a5,128(a5) # 20020080 <STACK_SIZE+0x2001f880>
80004a10:	8b85                	andi	a5,a5,1
}
80004a12:	853e                	mv	a0,a5
80004a14:	4432                	lw	s0,12(sp)
80004a16:	0141                	addi	sp,sp,16
80004a18:	8082                	ret

80004a1a <CRYPTO_DMA_SetBaseDescriptor>:
  * @brief       DMA
  * @param   address   ,    @ref CRYPTO_DMA_DesciptorAddress_TypeDef
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_DMA_SetBaseDescriptor(uint32_t address)
{
80004a1a:	1101                	addi	sp,sp,-32
80004a1c:	ce22                	sw	s0,28(sp)
80004a1e:	1000                	addi	s0,sp,32
80004a20:	fea42623          	sw	a0,-20(s0)
    WRITE_REG(CRYPTO->BASE_DESCRIPTOR, address);
80004a24:	200207b7          	lui	a5,0x20020
80004a28:	fec42703          	lw	a4,-20(s0)
80004a2c:	c7b8                	sw	a4,72(a5)
}
80004a2e:	0001                	nop
80004a30:	4472                	lw	s0,28(sp)
80004a32:	6105                	addi	sp,sp,32
80004a34:	8082                	ret

80004a36 <CRYPTO_DMA_StartCmd>:
/**
  * @brief        DMA
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_DMA_StartCmd()
{
80004a36:	1141                	addi	sp,sp,-16
80004a38:	c622                	sw	s0,12(sp)
80004a3a:	0800                	addi	s0,sp,16
	SET_BIT(CRYPTO->DMA_CONTROL, CRYPTO_DMA_CONTROL_START_Msk);
80004a3c:	200207b7          	lui	a5,0x20020
80004a40:	47f8                	lw	a4,76(a5)
80004a42:	200207b7          	lui	a5,0x20020
80004a46:	00176713          	ori	a4,a4,1
80004a4a:	c7f8                	sw	a4,76(a5)
}
80004a4c:	0001                	nop
80004a4e:	4432                	lw	s0,12(sp)
80004a50:	0141                	addi	sp,sp,16
80004a52:	8082                	ret

80004a54 <CRYPTO_DMA_ByteSwapCmd>:
  * @brief         AHB
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_DMA_ByteSwapCmd(FunctionalState state)
{
80004a54:	1101                	addi	sp,sp,-32
80004a56:	ce22                	sw	s0,28(sp)
80004a58:	1000                	addi	s0,sp,32
80004a5a:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

    MODIFY_REG(CRYPTO->DMA_CONTROL, CRYPTO_DMA_CONTROL_BYTES_SWAP_Msk, state << CRYPTO_DMA_CONTROL_BYTES_SWAP_Pos);
80004a5e:	200207b7          	lui	a5,0x20020
80004a62:	47fc                	lw	a5,76(a5)
80004a64:	ffd7f693          	andi	a3,a5,-3
80004a68:	fec42783          	lw	a5,-20(s0)
80004a6c:	00179713          	slli	a4,a5,0x1
80004a70:	200207b7          	lui	a5,0x20020
80004a74:	8f55                	or	a4,a4,a3
80004a76:	c7f8                	sw	a4,76(a5)
}
80004a78:	0001                	nop
80004a7a:	4472                	lw	s0,28(sp)
80004a7c:	6105                	addi	sp,sp,32
80004a7e:	8082                	ret

80004a80 <CRYPTO_DMA_WordSwapCmd>:
  * @brief         AHB
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void CRYPTO_DMA_WordSwapCmd(FunctionalState state)
{
80004a80:	1101                	addi	sp,sp,-32
80004a82:	ce22                	sw	s0,28(sp)
80004a84:	1000                	addi	s0,sp,32
80004a86:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

    MODIFY_REG(CRYPTO->DMA_CONTROL, CRYPTO_DMA_CONTROL_WORDS_SWAP_Msk, state << CRYPTO_DMA_CONTROL_WORDS_SWAP_Pos);
80004a8a:	200207b7          	lui	a5,0x20020
80004a8e:	47fc                	lw	a5,76(a5)
80004a90:	ffb7f693          	andi	a3,a5,-5
80004a94:	fec42783          	lw	a5,-20(s0)
80004a98:	00279713          	slli	a4,a5,0x2
80004a9c:	200207b7          	lui	a5,0x20020
80004aa0:	8f55                	or	a4,a4,a3
80004aa2:	c7f8                	sw	a4,76(a5)
}
80004aa4:	0001                	nop
80004aa6:	4472                	lw	s0,28(sp)
80004aa8:	6105                	addi	sp,sp,32
80004aaa:	8082                	ret

80004aac <CRYPTO_DMA_ActiveStatus>:
/**
  * @brief       DMA  
  * @retval  state   DMA
  */
__STATIC_INLINE FunctionalState CRYPTO_DMA_ActiveStatus()
{
80004aac:	1141                	addi	sp,sp,-16
80004aae:	c622                	sw	s0,12(sp)
80004ab0:	0800                	addi	s0,sp,16
	return (FunctionalState) READ_BIT(CRYPTO->STATUS, CRYPTO_STATUS_DMA_ACTIVE_Msk);
80004ab2:	200207b7          	lui	a5,0x20020
80004ab6:	0807a783          	lw	a5,128(a5) # 20020080 <STACK_SIZE+0x2001f880>
80004aba:	1007f793          	andi	a5,a5,256
80004abe:	c399                	beqz	a5,80004ac4 <CRYPTO_DMA_ActiveStatus+0x18>
80004ac0:	4785                	li	a5,1
80004ac2:	a011                	j	80004ac6 <CRYPTO_DMA_ActiveStatus+0x1a>
80004ac4:	4781                	li	a5,0
}
80004ac6:	853e                	mv	a0,a5
80004ac8:	4432                	lw	s0,12(sp)
80004aca:	0141                	addi	sp,sp,16
80004acc:	8082                	ret

80004ace <CRYPTO_DeInit>:
/**
  * @brief      CRYPTO   
  * @retval  void
  */
void CRYPTO_DeInit()
{
80004ace:	1141                	addi	sp,sp,-16
80004ad0:	c606                	sw	ra,12(sp)
80004ad2:	c422                	sw	s0,8(sp)
80004ad4:	0800                	addi	s0,sp,16
	RCU_AHBRstCmd(RCU_AHBRst_CRYPTO, DISABLE);
80004ad6:	4581                	li	a1,0
80004ad8:	4511                	li	a0,4
80004ada:	3319                	jal	800047e0 <RCU_AHBRstCmd>
	RCU_AHBRstCmd(RCU_AHBRst_CRYPTO, ENABLE);
80004adc:	4585                	li	a1,1
80004ade:	4511                	li	a0,4
80004ae0:	3301                	jal	800047e0 <RCU_AHBRstCmd>
}
80004ae2:	0001                	nop
80004ae4:	40b2                	lw	ra,12(sp)
80004ae6:	4422                	lw	s0,8(sp)
80004ae8:	0141                	addi	sp,sp,16
80004aea:	8082                	ret

80004aec <CRYPTO_Init>:
  * @param   InitStruct      @ref CRYPTO_Init_TypeDef,
  *                         
  * @retval  void
  */
void CRYPTO_Init(CRYPTO_Init_TypeDef* InitStruct)
{
80004aec:	1101                	addi	sp,sp,-32
80004aee:	ce06                	sw	ra,28(sp)
80004af0:	cc22                	sw	s0,24(sp)
80004af2:	1000                	addi	s0,sp,32
80004af4:	fea42623          	sw	a0,-20(s0)
	CRYPTO_DirectionConfig(InitStruct->Direction);
80004af8:	fec42783          	lw	a5,-20(s0)
80004afc:	439c                	lw	a5,0(a5)
80004afe:	853e                	mv	a0,a5
80004b00:	3395                	jal	80004864 <CRYPTO_DirectionConfig>
	CRYPTO_AlgoConfig(InitStruct->Algorithm);
80004b02:	fec42783          	lw	a5,-20(s0)
80004b06:	43dc                	lw	a5,4(a5)
80004b08:	853e                	mv	a0,a5
80004b0a:	3359                	jal	80004890 <CRYPTO_AlgoConfig>
	CRYPTO_ModeConfig(InitStruct->Mode);
80004b0c:	fec42783          	lw	a5,-20(s0)
80004b10:	479c                	lw	a5,8(a5)
80004b12:	853e                	mv	a0,a5
80004b14:	3365                	jal	800048bc <CRYPTO_ModeConfig>
	CRYPTO_InitVectorAutoUpdateCmd(InitStruct->InitVectorAutoUpdate);
80004b16:	fec42783          	lw	a5,-20(s0)
80004b1a:	47dc                	lw	a5,12(a5)
80004b1c:	853e                	mv	a0,a5
80004b1e:	3bdd                	jal	80004914 <CRYPTO_InitVectorAutoUpdateCmd>
	CRYPTO_UpdateKeyCmd(InitStruct->UpdateKey);
80004b20:	fec42783          	lw	a5,-20(s0)
80004b24:	4b9c                	lw	a5,16(a5)
80004b26:	853e                	mv	a0,a5
80004b28:	39dd                	jal	8000481e <CRYPTO_UpdateKeyCmd>
	CRYPTO_GCMPhaseConfig(InitStruct->GCMPhase);
80004b2a:	fec42783          	lw	a5,-20(s0)
80004b2e:	4bdc                	lw	a5,20(a5)
80004b30:	853e                	mv	a0,a5
80004b32:	3b5d                	jal	800048e8 <CRYPTO_GCMPhaseConfig>
}
80004b34:	0001                	nop
80004b36:	40f2                	lw	ra,28(sp)
80004b38:	4462                	lw	s0,24(sp)
80004b3a:	6105                	addi	sp,sp,32
80004b3c:	8082                	ret

80004b3e <CRYPTO_StructInit>:
  * @param   InitStruct      @ref CRYPTO_Init_TypeDef,
  *                        
  * @retval  void
  */
void CRYPTO_StructInit(CRYPTO_Init_TypeDef* InitStruct)
{
80004b3e:	1101                	addi	sp,sp,-32
80004b40:	ce22                	sw	s0,28(sp)
80004b42:	1000                	addi	s0,sp,32
80004b44:	fea42623          	sw	a0,-20(s0)
	InitStruct->Direction = CRYPTO_Dir_Encrypt;
80004b48:	fec42783          	lw	a5,-20(s0)
80004b4c:	0007a023          	sw	zero,0(a5)
	InitStruct->Algorithm = CRYPTO_Algo_AES_256;
80004b50:	fec42783          	lw	a5,-20(s0)
80004b54:	4705                	li	a4,1
80004b56:	c3d8                	sw	a4,4(a5)
	InitStruct->Mode = CRYPTO_Mode_GCM;
80004b58:	fec42783          	lw	a5,-20(s0)
80004b5c:	470d                	li	a4,3
80004b5e:	c798                	sw	a4,8(a5)
	InitStruct->InitVectorAutoUpdate = ENABLE;
80004b60:	fec42783          	lw	a5,-20(s0)
80004b64:	4705                	li	a4,1
80004b66:	c7d8                	sw	a4,12(a5)
	InitStruct->UpdateKey = ENABLE;
80004b68:	fec42783          	lw	a5,-20(s0)
80004b6c:	4705                	li	a4,1
80004b6e:	cb98                	sw	a4,16(a5)
	InitStruct->GCMPhase = CRYPTO_GCM_PHASE_INIT;
80004b70:	fec42783          	lw	a5,-20(s0)
80004b74:	0007aa23          	sw	zero,20(a5)
}
80004b78:	0001                	nop
80004b7a:	4472                	lw	s0,28(sp)
80004b7c:	6105                	addi	sp,sp,32
80004b7e:	8082                	ret

80004b80 <CRYPTO_DMAStructInit>:
  * @param   CryptoStruct     @ref CRYPTO_Init_TypeDef,
  * 					     
  * @retval  void
  */
void CRYPTO_DMAStructInit(CRYPTO_DMAInit_TypeDef* DMAStruct, CRYPTO_Init_TypeDef* CryptoStruct)
{
80004b80:	1101                	addi	sp,sp,-32
80004b82:	ce22                	sw	s0,28(sp)
80004b84:	1000                	addi	s0,sp,32
80004b86:	fea42623          	sw	a0,-20(s0)
80004b8a:	feb42423          	sw	a1,-24(s0)
	DMAStruct->ByteSwap = DISABLE;
80004b8e:	fec42783          	lw	a5,-20(s0)
80004b92:	0007a023          	sw	zero,0(a5)
	DMAStruct->WordSwap = DISABLE;
80004b96:	fec42783          	lw	a5,-20(s0)
80004b9a:	0007a223          	sw	zero,4(a5)

	DMAStruct->CryptoSettings = CryptoStruct;
80004b9e:	fec42783          	lw	a5,-20(s0)
80004ba2:	fe842703          	lw	a4,-24(s0)
80004ba6:	cbd8                	sw	a4,20(a5)
	DMAStruct->LastDescriptor = ENABLE;
80004ba8:	fec42783          	lw	a5,-20(s0)
80004bac:	4705                	li	a4,1
80004bae:	c798                	sw	a4,8(a5)
	DMAStruct->ITEnable = DISABLE;
80004bb0:	fec42783          	lw	a5,-20(s0)
80004bb4:	0007a623          	sw	zero,12(a5)
	DMAStruct->BlocksCount = 0;
80004bb8:	fec42783          	lw	a5,-20(s0)
80004bbc:	0007a823          	sw	zero,16(a5)

	DMAStruct->SourceAddress = 0;
80004bc0:	fec42783          	lw	a5,-20(s0)
80004bc4:	0007ae23          	sw	zero,28(a5)
	DMAStruct->DestinationAddress = 0;
80004bc8:	fec42783          	lw	a5,-20(s0)
80004bcc:	0207a023          	sw	zero,32(a5)
//	DMAStruct->DescriptorPtr->NEXT_DESCR = 0x80;
//	DMAStruct->DescriptorPtr = 0x80;
}
80004bd0:	0001                	nop
80004bd2:	4472                	lw	s0,28(sp)
80004bd4:	6105                	addi	sp,sp,32
80004bd6:	8082                	ret

80004bd8 <CRYPTO_InitDMADescriptor>:
  * @param   DMAStruct      @ref CRYPTO_DMAInit_TypeDef,
  *                        
  * @retval  void
  */
uint32_t CRYPTO_InitDMADescriptor(CRYPTO_DMAInit_TypeDef* DMAStruct)
{
80004bd8:	1101                	addi	sp,sp,-32
80004bda:	ce06                	sw	ra,28(sp)
80004bdc:	cc22                	sw	s0,24(sp)
80004bde:	1000                	addi	s0,sp,32
80004be0:	fea42623          	sw	a0,-20(s0)
	/* CRYPTO DMA operation control word */
	DMAStruct->DescriptorPtr->CONTROL_bit.UPDATE_KEY = DMAStruct->CryptoSettings->UpdateKey;
80004be4:	fec42783          	lw	a5,-20(s0)
80004be8:	4bdc                	lw	a5,20(a5)
80004bea:	4b98                	lw	a4,16(a5)
80004bec:	fec42783          	lw	a5,-20(s0)
80004bf0:	53dc                	lw	a5,36(a5)
80004bf2:	8b05                	andi	a4,a4,1
80004bf4:	0ff77713          	zext.b	a4,a4
80004bf8:	8b05                	andi	a4,a4,1
80004bfa:	4394                	lw	a3,0(a5)
80004bfc:	9af9                	andi	a3,a3,-2
80004bfe:	8f55                	or	a4,a4,a3
80004c00:	c398                	sw	a4,0(a5)
	DMAStruct->DescriptorPtr->CONTROL_bit.LAST_DESCRIPTOR = DMAStruct->LastDescriptor;
80004c02:	fec42783          	lw	a5,-20(s0)
80004c06:	4798                	lw	a4,8(a5)
80004c08:	fec42783          	lw	a5,-20(s0)
80004c0c:	53dc                	lw	a5,36(a5)
80004c0e:	8b05                	andi	a4,a4,1
80004c10:	0ff77713          	zext.b	a4,a4
80004c14:	8b05                	andi	a4,a4,1
80004c16:	0706                	slli	a4,a4,0x1
80004c18:	4394                	lw	a3,0(a5)
80004c1a:	9af5                	andi	a3,a3,-3
80004c1c:	8f55                	or	a4,a4,a3
80004c1e:	c398                	sw	a4,0(a5)
	DMAStruct->DescriptorPtr->CONTROL_bit.DIRECTION = DMAStruct->CryptoSettings->Direction;
80004c20:	fec42783          	lw	a5,-20(s0)
80004c24:	4bdc                	lw	a5,20(a5)
80004c26:	4398                	lw	a4,0(a5)
80004c28:	fec42783          	lw	a5,-20(s0)
80004c2c:	53dc                	lw	a5,36(a5)
80004c2e:	8b05                	andi	a4,a4,1
80004c30:	0ff77713          	zext.b	a4,a4
80004c34:	8b05                	andi	a4,a4,1
80004c36:	070a                	slli	a4,a4,0x2
80004c38:	4394                	lw	a3,0(a5)
80004c3a:	9aed                	andi	a3,a3,-5
80004c3c:	8f55                	or	a4,a4,a3
80004c3e:	c398                	sw	a4,0(a5)
	DMAStruct->DescriptorPtr->CONTROL_bit.ALGORITHM = DMAStruct->CryptoSettings->Algorithm;
80004c40:	fec42783          	lw	a5,-20(s0)
80004c44:	4bdc                	lw	a5,20(a5)
80004c46:	43d8                	lw	a4,4(a5)
80004c48:	fec42783          	lw	a5,-20(s0)
80004c4c:	53dc                	lw	a5,36(a5)
80004c4e:	8b0d                	andi	a4,a4,3
80004c50:	0ff77713          	zext.b	a4,a4
80004c54:	8b0d                	andi	a4,a4,3
80004c56:	070e                	slli	a4,a4,0x3
80004c58:	4394                	lw	a3,0(a5)
80004c5a:	9a9d                	andi	a3,a3,-25
80004c5c:	8f55                	or	a4,a4,a3
80004c5e:	c398                	sw	a4,0(a5)
	DMAStruct->DescriptorPtr->CONTROL_bit.MODE = DMAStruct->CryptoSettings->Mode;
80004c60:	fec42783          	lw	a5,-20(s0)
80004c64:	4bdc                	lw	a5,20(a5)
80004c66:	4798                	lw	a4,8(a5)
80004c68:	fec42783          	lw	a5,-20(s0)
80004c6c:	53dc                	lw	a5,36(a5)
80004c6e:	8b0d                	andi	a4,a4,3
80004c70:	0ff77713          	zext.b	a4,a4
80004c74:	8b0d                	andi	a4,a4,3
80004c76:	0716                	slli	a4,a4,0x5
80004c78:	4394                	lw	a3,0(a5)
80004c7a:	f9f6f693          	andi	a3,a3,-97
80004c7e:	8f55                	or	a4,a4,a3
80004c80:	c398                	sw	a4,0(a5)
	DMAStruct->DescriptorPtr->CONTROL_bit.GCM_PHASE = DMAStruct->CryptoSettings->GCMPhase;
80004c82:	fec42783          	lw	a5,-20(s0)
80004c86:	4bdc                	lw	a5,20(a5)
80004c88:	4bd8                	lw	a4,20(a5)
80004c8a:	fec42783          	lw	a5,-20(s0)
80004c8e:	53dc                	lw	a5,36(a5)
80004c90:	8b0d                	andi	a4,a4,3
80004c92:	0ff77713          	zext.b	a4,a4
80004c96:	8b0d                	andi	a4,a4,3
80004c98:	0736                	slli	a4,a4,0xd
80004c9a:	4390                	lw	a2,0(a5)
80004c9c:	76e9                	lui	a3,0xffffa
80004c9e:	16fd                	addi	a3,a3,-1 # ffff9fff <__data_source_start+0x7fff21f3>
80004ca0:	8ef1                	and	a3,a3,a2
80004ca2:	8f55                	or	a4,a4,a3
80004ca4:	c398                	sw	a4,0(a5)
	DMAStruct->DescriptorPtr->CONTROL_bit.INTERRUPT_ENABLE = DMAStruct->ITEnable;
80004ca6:	fec42783          	lw	a5,-20(s0)
80004caa:	47d8                	lw	a4,12(a5)
80004cac:	fec42783          	lw	a5,-20(s0)
80004cb0:	53dc                	lw	a5,36(a5)
80004cb2:	8b05                	andi	a4,a4,1
80004cb4:	0ff77713          	zext.b	a4,a4
80004cb8:	8b05                	andi	a4,a4,1
80004cba:	073e                	slli	a4,a4,0xf
80004cbc:	4390                	lw	a2,0(a5)
80004cbe:	76e1                	lui	a3,0xffff8
80004cc0:	16fd                	addi	a3,a3,-1 # ffff7fff <__data_source_start+0x7fff01f3>
80004cc2:	8ef1                	and	a3,a3,a2
80004cc4:	8f55                	or	a4,a4,a3
80004cc6:	c398                	sw	a4,0(a5)
	DMAStruct->DescriptorPtr->CONTROL_bit.BLOCKS_COUNT = DMAStruct->BlocksCount;
80004cc8:	fec42783          	lw	a5,-20(s0)
80004ccc:	4b98                	lw	a4,16(a5)
80004cce:	fec42783          	lw	a5,-20(s0)
80004cd2:	53dc                	lw	a5,36(a5)
80004cd4:	86ba                	mv	a3,a4
80004cd6:	6705                	lui	a4,0x1
80004cd8:	177d                	addi	a4,a4,-1 # fff <STACK_SIZE+0x7ff>
80004cda:	8f75                	and	a4,a4,a3
80004cdc:	01071693          	slli	a3,a4,0x10
80004ce0:	82c1                	srli	a3,a3,0x10
80004ce2:	6705                	lui	a4,0x1
80004ce4:	177d                	addi	a4,a4,-1 # fff <STACK_SIZE+0x7ff>
80004ce6:	8f75                	and	a4,a4,a3
80004ce8:	0742                	slli	a4,a4,0x10
80004cea:	4390                	lw	a2,0(a5)
80004cec:	f00106b7          	lui	a3,0xf0010
80004cf0:	16fd                	addi	a3,a3,-1 # f000ffff <__data_source_start+0x700081f3>
80004cf2:	8ef1                	and	a3,a3,a2
80004cf4:	8f55                	or	a4,a4,a3
80004cf6:	c398                	sw	a4,0(a5)

	DMAStruct->DescriptorPtr->SRC_ADDR = (uint32_t) DMAStruct->SourceAddress;
80004cf8:	fec42783          	lw	a5,-20(s0)
80004cfc:	4fd8                	lw	a4,28(a5)
80004cfe:	fec42783          	lw	a5,-20(s0)
80004d02:	53dc                	lw	a5,36(a5)
80004d04:	c3d8                	sw	a4,4(a5)
	DMAStruct->DescriptorPtr->DST_ADDR = (uint32_t) DMAStruct->DestinationAddress;
80004d06:	fec42783          	lw	a5,-20(s0)
80004d0a:	5398                	lw	a4,32(a5)
80004d0c:	fec42783          	lw	a5,-20(s0)
80004d10:	53dc                	lw	a5,36(a5)
80004d12:	c798                	sw	a4,8(a5)
	DMAStruct->DescriptorPtr->NEXT_DESCR = (uint32_t) DMAStruct->LastDescriptor ? 0 : CRYPTO_InitDMADescriptor((CRYPTO_DMAInit_TypeDef*) DMAStruct->NextDescriptor);
80004d14:	fec42783          	lw	a5,-20(s0)
80004d18:	479c                	lw	a5,8(a5)
80004d1a:	eb81                	bnez	a5,80004d2a <CRYPTO_InitDMADescriptor+0x152>
80004d1c:	fec42783          	lw	a5,-20(s0)
80004d20:	4f9c                	lw	a5,24(a5)
80004d22:	853e                	mv	a0,a5
80004d24:	3d55                	jal	80004bd8 <CRYPTO_InitDMADescriptor>
80004d26:	872a                	mv	a4,a0
80004d28:	a011                	j	80004d2c <CRYPTO_InitDMADescriptor+0x154>
80004d2a:	4701                	li	a4,0
80004d2c:	fec42783          	lw	a5,-20(s0)
80004d30:	53dc                	lw	a5,36(a5)
80004d32:	c7d8                	sw	a4,12(a5)

	return (uint32_t) DMAStruct->DescriptorPtr;
80004d34:	fec42783          	lw	a5,-20(s0)
80004d38:	53dc                	lw	a5,36(a5)
}
80004d3a:	853e                	mv	a0,a5
80004d3c:	40f2                	lw	ra,28(sp)
80004d3e:	4462                	lw	s0,24(sp)
80004d40:	6105                	addi	sp,sp,32
80004d42:	8082                	ret

80004d44 <CRPYTO_ProcessData>:
  * @param   DMAStruct      @ref CRYPTO_DMAInit_TypeDef,
  *                           DMA
  * @retval  void
  */
void CRPYTO_ProcessData(CRYPTO_DMAInit_TypeDef* DMAStruct)
{
80004d44:	1101                	addi	sp,sp,-32
80004d46:	ce06                	sw	ra,28(sp)
80004d48:	cc22                	sw	s0,24(sp)
80004d4a:	1000                	addi	s0,sp,32
80004d4c:	fea42623          	sw	a0,-20(s0)
	CRYPTO_DMA_ByteSwapCmd(DMAStruct->ByteSwap);
80004d50:	fec42783          	lw	a5,-20(s0)
80004d54:	439c                	lw	a5,0(a5)
80004d56:	853e                	mv	a0,a5
80004d58:	39f5                	jal	80004a54 <CRYPTO_DMA_ByteSwapCmd>
	CRYPTO_DMA_WordSwapCmd(DMAStruct->WordSwap);
80004d5a:	fec42783          	lw	a5,-20(s0)
80004d5e:	43dc                	lw	a5,4(a5)
80004d60:	853e                	mv	a0,a5
80004d62:	3b39                	jal	80004a80 <CRYPTO_DMA_WordSwapCmd>
	CRYPTO_DMA_SetBaseDescriptor(CRYPTO_InitDMADescriptor(DMAStruct));
80004d64:	fec42503          	lw	a0,-20(s0)
80004d68:	3d85                	jal	80004bd8 <CRYPTO_InitDMADescriptor>
80004d6a:	87aa                	mv	a5,a0
80004d6c:	853e                	mv	a0,a5
80004d6e:	3175                	jal	80004a1a <CRYPTO_DMA_SetBaseDescriptor>
	CRYPTO_DMA_StartCmd();
80004d70:	31d9                	jal	80004a36 <CRYPTO_DMA_StartCmd>
}
80004d72:	0001                	nop
80004d74:	40f2                	lw	ra,28(sp)
80004d76:	4462                	lw	s0,24(sp)
80004d78:	6105                	addi	sp,sp,32
80004d7a:	8082                	ret

80004d7c <CRYPTO_SetKey>:
  * @brief     ,  256 ,  AES-128 128 
  * @param   key  ,    
  * @retval  void
  */
void CRYPTO_SetKey(uint32_t* key, uint32_t len)
{
80004d7c:	7179                	addi	sp,sp,-48
80004d7e:	d606                	sw	ra,44(sp)
80004d80:	d422                	sw	s0,40(sp)
80004d82:	1800                	addi	s0,sp,48
80004d84:	fca42e23          	sw	a0,-36(s0)
80004d88:	fcb42c23          	sw	a1,-40(s0)
	uint32_t idx = 0;
80004d8c:	fe042623          	sw	zero,-20(s0)
	while(idx < len)
80004d90:	a00d                	j	80004db2 <CRYPTO_SetKey+0x36>
	{
		CRYPTO_SetKeyInReg(idx++, *key++);
80004d92:	fec42703          	lw	a4,-20(s0)
80004d96:	00170793          	addi	a5,a4,1
80004d9a:	fef42623          	sw	a5,-20(s0)
80004d9e:	fdc42783          	lw	a5,-36(s0)
80004da2:	00478693          	addi	a3,a5,4
80004da6:	fcd42e23          	sw	a3,-36(s0)
80004daa:	439c                	lw	a5,0(a5)
80004dac:	85be                	mv	a1,a5
80004dae:	853a                	mv	a0,a4
80004db0:	36cd                	jal	80004992 <CRYPTO_SetKeyInReg>
	while(idx < len)
80004db2:	fec42703          	lw	a4,-20(s0)
80004db6:	fd842783          	lw	a5,-40(s0)
80004dba:	fcf76ce3          	bltu	a4,a5,80004d92 <CRYPTO_SetKey+0x16>
	}
}
80004dbe:	0001                	nop
80004dc0:	0001                	nop
80004dc2:	50b2                	lw	ra,44(sp)
80004dc4:	5422                	lw	s0,40(sp)
80004dc6:	6145                	addi	sp,sp,48
80004dc8:	8082                	ret

80004dca <CRYPTO_SetDataInBytes>:
  * @param   data_in   
  * @param   block_size    
  * @retval  void
  */
static void CRYPTO_SetDataInBytes(const unsigned char *data_in, uint32_t block_size)
{
80004dca:	7179                	addi	sp,sp,-48
80004dcc:	d606                	sw	ra,44(sp)
80004dce:	d422                	sw	s0,40(sp)
80004dd0:	1800                	addi	s0,sp,48
80004dd2:	fca42e23          	sw	a0,-36(s0)
80004dd6:	fcb42c23          	sw	a1,-40(s0)
	for(uint32_t i = 0; i < block_size; i++)
80004dda:	fe042623          	sw	zero,-20(s0)
80004dde:	a889                	j	80004e30 <CRYPTO_SetDataInBytes+0x66>
	{
		CRYPTO_SetTextInput(i, data_in[3] + (data_in[2] << 8) + (data_in[1] << 16) + (data_in[0] << 24));
80004de0:	fdc42783          	lw	a5,-36(s0)
80004de4:	078d                	addi	a5,a5,3
80004de6:	0007c783          	lbu	a5,0(a5)
80004dea:	873e                	mv	a4,a5
80004dec:	fdc42783          	lw	a5,-36(s0)
80004df0:	0789                	addi	a5,a5,2
80004df2:	0007c783          	lbu	a5,0(a5)
80004df6:	07a2                	slli	a5,a5,0x8
80004df8:	973e                	add	a4,a4,a5
80004dfa:	fdc42783          	lw	a5,-36(s0)
80004dfe:	0785                	addi	a5,a5,1
80004e00:	0007c783          	lbu	a5,0(a5)
80004e04:	07c2                	slli	a5,a5,0x10
80004e06:	973e                	add	a4,a4,a5
80004e08:	fdc42783          	lw	a5,-36(s0)
80004e0c:	0007c783          	lbu	a5,0(a5)
80004e10:	07e2                	slli	a5,a5,0x18
80004e12:	97ba                	add	a5,a5,a4
80004e14:	85be                	mv	a1,a5
80004e16:	fec42503          	lw	a0,-20(s0)
80004e1a:	36b9                	jal	80004968 <CRYPTO_SetTextInput>
		data_in += sizeof(uint32_t);
80004e1c:	fdc42783          	lw	a5,-36(s0)
80004e20:	0791                	addi	a5,a5,4
80004e22:	fcf42e23          	sw	a5,-36(s0)
	for(uint32_t i = 0; i < block_size; i++)
80004e26:	fec42783          	lw	a5,-20(s0)
80004e2a:	0785                	addi	a5,a5,1
80004e2c:	fef42623          	sw	a5,-20(s0)
80004e30:	fec42703          	lw	a4,-20(s0)
80004e34:	fd842783          	lw	a5,-40(s0)
80004e38:	faf764e3          	bltu	a4,a5,80004de0 <CRYPTO_SetDataInBytes+0x16>
	}
}
80004e3c:	0001                	nop
80004e3e:	0001                	nop
80004e40:	50b2                	lw	ra,44(sp)
80004e42:	5422                	lw	s0,40(sp)
80004e44:	6145                	addi	sp,sp,48
80004e46:	8082                	ret

80004e48 <CRYPTO_SetKeyBytes>:
  * @param   key   ,     
  * 			  crypto  
  * @retval  void
  */
void CRYPTO_SetKeyBytes(CRYPTO_Init_TypeDef* crypto, const unsigned char* key)
{
80004e48:	7179                	addi	sp,sp,-48
80004e4a:	d606                	sw	ra,44(sp)
80004e4c:	d422                	sw	s0,40(sp)
80004e4e:	1800                	addi	s0,sp,48
80004e50:	fca42e23          	sw	a0,-36(s0)
80004e54:	fcb42c23          	sw	a1,-40(s0)
	uint32_t key_size = (crypto->Algorithm == CRYPTO_Algo_AES_128) ? 4 : 8;
80004e58:	fdc42783          	lw	a5,-36(s0)
80004e5c:	43dc                	lw	a5,4(a5)
80004e5e:	e399                	bnez	a5,80004e64 <CRYPTO_SetKeyBytes+0x1c>
80004e60:	4791                	li	a5,4
80004e62:	a011                	j	80004e66 <CRYPTO_SetKeyBytes+0x1e>
80004e64:	47a1                	li	a5,8
80004e66:	fef42423          	sw	a5,-24(s0)
	for(uint32_t i = 0; i < key_size; i++)
80004e6a:	fe042623          	sw	zero,-20(s0)
80004e6e:	a8a1                	j	80004ec6 <CRYPTO_SetKeyBytes+0x7e>
	{
		uint32_t key_word = key[3] + (key[2] << 8) + (key[1] << 16) + (key[0] << 24);
80004e70:	fd842783          	lw	a5,-40(s0)
80004e74:	078d                	addi	a5,a5,3
80004e76:	0007c783          	lbu	a5,0(a5)
80004e7a:	873e                	mv	a4,a5
80004e7c:	fd842783          	lw	a5,-40(s0)
80004e80:	0789                	addi	a5,a5,2
80004e82:	0007c783          	lbu	a5,0(a5)
80004e86:	07a2                	slli	a5,a5,0x8
80004e88:	973e                	add	a4,a4,a5
80004e8a:	fd842783          	lw	a5,-40(s0)
80004e8e:	0785                	addi	a5,a5,1
80004e90:	0007c783          	lbu	a5,0(a5)
80004e94:	07c2                	slli	a5,a5,0x10
80004e96:	973e                	add	a4,a4,a5
80004e98:	fd842783          	lw	a5,-40(s0)
80004e9c:	0007c783          	lbu	a5,0(a5)
80004ea0:	07e2                	slli	a5,a5,0x18
80004ea2:	97ba                	add	a5,a5,a4
80004ea4:	fef42223          	sw	a5,-28(s0)
		CRYPTO_SetKeyInReg(i, key_word);
80004ea8:	fe442583          	lw	a1,-28(s0)
80004eac:	fec42503          	lw	a0,-20(s0)
80004eb0:	34cd                	jal	80004992 <CRYPTO_SetKeyInReg>
		key += sizeof(uint32_t);
80004eb2:	fd842783          	lw	a5,-40(s0)
80004eb6:	0791                	addi	a5,a5,4
80004eb8:	fcf42c23          	sw	a5,-40(s0)
	for(uint32_t i = 0; i < key_size; i++)
80004ebc:	fec42783          	lw	a5,-20(s0)
80004ec0:	0785                	addi	a5,a5,1
80004ec2:	fef42623          	sw	a5,-20(s0)
80004ec6:	fec42703          	lw	a4,-20(s0)
80004eca:	fe842783          	lw	a5,-24(s0)
80004ece:	faf761e3          	bltu	a4,a5,80004e70 <CRYPTO_SetKeyBytes+0x28>
	}
}
80004ed2:	0001                	nop
80004ed4:	0001                	nop
80004ed6:	50b2                	lw	ra,44(sp)
80004ed8:	5422                	lw	s0,40(sp)
80004eda:	6145                	addi	sp,sp,48
80004edc:	8082                	ret

80004ede <CRYPTO_SinglePerform>:
  *			     
  *	@param 	data_out   
  * @retval void
  */
void CRYPTO_SinglePerform(CRYPTO_Init_TypeDef* crypto, const unsigned char *key, const unsigned char *data_in, const unsigned char* iv, unsigned char *data_out)
{
80004ede:	7139                	addi	sp,sp,-64
80004ee0:	de06                	sw	ra,60(sp)
80004ee2:	dc22                	sw	s0,56(sp)
80004ee4:	0080                	addi	s0,sp,64
80004ee6:	fca42e23          	sw	a0,-36(s0)
80004eea:	fcb42c23          	sw	a1,-40(s0)
80004eee:	fcc42a23          	sw	a2,-44(s0)
80004ef2:	fcd42823          	sw	a3,-48(s0)
80004ef6:	fce42623          	sw	a4,-52(s0)
	CRYPTO_Init(crypto);
80004efa:	fdc42503          	lw	a0,-36(s0)
80004efe:	36fd                	jal	80004aec <CRYPTO_Init>
	if (key != NULL) // if null then key is already set
80004f00:	fd842783          	lw	a5,-40(s0)
80004f04:	c791                	beqz	a5,80004f10 <CRYPTO_SinglePerform+0x32>
		CRYPTO_SetKeyBytes(crypto, key);
80004f06:	fd842583          	lw	a1,-40(s0)
80004f0a:	fdc42503          	lw	a0,-36(s0)
80004f0e:	3f2d                	jal	80004e48 <CRYPTO_SetKeyBytes>
	if (iv != NULL) // if null then iv is already set or there is no need in it (e.g. ECB mode)
80004f10:	fd042783          	lw	a5,-48(s0)
80004f14:	c781                	beqz	a5,80004f1c <CRYPTO_SinglePerform+0x3e>
		CRYPTO_SetIVBytes(iv);
80004f16:	fd042503          	lw	a0,-48(s0)
80004f1a:	2405                	jal	8000513a <CRYPTO_SetIVBytes>

	uint32_t block_size = (crypto->Algorithm == CRYPTO_Algo_MAGMA) ? 2 : 4;
80004f1c:	fdc42783          	lw	a5,-36(s0)
80004f20:	43d8                	lw	a4,4(a5)
80004f22:	4789                	li	a5,2
80004f24:	00f71463          	bne	a4,a5,80004f2c <CRYPTO_SinglePerform+0x4e>
80004f28:	4789                	li	a5,2
80004f2a:	a011                	j	80004f2e <CRYPTO_SinglePerform+0x50>
80004f2c:	4791                	li	a5,4
80004f2e:	fef42223          	sw	a5,-28(s0)
	CRYPTO_SetDataInBytes(data_in, block_size);
80004f32:	fe442583          	lw	a1,-28(s0)
80004f36:	fd442503          	lw	a0,-44(s0)
80004f3a:	3d41                	jal	80004dca <CRYPTO_SetDataInBytes>

	while (!CRYPTO_ReadyStatus()) {}
80004f3c:	0001                	nop
80004f3e:	34d1                	jal	80004a02 <CRYPTO_ReadyStatus>
80004f40:	87aa                	mv	a5,a0
80004f42:	dff5                	beqz	a5,80004f3e <CRYPTO_SinglePerform+0x60>

	CRYPTO_StartCmd();
80004f44:	3209                	jal	80004846 <CRYPTO_StartCmd>

	while (!(CRYPTO->STATUS & CRYPTO_STATUS_KEYS_READY_Msk)) {}
80004f46:	0001                	nop
80004f48:	200207b7          	lui	a5,0x20020
80004f4c:	0807a783          	lw	a5,128(a5) # 20020080 <STACK_SIZE+0x2001f880>
80004f50:	8b89                	andi	a5,a5,2
80004f52:	dbfd                	beqz	a5,80004f48 <CRYPTO_SinglePerform+0x6a>
	while (!(CRYPTO->STATUS & CRYPTO_STATUS_READY_Msk)) {}
80004f54:	0001                	nop
80004f56:	200207b7          	lui	a5,0x20020
80004f5a:	0807a783          	lw	a5,128(a5) # 20020080 <STACK_SIZE+0x2001f880>
80004f5e:	8b85                	andi	a5,a5,1
80004f60:	dbfd                	beqz	a5,80004f56 <CRYPTO_SinglePerform+0x78>

	if (crypto->Mode == CRYPTO_Mode_CBC && crypto->Direction == CRYPTO_Dir_Decrypt)
80004f62:	fdc42783          	lw	a5,-36(s0)
80004f66:	4798                	lw	a4,8(a5)
80004f68:	4785                	li	a5,1
80004f6a:	00f71c63          	bne	a4,a5,80004f82 <CRYPTO_SinglePerform+0xa4>
80004f6e:	fdc42783          	lw	a5,-36(s0)
80004f72:	4398                	lw	a4,0(a5)
80004f74:	4785                	li	a5,1
80004f76:	00f71663          	bne	a4,a5,80004f82 <CRYPTO_SinglePerform+0xa4>
	{
		CRYPTO_DirectionConfig(CRYPTO_Dir_Encrypt);
80004f7a:	4501                	li	a0,0
80004f7c:	30e5                	jal	80004864 <CRYPTO_DirectionConfig>
		CRYPTO_ModeConfig(CRYPTO_Mode_ECB);
80004f7e:	4501                	li	a0,0
80004f80:	3a35                	jal	800048bc <CRYPTO_ModeConfig>
	}

	for (uint32_t i = 0; i < block_size; i++)
80004f82:	fe042623          	sw	zero,-20(s0)
80004f86:	a0c9                	j	80005048 <CRYPTO_SinglePerform+0x16a>
	{
		uint32_t out_word = CRYPTO_GetTextOutput(i);
80004f88:	fec42503          	lw	a0,-20(s0)
80004f8c:	3c05                	jal	800049bc <CRYPTO_GetTextOutput>
80004f8e:	fea42423          	sw	a0,-24(s0)
		out_word = (out_word >> 24) + ((out_word >> 8) & 0xFF00) + ((out_word << 8) & 0xFF0000) + (out_word << 24);
80004f92:	fe842783          	lw	a5,-24(s0)
80004f96:	0187d713          	srli	a4,a5,0x18
80004f9a:	fe842783          	lw	a5,-24(s0)
80004f9e:	0087d693          	srli	a3,a5,0x8
80004fa2:	67c1                	lui	a5,0x10
80004fa4:	f0078793          	addi	a5,a5,-256 # ff00 <STACK_SIZE+0xf700>
80004fa8:	8ff5                	and	a5,a5,a3
80004faa:	973e                	add	a4,a4,a5
80004fac:	fe842783          	lw	a5,-24(s0)
80004fb0:	00879693          	slli	a3,a5,0x8
80004fb4:	00ff07b7          	lui	a5,0xff0
80004fb8:	8ff5                	and	a5,a5,a3
80004fba:	973e                	add	a4,a4,a5
80004fbc:	fe842783          	lw	a5,-24(s0)
80004fc0:	07e2                	slli	a5,a5,0x18
80004fc2:	97ba                	add	a5,a5,a4
80004fc4:	fef42423          	sw	a5,-24(s0)
		if (crypto->Mode == CRYPTO_Mode_CBC && crypto->Direction == CRYPTO_Dir_Decrypt)
80004fc8:	fdc42783          	lw	a5,-36(s0)
80004fcc:	4798                	lw	a4,8(a5)
80004fce:	4785                	li	a5,1
80004fd0:	04f71d63          	bne	a4,a5,8000502a <CRYPTO_SinglePerform+0x14c>
80004fd4:	fdc42783          	lw	a5,-36(s0)
80004fd8:	4398                	lw	a4,0(a5)
80004fda:	4785                	li	a5,1
80004fdc:	04f71763          	bne	a4,a5,8000502a <CRYPTO_SinglePerform+0x14c>
		{
			out_word ^= (iv[3] + (iv[2] << 8) + (iv[1] << 16) + (iv[0] << 24));
80004fe0:	fd042783          	lw	a5,-48(s0)
80004fe4:	078d                	addi	a5,a5,3 # ff0003 <STACK_SIZE+0xfef803>
80004fe6:	0007c783          	lbu	a5,0(a5)
80004fea:	873e                	mv	a4,a5
80004fec:	fd042783          	lw	a5,-48(s0)
80004ff0:	0789                	addi	a5,a5,2
80004ff2:	0007c783          	lbu	a5,0(a5)
80004ff6:	07a2                	slli	a5,a5,0x8
80004ff8:	973e                	add	a4,a4,a5
80004ffa:	fd042783          	lw	a5,-48(s0)
80004ffe:	0785                	addi	a5,a5,1
80005000:	0007c783          	lbu	a5,0(a5)
80005004:	07c2                	slli	a5,a5,0x10
80005006:	973e                	add	a4,a4,a5
80005008:	fd042783          	lw	a5,-48(s0)
8000500c:	0007c783          	lbu	a5,0(a5)
80005010:	07e2                	slli	a5,a5,0x18
80005012:	97ba                	add	a5,a5,a4
80005014:	873e                	mv	a4,a5
80005016:	fe842783          	lw	a5,-24(s0)
8000501a:	8fb9                	xor	a5,a5,a4
8000501c:	fef42423          	sw	a5,-24(s0)
			iv += sizeof(uint32_t);
80005020:	fd042783          	lw	a5,-48(s0)
80005024:	0791                	addi	a5,a5,4
80005026:	fcf42823          	sw	a5,-48(s0)
		}
		*((uint32_t *) data_out) = out_word;
8000502a:	fcc42783          	lw	a5,-52(s0)
8000502e:	fe842703          	lw	a4,-24(s0)
80005032:	c398                	sw	a4,0(a5)
		data_out += sizeof(uint32_t);
80005034:	fcc42783          	lw	a5,-52(s0)
80005038:	0791                	addi	a5,a5,4
8000503a:	fcf42623          	sw	a5,-52(s0)
	for (uint32_t i = 0; i < block_size; i++)
8000503e:	fec42783          	lw	a5,-20(s0)
80005042:	0785                	addi	a5,a5,1
80005044:	fef42623          	sw	a5,-20(s0)
80005048:	fec42703          	lw	a4,-20(s0)
8000504c:	fe442783          	lw	a5,-28(s0)
80005050:	f2f76ce3          	bltu	a4,a5,80004f88 <CRYPTO_SinglePerform+0xaa>
	}
}
80005054:	0001                	nop
80005056:	0001                	nop
80005058:	50f2                	lw	ra,60(sp)
8000505a:	5462                	lw	s0,56(sp)
8000505c:	6121                	addi	sp,sp,64
8000505e:	8082                	ret

80005060 <CRYPTO_CryptWithDMA>:
  *			     
  *	@param 	data_out   
  * @retval void
  */
void CRYPTO_CryptWithDMA(CRYPTO_Init_TypeDef* crypto, const unsigned char *key, const unsigned char *data_in, uint32_t data_in_size, const unsigned char* iv, unsigned char *data_out)
{
80005060:	7151                	addi	sp,sp,-240
80005062:	d786                	sw	ra,236(sp)
80005064:	d5a2                	sw	s0,232(sp)
80005066:	d3a6                	sw	s1,228(sp)
80005068:	1980                	addi	s0,sp,240
8000506a:	f2a42623          	sw	a0,-212(s0)
8000506e:	f2b42423          	sw	a1,-216(s0)
80005072:	f2c42223          	sw	a2,-220(s0)
80005076:	f2d42023          	sw	a3,-224(s0)
8000507a:	f0e42e23          	sw	a4,-228(s0)
8000507e:	f0f42c23          	sw	a5,-232(s0)
80005082:	ff040793          	addi	a5,s0,-16
80005086:	f0f42a23          	sw	a5,-236(s0)
8000508a:	f1442783          	lw	a5,-236(s0)
8000508e:	f4078793          	addi	a5,a5,-192
80005092:	07f78793          	addi	a5,a5,127
80005096:	839d                	srli	a5,a5,0x7
80005098:	00779493          	slli	s1,a5,0x7
	CRYPTO_DMA_DESCR_TypeDef DMA_CTRLDATA __attribute__((aligned (0x80)));
	DMA_CTRLDATA.CONTROL = 0;
8000509c:	0004a023          	sw	zero,0(s1)

	CRYPTO_DMAInit_TypeDef dma_init;

	if (key != NULL)
800050a0:	f2842783          	lw	a5,-216(s0)
800050a4:	c791                	beqz	a5,800050b0 <CRYPTO_CryptWithDMA+0x50>
		CRYPTO_SetKeyBytes(crypto, key);
800050a6:	f2842583          	lw	a1,-216(s0)
800050aa:	f2c42503          	lw	a0,-212(s0)
800050ae:	3b69                	jal	80004e48 <CRYPTO_SetKeyBytes>
	if (iv != NULL)
800050b0:	f1c42783          	lw	a5,-228(s0)
800050b4:	c781                	beqz	a5,800050bc <CRYPTO_CryptWithDMA+0x5c>
		CRYPTO_SetIVBytes(iv);
800050b6:	f1c42503          	lw	a0,-228(s0)
800050ba:	2041                	jal	8000513a <CRYPTO_SetIVBytes>

	CRYPTO_DMAStructInit(&dma_init, crypto);
800050bc:	fc840793          	addi	a5,s0,-56
800050c0:	f2c42583          	lw	a1,-212(s0)
800050c4:	853e                	mv	a0,a5
800050c6:	3c6d                	jal	80004b80 <CRYPTO_DMAStructInit>
	dma_init.BlocksCount = data_in_size >> 3;
800050c8:	f2042783          	lw	a5,-224(s0)
800050cc:	838d                	srli	a5,a5,0x3
800050ce:	fcf42c23          	sw	a5,-40(s0)
	if (crypto->Algorithm != CRYPTO_Algo_MAGMA)
800050d2:	f2c42783          	lw	a5,-212(s0)
800050d6:	43d8                	lw	a4,4(a5)
800050d8:	4789                	li	a5,2
800050da:	00f70763          	beq	a4,a5,800050e8 <CRYPTO_CryptWithDMA+0x88>
		dma_init.BlocksCount >>= 1;
800050de:	fd842783          	lw	a5,-40(s0)
800050e2:	8385                	srli	a5,a5,0x1
800050e4:	fcf42c23          	sw	a5,-40(s0)
	--dma_init.BlocksCount; // n - 1 DMA
800050e8:	fd842783          	lw	a5,-40(s0)
800050ec:	17fd                	addi	a5,a5,-1
800050ee:	fcf42c23          	sw	a5,-40(s0)

	dma_init.ByteSwap = ENABLE;
800050f2:	4785                	li	a5,1
800050f4:	fcf42423          	sw	a5,-56(s0)
	dma_init.DescriptorPtr = &DMA_CTRLDATA;
800050f8:	fe942623          	sw	s1,-20(s0)
	dma_init.SourceAddress = (void*) data_in;
800050fc:	f2442783          	lw	a5,-220(s0)
80005100:	fef42223          	sw	a5,-28(s0)
	dma_init.DestinationAddress = (void*) data_out;
80005104:	f1842783          	lw	a5,-232(s0)
80005108:	fef42423          	sw	a5,-24(s0)

	while (!CRYPTO_ReadyStatus()) {}
8000510c:	0001                	nop
8000510e:	38d5                	jal	80004a02 <CRYPTO_ReadyStatus>
80005110:	87aa                	mv	a5,a0
80005112:	dff5                	beqz	a5,8000510e <CRYPTO_CryptWithDMA+0xae>

	CRPYTO_ProcessData(&dma_init);
80005114:	fc840793          	addi	a5,s0,-56
80005118:	853e                	mv	a0,a5
8000511a:	312d                	jal	80004d44 <CRPYTO_ProcessData>

	while (CRYPTO_DMA_ActiveStatus()) {}
8000511c:	0001                	nop
8000511e:	3279                	jal	80004aac <CRYPTO_DMA_ActiveStatus>
80005120:	87aa                	mv	a5,a0
80005122:	fff5                	bnez	a5,8000511e <CRYPTO_CryptWithDMA+0xbe>
	while (!CRYPTO_ReadyStatus()) {}
80005124:	0001                	nop
80005126:	38f1                	jal	80004a02 <CRYPTO_ReadyStatus>
80005128:	87aa                	mv	a5,a0
8000512a:	dff5                	beqz	a5,80005126 <CRYPTO_CryptWithDMA+0xc6>
}
8000512c:	0001                	nop
8000512e:	0001                	nop
80005130:	50be                	lw	ra,236(sp)
80005132:	542e                	lw	s0,232(sp)
80005134:	549e                	lw	s1,228(sp)
80005136:	616d                	addi	sp,sp,240
80005138:	8082                	ret

8000513a <CRYPTO_SetIVBytes>:
  * @brief	     
  *	@param 	iv    
  * @retval void
  */
void CRYPTO_SetIVBytes(const unsigned char *iv)
{
8000513a:	7179                	addi	sp,sp,-48
8000513c:	d606                	sw	ra,44(sp)
8000513e:	d422                	sw	s0,40(sp)
80005140:	1800                	addi	s0,sp,48
80005142:	fca42e23          	sw	a0,-36(s0)
	for(int i = 0; i < 4; i++)
80005146:	fe042623          	sw	zero,-20(s0)
8000514a:	a899                	j	800051a0 <CRYPTO_SetIVBytes+0x66>
	{
		CRYPTO_SetInitVector(i, iv[3] + (iv[2] << 8) + (iv[1] << 16) + (iv[0] << 24));
8000514c:	fec42683          	lw	a3,-20(s0)
80005150:	fdc42783          	lw	a5,-36(s0)
80005154:	078d                	addi	a5,a5,3
80005156:	0007c783          	lbu	a5,0(a5)
8000515a:	873e                	mv	a4,a5
8000515c:	fdc42783          	lw	a5,-36(s0)
80005160:	0789                	addi	a5,a5,2
80005162:	0007c783          	lbu	a5,0(a5)
80005166:	07a2                	slli	a5,a5,0x8
80005168:	973e                	add	a4,a4,a5
8000516a:	fdc42783          	lw	a5,-36(s0)
8000516e:	0785                	addi	a5,a5,1
80005170:	0007c783          	lbu	a5,0(a5)
80005174:	07c2                	slli	a5,a5,0x10
80005176:	973e                	add	a4,a4,a5
80005178:	fdc42783          	lw	a5,-36(s0)
8000517c:	0007c783          	lbu	a5,0(a5)
80005180:	07e2                	slli	a5,a5,0x18
80005182:	97ba                	add	a5,a5,a4
80005184:	85be                	mv	a1,a5
80005186:	8536                	mv	a0,a3
80005188:	fb8ff0ef          	jal	ra,80004940 <CRYPTO_SetInitVector>
		iv += sizeof(uint32_t);
8000518c:	fdc42783          	lw	a5,-36(s0)
80005190:	0791                	addi	a5,a5,4
80005192:	fcf42e23          	sw	a5,-36(s0)
	for(int i = 0; i < 4; i++)
80005196:	fec42783          	lw	a5,-20(s0)
8000519a:	0785                	addi	a5,a5,1
8000519c:	fef42623          	sw	a5,-20(s0)
800051a0:	fec42703          	lw	a4,-20(s0)
800051a4:	478d                	li	a5,3
800051a6:	fae7d3e3          	bge	a5,a4,8000514c <CRYPTO_SetIVBytes+0x12>
	}
}
800051aa:	0001                	nop
800051ac:	0001                	nop
800051ae:	50b2                	lw	ra,44(sp)
800051b0:	5422                	lw	s0,40(sp)
800051b2:	6145                	addi	sp,sp,48
800051b4:	8082                	ret

800051b6 <CRYPTO_InitCryptoStructGCM>:
  *	@param	crypto   -     
  *	@param	phase   GCM
  * @retval void
  */
static void CRYPTO_InitCryptoStructGCM(CRYPTO_Init_TypeDef* descriptor_crypto, CRYPTO_Init_TypeDef* crypto, CRYPTO_GCM_PHASE_TypeDef phase)
{
800051b6:	1101                	addi	sp,sp,-32
800051b8:	ce06                	sw	ra,28(sp)
800051ba:	cc22                	sw	s0,24(sp)
800051bc:	1000                	addi	s0,sp,32
800051be:	fea42623          	sw	a0,-20(s0)
800051c2:	feb42423          	sw	a1,-24(s0)
800051c6:	fec42223          	sw	a2,-28(s0)
	CRYPTO_StructInit(descriptor_crypto);
800051ca:	fec42503          	lw	a0,-20(s0)
800051ce:	3a85                	jal	80004b3e <CRYPTO_StructInit>

	descriptor_crypto->Algorithm = crypto->Algorithm;
800051d0:	fe842783          	lw	a5,-24(s0)
800051d4:	43d8                	lw	a4,4(a5)
800051d6:	fec42783          	lw	a5,-20(s0)
800051da:	c3d8                	sw	a4,4(a5)
	descriptor_crypto->Direction = crypto->Direction;
800051dc:	fe842783          	lw	a5,-24(s0)
800051e0:	4398                	lw	a4,0(a5)
800051e2:	fec42783          	lw	a5,-20(s0)
800051e6:	c398                	sw	a4,0(a5)
	descriptor_crypto->Mode = CRYPTO_Mode_GCM;
800051e8:	fec42783          	lw	a5,-20(s0)
800051ec:	470d                	li	a4,3
800051ee:	c798                	sw	a4,8(a5)
	descriptor_crypto->GCMPhase = phase;
800051f0:	fec42783          	lw	a5,-20(s0)
800051f4:	fe442703          	lw	a4,-28(s0)
800051f8:	cbd8                	sw	a4,20(a5)
}
800051fa:	0001                	nop
800051fc:	40f2                	lw	ra,28(sp)
800051fe:	4462                	lw	s0,24(sp)
80005200:	6105                	addi	sp,sp,32
80005202:	8082                	ret

80005204 <CRYPTO_InitDescriptor>:
  *	@param	answer    
  * @retval void
  */
static void CRYPTO_InitDescriptor(CRYPTO_DMAInit_TypeDef* base, CRYPTO_Init_TypeDef* crypto, CRYPTO_DMAInit_TypeDef* next,
						CRYPTO_DMA_DESCR_TypeDef* dma_data, const uint32_t* src, uint32_t src_size, uint32_t* answer)
{
80005204:	7179                	addi	sp,sp,-48
80005206:	d606                	sw	ra,44(sp)
80005208:	d422                	sw	s0,40(sp)
8000520a:	1800                	addi	s0,sp,48
8000520c:	fea42623          	sw	a0,-20(s0)
80005210:	feb42423          	sw	a1,-24(s0)
80005214:	fec42223          	sw	a2,-28(s0)
80005218:	fed42023          	sw	a3,-32(s0)
8000521c:	fce42e23          	sw	a4,-36(s0)
80005220:	fcf42c23          	sw	a5,-40(s0)
80005224:	fd042a23          	sw	a6,-44(s0)
	CRYPTO_DMAStructInit(base, crypto);
80005228:	fe842583          	lw	a1,-24(s0)
8000522c:	fec42503          	lw	a0,-20(s0)
80005230:	3a81                	jal	80004b80 <CRYPTO_DMAStructInit>
	base->DescriptorPtr = dma_data;
80005232:	fec42783          	lw	a5,-20(s0)
80005236:	fe042703          	lw	a4,-32(s0)
8000523a:	d3d8                	sw	a4,36(a5)
	base->SourceAddress = (void*) src;
8000523c:	fec42783          	lw	a5,-20(s0)
80005240:	fdc42703          	lw	a4,-36(s0)
80005244:	cfd8                	sw	a4,28(a5)
	base->DestinationAddress = (void*) answer;
80005246:	fec42783          	lw	a5,-20(s0)
8000524a:	fd442703          	lw	a4,-44(s0)
8000524e:	d398                	sw	a4,32(a5)

	base->ByteSwap = ENABLE;
80005250:	fec42783          	lw	a5,-20(s0)
80005254:	4705                	li	a4,1
80005256:	c398                	sw	a4,0(a5)
	base->BlocksCount = (src_size != 0) ? (src_size >> 4) - 1: 0;
80005258:	fd842783          	lw	a5,-40(s0)
8000525c:	c791                	beqz	a5,80005268 <CRYPTO_InitDescriptor+0x64>
8000525e:	fd842783          	lw	a5,-40(s0)
80005262:	8391                	srli	a5,a5,0x4
80005264:	17fd                	addi	a5,a5,-1
80005266:	a011                	j	8000526a <CRYPTO_InitDescriptor+0x66>
80005268:	4781                	li	a5,0
8000526a:	fec42703          	lw	a4,-20(s0)
8000526e:	cb1c                	sw	a5,16(a4)
	base->LastDescriptor = (next == NULL) ? ENABLE : DISABLE;
80005270:	fe442783          	lw	a5,-28(s0)
80005274:	0017b793          	seqz	a5,a5
80005278:	0ff7f793          	zext.b	a5,a5
8000527c:	873e                	mv	a4,a5
8000527e:	fec42783          	lw	a5,-20(s0)
80005282:	c798                	sw	a4,8(a5)

	base->NextDescriptor = next;
80005284:	fec42783          	lw	a5,-20(s0)
80005288:	fe442703          	lw	a4,-28(s0)
8000528c:	cf98                	sw	a4,24(a5)
}
8000528e:	0001                	nop
80005290:	50b2                	lw	ra,44(sp)
80005292:	5422                	lw	s0,40(sp)
80005294:	6145                	addi	sp,sp,48
80005296:	8082                	ret

80005298 <CRYPTO_CryptGCMWithDMA>:
  *	@param	tag  ,   
  * @retval uint32_t   
  */
uint32_t CRYPTO_CryptGCMWithDMA(CRYPTO_Init_TypeDef* crypto, const unsigned char *key, const uint32_t *data_in, uint32_t data_in_size,
									const unsigned char* iv, const uint32_t *additional, uint32_t additional_size, uint32_t *data_out, uint32_t *tag)
{
80005298:	c9010113          	addi	sp,sp,-880
8000529c:	36112623          	sw	ra,876(sp)
800052a0:	36812423          	sw	s0,872(sp)
800052a4:	36912223          	sw	s1,868(sp)
800052a8:	1e80                	addi	s0,sp,880
800052aa:	caa42e23          	sw	a0,-836(s0)
800052ae:	cab42c23          	sw	a1,-840(s0)
800052b2:	cac42a23          	sw	a2,-844(s0)
800052b6:	cad42823          	sw	a3,-848(s0)
800052ba:	cae42623          	sw	a4,-852(s0)
800052be:	caf42423          	sw	a5,-856(s0)
800052c2:	cb042223          	sw	a6,-860(s0)
800052c6:	cb142023          	sw	a7,-864(s0)
800052ca:	ff040793          	addi	a5,s0,-16
800052ce:	c8f42e23          	sw	a5,-868(s0)
800052d2:	c9c42783          	lw	a5,-868(s0)
800052d6:	cd078793          	addi	a5,a5,-816
800052da:	07f78793          	addi	a5,a5,127
800052de:	839d                	srli	a5,a5,0x7
800052e0:	00779493          	slli	s1,a5,0x7
	// cant use algorithm with 64 bit block size in GCM mode
	if (crypto->Algorithm == CRYPTO_Algo_MAGMA)
800052e4:	cbc42783          	lw	a5,-836(s0)
800052e8:	43d8                	lw	a4,4(a5)
800052ea:	4789                	li	a5,2
800052ec:	00f71463          	bne	a4,a5,800052f4 <CRYPTO_CryptGCMWithDMA+0x5c>
		return 1;
800052f0:	4785                	li	a5,1
800052f2:	a25d                	j	80005498 <CRYPTO_CryptGCMWithDMA+0x200>

	CRYPTO_DMA_DESCR_TypeDef dma_init_data __attribute__((aligned (0x80)));
	CRYPTO_DMA_DESCR_TypeDef dma_payload_data __attribute__((aligned (0x80)));
	CRYPTO_DMA_DESCR_TypeDef dma_last_data __attribute__((aligned (0x80)));
	dma_init_data.CONTROL = 0;
800052f4:	1804a023          	sw	zero,384(s1)
	dma_payload_data.CONTROL = 0;
800052f8:	1004a023          	sw	zero,256(s1)
	dma_last_data.CONTROL = 0;
800052fc:	0804a023          	sw	zero,128(s1)

	CRYPTO_Init_TypeDef crypto_init, crypto_header, crypto_payload, crypto_last_block;

	crypto->InitVectorAutoUpdate = ENABLE;	// should be used for correct operation result
80005300:	cbc42783          	lw	a5,-836(s0)
80005304:	4705                	li	a4,1
80005306:	c7d8                	sw	a4,12(a5)
	CRYPTO_InitCryptoStructGCM(&crypto_init, crypto, CRYPTO_GCM_PHASE_INIT);
80005308:	fd040793          	addi	a5,s0,-48
8000530c:	4601                	li	a2,0
8000530e:	cbc42583          	lw	a1,-836(s0)
80005312:	853e                	mv	a0,a5
80005314:	354d                	jal	800051b6 <CRYPTO_InitCryptoStructGCM>
	CRYPTO_InitCryptoStructGCM(&crypto_payload, crypto, CRYPTO_GCM_PHASE_PAYLOAD);
80005316:	fa040793          	addi	a5,s0,-96
8000531a:	4609                	li	a2,2
8000531c:	cbc42583          	lw	a1,-836(s0)
80005320:	853e                	mv	a0,a5
80005322:	3d51                	jal	800051b6 <CRYPTO_InitCryptoStructGCM>
	CRYPTO_InitCryptoStructGCM(&crypto_last_block, crypto, CRYPTO_GCM_PHASE_LAST_BLOCK);
80005324:	f8840793          	addi	a5,s0,-120
80005328:	460d                	li	a2,3
8000532a:	cbc42583          	lw	a1,-836(s0)
8000532e:	853e                	mv	a0,a5
80005330:	3559                	jal	800051b6 <CRYPTO_InitCryptoStructGCM>

	CRYPTO_DMAInit_TypeDef dma_init, dma_header, dma_payload, dma_last;

	if (key != NULL)
80005332:	cb842783          	lw	a5,-840(s0)
80005336:	c791                	beqz	a5,80005342 <CRYPTO_CryptGCMWithDMA+0xaa>
		CRYPTO_SetKeyBytes(crypto, key);
80005338:	cb842583          	lw	a1,-840(s0)
8000533c:	cbc42503          	lw	a0,-836(s0)
80005340:	3621                	jal	80004e48 <CRYPTO_SetKeyBytes>
	if (iv != NULL)
80005342:	cac42783          	lw	a5,-852(s0)
80005346:	c781                	beqz	a5,8000534e <CRYPTO_CryptGCMWithDMA+0xb6>
		CRYPTO_SetIVBytes(iv);
80005348:	cac42503          	lw	a0,-852(s0)
8000534c:	33fd                	jal	8000513a <CRYPTO_SetIVBytes>

	uint32_t add_size_bits = additional_size << 3;
8000534e:	ca442783          	lw	a5,-860(s0)
80005352:	078e                	slli	a5,a5,0x3
80005354:	fef42623          	sw	a5,-20(s0)
	uint32_t data_size_bits = data_in_size << 3;
80005358:	cb042783          	lw	a5,-848(s0)
8000535c:	078e                	slli	a5,a5,0x3
8000535e:	fef42423          	sw	a5,-24(s0)
	const uint32_t tagger[] = {
80005362:	ec042c23          	sw	zero,-296(s0)
		0,
		((add_size_bits & 0x000000FF) << 24) + ((add_size_bits & 0x0000FF00) << 8) + ((add_size_bits & 0x00FF0000) >> 8) + ((add_size_bits & 0xFF000000) >> 24),
80005366:	fec42783          	lw	a5,-20(s0)
8000536a:	01879713          	slli	a4,a5,0x18
8000536e:	fec42783          	lw	a5,-20(s0)
80005372:	00879693          	slli	a3,a5,0x8
80005376:	00ff07b7          	lui	a5,0xff0
8000537a:	8ff5                	and	a5,a5,a3
8000537c:	973e                	add	a4,a4,a5
8000537e:	fec42783          	lw	a5,-20(s0)
80005382:	0087d693          	srli	a3,a5,0x8
80005386:	67c1                	lui	a5,0x10
80005388:	f0078793          	addi	a5,a5,-256 # ff00 <STACK_SIZE+0xf700>
8000538c:	8ff5                	and	a5,a5,a3
8000538e:	973e                	add	a4,a4,a5
80005390:	fec42783          	lw	a5,-20(s0)
80005394:	83e1                	srli	a5,a5,0x18
80005396:	97ba                	add	a5,a5,a4
	const uint32_t tagger[] = {
80005398:	ecf42e23          	sw	a5,-292(s0)
8000539c:	ee042023          	sw	zero,-288(s0)
		0,
		((data_size_bits & 0x000000FF) << 24) + ((data_size_bits & 0x0000FF00) << 8) + ((data_size_bits & 0x00FF0000) >> 8) + ((data_size_bits & 0xFF000000) >> 24),
800053a0:	fe842783          	lw	a5,-24(s0)
800053a4:	01879713          	slli	a4,a5,0x18
800053a8:	fe842783          	lw	a5,-24(s0)
800053ac:	00879693          	slli	a3,a5,0x8
800053b0:	00ff07b7          	lui	a5,0xff0
800053b4:	8ff5                	and	a5,a5,a3
800053b6:	973e                	add	a4,a4,a5
800053b8:	fe842783          	lw	a5,-24(s0)
800053bc:	0087d693          	srli	a3,a5,0x8
800053c0:	67c1                	lui	a5,0x10
800053c2:	f0078793          	addi	a5,a5,-256 # ff00 <STACK_SIZE+0xf700>
800053c6:	8ff5                	and	a5,a5,a3
800053c8:	973e                	add	a4,a4,a5
800053ca:	fe842783          	lw	a5,-24(s0)
800053ce:	83e1                	srli	a5,a5,0x18
800053d0:	97ba                	add	a5,a5,a4
	const uint32_t tagger[] = {
800053d2:	eef42223          	sw	a5,-284(s0)
	};

	CRYPTO_InitDescriptor(&dma_init, &crypto_init, (additional_size != 0 && additional != NULL) ? &dma_header : &dma_payload, &dma_init_data, NULL, 0, NULL);
800053d6:	ca442783          	lw	a5,-860(s0)
800053da:	c799                	beqz	a5,800053e8 <CRYPTO_CryptGCMWithDMA+0x150>
800053dc:	ca842783          	lw	a5,-856(s0)
800053e0:	c781                	beqz	a5,800053e8 <CRYPTO_CryptGCMWithDMA+0x150>
800053e2:	f3840613          	addi	a2,s0,-200
800053e6:	a019                	j	800053ec <CRYPTO_CryptGCMWithDMA+0x154>
800053e8:	f1040613          	addi	a2,s0,-240
800053ec:	18048693          	addi	a3,s1,384
800053f0:	fd040593          	addi	a1,s0,-48
800053f4:	f6040513          	addi	a0,s0,-160
800053f8:	4801                	li	a6,0
800053fa:	4781                	li	a5,0
800053fc:	4701                	li	a4,0
800053fe:	3519                	jal	80005204 <CRYPTO_InitDescriptor>
	if (additional_size != 0 && additional != NULL)
80005400:	ca442783          	lw	a5,-860(s0)
80005404:	cb95                	beqz	a5,80005438 <CRYPTO_CryptGCMWithDMA+0x1a0>
80005406:	ca842783          	lw	a5,-856(s0)
8000540a:	c79d                	beqz	a5,80005438 <CRYPTO_CryptGCMWithDMA+0x1a0>
	{
		CRYPTO_DMA_DESCR_TypeDef dma_header_data __attribute__((aligned (0x80)));
		dma_header_data.CONTROL = 0;
8000540c:	0004a023          	sw	zero,0(s1)
		CRYPTO_InitCryptoStructGCM(&crypto_header, crypto, CRYPTO_GCM_PHASE_HEADER);
80005410:	fb840793          	addi	a5,s0,-72
80005414:	4605                	li	a2,1
80005416:	cbc42583          	lw	a1,-836(s0)
8000541a:	853e                	mv	a0,a5
8000541c:	3b69                	jal	800051b6 <CRYPTO_InitCryptoStructGCM>
		CRYPTO_InitDescriptor(&dma_header, &crypto_header, &dma_payload, &dma_header_data, additional, additional_size, NULL);
8000541e:	f1040613          	addi	a2,s0,-240
80005422:	fb840593          	addi	a1,s0,-72
80005426:	f3840513          	addi	a0,s0,-200
8000542a:	4801                	li	a6,0
8000542c:	ca442783          	lw	a5,-860(s0)
80005430:	ca842703          	lw	a4,-856(s0)
80005434:	86a6                	mv	a3,s1
80005436:	33f9                	jal	80005204 <CRYPTO_InitDescriptor>
	}
	CRYPTO_InitDescriptor(&dma_payload, &crypto_payload, &dma_last, &dma_payload_data, data_in, data_in_size, data_out);
80005438:	10048693          	addi	a3,s1,256
8000543c:	ee840613          	addi	a2,s0,-280
80005440:	fa040593          	addi	a1,s0,-96
80005444:	f1040513          	addi	a0,s0,-240
80005448:	ca042803          	lw	a6,-864(s0)
8000544c:	cb042783          	lw	a5,-848(s0)
80005450:	cb442703          	lw	a4,-844(s0)
80005454:	3b45                	jal	80005204 <CRYPTO_InitDescriptor>
	CRYPTO_InitDescriptor(&dma_last, &crypto_last_block, NULL, &dma_last_data, tagger, 0, tag);
80005456:	ed840713          	addi	a4,s0,-296
8000545a:	08048693          	addi	a3,s1,128
8000545e:	f8840593          	addi	a1,s0,-120
80005462:	ee840513          	addi	a0,s0,-280
80005466:	00042803          	lw	a6,0(s0)
8000546a:	4781                	li	a5,0
8000546c:	4601                	li	a2,0
8000546e:	3b59                	jal	80005204 <CRYPTO_InitDescriptor>

	while (!CRYPTO_ReadyStatus()) {}
80005470:	0001                	nop
80005472:	d90ff0ef          	jal	ra,80004a02 <CRYPTO_ReadyStatus>
80005476:	87aa                	mv	a5,a0
80005478:	dfed                	beqz	a5,80005472 <CRYPTO_CryptGCMWithDMA+0x1da>

	CRPYTO_ProcessData(&dma_init);
8000547a:	f6040793          	addi	a5,s0,-160
8000547e:	853e                	mv	a0,a5
80005480:	30d1                	jal	80004d44 <CRPYTO_ProcessData>

	while (CRYPTO_DMA_ActiveStatus()) {}
80005482:	0001                	nop
80005484:	e28ff0ef          	jal	ra,80004aac <CRYPTO_DMA_ActiveStatus>
80005488:	87aa                	mv	a5,a0
8000548a:	ffed                	bnez	a5,80005484 <CRYPTO_CryptGCMWithDMA+0x1ec>
	while (!CRYPTO_ReadyStatus()) {}
8000548c:	0001                	nop
8000548e:	d74ff0ef          	jal	ra,80004a02 <CRYPTO_ReadyStatus>
80005492:	87aa                	mv	a5,a0
80005494:	dfed                	beqz	a5,8000548e <CRYPTO_CryptGCMWithDMA+0x1f6>

	return 0;
80005496:	4781                	li	a5,0
}
80005498:	853e                	mv	a0,a5
8000549a:	36c12083          	lw	ra,876(sp)
8000549e:	36812403          	lw	s0,872(sp)
800054a2:	36412483          	lw	s1,868(sp)
800054a6:	37010113          	addi	sp,sp,880
800054aa:	8082                	ret

800054ac <CRYPTO_GCMInitPhase>:
  * @param	crypto     @ref CREYPTO_Init_TypeDef,   
  *	@param 	iv    
  * @retval uint32_t   
  */
uint32_t CRYPTO_GCMInitPhase(CRYPTO_Init_TypeDef* crypto, const unsigned char *iv)
{
800054ac:	1101                	addi	sp,sp,-32
800054ae:	ce06                	sw	ra,28(sp)
800054b0:	cc22                	sw	s0,24(sp)
800054b2:	1000                	addi	s0,sp,32
800054b4:	fea42623          	sw	a0,-20(s0)
800054b8:	feb42423          	sw	a1,-24(s0)
	// cant use algorithm with 64 bit block size in GCM mode
	if (crypto->Algorithm == CRYPTO_Algo_MAGMA)
800054bc:	fec42783          	lw	a5,-20(s0)
800054c0:	43d8                	lw	a4,4(a5)
800054c2:	4789                	li	a5,2
800054c4:	00f71463          	bne	a4,a5,800054cc <CRYPTO_GCMInitPhase+0x20>
		return 1;
800054c8:	4785                	li	a5,1
800054ca:	a82d                	j	80005504 <CRYPTO_GCMInitPhase+0x58>

	CRYPTO_SetIVBytes(iv);
800054cc:	fe842503          	lw	a0,-24(s0)
800054d0:	31ad                	jal	8000513a <CRYPTO_SetIVBytes>

	crypto->GCMPhase = CRYPTO_GCM_PHASE_INIT;
800054d2:	fec42783          	lw	a5,-20(s0)
800054d6:	0007aa23          	sw	zero,20(a5)
	crypto->InitVectorAutoUpdate = ENABLE;
800054da:	fec42783          	lw	a5,-20(s0)
800054de:	4705                	li	a4,1
800054e0:	c7d8                	sw	a4,12(a5)

	CRYPTO_Init(crypto);
800054e2:	fec42503          	lw	a0,-20(s0)
800054e6:	e06ff0ef          	jal	ra,80004aec <CRYPTO_Init>

	while (!CRYPTO_ReadyStatus()) {}
800054ea:	0001                	nop
800054ec:	d16ff0ef          	jal	ra,80004a02 <CRYPTO_ReadyStatus>
800054f0:	87aa                	mv	a5,a0
800054f2:	dfed                	beqz	a5,800054ec <CRYPTO_GCMInitPhase+0x40>
	CRYPTO_StartCmd();
800054f4:	b52ff0ef          	jal	ra,80004846 <CRYPTO_StartCmd>
	while (!CRYPTO_ReadyStatus()) {}
800054f8:	0001                	nop
800054fa:	d08ff0ef          	jal	ra,80004a02 <CRYPTO_ReadyStatus>
800054fe:	87aa                	mv	a5,a0
80005500:	dfed                	beqz	a5,800054fa <CRYPTO_GCMInitPhase+0x4e>

	return 0;
80005502:	4781                	li	a5,0
}
80005504:	853e                	mv	a0,a5
80005506:	40f2                	lw	ra,28(sp)
80005508:	4462                	lw	s0,24(sp)
8000550a:	6105                	addi	sp,sp,32
8000550c:	8082                	ret

8000550e <CRYPTO_GCMHeaderPhase>:
  *	@param 	additional     
  *	@param	additional_size    
  * @retval uint32_t   
  */
uint32_t CRYPTO_GCMHeaderPhase(CRYPTO_Init_TypeDef* crypto, const unsigned char *additional, uint32_t additional_size)
{
8000550e:	7179                	addi	sp,sp,-48
80005510:	d606                	sw	ra,44(sp)
80005512:	d422                	sw	s0,40(sp)
80005514:	1800                	addi	s0,sp,48
80005516:	fca42e23          	sw	a0,-36(s0)
8000551a:	fcb42c23          	sw	a1,-40(s0)
8000551e:	fcc42a23          	sw	a2,-44(s0)
	if (crypto->Algorithm == CRYPTO_Algo_MAGMA)
80005522:	fdc42783          	lw	a5,-36(s0)
80005526:	43d8                	lw	a4,4(a5)
80005528:	4789                	li	a5,2
8000552a:	00f71463          	bne	a4,a5,80005532 <CRYPTO_GCMHeaderPhase+0x24>
		return 1;
8000552e:	4785                	li	a5,1
80005530:	a0b9                	j	8000557e <CRYPTO_GCMHeaderPhase+0x70>

	CRYPTO_GCMPhaseConfig(CRYPTO_GCM_PHASE_HEADER);
80005532:	4505                	li	a0,1
80005534:	bb4ff0ef          	jal	ra,800048e8 <CRYPTO_GCMPhaseConfig>

	for(uint32_t i = 0; i < additional_size; i += 16)
80005538:	fe042623          	sw	zero,-20(s0)
8000553c:	a815                	j	80005570 <CRYPTO_GCMHeaderPhase+0x62>
	{
		CRYPTO_SetDataInBytes(additional + i, 4);
8000553e:	fd842703          	lw	a4,-40(s0)
80005542:	fec42783          	lw	a5,-20(s0)
80005546:	97ba                	add	a5,a5,a4
80005548:	4591                	li	a1,4
8000554a:	853e                	mv	a0,a5
8000554c:	38bd                	jal	80004dca <CRYPTO_SetDataInBytes>

		while (!CRYPTO_ReadyStatus()) {}
8000554e:	0001                	nop
80005550:	cb2ff0ef          	jal	ra,80004a02 <CRYPTO_ReadyStatus>
80005554:	87aa                	mv	a5,a0
80005556:	dfed                	beqz	a5,80005550 <CRYPTO_GCMHeaderPhase+0x42>
		CRYPTO_StartCmd();
80005558:	aeeff0ef          	jal	ra,80004846 <CRYPTO_StartCmd>
		while (!CRYPTO_ReadyStatus()) {}
8000555c:	0001                	nop
8000555e:	ca4ff0ef          	jal	ra,80004a02 <CRYPTO_ReadyStatus>
80005562:	87aa                	mv	a5,a0
80005564:	dfed                	beqz	a5,8000555e <CRYPTO_GCMHeaderPhase+0x50>
	for(uint32_t i = 0; i < additional_size; i += 16)
80005566:	fec42783          	lw	a5,-20(s0)
8000556a:	07c1                	addi	a5,a5,16
8000556c:	fef42623          	sw	a5,-20(s0)
80005570:	fec42703          	lw	a4,-20(s0)
80005574:	fd442783          	lw	a5,-44(s0)
80005578:	fcf763e3          	bltu	a4,a5,8000553e <CRYPTO_GCMHeaderPhase+0x30>
	}

	return 0;
8000557c:	4781                	li	a5,0
}
8000557e:	853e                	mv	a0,a5
80005580:	50b2                	lw	ra,44(sp)
80005582:	5422                	lw	s0,40(sp)
80005584:	6145                	addi	sp,sp,48
80005586:	8082                	ret

80005588 <CRYPTO_GCMPayloadPhase>:
  *	@param	input_length   
  *	@param	output   
  * @retval uint32_t   
  */
uint32_t CRYPTO_GCMPayloadPhase(CRYPTO_Init_TypeDef* crypto, const unsigned char *input, uint32_t input_length, unsigned char *output)
{
80005588:	7179                	addi	sp,sp,-48
8000558a:	d606                	sw	ra,44(sp)
8000558c:	d422                	sw	s0,40(sp)
8000558e:	1800                	addi	s0,sp,48
80005590:	fca42e23          	sw	a0,-36(s0)
80005594:	fcb42c23          	sw	a1,-40(s0)
80005598:	fcc42a23          	sw	a2,-44(s0)
8000559c:	fcd42823          	sw	a3,-48(s0)
	if (crypto->Algorithm == CRYPTO_Algo_MAGMA)
800055a0:	fdc42783          	lw	a5,-36(s0)
800055a4:	43d8                	lw	a4,4(a5)
800055a6:	4789                	li	a5,2
800055a8:	00f71463          	bne	a4,a5,800055b0 <CRYPTO_GCMPayloadPhase+0x28>
		return 1;
800055ac:	4785                	li	a5,1
800055ae:	a221                	j	800056b6 <CRYPTO_GCMPayloadPhase+0x12e>

	CRYPTO_GCMPhaseConfig(CRYPTO_GCM_PHASE_PAYLOAD);
800055b0:	4509                	li	a0,2
800055b2:	b36ff0ef          	jal	ra,800048e8 <CRYPTO_GCMPhaseConfig>

	for(uint32_t i = 0; i < input_length; i += 16)
800055b6:	fe042623          	sw	zero,-20(s0)
800055ba:	a0fd                	j	800056a8 <CRYPTO_GCMPayloadPhase+0x120>
	{
		CRYPTO_SetDataInBytes(input + i, 4);
800055bc:	fd842703          	lw	a4,-40(s0)
800055c0:	fec42783          	lw	a5,-20(s0)
800055c4:	97ba                	add	a5,a5,a4
800055c6:	4591                	li	a1,4
800055c8:	853e                	mv	a0,a5
800055ca:	801ff0ef          	jal	ra,80004dca <CRYPTO_SetDataInBytes>

		while (!CRYPTO_ReadyStatus()) {}
800055ce:	0001                	nop
800055d0:	c32ff0ef          	jal	ra,80004a02 <CRYPTO_ReadyStatus>
800055d4:	87aa                	mv	a5,a0
800055d6:	dfed                	beqz	a5,800055d0 <CRYPTO_GCMPayloadPhase+0x48>
		CRYPTO_StartCmd();
800055d8:	a6eff0ef          	jal	ra,80004846 <CRYPTO_StartCmd>
		while (!CRYPTO_ReadyStatus()) {}
800055dc:	0001                	nop
800055de:	c24ff0ef          	jal	ra,80004a02 <CRYPTO_ReadyStatus>
800055e2:	87aa                	mv	a5,a0
800055e4:	dfed                	beqz	a5,800055de <CRYPTO_GCMPayloadPhase+0x56>

		for(uint32_t j = 0; j < 4; j++)
800055e6:	fe042423          	sw	zero,-24(s0)
800055ea:	a06d                	j	80005694 <CRYPTO_GCMPayloadPhase+0x10c>
		{
			uint32_t output_word = CRYPTO_GetTextOutput(j);
800055ec:	fe842503          	lw	a0,-24(s0)
800055f0:	bccff0ef          	jal	ra,800049bc <CRYPTO_GetTextOutput>
800055f4:	fea42223          	sw	a0,-28(s0)

			output[i + (j << 2)    ] = (output_word & 0x000000FF);
800055f8:	fe842783          	lw	a5,-24(s0)
800055fc:	00279713          	slli	a4,a5,0x2
80005600:	fec42783          	lw	a5,-20(s0)
80005604:	97ba                	add	a5,a5,a4
80005606:	fd042703          	lw	a4,-48(s0)
8000560a:	97ba                	add	a5,a5,a4
8000560c:	fe442703          	lw	a4,-28(s0)
80005610:	0ff77713          	zext.b	a4,a4
80005614:	00e78023          	sb	a4,0(a5)
			output[i + (j << 2) + 1] = (output_word & 0x0000FF00) >> 8;
80005618:	fe442783          	lw	a5,-28(s0)
8000561c:	0087d693          	srli	a3,a5,0x8
80005620:	fe842783          	lw	a5,-24(s0)
80005624:	00279713          	slli	a4,a5,0x2
80005628:	fec42783          	lw	a5,-20(s0)
8000562c:	97ba                	add	a5,a5,a4
8000562e:	0785                	addi	a5,a5,1
80005630:	fd042703          	lw	a4,-48(s0)
80005634:	97ba                	add	a5,a5,a4
80005636:	0ff6f713          	zext.b	a4,a3
8000563a:	00e78023          	sb	a4,0(a5)
			output[i + (j << 2) + 2] = (output_word & 0x00FF0000) >> 16;
8000563e:	fe442783          	lw	a5,-28(s0)
80005642:	0107d693          	srli	a3,a5,0x10
80005646:	fe842783          	lw	a5,-24(s0)
8000564a:	00279713          	slli	a4,a5,0x2
8000564e:	fec42783          	lw	a5,-20(s0)
80005652:	97ba                	add	a5,a5,a4
80005654:	0789                	addi	a5,a5,2
80005656:	fd042703          	lw	a4,-48(s0)
8000565a:	97ba                	add	a5,a5,a4
8000565c:	0ff6f713          	zext.b	a4,a3
80005660:	00e78023          	sb	a4,0(a5)
			output[i + (j << 2) + 3] = (output_word & 0xFF000000) >> 24;
80005664:	fe442783          	lw	a5,-28(s0)
80005668:	0187d693          	srli	a3,a5,0x18
8000566c:	fe842783          	lw	a5,-24(s0)
80005670:	00279713          	slli	a4,a5,0x2
80005674:	fec42783          	lw	a5,-20(s0)
80005678:	97ba                	add	a5,a5,a4
8000567a:	078d                	addi	a5,a5,3
8000567c:	fd042703          	lw	a4,-48(s0)
80005680:	97ba                	add	a5,a5,a4
80005682:	0ff6f713          	zext.b	a4,a3
80005686:	00e78023          	sb	a4,0(a5)
		for(uint32_t j = 0; j < 4; j++)
8000568a:	fe842783          	lw	a5,-24(s0)
8000568e:	0785                	addi	a5,a5,1
80005690:	fef42423          	sw	a5,-24(s0)
80005694:	fe842703          	lw	a4,-24(s0)
80005698:	478d                	li	a5,3
8000569a:	f4e7f9e3          	bgeu	a5,a4,800055ec <CRYPTO_GCMPayloadPhase+0x64>
	for(uint32_t i = 0; i < input_length; i += 16)
8000569e:	fec42783          	lw	a5,-20(s0)
800056a2:	07c1                	addi	a5,a5,16
800056a4:	fef42623          	sw	a5,-20(s0)
800056a8:	fec42703          	lw	a4,-20(s0)
800056ac:	fd442783          	lw	a5,-44(s0)
800056b0:	f0f766e3          	bltu	a4,a5,800055bc <CRYPTO_GCMPayloadPhase+0x34>
		}
	}

	return 0;
800056b4:	4781                	li	a5,0
}
800056b6:	853e                	mv	a0,a5
800056b8:	50b2                	lw	ra,44(sp)
800056ba:	5422                	lw	s0,40(sp)
800056bc:	6145                	addi	sp,sp,48
800056be:	8082                	ret

800056c0 <CRYPTO_GCMLastBlockPhase>:
  *	@param	payload_size  ,  ,     
  *	@param	tag	  ,   16 
  * @retval uint32_t   
  */
uint32_t CRYPTO_GCMLastBlockPhase(CRYPTO_Init_TypeDef* crypto, uint32_t additional_size, uint32_t payload_size, unsigned char *tag)
{
800056c0:	7179                	addi	sp,sp,-48
800056c2:	d606                	sw	ra,44(sp)
800056c4:	d422                	sw	s0,40(sp)
800056c6:	1800                	addi	s0,sp,48
800056c8:	fca42e23          	sw	a0,-36(s0)
800056cc:	fcb42c23          	sw	a1,-40(s0)
800056d0:	fcc42a23          	sw	a2,-44(s0)
800056d4:	fcd42823          	sw	a3,-48(s0)
	if (crypto->Algorithm == CRYPTO_Algo_MAGMA)
800056d8:	fdc42783          	lw	a5,-36(s0)
800056dc:	43d8                	lw	a4,4(a5)
800056de:	4789                	li	a5,2
800056e0:	00f71463          	bne	a4,a5,800056e8 <CRYPTO_GCMLastBlockPhase+0x28>
		return 1;
800056e4:	4785                	li	a5,1
800056e6:	a0cd                	j	800057c8 <CRYPTO_GCMLastBlockPhase+0x108>

	CRYPTO_GCMPhaseConfig(CRYPTO_GCM_PHASE_LAST_BLOCK);
800056e8:	450d                	li	a0,3
800056ea:	9feff0ef          	jal	ra,800048e8 <CRYPTO_GCMPhaseConfig>

	CRYPTO_SetTextInput(0, 0);
800056ee:	4581                	li	a1,0
800056f0:	4501                	li	a0,0
800056f2:	a76ff0ef          	jal	ra,80004968 <CRYPTO_SetTextInput>
	CRYPTO_SetTextInput(2, 0);
800056f6:	4581                	li	a1,0
800056f8:	4509                	li	a0,2
800056fa:	a6eff0ef          	jal	ra,80004968 <CRYPTO_SetTextInput>
	CRYPTO_SetTextInput(1, additional_size << 3);
800056fe:	fd842783          	lw	a5,-40(s0)
80005702:	078e                	slli	a5,a5,0x3
80005704:	85be                	mv	a1,a5
80005706:	4505                	li	a0,1
80005708:	a60ff0ef          	jal	ra,80004968 <CRYPTO_SetTextInput>
	CRYPTO_SetTextInput(3, payload_size << 3);
8000570c:	fd442783          	lw	a5,-44(s0)
80005710:	078e                	slli	a5,a5,0x3
80005712:	85be                	mv	a1,a5
80005714:	450d                	li	a0,3
80005716:	a52ff0ef          	jal	ra,80004968 <CRYPTO_SetTextInput>

	while (!CRYPTO_ReadyStatus()) {}
8000571a:	0001                	nop
8000571c:	ae6ff0ef          	jal	ra,80004a02 <CRYPTO_ReadyStatus>
80005720:	87aa                	mv	a5,a0
80005722:	dfed                	beqz	a5,8000571c <CRYPTO_GCMLastBlockPhase+0x5c>
	CRYPTO_StartCmd();
80005724:	922ff0ef          	jal	ra,80004846 <CRYPTO_StartCmd>
	while (!CRYPTO_ReadyStatus()) {}
80005728:	0001                	nop
8000572a:	ad8ff0ef          	jal	ra,80004a02 <CRYPTO_ReadyStatus>
8000572e:	87aa                	mv	a5,a0
80005730:	dfed                	beqz	a5,8000572a <CRYPTO_GCMLastBlockPhase+0x6a>

	for(uint32_t i = 0; i < 16; i += 4)
80005732:	fe042623          	sw	zero,-20(s0)
80005736:	a059                	j	800057bc <CRYPTO_GCMLastBlockPhase+0xfc>
	{
		uint32_t output_word = CRYPTO_GetGCMTag(i >> 2);
80005738:	fec42783          	lw	a5,-20(s0)
8000573c:	8389                	srli	a5,a5,0x2
8000573e:	853e                	mv	a0,a5
80005740:	a9eff0ef          	jal	ra,800049de <CRYPTO_GetGCMTag>
80005744:	fea42423          	sw	a0,-24(s0)

		tag[i    ] = (output_word & 0x000000FF);
80005748:	fd042703          	lw	a4,-48(s0)
8000574c:	fec42783          	lw	a5,-20(s0)
80005750:	97ba                	add	a5,a5,a4
80005752:	fe842703          	lw	a4,-24(s0)
80005756:	0ff77713          	zext.b	a4,a4
8000575a:	00e78023          	sb	a4,0(a5)
		tag[i + 1] = (output_word & 0x0000FF00) >> 8;
8000575e:	fe842783          	lw	a5,-24(s0)
80005762:	0087d693          	srli	a3,a5,0x8
80005766:	fec42783          	lw	a5,-20(s0)
8000576a:	0785                	addi	a5,a5,1
8000576c:	fd042703          	lw	a4,-48(s0)
80005770:	97ba                	add	a5,a5,a4
80005772:	0ff6f713          	zext.b	a4,a3
80005776:	00e78023          	sb	a4,0(a5)
		tag[i + 2] = (output_word & 0x00FF0000) >> 16;
8000577a:	fe842783          	lw	a5,-24(s0)
8000577e:	0107d693          	srli	a3,a5,0x10
80005782:	fec42783          	lw	a5,-20(s0)
80005786:	0789                	addi	a5,a5,2
80005788:	fd042703          	lw	a4,-48(s0)
8000578c:	97ba                	add	a5,a5,a4
8000578e:	0ff6f713          	zext.b	a4,a3
80005792:	00e78023          	sb	a4,0(a5)
		tag[i + 3] = (output_word & 0xFF000000) >> 24;
80005796:	fe842783          	lw	a5,-24(s0)
8000579a:	0187d693          	srli	a3,a5,0x18
8000579e:	fec42783          	lw	a5,-20(s0)
800057a2:	078d                	addi	a5,a5,3
800057a4:	fd042703          	lw	a4,-48(s0)
800057a8:	97ba                	add	a5,a5,a4
800057aa:	0ff6f713          	zext.b	a4,a3
800057ae:	00e78023          	sb	a4,0(a5)
	for(uint32_t i = 0; i < 16; i += 4)
800057b2:	fec42783          	lw	a5,-20(s0)
800057b6:	0791                	addi	a5,a5,4
800057b8:	fef42623          	sw	a5,-20(s0)
800057bc:	fec42703          	lw	a4,-20(s0)
800057c0:	47bd                	li	a5,15
800057c2:	f6e7fbe3          	bgeu	a5,a4,80005738 <CRYPTO_GCMLastBlockPhase+0x78>
	}

	return 0;
800057c6:	4781                	li	a5,0
}
800057c8:	853e                	mv	a0,a5
800057ca:	50b2                	lw	ra,44(sp)
800057cc:	5422                	lw	s0,40(sp)
800057ce:	6145                	addi	sp,sp,48
800057d0:	8082                	ret

800057d2 <DMA_ProtectConfig>:
  * @brief         DMA   
  * @param   CtrlProtect  ,   
  * @retval  void
  */
__STATIC_INLINE void DMA_ProtectConfig(DMA_Protect_TypeDef* CtrlProtect)
{
800057d2:	1101                	addi	sp,sp,-32
800057d4:	ce22                	sw	s0,28(sp)
800057d6:	1000                	addi	s0,sp,32
800057d8:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_FUNCTIONAL_STATE(CtrlProtect->Bufferable));
    assert_param(IS_FUNCTIONAL_STATE(CtrlProtect->Cacheable));
    assert_param(IS_FUNCTIONAL_STATE(CtrlProtect->Priveleged));

    MODIFY_REG(DMA->CFG, DMA_CFG_CHPROT_Msk, ((CtrlProtect->Priveleged << (DMA_CFG_CHPROT_Pos + 0)) |
800057dc:	3000c7b7          	lui	a5,0x3000c
800057e0:	43dc                	lw	a5,4(a5)
800057e2:	ff87f693          	andi	a3,a5,-8
800057e6:	fec42783          	lw	a5,-20(s0)
800057ea:	4398                	lw	a4,0(a5)
800057ec:	fec42783          	lw	a5,-20(s0)
800057f0:	43dc                	lw	a5,4(a5)
800057f2:	0786                	slli	a5,a5,0x1
800057f4:	8f5d                	or	a4,a4,a5
800057f6:	fec42783          	lw	a5,-20(s0)
800057fa:	479c                	lw	a5,8(a5)
800057fc:	078a                	slli	a5,a5,0x2
800057fe:	8f5d                	or	a4,a4,a5
80005800:	3000c7b7          	lui	a5,0x3000c
80005804:	8f55                	or	a4,a4,a3
80005806:	c3d8                	sw	a4,4(a5)
                                              (CtrlProtect->Bufferable << (DMA_CFG_CHPROT_Pos + 1)) |
                                              (CtrlProtect->Cacheable << (DMA_CFG_CHPROT_Pos + 2))));
}
80005808:	0001                	nop
8000580a:	4472                	lw	s0,28(sp)
8000580c:	6105                	addi	sp,sp,32
8000580e:	8082                	ret

80005810 <DMA_UseBurstCmd>:
  *                        DMA_Channel_x  @ref DMA_Channel_Define.
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void DMA_UseBurstCmd(uint32_t Channel, FunctionalState State)
{
80005810:	1101                	addi	sp,sp,-32
80005812:	ce22                	sw	s0,28(sp)
80005814:	1000                	addi	s0,sp,32
80005816:	fea42623          	sw	a0,-20(s0)
8000581a:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_DMA_CHANNEL(Channel));
    assert_param(IS_FUNCTIONAL_STATE(State));

    if (State == ENABLE)
8000581e:	fe842703          	lw	a4,-24(s0)
80005822:	4785                	li	a5,1
80005824:	00f71863          	bne	a4,a5,80005834 <DMA_UseBurstCmd+0x24>
        WRITE_REG(DMA->USEBURSTSET, Channel);
80005828:	3000c7b7          	lui	a5,0x3000c
8000582c:	fec42703          	lw	a4,-20(s0)
80005830:	cf98                	sw	a4,24(a5)
    else
        WRITE_REG(DMA->USEBURSTCLR, Channel);
}
80005832:	a031                	j	8000583e <DMA_UseBurstCmd+0x2e>
        WRITE_REG(DMA->USEBURSTCLR, Channel);
80005834:	3000c7b7          	lui	a5,0x3000c
80005838:	fec42703          	lw	a4,-20(s0)
8000583c:	cfd8                	sw	a4,28(a5)
}
8000583e:	0001                	nop
80005840:	4472                	lw	s0,28(sp)
80005842:	6105                	addi	sp,sp,32
80005844:	8082                	ret

80005846 <DMA_ReqMaskCmd>:
  *                           DMA_Channel_x  @ref DMA_Channel_Define.
  * @param      State   
  * @retval     void
  */
__STATIC_INLINE void DMA_ReqMaskCmd(uint32_t Channel, FunctionalState State)
{
80005846:	1101                	addi	sp,sp,-32
80005848:	ce22                	sw	s0,28(sp)
8000584a:	1000                	addi	s0,sp,32
8000584c:	fea42623          	sw	a0,-20(s0)
80005850:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_DMA_CHANNEL(Channel));
    assert_param(IS_FUNCTIONAL_STATE(State));

    if (State == ENABLE)
80005854:	fe842703          	lw	a4,-24(s0)
80005858:	4785                	li	a5,1
8000585a:	00f71863          	bne	a4,a5,8000586a <DMA_ReqMaskCmd+0x24>
        WRITE_REG(DMA->REQMASKSET, Channel);
8000585e:	3000c7b7          	lui	a5,0x3000c
80005862:	fec42703          	lw	a4,-20(s0)
80005866:	d398                	sw	a4,32(a5)
    else
        WRITE_REG(DMA->REQMASKCLR, Channel);
}
80005868:	a031                	j	80005874 <DMA_ReqMaskCmd+0x2e>
        WRITE_REG(DMA->REQMASKCLR, Channel);
8000586a:	3000c7b7          	lui	a5,0x3000c
8000586e:	fec42703          	lw	a4,-20(s0)
80005872:	d3d8                	sw	a4,36(a5)
}
80005874:	0001                	nop
80005876:	4472                	lw	s0,28(sp)
80005878:	6105                	addi	sp,sp,32
8000587a:	8082                	ret

8000587c <DMA_ChannelEnableCmd>:
  *                        DMA_Channel_x  @ref DMA_Channel_Define.
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void DMA_ChannelEnableCmd(uint32_t Channel, FunctionalState State)
{
8000587c:	1101                	addi	sp,sp,-32
8000587e:	ce22                	sw	s0,28(sp)
80005880:	1000                	addi	s0,sp,32
80005882:	fea42623          	sw	a0,-20(s0)
80005886:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_DMA_CHANNEL(Channel));
    assert_param(IS_FUNCTIONAL_STATE(State));

    if (State == ENABLE)
8000588a:	fe842703          	lw	a4,-24(s0)
8000588e:	4785                	li	a5,1
80005890:	00f71863          	bne	a4,a5,800058a0 <DMA_ChannelEnableCmd+0x24>
        WRITE_REG(DMA->ENSET, Channel);
80005894:	3000c7b7          	lui	a5,0x3000c
80005898:	fec42703          	lw	a4,-20(s0)
8000589c:	d798                	sw	a4,40(a5)
    else
        WRITE_REG(DMA->ENCLR, Channel);
}
8000589e:	a031                	j	800058aa <DMA_ChannelEnableCmd+0x2e>
        WRITE_REG(DMA->ENCLR, Channel);
800058a0:	3000c7b7          	lui	a5,0x3000c
800058a4:	fec42703          	lw	a4,-20(s0)
800058a8:	d7d8                	sw	a4,44(a5)
}
800058aa:	0001                	nop
800058ac:	4472                	lw	s0,28(sp)
800058ae:	6105                	addi	sp,sp,32
800058b0:	8082                	ret

800058b2 <DMA_AltCtrlCmd>:
  *                        DMA_Channel_x  @ref DMA_Channel_Define.
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void DMA_AltCtrlCmd(uint32_t Channel, FunctionalState State)
{
800058b2:	1101                	addi	sp,sp,-32
800058b4:	ce22                	sw	s0,28(sp)
800058b6:	1000                	addi	s0,sp,32
800058b8:	fea42623          	sw	a0,-20(s0)
800058bc:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_DMA_CHANNEL(Channel));
    assert_param(IS_FUNCTIONAL_STATE(State));

    if (State == ENABLE)
800058c0:	fe842703          	lw	a4,-24(s0)
800058c4:	4785                	li	a5,1
800058c6:	00f71863          	bne	a4,a5,800058d6 <DMA_AltCtrlCmd+0x24>
        WRITE_REG(DMA->PRIALTSET, Channel);
800058ca:	3000c7b7          	lui	a5,0x3000c
800058ce:	fec42703          	lw	a4,-20(s0)
800058d2:	db98                	sw	a4,48(a5)
    else
        WRITE_REG(DMA->PRIALTCLR, Channel);
}
800058d4:	a031                	j	800058e0 <DMA_AltCtrlCmd+0x2e>
        WRITE_REG(DMA->PRIALTCLR, Channel);
800058d6:	3000c7b7          	lui	a5,0x3000c
800058da:	fec42703          	lw	a4,-20(s0)
800058de:	dbd8                	sw	a4,52(a5)
}
800058e0:	0001                	nop
800058e2:	4472                	lw	s0,28(sp)
800058e4:	6105                	addi	sp,sp,32
800058e6:	8082                	ret

800058e8 <DMA_HighPriorityCmd>:
  *                        DMA_Channel_x  @ref DMA_Channel_Define.
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void DMA_HighPriorityCmd(uint32_t Channel, FunctionalState State)
{
800058e8:	1101                	addi	sp,sp,-32
800058ea:	ce22                	sw	s0,28(sp)
800058ec:	1000                	addi	s0,sp,32
800058ee:	fea42623          	sw	a0,-20(s0)
800058f2:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_DMA_CHANNEL(Channel));
    assert_param(IS_FUNCTIONAL_STATE(State));

    if (State == ENABLE)
800058f6:	fe842703          	lw	a4,-24(s0)
800058fa:	4785                	li	a5,1
800058fc:	00f71863          	bne	a4,a5,8000590c <DMA_HighPriorityCmd+0x24>
        WRITE_REG(DMA->PRIORITYSET, Channel);
80005900:	3000c7b7          	lui	a5,0x3000c
80005904:	fec42703          	lw	a4,-20(s0)
80005908:	df98                	sw	a4,56(a5)
    else
        WRITE_REG(DMA->PRIORITYCLR, Channel);
}
8000590a:	a031                	j	80005916 <DMA_HighPriorityCmd+0x2e>
        WRITE_REG(DMA->PRIORITYCLR, Channel);
8000590c:	3000c7b7          	lui	a5,0x3000c
80005910:	fec42703          	lw	a4,-20(s0)
80005914:	dfd8                	sw	a4,60(a5)
}
80005916:	0001                	nop
80005918:	4472                	lw	s0,28(sp)
8000591a:	6105                	addi	sp,sp,32
8000591c:	8082                	ret

8000591e <DMA_ChannelDeInit>:
  * @param   ChannelStruct      @ref DMA_Channel_TypeDef,
  *                             
  * @retval  void
  */
void DMA_ChannelDeInit(DMA_Channel_TypeDef* ChannelStruct)
{
8000591e:	1101                	addi	sp,sp,-32
80005920:	ce22                	sw	s0,28(sp)
80005922:	1000                	addi	s0,sp,32
80005924:	fea42623          	sw	a0,-20(s0)
    ChannelStruct->SRC_DATA_END_PTR = 0;
80005928:	fec42783          	lw	a5,-20(s0)
8000592c:	0007a023          	sw	zero,0(a5) # 3000c000 <STACK_SIZE+0x3000b800>
    ChannelStruct->DST_DATA_END_PTR = 0;
80005930:	fec42783          	lw	a5,-20(s0)
80005934:	0007a223          	sw	zero,4(a5)
    ChannelStruct->CHANNEL_CFG = 0;
80005938:	fec42783          	lw	a5,-20(s0)
8000593c:	0007a423          	sw	zero,8(a5)
}
80005940:	0001                	nop
80005942:	4472                	lw	s0,28(sp)
80005944:	6105                	addi	sp,sp,32
80005946:	8082                	ret

80005948 <DMA_ChannelInit>:
  * @param   ChannelInitStruct      @ref DMA_ChannelInit_TypeDef,
  *                                 
  * @retval  void
  */
void DMA_ChannelInit(DMA_Channel_TypeDef* ChannelStruct, DMA_ChannelInit_TypeDef* ChannelInitStruct)
{
80005948:	1101                	addi	sp,sp,-32
8000594a:	ce22                	sw	s0,28(sp)
8000594c:	1000                	addi	s0,sp,32
8000594e:	fea42623          	sw	a0,-20(s0)
80005952:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_FUNCTIONAL_STATE(ChannelInitStruct->SrcProtect.Bufferable));
    assert_param(IS_FUNCTIONAL_STATE(ChannelInitStruct->SrcProtect.Cacheable));
    assert_param(IS_FUNCTIONAL_STATE(ChannelInitStruct->SrcProtect.Priveleged));

    /*  */
    ChannelStruct->SRC_DATA_END_PTR = (uint32_t)ChannelInitStruct->SrcDataEndPtr;
80005956:	fe842783          	lw	a5,-24(s0)
8000595a:	439c                	lw	a5,0(a5)
8000595c:	873e                	mv	a4,a5
8000595e:	fec42783          	lw	a5,-20(s0)
80005962:	c398                	sw	a4,0(a5)
    ChannelStruct->CHANNEL_CFG_bit.SRC_SIZE = ChannelInitStruct->SrcDataSize;
80005964:	fe842783          	lw	a5,-24(s0)
80005968:	5b9c                	lw	a5,48(a5)
8000596a:	8b8d                	andi	a5,a5,3
8000596c:	0ff7f713          	zext.b	a4,a5
80005970:	fec42783          	lw	a5,-20(s0)
80005974:	8b0d                	andi	a4,a4,3
80005976:	0746                	slli	a4,a4,0x11
80005978:	4790                	lw	a2,8(a5)
8000597a:	fffa06b7          	lui	a3,0xfffa0
8000597e:	16fd                	addi	a3,a3,-1 # fff9ffff <__data_source_start+0x7ff981f3>
80005980:	8ef1                	and	a3,a3,a2
80005982:	8f55                	or	a4,a4,a3
80005984:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.SRC_INC = ChannelInitStruct->SrcDataInc;
80005986:	fe842783          	lw	a5,-24(s0)
8000598a:	5f9c                	lw	a5,56(a5)
8000598c:	8b8d                	andi	a5,a5,3
8000598e:	0ff7f713          	zext.b	a4,a5
80005992:	fec42783          	lw	a5,-20(s0)
80005996:	8b0d                	andi	a4,a4,3
80005998:	073e                	slli	a4,a4,0xf
8000599a:	4790                	lw	a2,8(a5)
8000599c:	76a1                	lui	a3,0xfffe8
8000599e:	16fd                	addi	a3,a3,-1 # fffe7fff <__data_source_start+0x7ffe01f3>
800059a0:	8ef1                	and	a3,a3,a2
800059a2:	8f55                	or	a4,a4,a3
800059a4:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.SRC_PROT_BUFF = ChannelInitStruct->SrcProtect.Bufferable;
800059a6:	fe842783          	lw	a5,-24(s0)
800059aa:	4fdc                	lw	a5,28(a5)
800059ac:	8b85                	andi	a5,a5,1
800059ae:	0ff7f713          	zext.b	a4,a5
800059b2:	fec42783          	lw	a5,-20(s0)
800059b6:	8b05                	andi	a4,a4,1
800059b8:	076e                	slli	a4,a4,0x1b
800059ba:	4790                	lw	a2,8(a5)
800059bc:	f80006b7          	lui	a3,0xf8000
800059c0:	16fd                	addi	a3,a3,-1 # f7ffffff <__data_source_start+0x77ff81f3>
800059c2:	8ef1                	and	a3,a3,a2
800059c4:	8f55                	or	a4,a4,a3
800059c6:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.SRC_PROT_PRIV = ChannelInitStruct->SrcProtect.Priveleged;
800059c8:	fe842783          	lw	a5,-24(s0)
800059cc:	4f9c                	lw	a5,24(a5)
800059ce:	8b85                	andi	a5,a5,1
800059d0:	0ff7f713          	zext.b	a4,a5
800059d4:	fec42783          	lw	a5,-20(s0)
800059d8:	8b05                	andi	a4,a4,1
800059da:	076a                	slli	a4,a4,0x1a
800059dc:	4790                	lw	a2,8(a5)
800059de:	fc0006b7          	lui	a3,0xfc000
800059e2:	16fd                	addi	a3,a3,-1 # fbffffff <__data_source_start+0x7bff81f3>
800059e4:	8ef1                	and	a3,a3,a2
800059e6:	8f55                	or	a4,a4,a3
800059e8:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.SRC_PROT_CACHE = ChannelInitStruct->SrcProtect.Cacheable;
800059ea:	fe842783          	lw	a5,-24(s0)
800059ee:	539c                	lw	a5,32(a5)
800059f0:	8b85                	andi	a5,a5,1
800059f2:	0ff7f713          	zext.b	a4,a5
800059f6:	fec42783          	lw	a5,-20(s0)
800059fa:	8b05                	andi	a4,a4,1
800059fc:	0772                	slli	a4,a4,0x1c
800059fe:	4790                	lw	a2,8(a5)
80005a00:	f00006b7          	lui	a3,0xf0000
80005a04:	16fd                	addi	a3,a3,-1 # efffffff <__data_source_start+0x6fff81f3>
80005a06:	8ef1                	and	a3,a3,a2
80005a08:	8f55                	or	a4,a4,a3
80005a0a:	c798                	sw	a4,8(a5)
    /*  */
    ChannelStruct->DST_DATA_END_PTR = (uint32_t)ChannelInitStruct->DstDataEndPtr;
80005a0c:	fe842783          	lw	a5,-24(s0)
80005a10:	43dc                	lw	a5,4(a5)
80005a12:	873e                	mv	a4,a5
80005a14:	fec42783          	lw	a5,-20(s0)
80005a18:	c3d8                	sw	a4,4(a5)
    ChannelStruct->CHANNEL_CFG_bit.DST_SIZE = ChannelInitStruct->DstDataSize;
80005a1a:	fe842783          	lw	a5,-24(s0)
80005a1e:	5bdc                	lw	a5,52(a5)
80005a20:	8b8d                	andi	a5,a5,3
80005a22:	0ff7f713          	zext.b	a4,a5
80005a26:	fec42783          	lw	a5,-20(s0)
80005a2a:	8b0d                	andi	a4,a4,3
80005a2c:	0756                	slli	a4,a4,0x15
80005a2e:	4790                	lw	a2,8(a5)
80005a30:	ffa006b7          	lui	a3,0xffa00
80005a34:	16fd                	addi	a3,a3,-1 # ff9fffff <__data_source_start+0x7f9f81f3>
80005a36:	8ef1                	and	a3,a3,a2
80005a38:	8f55                	or	a4,a4,a3
80005a3a:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.DST_INC = ChannelInitStruct->DstDataInc;
80005a3c:	fe842783          	lw	a5,-24(s0)
80005a40:	5fdc                	lw	a5,60(a5)
80005a42:	8b8d                	andi	a5,a5,3
80005a44:	0ff7f713          	zext.b	a4,a5
80005a48:	fec42783          	lw	a5,-20(s0)
80005a4c:	8b0d                	andi	a4,a4,3
80005a4e:	074e                	slli	a4,a4,0x13
80005a50:	4790                	lw	a2,8(a5)
80005a52:	ffe806b7          	lui	a3,0xffe80
80005a56:	16fd                	addi	a3,a3,-1 # ffe7ffff <__data_source_start+0x7fe781f3>
80005a58:	8ef1                	and	a3,a3,a2
80005a5a:	8f55                	or	a4,a4,a3
80005a5c:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.DST_PROT_BUFF = ChannelInitStruct->DstProtect.Bufferable;
80005a5e:	fe842783          	lw	a5,-24(s0)
80005a62:	579c                	lw	a5,40(a5)
80005a64:	8b85                	andi	a5,a5,1
80005a66:	0ff7f713          	zext.b	a4,a5
80005a6a:	fec42783          	lw	a5,-20(s0)
80005a6e:	8b05                	andi	a4,a4,1
80005a70:	0762                	slli	a4,a4,0x18
80005a72:	4790                	lw	a2,8(a5)
80005a74:	ff0006b7          	lui	a3,0xff000
80005a78:	16fd                	addi	a3,a3,-1 # feffffff <__data_source_start+0x7eff81f3>
80005a7a:	8ef1                	and	a3,a3,a2
80005a7c:	8f55                	or	a4,a4,a3
80005a7e:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.DST_PROT_PRIV = ChannelInitStruct->DstProtect.Priveleged;
80005a80:	fe842783          	lw	a5,-24(s0)
80005a84:	53dc                	lw	a5,36(a5)
80005a86:	8b85                	andi	a5,a5,1
80005a88:	0ff7f713          	zext.b	a4,a5
80005a8c:	fec42783          	lw	a5,-20(s0)
80005a90:	8b05                	andi	a4,a4,1
80005a92:	075e                	slli	a4,a4,0x17
80005a94:	4790                	lw	a2,8(a5)
80005a96:	ff8006b7          	lui	a3,0xff800
80005a9a:	16fd                	addi	a3,a3,-1 # ff7fffff <__data_source_start+0x7f7f81f3>
80005a9c:	8ef1                	and	a3,a3,a2
80005a9e:	8f55                	or	a4,a4,a3
80005aa0:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.DST_PROT_CACHE = ChannelInitStruct->DstProtect.Cacheable;
80005aa2:	fe842783          	lw	a5,-24(s0)
80005aa6:	57dc                	lw	a5,44(a5)
80005aa8:	8b85                	andi	a5,a5,1
80005aaa:	0ff7f713          	zext.b	a4,a5
80005aae:	fec42783          	lw	a5,-20(s0)
80005ab2:	8b05                	andi	a4,a4,1
80005ab4:	0766                	slli	a4,a4,0x19
80005ab6:	4790                	lw	a2,8(a5)
80005ab8:	fe0006b7          	lui	a3,0xfe000
80005abc:	16fd                	addi	a3,a3,-1 # fdffffff <__data_source_start+0x7dff81f3>
80005abe:	8ef1                	and	a3,a3,a2
80005ac0:	8f55                	or	a4,a4,a3
80005ac2:	c798                	sw	a4,8(a5)
    /*  */
    ChannelStruct->CHANNEL_CFG_bit.NEXT_USEBURST = ChannelInitStruct->NextUseburst;
80005ac4:	fe842783          	lw	a5,-24(s0)
80005ac8:	47dc                	lw	a5,12(a5)
80005aca:	8b85                	andi	a5,a5,1
80005acc:	0ff7f713          	zext.b	a4,a5
80005ad0:	fec42783          	lw	a5,-20(s0)
80005ad4:	8b05                	andi	a4,a4,1
80005ad6:	4794                	lw	a3,8(a5)
80005ad8:	9af9                	andi	a3,a3,-2
80005ada:	8f55                	or	a4,a4,a3
80005adc:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.R_POWER = ChannelInitStruct->ArbitrationRate;
80005ade:	fe842783          	lw	a5,-24(s0)
80005ae2:	4bdc                	lw	a5,20(a5)
80005ae4:	8bbd                	andi	a5,a5,15
80005ae6:	0ff7f713          	zext.b	a4,a5
80005aea:	fec42783          	lw	a5,-20(s0)
80005aee:	8b3d                	andi	a4,a4,15
80005af0:	0706                	slli	a4,a4,0x1
80005af2:	4794                	lw	a3,8(a5)
80005af4:	9a85                	andi	a3,a3,-31
80005af6:	8f55                	or	a4,a4,a3
80005af8:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.N_MINUS_1 = ChannelInitStruct->TransfersTotal - 1;
80005afa:	fe842783          	lw	a5,-24(s0)
80005afe:	4b9c                	lw	a5,16(a5)
80005b00:	07c2                	slli	a5,a5,0x10
80005b02:	83c1                	srli	a5,a5,0x10
80005b04:	17fd                	addi	a5,a5,-1
80005b06:	07c2                	slli	a5,a5,0x10
80005b08:	83c1                	srli	a5,a5,0x10
80005b0a:	3ff7f793          	andi	a5,a5,1023
80005b0e:	01079713          	slli	a4,a5,0x10
80005b12:	8341                	srli	a4,a4,0x10
80005b14:	fec42783          	lw	a5,-20(s0)
80005b18:	3ff77713          	andi	a4,a4,1023
80005b1c:	0716                	slli	a4,a4,0x5
80005b1e:	4790                	lw	a2,8(a5)
80005b20:	76e1                	lui	a3,0xffff8
80005b22:	06fd                	addi	a3,a3,31 # ffff801f <__data_source_start+0x7fff0213>
80005b24:	8ef1                	and	a3,a3,a2
80005b26:	8f55                	or	a4,a4,a3
80005b28:	c798                	sw	a4,8(a5)
    ChannelStruct->CHANNEL_CFG_bit.CYCLE_CTRL = ChannelInitStruct->Mode;
80005b2a:	fe842783          	lw	a5,-24(s0)
80005b2e:	479c                	lw	a5,8(a5)
80005b30:	8b9d                	andi	a5,a5,7
80005b32:	0ff7f713          	zext.b	a4,a5
80005b36:	fec42783          	lw	a5,-20(s0)
80005b3a:	0776                	slli	a4,a4,0x1d
80005b3c:	4790                	lw	a2,8(a5)
80005b3e:	200006b7          	lui	a3,0x20000
80005b42:	16fd                	addi	a3,a3,-1 # 1fffffff <STACK_SIZE+0x1ffff7ff>
80005b44:	8ef1                	and	a3,a3,a2
80005b46:	8f55                	or	a4,a4,a3
80005b48:	c798                	sw	a4,8(a5)
}
80005b4a:	0001                	nop
80005b4c:	4472                	lw	s0,28(sp)
80005b4e:	6105                	addi	sp,sp,32
80005b50:	8082                	ret

80005b52 <DMA_ChannelStructInit>:
  * @param   ChannelInitStruct      @ref DMA_ChannelInit_TypeDef,
  *                               
  * @retval  void
  */
void DMA_ChannelStructInit(DMA_ChannelInit_TypeDef* ChannelInitStruct)
{
80005b52:	1101                	addi	sp,sp,-32
80005b54:	ce22                	sw	s0,28(sp)
80005b56:	1000                	addi	s0,sp,32
80005b58:	fea42623          	sw	a0,-20(s0)
    /*  */
    ChannelInitStruct->SrcDataEndPtr = (uint32_t*)0x00000000;
80005b5c:	fec42783          	lw	a5,-20(s0)
80005b60:	0007a023          	sw	zero,0(a5)
    ChannelInitStruct->SrcDataSize = DMA_DataSize_8;
80005b64:	fec42783          	lw	a5,-20(s0)
80005b68:	0207a823          	sw	zero,48(a5)
    ChannelInitStruct->SrcDataInc = DMA_DataInc_Disable;
80005b6c:	fec42783          	lw	a5,-20(s0)
80005b70:	470d                	li	a4,3
80005b72:	df98                	sw	a4,56(a5)
    ChannelInitStruct->SrcProtect.Bufferable = DISABLE;
80005b74:	fec42783          	lw	a5,-20(s0)
80005b78:	0007ae23          	sw	zero,28(a5)
    ChannelInitStruct->SrcProtect.Priveleged = DISABLE;
80005b7c:	fec42783          	lw	a5,-20(s0)
80005b80:	0007ac23          	sw	zero,24(a5)
    ChannelInitStruct->SrcProtect.Cacheable = DISABLE;
80005b84:	fec42783          	lw	a5,-20(s0)
80005b88:	0207a023          	sw	zero,32(a5)
    /*  */
    ChannelInitStruct->DstDataEndPtr = (uint32_t*)0x00000000;
80005b8c:	fec42783          	lw	a5,-20(s0)
80005b90:	0007a223          	sw	zero,4(a5)
    ChannelInitStruct->DstDataSize = DMA_DataSize_8;
80005b94:	fec42783          	lw	a5,-20(s0)
80005b98:	0207aa23          	sw	zero,52(a5)
    ChannelInitStruct->DstDataInc = DMA_DataInc_Disable;
80005b9c:	fec42783          	lw	a5,-20(s0)
80005ba0:	470d                	li	a4,3
80005ba2:	dfd8                	sw	a4,60(a5)
    ChannelInitStruct->DstProtect.Bufferable = DISABLE;
80005ba4:	fec42783          	lw	a5,-20(s0)
80005ba8:	0207a423          	sw	zero,40(a5)
    ChannelInitStruct->DstProtect.Priveleged = DISABLE;
80005bac:	fec42783          	lw	a5,-20(s0)
80005bb0:	0207a223          	sw	zero,36(a5)
    ChannelInitStruct->DstProtect.Cacheable = DISABLE;
80005bb4:	fec42783          	lw	a5,-20(s0)
80005bb8:	0207a623          	sw	zero,44(a5)
    /*  */
    ChannelInitStruct->NextUseburst = DISABLE;
80005bbc:	fec42783          	lw	a5,-20(s0)
80005bc0:	0007a623          	sw	zero,12(a5)
    ChannelInitStruct->ArbitrationRate = DMA_ArbitrationRate_1;
80005bc4:	fec42783          	lw	a5,-20(s0)
80005bc8:	0007aa23          	sw	zero,20(a5)
    ChannelInitStruct->TransfersTotal = 1;
80005bcc:	fec42783          	lw	a5,-20(s0)
80005bd0:	4705                	li	a4,1
80005bd2:	cb98                	sw	a4,16(a5)
    ChannelInitStruct->Mode = DMA_Mode_Disable;
80005bd4:	fec42783          	lw	a5,-20(s0)
80005bd8:	0007a423          	sw	zero,8(a5)
}
80005bdc:	0001                	nop
80005bde:	4472                	lw	s0,28(sp)
80005be0:	6105                	addi	sp,sp,32
80005be2:	8082                	ret

80005be4 <DMA_DeInit>:
/**
  * @brief     DMA
  * @retval  void
  */
void DMA_DeInit()
{
80005be4:	1141                	addi	sp,sp,-16
80005be6:	c622                	sw	s0,12(sp)
80005be8:	0800                	addi	s0,sp,16
    CLEAR_REG(DMA->CFG);
80005bea:	3000c7b7          	lui	a5,0x3000c
80005bee:	0007a223          	sw	zero,4(a5) # 3000c004 <STACK_SIZE+0x3000b804>
    CLEAR_REG(DMA->BASEPTR);
80005bf2:	3000c7b7          	lui	a5,0x3000c
80005bf6:	0007a423          	sw	zero,8(a5) # 3000c008 <STACK_SIZE+0x3000b808>
    WRITE_REG(DMA->ENCLR, DMA_Channel_All);
80005bfa:	3000c7b7          	lui	a5,0x3000c
80005bfe:	01000737          	lui	a4,0x1000
80005c02:	177d                	addi	a4,a4,-1 # ffffff <STACK_SIZE+0xfff7ff>
80005c04:	d7d8                	sw	a4,44(a5)
    WRITE_REG(DMA->PRIORITYCLR, DMA_Channel_All);
80005c06:	3000c7b7          	lui	a5,0x3000c
80005c0a:	01000737          	lui	a4,0x1000
80005c0e:	177d                	addi	a4,a4,-1 # ffffff <STACK_SIZE+0xfff7ff>
80005c10:	dfd8                	sw	a4,60(a5)
    WRITE_REG(DMA->PRIALTCLR, DMA_Channel_All);
80005c12:	3000c7b7          	lui	a5,0x3000c
80005c16:	01000737          	lui	a4,0x1000
80005c1a:	177d                	addi	a4,a4,-1 # ffffff <STACK_SIZE+0xfff7ff>
80005c1c:	dbd8                	sw	a4,52(a5)
    WRITE_REG(DMA->REQMASKCLR, DMA_Channel_All);
80005c1e:	3000c7b7          	lui	a5,0x3000c
80005c22:	01000737          	lui	a4,0x1000
80005c26:	177d                	addi	a4,a4,-1 # ffffff <STACK_SIZE+0xfff7ff>
80005c28:	d3d8                	sw	a4,36(a5)
    WRITE_REG(DMA->USEBURSTCLR, DMA_Channel_All);
80005c2a:	3000c7b7          	lui	a5,0x3000c
80005c2e:	01000737          	lui	a4,0x1000
80005c32:	177d                	addi	a4,a4,-1 # ffffff <STACK_SIZE+0xfff7ff>
80005c34:	cfd8                	sw	a4,28(a5)
}
80005c36:	0001                	nop
80005c38:	4432                	lw	s0,12(sp)
80005c3a:	0141                	addi	sp,sp,16
80005c3c:	8082                	ret

80005c3e <DMA_Init>:
  * @param   InitStruct      @ref DMA_Init_TypeDef,
  *                         
  * @retval  void
  */
void DMA_Init(DMA_Init_TypeDef* InitStruct)
{
80005c3e:	1101                	addi	sp,sp,-32
80005c40:	ce06                	sw	ra,28(sp)
80005c42:	cc22                	sw	s0,24(sp)
80005c44:	1000                	addi	s0,sp,32
80005c46:	fea42623          	sw	a0,-20(s0)
    DMA_ProtectConfig(&(InitStruct->CtrlProtect));
80005c4a:	fec42783          	lw	a5,-20(s0)
80005c4e:	0791                	addi	a5,a5,4 # 3000c004 <STACK_SIZE+0x3000b804>
80005c50:	853e                	mv	a0,a5
80005c52:	3641                	jal	800057d2 <DMA_ProtectConfig>
    DMA_UseBurstCmd(InitStruct->Channel, InitStruct->UseBurst);
80005c54:	fec42783          	lw	a5,-20(s0)
80005c58:	4398                	lw	a4,0(a5)
80005c5a:	fec42783          	lw	a5,-20(s0)
80005c5e:	4b9c                	lw	a5,16(a5)
80005c60:	85be                	mv	a1,a5
80005c62:	853a                	mv	a0,a4
80005c64:	3675                	jal	80005810 <DMA_UseBurstCmd>
    DMA_AltCtrlCmd(InitStruct->Channel, InitStruct->AltCtrl);
80005c66:	fec42783          	lw	a5,-20(s0)
80005c6a:	4398                	lw	a4,0(a5)
80005c6c:	fec42783          	lw	a5,-20(s0)
80005c70:	4f9c                	lw	a5,24(a5)
80005c72:	85be                	mv	a1,a5
80005c74:	853a                	mv	a0,a4
80005c76:	3935                	jal	800058b2 <DMA_AltCtrlCmd>
    DMA_HighPriorityCmd(InitStruct->Channel, InitStruct->HighPriority);
80005c78:	fec42783          	lw	a5,-20(s0)
80005c7c:	4398                	lw	a4,0(a5)
80005c7e:	fec42783          	lw	a5,-20(s0)
80005c82:	4fdc                	lw	a5,28(a5)
80005c84:	85be                	mv	a1,a5
80005c86:	853a                	mv	a0,a4
80005c88:	3185                	jal	800058e8 <DMA_HighPriorityCmd>
    DMA_ReqMaskCmd(InitStruct->Channel, InitStruct->ReqMask);
80005c8a:	fec42783          	lw	a5,-20(s0)
80005c8e:	4398                	lw	a4,0(a5)
80005c90:	fec42783          	lw	a5,-20(s0)
80005c94:	4bdc                	lw	a5,20(a5)
80005c96:	85be                	mv	a1,a5
80005c98:	853a                	mv	a0,a4
80005c9a:	3675                	jal	80005846 <DMA_ReqMaskCmd>
    DMA_ChannelEnableCmd(InitStruct->Channel, InitStruct->ChannelEnable);
80005c9c:	fec42783          	lw	a5,-20(s0)
80005ca0:	4398                	lw	a4,0(a5)
80005ca2:	fec42783          	lw	a5,-20(s0)
80005ca6:	539c                	lw	a5,32(a5)
80005ca8:	85be                	mv	a1,a5
80005caa:	853a                	mv	a0,a4
80005cac:	3ec1                	jal	8000587c <DMA_ChannelEnableCmd>
}
80005cae:	0001                	nop
80005cb0:	40f2                	lw	ra,28(sp)
80005cb2:	4462                	lw	s0,24(sp)
80005cb4:	6105                	addi	sp,sp,32
80005cb6:	8082                	ret

80005cb8 <DMA_StructInit>:
  * @param   InitStruct      @ref DMA_Init_TypeDef,
  *                        
  * @retval  void
  */
void DMA_StructInit(DMA_Init_TypeDef* InitStruct)
{
80005cb8:	1101                	addi	sp,sp,-32
80005cba:	ce22                	sw	s0,28(sp)
80005cbc:	1000                	addi	s0,sp,32
80005cbe:	fea42623          	sw	a0,-20(s0)
    InitStruct->Channel = DMA_Channel_All;
80005cc2:	fec42783          	lw	a5,-20(s0)
80005cc6:	01000737          	lui	a4,0x1000
80005cca:	177d                	addi	a4,a4,-1 # ffffff <STACK_SIZE+0xfff7ff>
80005ccc:	c398                	sw	a4,0(a5)
    InitStruct->ChannelEnable = DISABLE;
80005cce:	fec42783          	lw	a5,-20(s0)
80005cd2:	0207a023          	sw	zero,32(a5)
    InitStruct->HighPriority = DISABLE;
80005cd6:	fec42783          	lw	a5,-20(s0)
80005cda:	0007ae23          	sw	zero,28(a5)
    InitStruct->AltCtrl = DISABLE;
80005cde:	fec42783          	lw	a5,-20(s0)
80005ce2:	0007ac23          	sw	zero,24(a5)
    InitStruct->ReqMask = DISABLE;
80005ce6:	fec42783          	lw	a5,-20(s0)
80005cea:	0007aa23          	sw	zero,20(a5)
    InitStruct->UseBurst = DISABLE;
80005cee:	fec42783          	lw	a5,-20(s0)
80005cf2:	0007a823          	sw	zero,16(a5)
    InitStruct->CtrlProtect.Bufferable = DISABLE;
80005cf6:	fec42783          	lw	a5,-20(s0)
80005cfa:	0007a423          	sw	zero,8(a5)
    InitStruct->CtrlProtect.Cacheable = DISABLE;
80005cfe:	fec42783          	lw	a5,-20(s0)
80005d02:	0007a623          	sw	zero,12(a5)
    InitStruct->CtrlProtect.Priveleged = DISABLE;
80005d06:	fec42783          	lw	a5,-20(s0)
80005d0a:	0007a223          	sw	zero,4(a5)
}
80005d0e:	0001                	nop
80005d10:	4472                	lw	s0,28(sp)
80005d12:	6105                	addi	sp,sp,32
80005d14:	8082                	ret

80005d16 <RCU_AHBRstCmd>:
{
80005d16:	1101                	addi	sp,sp,-32
80005d18:	ce22                	sw	s0,28(sp)
80005d1a:	1000                	addi	s0,sp,32
80005d1c:	fea42623          	sw	a0,-20(s0)
80005d20:	feb42423          	sw	a1,-24(s0)
    MODIFY_REG(RCU->RSTDISAHB, AHBRst, State ? AHBRst : 0);
80005d24:	3000e7b7          	lui	a5,0x3000e
80005d28:	4b98                	lw	a4,16(a5)
80005d2a:	fec42783          	lw	a5,-20(s0)
80005d2e:	fff7c793          	not	a5,a5
80005d32:	00f776b3          	and	a3,a4,a5
80005d36:	fe842783          	lw	a5,-24(s0)
80005d3a:	c781                	beqz	a5,80005d42 <RCU_AHBRstCmd+0x2c>
80005d3c:	fec42783          	lw	a5,-20(s0)
80005d40:	a011                	j	80005d44 <RCU_AHBRstCmd+0x2e>
80005d42:	4781                	li	a5,0
80005d44:	3000e737          	lui	a4,0x3000e
80005d48:	8fd5                	or	a5,a5,a3
80005d4a:	cb1c                	sw	a5,16(a4)
}
80005d4c:	0001                	nop
80005d4e:	4472                	lw	s0,28(sp)
80005d50:	6105                	addi	sp,sp,32
80005d52:	8082                	ret

80005d54 <GPIO_OutCmd>:
  * @param   Pin   .     GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void GPIO_OutCmd(GPIO_TypeDef* GPIOx, uint32_t Pin, FunctionalState State)
{
80005d54:	1101                	addi	sp,sp,-32
80005d56:	ce22                	sw	s0,28(sp)
80005d58:	1000                	addi	s0,sp,32
80005d5a:	fea42623          	sw	a0,-20(s0)
80005d5e:	feb42423          	sw	a1,-24(s0)
80005d62:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));
    assert_param(IS_FUNCTIONAL_STATE(State));

    if (State == ENABLE)
80005d66:	fe442703          	lw	a4,-28(s0)
80005d6a:	4785                	li	a5,1
80005d6c:	00f71863          	bne	a4,a5,80005d7c <GPIO_OutCmd+0x28>
        WRITE_REG(GPIOx->OUTENSET, Pin);
80005d70:	fec42783          	lw	a5,-20(s0)
80005d74:	fe842703          	lw	a4,-24(s0)
80005d78:	d7d8                	sw	a4,44(a5)
    else
        WRITE_REG(GPIOx->OUTENCLR, Pin);
}
80005d7a:	a031                	j	80005d86 <GPIO_OutCmd+0x32>
        WRITE_REG(GPIOx->OUTENCLR, Pin);
80005d7c:	fec42783          	lw	a5,-20(s0)
80005d80:	fe842703          	lw	a4,-24(s0)
80005d84:	db98                	sw	a4,48(a5)
}
80005d86:	0001                	nop
80005d88:	4472                	lw	s0,28(sp)
80005d8a:	6105                	addi	sp,sp,32
80005d8c:	8082                	ret

80005d8e <GPIO_AltFuncCmd>:
  * @param   Pin   .     GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void GPIO_AltFuncCmd(GPIO_TypeDef* GPIOx, uint32_t Pin, FunctionalState State)
{
80005d8e:	1101                	addi	sp,sp,-32
80005d90:	ce22                	sw	s0,28(sp)
80005d92:	1000                	addi	s0,sp,32
80005d94:	fea42623          	sw	a0,-20(s0)
80005d98:	feb42423          	sw	a1,-24(s0)
80005d9c:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));
    assert_param(IS_FUNCTIONAL_STATE(State));

    if (State == ENABLE)
80005da0:	fe442703          	lw	a4,-28(s0)
80005da4:	4785                	li	a5,1
80005da6:	00f71863          	bne	a4,a5,80005db6 <GPIO_AltFuncCmd+0x28>
        WRITE_REG(GPIOx->ALTFUNCSET, Pin);
80005daa:	fec42783          	lw	a5,-20(s0)
80005dae:	fe842703          	lw	a4,-24(s0)
80005db2:	dbd8                	sw	a4,52(a5)
    else
        WRITE_REG(GPIOx->ALTFUNCCLR, Pin);
}
80005db4:	a031                	j	80005dc0 <GPIO_AltFuncCmd+0x32>
        WRITE_REG(GPIOx->ALTFUNCCLR, Pin);
80005db6:	fec42783          	lw	a5,-20(s0)
80005dba:	fe842703          	lw	a4,-24(s0)
80005dbe:	df98                	sw	a4,56(a5)
}
80005dc0:	0001                	nop
80005dc2:	4472                	lw	s0,28(sp)
80005dc4:	6105                	addi	sp,sp,32
80005dc6:	8082                	ret

80005dc8 <modeConfig>:
  * @param   Pin   .    GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   Val    (2- )
  * @retval  void
  */
static void modeConfig(volatile uint32_t* Reg, uint32_t Pin, uint32_t Val)
{
80005dc8:	7179                	addi	sp,sp,-48
80005dca:	d622                	sw	s0,44(sp)
80005dcc:	1800                	addi	s0,sp,48
80005dce:	fca42e23          	sw	a0,-36(s0)
80005dd2:	fcb42c23          	sw	a1,-40(s0)
80005dd6:	fcc42a23          	sw	a2,-44(s0)
    uint32_t reg_temp = *Reg;
80005dda:	fdc42783          	lw	a5,-36(s0)
80005dde:	439c                	lw	a5,0(a5)
80005de0:	fef42623          	sw	a5,-20(s0)

    for (uint32_t i = 0; i < 16; i++) {
80005de4:	fe042423          	sw	zero,-24(s0)
80005de8:	a889                	j	80005e3a <modeConfig+0x72>
        if (Pin & (1 << i)) {
80005dea:	fe842783          	lw	a5,-24(s0)
80005dee:	4705                	li	a4,1
80005df0:	00f717b3          	sll	a5,a4,a5
80005df4:	873e                	mv	a4,a5
80005df6:	fd842783          	lw	a5,-40(s0)
80005dfa:	8ff9                	and	a5,a5,a4
80005dfc:	cb95                	beqz	a5,80005e30 <modeConfig+0x68>
            reg_temp &= ~(0x3UL << i * 0x2UL);
80005dfe:	fe842783          	lw	a5,-24(s0)
80005e02:	0786                	slli	a5,a5,0x1
80005e04:	470d                	li	a4,3
80005e06:	00f717b3          	sll	a5,a4,a5
80005e0a:	fff7c793          	not	a5,a5
80005e0e:	fec42703          	lw	a4,-20(s0)
80005e12:	8ff9                	and	a5,a5,a4
80005e14:	fef42623          	sw	a5,-20(s0)
            reg_temp |= Val << i * 0x2UL;
80005e18:	fe842783          	lw	a5,-24(s0)
80005e1c:	0786                	slli	a5,a5,0x1
80005e1e:	fd442703          	lw	a4,-44(s0)
80005e22:	00f717b3          	sll	a5,a4,a5
80005e26:	fec42703          	lw	a4,-20(s0)
80005e2a:	8fd9                	or	a5,a5,a4
80005e2c:	fef42623          	sw	a5,-20(s0)
    for (uint32_t i = 0; i < 16; i++) {
80005e30:	fe842783          	lw	a5,-24(s0)
80005e34:	0785                	addi	a5,a5,1 # 3000e001 <STACK_SIZE+0x3000d801>
80005e36:	fef42423          	sw	a5,-24(s0)
80005e3a:	fe842703          	lw	a4,-24(s0)
80005e3e:	47bd                	li	a5,15
80005e40:	fae7f5e3          	bgeu	a5,a4,80005dea <modeConfig+0x22>
        }
    }

    WRITE_REG(*Reg, reg_temp);
80005e44:	fdc42783          	lw	a5,-36(s0)
80005e48:	fec42703          	lw	a4,-20(s0)
80005e4c:	c398                	sw	a4,0(a5)
}
80005e4e:	0001                	nop
80005e50:	5432                	lw	s0,44(sp)
80005e52:	6145                	addi	sp,sp,48
80005e54:	8082                	ret

80005e56 <GPIO_OutModeConfig>:
  * @param   Pin   .    GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   OutMode   
  * @retval  void
  */
void GPIO_OutModeConfig(GPIO_TypeDef* GPIOx, uint32_t Pin, GPIO_OutMode_TypeDef OutMode)
{
80005e56:	1101                	addi	sp,sp,-32
80005e58:	ce06                	sw	ra,28(sp)
80005e5a:	cc22                	sw	s0,24(sp)
80005e5c:	1000                	addi	s0,sp,32
80005e5e:	fea42623          	sw	a0,-20(s0)
80005e62:	feb42423          	sw	a1,-24(s0)
80005e66:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));
    assert_param(IS_GPIO_OUT_MODE(OutMode));

    modeConfig(&(GPIOx->OUTMODE), Pin, (uint32_t)OutMode);
80005e6a:	fec42783          	lw	a5,-20(s0)
80005e6e:	02478793          	addi	a5,a5,36
80005e72:	fe442603          	lw	a2,-28(s0)
80005e76:	fe842583          	lw	a1,-24(s0)
80005e7a:	853e                	mv	a0,a5
80005e7c:	37b1                	jal	80005dc8 <modeConfig>
}
80005e7e:	0001                	nop
80005e80:	40f2                	lw	ra,28(sp)
80005e82:	4462                	lw	s0,24(sp)
80005e84:	6105                	addi	sp,sp,32
80005e86:	8082                	ret

80005e88 <GPIO_InModeConfig>:
  * @param   Pin   .    GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   InMode   
  * @retval  void
  */
void GPIO_InModeConfig(GPIO_TypeDef* GPIOx, uint32_t Pin, GPIO_InMode_TypeDef InMode)
{
80005e88:	1101                	addi	sp,sp,-32
80005e8a:	ce06                	sw	ra,28(sp)
80005e8c:	cc22                	sw	s0,24(sp)
80005e8e:	1000                	addi	s0,sp,32
80005e90:	fea42623          	sw	a0,-20(s0)
80005e94:	feb42423          	sw	a1,-24(s0)
80005e98:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));
    assert_param(IS_GPIO_IN_MODE(InMode));

    modeConfig(&(GPIOx->INMODE), Pin, (uint32_t)InMode);
80005e9c:	fec42783          	lw	a5,-20(s0)
80005ea0:	07f1                	addi	a5,a5,28
80005ea2:	fe442603          	lw	a2,-28(s0)
80005ea6:	fe842583          	lw	a1,-24(s0)
80005eaa:	853e                	mv	a0,a5
80005eac:	3f31                	jal	80005dc8 <modeConfig>
}
80005eae:	0001                	nop
80005eb0:	40f2                	lw	ra,28(sp)
80005eb2:	4462                	lw	s0,24(sp)
80005eb4:	6105                	addi	sp,sp,32
80005eb6:	8082                	ret

80005eb8 <GPIO_PullModeConfig>:
  * @param   Pin   .    GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   PullMode   
  * @retval  void
  */
void GPIO_PullModeConfig(GPIO_TypeDef* GPIOx, uint32_t Pin, GPIO_PullMode_TypeDef PullMode)
{
80005eb8:	1101                	addi	sp,sp,-32
80005eba:	ce06                	sw	ra,28(sp)
80005ebc:	cc22                	sw	s0,24(sp)
80005ebe:	1000                	addi	s0,sp,32
80005ec0:	fea42623          	sw	a0,-20(s0)
80005ec4:	feb42423          	sw	a1,-24(s0)
80005ec8:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_GPIO_PERIPH(GPIOx));
    assert_param(IS_GPIO_PIN(Pin));
    assert_param(IS_GPIO_PULL_MODE(PullMode));

    modeConfig(&(GPIOx->PULLMODE), Pin, (uint32_t)PullMode);
80005ecc:	fec42783          	lw	a5,-20(s0)
80005ed0:	02078793          	addi	a5,a5,32
80005ed4:	fe442603          	lw	a2,-28(s0)
80005ed8:	fe842583          	lw	a1,-24(s0)
80005edc:	853e                	mv	a0,a5
80005ede:	35ed                	jal	80005dc8 <modeConfig>
}
80005ee0:	0001                	nop
80005ee2:	40f2                	lw	ra,28(sp)
80005ee4:	4462                	lw	s0,24(sp)
80005ee6:	6105                	addi	sp,sp,32
80005ee8:	8082                	ret

80005eea <GPIO_AltFuncNumConfig>:
  * @param   Pin   .    GPIO_Pin_x (@ref GPIO_Pin_Define).
  * @param   AltFuncNum   
  * @retval  void
  */
void GPIO_AltFuncNumConfig(GPIO_TypeDef* GPIOx, uint32_t Pin, GPIO_AltFuncNum_TypeDef AltFuncNum)
{
80005eea:	7179                	addi	sp,sp,-48
80005eec:	d622                	sw	s0,44(sp)
80005eee:	1800                	addi	s0,sp,48
80005ef0:	fca42e23          	sw	a0,-36(s0)
80005ef4:	fcb42c23          	sw	a1,-40(s0)
80005ef8:	fcc42a23          	sw	a2,-44(s0)
    assert_param(IS_GPIO_PIN(Pin));
    assert_param(IS_GPIO_ALT_FUNC_NUM(AltFuncNum));

    uint32_t temp;

    temp = GPIOx->ALTFUNCNUM;
80005efc:	fdc42783          	lw	a5,-36(s0)
80005f00:	5fdc                	lw	a5,60(a5)
80005f02:	fef42623          	sw	a5,-20(s0)

    for (uint32_t i = 0; i < 16; i++) {
80005f06:	fe042423          	sw	zero,-24(s0)
80005f0a:	a889                	j	80005f5c <GPIO_AltFuncNumConfig+0x72>
    	if (Pin & (1 << i))
80005f0c:	fe842783          	lw	a5,-24(s0)
80005f10:	4705                	li	a4,1
80005f12:	00f717b3          	sll	a5,a4,a5
80005f16:	873e                	mv	a4,a5
80005f18:	fd842783          	lw	a5,-40(s0)
80005f1c:	8ff9                	and	a5,a5,a4
80005f1e:	cb95                	beqz	a5,80005f52 <GPIO_AltFuncNumConfig+0x68>
    	{
    		temp &= ~(0x3UL << i * 0x2UL);
80005f20:	fe842783          	lw	a5,-24(s0)
80005f24:	0786                	slli	a5,a5,0x1
80005f26:	470d                	li	a4,3
80005f28:	00f717b3          	sll	a5,a4,a5
80005f2c:	fff7c793          	not	a5,a5
80005f30:	fec42703          	lw	a4,-20(s0)
80005f34:	8ff9                	and	a5,a5,a4
80005f36:	fef42623          	sw	a5,-20(s0)
    		temp |= (uint32_t)AltFuncNum << i * 0x2UL;
80005f3a:	fe842783          	lw	a5,-24(s0)
80005f3e:	0786                	slli	a5,a5,0x1
80005f40:	fd442703          	lw	a4,-44(s0)
80005f44:	00f717b3          	sll	a5,a4,a5
80005f48:	fec42703          	lw	a4,-20(s0)
80005f4c:	8fd9                	or	a5,a5,a4
80005f4e:	fef42623          	sw	a5,-20(s0)
    for (uint32_t i = 0; i < 16; i++) {
80005f52:	fe842783          	lw	a5,-24(s0)
80005f56:	0785                	addi	a5,a5,1
80005f58:	fef42423          	sw	a5,-24(s0)
80005f5c:	fe842703          	lw	a4,-24(s0)
80005f60:	47bd                	li	a5,15
80005f62:	fae7f5e3          	bgeu	a5,a4,80005f0c <GPIO_AltFuncNumConfig+0x22>
//                temp1 |= (uint32_t)AltFuncNum << (i - 8) * 0x4UL;
//            }
//        }
    }

    GPIOx->ALTFUNCNUM = temp;
80005f66:	fdc42783          	lw	a5,-36(s0)
80005f6a:	fec42703          	lw	a4,-20(s0)
80005f6e:	dfd8                	sw	a4,60(a5)
}
80005f70:	0001                	nop
80005f72:	5432                	lw	s0,44(sp)
80005f74:	6145                	addi	sp,sp,48
80005f76:	8082                	ret

80005f78 <GPIO_DeInit>:
  * @brief       GPIOx   
  * @param   GPIOx   ,  x=A|B|C
  * @retval  void
  */
void GPIO_DeInit(GPIO_TypeDef* GPIOx)
{
80005f78:	7179                	addi	sp,sp,-48
80005f7a:	d606                	sw	ra,44(sp)
80005f7c:	d422                	sw	s0,40(sp)
80005f7e:	1800                	addi	s0,sp,48
80005f80:	fca42e23          	sw	a0,-36(s0)
    uint32_t GPIO_rst;

    assert_param(IS_GPIO_PERIPH(GPIOx));

    if (GPIOx == GPIOA)
80005f84:	fdc42703          	lw	a4,-36(s0)
80005f88:	280007b7          	lui	a5,0x28000
80005f8c:	00f71763          	bne	a4,a5,80005f9a <GPIO_DeInit+0x22>
        GPIO_rst = RCU_AHBRst_GPIOA;
80005f90:	10000793          	li	a5,256
80005f94:	fef42623          	sw	a5,-20(s0)
80005f98:	a035                	j	80005fc4 <GPIO_DeInit+0x4c>
    else if (GPIOx == GPIOB)
80005f9a:	fdc42703          	lw	a4,-36(s0)
80005f9e:	280017b7          	lui	a5,0x28001
80005fa2:	00f71763          	bne	a4,a5,80005fb0 <GPIO_DeInit+0x38>
        GPIO_rst = RCU_AHBRst_GPIOB;
80005fa6:	20000793          	li	a5,512
80005faa:	fef42623          	sw	a5,-20(s0)
80005fae:	a819                	j	80005fc4 <GPIO_DeInit+0x4c>
    else  if (GPIOx == GPIOC)
80005fb0:	fdc42703          	lw	a4,-36(s0)
80005fb4:	280027b7          	lui	a5,0x28002
80005fb8:	00f71663          	bne	a4,a5,80005fc4 <GPIO_DeInit+0x4c>
        GPIO_rst = RCU_AHBRst_GPIOC;
80005fbc:	40000793          	li	a5,1024
80005fc0:	fef42623          	sw	a5,-20(s0)

    RCU_AHBRstCmd(GPIO_rst, DISABLE);
80005fc4:	4581                	li	a1,0
80005fc6:	fec42503          	lw	a0,-20(s0)
80005fca:	33b1                	jal	80005d16 <RCU_AHBRstCmd>
    RCU_AHBRstCmd(GPIO_rst, ENABLE);
80005fcc:	4585                	li	a1,1
80005fce:	fec42503          	lw	a0,-20(s0)
80005fd2:	3391                	jal	80005d16 <RCU_AHBRstCmd>
}
80005fd4:	0001                	nop
80005fd6:	50b2                	lw	ra,44(sp)
80005fd8:	5422                	lw	s0,40(sp)
80005fda:	6145                	addi	sp,sp,48
80005fdc:	8082                	ret

80005fde <GPIO_Init>:
  * @param   InitStruct      @ref GPIO_Init_TypeDef,
  *                         
  * @retval  void
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_Init_TypeDef* InitStruct)
{
80005fde:	1101                	addi	sp,sp,-32
80005fe0:	ce06                	sw	ra,28(sp)
80005fe2:	cc22                	sw	s0,24(sp)
80005fe4:	1000                	addi	s0,sp,32
80005fe6:	fea42623          	sw	a0,-20(s0)
80005fea:	feb42423          	sw	a1,-24(s0)
    GPIO_OutCmd(GPIOx, InitStruct->Pin, InitStruct->Out);
80005fee:	fe842783          	lw	a5,-24(s0)
80005ff2:	4398                	lw	a4,0(a5)
80005ff4:	fe842783          	lw	a5,-24(s0)
80005ff8:	43dc                	lw	a5,4(a5)
80005ffa:	863e                	mv	a2,a5
80005ffc:	85ba                	mv	a1,a4
80005ffe:	fec42503          	lw	a0,-20(s0)
80006002:	3b89                	jal	80005d54 <GPIO_OutCmd>
    GPIO_AltFuncNumConfig(GPIOx, InitStruct->Pin, InitStruct->AltFuncNum);
80006004:	fe842783          	lw	a5,-24(s0)
80006008:	4398                	lw	a4,0(a5)
8000600a:	fe842783          	lw	a5,-24(s0)
8000600e:	47dc                	lw	a5,12(a5)
80006010:	863e                	mv	a2,a5
80006012:	85ba                	mv	a1,a4
80006014:	fec42503          	lw	a0,-20(s0)
80006018:	3dc9                	jal	80005eea <GPIO_AltFuncNumConfig>
    GPIO_AltFuncCmd(GPIOx, InitStruct->Pin, InitStruct->AltFunc);
8000601a:	fe842783          	lw	a5,-24(s0)
8000601e:	4398                	lw	a4,0(a5)
80006020:	fe842783          	lw	a5,-24(s0)
80006024:	479c                	lw	a5,8(a5)
80006026:	863e                	mv	a2,a5
80006028:	85ba                	mv	a1,a4
8000602a:	fec42503          	lw	a0,-20(s0)
8000602e:	3385                	jal	80005d8e <GPIO_AltFuncCmd>
    GPIO_OutModeConfig(GPIOx, InitStruct->Pin, InitStruct->OutMode);
80006030:	fe842783          	lw	a5,-24(s0)
80006034:	4398                	lw	a4,0(a5)
80006036:	fe842783          	lw	a5,-24(s0)
8000603a:	4bdc                	lw	a5,20(a5)
8000603c:	863e                	mv	a2,a5
8000603e:	85ba                	mv	a1,a4
80006040:	fec42503          	lw	a0,-20(s0)
80006044:	3d09                	jal	80005e56 <GPIO_OutModeConfig>
    GPIO_InModeConfig(GPIOx, InitStruct->Pin, InitStruct->InMode);
80006046:	fe842783          	lw	a5,-24(s0)
8000604a:	4398                	lw	a4,0(a5)
8000604c:	fe842783          	lw	a5,-24(s0)
80006050:	4f9c                	lw	a5,24(a5)
80006052:	863e                	mv	a2,a5
80006054:	85ba                	mv	a1,a4
80006056:	fec42503          	lw	a0,-20(s0)
8000605a:	353d                	jal	80005e88 <GPIO_InModeConfig>
    GPIO_PullModeConfig(GPIOx, InitStruct->Pin, InitStruct->PullMode);
8000605c:	fe842783          	lw	a5,-24(s0)
80006060:	4398                	lw	a4,0(a5)
80006062:	fe842783          	lw	a5,-24(s0)
80006066:	4fdc                	lw	a5,28(a5)
80006068:	863e                	mv	a2,a5
8000606a:	85ba                	mv	a1,a4
8000606c:	fec42503          	lw	a0,-20(s0)
80006070:	35a1                	jal	80005eb8 <GPIO_PullModeConfig>
    //GPIO_DigitalCmd(GPIOx, InitStruct->Pin, InitStruct->Digital);
}
80006072:	0001                	nop
80006074:	40f2                	lw	ra,28(sp)
80006076:	4462                	lw	s0,24(sp)
80006078:	6105                	addi	sp,sp,32
8000607a:	8082                	ret

8000607c <GPIO_StructInit>:
  * @param   InitStruct      @ref GPIO_Init_TypeDef,
  *                        
  * @retval  void
  */
void GPIO_StructInit(GPIO_Init_TypeDef* InitStruct)
{
8000607c:	1101                	addi	sp,sp,-32
8000607e:	ce22                	sw	s0,28(sp)
80006080:	1000                	addi	s0,sp,32
80006082:	fea42623          	sw	a0,-20(s0)
    InitStruct->Pin = GPIO_Pin_All;
80006086:	fec42783          	lw	a5,-20(s0)
8000608a:	6741                	lui	a4,0x10
8000608c:	177d                	addi	a4,a4,-1 # ffff <STACK_SIZE+0xf7ff>
8000608e:	c398                	sw	a4,0(a5)
    InitStruct->Out = DISABLE;
80006090:	fec42783          	lw	a5,-20(s0)
80006094:	0007a223          	sw	zero,4(a5) # 28002004 <STACK_SIZE+0x28001804>
    InitStruct->AltFuncNum = GPIO_AltFuncNum_None;
80006098:	fec42783          	lw	a5,-20(s0)
8000609c:	0007a623          	sw	zero,12(a5)
    InitStruct->AltFunc = DISABLE;
800060a0:	fec42783          	lw	a5,-20(s0)
800060a4:	0007a423          	sw	zero,8(a5)
    InitStruct->OutMode = GPIO_OutMode_PP;
800060a8:	fec42783          	lw	a5,-20(s0)
800060ac:	0007aa23          	sw	zero,20(a5)
    InitStruct->InMode = GPIO_InMode_Schmitt;
800060b0:	fec42783          	lw	a5,-20(s0)
800060b4:	0007ac23          	sw	zero,24(a5)
    InitStruct->PullMode = GPIO_PullMode_Disable;
800060b8:	fec42783          	lw	a5,-20(s0)
800060bc:	0007ae23          	sw	zero,28(a5)
    InitStruct->Digital = DISABLE;
800060c0:	fec42783          	lw	a5,-20(s0)
800060c4:	0007a823          	sw	zero,16(a5)
}
800060c8:	0001                	nop
800060ca:	4472                	lw	s0,28(sp)
800060cc:	6105                	addi	sp,sp,32
800060ce:	8082                	ret

800060d0 <RCU_AHBClkCmd>:
{
800060d0:	1101                	addi	sp,sp,-32
800060d2:	ce22                	sw	s0,28(sp)
800060d4:	1000                	addi	s0,sp,32
800060d6:	fea42623          	sw	a0,-20(s0)
800060da:	feb42423          	sw	a1,-24(s0)
    MODIFY_REG(RCU->CGCFGAHB, AHBClk, State ? AHBClk : 0);
800060de:	3000e7b7          	lui	a5,0x3000e
800060e2:	4398                	lw	a4,0(a5)
800060e4:	fec42783          	lw	a5,-20(s0)
800060e8:	fff7c793          	not	a5,a5
800060ec:	00f776b3          	and	a3,a4,a5
800060f0:	fe842783          	lw	a5,-24(s0)
800060f4:	c781                	beqz	a5,800060fc <RCU_AHBClkCmd+0x2c>
800060f6:	fec42783          	lw	a5,-20(s0)
800060fa:	a011                	j	800060fe <RCU_AHBClkCmd+0x2e>
800060fc:	4781                	li	a5,0
800060fe:	3000e737          	lui	a4,0x3000e
80006102:	8fd5                	or	a5,a5,a3
80006104:	c31c                	sw	a5,0(a4)
}
80006106:	0001                	nop
80006108:	4472                	lw	s0,28(sp)
8000610a:	6105                	addi	sp,sp,32
8000610c:	8082                	ret

8000610e <RCU_AHBRstCmd>:
{
8000610e:	1101                	addi	sp,sp,-32
80006110:	ce22                	sw	s0,28(sp)
80006112:	1000                	addi	s0,sp,32
80006114:	fea42623          	sw	a0,-20(s0)
80006118:	feb42423          	sw	a1,-24(s0)
    MODIFY_REG(RCU->RSTDISAHB, AHBRst, State ? AHBRst : 0);
8000611c:	3000e7b7          	lui	a5,0x3000e
80006120:	4b98                	lw	a4,16(a5)
80006122:	fec42783          	lw	a5,-20(s0)
80006126:	fff7c793          	not	a5,a5
8000612a:	00f776b3          	and	a3,a4,a5
8000612e:	fe842783          	lw	a5,-24(s0)
80006132:	c781                	beqz	a5,8000613a <RCU_AHBRstCmd+0x2c>
80006134:	fec42783          	lw	a5,-20(s0)
80006138:	a011                	j	8000613c <RCU_AHBRstCmd+0x2e>
8000613a:	4781                	li	a5,0
8000613c:	3000e737          	lui	a4,0x3000e
80006140:	8fd5                	or	a5,a5,a3
80006142:	cb1c                	sw	a5,16(a4)
}
80006144:	0001                	nop
80006146:	4472                	lw	s0,28(sp)
80006148:	6105                	addi	sp,sp,32
8000614a:	8082                	ret

8000614c <HASH_InitCmd>:
  * @brief    -
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void HASH_InitCmd(FunctionalState state)
{
8000614c:	1101                	addi	sp,sp,-32
8000614e:	ce22                	sw	s0,28(sp)
80006150:	1000                	addi	s0,sp,32
80006152:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(HASH->CR, HASH_CR_INIT_Msk, state << HASH_CR_INIT_Pos);
80006156:	200327b7          	lui	a5,0x20032
8000615a:	439c                	lw	a5,0(a5)
8000615c:	ffe7f693          	andi	a3,a5,-2
80006160:	200327b7          	lui	a5,0x20032
80006164:	fec42703          	lw	a4,-20(s0)
80006168:	8f55                	or	a4,a4,a3
8000616a:	c398                	sw	a4,0(a5)
}
8000616c:	0001                	nop
8000616e:	4472                	lw	s0,28(sp)
80006170:	6105                	addi	sp,sp,32
80006172:	8082                	ret

80006174 <HASH_ModeCmd>:
  * @brief     
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void HASH_ModeCmd(HASH_MODE_TypeDef mode)
{
80006174:	1101                	addi	sp,sp,-32
80006176:	ce22                	sw	s0,28(sp)
80006178:	1000                	addi	s0,sp,32
8000617a:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_HASH_CR_MODE(mode));

	MODIFY_REG(HASH->CR, HASH_CR_MODE_Msk, mode << HASH_CR_MODE_Pos);
8000617e:	200327b7          	lui	a5,0x20032
80006182:	439c                	lw	a5,0(a5)
80006184:	ffd7f693          	andi	a3,a5,-3
80006188:	fec42783          	lw	a5,-20(s0)
8000618c:	00179713          	slli	a4,a5,0x1
80006190:	200327b7          	lui	a5,0x20032
80006194:	8f55                	or	a4,a4,a3
80006196:	c398                	sw	a4,0(a5)
}
80006198:	0001                	nop
8000619a:	4472                	lw	s0,28(sp)
8000619c:	6105                	addi	sp,sp,32
8000619e:	8082                	ret

800061a0 <HASH_KeyLengthCmd>:
  * @brief     
  * @param   length  
  * @retval  void
  */
__STATIC_INLINE void HASH_KeyLengthCmd(HASH_LKEY_TypeDef length)
{
800061a0:	1101                	addi	sp,sp,-32
800061a2:	ce22                	sw	s0,28(sp)
800061a4:	1000                	addi	s0,sp,32
800061a6:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_HASH_CR_LKEY(length));

	MODIFY_REG(HASH->CR, HASH_CR_LKEY_Msk, length << HASH_CR_LKEY_Pos);
800061aa:	200327b7          	lui	a5,0x20032
800061ae:	439c                	lw	a5,0(a5)
800061b0:	ffb7f693          	andi	a3,a5,-5
800061b4:	fec42783          	lw	a5,-20(s0)
800061b8:	00279713          	slli	a4,a5,0x2
800061bc:	200327b7          	lui	a5,0x20032
800061c0:	8f55                	or	a4,a4,a3
800061c2:	c398                	sw	a4,0(a5)
}
800061c4:	0001                	nop
800061c6:	4472                	lw	s0,28(sp)
800061c8:	6105                	addi	sp,sp,32
800061ca:	8082                	ret

800061cc <HASH_SameKeyCmd>:
  * @brief        
  * @param   state    
  * @retval  void
  */
__STATIC_INLINE void HASH_SameKeyCmd(FunctionalState state)
{
800061cc:	1101                	addi	sp,sp,-32
800061ce:	ce22                	sw	s0,28(sp)
800061d0:	1000                	addi	s0,sp,32
800061d2:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(HASH->CR, HASH_CR_SAMK_Msk, state << HASH_CR_SAMK_Pos);
800061d6:	200327b7          	lui	a5,0x20032
800061da:	439c                	lw	a5,0(a5)
800061dc:	ff77f693          	andi	a3,a5,-9
800061e0:	fec42783          	lw	a5,-20(s0)
800061e4:	00379713          	slli	a4,a5,0x3
800061e8:	200327b7          	lui	a5,0x20032
800061ec:	8f55                	or	a4,a4,a3
800061ee:	c398                	sw	a4,0(a5)
}
800061f0:	0001                	nop
800061f2:	4472                	lw	s0,28(sp)
800061f4:	6105                	addi	sp,sp,32
800061f6:	8082                	ret

800061f8 <HASH_DataTypeConfig>:
  * @brief     
  * @param   dt  
  * @retval  void
  */
__STATIC_INLINE void HASH_DataTypeConfig(HASH_DATATYPE_TypeDef dt)
{
800061f8:	1101                	addi	sp,sp,-32
800061fa:	ce22                	sw	s0,28(sp)
800061fc:	1000                	addi	s0,sp,32
800061fe:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_HASH_CR_DATATYPE(dt));

	MODIFY_REG(HASH->CR, HASH_CR_DATATYPE_Msk, dt << HASH_CR_DATATYPE_Pos);
80006202:	200327b7          	lui	a5,0x20032
80006206:	439c                	lw	a5,0(a5)
80006208:	fcf7f693          	andi	a3,a5,-49
8000620c:	fec42783          	lw	a5,-20(s0)
80006210:	00479713          	slli	a4,a5,0x4
80006214:	200327b7          	lui	a5,0x20032
80006218:	8f55                	or	a4,a4,a3
8000621a:	c398                	sw	a4,0(a5)
}
8000621c:	0001                	nop
8000621e:	4472                	lw	s0,28(sp)
80006220:	6105                	addi	sp,sp,32
80006222:	8082                	ret

80006224 <HASH_DMACmd>:
  * @brief     DMA
  * @param   state   DMA
  * @retval  void
  */
__STATIC_INLINE void HASH_DMACmd(FunctionalState state)
{
80006224:	1101                	addi	sp,sp,-32
80006226:	ce22                	sw	s0,28(sp)
80006228:	1000                	addi	s0,sp,32
8000622a:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(HASH->CR, HASH_CR_DMAE_Msk, state << HASH_CR_DMAE_Pos);
8000622e:	200327b7          	lui	a5,0x20032
80006232:	439c                	lw	a5,0(a5)
80006234:	fbf7f693          	andi	a3,a5,-65
80006238:	fec42783          	lw	a5,-20(s0)
8000623c:	00679713          	slli	a4,a5,0x6
80006240:	200327b7          	lui	a5,0x20032
80006244:	8f55                	or	a4,a4,a3
80006246:	c398                	sw	a4,0(a5)
}
80006248:	0001                	nop
8000624a:	4472                	lw	s0,28(sp)
8000624c:	6105                	addi	sp,sp,32
8000624e:	8082                	ret

80006250 <HASH_SetMultyDMATransmit>:
  * @brief     MDMAT
  * @param   state   MDMAT
  * @retval  void
  */
__STATIC_INLINE void HASH_SetMultyDMATransmit(FunctionalState state)
{
80006250:	1101                	addi	sp,sp,-32
80006252:	ce22                	sw	s0,28(sp)
80006254:	1000                	addi	s0,sp,32
80006256:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(HASH->CR, HASH_CR_MDMAT_Msk, state << HASH_CR_MDMAT_Pos);
8000625a:	200327b7          	lui	a5,0x20032
8000625e:	439c                	lw	a5,0(a5)
80006260:	f7f7f693          	andi	a3,a5,-129
80006264:	fec42783          	lw	a5,-20(s0)
80006268:	00779713          	slli	a4,a5,0x7
8000626c:	200327b7          	lui	a5,0x20032
80006270:	8f55                	or	a4,a4,a3
80006272:	c398                	sw	a4,0(a5)
}
80006274:	0001                	nop
80006276:	4472                	lw	s0,28(sp)
80006278:	6105                	addi	sp,sp,32
8000627a:	8082                	ret

8000627c <HASH_SetAlgo>:
  * @brief     -
  * @param   algo  -
  * @retval  void
  */
__STATIC_INLINE void HASH_SetAlgo(HASH_ALGO_TypeDef algo)
{
8000627c:	1101                	addi	sp,sp,-32
8000627e:	ce22                	sw	s0,28(sp)
80006280:	1000                	addi	s0,sp,32
80006282:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_HASH_CR_ALGO(algo));

	MODIFY_REG(HASH->CR, HASH_CR_ALGO_Msk, algo << HASH_CR_ALGO_Pos);
80006286:	200327b7          	lui	a5,0x20032
8000628a:	4398                	lw	a4,0(a5)
8000628c:	77d1                	lui	a5,0xffff4
8000628e:	17fd                	addi	a5,a5,-1 # ffff3fff <__data_source_start+0x7ffec1f3>
80006290:	00f776b3          	and	a3,a4,a5
80006294:	fec42783          	lw	a5,-20(s0)
80006298:	00e79713          	slli	a4,a5,0xe
8000629c:	200327b7          	lui	a5,0x20032
800062a0:	8f55                	or	a4,a4,a3
800062a2:	c398                	sw	a4,0(a5)
}
800062a4:	0001                	nop
800062a6:	4472                	lw	s0,28(sp)
800062a8:	6105                	addi	sp,sp,32
800062aa:	8082                	ret

800062ac <HASH_GetAlgo>:
/**
  * @brief      -
  * @retval  algo  -
  */
__STATIC_INLINE HASH_ALGO_TypeDef HASH_GetAlgo()
{
800062ac:	1141                	addi	sp,sp,-16
800062ae:	c622                	sw	s0,12(sp)
800062b0:	0800                	addi	s0,sp,16
	return (HASH_ALGO_TypeDef) ((READ_REG(HASH->CR) & HASH_CR_ALGO_Msk) >> HASH_CR_ALGO_Pos);
800062b2:	200327b7          	lui	a5,0x20032
800062b6:	439c                	lw	a5,0(a5)
800062b8:	83b9                	srli	a5,a5,0xe
800062ba:	8b8d                	andi	a5,a5,3
}
800062bc:	853e                	mv	a0,a5
800062be:	4432                	lw	s0,12(sp)
800062c0:	0141                	addi	sp,sp,16
800062c2:	8082                	ret

800062c4 <HASH_SetData>:
  * @brief       -
  * @param   data   
  * @retval  void
  */
__STATIC_INLINE void HASH_SetData(uint32_t data)
{
800062c4:	1101                	addi	sp,sp,-32
800062c6:	ce22                	sw	s0,28(sp)
800062c8:	1000                	addi	s0,sp,32
800062ca:	fea42623          	sw	a0,-20(s0)
	WRITE_REG(HASH->DATAIN_bit.VAL, data);
800062ce:	200327b7          	lui	a5,0x20032
800062d2:	fec42703          	lw	a4,-20(s0)
800062d6:	c3d8                	sw	a4,4(a5)
}
800062d8:	0001                	nop
800062da:	4472                	lw	s0,28(sp)
800062dc:	6105                	addi	sp,sp,32
800062de:	8082                	ret

800062e0 <HASH_GetHash>:
/**
  * @brief        
  * @retval  data   
  */
__STATIC_INLINE uint32_t HASH_GetHash(uint32_t idx)
{
800062e0:	1101                	addi	sp,sp,-32
800062e2:	ce22                	sw	s0,28(sp)
800062e4:	1000                	addi	s0,sp,32
800062e6:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_HASH_HR(idx));

	return (uint32_t) READ_REG(HASH->HR[idx].HR);
800062ea:	20032737          	lui	a4,0x20032
800062ee:	fec42783          	lw	a5,-20(s0)
800062f2:	07c1                	addi	a5,a5,16 # 20032010 <STACK_SIZE+0x20031810>
800062f4:	078a                	slli	a5,a5,0x2
800062f6:	97ba                	add	a5,a5,a4
800062f8:	439c                	lw	a5,0(a5)
}
800062fa:	853e                	mv	a0,a5
800062fc:	4472                	lw	s0,28(sp)
800062fe:	6105                	addi	sp,sp,32
80006300:	8082                	ret

80006302 <HASH_GetHashLen>:
  * @brief      -
  * @param   buffer    ,        .    10  HR
  * @retval  length  
  */
uint32_t HASH_GetHashLen(HASH_ALGO_TypeDef algo)
{
80006302:	1101                	addi	sp,sp,-32
80006304:	ce06                	sw	ra,28(sp)
80006306:	cc22                	sw	s0,24(sp)
80006308:	1000                	addi	s0,sp,32
8000630a:	fea42623          	sw	a0,-20(s0)
	switch(HASH_GetAlgo()) {
8000630e:	3f79                	jal	800062ac <HASH_GetAlgo>
80006310:	87aa                	mv	a5,a0
80006312:	470d                	li	a4,3
80006314:	02e78663          	beq	a5,a4,80006340 <HASH_GetHashLen+0x3e>
80006318:	470d                	li	a4,3
8000631a:	02f76563          	bltu	a4,a5,80006344 <HASH_GetHashLen+0x42>
8000631e:	4709                	li	a4,2
80006320:	00e78e63          	beq	a5,a4,8000633c <HASH_GetHashLen+0x3a>
80006324:	4709                	li	a4,2
80006326:	00f76f63          	bltu	a4,a5,80006344 <HASH_GetHashLen+0x42>
8000632a:	c789                	beqz	a5,80006334 <HASH_GetHashLen+0x32>
8000632c:	4705                	li	a4,1
8000632e:	00e78563          	beq	a5,a4,80006338 <HASH_GetHashLen+0x36>
80006332:	a809                	j	80006344 <HASH_GetHashLen+0x42>
		case HASH_ALGO_SHA1:
			return 5;
80006334:	4795                	li	a5,5
80006336:	a801                	j	80006346 <HASH_GetHashLen+0x44>
		case HASH_ALGO_MD5:
			return 4;
80006338:	4791                	li	a5,4
8000633a:	a031                	j	80006346 <HASH_GetHashLen+0x44>
		case HASH_ALGO_SHA224:
			return 7;
8000633c:	479d                	li	a5,7
8000633e:	a021                	j	80006346 <HASH_GetHashLen+0x44>
		case HASH_ALGO_SHA256:
			return 8;
80006340:	47a1                	li	a5,8
80006342:	a011                	j	80006346 <HASH_GetHashLen+0x44>
		default:
			return 0;
80006344:	4781                	li	a5,0
	}
}
80006346:	853e                	mv	a0,a5
80006348:	40f2                	lw	ra,28(sp)
8000634a:	4462                	lw	s0,24(sp)
8000634c:	6105                	addi	sp,sp,32
8000634e:	8082                	ret

80006350 <HASH_GetHashBuffer>:

uint32_t HASH_GetHashBuffer(uint32_t* buffer)
{
80006350:	7179                	addi	sp,sp,-48
80006352:	d606                	sw	ra,44(sp)
80006354:	d422                	sw	s0,40(sp)
80006356:	d226                	sw	s1,36(sp)
80006358:	1800                	addi	s0,sp,48
8000635a:	fca42e23          	sw	a0,-36(s0)
	uint32_t idx = 0, len = 0;
8000635e:	fe042623          	sw	zero,-20(s0)
80006362:	fe042423          	sw	zero,-24(s0)
	idx = len = HASH_GetHashLen(HASH_GetAlgo());
80006366:	3799                	jal	800062ac <HASH_GetAlgo>
80006368:	87aa                	mv	a5,a0
8000636a:	853e                	mv	a0,a5
8000636c:	3f59                	jal	80006302 <HASH_GetHashLen>
8000636e:	fea42423          	sw	a0,-24(s0)
80006372:	fe842783          	lw	a5,-24(s0)
80006376:	fef42623          	sw	a5,-20(s0)

	while(idx) {
8000637a:	a015                	j	8000639e <HASH_GetHashBuffer+0x4e>
		buffer[--idx] = HASH_GetHash(idx);
8000637c:	fec42783          	lw	a5,-20(s0)
80006380:	17fd                	addi	a5,a5,-1
80006382:	fef42623          	sw	a5,-20(s0)
80006386:	fec42783          	lw	a5,-20(s0)
8000638a:	078a                	slli	a5,a5,0x2
8000638c:	fdc42703          	lw	a4,-36(s0)
80006390:	00f704b3          	add	s1,a4,a5
80006394:	fec42503          	lw	a0,-20(s0)
80006398:	37a1                	jal	800062e0 <HASH_GetHash>
8000639a:	87aa                	mv	a5,a0
8000639c:	c09c                	sw	a5,0(s1)
	while(idx) {
8000639e:	fec42783          	lw	a5,-20(s0)
800063a2:	ffe9                	bnez	a5,8000637c <HASH_GetHashBuffer+0x2c>
	}

	return len;
800063a4:	fe842783          	lw	a5,-24(s0)
}
800063a8:	853e                	mv	a0,a5
800063aa:	50b2                	lw	ra,44(sp)
800063ac:	5422                	lw	s0,40(sp)
800063ae:	5492                	lw	s1,36(sp)
800063b0:	6145                	addi	sp,sp,48
800063b2:	8082                	ret

800063b4 <HASH_SetHashBuffer>:

void HASH_SetHashBuffer(uint32_t* buffer, uint32_t len)
{
800063b4:	7179                	addi	sp,sp,-48
800063b6:	d606                	sw	ra,44(sp)
800063b8:	d422                	sw	s0,40(sp)
800063ba:	1800                	addi	s0,sp,48
800063bc:	fca42e23          	sw	a0,-36(s0)
800063c0:	fcb42c23          	sw	a1,-40(s0)
	for (uint32_t i = 0 ; i < len; i++)
800063c4:	fe042623          	sw	zero,-20(s0)
800063c8:	a839                	j	800063e6 <HASH_SetHashBuffer+0x32>
	{
		HASH_SetData(buffer[i]);
800063ca:	fec42783          	lw	a5,-20(s0)
800063ce:	078a                	slli	a5,a5,0x2
800063d0:	fdc42703          	lw	a4,-36(s0)
800063d4:	97ba                	add	a5,a5,a4
800063d6:	439c                	lw	a5,0(a5)
800063d8:	853e                	mv	a0,a5
800063da:	35ed                	jal	800062c4 <HASH_SetData>
	for (uint32_t i = 0 ; i < len; i++)
800063dc:	fec42783          	lw	a5,-20(s0)
800063e0:	0785                	addi	a5,a5,1
800063e2:	fef42623          	sw	a5,-20(s0)
800063e6:	fec42703          	lw	a4,-20(s0)
800063ea:	fd842783          	lw	a5,-40(s0)
800063ee:	fcf76ee3          	bltu	a4,a5,800063ca <HASH_SetHashBuffer+0x16>
	}
}
800063f2:	0001                	nop
800063f4:	0001                	nop
800063f6:	50b2                	lw	ra,44(sp)
800063f8:	5422                	lw	s0,40(sp)
800063fa:	6145                	addi	sp,sp,48
800063fc:	8082                	ret

800063fe <HASH_DeInit>:
/**
  * @brief      HASH   
  * @retval  void
  */
void HASH_DeInit()
{
800063fe:	1141                	addi	sp,sp,-16
80006400:	c606                	sw	ra,12(sp)
80006402:	c422                	sw	s0,8(sp)
80006404:	0800                	addi	s0,sp,16
	HASH_InitCmd(DISABLE);
80006406:	4501                	li	a0,0
80006408:	3391                	jal	8000614c <HASH_InitCmd>

    RCU_AHBRstCmd(RCU_AHBRst_HASH, DISABLE);
8000640a:	4581                	li	a1,0
8000640c:	4521                	li	a0,8
8000640e:	3301                	jal	8000610e <RCU_AHBRstCmd>
    RCU_AHBRstCmd(RCU_AHBRst_HASH, ENABLE);
80006410:	4585                	li	a1,1
80006412:	4521                	li	a0,8
80006414:	39ed                	jal	8000610e <RCU_AHBRstCmd>
}
80006416:	0001                	nop
80006418:	40b2                	lw	ra,12(sp)
8000641a:	4422                	lw	s0,8(sp)
8000641c:	0141                	addi	sp,sp,16
8000641e:	8082                	ret

80006420 <HASH_Init>:
  * @param   InitStruct      @ref HASH_Init_TypeDef,
  *                         
  * @retval  void
  */
void HASH_Init(HASH_Init_TypeDef* InitStruct)
{
80006420:	1101                	addi	sp,sp,-32
80006422:	ce06                	sw	ra,28(sp)
80006424:	cc22                	sw	s0,24(sp)
80006426:	1000                	addi	s0,sp,32
80006428:	fea42623          	sw	a0,-20(s0)
	RCU_AHBClkCmd(RCU_AHBClk_HASH, ENABLE);
8000642c:	4585                	li	a1,1
8000642e:	4521                	li	a0,8
80006430:	3145                	jal	800060d0 <RCU_AHBClkCmd>
    RCU_AHBRstCmd(RCU_AHBRst_HASH, ENABLE);
80006432:	4585                	li	a1,1
80006434:	4521                	li	a0,8
80006436:	39e1                	jal	8000610e <RCU_AHBRstCmd>

	HASH_DMACmd(InitStruct->DMATransmition);
80006438:	fec42783          	lw	a5,-20(s0)
8000643c:	4b9c                	lw	a5,16(a5)
8000643e:	853e                	mv	a0,a5
80006440:	33d5                	jal	80006224 <HASH_DMACmd>
	HASH_KeyLengthCmd(InitStruct->LongKey);
80006442:	fec42783          	lw	a5,-20(s0)
80006446:	43dc                	lw	a5,4(a5)
80006448:	853e                	mv	a0,a5
8000644a:	3b99                	jal	800061a0 <HASH_KeyLengthCmd>
	HASH_SetMultyDMATransmit(InitStruct->MultyDMATransmition);
8000644c:	fec42783          	lw	a5,-20(s0)
80006450:	4bdc                	lw	a5,20(a5)
80006452:	853e                	mv	a0,a5
80006454:	3bf5                	jal	80006250 <HASH_SetMultyDMATransmit>
	HASH_SetAlgo(InitStruct->Algo);
80006456:	fec42783          	lw	a5,-20(s0)
8000645a:	4f9c                	lw	a5,24(a5)
8000645c:	853e                	mv	a0,a5
8000645e:	3d39                	jal	8000627c <HASH_SetAlgo>
	HASH_DataTypeConfig(InitStruct->DataType);
80006460:	fec42783          	lw	a5,-20(s0)
80006464:	47dc                	lw	a5,12(a5)
80006466:	853e                	mv	a0,a5
80006468:	3b41                	jal	800061f8 <HASH_DataTypeConfig>
	HASH_ModeCmd(InitStruct->Mode);
8000646a:	fec42783          	lw	a5,-20(s0)
8000646e:	439c                	lw	a5,0(a5)
80006470:	853e                	mv	a0,a5
80006472:	3309                	jal	80006174 <HASH_ModeCmd>
	HASH_SameKeyCmd(InitStruct->SameKey);
80006474:	fec42783          	lw	a5,-20(s0)
80006478:	479c                	lw	a5,8(a5)
8000647a:	853e                	mv	a0,a5
8000647c:	3b81                	jal	800061cc <HASH_SameKeyCmd>

	HASH_InitCmd(ENABLE);
8000647e:	4505                	li	a0,1
80006480:	31f1                	jal	8000614c <HASH_InitCmd>
}
80006482:	0001                	nop
80006484:	40f2                	lw	ra,28(sp)
80006486:	4462                	lw	s0,24(sp)
80006488:	6105                	addi	sp,sp,32
8000648a:	8082                	ret

8000648c <HASH_StructInit>:
  * @param   InitStruct      @ref HASH_Init_TypeDef,
  *                        
  * @retval  void
  */
void HASH_StructInit(HASH_Init_TypeDef* InitStruct)
{
8000648c:	1101                	addi	sp,sp,-32
8000648e:	ce22                	sw	s0,28(sp)
80006490:	1000                	addi	s0,sp,32
80006492:	fea42623          	sw	a0,-20(s0)
	InitStruct->DMATransmition = 0x0;
80006496:	fec42783          	lw	a5,-20(s0)
8000649a:	0007a823          	sw	zero,16(a5)
	InitStruct->LongKey = HASH_LKEY_ShortKey;
8000649e:	fec42783          	lw	a5,-20(s0)
800064a2:	0007a223          	sw	zero,4(a5)
	InitStruct->MultyDMATransmition = 0x0;
800064a6:	fec42783          	lw	a5,-20(s0)
800064aa:	0007aa23          	sw	zero,20(a5)
	InitStruct->Algo = HASH_ALGO_SHA1;
800064ae:	fec42783          	lw	a5,-20(s0)
800064b2:	0007ac23          	sw	zero,24(a5)
	InitStruct->DataType = HASH_DATATYPE_Word;
800064b6:	fec42783          	lw	a5,-20(s0)
800064ba:	0007a623          	sw	zero,12(a5)
	InitStruct->Mode = HASH_MODE_Hash;
800064be:	fec42783          	lw	a5,-20(s0)
800064c2:	0007a023          	sw	zero,0(a5)
	InitStruct->SameKey = 0x0;
800064c6:	fec42783          	lw	a5,-20(s0)
800064ca:	0007a423          	sw	zero,8(a5)
}
800064ce:	0001                	nop
800064d0:	4472                	lw	s0,28(sp)
800064d2:	6105                	addi	sp,sp,32
800064d4:	8082                	ret

800064d6 <I2C_FSDivLowConfig>:
  *              4 ,  ,     6.
  * @param      DivVal   ( [6:0])
  * @retval     void
  */
__STATIC_INLINE void I2C_FSDivLowConfig(uint32_t DivVal)
{
800064d6:	1101                	addi	sp,sp,-32
800064d8:	ce22                	sw	s0,28(sp)
800064da:	1000                	addi	s0,sp,32
800064dc:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_I2C_FS_DIV_LOW_VAL(DivVal));

    WRITE_REG(I2C->CTL1_bit.SCLFRQ, DivVal);
800064e0:	300057b7          	lui	a5,0x30005
800064e4:	fec42703          	lw	a4,-20(s0)
800064e8:	07f77713          	andi	a4,a4,127
800064ec:	0ff77713          	zext.b	a4,a4
800064f0:	0706                	slli	a4,a4,0x1
800064f2:	0147c683          	lbu	a3,20(a5) # 30005014 <STACK_SIZE+0x30004814>
800064f6:	8a85                	andi	a3,a3,1
800064f8:	8f55                	or	a4,a4,a3
800064fa:	00e78a23          	sb	a4,20(a5)
}
800064fe:	0001                	nop
80006500:	4472                	lw	s0,28(sp)
80006502:	6105                	addi	sp,sp,32
80006504:	8082                	ret

80006506 <I2C_FSDivHighConfig>:
  * @brief          FS 
  * @param   DivVal   ( [7:0])
  * @retval  void
  */
__STATIC_INLINE void I2C_FSDivHighConfig(uint32_t DivVal)
{
80006506:	1101                	addi	sp,sp,-32
80006508:	ce22                	sw	s0,28(sp)
8000650a:	1000                	addi	s0,sp,32
8000650c:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_I2C_FS_DIV_HIGH_VAL(DivVal));

    WRITE_REG(I2C->CTL3_bit.SCLFRQ, DivVal);
80006510:	300057b7          	lui	a5,0x30005
80006514:	fec42703          	lw	a4,-20(s0)
80006518:	0ff77713          	zext.b	a4,a4
8000651c:	02e78023          	sb	a4,32(a5) # 30005020 <STACK_SIZE+0x30004820>
}
80006520:	0001                	nop
80006522:	4472                	lw	s0,28(sp)
80006524:	6105                	addi	sp,sp,32
80006526:	8082                	ret

80006528 <I2C_HSDivLowConfig>:
  *              2 ,  ,     3.
  * @param      DivVal   ( [3:0])
  * @retval     void
  */
__STATIC_INLINE void I2C_HSDivLowConfig(uint32_t DivVal)
{
80006528:	1101                	addi	sp,sp,-32
8000652a:	ce22                	sw	s0,28(sp)
8000652c:	1000                	addi	s0,sp,32
8000652e:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_I2C_HS_DIV_LOW_VAL(DivVal));

    WRITE_REG(I2C->CTL2_bit.HSDIV, DivVal);
80006532:	300057b7          	lui	a5,0x30005
80006536:	fec42703          	lw	a4,-20(s0)
8000653a:	8b3d                	andi	a4,a4,15
8000653c:	0ff77713          	zext.b	a4,a4
80006540:	0712                	slli	a4,a4,0x4
80006542:	01c7c683          	lbu	a3,28(a5) # 3000501c <STACK_SIZE+0x3000481c>
80006546:	8abd                	andi	a3,a3,15
80006548:	8f55                	or	a4,a4,a3
8000654a:	00e78e23          	sb	a4,28(a5)
}
8000654e:	0001                	nop
80006550:	4472                	lw	s0,28(sp)
80006552:	6105                	addi	sp,sp,32
80006554:	8082                	ret

80006556 <I2C_HSDivHighConfig>:
  * @brief          HS 
  * @param   DivVal   ( [7:0])
  * @retval  void
  */
__STATIC_INLINE void I2C_HSDivHighConfig(uint32_t DivVal)
{
80006556:	1101                	addi	sp,sp,-32
80006558:	ce22                	sw	s0,28(sp)
8000655a:	1000                	addi	s0,sp,32
8000655c:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_I2C_HS_DIV_HIGH_VAL(DivVal));

    WRITE_REG(I2C->CTL4_bit.HSDIV, DivVal);
80006560:	300057b7          	lui	a5,0x30005
80006564:	fec42703          	lw	a4,-20(s0)
80006568:	0ff77713          	zext.b	a4,a4
8000656c:	02e78223          	sb	a4,36(a5) # 30005024 <STACK_SIZE+0x30004824>
}
80006570:	0001                	nop
80006572:	4472                	lw	s0,28(sp)
80006574:	6105                	addi	sp,sp,32
80006576:	8082                	ret

80006578 <I2C_FSFreqConfig>:
  * @param   FSFreq      
  * @param   I2CFreq       I2C  
  * @retval  void
  */
void I2C_FSFreqConfig(uint32_t FSFreq, uint32_t I2CFreq)
{
80006578:	7179                	addi	sp,sp,-48
8000657a:	d606                	sw	ra,44(sp)
8000657c:	d422                	sw	s0,40(sp)
8000657e:	1800                	addi	s0,sp,48
80006580:	fca42e23          	sw	a0,-36(s0)
80006584:	fcb42c23          	sw	a1,-40(s0)
    uint32_t freq_calc = I2CFreq / (4 * FSFreq);
80006588:	fdc42783          	lw	a5,-36(s0)
8000658c:	078a                	slli	a5,a5,0x2
8000658e:	fd842703          	lw	a4,-40(s0)
80006592:	02f757b3          	divu	a5,a4,a5
80006596:	fef42623          	sw	a5,-20(s0)

    I2C_FSDivLowConfig(freq_calc & 0x7F);
8000659a:	fec42783          	lw	a5,-20(s0)
8000659e:	07f7f793          	andi	a5,a5,127
800065a2:	853e                	mv	a0,a5
800065a4:	3f0d                	jal	800064d6 <I2C_FSDivLowConfig>
    I2C_FSDivHighConfig(freq_calc >> 7);
800065a6:	fec42783          	lw	a5,-20(s0)
800065aa:	839d                	srli	a5,a5,0x7
800065ac:	853e                	mv	a0,a5
800065ae:	3fa1                	jal	80006506 <I2C_FSDivHighConfig>
}
800065b0:	0001                	nop
800065b2:	50b2                	lw	ra,44(sp)
800065b4:	5422                	lw	s0,40(sp)
800065b6:	6145                	addi	sp,sp,48
800065b8:	8082                	ret

800065ba <I2C_HSFreqConfig>:
  * @param   HSFreq      
  * @param   I2CFreq       I2C  
  * @retval  void
  */
void I2C_HSFreqConfig(uint32_t HSFreq, uint32_t I2CFreq)
{
800065ba:	7179                	addi	sp,sp,-48
800065bc:	d606                	sw	ra,44(sp)
800065be:	d422                	sw	s0,40(sp)
800065c0:	1800                	addi	s0,sp,48
800065c2:	fca42e23          	sw	a0,-36(s0)
800065c6:	fcb42c23          	sw	a1,-40(s0)
    uint32_t freq_calc = I2CFreq / (3 * HSFreq);
800065ca:	fdc42703          	lw	a4,-36(s0)
800065ce:	87ba                	mv	a5,a4
800065d0:	0786                	slli	a5,a5,0x1
800065d2:	97ba                	add	a5,a5,a4
800065d4:	fd842703          	lw	a4,-40(s0)
800065d8:	02f757b3          	divu	a5,a4,a5
800065dc:	fef42623          	sw	a5,-20(s0)

    I2C_HSDivLowConfig(freq_calc & 0x0F);
800065e0:	fec42783          	lw	a5,-20(s0)
800065e4:	8bbd                	andi	a5,a5,15
800065e6:	853e                	mv	a0,a5
800065e8:	3781                	jal	80006528 <I2C_HSDivLowConfig>
    I2C_HSDivHighConfig(freq_calc >> 4);
800065ea:	fec42783          	lw	a5,-20(s0)
800065ee:	8391                	srli	a5,a5,0x4
800065f0:	853e                	mv	a0,a5
800065f2:	3795                	jal	80006556 <I2C_HSDivHighConfig>
}
800065f4:	0001                	nop
800065f6:	50b2                	lw	ra,44(sp)
800065f8:	5422                	lw	s0,40(sp)
800065fa:	6145                	addi	sp,sp,48
800065fc:	8082                	ret

800065fe <RCU_AHBRstCmd>:
{
800065fe:	1101                	addi	sp,sp,-32
80006600:	ce22                	sw	s0,28(sp)
80006602:	1000                	addi	s0,sp,32
80006604:	fea42623          	sw	a0,-20(s0)
80006608:	feb42423          	sw	a1,-24(s0)
    MODIFY_REG(RCU->RSTDISAHB, AHBRst, State ? AHBRst : 0);
8000660c:	3000e7b7          	lui	a5,0x3000e
80006610:	4b98                	lw	a4,16(a5)
80006612:	fec42783          	lw	a5,-20(s0)
80006616:	fff7c793          	not	a5,a5
8000661a:	00f776b3          	and	a3,a4,a5
8000661e:	fe842783          	lw	a5,-24(s0)
80006622:	c781                	beqz	a5,8000662a <RCU_AHBRstCmd+0x2c>
80006624:	fec42783          	lw	a5,-20(s0)
80006628:	a011                	j	8000662c <RCU_AHBRstCmd+0x2e>
8000662a:	4781                	li	a5,0
8000662c:	3000e737          	lui	a4,0x3000e
80006630:	8fd5                	or	a5,a5,a3
80006632:	cb1c                	sw	a5,16(a4)
}
80006634:	0001                	nop
80006636:	4472                	lw	s0,28(sp)
80006638:	6105                	addi	sp,sp,32
8000663a:	8082                	ret

8000663c <QSPI_ModeConfig>:
  * @brief     
  * @param   mode  
  * @retval  void
  */
__STATIC_INLINE void QSPI_ModeConfig(QSPI_Mode_TypeDef mode)
{
8000663c:	1101                	addi	sp,sp,-32
8000663e:	ce22                	sw	s0,28(sp)
80006640:	1000                	addi	s0,sp,32
80006642:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_QSPI_MODE(mode));

    WRITE_REG(QSPI->DCR_bit.FMOD, mode);
80006646:	200407b7          	lui	a5,0x20040
8000664a:	fec42703          	lw	a4,-20(s0)
8000664e:	8b1d                	andi	a4,a4,7
80006650:	0ff77713          	zext.b	a4,a4
80006654:	8b1d                	andi	a4,a4,7
80006656:	0742                	slli	a4,a4,0x10
80006658:	43d0                	lw	a2,4(a5)
8000665a:	fff906b7          	lui	a3,0xfff90
8000665e:	16fd                	addi	a3,a3,-1 # fff8ffff <__data_source_start+0x7ff881f3>
80006660:	8ef1                	and	a3,a3,a2
80006662:	8f55                	or	a4,a4,a3
80006664:	c3d8                	sw	a4,4(a5)
}
80006666:	0001                	nop
80006668:	4472                	lw	s0,28(sp)
8000666a:	6105                	addi	sp,sp,32
8000666c:	8082                	ret

8000666e <QSPI_SCKDivConfig>:
  * @param   div	  .
  *                        0-255.
  * @retval  void
  */
__STATIC_INLINE void QSPI_SCKDivConfig(uint32_t div)
{
8000666e:	1101                	addi	sp,sp,-32
80006670:	ce22                	sw	s0,28(sp)
80006672:	1000                	addi	s0,sp,32
80006674:	fea42623          	sw	a0,-20(s0)
    assert_param(IS_QSPI_CDIV(div));

    WRITE_REG(QSPI->DCR_bit.CDIV, div);
80006678:	200407b7          	lui	a5,0x20040
8000667c:	fec42703          	lw	a4,-20(s0)
80006680:	0ff77713          	zext.b	a4,a4
80006684:	00e782a3          	sb	a4,5(a5) # 20040005 <STACK_SIZE+0x2003f805>
}
80006688:	0001                	nop
8000668a:	4472                	lw	s0,28(sp)
8000668c:	6105                	addi	sp,sp,32
8000668e:	8082                	ret

80006690 <QSPI_SetWordLength>:
  * @brief      
  * @param   length  ,   1  32
  * @retval  void
  */
__STATIC_INLINE void QSPI_SetWordLength(uint32_t length)
{
80006690:	1101                	addi	sp,sp,-32
80006692:	ce22                	sw	s0,28(sp)
80006694:	1000                	addi	s0,sp,32
80006696:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_WORD(length));

	WRITE_REG(QSPI->TCR_bit.LEN, length);
8000669a:	200407b7          	lui	a5,0x20040
8000669e:	fec42703          	lw	a4,-20(s0)
800066a2:	03f77713          	andi	a4,a4,63
800066a6:	0ff77713          	zext.b	a4,a4
800066aa:	03f77713          	andi	a4,a4,63
800066ae:	00c7d683          	lhu	a3,12(a5) # 2004000c <STACK_SIZE+0x2003f80c>
800066b2:	fc06f693          	andi	a3,a3,-64
800066b6:	8f55                	or	a4,a4,a3
800066b8:	00e79623          	sh	a4,12(a5)
}
800066bc:	0001                	nop
800066be:	4472                	lw	s0,28(sp)
800066c0:	6105                	addi	sp,sp,32
800066c2:	8082                	ret

800066c4 <QSPI_SPIDataRateConfig>:
  * @brief      
  * @param   dataRate     @ref QSPI_DR_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_SPIDataRateConfig(QSPI_SPI_DataRate_TypeDef dataRate)
{
800066c4:	1101                	addi	sp,sp,-32
800066c6:	ce22                	sw	s0,28(sp)
800066c8:	1000                	addi	s0,sp,32
800066ca:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_SPI_DR(dataRate));

	WRITE_REG(QSPI->TCR_bit.DDR, dataRate);
800066ce:	200407b7          	lui	a5,0x20040
800066d2:	fec42703          	lw	a4,-20(s0)
800066d6:	8b05                	andi	a4,a4,1
800066d8:	0ff77713          	zext.b	a4,a4
800066dc:	8b05                	andi	a4,a4,1
800066de:	071e                	slli	a4,a4,0x7
800066e0:	00c7d683          	lhu	a3,12(a5) # 2004000c <STACK_SIZE+0x2003f80c>
800066e4:	f7f6f693          	andi	a3,a3,-129
800066e8:	8f55                	or	a4,a4,a3
800066ea:	00e79623          	sh	a4,12(a5)
}
800066ee:	0001                	nop
800066f0:	4472                	lw	s0,28(sp)
800066f2:	6105                	addi	sp,sp,32
800066f4:	8082                	ret

800066f6 <QSPI_TxCmd>:
  * @brief    
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void QSPI_TxCmd(FunctionalState state)
{
800066f6:	1101                	addi	sp,sp,-32
800066f8:	ce22                	sw	s0,28(sp)
800066fa:	1000                	addi	s0,sp,32
800066fc:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	WRITE_REG(QSPI->TCR_bit.TXE, state);
80006700:	200407b7          	lui	a5,0x20040
80006704:	fec42703          	lw	a4,-20(s0)
80006708:	8b05                	andi	a4,a4,1
8000670a:	0ff77713          	zext.b	a4,a4
8000670e:	8b05                	andi	a4,a4,1
80006710:	0722                	slli	a4,a4,0x8
80006712:	00c7d683          	lhu	a3,12(a5) # 2004000c <STACK_SIZE+0x2003f80c>
80006716:	eff6f693          	andi	a3,a3,-257
8000671a:	8f55                	or	a4,a4,a3
8000671c:	00e79623          	sh	a4,12(a5)
}
80006720:	0001                	nop
80006722:	4472                	lw	s0,28(sp)
80006724:	6105                	addi	sp,sp,32
80006726:	8082                	ret

80006728 <QSPI_RxCmd>:
  * @brief    
  * @param   state  
  * @retval  void
  */
__STATIC_INLINE void QSPI_RxCmd(FunctionalState state)
{
80006728:	1101                	addi	sp,sp,-32
8000672a:	ce22                	sw	s0,28(sp)
8000672c:	1000                	addi	s0,sp,32
8000672e:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	WRITE_REG(QSPI->TCR_bit.RXE, state);
80006732:	200407b7          	lui	a5,0x20040
80006736:	fec42703          	lw	a4,-20(s0)
8000673a:	8b05                	andi	a4,a4,1
8000673c:	0ff77713          	zext.b	a4,a4
80006740:	8b05                	andi	a4,a4,1
80006742:	0726                	slli	a4,a4,0x9
80006744:	00c7d683          	lhu	a3,12(a5) # 2004000c <STACK_SIZE+0x2003f80c>
80006748:	dff6f693          	andi	a3,a3,-513
8000674c:	8f55                	or	a4,a4,a3
8000674e:	00e79623          	sh	a4,12(a5)
}
80006752:	0001                	nop
80006754:	4472                	lw	s0,28(sp)
80006756:	6105                	addi	sp,sp,32
80006758:	8082                	ret

8000675a <QSPI_SPITransactionModeConfig>:
  * @brief      
  * @param   mode    @ref QSPI_IOMode_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_SPITransactionModeConfig(QSPI_SPI_IOMode_TypeDef mode)
{
8000675a:	1101                	addi	sp,sp,-32
8000675c:	ce22                	sw	s0,28(sp)
8000675e:	1000                	addi	s0,sp,32
80006760:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_SPI_IOMODE(mode));

	WRITE_REG(QSPI->TCR_bit.IOM, mode);
80006764:	200407b7          	lui	a5,0x20040
80006768:	fec42703          	lw	a4,-20(s0)
8000676c:	8b0d                	andi	a4,a4,3
8000676e:	0ff77713          	zext.b	a4,a4
80006772:	8b0d                	andi	a4,a4,3
80006774:	00a71613          	slli	a2,a4,0xa
80006778:	00c7d703          	lhu	a4,12(a5) # 2004000c <STACK_SIZE+0x2003f80c>
8000677c:	86ba                	mv	a3,a4
8000677e:	777d                	lui	a4,0xfffff
80006780:	3ff70713          	addi	a4,a4,1023 # fffff3ff <__data_source_start+0x7fff75f3>
80006784:	8f75                	and	a4,a4,a3
80006786:	86ba                	mv	a3,a4
80006788:	8732                	mv	a4,a2
8000678a:	8f55                	or	a4,a4,a3
8000678c:	00e79623          	sh	a4,12(a5)
}
80006790:	0001                	nop
80006792:	4472                	lw	s0,28(sp)
80006794:	6105                	addi	sp,sp,32
80006796:	8082                	ret

80006798 <QSPI_InstructionConfig>:
  * @brief        
  * @param   instruction  ,      QuadSPI
  * @retval  void
  */
__STATIC_INLINE void QSPI_InstructionConfig(uint8_t instruction)
{
80006798:	1101                	addi	sp,sp,-32
8000679a:	ce22                	sw	s0,28(sp)
8000679c:	1000                	addi	s0,sp,32
8000679e:	87aa                	mv	a5,a0
800067a0:	fef407a3          	sb	a5,-17(s0)
	WRITE_REG(QSPI->QCC_bit.INST, instruction);
800067a4:	200407b7          	lui	a5,0x20040
800067a8:	fef44703          	lbu	a4,-17(s0)
800067ac:	00e78c23          	sb	a4,24(a5) # 20040018 <STACK_SIZE+0x2003f818>
}
800067b0:	0001                	nop
800067b2:	4472                	lw	s0,28(sp)
800067b4:	6105                	addi	sp,sp,32
800067b6:	8082                	ret

800067b8 <QSPI_InstructionModeConfig>:
  * @brief        QuadSPI
  * @param   mode    @ref QSPI_QSPI_IOMode_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_InstructionModeConfig(QSPI_IOMode_TypeDef mode)
{
800067b8:	1101                	addi	sp,sp,-32
800067ba:	ce22                	sw	s0,28(sp)
800067bc:	1000                	addi	s0,sp,32
800067be:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_IOMODE(mode));

	WRITE_REG(QSPI->QCC_bit.IMOD, mode);
800067c2:	200407b7          	lui	a5,0x20040
800067c6:	fec42703          	lw	a4,-20(s0)
800067ca:	8b0d                	andi	a4,a4,3
800067cc:	0ff77713          	zext.b	a4,a4
800067d0:	8b0d                	andi	a4,a4,3
800067d2:	0722                	slli	a4,a4,0x8
800067d4:	4f94                	lw	a3,24(a5)
800067d6:	cff6f693          	andi	a3,a3,-769
800067da:	8f55                	or	a4,a4,a3
800067dc:	cf98                	sw	a4,24(a5)
}
800067de:	0001                	nop
800067e0:	4472                	lw	s0,28(sp)
800067e2:	6105                	addi	sp,sp,32
800067e4:	8082                	ret

800067e6 <QSPI_AddressModeConfig>:
  * @brief        QuadSPI
  * @param   mode    @ref QSPI_QSPI_IOMode_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_AddressModeConfig(QSPI_IOMode_TypeDef mode)
{
800067e6:	1101                	addi	sp,sp,-32
800067e8:	ce22                	sw	s0,28(sp)
800067ea:	1000                	addi	s0,sp,32
800067ec:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_IOMODE(mode));

	WRITE_REG(QSPI->QCC_bit.ADMOD, mode);
800067f0:	200407b7          	lui	a5,0x20040
800067f4:	fec42703          	lw	a4,-20(s0)
800067f8:	8b0d                	andi	a4,a4,3
800067fa:	0ff77713          	zext.b	a4,a4
800067fe:	8b0d                	andi	a4,a4,3
80006800:	072a                	slli	a4,a4,0xa
80006802:	4f90                	lw	a2,24(a5)
80006804:	76fd                	lui	a3,0xfffff
80006806:	3ff68693          	addi	a3,a3,1023 # fffff3ff <__data_source_start+0x7fff75f3>
8000680a:	8ef1                	and	a3,a3,a2
8000680c:	8f55                	or	a4,a4,a3
8000680e:	cf98                	sw	a4,24(a5)
}
80006810:	0001                	nop
80006812:	4472                	lw	s0,28(sp)
80006814:	6105                	addi	sp,sp,32
80006816:	8082                	ret

80006818 <QSPI_AddressSizeConfig>:
  * @brief       QuadSPI
  * @param   size   @ref QSPI_QSPI_DataSize_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_AddressSizeConfig(QSPI_DataSize_TypeDef size)
{
80006818:	1101                	addi	sp,sp,-32
8000681a:	ce22                	sw	s0,28(sp)
8000681c:	1000                	addi	s0,sp,32
8000681e:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_DATASIZE(size));

	WRITE_REG(QSPI->QCC_bit.ADSIZ, size);
80006822:	200407b7          	lui	a5,0x20040
80006826:	fec42703          	lw	a4,-20(s0)
8000682a:	8b0d                	andi	a4,a4,3
8000682c:	0ff77713          	zext.b	a4,a4
80006830:	8b0d                	andi	a4,a4,3
80006832:	0732                	slli	a4,a4,0xc
80006834:	4f90                	lw	a2,24(a5)
80006836:	76f5                	lui	a3,0xffffd
80006838:	16fd                	addi	a3,a3,-1 # ffffcfff <__data_source_start+0x7fff51f3>
8000683a:	8ef1                	and	a3,a3,a2
8000683c:	8f55                	or	a4,a4,a3
8000683e:	cf98                	sw	a4,24(a5)
}
80006840:	0001                	nop
80006842:	4472                	lw	s0,28(sp)
80006844:	6105                	addi	sp,sp,32
80006846:	8082                	ret

80006848 <QSPI_AdditionalModeConfig>:
  * @brief         QuadSPI
  * @param   mode    @ref QSPI_QSPI_IOMode_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_AdditionalModeConfig(QSPI_IOMode_TypeDef mode)
{
80006848:	1101                	addi	sp,sp,-32
8000684a:	ce22                	sw	s0,28(sp)
8000684c:	1000                	addi	s0,sp,32
8000684e:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_IOMODE(mode));

	WRITE_REG(QSPI->QCC_bit.ABMOD, mode);
80006852:	200407b7          	lui	a5,0x20040
80006856:	fec42703          	lw	a4,-20(s0)
8000685a:	8b0d                	andi	a4,a4,3
8000685c:	0ff77713          	zext.b	a4,a4
80006860:	8b0d                	andi	a4,a4,3
80006862:	073a                	slli	a4,a4,0xe
80006864:	4f90                	lw	a2,24(a5)
80006866:	76d1                	lui	a3,0xffff4
80006868:	16fd                	addi	a3,a3,-1 # ffff3fff <__data_source_start+0x7ffec1f3>
8000686a:	8ef1                	and	a3,a3,a2
8000686c:	8f55                	or	a4,a4,a3
8000686e:	cf98                	sw	a4,24(a5)
}
80006870:	0001                	nop
80006872:	4472                	lw	s0,28(sp)
80006874:	6105                	addi	sp,sp,32
80006876:	8082                	ret

80006878 <QSPI_AdditionalSizeConfig>:
  * @brief        QuadSPI
  * @param   size   @ref QSPI_QSPI_DataSize_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_AdditionalSizeConfig(QSPI_DataSize_TypeDef size)
{
80006878:	1101                	addi	sp,sp,-32
8000687a:	ce22                	sw	s0,28(sp)
8000687c:	1000                	addi	s0,sp,32
8000687e:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_DATASIZE(size));

	WRITE_REG(QSPI->QCC_bit.ABSIZ, size);
80006882:	200407b7          	lui	a5,0x20040
80006886:	fec42703          	lw	a4,-20(s0)
8000688a:	8b0d                	andi	a4,a4,3
8000688c:	0ff77713          	zext.b	a4,a4
80006890:	8b0d                	andi	a4,a4,3
80006892:	0742                	slli	a4,a4,0x10
80006894:	4f90                	lw	a2,24(a5)
80006896:	fffd06b7          	lui	a3,0xfffd0
8000689a:	16fd                	addi	a3,a3,-1 # fffcffff <__data_source_start+0x7ffc81f3>
8000689c:	8ef1                	and	a3,a3,a2
8000689e:	8f55                	or	a4,a4,a3
800068a0:	cf98                	sw	a4,24(a5)
}
800068a2:	0001                	nop
800068a4:	4472                	lw	s0,28(sp)
800068a6:	6105                	addi	sp,sp,32
800068a8:	8082                	ret

800068aa <QSPI_WaitCyclesConfig>:
  * @brief        QuadSPI
  * @param   waitCycles       0  31
  * @retval  void
  */
__STATIC_INLINE void QSPI_WaitCyclesConfig(uint32_t waitCycles)
{
800068aa:	1101                	addi	sp,sp,-32
800068ac:	ce22                	sw	s0,28(sp)
800068ae:	1000                	addi	s0,sp,32
800068b0:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_DCYCS(waitCycles));

	WRITE_REG(QSPI->QCC_bit.DCYCS, waitCycles);
800068b4:	200407b7          	lui	a5,0x20040
800068b8:	fec42703          	lw	a4,-20(s0)
800068bc:	8b7d                	andi	a4,a4,31
800068be:	0ff77713          	zext.b	a4,a4
800068c2:	8b7d                	andi	a4,a4,31
800068c4:	074a                	slli	a4,a4,0x12
800068c6:	4f90                	lw	a2,24(a5)
800068c8:	ff8406b7          	lui	a3,0xff840
800068cc:	16fd                	addi	a3,a3,-1 # ff83ffff <__data_source_start+0x7f8381f3>
800068ce:	8ef1                	and	a3,a3,a2
800068d0:	8f55                	or	a4,a4,a3
800068d2:	cf98                	sw	a4,24(a5)
}
800068d4:	0001                	nop
800068d6:	4472                	lw	s0,28(sp)
800068d8:	6105                	addi	sp,sp,32
800068da:	8082                	ret

800068dc <QSPI_DataModeConfig>:
  * @brief        QuadSPI
  * @param   mode    @ref QSPI_QSPI_IOMode_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_DataModeConfig(QSPI_IOMode_TypeDef mode)
{
800068dc:	1101                	addi	sp,sp,-32
800068de:	ce22                	sw	s0,28(sp)
800068e0:	1000                	addi	s0,sp,32
800068e2:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_IOMODE(mode));

	WRITE_REG(QSPI->QCC_bit.DMOD, mode);
800068e6:	200407b7          	lui	a5,0x20040
800068ea:	fec42703          	lw	a4,-20(s0)
800068ee:	8b0d                	andi	a4,a4,3
800068f0:	0ff77713          	zext.b	a4,a4
800068f4:	8b0d                	andi	a4,a4,3
800068f6:	0762                	slli	a4,a4,0x18
800068f8:	4f90                	lw	a2,24(a5)
800068fa:	fd0006b7          	lui	a3,0xfd000
800068fe:	16fd                	addi	a3,a3,-1 # fcffffff <__data_source_start+0x7cff81f3>
80006900:	8ef1                	and	a3,a3,a2
80006902:	8f55                	or	a4,a4,a3
80006904:	cf98                	sw	a4,24(a5)
}
80006906:	0001                	nop
80006908:	4472                	lw	s0,28(sp)
8000690a:	6105                	addi	sp,sp,32
8000690c:	8082                	ret

8000690e <QSPI_DataDirectionConfig>:
  * @brief        QuadSPI
  * @param   dir     @ref QSPI_QSPI_Direction_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_DataDirectionConfig(QSPI_Direction_TypeDef dir)
{
8000690e:	1101                	addi	sp,sp,-32
80006910:	ce22                	sw	s0,28(sp)
80006912:	1000                	addi	s0,sp,32
80006914:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_DIR(dir));

	WRITE_REG(QSPI->QCC_bit.DIOD, dir);
80006918:	200407b7          	lui	a5,0x20040
8000691c:	fec42703          	lw	a4,-20(s0)
80006920:	8b0d                	andi	a4,a4,3
80006922:	0ff77713          	zext.b	a4,a4
80006926:	8b0d                	andi	a4,a4,3
80006928:	076a                	slli	a4,a4,0x1a
8000692a:	4f90                	lw	a2,24(a5)
8000692c:	f40006b7          	lui	a3,0xf4000
80006930:	16fd                	addi	a3,a3,-1 # f3ffffff <__data_source_start+0x73ff81f3>
80006932:	8ef1                	and	a3,a3,a2
80006934:	8f55                	or	a4,a4,a3
80006936:	cf98                	sw	a4,24(a5)
}
80006938:	0001                	nop
8000693a:	4472                	lw	s0,28(sp)
8000693c:	6105                	addi	sp,sp,32
8000693e:	8082                	ret

80006940 <QSPI_DataRateConfig>:
  * @brief      
  * @param   dataRate     @ref QSPI_QSPI_DataRate_TypeDef
  * @retval  void
  */
__STATIC_INLINE void QSPI_DataRateConfig(QSPI_DataRate_TypeDef dataRate)
{
80006940:	1101                	addi	sp,sp,-32
80006942:	ce22                	sw	s0,28(sp)
80006944:	1000                	addi	s0,sp,32
80006946:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_QSPI_DATARATE(dataRate));

	WRITE_REG(QSPI->QCC_bit.DDRM, dataRate);
8000694a:	200407b7          	lui	a5,0x20040
8000694e:	fec42703          	lw	a4,-20(s0)
80006952:	8b05                	andi	a4,a4,1
80006954:	0ff77713          	zext.b	a4,a4
80006958:	077e                	slli	a4,a4,0x1f
8000695a:	4f90                	lw	a2,24(a5)
8000695c:	800006b7          	lui	a3,0x80000
80006960:	fff6c693          	not	a3,a3
80006964:	8ef1                	and	a3,a3,a2
80006966:	8f55                	or	a4,a4,a3
80006968:	cf98                	sw	a4,24(a5)
}
8000696a:	0001                	nop
8000696c:	4472                	lw	s0,28(sp)
8000696e:	6105                	addi	sp,sp,32
80006970:	8082                	ret

80006972 <QSPI_DeInit>:
/**
  * @brief      QSPI   
  * @retval  void
  */
void QSPI_DeInit()
{
80006972:	1141                	addi	sp,sp,-16
80006974:	c606                	sw	ra,12(sp)
80006976:	c422                	sw	s0,8(sp)
80006978:	0800                	addi	s0,sp,16
	RCU_AHBRstCmd(RCU_AHBClk_QSPI, DISABLE);
8000697a:	4581                	li	a1,0
8000697c:	4541                	li	a0,16
8000697e:	3141                	jal	800065fe <RCU_AHBRstCmd>
    RCU_AHBRstCmd(RCU_AHBClk_QSPI, ENABLE);
80006980:	4585                	li	a1,1
80006982:	4541                	li	a0,16
80006984:	39ad                	jal	800065fe <RCU_AHBRstCmd>
}
80006986:	0001                	nop
80006988:	40b2                	lw	ra,12(sp)
8000698a:	4422                	lw	s0,8(sp)
8000698c:	0141                	addi	sp,sp,16
8000698e:	8082                	ret

80006990 <QSPI_SPI_Init>:
  * @param   InitStruct      @ref QSPI_SPI_Init_TypeDef,
  *                         .
  * @retval  Status    
  */
void QSPI_SPI_Init(QSPI_SPI_Init_TypeDef* InitStruct)
{
80006990:	1101                	addi	sp,sp,-32
80006992:	ce06                	sw	ra,28(sp)
80006994:	cc22                	sw	s0,24(sp)
80006996:	1000                	addi	s0,sp,32
80006998:	fea42623          	sw	a0,-20(s0)
	QSPI_ModeConfig(QSPI_Mode_SPI);
8000699c:	4501                	li	a0,0
8000699e:	3979                	jal	8000663c <QSPI_ModeConfig>
	QSPI_SPITransactionModeConfig(InitStruct->IOMode);
800069a0:	fec42783          	lw	a5,-20(s0)
800069a4:	439c                	lw	a5,0(a5)
800069a6:	853e                	mv	a0,a5
800069a8:	3b4d                	jal	8000675a <QSPI_SPITransactionModeConfig>
	QSPI_SPIDataRateConfig(InitStruct->dataRate);
800069aa:	fec42783          	lw	a5,-20(s0)
800069ae:	43dc                	lw	a5,4(a5)
800069b0:	853e                	mv	a0,a5
800069b2:	3b09                	jal	800066c4 <QSPI_SPIDataRateConfig>
	QSPI_SetWordLength(InitStruct->dataWidth);
800069b4:	fec42783          	lw	a5,-20(s0)
800069b8:	479c                	lw	a5,8(a5)
800069ba:	853e                	mv	a0,a5
800069bc:	39d1                	jal	80006690 <QSPI_SetWordLength>
	QSPI_TxCmd(InitStruct->TxEnable);
800069be:	fec42783          	lw	a5,-20(s0)
800069c2:	47dc                	lw	a5,12(a5)
800069c4:	853e                	mv	a0,a5
800069c6:	3b05                	jal	800066f6 <QSPI_TxCmd>
	QSPI_RxCmd(InitStruct->RxEnable);
800069c8:	fec42783          	lw	a5,-20(s0)
800069cc:	4b9c                	lw	a5,16(a5)
800069ce:	853e                	mv	a0,a5
800069d0:	3ba1                	jal	80006728 <QSPI_RxCmd>
	QSPI_SCKDivConfig(InitStruct->SCKDiv);
800069d2:	fec42783          	lw	a5,-20(s0)
800069d6:	4bdc                	lw	a5,20(a5)
800069d8:	853e                	mv	a0,a5
800069da:	3951                	jal	8000666e <QSPI_SCKDivConfig>
}
800069dc:	0001                	nop
800069de:	40f2                	lw	ra,28(sp)
800069e0:	4462                	lw	s0,24(sp)
800069e2:	6105                	addi	sp,sp,32
800069e4:	8082                	ret

800069e6 <QSPI_SPI_StructInit>:
  * @param   InitStruct      @ref QSPI_SPI_Init_TypeDef,
  *                        .
  * @retval  void
  */
void QSPI_SPI_StructInit(QSPI_SPI_Init_TypeDef* InitStruct)
{
800069e6:	1101                	addi	sp,sp,-32
800069e8:	ce22                	sw	s0,28(sp)
800069ea:	1000                	addi	s0,sp,32
800069ec:	fea42623          	sw	a0,-20(s0)
    InitStruct->IOMode = QSPI_SPI_IOMode_Single;
800069f0:	fec42783          	lw	a5,-20(s0)
800069f4:	0007a023          	sw	zero,0(a5) # 20040000 <STACK_SIZE+0x2003f800>
    InitStruct->dataRate = QSPI_SPI_DataRate_Single;
800069f8:	fec42783          	lw	a5,-20(s0)
800069fc:	0007a223          	sw	zero,4(a5)
    InitStruct->dataWidth = 0x1;
80006a00:	fec42783          	lw	a5,-20(s0)
80006a04:	4705                	li	a4,1
80006a06:	c798                	sw	a4,8(a5)
    InitStruct->TxEnable = DISABLE;
80006a08:	fec42783          	lw	a5,-20(s0)
80006a0c:	0007a623          	sw	zero,12(a5)
    InitStruct->RxEnable = DISABLE;
80006a10:	fec42783          	lw	a5,-20(s0)
80006a14:	0007a823          	sw	zero,16(a5)
    InitStruct->SCKDiv = 0x0;
80006a18:	fec42783          	lw	a5,-20(s0)
80006a1c:	0007aa23          	sw	zero,20(a5)
}
80006a20:	0001                	nop
80006a22:	4472                	lw	s0,28(sp)
80006a24:	6105                	addi	sp,sp,32
80006a26:	8082                	ret

80006a28 <QSPI_Init>:
  * @param   InitStruct      @ref QSPI_Init_TypeDef,
  *                         .
  * @retval  Status    
  */
void QSPI_Init(QSPI_Init_TypeDef* InitStruct)
{
80006a28:	1101                	addi	sp,sp,-32
80006a2a:	ce06                	sw	ra,28(sp)
80006a2c:	cc22                	sw	s0,24(sp)
80006a2e:	1000                	addi	s0,sp,32
80006a30:	fea42623          	sw	a0,-20(s0)
    QSPI_ModeConfig(QSPI_Mode_QSPI);
80006a34:	4509                	li	a0,2
80006a36:	3119                	jal	8000663c <QSPI_ModeConfig>

	QSPI_InstructionConfig(InitStruct->instruction);
80006a38:	fec42783          	lw	a5,-20(s0)
80006a3c:	0007c783          	lbu	a5,0(a5)
80006a40:	853e                	mv	a0,a5
80006a42:	3b99                	jal	80006798 <QSPI_InstructionConfig>
	QSPI_InstructionModeConfig(InitStruct->instructionMode);
80006a44:	fec42783          	lw	a5,-20(s0)
80006a48:	43dc                	lw	a5,4(a5)
80006a4a:	853e                	mv	a0,a5
80006a4c:	33b5                	jal	800067b8 <QSPI_InstructionModeConfig>
	QSPI_AddressModeConfig(InitStruct->addressMode);
80006a4e:	fec42783          	lw	a5,-20(s0)
80006a52:	479c                	lw	a5,8(a5)
80006a54:	853e                	mv	a0,a5
80006a56:	3b41                	jal	800067e6 <QSPI_AddressModeConfig>
	QSPI_AddressSizeConfig(InitStruct->addressSize);
80006a58:	fec42783          	lw	a5,-20(s0)
80006a5c:	47dc                	lw	a5,12(a5)
80006a5e:	853e                	mv	a0,a5
80006a60:	3b65                	jal	80006818 <QSPI_AddressSizeConfig>
	QSPI_AdditionalModeConfig(InitStruct->additionalMode);
80006a62:	fec42783          	lw	a5,-20(s0)
80006a66:	4b9c                	lw	a5,16(a5)
80006a68:	853e                	mv	a0,a5
80006a6a:	3bf9                	jal	80006848 <QSPI_AdditionalModeConfig>
	QSPI_AdditionalSizeConfig(InitStruct->additionalSize);
80006a6c:	fec42783          	lw	a5,-20(s0)
80006a70:	4bdc                	lw	a5,20(a5)
80006a72:	853e                	mv	a0,a5
80006a74:	3511                	jal	80006878 <QSPI_AdditionalSizeConfig>
	QSPI_WaitCyclesConfig(InitStruct->waitCycles);
80006a76:	fec42783          	lw	a5,-20(s0)
80006a7a:	4f9c                	lw	a5,24(a5)
80006a7c:	853e                	mv	a0,a5
80006a7e:	3535                	jal	800068aa <QSPI_WaitCyclesConfig>
	QSPI_DataModeConfig(InitStruct->dataMode);
80006a80:	fec42783          	lw	a5,-20(s0)
80006a84:	4fdc                	lw	a5,28(a5)
80006a86:	853e                	mv	a0,a5
80006a88:	3d91                	jal	800068dc <QSPI_DataModeConfig>
	QSPI_DataDirectionConfig(InitStruct->dataDirection);
80006a8a:	fec42783          	lw	a5,-20(s0)
80006a8e:	539c                	lw	a5,32(a5)
80006a90:	853e                	mv	a0,a5
80006a92:	3db5                	jal	8000690e <QSPI_DataDirectionConfig>
	QSPI_DataRateConfig(InitStruct->dataRate);
80006a94:	fec42783          	lw	a5,-20(s0)
80006a98:	53dc                	lw	a5,36(a5)
80006a9a:	853e                	mv	a0,a5
80006a9c:	3555                	jal	80006940 <QSPI_DataRateConfig>
	QSPI_SCKDivConfig(InitStruct->SCKDiv);
80006a9e:	fec42783          	lw	a5,-20(s0)
80006aa2:	579c                	lw	a5,40(a5)
80006aa4:	853e                	mv	a0,a5
80006aa6:	36e1                	jal	8000666e <QSPI_SCKDivConfig>
}
80006aa8:	0001                	nop
80006aaa:	40f2                	lw	ra,28(sp)
80006aac:	4462                	lw	s0,24(sp)
80006aae:	6105                	addi	sp,sp,32
80006ab0:	8082                	ret

80006ab2 <QSPI_StructInit>:
  * @param   InitStruct      @ref QSPI_Init_TypeDef,
  *                        .
  * @retval  void
  */
void QSPI_StructInit(QSPI_Init_TypeDef* InitStruct)
{
80006ab2:	1101                	addi	sp,sp,-32
80006ab4:	ce22                	sw	s0,28(sp)
80006ab6:	1000                	addi	s0,sp,32
80006ab8:	fea42623          	sw	a0,-20(s0)
	InitStruct->instruction = 0x0;
80006abc:	fec42783          	lw	a5,-20(s0)
80006ac0:	00078023          	sb	zero,0(a5)
	InitStruct->instructionMode = QSPI_Lines_No;
80006ac4:	fec42783          	lw	a5,-20(s0)
80006ac8:	0007a223          	sw	zero,4(a5)
	InitStruct->addressMode = QSPI_Lines_No;
80006acc:	fec42783          	lw	a5,-20(s0)
80006ad0:	0007a423          	sw	zero,8(a5)
	InitStruct->addressSize = QSPI_DataSize_8;
80006ad4:	fec42783          	lw	a5,-20(s0)
80006ad8:	0007a623          	sw	zero,12(a5)
	InitStruct->additionalMode = QSPI_Lines_No;
80006adc:	fec42783          	lw	a5,-20(s0)
80006ae0:	0007a823          	sw	zero,16(a5)
	InitStruct->additionalSize = QSPI_DataSize_8;
80006ae4:	fec42783          	lw	a5,-20(s0)
80006ae8:	0007aa23          	sw	zero,20(a5)
	InitStruct->waitCycles = 0x0;
80006aec:	fec42783          	lw	a5,-20(s0)
80006af0:	0007ac23          	sw	zero,24(a5)
	InitStruct->dataMode = QSPI_Lines_No;
80006af4:	fec42783          	lw	a5,-20(s0)
80006af8:	0007ae23          	sw	zero,28(a5)
	InitStruct->dataDirection = QSPI_Direction_Write;
80006afc:	fec42783          	lw	a5,-20(s0)
80006b00:	0207a023          	sw	zero,32(a5)
	InitStruct->dataRate = QSPI_DataRate_Single;
80006b04:	fec42783          	lw	a5,-20(s0)
80006b08:	0207a223          	sw	zero,36(a5)
	InitStruct->SCKDiv = 0x0;
80006b0c:	fec42783          	lw	a5,-20(s0)
80006b10:	0207a423          	sw	zero,40(a5)
}
80006b14:	0001                	nop
80006b16:	4472                	lw	s0,28(sp)
80006b18:	6105                	addi	sp,sp,32
80006b1a:	8082                	ret

80006b1c <RCU_SysClkConfig>:
{
80006b1c:	1101                	addi	sp,sp,-32
80006b1e:	ce22                	sw	s0,28(sp)
80006b20:	1000                	addi	s0,sp,32
80006b22:	fea42623          	sw	a0,-20(s0)
    WRITE_REG(RCU->SYSCLKCFG_bit.SRC, SysClk);
80006b26:	3000e7b7          	lui	a5,0x3000e
80006b2a:	fec42703          	lw	a4,-20(s0)
80006b2e:	8b0d                	andi	a4,a4,3
80006b30:	0ff77713          	zext.b	a4,a4
80006b34:	8b0d                	andi	a4,a4,3
80006b36:	5b94                	lw	a3,48(a5)
80006b38:	9af1                	andi	a3,a3,-4
80006b3a:	8f55                	or	a4,a4,a3
80006b3c:	db98                	sw	a4,48(a5)
}
80006b3e:	0001                	nop
80006b40:	4472                	lw	s0,28(sp)
80006b42:	6105                	addi	sp,sp,32
80006b44:	8082                	ret

80006b46 <RCU_SysClkStatus>:
{
80006b46:	1141                	addi	sp,sp,-16
80006b48:	c622                	sw	s0,12(sp)
80006b4a:	0800                	addi	s0,sp,16
    return (RCU_SysClk_TypeDef)READ_REG(RCU->CLKSTAT_bit.SRC);
80006b4c:	3000e7b7          	lui	a5,0x3000e
80006b50:	5fdc                	lw	a5,60(a5)
80006b52:	8b8d                	andi	a5,a5,3
80006b54:	0ff7f793          	zext.b	a5,a5
}
80006b58:	853e                	mv	a0,a5
80006b5a:	4432                	lw	s0,12(sp)
80006b5c:	0141                	addi	sp,sp,16
80006b5e:	8082                	ret

80006b60 <getSysClkFreq>:
  * @brief        
  * @param   Clk    
  * @retval  Val   
  */
static uint32_t getSysClkFreq(RCU_SysClk_TypeDef Clk)
{
80006b60:	7179                	addi	sp,sp,-48
80006b62:	d622                	sw	s0,44(sp)
80006b64:	1800                	addi	s0,sp,48
80006b66:	fca42e23          	sw	a0,-36(s0)
    uint32_t clk_freq = 0;
80006b6a:	fe042623          	sw	zero,-20(s0)

    switch (Clk) {
80006b6e:	fdc42703          	lw	a4,-36(s0)
80006b72:	478d                	li	a5,3
80006b74:	02f70063          	beq	a4,a5,80006b94 <getSysClkFreq+0x34>
80006b78:	fdc42703          	lw	a4,-36(s0)
80006b7c:	478d                	li	a5,3
80006b7e:	00e7ee63          	bltu	a5,a4,80006b9a <getSysClkFreq+0x3a>
80006b82:	fdc42703          	lw	a4,-36(s0)
80006b86:	4789                	li	a5,2
80006b88:	00f70863          	beq	a4,a5,80006b98 <getSysClkFreq+0x38>
80006b8c:	fdc42703          	lw	a4,-36(s0)
80006b90:	4789                	li	a5,2
80006b92:	a021                	j	80006b9a <getSysClkFreq+0x3a>
    case RCU_SysClk_SysPLL0Clk:
        //clk_freq = RCU_GetSysPLL0ClkFreq();
        break;
    case RCU_SysClk_LsiClk:
        //clk_freq = RCU_GetLsiClkFreq();
        break;
80006b94:	0001                	nop
80006b96:	a011                	j	80006b9a <getSysClkFreq+0x3a>
        break;
80006b98:	0001                	nop
    }

    return clk_freq;
80006b9a:	fec42783          	lw	a5,-20(s0)
}
80006b9e:	853e                	mv	a0,a5
80006ba0:	5432                	lw	s0,44(sp)
80006ba2:	6145                	addi	sp,sp,48
80006ba4:	8082                	ret

80006ba6 <getPeriphClkFreq>:
  * @brief        
  * @param   Clk    
  * @retval  Val   
  */
static uint32_t getPeriphClkFreq(RCU_PeriphClk_TypeDef Clk)
{
80006ba6:	7179                	addi	sp,sp,-48
80006ba8:	d622                	sw	s0,44(sp)
80006baa:	1800                	addi	s0,sp,48
80006bac:	fca42e23          	sw	a0,-36(s0)
    uint32_t clk_freq = 0;
80006bb0:	fe042623          	sw	zero,-20(s0)

    switch (Clk) {
80006bb4:	fdc42703          	lw	a4,-36(s0)
80006bb8:	478d                	li	a5,3
80006bba:	02f70063          	beq	a4,a5,80006bda <getPeriphClkFreq+0x34>
80006bbe:	fdc42703          	lw	a4,-36(s0)
80006bc2:	478d                	li	a5,3
80006bc4:	00e7ee63          	bltu	a5,a4,80006be0 <getPeriphClkFreq+0x3a>
80006bc8:	fdc42703          	lw	a4,-36(s0)
80006bcc:	4789                	li	a5,2
80006bce:	00f70863          	beq	a4,a5,80006bde <getPeriphClkFreq+0x38>
80006bd2:	fdc42703          	lw	a4,-36(s0)
80006bd6:	4789                	li	a5,2
80006bd8:	a021                	j	80006be0 <getPeriphClkFreq+0x3a>
    case RCU_PeriphClk_SysPLL0Clk:
        //clk_freq = RCU_GetPLLDivClkFreq();
        break;
    case RCU_PeriphClk_SysPLL1Clk:
        //clk_freq = RCU_GetPLLExtClkFreq();
        break;
80006bda:	0001                	nop
80006bdc:	a011                	j	80006be0 <getPeriphClkFreq+0x3a>
        break;
80006bde:	0001                	nop
    }

    return clk_freq;
80006be0:	fec42783          	lw	a5,-20(s0)
}
80006be4:	853e                	mv	a0,a5
80006be6:	5432                	lw	s0,44(sp)
80006be8:	6145                	addi	sp,sp,48
80006bea:	8082                	ret

80006bec <getSysPeriphClkFreq>:
  * @brief        
  * @param   Clk    
  * @retval  Val   
  */
static uint32_t getSysPeriphClkFreq(RCU_PeriphClk_TypeDef Clk)
{
80006bec:	7179                	addi	sp,sp,-48
80006bee:	d622                	sw	s0,44(sp)
80006bf0:	1800                	addi	s0,sp,48
80006bf2:	fca42e23          	sw	a0,-36(s0)
    uint32_t clk_freq = 0;
80006bf6:	fe042623          	sw	zero,-20(s0)

    switch (Clk) {
80006bfa:	fdc42703          	lw	a4,-36(s0)
80006bfe:	478d                	li	a5,3
80006c00:	02f70063          	beq	a4,a5,80006c20 <getSysPeriphClkFreq+0x34>
80006c04:	fdc42703          	lw	a4,-36(s0)
80006c08:	478d                	li	a5,3
80006c0a:	00e7ee63          	bltu	a5,a4,80006c26 <getSysPeriphClkFreq+0x3a>
80006c0e:	fdc42703          	lw	a4,-36(s0)
80006c12:	4789                	li	a5,2
80006c14:	00f70863          	beq	a4,a5,80006c24 <getSysPeriphClkFreq+0x38>
80006c18:	fdc42703          	lw	a4,-36(s0)
80006c1c:	4789                	li	a5,2
80006c1e:	a021                	j	80006c26 <getSysPeriphClkFreq+0x3a>
    case RCU_PeriphClk_SysPLL0Clk:
        //clk_freq = RCU_GetSysClkFreq();
        break;
    case RCU_PeriphClk_SysPLL1Clk:
        //clk_freq = RCU_GetPLLClkFreq();
        break;
80006c20:	0001                	nop
80006c22:	a011                	j	80006c26 <getSysPeriphClkFreq+0x3a>
        break;
80006c24:	0001                	nop
    }

    return clk_freq;
80006c26:	fec42783          	lw	a5,-20(s0)
}
80006c2a:	853e                	mv	a0,a5
80006c2c:	5432                	lw	s0,44(sp)
80006c2e:	6145                	addi	sp,sp,48
80006c30:	8082                	ret

80006c32 <RCU_GetHSIClkFreq>:
/**
  * @brief        HSICLK
  * @retval  Val   
  */
uint32_t RCU_GetHSIClkFreq()
{
80006c32:	1141                	addi	sp,sp,-16
80006c34:	c622                	sw	s0,12(sp)
80006c36:	0800                	addi	s0,sp,16
    return HSICLK_VAL;
80006c38:	000f47b7          	lui	a5,0xf4
80006c3c:	24078793          	addi	a5,a5,576 # f4240 <STACK_SIZE+0xf3a40>
}
80006c40:	853e                	mv	a0,a5
80006c42:	4432                	lw	s0,12(sp)
80006c44:	0141                	addi	sp,sp,16
80006c46:	8082                	ret

80006c48 <RCU_GetHSEClkFreq>:
/**
  * @brief        HSECLK
  * @retval  Val   
  */
uint32_t RCU_GetHSEClkFreq()
{
80006c48:	1141                	addi	sp,sp,-16
80006c4a:	c622                	sw	s0,12(sp)
80006c4c:	0800                	addi	s0,sp,16
    return HSECLK_VAL;
80006c4e:	00f427b7          	lui	a5,0xf42
80006c52:	40078793          	addi	a5,a5,1024 # f42400 <STACK_SIZE+0xf41c00>
}
80006c56:	853e                	mv	a0,a5
80006c58:	4432                	lw	s0,12(sp)
80006c5a:	0141                	addi	sp,sp,16
80006c5c:	8082                	ret

80006c5e <RCU_GetLsiClkFreq1>:
/**
  * @brief        LSICLK
  * @retval  Val   
  */
uint32_t RCU_GetLsiClkFreq1()
{
80006c5e:	1141                	addi	sp,sp,-16
80006c60:	c622                	sw	s0,12(sp)
80006c62:	0800                	addi	s0,sp,16
    return (uint32_t)LSICLK_VAL;
80006c64:	67a1                	lui	a5,0x8
80006c66:	d0078793          	addi	a5,a5,-768 # 7d00 <STACK_SIZE+0x7500>
}
80006c6a:	853e                	mv	a0,a5
80006c6c:	4432                	lw	s0,12(sp)
80006c6e:	0141                	addi	sp,sp,16
80006c70:	8082                	ret

80006c72 <RCU_GetSysPLL0ClkFreq1>:
/**
  * @brief        SYSPLL0CLK
  * @retval  Val   
  */
uint32_t RCU_GetSysPLL0ClkFreq1()
{
80006c72:	7179                	addi	sp,sp,-48
80006c74:	d622                	sw	s0,44(sp)
80006c76:	1800                	addi	s0,sp,48
    uint32_t pll_div0a, pll_div0b, pll_div1a, pll_div1b , pll_fracdiv, pll_fbdiv, pll_refdiv, pll_refclk;

    pll_div0a = READ_REG(RCU->PLLSYSCFG0_bit.PD0A)+1;
80006c78:	3000e7b7          	lui	a5,0x3000e
80006c7c:	4bbc                	lw	a5,80(a5)
80006c7e:	83b5                	srli	a5,a5,0xd
80006c80:	8b9d                	andi	a5,a5,7
80006c82:	0ff7f793          	zext.b	a5,a5
80006c86:	0785                	addi	a5,a5,1 # 3000e001 <STACK_SIZE+0x3000d801>
80006c88:	fef42623          	sw	a5,-20(s0)
    pll_div0b = READ_REG(RCU->PLLSYSCFG0_bit.PD0B)+1;
80006c8c:	3000e7b7          	lui	a5,0x3000e
80006c90:	4bbc                	lw	a5,80(a5)
80006c92:	83c1                	srli	a5,a5,0x10
80006c94:	03f7f793          	andi	a5,a5,63
80006c98:	0ff7f793          	zext.b	a5,a5
80006c9c:	0785                	addi	a5,a5,1 # 3000e001 <STACK_SIZE+0x3000d801>
80006c9e:	fef42423          	sw	a5,-24(s0)
    pll_fbdiv = READ_REG(RCU->PLLSYSCFG2_bit.FBDIV);
80006ca2:	3000e7b7          	lui	a5,0x3000e
80006ca6:	4fbc                	lw	a5,88(a5)
80006ca8:	873e                	mv	a4,a5
80006caa:	6785                	lui	a5,0x1
80006cac:	17fd                	addi	a5,a5,-1 # fff <STACK_SIZE+0x7ff>
80006cae:	8ff9                	and	a5,a5,a4
80006cb0:	07c2                	slli	a5,a5,0x10
80006cb2:	83c1                	srli	a5,a5,0x10
80006cb4:	fef42223          	sw	a5,-28(s0)
    pll_refdiv = READ_REG(RCU->PLLSYSCFG0_bit.REFDIV);
80006cb8:	3000e7b7          	lui	a5,0x3000e
80006cbc:	4bbc                	lw	a5,80(a5)
80006cbe:	839d                	srli	a5,a5,0x7
80006cc0:	03f7f793          	andi	a5,a5,63
80006cc4:	0ff7f793          	zext.b	a5,a5
80006cc8:	fef42023          	sw	a5,-32(s0)
    pll_refclk = HSECLK_VAL;
80006ccc:	00f427b7          	lui	a5,0xf42
80006cd0:	40078793          	addi	a5,a5,1024 # f42400 <STACK_SIZE+0xf41c00>
80006cd4:	fcf42e23          	sw	a5,-36(s0)

    return (uint32_t)((pll_refclk * pll_fbdiv) / (pll_refdiv * pll_div0a * pll_div0b));
80006cd8:	fdc42703          	lw	a4,-36(s0)
80006cdc:	fe442783          	lw	a5,-28(s0)
80006ce0:	02f70733          	mul	a4,a4,a5
80006ce4:	fe042683          	lw	a3,-32(s0)
80006ce8:	fec42783          	lw	a5,-20(s0)
80006cec:	02f686b3          	mul	a3,a3,a5
80006cf0:	fe842783          	lw	a5,-24(s0)
80006cf4:	02f687b3          	mul	a5,a3,a5
80006cf8:	02f757b3          	divu	a5,a4,a5
}
80006cfc:	853e                	mv	a0,a5
80006cfe:	5432                	lw	s0,44(sp)
80006d00:	6145                	addi	sp,sp,48
80006d02:	8082                	ret

80006d04 <RCU_GetSysClkFreq>:
/**
  * @brief      SYSCLK
  * @retval  Val   
  */
uint32_t RCU_GetSysClkFreq()
{
80006d04:	1101                	addi	sp,sp,-32
80006d06:	ce06                	sw	ra,28(sp)
80006d08:	cc22                	sw	s0,24(sp)
80006d0a:	1000                	addi	s0,sp,32
    RCU_SysClk_TypeDef sys_clk;

    sys_clk = RCU_SysClkStatus();
80006d0c:	3d2d                	jal	80006b46 <RCU_SysClkStatus>
80006d0e:	fea42623          	sw	a0,-20(s0)

    return getSysClkFreq(sys_clk);
80006d12:	fec42503          	lw	a0,-20(s0)
80006d16:	35a9                	jal	80006b60 <getSysClkFreq>
80006d18:	87aa                	mv	a5,a0
}
80006d1a:	853e                	mv	a0,a5
80006d1c:	40f2                	lw	ra,28(sp)
80006d1e:	4462                	lw	s0,24(sp)
80006d20:	6105                	addi	sp,sp,32
80006d22:	8082                	ret

80006d24 <RCU_GetUARTClkFreq>:
  * @brief      UARTCLK
  * @param   UARTx_Num     UART
  * @retval  Val   
  */
uint32_t RCU_GetUARTClkFreq(UART_Num_TypeDef UARTx_Num)
{
80006d24:	7179                	addi	sp,sp,-48
80006d26:	d606                	sw	ra,44(sp)
80006d28:	d422                	sw	s0,40(sp)
80006d2a:	1800                	addi	s0,sp,48
80006d2c:	fca42e23          	sw	a0,-36(s0)
    RCU_PeriphClk_TypeDef uart_clk;
    uint32_t div_val;

    uart_clk = (RCU_PeriphClk_TypeDef)READ_REG(RCU->UARTCLKCFG[UARTx_Num].UARTCLKCFG_bit.CLKSEL);
80006d30:	3000e737          	lui	a4,0x3000e
80006d34:	fdc42783          	lw	a5,-36(s0)
80006d38:	07f1                	addi	a5,a5,28
80006d3a:	078a                	slli	a5,a5,0x2
80006d3c:	97ba                	add	a5,a5,a4
80006d3e:	439c                	lw	a5,0(a5)
80006d40:	83c1                	srli	a5,a5,0x10
80006d42:	8b8d                	andi	a5,a5,3
80006d44:	0ff7f793          	zext.b	a5,a5
80006d48:	fef42423          	sw	a5,-24(s0)
    if (READ_REG(RCU->UARTCLKCFG[UARTx_Num].UARTCLKCFG_bit.DIVEN))
80006d4c:	3000e737          	lui	a4,0x3000e
80006d50:	fdc42783          	lw	a5,-36(s0)
80006d54:	07f1                	addi	a5,a5,28
80006d56:	078a                	slli	a5,a5,0x2
80006d58:	97ba                	add	a5,a5,a4
80006d5a:	439c                	lw	a5,0(a5)
80006d5c:	83d1                	srli	a5,a5,0x14
80006d5e:	8b85                	andi	a5,a5,1
80006d60:	0ff7f793          	zext.b	a5,a5
80006d64:	c39d                	beqz	a5,80006d8a <RCU_GetUARTClkFreq+0x66>
        div_val = 2 * (READ_REG(RCU->UARTCLKCFG[UARTx_Num].UARTCLKCFG_bit.DIVN) + 1);
80006d66:	3000e737          	lui	a4,0x3000e
80006d6a:	fdc42783          	lw	a5,-36(s0)
80006d6e:	07f1                	addi	a5,a5,28
80006d70:	078a                	slli	a5,a5,0x2
80006d72:	97ba                	add	a5,a5,a4
80006d74:	439c                	lw	a5,0(a5)
80006d76:	83e1                	srli	a5,a5,0x18
80006d78:	03f7f793          	andi	a5,a5,63
80006d7c:	0ff7f793          	zext.b	a5,a5
80006d80:	0785                	addi	a5,a5,1
80006d82:	0786                	slli	a5,a5,0x1
80006d84:	fef42623          	sw	a5,-20(s0)
80006d88:	a021                	j	80006d90 <RCU_GetUARTClkFreq+0x6c>
    else
        div_val = 1;
80006d8a:	4785                	li	a5,1
80006d8c:	fef42623          	sw	a5,-20(s0)

    return getPeriphClkFreq(uart_clk) / div_val;
80006d90:	fe842503          	lw	a0,-24(s0)
80006d94:	3d09                	jal	80006ba6 <getPeriphClkFreq>
80006d96:	872a                	mv	a4,a0
80006d98:	fec42783          	lw	a5,-20(s0)
80006d9c:	02f757b3          	divu	a5,a4,a5
}
80006da0:	853e                	mv	a0,a5
80006da2:	50b2                	lw	ra,44(sp)
80006da4:	5422                	lw	s0,40(sp)
80006da6:	6145                	addi	sp,sp,48
80006da8:	8082                	ret

80006daa <RCU_GetSPIClkFreq>:
  * @brief      SPICLK
  * @param   SPIx_Num     SPI
  * @retval  Val   
  */
uint32_t RCU_GetSPIClkFreq(SPI_Num_TypeDef SPIx_Num)
{
80006daa:	7179                	addi	sp,sp,-48
80006dac:	d606                	sw	ra,44(sp)
80006dae:	d422                	sw	s0,40(sp)
80006db0:	1800                	addi	s0,sp,48
80006db2:	fca42e23          	sw	a0,-36(s0)
    RCU_PeriphClk_TypeDef spi_clk;
    uint32_t div_val;

    spi_clk = (RCU_PeriphClk_TypeDef)READ_REG(RCU->SPICLKCFG[SPIx_Num].SPICLKCFG_bit.CLKSEL);
80006db6:	3000e737          	lui	a4,0x3000e
80006dba:	fdc42783          	lw	a5,-36(s0)
80006dbe:	02478793          	addi	a5,a5,36
80006dc2:	078a                	slli	a5,a5,0x2
80006dc4:	97ba                	add	a5,a5,a4
80006dc6:	43dc                	lw	a5,4(a5)
80006dc8:	83c1                	srli	a5,a5,0x10
80006dca:	8b8d                	andi	a5,a5,3
80006dcc:	0ff7f793          	zext.b	a5,a5
80006dd0:	fef42423          	sw	a5,-24(s0)
    if (READ_REG(RCU->SPICLKCFG[SPIx_Num].SPICLKCFG_bit.DIVEN))
80006dd4:	3000e737          	lui	a4,0x3000e
80006dd8:	fdc42783          	lw	a5,-36(s0)
80006ddc:	02478793          	addi	a5,a5,36
80006de0:	078a                	slli	a5,a5,0x2
80006de2:	97ba                	add	a5,a5,a4
80006de4:	43dc                	lw	a5,4(a5)
80006de6:	83d1                	srli	a5,a5,0x14
80006de8:	8b85                	andi	a5,a5,1
80006dea:	0ff7f793          	zext.b	a5,a5
80006dee:	c785                	beqz	a5,80006e16 <RCU_GetSPIClkFreq+0x6c>
        div_val = 2 * (READ_REG(RCU->SPICLKCFG[SPIx_Num].SPICLKCFG_bit.DIVN) + 1);
80006df0:	3000e737          	lui	a4,0x3000e
80006df4:	fdc42783          	lw	a5,-36(s0)
80006df8:	02478793          	addi	a5,a5,36
80006dfc:	078a                	slli	a5,a5,0x2
80006dfe:	97ba                	add	a5,a5,a4
80006e00:	43dc                	lw	a5,4(a5)
80006e02:	83e1                	srli	a5,a5,0x18
80006e04:	03f7f793          	andi	a5,a5,63
80006e08:	0ff7f793          	zext.b	a5,a5
80006e0c:	0785                	addi	a5,a5,1
80006e0e:	0786                	slli	a5,a5,0x1
80006e10:	fef42623          	sw	a5,-20(s0)
80006e14:	a021                	j	80006e1c <RCU_GetSPIClkFreq+0x72>
    else
        div_val = 1;
80006e16:	4785                	li	a5,1
80006e18:	fef42623          	sw	a5,-20(s0)

    return getPeriphClkFreq(spi_clk) / div_val;
80006e1c:	fe842503          	lw	a0,-24(s0)
80006e20:	3359                	jal	80006ba6 <getPeriphClkFreq>
80006e22:	872a                	mv	a4,a0
80006e24:	fec42783          	lw	a5,-20(s0)
80006e28:	02f757b3          	divu	a5,a4,a5
}
80006e2c:	853e                	mv	a0,a5
80006e2e:	50b2                	lw	ra,44(sp)
80006e30:	5422                	lw	s0,40(sp)
80006e32:	6145                	addi	sp,sp,48
80006e34:	8082                	ret

80006e36 <RCU_GetADCSARClkFreq>:
/**
  * @brief      ADCCLK
  * @retval  Val   
  */
uint32_t RCU_GetADCSARClkFreq()
{
80006e36:	1101                	addi	sp,sp,-32
80006e38:	ce06                	sw	ra,28(sp)
80006e3a:	cc22                	sw	s0,24(sp)
80006e3c:	1000                	addi	s0,sp,32
    RCU_PeriphClk_TypeDef adc_clk;
    uint32_t div_val;

    adc_clk = (RCU_PeriphClk_TypeDef)READ_REG(RCU->ADCSARCLKCFG_bit.CLKSEL);
80006e3e:	3000e7b7          	lui	a5,0x3000e
80006e42:	0b07a783          	lw	a5,176(a5) # 3000e0b0 <STACK_SIZE+0x3000d8b0>
80006e46:	83c1                	srli	a5,a5,0x10
80006e48:	8b8d                	andi	a5,a5,3
80006e4a:	0ff7f793          	zext.b	a5,a5
80006e4e:	fef42423          	sw	a5,-24(s0)
    if (READ_REG(RCU->ADCSARCLKCFG_bit.DIVEN))
80006e52:	3000e7b7          	lui	a5,0x3000e
80006e56:	0b07a783          	lw	a5,176(a5) # 3000e0b0 <STACK_SIZE+0x3000d8b0>
80006e5a:	83d1                	srli	a5,a5,0x14
80006e5c:	8b85                	andi	a5,a5,1
80006e5e:	0ff7f793          	zext.b	a5,a5
80006e62:	cf99                	beqz	a5,80006e80 <RCU_GetADCSARClkFreq+0x4a>
        div_val = 2 * (READ_REG(RCU->ADCSARCLKCFG_bit.DIVN) + 1);
80006e64:	3000e7b7          	lui	a5,0x3000e
80006e68:	0b07a783          	lw	a5,176(a5) # 3000e0b0 <STACK_SIZE+0x3000d8b0>
80006e6c:	83e1                	srli	a5,a5,0x18
80006e6e:	03f7f793          	andi	a5,a5,63
80006e72:	0ff7f793          	zext.b	a5,a5
80006e76:	0785                	addi	a5,a5,1
80006e78:	0786                	slli	a5,a5,0x1
80006e7a:	fef42623          	sw	a5,-20(s0)
80006e7e:	a021                	j	80006e86 <RCU_GetADCSARClkFreq+0x50>
    else
        div_val = 1;
80006e80:	4785                	li	a5,1
80006e82:	fef42623          	sw	a5,-20(s0)

    return getPeriphClkFreq(adc_clk) / div_val;
80006e86:	fe842503          	lw	a0,-24(s0)
80006e8a:	3b31                	jal	80006ba6 <getPeriphClkFreq>
80006e8c:	872a                	mv	a4,a0
80006e8e:	fec42783          	lw	a5,-20(s0)
80006e92:	02f757b3          	divu	a5,a4,a5
}
80006e96:	853e                	mv	a0,a5
80006e98:	40f2                	lw	ra,28(sp)
80006e9a:	4462                	lw	s0,24(sp)
80006e9c:	6105                	addi	sp,sp,32
80006e9e:	8082                	ret

80006ea0 <RCU_GetWDTClkFreq>:
/**
  * @brief      WDTCLK
  * @retval  Val   
  */
uint32_t RCU_GetWDTClkFreq()
{
80006ea0:	1101                	addi	sp,sp,-32
80006ea2:	ce06                	sw	ra,28(sp)
80006ea4:	cc22                	sw	s0,24(sp)
80006ea6:	1000                	addi	s0,sp,32
    RCU_PeriphClk_TypeDef wdt_clk;
    uint32_t div_val;

    wdt_clk = (RCU_PeriphClk_TypeDef)READ_REG(RCU->WDOGCLKCFG_bit.CLKSEL);
80006ea8:	3000e7b7          	lui	a5,0x3000e
80006eac:	0b87a783          	lw	a5,184(a5) # 3000e0b8 <STACK_SIZE+0x3000d8b8>
80006eb0:	83c1                	srli	a5,a5,0x10
80006eb2:	8b8d                	andi	a5,a5,3
80006eb4:	0ff7f793          	zext.b	a5,a5
80006eb8:	fef42423          	sw	a5,-24(s0)
    if (READ_REG(RCU->WDOGCLKCFG_bit.DIVEN))
80006ebc:	3000e7b7          	lui	a5,0x3000e
80006ec0:	0b87a783          	lw	a5,184(a5) # 3000e0b8 <STACK_SIZE+0x3000d8b8>
80006ec4:	83d1                	srli	a5,a5,0x14
80006ec6:	8b85                	andi	a5,a5,1
80006ec8:	0ff7f793          	zext.b	a5,a5
80006ecc:	cf99                	beqz	a5,80006eea <RCU_GetWDTClkFreq+0x4a>
        div_val = 2 * (READ_REG(RCU->WDOGCLKCFG_bit.DIVN) + 1);
80006ece:	3000e7b7          	lui	a5,0x3000e
80006ed2:	0b87a783          	lw	a5,184(a5) # 3000e0b8 <STACK_SIZE+0x3000d8b8>
80006ed6:	83e1                	srli	a5,a5,0x18
80006ed8:	03f7f793          	andi	a5,a5,63
80006edc:	0ff7f793          	zext.b	a5,a5
80006ee0:	0785                	addi	a5,a5,1
80006ee2:	0786                	slli	a5,a5,0x1
80006ee4:	fef42623          	sw	a5,-20(s0)
80006ee8:	a021                	j	80006ef0 <RCU_GetWDTClkFreq+0x50>
    else
        div_val = 1;
80006eea:	4785                	li	a5,1
80006eec:	fef42623          	sw	a5,-20(s0)

    return getSysPeriphClkFreq(wdt_clk) / div_val;
80006ef0:	fe842503          	lw	a0,-24(s0)
80006ef4:	39e5                	jal	80006bec <getSysPeriphClkFreq>
80006ef6:	872a                	mv	a4,a0
80006ef8:	fec42783          	lw	a5,-20(s0)
80006efc:	02f757b3          	divu	a5,a4,a5
}
80006f00:	853e                	mv	a0,a5
80006f02:	40f2                	lw	ra,28(sp)
80006f04:	4462                	lw	s0,24(sp)
80006f06:	6105                	addi	sp,sp,32
80006f08:	8082                	ret

80006f0a <RCU_GetClkOutFreq>:
/**
  * @brief      CLKOUT
  * @retval  Val   
  */
uint32_t RCU_GetClkOutFreq()
{
80006f0a:	1101                	addi	sp,sp,-32
80006f0c:	ce06                	sw	ra,28(sp)
80006f0e:	cc22                	sw	s0,24(sp)
80006f10:	1000                	addi	s0,sp,32
    RCU_PeriphClk_TypeDef clkout;
    uint32_t div_val;

    clkout = (RCU_PeriphClk_TypeDef)READ_REG(RCU->CLKOUTCFG_bit.CLKSEL);
80006f12:	3000e7b7          	lui	a5,0x3000e
80006f16:	0bc7a783          	lw	a5,188(a5) # 3000e0bc <STACK_SIZE+0x3000d8bc>
80006f1a:	8391                	srli	a5,a5,0x4
80006f1c:	8b8d                	andi	a5,a5,3
80006f1e:	0ff7f793          	zext.b	a5,a5
80006f22:	fef42423          	sw	a5,-24(s0)
    if (READ_REG(RCU->CLKOUTCFG_bit.DIVEN))
80006f26:	3000e7b7          	lui	a5,0x3000e
80006f2a:	0bc7a783          	lw	a5,188(a5) # 3000e0bc <STACK_SIZE+0x3000d8bc>
80006f2e:	83b1                	srli	a5,a5,0xc
80006f30:	8b85                	andi	a5,a5,1
80006f32:	0ff7f793          	zext.b	a5,a5
80006f36:	cf81                	beqz	a5,80006f4e <RCU_GetClkOutFreq+0x44>
        div_val = 2 * (READ_REG(RCU->CLKOUTCFG_bit.DIVN) + 1);
80006f38:	3000e7b7          	lui	a5,0x3000e
80006f3c:	0be7d783          	lhu	a5,190(a5) # 3000e0be <STACK_SIZE+0x3000d8be>
80006f40:	07c2                	slli	a5,a5,0x10
80006f42:	83c1                	srli	a5,a5,0x10
80006f44:	0785                	addi	a5,a5,1
80006f46:	0786                	slli	a5,a5,0x1
80006f48:	fef42623          	sw	a5,-20(s0)
80006f4c:	a021                	j	80006f54 <RCU_GetClkOutFreq+0x4a>
    else
        div_val = 1;
80006f4e:	4785                	li	a5,1
80006f50:	fef42623          	sw	a5,-20(s0)

    return getSysPeriphClkFreq(clkout) / div_val;
80006f54:	fe842503          	lw	a0,-24(s0)
80006f58:	3951                	jal	80006bec <getSysPeriphClkFreq>
80006f5a:	872a                	mv	a4,a0
80006f5c:	fec42783          	lw	a5,-20(s0)
80006f60:	02f757b3          	divu	a5,a4,a5
}
80006f64:	853e                	mv	a0,a5
80006f66:	40f2                	lw	ra,28(sp)
80006f68:	4462                	lw	s0,24(sp)
80006f6a:	6105                	addi	sp,sp,32
80006f6c:	8082                	ret

80006f6e <RCU_PLL_Init>:
  * @param      InitStruct      @ref RCU_PLL_Init_TypeDef,
  *                            
  * @retval     Status
  */
OperationStatus RCU_PLL_Init(RCU_PLL_Init_TypeDef* InitStruct)
{
80006f6e:	7179                	addi	sp,sp,-48
80006f70:	d622                	sw	s0,44(sp)
80006f72:	1800                	addi	s0,sp,48
80006f74:	fca42e23          	sw	a0,-36(s0)
    uint32_t timeout = RCU_PLLCLK_LOCK_TIMEOUT;
80006f78:	6789                	lui	a5,0x2
80006f7a:	71078793          	addi	a5,a5,1808 # 2710 <STACK_SIZE+0x1f10>
80006f7e:	fef42423          	sw	a5,-24(s0)
    OperationStatus status = OK;
80006f82:	fe042623          	sw	zero,-20(s0)
    assert_param(IS_RCU_PLL_REF_DIV(InitStruct->RefDiv));
    assert_param(IS_RCU_PLL_REF(InitStruct->Ref));
    assert_param(IS_RCU_PLL_DIV1(InitStruct->Div1));
    assert_param(IS_RCU_PLL_DIV2(InitStruct->Div2));

    CLEAR_BIT(RCU->PLLSYSCFG0, RCU_PLLSYSCFG0_BYP_Msk | RCU_PLLSYSCFG0_PLLEN_Msk);
80006f86:	3000e7b7          	lui	a5,0x3000e
80006f8a:	4bb8                	lw	a4,80(a5)
80006f8c:	3000e7b7          	lui	a5,0x3000e
80006f90:	9b61                	andi	a4,a4,-8
80006f92:	cbb8                	sw	a4,80(a5)
    MODIFY_REG(RCU->PLLSYSCFG0, (RCU_PLLSYSCFG0_REFDIV_Msk | RCU_PLLSYSCFG0_PD0A_Msk | RCU_PLLSYSCFG0_PD0B_Msk),
80006f94:	3000e7b7          	lui	a5,0x3000e
80006f98:	4bb8                	lw	a4,80(a5)
80006f9a:	ffc007b7          	lui	a5,0xffc00
80006f9e:	07f78793          	addi	a5,a5,127 # ffc0007f <__data_source_start+0x7fbf8273>
80006fa2:	00f776b3          	and	a3,a4,a5
80006fa6:	fdc42783          	lw	a5,-36(s0)
80006faa:	43dc                	lw	a5,4(a5)
80006fac:	00779713          	slli	a4,a5,0x7
80006fb0:	fdc42783          	lw	a5,-36(s0)
80006fb4:	4b9c                	lw	a5,16(a5)
80006fb6:	07b6                	slli	a5,a5,0xd
80006fb8:	8f5d                	or	a4,a4,a5
80006fba:	fdc42783          	lw	a5,-36(s0)
80006fbe:	4bdc                	lw	a5,20(a5)
80006fc0:	07c2                	slli	a5,a5,0x10
80006fc2:	8f5d                	or	a4,a4,a5
80006fc4:	3000e7b7          	lui	a5,0x3000e
80006fc8:	8f55                	or	a4,a4,a3
80006fca:	cbb8                	sw	a4,80(a5)
               (InitStruct->RefDiv << RCU_PLLSYSCFG0_REFDIV_Pos |
                InitStruct->Div0A << RCU_PLLSYSCFG0_PD0A_Pos |
                InitStruct->Div0B << RCU_PLLSYSCFG0_PD0B_Pos));
    MODIFY_REG(RCU->PLLSYSCFG2, (RCU_PLLSYSCFG2_FBDIV_Msk),
80006fcc:	3000e7b7          	lui	a5,0x3000e
80006fd0:	4fb8                	lw	a4,88(a5)
80006fd2:	77fd                	lui	a5,0xfffff
80006fd4:	00f776b3          	and	a3,a4,a5
80006fd8:	fdc42783          	lw	a5,-36(s0)
80006fdc:	4798                	lw	a4,8(a5)
80006fde:	3000e7b7          	lui	a5,0x3000e
80006fe2:	8f55                	or	a4,a4,a3
80006fe4:	cfb8                	sw	a4,88(a5)
               (InitStruct->FbDiv << RCU_PLLSYSCFG2_FBDIV_Pos));

    //RCU_PLL_OutCmd(ENABLE);
    while (timeout) {
80006fe6:	0001                	nop
80006fe8:	fe842783          	lw	a5,-24(s0)
80006fec:	fff5                	bnez	a5,80006fe8 <RCU_PLL_Init+0x7a>
        //     break;
        // } else {
        //     timeout--;
        // }
    }
    if (!timeout) {
80006fee:	fe842783          	lw	a5,-24(s0)
80006ff2:	e781                	bnez	a5,80006ffa <RCU_PLL_Init+0x8c>
        status = ERROR;
80006ff4:	4785                	li	a5,1
80006ff6:	fef42623          	sw	a5,-20(s0)
    }

    return status;
80006ffa:	fec42783          	lw	a5,-20(s0)
}
80006ffe:	853e                	mv	a0,a5
80007000:	5432                	lw	s0,44(sp)
80007002:	6145                	addi	sp,sp,48
80007004:	8082                	ret

80007006 <RCU_PLL_StructInit>:
  * @param   InitStruct      @ref RCU_PLL_Init_TypeDef,
  *                        
  * @retval  void
  */
void RCU_PLL_StructInit(RCU_PLL_Init_TypeDef* InitStruct)
{
80007006:	1101                	addi	sp,sp,-32
80007008:	ce22                	sw	s0,28(sp)
8000700a:	1000                	addi	s0,sp,32
8000700c:	fea42623          	sw	a0,-20(s0)
    InitStruct->FbDiv = 16;
80007010:	fec42783          	lw	a5,-20(s0)
80007014:	4741                	li	a4,16
80007016:	c798                	sw	a4,8(a5)
    InitStruct->RefDiv = 1;
80007018:	fec42783          	lw	a5,-20(s0)
8000701c:	4705                	li	a4,1
8000701e:	c3d8                	sw	a4,4(a5)
    InitStruct->Div0A = 1;
80007020:	fec42783          	lw	a5,-20(s0)
80007024:	4705                	li	a4,1
80007026:	cb98                	sw	a4,16(a5)
    InitStruct->Div0B = 1;
80007028:	fec42783          	lw	a5,-20(s0)
8000702c:	4705                	li	a4,1
8000702e:	cbd8                	sw	a4,20(a5)
    InitStruct->Div1A = 1;
80007030:	fec42783          	lw	a5,-20(s0)
80007034:	4705                	li	a4,1
80007036:	cf98                	sw	a4,24(a5)
    InitStruct->Div1B = 1;
80007038:	fec42783          	lw	a5,-20(s0)
8000703c:	4705                	li	a4,1
8000703e:	cfd8                	sw	a4,28(a5)
}
80007040:	0001                	nop
80007042:	4472                	lw	s0,28(sp)
80007044:	6105                	addi	sp,sp,32
80007046:	8082                	ret

80007048 <RCU_PLL_DeInit>:
/**
  * @brief      PLL   
  * @retval  void
  */
void RCU_PLL_DeInit()
{
80007048:	1141                	addi	sp,sp,-16
8000704a:	c622                	sw	s0,12(sp)
8000704c:	0800                	addi	s0,sp,16
    //RCU_PLL_OutCmd(DISABLE);
    WRITE_REG(RCU->PLLSYSCFG0, RCU_PLLSYSCFG0_RST_VAL);
8000704e:	3000e7b7          	lui	a5,0x3000e
80007052:	34111737          	lui	a4,0x34111
80007056:	10170713          	addi	a4,a4,257 # 34111101 <STACK_SIZE+0x34110901>
8000705a:	cbb8                	sw	a4,80(a5)
}
8000705c:	0001                	nop
8000705e:	4432                	lw	s0,12(sp)
80007060:	0141                	addi	sp,sp,16
80007062:	8082                	ret

80007064 <RCU_SysClkChangeCmd>:
  * @brief        
  * @param   SysClk   
  * @retval  void
  */
OperationStatus RCU_SysClkChangeCmd(RCU_SysClk_TypeDef SysClk)
{
80007064:	7179                	addi	sp,sp,-48
80007066:	d606                	sw	ra,44(sp)
80007068:	d422                	sw	s0,40(sp)
8000706a:	1800                	addi	s0,sp,48
8000706c:	fca42e23          	sw	a0,-36(s0)
    uint32_t timeout = RCU_SYSCLK_CHANGE_TIMEOUT;
80007070:	6789                	lui	a5,0x2
80007072:	71078793          	addi	a5,a5,1808 # 2710 <STACK_SIZE+0x1f10>
80007076:	fef42423          	sw	a5,-24(s0)
    OperationStatus status = OK;
8000707a:	fe042623          	sw	zero,-20(s0)

    assert_param(IS_RCU_SYS_CLK(SysClk));

    RCU_SysClkConfig(SysClk);
8000707e:	fdc42503          	lw	a0,-36(s0)
80007082:	3c69                	jal	80006b1c <RCU_SysClkConfig>

    while (timeout) {
80007084:	0001                	nop
80007086:	fe842783          	lw	a5,-24(s0)
8000708a:	fff5                	bnez	a5,80007086 <RCU_SysClkChangeCmd+0x22>
        //} else {
        //    break;
       // }
    }

    if (!timeout) {
8000708c:	fe842783          	lw	a5,-24(s0)
80007090:	e781                	bnez	a5,80007098 <RCU_SysClkChangeCmd+0x34>
        status = ERROR;
80007092:	4785                	li	a5,1
80007094:	fef42623          	sw	a5,-20(s0)
    }

    return status;
80007098:	fec42783          	lw	a5,-20(s0)
}
8000709c:	853e                	mv	a0,a5
8000709e:	50b2                	lw	ra,44(sp)
800070a0:	5422                	lw	s0,40(sp)
800070a2:	6145                	addi	sp,sp,48
800070a4:	8082                	ret

800070a6 <RCU_SPIRstCmd>:
{
800070a6:	1101                	addi	sp,sp,-32
800070a8:	ce22                	sw	s0,28(sp)
800070aa:	1000                	addi	s0,sp,32
800070ac:	fea42623          	sw	a0,-20(s0)
800070b0:	feb42423          	sw	a1,-24(s0)
    WRITE_REG(RCU->SPICLKCFG[SPIx_Num].SPICLKCFG_bit.RSTDIS, State);
800070b4:	3000e6b7          	lui	a3,0x3000e
800070b8:	fe842783          	lw	a5,-24(s0)
800070bc:	8b85                	andi	a5,a5,1
800070be:	0ff7f713          	zext.b	a4,a5
800070c2:	fec42783          	lw	a5,-20(s0)
800070c6:	02478793          	addi	a5,a5,36
800070ca:	078a                	slli	a5,a5,0x2
800070cc:	97b6                	add	a5,a5,a3
800070ce:	8b05                	andi	a4,a4,1
800070d0:	0722                	slli	a4,a4,0x8
800070d2:	43d4                	lw	a3,4(a5)
800070d4:	eff6f693          	andi	a3,a3,-257
800070d8:	8f55                	or	a4,a4,a3
800070da:	c3d8                	sw	a4,4(a5)
}
800070dc:	0001                	nop
800070de:	4472                	lw	s0,28(sp)
800070e0:	6105                	addi	sp,sp,32
800070e2:	8082                	ret

800070e4 <SPI_DataWidthConfig>:
  * @param   SPIx    SPI,  x=0|1
  * @param   DataWidth    
  * @retval  void
  */
__STATIC_INLINE void SPI_DataWidthConfig(SPI_TypeDef* SPIx, SPI_DataWidth_TypeDef DataWidth)
{
800070e4:	1101                	addi	sp,sp,-32
800070e6:	ce22                	sw	s0,28(sp)
800070e8:	1000                	addi	s0,sp,32
800070ea:	fea42623          	sw	a0,-20(s0)
800070ee:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_SPI_PERIPH(SPIx));
    assert_param(IS_SPI_DATA_WIDTH(DataWidth));

    WRITE_REG(SPIx->CR0_bit.DSS, DataWidth);
800070f2:	fe842783          	lw	a5,-24(s0)
800070f6:	8bbd                	andi	a5,a5,15
800070f8:	0ff7f713          	zext.b	a4,a5
800070fc:	fec42783          	lw	a5,-20(s0)
80007100:	8b3d                	andi	a4,a4,15
80007102:	0007d683          	lhu	a3,0(a5)
80007106:	9ac1                	andi	a3,a3,-16
80007108:	8f55                	or	a4,a4,a3
8000710a:	00e79023          	sh	a4,0(a5)
}
8000710e:	0001                	nop
80007110:	4472                	lw	s0,28(sp)
80007112:	6105                	addi	sp,sp,32
80007114:	8082                	ret

80007116 <SPI_ModeConfig>:
  * @param   SPIx    SPI,  x=0|1
  * @param   Mode   
  * @retval  void
  */
__STATIC_INLINE void SPI_ModeConfig(SPI_TypeDef* SPIx, SPI_Mode_TypeDef Mode)
{
80007116:	1101                	addi	sp,sp,-32
80007118:	ce22                	sw	s0,28(sp)
8000711a:	1000                	addi	s0,sp,32
8000711c:	fea42623          	sw	a0,-20(s0)
80007120:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_SPI_PERIPH(SPIx));
    assert_param(IS_SPI_MODE(Mode));

    WRITE_REG(SPIx->CR1_bit.MS, Mode);
80007124:	fe842783          	lw	a5,-24(s0)
80007128:	8b85                	andi	a5,a5,1
8000712a:	0ff7f713          	zext.b	a4,a5
8000712e:	fec42783          	lw	a5,-20(s0)
80007132:	8b05                	andi	a4,a4,1
80007134:	070a                	slli	a4,a4,0x2
80007136:	0047d683          	lhu	a3,4(a5)
8000713a:	9aed                	andi	a3,a3,-5
8000713c:	8f55                	or	a4,a4,a3
8000713e:	00e79223          	sh	a4,4(a5)
}
80007142:	0001                	nop
80007144:	4472                	lw	s0,28(sp)
80007146:	6105                	addi	sp,sp,32
80007148:	8082                	ret

8000714a <SPI_FrameFormatConfig>:
  * @param   SPIx    SPI,  x=0|1
  * @param   FrameFormat   
  * @retval  void
  */
__STATIC_INLINE void SPI_FrameFormatConfig(SPI_TypeDef* SPIx, SPI_FrameFormat_TypeDef FrameFormat)
{
8000714a:	1101                	addi	sp,sp,-32
8000714c:	ce22                	sw	s0,28(sp)
8000714e:	1000                	addi	s0,sp,32
80007150:	fea42623          	sw	a0,-20(s0)
80007154:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_SPI_PERIPH(SPIx));
    assert_param(IS_SPI_FRAME_FORMAT(FrameFormat));

    WRITE_REG(SPIx->CR0_bit.FRF, FrameFormat);
80007158:	fe842783          	lw	a5,-24(s0)
8000715c:	8b8d                	andi	a5,a5,3
8000715e:	0ff7f713          	zext.b	a4,a5
80007162:	fec42783          	lw	a5,-20(s0)
80007166:	8b0d                	andi	a4,a4,3
80007168:	0712                	slli	a4,a4,0x4
8000716a:	0007d683          	lhu	a3,0(a5)
8000716e:	fcf6f693          	andi	a3,a3,-49
80007172:	8f55                	or	a4,a4,a3
80007174:	00e79023          	sh	a4,0(a5)
}
80007178:	0001                	nop
8000717a:	4472                	lw	s0,28(sp)
8000717c:	6105                	addi	sp,sp,32
8000717e:	8082                	ret

80007180 <SPI_SCKDivConfig>:
                                 : 2-254.

  * @retval  void
  */
__STATIC_INLINE void SPI_SCKDivConfig(SPI_TypeDef* SPIx, uint32_t SCKDiv, uint32_t SCKDivExtra)
{
80007180:	1101                	addi	sp,sp,-32
80007182:	ce22                	sw	s0,28(sp)
80007184:	1000                	addi	s0,sp,32
80007186:	fea42623          	sw	a0,-20(s0)
8000718a:	feb42423          	sw	a1,-24(s0)
8000718e:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_SPI_PERIPH(SPIx));
    assert_param(IS_SPI_SCK_DIV(SCKDiv));
    assert_param(IS_SPI_SCK_DIV_EXTRA(SCKDivExtra));

    WRITE_REG(SPIx->CR0_bit.SCR, SCKDiv);
80007192:	fe842783          	lw	a5,-24(s0)
80007196:	0ff7f713          	zext.b	a4,a5
8000719a:	fec42783          	lw	a5,-20(s0)
8000719e:	00e780a3          	sb	a4,1(a5)
    WRITE_REG(SPIx->CPSR, SCKDivExtra);
800071a2:	fec42783          	lw	a5,-20(s0)
800071a6:	fe442703          	lw	a4,-28(s0)
800071aa:	cb98                	sw	a4,16(a5)
}
800071ac:	0001                	nop
800071ae:	4472                	lw	s0,28(sp)
800071b0:	6105                	addi	sp,sp,32
800071b2:	8082                	ret

800071b4 <SPI_DeInit>:
  * @brief      SPI   
  * @param   SPIx    SPI,  x=0|1
  * @retval  void
  */
void SPI_DeInit(SPI_TypeDef* SPIx)
{
800071b4:	7179                	addi	sp,sp,-48
800071b6:	d606                	sw	ra,44(sp)
800071b8:	d422                	sw	s0,40(sp)
800071ba:	1800                	addi	s0,sp,48
800071bc:	fca42e23          	sw	a0,-36(s0)
    SPI_Num_TypeDef SPIx_Num;
    assert_param(IS_SPI_PERIPH(SPIx));

    if (SPIx == SPI0) {
800071c0:	fdc42703          	lw	a4,-36(s0)
800071c4:	200507b7          	lui	a5,0x20050
800071c8:	00f71563          	bne	a4,a5,800071d2 <SPI_DeInit+0x1e>
        SPIx_Num = SPI0_Num;
800071cc:	fe042623          	sw	zero,-20(s0)
800071d0:	a811                	j	800071e4 <SPI_DeInit+0x30>
    } else if (SPIx == SPI1) {
800071d2:	fdc42703          	lw	a4,-36(s0)
800071d6:	200607b7          	lui	a5,0x20060
800071da:	00f71563          	bne	a4,a5,800071e4 <SPI_DeInit+0x30>
        SPIx_Num = SPI1_Num;
800071de:	4785                	li	a5,1
800071e0:	fef42623          	sw	a5,-20(s0)
    }

    RCU_SPIRstCmd(SPIx_Num, DISABLE);
800071e4:	4581                	li	a1,0
800071e6:	fec42503          	lw	a0,-20(s0)
800071ea:	3d75                	jal	800070a6 <RCU_SPIRstCmd>
    RCU_SPIRstCmd(SPIx_Num, ENABLE);
800071ec:	4585                	li	a1,1
800071ee:	fec42503          	lw	a0,-20(s0)
800071f2:	3d55                	jal	800070a6 <RCU_SPIRstCmd>
}
800071f4:	0001                	nop
800071f6:	50b2                	lw	ra,44(sp)
800071f8:	5422                	lw	s0,40(sp)
800071fa:	6145                	addi	sp,sp,48
800071fc:	8082                	ret

800071fe <SPI_Init>:
  * @param   InitStruct      @ref SPI_Init_TypeDef,
  *                         .
  * @retval  Status    
  */
void SPI_Init(SPI_TypeDef* SPIx, SPI_Init_TypeDef* InitStruct)
{
800071fe:	1101                	addi	sp,sp,-32
80007200:	ce06                	sw	ra,28(sp)
80007202:	cc22                	sw	s0,24(sp)
80007204:	1000                	addi	s0,sp,32
80007206:	fea42623          	sw	a0,-20(s0)
8000720a:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_SPI_PERIPH(SPIx));

    SPI_SCKDivConfig(SPIx, InitStruct->SCKDiv, InitStruct->SCKDivExtra);
8000720e:	fe842783          	lw	a5,-24(s0)
80007212:	47d8                	lw	a4,12(a5)
80007214:	fe842783          	lw	a5,-24(s0)
80007218:	4b9c                	lw	a5,16(a5)
8000721a:	863e                	mv	a2,a5
8000721c:	85ba                	mv	a1,a4
8000721e:	fec42503          	lw	a0,-20(s0)
80007222:	3fb9                	jal	80007180 <SPI_SCKDivConfig>
    SPI_DataWidthConfig(SPIx, InitStruct->DataWidth);
80007224:	fe842783          	lw	a5,-24(s0)
80007228:	479c                	lw	a5,8(a5)
8000722a:	85be                	mv	a1,a5
8000722c:	fec42503          	lw	a0,-20(s0)
80007230:	3d55                	jal	800070e4 <SPI_DataWidthConfig>
    SPI_FrameFormatConfig(SPIx, InitStruct->FrameFormat);
80007232:	fe842783          	lw	a5,-24(s0)
80007236:	43dc                	lw	a5,4(a5)
80007238:	85be                	mv	a1,a5
8000723a:	fec42503          	lw	a0,-20(s0)
8000723e:	3731                	jal	8000714a <SPI_FrameFormatConfig>
    SPI_ModeConfig(SPIx, InitStruct->Mode);
80007240:	fe842783          	lw	a5,-24(s0)
80007244:	439c                	lw	a5,0(a5)
80007246:	85be                	mv	a1,a5
80007248:	fec42503          	lw	a0,-20(s0)
8000724c:	35e9                	jal	80007116 <SPI_ModeConfig>
}
8000724e:	0001                	nop
80007250:	40f2                	lw	ra,28(sp)
80007252:	4462                	lw	s0,24(sp)
80007254:	6105                	addi	sp,sp,32
80007256:	8082                	ret

80007258 <SPI_StructInit>:
  * @param   InitStruct      @ref SPI_Init_TypeDef,
  *                        .
  * @retval  void
  */
void SPI_StructInit(SPI_Init_TypeDef* InitStruct)
{
80007258:	1101                	addi	sp,sp,-32
8000725a:	ce22                	sw	s0,28(sp)
8000725c:	1000                	addi	s0,sp,32
8000725e:	fea42623          	sw	a0,-20(s0)
    InitStruct->SCKDiv = 0;
80007262:	fec42783          	lw	a5,-20(s0)
80007266:	0007a623          	sw	zero,12(a5) # 2006000c <STACK_SIZE+0x2005f80c>
    InitStruct->SCKDivExtra = 2;
8000726a:	fec42783          	lw	a5,-20(s0)
8000726e:	4709                	li	a4,2
80007270:	cb98                	sw	a4,16(a5)
    InitStruct->DataWidth = SPI_DataWidth_8;
80007272:	fec42783          	lw	a5,-20(s0)
80007276:	471d                	li	a4,7
80007278:	c798                	sw	a4,8(a5)
    InitStruct->FrameFormat = SPI_FrameFormat_SPI;
8000727a:	fec42783          	lw	a5,-20(s0)
8000727e:	0007a223          	sw	zero,4(a5)
    InitStruct->Mode = SPI_Mode_Master;
80007282:	fec42783          	lw	a5,-20(s0)
80007286:	0007a023          	sw	zero,0(a5)
}
8000728a:	0001                	nop
8000728c:	4472                	lw	s0,28(sp)
8000728e:	6105                	addi	sp,sp,32
80007290:	8082                	ret

80007292 <RCU_APBClkCmd>:
{
80007292:	1101                	addi	sp,sp,-32
80007294:	ce22                	sw	s0,28(sp)
80007296:	1000                	addi	s0,sp,32
80007298:	fea42623          	sw	a0,-20(s0)
8000729c:	feb42423          	sw	a1,-24(s0)
    MODIFY_REG(RCU->CGCFGAPB, APBClk, State ? APBClk : 0);
800072a0:	3000e7b7          	lui	a5,0x3000e
800072a4:	4798                	lw	a4,8(a5)
800072a6:	fec42783          	lw	a5,-20(s0)
800072aa:	fff7c793          	not	a5,a5
800072ae:	00f776b3          	and	a3,a4,a5
800072b2:	fe842783          	lw	a5,-24(s0)
800072b6:	c781                	beqz	a5,800072be <RCU_APBClkCmd+0x2c>
800072b8:	fec42783          	lw	a5,-20(s0)
800072bc:	a011                	j	800072c0 <RCU_APBClkCmd+0x2e>
800072be:	4781                	li	a5,0
800072c0:	3000e737          	lui	a4,0x3000e
800072c4:	8fd5                	or	a5,a5,a3
800072c6:	c71c                	sw	a5,8(a4)
}
800072c8:	0001                	nop
800072ca:	4472                	lw	s0,28(sp)
800072cc:	6105                	addi	sp,sp,32
800072ce:	8082                	ret

800072d0 <RCU_APBRstCmd>:
{
800072d0:	1101                	addi	sp,sp,-32
800072d2:	ce22                	sw	s0,28(sp)
800072d4:	1000                	addi	s0,sp,32
800072d6:	fea42623          	sw	a0,-20(s0)
800072da:	feb42423          	sw	a1,-24(s0)
    MODIFY_REG(RCU->RSTDISAPB, APBRst, State ? APBRst : 0);
800072de:	3000e7b7          	lui	a5,0x3000e
800072e2:	4f98                	lw	a4,24(a5)
800072e4:	fec42783          	lw	a5,-20(s0)
800072e8:	fff7c793          	not	a5,a5
800072ec:	00f776b3          	and	a3,a4,a5
800072f0:	fe842783          	lw	a5,-24(s0)
800072f4:	c781                	beqz	a5,800072fc <RCU_APBRstCmd+0x2c>
800072f6:	fec42783          	lw	a5,-20(s0)
800072fa:	a011                	j	800072fe <RCU_APBRstCmd+0x2e>
800072fc:	4781                	li	a5,0
800072fe:	3000e737          	lui	a4,0x3000e
80007302:	8fd5                	or	a5,a5,a3
80007304:	cf1c                	sw	a5,24(a4)
}
80007306:	0001                	nop
80007308:	4472                	lw	s0,28(sp)
8000730a:	6105                	addi	sp,sp,32
8000730c:	8082                	ret

8000730e <TRNG_StartCmd>:
  * @brief    
  * @param   state   
  * @retval  void
  */
__STATIC_INLINE void TRNG_StartCmd(FunctionalState state)
{
8000730e:	1101                	addi	sp,sp,-32
80007310:	ce22                	sw	s0,28(sp)
80007312:	1000                	addi	s0,sp,32
80007314:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(TRNG->CR, TRNG_CR_START_Msk, state << TRNG_CR_START_Pos);
80007318:	300047b7          	lui	a5,0x30004
8000731c:	439c                	lw	a5,0(a5)
8000731e:	ffe7f693          	andi	a3,a5,-2
80007322:	300047b7          	lui	a5,0x30004
80007326:	fec42703          	lw	a4,-20(s0)
8000732a:	8f55                	or	a4,a4,a3
8000732c:	c398                	sw	a4,0(a5)
}
8000732e:	0001                	nop
80007330:	4472                	lw	s0,28(sp)
80007332:	6105                	addi	sp,sp,32
80007334:	8082                	ret

80007336 <TRNG_PseudorandomGeneratorCmd>:
  * @brief        
  * @param   state   0 -    , 1 -  
  * @retval  void
  */
__STATIC_INLINE void TRNG_PseudorandomGeneratorCmd(FunctionalState state)
{
80007336:	1101                	addi	sp,sp,-32
80007338:	ce22                	sw	s0,28(sp)
8000733a:	1000                	addi	s0,sp,32
8000733c:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(TRNG->CR, TRNG_CR_LFSR_Msk, state << TRNG_CR_LFSR_Pos);
80007340:	300047b7          	lui	a5,0x30004
80007344:	439c                	lw	a5,0(a5)
80007346:	ffd7f693          	andi	a3,a5,-3
8000734a:	fec42783          	lw	a5,-20(s0)
8000734e:	00179713          	slli	a4,a5,0x1
80007352:	300047b7          	lui	a5,0x30004
80007356:	8f55                	or	a4,a4,a3
80007358:	c398                	sw	a4,0(a5)
}
8000735a:	0001                	nop
8000735c:	4472                	lw	s0,28(sp)
8000735e:	6105                	addi	sp,sp,32
80007360:	8082                	ret

80007362 <TRNG_BypassHandlerCmd>:
  * @brief     
  * @param   state     0 -   , 1 -   
  * @retval  void
  */
__STATIC_INLINE void TRNG_BypassHandlerCmd(FunctionalState state)
{
80007362:	1101                	addi	sp,sp,-32
80007364:	ce22                	sw	s0,28(sp)
80007366:	1000                	addi	s0,sp,32
80007368:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(TRNG->CR, TRNG_CR_CONDBYPASS_Msk, state << TRNG_CR_CONDBYPASS_Pos);
8000736c:	300047b7          	lui	a5,0x30004
80007370:	439c                	lw	a5,0(a5)
80007372:	ff77f693          	andi	a3,a5,-9
80007376:	fec42783          	lw	a5,-20(s0)
8000737a:	00379713          	slli	a4,a5,0x3
8000737e:	300047b7          	lui	a5,0x30004
80007382:	8f55                	or	a4,a4,a3
80007384:	c398                	sw	a4,0(a5)
}
80007386:	0001                	nop
80007388:	4472                	lw	s0,28(sp)
8000738a:	6105                	addi	sp,sp,32
8000738c:	8082                	ret

8000738e <TRNG_SwResetCmd>:
  * 		     !
  * @param   state   
  * @retval  void
  */
__STATIC_INLINE void TRNG_SwResetCmd(FunctionalState state)
{
8000738e:	1101                	addi	sp,sp,-32
80007390:	ce22                	sw	s0,28(sp)
80007392:	1000                	addi	s0,sp,32
80007394:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(TRNG->CR, TRNG_CR_SOFTRST_Msk, state << TRNG_CR_SOFTRST_Pos);
80007398:	300047b7          	lui	a5,0x30004
8000739c:	439c                	lw	a5,0(a5)
8000739e:	eff7f693          	andi	a3,a5,-257
800073a2:	fec42783          	lw	a5,-20(s0)
800073a6:	00879713          	slli	a4,a5,0x8
800073aa:	300047b7          	lui	a5,0x30004
800073ae:	8f55                	or	a4,a4,a3
800073b0:	c398                	sw	a4,0(a5)
}
800073b2:	0001                	nop
800073b4:	4472                	lw	s0,28(sp)
800073b6:	6105                	addi	sp,sp,32
800073b8:	8082                	ret

800073ba <TRNG_ForceGeneratorCmd>:
  * @brief     ,  FIFO 
  * @param   state    
  * @retval  void
  */
__STATIC_INLINE void TRNG_ForceGeneratorCmd(FunctionalState state)
{
800073ba:	1101                	addi	sp,sp,-32
800073bc:	ce22                	sw	s0,28(sp)
800073be:	1000                	addi	s0,sp,32
800073c0:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(TRNG->CR, TRNG_CR_FORCEROS_Msk, state << TRNG_CR_FORCEROS_Pos);
800073c4:	300047b7          	lui	a5,0x30004
800073c8:	4398                	lw	a4,0(a5)
800073ca:	77fd                	lui	a5,0xfffff
800073cc:	7ff78793          	addi	a5,a5,2047 # fffff7ff <__data_source_start+0x7fff79f3>
800073d0:	00f776b3          	and	a3,a4,a5
800073d4:	fec42783          	lw	a5,-20(s0)
800073d8:	00b79713          	slli	a4,a5,0xb
800073dc:	300047b7          	lui	a5,0x30004
800073e0:	8f55                	or	a4,a4,a3
800073e2:	c398                	sw	a4,0(a5)
}
800073e4:	0001                	nop
800073e6:	4472                	lw	s0,28(sp)
800073e8:	6105                	addi	sp,sp,32
800073ea:	8082                	ret

800073ec <TRNG_SetBlockAmountForHandler>:
  * @param   countBlock     
  * 		    
  * @retval  void
  */
__STATIC_INLINE void TRNG_SetBlockAmountForHandler(uint32_t countBlock)
{
800073ec:	1101                	addi	sp,sp,-32
800073ee:	ce22                	sw	s0,28(sp)
800073f0:	1000                	addi	s0,sp,32
800073f2:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_TRNG_COUNTBLOCK(countBlock));

	MODIFY_REG(TRNG->CR, TRNG_CR_COUNTBLOCK_Msk, countBlock << TRNG_CR_COUNTBLOCK_Pos);
800073f6:	300047b7          	lui	a5,0x30004
800073fa:	4398                	lw	a4,0(a5)
800073fc:	fff107b7          	lui	a5,0xfff10
80007400:	17fd                	addi	a5,a5,-1 # fff0ffff <__data_source_start+0x7ff081f3>
80007402:	00f776b3          	and	a3,a4,a5
80007406:	fec42783          	lw	a5,-20(s0)
8000740a:	01079713          	slli	a4,a5,0x10
8000740e:	300047b7          	lui	a5,0x30004
80007412:	8f55                	or	a4,a4,a3
80007414:	c398                	sw	a4,0(a5)
}
80007416:	0001                	nop
80007418:	4472                	lw	s0,28(sp)
8000741a:	6105                	addi	sp,sp,32
8000741c:	8082                	ret

8000741e <TRNG_FIFOfillOnStartCmd>:
  * @brief       FIFO   
  * @param   state   
  * @retval  void
  */
__STATIC_INLINE void TRNG_FIFOfillOnStartCmd(FunctionalState state)
{
8000741e:	1101                	addi	sp,sp,-32
80007420:	ce22                	sw	s0,28(sp)
80007422:	1000                	addi	s0,sp,32
80007424:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_FUNCTIONAL_STATE(state));

	MODIFY_REG(TRNG->CR, TRNG_CR_FIFOFILLST_Msk, state << TRNG_CR_FIFOFILLST_Pos);
80007428:	300047b7          	lui	a5,0x30004
8000742c:	4398                	lw	a4,0(a5)
8000742e:	fff007b7          	lui	a5,0xfff00
80007432:	17fd                	addi	a5,a5,-1 # ffefffff <__data_source_start+0x7fef81f3>
80007434:	00f776b3          	and	a3,a4,a5
80007438:	fec42783          	lw	a5,-20(s0)
8000743c:	01479713          	slli	a4,a5,0x14
80007440:	300047b7          	lui	a5,0x30004
80007444:	8f55                	or	a4,a4,a3
80007446:	c398                	sw	a4,0(a5)
}
80007448:	0001                	nop
8000744a:	4472                	lw	s0,28(sp)
8000744c:	6105                	addi	sp,sp,32
8000744e:	8082                	ret

80007450 <TRNG_BlendMethodConfig>:
  * @brief     
  * @param   method  
  * @retval  void
  */
__STATIC_INLINE void TRNG_BlendMethodConfig(TRNG_BLENDMETHOD_TypeDef method)
{
80007450:	1101                	addi	sp,sp,-32
80007452:	ce22                	sw	s0,28(sp)
80007454:	1000                	addi	s0,sp,32
80007456:	fea42623          	sw	a0,-20(s0)
	assert_param(IS_TRNG_BLENDMETHOD(method));

	MODIFY_REG(TRNG->CR, TRNG_CR_BLENDMETHOD_Msk, method << TRNG_CR_BLENDMETHOD_Pos);
8000745a:	300047b7          	lui	a5,0x30004
8000745e:	4398                	lw	a4,0(a5)
80007460:	400007b7          	lui	a5,0x40000
80007464:	17fd                	addi	a5,a5,-1 # 3fffffff <STACK_SIZE+0x3ffff7ff>
80007466:	00f776b3          	and	a3,a4,a5
8000746a:	fec42783          	lw	a5,-20(s0)
8000746e:	01e79713          	slli	a4,a5,0x1e
80007472:	300047b7          	lui	a5,0x30004
80007476:	8f55                	or	a4,a4,a3
80007478:	c398                	sw	a4,0(a5)
}
8000747a:	0001                	nop
8000747c:	4472                	lw	s0,28(sp)
8000747e:	6105                	addi	sp,sp,32
80007480:	8082                	ret

80007482 <TRNG_GetFIFOlength>:
/**
  * @brief      32-    FIFO
  * @retval  length   32-    FIFO
  */
__STATIC_INLINE uint32_t TRNG_GetFIFOlength()
{
80007482:	1141                	addi	sp,sp,-16
80007484:	c622                	sw	s0,12(sp)
80007486:	0800                	addi	s0,sp,16
	return (uint32_t) READ_REG(TRNG->FIFOLEV);
80007488:	300047b7          	lui	a5,0x30004
8000748c:	43dc                	lw	a5,4(a5)
}
8000748e:	853e                	mv	a0,a5
80007490:	4432                	lw	s0,12(sp)
80007492:	0141                	addi	sp,sp,16
80007494:	8082                	ret

80007496 <TRNG_GetFIFOValue>:
/**
  * @brief      FIFO 
  * @retval  Val    FIFO
  */
__STATIC_INLINE uint32_t TRNG_GetFIFOValue()
{
80007496:	1141                	addi	sp,sp,-16
80007498:	c622                	sw	s0,12(sp)
8000749a:	0800                	addi	s0,sp,16
	return (uint32_t) READ_REG(TRNG->FIFO[0].FIFO);
8000749c:	300047b7          	lui	a5,0x30004
800074a0:	0807a783          	lw	a5,128(a5) # 30004080 <STACK_SIZE+0x30003880>
}
800074a4:	853e                	mv	a0,a5
800074a6:	4432                	lw	s0,12(sp)
800074a8:	0141                	addi	sp,sp,16
800074aa:	8082                	ret

800074ac <TRNG_DeInit>:
/**
  * @brief      TRNG   
  * @retval  void
  */
void TRNG_DeInit()
{
800074ac:	1141                	addi	sp,sp,-16
800074ae:	c606                	sw	ra,12(sp)
800074b0:	c422                	sw	s0,8(sp)
800074b2:	0800                	addi	s0,sp,16
	TRNG_SwResetCmd(ENABLE);
800074b4:	4505                	li	a0,1
800074b6:	3de1                	jal	8000738e <TRNG_SwResetCmd>

    RCU_APBRstCmd(RCU_APBRst_TRNG, DISABLE);
800074b8:	4581                	li	a1,0
800074ba:	4541                	li	a0,16
800074bc:	3d11                	jal	800072d0 <RCU_APBRstCmd>
    RCU_APBRstCmd(RCU_APBRst_TRNG, ENABLE);
800074be:	4585                	li	a1,1
800074c0:	4541                	li	a0,16
800074c2:	3539                	jal	800072d0 <RCU_APBRstCmd>

    TRNG_SwResetCmd(DISABLE);
800074c4:	4501                	li	a0,0
800074c6:	35e1                	jal	8000738e <TRNG_SwResetCmd>
}
800074c8:	0001                	nop
800074ca:	40b2                	lw	ra,12(sp)
800074cc:	4422                	lw	s0,8(sp)
800074ce:	0141                	addi	sp,sp,16
800074d0:	8082                	ret

800074d2 <TRNG_Init>:
  * @param   InitStruct      @ref TRNG_Init_TypeDef,
  *                         
  * @retval  void
  */
void TRNG_Init(TRNG_Init_TypeDef* InitStruct)
{
800074d2:	1101                	addi	sp,sp,-32
800074d4:	ce06                	sw	ra,28(sp)
800074d6:	cc22                	sw	s0,24(sp)
800074d8:	1000                	addi	s0,sp,32
800074da:	fea42623          	sw	a0,-20(s0)
	TRNG_PseudorandomGeneratorCmd(InitStruct->PseudoRandomEnable);
800074de:	fec42783          	lw	a5,-20(s0)
800074e2:	439c                	lw	a5,0(a5)
800074e4:	853e                	mv	a0,a5
800074e6:	3d81                	jal	80007336 <TRNG_PseudorandomGeneratorCmd>
//	TRNG_TestSourceCmd(InitStruct->TestSourceEnable);
	TRNG_BypassHandlerCmd(InitStruct->BypassHandler);
800074e8:	fec42783          	lw	a5,-20(s0)
800074ec:	43dc                	lw	a5,4(a5)
800074ee:	853e                	mv	a0,a5
800074f0:	3d8d                	jal	80007362 <TRNG_BypassHandlerCmd>
//	TRNG_ITTestFailCmd(InitStruct->ITOnAnyTestFail);
//	TRNG_ITFIFOfullCmd(InitStruct->ITOnFIFOfull);
	TRNG_ForceGeneratorCmd(InitStruct->ForceGenerator);
800074f2:	fec42783          	lw	a5,-20(s0)
800074f6:	479c                	lw	a5,8(a5)
800074f8:	853e                	mv	a0,a5
800074fa:	35c1                	jal	800073ba <TRNG_ForceGeneratorCmd>
//	TRNG_IgnoreHardwareTestsCmd(InitStruct->IgnoreHardwareTests);
	TRNG_SetBlockAmountForHandler(InitStruct->AmountBlocksForHandler);
800074fc:	fec42783          	lw	a5,-20(s0)
80007500:	47dc                	lw	a5,12(a5)
80007502:	853e                	mv	a0,a5
80007504:	35e5                	jal	800073ec <TRNG_SetBlockAmountForHandler>
	TRNG_FIFOfillOnStartCmd(InitStruct->FIFOfillOnStart);
80007506:	fec42783          	lw	a5,-20(s0)
8000750a:	4b9c                	lw	a5,16(a5)
8000750c:	853e                	mv	a0,a5
8000750e:	3f01                	jal	8000741e <TRNG_FIFOfillOnStartCmd>
//	TRNG_RepeatTestDisableCmd(InitStruct->RepeatTestDisable);
//	TRNG_ProportionTestDisableCmd(InitStruct->ProportionTestDisable);
//	TRNG_AutoCorrelationTestDisableConfig(InitStruct->AutocorrelationTestDisable);
//	TRNG_CorrelationTestDisableConfig(InitStruct->CorrelationTestDisable);
	TRNG_BlendMethodConfig(InitStruct->BlendMethod);
80007510:	fec42783          	lw	a5,-20(s0)
80007514:	4bdc                	lw	a5,20(a5)
80007516:	853e                	mv	a0,a5
80007518:	3f25                	jal	80007450 <TRNG_BlendMethodConfig>
	TRNG_SwResetCmd(DISABLE);
8000751a:	4501                	li	a0,0
8000751c:	3d8d                	jal	8000738e <TRNG_SwResetCmd>
}
8000751e:	0001                	nop
80007520:	40f2                	lw	ra,28(sp)
80007522:	4462                	lw	s0,24(sp)
80007524:	6105                	addi	sp,sp,32
80007526:	8082                	ret

80007528 <TRNG_StructInit>:
  * @param   InitStruct      @ref TRNG_Init_TypeDef,
  *                        
  * @retval  void
  */
void TRNG_StructInit(TRNG_Init_TypeDef* InitStruct)
{
80007528:	1101                	addi	sp,sp,-32
8000752a:	ce22                	sw	s0,28(sp)
8000752c:	1000                	addi	s0,sp,32
8000752e:	fea42623          	sw	a0,-20(s0)
	InitStruct->PseudoRandomEnable = DISABLE;
80007532:	fec42783          	lw	a5,-20(s0)
80007536:	0007a023          	sw	zero,0(a5)
//	InitStruct->TestSourceEnable = DISABLE;
	InitStruct->BypassHandler = DISABLE;
8000753a:	fec42783          	lw	a5,-20(s0)
8000753e:	0007a223          	sw	zero,4(a5)
//	InitStruct->ITOnAnyTestFail = DISABLE;
//	InitStruct->ITOnFIFOfull = DISABLE;
	InitStruct->ForceGenerator = DISABLE;
80007542:	fec42783          	lw	a5,-20(s0)
80007546:	0007a423          	sw	zero,8(a5)
//	InitStruct->IgnoreHardwareTests = DISABLE;
	InitStruct->AmountBlocksForHandler = 0x0;
8000754a:	fec42783          	lw	a5,-20(s0)
8000754e:	0007a623          	sw	zero,12(a5)
	InitStruct->FIFOfillOnStart = DISABLE;
80007552:	fec42783          	lw	a5,-20(s0)
80007556:	0007a823          	sw	zero,16(a5)
//	InitStruct->RepeatTestDisable = DISABLE;
//	InitStruct->ProportionTestDisable = DISABLE;
//	InitStruct->AutocorrelationTestDisable = TRNG_AUTOCORRELATIONDISABLE_Nothing;
//	InitStruct->CorrelationTestDisable = TRNG_CORRELATIONDISABLE_Nothing;
	InitStruct->BlendMethod = TRNG_BLENDMETHOD_Concatenation;
8000755a:	fec42783          	lw	a5,-20(s0)
8000755e:	0007aa23          	sw	zero,20(a5)
	InitStruct->WarmPeriod = 0x00000200;
80007562:	fec42783          	lw	a5,-20(s0)
80007566:	20000713          	li	a4,512
8000756a:	cf98                	sw	a4,24(a5)
	InitStruct->CoolPeriod = 0x00000000;
8000756c:	fec42783          	lw	a5,-20(s0)
80007570:	0007ae23          	sw	zero,28(a5)
	InitStruct->SamplePeriod = 0x0000001E;
80007574:	fec42783          	lw	a5,-20(s0)
80007578:	4779                	li	a4,30
8000757a:	d398                	sw	a4,32(a5)
}
8000757c:	0001                	nop
8000757e:	4472                	lw	s0,28(sp)
80007580:	6105                	addi	sp,sp,32
80007582:	8082                	ret

80007584 <TRNG_GenerateKey>:
  * @param   key   ,      keyLength
  * @param   keyLength    32- 
  * @retval  void
  */
void TRNG_GenerateKey(uint32_t *key, uint32_t keyLength)
{
80007584:	715d                	addi	sp,sp,-80
80007586:	c686                	sw	ra,76(sp)
80007588:	c4a2                	sw	s0,72(sp)
8000758a:	c2a6                	sw	s1,68(sp)
8000758c:	0880                	addi	s0,sp,80
8000758e:	faa42e23          	sw	a0,-68(s0)
80007592:	fab42c23          	sw	a1,-72(s0)
	TRNG_DeInit();
80007596:	3f19                	jal	800074ac <TRNG_DeInit>
	RCU_APBClkCmd(RCU_APBClk_TRNG, ENABLE);
80007598:	4585                	li	a1,1
8000759a:	4541                	li	a0,16
8000759c:	39dd                	jal	80007292 <RCU_APBClkCmd>
	RCU_APBRstCmd(RCU_APBRst_TRNG, ENABLE);
8000759e:	4585                	li	a1,1
800075a0:	4541                	li	a0,16
800075a2:	333d                	jal	800072d0 <RCU_APBRstCmd>
	TRNG_SwResetCmd(ENABLE);
800075a4:	4505                	li	a0,1
800075a6:	33e5                	jal	8000738e <TRNG_SwResetCmd>
	TRNG_Init_TypeDef trngInit;
	TRNG_StructInit(&trngInit);
800075a8:	fcc40793          	addi	a5,s0,-52
800075ac:	853e                	mv	a0,a5
800075ae:	3fad                	jal	80007528 <TRNG_StructInit>

	// Start filling FIFO with noise source, with conditioning, all start-up tests and wait until interrupt triggers
	trngInit.WarmPeriod       = 0x00000200; //
800075b0:	20000793          	li	a5,512
800075b4:	fef42223          	sw	a5,-28(s0)
	trngInit.SamplePeriod     = 0x00000020;
800075b8:	02000793          	li	a5,32
800075bc:	fef42623          	sw	a5,-20(s0)
	trngInit.CoolPeriod       = 0x00000000;
800075c0:	fe042423          	sw	zero,-24(s0)
	trngInit.AmountBlocksForHandler = 0x4;
800075c4:	4791                	li	a5,4
800075c6:	fcf42c23          	sw	a5,-40(s0)
	trngInit.BypassHandler    = DISABLE;
800075ca:	fc042823          	sw	zero,-48(s0)

	TRNG_Init(&trngInit);
800075ce:	fcc40793          	addi	a5,s0,-52
800075d2:	853e                	mv	a0,a5
800075d4:	3dfd                	jal	800074d2 <TRNG_Init>

	TRNG_StartCmd(ENABLE);
800075d6:	4505                	li	a0,1
800075d8:	3b1d                	jal	8000730e <TRNG_StartCmd>

	while (TRNG_GetFIFOlength() != keyLength) {}
800075da:	0001                	nop
800075dc:	355d                	jal	80007482 <TRNG_GetFIFOlength>
800075de:	872a                	mv	a4,a0
800075e0:	fb842783          	lw	a5,-72(s0)
800075e4:	fee79ce3          	bne	a5,a4,800075dc <TRNG_GenerateKey+0x58>

	TRNG_StartCmd(DISABLE);
800075e8:	4501                	li	a0,0
800075ea:	3315                	jal	8000730e <TRNG_StartCmd>

	while (keyLength--)
800075ec:	a811                	j	80007600 <TRNG_GenerateKey+0x7c>
	{
		*key++ = TRNG_GetFIFOValue();
800075ee:	fbc42483          	lw	s1,-68(s0)
800075f2:	00448793          	addi	a5,s1,4
800075f6:	faf42e23          	sw	a5,-68(s0)
800075fa:	3d71                	jal	80007496 <TRNG_GetFIFOValue>
800075fc:	87aa                	mv	a5,a0
800075fe:	c09c                	sw	a5,0(s1)
	while (keyLength--)
80007600:	fb842783          	lw	a5,-72(s0)
80007604:	fff78713          	addi	a4,a5,-1
80007608:	fae42c23          	sw	a4,-72(s0)
8000760c:	f3ed                	bnez	a5,800075ee <TRNG_GenerateKey+0x6a>
	}

	TRNG_SwResetCmd(ENABLE);
8000760e:	4505                	li	a0,1
80007610:	3bbd                	jal	8000738e <TRNG_SwResetCmd>
}
80007612:	0001                	nop
80007614:	40b6                	lw	ra,76(sp)
80007616:	4426                	lw	s0,72(sp)
80007618:	4496                	lw	s1,68(sp)
8000761a:	6161                	addi	sp,sp,80
8000761c:	8082                	ret

8000761e <RCU_UARTRstCmd>:
{
8000761e:	1101                	addi	sp,sp,-32
80007620:	ce22                	sw	s0,28(sp)
80007622:	1000                	addi	s0,sp,32
80007624:	fea42623          	sw	a0,-20(s0)
80007628:	feb42423          	sw	a1,-24(s0)
    WRITE_REG(RCU->UARTCLKCFG[UARTx_Num].UARTCLKCFG_bit.RSTDIS, State);
8000762c:	3000e6b7          	lui	a3,0x3000e
80007630:	fe842783          	lw	a5,-24(s0)
80007634:	8b85                	andi	a5,a5,1
80007636:	0ff7f713          	zext.b	a4,a5
8000763a:	fec42783          	lw	a5,-20(s0)
8000763e:	07f1                	addi	a5,a5,28
80007640:	078a                	slli	a5,a5,0x2
80007642:	97b6                	add	a5,a5,a3
80007644:	8b05                	andi	a4,a4,1
80007646:	0722                	slli	a4,a4,0x8
80007648:	4394                	lw	a3,0(a5)
8000764a:	eff6f693          	andi	a3,a3,-257
8000764e:	8f55                	or	a4,a4,a3
80007650:	c398                	sw	a4,0(a5)
}
80007652:	0001                	nop
80007654:	4472                	lw	s0,28(sp)
80007656:	6105                	addi	sp,sp,32
80007658:	8082                	ret

8000765a <UART_DataWidthConfig>:
  * @param   UARTx    UART,  x=0|1|2|3
  * @param   DataWidth    
  * @retval  void
  */
__STATIC_INLINE void UART_DataWidthConfig(UART_TypeDef* UARTx, UART_DataWidth_TypeDef DataWidth)
{
8000765a:	1101                	addi	sp,sp,-32
8000765c:	ce22                	sw	s0,28(sp)
8000765e:	1000                	addi	s0,sp,32
80007660:	fea42623          	sw	a0,-20(s0)
80007664:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_UART_PERIPH(UARTx));
    assert_param(IS_UART_DATA_WIDTH(DataWidth));

    WRITE_REG(UARTx->LCRH_bit.WLEN, DataWidth);
80007668:	fe842783          	lw	a5,-24(s0)
8000766c:	8b8d                	andi	a5,a5,3
8000766e:	0ff7f713          	zext.b	a4,a5
80007672:	fec42783          	lw	a5,-20(s0)
80007676:	8b0d                	andi	a4,a4,3
80007678:	0716                	slli	a4,a4,0x5
8000767a:	02c7c683          	lbu	a3,44(a5)
8000767e:	f9f6f693          	andi	a3,a3,-97
80007682:	8f55                	or	a4,a4,a3
80007684:	02e78623          	sb	a4,44(a5)
}
80007688:	0001                	nop
8000768a:	4472                	lw	s0,28(sp)
8000768c:	6105                	addi	sp,sp,32
8000768e:	8082                	ret

80007690 <UART_StopBitConfig>:
  * @param   UARTx    UART,  x=0|1|2|3
  * @param   StopBit   -
  * @retval  void
  */
__STATIC_INLINE void UART_StopBitConfig(UART_TypeDef* UARTx, UART_StopBit_TypeDef StopBit)
{
80007690:	1101                	addi	sp,sp,-32
80007692:	ce22                	sw	s0,28(sp)
80007694:	1000                	addi	s0,sp,32
80007696:	fea42623          	sw	a0,-20(s0)
8000769a:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_UART_PERIPH(UARTx));
    assert_param(IS_UART_STOP_BIT(StopBit));

    WRITE_REG(UARTx->LCRH_bit.STP2, StopBit);
8000769e:	fe842783          	lw	a5,-24(s0)
800076a2:	8b85                	andi	a5,a5,1
800076a4:	0ff7f713          	zext.b	a4,a5
800076a8:	fec42783          	lw	a5,-20(s0)
800076ac:	8b05                	andi	a4,a4,1
800076ae:	070e                	slli	a4,a4,0x3
800076b0:	02c7c683          	lbu	a3,44(a5)
800076b4:	9add                	andi	a3,a3,-9
800076b6:	8f55                	or	a4,a4,a3
800076b8:	02e78623          	sb	a4,44(a5)
}
800076bc:	0001                	nop
800076be:	4472                	lw	s0,28(sp)
800076c0:	6105                	addi	sp,sp,32
800076c2:	8082                	ret

800076c4 <UART_ParityBitConfig>:
  * @param   UARTx    UART,  x=0|1|2|3
  * @param   ParityBit  
  * @retval  void
  */
__STATIC_INLINE void UART_ParityBitConfig(UART_TypeDef* UARTx, UART_ParityBit_TypeDef ParityBit)
{
800076c4:	1101                	addi	sp,sp,-32
800076c6:	ce22                	sw	s0,28(sp)
800076c8:	1000                	addi	s0,sp,32
800076ca:	fea42623          	sw	a0,-20(s0)
800076ce:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_UART_PERIPH(UARTx));
    assert_param(IS_UART_PARITY_BIT(ParityBit));

    MODIFY_REG(UARTx->LCRH, UART_LCRH_PEN_Msk | UART_LCRH_SPS_Msk | UART_LCRH_EPS_Msk, ParityBit);
800076d2:	fec42783          	lw	a5,-20(s0)
800076d6:	57dc                	lw	a5,44(a5)
800076d8:	f797f713          	andi	a4,a5,-135
800076dc:	fe842783          	lw	a5,-24(s0)
800076e0:	8f5d                	or	a4,a4,a5
800076e2:	fec42783          	lw	a5,-20(s0)
800076e6:	d7d8                	sw	a4,44(a5)
}
800076e8:	0001                	nop
800076ea:	4472                	lw	s0,28(sp)
800076ec:	6105                	addi	sp,sp,32
800076ee:	8082                	ret

800076f0 <UART_BaudDivConfig>:
  *                         0-63.  ,  IntDiv
  *                    65535,  FracDiv    0.
  * @retval  void
  */
__STATIC_INLINE void UART_BaudDivConfig(UART_TypeDef* UARTx, uint32_t IntDiv, uint32_t FracDiv)
{
800076f0:	1101                	addi	sp,sp,-32
800076f2:	ce22                	sw	s0,28(sp)
800076f4:	1000                	addi	s0,sp,32
800076f6:	fea42623          	sw	a0,-20(s0)
800076fa:	feb42423          	sw	a1,-24(s0)
800076fe:	fec42223          	sw	a2,-28(s0)
    assert_param(IS_UART_PERIPH(UARTx));
    assert_param(IS_UART_INT_DIV(IntDiv));
    assert_param(IS_UART_FRAC_DIV(FracDiv));

    WRITE_REG(UARTx->IBRD, IntDiv);
80007702:	fec42783          	lw	a5,-20(s0)
80007706:	fe842703          	lw	a4,-24(s0)
8000770a:	d3d8                	sw	a4,36(a5)
    WRITE_REG(UARTx->FBRD, FracDiv);
8000770c:	fec42783          	lw	a5,-20(s0)
80007710:	fe442703          	lw	a4,-28(s0)
80007714:	d798                	sw	a4,40(a5)
}
80007716:	0001                	nop
80007718:	4472                	lw	s0,28(sp)
8000771a:	6105                	addi	sp,sp,32
8000771c:	8082                	ret

8000771e <UART_FIFOCmd>:
  * @param   UARTx    UART,  x=0|1|2|3
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void UART_FIFOCmd(UART_TypeDef* UARTx, FunctionalState State)
{
8000771e:	1101                	addi	sp,sp,-32
80007720:	ce22                	sw	s0,28(sp)
80007722:	1000                	addi	s0,sp,32
80007724:	fea42623          	sw	a0,-20(s0)
80007728:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_UART_PERIPH(UARTx));
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(UARTx->LCRH_bit.FEN, State);
8000772c:	fe842783          	lw	a5,-24(s0)
80007730:	8b85                	andi	a5,a5,1
80007732:	0ff7f713          	zext.b	a4,a5
80007736:	fec42783          	lw	a5,-20(s0)
8000773a:	8b05                	andi	a4,a4,1
8000773c:	0712                	slli	a4,a4,0x4
8000773e:	02c7c683          	lbu	a3,44(a5)
80007742:	9abd                	andi	a3,a3,-17
80007744:	8f55                	or	a4,a4,a3
80007746:	02e78623          	sb	a4,44(a5)
}
8000774a:	0001                	nop
8000774c:	4472                	lw	s0,28(sp)
8000774e:	6105                	addi	sp,sp,32
80007750:	8082                	ret

80007752 <UART_RxCmd>:
  * @param   UARTx    UART,  x=0|1|2|3
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void UART_RxCmd(UART_TypeDef* UARTx, FunctionalState State)
{
80007752:	1101                	addi	sp,sp,-32
80007754:	ce22                	sw	s0,28(sp)
80007756:	1000                	addi	s0,sp,32
80007758:	fea42623          	sw	a0,-20(s0)
8000775c:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_UART_PERIPH(UARTx));
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(UARTx->CR_bit.RXE, State);
80007760:	fe842783          	lw	a5,-24(s0)
80007764:	8b85                	andi	a5,a5,1
80007766:	0ff7f713          	zext.b	a4,a5
8000776a:	fec42783          	lw	a5,-20(s0)
8000776e:	8b05                	andi	a4,a4,1
80007770:	0726                	slli	a4,a4,0x9
80007772:	0307d683          	lhu	a3,48(a5)
80007776:	dff6f693          	andi	a3,a3,-513
8000777a:	8f55                	or	a4,a4,a3
8000777c:	02e79823          	sh	a4,48(a5)
}
80007780:	0001                	nop
80007782:	4472                	lw	s0,28(sp)
80007784:	6105                	addi	sp,sp,32
80007786:	8082                	ret

80007788 <UART_TxCmd>:
  * @param   UARTx    UART,  x=0|1|2|3
  * @param   State   
  * @retval  void
  */
__STATIC_INLINE void UART_TxCmd(UART_TypeDef* UARTx, FunctionalState State)
{
80007788:	1101                	addi	sp,sp,-32
8000778a:	ce22                	sw	s0,28(sp)
8000778c:	1000                	addi	s0,sp,32
8000778e:	fea42623          	sw	a0,-20(s0)
80007792:	feb42423          	sw	a1,-24(s0)
    assert_param(IS_UART_PERIPH(UARTx));
    assert_param(IS_FUNCTIONAL_STATE(State));

    WRITE_REG(UARTx->CR_bit.TXE, State);
80007796:	fe842783          	lw	a5,-24(s0)
8000779a:	8b85                	andi	a5,a5,1
8000779c:	0ff7f713          	zext.b	a4,a5
800077a0:	fec42783          	lw	a5,-20(s0)
800077a4:	8b05                	andi	a4,a4,1
800077a6:	0722                	slli	a4,a4,0x8
800077a8:	0307d683          	lhu	a3,48(a5)
800077ac:	eff6f693          	andi	a3,a3,-257
800077b0:	8f55                	or	a4,a4,a3
800077b2:	02e79823          	sh	a4,48(a5)
}
800077b6:	0001                	nop
800077b8:	4472                	lw	s0,28(sp)
800077ba:	6105                	addi	sp,sp,32
800077bc:	8082                	ret

800077be <UART_AutoBaudConfig>:
  * @param   UARTx    UART,  x=0|1|2|3
  * @param   State   
  * @retval  void
  */
void UART_AutoBaudConfig(UART_TypeDef* UARTx, uint32_t BaudRate)
{
800077be:	7179                	addi	sp,sp,-48
800077c0:	d606                	sw	ra,44(sp)
800077c2:	d422                	sw	s0,40(sp)
800077c4:	1800                	addi	s0,sp,48
800077c6:	fca42e23          	sw	a0,-36(s0)
800077ca:	fcb42c23          	sw	a1,-40(s0)
    UART_Num_TypeDef UARTx_Num;
    uint32_t uart_clk_freq, int_div, frac_div;

    assert_param(IS_UART_PERIPH(UARTx));

    if (UARTx == UART0) {
800077ce:	fdc42703          	lw	a4,-36(s0)
800077d2:	300067b7          	lui	a5,0x30006
800077d6:	00f71563          	bne	a4,a5,800077e0 <UART_AutoBaudConfig+0x22>
        UARTx_Num = UART0_Num;
800077da:	fe042623          	sw	zero,-20(s0)
800077de:	a805                	j	8000780e <UART_AutoBaudConfig+0x50>
    } else if (UARTx == UART1) {
800077e0:	fdc42703          	lw	a4,-36(s0)
800077e4:	300077b7          	lui	a5,0x30007
800077e8:	00f71663          	bne	a4,a5,800077f4 <UART_AutoBaudConfig+0x36>
        UARTx_Num = UART1_Num;
800077ec:	4785                	li	a5,1
800077ee:	fef42623          	sw	a5,-20(s0)
800077f2:	a831                	j	8000780e <UART_AutoBaudConfig+0x50>
    } else if (UARTx == UART2) {
800077f4:	fdc42703          	lw	a4,-36(s0)
800077f8:	300087b7          	lui	a5,0x30008
800077fc:	00f71663          	bne	a4,a5,80007808 <UART_AutoBaudConfig+0x4a>
        UARTx_Num = UART2_Num;
80007800:	4789                	li	a5,2
80007802:	fef42623          	sw	a5,-20(s0)
80007806:	a021                	j	8000780e <UART_AutoBaudConfig+0x50>
    } else /*if (UARTx == UART3)*/ {
        UARTx_Num = UART3_Num;
80007808:	478d                	li	a5,3
8000780a:	fef42623          	sw	a5,-20(s0)
    }

    uart_clk_freq = RCU_GetUARTClkFreq(UARTx_Num);
8000780e:	fec42503          	lw	a0,-20(s0)
80007812:	d12ff0ef          	jal	ra,80006d24 <RCU_GetUARTClkFreq>
80007816:	fea42423          	sw	a0,-24(s0)
    int_div = uart_clk_freq / (16 * BaudRate);
8000781a:	fd842783          	lw	a5,-40(s0)
8000781e:	0792                	slli	a5,a5,0x4
80007820:	fe842703          	lw	a4,-24(s0)
80007824:	02f757b3          	divu	a5,a4,a5
80007828:	fef42223          	sw	a5,-28(s0)
    frac_div = (uint32_t)((uart_clk_freq / (16.0f * BaudRate) - int_div) * 64.0f + 0.5f);
8000782c:	fe842783          	lw	a5,-24(s0)
80007830:	d017f753          	fcvt.s.wu	fa4,a5
80007834:	fd842783          	lw	a5,-40(s0)
80007838:	d017f6d3          	fcvt.s.wu	fa3,a5
8000783c:	800087b7          	lui	a5,0x80008
80007840:	dec7a787          	flw	fa5,-532(a5) # 80007dec <__data_source_start+0xffffffe0>
80007844:	10f6f7d3          	fmul.s	fa5,fa3,fa5
80007848:	18f77753          	fdiv.s	fa4,fa4,fa5
8000784c:	fe442783          	lw	a5,-28(s0)
80007850:	d017f7d3          	fcvt.s.wu	fa5,a5
80007854:	08f77753          	fsub.s	fa4,fa4,fa5
80007858:	800087b7          	lui	a5,0x80008
8000785c:	df07a787          	flw	fa5,-528(a5) # 80007df0 <__data_source_start+0xffffffe4>
80007860:	10f77753          	fmul.s	fa4,fa4,fa5
80007864:	800087b7          	lui	a5,0x80008
80007868:	df47a787          	flw	fa5,-524(a5) # 80007df4 <__data_source_start+0xffffffe8>
8000786c:	00f777d3          	fadd.s	fa5,fa4,fa5
80007870:	c01797d3          	fcvt.wu.s	a5,fa5,rtz
80007874:	fef42023          	sw	a5,-32(s0)
    UART_BaudDivConfig(UARTx, int_div, frac_div);
80007878:	fe042603          	lw	a2,-32(s0)
8000787c:	fe442583          	lw	a1,-28(s0)
80007880:	fdc42503          	lw	a0,-36(s0)
80007884:	35b5                	jal	800076f0 <UART_BaudDivConfig>
}
80007886:	0001                	nop
80007888:	50b2                	lw	ra,44(sp)
8000788a:	5422                	lw	s0,40(sp)
8000788c:	6145                	addi	sp,sp,48
8000788e:	8082                	ret

80007890 <UART_DeInit>:
  * @brief      UART   
  * @param   UARTx     UART,  x=0|1|2|3
  * @retval  void
  */
void UART_DeInit(UART_TypeDef* UARTx)
{
80007890:	7179                	addi	sp,sp,-48
80007892:	d606                	sw	ra,44(sp)
80007894:	d422                	sw	s0,40(sp)
80007896:	1800                	addi	s0,sp,48
80007898:	fca42e23          	sw	a0,-36(s0)
    UART_Num_TypeDef UARTx_Num;

    assert_param(IS_UART_PERIPH(UARTx));

    if (UARTx == UART0) {
8000789c:	fdc42703          	lw	a4,-36(s0)
800078a0:	300067b7          	lui	a5,0x30006
800078a4:	00f71563          	bne	a4,a5,800078ae <UART_DeInit+0x1e>
        UARTx_Num = UART0_Num;
800078a8:	fe042623          	sw	zero,-20(s0)
800078ac:	a805                	j	800078dc <UART_DeInit+0x4c>
    } else if (UARTx == UART1) {
800078ae:	fdc42703          	lw	a4,-36(s0)
800078b2:	300077b7          	lui	a5,0x30007
800078b6:	00f71663          	bne	a4,a5,800078c2 <UART_DeInit+0x32>
        UARTx_Num = UART1_Num;
800078ba:	4785                	li	a5,1
800078bc:	fef42623          	sw	a5,-20(s0)
800078c0:	a831                	j	800078dc <UART_DeInit+0x4c>
    } else if (UARTx == UART2) {
800078c2:	fdc42703          	lw	a4,-36(s0)
800078c6:	300087b7          	lui	a5,0x30008
800078ca:	00f71663          	bne	a4,a5,800078d6 <UART_DeInit+0x46>
        UARTx_Num = UART2_Num;
800078ce:	4789                	li	a5,2
800078d0:	fef42623          	sw	a5,-20(s0)
800078d4:	a021                	j	800078dc <UART_DeInit+0x4c>
    } else /*if (UARTx == UART3)*/ {
        UARTx_Num = UART3_Num;
800078d6:	478d                	li	a5,3
800078d8:	fef42623          	sw	a5,-20(s0)
    }

    RCU_UARTRstCmd(UARTx_Num, DISABLE);
800078dc:	4581                	li	a1,0
800078de:	fec42503          	lw	a0,-20(s0)
800078e2:	3b35                	jal	8000761e <RCU_UARTRstCmd>
    RCU_UARTRstCmd(UARTx_Num, ENABLE);
800078e4:	4585                	li	a1,1
800078e6:	fec42503          	lw	a0,-20(s0)
800078ea:	3b15                	jal	8000761e <RCU_UARTRstCmd>
}
800078ec:	0001                	nop
800078ee:	50b2                	lw	ra,44(sp)
800078f0:	5422                	lw	s0,40(sp)
800078f2:	6145                	addi	sp,sp,48
800078f4:	8082                	ret

800078f6 <UART_Init>:
  * @param   InitStruct      @ref UART_Init_TypeDef,
  *                         .
  * @retval  Status    
  */
void UART_Init(UART_TypeDef* UARTx, UART_Init_TypeDef* InitStruct)
{
800078f6:	1101                	addi	sp,sp,-32
800078f8:	ce06                	sw	ra,28(sp)
800078fa:	cc22                	sw	s0,24(sp)
800078fc:	1000                	addi	s0,sp,32
800078fe:	fea42623          	sw	a0,-20(s0)
80007902:	feb42423          	sw	a1,-24(s0)
    UART_AutoBaudConfig(UARTx, InitStruct->BaudRate);
80007906:	fe842783          	lw	a5,-24(s0)
8000790a:	47dc                	lw	a5,12(a5)
8000790c:	85be                	mv	a1,a5
8000790e:	fec42503          	lw	a0,-20(s0)
80007912:	3575                	jal	800077be <UART_AutoBaudConfig>
    UART_DataWidthConfig(UARTx, InitStruct->DataWidth);
80007914:	fe842783          	lw	a5,-24(s0)
80007918:	479c                	lw	a5,8(a5)
8000791a:	85be                	mv	a1,a5
8000791c:	fec42503          	lw	a0,-20(s0)
80007920:	3b2d                	jal	8000765a <UART_DataWidthConfig>
    UART_StopBitConfig(UARTx, InitStruct->StopBit);
80007922:	fe842783          	lw	a5,-24(s0)
80007926:	439c                	lw	a5,0(a5)
80007928:	85be                	mv	a1,a5
8000792a:	fec42503          	lw	a0,-20(s0)
8000792e:	338d                	jal	80007690 <UART_StopBitConfig>
    UART_ParityBitConfig(UARTx, InitStruct->ParityBit);
80007930:	fe842783          	lw	a5,-24(s0)
80007934:	43dc                	lw	a5,4(a5)
80007936:	85be                	mv	a1,a5
80007938:	fec42503          	lw	a0,-20(s0)
8000793c:	3361                	jal	800076c4 <UART_ParityBitConfig>
    UART_FIFOCmd(UARTx, InitStruct->FIFO);
8000793e:	fe842783          	lw	a5,-24(s0)
80007942:	4b9c                	lw	a5,16(a5)
80007944:	85be                	mv	a1,a5
80007946:	fec42503          	lw	a0,-20(s0)
8000794a:	3bd1                	jal	8000771e <UART_FIFOCmd>
    UART_TxCmd(UARTx, InitStruct->Tx);
8000794c:	fe842783          	lw	a5,-24(s0)
80007950:	4f9c                	lw	a5,24(a5)
80007952:	85be                	mv	a1,a5
80007954:	fec42503          	lw	a0,-20(s0)
80007958:	3d05                	jal	80007788 <UART_TxCmd>
    UART_RxCmd(UARTx, InitStruct->Rx);
8000795a:	fe842783          	lw	a5,-24(s0)
8000795e:	4bdc                	lw	a5,20(a5)
80007960:	85be                	mv	a1,a5
80007962:	fec42503          	lw	a0,-20(s0)
80007966:	33f5                	jal	80007752 <UART_RxCmd>
}
80007968:	0001                	nop
8000796a:	40f2                	lw	ra,28(sp)
8000796c:	4462                	lw	s0,24(sp)
8000796e:	6105                	addi	sp,sp,32
80007970:	8082                	ret

80007972 <UART_StructInit>:
  * @param   InitStruct      @ref UART_Init_TypeDef,
  *                        .
  * @retval  void
  */
void UART_StructInit(UART_Init_TypeDef* InitStruct)
{
80007972:	1101                	addi	sp,sp,-32
80007974:	ce22                	sw	s0,28(sp)
80007976:	1000                	addi	s0,sp,32
80007978:	fea42623          	sw	a0,-20(s0)
    InitStruct->BaudRate = 9600;
8000797c:	fec42783          	lw	a5,-20(s0)
80007980:	6709                	lui	a4,0x2
80007982:	58070713          	addi	a4,a4,1408 # 2580 <STACK_SIZE+0x1d80>
80007986:	c7d8                	sw	a4,12(a5)
    InitStruct->DataWidth = UART_DataWidth_8;
80007988:	fec42783          	lw	a5,-20(s0)
8000798c:	470d                	li	a4,3
8000798e:	c798                	sw	a4,8(a5)
    InitStruct->FIFO = DISABLE;
80007990:	fec42783          	lw	a5,-20(s0)
80007994:	0007a823          	sw	zero,16(a5) # 30008010 <STACK_SIZE+0x30007810>
    InitStruct->ParityBit = UART_ParityBit_Disable;
80007998:	fec42783          	lw	a5,-20(s0)
8000799c:	0007a223          	sw	zero,4(a5)
    InitStruct->StopBit = UART_StopBit_1;
800079a0:	fec42783          	lw	a5,-20(s0)
800079a4:	0007a023          	sw	zero,0(a5)
    InitStruct->Rx = DISABLE;
800079a8:	fec42783          	lw	a5,-20(s0)
800079ac:	0007aa23          	sw	zero,20(a5)
    InitStruct->Tx = DISABLE;
800079b0:	fec42783          	lw	a5,-20(s0)
800079b4:	0007ac23          	sw	zero,24(a5)
}
800079b8:	0001                	nop
800079ba:	4472                	lw	s0,28(sp)
800079bc:	6105                	addi	sp,sp,32
800079be:	8082                	ret

800079c0 <memcpy>:
800079c0:	832a                	mv	t1,a0
800079c2:	ca09                	beqz	a2,800079d4 <memcpy+0x14>
800079c4:	00058383          	lb	t2,0(a1) # 8000 <STACK_SIZE+0x7800>
800079c8:	00730023          	sb	t2,0(t1)
800079cc:	167d                	addi	a2,a2,-1 # 3000ffff <STACK_SIZE+0x3000f7ff>
800079ce:	0305                	addi	t1,t1,1
800079d0:	0585                	addi	a1,a1,1
800079d2:	fa6d                	bnez	a2,800079c4 <memcpy+0x4>
800079d4:	8082                	ret

800079d6 <memset>:
800079d6:	832a                	mv	t1,a0
800079d8:	c611                	beqz	a2,800079e4 <memset+0xe>
800079da:	00b30023          	sb	a1,0(t1)
800079de:	167d                	addi	a2,a2,-1
800079e0:	0305                	addi	t1,t1,1
800079e2:	fe65                	bnez	a2,800079da <memset+0x4>
800079e4:	8082                	ret
