{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1720040458785 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1720040458786 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 03 18:00:58 2024 " "Processing started: Wed Jul 03 18:00:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1720040458786 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1720040458786 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Proyect5 -c Proyect5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Proyect5 -c Proyect5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1720040458786 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1720040459626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verde_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file verde_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 verde_reg-SYN " "Found design unit 1: verde_reg-SYN" {  } { { "Verde_reg.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Verde_reg.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040460466 ""} { "Info" "ISGN_ENTITY_NAME" "1 Verde_reg " "Found entity 1: Verde_reg" {  } { { "Verde_reg.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Verde_reg.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040460466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720040460466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rojo_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rojo_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rojo_reg-SYN " "Found design unit 1: rojo_reg-SYN" {  } { { "Rojo_reg.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Rojo_reg.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040460473 ""} { "Info" "ISGN_ENTITY_NAME" "1 Rojo_reg " "Found entity 1: Rojo_reg" {  } { { "Rojo_reg.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Rojo_reg.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040460473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720040460473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_imagen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_imagen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_imagen-rtl " "Found design unit 1: control_imagen-rtl" {  } { { "control_imagen.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/control_imagen.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040460480 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_imagen " "Found entity 1: control_imagen" {  } { { "control_imagen.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/control_imagen.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040460480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720040460480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Block1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040460486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720040460486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "azul_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file azul_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 azul_reg-SYN " "Found design unit 1: azul_reg-SYN" {  } { { "Azul_reg.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Azul_reg.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040460493 ""} { "Info" "ISGN_ENTITY_NAME" "1 Azul_reg " "Found entity 1: Azul_reg" {  } { { "Azul_reg.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Azul_reg.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040460493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720040460493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyect5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proyect5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Proyect5-rtl " "Found design unit 1: Proyect5-rtl" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Proyect5.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040460497 ""} { "Info" "ISGN_ENTITY_NAME" "1 Proyect5 " "Found entity 1: Proyect5" {  } { { "Proyect5.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Proyect5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040460497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720040460497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 a " "Found entity 1: a" {  } { { "a.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/a.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040460502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720040460502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decod-arch " "Found design unit 1: decod-arch" {  } { { "decod.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/decod.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040460507 ""} { "Info" "ISGN_ENTITY_NAME" "1 decod " "Found entity 1: decod" {  } { { "decod.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/decod.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040460507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720040460507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cuadrado.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cuadrado.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cuadrado-arch " "Found design unit 1: cuadrado-arch" {  } { { "cuadrado.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/cuadrado.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040460512 ""} { "Info" "ISGN_ENTITY_NAME" "1 cuadrado " "Found entity 1: cuadrado" {  } { { "cuadrado.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/cuadrado.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040460512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720040460512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 b " "Found entity 1: b" {  } { { "b.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/b.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040460517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720040460517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "c.bdf 1 1 " "Found 1 design units, including 1 entities, in source file c.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 c " "Found entity 1: c" {  } { { "c.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/c.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040460523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720040460523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cuadrado_b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cuadrado_b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cuadrado_b-arch " "Found design unit 1: cuadrado_b-arch" {  } { { "cuadrado_b.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/cuadrado_b.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040460527 ""} { "Info" "ISGN_ENTITY_NAME" "1 cuadrado_b " "Found entity 1: cuadrado_b" {  } { { "cuadrado_b.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/cuadrado_b.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040460527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720040460527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_sel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file color_sel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 color_sel-arch " "Found design unit 1: color_sel-arch" {  } { { "color_sel.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/color_sel.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040460532 ""} { "Info" "ISGN_ENTITY_NAME" "1 color_sel " "Found entity 1: color_sel" {  } { { "color_sel.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/color_sel.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040460532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720040460532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "proyect5_8bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file proyect5_8bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Proyect5_8bit-rtl " "Found design unit 1: Proyect5_8bit-rtl" {  } { { "Proyect5_8bit.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Proyect5_8bit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040460537 ""} { "Info" "ISGN_ENTITY_NAME" "1 Proyect5_8bit " "Found entity 1: Proyect5_8bit" {  } { { "Proyect5_8bit.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Proyect5_8bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040460537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720040460537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 d " "Found entity 1: d" {  } { { "d.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/d.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040460542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720040460542 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "d " "Elaborating entity \"d\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1720040460823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Proyect5_8bit Proyect5_8bit:inst " "Elaborating entity \"Proyect5_8bit\" for hierarchy \"Proyect5_8bit:inst\"" {  } { { "d.bdf" "inst" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/d.bdf" { { 16 560 776 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040460835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Block1 Block1:inst1 " "Elaborating entity \"Block1\" for hierarchy \"Block1:inst1\"" {  } { { "d.bdf" "inst1" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/d.bdf" { { 32 248 456 128 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040460846 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE rojo.mif " "Can't find a definition for parameter LPM_FILE -- assuming rojo.mif was intended to be a quoted string" {  } { { "Block1.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Block1.bdf" { { 128 664 776 224 "inst2" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Quartus II" 0 -1 1720040460849 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE rojo.mif " "Can't find a definition for parameter LPM_FILE -- assuming rojo.mif was intended to be a quoted string" {  } { { "Block1.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Block1.bdf" { { 264 696 808 360 "inst3" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Quartus II" 0 -1 1720040460849 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_FILE rojo.mif " "Can't find a definition for parameter LPM_FILE -- assuming rojo.mif was intended to be a quoted string" {  } { { "Block1.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Block1.bdf" { { 400 696 808 496 "inst5" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Quartus II" 0 -1 1720040460849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM Block1:inst1\|LPM_ROM:inst5 " "Elaborating entity \"LPM_ROM\" for hierarchy \"Block1:inst1\|LPM_ROM:inst5\"" {  } { { "Block1.bdf" "inst5" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Block1.bdf" { { 400 696 808 496 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040460890 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Block1:inst1\|LPM_ROM:inst5 " "Elaborated megafunction instantiation \"Block1:inst1\|LPM_ROM:inst5\"" {  } { { "Block1.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Block1.bdf" { { 400 696 808 496 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720040460893 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Block1:inst1\|LPM_ROM:inst5 " "Instantiated megafunction \"Block1:inst1\|LPM_ROM:inst5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL UNREGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040460895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE rojo.mif " "Parameter \"LPM_FILE\" = \"rojo.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040460895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA REGISTERED " "Parameter \"LPM_OUTDATA\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040460895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040460895 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 14 " "Parameter \"LPM_WIDTHAD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040460895 ""}  } { { "Block1.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Block1.bdf" { { 400 696 808 496 "inst5" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1720040460895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom Block1:inst1\|LPM_ROM:inst5\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"Block1:inst1\|LPM_ROM:inst5\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040461000 ""}
{ "Warning" "WTDFX_ASSERTION" "Can't convert ROM for Cyclone II device family using altsyncram megafunction -- implementing ROM using benchmarking mode by moving output registers to the input side. Power-up states and behavior may be different. " "Assertion warning: Can't convert ROM for Cyclone II device family using altsyncram megafunction -- implementing ROM using benchmarking mode by moving output registers to the input side. Power-up states and behavior may be different." {  } { { "altrom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.tdf" 176 2 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "Block1.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Block1.bdf" { { 400 696 808 496 "inst5" "" } } } } { "d.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/d.bdf" { { 32 248 456 128 "inst1" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1720040461005 ""}
{ "Info" "ITDFX_ASSERTION" "Clocko port is used as clock for the address input port " "Assertion information: Clocko port is used as clock for the address input port" {  } { { "altrom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.tdf" 252 7 0 } } { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "Block1.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Block1.bdf" { { 400 696 808 496 "inst5" "" } } } } { "d.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/d.bdf" { { 32 248 456 128 "inst1" "" } } } }  } 0 287000 "Assertion information: %1!s!" 0 0 "Quartus II" 0 -1 1720040461007 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Block1:inst1\|LPM_ROM:inst5\|altrom:srom Block1:inst1\|LPM_ROM:inst5 " "Elaborated megafunction instantiation \"Block1:inst1\|LPM_ROM:inst5\|altrom:srom\", which is child of megafunction instantiation \"Block1:inst1\|LPM_ROM:inst5\"" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 60 3 0 } } { "Block1.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Block1.bdf" { { 400 696 808 496 "inst5" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040461007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Block1:inst1\|LPM_ROM:inst5\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"Block1:inst1\|LPM_ROM:inst5\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040461067 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Block1:inst1\|LPM_ROM:inst5\|altrom:srom\|altsyncram:rom_block Block1:inst1\|LPM_ROM:inst5 " "Elaborated megafunction instantiation \"Block1:inst1\|LPM_ROM:inst5\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"Block1:inst1\|LPM_ROM:inst5\"" {  } { { "altrom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.tdf" 102 7 0 } } { "Block1.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Block1.bdf" { { 400 696 808 496 "inst5" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040461100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e201.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e201.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e201 " "Found entity 1: altsyncram_e201" {  } { { "db/altsyncram_e201.tdf" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/db/altsyncram_e201.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040461223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720040461223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e201 Block1:inst1\|LPM_ROM:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_e201:auto_generated " "Elaborating entity \"altsyncram_e201\" for hierarchy \"Block1:inst1\|LPM_ROM:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_e201:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040461226 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "16384 5040 C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/rojo.mif " "Memory depth (16384) in the design file differs from memory depth (5040) in the Memory Initialization File \"C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/rojo.mif\" -- setting initial value for remaining addresses to 0" {  } { { "Block1.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Block1.bdf" { { 400 696 808 496 "inst5" "" } } } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1720040461298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4oa " "Found entity 1: decode_4oa" {  } { { "db/decode_4oa.tdf" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/db/decode_4oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040461470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720040461470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_4oa Block1:inst1\|LPM_ROM:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_e201:auto_generated\|decode_4oa:deep_decode " "Elaborating entity \"decode_4oa\" for hierarchy \"Block1:inst1\|LPM_ROM:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_e201:auto_generated\|decode_4oa:deep_decode\"" {  } { { "db/altsyncram_e201.tdf" "deep_decode" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/db/altsyncram_e201.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040461472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_kib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_kib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_kib " "Found entity 1: mux_kib" {  } { { "db/mux_kib.tdf" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/db/mux_kib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1720040461573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1720040461573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_kib Block1:inst1\|LPM_ROM:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_e201:auto_generated\|mux_kib:mux2 " "Elaborating entity \"mux_kib\" for hierarchy \"Block1:inst1\|LPM_ROM:inst5\|altrom:srom\|altsyncram:rom_block\|altsyncram_e201:auto_generated\|mux_kib:mux2\"" {  } { { "db/altsyncram_e201.tdf" "mux2" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/db/altsyncram_e201.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040461575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_imagen control_imagen:inst2 " "Elaborating entity \"control_imagen\" for hierarchy \"control_imagen:inst2\"" {  } { { "d.bdf" "inst2" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/d.bdf" { { 48 8 224 160 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1720040461666 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst3\|otri\[7\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst3\|otri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040461988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst3\|otri\[6\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst3\|otri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040461988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst3\|otri\[5\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst3\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040461988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst3\|otri\[4\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst3\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040461988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst3\|otri\[3\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst3\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040461988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst3\|otri\[2\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst3\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040461988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst3\|otri\[1\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst3\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040461988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst3\|otri\[0\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst3\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040461988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst2\|otri\[7\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst2\|otri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040461988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst2\|otri\[6\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst2\|otri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040461988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst2\|otri\[5\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst2\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040461988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst2\|otri\[4\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst2\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040461988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst2\|otri\[3\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst2\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040461988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst2\|otri\[2\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst2\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040461988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst2\|otri\[1\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst2\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040461988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst2\|otri\[0\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst2\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040461988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst5\|otri\[7\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst5\|otri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040461988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst5\|otri\[6\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst5\|otri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040461988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst5\|otri\[5\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst5\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040461988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst5\|otri\[4\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst5\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040461988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst5\|otri\[3\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst5\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040461988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst5\|otri\[2\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst5\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040461988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst5\|otri\[1\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst5\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040461988 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Block1:inst1\|lpm_rom:inst5\|otri\[0\] " "Converted tri-state buffer \"Block1:inst1\|lpm_rom:inst5\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1720040461988 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1720040461988 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "control_imagen.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/control_imagen.vhd" 40 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1720040462919 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1720040462919 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SYNK GND " "Pin \"SYNK\" is stuck at GND" {  } { { "d.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/d.bdf" { { 88 880 1056 104 "SYNK" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720040463043 "|d|SYNK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AZUL\[1\] GND " "Pin \"AZUL\[1\]\" is stuck at GND" {  } { { "d.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/d.bdf" { { 184 880 1056 200 "AZUL\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720040463043 "|d|AZUL[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AZUL\[0\] GND " "Pin \"AZUL\[0\]\" is stuck at GND" {  } { { "d.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/d.bdf" { { 184 880 1056 200 "AZUL\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720040463043 "|d|AZUL[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROJO\[1\] GND " "Pin \"ROJO\[1\]\" is stuck at GND" {  } { { "d.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/d.bdf" { { 152 880 1056 168 "ROJO\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720040463043 "|d|ROJO[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ROJO\[0\] GND " "Pin \"ROJO\[0\]\" is stuck at GND" {  } { { "d.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/d.bdf" { { 152 880 1056 168 "ROJO\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720040463043 "|d|ROJO[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VERDE\[1\] GND " "Pin \"VERDE\[1\]\" is stuck at GND" {  } { { "d.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/d.bdf" { { 168 880 1056 184 "VERDE\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720040463043 "|d|VERDE[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VERDE\[0\] GND " "Pin \"VERDE\[0\]\" is stuck at GND" {  } { { "d.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/d.bdf" { { 168 880 1056 184 "VERDE\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1720040463043 "|d|VERDE[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1720040463043 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control_imagen:inst2\|col_n\[4\] High " "Register control_imagen:inst2\|col_n\[4\] will power up to High" {  } { { "control_imagen.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/control_imagen.vhd" 40 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1720040463057 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control_imagen:inst2\|col_n\[7\] High " "Register control_imagen:inst2\|col_n\[7\] will power up to High" {  } { { "control_imagen.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/control_imagen.vhd" 40 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1720040463057 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control_imagen:inst2\|fila_n\[0\] High " "Register control_imagen:inst2\|fila_n\[0\] will power up to High" {  } { { "control_imagen.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/control_imagen.vhd" 40 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1720040463057 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control_imagen:inst2\|fila_n\[1\] High " "Register control_imagen:inst2\|fila_n\[1\] will power up to High" {  } { { "control_imagen.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/control_imagen.vhd" 40 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1720040463057 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "control_imagen:inst2\|fila_n\[5\] High " "Register control_imagen:inst2\|fila_n\[5\] will power up to High" {  } { { "control_imagen.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/control_imagen.vhd" 40 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1720040463057 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1720040463057 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1720040463740 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1720040463740 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "389 " "Implemented 389 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1720040463933 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1720040463933 ""} { "Info" "ICUT_CUT_TM_LCELLS" "256 " "Implemented 256 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1720040463933 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1720040463933 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1720040463933 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 45 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 45 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4664 " "Peak virtual memory: 4664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1720040463991 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 03 18:01:03 2024 " "Processing ended: Wed Jul 03 18:01:03 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1720040463991 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1720040463991 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1720040463991 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1720040463991 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1720040465517 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1720040465518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 03 18:01:04 2024 " "Processing started: Wed Jul 03 18:01:04 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1720040465518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1720040465518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Proyect5 -c Proyect5 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Proyect5 -c Proyect5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1720040465519 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1720040465689 ""}
{ "Info" "0" "" "Project  = Proyect5" {  } {  } 0 0 "Project  = Proyect5" 0 0 "Fitter" 0 0 1720040465690 ""}
{ "Info" "0" "" "Revision = Proyect5" {  } {  } 0 0 "Revision = Proyect5" 0 0 "Fitter" 0 0 1720040465690 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1720040465894 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Proyect5 EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"Proyect5\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1720040465927 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1720040465990 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1720040465990 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1720040466217 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1720040466249 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1720040467161 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1720040467161 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1720040467161 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/" { { 0 { 0 ""} 0 2053 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1720040467176 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/" { { 0 { 0 ""} 0 2054 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1720040467176 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/" { { 0 { 0 ""} 0 2055 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1720040467176 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1720040467176 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1720040467192 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Proyect5.sdc " "Synopsys Design Constraints File file not found: 'Proyect5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1720040467653 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1720040467660 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1720040467703 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1720040467746 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk" } } } } { "d.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/d.bdf" { { 0 -248 -80 16 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720040467746 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Proyect5_8bit:inst\|clk_2  " "Automatically promoted node Proyect5_8bit:inst\|clk_2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1720040467747 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Proyect5_8bit:inst\|clk_2~0 " "Destination node Proyect5_8bit:inst\|clk_2~0" {  } { { "Proyect5_8bit.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Proyect5_8bit.vhd" 36 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Proyect5_8bit:inst|clk_2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/" { { 0 { 0 ""} 0 703 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1720040467747 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "VGA_CLK " "Destination node VGA_CLK" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { VGA_CLK } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } } { "d.bdf" "" { Schematic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/d.bdf" { { 104 880 1056 120 "VGA_CLK" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VGA_CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1720040467747 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1720040467747 ""}  } { { "Proyect5_8bit.vhd" "" { Text "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/Proyect5_8bit.vhd" 36 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Proyect5_8bit:inst|clk_2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/" { { 0 { 0 ""} 0 266 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1720040467747 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1720040467937 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1720040467938 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1720040467938 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1720040467940 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1720040467942 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1720040467945 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1720040467945 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1720040467946 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1720040468015 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1720040468018 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1720040468018 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AZUL_back " "Node \"AZUL_back\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AZUL_back" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1720040468079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AZUL_cuad " "Node \"AZUL_cuad\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AZUL_cuad" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1720040468079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ROJO_back " "Node \"ROJO_back\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ROJO_back" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1720040468079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ROJO_cuad " "Node \"ROJO_cuad\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ROJO_cuad" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1720040468079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VERDE_back " "Node \"VERDE_back\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VERDE_back" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1720040468079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VERDE_cuad " "Node \"VERDE_cuad\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VERDE_cuad" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1720040468079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "abajo_btn " "Node \"abajo_btn\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "abajo_btn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1720040468079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "arriba_btn " "Node \"arriba_btn\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "arriba_btn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1720040468079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "der_btn " "Node \"der_btn\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "der_btn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1720040468079 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "izq_btn " "Node \"izq_btn\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "izq_btn" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1720040468079 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1720040468079 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720040468081 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1720040471143 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720040471461 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1720040471480 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1720040474894 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720040474894 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1720040475105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X22_Y24 X32_Y36 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} { { 11 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X22_Y24 to location X32_Y36"} 22 24 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1720040477260 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1720040477260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720040478286 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1720040478288 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1720040478288 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.23 " "Total time spent on timing analysis during the Fitter is 1.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1720040478335 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1720040478340 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "35 " "Found 35 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HS 0 " "Pin \"HS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720040478354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VS 0 " "Pin \"VS\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720040478354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "BLANK 0 " "Pin \"BLANK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720040478354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SYNK 0 " "Pin \"SYNK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720040478354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VGA_CLK 0 " "Pin \"VGA_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720040478354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AZUL\[9\] 0 " "Pin \"AZUL\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720040478354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AZUL\[8\] 0 " "Pin \"AZUL\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720040478354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AZUL\[7\] 0 " "Pin \"AZUL\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720040478354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AZUL\[6\] 0 " "Pin \"AZUL\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720040478354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AZUL\[5\] 0 " "Pin \"AZUL\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720040478354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AZUL\[4\] 0 " "Pin \"AZUL\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720040478354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AZUL\[3\] 0 " "Pin \"AZUL\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720040478354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AZUL\[2\] 0 " "Pin \"AZUL\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720040478354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AZUL\[1\] 0 " "Pin \"AZUL\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720040478354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AZUL\[0\] 0 " "Pin \"AZUL\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720040478354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROJO\[9\] 0 " "Pin \"ROJO\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720040478354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROJO\[8\] 0 " "Pin \"ROJO\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720040478354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROJO\[7\] 0 " "Pin \"ROJO\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720040478354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROJO\[6\] 0 " "Pin \"ROJO\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720040478354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROJO\[5\] 0 " "Pin \"ROJO\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720040478354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROJO\[4\] 0 " "Pin \"ROJO\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720040478354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROJO\[3\] 0 " "Pin \"ROJO\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720040478354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROJO\[2\] 0 " "Pin \"ROJO\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720040478354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROJO\[1\] 0 " "Pin \"ROJO\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720040478354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ROJO\[0\] 0 " "Pin \"ROJO\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720040478354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VERDE\[9\] 0 " "Pin \"VERDE\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720040478354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VERDE\[8\] 0 " "Pin \"VERDE\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720040478354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VERDE\[7\] 0 " "Pin \"VERDE\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720040478354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VERDE\[6\] 0 " "Pin \"VERDE\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720040478354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VERDE\[5\] 0 " "Pin \"VERDE\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720040478354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VERDE\[4\] 0 " "Pin \"VERDE\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720040478354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VERDE\[3\] 0 " "Pin \"VERDE\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720040478354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VERDE\[2\] 0 " "Pin \"VERDE\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720040478354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VERDE\[1\] 0 " "Pin \"VERDE\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720040478354 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VERDE\[0\] 0 " "Pin \"VERDE\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1720040478354 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1720040478354 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1720040478925 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1720040479015 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1720040479699 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720040480171 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1720040480189 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1720040480375 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1720040480381 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/output_files/Proyect5.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/optativa/Optativa_FPGA/FUNCIONAN/Proyect5_VGA/output_files/Proyect5.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1720040480554 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 17 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1720040480977 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 03 18:01:20 2024 " "Processing ended: Wed Jul 03 18:01:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1720040480977 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1720040480977 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1720040480977 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1720040480977 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1720040482145 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1720040482146 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 03 18:01:21 2024 " "Processing started: Wed Jul 03 18:01:21 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1720040482146 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1720040482146 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Proyect5 -c Proyect5 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Proyect5 -c Proyect5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1720040482146 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1720040484326 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1720040484402 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4555 " "Peak virtual memory: 4555 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1720040485345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 03 18:01:25 2024 " "Processing ended: Wed Jul 03 18:01:25 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1720040485345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1720040485345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1720040485345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1720040485345 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1720040486025 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1720040486831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1720040486832 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 03 18:01:26 2024 " "Processing started: Wed Jul 03 18:01:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1720040486832 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1720040486832 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Proyect5 -c Proyect5 " "Command: quartus_sta Proyect5 -c Proyect5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1720040486833 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1720040487018 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1720040487305 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1720040487352 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1720040487352 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Proyect5.sdc " "Synopsys Design Constraints File file not found: 'Proyect5.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1720040487538 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1720040487539 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Proyect5_8bit:inst\|clk_2 Proyect5_8bit:inst\|clk_2 " "create_clock -period 1.000 -name Proyect5_8bit:inst\|clk_2 Proyect5_8bit:inst\|clk_2" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1720040487546 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1720040487546 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1720040487546 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1720040487554 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1720040487569 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1720040487616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.400 " "Worst-case setup slack is -5.400" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720040487620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720040487620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.400      -196.260 Proyect5_8bit:inst\|clk_2  " "   -5.400      -196.260 Proyect5_8bit:inst\|clk_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720040487620 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.646     -3643.941 clk  " "   -4.646     -3643.941 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720040487620 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1720040487620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.558 " "Worst-case hold slack is -2.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720040487629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720040487629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.558        -2.558 clk  " "   -2.558        -2.558 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720040487629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.391         0.000 Proyect5_8bit:inst\|clk_2  " "    0.391         0.000 Proyect5_8bit:inst\|clk_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720040487629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1720040487629 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1720040487633 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1720040487636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720040487640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720040487640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423     -3321.972 clk  " "   -1.423     -3321.972 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720040487640 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -58.000 Proyect5_8bit:inst\|clk_2  " "   -0.500       -58.000 Proyect5_8bit:inst\|clk_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720040487640 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1720040487640 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1720040487905 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1720040487908 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1720040487974 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.872 " "Worst-case setup slack is -2.872" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720040487985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720040487985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.872       -82.516 Proyect5_8bit:inst\|clk_2  " "   -2.872       -82.516 Proyect5_8bit:inst\|clk_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720040487985 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.628     -1150.924 clk  " "   -1.628     -1150.924 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720040487985 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1720040487985 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.599 " "Worst-case hold slack is -1.599" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720040488000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720040488000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.599        -1.599 clk  " "   -1.599        -1.599 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720040488000 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.215         0.000 Proyect5_8bit:inst\|clk_2  " "    0.215         0.000 Proyect5_8bit:inst\|clk_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720040488000 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1720040488000 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1720040488011 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1720040488021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720040488033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720040488033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423     -3321.972 clk  " "   -1.423     -3321.972 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720040488033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500       -58.000 Proyect5_8bit:inst\|clk_2  " "   -0.500       -58.000 Proyect5_8bit:inst\|clk_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1720040488033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1720040488033 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1720040488318 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1720040488366 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1720040488367 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4556 " "Peak virtual memory: 4556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1720040488531 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 03 18:01:28 2024 " "Processing ended: Wed Jul 03 18:01:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1720040488531 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1720040488531 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1720040488531 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1720040488531 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 66 s " "Quartus II Full Compilation was successful. 0 errors, 66 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1720040489263 ""}
