begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2013 The FreeBSD Foundation  * All rights reserved.  *  * This software was developed by Konstantin Belousov<kib@FreeBSD.org>  * under sponsorship from the FreeBSD Foundation.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED. IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|"opt_acpi.h"
end_include

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/kernel.h>
end_include

begin_include
include|#
directive|include
file|<sys/malloc.h>
end_include

begin_include
include|#
directive|include
file|<sys/memdesc.h>
end_include

begin_include
include|#
directive|include
file|<sys/module.h>
end_include

begin_include
include|#
directive|include
file|<sys/rman.h>
end_include

begin_include
include|#
directive|include
file|<sys/taskqueue.h>
end_include

begin_include
include|#
directive|include
file|<sys/tree.h>
end_include

begin_include
include|#
directive|include
file|<sys/vmem.h>
end_include

begin_include
include|#
directive|include
file|<machine/bus.h>
end_include

begin_include
include|#
directive|include
file|<contrib/dev/acpica/include/acpi.h>
end_include

begin_include
include|#
directive|include
file|<contrib/dev/acpica/include/accommon.h>
end_include

begin_include
include|#
directive|include
file|<dev/acpica/acpivar.h>
end_include

begin_include
include|#
directive|include
file|<vm/vm.h>
end_include

begin_include
include|#
directive|include
file|<vm/vm_extern.h>
end_include

begin_include
include|#
directive|include
file|<vm/vm_kern.h>
end_include

begin_include
include|#
directive|include
file|<vm/vm_page.h>
end_include

begin_include
include|#
directive|include
file|<vm/vm_map.h>
end_include

begin_include
include|#
directive|include
file|<machine/cpu.h>
end_include

begin_include
include|#
directive|include
file|<x86/include/busdma_impl.h>
end_include

begin_include
include|#
directive|include
file|<x86/iommu/intel_reg.h>
end_include

begin_include
include|#
directive|include
file|<x86/iommu/busdma_dmar.h>
end_include

begin_include
include|#
directive|include
file|<x86/iommu/intel_dmar.h>
end_include

begin_function
specifier|static
name|bool
name|dmar_qi_seq_processed
parameter_list|(
specifier|const
name|struct
name|dmar_unit
modifier|*
name|unit
parameter_list|,
specifier|const
name|struct
name|dmar_qi_genseq
modifier|*
name|pseq
parameter_list|)
block|{
return|return
operator|(
name|pseq
operator|->
name|gen
operator|<
name|unit
operator|->
name|inv_waitd_gen
operator|||
operator|(
name|pseq
operator|->
name|gen
operator|==
name|unit
operator|->
name|inv_waitd_gen
operator|&&
name|pseq
operator|->
name|seq
operator|<=
name|unit
operator|->
name|inv_waitd_seq_hw
operator|)
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|dmar_enable_qi
parameter_list|(
name|struct
name|dmar_unit
modifier|*
name|unit
parameter_list|)
block|{
name|DMAR_ASSERT_LOCKED
argument_list|(
name|unit
argument_list|)
expr_stmt|;
name|unit
operator|->
name|hw_gcmd
operator||=
name|DMAR_GCMD_QIE
expr_stmt|;
name|dmar_write4
argument_list|(
name|unit
argument_list|,
name|DMAR_GCMD_REG
argument_list|,
name|unit
operator|->
name|hw_gcmd
argument_list|)
expr_stmt|;
comment|/* XXXKIB should have a timeout */
while|while
condition|(
operator|(
name|dmar_read4
argument_list|(
name|unit
argument_list|,
name|DMAR_GSTS_REG
argument_list|)
operator|&
name|DMAR_GSTS_QIES
operator|)
operator|==
literal|0
condition|)
name|cpu_spinwait
argument_list|()
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|dmar_disable_qi
parameter_list|(
name|struct
name|dmar_unit
modifier|*
name|unit
parameter_list|)
block|{
name|DMAR_ASSERT_LOCKED
argument_list|(
name|unit
argument_list|)
expr_stmt|;
name|unit
operator|->
name|hw_gcmd
operator|&=
operator|~
name|DMAR_GCMD_QIE
expr_stmt|;
name|dmar_write4
argument_list|(
name|unit
argument_list|,
name|DMAR_GCMD_REG
argument_list|,
name|unit
operator|->
name|hw_gcmd
argument_list|)
expr_stmt|;
comment|/* XXXKIB should have a timeout */
while|while
condition|(
operator|(
name|dmar_read4
argument_list|(
name|unit
argument_list|,
name|DMAR_GSTS_REG
argument_list|)
operator|&
name|DMAR_GSTS_QIES
operator|)
operator|!=
literal|0
condition|)
name|cpu_spinwait
argument_list|()
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|dmar_qi_advance_tail
parameter_list|(
name|struct
name|dmar_unit
modifier|*
name|unit
parameter_list|)
block|{
name|DMAR_ASSERT_LOCKED
argument_list|(
name|unit
argument_list|)
expr_stmt|;
name|dmar_write4
argument_list|(
name|unit
argument_list|,
name|DMAR_IQT_REG
argument_list|,
name|unit
operator|->
name|inv_queue_tail
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|dmar_qi_ensure
parameter_list|(
name|struct
name|dmar_unit
modifier|*
name|unit
parameter_list|,
name|int
name|descr_count
parameter_list|)
block|{
name|uint32_t
name|head
decl_stmt|;
name|int
name|bytes
decl_stmt|;
name|DMAR_ASSERT_LOCKED
argument_list|(
name|unit
argument_list|)
expr_stmt|;
name|bytes
operator|=
name|descr_count
operator|<<
name|DMAR_IQ_DESCR_SZ_SHIFT
expr_stmt|;
for|for
control|(
init|;
condition|;
control|)
block|{
if|if
condition|(
name|bytes
operator|<=
name|unit
operator|->
name|inv_queue_avail
condition|)
break|break;
comment|/* refill */
name|head
operator|=
name|dmar_read4
argument_list|(
name|unit
argument_list|,
name|DMAR_IQH_REG
argument_list|)
expr_stmt|;
name|head
operator|&=
name|DMAR_IQH_MASK
expr_stmt|;
name|unit
operator|->
name|inv_queue_avail
operator|=
name|head
operator|-
name|unit
operator|->
name|inv_queue_tail
operator|-
name|DMAR_IQ_DESCR_SZ
expr_stmt|;
if|if
condition|(
name|head
operator|<=
name|unit
operator|->
name|inv_queue_tail
condition|)
name|unit
operator|->
name|inv_queue_avail
operator|+=
name|unit
operator|->
name|inv_queue_size
expr_stmt|;
if|if
condition|(
name|bytes
operator|<=
name|unit
operator|->
name|inv_queue_avail
condition|)
break|break;
comment|/* 		 * No space in the queue, do busy wait.  Hardware must 		 * make a progress.  But first advance the tail to 		 * inform the descriptor streamer about entries we 		 * might have already filled, otherwise they could 		 * clog the whole queue.. 		 */
name|dmar_qi_advance_tail
argument_list|(
name|unit
argument_list|)
expr_stmt|;
name|unit
operator|->
name|inv_queue_full
operator|++
expr_stmt|;
name|cpu_spinwait
argument_list|()
expr_stmt|;
block|}
name|unit
operator|->
name|inv_queue_avail
operator|-=
name|bytes
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|dmar_qi_emit
parameter_list|(
name|struct
name|dmar_unit
modifier|*
name|unit
parameter_list|,
name|uint64_t
name|data1
parameter_list|,
name|uint64_t
name|data2
parameter_list|)
block|{
name|DMAR_ASSERT_LOCKED
argument_list|(
name|unit
argument_list|)
expr_stmt|;
operator|*
operator|(
specifier|volatile
name|uint64_t
operator|*
operator|)
operator|(
name|unit
operator|->
name|inv_queue
operator|+
name|unit
operator|->
name|inv_queue_tail
operator|)
operator|=
name|data1
expr_stmt|;
name|unit
operator|->
name|inv_queue_tail
operator|+=
name|DMAR_IQ_DESCR_SZ
operator|/
literal|2
expr_stmt|;
name|KASSERT
argument_list|(
name|unit
operator|->
name|inv_queue_tail
operator|<=
name|unit
operator|->
name|inv_queue_size
argument_list|,
operator|(
literal|"tail overflow 0x%x 0x%jx"
operator|,
name|unit
operator|->
name|inv_queue_tail
operator|,
operator|(
name|uintmax_t
operator|)
name|unit
operator|->
name|inv_queue_size
operator|)
argument_list|)
expr_stmt|;
name|unit
operator|->
name|inv_queue_tail
operator|&=
name|unit
operator|->
name|inv_queue_size
operator|-
literal|1
expr_stmt|;
operator|*
operator|(
specifier|volatile
name|uint64_t
operator|*
operator|)
operator|(
name|unit
operator|->
name|inv_queue
operator|+
name|unit
operator|->
name|inv_queue_tail
operator|)
operator|=
name|data2
expr_stmt|;
name|unit
operator|->
name|inv_queue_tail
operator|+=
name|DMAR_IQ_DESCR_SZ
operator|/
literal|2
expr_stmt|;
name|KASSERT
argument_list|(
name|unit
operator|->
name|inv_queue_tail
operator|<=
name|unit
operator|->
name|inv_queue_size
argument_list|,
operator|(
literal|"tail overflow 0x%x 0x%jx"
operator|,
name|unit
operator|->
name|inv_queue_tail
operator|,
operator|(
name|uintmax_t
operator|)
name|unit
operator|->
name|inv_queue_size
operator|)
argument_list|)
expr_stmt|;
name|unit
operator|->
name|inv_queue_tail
operator|&=
name|unit
operator|->
name|inv_queue_size
operator|-
literal|1
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|dmar_qi_emit_wait_descr
parameter_list|(
name|struct
name|dmar_unit
modifier|*
name|unit
parameter_list|,
name|uint32_t
name|seq
parameter_list|,
name|bool
name|intr
parameter_list|,
name|bool
name|memw
parameter_list|,
name|bool
name|fence
parameter_list|)
block|{
name|DMAR_ASSERT_LOCKED
argument_list|(
name|unit
argument_list|)
expr_stmt|;
name|dmar_qi_emit
argument_list|(
name|unit
argument_list|,
name|DMAR_IQ_DESCR_WAIT_ID
operator||
operator|(
name|intr
condition|?
name|DMAR_IQ_DESCR_WAIT_IF
else|:
literal|0
operator|)
operator||
operator|(
name|memw
condition|?
name|DMAR_IQ_DESCR_WAIT_SW
else|:
literal|0
operator|)
operator||
operator|(
name|fence
condition|?
name|DMAR_IQ_DESCR_WAIT_FN
else|:
literal|0
operator|)
operator||
operator|(
name|memw
condition|?
name|DMAR_IQ_DESCR_WAIT_SD
argument_list|(
name|seq
argument_list|)
else|:
literal|0
operator|)
argument_list|,
name|memw
condition|?
name|unit
operator|->
name|inv_waitd_seq_hw_phys
else|:
literal|0
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|dmar_qi_emit_wait_seq
parameter_list|(
name|struct
name|dmar_unit
modifier|*
name|unit
parameter_list|,
name|struct
name|dmar_qi_genseq
modifier|*
name|pseq
parameter_list|)
block|{
name|struct
name|dmar_qi_genseq
name|gsec
decl_stmt|;
name|uint32_t
name|seq
decl_stmt|;
name|KASSERT
argument_list|(
name|pseq
operator|!=
name|NULL
argument_list|,
operator|(
literal|"wait descriptor with no place for seq"
operator|)
argument_list|)
expr_stmt|;
name|DMAR_ASSERT_LOCKED
argument_list|(
name|unit
argument_list|)
expr_stmt|;
if|if
condition|(
name|unit
operator|->
name|inv_waitd_seq
operator|==
literal|0xffffffff
condition|)
block|{
name|gsec
operator|.
name|gen
operator|=
name|unit
operator|->
name|inv_waitd_gen
expr_stmt|;
name|gsec
operator|.
name|seq
operator|=
name|unit
operator|->
name|inv_waitd_seq
expr_stmt|;
name|dmar_qi_ensure
argument_list|(
name|unit
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|dmar_qi_emit_wait_descr
argument_list|(
name|unit
argument_list|,
name|gsec
operator|.
name|seq
argument_list|,
name|false
argument_list|,
name|true
argument_list|,
name|false
argument_list|)
expr_stmt|;
name|dmar_qi_advance_tail
argument_list|(
name|unit
argument_list|)
expr_stmt|;
while|while
condition|(
operator|!
name|dmar_qi_seq_processed
argument_list|(
name|unit
argument_list|,
operator|&
name|gsec
argument_list|)
condition|)
name|cpu_spinwait
argument_list|()
expr_stmt|;
name|unit
operator|->
name|inv_waitd_gen
operator|++
expr_stmt|;
name|unit
operator|->
name|inv_waitd_seq
operator|=
literal|1
expr_stmt|;
block|}
name|seq
operator|=
name|unit
operator|->
name|inv_waitd_seq
operator|++
expr_stmt|;
name|pseq
operator|->
name|gen
operator|=
name|unit
operator|->
name|inv_waitd_gen
expr_stmt|;
name|pseq
operator|->
name|seq
operator|=
name|seq
expr_stmt|;
name|dmar_qi_emit_wait_descr
argument_list|(
name|unit
argument_list|,
name|seq
argument_list|,
name|true
argument_list|,
name|true
argument_list|,
name|false
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
specifier|static
name|void
name|dmar_qi_wait_for_seq
parameter_list|(
name|struct
name|dmar_unit
modifier|*
name|unit
parameter_list|,
specifier|const
name|struct
name|dmar_qi_genseq
modifier|*
name|gseq
parameter_list|,
name|bool
name|nowait
parameter_list|)
block|{
name|DMAR_ASSERT_LOCKED
argument_list|(
name|unit
argument_list|)
expr_stmt|;
name|unit
operator|->
name|inv_seq_waiters
operator|++
expr_stmt|;
while|while
condition|(
operator|!
name|dmar_qi_seq_processed
argument_list|(
name|unit
argument_list|,
name|gseq
argument_list|)
condition|)
block|{
if|if
condition|(
name|cold
operator|||
name|nowait
condition|)
block|{
name|cpu_spinwait
argument_list|()
expr_stmt|;
block|}
else|else
block|{
name|msleep
argument_list|(
operator|&
name|unit
operator|->
name|inv_seq_waiters
argument_list|,
operator|&
name|unit
operator|->
name|lock
argument_list|,
literal|0
argument_list|,
literal|"dmarse"
argument_list|,
name|hz
argument_list|)
expr_stmt|;
block|}
block|}
name|unit
operator|->
name|inv_seq_waiters
operator|--
expr_stmt|;
block|}
end_function

begin_function
name|void
name|dmar_qi_invalidate_locked
parameter_list|(
name|struct
name|dmar_ctx
modifier|*
name|ctx
parameter_list|,
name|dmar_gaddr_t
name|base
parameter_list|,
name|dmar_gaddr_t
name|size
parameter_list|,
name|struct
name|dmar_qi_genseq
modifier|*
name|pseq
parameter_list|)
block|{
name|struct
name|dmar_unit
modifier|*
name|unit
decl_stmt|;
name|dmar_gaddr_t
name|isize
decl_stmt|;
name|int
name|am
decl_stmt|;
name|unit
operator|=
name|ctx
operator|->
name|dmar
expr_stmt|;
name|DMAR_ASSERT_LOCKED
argument_list|(
name|unit
argument_list|)
expr_stmt|;
for|for
control|(
init|;
name|size
operator|>
literal|0
condition|;
name|base
operator|+=
name|isize
operator|,
name|size
operator|-=
name|isize
control|)
block|{
name|am
operator|=
name|calc_am
argument_list|(
name|unit
argument_list|,
name|base
argument_list|,
name|size
argument_list|,
operator|&
name|isize
argument_list|)
expr_stmt|;
name|dmar_qi_ensure
argument_list|(
name|unit
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|dmar_qi_emit
argument_list|(
name|unit
argument_list|,
name|DMAR_IQ_DESCR_IOTLB_INV
operator||
name|DMAR_IQ_DESCR_IOTLB_PAGE
operator||
name|DMAR_IQ_DESCR_IOTLB_DW
operator||
name|DMAR_IQ_DESCR_IOTLB_DR
operator||
name|DMAR_IQ_DESCR_IOTLB_DID
argument_list|(
name|ctx
operator|->
name|domain
argument_list|)
argument_list|,
name|base
operator||
name|am
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|pseq
operator|!=
name|NULL
condition|)
block|{
name|dmar_qi_ensure
argument_list|(
name|unit
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|dmar_qi_emit_wait_seq
argument_list|(
name|unit
argument_list|,
name|pseq
argument_list|)
expr_stmt|;
block|}
name|dmar_qi_advance_tail
argument_list|(
name|unit
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|void
name|dmar_qi_invalidate_ctx_glob_locked
parameter_list|(
name|struct
name|dmar_unit
modifier|*
name|unit
parameter_list|)
block|{
name|struct
name|dmar_qi_genseq
name|gseq
decl_stmt|;
name|DMAR_ASSERT_LOCKED
argument_list|(
name|unit
argument_list|)
expr_stmt|;
name|dmar_qi_ensure
argument_list|(
name|unit
argument_list|,
literal|2
argument_list|)
expr_stmt|;
name|dmar_qi_emit
argument_list|(
name|unit
argument_list|,
name|DMAR_IQ_DESCR_CTX_INV
operator||
name|DMAR_IQ_DESCR_CTX_GLOB
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|dmar_qi_emit_wait_seq
argument_list|(
name|unit
argument_list|,
operator|&
name|gseq
argument_list|)
expr_stmt|;
name|dmar_qi_advance_tail
argument_list|(
name|unit
argument_list|)
expr_stmt|;
name|dmar_qi_wait_for_seq
argument_list|(
name|unit
argument_list|,
operator|&
name|gseq
argument_list|,
name|false
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|void
name|dmar_qi_invalidate_iotlb_glob_locked
parameter_list|(
name|struct
name|dmar_unit
modifier|*
name|unit
parameter_list|)
block|{
name|struct
name|dmar_qi_genseq
name|gseq
decl_stmt|;
name|DMAR_ASSERT_LOCKED
argument_list|(
name|unit
argument_list|)
expr_stmt|;
name|dmar_qi_ensure
argument_list|(
name|unit
argument_list|,
literal|2
argument_list|)
expr_stmt|;
name|dmar_qi_emit
argument_list|(
name|unit
argument_list|,
name|DMAR_IQ_DESCR_IOTLB_INV
operator||
name|DMAR_IQ_DESCR_IOTLB_GLOB
operator||
name|DMAR_IQ_DESCR_IOTLB_DW
operator||
name|DMAR_IQ_DESCR_IOTLB_DR
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|dmar_qi_emit_wait_seq
argument_list|(
name|unit
argument_list|,
operator|&
name|gseq
argument_list|)
expr_stmt|;
name|dmar_qi_advance_tail
argument_list|(
name|unit
argument_list|)
expr_stmt|;
name|dmar_qi_wait_for_seq
argument_list|(
name|unit
argument_list|,
operator|&
name|gseq
argument_list|,
name|false
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|void
name|dmar_qi_invalidate_iec_glob
parameter_list|(
name|struct
name|dmar_unit
modifier|*
name|unit
parameter_list|)
block|{
name|struct
name|dmar_qi_genseq
name|gseq
decl_stmt|;
name|DMAR_ASSERT_LOCKED
argument_list|(
name|unit
argument_list|)
expr_stmt|;
name|dmar_qi_ensure
argument_list|(
name|unit
argument_list|,
literal|2
argument_list|)
expr_stmt|;
name|dmar_qi_emit
argument_list|(
name|unit
argument_list|,
name|DMAR_IQ_DESCR_IEC_INV
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|dmar_qi_emit_wait_seq
argument_list|(
name|unit
argument_list|,
operator|&
name|gseq
argument_list|)
expr_stmt|;
name|dmar_qi_advance_tail
argument_list|(
name|unit
argument_list|)
expr_stmt|;
name|dmar_qi_wait_for_seq
argument_list|(
name|unit
argument_list|,
operator|&
name|gseq
argument_list|,
name|false
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|void
name|dmar_qi_invalidate_iec
parameter_list|(
name|struct
name|dmar_unit
modifier|*
name|unit
parameter_list|,
name|u_int
name|start
parameter_list|,
name|u_int
name|cnt
parameter_list|)
block|{
name|struct
name|dmar_qi_genseq
name|gseq
decl_stmt|;
name|u_int
name|c
decl_stmt|,
name|l
decl_stmt|;
name|DMAR_ASSERT_LOCKED
argument_list|(
name|unit
argument_list|)
expr_stmt|;
name|KASSERT
argument_list|(
name|start
operator|<
name|unit
operator|->
name|irte_cnt
operator|&&
name|start
operator|<
name|start
operator|+
name|cnt
operator|&&
name|start
operator|+
name|cnt
operator|<=
name|unit
operator|->
name|irte_cnt
argument_list|,
operator|(
literal|"inv iec overflow %d %d %d"
operator|,
name|unit
operator|->
name|irte_cnt
operator|,
name|start
operator|,
name|cnt
operator|)
argument_list|)
expr_stmt|;
for|for
control|(
init|;
name|cnt
operator|>
literal|0
condition|;
name|cnt
operator|-=
name|c
operator|,
name|start
operator|+=
name|c
control|)
block|{
name|l
operator|=
name|ffs
argument_list|(
name|start
operator||
name|cnt
argument_list|)
operator|-
literal|1
expr_stmt|;
name|c
operator|=
literal|1
operator|<<
name|l
expr_stmt|;
name|dmar_qi_ensure
argument_list|(
name|unit
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|dmar_qi_emit
argument_list|(
name|unit
argument_list|,
name|DMAR_IQ_DESCR_IEC_INV
operator||
name|DMAR_IQ_DESCR_IEC_IDX
operator||
name|DMAR_IQ_DESCR_IEC_IIDX
argument_list|(
name|start
argument_list|)
operator||
name|DMAR_IQ_DESCR_IEC_IM
argument_list|(
name|l
argument_list|)
argument_list|,
literal|0
argument_list|)
expr_stmt|;
block|}
name|dmar_qi_ensure
argument_list|(
name|unit
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|dmar_qi_emit_wait_seq
argument_list|(
name|unit
argument_list|,
operator|&
name|gseq
argument_list|)
expr_stmt|;
name|dmar_qi_advance_tail
argument_list|(
name|unit
argument_list|)
expr_stmt|;
comment|/* 	 * The caller of the function, in particular, 	 * dmar_ir_program_irte(), may be called from the context 	 * where the sleeping is forbidden (in fact, the 	 * intr_table_lock mutex may be held, locked from 	 * intr_shuffle_irqs()).  Wait for the invalidation completion 	 * using the busy wait. 	 * 	 * The impact on the interrupt input setup code is small, the 	 * expected overhead is comparable with the chipset register 	 * read.  It is more harmful for the parallel DMA operations, 	 * since we own the dmar unit lock until whole invalidation 	 * queue is processed, which includes requests possibly issued 	 * before our request. 	 */
name|dmar_qi_wait_for_seq
argument_list|(
name|unit
argument_list|,
operator|&
name|gseq
argument_list|,
name|true
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|int
name|dmar_qi_intr
parameter_list|(
name|void
modifier|*
name|arg
parameter_list|)
block|{
name|struct
name|dmar_unit
modifier|*
name|unit
decl_stmt|;
name|unit
operator|=
name|arg
expr_stmt|;
name|KASSERT
argument_list|(
name|unit
operator|->
name|qi_enabled
argument_list|,
operator|(
literal|"dmar%d: QI is not enabled"
operator|,
name|unit
operator|->
name|unit
operator|)
argument_list|)
expr_stmt|;
name|taskqueue_enqueue_fast
argument_list|(
name|unit
operator|->
name|qi_taskqueue
argument_list|,
operator|&
name|unit
operator|->
name|qi_task
argument_list|)
expr_stmt|;
return|return
operator|(
name|FILTER_HANDLED
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|void
name|dmar_qi_task
parameter_list|(
name|void
modifier|*
name|arg
parameter_list|,
name|int
name|pending
name|__unused
parameter_list|)
block|{
name|struct
name|dmar_unit
modifier|*
name|unit
decl_stmt|;
name|struct
name|dmar_map_entry
modifier|*
name|entry
decl_stmt|;
name|uint32_t
name|ics
decl_stmt|;
name|unit
operator|=
name|arg
expr_stmt|;
name|DMAR_LOCK
argument_list|(
name|unit
argument_list|)
expr_stmt|;
for|for
control|(
init|;
condition|;
control|)
block|{
name|entry
operator|=
name|TAILQ_FIRST
argument_list|(
operator|&
name|unit
operator|->
name|tlb_flush_entries
argument_list|)
expr_stmt|;
if|if
condition|(
name|entry
operator|==
name|NULL
condition|)
break|break;
if|if
condition|(
operator|(
name|entry
operator|->
name|gseq
operator|.
name|gen
operator|==
literal|0
operator|&&
name|entry
operator|->
name|gseq
operator|.
name|seq
operator|==
literal|0
operator|)
operator|||
operator|!
name|dmar_qi_seq_processed
argument_list|(
name|unit
argument_list|,
operator|&
name|entry
operator|->
name|gseq
argument_list|)
condition|)
break|break;
name|TAILQ_REMOVE
argument_list|(
operator|&
name|unit
operator|->
name|tlb_flush_entries
argument_list|,
name|entry
argument_list|,
name|dmamap_link
argument_list|)
expr_stmt|;
name|DMAR_UNLOCK
argument_list|(
name|unit
argument_list|)
expr_stmt|;
name|dmar_ctx_free_entry
argument_list|(
name|entry
argument_list|,
operator|(
name|entry
operator|->
name|flags
operator|&
name|DMAR_MAP_ENTRY_QI_NF
operator|)
operator|==
literal|0
argument_list|)
expr_stmt|;
name|DMAR_LOCK
argument_list|(
name|unit
argument_list|)
expr_stmt|;
block|}
name|ics
operator|=
name|dmar_read4
argument_list|(
name|unit
argument_list|,
name|DMAR_ICS_REG
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|ics
operator|&
name|DMAR_ICS_IWC
operator|)
operator|!=
literal|0
condition|)
block|{
name|ics
operator|=
name|DMAR_ICS_IWC
expr_stmt|;
name|dmar_write4
argument_list|(
name|unit
argument_list|,
name|DMAR_ICS_REG
argument_list|,
name|ics
argument_list|)
expr_stmt|;
block|}
if|if
condition|(
name|unit
operator|->
name|inv_seq_waiters
operator|>
literal|0
condition|)
name|wakeup
argument_list|(
operator|&
name|unit
operator|->
name|inv_seq_waiters
argument_list|)
expr_stmt|;
name|DMAR_UNLOCK
argument_list|(
name|unit
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|int
name|dmar_init_qi
parameter_list|(
name|struct
name|dmar_unit
modifier|*
name|unit
parameter_list|)
block|{
name|uint64_t
name|iqa
decl_stmt|;
name|uint32_t
name|ics
decl_stmt|;
name|int
name|qi_sz
decl_stmt|;
if|if
condition|(
operator|!
name|DMAR_HAS_QI
argument_list|(
name|unit
argument_list|)
operator|||
operator|(
name|unit
operator|->
name|hw_cap
operator|&
name|DMAR_CAP_CM
operator|)
operator|!=
literal|0
condition|)
return|return
operator|(
literal|0
operator|)
return|;
name|unit
operator|->
name|qi_enabled
operator|=
literal|1
expr_stmt|;
name|TUNABLE_INT_FETCH
argument_list|(
literal|"hw.dmar.qi"
argument_list|,
operator|&
name|unit
operator|->
name|qi_enabled
argument_list|)
expr_stmt|;
if|if
condition|(
operator|!
name|unit
operator|->
name|qi_enabled
condition|)
return|return
operator|(
literal|0
operator|)
return|;
name|TAILQ_INIT
argument_list|(
operator|&
name|unit
operator|->
name|tlb_flush_entries
argument_list|)
expr_stmt|;
name|TASK_INIT
argument_list|(
operator|&
name|unit
operator|->
name|qi_task
argument_list|,
literal|0
argument_list|,
name|dmar_qi_task
argument_list|,
name|unit
argument_list|)
expr_stmt|;
name|unit
operator|->
name|qi_taskqueue
operator|=
name|taskqueue_create_fast
argument_list|(
literal|"dmar"
argument_list|,
name|M_WAITOK
argument_list|,
name|taskqueue_thread_enqueue
argument_list|,
operator|&
name|unit
operator|->
name|qi_taskqueue
argument_list|)
expr_stmt|;
name|taskqueue_start_threads
argument_list|(
operator|&
name|unit
operator|->
name|qi_taskqueue
argument_list|,
literal|1
argument_list|,
name|PI_AV
argument_list|,
literal|"dmar%d qi taskq"
argument_list|,
name|unit
operator|->
name|unit
argument_list|)
expr_stmt|;
name|unit
operator|->
name|inv_waitd_gen
operator|=
literal|0
expr_stmt|;
name|unit
operator|->
name|inv_waitd_seq
operator|=
literal|1
expr_stmt|;
name|qi_sz
operator|=
name|DMAR_IQA_QS_DEF
expr_stmt|;
name|TUNABLE_INT_FETCH
argument_list|(
literal|"hw.dmar.qi_size"
argument_list|,
operator|&
name|qi_sz
argument_list|)
expr_stmt|;
if|if
condition|(
name|qi_sz
operator|>
name|DMAR_IQA_QS_MAX
condition|)
name|qi_sz
operator|=
name|DMAR_IQA_QS_MAX
expr_stmt|;
name|unit
operator|->
name|inv_queue_size
operator|=
operator|(
literal|1ULL
operator|<<
name|qi_sz
operator|)
operator|*
name|PAGE_SIZE
expr_stmt|;
comment|/* Reserve one descriptor to prevent wraparound. */
name|unit
operator|->
name|inv_queue_avail
operator|=
name|unit
operator|->
name|inv_queue_size
operator|-
name|DMAR_IQ_DESCR_SZ
expr_stmt|;
comment|/* The invalidation queue reads by DMARs are always coherent. */
name|unit
operator|->
name|inv_queue
operator|=
name|kmem_alloc_contig
argument_list|(
name|kernel_arena
argument_list|,
name|unit
operator|->
name|inv_queue_size
argument_list|,
name|M_WAITOK
operator||
name|M_ZERO
argument_list|,
literal|0
argument_list|,
name|dmar_high
argument_list|,
name|PAGE_SIZE
argument_list|,
literal|0
argument_list|,
name|VM_MEMATTR_DEFAULT
argument_list|)
expr_stmt|;
name|unit
operator|->
name|inv_waitd_seq_hw_phys
operator|=
name|pmap_kextract
argument_list|(
operator|(
name|vm_offset_t
operator|)
operator|&
name|unit
operator|->
name|inv_waitd_seq_hw
argument_list|)
expr_stmt|;
name|DMAR_LOCK
argument_list|(
name|unit
argument_list|)
expr_stmt|;
name|dmar_write8
argument_list|(
name|unit
argument_list|,
name|DMAR_IQT_REG
argument_list|,
literal|0
argument_list|)
expr_stmt|;
name|iqa
operator|=
name|pmap_kextract
argument_list|(
name|unit
operator|->
name|inv_queue
argument_list|)
expr_stmt|;
name|iqa
operator||=
name|qi_sz
expr_stmt|;
name|dmar_write8
argument_list|(
name|unit
argument_list|,
name|DMAR_IQA_REG
argument_list|,
name|iqa
argument_list|)
expr_stmt|;
name|dmar_enable_qi
argument_list|(
name|unit
argument_list|)
expr_stmt|;
name|ics
operator|=
name|dmar_read4
argument_list|(
name|unit
argument_list|,
name|DMAR_ICS_REG
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|ics
operator|&
name|DMAR_ICS_IWC
operator|)
operator|!=
literal|0
condition|)
block|{
name|ics
operator|=
name|DMAR_ICS_IWC
expr_stmt|;
name|dmar_write4
argument_list|(
name|unit
argument_list|,
name|DMAR_ICS_REG
argument_list|,
name|ics
argument_list|)
expr_stmt|;
block|}
name|dmar_enable_qi_intr
argument_list|(
name|unit
argument_list|)
expr_stmt|;
name|DMAR_UNLOCK
argument_list|(
name|unit
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
name|void
name|dmar_fini_qi
parameter_list|(
name|struct
name|dmar_unit
modifier|*
name|unit
parameter_list|)
block|{
name|struct
name|dmar_qi_genseq
name|gseq
decl_stmt|;
if|if
condition|(
name|unit
operator|->
name|qi_enabled
condition|)
return|return;
name|taskqueue_drain
argument_list|(
name|unit
operator|->
name|qi_taskqueue
argument_list|,
operator|&
name|unit
operator|->
name|qi_task
argument_list|)
expr_stmt|;
name|taskqueue_free
argument_list|(
name|unit
operator|->
name|qi_taskqueue
argument_list|)
expr_stmt|;
name|unit
operator|->
name|qi_taskqueue
operator|=
name|NULL
expr_stmt|;
name|DMAR_LOCK
argument_list|(
name|unit
argument_list|)
expr_stmt|;
comment|/* quisce */
name|dmar_qi_ensure
argument_list|(
name|unit
argument_list|,
literal|1
argument_list|)
expr_stmt|;
name|dmar_qi_emit_wait_seq
argument_list|(
name|unit
argument_list|,
operator|&
name|gseq
argument_list|)
expr_stmt|;
name|dmar_qi_advance_tail
argument_list|(
name|unit
argument_list|)
expr_stmt|;
name|dmar_qi_wait_for_seq
argument_list|(
name|unit
argument_list|,
operator|&
name|gseq
argument_list|,
name|false
argument_list|)
expr_stmt|;
comment|/* only after the quisce, disable queue */
name|dmar_disable_qi_intr
argument_list|(
name|unit
argument_list|)
expr_stmt|;
name|dmar_disable_qi
argument_list|(
name|unit
argument_list|)
expr_stmt|;
name|KASSERT
argument_list|(
name|unit
operator|->
name|inv_seq_waiters
operator|==
literal|0
argument_list|,
operator|(
literal|"dmar%d: waiters on disabled queue"
operator|,
name|unit
operator|->
name|unit
operator|)
argument_list|)
expr_stmt|;
name|DMAR_UNLOCK
argument_list|(
name|unit
argument_list|)
expr_stmt|;
name|kmem_free
argument_list|(
name|kernel_arena
argument_list|,
name|unit
operator|->
name|inv_queue
argument_list|,
name|unit
operator|->
name|inv_queue_size
argument_list|)
expr_stmt|;
name|unit
operator|->
name|inv_queue
operator|=
literal|0
expr_stmt|;
name|unit
operator|->
name|inv_queue_size
operator|=
literal|0
expr_stmt|;
name|unit
operator|->
name|qi_enabled
operator|=
literal|0
expr_stmt|;
block|}
end_function

begin_function
name|void
name|dmar_enable_qi_intr
parameter_list|(
name|struct
name|dmar_unit
modifier|*
name|unit
parameter_list|)
block|{
name|uint32_t
name|iectl
decl_stmt|;
name|DMAR_ASSERT_LOCKED
argument_list|(
name|unit
argument_list|)
expr_stmt|;
name|KASSERT
argument_list|(
name|DMAR_HAS_QI
argument_list|(
name|unit
argument_list|)
argument_list|,
operator|(
literal|"dmar%d: QI is not supported"
operator|,
name|unit
operator|->
name|unit
operator|)
argument_list|)
expr_stmt|;
name|iectl
operator|=
name|dmar_read4
argument_list|(
name|unit
argument_list|,
name|DMAR_IECTL_REG
argument_list|)
expr_stmt|;
name|iectl
operator|&=
operator|~
name|DMAR_IECTL_IM
expr_stmt|;
name|dmar_write4
argument_list|(
name|unit
argument_list|,
name|DMAR_IECTL_REG
argument_list|,
name|iectl
argument_list|)
expr_stmt|;
block|}
end_function

begin_function
name|void
name|dmar_disable_qi_intr
parameter_list|(
name|struct
name|dmar_unit
modifier|*
name|unit
parameter_list|)
block|{
name|uint32_t
name|iectl
decl_stmt|;
name|DMAR_ASSERT_LOCKED
argument_list|(
name|unit
argument_list|)
expr_stmt|;
name|KASSERT
argument_list|(
name|DMAR_HAS_QI
argument_list|(
name|unit
argument_list|)
argument_list|,
operator|(
literal|"dmar%d: QI is not supported"
operator|,
name|unit
operator|->
name|unit
operator|)
argument_list|)
expr_stmt|;
name|iectl
operator|=
name|dmar_read4
argument_list|(
name|unit
argument_list|,
name|DMAR_IECTL_REG
argument_list|)
expr_stmt|;
name|dmar_write4
argument_list|(
name|unit
argument_list|,
name|DMAR_IECTL_REG
argument_list|,
name|iectl
operator||
name|DMAR_IECTL_IM
argument_list|)
expr_stmt|;
block|}
end_function

end_unit

