{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1591091427169 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1591091427182 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun  2 11:50:27 2020 " "Processing started: Tue Jun  2 11:50:27 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1591091427182 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091427182 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ensamblado_placa -c ensamblado_placa " "Command: quartus_map --read_settings_files=on --write_settings_files=off ensamblado_placa -c ensamblado_placa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091427182 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1591091428604 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1591091428604 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "disenyo_qsys.qsys " "Elaborating Platform Designer system entity \"disenyo_qsys.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091437402 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.02.11:50:41 Progress: Loading disenyo_qsys/disenyo_qsys.qsys " "2020.06.02.11:50:41 Progress: Loading disenyo_qsys/disenyo_qsys.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091441156 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.02.11:50:41 Progress: Reading input file " "2020.06.02.11:50:41 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091441611 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.02.11:50:41 Progress: Adding clk_0 \[clock_source 19.1\] " "2020.06.02.11:50:41 Progress: Adding clk_0 \[clock_source 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091441733 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.02.11:50:42 Progress: Parameterizing module clk_0 " "2020.06.02.11:50:42 Progress: Parameterizing module clk_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091442391 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.02.11:50:42 Progress: Adding ensamblado_procesador_0 \[ensamblado_procesador 1.0\] " "2020.06.02.11:50:42 Progress: Adding ensamblado_procesador_0 \[ensamblado_procesador 1.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091442393 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.02.11:50:42 Progress: Parameterizing module ensamblado_procesador_0 " "2020.06.02.11:50:42 Progress: Parameterizing module ensamblado_procesador_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091442515 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.02.11:50:42 Progress: Adding master_0 \[altera_jtag_avalon_master 19.1\] " "2020.06.02.11:50:42 Progress: Adding master_0 \[altera_jtag_avalon_master 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091442516 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.02.11:50:42 Progress: Parameterizing module master_0 " "2020.06.02.11:50:42 Progress: Parameterizing module master_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091442595 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.02.11:50:42 Progress: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 19.1\] " "2020.06.02.11:50:42 Progress: Adding new_sdram_controller_0 \[altera_avalon_new_sdram_controller 19.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091442597 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.02.11:50:42 Progress: Parameterizing module new_sdram_controller_0 " "2020.06.02.11:50:42 Progress: Parameterizing module new_sdram_controller_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091442647 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.02.11:50:42 Progress: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 18.0\] " "2020.06.02.11:50:42 Progress: Adding sys_sdram_pll_0 \[altera_up_avalon_sys_sdram_pll 18.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091442648 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.02.11:50:42 Progress: Parameterizing module sys_sdram_pll_0 " "2020.06.02.11:50:42 Progress: Parameterizing module sys_sdram_pll_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091442704 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.02.11:50:42 Progress: Building connections " "2020.06.02.11:50:42 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091442705 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.02.11:50:42 Progress: Parameterizing connections " "2020.06.02.11:50:42 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091442728 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.02.11:50:42 Progress: Validating " "2020.06.02.11:50:42 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091442729 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2020.06.02.11:50:43 Progress: Done reading input file " "2020.06.02.11:50:43 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091443936 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Disenyo_qsys.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release. " "Disenyo_qsys.new_sdram_controller_0: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091444181 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Disenyo_qsys.sys_sdram_pll_0: Refclk Freq: 50.0 " "Disenyo_qsys.sys_sdram_pll_0: Refclk Freq: 50.0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091444182 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Disenyo_qsys: Generating disenyo_qsys \"disenyo_qsys\" for QUARTUS_SYNTH " "Disenyo_qsys: Generating disenyo_qsys \"disenyo_qsys\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091445608 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ensamblado_procesador_0: \"disenyo_qsys\" instantiated ensamblado_procesador \"ensamblado_procesador_0\" " "Ensamblado_procesador_0: \"disenyo_qsys\" instantiated ensamblado_procesador \"ensamblado_procesador_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091447487 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Master_0: \"disenyo_qsys\" instantiated altera_jtag_avalon_master \"master_0\" " "Master_0: \"disenyo_qsys\" instantiated altera_jtag_avalon_master \"master_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091447614 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: Starting RTL generation for module 'disenyo_qsys_new_sdram_controller_0' " "New_sdram_controller_0: Starting RTL generation for module 'disenyo_qsys_new_sdram_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091447690 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0:   Generation command is \[exec /home/gerard/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/gerard/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/gerard/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/gerard/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gerard/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/gerard/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=disenyo_qsys_new_sdram_controller_0 --dir=/tmp/alt8415_220830797633312103.dir/0003_new_sdram_controller_0_gen/ --quartus_dir=/home/gerard/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8415_220830797633312103.dir/0003_new_sdram_controller_0_gen//disenyo_qsys_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  \] " "New_sdram_controller_0:   Generation command is \[exec /home/gerard/intelFPGA_lite/19.1/quartus/linux64/perl/bin/perl -I /home/gerard/intelFPGA_lite/19.1/quartus/sopc_builder/bin/europa -I /home/gerard/intelFPGA_lite/19.1/quartus/sopc_builder/bin -I /home/gerard/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/gerard/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /home/gerard/intelFPGA_lite/19.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=disenyo_qsys_new_sdram_controller_0 --dir=/tmp/alt8415_220830797633312103.dir/0003_new_sdram_controller_0_gen/ --quartus_dir=/home/gerard/intelFPGA_lite/19.1/quartus --verilog --config=/tmp/alt8415_220830797633312103.dir/0003_new_sdram_controller_0_gen//disenyo_qsys_new_sdram_controller_0_component_configuration.pl  --do_build_sim=0  \]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091447691 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: Done RTL generation for module 'disenyo_qsys_new_sdram_controller_0' " "New_sdram_controller_0: Done RTL generation for module 'disenyo_qsys_new_sdram_controller_0'" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091448078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0: \"disenyo_qsys\" instantiated altera_avalon_new_sdram_controller \"new_sdram_controller_0\" " "New_sdram_controller_0: \"disenyo_qsys\" instantiated altera_avalon_new_sdram_controller \"new_sdram_controller_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091448082 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_sdram_pll_0: \"disenyo_qsys\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll_0\" " "Sys_sdram_pll_0: \"disenyo_qsys\" instantiated altera_up_avalon_sys_sdram_pll \"sys_sdram_pll_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091448102 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: Inserting error_adapter: error_adapter_0 " "Avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091448537 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Mm_interconnect_0: \"disenyo_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\" " "Mm_interconnect_0: \"disenyo_qsys\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091448771 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rst_controller: \"disenyo_qsys\" instantiated altera_reset_controller \"rst_controller\" " "Rst_controller: \"disenyo_qsys\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091448775 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Jtag_phy_embedded_in_jtag_master: \"master_0\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\" " "Jtag_phy_embedded_in_jtag_master: \"master_0\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091448779 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Timing_adt: \"master_0\" instantiated timing_adapter \"timing_adt\" " "Timing_adt: \"master_0\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091448787 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Fifo: \"master_0\" instantiated altera_avalon_sc_fifo \"fifo\" " "Fifo: \"master_0\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091448788 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p: \"master_0\" instantiated altera_avalon_st_bytes_to_packets \"b2p\" " "B2p: \"master_0\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091448789 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b: \"master_0\" instantiated altera_avalon_st_packets_to_bytes \"p2b\" " "P2b: \"master_0\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091448790 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Transacto: \"master_0\" instantiated altera_avalon_packets_to_master \"transacto\" " "Transacto: \"master_0\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091448792 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "B2p_adapter: \"master_0\" instantiated channel_adapter \"b2p_adapter\" " "B2p_adapter: \"master_0\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091448796 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "P2b_adapter: \"master_0\" instantiated channel_adapter \"p2b_adapter\" " "P2b_adapter: \"master_0\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091448799 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Sys_pll: \"sys_sdram_pll_0\" instantiated altera_up_altpll \"sys_pll\" " "Sys_pll: \"sys_sdram_pll_0\" instantiated altera_up_altpll \"sys_pll\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091448801 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reset_from_locked: \"sys_sdram_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\" " "Reset_from_locked: \"sys_sdram_pll_0\" instantiated altera_up_avalon_reset_from_locked_signal \"reset_from_locked\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091448802 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ensamblado_procesador_0_avalon_master_B_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"ensamblado_procesador_0_avalon_master_B_translator\" " "Ensamblado_procesador_0_avalon_master_B_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"ensamblado_procesador_0_avalon_master_B_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091448804 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"new_sdram_controller_0_s1_translator\" " "New_sdram_controller_0_s1_translator: \"mm_interconnect_0\" instantiated altera_merlin_slave_translator \"new_sdram_controller_0_s1_translator\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091448805 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Ensamblado_procesador_0_avalon_master_B_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"ensamblado_procesador_0_avalon_master_B_agent\" " "Ensamblado_procesador_0_avalon_master_B_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"ensamblado_procesador_0_avalon_master_B_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091448807 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "New_sdram_controller_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"new_sdram_controller_0_s1_agent\" " "New_sdram_controller_0_s1_agent: \"mm_interconnect_0\" instantiated altera_merlin_slave_agent \"new_sdram_controller_0_s1_agent\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091448809 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\" " "Router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091448856 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\" " "Router_003: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091448867 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\" " "Cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091448886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\" " "Cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091448921 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\" " "Rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091448929 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\" " "Rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091448955 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv " "Reusing file /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091448956 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\" " "Avalon_st_adapter: \"mm_interconnect_0\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091448990 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\" " "Error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091448999 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Disenyo_qsys: Done \"disenyo_qsys\" with 29 modules, 107 files " "Disenyo_qsys: Done \"disenyo_qsys\" with 29 modules, 107 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091449000 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "disenyo_qsys.qsys " "Finished elaborating Platform Designer system entity \"disenyo_qsys.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091449929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/ensamblado_placa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/ensamblado_placa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ensamblado_placa-compor " "Found design unit 1: ensamblado_placa-compor" {  } { { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/ensamblado_placa.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450843 ""} { "Info" "ISGN_ENTITY_NAME" "1 ensamblado_placa " "Found entity 1: ensamblado_placa" {  } { { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/ensamblado_placa.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450843 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450843 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/disenyo_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/disenyo_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys " "Found entity 1: disenyo_qsys" {  } { { "db/ip/disenyo_qsys/disenyo_qsys.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-compor " "Found design unit 1: ALU-compor" {  } { { "db/ip/disenyo_qsys/submodules/ALU.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ALU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450863 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "db/ip/disenyo_qsys/submodules/ALU.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ALU.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/BR.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/BR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BR-compor " "Found design unit 1: BR-compor" {  } { { "db/ip/disenyo_qsys/submodules/BR.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450865 ""} { "Info" "ISGN_ENTITY_NAME" "1 BR " "Found entity 1: BR" {  } { { "db/ip/disenyo_qsys/submodules/BR.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/BR_y_corto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/BR_y_corto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BR_y_corto-compor " "Found design unit 1: BR_y_corto-compor" {  } { { "db/ip/disenyo_qsys/submodules/BR_y_corto.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR_y_corto.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450867 ""} { "Info" "ISGN_ENTITY_NAME" "1 BR_y_corto " "Found entity 1: BR_y_corto" {  } { { "db/ip/disenyo_qsys/submodules/BR_y_corto.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR_y_corto.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/EVAL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/EVAL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EVAL-compor " "Found design unit 1: EVAL-compor" {  } { { "db/ip/disenyo_qsys/submodules/EVAL.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/EVAL.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450869 ""} { "Info" "ISGN_ENTITY_NAME" "1 EVAL " "Found entity 1: EVAL" {  } { { "db/ip/disenyo_qsys/submodules/EVAL.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/EVAL.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/FMTE.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/FMTE.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTE-comportamiento " "Found design unit 1: FMTE-comportamiento" {  } { { "db/ip/disenyo_qsys/submodules/FMTE.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTE.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450871 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTE " "Found entity 1: FMTE" {  } { { "db/ip/disenyo_qsys/submodules/FMTE.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTE.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/FMTI.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/FMTI.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTI-compor " "Found design unit 1: FMTI-compor" {  } { { "db/ip/disenyo_qsys/submodules/FMTI.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTI.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450872 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTI " "Found entity 1: FMTI" {  } { { "db/ip/disenyo_qsys/submodules/FMTI.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTI.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/FMTL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/FMTL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FMTL-comportamiento " "Found design unit 1: FMTL-comportamiento" {  } { { "db/ip/disenyo_qsys/submodules/FMTL.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTL.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450873 ""} { "Info" "ISGN_ENTITY_NAME" "1 FMTL " "Found entity 1: FMTL" {  } { { "db/ip/disenyo_qsys/submodules/FMTL.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/FMTL.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/LIB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/LIB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LIB-compor " "Found design unit 1: LIB-compor" {  } { { "db/ip/disenyo_qsys/submodules/LIB.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/LIB.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450874 ""} { "Info" "ISGN_ENTITY_NAME" "1 LIB " "Found entity 1: LIB" {  } { { "db/ip/disenyo_qsys/submodules/LIB.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/LIB.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450874 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v 7 7 " "Found 7 design units, including 7 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_packets_to_master " "Found entity 1: altera_avalon_packets_to_master" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450881 ""} { "Info" "ISGN_ENTITY_NAME" "2 packets_to_fifo " "Found entity 2: packets_to_fifo" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" 142 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450881 ""} { "Info" "ISGN_ENTITY_NAME" "3 fifo_buffer_single_clock_fifo " "Found entity 3: fifo_buffer_single_clock_fifo" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450881 ""} { "Info" "ISGN_ENTITY_NAME" "4 fifo_buffer_scfifo_with_controls " "Found entity 4: fifo_buffer_scfifo_with_controls" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" 573 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450881 ""} { "Info" "ISGN_ENTITY_NAME" "5 fifo_buffer " "Found entity 5: fifo_buffer" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" 627 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450881 ""} { "Info" "ISGN_ENTITY_NAME" "6 fifo_to_packet " "Found entity 6: fifo_to_packet" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" 697 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450881 ""} { "Info" "ISGN_ENTITY_NAME" "7 packets_to_master " "Found entity 7: packets_to_master" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" 851 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_avalon_st_bytes_to_packets.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_st_bytes_to_packets.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_bytes_to_packets " "Found entity 1: altera_avalon_st_bytes_to_packets" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_st_bytes_to_packets.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_bytes_to_packets.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_inserter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_inserter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_inserter " "Found entity 1: altera_avalon_st_idle_inserter" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_inserter.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_inserter.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_remover.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_remover.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_idle_remover " "Found entity 1: altera_avalon_st_idle_remover" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_remover.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_idle_remover.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_avalon_st_jtag_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_st_jtag_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_jtag_interface " "Found entity 1: altera_avalon_st_jtag_interface" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_st_jtag_interface.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_jtag_interface.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_avalon_st_packets_to_bytes.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_st_packets_to_bytes.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_packets_to_bytes " "Found entity 1: altera_avalon_st_packets_to_bytes" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_packets_to_bytes.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v 3 3 " "Found 3 design units, including 3 entities, in source file db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_control_signal_crosser " "Found entity 1: altera_jtag_control_signal_crosser" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450892 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_jtag_src_crosser " "Found entity 2: altera_jtag_src_crosser" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450892 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_jtag_dc_streaming " "Found entity 3: altera_jtag_dc_streaming" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" 135 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450892 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450892 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_sld_node " "Found entity 1: altera_jtag_sld_node" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_jtag_streaming " "Found entity 1: altera_jtag_streaming" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450896 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_master_agent.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_master_translator.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "db/ip/disenyo_qsys/submodules/altera_reset_controller.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "db/ip/disenyo_qsys/submodules/altera_reset_synchronizer.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "db/ip/disenyo_qsys/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_altpll.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/bloqueo_A.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/bloqueo_A.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bloqueo_A-compor " "Found design unit 1: bloqueo_A-compor" {  } { { "db/ip/disenyo_qsys/submodules/bloqueo_A.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/bloqueo_A.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450906 ""} { "Info" "ISGN_ENTITY_NAME" "1 bloqueo_A " "Found entity 1: bloqueo_A" {  } { { "db/ip/disenyo_qsys/submodules/bloqueo_A.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/bloqueo_A.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/bloqueo_CP.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/bloqueo_CP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bloqueo_CP-compor " "Found design unit 1: bloqueo_CP-compor" {  } { { "db/ip/disenyo_qsys/submodules/bloqueo_CP.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/bloqueo_CP.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450907 ""} { "Info" "ISGN_ENTITY_NAME" "1 bloqueo_CP " "Found entity 1: bloqueo_CP" {  } { { "db/ip/disenyo_qsys/submodules/bloqueo_CP.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/bloqueo_CP.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/bloqueo_M.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/bloqueo_M.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bloqueo_M-compor " "Found design unit 1: bloqueo_M-compor" {  } { { "db/ip/disenyo_qsys/submodules/bloqueo_M.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/bloqueo_M.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450907 ""} { "Info" "ISGN_ENTITY_NAME" "1 bloqueo_M " "Found entity 1: bloqueo_M" {  } { { "db/ip/disenyo_qsys/submodules/bloqueo_M.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/bloqueo_M.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/camino_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/camino_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 camino_control-compor " "Found design unit 1: camino_control-compor" {  } { { "db/ip/disenyo_qsys/submodules/camino_control.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/camino_control.vhd" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450908 ""} { "Info" "ISGN_ENTITY_NAME" "1 camino_control " "Found entity 1: camino_control" {  } { { "db/ip/disenyo_qsys/submodules/camino_control.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/camino_control.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/componentesUC.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentesUC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentesUC (disenyo_qsys) " "Found design unit 1: componentesUC (disenyo_qsys)" {  } { { "db/ip/disenyo_qsys/submodules/componentesUC.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentesUC.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/componentesUP.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentesUP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentesUP (disenyo_qsys) " "Found design unit 1: componentesUP (disenyo_qsys)" {  } { { "db/ip/disenyo_qsys/submodules/componentesUP.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentesUP.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/componentes_camino_control.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentes_camino_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_camino_control (disenyo_qsys) " "Found design unit 1: componentes_camino_control (disenyo_qsys)" {  } { { "db/ip/disenyo_qsys/submodules/componentes_camino_control.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_camino_control.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/componentes_decoder_A.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentes_decoder_A.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_decoder_A (disenyo_qsys) " "Found design unit 1: componentes_decoder_A (disenyo_qsys)" {  } { { "db/ip/disenyo_qsys/submodules/componentes_decoder_A.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_decoder_A.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/componentes_decoder_DL.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentes_decoder_DL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_decoder_DL (disenyo_qsys) " "Found design unit 1: componentes_decoder_DL (disenyo_qsys)" {  } { { "db/ip/disenyo_qsys/submodules/componentes_decoder_DL.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_decoder_DL.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/componentes_etapaA.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentes_etapaA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_etapaA (disenyo_qsys) " "Found design unit 1: componentes_etapaA (disenyo_qsys)" {  } { { "db/ip/disenyo_qsys/submodules/componentes_etapaA.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_etapaA.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450911 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/componentes_etapaB.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentes_etapaB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_etapaB (disenyo_qsys) " "Found design unit 1: componentes_etapaB (disenyo_qsys)" {  } { { "db/ip/disenyo_qsys/submodules/componentes_etapaB.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_etapaB.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/componentes_etapaCP.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentes_etapaCP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_etapaCP (disenyo_qsys) " "Found design unit 1: componentes_etapaCP (disenyo_qsys)" {  } { { "db/ip/disenyo_qsys/submodules/componentes_etapaCP.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_etapaCP.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/componentes_etapaDL.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentes_etapaDL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_etapaDL (disenyo_qsys) " "Found design unit 1: componentes_etapaDL (disenyo_qsys)" {  } { { "db/ip/disenyo_qsys/submodules/componentes_etapaDL.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_etapaDL.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/componentes_etapaF.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentes_etapaF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_etapaF (disenyo_qsys) " "Found design unit 1: componentes_etapaF (disenyo_qsys)" {  } { { "db/ip/disenyo_qsys/submodules/componentes_etapaF.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_etapaF.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/componentes_etapaM.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentes_etapaM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_etapaM (disenyo_qsys) " "Found design unit 1: componentes_etapaM (disenyo_qsys)" {  } { { "db/ip/disenyo_qsys/submodules/componentes_etapaM.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_etapaM.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/componentes_procesador.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/componentes_procesador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 componentes_procesador (disenyo_qsys) " "Found design unit 1: componentes_procesador (disenyo_qsys)" {  } { { "db/ip/disenyo_qsys/submodules/componentes_procesador.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/componentes_procesador.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/constantes.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/constantes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 constantes (disenyo_qsys) " "Found design unit 1: constantes (disenyo_qsys)" {  } { { "db/ip/disenyo_qsys/submodules/constantes.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/constantes.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/control_cortocircuitos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/control_cortocircuitos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_cortocircuitos-compor " "Found design unit 1: control_cortocircuitos-compor" {  } { { "db/ip/disenyo_qsys/submodules/control_cortocircuitos.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/control_cortocircuitos.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450915 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_cortocircuitos " "Found entity 1: control_cortocircuitos" {  } { { "db/ip/disenyo_qsys/submodules/control_cortocircuitos.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/control_cortocircuitos.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/decoFMT_A.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decoFMT_A.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoFMT_A-compor " "Found design unit 1: decoFMT_A-compor" {  } { { "db/ip/disenyo_qsys/submodules/decoFMT_A.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoFMT_A.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450916 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoFMT_A " "Found entity 1: decoFMT_A" {  } { { "db/ip/disenyo_qsys/submodules/decoFMT_A.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoFMT_A.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/decoFMT_DL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decoFMT_DL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoFMT_DL-compor " "Found design unit 1: decoFMT_DL-compor" {  } { { "db/ip/disenyo_qsys/submodules/decoFMT_DL.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoFMT_DL.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450916 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoFMT_DL " "Found entity 1: decoFMT_DL" {  } { { "db/ip/disenyo_qsys/submodules/decoFMT_DL.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoFMT_DL.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/decoMem_A.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decoMem_A.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoMem_A-comportamiento " "Found design unit 1: decoMem_A-comportamiento" {  } { { "db/ip/disenyo_qsys/submodules/decoMem_A.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoMem_A.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450917 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoMem_A " "Found entity 1: decoMem_A" {  } { { "db/ip/disenyo_qsys/submodules/decoMem_A.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoMem_A.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/decoMem_DL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decoMem_DL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoMem_DL-comportamiento " "Found design unit 1: decoMem_DL-comportamiento" {  } { { "db/ip/disenyo_qsys/submodules/decoMem_DL.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoMem_DL.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450917 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoMem_DL " "Found entity 1: decoMem_DL" {  } { { "db/ip/disenyo_qsys/submodules/decoMem_DL.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoMem_DL.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/decoSec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decoSec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoSec-comportamiento " "Found design unit 1: decoSec-comportamiento" {  } { { "db/ip/disenyo_qsys/submodules/decoSec.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoSec.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450918 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoSec " "Found entity 1: decoSec" {  } { { "db/ip/disenyo_qsys/submodules/decoSec.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoSec.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/decocamino.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decocamino.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decocamino-comportamiento " "Found design unit 1: decocamino-comportamiento" {  } { { "db/ip/disenyo_qsys/submodules/decocamino.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decocamino.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450919 ""} { "Info" "ISGN_ENTITY_NAME" "1 decocamino " "Found entity 1: decocamino" {  } { { "db/ip/disenyo_qsys/submodules/decocamino.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decocamino.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/decoder_A.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decoder_A.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_A-compor " "Found design unit 1: decoder_A-compor" {  } { { "db/ip/disenyo_qsys/submodules/decoder_A.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder_A.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450919 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_A " "Found entity 1: decoder_A" {  } { { "db/ip/disenyo_qsys/submodules/decoder_A.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder_A.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/decoder_DL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decoder_DL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_DL-compor " "Found design unit 1: decoder_DL-compor" {  } { { "db/ip/disenyo_qsys/submodules/decoder_DL.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder_DL.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450920 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_DL " "Found entity 1: decoder_DL" {  } { { "db/ip/disenyo_qsys/submodules/decoder_DL.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder_DL.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/decoder_procedimientos_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/decoder_procedimientos_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_procedimientos_pkg (disenyo_qsys) " "Found design unit 1: decoder_procedimientos_pkg (disenyo_qsys)" {  } { { "db/ip/disenyo_qsys/submodules/decoder_procedimientos_pkg.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder_procedimientos_pkg.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450920 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 decoder_procedimientos_pkg-body " "Found design unit 2: decoder_procedimientos_pkg-body" {  } { { "db/ip/disenyo_qsys/submodules/decoder_procedimientos_pkg.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder_procedimientos_pkg.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/decoopALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/decoopALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoopALU-compor " "Found design unit 1: decoopALU-compor" {  } { { "db/ip/disenyo_qsys/submodules/decoopALU.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoopALU.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450921 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoopALU " "Found entity 1: decoopALU" {  } { { "db/ip/disenyo_qsys/submodules/decoopALU.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoopALU.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_master_0 " "Found entity 1: disenyo_qsys_master_0" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_b2p_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_b2p_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_master_0_b2p_adapter " "Found entity 1: disenyo_qsys_master_0_b2p_adapter" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_b2p_adapter.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_b2p_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_p2b_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_p2b_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_master_0_p2b_adapter " "Found entity 1: disenyo_qsys_master_0_p2b_adapter" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_p2b_adapter.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_p2b_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_timing_adt.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_timing_adt.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_master_0_timing_adt " "Found entity 1: disenyo_qsys_master_0_timing_adt" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_timing_adt.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_timing_adt.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_mm_interconnect_0 " "Found entity 1: disenyo_qsys_mm_interconnect_0" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: disenyo_qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_mm_interconnect_0_cmd_demux " "Found entity 1: disenyo_qsys_mm_interconnect_0_cmd_demux" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_mm_interconnect_0_cmd_mux " "Found entity 1: disenyo_qsys_mm_interconnect_0_cmd_mux" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450931 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel disenyo_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at disenyo_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591091450932 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel disenyo_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at disenyo_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591091450932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_mm_interconnect_0_router_default_decode " "Found entity 1: disenyo_qsys_mm_interconnect_0_router_default_decode" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450932 ""} { "Info" "ISGN_ENTITY_NAME" "2 disenyo_qsys_mm_interconnect_0_router " "Found entity 2: disenyo_qsys_mm_interconnect_0_router" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450932 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel disenyo_qsys_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at disenyo_qsys_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591091450933 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel disenyo_qsys_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at disenyo_qsys_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1591091450933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_mm_interconnect_0_router_003_default_decode " "Found entity 1: disenyo_qsys_mm_interconnect_0_router_003_default_decode" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450934 ""} { "Info" "ISGN_ENTITY_NAME" "2 disenyo_qsys_mm_interconnect_0_router_003 " "Found entity 2: disenyo_qsys_mm_interconnect_0_router_003" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_mm_interconnect_0_rsp_demux " "Found entity 1: disenyo_qsys_mm_interconnect_0_rsp_demux" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_mm_interconnect_0_rsp_mux " "Found entity 1: disenyo_qsys_mm_interconnect_0_rsp_mux" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_new_sdram_controller_0_input_efifo_module " "Found entity 1: disenyo_qsys_new_sdram_controller_0_input_efifo_module" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450937 ""} { "Info" "ISGN_ENTITY_NAME" "2 disenyo_qsys_new_sdram_controller_0 " "Found entity 2: disenyo_qsys_new_sdram_controller_0" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450937 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "disenyo_qsys_new_sdram_controller_0_test_component.v(238) " "Verilog HDL warning at disenyo_qsys_new_sdram_controller_0_test_component.v(238): extended using \"x\" or \"z\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v" 238 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1591091450938 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "disenyo_qsys_new_sdram_controller_0_test_component.v(239) " "Verilog HDL warning at disenyo_qsys_new_sdram_controller_0_test_component.v(239): extended using \"x\" or \"z\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v" 239 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1591091450938 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "disenyo_qsys_new_sdram_controller_0_test_component.v(240) " "Verilog HDL warning at disenyo_qsys_new_sdram_controller_0_test_component.v(240): extended using \"x\" or \"z\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v" 240 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1591091450938 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "disenyo_qsys_new_sdram_controller_0_test_component.v(241) " "Verilog HDL warning at disenyo_qsys_new_sdram_controller_0_test_component.v(241): extended using \"x\" or \"z\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v" 241 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1591091450938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_new_sdram_controller_0_test_component_ram_module " "Found entity 1: disenyo_qsys_new_sdram_controller_0_test_component_ram_module" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450939 ""} { "Info" "ISGN_ENTITY_NAME" "2 disenyo_qsys_new_sdram_controller_0_test_component " "Found entity 2: disenyo_qsys_new_sdram_controller_0_test_component" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 disenyo_qsys_sys_sdram_pll_0 " "Found entity 1: disenyo_qsys_sys_sdram_pll_0" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/ensambladoUC.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/ensambladoUC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ensambladoUC-compor " "Found design unit 1: ensambladoUC-compor" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUC.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUC.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450941 ""} { "Info" "ISGN_ENTITY_NAME" "1 ensambladoUC " "Found entity 1: ensambladoUC" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUC.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUC.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/ensambladoUP.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ensambladoUP-compor " "Found design unit 1: ensambladoUP-compor" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450941 ""} { "Info" "ISGN_ENTITY_NAME" "1 ensambladoUP " "Found entity 1: ensambladoUP" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ensamblado_procesador-compor " "Found design unit 1: ensamblado_procesador-compor" {  } { { "db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450942 ""} { "Info" "ISGN_ENTITY_NAME" "1 ensamblado_procesador " "Found entity 1: ensamblado_procesador" {  } { { "db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/etapaA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/etapaA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 etapaA-compor " "Found design unit 1: etapaA-compor" {  } { { "db/ip/disenyo_qsys/submodules/etapaA.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaA.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450942 ""} { "Info" "ISGN_ENTITY_NAME" "1 etapaA " "Found entity 1: etapaA" {  } { { "db/ip/disenyo_qsys/submodules/etapaA.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaA.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/etapaB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/etapaB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 etapaB-compor " "Found design unit 1: etapaB-compor" {  } { { "db/ip/disenyo_qsys/submodules/etapaB.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaB.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450943 ""} { "Info" "ISGN_ENTITY_NAME" "1 etapaB " "Found entity 1: etapaB" {  } { { "db/ip/disenyo_qsys/submodules/etapaB.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaB.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/etapaCP.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/etapaCP.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 etapaCP-compor " "Found design unit 1: etapaCP-compor" {  } { { "db/ip/disenyo_qsys/submodules/etapaCP.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaCP.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450943 ""} { "Info" "ISGN_ENTITY_NAME" "1 etapaCP " "Found entity 1: etapaCP" {  } { { "db/ip/disenyo_qsys/submodules/etapaCP.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaCP.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/etapaDL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/etapaDL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 etapaDL-compor " "Found design unit 1: etapaDL-compor" {  } { { "db/ip/disenyo_qsys/submodules/etapaDL.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaDL.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450944 ""} { "Info" "ISGN_ENTITY_NAME" "1 etapaDL " "Found entity 1: etapaDL" {  } { { "db/ip/disenyo_qsys/submodules/etapaDL.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaDL.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/etapaF.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/etapaF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 etapaF-compor " "Found design unit 1: etapaF-compor" {  } { { "db/ip/disenyo_qsys/submodules/etapaF.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaF.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450945 ""} { "Info" "ISGN_ENTITY_NAME" "1 etapaF " "Found entity 1: etapaF" {  } { { "db/ip/disenyo_qsys/submodules/etapaF.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaF.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/etapaM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/etapaM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 etapaM-compor " "Found design unit 1: etapaM-compor" {  } { { "db/ip/disenyo_qsys/submodules/etapaM.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450945 ""} { "Info" "ISGN_ENTITY_NAME" "1 etapaM " "Found entity 1: etapaM" {  } { { "db/ip/disenyo_qsys/submodules/etapaM.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaM.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo-compor " "Found design unit 1: fifo-compor" {  } { { "db/ip/disenyo_qsys/submodules/fifo.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/fifo.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450946 ""} { "Info" "ISGN_ENTITY_NAME" "1 fifo " "Found entity 1: fifo" {  } { { "db/ip/disenyo_qsys/submodules/fifo.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/fifo.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/fuerza_bit_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/fuerza_bit_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fuerza_bit_0-compor " "Found design unit 1: fuerza_bit_0-compor" {  } { { "db/ip/disenyo_qsys/submodules/fuerza_bit_0.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/fuerza_bit_0.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450946 ""} { "Info" "ISGN_ENTITY_NAME" "1 fuerza_bit_0 " "Found entity 1: fuerza_bit_0" {  } { { "db/ip/disenyo_qsys/submodules/fuerza_bit_0.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/fuerza_bit_0.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_1-comportamiento " "Found design unit 1: mux2_1-comportamiento" {  } { { "db/ip/disenyo_qsys/submodules/mux2_1.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux2_1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450947 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "db/ip/disenyo_qsys/submodules/mux2_1.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux2_1.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/mux2_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/mux2_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_32-comportamiento " "Found design unit 1: mux2_32-comportamiento" {  } { { "db/ip/disenyo_qsys/submodules/mux2_32.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux2_32.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450947 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_32 " "Found entity 1: mux2_32" {  } { { "db/ip/disenyo_qsys/submodules/mux2_32.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux2_32.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/mux2_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/mux2_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2_4-comportamiento " "Found design unit 1: mux2_4-comportamiento" {  } { { "db/ip/disenyo_qsys/submodules/mux2_4.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux2_4.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450948 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2_4 " "Found entity 1: mux2_4" {  } { { "db/ip/disenyo_qsys/submodules/mux2_4.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux2_4.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/mux3_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/mux3_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux3_32-comportamiento " "Found design unit 1: mux3_32-comportamiento" {  } { { "db/ip/disenyo_qsys/submodules/mux3_32.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux3_32.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450948 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux3_32 " "Found entity 1: mux3_32" {  } { { "db/ip/disenyo_qsys/submodules/mux3_32.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux3_32.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/mux4_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/mux4_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4_32-comportamiento " "Found design unit 1: mux4_32-comportamiento" {  } { { "db/ip/disenyo_qsys/submodules/mux4_32.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux4_32.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450949 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4_32 " "Found entity 1: mux4_32" {  } { { "db/ip/disenyo_qsys/submodules/mux4_32.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/mux4_32.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/reg1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/reg1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg1-comportamiento " "Found design unit 1: reg1-comportamiento" {  } { { "db/ip/disenyo_qsys/submodules/reg1.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450949 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg1 " "Found entity 1: reg1" {  } { { "db/ip/disenyo_qsys/submodules/reg1.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg1.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/reg1pe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/reg1pe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg1pe-comportamiento " "Found design unit 1: reg1pe-comportamiento" {  } { { "db/ip/disenyo_qsys/submodules/reg1pe.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg1pe.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450950 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg1pe " "Found entity 1: reg1pe" {  } { { "db/ip/disenyo_qsys/submodules/reg1pe.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg1pe.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32-comportamiento " "Found design unit 1: reg32-comportamiento" {  } { { "db/ip/disenyo_qsys/submodules/reg32.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg32.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450950 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "db/ip/disenyo_qsys/submodules/reg32.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg32.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/reg32pe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/reg32pe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32pe-comportamiento " "Found design unit 1: reg32pe-comportamiento" {  } { { "db/ip/disenyo_qsys/submodules/reg32pe.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg32pe.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450951 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32pe " "Found entity 1: reg32pe" {  } { { "db/ip/disenyo_qsys/submodules/reg32pe.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg32pe.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/reg5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/reg5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg5-comportamiento " "Found design unit 1: reg5-comportamiento" {  } { { "db/ip/disenyo_qsys/submodules/reg5.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg5.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450951 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg5 " "Found entity 1: reg5" {  } { { "db/ip/disenyo_qsys/submodules/reg5.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg5.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/reg5pe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/reg5pe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg5pe-comportamiento " "Found design unit 1: reg5pe-comportamiento" {  } { { "db/ip/disenyo_qsys/submodules/reg5pe.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg5pe.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450952 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg5pe " "Found entity 1: reg5pe" {  } { { "db/ip/disenyo_qsys/submodules/reg5pe.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/reg5pe.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/regN.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/regN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regN-comportamiento " "Found design unit 1: regN-comportamiento" {  } { { "db/ip/disenyo_qsys/submodules/regN.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/regN.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450952 ""} { "Info" "ISGN_ENTITY_NAME" "1 regN " "Found entity 1: regN" {  } { { "db/ip/disenyo_qsys/submodules/regN.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/regN.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/regNpe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/regNpe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regNpe-comportamiento " "Found design unit 1: regNpe-comportamiento" {  } { { "db/ip/disenyo_qsys/submodules/regNpe.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/regNpe.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450953 ""} { "Info" "ISGN_ENTITY_NAME" "1 regNpe " "Found entity 1: regNpe" {  } { { "db/ip/disenyo_qsys/submodules/regNpe.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/regNpe.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/retardos.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/retardos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 retardos (disenyo_qsys) " "Found design unit 1: retardos (disenyo_qsys)" {  } { { "db/ip/disenyo_qsys/submodules/retardos.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/retardos.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/riesgo_datos.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/riesgo_datos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 riesgo_datos-compor " "Found design unit 1: riesgo_datos-compor" {  } { { "db/ip/disenyo_qsys/submodules/riesgo_datos.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/riesgo_datos.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450954 ""} { "Info" "ISGN_ENTITY_NAME" "1 riesgo_datos " "Found entity 1: riesgo_datos" {  } { { "db/ip/disenyo_qsys/submodules/riesgo_datos.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/riesgo_datos.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/sumador4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/disenyo_qsys/submodules/sumador4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sumador4-compor " "Found design unit 1: sumador4-compor" {  } { { "db/ip/disenyo_qsys/submodules/sumador4.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/sumador4.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450955 ""} { "Info" "ISGN_ENTITY_NAME" "1 sumador4 " "Found entity 1: sumador4" {  } { { "db/ip/disenyo_qsys/submodules/sumador4.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/sumador4.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/disenyo_qsys/submodules/tipos.vhd 1 0 " "Found 1 design units, including 0 entities, in source file db/ip/disenyo_qsys/submodules/tipos.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tipos (disenyo_qsys) " "Found design unit 1: tipos (disenyo_qsys)" {  } { { "db/ip/disenyo_qsys/submodules/tipos.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/tipos.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091450955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091450955 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "disenyo_qsys_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at disenyo_qsys_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1591091450988 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "disenyo_qsys_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at disenyo_qsys_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1591091450988 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "disenyo_qsys_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at disenyo_qsys_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1591091450988 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "disenyo_qsys_new_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at disenyo_qsys_new_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1591091450990 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ensamblado_placa " "Elaborating entity \"ensamblado_placa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1591091451368 ""}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[2..1\] ensamblado_placa.vhd(13) " "Using initial value X (don't care) for net \"LEDR\[2..1\]\" at ensamblado_placa.vhd(13)" {  } { { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/ensamblado_placa.vhd" 13 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091451371 "|ensamblado_placa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys disenyo_qsys:ensam " "Elaborating entity \"disenyo_qsys\" for hierarchy \"disenyo_qsys:ensam\"" {  } { { "../ensamblado_placa/ensamblado_placa.vhd" "ensam" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/ensamblado_placa.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091451503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ensamblado_procesador disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0 " "Elaborating entity \"ensamblado_procesador\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\"" {  } { { "db/ip/disenyo_qsys/disenyo_qsys.v" "ensamblado_procesador_0" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091451523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ensambladoUC disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC " "Elaborating entity \"ensambladoUC\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\"" {  } { { "db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd" "UC" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091451534 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_val_F ensambladoUC.vhd(75) " "Verilog HDL or VHDL warning at ensambladoUC.vhd(75): object \"s_val_F\" assigned a value but never read" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUC.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUC.vhd" 75 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591091451535 "|ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "camino_control disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|camino_control:camcont " "Elaborating entity \"camino_control\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|camino_control:camcont\"" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUC.vhd" "camcont" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUC.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091451545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_1 disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|camino_control:camcont\|mux2_1:minyec_DL " "Elaborating entity \"mux2_1\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|camino_control:camcont\|mux2_1:minyec_DL\"" {  } { { "db/ip/disenyo_qsys/submodules/camino_control.vhd" "minyec_DL" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/camino_control.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091451559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg1pe disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|camino_control:camcont\|reg1pe:RDL_val " "Elaborating entity \"reg1pe\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|camino_control:camcont\|reg1pe:RDL_val\"" {  } { { "db/ip/disenyo_qsys/submodules/camino_control.vhd" "RDL_val" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/camino_control.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091451564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2_32 disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|camino_control:camcont\|mux2_32:minyec_instr_A " "Elaborating entity \"mux2_32\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|camino_control:camcont\|mux2_32:minyec_instr_A\"" {  } { { "db/ip/disenyo_qsys/submodules/camino_control.vhd" "minyec_instr_A" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/camino_control.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091451569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32pe disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|camino_control:camcont\|reg32pe:RA_instr " "Elaborating entity \"reg32pe\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|camino_control:camcont\|reg32pe:RA_instr\"" {  } { { "db/ip/disenyo_qsys/submodules/camino_control.vhd" "RA_instr" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/camino_control.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091451582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regNpe disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|camino_control:camcont\|regNpe:RA_opALU " "Elaborating entity \"regNpe\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|camino_control:camcont\|regNpe:RA_opALU\"" {  } { { "db/ip/disenyo_qsys/submodules/camino_control.vhd" "RA_opALU" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/camino_control.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091451590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regNpe disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|camino_control:camcont\|regNpe:RA_mEBR_sel " "Elaborating entity \"regNpe\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|camino_control:camcont\|regNpe:RA_mEBR_sel\"" {  } { { "db/ip/disenyo_qsys/submodules/camino_control.vhd" "RA_mEBR_sel" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/camino_control.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091451600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg5pe disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|camino_control:camcont\|reg5pe:RA_IDE " "Elaborating entity \"reg5pe\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|camino_control:camcont\|reg5pe:RA_IDE\"" {  } { { "db/ip/disenyo_qsys/submodules/camino_control.vhd" "RA_IDE" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/camino_control.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091451604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regNpe disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|camino_control:camcont\|regNpe:RM_fmtl_ext_sig " "Elaborating entity \"regNpe\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|camino_control:camcont\|regNpe:RM_fmtl_ext_sig\"" {  } { { "db/ip/disenyo_qsys/submodules/camino_control.vhd" "RM_fmtl_ext_sig" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/camino_control.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091451628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg1 disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|camino_control:camcont\|reg1:RF_val " "Elaborating entity \"reg1\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|camino_control:camcont\|reg1:RF_val\"" {  } { { "db/ip/disenyo_qsys/submodules/camino_control.vhd" "RF_val" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/camino_control.vhd" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091451641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regN disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|camino_control:camcont\|regN:RF_fmtl_tipo " "Elaborating entity \"regN\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|camino_control:camcont\|regN:RF_fmtl_tipo\"" {  } { { "db/ip/disenyo_qsys/submodules/camino_control.vhd" "RF_fmtl_tipo" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/camino_control.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091451645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regN disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|camino_control:camcont\|regN:RF_fmtl_ext_sig " "Elaborating entity \"regN\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|camino_control:camcont\|regN:RF_fmtl_ext_sig\"" {  } { { "db/ip/disenyo_qsys/submodules/camino_control.vhd" "RF_fmtl_ext_sig" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/camino_control.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091451649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg5 disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|camino_control:camcont\|reg5:RF_IDE " "Elaborating entity \"reg5\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|camino_control:camcont\|reg5:RF_IDE\"" {  } { { "db/ip/disenyo_qsys/submodules/camino_control.vhd" "RF_IDE" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/camino_control.vhd" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091451655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_DL disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder_DL:dec_DL " "Elaborating entity \"decoder_DL\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder_DL:dec_DL\"" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUC.vhd" "dec_DL" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUC.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091451667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decocamino disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder_DL:dec_DL\|decocamino:camino " "Elaborating entity \"decocamino\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder_DL:dec_DL\|decocamino:camino\"" {  } { { "db/ip/disenyo_qsys/submodules/decoder_DL.vhd" "camino" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder_DL.vhd" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091451673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoopALU disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder_DL:dec_DL\|decoopALU:ALU " "Elaborating entity \"decoopALU\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder_DL:dec_DL\|decoopALU:ALU\"" {  } { { "db/ip/disenyo_qsys/submodules/decoder_DL.vhd" "ALU" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder_DL.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091451740 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "opALU decoopALU.vhd(29) " "VHDL Process Statement warning at decoopALU.vhd(29): inferring latch(es) for signal or variable \"opALU\", which holds its previous value in one or more paths through the process" {  } { { "db/ip/disenyo_qsys/submodules/decoopALU.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoopALU.vhd" 29 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1591091451745 "|ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder_DL:dec_DL|decoopALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opALU\[0\] decoopALU.vhd(29) " "Inferred latch for \"opALU\[0\]\" at decoopALU.vhd(29)" {  } { { "db/ip/disenyo_qsys/submodules/decoopALU.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoopALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091451747 "|ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder_DL:dec_DL|decoopALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opALU\[1\] decoopALU.vhd(29) " "Inferred latch for \"opALU\[1\]\" at decoopALU.vhd(29)" {  } { { "db/ip/disenyo_qsys/submodules/decoopALU.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoopALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091451747 "|ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder_DL:dec_DL|decoopALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opALU\[2\] decoopALU.vhd(29) " "Inferred latch for \"opALU\[2\]\" at decoopALU.vhd(29)" {  } { { "db/ip/disenyo_qsys/submodules/decoopALU.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoopALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091451747 "|ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder_DL:dec_DL|decoopALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opALU\[3\] decoopALU.vhd(29) " "Inferred latch for \"opALU\[3\]\" at decoopALU.vhd(29)" {  } { { "db/ip/disenyo_qsys/submodules/decoopALU.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoopALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091451748 "|ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder_DL:dec_DL|decoopALU:ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "opALU\[4\] decoopALU.vhd(29) " "Inferred latch for \"opALU\[4\]\" at decoopALU.vhd(29)" {  } { { "db/ip/disenyo_qsys/submodules/decoopALU.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoopALU.vhd" 29 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091451748 "|ensamblado_placa|disenyo_qsys:ensam|ensamblado_procesador:ensamblado_procesador_0|ensambladoUC:UC|decoder_DL:dec_DL|decoopALU:ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoMem_DL disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder_DL:dec_DL\|decoMem_DL:MEMORIA_DL " "Elaborating entity \"decoMem_DL\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder_DL:dec_DL\|decoMem_DL:MEMORIA_DL\"" {  } { { "db/ip/disenyo_qsys/submodules/decoder_DL.vhd" "MEMORIA_DL" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder_DL.vhd" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091451763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoFMT_DL disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder_DL:dec_DL\|decoFMT_DL:FMT_DL " "Elaborating entity \"decoFMT_DL\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder_DL:dec_DL\|decoFMT_DL:FMT_DL\"" {  } { { "db/ip/disenyo_qsys/submodules/decoder_DL.vhd" "FMT_DL" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder_DL.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091451771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_A disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder_A:dec_A " "Elaborating entity \"decoder_A\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder_A:dec_A\"" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUC.vhd" "dec_A" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUC.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091451779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoMem_A disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder_A:dec_A\|decoMem_A:MEMORIA_A " "Elaborating entity \"decoMem_A\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder_A:dec_A\|decoMem_A:MEMORIA_A\"" {  } { { "db/ip/disenyo_qsys/submodules/decoder_A.vhd" "MEMORIA_A" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder_A.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091451786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoFMT_A disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder_A:dec_A\|decoFMT_A:FMT_A " "Elaborating entity \"decoFMT_A\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder_A:dec_A\|decoFMT_A:FMT_A\"" {  } { { "db/ip/disenyo_qsys/submodules/decoder_A.vhd" "FMT_A" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder_A.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091451793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoSec disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder_A:dec_A\|decoSec:SEC " "Elaborating entity \"decoSec\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|decoder_A:dec_A\|decoSec:SEC\"" {  } { { "db/ip/disenyo_qsys/submodules/decoder_A.vhd" "SEC" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/decoder_A.vhd" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091451802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloqueo_CP disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|bloqueo_CP:bloqCP " "Elaborating entity \"bloqueo_CP\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|bloqueo_CP:bloqCP\"" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUC.vhd" "bloqCP" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUC.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091451809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloqueo_A disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|bloqueo_A:bloqA " "Elaborating entity \"bloqueo_A\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|bloqueo_A:bloqA\"" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUC.vhd" "bloqA" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUC.vhd" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091451813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloqueo_M disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|bloqueo_M:bloqM " "Elaborating entity \"bloqueo_M\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|bloqueo_M:bloqM\"" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUC.vhd" "bloqM" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUC.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091451817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "riesgo_datos disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|riesgo_datos:riesgDatos " "Elaborating entity \"riesgo_datos\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|riesgo_datos:riesgDatos\"" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUC.vhd" "riesgDatos" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUC.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091451821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LIB disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|LIB:LIBloq " "Elaborating entity \"LIB\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUC:UC\|LIB:LIBloq\"" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUC.vhd" "LIBloq" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUC.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091451825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ensambladoUP disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP " "Elaborating entity \"ensambladoUP\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\"" {  } { { "db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd" "UP" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensamblado_procesador.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091451830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "etapaCP disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaCP:eCP " "Elaborating entity \"etapaCP\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaCP:eCP\"" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" "eCP" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091451853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador4 disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaCP:eCP\|sumador4:mas4 " "Elaborating entity \"sumador4\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaCP:eCP\|sumador4:mas4\"" {  } { { "db/ip/disenyo_qsys/submodules/etapaCP.vhd" "mas4" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaCP.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091451866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "etapaB disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaB:eB " "Elaborating entity \"etapaB\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaB:eB\"" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" "eB" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091451878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fifo disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaB:eB\|fifo:buff " "Elaborating entity \"fifo\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaB:eB\|fifo:buff\"" {  } { { "db/ip/disenyo_qsys/submodules/etapaB.vhd" "buff" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaB.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091451884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "etapaDL disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaDL:eDL " "Elaborating entity \"etapaDL\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaDL:eDL\"" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" "eDL" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091451904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BR_y_corto disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaDL:eDL\|BR_y_corto:BRycorto " "Elaborating entity \"BR_y_corto\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaDL:eDL\|BR_y_corto:BRycorto\"" {  } { { "db/ip/disenyo_qsys/submodules/etapaDL.vhd" "BRycorto" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaDL.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091451922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_cortocircuitos disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaDL:eDL\|BR_y_corto:BRycorto\|control_cortocircuitos:contCorto " "Elaborating entity \"control_cortocircuitos\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaDL:eDL\|BR_y_corto:BRycorto\|control_cortocircuitos:contCorto\"" {  } { { "db/ip/disenyo_qsys/submodules/BR_y_corto.vhd" "contCorto" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR_y_corto.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091451931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BR disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaDL:eDL\|BR_y_corto:BRycorto\|BR:BancoR " "Elaborating entity \"BR\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaDL:eDL\|BR_y_corto:BRycorto\|BR:BancoR\"" {  } { { "db/ip/disenyo_qsys/submodules/BR_y_corto.vhd" "BancoR" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR_y_corto.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091451940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg32 disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaDL:eDL\|BR_y_corto:BRycorto\|reg32:RDE " "Elaborating entity \"reg32\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaDL:eDL\|BR_y_corto:BRycorto\|reg32:RDE\"" {  } { { "db/ip/disenyo_qsys/submodules/BR_y_corto.vhd" "RDE" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/BR_y_corto.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091451948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTI disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaDL:eDL\|FMTI:fmtimm " "Elaborating entity \"FMTI\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaDL:eDL\|FMTI:fmtimm\"" {  } { { "db/ip/disenyo_qsys/submodules/etapaDL.vhd" "fmtimm" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaDL.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091451959 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "etapaA disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaA:eA " "Elaborating entity \"etapaA\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaA:eA\"" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" "eA" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091451967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EVAL disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaA:eA\|EVAL:ev " "Elaborating entity \"EVAL\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaA:eA\|EVAL:ev\"" {  } { { "db/ip/disenyo_qsys/submodules/etapaA.vhd" "ev" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaA.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091451998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaA:eA\|ALU:al " "Elaborating entity \"ALU\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaA:eA\|ALU:al\"" {  } { { "db/ip/disenyo_qsys/submodules/etapaA.vhd" "al" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaA.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fuerza_bit_0 disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaA:eA\|fuerza_bit_0:fb0 " "Elaborating entity \"fuerza_bit_0\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaA:eA\|fuerza_bit_0:fb0\"" {  } { { "db/ip/disenyo_qsys/submodules/etapaA.vhd" "fb0" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaA.vhd" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTE disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaA:eA\|FMTE:fmtent " "Elaborating entity \"FMTE\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaA:eA\|FMTE:fmtent\"" {  } { { "db/ip/disenyo_qsys/submodules/etapaA.vhd" "fmtent" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaA.vhd" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "etapaM disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaM:eM " "Elaborating entity \"etapaM\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaM:eM\"" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" "eM" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "etapaF disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaF:eF " "Elaborating entity \"etapaF\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaF:eF\"" {  } { { "db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" "eF" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/ensambladoUP.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FMTL disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaF:eF\|FMTL:fmtlec " "Elaborating entity \"FMTL\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaF:eF\|FMTL:fmtlec\"" {  } { { "db/ip/disenyo_qsys/submodules/etapaF.vhd" "fmtlec" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaF.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4_32 disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaF:eF\|mux4_32:mEBR " "Elaborating entity \"mux4_32\" for hierarchy \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaF:eF\|mux4_32:mEBR\"" {  } { { "db/ip/disenyo_qsys/submodules/etapaF.vhd" "mEBR" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/etapaF.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_master_0 disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0 " "Elaborating entity \"disenyo_qsys_master_0\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\"" {  } { { "db/ip/disenyo_qsys/disenyo_qsys.v" "master_0" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_jtag_interface disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master " "Elaborating entity \"altera_avalon_st_jtag_interface\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" "jtag_phy_embedded_in_jtag_master" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_sld_node disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node " "Elaborating entity \"altera_jtag_sld_node\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_st_jtag_interface.v" "node" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_jtag_interface.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v" "sld_virtual_jtag_component" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452107 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452112 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Instantiated megafunction \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091452112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 132 " "Parameter \"sld_type_id\" = \"132\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091452112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091452112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091452112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091452112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 3 " "Parameter \"sld_ir_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091452112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091452112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091452112 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091452112 ""}  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591091452112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452114 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component " "Elaborated megafunction instantiation \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_sld_node.v" 105 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_sld_node:node\|sld_virtual_jtag_basic:sld_virtual_jtag_component\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_dc_streaming disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming " "Elaborating entity \"altera_jtag_dc_streaming\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_st_jtag_interface.v" "normal.jtag_dc_streaming" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_jtag_interface.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" "synchronizer" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452513 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Elaborated megafunction instantiation \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452518 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer " "Instantiated megafunction \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_std_synchronizer:synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 3 " "Parameter \"depth\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091452519 ""}  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" 197 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591091452519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_streaming disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming " "Elaborating entity \"altera_jtag_streaming\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" "jtag_streaming" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v" "clock_sense_reset_n_synchronizer" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452618 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Elaborated megafunction instantiation \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452624 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer " "Instantiated megafunction \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_std_synchronizer:clock_sense_reset_n_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 8 " "Parameter \"depth\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091452624 ""}  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v" 231 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591091452624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_remover disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover " "Elaborating entity \"altera_avalon_st_idle_remover\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_remover:idle_remover\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v" "idle_remover" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v" 547 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_idle_inserter disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter " "Elaborating entity \"altera_avalon_st_idle_inserter\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_streaming:jtag_streaming\|altera_avalon_st_idle_inserter:idle_inserter\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v" "idle_inserter" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_streaming.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" "sink_crosser" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_std_synchronizer_nocut:out_to_in_synchronizer\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v" "out_to_in_synchronizer" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_avalon_st_clock_crosser:sink_crosser\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_src_crosser disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser " "Elaborating entity \"altera_jtag_src_crosser\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" "source_crosser" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_jtag_control_signal_crosser disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser " "Elaborating entity \"altera_jtag_control_signal_crosser\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master\|altera_jtag_dc_streaming:normal.jtag_dc_streaming\|altera_jtag_src_crosser:source_crosser\|altera_jtag_control_signal_crosser:crosser\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" "crosser" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_jtag_dc_streaming.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_master_0_timing_adt disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|disenyo_qsys_master_0_timing_adt:timing_adt " "Elaborating entity \"disenyo_qsys_master_0_timing_adt\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|disenyo_qsys_master_0_timing_adt:timing_adt\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" "timing_adt" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452674 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_ready disenyo_qsys_master_0_timing_adt.sv(82) " "Verilog HDL or VHDL warning at disenyo_qsys_master_0_timing_adt.sv(82): object \"in_ready\" assigned a value but never read" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_timing_adt.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_timing_adt.sv" 82 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591091452675 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|disenyo_qsys_master_0_timing_adt:timing_adt"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_sc_fifo:fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_sc_fifo:fifo\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" "fifo" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452677 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_bytes_to_packets disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p " "Elaborating entity \"altera_avalon_st_bytes_to_packets\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_bytes_to_packets:b2p\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" "b2p" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_packets_to_bytes disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b " "Elaborating entity \"altera_avalon_st_packets_to_bytes\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_st_packets_to_bytes:p2b\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" "p2b" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_packets_to_master disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_packets_to_master:transacto " "Elaborating entity \"altera_avalon_packets_to_master\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_packets_to_master:transacto\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" "transacto" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "packets_to_master disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m " "Elaborating entity \"packets_to_master\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_packets_to_master:transacto\|packets_to_master:p2m\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" "p2m" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_packets_to_master.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_master_0_b2p_adapter disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|disenyo_qsys_master_0_b2p_adapter:b2p_adapter " "Elaborating entity \"disenyo_qsys_master_0_b2p_adapter\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|disenyo_qsys_master_0_b2p_adapter:b2p_adapter\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" "b2p_adapter" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452761 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel disenyo_qsys_master_0_b2p_adapter.sv(78) " "Verilog HDL or VHDL warning at disenyo_qsys_master_0_b2p_adapter.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_b2p_adapter.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_b2p_adapter.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1591091452761 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|disenyo_qsys_master_0_b2p_adapter:b2p_adapter"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 1 disenyo_qsys_master_0_b2p_adapter.sv(90) " "Verilog HDL assignment warning at disenyo_qsys_master_0_b2p_adapter.sv(90): truncated value with size 8 to match size of target (1)" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_b2p_adapter.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0_b2p_adapter.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1591091452761 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_master_0:master_0|disenyo_qsys_master_0_b2p_adapter:b2p_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_master_0_p2b_adapter disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|disenyo_qsys_master_0_p2b_adapter:p2b_adapter " "Elaborating entity \"disenyo_qsys_master_0_p2b_adapter\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|disenyo_qsys_master_0_p2b_adapter:p2b_adapter\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" "p2b_adapter" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" 289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" "rst_controller" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_master_0.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_new_sdram_controller_0 disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"disenyo_qsys_new_sdram_controller_0\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "db/ip/disenyo_qsys/disenyo_qsys.v" "new_sdram_controller_0" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_new_sdram_controller_0_input_efifo_module disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|disenyo_qsys_new_sdram_controller_0_input_efifo_module:the_disenyo_qsys_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"disenyo_qsys_new_sdram_controller_0_input_efifo_module\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_new_sdram_controller_0:new_sdram_controller_0\|disenyo_qsys_new_sdram_controller_0_input_efifo_module:the_disenyo_qsys_new_sdram_controller_0_input_efifo_module\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "the_disenyo_qsys_new_sdram_controller_0_input_efifo_module" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_sys_sdram_pll_0 disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0 " "Elaborating entity \"disenyo_qsys_sys_sdram_pll_0\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\"" {  } { { "db/ip/disenyo_qsys/disenyo_qsys.v" "sys_sdram_pll_0" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v" "sys_pll" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091452921 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091453747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_up_altpll.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091453768 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091453768 ""}  } { { "db/ip/disenyo_qsys/submodules/altera_up_altpll.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591091453768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_3lb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_3lb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_3lb2 " "Found entity 1: altpll_3lb2" {  } { { "db/altpll_3lb2.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/altpll_3lb2.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091453882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091453882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_3lb2 disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated " "Elaborating entity \"altpll_3lb2\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091453883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v" "reset_from_locked" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091454219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0 disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"disenyo_qsys_mm_interconnect_0\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "db/ip/disenyo_qsys/disenyo_qsys.v" "mm_interconnect_0" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091454222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:ensamblado_procesador_0_avalon_master_b_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:ensamblado_procesador_0_avalon_master_b_translator\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "ensamblado_procesador_0_avalon_master_b_translator" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091454322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:ensamblado_procesador_0_avalon_master_m_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:ensamblado_procesador_0_avalon_master_m_translator\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "ensamblado_procesador_0_avalon_master_m_translator" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091454332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "new_sdram_controller_0_s1_translator" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091454343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_b_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_b_agent\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "ensamblado_procesador_0_avalon_master_b_agent" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091454358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_m_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:ensamblado_procesador_0_avalon_master_m_agent\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "ensamblado_procesador_0_avalon_master_m_agent" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 616 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091454375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:master_0_master_agent\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "master_0_master_agent" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091454387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091454397 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:new_sdram_controller_0_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091454414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent_rsp_fifo" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 822 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091454428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_router disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_router:router " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_router\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_router:router\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "router" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091454524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_router_default_decode disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_router:router\|disenyo_qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_router:router\|disenyo_qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091454544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_router_003 disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_router_003\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_router_003:router_003\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "router_003" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091454550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_router_003_default_decode disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_router_003:router_003\|disenyo_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_router_003_default_decode\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_router_003:router_003\|disenyo_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091454557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_cmd_demux disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "cmd_demux" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 903 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091454560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_cmd_mux disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "cmd_mux" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 966 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091454567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091454584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091454588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_rsp_demux disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "rsp_demux" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091454592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_rsp_mux disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "rsp_mux" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 1012 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091454601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_avalon_st_adapter disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0.v" 1075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091454607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"disenyo_qsys:ensam\|disenyo_qsys_mm_interconnect_0:mm_interconnect_0\|disenyo_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|disenyo_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091454611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller disenyo_qsys:ensam\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"disenyo_qsys:ensam\|altera_reset_controller:rst_controller\"" {  } { { "db/ip/disenyo_qsys/disenyo_qsys.v" "rst_controller" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091454615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller disenyo_qsys:ensam\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"disenyo_qsys:ensam\|altera_reset_controller:rst_controller_001\"" {  } { { "db/ip/disenyo_qsys/disenyo_qsys.v" "rst_controller_001" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091454622 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "db/ip/disenyo_qsys/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1591091455238 "|ensamblado_placa|disenyo_qsys:ensam|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fe24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fe24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fe24 " "Found entity 1: altsyncram_fe24" {  } { { "db/altsyncram_fe24.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/altsyncram_fe24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091458543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091458543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/mux_psc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091459042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091459042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091459109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091459109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_aji.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_aji.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_aji " "Found entity 1: cntr_aji" {  } { { "db/cntr_aji.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/cntr_aji.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091459350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091459350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_vgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_vgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_vgc " "Found entity 1: cmpr_vgc" {  } { { "db/cmpr_vgc.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/cmpr_vgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091459387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091459387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/cntr_89j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091459440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091459440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/cntr_cgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091459525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091459525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091459562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091459562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091459615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091459615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091459652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091459652 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091460195 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1591091460594 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.06.02.11:51:03 Progress: Loading sld6a1e6b3d/alt_sld_fab_wrapper_hw.tcl " "2020.06.02.11:51:03 Progress: Loading sld6a1e6b3d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091463944 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091465780 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091465970 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091467033 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091467194 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091467364 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091467560 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091467659 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091467661 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1591091468355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6a1e6b3d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6a1e6b3d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld6a1e6b3d/alt_sld_fab.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/sld6a1e6b3d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091468692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091468692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091468831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091468831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091468832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091468832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091468946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091468946 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091469083 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091469083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091469083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/sld6a1e6b3d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091469202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091469202 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaDL:eDL\|BR_y_corto:BRycorto\|BR:BancoR\|registros_rtl_0 " "Inferred RAM node \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaDL:eDL\|BR_y_corto:BRycorto\|BR:BancoR\|registros_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1591091473098 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaDL:eDL\|BR_y_corto:BRycorto\|BR:BancoR\|registros_rtl_1 " "Inferred RAM node \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaDL:eDL\|BR_y_corto:BRycorto\|BR:BancoR\|registros_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1591091473100 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaB:eB\|fifo:buff\|buff_datos_rtl_0 " "Inferred RAM node \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaB:eB\|fifo:buff\|buff_datos_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1591091473101 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaB:eB\|fifo:buff\|buff_CP_rtl_0 " "Inferred RAM node \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaB:eB\|fifo:buff\|buff_CP_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1591091473101 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "5 " "Inferred 5 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaDL:eDL\|BR_y_corto:BRycorto\|BR:BancoR\|registros_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaDL:eDL\|BR_y_corto:BRycorto\|BR:BancoR\|registros_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaDL:eDL\|BR_y_corto:BRycorto\|BR:BancoR\|registros_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaDL:eDL\|BR_y_corto:BRycorto\|BR:BancoR\|registros_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaB:eB\|fifo:buff\|buff_datos_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaB:eB\|fifo:buff\|buff_datos_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaB:eB\|fifo:buff\|buff_CP_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaB:eB\|fifo:buff\|buff_CP_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_sc_fifo:fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 8 " "Parameter WIDTH_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 8 " "Parameter WIDTH_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1591091475712 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1591091475712 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1591091475712 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaDL:eDL\|BR_y_corto:BRycorto\|BR:BancoR\|altsyncram:registros_rtl_0 " "Elaborated megafunction instantiation \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaDL:eDL\|BR_y_corto:BRycorto\|BR:BancoR\|altsyncram:registros_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091475759 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaDL:eDL\|BR_y_corto:BRycorto\|BR:BancoR\|altsyncram:registros_rtl_0 " "Instantiated megafunction \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaDL:eDL\|BR_y_corto:BRycorto\|BR:BancoR\|altsyncram:registros_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091475759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091475759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091475759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091475759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091475759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091475759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091475759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091475759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091475759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091475759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091475759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091475759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091475759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091475759 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591091475759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_trd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_trd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_trd1 " "Found entity 1: altsyncram_trd1" {  } { { "db/altsyncram_trd1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/altsyncram_trd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091475812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091475812 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaB:eB\|fifo:buff\|altsyncram:buff_datos_rtl_0 " "Elaborated megafunction instantiation \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaB:eB\|fifo:buff\|altsyncram:buff_datos_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091475863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaB:eB\|fifo:buff\|altsyncram:buff_datos_rtl_0 " "Instantiated megafunction \"disenyo_qsys:ensam\|ensamblado_procesador:ensamblado_procesador_0\|ensambladoUP:UP\|etapaB:eB\|fifo:buff\|altsyncram:buff_datos_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091475863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091475863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091475863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091475863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091475863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091475863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091475863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091475863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091475863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091475863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091475863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091475863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091475863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091475863 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591091475863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mcc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mcc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mcc1 " "Found entity 1: altsyncram_mcc1" {  } { { "db/altsyncram_mcc1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/altsyncram_mcc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091475913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091475913 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091475964 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"disenyo_qsys:ensam\|disenyo_qsys_master_0:master_0\|altera_avalon_sc_fifo:fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091475964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 8 " "Parameter \"WIDTH_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091475964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091475964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091475964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 8 " "Parameter \"WIDTH_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091475964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091475964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091475964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091475964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091475964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091475964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091475964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091475964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091475964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091475964 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1591091475964 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1591091475964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0qg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0qg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0qg1 " "Found entity 1: altsyncram_0qg1" {  } { { "db/altsyncram_0qg1.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/altsyncram_0qg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1591091476011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091476011 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1591091477174 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 442 -1 0 } } { "db/ip/disenyo_qsys/submodules/altera_reset_synchronizer.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "db/ip/disenyo_qsys/submodules/altera_merlin_master_agent.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 356 -1 0 } } { "db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_new_sdram_controller_0.v" 306 -1 0 } } { "db/ip/disenyo_qsys/submodules/altera_avalon_st_packets_to_bytes.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_st_packets_to_bytes.v" 178 -1 0 } } { "db/ip/disenyo_qsys/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1591091477337 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1591091477337 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/ensamblado_placa.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591091479485 "|ensamblado_placa|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/ensamblado_placa.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591091479485 "|ensamblado_placa|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/ensamblado_placa.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1591091479485 "|ensamblado_placa|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1591091479485 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091479870 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "31 " "31 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1591091484358 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1591091484682 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1591091484682 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091484877 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/output_files/ensamblado_placa.map.smsg " "Generated suppressed messages file /home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/output_files/ensamblado_placa.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091485927 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 719 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 719 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1591091488473 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1591091488801 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1591091488801 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"disenyo_qsys:ensam\|disenyo_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/altpll_3lb2.tdf" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/altpll_3lb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "/home/gerard/intelFPGA_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "db/ip/disenyo_qsys/submodules/altera_up_altpll.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/altera_up_altpll.v" 140 0 0 } } { "db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/submodules/disenyo_qsys_sys_sdram_pll_0.v" 35 0 0 } } { "db/ip/disenyo_qsys/disenyo_qsys.v" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/QUARTUS/db/ip/disenyo_qsys/disenyo_qsys.v" 125 0 0 } } { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/ensamblado_placa.vhd" 45 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1591091490255 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "../ensamblado_placa/ensamblado_placa.vhd" "" { Text "/home/gerard/Desktop/clase/TFG/proyecto_segmentado_siempre_lec/sistema/ensamblado_placa/ensamblado_placa.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1591091490999 "|ensamblado_placa|SW[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1591091490999 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10176 " "Implemented 10176 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1591091491036 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1591091491036 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1591091491036 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9628 " "Implemented 9628 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1591091491036 ""} { "Info" "ICUT_CUT_TM_RAMS" "479 " "Implemented 479 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1591091491036 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1591091491036 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1591091491036 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 24 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1151 " "Peak virtual memory: 1151 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1591091491102 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun  2 11:51:31 2020 " "Processing ended: Tue Jun  2 11:51:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1591091491102 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1591091491102 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:38 " "Total CPU time (on all processors): 00:01:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1591091491102 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1591091491102 ""}
