
---------- Begin Simulation Statistics ----------
final_tick                                 1076718800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 154907                       # Simulator instruction rate (inst/s)
host_mem_usage                                4402736                       # Number of bytes of host memory used
host_op_rate                                   269240                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    13.14                       # Real time elapsed on the host
host_tick_rate                               81944384                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     2035405                       # Number of instructions simulated
sim_ops                                       3537707                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001077                       # Number of seconds simulated
sim_ticks                                  1076718800                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               430259                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  6                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             23797                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            457193                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             236117                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          430259                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           194142                       # Number of indirect misses.
system.cpu.branchPred.lookups                  482662                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   10923                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        11810                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2335134                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  1907616                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             23884                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     340451                       # Number of branches committed
system.cpu.commit.bw_lim_events                588962                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             732                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          878525                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              2035405                       # Number of instructions committed
system.cpu.commit.committedOps                3537707                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      2303909                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.535524                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.725446                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1150619     49.94%     49.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       172312      7.48%     57.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       166501      7.23%     64.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       225515      9.79%     74.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       588962     25.56%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2303909                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                      73117                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                 9079                       # Number of function calls committed.
system.cpu.commit.int_insts                   3483150                       # Number of committed integer instructions.
system.cpu.commit.loads                        485138                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        20354      0.58%      0.58% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          2783352     78.68%     79.25% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            1275      0.04%     79.29% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            38043      1.08%     80.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd           2859      0.08%     80.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     80.44% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1200      0.03%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     80.48% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6206      0.18%     80.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     80.65% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           11165      0.32%     80.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     80.97% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           12094      0.34%     81.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc           6501      0.18%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     81.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1100      0.03%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     81.53% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          466036     13.17%     94.70% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         156347      4.42%     99.12% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        19102      0.54%     99.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        12073      0.34%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3537707                       # Class of committed instruction
system.cpu.commit.refs                         653558                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     2035405                       # Number of Instructions Simulated
system.cpu.committedOps                       3537707                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.322488                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.322488                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8020                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        34068                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49905                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4599                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1020130                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                4629323                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   287984                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1123696                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  23940                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                 87151                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      567821                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2027                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      187890                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           162                       # TLB misses on write requests
system.cpu.fetch.Branches                      482662                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    236336                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2194722                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                  4464                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        2795464                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  103                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           625                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                   47880                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.179308                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             323505                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             247040                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.038512                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            2542901                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.927674                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.931638                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1216006     47.82%     47.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    71878      2.83%     50.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    57826      2.27%     52.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    74409      2.93%     55.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1122782     44.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2542901                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    119395                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    65733                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    213779200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    213779200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    213778800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    213778800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    213778800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    213778800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)      8658400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)      8657600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)       565200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)       565200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)       565200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)       564800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)      4597600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)      4447200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)      4349200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)      4496400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     77047200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     77044000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     77023600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     77053600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     1628308800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          148897                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                28336                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   370031                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.509429                       # Inst execution rate
system.cpu.iew.exec_refs                       757466                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     187880                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  696831                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                599714                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                912                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               543                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               198284                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             4416171                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                569586                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             33998                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               4063077                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3430                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9599                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  23940                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15880                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           578                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads            39472                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          250                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       114574                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores        29863                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             68                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        20167                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           8169                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   5707567                       # num instructions consuming a value
system.cpu.iew.wb_count                       4041221                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.566006                       # average fanout of values written-back
system.cpu.iew.wb_producers                   3230518                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.501309                       # insts written-back per cycle
system.cpu.iew.wb_sent                        4048189                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  6298909                       # number of integer regfile reads
system.cpu.int_regfile_writes                 3494786                       # number of integer regfile writes
system.cpu.ipc                               0.756151                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.756151                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             26303      0.64%      0.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               3206685     78.27%     78.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 1295      0.03%     78.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41995      1.02%     79.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                4416      0.11%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     80.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1235      0.03%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     80.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6836      0.17%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     80.27% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                14852      0.36%     80.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     80.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                13838      0.34%     80.97% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                7074      0.17%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2126      0.05%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     81.20% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               554765     13.54%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              177266      4.33%     99.06% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           25073      0.61%     99.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          13319      0.33%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4097078                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   89751                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              180892                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        86337                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             131371                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                3981024                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           10574538                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      3954884                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           5163319                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    4415097                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   4097078                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1074                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          878453                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             18376                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            342                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1319696                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       2542901                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.611183                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.670962                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1161523     45.68%     45.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              168267      6.62%     52.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              294299     11.57%     63.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              335035     13.18%     77.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              583777     22.96%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2542901                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.522060                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      236442                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           343                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads             12467                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             3436                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               599714                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              198284                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1532047                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    675                       # number of misc regfile writes
system.cpu.numCycles                          2691798                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     56                       # Number of system calls
system.cpu.rename.BlockCycles                  839007                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               4851709                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               52                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                  44851                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   337417                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  16065                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  4731                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              11915292                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                4555157                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands             6234986                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1153472                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  72217                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  23940                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                169694                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1383254                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            154944                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups          7242878                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19371                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                867                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    201751                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            915                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      6131179                       # The number of ROB reads
system.cpu.rob.rob_writes                     9072310                       # The number of ROB writes
system.cpu.timesIdled                            1499                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        18213                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          424                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests          37706                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              424                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          684                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            685                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              139                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         9247                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22615                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1076718800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12046                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1339                       # Transaction distribution
system.membus.trans_dist::CleanEvict             7908                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1322                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1322                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12046                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        35983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        35983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  35983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port       941248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total       941248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  941248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13368                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   13368    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               13368                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11215390                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy           29027410                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.7                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1076718800                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               17440                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4113                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             23436                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq                947                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2053                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2053                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          17440                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         7572                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        49625                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                   57197                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side       166912                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1258048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  1424960                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             10285                       # Total snoops (count)
system.l2bus.snoopTraffic                       85824                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              29776                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.014542                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.119712                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    29343     98.55%     98.55% # Request fanout histogram
system.l2bus.snoop_fanout::1                      433      1.45%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                29776                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            20259999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.9                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             18722289                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.7                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             3132399                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1076718800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1076718800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       233056                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           233056                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       233056                       # number of overall hits
system.cpu.icache.overall_hits::total          233056                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3279                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3279                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3279                       # number of overall misses
system.cpu.icache.overall_misses::total          3279                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    163582400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    163582400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    163582400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    163582400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       236335                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       236335                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       236335                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       236335                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.013874                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013874                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.013874                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013874                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 49887.892650                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 49887.892650                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 49887.892650                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 49887.892650                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           39                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          669                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          669                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          669                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          669                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2610                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2610                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2610                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2610                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    132012000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    132012000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    132012000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    132012000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011044                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011044                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011044                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011044                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 50579.310345                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 50579.310345                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 50579.310345                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 50579.310345                       # average overall mshr miss latency
system.cpu.icache.replacements                   2354                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       233056                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          233056                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3279                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3279                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    163582400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    163582400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       236335                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       236335                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.013874                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013874                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 49887.892650                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 49887.892650                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          669                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          669                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2610                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2610                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    132012000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    132012000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011044                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011044                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 50579.310345                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 50579.310345                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1076718800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1076718800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           253.417129                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              204841                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2354                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             87.018267                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   253.417129                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.989911                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.989911                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            475280                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           475280                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1076718800                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1076718800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1076718800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       660806                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           660806                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       660806                       # number of overall hits
system.cpu.dcache.overall_hits::total          660806                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        34853                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          34853                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        34853                       # number of overall misses
system.cpu.dcache.overall_misses::total         34853                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1690862000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1690862000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1690862000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1690862000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       695659                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       695659                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       695659                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       695659                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.050101                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050101                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.050101                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050101                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48514.102086                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48514.102086                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48514.102086                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48514.102086                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29616                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          147                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               730                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.569863                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    73.500000                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1803                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         2774                       # number of writebacks
system.cpu.dcache.writebacks::total              2774                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22296                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22296                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22296                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22296                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        12557                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12557                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        12557                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4326                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        16883                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    576721600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    576721600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    576721600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    247632169                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    824353769                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.018051                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.018051                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.018051                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.024269                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45928.294975                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45928.294975                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45928.294975                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57242.757513                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48827.445892                       # average overall mshr miss latency
system.cpu.dcache.replacements                  15859                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       494459                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          494459                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        32774                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         32774                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1587166800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1587166800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       527233                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       527233                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.062162                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.062162                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48427.619454                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48427.619454                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22270                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22270                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10504                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10504                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    475610800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    475610800                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019923                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019923                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45279.017517                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45279.017517                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       166347                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         166347                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2079                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2079                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    103695200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    103695200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       168426                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       168426                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012344                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012344                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 49877.441077                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 49877.441077                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           26                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           26                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2053                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2053                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    101110800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    101110800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012189                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012189                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 49250.267901                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49250.267901                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4326                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4326                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    247632169                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    247632169                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 57242.757513                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 57242.757513                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1076718800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1076718800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           976.007160                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              630974                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             15859                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             39.786493                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   744.143875                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   231.863286                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.726703                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.226429                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.953132                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          239                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          785                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           38                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2           99                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          116                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          528                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          141                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.233398                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.766602                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1408201                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1408201                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1076718800                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             801                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            4983                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher          880                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                6664                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            801                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           4983                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher          880                       # number of overall hits
system.l2cache.overall_hits::total               6664                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1807                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          7574                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3446                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             12827                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1807                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         7574                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3446                       # number of overall misses
system.l2cache.overall_misses::total            12827                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    122126000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    519500800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    237864029                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    879490829                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    122126000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    519500800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    237864029                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    879490829                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         2608                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        12557                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4326                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           19491                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         2608                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        12557                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4326                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          19491                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.692868                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.603170                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.796579                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.658099                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.692868                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.603170                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.796579                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.658099                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67584.947427                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68590.018484                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69026.125653                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68565.590473                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67584.947427                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68590.018484                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69026.125653                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68565.590473                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                   14                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks           1339                       # number of writebacks
system.l2cache.writebacks::total                 1339                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            7                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           16                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             23                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            7                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           16                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            23                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1807                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         7567                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3430                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        12804                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1807                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         7567                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3430                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          564                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        13368                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    107670000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    458757600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    209918044                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    776345644                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    107670000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    458757600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    209918044                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     32912672                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    809258316                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.692868                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.602612                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.792880                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.656919                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.692868                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.602612                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.792880                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.685855                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59584.947427                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60626.086957                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61200.595918                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60633.055608                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59584.947427                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60626.086957                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61200.595918                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 58355.801418                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60536.977558                       # average overall mshr miss latency
system.l2cache.replacements                      9336                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         2774                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         2774                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         2774                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         2774                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          335                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          335                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          564                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          564                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     32912672                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     32912672                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 58355.801418                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 58355.801418                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          729                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              729                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1324                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1324                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data     92472400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     92472400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2053                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2053                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.644910                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.644910                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69843.202417                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69843.202417                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            2                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1322                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1322                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data     81872800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     81872800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.643936                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.643936                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61931.013616                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61931.013616                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          801                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4254                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher          880                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total         5935                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1807                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6250                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3446                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11503                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    122126000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    427028400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    237864029                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    787018429                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         2608                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10504                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4326                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        17438                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.692868                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.595011                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.796579                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.659651                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67584.947427                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68324.544000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69026.125653                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68418.536816                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           16                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           21                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1807                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6245                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3430                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11482                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    107670000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    376884800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    209918044                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    694472844                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.692868                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.594535                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.792880                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.658447                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59584.947427                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60349.847878                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61200.595918                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60483.612959                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1076718800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1076718800                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3710.639664                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  25317                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 9336                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.711761                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    13.594644                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   271.593462                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2361.920946                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   921.388439                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   142.142173                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.003319                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.066307                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.576641                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.224948                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.034703                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.905918                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1152                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2944                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           33                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1          143                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::2          974                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          985                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2         1836                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.281250                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               315000                       # Number of tag accesses
system.l2cache.tags.data_accesses              315000                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1076718800                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          115648                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          484288                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       219520                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        36096                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              855552                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       115648                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         115648                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        85696                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            85696                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1807                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             7567                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3430                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          564                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                13368                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1339                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1339                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          107407802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          449781317                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    203878673                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     33524073                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              794591866                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     107407802                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         107407802                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        79589954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              79589954                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        79589954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         107407802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         449781317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    203878673                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     33524073                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             874181820                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 2346412400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 359044                       # Simulator instruction rate (inst/s)
host_mem_usage                                4403760                       # Number of bytes of host memory used
host_op_rate                                   613787                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    15.31                       # Real time elapsed on the host
host_tick_rate                               82906591                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     5498643                       # Number of instructions simulated
sim_ops                                       9399978                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001270                       # Number of seconds simulated
sim_ticks                                  1269693600                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               376031                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             11384                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            411987                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             352361                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          376031                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            23670                       # Number of indirect misses.
system.cpu.branchPred.lookups                  414526                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     906                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         2355                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                   2819690                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3893617                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             11384                       # The number of times a branch was mispredicted
system.cpu.commit.branches                     300308                       # Number of branches committed
system.cpu.commit.bw_lim_events                645663                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          483359                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              3463238                       # Number of instructions committed
system.cpu.commit.committedOps                5862271                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      3046612                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.924193                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.286822                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       204519      6.71%      6.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1387470     45.54%     52.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       534731     17.55%     69.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       274229      9.00%     78.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       645663     21.19%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3046612                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        422                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  627                       # Number of function calls committed.
system.cpu.commit.int_insts                   5827459                       # Number of committed integer instructions.
system.cpu.commit.loads                        377664                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        34545      0.59%      0.59% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4774673     81.45%     82.04% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          259049      4.42%     86.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           164474      2.81%     89.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             20      0.00%     89.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     89.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     89.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     89.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     89.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     89.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     89.26% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     89.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     89.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     89.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              41      0.00%     89.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     89.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.00%     89.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     89.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     89.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     89.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            29      0.00%     89.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     89.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     89.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     89.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     89.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     89.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     89.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     89.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     89.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     89.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     89.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     89.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     89.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     89.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     89.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     89.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     89.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     89.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     89.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     89.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     89.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     89.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     89.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     89.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     89.27% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          377542      6.44%     95.71% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         251568      4.29%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5862271                       # Class of committed instruction
system.cpu.commit.refs                         629304                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     3463238                       # Number of Instructions Simulated
system.cpu.committedOps                       5862271                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.916551                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.916551                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           17                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           20                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           44                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             4                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1236936                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                6459553                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   297225                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1077000                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  11394                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                549670                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                      378660                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             9                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                      252294                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                      414526                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                    514952                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       2643817                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   811                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        3704917                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   22788                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.130591                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles             517014                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches             353267                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.167185                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            3172225                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.123576                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.854026                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1217425     38.38%     38.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   177032      5.58%     43.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   224904      7.09%     51.05% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   101836      3.21%     54.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  1451028     45.74%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3172225                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       775                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      511                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    325702000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    325702000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    325702400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    325702400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    325702400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    325702400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)     88532800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)     88569600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        10000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        10000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        10000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        10000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        30000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        30000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        28400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        29200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)     63141200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)     63142400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)     63141200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)     63140000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     2384038400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            2009                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                12303                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   307937                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.886976                       # Inst execution rate
system.cpu.iew.exec_refs                       630948                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     252294                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  115369                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                379740                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               340                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               253520                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             6345629                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                378654                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              5477                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               5989702                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     17                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  11394                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                    22                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              464                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           10                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         2076                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1881                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             10                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         6696                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           5607                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   9554329                       # num instructions consuming a value
system.cpu.iew.wb_count                       5989268                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.510715                       # average fanout of values written-back
system.cpu.iew.wb_producers                   4879540                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.886839                       # insts written-back per cycle
system.cpu.iew.wb_sent                        5989438                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 10597298                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6049049                       # number of integer regfile writes
system.cpu.ipc                               1.091047                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.091047                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             35083      0.59%      0.59% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4885534     81.49%     82.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               263186      4.39%     86.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                179570      3.00%     89.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  68      0.00%     89.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     89.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     89.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     89.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     89.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     89.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     89.46% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     89.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   32      0.00%     89.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     89.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   87      0.00%     89.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     89.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   79      0.00%     89.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  32      0.00%     89.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     89.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     89.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 64      0.00%     89.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     89.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     89.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     89.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     89.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     89.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     89.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     89.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     89.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     89.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     89.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     89.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     89.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     89.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     89.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     89.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     89.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     89.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     89.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     89.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     89.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     89.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     89.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     89.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     89.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     89.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               378669      6.32%     95.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              252438      4.21%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             226      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             78      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5995178                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     702                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1413                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          645                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1336                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                5959393                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           15164351                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      5988623                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           6827662                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    6345608                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   5995178                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          483359                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              3182                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      1437505                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       3172225                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.889897                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.162504                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              360194     11.35%     11.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              963226     30.36%     41.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              808014     25.47%     67.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              747240     23.56%     90.75% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              293551      9.25%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3172225                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.888701                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      514952                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads            125126                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           124191                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               379740                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              253520                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1196555                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                          3174234                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                  386359                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps               9744597                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                 752523                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                   586904                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                     35                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     6                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              16323614                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                6418796                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            10871162                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   1297801                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    133                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  11394                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                889478                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1126570                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1377                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         11941130                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles            289                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                 21                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   1685687                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             21                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                      8746579                       # The number of ROB reads
system.cpu.rob.rob_writes                    12816916                       # The number of ROB writes
system.cpu.timesIdled                              19                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests           82                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            6                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            165                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                6                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           45                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            93                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   1269693600                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 47                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            4                       # Transaction distribution
system.membus.trans_dist::CleanEvict               41                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 1                       # Transaction distribution
system.membus.trans_dist::ReadExResp                1                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            47                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          141                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          141                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    141                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                48                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      48    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  48                       # Request fanout histogram
system.membus.reqLayer2.occupancy               43604                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy             103696                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   1269693600                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                  76                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty            16                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               115                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                  6                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                 6                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq             77                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side          112                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          135                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     247                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         2368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side         3648                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                     6016                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                49                       # Total snoops (count)
system.l2bus.snoopTraffic                         256                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                132                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.045455                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.209092                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      126     95.45%     95.45% # Request fanout histogram
system.l2bus.snoop_fanout::1                        6      4.55%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  132                       # Request fanout histogram
system.l2bus.respLayer1.occupancy               54000                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy                77989                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               44400                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      1269693600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1269693600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       514893                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           514893                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       514893                       # number of overall hits
system.cpu.icache.overall_hits::total          514893                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           59                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             59                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           59                       # number of overall misses
system.cpu.icache.overall_misses::total            59                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      2611200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2611200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      2611200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2611200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       514952                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       514952                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       514952                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       514952                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000115                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000115                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000115                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000115                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 44257.627119                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44257.627119                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 44257.627119                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44257.627119                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst           21                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst           21                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           38                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           38                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1874800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1874800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1874800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1874800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000074                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000074                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000074                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000074                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 49336.842105                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 49336.842105                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 49336.842105                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 49336.842105                       # average overall mshr miss latency
system.cpu.icache.replacements                     37                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       514893                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          514893                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           59                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            59                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      2611200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2611200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       514952                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       514952                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000115                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000115                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 44257.627119                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44257.627119                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst           21                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           38                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1874800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1874800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000074                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 49336.842105                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 49336.842105                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1269693600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1269693600                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                1947                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                37                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             52.621622                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          254                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1029941                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1029941                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1269693600                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1269693600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1269693600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       629760                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           629760                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       629760                       # number of overall hits
system.cpu.dcache.overall_hits::total          629760                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data           74                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             74                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data           74                       # number of overall misses
system.cpu.dcache.overall_misses::total            74                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      2664800                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      2664800                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      2664800                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      2664800                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       629834                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       629834                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       629834                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       629834                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000117                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000117                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000117                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000117                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 36010.810811                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 36010.810811                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 36010.810811                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 36010.810811                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 4                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           12                       # number of writebacks
system.cpu.dcache.writebacks::total                12                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           37                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           37                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           37                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           37                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data           37                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data           37                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher            8                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      1313600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      1313600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      1313600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       291989                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      1605589                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000059                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000059                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000059                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000071                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 35502.702703                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 35502.702703                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 35502.702703                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 36498.625000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 35679.755556                       # average overall mshr miss latency
system.cpu.dcache.replacements                     45                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       378126                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          378126                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           68                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            68                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      2545600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      2545600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       378194                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       378194                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000180                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000180                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37435.294118                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37435.294118                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           37                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           37                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           31                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      1199200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      1199200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000082                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000082                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38683.870968                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38683.870968                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       251634                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         251634                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data            6                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       119200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       119200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       251640                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       251640                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.000024                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000024                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 19866.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19866.666667                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data            6                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       114400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       114400                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 19066.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 19066.666667                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher            8                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total            8                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       291989                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       291989                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 36498.625000                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 36498.625000                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1269693600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1269693600                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                 759                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                45                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             16.866667                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   784.994416                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   239.005584                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.766596                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.233404                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          239                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          785                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          239                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          784                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.233398                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.766602                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1259713                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1259713                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   1269693600                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              10                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data              20                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            4                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                  34                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             10                       # number of overall hits
system.l2cache.overall_hits::.cpu.data             20                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            4                       # number of overall hits
system.l2cache.overall_hits::total                 34                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            28                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            17                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            4                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                49                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           28                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           17                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            4                       # number of overall misses
system.l2cache.overall_misses::total               49                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1746400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1099600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       253596                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      3099596                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1746400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1099600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       253596                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      3099596                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           38                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data           37                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher            8                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total              83                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           38                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data           37                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher            8                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total             83                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.736842                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.459459                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.500000                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.590361                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.736842                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.459459                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.500000                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.590361                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 62371.428571                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 64682.352941                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        63399                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 63257.061224                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 62371.428571                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 64682.352941                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        63399                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 63257.061224                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              4                       # number of writebacks
system.l2cache.writebacks::total                    4                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           28                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           17                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            4                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           28                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           17                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            4                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1530400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data       963600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       221596                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2715596                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1530400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data       963600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       221596                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2715596                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.736842                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.459459                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.500000                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.590361                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.736842                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.459459                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.500000                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.590361                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 54657.142857                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 56682.352941                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        55399                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 55420.326531                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 54657.142857                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 56682.352941                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        55399                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 55420.326531                       # average overall mshr miss latency
system.l2cache.replacements                        49                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           12                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           12                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           12                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           12                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total            2                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            5                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                5                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            1                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              1                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data        64400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total        64400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data            6                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total            6                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.166667                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.166667                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        64400                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        64400                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            1                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            1                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data        56400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total        56400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.166667                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.166667                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        56400                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        56400                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst           10                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data           15                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total           29                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           28                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           16                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           48                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1746400                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1035200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       253596                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      3035196                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           38                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data           31                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher            8                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total           77                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.736842                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.516129                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.623377                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 62371.428571                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        64700                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        63399                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 63233.250000                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           28                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           16                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           48                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1530400                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data       907200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       221596                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2659196                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.736842                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.516129                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.500000                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.623377                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 54657.142857                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        56700                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        55399                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 55399.916667                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   1269693600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   1269693600                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    133                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   49                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.714286                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    38.000615                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   935.527787                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1978.976464                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher  1019.495134                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher          124                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009277                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.228400                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.483149                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.248900                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.030273                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1144                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2952                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1144                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2949                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.279297                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.720703                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 1369                       # Number of tag accesses
system.l2cache.tags.data_accesses                1369                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   1269693600                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1728                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1088                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                3072                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1728                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1728                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          256                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              256                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               27                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               17                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            4                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   48                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             4                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   4                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst            1360958                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data             856900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher       201623                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                2419481                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst       1360958                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total           1360958                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks          201623                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                201623                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks          201623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst           1360958                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data            856900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher       201623                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total               2621105                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 2402226800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               12419385                       # Simulator instruction rate (inst/s)
host_mem_usage                                4415024                       # Number of bytes of host memory used
host_op_rate                                 21251665                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.45                       # Real time elapsed on the host
host_tick_rate                              125048076                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     5542285                       # Number of instructions simulated
sim_ops                                       9485236                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000056                       # Number of seconds simulated
sim_ticks                                    55814400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                13969                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1906                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             13250                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4001                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups           13969                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             9968                       # Number of indirect misses.
system.cpu.branchPred.lookups                   15301                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     854                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1626                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     53942                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    33914                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1965                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       8819                       # Number of branches committed
system.cpu.commit.bw_lim_events                 12060                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             138                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           33403                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                43642                       # Number of instructions committed
system.cpu.commit.committedOps                  85258                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        81290                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.048813                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.516857                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        49676     61.11%     61.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         7864      9.67%     70.78% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         5916      7.28%     78.06% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         5774      7.10%     85.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        12060     14.84%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        81290                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       4307                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  605                       # Number of function calls committed.
system.cpu.commit.int_insts                     83100                       # Number of committed integer instructions.
system.cpu.commit.loads                         11835                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          587      0.69%      0.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            63006     73.90%     74.59% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             178      0.21%     74.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              645      0.76%     75.55% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            190      0.22%     75.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.78% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            240      0.28%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     76.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             124      0.15%     76.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.20% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             410      0.48%     76.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.68% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             502      0.59%     77.27% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            532      0.62%     77.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.90% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            99      0.12%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     78.01% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt           14      0.02%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           10641     12.48%     90.51% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           6031      7.07%     97.58% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1194      1.40%     98.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          865      1.01%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             85258                       # Class of committed instruction
system.cpu.commit.refs                          18731                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       43642                       # Number of Instructions Simulated
system.cpu.committedOps                         85258                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.197287                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.197287                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           76                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          188                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          336                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            24                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 22271                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                 132283                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    31339                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     33478                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1990                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1962                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       15120                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           107                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        8118                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             6                       # TLB misses on write requests
system.cpu.fetch.Branches                       15301                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      9693                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         54003                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   784                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          73210                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   63                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           364                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    3980                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.109656                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              34614                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               4855                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.524667                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              91040                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.566597                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.886515                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    51837     56.94%     56.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     2562      2.81%     59.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2069      2.27%     62.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     2365      2.60%     64.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    32207     35.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                91040                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      6275                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     3674                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      5323200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      5323200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      5323200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      5323200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      5323200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      5322800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)       174400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)       174000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        56400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        56000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        56000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        56000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       217600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       219200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       217200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       216800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      2418800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      2410800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      2410800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      2432000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       43054800                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           48496                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 2415                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    10349                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.760148                       # Inst execution rate
system.cpu.iew.exec_refs                        23212                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       8105                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   13748                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 16768                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                223                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                46                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 9135                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              118652                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 15107                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              2766                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                106068                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     50                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                    30                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1990                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   104                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked            10                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              659                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           33                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            2                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         4935                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         2239                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             33                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2200                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            215                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    115569                       # num instructions consuming a value
system.cpu.iew.wb_count                        104617                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.621317                       # average fanout of values written-back
system.cpu.iew.wb_producers                     71805                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.749749                       # insts written-back per cycle
system.cpu.iew.wb_sent                         105241                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   154441                       # number of integer regfile reads
system.cpu.int_regfile_writes                   83621                       # number of integer regfile writes
system.cpu.ipc                               0.312765                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.312765                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass              1197      1.10%      1.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 79846     73.37%     74.47% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  179      0.16%     74.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   692      0.64%     75.27% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 285      0.26%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     75.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 276      0.25%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     75.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  153      0.14%     75.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     75.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  616      0.57%     76.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  639      0.59%     77.08% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 564      0.52%     77.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     77.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     77.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                191      0.18%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     77.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              14      0.01%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     77.78% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                14117     12.97%     90.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                7452      6.85%     97.60% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1673      1.54%     99.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            938      0.86%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 108832                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    5517                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               11135                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         5183                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               8311                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 102118                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             298366                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        99434                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            143775                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     118304                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    108832                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 348                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           33403                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               795                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            210                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        42904                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         91040                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.195431                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.559614                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               51763     56.86%     56.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                7485      8.22%     65.08% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                8067      8.86%     73.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                9687     10.64%     84.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               14038     15.42%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           91040                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.779956                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        9756                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           118                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               315                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              175                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                16768                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                9135                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   45368                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    135                       # number of misc regfile writes
system.cpu.numCycles                           139536                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      3                       # Number of system calls
system.cpu.rename.BlockCycles                   16545                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 99962                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    375                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    32823                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    262                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    60                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                323203                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 127755                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              147555                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     33833                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   1828                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1990                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  2928                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    47611                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              8604                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           189412                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           2921                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                160                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      2896                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            175                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       187891                       # The number of ROB reads
system.cpu.rob.rob_writes                      247159                       # The number of ROB writes
system.cpu.timesIdled                             741                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests         1706                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           85                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           3408                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               85                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          710                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1459                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     55814400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                715                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           44                       # Transaction distribution
system.membus.trans_dist::CleanEvict              666                       # Transaction distribution
system.membus.trans_dist::ReadExReq                34                       # Transaction distribution
system.membus.trans_dist::ReadExResp               34                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           715                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         2208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         2208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2208                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        50752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        50752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   50752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               749                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     749    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 749                       # Request fanout histogram
system.membus.reqLayer2.occupancy              654046                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1613554                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              2.9                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     55814400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1663                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           143                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict              2322                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 41                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                41                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1663                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         3954                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1158                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    5112                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        84352                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        31040                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                   115392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               761                       # Total snoops (count)
system.l2bus.snoopTraffic                        2816                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               2465                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.035700                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.185578                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     2377     96.43%     96.43% # Request fanout histogram
system.l2bus.snoop_fanout::1                       88      3.57%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 2465                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              463998                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.8                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy              1460744                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.6                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1581999                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               2.8                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        55814400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     55814400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         8150                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             8150                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         8150                       # number of overall hits
system.cpu.icache.overall_hits::total            8150                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1543                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1543                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1543                       # number of overall misses
system.cpu.icache.overall_misses::total          1543                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     53299600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     53299600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     53299600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     53299600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         9693                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         9693                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         9693                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         9693                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.159187                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.159187                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.159187                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.159187                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 34542.838626                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 34542.838626                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 34542.838626                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 34542.838626                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           70                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           14                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          225                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          225                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          225                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          225                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         1318                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1318                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1318                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1318                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     43012400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     43012400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     43012400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     43012400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.135974                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.135974                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.135974                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.135974                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 32634.597876                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 32634.597876                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 32634.597876                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 32634.597876                       # average overall mshr miss latency
system.cpu.icache.replacements                   1318                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         8150                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            8150                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1543                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1543                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     53299600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     53299600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         9693                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         9693                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.159187                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.159187                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 34542.838626                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 34542.838626                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          225                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          225                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1318                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1318                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     43012400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     43012400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.135974                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.135974                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 32634.597876                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 32634.597876                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     55814400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     55814400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              553276                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1574                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            351.509530                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             20704                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            20704                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     55814400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     55814400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     55814400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        20699                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            20699                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        20699                       # number of overall hits
system.cpu.dcache.overall_hits::total           20699                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          623                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            623                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          623                       # number of overall misses
system.cpu.dcache.overall_misses::total           623                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     27730000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     27730000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     27730000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     27730000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        21322                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        21322                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        21322                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        21322                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.029219                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.029219                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.029219                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.029219                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 44510.433387                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44510.433387                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 44510.433387                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44510.433387                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          310                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                11                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.181818                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                42                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks           99                       # number of writebacks
system.cpu.dcache.writebacks::total                99                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          293                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          293                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          293                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          293                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          330                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          330                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          330                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           56                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          386                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     14530400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     14530400                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     14530400                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3465142                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     17995542                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015477                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015477                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015477                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.018103                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 44031.515152                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 44031.515152                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 44031.515152                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61877.535714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46620.575130                       # average overall mshr miss latency
system.cpu.dcache.replacements                    386                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        13831                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           13831                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          582                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           582                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     25312400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     25312400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        14413                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        14413                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.040380                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.040380                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43492.096220                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43492.096220                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          293                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          293                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          289                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          289                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12145600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12145600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.020051                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.020051                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 42026.297578                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 42026.297578                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         6868                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           6868                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           41                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           41                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      2417600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      2417600                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         6909                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         6909                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.005934                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.005934                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58965.853659                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58965.853659                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           41                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           41                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      2384800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      2384800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005934                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005934                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58165.853659                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58165.853659                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           56                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           56                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3465142                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3465142                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61877.535714                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 61877.535714                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     55814400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     55814400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              696846                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1410                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            494.217021                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   816.802955                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   207.197045                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.797659                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.202341                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          177                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          847                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          132                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          195                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          557                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.172852                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.827148                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             43030                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            43030                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     55814400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             803                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             140                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher           11                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 954                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            803                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            140                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher           11                       # number of overall hits
system.l2cache.overall_hits::total                954                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           515                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           190                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           45                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               750                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          515                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          190                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           45                       # number of overall misses
system.l2cache.overall_misses::total              750                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     34678800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     12948400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      3339554                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     50966754                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     34678800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     12948400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      3339554                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     50966754                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst         1318                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          330                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           56                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1704                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst         1318                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          330                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           56                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1704                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.390744                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.575758                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.803571                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.440141                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.390744                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.575758                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.803571                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.440141                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67337.475728                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68149.473684                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 74212.311111                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67955.672000                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67337.475728                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68149.473684                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 74212.311111                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67955.672000                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    1                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks             44                       # number of writebacks
system.l2cache.writebacks::total                   44                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst          515                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          189                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           45                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          749                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          515                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          189                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           45                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          749                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     30558800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data     11380000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      2979554                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     44918354                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     30558800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data     11380000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      2979554                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     44918354                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.390744                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.572727                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.803571                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.439554                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.390744                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.572727                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.803571                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.439554                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59337.475728                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60211.640212                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 66212.311111                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59971.100134                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59337.475728                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60211.640212                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 66212.311111                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59971.100134                       # average overall mshr miss latency
system.l2cache.replacements                       761                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks           99                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total           99                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks           99                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total           99                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           34                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           34                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            7                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                7                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data           34                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total             34                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data      2276800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total      2276800                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           41                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           41                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.829268                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.829268                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 66964.705882                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 66964.705882                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data           34                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total           34                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data      2004800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total      2004800                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.829268                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.829268                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 58964.705882                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 58964.705882                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          803                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          133                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher           11                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          947                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          515                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          156                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           45                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          716                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     34678800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     10671600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      3339554                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     48689954                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst         1318                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          289                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           56                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1663                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.390744                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.539792                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.803571                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.430547                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67337.475728                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68407.692308                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 74212.311111                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68002.729050                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          515                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          155                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           45                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          715                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     30558800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9375200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      2979554                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     42913554                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.390744                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.536332                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.803571                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.429946                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59337.475728                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60485.161290                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 66212.311111                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60018.956643                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     55814400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     55814400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  15986                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4857                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.291332                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    40.310271                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst  1168.958774                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1863.614485                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   914.091695                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   109.024775                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009841                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.285390                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.454984                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.223167                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.026617                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022          921                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         3175                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           40                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3          874                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          167                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          548                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2458                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.224854                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.775146                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                28017                       # Number of tag accesses
system.l2cache.tags.data_accesses               28017                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     55814400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           32960                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           12096                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         2880                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               47936                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        32960                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          32960                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2816                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2816                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              515                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              189                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           45                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  749                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            44                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  44                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          590528609                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          216718266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     51599587                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              858846463                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     590528609                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         590528609                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        50452930                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              50452930                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        50452930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         590528609                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         216718266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     51599587                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             909299392                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
