{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1449042279083 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1449042279083 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 02 10:44:38 2015 " "Processing started: Wed Dec 02 10:44:38 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1449042279083 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1449042279083 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off avalon_pwm -c avalon_pwm " "Command: quartus_map --read_settings_files=on --write_settings_files=off avalon_pwm -c avalon_pwm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1449042279083 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1449042279863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simulation/modelsim/avalon_pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file simulation/modelsim/avalon_pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_pwm_vlg_tst " "Found entity 1: avalon_pwm_vlg_tst" {  } { { "simulation/modelsim/avalon_pwm.v" "" { Text "C:/Users/Ilya/Desktop/alderik999-alteralabs-45cecda6f1dd/alderik999-alteralabs-45cecda6f1dd/ptsuits/lab3/pwm/simulation/modelsim/avalon_pwm.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449042295323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449042295323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalon_pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file avalon_pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_pwm " "Found entity 1: avalon_pwm" {  } { { "avalon_pwm.v" "" { Text "C:/Users/Ilya/Desktop/alderik999-alteralabs-45cecda6f1dd/alderik999-alteralabs-45cecda6f1dd/ptsuits/lab3/pwm/avalon_pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1449042295323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1449042295323 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "avalon_pwm " "Elaborating entity \"avalon_pwm\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1449042295354 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "state avalon_pwm.v(23) " "Verilog HDL or VHDL warning at avalon_pwm.v(23): object \"state\" assigned a value but never read" {  } { { "avalon_pwm.v" "" { Text "C:/Users/Ilya/Desktop/alderik999-alteralabs-45cecda6f1dd/alderik999-alteralabs-45cecda6f1dd/ptsuits/lab3/pwm/avalon_pwm.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449042295354 "|avalon_pwm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "div_en avalon_pwm.v(26) " "Verilog HDL or VHDL warning at avalon_pwm.v(26): object \"div_en\" assigned a value but never read" {  } { { "avalon_pwm.v" "" { Text "C:/Users/Ilya/Desktop/alderik999-alteralabs-45cecda6f1dd/alderik999-alteralabs-45cecda6f1dd/ptsuits/lab3/pwm/avalon_pwm.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449042295354 "|avalon_pwm"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "duty_en avalon_pwm.v(26) " "Verilog HDL or VHDL warning at avalon_pwm.v(26): object \"duty_en\" assigned a value but never read" {  } { { "avalon_pwm.v" "" { Text "C:/Users/Ilya/Desktop/alderik999-alteralabs-45cecda6f1dd/alderik999-alteralabs-45cecda6f1dd/ptsuits/lab3/pwm/avalon_pwm.v" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1449042295354 "|avalon_pwm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 avalon_pwm.v(33) " "Verilog HDL assignment warning at avalon_pwm.v(33): truncated value with size 2 to match size of target (1)" {  } { { "avalon_pwm.v" "" { Text "C:/Users/Ilya/Desktop/alderik999-alteralabs-45cecda6f1dd/alderik999-alteralabs-45cecda6f1dd/ptsuits/lab3/pwm/avalon_pwm.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1449042295354 "|avalon_pwm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "clr_n avalon_pwm.v(87) " "Verilog HDL Always Construct warning at avalon_pwm.v(87): variable \"clr_n\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "avalon_pwm.v" "" { Text "C:/Users/Ilya/Desktop/alderik999-alteralabs-45cecda6f1dd/alderik999-alteralabs-45cecda6f1dd/ptsuits/lab3/pwm/avalon_pwm.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449042295370 "|avalon_pwm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "dither avalon_pwm.v(93) " "Verilog HDL Always Construct warning at avalon_pwm.v(93): variable \"dither\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "avalon_pwm.v" "" { Text "C:/Users/Ilya/Desktop/alderik999-alteralabs-45cecda6f1dd/alderik999-alteralabs-45cecda6f1dd/ptsuits/lab3/pwm/avalon_pwm.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449042295370 "|avalon_pwm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter avalon_pwm.v(94) " "Verilog HDL Always Construct warning at avalon_pwm.v(94): variable \"counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "avalon_pwm.v" "" { Text "C:/Users/Ilya/Desktop/alderik999-alteralabs-45cecda6f1dd/alderik999-alteralabs-45cecda6f1dd/ptsuits/lab3/pwm/avalon_pwm.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449042295370 "|avalon_pwm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "duty avalon_pwm.v(94) " "Verilog HDL Always Construct warning at avalon_pwm.v(94): variable \"duty\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "avalon_pwm.v" "" { Text "C:/Users/Ilya/Desktop/alderik999-alteralabs-45cecda6f1dd/alderik999-alteralabs-45cecda6f1dd/ptsuits/lab3/pwm/avalon_pwm.v" 94 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449042295370 "|avalon_pwm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter avalon_pwm.v(108) " "Verilog HDL Always Construct warning at avalon_pwm.v(108): variable \"counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "avalon_pwm.v" "" { Text "C:/Users/Ilya/Desktop/alderik999-alteralabs-45cecda6f1dd/alderik999-alteralabs-45cecda6f1dd/ptsuits/lab3/pwm/avalon_pwm.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449042295370 "|avalon_pwm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "duty avalon_pwm.v(108) " "Verilog HDL Always Construct warning at avalon_pwm.v(108): variable \"duty\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "avalon_pwm.v" "" { Text "C:/Users/Ilya/Desktop/alderik999-alteralabs-45cecda6f1dd/alderik999-alteralabs-45cecda6f1dd/ptsuits/lab3/pwm/avalon_pwm.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449042295370 "|avalon_pwm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter avalon_pwm.v(111) " "Verilog HDL Always Construct warning at avalon_pwm.v(111): variable \"counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "avalon_pwm.v" "" { Text "C:/Users/Ilya/Desktop/alderik999-alteralabs-45cecda6f1dd/alderik999-alteralabs-45cecda6f1dd/ptsuits/lab3/pwm/avalon_pwm.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449042295370 "|avalon_pwm"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "off avalon_pwm.v(114) " "Verilog HDL Always Construct warning at avalon_pwm.v(114): variable \"off\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "avalon_pwm.v" "" { Text "C:/Users/Ilya/Desktop/alderik999-alteralabs-45cecda6f1dd/alderik999-alteralabs-45cecda6f1dd/ptsuits/lab3/pwm/avalon_pwm.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1449042295370 "|avalon_pwm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "off avalon_pwm.v(84) " "Verilog HDL Always Construct warning at avalon_pwm.v(84): inferring latch(es) for variable \"off\", which holds its previous value in one or more paths through the always construct" {  } { { "avalon_pwm.v" "" { Text "C:/Users/Ilya/Desktop/alderik999-alteralabs-45cecda6f1dd/alderik999-alteralabs-45cecda6f1dd/ptsuits/lab3/pwm/avalon_pwm.v" 84 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1449042295370 "|avalon_pwm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "off avalon_pwm.v(84) " "Inferred latch for \"off\" at avalon_pwm.v(84)" {  } { { "avalon_pwm.v" "" { Text "C:/Users/Ilya/Desktop/alderik999-alteralabs-45cecda6f1dd/alderik999-alteralabs-45cecda6f1dd/ptsuits/lab3/pwm/avalon_pwm.v" 84 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1449042295370 "|avalon_pwm"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "off " "Latch off has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA dither\[31\] " "Ports D and ENA on the latch are fed by the same signal dither\[31\]" {  } { { "avalon_pwm.v" "" { Text "C:/Users/Ilya/Desktop/alderik999-alteralabs-45cecda6f1dd/alderik999-alteralabs-45cecda6f1dd/ptsuits/lab3/pwm/avalon_pwm.v" 46 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1449042296072 ""}  } { { "avalon_pwm.v" "" { Text "C:/Users/Ilya/Desktop/alderik999-alteralabs-45cecda6f1dd/alderik999-alteralabs-45cecda6f1dd/ptsuits/lab3/pwm/avalon_pwm.v" 22 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1449042296072 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1449042296228 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1449042296820 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1449042296820 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "361 " "Implemented 361 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "38 " "Implemented 38 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1449042297086 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1449042297086 ""} { "Info" "ICUT_CUT_TM_LCELLS" "283 " "Implemented 283 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1449042297086 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1449042297086 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "645 " "Peak virtual memory: 645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1449042297117 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 02 10:44:57 2015 " "Processing ended: Wed Dec 02 10:44:57 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1449042297117 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1449042297117 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1449042297117 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1449042297117 ""}
