###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID 192.168.46.136)
#  Generated on:      Mon Aug 26 19:40:24 2024
#  Command:           timeDesign -postRoute -hold -pathReports -slackReports...
###############################################################
Path 1: MET Hold Check with Pin RST_SYNC_2/\stages_reg[0] /CK 
Endpoint:   RST_SYNC_2/\stages_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.634
+ Hold                         -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.661
  Arrival Time                  0.856
  Slack Time                    0.196
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.196 | 
     | U4_mux2X1/FE_PHC0_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.346 |   0.346 |    0.151 | 
     | U4_mux2X1/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.062 | 0.355 |   0.701 |    0.505 | 
     | U4_mux2X1/U1               | B ^ -> Y ^ | MX2X2M    | 0.186 | 0.155 |   0.856 |    0.661 | 
     | RST_SYNC_2/\stages_reg[0]  | RN ^       | SDFFRQX2M | 0.186 | 0.000 |   0.856 |    0.661 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.196 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.206 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.278 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.157 | 0.148 |   0.230 |    0.426 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.090 | 0.085 |   0.315 |    0.511 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.069 | 0.055 |   0.370 |    0.566 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.201 | 0.131 |   0.502 |    0.697 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.038 | 0.075 |   0.577 |    0.773 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.019 | 0.030 |   0.607 |    0.802 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.030 | 0.024 |   0.631 |    0.826 | 
     | RST_SYNC_2/\stages_reg[0] | CK ^       | SDFFRQX2M  | 0.030 | 0.004 |   0.634 |    0.830 | 
     +------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin RST_SYNC_2/SYNC_RST_reg/CK 
Endpoint:   RST_SYNC_2/SYNC_RST_reg/RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.634
+ Hold                         -0.073
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.661
  Arrival Time                  0.857
  Slack Time                    0.196
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.196 | 
     | U4_mux2X1/FE_PHC0_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.346 |   0.346 |    0.150 | 
     | U4_mux2X1/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.062 | 0.355 |   0.701 |    0.504 | 
     | U4_mux2X1/U1               | B ^ -> Y ^ | MX2X2M    | 0.186 | 0.155 |   0.856 |    0.660 | 
     | RST_SYNC_2/SYNC_RST_reg    | RN ^       | SDFFRQX2M | 0.186 | 0.001 |   0.857 |    0.661 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.196 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.207 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.279 | 
     | U1_mux2X1/U1            | B ^ -> Y ^ | MX2X2M     | 0.157 | 0.148 |   0.230 |    0.427 | 
     | UART_SCAN_CLK__L1_I1    | A ^ -> Y ^ | CLKBUFX1M  | 0.090 | 0.085 |   0.315 |    0.512 | 
     | UART_SCAN_CLK__L2_I1    | A ^ -> Y v | INVXLM     | 0.069 | 0.055 |   0.371 |    0.567 | 
     | UART_SCAN_CLK__L3_I1    | A v -> Y ^ | INVXLM     | 0.201 | 0.131 |   0.502 |    0.698 | 
     | UART_SCAN_CLK__L4_I1    | A ^ -> Y ^ | CLKBUFX40M | 0.038 | 0.075 |   0.577 |    0.774 | 
     | UART_SCAN_CLK__L5_I0    | A ^ -> Y v | CLKINVX40M | 0.019 | 0.030 |   0.607 |    0.803 | 
     | UART_SCAN_CLK__L6_I0    | A v -> Y ^ | CLKINVX32M | 0.030 | 0.024 |   0.631 |    0.827 | 
     | RST_SYNC_2/SYNC_RST_reg | CK ^       | SDFFRQX2M  | 0.030 | 0.003 |   0.634 |    0.830 | 
     +----------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin RST_SYNC_1/\stages_reg[0] /CK 
Endpoint:   RST_SYNC_1/\stages_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.632
+ Hold                         -0.071
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.660
  Arrival Time                  0.858
  Slack Time                    0.197
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.197 | 
     | U4_mux2X1/FE_PHC0_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.346 |   0.346 |    0.149 | 
     | U4_mux2X1/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.062 | 0.355 |   0.701 |    0.503 | 
     | U4_mux2X1/U1               | B ^ -> Y ^ | MX2X2M    | 0.186 | 0.155 |   0.856 |    0.659 | 
     | RST_SYNC_1/\stages_reg[0]  | RN ^       | SDFFRQX2M | 0.186 | 0.002 |   0.858 |    0.660 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.197 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.208 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.280 | 
     | scan_clk__L3_I0           | A ^ -> Y v | INVXLM     | 0.090 | 0.070 |   0.153 |    0.350 | 
     | scan_clk__L4_I0           | A v -> Y ^ | INVXLM     | 0.116 | 0.091 |   0.243 |    0.441 | 
     | scan_clk__L5_I0           | A ^ -> Y v | INVXLM     | 0.073 | 0.056 |   0.299 |    0.496 | 
     | scan_clk__L6_I0           | A v -> Y ^ | INVXLM     | 0.075 | 0.063 |   0.362 |    0.560 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 0.138 | 0.130 |   0.492 |    0.690 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.055 |   0.547 |    0.745 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.097 | 0.069 |   0.616 |    0.813 | 
     | RST_SYNC_1/\stages_reg[0] | CK ^       | SDFFRQX2M  | 0.107 | 0.016 |   0.632 |    0.829 | 
     +------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin RST_SYNC_2/\stages_reg[1] /CK 
Endpoint:   RST_SYNC_2/\stages_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.634
+ Hold                         -0.077
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.657
  Arrival Time                  0.857
  Slack Time                    0.200
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.200 | 
     | U4_mux2X1/FE_PHC0_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.346 |   0.346 |    0.146 | 
     | U4_mux2X1/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.062 | 0.355 |   0.701 |    0.501 | 
     | U4_mux2X1/U1               | B ^ -> Y ^ | MX2X2M    | 0.186 | 0.155 |   0.856 |    0.656 | 
     | RST_SYNC_2/\stages_reg[1]  | RN ^       | SDFFRQX1M | 0.186 | 0.001 |   0.857 |    0.657 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.200 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.210 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.283 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.157 | 0.148 |   0.230 |    0.430 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.090 | 0.085 |   0.315 |    0.515 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.069 | 0.055 |   0.370 |    0.571 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.201 | 0.131 |   0.502 |    0.702 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.038 | 0.075 |   0.577 |    0.777 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.019 | 0.030 |   0.607 |    0.807 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.030 | 0.024 |   0.631 |    0.831 | 
     | RST_SYNC_2/\stages_reg[1] | CK ^       | SDFFRQX1M  | 0.030 | 0.003 |   0.634 |    0.834 | 
     +------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin RST_SYNC_1/SYNC_RST_reg/CK 
Endpoint:   RST_SYNC_1/SYNC_RST_reg/RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.617
+ Hold                         -0.072
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.645
  Arrival Time                  0.858
  Slack Time                    0.213
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.213 | 
     | U4_mux2X1/FE_PHC0_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.346 |   0.346 |    0.134 | 
     | U4_mux2X1/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.062 | 0.355 |   0.701 |    0.488 | 
     | U4_mux2X1/U1               | B ^ -> Y ^ | MX2X2M    | 0.186 | 0.155 |   0.856 |    0.643 | 
     | RST_SYNC_1/SYNC_RST_reg    | RN ^       | SDFFRQX2M | 0.186 | 0.002 |   0.858 |    0.645 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.213 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.223 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.295 | 
     | scan_clk__L3_I0         | A ^ -> Y v | INVXLM     | 0.090 | 0.070 |   0.153 |    0.365 | 
     | scan_clk__L4_I0         | A v -> Y ^ | INVXLM     | 0.116 | 0.091 |   0.243 |    0.456 | 
     | scan_clk__L5_I0         | A ^ -> Y v | INVXLM     | 0.073 | 0.056 |   0.299 |    0.512 | 
     | scan_clk__L6_I0         | A v -> Y ^ | INVXLM     | 0.075 | 0.063 |   0.362 |    0.575 | 
     | U0_mux2X1/U1            | B ^ -> Y ^ | MX2X6M     | 0.138 | 0.130 |   0.492 |    0.705 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.050 | 0.055 |   0.547 |    0.760 | 
     | REF_SCAN_CLK__L2_I0     | A v -> Y ^ | CLKINVX40M | 0.097 | 0.069 |   0.616 |    0.828 | 
     | RST_SYNC_1/SYNC_RST_reg | CK ^       | SDFFRQX2M  | 0.097 | 0.001 |   0.617 |    0.829 | 
     +----------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin RST_SYNC_1/\stages_reg[1] /CK 
Endpoint:   RST_SYNC_1/\stages_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.616
+ Hold                         -0.075
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.641
  Arrival Time                  0.858
  Slack Time                    0.217
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.217 | 
     | U4_mux2X1/FE_PHC0_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.055 | 0.346 |   0.346 |    0.130 | 
     | U4_mux2X1/FE_PHC3_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.062 | 0.355 |   0.701 |    0.484 | 
     | U4_mux2X1/U1               | B ^ -> Y ^ | MX2X2M    | 0.186 | 0.155 |   0.856 |    0.639 | 
     | RST_SYNC_1/\stages_reg[1]  | RN ^       | SDFFRQX1M | 0.186 | 0.002 |   0.858 |    0.641 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.217 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.227 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.299 | 
     | scan_clk__L3_I0           | A ^ -> Y v | INVXLM     | 0.090 | 0.070 |   0.153 |    0.369 | 
     | scan_clk__L4_I0           | A v -> Y ^ | INVXLM     | 0.116 | 0.091 |   0.243 |    0.460 | 
     | scan_clk__L5_I0           | A ^ -> Y v | INVXLM     | 0.073 | 0.056 |   0.299 |    0.516 | 
     | scan_clk__L6_I0           | A v -> Y ^ | INVXLM     | 0.075 | 0.063 |   0.362 |    0.579 | 
     | U0_mux2X1/U1              | B ^ -> Y ^ | MX2X6M     | 0.138 | 0.130 |   0.492 |    0.709 | 
     | REF_SCAN_CLK__L1_I0       | A ^ -> Y v | CLKINVX40M | 0.050 | 0.055 |   0.547 |    0.764 | 
     | REF_SCAN_CLK__L2_I0       | A v -> Y ^ | CLKINVX40M | 0.097 | 0.069 |   0.616 |    0.832 | 
     | RST_SYNC_1/\stages_reg[1] | CK ^       | SDFFRQX1M  | 0.097 | 0.001 |   0.616 |    0.833 | 
     +------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin Reg_file/\REG_reg[3][5] /CK 
Endpoint:   Reg_file/\REG_reg[3][5] /SN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                    (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.638
+ Hold                          0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.801
  Arrival Time                  1.066
  Slack Time                    0.264
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.264 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.344 |   0.344 |    0.079 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.364 |   0.708 |    0.444 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.489 | 0.325 |   1.033 |    0.769 | 
     | Reg_file/\REG_reg[3][5]    | SN ^       | SDFFSQX2M | 0.506 | 0.033 |   1.066 |    0.801 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.264 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.274 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.347 | 
     | scan_clk__L3_I0         | A ^ -> Y v | INVXLM     | 0.090 | 0.070 |   0.153 |    0.417 | 
     | scan_clk__L4_I0         | A v -> Y ^ | INVXLM     | 0.116 | 0.091 |   0.243 |    0.507 | 
     | scan_clk__L5_I0         | A ^ -> Y v | INVXLM     | 0.073 | 0.056 |   0.299 |    0.563 | 
     | scan_clk__L6_I0         | A v -> Y ^ | INVXLM     | 0.075 | 0.063 |   0.362 |    0.627 | 
     | U0_mux2X1/U1            | B ^ -> Y ^ | MX2X6M     | 0.138 | 0.130 |   0.492 |    0.757 | 
     | REF_SCAN_CLK__L1_I0     | A ^ -> Y v | CLKINVX40M | 0.050 | 0.055 |   0.547 |    0.811 | 
     | REF_SCAN_CLK__L2_I0     | A v -> Y ^ | CLKINVX40M | 0.097 | 0.069 |   0.616 |    0.880 | 
     | Reg_file/\REG_reg[3][5] | CK ^       | SDFFSQX2M  | 0.107 | 0.022 |   0.638 |    0.902 | 
     +----------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin CLK_DIV_2/\counter_reg[0] /CK 
Endpoint:   CLK_DIV_2/\counter_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.634
+ Hold                         -0.065
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.670
  Arrival Time                  1.014
  Slack Time                    0.344
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.344 | 
     | U6_mux2X1/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.056 | 0.347 |   0.347 |    0.003 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.075 | 0.364 |   0.711 |    0.367 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.444 | 0.293 |   1.004 |    0.660 | 
     | CLK_DIV_2/\counter_reg[0]  | RN ^       | SDFFRQX2M | 0.463 | 0.010 |   1.014 |    0.670 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.344 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.354 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.427 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.157 | 0.148 |   0.230 |    0.574 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.090 | 0.085 |   0.315 |    0.659 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.069 | 0.055 |   0.371 |    0.715 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.201 | 0.131 |   0.502 |    0.846 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.038 | 0.075 |   0.577 |    0.921 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.019 | 0.030 |   0.607 |    0.951 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.030 | 0.024 |   0.631 |    0.975 | 
     | CLK_DIV_2/\counter_reg[0] | CK ^       | SDFFRQX2M  | 0.030 | 0.004 |   0.634 |    0.978 | 
     +------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin CLK_DIV_2/flag_reg/CK 
Endpoint:   CLK_DIV_2/flag_reg/RN (^) checked with  leading edge of 'SCAN_CLK'
Beginpoint: scan_rst              (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.635
+ Hold                         -0.064
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.671
  Arrival Time                  1.023
  Slack Time                    0.352
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.352 | 
     | U6_mux2X1/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.056 | 0.347 |   0.347 |   -0.005 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.075 | 0.364 |   0.711 |    0.359 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.444 | 0.293 |   1.004 |    0.652 | 
     | CLK_DIV_2/flag_reg         | RN ^       | SDFFRQX2M | 0.481 | 0.019 |   1.023 |    0.671 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------+ 
     |       Instance       |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                      |            |            |       |       |  Time   |   Time   | 
     |----------------------+------------+------------+-------+-------+---------+----------| 
     |                      | scan_clk ^ |            | 0.000 |       |   0.000 |    0.352 | 
     | scan_clk__L1_I0      | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.363 | 
     | scan_clk__L2_I0      | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.435 | 
     | U1_mux2X1/U1         | B ^ -> Y ^ | MX2X2M     | 0.157 | 0.148 |   0.230 |    0.583 | 
     | UART_SCAN_CLK__L1_I1 | A ^ -> Y ^ | CLKBUFX1M  | 0.090 | 0.085 |   0.315 |    0.668 | 
     | UART_SCAN_CLK__L2_I1 | A ^ -> Y v | INVXLM     | 0.069 | 0.055 |   0.370 |    0.723 | 
     | UART_SCAN_CLK__L3_I1 | A v -> Y ^ | INVXLM     | 0.201 | 0.131 |   0.502 |    0.854 | 
     | UART_SCAN_CLK__L4_I1 | A ^ -> Y ^ | CLKBUFX40M | 0.038 | 0.075 |   0.577 |    0.930 | 
     | UART_SCAN_CLK__L5_I0 | A ^ -> Y v | CLKINVX40M | 0.019 | 0.030 |   0.607 |    0.959 | 
     | UART_SCAN_CLK__L6_I0 | A v -> Y ^ | CLKINVX32M | 0.030 | 0.024 |   0.631 |    0.983 | 
     | CLK_DIV_2/flag_reg   | CK ^       | SDFFRQX2M  | 0.031 | 0.004 |   0.635 |    0.987 | 
     +-------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin FIFO/DUT0/\REG_reg[1] /CK 
Endpoint:   FIFO/DUT0/\REG_reg[1] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                  (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.647
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.685
  Arrival Time                  1.044
  Slack Time                    0.359
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.359 | 
     | U6_mux2X1/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.056 | 0.347 |   0.347 |   -0.011 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.075 | 0.364 |   0.711 |    0.353 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.444 | 0.293 |   1.004 |    0.646 | 
     | FIFO/DUT0/\REG_reg[1]      | RN ^       | SDFFRQX2M | 0.507 | 0.039 |   1.044 |    0.685 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.359 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.369 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.441 | 
     | scan_clk__L3_I0         | A ^ -> Y v | INVXLM     | 0.090 | 0.070 |   0.153 |    0.511 | 
     | scan_clk__L4_I1         | A v -> Y v | CLKBUFX1M  | 0.070 | 0.093 |   0.246 |    0.604 | 
     | scan_clk__L5_I1         | A v -> Y v | CLKBUFX1M  | 0.091 | 0.100 |   0.346 |    0.705 | 
     | scan_clk__L6_I1         | A v -> Y v | CLKBUFX32M | 0.034 | 0.073 |   0.419 |    0.777 | 
     | scan_clk__L7_I0         | A v -> Y ^ | CLKINVX40M | 0.016 | 0.031 |   0.449 |    0.808 | 
     | U3_mux2X1/U1            | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.107 |   0.556 |    0.915 | 
     | UART_TX_SCAN_CLK__L1_I0 | A ^ -> Y ^ | CLKBUFX40M | 0.064 | 0.083 |   0.639 |    0.998 | 
     | FIFO/DUT0/\REG_reg[1]   | CK ^       | SDFFRQX2M  | 0.065 | 0.008 |   0.647 |    1.006 | 
     +----------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin CLK_DIV_2/\counter_reg[7] /CK 
Endpoint:   CLK_DIV_2/\counter_reg[7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.636
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.672
  Arrival Time                  1.036
  Slack Time                    0.364
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.364 | 
     | U6_mux2X1/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.056 | 0.347 |   0.347 |   -0.017 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.075 | 0.364 |   0.711 |    0.347 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.444 | 0.293 |   1.004 |    0.640 | 
     | CLK_DIV_2/\counter_reg[7]  | RN ^       | SDFFRQX2M | 0.499 | 0.032 |   1.036 |    0.672 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.364 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.374 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.447 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.157 | 0.148 |   0.230 |    0.594 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.090 | 0.085 |   0.315 |    0.679 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.069 | 0.055 |   0.370 |    0.735 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.201 | 0.131 |   0.502 |    0.866 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.038 | 0.075 |   0.577 |    0.941 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.019 | 0.030 |   0.607 |    0.971 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.030 | 0.024 |   0.631 |    0.995 | 
     | CLK_DIV_2/\counter_reg[7] | CK ^       | SDFFRQX2M  | 0.031 | 0.005 |   0.636 |    1.000 | 
     +------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin CLK_DIV_2/\counter_reg[5] /CK 
Endpoint:   CLK_DIV_2/\counter_reg[5] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.636
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.672
  Arrival Time                  1.037
  Slack Time                    0.364
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.364 | 
     | U6_mux2X1/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.056 | 0.347 |   0.347 |   -0.017 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.075 | 0.364 |   0.711 |    0.347 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.444 | 0.293 |   1.004 |    0.640 | 
     | CLK_DIV_2/\counter_reg[5]  | RN ^       | SDFFRQX2M | 0.499 | 0.033 |   1.037 |    0.672 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.364 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.375 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.447 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.157 | 0.148 |   0.230 |    0.595 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.090 | 0.085 |   0.315 |    0.680 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.069 | 0.055 |   0.371 |    0.735 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.201 | 0.131 |   0.502 |    0.866 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.038 | 0.075 |   0.577 |    0.942 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.019 | 0.030 |   0.607 |    0.971 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.030 | 0.024 |   0.631 |    0.995 | 
     | CLK_DIV_2/\counter_reg[5] | CK ^       | SDFFRQX2M  | 0.031 | 0.005 |   0.636 |    1.000 | 
     +------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin CLK_DIV_2/\counter_reg[4] /CK 
Endpoint:   CLK_DIV_2/\counter_reg[4] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.636
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.672
  Arrival Time                  1.037
  Slack Time                    0.364
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.364 | 
     | U6_mux2X1/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.056 | 0.347 |   0.347 |   -0.017 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.075 | 0.364 |   0.711 |    0.347 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.444 | 0.293 |   1.004 |    0.640 | 
     | CLK_DIV_2/\counter_reg[4]  | RN ^       | SDFFRQX2M | 0.499 | 0.032 |   1.037 |    0.672 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.364 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.375 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.447 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.157 | 0.148 |   0.230 |    0.595 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.090 | 0.085 |   0.315 |    0.680 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.069 | 0.055 |   0.370 |    0.735 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.201 | 0.131 |   0.502 |    0.866 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.038 | 0.075 |   0.577 |    0.942 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.019 | 0.030 |   0.607 |    0.971 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.030 | 0.024 |   0.631 |    0.995 | 
     | CLK_DIV_2/\counter_reg[4] | CK ^       | SDFFRQX2M  | 0.031 | 0.005 |   0.636 |    1.000 | 
     +------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin CLK_DIV_2/\counter_reg[6] /CK 
Endpoint:   CLK_DIV_2/\counter_reg[6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.636
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.672
  Arrival Time                  1.037
  Slack Time                    0.364
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.364 | 
     | U6_mux2X1/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.056 | 0.347 |   0.347 |   -0.017 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.075 | 0.364 |   0.711 |    0.347 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.444 | 0.293 |   1.004 |    0.640 | 
     | CLK_DIV_2/\counter_reg[6]  | RN ^       | SDFFRQX2M | 0.499 | 0.033 |   1.037 |    0.672 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.364 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.375 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.447 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.157 | 0.148 |   0.230 |    0.595 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.090 | 0.085 |   0.315 |    0.680 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.069 | 0.055 |   0.370 |    0.735 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.201 | 0.131 |   0.502 |    0.866 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.038 | 0.075 |   0.577 |    0.942 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.019 | 0.030 |   0.607 |    0.971 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.030 | 0.024 |   0.631 |    0.995 | 
     | CLK_DIV_2/\counter_reg[6] | CK ^       | SDFFRQX2M  | 0.031 | 0.005 |   0.636 |    1.000 | 
     +------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin CLK_DIV_2/\counter_reg[3] /CK 
Endpoint:   CLK_DIV_2/\counter_reg[3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.636
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.672
  Arrival Time                  1.037
  Slack Time                    0.365
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.365 | 
     | U6_mux2X1/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.056 | 0.347 |   0.347 |   -0.017 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.075 | 0.364 |   0.711 |    0.347 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.444 | 0.293 |   1.004 |    0.640 | 
     | CLK_DIV_2/\counter_reg[3]  | RN ^       | SDFFRQX2M | 0.499 | 0.033 |   1.037 |    0.672 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.365 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.375 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.447 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.157 | 0.148 |   0.230 |    0.595 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.090 | 0.085 |   0.315 |    0.680 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.069 | 0.055 |   0.371 |    0.735 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.201 | 0.131 |   0.502 |    0.866 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.038 | 0.075 |   0.577 |    0.942 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.019 | 0.030 |   0.607 |    0.972 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.030 | 0.024 |   0.631 |    0.995 | 
     | CLK_DIV_2/\counter_reg[3] | CK ^       | SDFFRQX2M  | 0.031 | 0.005 |   0.636 |    1.000 | 
     +------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin CLK_DIV_2/\counter_reg[2] /CK 
Endpoint:   CLK_DIV_2/\counter_reg[2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.635
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.672
  Arrival Time                  1.037
  Slack Time                    0.365
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.365 | 
     | U6_mux2X1/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.056 | 0.347 |   0.347 |   -0.018 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.075 | 0.364 |   0.711 |    0.347 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.444 | 0.293 |   1.004 |    0.639 | 
     | CLK_DIV_2/\counter_reg[2]  | RN ^       | SDFFRQX2M | 0.499 | 0.033 |   1.037 |    0.672 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.365 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.375 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.448 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.157 | 0.148 |   0.230 |    0.595 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.090 | 0.085 |   0.315 |    0.680 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.069 | 0.055 |   0.370 |    0.735 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.201 | 0.131 |   0.502 |    0.867 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.038 | 0.075 |   0.577 |    0.942 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.019 | 0.030 |   0.607 |    0.972 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.030 | 0.024 |   0.631 |    0.996 | 
     | CLK_DIV_2/\counter_reg[2] | CK ^       | SDFFRQX2M  | 0.031 | 0.005 |   0.635 |    1.000 | 
     +------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin CLK_DIV_2/\counter_reg[1] /CK 
Endpoint:   CLK_DIV_2/\counter_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.635
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.672
  Arrival Time                  1.037
  Slack Time                    0.365
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.365 | 
     | U6_mux2X1/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.056 | 0.347 |   0.347 |   -0.018 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.075 | 0.364 |   0.711 |    0.346 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.444 | 0.293 |   1.004 |    0.639 | 
     | CLK_DIV_2/\counter_reg[1]  | RN ^       | SDFFRQX2M | 0.499 | 0.033 |   1.037 |    0.672 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.365 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.375 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.448 | 
     | U1_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.157 | 0.148 |   0.230 |    0.595 | 
     | UART_SCAN_CLK__L1_I1      | A ^ -> Y ^ | CLKBUFX1M  | 0.090 | 0.085 |   0.315 |    0.680 | 
     | UART_SCAN_CLK__L2_I1      | A ^ -> Y v | INVXLM     | 0.069 | 0.055 |   0.370 |    0.736 | 
     | UART_SCAN_CLK__L3_I1      | A v -> Y ^ | INVXLM     | 0.201 | 0.131 |   0.502 |    0.867 | 
     | UART_SCAN_CLK__L4_I1      | A ^ -> Y ^ | CLKBUFX40M | 0.038 | 0.075 |   0.577 |    0.942 | 
     | UART_SCAN_CLK__L5_I0      | A ^ -> Y v | CLKINVX40M | 0.019 | 0.030 |   0.607 |    0.972 | 
     | UART_SCAN_CLK__L6_I0      | A v -> Y ^ | CLKINVX32M | 0.030 | 0.024 |   0.631 |    0.996 | 
     | CLK_DIV_2/\counter_reg[1] | CK ^       | SDFFRQX2M  | 0.031 | 0.004 |   0.635 |    1.000 | 
     +------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin DATA_SYNC/EN_PULSE_reg/CK 
Endpoint:   DATA_SYNC/EN_PULSE_reg/RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                  (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.632
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.671
  Arrival Time                  1.038
  Slack Time                    0.367
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.367 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.344 |   0.344 |   -0.024 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.364 |   0.708 |    0.341 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.489 | 0.325 |   1.033 |    0.666 | 
     | DATA_SYNC/EN_PULSE_reg     | RN ^       | SDFFRQX2M | 0.490 | 0.005 |   1.038 |    0.671 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance        |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                        |            |            |       |       |  Time   |   Time   | 
     |------------------------+------------+------------+-------+-------+---------+----------| 
     |                        | scan_clk ^ |            | 0.000 |       |   0.000 |    0.367 | 
     | scan_clk__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.378 | 
     | scan_clk__L2_I0        | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.450 | 
     | scan_clk__L3_I0        | A ^ -> Y v | INVXLM     | 0.090 | 0.070 |   0.153 |    0.520 | 
     | scan_clk__L4_I0        | A v -> Y ^ | INVXLM     | 0.116 | 0.091 |   0.243 |    0.610 | 
     | scan_clk__L5_I0        | A ^ -> Y v | INVXLM     | 0.073 | 0.056 |   0.299 |    0.666 | 
     | scan_clk__L6_I0        | A v -> Y ^ | INVXLM     | 0.075 | 0.063 |   0.362 |    0.730 | 
     | U0_mux2X1/U1           | B ^ -> Y ^ | MX2X6M     | 0.138 | 0.130 |   0.492 |    0.860 | 
     | REF_SCAN_CLK__L1_I0    | A ^ -> Y v | CLKINVX40M | 0.050 | 0.055 |   0.547 |    0.915 | 
     | REF_SCAN_CLK__L2_I0    | A v -> Y ^ | CLKINVX40M | 0.097 | 0.069 |   0.616 |    0.983 | 
     | DATA_SYNC/EN_PULSE_reg | CK ^       | SDFFRQX2M  | 0.107 | 0.017 |   0.632 |    1.000 | 
     +---------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin DATA_SYNC/\SYNC_BUS_reg[3] /CK 
Endpoint:   DATA_SYNC/\SYNC_BUS_reg[3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.632
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.670
  Arrival Time                  1.039
  Slack Time                    0.369
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.369 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.344 |   0.344 |   -0.025 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.364 |   0.708 |    0.339 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.489 | 0.325 |   1.033 |    0.664 | 
     | DATA_SYNC/\SYNC_BUS_reg[3] | RN ^       | SDFFRQX2M | 0.490 | 0.006 |   1.039 |    0.670 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.369 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.379 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.452 | 
     | scan_clk__L3_I0            | A ^ -> Y v | INVXLM     | 0.090 | 0.070 |   0.153 |    0.521 | 
     | scan_clk__L4_I0            | A v -> Y ^ | INVXLM     | 0.116 | 0.091 |   0.243 |    0.612 | 
     | scan_clk__L5_I0            | A ^ -> Y v | INVXLM     | 0.073 | 0.056 |   0.299 |    0.668 | 
     | scan_clk__L6_I0            | A v -> Y ^ | INVXLM     | 0.075 | 0.063 |   0.362 |    0.731 | 
     | U0_mux2X1/U1               | B ^ -> Y ^ | MX2X6M     | 0.138 | 0.130 |   0.492 |    0.861 | 
     | REF_SCAN_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.055 |   0.547 |    0.916 | 
     | REF_SCAN_CLK__L2_I0        | A v -> Y ^ | CLKINVX40M | 0.097 | 0.069 |   0.616 |    0.985 | 
     | DATA_SYNC/\SYNC_BUS_reg[3] | CK ^       | SDFFRQX2M  | 0.107 | 0.016 |   0.632 |    1.001 | 
     +-------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin SYS_CTRL/\current_state_reg[3] /CK 
Endpoint:   SYS_CTRL/\current_state_reg[3] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.634
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.672
  Arrival Time                  1.042
  Slack Time                    0.369
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.369 | 
     | U5_mux2X1/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.344 |   0.344 |   -0.026 | 
     | U5_mux2X1/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.364 |   0.708 |    0.339 | 
     | U5_mux2X1/U1                   | B ^ -> Y ^ | MX2X8M    | 0.489 | 0.325 |   1.033 |    0.664 | 
     | SYS_CTRL/\current_state_reg[3] | RN ^       | SDFFRQX2M | 0.490 | 0.009 |   1.042 |    0.672 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.369 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.380 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.452 | 
     | scan_clk__L3_I0                | A ^ -> Y v | INVXLM     | 0.090 | 0.070 |   0.153 |    0.522 | 
     | scan_clk__L4_I0                | A v -> Y ^ | INVXLM     | 0.116 | 0.091 |   0.243 |    0.612 | 
     | scan_clk__L5_I0                | A ^ -> Y v | INVXLM     | 0.073 | 0.056 |   0.299 |    0.668 | 
     | scan_clk__L6_I0                | A v -> Y ^ | INVXLM     | 0.075 | 0.063 |   0.362 |    0.732 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^ | MX2X6M     | 0.138 | 0.130 |   0.492 |    0.862 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.055 |   0.547 |    0.917 | 
     | REF_SCAN_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.097 | 0.069 |   0.616 |    0.985 | 
     | SYS_CTRL/\current_state_reg[3] | CK ^       | SDFFRQX2M  | 0.107 | 0.018 |   0.634 |    1.003 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin SYS_CTRL/\current_state_reg[1] /CK 
Endpoint:   SYS_CTRL/\current_state_reg[1] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.634
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.672
  Arrival Time                  1.041
  Slack Time                    0.369
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.369 | 
     | U5_mux2X1/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.344 |   0.344 |   -0.026 | 
     | U5_mux2X1/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.364 |   0.708 |    0.339 | 
     | U5_mux2X1/U1                   | B ^ -> Y ^ | MX2X8M    | 0.489 | 0.325 |   1.033 |    0.664 | 
     | SYS_CTRL/\current_state_reg[1] | RN ^       | SDFFRQX2M | 0.490 | 0.008 |   1.041 |    0.672 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.369 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.380 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.452 | 
     | scan_clk__L3_I0                | A ^ -> Y v | INVXLM     | 0.090 | 0.070 |   0.153 |    0.522 | 
     | scan_clk__L4_I0                | A v -> Y ^ | INVXLM     | 0.116 | 0.091 |   0.243 |    0.612 | 
     | scan_clk__L5_I0                | A ^ -> Y v | INVXLM     | 0.073 | 0.056 |   0.299 |    0.668 | 
     | scan_clk__L6_I0                | A v -> Y ^ | INVXLM     | 0.075 | 0.063 |   0.362 |    0.732 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^ | MX2X6M     | 0.138 | 0.130 |   0.492 |    0.862 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.055 |   0.547 |    0.917 | 
     | REF_SCAN_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.097 | 0.069 |   0.616 |    0.985 | 
     | SYS_CTRL/\current_state_reg[1] | CK ^       | SDFFRQX2M  | 0.107 | 0.018 |   0.634 |    1.003 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin DATA_SYNC/\SYNC_BUS_reg[2] /CK 
Endpoint:   DATA_SYNC/\SYNC_BUS_reg[2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.632
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.670
  Arrival Time                  1.040
  Slack Time                    0.369
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.369 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.344 |   0.344 |   -0.026 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.364 |   0.708 |    0.339 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.489 | 0.325 |   1.033 |    0.664 | 
     | DATA_SYNC/\SYNC_BUS_reg[2] | RN ^       | SDFFRQX2M | 0.490 | 0.007 |   1.040 |    0.670 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.369 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.380 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.452 | 
     | scan_clk__L3_I0            | A ^ -> Y v | INVXLM     | 0.090 | 0.070 |   0.153 |    0.522 | 
     | scan_clk__L4_I0            | A v -> Y ^ | INVXLM     | 0.116 | 0.091 |   0.243 |    0.613 | 
     | scan_clk__L5_I0            | A ^ -> Y v | INVXLM     | 0.073 | 0.056 |   0.299 |    0.668 | 
     | scan_clk__L6_I0            | A v -> Y ^ | INVXLM     | 0.075 | 0.063 |   0.362 |    0.732 | 
     | U0_mux2X1/U1               | B ^ -> Y ^ | MX2X6M     | 0.138 | 0.130 |   0.492 |    0.862 | 
     | REF_SCAN_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.055 |   0.547 |    0.917 | 
     | REF_SCAN_CLK__L2_I0        | A v -> Y ^ | CLKINVX40M | 0.097 | 0.069 |   0.616 |    0.985 | 
     | DATA_SYNC/\SYNC_BUS_reg[2] | CK ^       | SDFFRQX2M  | 0.107 | 0.016 |   0.632 |    1.002 | 
     +-------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin SYS_CTRL/\current_state_reg[2] /CK 
Endpoint:   SYS_CTRL/\current_state_reg[2] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.633
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.672
  Arrival Time                  1.041
  Slack Time                    0.370
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.370 | 
     | U5_mux2X1/FE_PHC2_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.344 |   0.344 |   -0.026 | 
     | U5_mux2X1/FE_PHC5_scan_rst     | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.364 |   0.708 |    0.338 | 
     | U5_mux2X1/U1                   | B ^ -> Y ^ | MX2X8M    | 0.489 | 0.325 |   1.033 |    0.663 | 
     | SYS_CTRL/\current_state_reg[2] | RN ^       | SDFFRQX2M | 0.490 | 0.008 |   1.041 |    0.672 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |            |       |       |  Time   |   Time   | 
     |--------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |            | 0.000 |       |   0.000 |    0.370 | 
     | scan_clk__L1_I0                | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.380 | 
     | scan_clk__L2_I0                | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.452 | 
     | scan_clk__L3_I0                | A ^ -> Y v | INVXLM     | 0.090 | 0.070 |   0.153 |    0.522 | 
     | scan_clk__L4_I0                | A v -> Y ^ | INVXLM     | 0.116 | 0.091 |   0.243 |    0.613 | 
     | scan_clk__L5_I0                | A ^ -> Y v | INVXLM     | 0.073 | 0.056 |   0.299 |    0.669 | 
     | scan_clk__L6_I0                | A v -> Y ^ | INVXLM     | 0.075 | 0.063 |   0.362 |    0.732 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^ | MX2X6M     | 0.138 | 0.130 |   0.492 |    0.862 | 
     | REF_SCAN_CLK__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.050 | 0.055 |   0.547 |    0.917 | 
     | REF_SCAN_CLK__L2_I0            | A v -> Y ^ | CLKINVX40M | 0.097 | 0.069 |   0.616 |    0.986 | 
     | SYS_CTRL/\current_state_reg[2] | CK ^       | SDFFRQX2M  | 0.107 | 0.018 |   0.633 |    1.003 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin DATA_SYNC/\SYNC_BUS_reg[1] /CK 
Endpoint:   DATA_SYNC/\SYNC_BUS_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.633
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.671
  Arrival Time                  1.041
  Slack Time                    0.370
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.370 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.344 |   0.344 |   -0.026 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.364 |   0.708 |    0.338 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.489 | 0.325 |   1.033 |    0.663 | 
     | DATA_SYNC/\SYNC_BUS_reg[1] | RN ^       | SDFFRQX2M | 0.490 | 0.008 |   1.041 |    0.671 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.370 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.380 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.453 | 
     | scan_clk__L3_I0            | A ^ -> Y v | INVXLM     | 0.090 | 0.070 |   0.153 |    0.523 | 
     | scan_clk__L4_I0            | A v -> Y ^ | INVXLM     | 0.116 | 0.091 |   0.243 |    0.613 | 
     | scan_clk__L5_I0            | A ^ -> Y v | INVXLM     | 0.073 | 0.056 |   0.299 |    0.669 | 
     | scan_clk__L6_I0            | A v -> Y ^ | INVXLM     | 0.075 | 0.063 |   0.362 |    0.732 | 
     | U0_mux2X1/U1               | B ^ -> Y ^ | MX2X6M     | 0.138 | 0.130 |   0.492 |    0.862 | 
     | REF_SCAN_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.055 |   0.547 |    0.917 | 
     | REF_SCAN_CLK__L2_I0        | A v -> Y ^ | CLKINVX40M | 0.097 | 0.069 |   0.616 |    0.986 | 
     | DATA_SYNC/\SYNC_BUS_reg[1] | CK ^       | SDFFRQX2M  | 0.107 | 0.017 |   0.633 |    1.003 | 
     +-------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin DATA_SYNC/\SYNC_BUS_reg[4] /CK 
Endpoint:   DATA_SYNC/\SYNC_BUS_reg[4] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.632
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.670
  Arrival Time                  1.041
  Slack Time                    0.371
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.371 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.344 |   0.344 |   -0.028 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.364 |   0.708 |    0.337 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.489 | 0.325 |   1.033 |    0.662 | 
     | DATA_SYNC/\SYNC_BUS_reg[4] | RN ^       | SDFFRQX2M | 0.490 | 0.008 |   1.041 |    0.670 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.371 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.382 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.454 | 
     | scan_clk__L3_I0            | A ^ -> Y v | INVXLM     | 0.090 | 0.070 |   0.153 |    0.524 | 
     | scan_clk__L4_I0            | A v -> Y ^ | INVXLM     | 0.116 | 0.091 |   0.243 |    0.614 | 
     | scan_clk__L5_I0            | A ^ -> Y v | INVXLM     | 0.073 | 0.056 |   0.299 |    0.670 | 
     | scan_clk__L6_I0            | A v -> Y ^ | INVXLM     | 0.075 | 0.063 |   0.362 |    0.734 | 
     | U0_mux2X1/U1               | B ^ -> Y ^ | MX2X6M     | 0.138 | 0.130 |   0.492 |    0.864 | 
     | REF_SCAN_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.055 |   0.547 |    0.919 | 
     | REF_SCAN_CLK__L2_I0        | A v -> Y ^ | CLKINVX40M | 0.097 | 0.069 |   0.616 |    0.987 | 
     | DATA_SYNC/\SYNC_BUS_reg[4] | CK ^       | SDFFRQX2M  | 0.107 | 0.016 |   0.632 |    1.003 | 
     +-------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin DATA_SYNC/PULSE_GEN_OUT_reg/CK 
Endpoint:   DATA_SYNC/PULSE_GEN_OUT_reg/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.632
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.670
  Arrival Time                  1.042
  Slack Time                    0.372
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.372 | 
     | U5_mux2X1/FE_PHC2_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.344 |   0.344 |   -0.029 | 
     | U5_mux2X1/FE_PHC5_scan_rst  | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.364 |   0.708 |    0.336 | 
     | U5_mux2X1/U1                | B ^ -> Y ^ | MX2X8M    | 0.489 | 0.325 |   1.033 |    0.661 | 
     | DATA_SYNC/PULSE_GEN_OUT_reg | RN ^       | SDFFRQX2M | 0.490 | 0.009 |   1.042 |    0.670 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |            |       |       |  Time   |   Time   | 
     |-----------------------------+------------+------------+-------+-------+---------+----------| 
     |                             | scan_clk ^ |            | 0.000 |       |   0.000 |    0.372 | 
     | scan_clk__L1_I0             | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.382 | 
     | scan_clk__L2_I0             | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.455 | 
     | scan_clk__L3_I0             | A ^ -> Y v | INVXLM     | 0.090 | 0.070 |   0.153 |    0.525 | 
     | scan_clk__L4_I0             | A v -> Y ^ | INVXLM     | 0.116 | 0.091 |   0.243 |    0.615 | 
     | scan_clk__L5_I0             | A ^ -> Y v | INVXLM     | 0.073 | 0.056 |   0.299 |    0.671 | 
     | scan_clk__L6_I0             | A v -> Y ^ | INVXLM     | 0.075 | 0.063 |   0.362 |    0.735 | 
     | U0_mux2X1/U1                | B ^ -> Y ^ | MX2X6M     | 0.138 | 0.130 |   0.492 |    0.865 | 
     | REF_SCAN_CLK__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.050 | 0.055 |   0.547 |    0.919 | 
     | REF_SCAN_CLK__L2_I0         | A v -> Y ^ | CLKINVX40M | 0.097 | 0.069 |   0.616 |    0.988 | 
     | DATA_SYNC/PULSE_GEN_OUT_reg | CK ^       | SDFFRQX2M  | 0.107 | 0.016 |   0.632 |    1.004 | 
     +--------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin DATA_SYNC/\SYNC_BUS_reg[6] /CK 
Endpoint:   DATA_SYNC/\SYNC_BUS_reg[6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.631
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.669
  Arrival Time                  1.042
  Slack Time                    0.373
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.373 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.344 |   0.344 |   -0.030 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.364 |   0.708 |    0.335 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.489 | 0.325 |   1.033 |    0.660 | 
     | DATA_SYNC/\SYNC_BUS_reg[6] | RN ^       | SDFFRQX2M | 0.490 | 0.009 |   1.042 |    0.669 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.373 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.383 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.456 | 
     | scan_clk__L3_I0            | A ^ -> Y v | INVXLM     | 0.090 | 0.070 |   0.153 |    0.526 | 
     | scan_clk__L4_I0            | A v -> Y ^ | INVXLM     | 0.116 | 0.091 |   0.243 |    0.616 | 
     | scan_clk__L5_I0            | A ^ -> Y v | INVXLM     | 0.073 | 0.056 |   0.299 |    0.672 | 
     | scan_clk__L6_I0            | A v -> Y ^ | INVXLM     | 0.075 | 0.063 |   0.362 |    0.735 | 
     | U0_mux2X1/U1               | B ^ -> Y ^ | MX2X6M     | 0.138 | 0.130 |   0.492 |    0.865 | 
     | REF_SCAN_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.055 |   0.547 |    0.920 | 
     | REF_SCAN_CLK__L2_I0        | A v -> Y ^ | CLKINVX40M | 0.097 | 0.069 |   0.616 |    0.989 | 
     | DATA_SYNC/\SYNC_BUS_reg[6] | CK ^       | SDFFRQX2M  | 0.107 | 0.015 |   0.631 |    1.004 | 
     +-------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin SYS_CTRL/\ADDRESS_REG_reg[1] /CK 
Endpoint:   SYS_CTRL/\ADDRESS_REG_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.635
+ Hold                         -0.070
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.665
  Arrival Time                  1.039
  Slack Time                    0.374
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |            |          |       |       |  Time   |   Time   | 
     |------------------------------+------------+----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |          | 0.000 |       |   0.000 |   -0.374 | 
     | U5_mux2X1/FE_PHC2_scan_rst   | A ^ -> Y ^ | DLY4X1M  | 0.051 | 0.344 |   0.344 |   -0.030 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M  | 0.076 | 0.364 |   0.708 |    0.334 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M   | 0.489 | 0.325 |   1.033 |    0.659 | 
     | SYS_CTRL/\ADDRESS_REG_reg[1] | RN ^       | SDFFRX1M | 0.490 | 0.006 |   1.039 |    0.665 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.374 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.384 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.456 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.090 | 0.070 |   0.153 |    0.526 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.116 | 0.091 |   0.243 |    0.617 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.073 | 0.056 |   0.299 |    0.673 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.075 | 0.063 |   0.362 |    0.736 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.138 | 0.130 |   0.492 |    0.866 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.055 |   0.547 |    0.921 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.097 | 0.069 |   0.616 |    0.989 | 
     | SYS_CTRL/\ADDRESS_REG_reg[1] | CK ^       | SDFFRX1M   | 0.107 | 0.019 |   0.635 |    1.008 | 
     +---------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin FIFO/DUT0/\REG_reg[2] /CK 
Endpoint:   FIFO/DUT0/\REG_reg[2] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                  (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.647
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.685
  Arrival Time                  1.059
  Slack Time                    0.374
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.374 | 
     | U6_mux2X1/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.056 | 0.347 |   0.347 |   -0.026 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.075 | 0.364 |   0.711 |    0.338 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.444 | 0.293 |   1.004 |    0.630 | 
     | FIFO/DUT0/\REG_reg[2]      | RN ^       | SDFFRQX2M | 0.516 | 0.055 |   1.059 |    0.685 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.374 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.384 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.457 | 
     | scan_clk__L3_I0         | A ^ -> Y v | INVXLM     | 0.090 | 0.070 |   0.153 |    0.526 | 
     | scan_clk__L4_I1         | A v -> Y v | CLKBUFX1M  | 0.070 | 0.093 |   0.246 |    0.619 | 
     | scan_clk__L5_I1         | A v -> Y v | CLKBUFX1M  | 0.091 | 0.100 |   0.346 |    0.720 | 
     | scan_clk__L6_I1         | A v -> Y v | CLKBUFX32M | 0.034 | 0.073 |   0.419 |    0.793 | 
     | scan_clk__L7_I0         | A v -> Y ^ | CLKINVX40M | 0.016 | 0.031 |   0.449 |    0.823 | 
     | U3_mux2X1/U1            | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.107 |   0.556 |    0.930 | 
     | UART_TX_SCAN_CLK__L1_I0 | A ^ -> Y ^ | CLKBUFX40M | 0.064 | 0.083 |   0.639 |    1.013 | 
     | FIFO/DUT0/\REG_reg[2]   | CK ^       | SDFFRQX2M  | 0.065 | 0.008 |   0.647 |    1.021 | 
     +----------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin SYS_CTRL/\ADDRESS_REG_reg[3] /CK 
Endpoint:   SYS_CTRL/\ADDRESS_REG_reg[3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.634
+ Hold                         -0.070
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.665
  Arrival Time                  1.039
  Slack Time                    0.374
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |            |          |       |       |  Time   |   Time   | 
     |------------------------------+------------+----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |          | 0.000 |       |   0.000 |   -0.374 | 
     | U5_mux2X1/FE_PHC2_scan_rst   | A ^ -> Y ^ | DLY4X1M  | 0.051 | 0.344 |   0.344 |   -0.031 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M  | 0.076 | 0.364 |   0.708 |    0.334 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M   | 0.489 | 0.325 |   1.033 |    0.659 | 
     | SYS_CTRL/\ADDRESS_REG_reg[3] | RN ^       | SDFFRX1M | 0.490 | 0.006 |   1.039 |    0.665 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.374 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.384 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.457 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.090 | 0.070 |   0.153 |    0.527 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.116 | 0.091 |   0.243 |    0.617 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.073 | 0.056 |   0.299 |    0.673 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.075 | 0.063 |   0.362 |    0.737 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.138 | 0.130 |   0.492 |    0.867 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.055 |   0.547 |    0.921 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.097 | 0.069 |   0.616 |    0.990 | 
     | SYS_CTRL/\ADDRESS_REG_reg[3] | CK ^       | SDFFRX1M   | 0.107 | 0.018 |   0.634 |    1.008 | 
     +---------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin SYS_CTRL/\ADDRESS_REG_reg[2] /CK 
Endpoint:   SYS_CTRL/\ADDRESS_REG_reg[2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.633
+ Hold                         -0.070
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.664
  Arrival Time                  1.038
  Slack Time                    0.375
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                              |            |          |       |       |  Time   |   Time   | 
     |------------------------------+------------+----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |          | 0.000 |       |   0.000 |   -0.375 | 
     | U5_mux2X1/FE_PHC2_scan_rst   | A ^ -> Y ^ | DLY4X1M  | 0.051 | 0.344 |   0.344 |   -0.031 | 
     | U5_mux2X1/FE_PHC5_scan_rst   | A ^ -> Y ^ | DLY4X1M  | 0.076 | 0.364 |   0.708 |    0.333 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | MX2X8M   | 0.489 | 0.325 |   1.033 |    0.658 | 
     | SYS_CTRL/\ADDRESS_REG_reg[2] | RN ^       | SDFFRX1M | 0.490 | 0.005 |   1.038 |    0.664 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |            | 0.000 |       |   0.000 |    0.375 | 
     | scan_clk__L1_I0              | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.385 | 
     | scan_clk__L2_I0              | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.457 | 
     | scan_clk__L3_I0              | A ^ -> Y v | INVXLM     | 0.090 | 0.070 |   0.153 |    0.527 | 
     | scan_clk__L4_I0              | A v -> Y ^ | INVXLM     | 0.116 | 0.091 |   0.243 |    0.618 | 
     | scan_clk__L5_I0              | A ^ -> Y v | INVXLM     | 0.073 | 0.056 |   0.299 |    0.674 | 
     | scan_clk__L6_I0              | A v -> Y ^ | INVXLM     | 0.075 | 0.063 |   0.362 |    0.737 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M     | 0.138 | 0.130 |   0.492 |    0.867 | 
     | REF_SCAN_CLK__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.050 | 0.055 |   0.547 |    0.922 | 
     | REF_SCAN_CLK__L2_I0          | A v -> Y ^ | CLKINVX40M | 0.097 | 0.069 |   0.616 |    0.990 | 
     | SYS_CTRL/\ADDRESS_REG_reg[2] | CK ^       | SDFFRX1M   | 0.107 | 0.018 |   0.633 |    1.008 | 
     +---------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin DATA_SYNC/\SYNC_BUS_reg[5] /CK 
Endpoint:   DATA_SYNC/\SYNC_BUS_reg[5] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                       (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.629
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.667
  Arrival Time                  1.041
  Slack Time                    0.375
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.375 | 
     | U5_mux2X1/FE_PHC2_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.051 | 0.344 |   0.344 |   -0.031 | 
     | U5_mux2X1/FE_PHC5_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.076 | 0.364 |   0.708 |    0.333 | 
     | U5_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.489 | 0.325 |   1.033 |    0.658 | 
     | DATA_SYNC/\SYNC_BUS_reg[5] | RN ^       | SDFFRQX2M | 0.490 | 0.008 |   1.041 |    0.667 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |            |       |       |  Time   |   Time   | 
     |----------------------------+------------+------------+-------+-------+---------+----------| 
     |                            | scan_clk ^ |            | 0.000 |       |   0.000 |    0.375 | 
     | scan_clk__L1_I0            | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.385 | 
     | scan_clk__L2_I0            | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.457 | 
     | scan_clk__L3_I0            | A ^ -> Y v | INVXLM     | 0.090 | 0.070 |   0.153 |    0.527 | 
     | scan_clk__L4_I0            | A v -> Y ^ | INVXLM     | 0.116 | 0.091 |   0.243 |    0.618 | 
     | scan_clk__L5_I0            | A ^ -> Y v | INVXLM     | 0.073 | 0.056 |   0.299 |    0.674 | 
     | scan_clk__L6_I0            | A v -> Y ^ | INVXLM     | 0.075 | 0.063 |   0.362 |    0.737 | 
     | U0_mux2X1/U1               | B ^ -> Y ^ | MX2X6M     | 0.138 | 0.130 |   0.492 |    0.867 | 
     | REF_SCAN_CLK__L1_I0        | A ^ -> Y v | CLKINVX40M | 0.050 | 0.055 |   0.547 |    0.922 | 
     | REF_SCAN_CLK__L2_I0        | A v -> Y ^ | CLKINVX40M | 0.097 | 0.069 |   0.616 |    0.990 | 
     | DATA_SYNC/\SYNC_BUS_reg[5] | CK ^       | SDFFRQX2M  | 0.106 | 0.013 |   0.629 |    1.003 | 
     +-------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin FIFO/DUT0/\REG_reg[3] /CK 
Endpoint:   FIFO/DUT0/\REG_reg[3] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                  (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.649
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.687
  Arrival Time                  1.062
  Slack Time                    0.375
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.375 | 
     | U6_mux2X1/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.056 | 0.347 |   0.347 |   -0.027 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.075 | 0.364 |   0.711 |    0.337 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.444 | 0.293 |   1.004 |    0.629 | 
     | FIFO/DUT0/\REG_reg[3]      | RN ^       | SDFFRQX2M | 0.517 | 0.058 |   1.062 |    0.687 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.375 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.385 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.458 | 
     | scan_clk__L3_I0         | A ^ -> Y v | INVXLM     | 0.090 | 0.070 |   0.153 |    0.528 | 
     | scan_clk__L4_I1         | A v -> Y v | CLKBUFX1M  | 0.070 | 0.093 |   0.246 |    0.620 | 
     | scan_clk__L5_I1         | A v -> Y v | CLKBUFX1M  | 0.091 | 0.100 |   0.346 |    0.721 | 
     | scan_clk__L6_I1         | A v -> Y v | CLKBUFX32M | 0.034 | 0.073 |   0.419 |    0.794 | 
     | scan_clk__L7_I0         | A v -> Y ^ | CLKINVX40M | 0.016 | 0.031 |   0.449 |    0.824 | 
     | U3_mux2X1/U1            | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.107 |   0.556 |    0.931 | 
     | UART_TX_SCAN_CLK__L1_I0 | A ^ -> Y ^ | CLKBUFX40M | 0.064 | 0.083 |   0.639 |    1.014 | 
     | FIFO/DUT0/\REG_reg[3]   | CK ^       | SDFFRQX2M  | 0.066 | 0.010 |   0.649 |    1.024 | 
     +----------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin FIFO/DUT0/\SYNC_reg[0] /CK 
Endpoint:   FIFO/DUT0/\SYNC_reg[0] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.648
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.686
  Arrival Time                  1.062
  Slack Time                    0.375
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.375 | 
     | U6_mux2X1/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.056 | 0.347 |   0.347 |   -0.028 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.075 | 0.364 |   0.711 |    0.336 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.444 | 0.293 |   1.004 |    0.629 | 
     | FIFO/DUT0/\SYNC_reg[0]     | RN ^       | SDFFRQX2M | 0.517 | 0.057 |   1.062 |    0.686 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.375 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.386 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.458 | 
     | scan_clk__L3_I0         | A ^ -> Y v | INVXLM     | 0.090 | 0.070 |   0.153 |    0.528 | 
     | scan_clk__L4_I1         | A v -> Y v | CLKBUFX1M  | 0.070 | 0.093 |   0.246 |    0.621 | 
     | scan_clk__L5_I1         | A v -> Y v | CLKBUFX1M  | 0.091 | 0.100 |   0.346 |    0.721 | 
     | scan_clk__L6_I1         | A v -> Y v | CLKBUFX32M | 0.034 | 0.073 |   0.419 |    0.794 | 
     | scan_clk__L7_I0         | A v -> Y ^ | CLKINVX40M | 0.016 | 0.031 |   0.449 |    0.825 | 
     | U3_mux2X1/U1            | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.107 |   0.556 |    0.932 | 
     | UART_TX_SCAN_CLK__L1_I0 | A ^ -> Y ^ | CLKBUFX40M | 0.064 | 0.083 |   0.639 |    1.015 | 
     | FIFO/DUT0/\SYNC_reg[0]  | CK ^       | SDFFRQX2M  | 0.065 | 0.009 |   0.648 |    1.024 | 
     +----------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin FIFO/DUT0/\SYNC_reg[1] /CK 
Endpoint:   FIFO/DUT0/\SYNC_reg[1] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.648
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.686
  Arrival Time                  1.061
  Slack Time                    0.375
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.375 | 
     | U6_mux2X1/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.056 | 0.347 |   0.347 |   -0.028 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.075 | 0.364 |   0.711 |    0.336 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.444 | 0.293 |   1.004 |    0.629 | 
     | FIFO/DUT0/\SYNC_reg[1]     | RN ^       | SDFFRQX2M | 0.517 | 0.057 |   1.061 |    0.686 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.375 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.386 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.458 | 
     | scan_clk__L3_I0         | A ^ -> Y v | INVXLM     | 0.090 | 0.070 |   0.153 |    0.528 | 
     | scan_clk__L4_I1         | A v -> Y v | CLKBUFX1M  | 0.070 | 0.093 |   0.246 |    0.621 | 
     | scan_clk__L5_I1         | A v -> Y v | CLKBUFX1M  | 0.091 | 0.100 |   0.346 |    0.721 | 
     | scan_clk__L6_I1         | A v -> Y v | CLKBUFX32M | 0.034 | 0.073 |   0.419 |    0.794 | 
     | scan_clk__L7_I0         | A v -> Y ^ | CLKINVX40M | 0.016 | 0.031 |   0.449 |    0.825 | 
     | U3_mux2X1/U1            | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.107 |   0.556 |    0.932 | 
     | UART_TX_SCAN_CLK__L1_I0 | A ^ -> Y ^ | CLKBUFX40M | 0.064 | 0.083 |   0.639 |    1.015 | 
     | FIFO/DUT0/\SYNC_reg[1]  | CK ^       | SDFFRQX2M  | 0.065 | 0.009 |   0.648 |    1.024 | 
     +----------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin FIFO/DUT3/\RD_PTR_reg[3] /CK 
Endpoint:   FIFO/DUT3/\RD_PTR_reg[3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.650
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.688
  Arrival Time                  1.064
  Slack Time                    0.376
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.376 | 
     | U6_mux2X1/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.056 | 0.347 |   0.347 |   -0.029 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.075 | 0.364 |   0.711 |    0.335 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.444 | 0.293 |   1.004 |    0.628 | 
     | FIFO/DUT3/\RD_PTR_reg[3]   | RN ^       | SDFFRQX2M | 0.517 | 0.060 |   1.064 |    0.688 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.376 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.387 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.459 | 
     | scan_clk__L3_I0          | A ^ -> Y v | INVXLM     | 0.090 | 0.070 |   0.153 |    0.529 | 
     | scan_clk__L4_I1          | A v -> Y v | CLKBUFX1M  | 0.070 | 0.093 |   0.246 |    0.622 | 
     | scan_clk__L5_I1          | A v -> Y v | CLKBUFX1M  | 0.091 | 0.100 |   0.346 |    0.722 | 
     | scan_clk__L6_I1          | A v -> Y v | CLKBUFX32M | 0.034 | 0.073 |   0.419 |    0.795 | 
     | scan_clk__L7_I0          | A v -> Y ^ | CLKINVX40M | 0.016 | 0.031 |   0.449 |    0.826 | 
     | U3_mux2X1/U1             | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.107 |   0.556 |    0.933 | 
     | UART_TX_SCAN_CLK__L1_I0  | A ^ -> Y ^ | CLKBUFX40M | 0.064 | 0.083 |   0.639 |    1.016 | 
     | FIFO/DUT3/\RD_PTR_reg[3] | CK ^       | SDFFRQX2M  | 0.066 | 0.011 |   0.650 |    1.026 | 
     +-----------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin FIFO/DUT0/\SYNC_reg[2] /CK 
Endpoint:   FIFO/DUT0/\SYNC_reg[2] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.650
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.688
  Arrival Time                  1.064
  Slack Time                    0.377
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.377 | 
     | U6_mux2X1/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.056 | 0.347 |   0.347 |   -0.029 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.075 | 0.364 |   0.711 |    0.335 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.444 | 0.293 |   1.004 |    0.627 | 
     | FIFO/DUT0/\SYNC_reg[2]     | RN ^       | SDFFRQX2M | 0.517 | 0.060 |   1.064 |    0.688 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.377 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.387 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.459 | 
     | scan_clk__L3_I0         | A ^ -> Y v | INVXLM     | 0.090 | 0.070 |   0.153 |    0.529 | 
     | scan_clk__L4_I1         | A v -> Y v | CLKBUFX1M  | 0.070 | 0.093 |   0.246 |    0.622 | 
     | scan_clk__L5_I1         | A v -> Y v | CLKBUFX1M  | 0.091 | 0.100 |   0.346 |    0.723 | 
     | scan_clk__L6_I1         | A v -> Y v | CLKBUFX32M | 0.034 | 0.073 |   0.419 |    0.795 | 
     | scan_clk__L7_I0         | A v -> Y ^ | CLKINVX40M | 0.016 | 0.031 |   0.449 |    0.826 | 
     | U3_mux2X1/U1            | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.107 |   0.556 |    0.933 | 
     | UART_TX_SCAN_CLK__L1_I0 | A ^ -> Y ^ | CLKBUFX40M | 0.064 | 0.083 |   0.639 |    1.016 | 
     | FIFO/DUT0/\SYNC_reg[2]  | CK ^       | SDFFRQX2M  | 0.066 | 0.010 |   0.650 |    1.026 | 
     +----------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin FIFO/DUT0/\REG_reg[0] /CK 
Endpoint:   FIFO/DUT0/\REG_reg[0] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                  (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.646
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.684
  Arrival Time                  1.062
  Slack Time                    0.377
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.377 | 
     | U6_mux2X1/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.056 | 0.347 |   0.347 |   -0.030 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.075 | 0.364 |   0.711 |    0.334 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.444 | 0.293 |   1.004 |    0.627 | 
     | FIFO/DUT0/\REG_reg[0]      | RN ^       | SDFFRQX2M | 0.517 | 0.057 |   1.062 |    0.684 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.377 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.388 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.460 | 
     | scan_clk__L3_I0         | A ^ -> Y v | INVXLM     | 0.090 | 0.070 |   0.153 |    0.530 | 
     | scan_clk__L4_I1         | A v -> Y v | CLKBUFX1M  | 0.070 | 0.093 |   0.246 |    0.623 | 
     | scan_clk__L5_I1         | A v -> Y v | CLKBUFX1M  | 0.091 | 0.100 |   0.346 |    0.723 | 
     | scan_clk__L6_I1         | A v -> Y v | CLKBUFX32M | 0.034 | 0.073 |   0.419 |    0.796 | 
     | scan_clk__L7_I0         | A v -> Y ^ | CLKINVX40M | 0.016 | 0.031 |   0.449 |    0.827 | 
     | U3_mux2X1/U1            | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.107 |   0.556 |    0.934 | 
     | UART_TX_SCAN_CLK__L1_I0 | A ^ -> Y ^ | CLKBUFX40M | 0.064 | 0.083 |   0.639 |    1.016 | 
     | FIFO/DUT0/\REG_reg[0]   | CK ^       | SDFFRQX2M  | 0.064 | 0.007 |   0.646 |    1.024 | 
     +----------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin FIFO/DUT0/\SYNC_reg[3] /CK 
Endpoint:   FIFO/DUT0/\SYNC_reg[3] /RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.649
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.687
  Arrival Time                  1.066
  Slack Time                    0.379
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.379 | 
     | U6_mux2X1/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.056 | 0.347 |   0.347 |   -0.032 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.075 | 0.364 |   0.711 |    0.332 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.444 | 0.293 |   1.004 |    0.625 | 
     | FIFO/DUT0/\SYNC_reg[3]     | RN ^       | SDFFRQX2M | 0.517 | 0.062 |   1.066 |    0.687 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.379 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.390 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.462 | 
     | scan_clk__L3_I0         | A ^ -> Y v | INVXLM     | 0.090 | 0.070 |   0.153 |    0.532 | 
     | scan_clk__L4_I1         | A v -> Y v | CLKBUFX1M  | 0.070 | 0.093 |   0.246 |    0.625 | 
     | scan_clk__L5_I1         | A v -> Y v | CLKBUFX1M  | 0.091 | 0.100 |   0.346 |    0.725 | 
     | scan_clk__L6_I1         | A v -> Y v | CLKBUFX32M | 0.034 | 0.073 |   0.419 |    0.798 | 
     | scan_clk__L7_I0         | A v -> Y ^ | CLKINVX40M | 0.016 | 0.031 |   0.449 |    0.829 | 
     | U3_mux2X1/U1            | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.107 |   0.556 |    0.936 | 
     | UART_TX_SCAN_CLK__L1_I0 | A ^ -> Y ^ | CLKBUFX40M | 0.064 | 0.083 |   0.639 |    1.019 | 
     | FIFO/DUT0/\SYNC_reg[3]  | CK ^       | SDFFRQX2M  | 0.066 | 0.010 |   0.649 |    1.028 | 
     +----------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin FIFO/DUT3/\RD_PTR_reg[0] /CK 
Endpoint:   FIFO/DUT3/\RD_PTR_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.651
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.689
  Arrival Time                  1.069
  Slack Time                    0.381
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.381 | 
     | U6_mux2X1/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.056 | 0.347 |   0.347 |   -0.033 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.075 | 0.364 |   0.711 |    0.331 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.444 | 0.293 |   1.004 |    0.624 | 
     | FIFO/DUT3/\RD_PTR_reg[0]   | RN ^       | SDFFRQX2M | 0.517 | 0.065 |   1.069 |    0.689 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.381 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.391 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.463 | 
     | scan_clk__L3_I0          | A ^ -> Y v | INVXLM     | 0.090 | 0.070 |   0.153 |    0.533 | 
     | scan_clk__L4_I1          | A v -> Y v | CLKBUFX1M  | 0.070 | 0.093 |   0.246 |    0.626 | 
     | scan_clk__L5_I1          | A v -> Y v | CLKBUFX1M  | 0.091 | 0.100 |   0.346 |    0.726 | 
     | scan_clk__L6_I1          | A v -> Y v | CLKBUFX32M | 0.034 | 0.073 |   0.419 |    0.799 | 
     | scan_clk__L7_I0          | A v -> Y ^ | CLKINVX40M | 0.016 | 0.031 |   0.449 |    0.830 | 
     | U3_mux2X1/U1             | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.107 |   0.556 |    0.937 | 
     | UART_TX_SCAN_CLK__L1_I0  | A ^ -> Y ^ | CLKBUFX40M | 0.064 | 0.083 |   0.639 |    1.020 | 
     | FIFO/DUT3/\RD_PTR_reg[0] | CK ^       | SDFFRQX2M  | 0.066 | 0.012 |   0.651 |    1.031 | 
     +-----------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin FIFO/DUT3/\RD_PTR_reg[2] /CK 
Endpoint:   FIFO/DUT3/\RD_PTR_reg[2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.651
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.689
  Arrival Time                  1.069
  Slack Time                    0.381
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.381 | 
     | U6_mux2X1/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.056 | 0.347 |   0.347 |   -0.033 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.075 | 0.364 |   0.711 |    0.331 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.444 | 0.293 |   1.004 |    0.623 | 
     | FIFO/DUT3/\RD_PTR_reg[2]   | RN ^       | SDFFRQX2M | 0.517 | 0.065 |   1.069 |    0.689 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.381 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.391 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.464 | 
     | scan_clk__L3_I0          | A ^ -> Y v | INVXLM     | 0.090 | 0.070 |   0.153 |    0.533 | 
     | scan_clk__L4_I1          | A v -> Y v | CLKBUFX1M  | 0.070 | 0.093 |   0.246 |    0.626 | 
     | scan_clk__L5_I1          | A v -> Y v | CLKBUFX1M  | 0.091 | 0.100 |   0.346 |    0.727 | 
     | scan_clk__L6_I1          | A v -> Y v | CLKBUFX32M | 0.034 | 0.073 |   0.419 |    0.799 | 
     | scan_clk__L7_I0          | A v -> Y ^ | CLKINVX40M | 0.016 | 0.031 |   0.449 |    0.830 | 
     | U3_mux2X1/U1             | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.107 |   0.556 |    0.937 | 
     | UART_TX_SCAN_CLK__L1_I0  | A ^ -> Y ^ | CLKBUFX40M | 0.064 | 0.083 |   0.639 |    1.020 | 
     | FIFO/DUT3/\RD_PTR_reg[2] | CK ^       | SDFFRQX2M  | 0.066 | 0.011 |   0.651 |    1.031 | 
     +-----------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin FIFO/DUT3/\RD_PTR_binary_reg[1] /CK 
Endpoint:   FIFO/DUT3/\RD_PTR_binary_reg[1] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.651
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.689
  Arrival Time                  1.071
  Slack Time                    0.381
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.381 | 
     | U6_mux2X1/FE_PHC1_scan_rst      | A ^ -> Y ^ | DLY4X1M   | 0.056 | 0.347 |   0.347 |   -0.034 | 
     | U6_mux2X1/FE_PHC4_scan_rst      | A ^ -> Y ^ | DLY4X1M   | 0.075 | 0.364 |   0.711 |    0.330 | 
     | U6_mux2X1/U1                    | B ^ -> Y ^ | MX2X8M    | 0.444 | 0.293 |   1.004 |    0.623 | 
     | FIFO/DUT3/\RD_PTR_binary_reg[1] | RN ^       | SDFFRQX2M | 0.517 | 0.066 |   1.071 |    0.689 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |    0.381 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.392 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.464 | 
     | scan_clk__L3_I0                 | A ^ -> Y v | INVXLM     | 0.090 | 0.070 |   0.153 |    0.534 | 
     | scan_clk__L4_I1                 | A v -> Y v | CLKBUFX1M  | 0.070 | 0.093 |   0.246 |    0.627 | 
     | scan_clk__L5_I1                 | A v -> Y v | CLKBUFX1M  | 0.091 | 0.100 |   0.346 |    0.727 | 
     | scan_clk__L6_I1                 | A v -> Y v | CLKBUFX32M | 0.034 | 0.073 |   0.419 |    0.800 | 
     | scan_clk__L7_I0                 | A v -> Y ^ | CLKINVX40M | 0.016 | 0.031 |   0.449 |    0.831 | 
     | U3_mux2X1/U1                    | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.107 |   0.556 |    0.938 | 
     | UART_TX_SCAN_CLK__L1_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.064 | 0.083 |   0.639 |    1.021 | 
     | FIFO/DUT3/\RD_PTR_binary_reg[1] | CK ^       | SDFFRQX2M  | 0.066 | 0.012 |   0.651 |    1.033 | 
     +------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin FIFO/DUT3/\RD_PTR_binary_reg[2] /CK 
Endpoint:   FIFO/DUT3/\RD_PTR_binary_reg[2] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.651
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.689
  Arrival Time                  1.071
  Slack Time                    0.381
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.381 | 
     | U6_mux2X1/FE_PHC1_scan_rst      | A ^ -> Y ^ | DLY4X1M   | 0.056 | 0.347 |   0.347 |   -0.034 | 
     | U6_mux2X1/FE_PHC4_scan_rst      | A ^ -> Y ^ | DLY4X1M   | 0.075 | 0.364 |   0.711 |    0.330 | 
     | U6_mux2X1/U1                    | B ^ -> Y ^ | MX2X8M    | 0.444 | 0.293 |   1.004 |    0.623 | 
     | FIFO/DUT3/\RD_PTR_binary_reg[2] | RN ^       | SDFFRQX2M | 0.517 | 0.066 |   1.071 |    0.689 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |    0.381 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.392 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.464 | 
     | scan_clk__L3_I0                 | A ^ -> Y v | INVXLM     | 0.090 | 0.070 |   0.153 |    0.534 | 
     | scan_clk__L4_I1                 | A v -> Y v | CLKBUFX1M  | 0.070 | 0.093 |   0.246 |    0.627 | 
     | scan_clk__L5_I1                 | A v -> Y v | CLKBUFX1M  | 0.091 | 0.100 |   0.346 |    0.727 | 
     | scan_clk__L6_I1                 | A v -> Y v | CLKBUFX32M | 0.034 | 0.073 |   0.419 |    0.800 | 
     | scan_clk__L7_I0                 | A v -> Y ^ | CLKINVX40M | 0.016 | 0.031 |   0.449 |    0.831 | 
     | U3_mux2X1/U1                    | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.107 |   0.556 |    0.938 | 
     | UART_TX_SCAN_CLK__L1_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.064 | 0.083 |   0.639 |    1.021 | 
     | FIFO/DUT3/\RD_PTR_binary_reg[2] | CK ^       | SDFFRQX2M  | 0.066 | 0.012 |   0.651 |    1.033 | 
     +------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin FIFO/DUT3/\RD_PTR_binary_reg[3] /CK 
Endpoint:   FIFO/DUT3/\RD_PTR_binary_reg[3] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.651
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.689
  Arrival Time                  1.071
  Slack Time                    0.381
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.381 | 
     | U6_mux2X1/FE_PHC1_scan_rst      | A ^ -> Y ^ | DLY4X1M   | 0.056 | 0.347 |   0.347 |   -0.034 | 
     | U6_mux2X1/FE_PHC4_scan_rst      | A ^ -> Y ^ | DLY4X1M   | 0.075 | 0.364 |   0.711 |    0.330 | 
     | U6_mux2X1/U1                    | B ^ -> Y ^ | MX2X8M    | 0.444 | 0.293 |   1.004 |    0.623 | 
     | FIFO/DUT3/\RD_PTR_binary_reg[3] | RN ^       | SDFFRQX2M | 0.517 | 0.066 |   1.071 |    0.689 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |    0.381 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.392 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.464 | 
     | scan_clk__L3_I0                 | A ^ -> Y v | INVXLM     | 0.090 | 0.070 |   0.153 |    0.534 | 
     | scan_clk__L4_I1                 | A v -> Y v | CLKBUFX1M  | 0.070 | 0.093 |   0.246 |    0.627 | 
     | scan_clk__L5_I1                 | A v -> Y v | CLKBUFX1M  | 0.091 | 0.100 |   0.346 |    0.727 | 
     | scan_clk__L6_I1                 | A v -> Y v | CLKBUFX32M | 0.034 | 0.073 |   0.419 |    0.800 | 
     | scan_clk__L7_I0                 | A v -> Y ^ | CLKINVX40M | 0.016 | 0.031 |   0.449 |    0.831 | 
     | U3_mux2X1/U1                    | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.107 |   0.556 |    0.938 | 
     | UART_TX_SCAN_CLK__L1_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.064 | 0.083 |   0.639 |    1.021 | 
     | FIFO/DUT3/\RD_PTR_binary_reg[3] | CK ^       | SDFFRQX2M  | 0.066 | 0.012 |   0.651 |    1.033 | 
     +------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin FIFO/DUT3/\RD_ADDR_reg[3] /CK 
Endpoint:   FIFO/DUT3/\RD_ADDR_reg[3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.651
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.689
  Arrival Time                  1.071
  Slack Time                    0.382
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.382 | 
     | U6_mux2X1/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.056 | 0.347 |   0.347 |   -0.034 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.075 | 0.364 |   0.711 |    0.330 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.444 | 0.293 |   1.004 |    0.623 | 
     | FIFO/DUT3/\RD_ADDR_reg[3]  | RN ^       | SDFFRQX2M | 0.517 | 0.067 |   1.071 |    0.689 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.382 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.392 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.464 | 
     | scan_clk__L3_I0           | A ^ -> Y v | INVXLM     | 0.090 | 0.070 |   0.153 |    0.534 | 
     | scan_clk__L4_I1           | A v -> Y v | CLKBUFX1M  | 0.070 | 0.093 |   0.246 |    0.627 | 
     | scan_clk__L5_I1           | A v -> Y v | CLKBUFX1M  | 0.091 | 0.100 |   0.346 |    0.728 | 
     | scan_clk__L6_I1           | A v -> Y v | CLKBUFX32M | 0.034 | 0.073 |   0.419 |    0.800 | 
     | scan_clk__L7_I0           | A v -> Y ^ | CLKINVX40M | 0.016 | 0.031 |   0.449 |    0.831 | 
     | U3_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.107 |   0.556 |    0.938 | 
     | UART_TX_SCAN_CLK__L1_I0   | A ^ -> Y ^ | CLKBUFX40M | 0.064 | 0.083 |   0.639 |    1.021 | 
     | FIFO/DUT3/\RD_ADDR_reg[3] | CK ^       | SDFFRQX2M  | 0.066 | 0.012 |   0.651 |    1.033 | 
     +------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin FIFO/DUT3/\RD_ADDR_reg[0] /CK 
Endpoint:   FIFO/DUT3/\RD_ADDR_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.649
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.687
  Arrival Time                  1.068
  Slack Time                    0.382
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.382 | 
     | U6_mux2X1/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.056 | 0.347 |   0.347 |   -0.034 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.075 | 0.364 |   0.711 |    0.330 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.444 | 0.293 |   1.004 |    0.622 | 
     | FIFO/DUT3/\RD_ADDR_reg[0]  | RN ^       | SDFFRQX2M | 0.517 | 0.064 |   1.068 |    0.687 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.382 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.392 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.465 | 
     | scan_clk__L3_I0           | A ^ -> Y v | INVXLM     | 0.090 | 0.070 |   0.153 |    0.534 | 
     | scan_clk__L4_I1           | A v -> Y v | CLKBUFX1M  | 0.070 | 0.093 |   0.246 |    0.627 | 
     | scan_clk__L5_I1           | A v -> Y v | CLKBUFX1M  | 0.091 | 0.100 |   0.346 |    0.728 | 
     | scan_clk__L6_I1           | A v -> Y v | CLKBUFX32M | 0.034 | 0.073 |   0.419 |    0.801 | 
     | scan_clk__L7_I0           | A v -> Y ^ | CLKINVX40M | 0.016 | 0.031 |   0.449 |    0.831 | 
     | U3_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.107 |   0.556 |    0.938 | 
     | UART_TX_SCAN_CLK__L1_I0   | A ^ -> Y ^ | CLKBUFX40M | 0.064 | 0.083 |   0.639 |    1.021 | 
     | FIFO/DUT3/\RD_ADDR_reg[0] | CK ^       | SDFFRQX2M  | 0.065 | 0.009 |   0.649 |    1.030 | 
     +------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin FIFO/DUT3/\RD_PTR_binary_reg[0] /CK 
Endpoint:   FIFO/DUT3/\RD_PTR_binary_reg[0] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.651
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.689
  Arrival Time                  1.071
  Slack Time                    0.382
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.382 | 
     | U6_mux2X1/FE_PHC1_scan_rst      | A ^ -> Y ^ | DLY4X1M   | 0.056 | 0.347 |   0.347 |   -0.034 | 
     | U6_mux2X1/FE_PHC4_scan_rst      | A ^ -> Y ^ | DLY4X1M   | 0.075 | 0.364 |   0.711 |    0.330 | 
     | U6_mux2X1/U1                    | B ^ -> Y ^ | MX2X8M    | 0.444 | 0.293 |   1.004 |    0.622 | 
     | FIFO/DUT3/\RD_PTR_binary_reg[0] | RN ^       | SDFFRQX2M | 0.517 | 0.067 |   1.071 |    0.689 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |            |       |       |  Time   |   Time   | 
     |---------------------------------+------------+------------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |            | 0.000 |       |   0.000 |    0.382 | 
     | scan_clk__L1_I0                 | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.392 | 
     | scan_clk__L2_I0                 | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.465 | 
     | scan_clk__L3_I0                 | A ^ -> Y v | INVXLM     | 0.090 | 0.070 |   0.153 |    0.534 | 
     | scan_clk__L4_I1                 | A v -> Y v | CLKBUFX1M  | 0.070 | 0.093 |   0.246 |    0.627 | 
     | scan_clk__L5_I1                 | A v -> Y v | CLKBUFX1M  | 0.091 | 0.100 |   0.346 |    0.728 | 
     | scan_clk__L6_I1                 | A v -> Y v | CLKBUFX32M | 0.034 | 0.073 |   0.419 |    0.801 | 
     | scan_clk__L7_I0                 | A v -> Y ^ | CLKINVX40M | 0.016 | 0.031 |   0.449 |    0.831 | 
     | U3_mux2X1/U1                    | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.107 |   0.556 |    0.938 | 
     | UART_TX_SCAN_CLK__L1_I0         | A ^ -> Y ^ | CLKBUFX40M | 0.064 | 0.083 |   0.639 |    1.021 | 
     | FIFO/DUT3/\RD_PTR_binary_reg[0] | CK ^       | SDFFRQX2M  | 0.066 | 0.012 |   0.651 |    1.033 | 
     +------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin FIFO/DUT3/\RD_ADDR_reg[1] /CK 
Endpoint:   FIFO/DUT3/\RD_ADDR_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                      (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.649
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.686
  Arrival Time                  1.068
  Slack Time                    0.382
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.382 | 
     | U6_mux2X1/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.056 | 0.347 |   0.347 |   -0.035 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.075 | 0.364 |   0.711 |    0.330 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.444 | 0.293 |   1.004 |    0.622 | 
     | FIFO/DUT3/\RD_ADDR_reg[1]  | RN ^       | SDFFRQX2M | 0.517 | 0.064 |   1.068 |    0.686 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |            |       |       |  Time   |   Time   | 
     |---------------------------+------------+------------+-------+-------+---------+----------| 
     |                           | scan_clk ^ |            | 0.000 |       |   0.000 |    0.382 | 
     | scan_clk__L1_I0           | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.392 | 
     | scan_clk__L2_I0           | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.465 | 
     | scan_clk__L3_I0           | A ^ -> Y v | INVXLM     | 0.090 | 0.070 |   0.153 |    0.535 | 
     | scan_clk__L4_I1           | A v -> Y v | CLKBUFX1M  | 0.070 | 0.093 |   0.246 |    0.627 | 
     | scan_clk__L5_I1           | A v -> Y v | CLKBUFX1M  | 0.091 | 0.100 |   0.346 |    0.728 | 
     | scan_clk__L6_I1           | A v -> Y v | CLKBUFX32M | 0.034 | 0.073 |   0.419 |    0.801 | 
     | scan_clk__L7_I0           | A v -> Y ^ | CLKINVX40M | 0.016 | 0.031 |   0.449 |    0.831 | 
     | U3_mux2X1/U1              | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.107 |   0.556 |    0.938 | 
     | UART_TX_SCAN_CLK__L1_I0   | A ^ -> Y ^ | CLKBUFX40M | 0.064 | 0.083 |   0.639 |    1.021 | 
     | FIFO/DUT3/\RD_ADDR_reg[1] | CK ^       | SDFFRQX2M  | 0.065 | 0.009 |   0.649 |    1.030 | 
     +------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin FIFO/DUT3/\RD_PTR_reg[1] /CK 
Endpoint:   FIFO/DUT3/\RD_PTR_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.649
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.687
  Arrival Time                  1.069
  Slack Time                    0.382
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.382 | 
     | U6_mux2X1/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.056 | 0.347 |   0.347 |   -0.035 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.075 | 0.364 |   0.711 |    0.329 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.444 | 0.293 |   1.004 |    0.622 | 
     | FIFO/DUT3/\RD_PTR_reg[1]   | RN ^       | SDFFRQX2M | 0.517 | 0.064 |   1.069 |    0.687 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |            |       |       |  Time   |   Time   | 
     |--------------------------+------------+------------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |            | 0.000 |       |   0.000 |    0.382 | 
     | scan_clk__L1_I0          | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.392 | 
     | scan_clk__L2_I0          | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.465 | 
     | scan_clk__L3_I0          | A ^ -> Y v | INVXLM     | 0.090 | 0.070 |   0.153 |    0.535 | 
     | scan_clk__L4_I1          | A v -> Y v | CLKBUFX1M  | 0.070 | 0.093 |   0.246 |    0.628 | 
     | scan_clk__L5_I1          | A v -> Y v | CLKBUFX1M  | 0.091 | 0.100 |   0.346 |    0.728 | 
     | scan_clk__L6_I1          | A v -> Y v | CLKBUFX32M | 0.034 | 0.073 |   0.419 |    0.801 | 
     | scan_clk__L7_I0          | A v -> Y ^ | CLKINVX40M | 0.016 | 0.031 |   0.449 |    0.831 | 
     | U3_mux2X1/U1             | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.107 |   0.556 |    0.938 | 
     | UART_TX_SCAN_CLK__L1_I0  | A ^ -> Y ^ | CLKBUFX40M | 0.064 | 0.083 |   0.639 |    1.021 | 
     | FIFO/DUT3/\RD_PTR_reg[1] | CK ^       | SDFFRQX2M  | 0.065 | 0.009 |   0.649 |    1.031 | 
     +-----------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin PULSE_GEN/FLOP_OUT_reg/CK 
Endpoint:   PULSE_GEN/FLOP_OUT_reg/RN (^) checked with  leading edge of 'SCAN_
CLK'
Beginpoint: scan_rst                  (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.645
+ Hold                         -0.062
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.683
  Arrival Time                  1.066
  Slack Time                    0.383
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |          Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |            |           |       |       |  Time   |   Time   | 
     |----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                            | scan_rst ^ |           | 0.000 |       |   0.000 |   -0.383 | 
     | U6_mux2X1/FE_PHC1_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.056 | 0.347 |   0.347 |   -0.036 | 
     | U6_mux2X1/FE_PHC4_scan_rst | A ^ -> Y ^ | DLY4X1M   | 0.075 | 0.364 |   0.711 |    0.328 | 
     | U6_mux2X1/U1               | B ^ -> Y ^ | MX2X8M    | 0.444 | 0.293 |   1.004 |    0.621 | 
     | PULSE_GEN/FLOP_OUT_reg     | RN ^       | SDFFRQX2M | 0.519 | 0.062 |   1.066 |    0.683 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |            |       |       |  Time   |   Time   | 
     |-------------------------+------------+------------+-------+-------+---------+----------| 
     |                         | scan_clk ^ |            | 0.000 |       |   0.000 |    0.383 | 
     | scan_clk__L1_I0         | A ^ -> Y v | CLKINVX40M | 0.005 | 0.010 |   0.010 |    0.393 | 
     | scan_clk__L2_I0         | A v -> Y ^ | CLKINVX1M  | 0.124 | 0.072 |   0.083 |    0.466 | 
     | scan_clk__L3_I0         | A ^ -> Y v | INVXLM     | 0.090 | 0.070 |   0.153 |    0.536 | 
     | scan_clk__L4_I1         | A v -> Y v | CLKBUFX1M  | 0.070 | 0.093 |   0.246 |    0.629 | 
     | scan_clk__L5_I1         | A v -> Y v | CLKBUFX1M  | 0.091 | 0.100 |   0.346 |    0.729 | 
     | scan_clk__L6_I1         | A v -> Y v | CLKBUFX32M | 0.034 | 0.073 |   0.419 |    0.802 | 
     | scan_clk__L7_I0         | A v -> Y ^ | CLKINVX40M | 0.016 | 0.031 |   0.449 |    0.832 | 
     | U3_mux2X1/U1            | B ^ -> Y ^ | MX2X2M     | 0.113 | 0.107 |   0.556 |    0.940 | 
     | UART_TX_SCAN_CLK__L1_I0 | A ^ -> Y ^ | CLKBUFX40M | 0.064 | 0.083 |   0.639 |    1.022 | 
     | PULSE_GEN/FLOP_OUT_reg  | CK ^       | SDFFRQX2M  | 0.064 | 0.006 |   0.645 |    1.028 | 
     +----------------------------------------------------------------------------------------+ 

