<div id="pf2a4" class="pf w0 h0" data-page-no="2a4"><div class="pc pc2a4 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg2a4.png"/><div class="c x142 y3b8d w72 h1b2"><div class="t m0 x157 h26 y3b8e ff2 fsf fc0 sc0 ls0 ws0">SS OUT</div><div class="t m0 xcc h26 y3b8f ff2 fsf fc0 sc0 ls0 ws0">SS IN</div><div class="t m0 x13d h26 y3b90 ff2 fsf fc0 sc0 ls0">(SLAVE)</div><div class="t m0 xa6 h26 y3b91 ff2 fsf fc0 sc0 ls0">(MASTER)</div><div class="t m0 x84 h26 y3b92 ff2 fsf fc0 sc0 ls0 ws0">(SLAVE OUT)</div><div class="t m0 x154 h26 y3b93 ff2 fsf fc0 sc0 ls0">MISO</div><div class="t m0 x36 h26 y3b94 ff2 fsf fc0 sc0 ls0 ws0">MSB FIRST</div><div class="t m0 x9d h26 y3b95 ff2 fsf fc0 sc0 ls0 ws0">LSB FIRST</div><div class="t m0 xcc h26 y3b96 ff2 fsf fc0 sc0 ls0">MOSI</div><div class="t m0 x35 h26 y3b97 ff2 fsf fc0 sc0 ls0 ws0">(MASTER OUT)</div><div class="t m0 x0 h26 y3b98 ff2 fsf fc0 sc0 ls0 ws0">(MISO OR MOSI)</div><div class="t m0 x36 h26 y3b99 ff2 fsf fc0 sc0 ls0 ws0">SAMPLE IN</div><div class="t m0 xa7 h26 y3b9a ff2 fsf fc0 sc0 ls0">SPSCK</div><div class="t m0 x9d h26 y3b9b ff2 fsf fc0 sc0 ls0 ws0">(CPOL = 1)</div><div class="t m0 xa7 h26 y3b9c ff2 fsf fc0 sc0 ls0">SPSCK</div><div class="t m0 x9d h26 y3b9d ff2 fsf fc0 sc0 ls0 ws0">(CPOL = 0)</div><div class="t m0 x9d h26 y3b9e ff2 fsf fc0 sc0 ls0 ws0">BIT TIME #</div><div class="t m0 xf9 h26 y3b9f ff2 fsf fc0 sc0 ls0">(REFERENCE)</div><div class="t m0 xac h26 y3ba0 ff2 fsf fc0 sc0 ls0 ws0">BIT 7</div><div class="t m0 xac h1b3 y3ba1 ff2 fsf fc0 sc0 ls0 ws0">BIT 0<span class="_ _9d"> </span><span class="v21">BIT 6</span></div><div class="t m0 x4 h1b0 y3ba2 ff2 fsf fc0 sc0 ls0 ws0">BIT 1<span class="_ _f2"> </span><span class="v21">BIT 2</span></div><div class="t m0 x7c h1b1 y3ba2 ff2 fsf fc0 sc0 ls0 ws0">BIT 5<span class="_ _159"> </span><span class="v21">BIT 0</span></div><div class="t m0 xe6 h26 y3ba3 ff2 fsf fc0 sc0 ls0 ws0">BIT 7</div><div class="t m0 x125 h26 y3ba4 ff2 fsf fc0 sc0 ls0 ws0">BIT 1</div><div class="t m0 x125 h26 y3ba5 ff2 fsf fc0 sc0 ls0 ws0">BIT 6</div><div class="t m0 xad h26 y3ba6 ff2 fsf fc0 sc0 ls284">1<span class="ls286 v1b">2</span><span class="ls287">6<span class="ls288 v1b">7</span><span class="ls0 v1b">8</span></span></div><div class="t m5e x25 h1b4 y3ba7 ff2 fsc4 fc0 sc0 ls0">...</div><div class="t m0 x26 h26 y3ba8 ff2 fsf fc0 sc0 ls0">...</div><div class="t m0 x26 h26 y3ba9 ff2 fsf fc0 sc0 ls0">...</div></div><div class="t m0 x15 h9 y3baa ff1 fs2 fc0 sc0 ls0 ws0">Figure 37-24. SPI Clock Formats (CPHA = 0)</div><div class="t m0 x9 hf y3bab ff3 fs5 fc0 sc0 ls0 ws0">When CPHA = 0, the slave begins to drive its MISO output with the first data bit value</div><div class="t m0 x9 hf y3bac ff3 fs5 fc0 sc0 ls0 ws0">(MSB or LSB depending on LSBFE) when SS goes to active low. The first SPSCK edge</div><div class="t m0 x9 hf y3bad ff3 fs5 fc0 sc0 ls0 ws0">causes both the master and the slave to sample the data bit values on their MISO and</div><div class="t m0 x9 hf y3bae ff3 fs5 fc0 sc0 ls0 ws0">MOSI inputs, respectively. At the second SPSCK edge, the SPI shifter shifts one bit</div><div class="t m0 x9 hf y3baf ff3 fs5 fc0 sc0 ls0 ws0">position which shifts in the bit value that was just sampled and shifts the second data bit</div><div class="t m0 x9 hf y3bb0 ff3 fs5 fc0 sc0 ls0 ws0">value out the other end of the shifter to the MOSI and MISO outputs of the master and</div><div class="t m0 x9 hf y3bb1 ff3 fs5 fc0 sc0 ls0 ws0">slave, respectively. When CPHA = 0, the slave&apos;s SS input must go to its inactive high</div><div class="t m0 x9 hf y3bb2 ff3 fs5 fc0 sc0 ls0 ws0">level between transfers.</div><div class="t m0 x9 he y3bb3 ff1 fs1 fc0 sc0 ls0 ws0">37.4.6<span class="_ _b"> </span>SPI Baud Rate Generation</div><div class="t m0 x9 hf y3bb4 ff3 fs5 fc0 sc0 ls0 ws0">As shown in the following figure, the clock source for the SPI baud rate generator is the</div><div class="t m0 x9 hf y3bb5 ff3 fs5 fc0 sc0 ls0 ws0">bus clock. The three prescale bits (SPPR2:SPPR1:SPPR0) choose a prescale divisor of 1,</div><div class="t m0 x9 hf y3bb6 ff3 fs5 fc0 sc0 ls0 ws0">2, 3, 4, 5, 6, 7, or 8. The three rate select bits (SPR3:SPR2:SPR1:SPR0) divide the output</div><div class="t m0 x9 hf y3bb7 ff3 fs5 fc0 sc0 ls0 ws0">of the prescaler stage by 2, 4, 8, 16, 32, 64, 128, 256, or 512 to get the internal SPI master</div><div class="t m0 x9 hf y3bb8 ff3 fs5 fc0 sc0 ls0 ws0">mode bit-rate clock.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Functional Description</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">676<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
