#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa437414ac0 .scope module, "counterCtrl_testbench" "counterCtrl_testbench" 2 2;
 .timescale 0 0;
P_0x7fa43741d6c0 .param/l "CLOCK_PERIOD" 0 2 11, +C4<00000000000000000000000000001010>;
v0x7fa43742ba60_0 .var "clk", 0 0;
v0x7fa43742bb00_0 .net "down", 0 0, v0x7fa43742b5d0_0;  1 drivers
v0x7fa43742bbe0_0 .net "final_clock", 0 0, v0x7fa43742b6a0_0;  1 drivers
v0x7fa43742bcb0_0 .var "reset", 0 0;
v0x7fa43742bd80_0 .var "state", 2 0;
v0x7fa43742be50_0 .net "up", 0 0, v0x7fa43742b8b0_0;  1 drivers
v0x7fa43742bf20_0 .net "val", 3 0, L_0x7fa43742c0a0;  1 drivers
S_0x7fa437407100 .scope module, "dut" "counterCtrl" 2 8, 3 3 0, S_0x7fa437414ac0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "val"
    .port_info 1 /OUTPUT 1 "final_clock"
    .port_info 2 /OUTPUT 1 "up"
    .port_info 3 /OUTPUT 1 "down"
    .port_info 4 /INPUT 3 "state"
    .port_info 5 /INPUT 1 "clk"
    .port_info 6 /INPUT 1 "reset"
P_0x7fa43740bfa0 .param/l "flushing" 0 3 15, C4<101>;
P_0x7fa43740bfe0 .param/l "idle" 0 3 13, C4<011>;
P_0x7fa43740c020 .param/l "lowPower" 0 3 10, C4<000>;
P_0x7fa43740c060 .param/l "scanning" 0 3 12, C4<010>;
P_0x7fa43740c0a0 .param/l "standby" 0 3 11, C4<001>;
P_0x7fa43740c0e0 .param/l "xferring" 0 3 14, C4<100>;
v0x7fa43742b490_0 .net "clk", 0 0, v0x7fa43742ba60_0;  1 drivers
v0x7fa43742b540_0 .net "divided_clocks", 31 0, L_0x7fa43742bff0;  1 drivers
v0x7fa43742b5d0_0 .var "down", 0 0;
v0x7fa43742b6a0_0 .var "final_clock", 0 0;
v0x7fa43742b750_0 .net "reset", 0 0, v0x7fa43742bcb0_0;  1 drivers
v0x7fa43742b820_0 .net "state", 2 0, v0x7fa43742bd80_0;  1 drivers
v0x7fa43742b8b0_0 .var "up", 0 0;
v0x7fa43742b940_0 .net "val", 3 0, L_0x7fa43742c0a0;  alias, 1 drivers
E_0x7fa437418fc0 .event edge, v0x7fa43742b820_0, v0x7fa43742ab40_0;
S_0x7fa4374045c0 .scope module, "div" "clock_divider" 3 19, 4 7 0, S_0x7fa437407100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "divided_clocks"
    .port_info 1 /INPUT 1 "clk"
L_0x7fa43742bff0 .functor BUFZ 32, v0x7fa43742aa90_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fa437408260_0 .net "clk", 0 0, v0x7fa43742ba60_0;  alias, 1 drivers
v0x7fa43742aa90_0 .var "clocks", 31 0;
v0x7fa43742ab40_0 .net "divided_clocks", 31 0, L_0x7fa43742bff0;  alias, 1 drivers
E_0x7fa437419f00 .event posedge, v0x7fa437408260_0;
S_0x7fa43742ac30 .scope module, "prog" "counter" 3 58, 5 1 0, S_0x7fa437407100;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "val"
    .port_info 1 /INPUT 1 "up"
    .port_info 2 /INPUT 1 "down"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "reset"
L_0x7fa43742c0a0 .functor BUFZ 4, v0x7fa43742b130_0, C4<0000>, C4<0000>, C4<0000>;
v0x7fa43742af20_0 .net "clk", 0 0, v0x7fa43742b6a0_0;  alias, 1 drivers
v0x7fa43742afd0_0 .net "down", 0 0, v0x7fa43742b5d0_0;  alias, 1 drivers
v0x7fa43742b070_0 .var "ns", 3 0;
v0x7fa43742b130_0 .var "ps", 3 0;
v0x7fa43742b1e0_0 .net "reset", 0 0, v0x7fa43742bcb0_0;  alias, 1 drivers
v0x7fa43742b2c0_0 .net "up", 0 0, v0x7fa43742b8b0_0;  alias, 1 drivers
v0x7fa43742b360_0 .net "val", 3 0, L_0x7fa43742c0a0;  alias, 1 drivers
E_0x7fa43742ae90 .event posedge, v0x7fa43742af20_0;
E_0x7fa43742aed0 .event edge, v0x7fa43742b2c0_0, v0x7fa43742afd0_0, v0x7fa43742b130_0;
    .scope S_0x7fa4374045c0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa43742aa90_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x7fa4374045c0;
T_1 ;
    %wait E_0x7fa437419f00;
    %load/vec4 v0x7fa43742aa90_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fa43742aa90_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fa43742ac30;
T_2 ;
    %wait E_0x7fa43742aed0;
    %load/vec4 v0x7fa43742b2c0_0;
    %load/vec4 v0x7fa43742afd0_0;
    %inv;
    %and;
    %load/vec4 v0x7fa43742b130_0;
    %cmpi/u 10, 0, 4;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fa43742b130_0;
    %addi 1, 0, 4;
    %store/vec4 v0x7fa43742b070_0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fa43742afd0_0;
    %load/vec4 v0x7fa43742b2c0_0;
    %inv;
    %and;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x7fa43742b130_0;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x7fa43742b130_0;
    %subi 1, 0, 4;
    %store/vec4 v0x7fa43742b070_0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0x7fa43742b130_0;
    %store/vec4 v0x7fa43742b070_0, 0, 4;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7fa43742ac30;
T_3 ;
    %wait E_0x7fa43742ae90;
    %load/vec4 v0x7fa43742b1e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fa43742b130_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fa43742b070_0;
    %assign/vec4 v0x7fa43742b130_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fa437407100;
T_4 ;
    %wait E_0x7fa437418fc0;
    %load/vec4 v0x7fa43742b820_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %load/vec4 v0x7fa43742b540_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x7fa43742b6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa43742b8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa43742b5d0_0, 0, 1;
    %jmp T_4.7;
T_4.0 ;
    %load/vec4 v0x7fa43742b540_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x7fa43742b6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa43742b8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa43742b5d0_0, 0, 1;
    %jmp T_4.7;
T_4.1 ;
    %load/vec4 v0x7fa43742b540_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x7fa43742b6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa43742b8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa43742b5d0_0, 0, 1;
    %jmp T_4.7;
T_4.2 ;
    %load/vec4 v0x7fa43742b540_0;
    %parti/s 1, 2, 3;
    %store/vec4 v0x7fa43742b6a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa43742b8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa43742b5d0_0, 0, 1;
    %jmp T_4.7;
T_4.3 ;
    %load/vec4 v0x7fa43742b540_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x7fa43742b6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa43742b8b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa43742b5d0_0, 0, 1;
    %jmp T_4.7;
T_4.4 ;
    %load/vec4 v0x7fa43742b540_0;
    %parti/s 1, 1, 2;
    %store/vec4 v0x7fa43742b6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa43742b8b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa43742b5d0_0, 0, 1;
    %jmp T_4.7;
T_4.5 ;
    %load/vec4 v0x7fa43742b540_0;
    %parti/s 1, 0, 2;
    %store/vec4 v0x7fa43742b6a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa43742b8b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa43742b5d0_0, 0, 1;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fa437414ac0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa43742ba60_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x7fa437414ac0;
T_6 ;
    %delay 5, 0;
    %load/vec4 v0x7fa43742ba60_0;
    %inv;
    %store/vec4 v0x7fa43742ba60_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fa437414ac0;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fa43742bcb0_0, 0;
    %wait E_0x7fa437419f00;
    %wait E_0x7fa437419f00;
    %wait E_0x7fa437419f00;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fa43742bcb0_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fa43742bd80_0, 0;
    %wait E_0x7fa437419f00;
    %wait E_0x7fa437419f00;
    %wait E_0x7fa437419f00;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fa43742bd80_0, 0;
    %wait E_0x7fa437419f00;
    %wait E_0x7fa437419f00;
    %wait E_0x7fa437419f00;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fa43742bd80_0, 0;
    %wait E_0x7fa437419f00;
    %wait E_0x7fa437419f00;
    %wait E_0x7fa437419f00;
    %wait E_0x7fa437419f00;
    %wait E_0x7fa437419f00;
    %wait E_0x7fa437419f00;
    %wait E_0x7fa437419f00;
    %wait E_0x7fa437419f00;
    %wait E_0x7fa437419f00;
    %wait E_0x7fa437419f00;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7fa43742bd80_0, 0;
    %wait E_0x7fa437419f00;
    %wait E_0x7fa437419f00;
    %wait E_0x7fa437419f00;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7fa43742bd80_0, 0;
    %wait E_0x7fa437419f00;
    %wait E_0x7fa437419f00;
    %wait E_0x7fa437419f00;
    %wait E_0x7fa437419f00;
    %wait E_0x7fa437419f00;
    %wait E_0x7fa437419f00;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7fa43742bd80_0, 0;
    %wait E_0x7fa437419f00;
    %wait E_0x7fa437419f00;
    %wait E_0x7fa437419f00;
    %wait E_0x7fa437419f00;
    %wait E_0x7fa437419f00;
    %wait E_0x7fa437419f00;
    %wait E_0x7fa437419f00;
    %vpi_call 2 54 "$finish" {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x7fa437414ac0;
T_8 ;
    %vpi_call 2 59 "$dumpfile", "counterCtrl.vcd" {0 0 0};
    %vpi_call 2 60 "$dumpvars" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "counterCtrl_testbench.v";
    "./counterCtrl.v";
    "./clock_divider.v";
    "./counter.v";
