# -------------------------------------------------------------------------- #
#
# Copyright (C) 2018  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
# Date created = 22:54:34  October 04, 2022
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		alarm_clk_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone V"
set_global_assignment -name DEVICE 5CSEMA5F31C6
set_global_assignment -name TOP_LEVEL_ENTITY alarm_clk
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 18.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "22:54:33  OCTOBER 04, 2022"
set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Lite Edition"
set_global_assignment -name VERILOG_FILE ../alarm_clk/synthesis/submodules/altera_reset_synchronizer.v
set_global_assignment -name VERILOG_FILE ../alarm_clk/synthesis/submodules/altera_reset_controller.v
set_global_assignment -name SYSTEMVERILOG_FILE ../alarm_clk/synthesis/submodules/altera_merlin_slave_translator.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../alarm_clk/synthesis/submodules/altera_merlin_slave_agent.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../alarm_clk/synthesis/submodules/altera_merlin_master_translator.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../alarm_clk/synthesis/submodules/altera_merlin_master_agent.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../alarm_clk/synthesis/submodules/altera_merlin_burst_uncompressor.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../alarm_clk/synthesis/submodules/altera_merlin_arbitrator.sv
set_global_assignment -name VERILOG_FILE ../alarm_clk/synthesis/submodules/altera_avalon_sc_fifo.v
set_global_assignment -name VERILOG_FILE ../alarm_clk/synthesis/submodules/alarm_clk_UART.v
set_global_assignment -name VERILOG_FILE ../alarm_clk/synthesis/submodules/alarm_clk_TIMER.v
set_global_assignment -name VERILOG_FILE ../alarm_clk/synthesis/submodules/alarm_clk_RAM.v
set_global_assignment -name SYSTEMVERILOG_FILE ../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_rsp_mux_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_rsp_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_rsp_demux_003.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_rsp_demux.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router_005.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router_002.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_router.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_cmd_mux_003.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_cmd_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_cmd_demux_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_cmd_demux.sv
set_global_assignment -name SYSTEMVERILOG_FILE ../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
set_global_assignment -name VERILOG_FILE ../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0_avalon_st_adapter.v
set_global_assignment -name VERILOG_FILE ../alarm_clk/synthesis/submodules/alarm_clk_mm_interconnect_0.v
set_global_assignment -name SYSTEMVERILOG_FILE ../alarm_clk/synthesis/submodules/alarm_clk_irq_mapper.sv
set_global_assignment -name VERILOG_FILE ../alarm_clk/synthesis/submodules/alarm_clk_H0.v
set_global_assignment -name VERILOG_FILE ../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu_test_bench.v
set_global_assignment -name VERILOG_FILE ../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu_debug_slave_wrapper.v
set_global_assignment -name VERILOG_FILE ../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu_debug_slave_tck.v
set_global_assignment -name VERILOG_FILE ../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu_debug_slave_sysclk.v
set_global_assignment -name VERILOG_FILE ../alarm_clk/synthesis/submodules/alarm_clk_CPU_cpu.v
set_global_assignment -name VERILOG_FILE ../alarm_clk/synthesis/submodules/alarm_clk_CPU.v
set_global_assignment -name VERILOG_FILE ../alarm_clk/synthesis/submodules/alarm_clk_BTN_DOWN.v
set_global_assignment -name VERILOG_FILE ../alarm_clk/synthesis/submodules/alarm_clk_ALARM.v
set_global_assignment -name VERILOG_FILE ../alarm_clk/synthesis/alarm_clk.v
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name BOARD "DE1-SoC Board"
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (Verilog)"
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT "VERILOG HDL" -section_id eda_simulation
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_location_assignment PIN_V25 -to display_h1_export[0]
set_location_assignment PIN_AA28 -to display_h1_export[1]
set_location_assignment PIN_Y27 -to display_h1_export[2]
set_location_assignment PIN_AB27 -to display_h1_export[3]
set_location_assignment PIN_AA24 -to display_h0_export[0]
set_location_assignment PIN_Y23 -to display_h0_export[1]
set_location_assignment PIN_Y24 -to display_h0_export[2]
set_location_assignment PIN_W22 -to display_h0_export[3]
set_location_assignment PIN_AD26 -to display_m1_export[0]
set_location_assignment PIN_AC27 -to display_m1_export[1]
set_location_assignment PIN_AD25 -to display_m1_export[2]
set_location_assignment PIN_AC25 -to display_m1_export[3]
set_location_assignment PIN_AB23 -to display_m0_export[0]
set_location_assignment PIN_AE29 -to display_m0_export[1]
set_location_assignment PIN_AD29 -to display_m0_export[2]
set_location_assignment PIN_AC28 -to display_m0_export[3]
set_location_assignment PIN_AJ29 -to display_s1_export[0]
set_location_assignment PIN_AH29 -to display_s1_export[1]
set_location_assignment PIN_AH30 -to display_s1_export[2]
set_location_assignment PIN_AG30 -to display_s1_export[3]
set_location_assignment PIN_AE26 -to display_s0_export[0]
set_location_assignment PIN_AE27 -to display_s0_export[1]
set_location_assignment PIN_AE28 -to display_s0_export[2]
set_location_assignment PIN_AG27 -to display_s0_export[3]
set_location_assignment PIN_AE12 -to reset_reset_n
set_location_assignment PIN_AF14 -to clk_clk
set_location_assignment PIN_V16 -to alarm_export
set_location_assignment PIN_AB12 -to btn_down_export
set_location_assignment PIN_AC12 -to btn_up_export
set_location_assignment PIN_AF9 -to btn_set_export
set_location_assignment PIN_AD11 -to swc_sel_export
set_location_assignment PIN_AD12 -to swc_activate_export
set_location_assignment PIN_AB26 -to display_h1_export[4]
set_location_assignment PIN_AA26 -to display_h1_export[5]
set_location_assignment PIN_AA25 -to display_h1_export[6]
set_location_assignment PIN_W24 -to display_h0_export[4]
set_location_assignment PIN_V23 -to display_h0_export[5]
set_location_assignment PIN_W25 -to display_h0_export[6]
set_location_assignment PIN_AB28 -to display_m1_export[4]
set_location_assignment PIN_AB25 -to display_m1_export[5]
set_location_assignment PIN_AB22 -to display_m1_export[6]
set_location_assignment PIN_AD30 -to display_m0_export[4]
set_location_assignment PIN_AC29 -to display_m0_export[5]
set_location_assignment PIN_AC30 -to display_m0_export[6]
set_location_assignment PIN_AF29 -to display_s1_export[4]
set_location_assignment PIN_AF30 -to display_s1_export[5]
set_location_assignment PIN_AD27 -to display_s1_export[6]
set_location_assignment PIN_AF28 -to display_s0_export[4]
set_location_assignment PIN_AG28 -to display_s0_export[5]
set_location_assignment PIN_AH28 -to display_s0_export[6]
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top