verilog xil_defaultlib --include "E:/Vivado2024.1/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_Fully_Connected_1_0_0/5c37/hdl/verilog" --include "../../../../project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ipshared/ec67/hdl" --include "../../../../project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ipshared/a317/hdl" --include "../../../../project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ipshared/f0b6/hdl/verilog" --include "../../../../project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ipshared/c783/hdl/verilog" \
"../../../bd/Fully_connected/ip/Fully_connected_Fully_Connected_1_0_0/37e0/sim/ram_data_fc64_3.v" \
"../../../bd/Fully_connected/ip/Fully_connected_Fully_Connected_1_0_0/5c37/sim/ila_0.v" \
"../../../bd/Fully_connected/ip/Fully_connected_Fully_Connected_1_0_0/b0f5/sim/rom_bias_fc64.v" \
"../../../bd/Fully_connected/ip/Fully_connected_Fully_Connected_1_0_0/563a/sim/rom_weight_fc64_3.v" \
"../../../bd/Fully_connected/ip/Fully_connected_Fully_Connected_1_0_0/96fb/sim/rom_weight_fc64_2.v" \
"../../../bd/Fully_connected/ip/Fully_connected_Fully_Connected_1_0_0/97bb/sim/rom_weight_fc64_1.v" \
"../../../bd/Fully_connected/ip/Fully_connected_Fully_Connected_1_0_0/577a/sim/rom_weight_fc64_0.v" \
"../../../bd/Fully_connected/ip/Fully_connected_Fully_Connected_1_0_0/281c/sim/ram_data_fc64_2.v" \
"../../../bd/Fully_connected/ip/Fully_connected_Fully_Connected_1_0_0/295c/sim/ram_data_fc64_1.v" \
"../../../bd/Fully_connected/ip/Fully_connected_Fully_Connected_1_0_0/e99d/sim/ram_data_fc64_0.v" \
"../../../bd/Fully_connected/ipshared/bf23/hdl/Fully_Connected_1_slave_lite_v1_0_S00_AXI.v" \

sv xil_defaultlib --include "E:/Vivado2024.1/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_Fully_Connected_1_0_0/5c37/hdl/verilog" --include "../../../../project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ipshared/ec67/hdl" --include "../../../../project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ipshared/a317/hdl" --include "../../../../project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ipshared/f0b6/hdl/verilog" --include "../../../../project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ipshared/c783/hdl/verilog" \
"../../../bd/Fully_connected/ipshared/bf23/src/Datapath.sv" \
"../../../bd/Fully_connected/ipshared/bf23/src/adder.sv" \
"../../../bd/Fully_connected/ipshared/bf23/src/adder_tree_16.sv" \
"../../../bd/Fully_connected/ipshared/bf23/src/controller.sv" \
"../../../bd/Fully_connected/ipshared/bf23/src/process_unit.sv" \
"../../../bd/Fully_connected/ipshared/bf23/src/pu_array.sv" \
"../../../bd/Fully_connected/ipshared/bf23/src/select_max.sv" \
"../../../bd/Fully_connected/ipshared/bf23/src/top_design.sv" \

verilog xil_defaultlib --include "E:/Vivado2024.1/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_Fully_Connected_1_0_0/5c37/hdl/verilog" --include "../../../../project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ipshared/ec67/hdl" --include "../../../../project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ipshared/a317/hdl" --include "../../../../project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ipshared/f0b6/hdl/verilog" --include "../../../../project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ipshared/c783/hdl/verilog" \
"../../../bd/Fully_connected/ipshared/bf23/7893/multiply.v" \

sv xil_defaultlib --include "E:/Vivado2024.1/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_Fully_Connected_1_0_0/5c37/hdl/verilog" --include "../../../../project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ipshared/ec67/hdl" --include "../../../../project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ipshared/a317/hdl" --include "../../../../project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ipshared/f0b6/hdl/verilog" --include "../../../../project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ipshared/c783/hdl/verilog" \
"../../../bd/Fully_connected/ipshared/bf23/fcda/buffer_group.sv" \
"../../../bd/Fully_connected/ipshared/bf23/b31a/fxp_multiplier.sv" \

verilog xil_defaultlib --include "E:/Vivado2024.1/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_Fully_Connected_1_0_0/5c37/hdl/verilog" --include "../../../../project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ipshared/ec67/hdl" --include "../../../../project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ipshared/a317/hdl" --include "../../../../project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ipshared/f0b6/hdl/verilog" --include "../../../../project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ipshared/c783/hdl/verilog" \
"../../../bd/Fully_connected/ipshared/bf23/hdl/Fully_Connected_1.v" \
"../../../bd/Fully_connected/ip/Fully_connected_Fully_Connected_1_0_0/sim/Fully_connected_Fully_Connected_1_0_0.v" \
"../../../bd/Fully_connected/ip/Fully_connected_zynq_ultra_ps_e_0_0/sim/Fully_connected_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/Fully_connected/ip/Fully_connected_blk_mem_gen_0_0/sim/Fully_connected_blk_mem_gen_0_0.v" \
"../../../bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_0/sim/bd_4378_one_0.v" \

sv xil_defaultlib --include "E:/Vivado2024.1/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_Fully_Connected_1_0_0/5c37/hdl/verilog" --include "../../../../project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ipshared/ec67/hdl" --include "../../../../project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ipshared/a317/hdl" --include "../../../../project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ipshared/f0b6/hdl/verilog" --include "../../../../project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ipshared/c783/hdl/verilog" \
"../../../bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_2/sim/bd_4378_arsw_0.sv" \
"../../../bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_3/sim/bd_4378_rsw_0.sv" \
"../../../bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_4/sim/bd_4378_awsw_0.sv" \
"../../../bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_5/sim/bd_4378_wsw_0.sv" \
"../../../bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_6/sim/bd_4378_bsw_0.sv" \
"../../../bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_7/sim/bd_4378_s00mmu_0.sv" \
"../../../bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_8/sim/bd_4378_s00tr_0.sv" \
"../../../bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_9/sim/bd_4378_s00sic_0.sv" \
"../../../bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_10/sim/bd_4378_s00a2s_0.sv" \
"../../../bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_11/sim/bd_4378_sarn_0.sv" \
"../../../bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_12/sim/bd_4378_srn_0.sv" \
"../../../bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_13/sim/bd_4378_sawn_0.sv" \
"../../../bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_14/sim/bd_4378_swn_0.sv" \
"../../../bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_15/sim/bd_4378_sbn_0.sv" \
"../../../bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_16/sim/bd_4378_s01mmu_0.sv" \
"../../../bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_17/sim/bd_4378_s01tr_0.sv" \
"../../../bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_18/sim/bd_4378_s01sic_0.sv" \
"../../../bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_19/sim/bd_4378_s01a2s_0.sv" \
"../../../bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_20/sim/bd_4378_sarn_1.sv" \
"../../../bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_21/sim/bd_4378_srn_1.sv" \
"../../../bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_22/sim/bd_4378_sawn_1.sv" \
"../../../bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_23/sim/bd_4378_swn_1.sv" \
"../../../bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_24/sim/bd_4378_sbn_1.sv" \
"../../../bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_25/sim/bd_4378_m00s2a_0.sv" \
"../../../bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_26/sim/bd_4378_m00arn_0.sv" \
"../../../bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_27/sim/bd_4378_m00rn_0.sv" \
"../../../bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_28/sim/bd_4378_m00awn_0.sv" \
"../../../bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_29/sim/bd_4378_m00wn_0.sv" \
"../../../bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_30/sim/bd_4378_m00bn_0.sv" \
"../../../bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_31/sim/bd_4378_m00e_0.sv" \
"../../../bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_32/sim/bd_4378_m01s2a_0.sv" \
"../../../bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_33/sim/bd_4378_m01arn_0.sv" \
"../../../bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_34/sim/bd_4378_m01rn_0.sv" \
"../../../bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_35/sim/bd_4378_m01awn_0.sv" \
"../../../bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_36/sim/bd_4378_m01wn_0.sv" \
"../../../bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_37/sim/bd_4378_m01bn_0.sv" \
"../../../bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/ip/ip_38/sim/bd_4378_m01e_0.sv" \

verilog xil_defaultlib --include "E:/Vivado2024.1/Vivado/2024.1/data/xilinx_vip/include" --include "../../../../project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ip/Fully_connected_Fully_Connected_1_0_0/5c37/hdl/verilog" --include "../../../../project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ipshared/ec67/hdl" --include "../../../../project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ipshared/a317/hdl" --include "../../../../project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ipshared/f0b6/hdl/verilog" --include "../../../../project_1_IP_AXI.gen/sources_1/bd/Fully_connected/ipshared/c783/hdl/verilog" \
"../../../bd/Fully_connected/ip/Fully_connected_axi_smc_0/bd_0/sim/bd_4378.v" \
"../../../bd/Fully_connected/ip/Fully_connected_axi_smc_0/sim/Fully_connected_axi_smc_0.v" \
"../../../bd/Fully_connected/sim/Fully_connected.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
