<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>Questa Coverage Report</title>
  <!-- original name: _tb_top_u_dma_axi32_wrap_u_dma_axi32_dma_axi32_dual_core_dma_axi32_core0_topContentFrame6.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html_newlook.css"/>
  <script type="text/javascript" src="../scripts/jquery.js"></script>
  <script type="text/javascript" src="../scripts/showhide.js"></script>
  
</head>
<body id="ucdb2html_detail" onload="showLast()">
  <h1><span class="strip">Questa</span> Toggle Coverage Report</h1>
  <h3>Scope: /<a href="z000072.htm">tb_top</a>/<a href="z000401.htm">u_dma_axi32_wrap</a>/<a href="z000667.htm">u_dma_axi32</a>/<a href="z000872.htm">dma_axi32_dual_core</a>/<a href="z001769.htm">dma_axi32_core0_top</a></h3>
  <!-- use script block so buttons vanish when JavaScript is disabled -->
  <script type="text/javascript">
  <!--
  document.write(
    '<table class="buttons" cellspacing="2" cellpadding="2"><tr>' +
       '<td id="showAll" width="100" onclick="showAll()" class="button_on" ' +
           'title="Display all coverage scopes and bins.">Show All</td>' +
       '<td id="showCov" width="100" onclick="showCov()" class="button_off" ' +
           'title="Display only covered scopes and bins.">Show Covered</td>' +
       '<td id="showMis" width="100" onclick="showMis()" class="button_off" ' +
           'title="Display only uncovered scopes and bins.">Show Missing</td>' +
    '</tr></table>');
  //-->
  </script>
  <hr/><table>
  <tr/>
  <tr/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_50.htm#129" z="bypass" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_50.htm#127" z="clk_out" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_50.htm#128" z="clken" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_50.htm#63" z="pready" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_ARADDR[0]" lnk="__HDL_srcfile_50.htm#116"" z="slow_ARADDR[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_ARADDR[1]" lnk="__HDL_srcfile_50.htm#116"" z="slow_ARADDR[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_ARADDR[2]" lnk="__HDL_srcfile_50.htm#116"" z="slow_ARADDR[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_ARADDR[3]" lnk="__HDL_srcfile_50.htm#116"" z="slow_ARADDR[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_ARADDR[4]" lnk="__HDL_srcfile_50.htm#116"" z="slow_ARADDR[4]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_ARADDR[5]" lnk="__HDL_srcfile_50.htm#116"" z="slow_ARADDR[5]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_ARADDR[6]" lnk="__HDL_srcfile_50.htm#116"" z="slow_ARADDR[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_ARADDR[7]" lnk="__HDL_srcfile_50.htm#116"" z="slow_ARADDR[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_ARADDR[8]" lnk="__HDL_srcfile_50.htm#116"" z="slow_ARADDR[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_ARADDR[9]" lnk="__HDL_srcfile_50.htm#116"" z="slow_ARADDR[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_ARADDR[10]" lnk="__HDL_srcfile_50.htm#116"" z="slow_ARADDR[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_ARADDR[11]" lnk="__HDL_srcfile_50.htm#116"" z="slow_ARADDR[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_ARADDR[12]" lnk="__HDL_srcfile_50.htm#116"" z="slow_ARADDR[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_ARADDR[13]" lnk="__HDL_srcfile_50.htm#116"" z="slow_ARADDR[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_ARADDR[14]" lnk="__HDL_srcfile_50.htm#116"" z="slow_ARADDR[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_ARADDR[15]" lnk="__HDL_srcfile_50.htm#116"" z="slow_ARADDR[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_ARADDR[16]" lnk="__HDL_srcfile_50.htm#116"" z="slow_ARADDR[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_ARADDR[17]" lnk="__HDL_srcfile_50.htm#116"" z="slow_ARADDR[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_ARADDR[18]" lnk="__HDL_srcfile_50.htm#116"" z="slow_ARADDR[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_ARADDR[19]" lnk="__HDL_srcfile_50.htm#116"" z="slow_ARADDR[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_ARADDR[20]" lnk="__HDL_srcfile_50.htm#116"" z="slow_ARADDR[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_ARADDR[21]" lnk="__HDL_srcfile_50.htm#116"" z="slow_ARADDR[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_ARADDR[22]" lnk="__HDL_srcfile_50.htm#116"" z="slow_ARADDR[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_ARADDR[23]" lnk="__HDL_srcfile_50.htm#116"" z="slow_ARADDR[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_ARADDR[24]" lnk="__HDL_srcfile_50.htm#116"" z="slow_ARADDR[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_ARADDR[25]" lnk="__HDL_srcfile_50.htm#116"" z="slow_ARADDR[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_ARADDR[26]" lnk="__HDL_srcfile_50.htm#116"" z="slow_ARADDR[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_ARADDR[27]" lnk="__HDL_srcfile_50.htm#116"" z="slow_ARADDR[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_ARADDR[28]" lnk="__HDL_srcfile_50.htm#116"" z="slow_ARADDR[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_ARADDR[29]" lnk="__HDL_srcfile_50.htm#116"" z="slow_ARADDR[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_ARADDR[30]" lnk="__HDL_srcfile_50.htm#116"" z="slow_ARADDR[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_ARADDR[31]" lnk="__HDL_srcfile_50.htm#116"" z="slow_ARADDR[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_ARLEN[0]" lnk="__HDL_srcfile_50.htm#117"" z="slow_ARLEN[0]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_ARLEN[1]" lnk="__HDL_srcfile_50.htm#117"" z="slow_ARLEN[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_ARLEN[2]" lnk="__HDL_srcfile_50.htm#117"" z="slow_ARLEN[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_ARLEN[3]" lnk="__HDL_srcfile_50.htm#117"" z="slow_ARLEN[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_50.htm#120" z="slow_ARREADY" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_ARSIZE[0]" lnk="__HDL_srcfile_50.htm#118"" z="slow_ARSIZE[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_ARSIZE[1]" lnk="__HDL_srcfile_50.htm#118"" z="slow_ARSIZE[1]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_50.htm#119" z="slow_ARVALID" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_AWADDR[0]" lnk="__HDL_srcfile_50.htm#103"" z="slow_AWADDR[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_AWADDR[1]" lnk="__HDL_srcfile_50.htm#103"" z="slow_AWADDR[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_AWADDR[2]" lnk="__HDL_srcfile_50.htm#103"" z="slow_AWADDR[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_AWADDR[3]" lnk="__HDL_srcfile_50.htm#103"" z="slow_AWADDR[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_AWADDR[4]" lnk="__HDL_srcfile_50.htm#103"" z="slow_AWADDR[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_AWADDR[5]" lnk="__HDL_srcfile_50.htm#103"" z="slow_AWADDR[5]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_AWADDR[6]" lnk="__HDL_srcfile_50.htm#103"" z="slow_AWADDR[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_AWADDR[7]" lnk="__HDL_srcfile_50.htm#103"" z="slow_AWADDR[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_AWADDR[8]" lnk="__HDL_srcfile_50.htm#103"" z="slow_AWADDR[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_AWADDR[9]" lnk="__HDL_srcfile_50.htm#103"" z="slow_AWADDR[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_AWADDR[10]" lnk="__HDL_srcfile_50.htm#103"" z="slow_AWADDR[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_AWADDR[11]" lnk="__HDL_srcfile_50.htm#103"" z="slow_AWADDR[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_AWADDR[12]" lnk="__HDL_srcfile_50.htm#103"" z="slow_AWADDR[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_AWADDR[13]" lnk="__HDL_srcfile_50.htm#103"" z="slow_AWADDR[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_AWADDR[14]" lnk="__HDL_srcfile_50.htm#103"" z="slow_AWADDR[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_AWADDR[15]" lnk="__HDL_srcfile_50.htm#103"" z="slow_AWADDR[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_AWADDR[16]" lnk="__HDL_srcfile_50.htm#103"" z="slow_AWADDR[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_AWADDR[17]" lnk="__HDL_srcfile_50.htm#103"" z="slow_AWADDR[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_AWADDR[18]" lnk="__HDL_srcfile_50.htm#103"" z="slow_AWADDR[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_AWADDR[19]" lnk="__HDL_srcfile_50.htm#103"" z="slow_AWADDR[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_AWADDR[20]" lnk="__HDL_srcfile_50.htm#103"" z="slow_AWADDR[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_AWADDR[21]" lnk="__HDL_srcfile_50.htm#103"" z="slow_AWADDR[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_AWADDR[22]" lnk="__HDL_srcfile_50.htm#103"" z="slow_AWADDR[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_AWADDR[23]" lnk="__HDL_srcfile_50.htm#103"" z="slow_AWADDR[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_AWADDR[24]" lnk="__HDL_srcfile_50.htm#103"" z="slow_AWADDR[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_AWADDR[25]" lnk="__HDL_srcfile_50.htm#103"" z="slow_AWADDR[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_AWADDR[26]" lnk="__HDL_srcfile_50.htm#103"" z="slow_AWADDR[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_AWADDR[27]" lnk="__HDL_srcfile_50.htm#103"" z="slow_AWADDR[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_AWADDR[28]" lnk="__HDL_srcfile_50.htm#103"" z="slow_AWADDR[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_AWADDR[29]" lnk="__HDL_srcfile_50.htm#103"" z="slow_AWADDR[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_AWADDR[30]" lnk="__HDL_srcfile_50.htm#103"" z="slow_AWADDR[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_AWADDR[31]" lnk="__HDL_srcfile_50.htm#103"" z="slow_AWADDR[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_AWLEN[0]" lnk="__HDL_srcfile_50.htm#104"" z="slow_AWLEN[0]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_AWLEN[1]" lnk="__HDL_srcfile_50.htm#104"" z="slow_AWLEN[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_AWLEN[2]" lnk="__HDL_srcfile_50.htm#104"" z="slow_AWLEN[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_AWLEN[3]" lnk="__HDL_srcfile_50.htm#104"" z="slow_AWLEN[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_50.htm#107" z="slow_AWREADY" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_AWSIZE[0]" lnk="__HDL_srcfile_50.htm#105"" z="slow_AWSIZE[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_AWSIZE[1]" lnk="__HDL_srcfile_50.htm#105"" z="slow_AWSIZE[1]" h1="1" h2="0" c="Y" p="50.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_50.htm#106" z="slow_AWVALID" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_50.htm#115" z="slow_BREADY" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_BRESP[0]" lnk="__HDL_srcfile_50.htm#113"" z="slow_BRESP[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_BRESP[1]" lnk="__HDL_srcfile_50.htm#113"" z="slow_BRESP[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_50.htm#114" z="slow_BVALID" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_RDATA[0]" lnk="__HDL_srcfile_50.htm#121"" z="slow_RDATA[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_RDATA[1]" lnk="__HDL_srcfile_50.htm#121"" z="slow_RDATA[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_RDATA[2]" lnk="__HDL_srcfile_50.htm#121"" z="slow_RDATA[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_RDATA[3]" lnk="__HDL_srcfile_50.htm#121"" z="slow_RDATA[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_RDATA[4]" lnk="__HDL_srcfile_50.htm#121"" z="slow_RDATA[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_RDATA[5]" lnk="__HDL_srcfile_50.htm#121"" z="slow_RDATA[5]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_RDATA[6]" lnk="__HDL_srcfile_50.htm#121"" z="slow_RDATA[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_RDATA[7]" lnk="__HDL_srcfile_50.htm#121"" z="slow_RDATA[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_RDATA[8]" lnk="__HDL_srcfile_50.htm#121"" z="slow_RDATA[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_RDATA[9]" lnk="__HDL_srcfile_50.htm#121"" z="slow_RDATA[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_RDATA[10]" lnk="__HDL_srcfile_50.htm#121"" z="slow_RDATA[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_RDATA[11]" lnk="__HDL_srcfile_50.htm#121"" z="slow_RDATA[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_RDATA[12]" lnk="__HDL_srcfile_50.htm#121"" z="slow_RDATA[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_RDATA[13]" lnk="__HDL_srcfile_50.htm#121"" z="slow_RDATA[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_RDATA[14]" lnk="__HDL_srcfile_50.htm#121"" z="slow_RDATA[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_RDATA[15]" lnk="__HDL_srcfile_50.htm#121"" z="slow_RDATA[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_RDATA[16]" lnk="__HDL_srcfile_50.htm#121"" z="slow_RDATA[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_RDATA[17]" lnk="__HDL_srcfile_50.htm#121"" z="slow_RDATA[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_RDATA[18]" lnk="__HDL_srcfile_50.htm#121"" z="slow_RDATA[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_RDATA[19]" lnk="__HDL_srcfile_50.htm#121"" z="slow_RDATA[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_RDATA[20]" lnk="__HDL_srcfile_50.htm#121"" z="slow_RDATA[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_RDATA[21]" lnk="__HDL_srcfile_50.htm#121"" z="slow_RDATA[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_RDATA[22]" lnk="__HDL_srcfile_50.htm#121"" z="slow_RDATA[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_RDATA[23]" lnk="__HDL_srcfile_50.htm#121"" z="slow_RDATA[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_RDATA[24]" lnk="__HDL_srcfile_50.htm#121"" z="slow_RDATA[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_RDATA[25]" lnk="__HDL_srcfile_50.htm#121"" z="slow_RDATA[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_RDATA[26]" lnk="__HDL_srcfile_50.htm#121"" z="slow_RDATA[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_RDATA[27]" lnk="__HDL_srcfile_50.htm#121"" z="slow_RDATA[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_RDATA[28]" lnk="__HDL_srcfile_50.htm#121"" z="slow_RDATA[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_RDATA[29]" lnk="__HDL_srcfile_50.htm#121"" z="slow_RDATA[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_RDATA[30]" lnk="__HDL_srcfile_50.htm#121"" z="slow_RDATA[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_RDATA[31]" lnk="__HDL_srcfile_50.htm#121"" z="slow_RDATA[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_50.htm#123" z="slow_RLAST" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" lnk="__HDL_srcfile_50.htm#125" z="slow_RREADY" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_RRESP[0]" lnk="__HDL_srcfile_50.htm#122"" z="slow_RRESP[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_RRESP[1]" lnk="__HDL_srcfile_50.htm#122"" z="slow_RRESP[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_50.htm#124" z="slow_RVALID" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_WDATA[0]" lnk="__HDL_srcfile_50.htm#108"" z="slow_WDATA[0]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_WDATA[1]" lnk="__HDL_srcfile_50.htm#108"" z="slow_WDATA[1]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_WDATA[2]" lnk="__HDL_srcfile_50.htm#108"" z="slow_WDATA[2]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_WDATA[3]" lnk="__HDL_srcfile_50.htm#108"" z="slow_WDATA[3]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_WDATA[4]" lnk="__HDL_srcfile_50.htm#108"" z="slow_WDATA[4]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_WDATA[5]" lnk="__HDL_srcfile_50.htm#108"" z="slow_WDATA[5]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_WDATA[6]" lnk="__HDL_srcfile_50.htm#108"" z="slow_WDATA[6]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_WDATA[7]" lnk="__HDL_srcfile_50.htm#108"" z="slow_WDATA[7]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_WDATA[8]" lnk="__HDL_srcfile_50.htm#108"" z="slow_WDATA[8]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_WDATA[9]" lnk="__HDL_srcfile_50.htm#108"" z="slow_WDATA[9]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_WDATA[10]" lnk="__HDL_srcfile_50.htm#108"" z="slow_WDATA[10]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_WDATA[11]" lnk="__HDL_srcfile_50.htm#108"" z="slow_WDATA[11]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_WDATA[12]" lnk="__HDL_srcfile_50.htm#108"" z="slow_WDATA[12]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_WDATA[13]" lnk="__HDL_srcfile_50.htm#108"" z="slow_WDATA[13]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_WDATA[14]" lnk="__HDL_srcfile_50.htm#108"" z="slow_WDATA[14]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_WDATA[15]" lnk="__HDL_srcfile_50.htm#108"" z="slow_WDATA[15]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_WDATA[16]" lnk="__HDL_srcfile_50.htm#108"" z="slow_WDATA[16]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_WDATA[17]" lnk="__HDL_srcfile_50.htm#108"" z="slow_WDATA[17]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_WDATA[18]" lnk="__HDL_srcfile_50.htm#108"" z="slow_WDATA[18]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_WDATA[19]" lnk="__HDL_srcfile_50.htm#108"" z="slow_WDATA[19]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_WDATA[20]" lnk="__HDL_srcfile_50.htm#108"" z="slow_WDATA[20]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_WDATA[21]" lnk="__HDL_srcfile_50.htm#108"" z="slow_WDATA[21]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_WDATA[22]" lnk="__HDL_srcfile_50.htm#108"" z="slow_WDATA[22]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_WDATA[23]" lnk="__HDL_srcfile_50.htm#108"" z="slow_WDATA[23]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_WDATA[24]" lnk="__HDL_srcfile_50.htm#108"" z="slow_WDATA[24]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_WDATA[25]" lnk="__HDL_srcfile_50.htm#108"" z="slow_WDATA[25]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_WDATA[26]" lnk="__HDL_srcfile_50.htm#108"" z="slow_WDATA[26]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_WDATA[27]" lnk="__HDL_srcfile_50.htm#108"" z="slow_WDATA[27]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_WDATA[28]" lnk="__HDL_srcfile_50.htm#108"" z="slow_WDATA[28]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_WDATA[29]" lnk="__HDL_srcfile_50.htm#108"" z="slow_WDATA[29]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_WDATA[30]" lnk="__HDL_srcfile_50.htm#108"" z="slow_WDATA[30]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="m" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_WDATA[31]" lnk="__HDL_srcfile_50.htm#108"" z="slow_WDATA[31]" h1="0" h2="0" c="R" p="0.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_50.htm#110" z="slow_WLAST" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_50.htm#112" z="slow_WREADY" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_WSTRB[0]" lnk="__HDL_srcfile_50.htm#109"" z="slow_WSTRB[0]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_WSTRB[1]" lnk="__HDL_srcfile_50.htm#109"" z="slow_WSTRB[1]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_WSTRB[2]" lnk="__HDL_srcfile_50.htm#109"" z="slow_WSTRB[2]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" t="/tb_top/u_dma_axi32_wrap/u_dma_axi32/dma_axi32_dual_core/dma_axi32_core0_top/slow_WSTRB[3]" lnk="__HDL_srcfile_50.htm#109"" z="slow_WSTRB[3]" h1="1" h2="1" c="G" p="100.00"/>
  <tr cr="c" s="2" lnk="__HDL_srcfile_50.htm#111" z="slow_WVALID" h1="1" h2="1" c="G" p="100.00"/>
  </table>
<h5>Note:<br/>[alias] denotes that the togglenode is an alias of a canonical node elsewhere in the design.</h5>
<script type="text/javascript" src="../scripts/buildtogglepage.js"></script>
  <!-- make sure jumps to last few line nos work -->
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
  
</body>
</html>
