{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1523626516153 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1523626516153 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 13 10:35:15 2018 " "Processing started: Fri Apr 13 10:35:15 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1523626516153 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1523626516153 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Synthesizer -c Synthesizer " "Command: quartus_map --read_settings_files=on --write_settings_files=off Synthesizer -c Synthesizer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1523626516153 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1523626516638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/reg_table_pkg.vhd 1 0 " "Found 1 design units, including 0 entities, in source file source/reg_table_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_table_pkg " "Found design unit 1: reg_table_pkg" {  } { { "source/reg_table_pkg.vhd" "" { Text "C:/Users/ea999/Desktop/synthesizer/source/reg_table_pkg.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523626517169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523626517169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/i2c_slave_bfm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/i2c_slave_bfm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_slave_bfm-bfm " "Found design unit 1: i2c_slave_bfm-bfm" {  } { { "source/i2c_slave_bfm.vhd" "" { Text "C:/Users/ea999/Desktop/synthesizer/source/i2c_slave_bfm.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523626517184 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_slave_bfm " "Found entity 1: i2c_slave_bfm" {  } { { "source/i2c_slave_bfm.vhd" "" { Text "C:/Users/ea999/Desktop/synthesizer/source/i2c_slave_bfm.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523626517184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523626517184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/i2c_master.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/i2c_master.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 i2c_master-rtl " "Found design unit 1: i2c_master-rtl" {  } { { "source/i2c_master.vhd" "" { Text "C:/Users/ea999/Desktop/synthesizer/source/i2c_master.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523626517200 ""} { "Info" "ISGN_ENTITY_NAME" "1 i2c_master " "Found entity 1: i2c_master" {  } { { "source/i2c_master.vhd" "" { Text "C:/Users/ea999/Desktop/synthesizer/source/i2c_master.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523626517200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523626517200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/sync_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/sync_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sync_block-rtl " "Found design unit 1: sync_block-rtl" {  } { { "source/sync_block.vhd" "" { Text "C:/Users/ea999/Desktop/synthesizer/source/sync_block.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523626517216 ""} { "Info" "ISGN_ENTITY_NAME" "1 sync_block " "Found entity 1: sync_block" {  } { { "source/sync_block.vhd" "" { Text "C:/Users/ea999/Desktop/synthesizer/source/sync_block.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523626517216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523626517216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/takt_teiler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/takt_teiler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 takt_teiler-rtl " "Found design unit 1: takt_teiler-rtl" {  } { { "source/takt_teiler.vhd" "" { Text "C:/Users/ea999/Desktop/synthesizer/source/takt_teiler.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523626517231 ""} { "Info" "ISGN_ENTITY_NAME" "1 takt_teiler " "Found entity 1: takt_teiler" {  } { { "source/takt_teiler.vhd" "" { Text "C:/Users/ea999/Desktop/synthesizer/source/takt_teiler.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523626517231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523626517231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/infrastructure_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/infrastructure_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 infrastructure_block-struct " "Found design unit 1: infrastructure_block-struct" {  } { { "source/infrastructure_block.vhd" "" { Text "C:/Users/ea999/Desktop/synthesizer/source/infrastructure_block.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523626517247 ""} { "Info" "ISGN_ENTITY_NAME" "1 infrastructure_block " "Found entity 1: infrastructure_block" {  } { { "source/infrastructure_block.vhd" "" { Text "C:/Users/ea999/Desktop/synthesizer/source/infrastructure_block.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523626517247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523626517247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 codec_control-rtl " "Found design unit 1: codec_control-rtl" {  } { { "source/fsm.vhd" "" { Text "C:/Users/ea999/Desktop/synthesizer/source/fsm.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523626517263 ""} { "Info" "ISGN_ENTITY_NAME" "1 codec_control " "Found entity 1: codec_control" {  } { { "source/fsm.vhd" "" { Text "C:/Users/ea999/Desktop/synthesizer/source/fsm.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523626517263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523626517263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "source/fpga_infrastructure_block.vhd 2 1 " "Found 2 design units, including 1 entities, in source file source/fpga_infrastructure_block.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FPGA_infrastructure_block-struct " "Found design unit 1: FPGA_infrastructure_block-struct" {  } { { "source/FPGA_infrastructure_block.vhd" "" { Text "C:/Users/ea999/Desktop/synthesizer/source/FPGA_infrastructure_block.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523626517278 ""} { "Info" "ISGN_ENTITY_NAME" "1 FPGA_infrastructure_block " "Found entity 1: FPGA_infrastructure_block" {  } { { "source/FPGA_infrastructure_block.vhd" "" { Text "C:/Users/ea999/Desktop/synthesizer/source/FPGA_infrastructure_block.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523626517278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523626517278 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGA_infrastructure_block " "Elaborating entity \"FPGA_infrastructure_block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1523626517325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "infrastructure_block infrastructure_block:inst_infrastructure_block " "Elaborating entity \"infrastructure_block\" for hierarchy \"infrastructure_block:inst_infrastructure_block\"" {  } { { "source/FPGA_infrastructure_block.vhd" "inst_infrastructure_block" { Text "C:/Users/ea999/Desktop/synthesizer/source/FPGA_infrastructure_block.vhd" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523626517341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "takt_teiler infrastructure_block:inst_infrastructure_block\|takt_teiler:inst_takt_teiler " "Elaborating entity \"takt_teiler\" for hierarchy \"infrastructure_block:inst_infrastructure_block\|takt_teiler:inst_takt_teiler\"" {  } { { "source/infrastructure_block.vhd" "inst_takt_teiler" { Text "C:/Users/ea999/Desktop/synthesizer/source/infrastructure_block.vhd" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523626517341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_block infrastructure_block:inst_infrastructure_block\|sync_block:inst_sync_block_1 " "Elaborating entity \"sync_block\" for hierarchy \"infrastructure_block:inst_infrastructure_block\|sync_block:inst_sync_block_1\"" {  } { { "source/infrastructure_block.vhd" "inst_sync_block_1" { Text "C:/Users/ea999/Desktop/synthesizer/source/infrastructure_block.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523626517356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "codec_control codec_control:inst_codec_control " "Elaborating entity \"codec_control\" for hierarchy \"codec_control:inst_codec_control\"" {  } { { "source/FPGA_infrastructure_block.vhd" "inst_codec_control" { Text "C:/Users/ea999/Desktop/synthesizer/source/FPGA_infrastructure_block.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523626517356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master i2c_master:inst_i2c_master " "Elaborating entity \"i2c_master\" for hierarchy \"i2c_master:inst_i2c_master\"" {  } { { "source/FPGA_infrastructure_block.vhd" "inst_i2c_master" { Text "C:/Users/ea999/Desktop/synthesizer/source/FPGA_infrastructure_block.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523626517356 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "codec_control:inst_codec_control\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"codec_control:inst_codec_control\|Mod0\"" {  } { { "source/fsm.vhd" "Mod0" { Text "C:/Users/ea999/Desktop/synthesizer/source/fsm.vhd" 75 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523626517763 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1523626517763 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "codec_control:inst_codec_control\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"codec_control:inst_codec_control\|lpm_divide:Mod0\"" {  } { { "source/fsm.vhd" "" { Text "C:/Users/ea999/Desktop/synthesizer/source/fsm.vhd" 75 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523626517825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "codec_control:inst_codec_control\|lpm_divide:Mod0 " "Instantiated megafunction \"codec_control:inst_codec_control\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523626517825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523626517825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523626517825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523626517825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1523626517825 ""}  } { { "source/fsm.vhd" "" { Text "C:/Users/ea999/Desktop/synthesizer/source/fsm.vhd" 75 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1523626517825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qlo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qlo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qlo " "Found entity 1: lpm_divide_qlo" {  } { { "db/lpm_divide_qlo.tdf" "" { Text "C:/Users/ea999/Desktop/synthesizer/db/lpm_divide_qlo.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523626517903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523626517903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_4dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_4dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_4dg " "Found entity 1: abs_divider_4dg" {  } { { "db/abs_divider_4dg.tdf" "" { Text "C:/Users/ea999/Desktop/synthesizer/db/abs_divider_4dg.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523626517935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523626517935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k5f " "Found entity 1: alt_u_div_k5f" {  } { { "db/alt_u_div_k5f.tdf" "" { Text "C:/Users/ea999/Desktop/synthesizer/db/alt_u_div_k5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523626518044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523626518044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/ea999/Desktop/synthesizer/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523626518153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523626518153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/ea999/Desktop/synthesizer/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523626518231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523626518231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0s9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_0s9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0s9 " "Found entity 1: lpm_abs_0s9" {  } { { "db/lpm_abs_0s9.tdf" "" { Text "C:/Users/ea999/Desktop/synthesizer/db/lpm_abs_0s9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1523626518263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1523626518263 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "31 " "Ignored 31 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "31 " "Ignored 31 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Quartus II" 0 -1 1523626518810 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1523626518810 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "source/i2c_master.vhd" "" { Text "C:/Users/ea999/Desktop/synthesizer/source/i2c_master.vhd" 300 -1 0 } } { "source/i2c_master.vhd" "" { Text "C:/Users/ea999/Desktop/synthesizer/source/i2c_master.vhd" 85 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1523626518888 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1523626518888 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "codec_control:inst_codec_control\|reg\[31\] Low " "Register codec_control:inst_codec_control\|reg\[31\] will power up to Low" {  } { { "source/fsm.vhd" "" { Text "C:/Users/ea999/Desktop/synthesizer/source/fsm.vhd" 92 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1523626520528 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "codec_control:inst_codec_control\|reg\[0\] Low " "Register codec_control:inst_codec_control\|reg\[0\] will power up to Low" {  } { { "source/fsm.vhd" "" { Text "C:/Users/ea999/Desktop/synthesizer/source/fsm.vhd" 92 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Quartus II" 0 -1 1523626520528 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Quartus II" 0 -1 1523626520528 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1523626521419 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523626521419 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "source/FPGA_infrastructure_block.vhd" "" { Text "C:/Users/ea999/Desktop/synthesizer/source/FPGA_infrastructure_block.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523626521591 "|FPGA_infrastructure_block|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "source/FPGA_infrastructure_block.vhd" "" { Text "C:/Users/ea999/Desktop/synthesizer/source/FPGA_infrastructure_block.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523626521591 "|FPGA_infrastructure_block|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "source/FPGA_infrastructure_block.vhd" "" { Text "C:/Users/ea999/Desktop/synthesizer/source/FPGA_infrastructure_block.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523626521591 "|FPGA_infrastructure_block|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "source/FPGA_infrastructure_block.vhd" "" { Text "C:/Users/ea999/Desktop/synthesizer/source/FPGA_infrastructure_block.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523626521591 "|FPGA_infrastructure_block|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "source/FPGA_infrastructure_block.vhd" "" { Text "C:/Users/ea999/Desktop/synthesizer/source/FPGA_infrastructure_block.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523626521591 "|FPGA_infrastructure_block|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "source/FPGA_infrastructure_block.vhd" "" { Text "C:/Users/ea999/Desktop/synthesizer/source/FPGA_infrastructure_block.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523626521591 "|FPGA_infrastructure_block|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "source/FPGA_infrastructure_block.vhd" "" { Text "C:/Users/ea999/Desktop/synthesizer/source/FPGA_infrastructure_block.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523626521591 "|FPGA_infrastructure_block|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "source/FPGA_infrastructure_block.vhd" "" { Text "C:/Users/ea999/Desktop/synthesizer/source/FPGA_infrastructure_block.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523626521591 "|FPGA_infrastructure_block|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "source/FPGA_infrastructure_block.vhd" "" { Text "C:/Users/ea999/Desktop/synthesizer/source/FPGA_infrastructure_block.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523626521591 "|FPGA_infrastructure_block|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "source/FPGA_infrastructure_block.vhd" "" { Text "C:/Users/ea999/Desktop/synthesizer/source/FPGA_infrastructure_block.vhd" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1523626521591 "|FPGA_infrastructure_block|SW[10]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1523626521591 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1939 " "Implemented 1939 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1523626521591 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1523626521591 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1523626521591 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1920 " "Implemented 1920 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1523626521591 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1523626521591 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "596 " "Peak virtual memory: 596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1523626521638 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 13 10:35:21 2018 " "Processing ended: Fri Apr 13 10:35:21 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1523626521638 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1523626521638 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1523626521638 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1523626521638 ""}
