# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do adders_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/ece385_summer23/lab2/adders {C:/ece385_summer23/lab2/adders/lookahead_adder_pg.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:27 on Jun 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385_summer23/lab2/adders" C:/ece385_summer23/lab2/adders/lookahead_adder_pg.sv 
# -- Compiling module lookahead_adder_pg
# 
# Top level modules:
# 	lookahead_adder_pg
# End time: 18:14:27 on Jun 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385_summer23/lab2/adders {C:/ece385_summer23/lab2/adders/router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:27 on Jun 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385_summer23/lab2/adders" C:/ece385_summer23/lab2/adders/router.sv 
# -- Compiling module router
# 
# Top level modules:
# 	router
# End time: 18:14:27 on Jun 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385_summer23/lab2/adders {C:/ece385_summer23/lab2/adders/reg_17.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:27 on Jun 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385_summer23/lab2/adders" C:/ece385_summer23/lab2/adders/reg_17.sv 
# -- Compiling module reg_17
# 
# Top level modules:
# 	reg_17
# End time: 18:14:27 on Jun 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385_summer23/lab2/adders {C:/ece385_summer23/lab2/adders/lookahead_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:27 on Jun 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385_summer23/lab2/adders" C:/ece385_summer23/lab2/adders/lookahead_adder.sv 
# -- Compiling module lookahead_adder
# 
# Top level modules:
# 	lookahead_adder
# End time: 18:14:27 on Jun 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385_summer23/lab2/adders {C:/ece385_summer23/lab2/adders/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:28 on Jun 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385_summer23/lab2/adders" C:/ece385_summer23/lab2/adders/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 18:14:28 on Jun 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385_summer23/lab2/adders {C:/ece385_summer23/lab2/adders/control.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:28 on Jun 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385_summer23/lab2/adders" C:/ece385_summer23/lab2/adders/control.sv 
# -- Compiling module control
# 
# Top level modules:
# 	control
# End time: 18:14:28 on Jun 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385_summer23/lab2/adders {C:/ece385_summer23/lab2/adders/lookahead_adder_4.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:28 on Jun 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385_summer23/lab2/adders" C:/ece385_summer23/lab2/adders/lookahead_adder_4.sv 
# -- Compiling module lookahead_adder_4
# 
# Top level modules:
# 	lookahead_adder_4
# End time: 18:14:28 on Jun 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ece385_summer23/lab2/adders {C:/ece385_summer23/lab2/adders/adder2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:28 on Jun 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385_summer23/lab2/adders" C:/ece385_summer23/lab2/adders/adder2.sv 
# -- Compiling module adder2
# 
# Top level modules:
# 	adder2
# End time: 18:14:28 on Jun 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/ece385_summer23/lab2/adders {C:/ece385_summer23/lab2/adders/adder_testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:14:29 on Jun 22,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ece385_summer23/lab2/adders" C:/ece385_summer23/lab2/adders/adder_testbench.sv 
# -- Compiling module adder_testbench
# 
# Top level modules:
# 	adder_testbench
# End time: 18:14:29 on Jun 22,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  adder_testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" adder_testbench 
# Start time: 18:14:29 on Jun 22,2023
# Loading sv_std.std
# Loading work.adder_testbench
# Loading work.adder2
# Loading work.control
# Loading work.router
# Loading work.reg_17
# Loading work.lookahead_adder
# Loading work.lookahead_adder_pg
# Loading work.lookahead_adder_4
# Loading work.HexDriver
# ** Warning: (vsim-3839) C:/ece385_summer23/lab2/adders/lookahead_adder.sv(14): Variable '/adder_testbench/dut0/adderla/Pgs', driven via a port connection, is multiply driven. See C:/ece385_summer23/lab2/adders/lookahead_adder.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /adder_testbench/dut0/adderla/PG1 File: C:/ece385_summer23/lab2/adders/lookahead_adder_pg.sv
# ** Warning: (vsim-3839) C:/ece385_summer23/lab2/adders/lookahead_adder.sv(14): Variable '/adder_testbench/dut0/adderla/Ggs', driven via a port connection, is multiply driven. See C:/ece385_summer23/lab2/adders/lookahead_adder.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /adder_testbench/dut0/adderla/PG1 File: C:/ece385_summer23/lab2/adders/lookahead_adder_pg.sv
# ** Warning: (vsim-3839) C:/ece385_summer23/lab2/adders/lookahead_adder.sv(15): Variable '/adder_testbench/dut0/adderla/Pgs', driven via a port connection, is multiply driven. See C:/ece385_summer23/lab2/adders/lookahead_adder.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /adder_testbench/dut0/adderla/PG2 File: C:/ece385_summer23/lab2/adders/lookahead_adder_pg.sv
# ** Warning: (vsim-3839) C:/ece385_summer23/lab2/adders/lookahead_adder.sv(15): Variable '/adder_testbench/dut0/adderla/Ggs', driven via a port connection, is multiply driven. See C:/ece385_summer23/lab2/adders/lookahead_adder.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /adder_testbench/dut0/adderla/PG2 File: C:/ece385_summer23/lab2/adders/lookahead_adder_pg.sv
# ** Warning: (vsim-3839) C:/ece385_summer23/lab2/adders/lookahead_adder.sv(16): Variable '/adder_testbench/dut0/adderla/Pgs', driven via a port connection, is multiply driven. See C:/ece385_summer23/lab2/adders/lookahead_adder.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /adder_testbench/dut0/adderla/PG3 File: C:/ece385_summer23/lab2/adders/lookahead_adder_pg.sv
# ** Warning: (vsim-3839) C:/ece385_summer23/lab2/adders/lookahead_adder.sv(16): Variable '/adder_testbench/dut0/adderla/Ggs', driven via a port connection, is multiply driven. See C:/ece385_summer23/lab2/adders/lookahead_adder.sv(13).
#    Time: 0 ps  Iteration: 0  Instance: /adder_testbench/dut0/adderla/PG3 File: C:/ece385_summer23/lab2/adders/lookahead_adder_pg.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 10000 ns
# ** Warning: (vsim-8315) C:/ece385_summer23/lab2/adders/router.sv(135): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /adder_testbench/dut0/route
# ** Warning: (vsim-8315) C:/ece385_summer23/lab2/adders/router.sv(127): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /adder_testbench/dut0/route
# ** Warning: (vsim-8315) C:/ece385_summer23/lab2/adders/router.sv(119): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /adder_testbench/dut0/route
# ** Warning: (vsim-8315) C:/ece385_summer23/lab2/adders/router.sv(111): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /adder_testbench/dut0/route
# ** Warning: (vsim-8315) C:/ece385_summer23/lab2/adders/router.sv(103): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /adder_testbench/dut0/route
# ** Warning: (vsim-8315) C:/ece385_summer23/lab2/adders/router.sv(96): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /adder_testbench/dut0/route
# ** Warning: (vsim-8315) C:/ece385_summer23/lab2/adders/router.sv(88): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /adder_testbench/dut0/route
# ** Warning: (vsim-8315) C:/ece385_summer23/lab2/adders/router.sv(80): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /adder_testbench/dut0/route
# ** Warning: (vsim-8315) C:/ece385_summer23/lab2/adders/router.sv(72): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /adder_testbench/dut0/route
# ** Warning: (vsim-8315) C:/ece385_summer23/lab2/adders/router.sv(64): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /adder_testbench/dut0/route
# ** Warning: (vsim-8315) C:/ece385_summer23/lab2/adders/router.sv(56): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /adder_testbench/dut0/route
# ** Warning: (vsim-8315) C:/ece385_summer23/lab2/adders/router.sv(48): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /adder_testbench/dut0/route
# ** Warning: (vsim-8315) C:/ece385_summer23/lab2/adders/router.sv(40): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /adder_testbench/dut0/route
# ** Warning: (vsim-8315) C:/ece385_summer23/lab2/adders/router.sv(33): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /adder_testbench/dut0/route
# ** Warning: (vsim-8315) C:/ece385_summer23/lab2/adders/router.sv(25): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /adder_testbench/dut0/route
# ** Warning: (vsim-8315) C:/ece385_summer23/lab2/adders/router.sv(17): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /adder_testbench/dut0/route
# ** Warning: (vsim-8315) C:/ece385_summer23/lab2/adders/router.sv(9): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /adder_testbench/dut0/route
# ** Warning: (vsim-8315) C:/ece385_summer23/lab2/adders/control.sv(19): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /adder_testbench/dut0/run_once
# ** Warning: (vsim-8315) C:/ece385_summer23/lab2/adders/router.sv(127): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /adder_testbench/dut0/route
# ** Warning: (vsim-8315) C:/ece385_summer23/lab2/adders/router.sv(119): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /adder_testbench/dut0/route
# ** Warning: (vsim-8315) C:/ece385_summer23/lab2/adders/router.sv(111): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /adder_testbench/dut0/route
# ** Warning: (vsim-8315) C:/ece385_summer23/lab2/adders/router.sv(103): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /adder_testbench/dut0/route
# ** Warning: (vsim-8315) C:/ece385_summer23/lab2/adders/router.sv(96): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /adder_testbench/dut0/route
# ** Warning: (vsim-8315) C:/ece385_summer23/lab2/adders/router.sv(88): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /adder_testbench/dut0/route
# WARNING: No extended dataflow license exists
# End time: 18:19:11 on Jun 22,2023, Elapsed time: 0:04:42
# Errors: 0, Warnings: 31
