;redcode
;assert 1
	SPL -9, @-12
	SPL 0, <-54
	SLT 127, -12
	SLT 127, -12
	SLT 127, -12
	SLT 300, 90
	MOV -7, <-20
	SUB -1, <-9
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	ADD 270, <60
	ADD 270, <60
	MOV -507, <-20
	MOV -507, <-20
	SUB @0, 9
	SUB -0, -2
	SUB @127, -106
	JMZ -507, @-20
	SUB 1, @-31
	SLT @111, 8
	SUB 1, @-31
	SUB -0, -2
	CMP #0, 2
	MOV -507, <-20
	SLT <111, 0
	ADD #129, 109
	SUB 1, @-31
	JMZ -507, @-20
	SPL 50, <706
	SPL 50, <706
	DJN 50, <706
	SUB 8, 400
	SUB @127, -106
	SUB 1, @-31
	MOV -507, <-20
	DJN -1, @-20
	JMP -507, @-20
	JMP -507, @-20
	SUB -0, -2
	JMP -507, @-20
	JMZ -507, @-20
	JMZ -507, @-20
	MOV -270, <69
	MOV -270, <69
	SPL 0, <-54
	SPL 0, <-54
	MOV -7, <-20
	ADD 210, 0
	SPL -9, @-12
