#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x562d5e5f3880 .scope module, "bench" "bench" 2 4;
 .timescale -9 -11;
v0x562d5e637ae0_0 .var "CLK", 0 0;
v0x562d5e637ba0_0 .net "LEDS", 7 0, L_0x562d5e637f80;  1 drivers
L_0x7f5de04b2018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562d5e637c60_0 .net "RESET", 0 0, L_0x7f5de04b2018;  1 drivers
v0x562d5e637d50_0 .var "RXD", 0 0;
L_0x7f5de04b2528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562d5e637df0_0 .net "TXD", 0 0, L_0x7f5de04b2528;  1 drivers
v0x562d5e637ee0_0 .var "prev_LEDS", 7 0;
S_0x562d5e5f6840 .scope module, "uut" "SOC" 2 11, 3 10 0, S_0x562d5e5f3880;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /OUTPUT 8 "LEDS";
    .port_info 3 /INPUT 1 "RXD";
    .port_info 4 /OUTPUT 1 "TXD";
P_0x562d5e6049d0 .param/l "AddSub" 1 3 260, C4<000>;
P_0x562d5e604a10 .param/l "And" 1 3 267, C4<111>;
P_0x562d5e604a50 .param/l "EXECUTE" 1 3 151, +C4<00000000000000000000000000000010>;
P_0x562d5e604a90 .param/l "FETCH_INSTR" 1 3 149, +C4<00000000000000000000000000000000>;
P_0x562d5e604ad0 .param/l "FETCH_REG" 1 3 150, +C4<00000000000000000000000000000001>;
P_0x562d5e604b10 .param/l "INS_BEQ" 1 3 270, C4<000>;
P_0x562d5e604b50 .param/l "INS_BGE" 1 3 273, C4<101>;
P_0x562d5e604b90 .param/l "INS_BGEU" 1 3 275, C4<111>;
P_0x562d5e604bd0 .param/l "INS_BLT" 1 3 272, C4<100>;
P_0x562d5e604c10 .param/l "INS_BLTU" 1 3 274, C4<110>;
P_0x562d5e604c50 .param/l "INS_BNE" 1 3 271, C4<001>;
P_0x562d5e604c90 .param/l "Less" 1 3 262, C4<010>;
P_0x562d5e604cd0 .param/l "LessU" 1 3 263, C4<011>;
P_0x562d5e604d10 .param/l "NOP_CODEOP" 1 4 61, C4<00000000000000000000000000110011>;
P_0x562d5e604d50 .param/l "OP_ALUI" 1 3 254, +C4<00000000000000000000000000000111>;
P_0x562d5e604d90 .param/l "OP_ALUR" 1 3 255, +C4<00000000000000000000000000001000>;
P_0x562d5e604dd0 .param/l "OP_AUIPC" 1 3 248, +C4<00000000000000000000000000000001>;
P_0x562d5e604e10 .param/l "OP_BRANCH" 1 3 251, +C4<00000000000000000000000000000100>;
P_0x562d5e604e50 .param/l "OP_FENCE" 1 3 256, +C4<00000000000000000000000000001001>;
P_0x562d5e604e90 .param/l "OP_JAL" 1 3 249, +C4<00000000000000000000000000000010>;
P_0x562d5e604ed0 .param/l "OP_JALR" 1 3 250, +C4<00000000000000000000000000000011>;
P_0x562d5e604f10 .param/l "OP_LOAD" 1 3 252, +C4<00000000000000000000000000000101>;
P_0x562d5e604f50 .param/l "OP_LUI" 1 3 247, +C4<00000000000000000000000000000000>;
P_0x562d5e604f90 .param/l "OP_STORE" 1 3 253, +C4<00000000000000000000000000000110>;
P_0x562d5e604fd0 .param/l "OP_SYS" 1 3 257, +C4<00000000000000000000000000001010>;
P_0x562d5e605010 .param/l "Or" 1 3 266, C4<110>;
P_0x562d5e605050 .param/l "ShiftL" 1 3 261, C4<001>;
P_0x562d5e605090 .param/l "ShiftR" 1 3 265, C4<101>;
P_0x562d5e6050d0 .param/l "Xor" 1 3 264, C4<100>;
P_0x562d5e605110 .param/l "a0" 1 4 665, +C4<00000000000000000000000000001010>;
P_0x562d5e605150 .param/l "a1" 1 4 666, +C4<00000000000000000000000000001011>;
P_0x562d5e605190 .param/l "a2" 1 4 667, +C4<00000000000000000000000000001100>;
P_0x562d5e6051d0 .param/l "a3" 1 4 668, +C4<00000000000000000000000000001101>;
P_0x562d5e605210 .param/l "a4" 1 4 669, +C4<00000000000000000000000000001110>;
P_0x562d5e605250 .param/l "a5" 1 4 670, +C4<00000000000000000000000000001111>;
P_0x562d5e605290 .param/l "a6" 1 4 671, +C4<00000000000000000000000000010000>;
P_0x562d5e6052d0 .param/l "a7" 1 4 672, +C4<00000000000000000000000000010001>;
P_0x562d5e605310 .param/l "fp" 1 4 662, +C4<00000000000000000000000000001000>;
P_0x562d5e605350 .param/l "gp" 1 4 657, +C4<00000000000000000000000000000011>;
P_0x562d5e605390 .param/l "ra" 1 4 655, +C4<00000000000000000000000000000001>;
P_0x562d5e6053d0 .param/l "s0" 1 4 663, +C4<00000000000000000000000000001000>;
P_0x562d5e605410 .param/l "s1" 1 4 664, +C4<00000000000000000000000000001001>;
P_0x562d5e605450 .param/l "s10" 1 4 681, +C4<00000000000000000000000000011010>;
P_0x562d5e605490 .param/l "s11" 1 4 682, +C4<00000000000000000000000000011011>;
P_0x562d5e6054d0 .param/l "s2" 1 4 673, +C4<00000000000000000000000000010010>;
P_0x562d5e605510 .param/l "s3" 1 4 674, +C4<00000000000000000000000000010011>;
P_0x562d5e605550 .param/l "s4" 1 4 675, +C4<00000000000000000000000000010100>;
P_0x562d5e605590 .param/l "s5" 1 4 676, +C4<00000000000000000000000000010101>;
P_0x562d5e6055d0 .param/l "s6" 1 4 677, +C4<00000000000000000000000000010110>;
P_0x562d5e605610 .param/l "s7" 1 4 678, +C4<00000000000000000000000000010111>;
P_0x562d5e605650 .param/l "s8" 1 4 679, +C4<00000000000000000000000000011000>;
P_0x562d5e605690 .param/l "s9" 1 4 680, +C4<00000000000000000000000000011001>;
P_0x562d5e6056d0 .param/l "sp" 1 4 656, +C4<00000000000000000000000000000010>;
P_0x562d5e605710 .param/l "t0" 1 4 659, +C4<00000000000000000000000000000101>;
P_0x562d5e605750 .param/l "t1" 1 4 660, +C4<00000000000000000000000000000110>;
P_0x562d5e605790 .param/l "t2" 1 4 661, +C4<00000000000000000000000000000111>;
P_0x562d5e6057d0 .param/l "t3" 1 4 683, +C4<00000000000000000000000000011100>;
P_0x562d5e605810 .param/l "t4" 1 4 684, +C4<00000000000000000000000000011101>;
P_0x562d5e605850 .param/l "t5" 1 4 685, +C4<00000000000000000000000000011110>;
P_0x562d5e605890 .param/l "t6" 1 4 686, +C4<00000000000000000000000000011111>;
P_0x562d5e6058d0 .param/l "tp" 1 4 658, +C4<00000000000000000000000000000100>;
P_0x562d5e605910 .param/l "x0" 1 4 54, +C4<00000000000000000000000000000000>;
P_0x562d5e605950 .param/l "x1" 1 4 54, +C4<00000000000000000000000000000001>;
P_0x562d5e605990 .param/l "x10" 1 4 55, +C4<00000000000000000000000000001010>;
P_0x562d5e6059d0 .param/l "x11" 1 4 55, +C4<00000000000000000000000000001011>;
P_0x562d5e605a10 .param/l "x12" 1 4 55, +C4<00000000000000000000000000001100>;
P_0x562d5e605a50 .param/l "x13" 1 4 55, +C4<00000000000000000000000000001101>;
P_0x562d5e605a90 .param/l "x14" 1 4 55, +C4<00000000000000000000000000001110>;
P_0x562d5e605ad0 .param/l "x15" 1 4 55, +C4<00000000000000000000000000001111>;
P_0x562d5e605b10 .param/l "x16" 1 4 56, +C4<00000000000000000000000000010000>;
P_0x562d5e605b50 .param/l "x17" 1 4 56, +C4<00000000000000000000000000010001>;
P_0x562d5e605b90 .param/l "x18" 1 4 56, +C4<00000000000000000000000000010010>;
P_0x562d5e605bd0 .param/l "x19" 1 4 56, +C4<00000000000000000000000000010011>;
P_0x562d5e605c10 .param/l "x2" 1 4 54, +C4<00000000000000000000000000000010>;
P_0x562d5e605c50 .param/l "x20" 1 4 56, +C4<00000000000000000000000000010100>;
P_0x562d5e605c90 .param/l "x21" 1 4 56, +C4<00000000000000000000000000010101>;
P_0x562d5e605cd0 .param/l "x22" 1 4 56, +C4<00000000000000000000000000010110>;
P_0x562d5e605d10 .param/l "x23" 1 4 56, +C4<00000000000000000000000000010111>;
P_0x562d5e605d50 .param/l "x24" 1 4 57, +C4<00000000000000000000000000011000>;
P_0x562d5e605d90 .param/l "x25" 1 4 57, +C4<00000000000000000000000000011001>;
P_0x562d5e605dd0 .param/l "x26" 1 4 57, +C4<00000000000000000000000000011010>;
P_0x562d5e605e10 .param/l "x27" 1 4 57, +C4<00000000000000000000000000011011>;
P_0x562d5e605e50 .param/l "x28" 1 4 57, +C4<00000000000000000000000000011100>;
P_0x562d5e605e90 .param/l "x29" 1 4 57, +C4<00000000000000000000000000011101>;
P_0x562d5e605ed0 .param/l "x3" 1 4 54, +C4<00000000000000000000000000000011>;
P_0x562d5e605f10 .param/l "x30" 1 4 57, +C4<00000000000000000000000000011110>;
P_0x562d5e605f50 .param/l "x31" 1 4 57, +C4<00000000000000000000000000011111>;
P_0x562d5e605f90 .param/l "x4" 1 4 54, +C4<00000000000000000000000000000100>;
P_0x562d5e605fd0 .param/l "x5" 1 4 54, +C4<00000000000000000000000000000101>;
P_0x562d5e606010 .param/l "x6" 1 4 54, +C4<00000000000000000000000000000110>;
P_0x562d5e606050 .param/l "x7" 1 4 54, +C4<00000000000000000000000000000111>;
P_0x562d5e606090 .param/l "x8" 1 4 55, +C4<00000000000000000000000000001000>;
P_0x562d5e6060d0 .param/l "x9" 1 4 55, +C4<00000000000000000000000000001001>;
P_0x562d5e606110 .param/l "zero" 1 4 654, +C4<00000000000000000000000000000000>;
L_0x562d5e637f80 .functor BUFZ 8, v0x562d5e636e40_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x562d5e64cb20 .functor BUFZ 32, v0x562d5e637290_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x562d5e64d310 .functor OR 1, L_0x562d5e638610, L_0x562d5e638860, C4<0>, C4<0>;
L_0x562d5e64d4c0 .functor OR 1, L_0x562d5e6393e0, L_0x562d5e639190, C4<0>, C4<0>;
L_0x562d5e64e4d0 .functor OR 1, L_0x562d5e64d4c0, L_0x562d5e638610, C4<0>, C4<0>;
L_0x562d5e64e590 .functor OR 1, L_0x562d5e64e4d0, L_0x562d5e638860, C4<0>, C4<0>;
L_0x562d5e64e690 .functor OR 1, L_0x562d5e64e590, L_0x562d5e638170, C4<0>, C4<0>;
L_0x562d5e64e750 .functor OR 1, L_0x562d5e64e690, L_0x562d5e6383d0, C4<0>, C4<0>;
L_0x562d5e64e860 .functor AND 1, L_0x562d5e64e160, L_0x562d5e64e750, C4<1>, C4<1>;
v0x562d5e631a10_0 .var/i "ASMerror", 31 0;
v0x562d5e631b10_0 .net "Bimm", 31 0, L_0x562d5e63b950;  1 drivers
v0x562d5e631bf0_0 .net "CLK", 0 0, v0x562d5e637ae0_0;  1 drivers
v0x562d5e631cf0_0 .net "Iimm", 31 0, L_0x562d5e63a6d0;  1 drivers
v0x562d5e631d90_0 .net "Jimm", 31 0, L_0x562d5e64c910;  1 drivers
v0x562d5e631ec0_0 .var/i "L0_", 31 0;
v0x562d5e631fa0_0 .net "LEDS", 7 0, L_0x562d5e637f80;  alias, 1 drivers
v0x562d5e632080 .array "MEM", 255 0, 31 0;
v0x562d5e632140_0 .var "PC", 31 0;
v0x562d5e632220_0 .net "RESET", 0 0, L_0x7f5de04b2018;  alias, 1 drivers
v0x562d5e6322c0_0 .net "RXD", 0 0, v0x562d5e637d50_0;  1 drivers
v0x562d5e632360 .array "RegisterFile", 31 0, 31 0;
v0x562d5e632420_0 .net "Simm", 31 0, L_0x562d5e63af30;  1 drivers
v0x562d5e632500_0 .net "TXD", 0 0, L_0x7f5de04b2528;  alias, 1 drivers
v0x562d5e6325c0_0 .net "Uimm", 31 0, L_0x562d5e64bf80;  1 drivers
L_0x7f5de04b20a8 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0x562d5e6326a0_0 .net/2u *"_ivl_10", 6 0, L_0x7f5de04b20a8;  1 drivers
v0x562d5e632780_0 .net *"_ivl_101", 0 0, L_0x562d5e63b5f0;  1 drivers
v0x562d5e632860_0 .net *"_ivl_103", 5 0, L_0x562d5e63b690;  1 drivers
v0x562d5e632940_0 .net *"_ivl_105", 3 0, L_0x562d5e63b880;  1 drivers
L_0x7f5de04b2378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562d5e632a20_0 .net/2u *"_ivl_106", 0 0, L_0x7f5de04b2378;  1 drivers
v0x562d5e632b00_0 .net *"_ivl_111", 0 0, L_0x562d5e63bcc0;  1 drivers
v0x562d5e632be0_0 .net *"_ivl_113", 18 0, L_0x562d5e63bd60;  1 drivers
L_0x7f5de04b23c0 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0x562d5e632cc0_0 .net/2u *"_ivl_114", 11 0, L_0x7f5de04b23c0;  1 drivers
v0x562d5e632da0_0 .net *"_ivl_119", 0 0, L_0x562d5e64c0c0;  1 drivers
v0x562d5e632e80_0 .net *"_ivl_120", 11 0, L_0x562d5e64c2e0;  1 drivers
v0x562d5e632f60_0 .net *"_ivl_123", 7 0, L_0x562d5e64c3d0;  1 drivers
v0x562d5e633040_0 .net *"_ivl_125", 0 0, L_0x562d5e64c600;  1 drivers
v0x562d5e633120_0 .net *"_ivl_127", 9 0, L_0x562d5e64c6a0;  1 drivers
L_0x7f5de04b2408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x562d5e633200_0 .net/2u *"_ivl_128", 0 0, L_0x7f5de04b2408;  1 drivers
v0x562d5e6332e0_0 .net *"_ivl_137", 4 0, L_0x562d5e64ce80;  1 drivers
v0x562d5e6333c0_0 .net *"_ivl_139", 4 0, L_0x562d5e64cf70;  1 drivers
v0x562d5e6334a0_0 .net *"_ivl_143", 0 0, L_0x562d5e64d310;  1 drivers
L_0x7f5de04b2450 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x562d5e633560_0 .net/2u *"_ivl_144", 31 0, L_0x7f5de04b2450;  1 drivers
v0x562d5e633640_0 .net *"_ivl_146", 31 0, L_0x562d5e64d420;  1 drivers
v0x562d5e633720_0 .net *"_ivl_148", 31 0, L_0x562d5e64d750;  1 drivers
v0x562d5e633800_0 .net *"_ivl_15", 6 0, L_0x562d5e638570;  1 drivers
v0x562d5e6338e0_0 .net *"_ivl_150", 31 0, L_0x562d5e64d890;  1 drivers
v0x562d5e6339c0_0 .net *"_ivl_152", 31 0, L_0x562d5e64dbb0;  1 drivers
v0x562d5e633aa0_0 .net *"_ivl_156", 31 0, L_0x562d5e64e070;  1 drivers
L_0x7f5de04b2498 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x562d5e633b80_0 .net *"_ivl_159", 29 0, L_0x7f5de04b2498;  1 drivers
L_0x7f5de04b20f0 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x562d5e633c60_0 .net/2u *"_ivl_16", 6 0, L_0x7f5de04b20f0;  1 drivers
L_0x7f5de04b24e0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x562d5e633d40_0 .net/2u *"_ivl_160", 31 0, L_0x7f5de04b24e0;  1 drivers
v0x562d5e633e20_0 .net *"_ivl_162", 0 0, L_0x562d5e64e160;  1 drivers
v0x562d5e633ee0_0 .net *"_ivl_165", 0 0, L_0x562d5e64d4c0;  1 drivers
v0x562d5e633fa0_0 .net *"_ivl_167", 0 0, L_0x562d5e64e4d0;  1 drivers
v0x562d5e634060_0 .net *"_ivl_169", 0 0, L_0x562d5e64e590;  1 drivers
v0x562d5e634120_0 .net *"_ivl_171", 0 0, L_0x562d5e64e690;  1 drivers
v0x562d5e6341e0_0 .net *"_ivl_173", 0 0, L_0x562d5e64e750;  1 drivers
v0x562d5e6342a0_0 .net *"_ivl_21", 6 0, L_0x562d5e6387c0;  1 drivers
L_0x7f5de04b2138 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x562d5e634380_0 .net/2u *"_ivl_22", 6 0, L_0x7f5de04b2138;  1 drivers
v0x562d5e634460_0 .net *"_ivl_27", 6 0, L_0x562d5e6389f0;  1 drivers
L_0x7f5de04b2180 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x562d5e634540_0 .net/2u *"_ivl_28", 6 0, L_0x7f5de04b2180;  1 drivers
v0x562d5e634620_0 .net *"_ivl_3", 6 0, L_0x562d5e638040;  1 drivers
v0x562d5e634700_0 .net *"_ivl_33", 6 0, L_0x562d5e638c30;  1 drivers
L_0x7f5de04b21c8 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x562d5e6347e0_0 .net/2u *"_ivl_34", 6 0, L_0x7f5de04b21c8;  1 drivers
v0x562d5e6348c0_0 .net *"_ivl_39", 6 0, L_0x562d5e638e60;  1 drivers
L_0x7f5de04b2060 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0x562d5e6349a0_0 .net/2u *"_ivl_4", 6 0, L_0x7f5de04b2060;  1 drivers
L_0x7f5de04b2210 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x562d5e634a80_0 .net/2u *"_ivl_40", 6 0, L_0x7f5de04b2210;  1 drivers
v0x562d5e634b60_0 .net *"_ivl_45", 6 0, L_0x562d5e6390f0;  1 drivers
L_0x7f5de04b2258 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x562d5e634c40_0 .net/2u *"_ivl_46", 6 0, L_0x7f5de04b2258;  1 drivers
v0x562d5e634d20_0 .net *"_ivl_51", 6 0, L_0x562d5e639340;  1 drivers
L_0x7f5de04b22a0 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x562d5e634e00_0 .net/2u *"_ivl_52", 6 0, L_0x7f5de04b22a0;  1 drivers
v0x562d5e634ee0_0 .net *"_ivl_57", 6 0, L_0x562d5e6395f0;  1 drivers
L_0x7f5de04b22e8 .functor BUFT 1, C4<0001111>, C4<0>, C4<0>, C4<0>;
v0x562d5e634fc0_0 .net/2u *"_ivl_58", 6 0, L_0x7f5de04b22e8;  1 drivers
v0x562d5e6350a0_0 .net *"_ivl_63", 6 0, L_0x562d5e639550;  1 drivers
L_0x7f5de04b2330 .functor BUFT 1, C4<1110011>, C4<0>, C4<0>, C4<0>;
v0x562d5e635590_0 .net/2u *"_ivl_64", 6 0, L_0x7f5de04b2330;  1 drivers
v0x562d5e635670_0 .net *"_ivl_79", 0 0, L_0x562d5e63a040;  1 drivers
v0x562d5e635750_0 .net *"_ivl_80", 20 0, L_0x562d5e63a200;  1 drivers
v0x562d5e635830_0 .net *"_ivl_83", 10 0, L_0x562d5e63a530;  1 drivers
v0x562d5e635910_0 .net *"_ivl_87", 0 0, L_0x562d5e63a7f0;  1 drivers
v0x562d5e6359f0_0 .net *"_ivl_88", 20 0, L_0x562d5e63a9a0;  1 drivers
v0x562d5e635ad0_0 .net *"_ivl_9", 6 0, L_0x562d5e6382e0;  1 drivers
v0x562d5e635bb0_0 .net *"_ivl_91", 5 0, L_0x562d5e63aca0;  1 drivers
v0x562d5e635c90_0 .net *"_ivl_93", 4 0, L_0x562d5e63ae60;  1 drivers
v0x562d5e635d70_0 .net *"_ivl_97", 0 0, L_0x562d5e63ad40;  1 drivers
v0x562d5e635e50_0 .net *"_ivl_98", 19 0, L_0x562d5e63b200;  1 drivers
v0x562d5e635f30_0 .net "aluIn1", 31 0, L_0x562d5e64cb20;  1 drivers
v0x562d5e636010_0 .net "aluIn2", 31 0, L_0x562d5e64cb90;  1 drivers
v0x562d5e6360f0_0 .var "aluOut", 31 0;
v0x562d5e6361d0_0 .net "clk", 0 0, L_0x562d5e64e970;  1 drivers
v0x562d5e6362a0_0 .net "funct3", 2 0, L_0x562d5e639ae0;  1 drivers
v0x562d5e636360_0 .net "funct7", 6 0, L_0x562d5e639b80;  1 drivers
v0x562d5e636440_0 .var/i "i", 31 0;
v0x562d5e636520_0 .var "instr", 31 0;
v0x562d5e636600_0 .net "isALUI", 0 0, L_0x562d5e639190;  1 drivers
v0x562d5e6366c0_0 .net "isALUR", 0 0, L_0x562d5e6393e0;  1 drivers
v0x562d5e636780_0 .net "isAUIPC", 0 0, L_0x562d5e6383d0;  1 drivers
v0x562d5e636840_0 .net "isBranch", 0 0, L_0x562d5e638a90;  1 drivers
v0x562d5e636900_0 .net "isFENCE", 0 0, L_0x562d5e639690;  1 drivers
v0x562d5e6369c0_0 .net "isJAL", 0 0, L_0x562d5e638610;  1 drivers
v0x562d5e636a80_0 .net "isJALR", 0 0, L_0x562d5e638860;  1 drivers
v0x562d5e636b40_0 .net "isLUI", 0 0, L_0x562d5e638170;  1 drivers
v0x562d5e636c00_0 .net "isLoad", 0 0, L_0x562d5e638cd0;  1 drivers
v0x562d5e636cc0_0 .net "isSYS", 0 0, L_0x562d5e6398b0;  1 drivers
v0x562d5e636d80_0 .net "isStore", 0 0, L_0x562d5e638f00;  1 drivers
v0x562d5e636e40_0 .var "leds", 7 0;
v0x562d5e636f20_0 .var/i "memPC", 31 0;
v0x562d5e637000_0 .var "nextPC", 31 0;
v0x562d5e6370e0_0 .net "rdId", 4 0, L_0x562d5e639f70;  1 drivers
v0x562d5e6371c0_0 .net "resetn", 0 0, L_0x562d5e64ea60;  1 drivers
v0x562d5e637290_0 .var "rs1", 31 0;
v0x562d5e637350_0 .net "rs1Id", 4 0, L_0x562d5e639cf0;  1 drivers
v0x562d5e637430_0 .var "rs2", 31 0;
v0x562d5e637510_0 .net "rs2Id", 4 0, L_0x562d5e639dc0;  1 drivers
v0x562d5e6375f0_0 .net "shamt", 4 0, L_0x562d5e64d1d0;  1 drivers
v0x562d5e6376d0_0 .var "state", 1 0;
v0x562d5e6377b0_0 .var "takeBranch", 0 0;
v0x562d5e637870_0 .net "writeBackData", 31 0, L_0x562d5e64dcf0;  1 drivers
v0x562d5e637950_0 .net "writeBackEn", 0 0, L_0x562d5e64e860;  1 drivers
E_0x562d5e51dc00 .event posedge, v0x562d5e6253d0_0;
E_0x562d5e51de50/0 .event edge, v0x562d5e636840_0, v0x562d5e6377b0_0, v0x562d5e632140_0, v0x562d5e631b10_0;
E_0x562d5e51de50/1 .event edge, v0x562d5e6369c0_0, v0x562d5e631d90_0, v0x562d5e636a80_0, v0x562d5e637290_0;
E_0x562d5e51de50/2 .event edge, v0x562d5e631cf0_0;
E_0x562d5e51de50 .event/or E_0x562d5e51de50/0, E_0x562d5e51de50/1, E_0x562d5e51de50/2;
E_0x562d5e51e0b0 .event edge, v0x562d5e6362a0_0, v0x562d5e637290_0, v0x562d5e637430_0;
E_0x562d5e4eed10/0 .event edge, v0x562d5e6362a0_0, v0x562d5e636360_0, v0x562d5e6366c0_0, v0x562d5e635f30_0;
E_0x562d5e4eed10/1 .event edge, v0x562d5e636010_0, v0x562d5e6375f0_0;
E_0x562d5e4eed10 .event/or E_0x562d5e4eed10/0, E_0x562d5e4eed10/1;
L_0x562d5e638040 .part v0x562d5e636520_0, 0, 7;
L_0x562d5e638170 .cmp/eq 7, L_0x562d5e638040, L_0x7f5de04b2060;
L_0x562d5e6382e0 .part v0x562d5e636520_0, 0, 7;
L_0x562d5e6383d0 .cmp/eq 7, L_0x562d5e6382e0, L_0x7f5de04b20a8;
L_0x562d5e638570 .part v0x562d5e636520_0, 0, 7;
L_0x562d5e638610 .cmp/eq 7, L_0x562d5e638570, L_0x7f5de04b20f0;
L_0x562d5e6387c0 .part v0x562d5e636520_0, 0, 7;
L_0x562d5e638860 .cmp/eq 7, L_0x562d5e6387c0, L_0x7f5de04b2138;
L_0x562d5e6389f0 .part v0x562d5e636520_0, 0, 7;
L_0x562d5e638a90 .cmp/eq 7, L_0x562d5e6389f0, L_0x7f5de04b2180;
L_0x562d5e638c30 .part v0x562d5e636520_0, 0, 7;
L_0x562d5e638cd0 .cmp/eq 7, L_0x562d5e638c30, L_0x7f5de04b21c8;
L_0x562d5e638e60 .part v0x562d5e636520_0, 0, 7;
L_0x562d5e638f00 .cmp/eq 7, L_0x562d5e638e60, L_0x7f5de04b2210;
L_0x562d5e6390f0 .part v0x562d5e636520_0, 0, 7;
L_0x562d5e639190 .cmp/eq 7, L_0x562d5e6390f0, L_0x7f5de04b2258;
L_0x562d5e639340 .part v0x562d5e636520_0, 0, 7;
L_0x562d5e6393e0 .cmp/eq 7, L_0x562d5e639340, L_0x7f5de04b22a0;
L_0x562d5e6395f0 .part v0x562d5e636520_0, 0, 7;
L_0x562d5e639690 .cmp/eq 7, L_0x562d5e6395f0, L_0x7f5de04b22e8;
L_0x562d5e639550 .part v0x562d5e636520_0, 0, 7;
L_0x562d5e6398b0 .cmp/eq 7, L_0x562d5e639550, L_0x7f5de04b2330;
L_0x562d5e639ae0 .part v0x562d5e636520_0, 12, 3;
L_0x562d5e639b80 .part v0x562d5e636520_0, 25, 7;
L_0x562d5e639cf0 .part v0x562d5e636520_0, 15, 5;
L_0x562d5e639dc0 .part v0x562d5e636520_0, 20, 5;
L_0x562d5e639f70 .part v0x562d5e636520_0, 7, 5;
L_0x562d5e63a040 .part v0x562d5e636520_0, 31, 1;
LS_0x562d5e63a200_0_0 .concat [ 1 1 1 1], L_0x562d5e63a040, L_0x562d5e63a040, L_0x562d5e63a040, L_0x562d5e63a040;
LS_0x562d5e63a200_0_4 .concat [ 1 1 1 1], L_0x562d5e63a040, L_0x562d5e63a040, L_0x562d5e63a040, L_0x562d5e63a040;
LS_0x562d5e63a200_0_8 .concat [ 1 1 1 1], L_0x562d5e63a040, L_0x562d5e63a040, L_0x562d5e63a040, L_0x562d5e63a040;
LS_0x562d5e63a200_0_12 .concat [ 1 1 1 1], L_0x562d5e63a040, L_0x562d5e63a040, L_0x562d5e63a040, L_0x562d5e63a040;
LS_0x562d5e63a200_0_16 .concat [ 1 1 1 1], L_0x562d5e63a040, L_0x562d5e63a040, L_0x562d5e63a040, L_0x562d5e63a040;
LS_0x562d5e63a200_0_20 .concat [ 1 0 0 0], L_0x562d5e63a040;
LS_0x562d5e63a200_1_0 .concat [ 4 4 4 4], LS_0x562d5e63a200_0_0, LS_0x562d5e63a200_0_4, LS_0x562d5e63a200_0_8, LS_0x562d5e63a200_0_12;
LS_0x562d5e63a200_1_4 .concat [ 4 1 0 0], LS_0x562d5e63a200_0_16, LS_0x562d5e63a200_0_20;
L_0x562d5e63a200 .concat [ 16 5 0 0], LS_0x562d5e63a200_1_0, LS_0x562d5e63a200_1_4;
L_0x562d5e63a530 .part v0x562d5e636520_0, 20, 11;
L_0x562d5e63a6d0 .concat [ 11 21 0 0], L_0x562d5e63a530, L_0x562d5e63a200;
L_0x562d5e63a7f0 .part v0x562d5e636520_0, 31, 1;
LS_0x562d5e63a9a0_0_0 .concat [ 1 1 1 1], L_0x562d5e63a7f0, L_0x562d5e63a7f0, L_0x562d5e63a7f0, L_0x562d5e63a7f0;
LS_0x562d5e63a9a0_0_4 .concat [ 1 1 1 1], L_0x562d5e63a7f0, L_0x562d5e63a7f0, L_0x562d5e63a7f0, L_0x562d5e63a7f0;
LS_0x562d5e63a9a0_0_8 .concat [ 1 1 1 1], L_0x562d5e63a7f0, L_0x562d5e63a7f0, L_0x562d5e63a7f0, L_0x562d5e63a7f0;
LS_0x562d5e63a9a0_0_12 .concat [ 1 1 1 1], L_0x562d5e63a7f0, L_0x562d5e63a7f0, L_0x562d5e63a7f0, L_0x562d5e63a7f0;
LS_0x562d5e63a9a0_0_16 .concat [ 1 1 1 1], L_0x562d5e63a7f0, L_0x562d5e63a7f0, L_0x562d5e63a7f0, L_0x562d5e63a7f0;
LS_0x562d5e63a9a0_0_20 .concat [ 1 0 0 0], L_0x562d5e63a7f0;
LS_0x562d5e63a9a0_1_0 .concat [ 4 4 4 4], LS_0x562d5e63a9a0_0_0, LS_0x562d5e63a9a0_0_4, LS_0x562d5e63a9a0_0_8, LS_0x562d5e63a9a0_0_12;
LS_0x562d5e63a9a0_1_4 .concat [ 4 1 0 0], LS_0x562d5e63a9a0_0_16, LS_0x562d5e63a9a0_0_20;
L_0x562d5e63a9a0 .concat [ 16 5 0 0], LS_0x562d5e63a9a0_1_0, LS_0x562d5e63a9a0_1_4;
L_0x562d5e63aca0 .part v0x562d5e636520_0, 25, 6;
L_0x562d5e63ae60 .part v0x562d5e636520_0, 7, 5;
L_0x562d5e63af30 .concat [ 5 6 21 0], L_0x562d5e63ae60, L_0x562d5e63aca0, L_0x562d5e63a9a0;
L_0x562d5e63ad40 .part v0x562d5e636520_0, 31, 1;
LS_0x562d5e63b200_0_0 .concat [ 1 1 1 1], L_0x562d5e63ad40, L_0x562d5e63ad40, L_0x562d5e63ad40, L_0x562d5e63ad40;
LS_0x562d5e63b200_0_4 .concat [ 1 1 1 1], L_0x562d5e63ad40, L_0x562d5e63ad40, L_0x562d5e63ad40, L_0x562d5e63ad40;
LS_0x562d5e63b200_0_8 .concat [ 1 1 1 1], L_0x562d5e63ad40, L_0x562d5e63ad40, L_0x562d5e63ad40, L_0x562d5e63ad40;
LS_0x562d5e63b200_0_12 .concat [ 1 1 1 1], L_0x562d5e63ad40, L_0x562d5e63ad40, L_0x562d5e63ad40, L_0x562d5e63ad40;
LS_0x562d5e63b200_0_16 .concat [ 1 1 1 1], L_0x562d5e63ad40, L_0x562d5e63ad40, L_0x562d5e63ad40, L_0x562d5e63ad40;
LS_0x562d5e63b200_1_0 .concat [ 4 4 4 4], LS_0x562d5e63b200_0_0, LS_0x562d5e63b200_0_4, LS_0x562d5e63b200_0_8, LS_0x562d5e63b200_0_12;
LS_0x562d5e63b200_1_4 .concat [ 4 0 0 0], LS_0x562d5e63b200_0_16;
L_0x562d5e63b200 .concat [ 16 4 0 0], LS_0x562d5e63b200_1_0, LS_0x562d5e63b200_1_4;
L_0x562d5e63b5f0 .part v0x562d5e636520_0, 7, 1;
L_0x562d5e63b690 .part v0x562d5e636520_0, 25, 6;
L_0x562d5e63b880 .part v0x562d5e636520_0, 8, 4;
LS_0x562d5e63b950_0_0 .concat [ 1 4 6 1], L_0x7f5de04b2378, L_0x562d5e63b880, L_0x562d5e63b690, L_0x562d5e63b5f0;
LS_0x562d5e63b950_0_4 .concat [ 20 0 0 0], L_0x562d5e63b200;
L_0x562d5e63b950 .concat [ 12 20 0 0], LS_0x562d5e63b950_0_0, LS_0x562d5e63b950_0_4;
L_0x562d5e63bcc0 .part v0x562d5e636520_0, 31, 1;
L_0x562d5e63bd60 .part v0x562d5e636520_0, 12, 19;
L_0x562d5e64bf80 .concat [ 12 19 1 0], L_0x7f5de04b23c0, L_0x562d5e63bd60, L_0x562d5e63bcc0;
L_0x562d5e64c0c0 .part v0x562d5e636520_0, 31, 1;
LS_0x562d5e64c2e0_0_0 .concat [ 1 1 1 1], L_0x562d5e64c0c0, L_0x562d5e64c0c0, L_0x562d5e64c0c0, L_0x562d5e64c0c0;
LS_0x562d5e64c2e0_0_4 .concat [ 1 1 1 1], L_0x562d5e64c0c0, L_0x562d5e64c0c0, L_0x562d5e64c0c0, L_0x562d5e64c0c0;
LS_0x562d5e64c2e0_0_8 .concat [ 1 1 1 1], L_0x562d5e64c0c0, L_0x562d5e64c0c0, L_0x562d5e64c0c0, L_0x562d5e64c0c0;
L_0x562d5e64c2e0 .concat [ 4 4 4 0], LS_0x562d5e64c2e0_0_0, LS_0x562d5e64c2e0_0_4, LS_0x562d5e64c2e0_0_8;
L_0x562d5e64c3d0 .part v0x562d5e636520_0, 12, 8;
L_0x562d5e64c600 .part v0x562d5e636520_0, 20, 1;
L_0x562d5e64c6a0 .part v0x562d5e636520_0, 21, 10;
LS_0x562d5e64c910_0_0 .concat [ 1 10 1 8], L_0x7f5de04b2408, L_0x562d5e64c6a0, L_0x562d5e64c600, L_0x562d5e64c3d0;
LS_0x562d5e64c910_0_4 .concat [ 12 0 0 0], L_0x562d5e64c2e0;
L_0x562d5e64c910 .concat [ 20 12 0 0], LS_0x562d5e64c910_0_0, LS_0x562d5e64c910_0_4;
L_0x562d5e64cb90 .functor MUXZ 32, L_0x562d5e63a6d0, v0x562d5e637430_0, L_0x562d5e6393e0, C4<>;
L_0x562d5e64ce80 .part v0x562d5e637430_0, 0, 5;
L_0x562d5e64cf70 .part L_0x562d5e63a6d0, 0, 5;
L_0x562d5e64d1d0 .functor MUXZ 5, L_0x562d5e64cf70, L_0x562d5e64ce80, L_0x562d5e6393e0, C4<>;
L_0x562d5e64d420 .arith/sum 32, v0x562d5e632140_0, L_0x7f5de04b2450;
L_0x562d5e64d750 .arith/sum 32, v0x562d5e632140_0, L_0x562d5e64bf80;
L_0x562d5e64d890 .functor MUXZ 32, v0x562d5e6360f0_0, L_0x562d5e64d750, L_0x562d5e6383d0, C4<>;
L_0x562d5e64dbb0 .functor MUXZ 32, L_0x562d5e64d890, L_0x562d5e64bf80, L_0x562d5e638170, C4<>;
L_0x562d5e64dcf0 .functor MUXZ 32, L_0x562d5e64dbb0, L_0x562d5e64d420, L_0x562d5e64d310, C4<>;
L_0x562d5e64e070 .concat [ 2 30 0 0], v0x562d5e6376d0_0, L_0x7f5de04b2498;
L_0x562d5e64e160 .cmp/eq 32, L_0x562d5e64e070, L_0x7f5de04b24e0;
S_0x562d5e5f4a00 .scope task, "ADD" "ADD" 4 83, 4 83 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e5f1570_0 .var "rd", 4 0;
v0x562d5e61eac0_0 .var "rs1", 4 0;
v0x562d5e61eba0_0 .var "rs2", 4 0;
TD_bench.uut.ADD ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x562d5e62be40_0, 0, 7;
    %load/vec4 v0x562d5e5f1570_0;
    %store/vec4 v0x562d5e62bf30_0, 0, 5;
    %load/vec4 v0x562d5e61eac0_0;
    %store/vec4 v0x562d5e62c010_0, 0, 5;
    %load/vec4 v0x562d5e61eba0_0;
    %store/vec4 v0x562d5e62c140_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562d5e62bc60_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x562d5e62bd60_0, 0, 7;
    %fork TD_bench.uut.RType, S_0x562d5e62ba80;
    %join;
    %end;
S_0x562d5e61ec60 .scope task, "ADDI" "ADDI" 4 172, 4 172 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e61ee60_0 .var "imm", 31 0;
v0x562d5e61ef40_0 .var "rd", 4 0;
v0x562d5e61f020_0 .var "rs1", 4 0;
TD_bench.uut.ADDI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x562d5e626b70_0, 0, 7;
    %load/vec4 v0x562d5e61ef40_0;
    %store/vec4 v0x562d5e626c60_0, 0, 5;
    %load/vec4 v0x562d5e61f020_0;
    %store/vec4 v0x562d5e626d40_0, 0, 5;
    %load/vec4 v0x562d5e61ee60_0;
    %store/vec4 v0x562d5e626a90_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562d5e626990_0, 0, 3;
    %fork TD_bench.uut.IType, S_0x562d5e6267b0;
    %join;
    %end;
S_0x562d5e61f0e0 .scope task, "AND" "AND" 4 146, 4 146 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e61f2c0_0 .var "rd", 4 0;
v0x562d5e61f3a0_0 .var "rs1", 4 0;
v0x562d5e61f480_0 .var "rs2", 4 0;
TD_bench.uut.AND ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x562d5e62be40_0, 0, 7;
    %load/vec4 v0x562d5e61f2c0_0;
    %store/vec4 v0x562d5e62bf30_0, 0, 5;
    %load/vec4 v0x562d5e61f3a0_0;
    %store/vec4 v0x562d5e62c010_0, 0, 5;
    %load/vec4 v0x562d5e61f480_0;
    %store/vec4 v0x562d5e62c140_0, 0, 5;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x562d5e62bc60_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x562d5e62bd60_0, 0, 7;
    %fork TD_bench.uut.RType, S_0x562d5e62ba80;
    %join;
    %end;
S_0x562d5e61f540 .scope task, "ANDI" "ANDI" 4 217, 4 217 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e61f720_0 .var "imm", 31 0;
v0x562d5e61f820_0 .var "rd", 4 0;
v0x562d5e61f900_0 .var "rs1", 4 0;
TD_bench.uut.ANDI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x562d5e626b70_0, 0, 7;
    %load/vec4 v0x562d5e61f820_0;
    %store/vec4 v0x562d5e626c60_0, 0, 5;
    %load/vec4 v0x562d5e61f900_0;
    %store/vec4 v0x562d5e626d40_0, 0, 5;
    %load/vec4 v0x562d5e61f720_0;
    %store/vec4 v0x562d5e626a90_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x562d5e626990_0, 0, 3;
    %fork TD_bench.uut.IType, S_0x562d5e6267b0;
    %join;
    %end;
S_0x562d5e61f9c0 .scope task, "AUIPC" "AUIPC" 4 387, 4 387 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e61fbf0_0 .var "imm", 31 0;
v0x562d5e61fcf0_0 .var "rd", 4 0;
TD_bench.uut.AUIPC ;
    %pushi/vec4 23, 0, 7;
    %store/vec4 v0x562d5e630d00_0, 0, 7;
    %load/vec4 v0x562d5e61fcf0_0;
    %store/vec4 v0x562d5e630de0_0, 0, 5;
    %load/vec4 v0x562d5e61fbf0_0;
    %store/vec4 v0x562d5e630c00_0, 0, 32;
    %fork TD_bench.uut.UType, S_0x562d5e630a20;
    %join;
    %end;
S_0x562d5e61fdd0 .scope task, "BEQ" "BEQ" 4 309, 4 309 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e61ffb0_0 .var "imm", 31 0;
v0x562d5e6200b0_0 .var "rs1", 4 0;
v0x562d5e620190_0 .var "rs2", 4 0;
TD_bench.uut.BEQ ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x562d5e622900_0, 0, 7;
    %load/vec4 v0x562d5e6200b0_0;
    %store/vec4 v0x562d5e6229f0_0, 0, 5;
    %load/vec4 v0x562d5e620190_0;
    %store/vec4 v0x562d5e622ad0_0, 0, 5;
    %load/vec4 v0x562d5e61ffb0_0;
    %store/vec4 v0x562d5e622820_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562d5e622720_0, 0, 3;
    %fork TD_bench.uut.BType, S_0x562d5e622540;
    %join;
    %end;
S_0x562d5e620250 .scope task, "BEQZ" "BEQZ" 4 758, 4 758 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e620430_0 .var "imm", 31 0;
v0x562d5e620530_0 .var "rs1", 4 0;
TD_bench.uut.BEQZ ;
    %load/vec4 v0x562d5e620530_0;
    %store/vec4 v0x562d5e6200b0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x562d5e620190_0, 0, 5;
    %load/vec4 v0x562d5e620430_0;
    %store/vec4 v0x562d5e61ffb0_0, 0, 32;
    %fork TD_bench.uut.BEQ, S_0x562d5e61fdd0;
    %join;
    %end;
S_0x562d5e620610 .scope task, "BGE" "BGE" 4 336, 4 336 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e6207f0_0 .var "imm", 31 0;
v0x562d5e6208f0_0 .var "rs1", 4 0;
v0x562d5e6209d0_0 .var "rs2", 4 0;
TD_bench.uut.BGE ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x562d5e622900_0, 0, 7;
    %load/vec4 v0x562d5e6208f0_0;
    %store/vec4 v0x562d5e6229f0_0, 0, 5;
    %load/vec4 v0x562d5e6209d0_0;
    %store/vec4 v0x562d5e622ad0_0, 0, 5;
    %load/vec4 v0x562d5e6207f0_0;
    %store/vec4 v0x562d5e622820_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x562d5e622720_0, 0, 3;
    %fork TD_bench.uut.BType, S_0x562d5e622540;
    %join;
    %end;
S_0x562d5e620a90 .scope task, "BGEU" "BGEU" 4 354, 4 354 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e620c70_0 .var "imm", 31 0;
v0x562d5e620d70_0 .var "rs1", 4 0;
v0x562d5e620e50_0 .var "rs2", 4 0;
TD_bench.uut.BGEU ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x562d5e622900_0, 0, 7;
    %load/vec4 v0x562d5e620d70_0;
    %store/vec4 v0x562d5e6229f0_0, 0, 5;
    %load/vec4 v0x562d5e620e50_0;
    %store/vec4 v0x562d5e622ad0_0, 0, 5;
    %load/vec4 v0x562d5e620c70_0;
    %store/vec4 v0x562d5e622820_0, 0, 32;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x562d5e622720_0, 0, 3;
    %fork TD_bench.uut.BType, S_0x562d5e622540;
    %join;
    %end;
S_0x562d5e620f10 .scope task, "BGT" "BGT" 4 774, 4 774 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e6210a0_0 .var "imm", 31 0;
v0x562d5e6211a0_0 .var "rs1", 4 0;
v0x562d5e621280_0 .var "rs2", 4 0;
TD_bench.uut.BGT ;
    %load/vec4 v0x562d5e621280_0;
    %store/vec4 v0x562d5e621650_0, 0, 5;
    %load/vec4 v0x562d5e6211a0_0;
    %store/vec4 v0x562d5e621730_0, 0, 5;
    %load/vec4 v0x562d5e6210a0_0;
    %store/vec4 v0x562d5e621550_0, 0, 32;
    %fork TD_bench.uut.BLT, S_0x562d5e621370;
    %join;
    %end;
S_0x562d5e621370 .scope task, "BLT" "BLT" 4 327, 4 327 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e621550_0 .var "imm", 31 0;
v0x562d5e621650_0 .var "rs1", 4 0;
v0x562d5e621730_0 .var "rs2", 4 0;
TD_bench.uut.BLT ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x562d5e622900_0, 0, 7;
    %load/vec4 v0x562d5e621650_0;
    %store/vec4 v0x562d5e6229f0_0, 0, 5;
    %load/vec4 v0x562d5e621730_0;
    %store/vec4 v0x562d5e622ad0_0, 0, 5;
    %load/vec4 v0x562d5e621550_0;
    %store/vec4 v0x562d5e622820_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x562d5e622720_0, 0, 3;
    %fork TD_bench.uut.BType, S_0x562d5e622540;
    %join;
    %end;
S_0x562d5e621820 .scope task, "BLTU" "BLTU" 4 345, 4 345 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e621a00_0 .var "imm", 31 0;
v0x562d5e621b00_0 .var "rs1", 4 0;
v0x562d5e621be0_0 .var "rs2", 4 0;
TD_bench.uut.BLTU ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x562d5e622900_0, 0, 7;
    %load/vec4 v0x562d5e621b00_0;
    %store/vec4 v0x562d5e6229f0_0, 0, 5;
    %load/vec4 v0x562d5e621be0_0;
    %store/vec4 v0x562d5e622ad0_0, 0, 5;
    %load/vec4 v0x562d5e621a00_0;
    %store/vec4 v0x562d5e622820_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x562d5e622720_0, 0, 3;
    %fork TD_bench.uut.BType, S_0x562d5e622540;
    %join;
    %end;
S_0x562d5e621cd0 .scope task, "BNE" "BNE" 4 318, 4 318 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e621eb0_0 .var "imm", 31 0;
v0x562d5e621fb0_0 .var "rs1", 4 0;
v0x562d5e622090_0 .var "rs2", 4 0;
TD_bench.uut.BNE ;
    %pushi/vec4 99, 0, 7;
    %store/vec4 v0x562d5e622900_0, 0, 7;
    %load/vec4 v0x562d5e621fb0_0;
    %store/vec4 v0x562d5e6229f0_0, 0, 5;
    %load/vec4 v0x562d5e622090_0;
    %store/vec4 v0x562d5e622ad0_0, 0, 5;
    %load/vec4 v0x562d5e621eb0_0;
    %store/vec4 v0x562d5e622820_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x562d5e622720_0, 0, 3;
    %fork TD_bench.uut.BType, S_0x562d5e622540;
    %join;
    %end;
S_0x562d5e622180 .scope task, "BNEZ" "BNEZ" 4 766, 4 766 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e622360_0 .var "imm", 31 0;
v0x562d5e622460_0 .var "rs1", 4 0;
TD_bench.uut.BNEZ ;
    %load/vec4 v0x562d5e622460_0;
    %store/vec4 v0x562d5e621fb0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x562d5e622090_0, 0, 5;
    %load/vec4 v0x562d5e622360_0;
    %store/vec4 v0x562d5e621eb0_0, 0, 32;
    %fork TD_bench.uut.BNE, S_0x562d5e621cd0;
    %join;
    %end;
S_0x562d5e622540 .scope task, "BType" "BType" 4 297, 4 297 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e622720_0 .var "funct3", 2 0;
v0x562d5e622820_0 .var "imm", 31 0;
v0x562d5e622900_0 .var "opcode", 6 0;
v0x562d5e6229f0_0 .var "rs1", 4 0;
v0x562d5e622ad0_0 .var "rs2", 4 0;
TD_bench.uut.BType ;
    %load/vec4 v0x562d5e622820_0;
    %parti/s 1, 12, 5;
    %load/vec4 v0x562d5e622820_0;
    %parti/s 6, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562d5e622ad0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562d5e6229f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562d5e622720_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562d5e622820_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562d5e622820_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562d5e622900_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562d5e636f20_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x562d5e632080, 4, 0;
    %load/vec4 v0x562d5e636f20_0;
    %addi 4, 0, 32;
    %store/vec4 v0x562d5e636f20_0, 0, 32;
    %end;
S_0x562d5e622c00 .scope task, "CALL" "CALL" 4 720, 4 720 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e622de0_0 .var "offset", 31 0;
TD_bench.uut.CALL ;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x562d5e61fcf0_0, 0, 5;
    %load/vec4 v0x562d5e622de0_0;
    %store/vec4 v0x562d5e61fbf0_0, 0, 32;
    %fork TD_bench.uut.AUIPC, S_0x562d5e61f9c0;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x562d5e627a00_0, 0, 5;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x562d5e627ae0_0, 0, 5;
    %load/vec4 v0x562d5e622de0_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %store/vec4 v0x562d5e627900_0, 0, 32;
    %fork TD_bench.uut.JALR, S_0x562d5e627510;
    %join;
    %end;
S_0x562d5e622ee0 .scope task, "CSRRC" "CSRRC" 4 553, 4 553 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e6230c0_0 .var "csr", 11 0;
v0x562d5e6231c0_0 .var "rd", 4 0;
v0x562d5e6232a0_0 .var "rs1", 4 0;
TD_bench.uut.CSRRC ;
    %load/vec4 v0x562d5e6230c0_0;
    %load/vec4 v0x562d5e6232a0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 3, 0, 3;
    %load/vec4 v0x562d5e6231c0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0x562d5e636f20_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x562d5e632080, 4, 0;
    %load/vec4 v0x562d5e636f20_0;
    %addi 4, 0, 32;
    %store/vec4 v0x562d5e636f20_0, 0, 32;
    %end;
S_0x562d5e623360 .scope task, "CSRRCI" "CSRRCI" 4 583, 4 583 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e623540_0 .var "csr", 11 0;
v0x562d5e623640_0 .var "imm", 31 0;
v0x562d5e623720_0 .var "rd", 4 0;
TD_bench.uut.CSRRCI ;
    %load/vec4 v0x562d5e623540_0;
    %load/vec4 v0x562d5e623640_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 7, 0, 3;
    %load/vec4 v0x562d5e623720_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0x562d5e636f20_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x562d5e632080, 4, 0;
    %load/vec4 v0x562d5e636f20_0;
    %addi 4, 0, 32;
    %store/vec4 v0x562d5e636f20_0, 0, 32;
    %end;
S_0x562d5e623810 .scope task, "CSRRS" "CSRRS" 4 543, 4 543 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e6239f0_0 .var "csr", 11 0;
v0x562d5e623af0_0 .var "rd", 4 0;
v0x562d5e623bd0_0 .var "rs1", 4 0;
TD_bench.uut.CSRRS ;
    %load/vec4 v0x562d5e6239f0_0;
    %load/vec4 v0x562d5e623bd0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 2, 0, 3;
    %load/vec4 v0x562d5e623af0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0x562d5e636f20_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x562d5e632080, 4, 0;
    %load/vec4 v0x562d5e636f20_0;
    %addi 4, 0, 32;
    %store/vec4 v0x562d5e636f20_0, 0, 32;
    %end;
S_0x562d5e623cc0 .scope task, "CSRRSI" "CSRRSI" 4 573, 4 573 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e623ea0_0 .var "csr", 11 0;
v0x562d5e623fa0_0 .var "imm", 31 0;
v0x562d5e624080_0 .var "rd", 4 0;
TD_bench.uut.CSRRSI ;
    %load/vec4 v0x562d5e623ea0_0;
    %load/vec4 v0x562d5e623fa0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 6, 0, 3;
    %load/vec4 v0x562d5e624080_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0x562d5e636f20_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x562d5e632080, 4, 0;
    %load/vec4 v0x562d5e636f20_0;
    %addi 4, 0, 32;
    %store/vec4 v0x562d5e636f20_0, 0, 32;
    %end;
S_0x562d5e624170 .scope task, "CSRRW" "CSRRW" 4 533, 4 533 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e624350_0 .var "csr", 11 0;
v0x562d5e624450_0 .var "rd", 4 0;
v0x562d5e624530_0 .var "rs1", 4 0;
TD_bench.uut.CSRRW ;
    %load/vec4 v0x562d5e624350_0;
    %load/vec4 v0x562d5e624530_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 1, 0, 3;
    %load/vec4 v0x562d5e624450_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0x562d5e636f20_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x562d5e632080, 4, 0;
    %load/vec4 v0x562d5e636f20_0;
    %addi 4, 0, 32;
    %store/vec4 v0x562d5e636f20_0, 0, 32;
    %end;
S_0x562d5e624620 .scope task, "CSRRWI" "CSRRWI" 4 563, 4 563 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e624800_0 .var "csr", 11 0;
v0x562d5e624900_0 .var "imm", 31 0;
v0x562d5e6249e0_0 .var "rd", 4 0;
TD_bench.uut.CSRRWI ;
    %load/vec4 v0x562d5e624800_0;
    %load/vec4 v0x562d5e624900_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 5, 0, 3;
    %load/vec4 v0x562d5e6249e0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 115, 0, 7;
    %load/vec4 v0x562d5e636f20_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x562d5e632080, 4, 0;
    %load/vec4 v0x562d5e636f20_0;
    %addi 4, 0, 32;
    %store/vec4 v0x562d5e636f20_0, 0, 32;
    %end;
S_0x562d5e624ad0 .scope module, "CW" "Clockworks" 3 236, 5 3 0, S_0x562d5e5f6840;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 1 "RESET";
    .port_info 2 /OUTPUT 1 "clk";
    .port_info 3 /OUTPUT 1 "resetn";
P_0x562d5e624cb0 .param/l "SLOW" 0 5 12, +C4<00000000000000000000000000010011>;
v0x562d5e625230_0 .net "CLK", 0 0, v0x562d5e637ae0_0;  alias, 1 drivers
v0x562d5e625310_0 .net "RESET", 0 0, L_0x7f5de04b2018;  alias, 1 drivers
v0x562d5e6253d0_0 .net "clk", 0 0, L_0x562d5e64e970;  alias, 1 drivers
v0x562d5e6254a0_0 .net "resetn", 0 0, L_0x562d5e64ea60;  alias, 1 drivers
L_0x562d5e64ea60 .reduce/nor L_0x7f5de04b2018;
S_0x562d5e624e20 .scope generate, "genblk1" "genblk1" 5 16, 5 16 0, S_0x562d5e624ad0;
 .timescale -9 -11;
P_0x562d5e625020 .param/l "slowBit" 1 5 20, +C4<000000000000000000000000000001111>;
v0x562d5e625130_0 .var "slow_CLK", 15 0;
E_0x562d5e5fa2e0 .event posedge, v0x562d5e625230_0;
L_0x562d5e64e970 .part v0x562d5e625130_0, 15, 1;
S_0x562d5e625610 .scope task, "DATAB" "DATAB" 4 791, 4 791 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e6257f0_0 .var "b1", 7 0;
v0x562d5e6258f0_0 .var "b2", 7 0;
v0x562d5e6259d0_0 .var "b3", 7 0;
v0x562d5e625a90_0 .var "b4", 7 0;
TD_bench.uut.DATAB ;
    %load/vec4 v0x562d5e6257f0_0;
    %load/vec4 v0x562d5e636f20_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x562d5e632080, 4, 5;
    %load/vec4 v0x562d5e6258f0_0;
    %load/vec4 v0x562d5e636f20_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x562d5e632080, 4, 5;
    %load/vec4 v0x562d5e6259d0_0;
    %load/vec4 v0x562d5e636f20_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 16, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x562d5e632080, 4, 5;
    %load/vec4 v0x562d5e625a90_0;
    %load/vec4 v0x562d5e636f20_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 24, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x562d5e632080, 4, 5;
    %load/vec4 v0x562d5e636f20_0;
    %addi 4, 0, 32;
    %store/vec4 v0x562d5e636f20_0, 0, 32;
    %end;
S_0x562d5e625b70 .scope task, "DATAW" "DATAW" 4 783, 4 783 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e625d50_0 .var "w", 31 0;
TD_bench.uut.DATAW ;
    %load/vec4 v0x562d5e625d50_0;
    %load/vec4 v0x562d5e636f20_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x562d5e632080, 4, 0;
    %load/vec4 v0x562d5e636f20_0;
    %addi 4, 0, 32;
    %store/vec4 v0x562d5e636f20_0, 0, 32;
    %end;
S_0x562d5e625e50 .scope task, "EBREAK" "EBREAK" 4 526, 4 526 0, S_0x562d5e5f6840;
 .timescale -9 -11;
TD_bench.uut.EBREAK ;
    %pushi/vec4 1048691, 0, 32;
    %load/vec4 v0x562d5e636f20_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x562d5e632080, 4, 0;
    %load/vec4 v0x562d5e636f20_0;
    %addi 4, 0, 32;
    %store/vec4 v0x562d5e636f20_0, 0, 32;
    %end;
S_0x562d5e626030 .scope task, "ECALL" "ECALL" 4 519, 4 519 0, S_0x562d5e5f6840;
 .timescale -9 -11;
TD_bench.uut.ECALL ;
    %pushi/vec4 115, 0, 32;
    %load/vec4 v0x562d5e636f20_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x562d5e632080, 4, 0;
    %load/vec4 v0x562d5e636f20_0;
    %addi 4, 0, 32;
    %store/vec4 v0x562d5e636f20_0, 0, 32;
    %end;
S_0x562d5e626210 .scope task, "FENCE" "FENCE" 4 503, 4 503 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e6263f0_0 .var "pred", 3 0;
v0x562d5e6264f0_0 .var "succ", 3 0;
TD_bench.uut.FENCE ;
    %pushi/vec4 0, 0, 4;
    %load/vec4 v0x562d5e6263f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562d5e6264f0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 5;
    %concati/vec4 0, 0, 3;
    %concati/vec4 0, 0, 5;
    %concati/vec4 115, 0, 7;
    %load/vec4 v0x562d5e636f20_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x562d5e632080, 4, 0;
    %load/vec4 v0x562d5e636f20_0;
    %addi 4, 0, 32;
    %store/vec4 v0x562d5e636f20_0, 0, 32;
    %end;
S_0x562d5e6265d0 .scope task, "FENCE_I" "FENCE_I" 4 512, 4 512 0, S_0x562d5e5f6840;
 .timescale -9 -11;
TD_bench.uut.FENCE_I ;
    %pushi/vec4 4211, 0, 32;
    %load/vec4 v0x562d5e636f20_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x562d5e632080, 4, 0;
    %load/vec4 v0x562d5e636f20_0;
    %addi 4, 0, 32;
    %store/vec4 v0x562d5e636f20_0, 0, 32;
    %end;
S_0x562d5e6267b0 .scope task, "IType" "IType" 4 160, 4 160 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e626990_0 .var "funct3", 2 0;
v0x562d5e626a90_0 .var "imm", 31 0;
v0x562d5e626b70_0 .var "opcode", 6 0;
v0x562d5e626c60_0 .var "rd", 4 0;
v0x562d5e626d40_0 .var "rs1", 4 0;
TD_bench.uut.IType ;
    %load/vec4 v0x562d5e626a90_0;
    %parti/s 12, 0, 2;
    %load/vec4 v0x562d5e626d40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562d5e626990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562d5e626c60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562d5e626b70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562d5e636f20_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x562d5e632080, 4, 0;
    %load/vec4 v0x562d5e636f20_0;
    %addi 4, 0, 32;
    %store/vec4 v0x562d5e636f20_0, 0, 32;
    %end;
S_0x562d5e626e70 .scope task, "J" "J" 4 742, 4 742 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e627050_0 .var "imm", 31 0;
TD_bench.uut.J ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x562d5e627430_0, 0, 5;
    %load/vec4 v0x562d5e627050_0;
    %store/vec4 v0x562d5e627330_0, 0, 32;
    %fork TD_bench.uut.JAL, S_0x562d5e627150;
    %join;
    %end;
S_0x562d5e627150 .scope task, "JAL" "JAL" 4 272, 4 272 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e627330_0 .var "imm", 31 0;
v0x562d5e627430_0 .var "rd", 4 0;
TD_bench.uut.JAL ;
    %pushi/vec4 111, 0, 7;
    %store/vec4 v0x562d5e628240_0, 0, 7;
    %load/vec4 v0x562d5e627430_0;
    %store/vec4 v0x562d5e628320_0, 0, 5;
    %load/vec4 v0x562d5e627330_0;
    %store/vec4 v0x562d5e628140_0, 0, 32;
    %fork TD_bench.uut.JType, S_0x562d5e627f60;
    %join;
    %end;
S_0x562d5e627510 .scope task, "JALR" "JALR" 4 282, 4 282 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e627900_0 .var "imm", 31 0;
v0x562d5e627a00_0 .var "rd", 4 0;
v0x562d5e627ae0_0 .var "rs1", 4 0;
TD_bench.uut.JALR ;
    %pushi/vec4 103, 0, 7;
    %store/vec4 v0x562d5e626b70_0, 0, 7;
    %load/vec4 v0x562d5e627a00_0;
    %store/vec4 v0x562d5e626c60_0, 0, 5;
    %load/vec4 v0x562d5e627ae0_0;
    %store/vec4 v0x562d5e626d40_0, 0, 5;
    %load/vec4 v0x562d5e627900_0;
    %store/vec4 v0x562d5e626a90_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562d5e626990_0, 0, 3;
    %fork TD_bench.uut.IType, S_0x562d5e6267b0;
    %join;
    %end;
S_0x562d5e627ba0 .scope task, "JR" "JR" 4 750, 4 750 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e627d80_0 .var "imm", 31 0;
v0x562d5e627e80_0 .var "rs1", 4 0;
TD_bench.uut.JR ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x562d5e627a00_0, 0, 5;
    %load/vec4 v0x562d5e627e80_0;
    %store/vec4 v0x562d5e627ae0_0, 0, 5;
    %load/vec4 v0x562d5e627d80_0;
    %store/vec4 v0x562d5e627900_0, 0, 32;
    %fork TD_bench.uut.JALR, S_0x562d5e627510;
    %join;
    %end;
S_0x562d5e627f60 .scope task, "JType" "JType" 4 262, 4 262 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e628140_0 .var "imm", 31 0;
v0x562d5e628240_0 .var "opcode", 6 0;
v0x562d5e628320_0 .var "rd", 4 0;
TD_bench.uut.JType ;
    %load/vec4 v0x562d5e628140_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0x562d5e628140_0;
    %parti/s 10, 1, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562d5e628140_0;
    %parti/s 1, 11, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562d5e628140_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562d5e628320_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562d5e628240_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562d5e636f20_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x562d5e632080, 4, 0;
    %load/vec4 v0x562d5e636f20_0;
    %addi 4, 0, 32;
    %store/vec4 v0x562d5e636f20_0, 0, 32;
    %end;
S_0x562d5e628410 .scope task, "LB" "LB" 4 401, 4 401 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e6285f0_0 .var "imm", 31 0;
v0x562d5e6286f0_0 .var "rd", 4 0;
v0x562d5e6287d0_0 .var "rs1", 4 0;
TD_bench.uut.LB ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x562d5e626b70_0, 0, 7;
    %load/vec4 v0x562d5e6286f0_0;
    %store/vec4 v0x562d5e626c60_0, 0, 5;
    %load/vec4 v0x562d5e6287d0_0;
    %store/vec4 v0x562d5e626d40_0, 0, 5;
    %load/vec4 v0x562d5e6285f0_0;
    %store/vec4 v0x562d5e626a90_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562d5e626990_0, 0, 3;
    %fork TD_bench.uut.IType, S_0x562d5e6267b0;
    %join;
    %end;
S_0x562d5e6288c0 .scope task, "LBU" "LBU" 4 428, 4 428 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e628aa0_0 .var "imm", 31 0;
v0x562d5e628ba0_0 .var "rd", 4 0;
v0x562d5e628c80_0 .var "rs1", 4 0;
TD_bench.uut.LBU ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x562d5e626b70_0, 0, 7;
    %load/vec4 v0x562d5e628ba0_0;
    %store/vec4 v0x562d5e626c60_0, 0, 5;
    %load/vec4 v0x562d5e628c80_0;
    %store/vec4 v0x562d5e626d40_0, 0, 5;
    %load/vec4 v0x562d5e628aa0_0;
    %store/vec4 v0x562d5e626a90_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x562d5e626990_0, 0, 3;
    %fork TD_bench.uut.IType, S_0x562d5e6267b0;
    %join;
    %end;
S_0x562d5e628d70 .scope task, "LH" "LH" 4 410, 4 410 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e628f50_0 .var "imm", 31 0;
v0x562d5e629050_0 .var "rd", 4 0;
v0x562d5e629130_0 .var "rs1", 4 0;
TD_bench.uut.LH ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x562d5e626b70_0, 0, 7;
    %load/vec4 v0x562d5e629050_0;
    %store/vec4 v0x562d5e626c60_0, 0, 5;
    %load/vec4 v0x562d5e629130_0;
    %store/vec4 v0x562d5e626d40_0, 0, 5;
    %load/vec4 v0x562d5e628f50_0;
    %store/vec4 v0x562d5e626a90_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x562d5e626990_0, 0, 3;
    %fork TD_bench.uut.IType, S_0x562d5e6267b0;
    %join;
    %end;
S_0x562d5e629220 .scope task, "LHU" "LHU" 4 437, 4 437 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e629400_0 .var "imm", 31 0;
v0x562d5e629500_0 .var "rd", 4 0;
v0x562d5e6295e0_0 .var "rs1", 4 0;
TD_bench.uut.LHU ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x562d5e626b70_0, 0, 7;
    %load/vec4 v0x562d5e629500_0;
    %store/vec4 v0x562d5e626c60_0, 0, 5;
    %load/vec4 v0x562d5e6295e0_0;
    %store/vec4 v0x562d5e626d40_0, 0, 5;
    %load/vec4 v0x562d5e629400_0;
    %store/vec4 v0x562d5e626a90_0, 0, 32;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x562d5e626990_0, 0, 3;
    %fork TD_bench.uut.IType, S_0x562d5e6267b0;
    %join;
    %end;
S_0x562d5e6296d0 .scope task, "LI" "LI" 4 703, 4 703 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e6298b0_0 .var "imm", 31 0;
v0x562d5e6299b0_0 .var "rd", 4 0;
TD_bench.uut.LI ;
    %load/vec4 v0x562d5e6298b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_38.0, 4;
    %load/vec4 v0x562d5e6299b0_0;
    %store/vec4 v0x562d5e5f1570_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x562d5e61eac0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x562d5e61eba0_0, 0, 5;
    %fork TD_bench.uut.ADD, S_0x562d5e5f4a00;
    %join;
    %jmp T_38.1;
T_38.0 ;
    %pushi/vec4 4294965248, 0, 32;
    %load/vec4 v0x562d5e6298b0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x562d5e6298b0_0;
    %cmpi/s 2048, 0, 32;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %load/vec4 v0x562d5e6299b0_0;
    %store/vec4 v0x562d5e61ef40_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x562d5e61f020_0, 0, 5;
    %load/vec4 v0x562d5e6298b0_0;
    %store/vec4 v0x562d5e61ee60_0, 0, 32;
    %fork TD_bench.uut.ADDI, S_0x562d5e61ec60;
    %join;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x562d5e6299b0_0;
    %store/vec4 v0x562d5e629d70_0, 0, 5;
    %load/vec4 v0x562d5e6298b0_0;
    %load/vec4 v0x562d5e6298b0_0;
    %parti/s 1, 11, 5;
    %pad/u 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0x562d5e629c70_0, 0, 32;
    %fork TD_bench.uut.LUI, S_0x562d5e629a90;
    %join;
    %load/vec4 v0x562d5e6298b0_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_38.4, 4;
    %load/vec4 v0x562d5e6299b0_0;
    %store/vec4 v0x562d5e61ef40_0, 0, 5;
    %load/vec4 v0x562d5e6299b0_0;
    %store/vec4 v0x562d5e61f020_0, 0, 5;
    %load/vec4 v0x562d5e6298b0_0;
    %parti/s 12, 0, 2;
    %pad/u 32;
    %store/vec4 v0x562d5e61ee60_0, 0, 32;
    %fork TD_bench.uut.ADDI, S_0x562d5e61ec60;
    %join;
T_38.4 ;
T_38.3 ;
T_38.1 ;
    %end;
S_0x562d5e629a90 .scope task, "LUI" "LUI" 4 379, 4 379 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e629c70_0 .var "imm", 31 0;
v0x562d5e629d70_0 .var "rd", 4 0;
TD_bench.uut.LUI ;
    %pushi/vec4 55, 0, 7;
    %store/vec4 v0x562d5e630d00_0, 0, 7;
    %load/vec4 v0x562d5e629d70_0;
    %store/vec4 v0x562d5e630de0_0, 0, 5;
    %load/vec4 v0x562d5e629c70_0;
    %store/vec4 v0x562d5e630c00_0, 0, 32;
    %fork TD_bench.uut.UType, S_0x562d5e630a20;
    %join;
    %end;
S_0x562d5e629e50 .scope task, "LW" "LW" 4 419, 4 419 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e62a030_0 .var "imm", 31 0;
v0x562d5e62a130_0 .var "rd", 4 0;
v0x562d5e62a210_0 .var "rs1", 4 0;
TD_bench.uut.LW ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v0x562d5e626b70_0, 0, 7;
    %load/vec4 v0x562d5e62a130_0;
    %store/vec4 v0x562d5e626c60_0, 0, 5;
    %load/vec4 v0x562d5e62a210_0;
    %store/vec4 v0x562d5e626d40_0, 0, 5;
    %load/vec4 v0x562d5e62a030_0;
    %store/vec4 v0x562d5e626a90_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x562d5e626990_0, 0, 3;
    %fork TD_bench.uut.IType, S_0x562d5e6267b0;
    %join;
    %end;
S_0x562d5e62a300 .scope task, "Label" "Label" 4 606, 4 606 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e62a4e0_0 .var/i "L", 31 0;
TD_bench.uut.Label ;
    %load/vec4 v0x562d5e62a4e0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 1, 1;
    %jmp/0xz  T_41.6, 6;
    %vpi_call 4 611 "$display", "Missing label initialization" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x562d5e631a10_0, 0, 32;
    %jmp T_41.7;
T_41.6 ;
    %load/vec4 v0x562d5e62a4e0_0;
    %load/vec4 v0x562d5e636f20_0;
    %cmp/ne;
    %jmp/0xz  T_41.8, 4;
    %vpi_call 4 614 "$display", "Incorrect label initialization" {0 0 0};
    %vpi_call 4 615 "$display", "Expected: %0d    Got: %0d", v0x562d5e636f20_0, v0x562d5e62a4e0_0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x562d5e631a10_0, 0, 32;
T_41.8 ;
T_41.7 ;
    %vpi_call 4 618 "$display", "Label:", v0x562d5e636f20_0 {0 0 0};
    %end;
S_0x562d5e62a5e0 .scope function.vec4.s32, "LabelRef" "LabelRef" 4 623, 4 623 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e62a7c0_0 .var/i "L", 31 0;
; Variable LabelRef is vec4 return value of scope S_0x562d5e62a5e0
TD_bench.uut.LabelRef ;
    %load/vec4 v0x562d5e62a7c0_0;
    %parti/s 1, 0, 2;
    %cmpi/e 1, 1, 1;
    %jmp/0xz  T_42.10, 6;
    %vpi_call 4 628 "$display", "Reference to uninitialized label" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x562d5e631a10_0, 0, 32;
T_42.10 ;
    %load/vec4 v0x562d5e62a7c0_0;
    %load/vec4 v0x562d5e636f20_0;
    %sub;
    %ret/vec4 0, 0, 32;  Assign to LabelRef (store_vec4_to_lval)
    %end;
S_0x562d5e62a9a0 .scope task, "MV" "MV" 4 734, 4 734 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e62ab80_0 .var "rd", 4 0;
v0x562d5e62ac80_0 .var "rs1", 4 0;
TD_bench.uut.MV ;
    %load/vec4 v0x562d5e62ab80_0;
    %store/vec4 v0x562d5e5f1570_0, 0, 5;
    %load/vec4 v0x562d5e62ac80_0;
    %store/vec4 v0x562d5e61eac0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x562d5e61eba0_0, 0, 5;
    %fork TD_bench.uut.ADD, S_0x562d5e5f4a00;
    %join;
    %end;
S_0x562d5e62ad60 .scope task, "NOP" "NOP" 4 692, 4 692 0, S_0x562d5e5f6840;
 .timescale -9 -11;
TD_bench.uut.NOP ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x562d5e5f1570_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x562d5e61eac0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x562d5e61eba0_0, 0, 5;
    %fork TD_bench.uut.ADD, S_0x562d5e5f4a00;
    %join;
    %end;
S_0x562d5e62af40 .scope task, "OR" "OR" 4 139, 4 139 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e62b120_0 .var "rd", 4 0;
v0x562d5e62b220_0 .var "rs1", 4 0;
v0x562d5e62b300_0 .var "rs2", 4 0;
TD_bench.uut.OR ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x562d5e62be40_0, 0, 7;
    %load/vec4 v0x562d5e62b120_0;
    %store/vec4 v0x562d5e62bf30_0, 0, 5;
    %load/vec4 v0x562d5e62b220_0;
    %store/vec4 v0x562d5e62c010_0, 0, 5;
    %load/vec4 v0x562d5e62b300_0;
    %store/vec4 v0x562d5e62c140_0, 0, 5;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x562d5e62bc60_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x562d5e62bd60_0, 0, 7;
    %fork TD_bench.uut.RType, S_0x562d5e62ba80;
    %join;
    %end;
S_0x562d5e62b3f0 .scope task, "ORI" "ORI" 4 208, 4 208 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e62b5d0_0 .var "imm", 31 0;
v0x562d5e62b6d0_0 .var "rd", 4 0;
v0x562d5e62b7b0_0 .var "rs1", 4 0;
TD_bench.uut.ORI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x562d5e626b70_0, 0, 7;
    %load/vec4 v0x562d5e62b6d0_0;
    %store/vec4 v0x562d5e626c60_0, 0, 5;
    %load/vec4 v0x562d5e62b7b0_0;
    %store/vec4 v0x562d5e626d40_0, 0, 5;
    %load/vec4 v0x562d5e62b5d0_0;
    %store/vec4 v0x562d5e626a90_0, 0, 32;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x562d5e626990_0, 0, 3;
    %fork TD_bench.uut.IType, S_0x562d5e6267b0;
    %join;
    %end;
S_0x562d5e62b8a0 .scope task, "RET" "RET" 4 728, 4 728 0, S_0x562d5e5f6840;
 .timescale -9 -11;
TD_bench.uut.RET ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x562d5e627a00_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x562d5e627ae0_0, 0, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562d5e627900_0, 0, 32;
    %fork TD_bench.uut.JALR, S_0x562d5e627510;
    %join;
    %end;
S_0x562d5e62ba80 .scope task, "RType" "RType" 4 70, 4 70 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e62bc60_0 .var "funct3", 2 0;
v0x562d5e62bd60_0 .var "funct7", 6 0;
v0x562d5e62be40_0 .var "opcode", 6 0;
v0x562d5e62bf30_0 .var "rd", 4 0;
v0x562d5e62c010_0 .var "rs1", 4 0;
v0x562d5e62c140_0 .var "rs2", 4 0;
TD_bench.uut.RType ;
    %load/vec4 v0x562d5e62bd60_0;
    %load/vec4 v0x562d5e62c140_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562d5e62c010_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562d5e62bc60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562d5e62bf30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562d5e62be40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562d5e636f20_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x562d5e632080, 4, 0;
    %load/vec4 v0x562d5e636f20_0;
    %addi 4, 0, 32;
    %store/vec4 v0x562d5e636f20_0, 0, 32;
    %end;
S_0x562d5e62c220 .scope task, "SB" "SB" 4 470, 4 470 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e62c400_0 .var "imm", 31 0;
v0x562d5e62c500_0 .var "rs1", 4 0;
v0x562d5e62c5e0_0 .var "rs2", 4 0;
TD_bench.uut.SB ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0x562d5e62fdf0_0, 0, 7;
    %load/vec4 v0x562d5e62c5e0_0;
    %store/vec4 v0x562d5e62fee0_0, 0, 5;
    %load/vec4 v0x562d5e62c500_0;
    %store/vec4 v0x562d5e62ffc0_0, 0, 5;
    %load/vec4 v0x562d5e62c400_0;
    %store/vec4 v0x562d5e62fd10_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562d5e62fc10_0, 0, 3;
    %fork TD_bench.uut.SType, S_0x562d5e62fa30;
    %join;
    %end;
S_0x562d5e62c6a0 .scope task, "SH" "SH" 4 479, 4 479 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e62c880_0 .var "imm", 31 0;
v0x562d5e62c980_0 .var "rs1", 4 0;
v0x562d5e62ca60_0 .var "rs2", 4 0;
TD_bench.uut.SH ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0x562d5e62fdf0_0, 0, 7;
    %load/vec4 v0x562d5e62ca60_0;
    %store/vec4 v0x562d5e62fee0_0, 0, 5;
    %load/vec4 v0x562d5e62c980_0;
    %store/vec4 v0x562d5e62ffc0_0, 0, 5;
    %load/vec4 v0x562d5e62c880_0;
    %store/vec4 v0x562d5e62fd10_0, 0, 32;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x562d5e62fc10_0, 0, 3;
    %fork TD_bench.uut.SType, S_0x562d5e62fa30;
    %join;
    %end;
S_0x562d5e62cb50 .scope task, "SLL" "SLL" 4 97, 4 97 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e62cd30_0 .var "rd", 4 0;
v0x562d5e62ce30_0 .var "rs1", 4 0;
v0x562d5e62cf10_0 .var "rs2", 4 0;
TD_bench.uut.SLL ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x562d5e62be40_0, 0, 7;
    %load/vec4 v0x562d5e62cd30_0;
    %store/vec4 v0x562d5e62bf30_0, 0, 5;
    %load/vec4 v0x562d5e62ce30_0;
    %store/vec4 v0x562d5e62c010_0, 0, 5;
    %load/vec4 v0x562d5e62cf10_0;
    %store/vec4 v0x562d5e62c140_0, 0, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x562d5e62bc60_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x562d5e62bd60_0, 0, 7;
    %fork TD_bench.uut.RType, S_0x562d5e62ba80;
    %join;
    %end;
S_0x562d5e62d000 .scope task, "SLLI" "SLLI" 4 229, 4 229 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e62d1e0_0 .var "imm", 31 0;
v0x562d5e62d2e0_0 .var "rd", 4 0;
v0x562d5e62d3c0_0 .var "rs1", 4 0;
TD_bench.uut.SLLI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x562d5e62be40_0, 0, 7;
    %load/vec4 v0x562d5e62d2e0_0;
    %store/vec4 v0x562d5e62bf30_0, 0, 5;
    %load/vec4 v0x562d5e62d3c0_0;
    %store/vec4 v0x562d5e62c010_0, 0, 5;
    %load/vec4 v0x562d5e62d1e0_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x562d5e62c140_0, 0, 5;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x562d5e62bc60_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x562d5e62bd60_0, 0, 7;
    %fork TD_bench.uut.RType, S_0x562d5e62ba80;
    %join;
    %end;
S_0x562d5e62d4b0 .scope task, "SLT" "SLT" 4 104, 4 104 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e62d690_0 .var "rd", 4 0;
v0x562d5e62d790_0 .var "rs1", 4 0;
v0x562d5e62d870_0 .var "rs2", 4 0;
TD_bench.uut.SLT ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x562d5e62be40_0, 0, 7;
    %load/vec4 v0x562d5e62d690_0;
    %store/vec4 v0x562d5e62bf30_0, 0, 5;
    %load/vec4 v0x562d5e62d790_0;
    %store/vec4 v0x562d5e62c010_0, 0, 5;
    %load/vec4 v0x562d5e62d870_0;
    %store/vec4 v0x562d5e62c140_0, 0, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x562d5e62bc60_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x562d5e62bd60_0, 0, 7;
    %fork TD_bench.uut.RType, S_0x562d5e62ba80;
    %join;
    %end;
S_0x562d5e62d960 .scope task, "SLTI" "SLTI" 4 181, 4 181 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e62db40_0 .var "imm", 31 0;
v0x562d5e62dc40_0 .var "rd", 4 0;
v0x562d5e62dd20_0 .var "rs1", 4 0;
TD_bench.uut.SLTI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x562d5e626b70_0, 0, 7;
    %load/vec4 v0x562d5e62dc40_0;
    %store/vec4 v0x562d5e626c60_0, 0, 5;
    %load/vec4 v0x562d5e62dd20_0;
    %store/vec4 v0x562d5e626d40_0, 0, 5;
    %load/vec4 v0x562d5e62db40_0;
    %store/vec4 v0x562d5e626a90_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x562d5e626990_0, 0, 3;
    %fork TD_bench.uut.IType, S_0x562d5e6267b0;
    %join;
    %end;
S_0x562d5e62de10 .scope task, "SLTIU" "SLTIU" 4 190, 4 190 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e62dff0_0 .var "imm", 31 0;
v0x562d5e62e0f0_0 .var "rd", 4 0;
v0x562d5e62e1d0_0 .var "rs1", 4 0;
TD_bench.uut.SLTIU ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x562d5e626b70_0, 0, 7;
    %load/vec4 v0x562d5e62e0f0_0;
    %store/vec4 v0x562d5e626c60_0, 0, 5;
    %load/vec4 v0x562d5e62e1d0_0;
    %store/vec4 v0x562d5e626d40_0, 0, 5;
    %load/vec4 v0x562d5e62dff0_0;
    %store/vec4 v0x562d5e626a90_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x562d5e626990_0, 0, 3;
    %fork TD_bench.uut.IType, S_0x562d5e6267b0;
    %join;
    %end;
S_0x562d5e62e2c0 .scope task, "SLTU" "SLTU" 4 111, 4 111 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e62e4a0_0 .var "rd", 4 0;
v0x562d5e62e5a0_0 .var "rs1", 4 0;
v0x562d5e62e680_0 .var "rs2", 4 0;
TD_bench.uut.SLTU ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x562d5e62be40_0, 0, 7;
    %load/vec4 v0x562d5e62e4a0_0;
    %store/vec4 v0x562d5e62bf30_0, 0, 5;
    %load/vec4 v0x562d5e62e5a0_0;
    %store/vec4 v0x562d5e62c010_0, 0, 5;
    %load/vec4 v0x562d5e62e680_0;
    %store/vec4 v0x562d5e62c140_0, 0, 5;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x562d5e62bc60_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x562d5e62bd60_0, 0, 7;
    %fork TD_bench.uut.RType, S_0x562d5e62ba80;
    %join;
    %end;
S_0x562d5e62e770 .scope task, "SRA" "SRA" 4 132, 4 132 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e62e950_0 .var "rd", 4 0;
v0x562d5e62ea50_0 .var "rs1", 4 0;
v0x562d5e62eb30_0 .var "rs2", 4 0;
TD_bench.uut.SRA ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x562d5e62be40_0, 0, 7;
    %load/vec4 v0x562d5e62e950_0;
    %store/vec4 v0x562d5e62bf30_0, 0, 5;
    %load/vec4 v0x562d5e62ea50_0;
    %store/vec4 v0x562d5e62c010_0, 0, 5;
    %load/vec4 v0x562d5e62eb30_0;
    %store/vec4 v0x562d5e62c140_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x562d5e62bc60_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0x562d5e62bd60_0, 0, 7;
    %fork TD_bench.uut.RType, S_0x562d5e62ba80;
    %join;
    %end;
S_0x562d5e62ec20 .scope task, "SRAI" "SRAI" 4 247, 4 247 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e62ee00_0 .var "imm", 31 0;
v0x562d5e62ef00_0 .var "rd", 4 0;
v0x562d5e62efe0_0 .var "rs1", 4 0;
TD_bench.uut.SRAI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x562d5e62be40_0, 0, 7;
    %load/vec4 v0x562d5e62ef00_0;
    %store/vec4 v0x562d5e62bf30_0, 0, 5;
    %load/vec4 v0x562d5e62efe0_0;
    %store/vec4 v0x562d5e62c010_0, 0, 5;
    %load/vec4 v0x562d5e62ee00_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x562d5e62c140_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x562d5e62bc60_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0x562d5e62bd60_0, 0, 7;
    %fork TD_bench.uut.RType, S_0x562d5e62ba80;
    %join;
    %end;
S_0x562d5e62f0d0 .scope task, "SRL" "SRL" 4 125, 4 125 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e62f2b0_0 .var "rd", 4 0;
v0x562d5e62f3b0_0 .var "rs1", 4 0;
v0x562d5e62f490_0 .var "rs2", 4 0;
TD_bench.uut.SRL ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x562d5e62be40_0, 0, 7;
    %load/vec4 v0x562d5e62f2b0_0;
    %store/vec4 v0x562d5e62bf30_0, 0, 5;
    %load/vec4 v0x562d5e62f3b0_0;
    %store/vec4 v0x562d5e62c010_0, 0, 5;
    %load/vec4 v0x562d5e62f490_0;
    %store/vec4 v0x562d5e62c140_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x562d5e62bc60_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x562d5e62bd60_0, 0, 7;
    %fork TD_bench.uut.RType, S_0x562d5e62ba80;
    %join;
    %end;
S_0x562d5e62f580 .scope task, "SRLI" "SRLI" 4 238, 4 238 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e62f760_0 .var "imm", 31 0;
v0x562d5e62f860_0 .var "rd", 4 0;
v0x562d5e62f940_0 .var "rs1", 4 0;
TD_bench.uut.SRLI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x562d5e62be40_0, 0, 7;
    %load/vec4 v0x562d5e62f860_0;
    %store/vec4 v0x562d5e62bf30_0, 0, 5;
    %load/vec4 v0x562d5e62f940_0;
    %store/vec4 v0x562d5e62c010_0, 0, 5;
    %load/vec4 v0x562d5e62f760_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0x562d5e62c140_0, 0, 5;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x562d5e62bc60_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x562d5e62bd60_0, 0, 7;
    %fork TD_bench.uut.RType, S_0x562d5e62ba80;
    %join;
    %end;
S_0x562d5e62fa30 .scope task, "SType" "SType" 4 452, 4 452 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e62fc10_0 .var "funct3", 2 0;
v0x562d5e62fd10_0 .var "imm", 31 0;
v0x562d5e62fdf0_0 .var "opcode", 6 0;
v0x562d5e62fee0_0 .var "rs1", 4 0;
v0x562d5e62ffc0_0 .var "rs2", 4 0;
TD_bench.uut.SType ;
    %load/vec4 v0x562d5e62fd10_0;
    %parti/s 7, 5, 4;
    %load/vec4 v0x562d5e62ffc0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562d5e62fee0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562d5e62fc10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562d5e62fd10_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562d5e62fdf0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562d5e636f20_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x562d5e632080, 4, 0;
    %load/vec4 v0x562d5e636f20_0;
    %addi 4, 0, 32;
    %store/vec4 v0x562d5e636f20_0, 0, 32;
    %end;
S_0x562d5e6300f0 .scope task, "SUB" "SUB" 4 90, 4 90 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e6302d0_0 .var "rd", 4 0;
v0x562d5e6303d0_0 .var "rs1", 4 0;
v0x562d5e6304b0_0 .var "rs2", 4 0;
TD_bench.uut.SUB ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x562d5e62be40_0, 0, 7;
    %load/vec4 v0x562d5e6302d0_0;
    %store/vec4 v0x562d5e62bf30_0, 0, 5;
    %load/vec4 v0x562d5e6303d0_0;
    %store/vec4 v0x562d5e62c010_0, 0, 5;
    %load/vec4 v0x562d5e6304b0_0;
    %store/vec4 v0x562d5e62c140_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x562d5e62bc60_0, 0, 3;
    %pushi/vec4 32, 0, 7;
    %store/vec4 v0x562d5e62bd60_0, 0, 7;
    %fork TD_bench.uut.RType, S_0x562d5e62ba80;
    %join;
    %end;
S_0x562d5e630570 .scope task, "SW" "SW" 4 488, 4 488 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e630750_0 .var "imm", 31 0;
v0x562d5e630850_0 .var "rs1", 4 0;
v0x562d5e630930_0 .var "rs2", 4 0;
TD_bench.uut.SW ;
    %pushi/vec4 35, 0, 7;
    %store/vec4 v0x562d5e62fdf0_0, 0, 7;
    %load/vec4 v0x562d5e630930_0;
    %store/vec4 v0x562d5e62fee0_0, 0, 5;
    %load/vec4 v0x562d5e630850_0;
    %store/vec4 v0x562d5e62ffc0_0, 0, 5;
    %load/vec4 v0x562d5e630750_0;
    %store/vec4 v0x562d5e62fd10_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x562d5e62fc10_0, 0, 3;
    %fork TD_bench.uut.SType, S_0x562d5e62fa30;
    %join;
    %end;
S_0x562d5e630a20 .scope task, "UType" "UType" 4 369, 4 369 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e630c00_0 .var "imm", 31 0;
v0x562d5e630d00_0 .var "opcode", 6 0;
v0x562d5e630de0_0 .var "rd", 4 0;
TD_bench.uut.UType ;
    %load/vec4 v0x562d5e630c00_0;
    %parti/s 20, 12, 5;
    %load/vec4 v0x562d5e630de0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562d5e630d00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x562d5e636f20_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %store/vec4a v0x562d5e632080, 4, 0;
    %load/vec4 v0x562d5e636f20_0;
    %addi 4, 0, 32;
    %store/vec4 v0x562d5e636f20_0, 0, 32;
    %end;
S_0x562d5e630ed0 .scope task, "XOR" "XOR" 4 118, 4 118 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e6310b0_0 .var "rd", 4 0;
v0x562d5e6311b0_0 .var "rs1", 4 0;
v0x562d5e631290_0 .var "rs2", 4 0;
TD_bench.uut.XOR ;
    %pushi/vec4 51, 0, 7;
    %store/vec4 v0x562d5e62be40_0, 0, 7;
    %load/vec4 v0x562d5e6310b0_0;
    %store/vec4 v0x562d5e62bf30_0, 0, 5;
    %load/vec4 v0x562d5e6311b0_0;
    %store/vec4 v0x562d5e62c010_0, 0, 5;
    %load/vec4 v0x562d5e631290_0;
    %store/vec4 v0x562d5e62c140_0, 0, 5;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x562d5e62bc60_0, 0, 3;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x562d5e62bd60_0, 0, 7;
    %fork TD_bench.uut.RType, S_0x562d5e62ba80;
    %join;
    %end;
S_0x562d5e631380 .scope task, "XORI" "XORI" 4 199, 4 199 0, S_0x562d5e5f6840;
 .timescale -9 -11;
v0x562d5e631560_0 .var "imm", 31 0;
v0x562d5e631660_0 .var "rd", 4 0;
v0x562d5e631740_0 .var "rs1", 4 0;
TD_bench.uut.XORI ;
    %pushi/vec4 19, 0, 7;
    %store/vec4 v0x562d5e626b70_0, 0, 7;
    %load/vec4 v0x562d5e631660_0;
    %store/vec4 v0x562d5e626c60_0, 0, 5;
    %load/vec4 v0x562d5e631740_0;
    %store/vec4 v0x562d5e626d40_0, 0, 5;
    %load/vec4 v0x562d5e631560_0;
    %store/vec4 v0x562d5e626a90_0, 0, 32;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x562d5e626990_0, 0, 3;
    %fork TD_bench.uut.IType, S_0x562d5e6267b0;
    %join;
    %end;
S_0x562d5e631830 .scope task, "endASM" "endASM" 4 636, 4 636 0, S_0x562d5e5f6840;
 .timescale -9 -11;
TD_bench.uut.endASM ;
    %load/vec4 v0x562d5e631a10_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_67.12, 4;
    %vpi_call 4 642 "$finish" {0 0 0};
T_67.12 ;
    %end;
    .scope S_0x562d5e624e20;
T_68 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x562d5e625130_0, 0, 16;
    %end;
    .thread T_68;
    .scope S_0x562d5e624e20;
T_69 ;
    %wait E_0x562d5e5fa2e0;
    %load/vec4 v0x562d5e625130_0;
    %addi 1, 0, 16;
    %assign/vec4 v0x562d5e625130_0, 0;
    %jmp T_69;
    .thread T_69;
    .scope S_0x562d5e5f6840;
T_70 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562d5e632140_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562d5e631a10_0, 0, 32;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0x562d5e631ec0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x562d5e6376d0_0, 0, 2;
    %end;
    .thread T_70;
    .scope S_0x562d5e5f6840;
T_71 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562d5e636f20_0, 0, 32;
    %end;
    .thread T_71;
    .scope S_0x562d5e5f6840;
T_72 ;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x562d5e629d70_0, 0, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x562d5e629c70_0, 0, 32;
    %fork TD_bench.uut.LUI, S_0x562d5e629a90;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x562d5e62b6d0_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x562d5e62b7b0_0, 0, 5;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x562d5e62b5d0_0, 0, 32;
    %fork TD_bench.uut.ORI, S_0x562d5e62b3f0;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x562d5e5f1570_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x562d5e61eac0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x562d5e61eba0_0, 0, 5;
    %fork TD_bench.uut.ADD, S_0x562d5e5f4a00;
    %join;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x562d5e61ef40_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x562d5e61f020_0, 0, 5;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x562d5e61ee60_0, 0, 32;
    %fork TD_bench.uut.ADDI, S_0x562d5e61ec60;
    %join;
    %load/vec4 v0x562d5e631ec0_0;
    %store/vec4 v0x562d5e62a4e0_0, 0, 32;
    %fork TD_bench.uut.Label, S_0x562d5e62a300;
    %join;
    %load/vec4 v0x562d5e62a4e0_0;
    %store/vec4 v0x562d5e631ec0_0, 0, 32;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x562d5e61ef40_0, 0, 5;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x562d5e61f020_0, 0, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x562d5e61ee60_0, 0, 32;
    %fork TD_bench.uut.ADDI, S_0x562d5e61ec60;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x562d5e621fb0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x562d5e622090_0, 0, 5;
    %load/vec4 v0x562d5e631ec0_0;
    %store/vec4 v0x562d5e62a7c0_0, 0, 32;
    %callf/vec4 TD_bench.uut.LabelRef, S_0x562d5e62a5e0;
    %store/vec4 v0x562d5e621eb0_0, 0, 32;
    %fork TD_bench.uut.BNE, S_0x562d5e621cd0;
    %join;
    %fork TD_bench.uut.EBREAK, S_0x562d5e625e50;
    %join;
    %fork TD_bench.uut.endASM, S_0x562d5e631830;
    %join;
    %end;
    .thread T_72;
    .scope S_0x562d5e5f6840;
T_73 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x562d5e636440_0, 0, 32;
T_73.0 ;
    %load/vec4 v0x562d5e636440_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_73.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x562d5e636440_0;
    %store/vec4a v0x562d5e632360, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x562d5e636440_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x562d5e636440_0, 0, 32;
    %jmp T_73.0;
T_73.1 ;
    %end;
    .thread T_73;
    .scope S_0x562d5e5f6840;
T_74 ;
    %wait E_0x562d5e4eed10;
    %load/vec4 v0x562d5e6362a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_74.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_74.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_74.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_74.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_74.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_74.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_74.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_74.7, 6;
    %jmp T_74.8;
T_74.0 ;
    %load/vec4 v0x562d5e636360_0;
    %parti/s 1, 5, 4;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x562d5e6366c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.9, 8;
    %load/vec4 v0x562d5e635f30_0;
    %load/vec4 v0x562d5e636010_0;
    %sub;
    %store/vec4 v0x562d5e6360f0_0, 0, 32;
    %jmp T_74.10;
T_74.9 ;
    %load/vec4 v0x562d5e635f30_0;
    %load/vec4 v0x562d5e636010_0;
    %add;
    %store/vec4 v0x562d5e6360f0_0, 0, 32;
T_74.10 ;
    %jmp T_74.8;
T_74.1 ;
    %load/vec4 v0x562d5e635f30_0;
    %ix/getv 4, v0x562d5e6375f0_0;
    %shiftl 4;
    %store/vec4 v0x562d5e6360f0_0, 0, 32;
    %jmp T_74.8;
T_74.2 ;
    %load/vec4 v0x562d5e635f30_0;
    %load/vec4 v0x562d5e636010_0;
    %cmp/s;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x562d5e6360f0_0, 0, 32;
    %jmp T_74.8;
T_74.3 ;
    %load/vec4 v0x562d5e635f30_0;
    %load/vec4 v0x562d5e636010_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %store/vec4 v0x562d5e6360f0_0, 0, 32;
    %jmp T_74.8;
T_74.4 ;
    %load/vec4 v0x562d5e635f30_0;
    %load/vec4 v0x562d5e636010_0;
    %xor;
    %store/vec4 v0x562d5e6360f0_0, 0, 32;
    %jmp T_74.8;
T_74.5 ;
    %load/vec4 v0x562d5e636360_0;
    %parti/s 1, 5, 4;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_74.11, 4;
    %load/vec4 v0x562d5e635f30_0;
    %ix/getv 4, v0x562d5e6375f0_0;
    %shiftr/s 4;
    %store/vec4 v0x562d5e6360f0_0, 0, 32;
    %jmp T_74.12;
T_74.11 ;
    %load/vec4 v0x562d5e635f30_0;
    %ix/getv 4, v0x562d5e6375f0_0;
    %shiftr 4;
    %store/vec4 v0x562d5e6360f0_0, 0, 32;
T_74.12 ;
    %jmp T_74.8;
T_74.6 ;
    %load/vec4 v0x562d5e635f30_0;
    %load/vec4 v0x562d5e636010_0;
    %or;
    %store/vec4 v0x562d5e6360f0_0, 0, 32;
    %jmp T_74.8;
T_74.7 ;
    %load/vec4 v0x562d5e635f30_0;
    %load/vec4 v0x562d5e636010_0;
    %and;
    %store/vec4 v0x562d5e6360f0_0, 0, 32;
    %jmp T_74.8;
T_74.8 ;
    %pop/vec4 1;
    %jmp T_74;
    .thread T_74, $push;
    .scope S_0x562d5e5f6840;
T_75 ;
    %wait E_0x562d5e51e0b0;
    %load/vec4 v0x562d5e6362a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_75.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_75.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_75.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_75.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_75.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_75.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d5e6377b0_0, 0, 1;
    %jmp T_75.7;
T_75.0 ;
    %load/vec4 v0x562d5e637290_0;
    %load/vec4 v0x562d5e637430_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x562d5e6377b0_0, 0, 1;
    %jmp T_75.7;
T_75.1 ;
    %load/vec4 v0x562d5e637290_0;
    %load/vec4 v0x562d5e637430_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x562d5e6377b0_0, 0, 1;
    %jmp T_75.7;
T_75.2 ;
    %load/vec4 v0x562d5e637290_0;
    %load/vec4 v0x562d5e637430_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v0x562d5e6377b0_0, 0, 1;
    %jmp T_75.7;
T_75.3 ;
    %load/vec4 v0x562d5e637430_0;
    %load/vec4 v0x562d5e637290_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x562d5e6377b0_0, 0, 1;
    %jmp T_75.7;
T_75.4 ;
    %load/vec4 v0x562d5e637290_0;
    %load/vec4 v0x562d5e637430_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x562d5e6377b0_0, 0, 1;
    %jmp T_75.7;
T_75.5 ;
    %load/vec4 v0x562d5e637430_0;
    %load/vec4 v0x562d5e637290_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x562d5e6377b0_0, 0, 1;
    %jmp T_75.7;
T_75.7 ;
    %pop/vec4 1;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_0x562d5e5f6840;
T_76 ;
    %wait E_0x562d5e51de50;
    %load/vec4 v0x562d5e636840_0;
    %load/vec4 v0x562d5e6377b0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.0, 8;
    %load/vec4 v0x562d5e632140_0;
    %load/vec4 v0x562d5e631b10_0;
    %add;
    %store/vec4 v0x562d5e637000_0, 0, 32;
    %jmp T_76.1;
T_76.0 ;
    %load/vec4 v0x562d5e6369c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.2, 8;
    %load/vec4 v0x562d5e632140_0;
    %load/vec4 v0x562d5e631d90_0;
    %add;
    %store/vec4 v0x562d5e637000_0, 0, 32;
    %jmp T_76.3;
T_76.2 ;
    %load/vec4 v0x562d5e636a80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_76.4, 8;
    %load/vec4 v0x562d5e637290_0;
    %load/vec4 v0x562d5e631cf0_0;
    %add;
    %store/vec4 v0x562d5e637000_0, 0, 32;
    %jmp T_76.5;
T_76.4 ;
    %load/vec4 v0x562d5e632140_0;
    %addi 4, 0, 32;
    %store/vec4 v0x562d5e637000_0, 0, 32;
T_76.5 ;
T_76.3 ;
T_76.1 ;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_0x562d5e5f6840;
T_77 ;
    %wait E_0x562d5e51dc00;
    %load/vec4 v0x562d5e6371c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x562d5e632140_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x562d5e6376d0_0, 0;
    %jmp T_77.1;
T_77.0 ;
    %load/vec4 v0x562d5e637950_0;
    %load/vec4 v0x562d5e6370e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.2, 8;
    %load/vec4 v0x562d5e637870_0;
    %load/vec4 v0x562d5e6370e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x562d5e632360, 0, 4;
    %load/vec4 v0x562d5e6370e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_77.4, 4;
    %load/vec4 v0x562d5e637870_0;
    %pad/u 8;
    %assign/vec4 v0x562d5e636e40_0, 0;
T_77.4 ;
    %vpi_call 3 180 "$display", "x%0d <= %b", v0x562d5e6370e0_0, v0x562d5e637870_0 {0 0 0};
T_77.2 ;
T_77.1 ;
    %load/vec4 v0x562d5e6376d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_77.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_77.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_77.8, 6;
    %jmp T_77.9;
T_77.6 ;
    %load/vec4 v0x562d5e632140_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x562d5e632080, 4;
    %assign/vec4 v0x562d5e636520_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x562d5e6376d0_0, 0;
    %jmp T_77.9;
T_77.7 ;
    %load/vec4 v0x562d5e637350_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x562d5e632360, 4;
    %assign/vec4 v0x562d5e637290_0, 0;
    %load/vec4 v0x562d5e637510_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x562d5e632360, 4;
    %assign/vec4 v0x562d5e637430_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x562d5e6376d0_0, 0;
    %jmp T_77.9;
T_77.8 ;
    %load/vec4 v0x562d5e636cc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.10, 8;
    %load/vec4 v0x562d5e637000_0;
    %assign/vec4 v0x562d5e632140_0, 0;
T_77.10 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x562d5e6376d0_0, 0;
    %load/vec4 v0x562d5e636cc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_77.12, 8;
    %vpi_call 3 200 "$finish" {0 0 0};
T_77.12 ;
    %jmp T_77.9;
T_77.9 ;
    %pop/vec4 1;
    %jmp T_77;
    .thread T_77;
    .scope S_0x562d5e5f3880;
T_78 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d5e637d50_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x562d5e637ee0_0, 0, 8;
    %end;
    .thread T_78;
    .scope S_0x562d5e5f3880;
T_79 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x562d5e637ae0_0, 0, 1;
T_79.0 ;
    %delay 100, 0;
    %load/vec4 v0x562d5e637ae0_0;
    %inv;
    %store/vec4 v0x562d5e637ae0_0, 0, 1;
    %load/vec4 v0x562d5e637ba0_0;
    %load/vec4 v0x562d5e637ee0_0;
    %cmp/ne;
    %jmp/0xz  T_79.1, 4;
    %vpi_call 2 25 "$display", "LEDS = %b", v0x562d5e637ba0_0 {0 0 0};
T_79.1 ;
    %load/vec4 v0x562d5e637ba0_0;
    %assign/vec4 v0x562d5e637ee0_0, 0;
    %jmp T_79.0;
    %end;
    .thread T_79;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "src/TB_RiscV.v";
    "src/RiscV.v";
    "src//Extern/RiscvAssembler.v";
    "src//Extern/Clockworks.v";
