{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1674203105384 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1674203105384 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 20 17:25:05 2023 " "Processing started: Fri Jan 20 17:25:05 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1674203105384 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1674203105384 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1674203105384 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1674203105613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulsekey.v 1 1 " "Found 1 design units, including 1 entities, in source file pulsekey.v" { { "Info" "ISGN_ENTITY_NAME" "1 pulseKey " "Found entity 1: pulseKey" {  } { { "pulseKey.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/pulseKey.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674203105644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674203105644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file 7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG " "Found entity 1: SEG" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674203105644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674203105644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab5.v 2 2 " "Found 2 design units, including 2 entities, in source file lab5.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab5 " "Found entity 1: lab5" {  } { { "lab5.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674203105644 ""} { "Info" "ISGN_ENTITY_NAME" "2 FSM " "Found entity 2: FSM" {  } { { "lab5.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674203105644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674203105644 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab5 " "Elaborating entity \"lab5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1674203105675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pulseKey pulseKey:i_pulseKey0 " "Elaborating entity \"pulseKey\" for hierarchy \"pulseKey:i_pulseKey0\"" {  } { { "lab5.v" "i_pulseKey0" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674203105675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:i_fsm " "Elaborating entity \"FSM\" for hierarchy \"FSM:i_fsm\"" {  } { { "lab5.v" "i_fsm" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674203105683 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab5.v(99) " "Verilog HDL assignment warning at lab5.v(99): truncated value with size 32 to match size of target (5)" {  } { { "lab5.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|FSM:i_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab5.v(100) " "Verilog HDL assignment warning at lab5.v(100): truncated value with size 32 to match size of target (5)" {  } { { "lab5.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|FSM:i_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab5.v(101) " "Verilog HDL assignment warning at lab5.v(101): truncated value with size 32 to match size of target (5)" {  } { { "lab5.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|FSM:i_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab5.v(107) " "Verilog HDL assignment warning at lab5.v(107): truncated value with size 32 to match size of target (5)" {  } { { "lab5.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|FSM:i_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab5.v(108) " "Verilog HDL assignment warning at lab5.v(108): truncated value with size 32 to match size of target (5)" {  } { { "lab5.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|FSM:i_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab5.v(115) " "Verilog HDL assignment warning at lab5.v(115): truncated value with size 32 to match size of target (5)" {  } { { "lab5.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|FSM:i_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab5.v(116) " "Verilog HDL assignment warning at lab5.v(116): truncated value with size 32 to match size of target (5)" {  } { { "lab5.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|FSM:i_fsm"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "lab5.v(97) " "Verilog HDL Case Statement information at lab5.v(97): all case item expressions in this case statement are onehot" {  } { { "lab5.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 97 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|FSM:i_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab5.v(129) " "Verilog HDL assignment warning at lab5.v(129): truncated value with size 32 to match size of target (5)" {  } { { "lab5.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|FSM:i_fsm"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 lab5.v(130) " "Verilog HDL assignment warning at lab5.v(130): truncated value with size 32 to match size of target (5)" {  } { { "lab5.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|FSM:i_fsm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG SEG:i_seg0 " "Elaborating entity \"SEG\" for hierarchy \"SEG:i_seg0\"" {  } { { "lab5.v" "i_seg0" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674203105683 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num 7SEG.v(33) " "Verilog HDL Always Construct warning at 7SEG.v(33): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 33 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|SEG:i_seg0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num 7SEG.v(56) " "Verilog HDL Always Construct warning at 7SEG.v(56): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|SEG:i_seg0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num 7SEG.v(79) " "Verilog HDL Always Construct warning at 7SEG.v(79): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|SEG:i_seg0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "num 7SEG.v(102) " "Verilog HDL Always Construct warning at 7SEG.v(102): variable \"num\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|SEG:i_seg0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "7SEG.v(28) " "Verilog HDL Case Statement warning at 7SEG.v(28): incomplete case statement has no default case item" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 28 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|SEG:i_seg0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX0_D 7SEG.v(27) " "Verilog HDL Always Construct warning at 7SEG.v(27): inferring latch(es) for variable \"HEX0_D\", which holds its previous value in one or more paths through the always construct" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|SEG:i_seg0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX1_D 7SEG.v(27) " "Verilog HDL Always Construct warning at 7SEG.v(27): inferring latch(es) for variable \"HEX1_D\", which holds its previous value in one or more paths through the always construct" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|SEG:i_seg0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX2_D 7SEG.v(27) " "Verilog HDL Always Construct warning at 7SEG.v(27): inferring latch(es) for variable \"HEX2_D\", which holds its previous value in one or more paths through the always construct" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|SEG:i_seg0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "HEX3_D 7SEG.v(27) " "Verilog HDL Always Construct warning at 7SEG.v(27): inferring latch(es) for variable \"HEX3_D\", which holds its previous value in one or more paths through the always construct" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[0\] 7SEG.v(27) " "Inferred latch for \"HEX3_D\[0\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[1\] 7SEG.v(27) " "Inferred latch for \"HEX3_D\[1\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[2\] 7SEG.v(27) " "Inferred latch for \"HEX3_D\[2\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[3\] 7SEG.v(27) " "Inferred latch for \"HEX3_D\[3\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[4\] 7SEG.v(27) " "Inferred latch for \"HEX3_D\[4\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[5\] 7SEG.v(27) " "Inferred latch for \"HEX3_D\[5\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX3_D\[6\] 7SEG.v(27) " "Inferred latch for \"HEX3_D\[6\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[0\] 7SEG.v(27) " "Inferred latch for \"HEX2_D\[0\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[1\] 7SEG.v(27) " "Inferred latch for \"HEX2_D\[1\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[2\] 7SEG.v(27) " "Inferred latch for \"HEX2_D\[2\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[3\] 7SEG.v(27) " "Inferred latch for \"HEX2_D\[3\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[4\] 7SEG.v(27) " "Inferred latch for \"HEX2_D\[4\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[5\] 7SEG.v(27) " "Inferred latch for \"HEX2_D\[5\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX2_D\[6\] 7SEG.v(27) " "Inferred latch for \"HEX2_D\[6\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[0\] 7SEG.v(27) " "Inferred latch for \"HEX1_D\[0\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[1\] 7SEG.v(27) " "Inferred latch for \"HEX1_D\[1\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[2\] 7SEG.v(27) " "Inferred latch for \"HEX1_D\[2\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[3\] 7SEG.v(27) " "Inferred latch for \"HEX1_D\[3\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[4\] 7SEG.v(27) " "Inferred latch for \"HEX1_D\[4\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[5\] 7SEG.v(27) " "Inferred latch for \"HEX1_D\[5\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX1_D\[6\] 7SEG.v(27) " "Inferred latch for \"HEX1_D\[6\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[0\] 7SEG.v(27) " "Inferred latch for \"HEX0_D\[0\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[1\] 7SEG.v(27) " "Inferred latch for \"HEX0_D\[1\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[2\] 7SEG.v(27) " "Inferred latch for \"HEX0_D\[2\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[3\] 7SEG.v(27) " "Inferred latch for \"HEX0_D\[3\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[4\] 7SEG.v(27) " "Inferred latch for \"HEX0_D\[4\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[5\] 7SEG.v(27) " "Inferred latch for \"HEX0_D\[5\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|SEG:i_seg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "HEX0_D\[6\] 7SEG.v(27) " "Inferred latch for \"HEX0_D\[6\]\" at 7SEG.v(27)" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1674203105683 "|lab5|SEG:i_seg0"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg3\|HEX3_D\[3\] " "LATCH primitive \"SEG:i_seg3\|HEX3_D\[3\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674203105730 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg3\|HEX3_D\[2\] " "LATCH primitive \"SEG:i_seg3\|HEX3_D\[2\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674203105730 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg3\|HEX3_D\[1\] " "LATCH primitive \"SEG:i_seg3\|HEX3_D\[1\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674203105730 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg3\|HEX3_D\[0\] " "LATCH primitive \"SEG:i_seg3\|HEX3_D\[0\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674203105730 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg3\|HEX3_D\[5\] " "LATCH primitive \"SEG:i_seg3\|HEX3_D\[5\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674203105730 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg3\|HEX3_D\[4\] " "LATCH primitive \"SEG:i_seg3\|HEX3_D\[4\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674203105730 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg3\|HEX3_D\[6\] " "LATCH primitive \"SEG:i_seg3\|HEX3_D\[6\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674203105730 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg1\|HEX1_D\[0\] " "LATCH primitive \"SEG:i_seg1\|HEX1_D\[0\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674203105730 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg1\|HEX1_D\[1\] " "LATCH primitive \"SEG:i_seg1\|HEX1_D\[1\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674203105730 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg1\|HEX1_D\[2\] " "LATCH primitive \"SEG:i_seg1\|HEX1_D\[2\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674203105730 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg1\|HEX1_D\[3\] " "LATCH primitive \"SEG:i_seg1\|HEX1_D\[3\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674203105730 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg1\|HEX1_D\[4\] " "LATCH primitive \"SEG:i_seg1\|HEX1_D\[4\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674203105730 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg1\|HEX1_D\[5\] " "LATCH primitive \"SEG:i_seg1\|HEX1_D\[5\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674203105730 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg1\|HEX1_D\[6\] " "LATCH primitive \"SEG:i_seg1\|HEX1_D\[6\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674203105730 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg0\|HEX0_D\[0\] " "LATCH primitive \"SEG:i_seg0\|HEX0_D\[0\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674203105730 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg0\|HEX0_D\[1\] " "LATCH primitive \"SEG:i_seg0\|HEX0_D\[1\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674203105730 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg0\|HEX0_D\[2\] " "LATCH primitive \"SEG:i_seg0\|HEX0_D\[2\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674203105730 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg0\|HEX0_D\[3\] " "LATCH primitive \"SEG:i_seg0\|HEX0_D\[3\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674203105730 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg0\|HEX0_D\[4\] " "LATCH primitive \"SEG:i_seg0\|HEX0_D\[4\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674203105730 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg0\|HEX0_D\[5\] " "LATCH primitive \"SEG:i_seg0\|HEX0_D\[5\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674203105730 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "SEG:i_seg0\|HEX0_D\[6\] " "LATCH primitive \"SEG:i_seg0\|HEX0_D\[6\]\" is permanently enabled" {  } { { "7SEG.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/7SEG.v" 27 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1674203105730 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FSM:i_fsm\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FSM:i_fsm\|Div0\"" {  } { { "lab5.v" "Div0" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 129 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674203105859 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FSM:i_fsm\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FSM:i_fsm\|Mod0\"" {  } { { "lab5.v" "Mod0" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 129 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674203105859 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "FSM:i_fsm\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"FSM:i_fsm\|Mod1\"" {  } { { "lab5.v" "Mod1" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 130 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674203105859 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1674203105859 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FSM:i_fsm\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"FSM:i_fsm\|lpm_divide:Div0\"" {  } { { "lab5.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 129 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674203105874 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FSM:i_fsm\|lpm_divide:Div0 " "Instantiated megafunction \"FSM:i_fsm\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674203105874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674203105874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674203105874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674203105874 ""}  } { { "lab5.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 129 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1674203105874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_7gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_7gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_7gm " "Found entity 1: lpm_divide_7gm" {  } { { "db/lpm_divide_7gm.tdf" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/db/lpm_divide_7gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674203105919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674203105919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_8kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_8kh " "Found entity 1: sign_div_unsign_8kh" {  } { { "db/sign_div_unsign_8kh.tdf" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/db/sign_div_unsign_8kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674203105934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674203105934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_r2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_r2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_r2f " "Found entity 1: alt_u_div_r2f" {  } { { "db/alt_u_div_r2f.tdf" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/db/alt_u_div_r2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674203105934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674203105934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674203105991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674203105991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674203106032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674203106032 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FSM:i_fsm\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"FSM:i_fsm\|lpm_divide:Mod0\"" {  } { { "lab5.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 129 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674203106037 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FSM:i_fsm\|lpm_divide:Mod0 " "Instantiated megafunction \"FSM:i_fsm\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 5 " "Parameter \"LPM_WIDTHN\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674203106037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674203106037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674203106037 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1674203106037 ""}  } { { "lab5.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 129 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1674203106037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_a8m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_a8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_a8m " "Found entity 1: lpm_divide_a8m" {  } { { "db/lpm_divide_a8m.tdf" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/db/lpm_divide_a8m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1674203106078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1674203106078 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1674203106185 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "money_H\[2\] GND " "Pin \"money_H\[2\]\" is stuck at GND" {  } { { "lab5.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1674203106217 "|lab5|money_H[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "money_H\[3\] GND " "Pin \"money_H\[3\]\" is stuck at GND" {  } { { "lab5.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1674203106217 "|lab5|money_H[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "money_H\[4\] GND " "Pin \"money_H\[4\]\" is stuck at GND" {  } { { "lab5.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1674203106217 "|lab5|money_H[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "money_L\[4\] GND " "Pin \"money_L\[4\]\" is stuck at GND" {  } { { "lab5.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1674203106217 "|lab5|money_L[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_D\[1\] GND " "Pin \"HEX1_D\[1\]\" is stuck at GND" {  } { { "lab5.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1674203106217 "|lab5|HEX1_D[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1674203106217 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1674203106281 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1674203106484 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1674203106647 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674203106647 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "lab5.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674203106680 "|lab5|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "lab5.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674203106680 "|lab5|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "lab5.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674203106680 "|lab5|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "lab5.v" "" { Text "C:/File/Lec/undergraduate/COSE221-Digital-Logic-Design/Lab5/lab5.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1674203106680 "|lab5|SW[8]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1674203106680 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "164 " "Implemented 164 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1674203106680 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1674203106680 ""} { "Info" "ICUT_CUT_TM_LCELLS" "112 " "Implemented 112 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1674203106680 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1674203106680 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4621 " "Peak virtual memory: 4621 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1674203106693 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 20 17:25:06 2023 " "Processing ended: Fri Jan 20 17:25:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1674203106693 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1674203106693 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1674203106693 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1674203106693 ""}
