library ieee;
use ieee.std_logic_1164.all;

entity contador_basico is
	generic(N: integer := 4);
	port(
	clk: in std_logic;
	reset: in std_logic;
	q: out std_logic_vector( N-1 downto 0)
	);
end entity;

architecture ifsc_v1 of contador_basico is
	signal count: std_logic_vector(N - 1 downto 0) := (others => '0');
begin
	process(clk, reset)
	begin
		if reset = '1' then
			count <= (others => '0');
		elsif rising_edge(clk) then
				count <= count + 1;
		end if;
	end process;
	
	q <= count;
end architecture;