Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Tue Feb  4 12:24:35 2025
| Host         : IT-RDIA-NSH running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_control_sets -verbose -file rv32i_soc_fpag_top_control_sets_placed.rpt
| Design       : rv32i_soc_fpag_top
| Device       : xc7a100t
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    69 |
|    Minimum number of control sets                        |    69 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    88 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    69 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |    13 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     8 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    42 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              29 |           12 |
| No           | No                    | Yes                    |             582 |          199 |
| No           | Yes                   | No                     |               6 |            2 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1436 |          637 |
| Yes          | Yes                   | No                     |              27 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+----------------------------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+
|     Clock Signal     |                                Enable Signal                               |                         Set/Reset Signal                         | Slice Load Count | Bel Load Count |
+----------------------+----------------------------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+
|  CLK100MHZ_IBUF_BUFG |                                                                            | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |                1 |              1 |
|  clk_BUFG            | soc_inst/uart16550_0/regs/transmitter/fifo_tx/bottom[3]_i_1__0_n_0         | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |                1 |              4 |
|  clk_BUFG            | soc_inst/uart16550_0/regs/receiver/fifo_rx/bottom[3]_i_1_n_0               | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |                1 |              4 |
|  clk_BUFG            | soc_inst/uart16550_0/regs/receiver/fifo_rx/top[3]_i_1__0_n_0               | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |                3 |              4 |
|  clk_BUFG            | soc_inst/uart16550_0/regs/receiver/FSM_sequential_rstate[3]_i_1_n_0        | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |                2 |              4 |
|  clk_BUFG            | soc_inst/uart16550_0/regs/receiver/rcounter16[3]_i_1_n_0                   | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |                3 |              4 |
|  clk_BUFG            | soc_inst/uart16550_0/regs/transmitter/fifo_tx/top[3]_i_1_n_0               | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |                1 |              4 |
|  clk_BUFG            | soc_inst/uart16550_0/wb_interface/FSM_onehot_wbstate[3]_i_1_n_0            | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |                1 |              4 |
|  clk_BUFG            | soc_inst/uart16550_0/wb_interface/lcr_reg[7][0]                            | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |                1 |              4 |
|  clk_BUFG            | soc_inst/uart16550_0/wb_interface/wb_adr_is_reg[1]_0[0]                    | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |                1 |              5 |
|  clk_BUFG            | soc_inst/uart16550_0/regs/receiver/fifo_rx/count[4]_i_1_n_0                | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |                2 |              5 |
|  clk_BUFG            | soc_inst/uart16550_0/regs/transmitter/counter[4]_i_1_n_0                   | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |                1 |              5 |
|  clk_BUFG            | soc_inst/uart16550_0/regs/transmitter/fifo_tx/count[4]_i_1__0_n_0          | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |                2 |              5 |
|  clk_BUFG            | soc_inst/uart16550_0/regs/receiver/rshift[4]_i_1_n_0                       | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |                1 |              5 |
|  clk_BUFG            |                                                                            | soc_inst/spi/FSM_sequential_state[1]_i_1_n_0                     |                2 |              6 |
|  clk_BUFG            | soc_inst/rv32i_core_inst/data_path_inst/exe_mem_reg/n_bit_reg_reg[10]_2[0] | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |                1 |              7 |
|  clk_BUFG            | soc_inst/uart16550_0/wb_interface/lcr_reg[7]_0[0]                          | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |                1 |              8 |
|  clk_BUFG            | soc_inst/uart16550_0/wb_interface/wb_adr_is_reg[0]_1[0]                    | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |                1 |              8 |
|  clk_BUFG            | soc_inst/uart16550_0/regs/receiver/counter_b[7]_i_1_n_0                    | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |                3 |              8 |
|  clk_BUFG            | soc_inst/rv32i_core_inst/data_path_inst/exe_mem_reg/n_bit_reg_reg[10]_1[0] | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |                3 |              8 |
|  clk_BUFG            | soc_inst/uart16550_0/wb_interface/wb_adr_is_reg[0]_0[0]                    | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |                2 |              8 |
|  clk_BUFG            | soc_inst/uart16550_0/regs/block_cnt[7]_i_1_n_0                             | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |                4 |              8 |
|  clk_BUFG            | soc_inst/uart16550_0/wb_interface/E[0]                                     | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |                2 |              8 |
|  clk_BUFG            | soc_inst/uart16550_0/regs/transmitter/bit_counter[2]_i_1_n_0               | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |                3 |              9 |
|  clk_BUFG            | soc_inst/uart16550_0/regs/receiver/fifo_rx/E[0]                            | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |                4 |             10 |
|  clk_BUFG            | soc_inst/uart16550_0/regs/receiver/rf_data_in[10]_i_1_n_0                  | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |                2 |             11 |
|  clk_BUFG            | soc_inst/spi/treg[7]_i_1_n_0                                               | soc_inst/spi/FSM_sequential_state[1]_i_1_n_0                     |                3 |             12 |
|  clk_BUFG            | soc_inst/rv32i_core_inst/data_path_inst/exe_mem_reg/wfwe                   |                                                                  |                2 |             16 |
|  clk_BUFG            | soc_inst/uart16550_0/regs/tf_push_reg_n_0                                  |                                                                  |                2 |             16 |
|  clk_BUFG            | soc_inst/uart16550_0/regs/receiver/fifo_rx/rfifo/rf_push_pulse             |                                                                  |                2 |             16 |
|  clk_BUFG            | soc_inst/spi/rfwe_reg_n_0                                                  |                                                                  |                2 |             16 |
|  clk_BUFG            |                                                                            |                                                                  |               12 |             29 |
|  clk_BUFG            | soc_inst/rv32i_core_inst/data_path_inst/mem_wb_reg/n_bit_reg_reg[1]_5[0]   | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |               14 |             32 |
|  clk_BUFG            | soc_inst/rv32i_core_inst/data_path_inst/mem_wb_reg/n_bit_reg_reg[1]_21[0]  | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |               13 |             32 |
|  clk_BUFG            | soc_inst/rv32i_core_inst/data_path_inst/mem_wb_reg/n_bit_reg_reg[1]_23[0]  | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |               10 |             32 |
|  clk_BUFG            | soc_inst/rv32i_core_inst/data_path_inst/mem_wb_reg/n_bit_reg_reg[1]_22[0]  | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |                9 |             32 |
|  clk_BUFG            | soc_inst/rv32i_core_inst/data_path_inst/mem_wb_reg/n_bit_reg_reg[1]_20[0]  | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |               17 |             32 |
|  clk_BUFG            | soc_inst/rv32i_core_inst/data_path_inst/mem_wb_reg/n_bit_reg_reg[1]_25[0]  | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |               16 |             32 |
|  clk_BUFG            | soc_inst/rv32i_core_inst/data_path_inst/mem_wb_reg/n_bit_reg_reg[1]_26[0]  | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |               25 |             32 |
|  clk_BUFG            | soc_inst/rv32i_core_inst/data_path_inst/mem_wb_reg/n_bit_reg_reg[1]_27[0]  | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |               16 |             32 |
|  clk_BUFG            | soc_inst/rv32i_core_inst/data_path_inst/mem_wb_reg/n_bit_reg_reg[1]_24[0]  | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |               15 |             32 |
|  clk_BUFG            | soc_inst/rv32i_core_inst/data_path_inst/mem_wb_reg/n_bit_reg_reg[1]_28[0]  | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |               20 |             32 |
|  clk_BUFG            | soc_inst/rv32i_core_inst/data_path_inst/mem_wb_reg/n_bit_reg_reg[1]_3[0]   | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |               21 |             32 |
|  clk_BUFG            | soc_inst/rv32i_core_inst/data_path_inst/mem_wb_reg/n_bit_reg_reg[1]_4[0]   | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |               12 |             32 |
|  clk_BUFG            | soc_inst/rv32i_core_inst/data_path_inst/mem_wb_reg/n_bit_reg_reg[1]_29[0]  | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |               13 |             32 |
|  clk_BUFG            | soc_inst/rv32i_core_inst/data_path_inst/exe_mem_reg/n_bit_reg_reg[9]_3[0]  | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |               12 |             32 |
|  clk_BUFG            | soc_inst/rv32i_core_inst/data_path_inst/mem_wb_reg/E[0]                    | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |               13 |             32 |
|  clk_BUFG            | soc_inst/rv32i_core_inst/data_path_inst/mem_wb_reg/n_bit_reg_reg[1]_1[0]   | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |               13 |             32 |
|  clk_BUFG            | soc_inst/rv32i_core_inst/data_path_inst/mem_wb_reg/n_bit_reg_reg[1]_19[0]  | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |               15 |             32 |
|  clk_BUFG            | soc_inst/rv32i_core_inst/data_path_inst/mem_wb_reg/n_bit_reg_reg[1]_11[0]  | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |               17 |             32 |
|  clk_BUFG            | soc_inst/rv32i_core_inst/data_path_inst/mem_wb_reg/n_bit_reg_reg[1]_12[0]  | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |               15 |             32 |
|  clk_BUFG            | soc_inst/rv32i_core_inst/data_path_inst/mem_wb_reg/n_bit_reg_reg[1]_13[0]  | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |               25 |             32 |
|  clk_BUFG            | soc_inst/rv32i_core_inst/data_path_inst/mem_wb_reg/n_bit_reg_reg[1]_14[0]  | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |               25 |             32 |
|  clk_BUFG            | soc_inst/rv32i_core_inst/data_path_inst/mem_wb_reg/n_bit_reg_reg[1]_15[0]  | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |               19 |             32 |
|  clk_BUFG            | soc_inst/rv32i_core_inst/data_path_inst/mem_wb_reg/n_bit_reg_reg[1]_16[0]  | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |               14 |             32 |
|  clk_BUFG            | soc_inst/rv32i_core_inst/data_path_inst/mem_wb_reg/n_bit_reg_reg[1]_17[0]  | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |               17 |             32 |
|  clk_BUFG            | soc_inst/rv32i_core_inst/data_path_inst/mem_wb_reg/n_bit_reg_reg[1]_18[0]  | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |               12 |             32 |
|  clk_BUFG            | soc_inst/rv32i_core_inst/data_path_inst/mem_wb_reg/n_bit_reg_reg[1]_6[0]   | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |               16 |             32 |
|  clk_BUFG            | soc_inst/rv32i_core_inst/data_path_inst/mem_wb_reg/n_bit_reg_reg[1]_2[0]   | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |               20 |             32 |
|  clk_BUFG            | soc_inst/rv32i_core_inst/data_path_inst/mem_wb_reg/n_bit_reg_reg[1]_0[0]   | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |               17 |             32 |
|  clk_BUFG            | soc_inst/rv32i_core_inst/data_path_inst/mem_wb_reg/n_bit_reg_reg[1]_10[0]  | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |               16 |             32 |
|  clk_BUFG            | soc_inst/rv32i_core_inst/data_path_inst/mem_wb_reg/n_bit_reg_reg[1]_9[0]   | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |               20 |             32 |
|  clk_BUFG            | soc_inst/rv32i_core_inst/data_path_inst/mem_wb_reg/n_bit_reg_reg[1]_8[0]   | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |               17 |             32 |
|  clk_BUFG            | soc_inst/rv32i_core_inst/data_path_inst/mem_wb_reg/n_bit_reg_reg[1]_7[0]   | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |               12 |             32 |
|  clk_BUFG            | soc_inst/rv32i_core_inst/data_path_inst/exe_mem_reg/E[0]                   | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |               18 |             48 |
|  clk_BUFG            | soc_inst/rv32i_core_inst/data_path_inst/if_id_reg/n_bit_reg_reg[8]_0[0]    | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |               24 |             62 |
|  clk_BUFG            | soc_inst/rv32i_core_inst/data_path_inst/if_id_reg/E[0]                     | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |               12 |             63 |
|  clk_BUFG            | soc_inst/rv32i_core_inst/data_path_inst/if_id_reg/n_bit_reg[95]_i_1_n_0    | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |               25 |            104 |
|  clk_BUFG            |                                                                            | soc_inst/rv32i_core_inst/data_path_inst/reg_file_inst/CPU_RESETN |              198 |            581 |
+----------------------+----------------------------------------------------------------------------+------------------------------------------------------------------+------------------+----------------+


