MIPS CPU Simulator
==================
Author:	Thomas Wallace

Description
-----------
Simulation of MIPS CPU consisting of seven-stage pipeline with data forwarding and interlocks.

Implemented using C++ with simplified MIPS32 instruction set input.

Directory Descriptions
----------------------
* src		- Contains all source code for CPU Simulator
* test		- Contains test instruction and data files

Command Line Execution Format
-----------------------------
> cpusim instructions.txt data.txt output.txt

Input format consists of simplified MIPS32 set instructions:

* 
