0.7
2020.2
Apr 18 2022
15:53:03
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/header/defines.v,1709908385,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/header/user_defines.v,,,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/header/user_defines.v,1709908385,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/rtl/fsic.v,,,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/soc-efabless/VexRiscv_MinDebugCache.v,1709908385,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/soc/mprj_io.v,,InstructionCache;VexRiscv,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/soc-efabless/housekeeping_spi.v,1709908385,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/soc/spiflash.v,,housekeeping_spi,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/soc-efabless/mgmt_core.v,1709908385,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/soc-efabless/mgmt_core_wrapper.v,,mgmt_core,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/soc-efabless/mgmt_core_wrapper.v,1709908385,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/soc-efabless/VexRiscv_MinDebugCache.v,,mgmt_core_wrapper,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/soc/caravel.v,1709908385,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/testbench/fsic/fsic_tb.v,,caravel,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/soc/chip_io.v,1709908385,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/soc/gpio_control_block.v,,chip_io,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/soc/gpio_control_block.v,1709908385,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/soc/gpio_defaults_block.v,,gpio_control_block,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/soc/gpio_defaults_block.v,1709908385,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/soc/housekeeping.v,,gpio_defaults_block,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/soc/housekeeping.v,1709908385,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/soc/caravel.v,,boledu_fd_sc_hd__clkbuf_8;housekeeping,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/soc/mprj_io.v,1709908385,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/soc-efabless/housekeeping_spi.v,,boledu_io;mprj_io,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/soc/spiflash.v,1709908385,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/soc/chip_io.v,,spiflash,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv,1709908385,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/axilite_axis/rtl/axil_axis.sv,,axi_ctrl_logic,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/axilite_axis/rtl/axil_axis.sv,1709908385,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/axilite_axis/rtl/axilite_master.sv,,AXIL_AXIS,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/axilite_axis/rtl/axilite_master.sv,1709908385,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/axilite_axis/rtl/axilite_slave.sv,,axilite_master,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/axilite_axis/rtl/axilite_slave.sv,1709908385,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/axilite_axis/rtl/axis_master.sv,,axilite_slave,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/axilite_axis/rtl/axis_master.sv,1709908385,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/axilite_axis/rtl/axis_slave.sv,,axis_master,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/axilite_axis/rtl/axis_slave.sv,1709908385,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/axis_switch/rtl/sw_caravel.v,,axis_slave,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/axis_switch/rtl/sw_caravel.v,1709908385,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/config_ctrl/rtl/config_ctrl.v,,AXIS_SW,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/config_ctrl/rtl/config_ctrl.v,1709908385,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/fsic_clkrst/rtl/fsic_clkrst.v,,CFG_CTRL,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/fsic_clkrst/rtl/fsic_clkrst.v,1709908385,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/io_serdes/rtl/fsic_coreclk_phase_cnt.v,,FSIC_CLKRST,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/io_serdes/rtl/fsic_coreclk_phase_cnt.v,1709908385,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/io_serdes/rtl/fsic_io_serdes_rx.v,,fsic_coreclk_phase_cnt,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/io_serdes/rtl/fsic_io_serdes_rx.v,1709908385,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/io_serdes/rtl/io_serdes.v,,fsic_io_serdes_rx,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/io_serdes/rtl/io_serdes.v,1709908385,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/logic_analyzer/rtl/LogicAnalyzer.v,,IO_SERDES,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/logic_analyzer/rtl/LogicAnalyzer.v,1709908385,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/logic_analyzer/rtl/Sram.v,,LOGIC_ANLZ,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/logic_analyzer/rtl/Sram.v,1709908385,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/mprj_io/rtl/fsic_mprj_io.v,,sram,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/mprj_io/rtl/fsic_mprj_io.v,1709908385,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/user_subsys/rtl/user_subsys.v,,MPRJ_IO,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/rtl/fsic.v,1709908385,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/rtl/user_project_wrapper.v,,FSIC,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/rtl/user_project_wrapper.v,1709908385,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/axilite_axis/rtl/axi_ctrl_logic.sv,,user_project_wrapper,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/user_subsys/axil_slav/rtl/axil_slav.v,1709908386,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/user_subsys/axis_mstr/rtl/axis_mstr.v,,AXIL_SLAV,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/user_subsys/axis_mstr/rtl/axis_mstr.v,1709908386,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/user_subsys/axis_slav/rtl/axis_slav.v,,AXIS_MSTR,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/user_subsys/axis_slav/rtl/axis_slav.v,1709908386,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/user_subsys/irq_mux/rtl/irq_mux.v,,AXIS_SLAV,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/user_subsys/irq_mux/rtl/irq_mux.v,1709908386,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/user_subsys/la_mux/rtl/la_mux.v,,IRQ_MUX,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/user_subsys/la_mux/rtl/la_mux.v,1709908386,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/user_subsys/user_prj/user_prj0/rtl/user_prj0.v,,LA_MUX,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/user_subsys/rtl/user_subsys.v,1709908386,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/user_subsys/axil_slav/rtl/axil_slav.v,,USER_SUBSYS,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v,1709908386,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/user_subsys/user_prj/user_prj0/rtl/spram.v,,EdgeDetect_HorDer;EdgeDetect_HorDer_run;EdgeDetect_HorDer_run_dx_rsci;EdgeDetect_HorDer_run_dx_rsci_dx_wait_ctrl;EdgeDetect_HorDer_run_dx_rsci_dx_wait_dp;EdgeDetect_HorDer_run_pix_in_rsci;EdgeDetect_HorDer_run_pix_in_rsci_pix_in_wait_ctrl;EdgeDetect_HorDer_run_pix_out_rsci;EdgeDetect_HorDer_run_pix_out_rsci_pix_out_wait_ctrl;EdgeDetect_HorDer_run_pix_out_rsci_pix_out_wait_dp;EdgeDetect_HorDer_run_run_fsm;EdgeDetect_HorDer_run_staller;EdgeDetect_MagAng;EdgeDetect_MagAng_run;EdgeDetect_MagAng_run_crc32_dat_out_triosy_obj;EdgeDetect_MagAng_run_crc32_dat_out_triosy_obj_crc32_dat_out_triosy_wait_ctrl;EdgeDetect_MagAng_run_crc32_pix_in_triosy_obj;EdgeDetect_MagAng_run_crc32_pix_in_triosy_obj_crc32_pix_in_triosy_wait_ctrl;EdgeDetect_MagAng_run_dat_out_rsci;EdgeDetect_MagAng_run_dat_out_rsci_dat_out_wait_ctrl;EdgeDetect_MagAng_run_dat_out_rsci_dat_out_wait_dp;EdgeDetect_MagAng_run_dx_in_rsci;EdgeDetect_MagAng_run_dx_in_rsci_dx_in_wait_ctrl;EdgeDetect_MagAng_run_dy_in_rsci;EdgeDetect_MagAng_run_dy_in_rsci_dy_in_wait_ctrl;EdgeDetect_MagAng_run_pix_in_rsci;EdgeDetect_MagAng_run_pix_in_rsci_pix_in_wait_ctrl;EdgeDetect_MagAng_run_pix_in_rsci_pix_in_wait_dp;EdgeDetect_MagAng_run_run_fsm;EdgeDetect_MagAng_run_staller;EdgeDetect_Top;EdgeDetect_Top_struct;EdgeDetect_VerDer;EdgeDetect_VerDer_ccs_sample_mem_ccs_ram_sync_singleport_rwport_en_6_64_7_80_80_64_5_gen;EdgeDetect_VerDer_ccs_sample_mem_ccs_ram_sync_singleport_rwport_en_7_64_7_80_80_64_5_gen;EdgeDetect_VerDer_run;EdgeDetect_VerDer_run_dat_in_rsci;EdgeDetect_VerDer_run_dat_in_rsci_dat_in_wait_ctrl;EdgeDetect_VerDer_run_dat_in_rsci_dat_in_wait_dp;EdgeDetect_VerDer_run_dy_rsci;EdgeDetect_VerDer_run_dy_rsci_dy_wait_ctrl;EdgeDetect_VerDer_run_dy_rsci_dy_wait_dp;EdgeDetect_VerDer_run_pix_out_rsci;EdgeDetect_VerDer_run_pix_out_rsci_pix_out_wait_ctrl;EdgeDetect_VerDer_run_pix_out_rsci_pix_out_wait_dp;EdgeDetect_VerDer_run_run_fsm;EdgeDetect_VerDer_run_staller;EdgeDetect_VerDer_run_wait_dp;ccs_fifo_wait_core_v5;ccs_genreg_v1;ccs_in_wait_coupled_v1;ccs_in_wait_v1;ccs_out_v1;ccs_out_wait_v1;ccs_pipe_v6;mgc_io_sync_v2,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/user_subsys/user_prj/user_prj0/rtl/spram.v,1709908386,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/user_subsys/user_prj/user_prj1/rtl/user_prj1.v,,SPRAM,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/user_subsys/user_prj/user_prj0/rtl/user_prj0.v,1709908386,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/user_subsys/user_prj/user_prj0/rtl/concat_EdgeDetect_Top_fsic.v,,USER_PRJ0,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/user_subsys/user_prj/user_prj1/rtl/user_prj1.v,1710230501,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/user_subsys/user_prj/user_prj2/rtl/user_prj2.v,,USER_PRJ1,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/user_subsys/user_prj/user_prj2/rtl/user_prj2.v,1709908386,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/user_subsys/user_prj/user_prj3/rtl/user_prj3.v,,USER_PRJ2,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/user/user_subsys/user_prj/user_prj3/rtl/user_prj3.v,1709908386,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/vip/tbuart.v,,USER_PRJ3,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/testbench/fsic/fsic_tb.v,1710257230,systemVerilog,,,,fsic_tb,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/vip/RAM128.v,1709908386,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/rtl/soc-efabless/mgmt_core.v,,RAM128,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/vip/RAM256.v,1709908386,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/vip/RAM128.v,,RAM256,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/vip/bram.v,1709908386,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/vip/RAM256.v,,bram,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/vip/tbuart.v,1709908386,systemVerilog,,/home/ubuntu/caravel-soc_fpga-lab/fsic-sim/fsic_fpga/vip/bram.v,,tbuart,,,,DUNIT_DELAY=#1;FUNCTIONAL;SIM;USER_PROJECT_SIDEBAND_SUPPORT;USE_EDGEDETECT_IP;USE_POWER_PINS,,,,
