

================================================================
== Vitis HLS Report for 'exp_16_9_s'
================================================================
* Date:           Fri Apr 29 13:57:24 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        lossfun
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.650 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    187|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    2|       0|     94|    -|
|Memory           |        0|    -|      61|     32|    -|
|Multiplexer      |        -|    -|       -|      -|    -|
|Register         |        -|    -|     465|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    2|     526|    441|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+----+---+----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+----------------------+---------+----+---+----+-----+
    |mul_25ns_18ns_43_1_1_U1  |mul_25ns_18ns_43_1_1  |        0|   1|  0|  47|    0|
    |mul_25ns_25ns_50_1_1_U2  |mul_25ns_25ns_50_1_1  |        0|   1|  0|  47|    0|
    +-------------------------+----------------------+---------+----+---+----+-----+
    |Total                    |                      |        0|   2|  0|  94|    0|
    +-------------------------+----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |           Memory          |               Module               | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |exp_x_msb_1_table_V_U      |exp_16_9_s_exp_x_msb_1_table_V      |        0|  25|  13|    0|    32|   25|     1|          800|
    |exp_x_msb_2_m_1_table_V_U  |exp_16_9_s_exp_x_msb_2_m_1_table_V  |        0|  25|  13|    0|    32|   25|     1|          800|
    |f_x_lsb_table_V_U          |exp_16_9_s_f_x_lsb_table_V          |        0|  11|   6|    0|    32|   11|     1|          352|
    +---------------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                      |                                    |        0|  61|  32|    0|    96|   61|     3|         1952|
    +---------------------------+------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |exp_x_msb_2_lsb_m_1_V_fu_404_p2  |         +|   0|  0|  32|          25|          25|
    |ret_V_fu_394_p2                  |         +|   0|  0|  27|          20|          20|
    |y_l_V_fu_444_p2                  |         +|   0|  0|  32|          25|          25|
    |and_ln202_fu_263_p2              |       and|   0|  0|   2|           1|           1|
    |icmp_ln1494_fu_257_p2            |      icmp|   0|  0|  11|          11|          11|
    |icmp_ln1498_fu_251_p2            |      icmp|   0|  0|   9|           4|           3|
    |overf_1_fu_480_p2                |      icmp|   0|  0|   8|           2|           1|
    |or_ln202_1_fu_317_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln202_2_fu_323_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln202_3_fu_329_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln202_4_fu_458_p2             |        or|   0|  0|   2|           1|           1|
    |or_ln202_fu_311_p2               |        or|   0|  0|   2|           1|           1|
    |overf_2_fu_494_p2                |        or|   0|  0|   2|           1|           1|
    |ap_return                        |    select|   0|  0|  16|           1|          15|
    |p_Val2_s_fu_462_p3               |    select|   0|  0|  22|           1|          22|
    |select_ln640_fu_436_p3           |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0                    |       xor|   0|  0|   2|           1|           2|
    |overf_fu_189_p2                  |       xor|   0|  0|   2|           1|           1|
    |xor_ln222_1_fu_217_p2            |       xor|   0|  0|   2|           1|           1|
    |xor_ln222_2_fu_231_p2            |       xor|   0|  0|   2|           1|           1|
    |xor_ln222_3_fu_245_p2            |       xor|   0|  0|   2|           1|           1|
    |xor_ln222_fu_203_p2              |       xor|   0|  0|   2|           1|           1|
    |xor_ln640_fu_431_p2              |       xor|   0|  0|   2|           1|           2|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0| 187|         104|         140|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |   1|   0|    1|          0|
    |exp_x_msb_1_V_reg_582                    |  25|   0|   25|          0|
    |exp_x_msb_1_V_reg_582_pp0_iter4_reg      |  25|   0|   25|          0|
    |exp_x_msb_2_lsb_m_1_V_reg_577            |  25|   0|   25|          0|
    |exp_x_msb_2_m_1_V_reg_561                |  25|   0|   25|          0|
    |exp_x_msb_2_m_1_V_reg_561_pp0_iter2_reg  |  25|   0|   25|          0|
    |f_x_lsb_V_reg_555                        |  11|   0|   11|          0|
    |f_x_lsb_V_reg_555_pp0_iter2_reg          |  11|   0|   11|          0|
    |or_ln202_1_reg_545                       |   1|   0|    1|          0|
    |or_ln202_3_reg_550                       |   1|   0|    1|          0|
    |p_Result_s_reg_524                       |   4|   0|    4|          0|
    |p_Result_s_reg_524_pp0_iter1_reg         |   4|   0|    4|          0|
    |tmp_reg_518                              |   1|   0|    1|          0|
    |trunc_ln3_reg_567                        |  19|   0|   19|          0|
    |trunc_ln640_1_reg_529                    |   1|   0|    1|          0|
    |y_lo_s_V_reg_588                         |  25|   0|   25|          0|
    |or_ln202_1_reg_545                       |  64|  32|    1|          0|
    |or_ln202_3_reg_550                       |  64|  32|    1|          0|
    |tmp_reg_518                              |  64|  32|    1|          0|
    |trunc_ln640_1_reg_529                    |  64|  32|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    | 465| 128|  213|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|    exp<16, 9>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|    exp<16, 9>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|    exp<16, 9>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|    exp<16, 9>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|    exp<16, 9>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|    exp<16, 9>|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|    exp<16, 9>|  return value|
|ap_return  |  out|   16|  ap_ctrl_hs|    exp<16, 9>|  return value|
|x          |   in|   16|     ap_none|             x|        scalar|
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.85>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%x_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %x" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:189]   --->   Operation 7 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_Result_7 = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %x_read, i32 7, i32 10"   --->   Operation 8 'partselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%trunc_ln640 = trunc i16 %x_read"   --->   Operation 9 'trunc' 'trunc_ln640' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Result_8 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i7.i4, i7 %trunc_ln640, i4 0"   --->   Operation 10 'bitconcatenate' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 15" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:189]   --->   Operation 11 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_1)   --->   "%tmp_48 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 10"   --->   Operation 12 'bitselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_1)   --->   "%overf = xor i1 %tmp, i1 %tmp_48"   --->   Operation 13 'xor' 'overf' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_1)   --->   "%tmp_49 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 11"   --->   Operation 14 'bitselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_1)   --->   "%xor_ln222 = xor i1 %tmp, i1 %tmp_49"   --->   Operation 15 'xor' 'xor_ln222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_1)   --->   "%tmp_53 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 12"   --->   Operation 16 'bitselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_1)   --->   "%xor_ln222_1 = xor i1 %tmp, i1 %tmp_53"   --->   Operation 17 'xor' 'xor_ln222_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_3)   --->   "%tmp_54 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 13"   --->   Operation 18 'bitselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_3)   --->   "%xor_ln222_2 = xor i1 %tmp, i1 %tmp_54"   --->   Operation 19 'xor' 'xor_ln222_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_3)   --->   "%tmp_55 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %x_read, i32 14"   --->   Operation 20 'bitselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_3)   --->   "%xor_ln222_3 = xor i1 %tmp, i1 %tmp_55"   --->   Operation 21 'xor' 'xor_ln222_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.30ns)   --->   "%icmp_ln1498 = icmp_eq  i4 %p_Result_7, i4 7"   --->   Operation 22 'icmp' 'icmp_ln1498' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.88ns)   --->   "%icmp_ln1494 = icmp_ugt  i11 %p_Result_8, i11 1280"   --->   Operation 23 'icmp' 'icmp_ln1494' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_3)   --->   "%and_ln202 = and i1 %icmp_ln1498, i1 %icmp_ln1494" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:202]   --->   Operation 24 'and' 'and_ln202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_s = partselect i4 @_ssdm_op_PartSelect.i4.i16.i32.i32, i16 %x_read, i32 6, i32 9"   --->   Operation 25 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i5 @_ssdm_op_PartSelect.i5.i16.i32.i32, i16 %x_read, i32 1, i32 5"   --->   Operation 26 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln640_1 = trunc i16 %x_read"   --->   Operation 27 'trunc' 'trunc_ln640_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_61 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %trunc_ln640_1, i4 0"   --->   Operation 28 'bitconcatenate' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln534 = zext i5 %tmp_61"   --->   Operation 29 'zext' 'zext_ln534' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%f_x_lsb_table_V_addr = getelementptr i11 %f_x_lsb_table_V, i64 0, i64 %zext_ln534" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:230]   --->   Operation 30 'getelementptr' 'f_x_lsb_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (2.32ns)   --->   "%f_x_lsb_V = load i5 %f_x_lsb_table_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:230]   --->   Operation 31 'load' 'f_x_lsb_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 32> <ROM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln534_2 = zext i5 %tmp_60"   --->   Operation 32 'zext' 'zext_ln534_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%exp_x_msb_2_m_1_table_V_addr = getelementptr i25 %exp_x_msb_2_m_1_table_V, i64 0, i64 %zext_ln534_2" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:245]   --->   Operation 33 'getelementptr' 'exp_x_msb_2_m_1_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (2.32ns)   --->   "%exp_x_msb_2_m_1_V = load i5 %exp_x_msb_2_m_1_table_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:245]   --->   Operation 34 'load' 'exp_x_msb_2_m_1_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>
ST_1 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_1)   --->   "%or_ln202 = or i1 %overf, i1 %xor_ln222_1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:202]   --->   Operation 35 'or' 'or_ln202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln202_1 = or i1 %or_ln202, i1 %xor_ln222" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:202]   --->   Operation 36 'or' 'or_ln202_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node or_ln202_3)   --->   "%or_ln202_2 = or i1 %xor_ln222_3, i1 %and_ln202" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:202]   --->   Operation 37 'or' 'or_ln202_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln202_3 = or i1 %or_ln202_2, i1 %xor_ln222_2" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:202]   --->   Operation 38 'or' 'or_ln202_3' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 39 [1/2] (2.32ns)   --->   "%f_x_lsb_V = load i5 %f_x_lsb_table_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:230]   --->   Operation 39 'load' 'f_x_lsb_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 11> <Depth = 32> <ROM>
ST_2 : Operation 40 [1/2] (2.32ns)   --->   "%exp_x_msb_2_m_1_V = load i5 %exp_x_msb_2_m_1_table_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:245]   --->   Operation 40 'load' 'exp_x_msb_2_m_1_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>

State 3 <SV = 2> <Delay = 6.65>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_9 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i4, i1 %tmp, i4 %p_Result_s"   --->   Operation 41 'bitconcatenate' 'p_Result_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_10 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i1.i6.i11, i1 %trunc_ln640_1, i6 0, i11 %f_x_lsb_V"   --->   Operation 42 'bitconcatenate' 'p_Result_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i25 %exp_x_msb_2_m_1_V"   --->   Operation 43 'zext' 'zext_ln1116' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i18 %p_Result_10"   --->   Operation 44 'zext' 'zext_ln1118' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (6.65ns)   --->   "%r_V = mul i43 %zext_ln1116, i43 %zext_ln1118"   --->   Operation 45 'mul' 'r_V' <Predicate = true> <Delay = 6.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i19 @_ssdm_op_PartSelect.i19.i43.i32.i32, i43 %r_V, i32 24, i32 42"   --->   Operation 46 'partselect' 'trunc_ln3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln534_3 = zext i5 %p_Result_9"   --->   Operation 47 'zext' 'zext_ln534_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%exp_x_msb_1_table_V_addr = getelementptr i25 %exp_x_msb_1_table_V, i64 0, i64 %zext_ln534_3" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:261]   --->   Operation 48 'getelementptr' 'exp_x_msb_1_table_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (2.32ns)   --->   "%exp_x_msb_1_V = load i5 %exp_x_msb_1_table_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:261]   --->   Operation 49 'load' 'exp_x_msb_1_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>

State 4 <SV = 3> <Delay = 4.51>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln703_1 = zext i19 %trunc_ln3"   --->   Operation 50 'zext' 'zext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%rhs_1 = bitconcatenate i19 @_ssdm_op_BitConcatenate.i19.i1.i6.i11.i1, i1 %trunc_ln640_1, i6 0, i11 %f_x_lsb_V, i1 0"   --->   Operation 51 'bitconcatenate' 'rhs_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1192 = zext i19 %rhs_1"   --->   Operation 52 'zext' 'zext_ln1192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (2.16ns)   --->   "%ret_V = add i20 %zext_ln1192, i20 %zext_ln703_1"   --->   Operation 53 'add' 'ret_V' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln703 = zext i20 %ret_V"   --->   Operation 54 'zext' 'zext_ln703' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (2.34ns)   --->   "%exp_x_msb_2_lsb_m_1_V = add i25 %exp_x_msb_2_m_1_V, i25 %zext_ln703"   --->   Operation 55 'add' 'exp_x_msb_2_lsb_m_1_V' <Predicate = true> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/2] (2.32ns)   --->   "%exp_x_msb_1_V = load i5 %exp_x_msb_1_table_V_addr" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:261]   --->   Operation 56 'load' 'exp_x_msb_1_V' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 25> <Depth = 32> <ROM>

State 5 <SV = 4> <Delay = 6.65>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i25 %exp_x_msb_1_V"   --->   Operation 57 'zext' 'zext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln1118_1 = zext i25 %exp_x_msb_2_lsb_m_1_V"   --->   Operation 58 'zext' 'zext_ln1118_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (6.65ns)   --->   "%r_V_43 = mul i50 %zext_ln1118_1, i50 %zext_ln1116_1"   --->   Operation 59 'mul' 'r_V_43' <Predicate = true> <Delay = 6.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%y_lo_s_V = partselect i25 @_ssdm_op_PartSelect.i25.i50.i32.i32, i50 %r_V_43, i32 25, i32 49"   --->   Operation 60 'partselect' 'y_lo_s_V' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 5.27>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_15" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:39]   --->   Operation 61 'specpipeline' 'specpipeline_ln39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%xor_ln640 = xor i1 %tmp, i1 1"   --->   Operation 62 'xor' 'xor_ln640' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%select_ln640 = select i1 %xor_ln640, i22 4194303, i22 0"   --->   Operation 63 'select' 'select_ln640' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (2.34ns)   --->   "%y_l_V = add i25 %exp_x_msb_1_V, i25 %y_lo_s_V"   --->   Operation 64 'add' 'y_l_V' <Predicate = true> <Delay = 2.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%y_V = partselect i22 @_ssdm_op_PartSelect.i22.i25.i32.i32, i25 %y_l_V, i32 3, i32 24"   --->   Operation 65 'partselect' 'y_V' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_s)   --->   "%or_ln202_4 = or i1 %or_ln202_3, i1 %or_ln202_1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:202]   --->   Operation 66 'or' 'or_ln202_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.99ns) (out node of the LUT)   --->   "%p_Val2_s = select i1 %or_ln202_4, i22 %select_ln640, i22 %y_V" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:202]   --->   Operation 67 'select' 'p_Val2_s' <Predicate = true> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i2 @_ssdm_op_PartSelect.i2.i22.i32.i32, i22 %p_Val2_s, i32 20, i32 21" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:271]   --->   Operation 68 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.95ns)   --->   "%overf_1 = icmp_ne  i2 %tmp_58, i2 0" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:271]   --->   Operation 69 'icmp' 'overf_1' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node select_ln274)   --->   "%p_Result_s_52 = bitselect i1 @_ssdm_op_BitSelect.i1.i22.i32, i22 %p_Val2_s, i32 19"   --->   Operation 70 'bitselect' 'p_Result_s_52' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln274)   --->   "%overf_2 = or i1 %p_Result_s_52, i1 %overf_1" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:271]   --->   Operation 71 'or' 'overf_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln274)   --->   "%tmp_s = partselect i16 @_ssdm_op_PartSelect.i16.i22.i32.i32, i22 %p_Val2_s, i32 4, i32 19"   --->   Operation 72 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln274 = select i1 %overf_2, i16 32767, i16 %tmp_s" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:274]   --->   Operation 73 'select' 'select_ln274' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln953 = ret i16 %select_ln274" [/tools/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_exp_apfixed.h:953]   --->   Operation 74 'ret' 'ret_ln953' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ f_x_lsb_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_2_m_1_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ exp_x_msb_1_table_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x_read                       (read          ) [ 0000000]
p_Result_7                   (partselect    ) [ 0000000]
trunc_ln640                  (trunc         ) [ 0000000]
p_Result_8                   (bitconcatenate) [ 0000000]
tmp                          (bitselect     ) [ 0111111]
tmp_48                       (bitselect     ) [ 0000000]
overf                        (xor           ) [ 0000000]
tmp_49                       (bitselect     ) [ 0000000]
xor_ln222                    (xor           ) [ 0000000]
tmp_53                       (bitselect     ) [ 0000000]
xor_ln222_1                  (xor           ) [ 0000000]
tmp_54                       (bitselect     ) [ 0000000]
xor_ln222_2                  (xor           ) [ 0000000]
tmp_55                       (bitselect     ) [ 0000000]
xor_ln222_3                  (xor           ) [ 0000000]
icmp_ln1498                  (icmp          ) [ 0000000]
icmp_ln1494                  (icmp          ) [ 0000000]
and_ln202                    (and           ) [ 0000000]
p_Result_s                   (partselect    ) [ 0111000]
tmp_60                       (partselect    ) [ 0000000]
trunc_ln640_1                (trunc         ) [ 0111100]
tmp_61                       (bitconcatenate) [ 0000000]
zext_ln534                   (zext          ) [ 0000000]
f_x_lsb_table_V_addr         (getelementptr ) [ 0110000]
zext_ln534_2                 (zext          ) [ 0000000]
exp_x_msb_2_m_1_table_V_addr (getelementptr ) [ 0110000]
or_ln202                     (or            ) [ 0000000]
or_ln202_1                   (or            ) [ 0111111]
or_ln202_2                   (or            ) [ 0000000]
or_ln202_3                   (or            ) [ 0111111]
f_x_lsb_V                    (load          ) [ 0101100]
exp_x_msb_2_m_1_V            (load          ) [ 0101100]
p_Result_9                   (bitconcatenate) [ 0000000]
p_Result_10                  (bitconcatenate) [ 0000000]
zext_ln1116                  (zext          ) [ 0000000]
zext_ln1118                  (zext          ) [ 0000000]
r_V                          (mul           ) [ 0000000]
trunc_ln3                    (partselect    ) [ 0100100]
zext_ln534_3                 (zext          ) [ 0000000]
exp_x_msb_1_table_V_addr     (getelementptr ) [ 0100100]
zext_ln703_1                 (zext          ) [ 0000000]
rhs_1                        (bitconcatenate) [ 0000000]
zext_ln1192                  (zext          ) [ 0000000]
ret_V                        (add           ) [ 0000000]
zext_ln703                   (zext          ) [ 0000000]
exp_x_msb_2_lsb_m_1_V        (add           ) [ 0100010]
exp_x_msb_1_V                (load          ) [ 0100011]
zext_ln1116_1                (zext          ) [ 0000000]
zext_ln1118_1                (zext          ) [ 0000000]
r_V_43                       (mul           ) [ 0000000]
y_lo_s_V                     (partselect    ) [ 0100001]
specpipeline_ln39            (specpipeline  ) [ 0000000]
xor_ln640                    (xor           ) [ 0000000]
select_ln640                 (select        ) [ 0000000]
y_l_V                        (add           ) [ 0000000]
y_V                          (partselect    ) [ 0000000]
or_ln202_4                   (or            ) [ 0000000]
p_Val2_s                     (select        ) [ 0000000]
tmp_58                       (partselect    ) [ 0000000]
overf_1                      (icmp          ) [ 0000000]
p_Result_s_52                (bitselect     ) [ 0000000]
overf_2                      (or            ) [ 0000000]
tmp_s                        (partselect    ) [ 0000000]
select_ln274                 (select        ) [ 0000000]
ret_ln953                    (ret           ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="f_x_lsb_table_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f_x_lsb_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="exp_x_msb_2_m_1_table_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_2_m_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="exp_x_msb_1_table_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_x_msb_1_table_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i1.i4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i18.i1.i6.i11"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i43.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i19.i1.i6.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i50.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i22.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i22.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="x_read_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="f_x_lsb_table_V_addr_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="11" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="5" slack="0"/>
<pin id="116" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_x_lsb_table_V_addr/1 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_access_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="5" slack="0"/>
<pin id="121" dir="0" index="1" bw="11" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="123" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_x_lsb_V/1 "/>
</bind>
</comp>

<comp id="125" class="1004" name="exp_x_msb_2_m_1_table_V_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="25" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="5" slack="0"/>
<pin id="129" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_msb_2_m_1_table_V_addr/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="5" slack="0"/>
<pin id="134" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="135" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_msb_2_m_1_V/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="exp_x_msb_1_table_V_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="25" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="5" slack="0"/>
<pin id="142" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="exp_x_msb_1_table_V_addr/3 "/>
</bind>
</comp>

<comp id="145" class="1004" name="grp_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="5" slack="0"/>
<pin id="147" dir="0" index="1" bw="25" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_x_msb_1_V/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="p_Result_7_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="0"/>
<pin id="153" dir="0" index="1" bw="16" slack="0"/>
<pin id="154" dir="0" index="2" bw="4" slack="0"/>
<pin id="155" dir="0" index="3" bw="5" slack="0"/>
<pin id="156" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_7/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="trunc_ln640_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="16" slack="0"/>
<pin id="163" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln640/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="p_Result_8_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="11" slack="0"/>
<pin id="167" dir="0" index="1" bw="7" slack="0"/>
<pin id="168" dir="0" index="2" bw="1" slack="0"/>
<pin id="169" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_8/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="16" slack="0"/>
<pin id="176" dir="0" index="2" bw="5" slack="0"/>
<pin id="177" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="tmp_48_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="1" slack="0"/>
<pin id="183" dir="0" index="1" bw="16" slack="0"/>
<pin id="184" dir="0" index="2" bw="5" slack="0"/>
<pin id="185" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_48/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="overf_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="overf/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_49_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="16" slack="0"/>
<pin id="198" dir="0" index="2" bw="5" slack="0"/>
<pin id="199" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_49/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="xor_ln222_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln222/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp_53_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="16" slack="0"/>
<pin id="212" dir="0" index="2" bw="5" slack="0"/>
<pin id="213" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_53/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="xor_ln222_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln222_1/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_54_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="1" slack="0"/>
<pin id="225" dir="0" index="1" bw="16" slack="0"/>
<pin id="226" dir="0" index="2" bw="5" slack="0"/>
<pin id="227" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_54/1 "/>
</bind>
</comp>

<comp id="231" class="1004" name="xor_ln222_2_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="1" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln222_2/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_55_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="16" slack="0"/>
<pin id="240" dir="0" index="2" bw="5" slack="0"/>
<pin id="241" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_55/1 "/>
</bind>
</comp>

<comp id="245" class="1004" name="xor_ln222_3_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln222_3/1 "/>
</bind>
</comp>

<comp id="251" class="1004" name="icmp_ln1498_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="4" slack="0"/>
<pin id="253" dir="0" index="1" bw="4" slack="0"/>
<pin id="254" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1498/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="icmp_ln1494_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="11" slack="0"/>
<pin id="259" dir="0" index="1" bw="11" slack="0"/>
<pin id="260" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1494/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="and_ln202_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="1" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln202/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="p_Result_s_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="4" slack="0"/>
<pin id="271" dir="0" index="1" bw="16" slack="0"/>
<pin id="272" dir="0" index="2" bw="4" slack="0"/>
<pin id="273" dir="0" index="3" bw="5" slack="0"/>
<pin id="274" dir="1" index="4" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_s/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="tmp_60_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="5" slack="0"/>
<pin id="281" dir="0" index="1" bw="16" slack="0"/>
<pin id="282" dir="0" index="2" bw="1" slack="0"/>
<pin id="283" dir="0" index="3" bw="4" slack="0"/>
<pin id="284" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_60/1 "/>
</bind>
</comp>

<comp id="289" class="1004" name="trunc_ln640_1_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="16" slack="0"/>
<pin id="291" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln640_1/1 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_61_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="5" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="1" slack="0"/>
<pin id="297" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_61/1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="zext_ln534_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="5" slack="0"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln534_2_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="0"/>
<pin id="308" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534_2/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="or_ln202_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202/1 "/>
</bind>
</comp>

<comp id="317" class="1004" name="or_ln202_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="1" slack="0"/>
<pin id="319" dir="0" index="1" bw="1" slack="0"/>
<pin id="320" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202_1/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="or_ln202_2_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202_2/1 "/>
</bind>
</comp>

<comp id="329" class="1004" name="or_ln202_3_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="1" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202_3/1 "/>
</bind>
</comp>

<comp id="335" class="1004" name="p_Result_9_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="5" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="2"/>
<pin id="338" dir="0" index="2" bw="4" slack="2"/>
<pin id="339" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_9/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="p_Result_10_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="18" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="2"/>
<pin id="344" dir="0" index="2" bw="1" slack="0"/>
<pin id="345" dir="0" index="3" bw="11" slack="1"/>
<pin id="346" dir="1" index="4" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_10/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="zext_ln1116_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="25" slack="1"/>
<pin id="351" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln1118_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="18" slack="0"/>
<pin id="354" dir="1" index="1" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="r_V_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="25" slack="0"/>
<pin id="358" dir="0" index="1" bw="18" slack="0"/>
<pin id="359" dir="1" index="2" bw="43" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="trunc_ln3_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="19" slack="0"/>
<pin id="364" dir="0" index="1" bw="43" slack="0"/>
<pin id="365" dir="0" index="2" bw="6" slack="0"/>
<pin id="366" dir="0" index="3" bw="7" slack="0"/>
<pin id="367" dir="1" index="4" bw="19" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln3/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="zext_ln534_3_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="5" slack="0"/>
<pin id="374" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln534_3/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln703_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="19" slack="1"/>
<pin id="379" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703_1/4 "/>
</bind>
</comp>

<comp id="380" class="1004" name="rhs_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="19" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="3"/>
<pin id="383" dir="0" index="2" bw="1" slack="0"/>
<pin id="384" dir="0" index="3" bw="11" slack="2"/>
<pin id="385" dir="0" index="4" bw="1" slack="0"/>
<pin id="386" dir="1" index="5" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="rhs_1/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln1192_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="19" slack="0"/>
<pin id="392" dir="1" index="1" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1192/4 "/>
</bind>
</comp>

<comp id="394" class="1004" name="ret_V_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="19" slack="0"/>
<pin id="396" dir="0" index="1" bw="19" slack="0"/>
<pin id="397" dir="1" index="2" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/4 "/>
</bind>
</comp>

<comp id="400" class="1004" name="zext_ln703_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="20" slack="0"/>
<pin id="402" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln703/4 "/>
</bind>
</comp>

<comp id="404" class="1004" name="exp_x_msb_2_lsb_m_1_V_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="25" slack="2"/>
<pin id="406" dir="0" index="1" bw="20" slack="0"/>
<pin id="407" dir="1" index="2" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_x_msb_2_lsb_m_1_V/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="zext_ln1116_1_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="25" slack="1"/>
<pin id="411" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1116_1/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="zext_ln1118_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="25" slack="1"/>
<pin id="414" dir="1" index="1" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1118_1/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="r_V_43_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="25" slack="0"/>
<pin id="417" dir="0" index="1" bw="25" slack="0"/>
<pin id="418" dir="1" index="2" bw="50" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V_43/5 "/>
</bind>
</comp>

<comp id="421" class="1004" name="y_lo_s_V_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="25" slack="0"/>
<pin id="423" dir="0" index="1" bw="50" slack="0"/>
<pin id="424" dir="0" index="2" bw="6" slack="0"/>
<pin id="425" dir="0" index="3" bw="7" slack="0"/>
<pin id="426" dir="1" index="4" bw="25" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_lo_s_V/5 "/>
</bind>
</comp>

<comp id="431" class="1004" name="xor_ln640_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="5"/>
<pin id="433" dir="0" index="1" bw="1" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln640/6 "/>
</bind>
</comp>

<comp id="436" class="1004" name="select_ln640_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="22" slack="0"/>
<pin id="439" dir="0" index="2" bw="22" slack="0"/>
<pin id="440" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln640/6 "/>
</bind>
</comp>

<comp id="444" class="1004" name="y_l_V_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="25" slack="2"/>
<pin id="446" dir="0" index="1" bw="25" slack="1"/>
<pin id="447" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_l_V/6 "/>
</bind>
</comp>

<comp id="448" class="1004" name="y_V_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="22" slack="0"/>
<pin id="450" dir="0" index="1" bw="25" slack="0"/>
<pin id="451" dir="0" index="2" bw="3" slack="0"/>
<pin id="452" dir="0" index="3" bw="6" slack="0"/>
<pin id="453" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="y_V/6 "/>
</bind>
</comp>

<comp id="458" class="1004" name="or_ln202_4_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="5"/>
<pin id="460" dir="0" index="1" bw="1" slack="5"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln202_4/6 "/>
</bind>
</comp>

<comp id="462" class="1004" name="p_Val2_s_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="22" slack="0"/>
<pin id="465" dir="0" index="2" bw="22" slack="0"/>
<pin id="466" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_s/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_58_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="2" slack="0"/>
<pin id="472" dir="0" index="1" bw="22" slack="0"/>
<pin id="473" dir="0" index="2" bw="6" slack="0"/>
<pin id="474" dir="0" index="3" bw="6" slack="0"/>
<pin id="475" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_58/6 "/>
</bind>
</comp>

<comp id="480" class="1004" name="overf_1_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="2" slack="0"/>
<pin id="482" dir="0" index="1" bw="2" slack="0"/>
<pin id="483" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="overf_1/6 "/>
</bind>
</comp>

<comp id="486" class="1004" name="p_Result_s_52_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="22" slack="0"/>
<pin id="489" dir="0" index="2" bw="6" slack="0"/>
<pin id="490" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s_52/6 "/>
</bind>
</comp>

<comp id="494" class="1004" name="overf_2_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="overf_2/6 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_s_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="16" slack="0"/>
<pin id="502" dir="0" index="1" bw="22" slack="0"/>
<pin id="503" dir="0" index="2" bw="4" slack="0"/>
<pin id="504" dir="0" index="3" bw="6" slack="0"/>
<pin id="505" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="510" class="1004" name="select_ln274_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="16" slack="0"/>
<pin id="513" dir="0" index="2" bw="16" slack="0"/>
<pin id="514" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln274/6 "/>
</bind>
</comp>

<comp id="518" class="1005" name="tmp_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="2"/>
<pin id="520" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="524" class="1005" name="p_Result_s_reg_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="4" slack="2"/>
<pin id="526" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="529" class="1005" name="trunc_ln640_1_reg_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="2"/>
<pin id="531" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln640_1 "/>
</bind>
</comp>

<comp id="535" class="1005" name="f_x_lsb_table_V_addr_reg_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="5" slack="1"/>
<pin id="537" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_x_lsb_table_V_addr "/>
</bind>
</comp>

<comp id="540" class="1005" name="exp_x_msb_2_m_1_table_V_addr_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="5" slack="1"/>
<pin id="542" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_m_1_table_V_addr "/>
</bind>
</comp>

<comp id="545" class="1005" name="or_ln202_1_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="5"/>
<pin id="547" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="or_ln202_1 "/>
</bind>
</comp>

<comp id="550" class="1005" name="or_ln202_3_reg_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="1" slack="5"/>
<pin id="552" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="or_ln202_3 "/>
</bind>
</comp>

<comp id="555" class="1005" name="f_x_lsb_V_reg_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="11" slack="1"/>
<pin id="557" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="f_x_lsb_V "/>
</bind>
</comp>

<comp id="561" class="1005" name="exp_x_msb_2_m_1_V_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="25" slack="1"/>
<pin id="563" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_m_1_V "/>
</bind>
</comp>

<comp id="567" class="1005" name="trunc_ln3_reg_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="19" slack="1"/>
<pin id="569" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3 "/>
</bind>
</comp>

<comp id="572" class="1005" name="exp_x_msb_1_table_V_addr_reg_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="5" slack="1"/>
<pin id="574" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1_table_V_addr "/>
</bind>
</comp>

<comp id="577" class="1005" name="exp_x_msb_2_lsb_m_1_V_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="25" slack="1"/>
<pin id="579" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_2_lsb_m_1_V "/>
</bind>
</comp>

<comp id="582" class="1005" name="exp_x_msb_1_V_reg_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="25" slack="1"/>
<pin id="584" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="exp_x_msb_1_V "/>
</bind>
</comp>

<comp id="588" class="1005" name="y_lo_s_V_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="25" slack="1"/>
<pin id="590" dir="1" index="1" bw="25" slack="1"/>
</pin_list>
<bind>
<opset="y_lo_s_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="110"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="2" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="48" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="112" pin="3"/><net_sink comp="119" pin=0"/></net>

<net id="130"><net_src comp="4" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="48" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="125" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="6" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="48" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="138" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="157"><net_src comp="10" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="158"><net_src comp="106" pin="2"/><net_sink comp="151" pin=1"/></net>

<net id="159"><net_src comp="12" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="160"><net_src comp="14" pin="0"/><net_sink comp="151" pin=3"/></net>

<net id="164"><net_src comp="106" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="16" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="18" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="178"><net_src comp="20" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="106" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="180"><net_src comp="22" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="186"><net_src comp="20" pin="0"/><net_sink comp="181" pin=0"/></net>

<net id="187"><net_src comp="106" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="188"><net_src comp="14" pin="0"/><net_sink comp="181" pin=2"/></net>

<net id="193"><net_src comp="173" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="181" pin="3"/><net_sink comp="189" pin=1"/></net>

<net id="200"><net_src comp="20" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="106" pin="2"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="24" pin="0"/><net_sink comp="195" pin=2"/></net>

<net id="207"><net_src comp="173" pin="3"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="195" pin="3"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="20" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="106" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="26" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="221"><net_src comp="173" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="209" pin="3"/><net_sink comp="217" pin=1"/></net>

<net id="228"><net_src comp="20" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="106" pin="2"/><net_sink comp="223" pin=1"/></net>

<net id="230"><net_src comp="28" pin="0"/><net_sink comp="223" pin=2"/></net>

<net id="235"><net_src comp="173" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="236"><net_src comp="223" pin="3"/><net_sink comp="231" pin=1"/></net>

<net id="242"><net_src comp="20" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="106" pin="2"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="30" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="249"><net_src comp="173" pin="3"/><net_sink comp="245" pin=0"/></net>

<net id="250"><net_src comp="237" pin="3"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="151" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="256"><net_src comp="32" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="261"><net_src comp="165" pin="3"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="34" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="267"><net_src comp="251" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="257" pin="2"/><net_sink comp="263" pin=1"/></net>

<net id="275"><net_src comp="10" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="106" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="277"><net_src comp="36" pin="0"/><net_sink comp="269" pin=2"/></net>

<net id="278"><net_src comp="38" pin="0"/><net_sink comp="269" pin=3"/></net>

<net id="285"><net_src comp="40" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="286"><net_src comp="106" pin="2"/><net_sink comp="279" pin=1"/></net>

<net id="287"><net_src comp="42" pin="0"/><net_sink comp="279" pin=2"/></net>

<net id="288"><net_src comp="44" pin="0"/><net_sink comp="279" pin=3"/></net>

<net id="292"><net_src comp="106" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="46" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="289" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="300"><net_src comp="18" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="304"><net_src comp="293" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="305"><net_src comp="301" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="309"><net_src comp="279" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="315"><net_src comp="189" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="217" pin="2"/><net_sink comp="311" pin=1"/></net>

<net id="321"><net_src comp="311" pin="2"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="203" pin="2"/><net_sink comp="317" pin=1"/></net>

<net id="327"><net_src comp="245" pin="2"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="263" pin="2"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="323" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="231" pin="2"/><net_sink comp="329" pin=1"/></net>

<net id="340"><net_src comp="46" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="347"><net_src comp="50" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="52" pin="0"/><net_sink comp="341" pin=2"/></net>

<net id="355"><net_src comp="341" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="349" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="352" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="368"><net_src comp="54" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="369"><net_src comp="356" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="370"><net_src comp="56" pin="0"/><net_sink comp="362" pin=2"/></net>

<net id="371"><net_src comp="58" pin="0"/><net_sink comp="362" pin=3"/></net>

<net id="375"><net_src comp="335" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="387"><net_src comp="60" pin="0"/><net_sink comp="380" pin=0"/></net>

<net id="388"><net_src comp="52" pin="0"/><net_sink comp="380" pin=2"/></net>

<net id="389"><net_src comp="62" pin="0"/><net_sink comp="380" pin=4"/></net>

<net id="393"><net_src comp="380" pin="5"/><net_sink comp="390" pin=0"/></net>

<net id="398"><net_src comp="390" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="399"><net_src comp="377" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="403"><net_src comp="394" pin="2"/><net_sink comp="400" pin=0"/></net>

<net id="408"><net_src comp="400" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="419"><net_src comp="412" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="409" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="427"><net_src comp="64" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="415" pin="2"/><net_sink comp="421" pin=1"/></net>

<net id="429"><net_src comp="66" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="430"><net_src comp="68" pin="0"/><net_sink comp="421" pin=3"/></net>

<net id="435"><net_src comp="78" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="441"><net_src comp="431" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="80" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="82" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="454"><net_src comp="84" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="444" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="86" pin="0"/><net_sink comp="448" pin=2"/></net>

<net id="457"><net_src comp="56" pin="0"/><net_sink comp="448" pin=3"/></net>

<net id="467"><net_src comp="458" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="436" pin="3"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="448" pin="4"/><net_sink comp="462" pin=2"/></net>

<net id="476"><net_src comp="88" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="462" pin="3"/><net_sink comp="470" pin=1"/></net>

<net id="478"><net_src comp="90" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="479"><net_src comp="92" pin="0"/><net_sink comp="470" pin=3"/></net>

<net id="484"><net_src comp="470" pin="4"/><net_sink comp="480" pin=0"/></net>

<net id="485"><net_src comp="94" pin="0"/><net_sink comp="480" pin=1"/></net>

<net id="491"><net_src comp="96" pin="0"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="462" pin="3"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="98" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="498"><net_src comp="486" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="499"><net_src comp="480" pin="2"/><net_sink comp="494" pin=1"/></net>

<net id="506"><net_src comp="100" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="462" pin="3"/><net_sink comp="500" pin=1"/></net>

<net id="508"><net_src comp="102" pin="0"/><net_sink comp="500" pin=2"/></net>

<net id="509"><net_src comp="98" pin="0"/><net_sink comp="500" pin=3"/></net>

<net id="515"><net_src comp="494" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="104" pin="0"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="500" pin="4"/><net_sink comp="510" pin=2"/></net>

<net id="521"><net_src comp="173" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="523"><net_src comp="518" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="527"><net_src comp="269" pin="4"/><net_sink comp="524" pin=0"/></net>

<net id="528"><net_src comp="524" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="532"><net_src comp="289" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="533"><net_src comp="529" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="534"><net_src comp="529" pin="1"/><net_sink comp="380" pin=1"/></net>

<net id="538"><net_src comp="112" pin="3"/><net_sink comp="535" pin=0"/></net>

<net id="539"><net_src comp="535" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="543"><net_src comp="125" pin="3"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="548"><net_src comp="317" pin="2"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="458" pin=1"/></net>

<net id="553"><net_src comp="329" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="554"><net_src comp="550" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="558"><net_src comp="119" pin="3"/><net_sink comp="555" pin=0"/></net>

<net id="559"><net_src comp="555" pin="1"/><net_sink comp="341" pin=3"/></net>

<net id="560"><net_src comp="555" pin="1"/><net_sink comp="380" pin=3"/></net>

<net id="564"><net_src comp="132" pin="3"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="566"><net_src comp="561" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="570"><net_src comp="362" pin="4"/><net_sink comp="567" pin=0"/></net>

<net id="571"><net_src comp="567" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="575"><net_src comp="138" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="576"><net_src comp="572" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="580"><net_src comp="404" pin="2"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="585"><net_src comp="145" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="586"><net_src comp="582" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="587"><net_src comp="582" pin="1"/><net_sink comp="444" pin=0"/></net>

<net id="591"><net_src comp="421" pin="4"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="444" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: x | {}
	Port: f_x_lsb_table_V | {}
	Port: exp_x_msb_2_m_1_table_V | {}
	Port: exp_x_msb_1_table_V | {}
 - Input state : 
	Port: exp<16, 9> : x | {1 }
	Port: exp<16, 9> : f_x_lsb_table_V | {1 2 }
	Port: exp<16, 9> : exp_x_msb_2_m_1_table_V | {1 2 }
	Port: exp<16, 9> : exp_x_msb_1_table_V | {3 4 }
  - Chain level:
	State 1
		p_Result_8 : 1
		overf : 1
		xor_ln222 : 1
		xor_ln222_1 : 1
		xor_ln222_2 : 1
		xor_ln222_3 : 1
		icmp_ln1498 : 1
		icmp_ln1494 : 2
		and_ln202 : 3
		tmp_61 : 1
		zext_ln534 : 2
		f_x_lsb_table_V_addr : 3
		f_x_lsb_V : 4
		zext_ln534_2 : 1
		exp_x_msb_2_m_1_table_V_addr : 2
		exp_x_msb_2_m_1_V : 3
		or_ln202 : 1
		or_ln202_1 : 1
		or_ln202_2 : 3
		or_ln202_3 : 3
	State 2
	State 3
		zext_ln1118 : 1
		r_V : 2
		trunc_ln3 : 3
		zext_ln534_3 : 1
		exp_x_msb_1_table_V_addr : 2
		exp_x_msb_1_V : 3
	State 4
		zext_ln1192 : 1
		ret_V : 2
		zext_ln703 : 3
		exp_x_msb_2_lsb_m_1_V : 4
	State 5
		r_V_43 : 1
		y_lo_s_V : 2
	State 6
		y_V : 1
		p_Val2_s : 2
		tmp_58 : 3
		overf_1 : 4
		p_Result_s_52 : 3
		overf_2 : 5
		tmp_s : 3
		select_ln274 : 5
		ret_ln953 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|    mul   |          r_V_fu_356          |    1    |    0    |    47   |
|          |         r_V_43_fu_415        |    1    |    0    |    47   |
|----------|------------------------------|---------|---------|---------|
|          |         ret_V_fu_394         |    0    |    0    |    26   |
|    add   | exp_x_msb_2_lsb_m_1_V_fu_404 |    0    |    0    |    32   |
|          |         y_l_V_fu_444         |    0    |    0    |    32   |
|----------|------------------------------|---------|---------|---------|
|          |      select_ln640_fu_436     |    0    |    0    |    22   |
|  select  |        p_Val2_s_fu_462       |    0    |    0    |    22   |
|          |      select_ln274_fu_510     |    0    |    0    |    16   |
|----------|------------------------------|---------|---------|---------|
|          |      icmp_ln1498_fu_251      |    0    |    0    |    9    |
|   icmp   |      icmp_ln1494_fu_257      |    0    |    0    |    11   |
|          |        overf_1_fu_480        |    0    |    0    |    8    |
|----------|------------------------------|---------|---------|---------|
|          |         overf_fu_189         |    0    |    0    |    2    |
|          |       xor_ln222_fu_203       |    0    |    0    |    2    |
|    xor   |      xor_ln222_1_fu_217      |    0    |    0    |    2    |
|          |      xor_ln222_2_fu_231      |    0    |    0    |    2    |
|          |      xor_ln222_3_fu_245      |    0    |    0    |    2    |
|          |       xor_ln640_fu_431       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          |        or_ln202_fu_311       |    0    |    0    |    2    |
|          |       or_ln202_1_fu_317      |    0    |    0    |    2    |
|    or    |       or_ln202_2_fu_323      |    0    |    0    |    2    |
|          |       or_ln202_3_fu_329      |    0    |    0    |    2    |
|          |       or_ln202_4_fu_458      |    0    |    0    |    2    |
|          |        overf_2_fu_494        |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    and   |       and_ln202_fu_263       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|   read   |      x_read_read_fu_106      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       p_Result_7_fu_151      |    0    |    0    |    0    |
|          |       p_Result_s_fu_269      |    0    |    0    |    0    |
|          |         tmp_60_fu_279        |    0    |    0    |    0    |
|partselect|       trunc_ln3_fu_362       |    0    |    0    |    0    |
|          |        y_lo_s_V_fu_421       |    0    |    0    |    0    |
|          |          y_V_fu_448          |    0    |    0    |    0    |
|          |         tmp_58_fu_470        |    0    |    0    |    0    |
|          |         tmp_s_fu_500         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |      trunc_ln640_fu_161      |    0    |    0    |    0    |
|          |     trunc_ln640_1_fu_289     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       p_Result_8_fu_165      |    0    |    0    |    0    |
|          |         tmp_61_fu_293        |    0    |    0    |    0    |
|bitconcatenate|       p_Result_9_fu_335      |    0    |    0    |    0    |
|          |      p_Result_10_fu_341      |    0    |    0    |    0    |
|          |         rhs_1_fu_380         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |          tmp_fu_173          |    0    |    0    |    0    |
|          |         tmp_48_fu_181        |    0    |    0    |    0    |
|          |         tmp_49_fu_195        |    0    |    0    |    0    |
| bitselect|         tmp_53_fu_209        |    0    |    0    |    0    |
|          |         tmp_54_fu_223        |    0    |    0    |    0    |
|          |         tmp_55_fu_237        |    0    |    0    |    0    |
|          |     p_Result_s_52_fu_486     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln534_fu_301      |    0    |    0    |    0    |
|          |      zext_ln534_2_fu_306     |    0    |    0    |    0    |
|          |      zext_ln1116_fu_349      |    0    |    0    |    0    |
|          |      zext_ln1118_fu_352      |    0    |    0    |    0    |
|   zext   |      zext_ln534_3_fu_372     |    0    |    0    |    0    |
|          |      zext_ln703_1_fu_377     |    0    |    0    |    0    |
|          |      zext_ln1192_fu_390      |    0    |    0    |    0    |
|          |       zext_ln703_fu_400      |    0    |    0    |    0    |
|          |     zext_ln1116_1_fu_409     |    0    |    0    |    0    |
|          |     zext_ln1118_1_fu_412     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    2    |    0    |   298   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|        exp_x_msb_1_V_reg_582       |   25   |
|  exp_x_msb_1_table_V_addr_reg_572  |    5   |
|    exp_x_msb_2_lsb_m_1_V_reg_577   |   25   |
|      exp_x_msb_2_m_1_V_reg_561     |   25   |
|exp_x_msb_2_m_1_table_V_addr_reg_540|    5   |
|          f_x_lsb_V_reg_555         |   11   |
|    f_x_lsb_table_V_addr_reg_535    |    5   |
|         or_ln202_1_reg_545         |    1   |
|         or_ln202_3_reg_550         |    1   |
|         p_Result_s_reg_524         |    4   |
|             tmp_reg_518            |    1   |
|          trunc_ln3_reg_567         |   19   |
|        trunc_ln640_1_reg_529       |    1   |
|          y_lo_s_V_reg_588          |   25   |
+------------------------------------+--------+
|                Total               |   153  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_119 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_132 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_145 |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   30   ||  4.764  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   298  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    4   |    -   |   27   |
|  Register |    -   |    -   |   153  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    4   |   153  |   325  |
+-----------+--------+--------+--------+--------+
