#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5cee2118a820 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5cee210bd1c0 .scope module, "mux4" "mux4" 3 20;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 8 "d2";
    .port_info 3 /INPUT 8 "d3";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 8 "y";
P_0x5cee210c6210 .param/l "WIDTH" 0 3 20, +C4<00000000000000000000000000001000>;
v0x5cee211883d0_0 .net *"_ivl_1", 0 0, L_0x5cee211bf550;  1 drivers
v0x5cee211888c0_0 .net *"_ivl_3", 0 0, L_0x5cee211bf5f0;  1 drivers
v0x5cee211829a0_0 .net *"_ivl_4", 7 0, L_0x5cee211bf690;  1 drivers
v0x5cee21181100_0 .net *"_ivl_7", 0 0, L_0x5cee211bf780;  1 drivers
v0x5cee21177f10_0 .net *"_ivl_8", 7 0, L_0x5cee211bf820;  1 drivers
o0x7144e468f108 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5cee211664c0_0 .net "d0", 7 0, o0x7144e468f108;  0 drivers
o0x7144e468f138 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5cee211a8470_0 .net "d1", 7 0, o0x7144e468f138;  0 drivers
o0x7144e468f168 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5cee211a8550_0 .net "d2", 7 0, o0x7144e468f168;  0 drivers
o0x7144e468f198 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x5cee211a8630_0 .net "d3", 7 0, o0x7144e468f198;  0 drivers
o0x7144e468f1c8 .functor BUFZ 2, C4<zz>; HiZ drive
v0x5cee211a8710_0 .net "s", 1 0, o0x7144e468f1c8;  0 drivers
v0x5cee211a87f0_0 .net "y", 7 0, L_0x5cee211bf910;  1 drivers
L_0x5cee211bf550 .part o0x7144e468f1c8, 1, 1;
L_0x5cee211bf5f0 .part o0x7144e468f1c8, 0, 1;
L_0x5cee211bf690 .functor MUXZ 8, o0x7144e468f168, o0x7144e468f198, L_0x5cee211bf5f0, C4<>;
L_0x5cee211bf780 .part o0x7144e468f1c8, 0, 1;
L_0x5cee211bf820 .functor MUXZ 8, o0x7144e468f108, o0x7144e468f138, L_0x5cee211bf780, C4<>;
L_0x5cee211bf910 .functor MUXZ 8, L_0x5cee211bf820, L_0x5cee211bf690, L_0x5cee211bf550, C4<>;
S_0x5cee2115e390 .scope module, "rv_pl_bram_latency_tb" "rv_pl_bram_latency_tb" 4 6;
 .timescale -9 -12;
P_0x5cee2118e800 .param/l "DMEM_SIZE" 0 4 36, +C4<00000000000000000000000100000000>;
P_0x5cee2118e840 .param/l "IMEM_SIZE" 0 4 35, +C4<00000000000000000000000100000000>;
P_0x5cee2118e880 .param/l "LATp" 1 4 37, +C4<00000000000000000000000000000011>;
v0x5cee211be520_0 .var "F_instr", 31 0;
v0x5cee211be600_0 .net "F_pc", 31 0, v0x5cee211b8d10_0;  1 drivers
v0x5cee211be750_0 .net "M_ALUResult", 31 0, v0x5cee211ad030_0;  1 drivers
v0x5cee211be7f0_0 .net "M_MemWrite", 0 0, v0x5cee211ad210_0;  1 drivers
v0x5cee211be890_0 .var "M_ReadDataW", 31 0;
v0x5cee211be9f0_0 .net "M_WriteData", 31 0, v0x5cee211adaa0_0;  1 drivers
v0x5cee211beb00_0 .var "clk", 0 0;
v0x5cee211beba0_0 .var/i "cycle", 31 0;
v0x5cee211bec80 .array "data_pipe", 2 0, 31 0;
v0x5cee211bed40 .array "dmem", 255 0, 31 0;
v0x5cee211bee00_0 .var/i "i", 31 0;
v0x5cee211beee0_0 .var "if_addr_word", 31 0;
v0x5cee211befc0 .array "imem", 255 0, 31 0;
v0x5cee211bf080 .array "instr_pipe", 2 0, 31 0;
v0x5cee211bf140_0 .var "mem_addr_word", 31 0;
v0x5cee211bf220_0 .var "prev_FlushE", 0 0;
v0x5cee211bf2e0_0 .var "prev_stallF", 0 0;
v0x5cee211bf4b0_0 .var "rst_n", 0 0;
S_0x5cee211a8990 .scope function.vec4.s32, "make_beq" "make_beq" 4 112, 4 112 0, S_0x5cee2115e390;
 .timescale -9 -12;
v0x5cee211a8b40_0 .var "imm", 12 0;
v0x5cee211a8c40_0 .var "imm10_5", 5 0;
v0x5cee211a8d20_0 .var "imm11", 0 0;
v0x5cee211a8dc0_0 .var "imm12", 0 0;
v0x5cee211a8e80_0 .var "imm4_1", 3 0;
; Variable make_beq is vec4 return value of scope S_0x5cee211a8990
v0x5cee211a9090_0 .var/i "offset", 31 0;
v0x5cee211a9170_0 .var "rs1", 4 0;
v0x5cee211a9250_0 .var "rs2", 4 0;
TD_rv_pl_bram_latency_tb.make_beq ;
    %load/vec4 v0x5cee211a9090_0;
    %pushi/vec4 8191, 0, 32;
    %and;
    %pad/u 13;
    %store/vec4 v0x5cee211a8b40_0, 0, 13;
    %load/vec4 v0x5cee211a8b40_0;
    %pad/u 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 1, 0, 32;
    %and;
    %pad/u 1;
    %store/vec4 v0x5cee211a8dc0_0, 0, 1;
    %load/vec4 v0x5cee211a8b40_0;
    %pad/u 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 1, 0, 32;
    %and;
    %pad/u 1;
    %store/vec4 v0x5cee211a8d20_0, 0, 1;
    %load/vec4 v0x5cee211a8b40_0;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 63, 0, 13;
    %and;
    %pad/u 6;
    %store/vec4 v0x5cee211a8c40_0, 0, 6;
    %load/vec4 v0x5cee211a8b40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pushi/vec4 15, 0, 13;
    %and;
    %pad/u 4;
    %store/vec4 v0x5cee211a8e80_0, 0, 4;
    %load/vec4 v0x5cee211a8dc0_0;
    %pad/u 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x5cee211a8c40_0;
    %pad/u 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %or;
    %load/vec4 v0x5cee211a9250_0;
    %pad/u 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %or;
    %load/vec4 v0x5cee211a9170_0;
    %pad/u 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %or;
    %pushi/vec4 0, 0, 32;
    %or;
    %load/vec4 v0x5cee211a8e80_0;
    %pad/u 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %or;
    %load/vec4 v0x5cee211a8d20_0;
    %pad/u 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %or;
    %pushi/vec4 99, 0, 32;
    %or;
    %ret/vec4 0, 0, 32;  Assign to make_beq (store_vec4_to_lval)
    %end;
S_0x5cee211a9330 .scope module, "uut" "rv_pl" 4 23, 5 1 0, S_0x5cee2115e390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 32 "F_pc";
    .port_info 3 /INPUT 32 "F_instr";
    .port_info 4 /OUTPUT 32 "M_ALUResult";
    .port_info 5 /OUTPUT 1 "M_MemWrite";
    .port_info 6 /OUTPUT 32 "M_WriteData";
    .port_info 7 /INPUT 32 "M_ReadDataW";
L_0x5cee21177df0 .functor BUFZ 32, L_0x5cee211d2460, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x5cee211663a0 .functor AND 1, v0x5cee211aae20_0, v0x5cee211b8190_0, C4<1>, C4<1>;
L_0x5cee21122150 .functor OR 1, L_0x5cee211663a0, v0x5cee211ab2b0_0, C4<0>, C4<0>;
v0x5cee211ba190_0 .net "D_ALUControl", 3 0, v0x5cee211b1dd0_0;  1 drivers
v0x5cee211ba270_0 .net "D_ALUSrcASel", 0 0, L_0x5cee211d1930;  1 drivers
v0x5cee211ba330_0 .net "D_ALUSrcBSel", 0 0, L_0x5cee211d1070;  1 drivers
v0x5cee211ba3d0_0 .net "D_Branch", 0 0, L_0x5cee211d1490;  1 drivers
v0x5cee211ba470_0 .net "D_ImmExt", 31 0, v0x5cee211b40e0_0;  1 drivers
v0x5cee211ba5b0_0 .net "D_ImmSrc", 2 0, L_0x5cee211d0f40;  1 drivers
v0x5cee211ba650_0 .net "D_Jump", 0 0, L_0x5cee211d16a0;  1 drivers
v0x5cee211ba6f0_0 .net "D_MemWrite", 0 0, L_0x5cee211d11a0;  1 drivers
v0x5cee211ba790_0 .net "D_RD1", 31 0, L_0x5cee211d0600;  1 drivers
v0x5cee211ba850_0 .net "D_RD2", 31 0, L_0x5cee211d0cc0;  1 drivers
v0x5cee211ba960_0 .net "D_Rd", 4 0, L_0x5cee211d00c0;  1 drivers
v0x5cee211baa20_0 .net "D_RegWrite", 0 0, L_0x5cee211d0e10;  1 drivers
v0x5cee211baac0_0 .net "D_ResultSrc", 1 0, L_0x5cee211d1360;  1 drivers
v0x5cee211bab60_0 .net "D_Rs1", 4 0, L_0x5cee211cfe60;  1 drivers
v0x5cee211bac20_0 .net "D_Rs2", 4 0, L_0x5cee211cff90;  1 drivers
v0x5cee211bace0_0 .net "D_flush", 0 0, v0x5cee211b6120_0;  1 drivers
v0x5cee211badd0_0 .net "D_instr", 31 0, v0x5cee211a9850_0;  1 drivers
v0x5cee211bafa0_0 .net "D_pc", 31 0, v0x5cee211a9950_0;  1 drivers
v0x5cee211bb090_0 .net "D_pc_plus_4", 31 0, v0x5cee211a9a30_0;  1 drivers
v0x5cee211bb1a0_0 .net "D_stall", 0 0, v0x5cee211b7870_0;  1 drivers
v0x5cee211bb240_0 .net "E_ALUControl", 3 0, v0x5cee211aa950_0;  1 drivers
v0x5cee211bb330_0 .net "E_ALUResult", 31 0, v0x5cee211b7f80_0;  1 drivers
v0x5cee211bb440_0 .net "E_ALUSrcASel", 0 0, v0x5cee211aaad0_0;  1 drivers
v0x5cee211bb530_0 .net "E_ALUSrcBSel", 0 0, v0x5cee211aaca0_0;  1 drivers
v0x5cee211bb620_0 .net "E_Branch", 0 0, v0x5cee211aae20_0;  1 drivers
v0x5cee211bb6c0_0 .net "E_ImmExt", 31 0, v0x5cee211ab110_0;  1 drivers
v0x5cee211bb760_0 .net "E_Jump", 0 0, v0x5cee211ab2b0_0;  1 drivers
v0x5cee211bb800_0 .net "E_MemWrite", 0 0, v0x5cee211ab430_0;  1 drivers
v0x5cee211bb8f0_0 .net "E_PCSrc", 0 0, L_0x5cee21122150;  1 drivers
v0x5cee211bb990_0 .net "E_RD1", 31 0, v0x5cee211ab900_0;  1 drivers
v0x5cee211bba80_0 .net "E_RD2", 31 0, v0x5cee211abac0_0;  1 drivers
v0x5cee211bbb70_0 .net "E_Rd", 4 0, v0x5cee211abc80_0;  1 drivers
v0x5cee211bbc30_0 .net "E_RegWrite", 0 0, v0x5cee211abe20_0;  1 drivers
v0x5cee211bbee0_0 .net "E_ResultSrc", 1 0, v0x5cee211abfc0_0;  1 drivers
v0x5cee211bbff0_0 .net "E_Rs1", 4 0, v0x5cee211ac180_0;  1 drivers
v0x5cee211bc100_0 .net "E_Rs2", 4 0, v0x5cee211ac340_0;  1 drivers
v0x5cee211bc210_0 .net "E_SrcA", 31 0, L_0x5cee211d20c0;  1 drivers
v0x5cee211bc320_0 .net "E_SrcA_forwarded", 31 0, L_0x5cee211d2020;  1 drivers
v0x5cee211bc430_0 .net "E_SrcB", 31 0, L_0x5cee211d25e0;  1 drivers
v0x5cee211bc540_0 .net "E_SrcB_forwarded", 31 0, L_0x5cee211d2460;  1 drivers
v0x5cee211bc650_0 .net "E_WriteData", 31 0, L_0x5cee21177df0;  1 drivers
v0x5cee211bc710_0 .net "E_Zero", 0 0, v0x5cee211b8190_0;  1 drivers
v0x5cee211bc7b0_0 .net "E_flush", 0 0, v0x5cee211b61e0_0;  1 drivers
v0x5cee211bc8a0_0 .net "E_pc", 31 0, v0x5cee211ab5b0_0;  1 drivers
v0x5cee211bc990_0 .net "E_pcTarget", 31 0, L_0x5cee211d27b0;  1 drivers
v0x5cee211bca30_0 .net "E_pc_plus_4", 31 0, v0x5cee211ab760_0;  1 drivers
v0x5cee211bcb20_0 .net "F_instr", 31 0, v0x5cee211be520_0;  1 drivers
v0x5cee211bcbe0_0 .net "F_pc", 31 0, v0x5cee211b8d10_0;  alias, 1 drivers
v0x5cee211bcc80_0 .net "F_pc_next", 31 0, L_0x5cee211cfd20;  1 drivers
v0x5cee211bcd40_0 .net "F_pc_plus_4", 31 0, L_0x5cee211bfae0;  1 drivers
v0x5cee211bce30_0 .net "ForwardAE", 1 0, v0x5cee211b62b0_0;  1 drivers
v0x5cee211bcf40_0 .net "ForwardBE", 1 0, v0x5cee211b63b0_0;  1 drivers
v0x5cee211bd050_0 .net "M_ALUResult", 31 0, v0x5cee211ad030_0;  alias, 1 drivers
v0x5cee211bd110_0 .net "M_MemWrite", 0 0, v0x5cee211ad210_0;  alias, 1 drivers
v0x5cee211bd1b0_0 .net "M_Rd", 4 0, v0x5cee211ad550_0;  1 drivers
v0x5cee211bd250_0 .net "M_ReadDataW", 31 0, v0x5cee211be890_0;  1 drivers
v0x5cee211bd310_0 .net "M_RegWrite", 0 0, v0x5cee211ad770_0;  1 drivers
v0x5cee211bd3b0_0 .net "M_ResultSrc", 1 0, v0x5cee211ad900_0;  1 drivers
v0x5cee211bd450_0 .net "M_WriteData", 31 0, v0x5cee211adaa0_0;  alias, 1 drivers
v0x5cee211bd510_0 .net "M_pc_plus_4", 31 0, v0x5cee211ad3a0_0;  1 drivers
v0x5cee211bd600_0 .net "W_ALUResult", 31 0, v0x5cee211ae410_0;  1 drivers
v0x5cee211bd710_0 .net "W_Rd", 4 0, v0x5cee211ae770_0;  1 drivers
v0x5cee211bd7d0_0 .net "W_ReadData", 31 0, v0x5cee211ae910_0;  1 drivers
v0x5cee211bd8e0_0 .net "W_RegWrite", 0 0, v0x5cee211aeac0_0;  1 drivers
v0x5cee211bd980_0 .net "W_Result", 31 0, L_0x5cee211d2b30;  1 drivers
v0x5cee211bdec0_0 .net "W_ResultSrc", 1 0, v0x5cee211aec50_0;  1 drivers
v0x5cee211bdf60_0 .net "W_pc_plus_4", 31 0, v0x5cee211ae5a0_0;  1 drivers
L_0x7144e4646060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x5cee211be050_0 .net/2u *"_ivl_2", 0 0, L_0x7144e4646060;  1 drivers
v0x5cee211be0f0_0 .net *"_ivl_26", 0 0, L_0x5cee211663a0;  1 drivers
v0x5cee211be190_0 .net *"_ivl_4", 0 0, L_0x5cee211cfbe0;  1 drivers
v0x5cee211be230_0 .net "clk", 0 0, v0x5cee211beb00_0;  1 drivers
v0x5cee211be2d0_0 .net "rst_n", 0 0, v0x5cee211bf4b0_0;  1 drivers
v0x5cee211be370_0 .net "stallF", 0 0, v0x5cee211b7930_0;  1 drivers
L_0x5cee211cfbe0 .cmp/eeq 1, L_0x5cee21122150, L_0x7144e4646060;
L_0x5cee211cfd20 .functor MUXZ 32, L_0x5cee211bfae0, L_0x5cee211d27b0, L_0x5cee211cfbe0, C4<>;
L_0x5cee211cfe60 .part v0x5cee211a9850_0, 15, 5;
L_0x5cee211cff90 .part v0x5cee211a9850_0, 20, 5;
L_0x5cee211d00c0 .part v0x5cee211a9850_0, 7, 5;
L_0x5cee211d1a70 .part v0x5cee211a9850_0, 0, 7;
L_0x5cee211d1b50 .part v0x5cee211a9850_0, 12, 3;
L_0x5cee211d1bf0 .part v0x5cee211a9850_0, 30, 1;
L_0x5cee211d1c90 .part v0x5cee211a9850_0, 7, 25;
L_0x5cee211d3150 .part v0x5cee211abfc0_0, 0, 1;
S_0x5cee211a9530 .scope module, "PLR1" "if_id_reg" 5 118, 6 3 0, S_0x5cee211a9330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 1 "clr";
    .port_info 4 /INPUT 32 "F_pc";
    .port_info 5 /INPUT 32 "F_instr";
    .port_info 6 /INPUT 32 "F_pc_plus_4";
    .port_info 7 /OUTPUT 32 "D_pc";
    .port_info 8 /OUTPUT 32 "D_instr";
    .port_info 9 /OUTPUT 32 "D_pc_plus_4";
v0x5cee211a9850_0 .var "D_instr", 31 0;
v0x5cee211a9950_0 .var "D_pc", 31 0;
v0x5cee211a9a30_0 .var "D_pc_plus_4", 31 0;
v0x5cee211a9af0_0 .net "F_instr", 31 0, v0x5cee211be520_0;  alias, 1 drivers
v0x5cee211a9bd0_0 .net "F_pc", 31 0, v0x5cee211b8d10_0;  alias, 1 drivers
v0x5cee211a9d00_0 .net "F_pc_plus_4", 31 0, L_0x5cee211bfae0;  alias, 1 drivers
v0x5cee211a9de0_0 .net "clk", 0 0, v0x5cee211beb00_0;  alias, 1 drivers
v0x5cee211a9ea0_0 .net "clr", 0 0, v0x5cee211b6120_0;  alias, 1 drivers
v0x5cee211a9f60_0 .var "clr_delay", 0 0;
v0x5cee211aa0b0_0 .net "en", 0 0, v0x5cee211b7930_0;  alias, 1 drivers
v0x5cee211aa170_0 .net "rst_n", 0 0, v0x5cee211bf4b0_0;  alias, 1 drivers
E_0x5cee2112ea50 .event posedge, v0x5cee211a9de0_0;
S_0x5cee211aa370 .scope module, "PLR2" "decode_execute_reg" 5 173, 7 1 0, S_0x5cee211a9330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "FlushE";
    .port_info 3 /INPUT 1 "RegWriteD";
    .port_info 4 /INPUT 2 "ResultSrcD";
    .port_info 5 /INPUT 1 "MemWriteD";
    .port_info 6 /INPUT 1 "JumpD";
    .port_info 7 /INPUT 1 "BranchD";
    .port_info 8 /INPUT 4 "ALUControlD";
    .port_info 9 /INPUT 1 "ALUSrcD";
    .port_info 10 /INPUT 1 "ALUSrcASelD";
    .port_info 11 /INPUT 32 "RD1D";
    .port_info 12 /INPUT 32 "RD2D";
    .port_info 13 /INPUT 32 "PCD";
    .port_info 14 /INPUT 5 "Rs1D";
    .port_info 15 /INPUT 5 "Rs2D";
    .port_info 16 /INPUT 5 "RdD";
    .port_info 17 /INPUT 32 "ImmExtD";
    .port_info 18 /INPUT 32 "PCPlus4D";
    .port_info 19 /OUTPUT 1 "RegWriteE";
    .port_info 20 /OUTPUT 2 "ResultSrcE";
    .port_info 21 /OUTPUT 1 "MemWriteE";
    .port_info 22 /OUTPUT 1 "JumpE";
    .port_info 23 /OUTPUT 1 "BranchE";
    .port_info 24 /OUTPUT 4 "ALUControlE";
    .port_info 25 /OUTPUT 1 "ALUSrcE";
    .port_info 26 /OUTPUT 1 "ALUSrcASelE";
    .port_info 27 /OUTPUT 32 "RD1E";
    .port_info 28 /OUTPUT 32 "RD2E";
    .port_info 29 /OUTPUT 32 "PCE";
    .port_info 30 /OUTPUT 5 "Rs1E";
    .port_info 31 /OUTPUT 5 "Rs2E";
    .port_info 32 /OUTPUT 5 "RdE";
    .port_info 33 /OUTPUT 32 "ImmExtE";
    .port_info 34 /OUTPUT 32 "PCPlus4E";
v0x5cee211aa870_0 .net "ALUControlD", 3 0, v0x5cee211b1dd0_0;  alias, 1 drivers
v0x5cee211aa950_0 .var "ALUControlE", 3 0;
v0x5cee211aaa30_0 .net "ALUSrcASelD", 0 0, L_0x5cee211d1930;  alias, 1 drivers
v0x5cee211aaad0_0 .var "ALUSrcASelE", 0 0;
v0x5cee211aab90_0 .net "ALUSrcD", 0 0, L_0x5cee211d1070;  alias, 1 drivers
v0x5cee211aaca0_0 .var "ALUSrcE", 0 0;
v0x5cee211aad60_0 .net "BranchD", 0 0, L_0x5cee211d1490;  alias, 1 drivers
v0x5cee211aae20_0 .var "BranchE", 0 0;
v0x5cee211aaee0_0 .net "FlushE", 0 0, v0x5cee211b61e0_0;  alias, 1 drivers
v0x5cee211ab030_0 .net "ImmExtD", 31 0, v0x5cee211b40e0_0;  alias, 1 drivers
v0x5cee211ab110_0 .var "ImmExtE", 31 0;
v0x5cee211ab1f0_0 .net "JumpD", 0 0, L_0x5cee211d16a0;  alias, 1 drivers
v0x5cee211ab2b0_0 .var "JumpE", 0 0;
v0x5cee211ab370_0 .net "MemWriteD", 0 0, L_0x5cee211d11a0;  alias, 1 drivers
v0x5cee211ab430_0 .var "MemWriteE", 0 0;
v0x5cee211ab4f0_0 .net "PCD", 31 0, v0x5cee211a9950_0;  alias, 1 drivers
v0x5cee211ab5b0_0 .var "PCE", 31 0;
v0x5cee211ab670_0 .net "PCPlus4D", 31 0, v0x5cee211a9a30_0;  alias, 1 drivers
v0x5cee211ab760_0 .var "PCPlus4E", 31 0;
v0x5cee211ab820_0 .net "RD1D", 31 0, L_0x5cee211d0600;  alias, 1 drivers
v0x5cee211ab900_0 .var "RD1E", 31 0;
v0x5cee211ab9e0_0 .net "RD2D", 31 0, L_0x5cee211d0cc0;  alias, 1 drivers
v0x5cee211abac0_0 .var "RD2E", 31 0;
v0x5cee211abba0_0 .net "RdD", 4 0, L_0x5cee211d00c0;  alias, 1 drivers
v0x5cee211abc80_0 .var "RdE", 4 0;
v0x5cee211abd60_0 .net "RegWriteD", 0 0, L_0x5cee211d0e10;  alias, 1 drivers
v0x5cee211abe20_0 .var "RegWriteE", 0 0;
v0x5cee211abee0_0 .net "ResultSrcD", 1 0, L_0x5cee211d1360;  alias, 1 drivers
v0x5cee211abfc0_0 .var "ResultSrcE", 1 0;
v0x5cee211ac0a0_0 .net "Rs1D", 4 0, L_0x5cee211cfe60;  alias, 1 drivers
v0x5cee211ac180_0 .var "Rs1E", 4 0;
v0x5cee211ac260_0 .net "Rs2D", 4 0, L_0x5cee211cff90;  alias, 1 drivers
v0x5cee211ac340_0 .var "Rs2E", 4 0;
v0x5cee211ac630_0 .net "clk", 0 0, v0x5cee211beb00_0;  alias, 1 drivers
v0x5cee211ac700_0 .net "rst_n", 0 0, v0x5cee211bf4b0_0;  alias, 1 drivers
S_0x5cee211acbf0 .scope module, "PLR3" "execute_memory_reg" 5 272, 8 1 0, S_0x5cee211a9330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "flush";
    .port_info 3 /INPUT 1 "RegWriteE";
    .port_info 4 /INPUT 2 "ResultSrcE";
    .port_info 5 /INPUT 1 "MemWriteE";
    .port_info 6 /INPUT 32 "ALUResultE";
    .port_info 7 /INPUT 32 "WriteDataE";
    .port_info 8 /INPUT 5 "RdE";
    .port_info 9 /INPUT 32 "PCPlus4E";
    .port_info 10 /OUTPUT 1 "RegWriteM";
    .port_info 11 /OUTPUT 2 "ResultSrcM";
    .port_info 12 /OUTPUT 1 "MemWriteM";
    .port_info 13 /OUTPUT 32 "ALUResultM";
    .port_info 14 /OUTPUT 32 "WriteDataM";
    .port_info 15 /OUTPUT 5 "RdM";
    .port_info 16 /OUTPUT 32 "PCPlus4M";
v0x5cee211acf50_0 .net "ALUResultE", 31 0, v0x5cee211b7f80_0;  alias, 1 drivers
v0x5cee211ad030_0 .var "ALUResultM", 31 0;
v0x5cee211ad110_0 .net "MemWriteE", 0 0, v0x5cee211ab430_0;  alias, 1 drivers
v0x5cee211ad210_0 .var "MemWriteM", 0 0;
v0x5cee211ad2b0_0 .net "PCPlus4E", 31 0, v0x5cee211ab760_0;  alias, 1 drivers
v0x5cee211ad3a0_0 .var "PCPlus4M", 31 0;
v0x5cee211ad460_0 .net "RdE", 4 0, v0x5cee211abc80_0;  alias, 1 drivers
v0x5cee211ad550_0 .var "RdM", 4 0;
v0x5cee211ad610_0 .net "RegWriteE", 0 0, v0x5cee211abe20_0;  alias, 1 drivers
v0x5cee211ad770_0 .var "RegWriteM", 0 0;
v0x5cee211ad810_0 .net "ResultSrcE", 1 0, v0x5cee211abfc0_0;  alias, 1 drivers
v0x5cee211ad900_0 .var "ResultSrcM", 1 0;
v0x5cee211ad9c0_0 .net "WriteDataE", 31 0, L_0x5cee21177df0;  alias, 1 drivers
v0x5cee211adaa0_0 .var "WriteDataM", 31 0;
v0x5cee211adb80_0 .net "clk", 0 0, v0x5cee211beb00_0;  alias, 1 drivers
L_0x7144e4646330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5cee211adc20_0 .net "flush", 0 0, L_0x7144e4646330;  1 drivers
v0x5cee211adce0_0 .net "rst_n", 0 0, v0x5cee211bf4b0_0;  alias, 1 drivers
S_0x5cee211adff0 .scope module, "PLR4" "memory_writeback_reg" 5 307, 9 1 0, S_0x5cee211a9330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "RegWriteM";
    .port_info 3 /INPUT 2 "ResultSrcM";
    .port_info 4 /INPUT 32 "ALUResultM";
    .port_info 5 /INPUT 32 "ReadDataM";
    .port_info 6 /INPUT 5 "RdM";
    .port_info 7 /INPUT 32 "PCPlus4M";
    .port_info 8 /OUTPUT 1 "RegWriteW";
    .port_info 9 /OUTPUT 2 "ResultSrcW";
    .port_info 10 /OUTPUT 32 "ALUResultW";
    .port_info 11 /OUTPUT 32 "ReadDataW";
    .port_info 12 /OUTPUT 5 "RdW";
    .port_info 13 /OUTPUT 32 "PCPlus4W";
v0x5cee211ae330_0 .net "ALUResultM", 31 0, v0x5cee211ad030_0;  alias, 1 drivers
v0x5cee211ae410_0 .var "ALUResultW", 31 0;
v0x5cee211ae4d0_0 .net "PCPlus4M", 31 0, v0x5cee211ad3a0_0;  alias, 1 drivers
v0x5cee211ae5a0_0 .var "PCPlus4W", 31 0;
v0x5cee211ae660_0 .net "RdM", 4 0, v0x5cee211ad550_0;  alias, 1 drivers
v0x5cee211ae770_0 .var "RdW", 4 0;
v0x5cee211ae830_0 .net "ReadDataM", 31 0, v0x5cee211be890_0;  alias, 1 drivers
v0x5cee211ae910_0 .var "ReadDataW", 31 0;
v0x5cee211ae9f0_0 .net "RegWriteM", 0 0, v0x5cee211ad770_0;  alias, 1 drivers
v0x5cee211aeac0_0 .var "RegWriteW", 0 0;
v0x5cee211aeb60_0 .net "ResultSrcM", 1 0, v0x5cee211ad900_0;  alias, 1 drivers
v0x5cee211aec50_0 .var "ResultSrcW", 1 0;
v0x5cee211aed10_0 .net "clk", 0 0, v0x5cee211beb00_0;  alias, 1 drivers
v0x5cee211aedb0_0 .net "rst_n", 0 0, v0x5cee211bf4b0_0;  alias, 1 drivers
S_0x5cee211af010 .scope module, "RF" "regfile" 5 138, 10 1 0, S_0x5cee211a9330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v0x5cee211af350_0 .net *"_ivl_0", 31 0, L_0x5cee211d01f0;  1 drivers
v0x5cee211af450_0 .net *"_ivl_10", 6 0, L_0x5cee211d0470;  1 drivers
L_0x7144e4646138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5cee211af530_0 .net *"_ivl_13", 1 0, L_0x7144e4646138;  1 drivers
L_0x7144e4646180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5cee211af5f0_0 .net/2u *"_ivl_14", 31 0, L_0x7144e4646180;  1 drivers
v0x5cee211af6d0_0 .net *"_ivl_18", 31 0, L_0x5cee211d0790;  1 drivers
L_0x7144e46461c8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5cee211af800_0 .net *"_ivl_21", 26 0, L_0x7144e46461c8;  1 drivers
L_0x7144e4646210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5cee211af8e0_0 .net/2u *"_ivl_22", 31 0, L_0x7144e4646210;  1 drivers
v0x5cee211af9c0_0 .net *"_ivl_24", 0 0, L_0x5cee211d08c0;  1 drivers
v0x5cee211afa80_0 .net *"_ivl_26", 31 0, L_0x5cee211d0a00;  1 drivers
v0x5cee211afbf0_0 .net *"_ivl_28", 6 0, L_0x5cee211d0af0;  1 drivers
L_0x7144e46460a8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5cee211afcd0_0 .net *"_ivl_3", 26 0, L_0x7144e46460a8;  1 drivers
L_0x7144e4646258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5cee211afdb0_0 .net *"_ivl_31", 1 0, L_0x7144e4646258;  1 drivers
L_0x7144e46462a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5cee211afe90_0 .net/2u *"_ivl_32", 31 0, L_0x7144e46462a0;  1 drivers
L_0x7144e46460f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5cee211aff70_0 .net/2u *"_ivl_4", 31 0, L_0x7144e46460f0;  1 drivers
v0x5cee211b0050_0 .net *"_ivl_6", 0 0, L_0x5cee211d0290;  1 drivers
v0x5cee211b0110_0 .net *"_ivl_8", 31 0, L_0x5cee211d03d0;  1 drivers
v0x5cee211b01f0_0 .net "a1", 4 0, L_0x5cee211cfe60;  alias, 1 drivers
v0x5cee211b02b0_0 .net "a2", 4 0, L_0x5cee211cff90;  alias, 1 drivers
v0x5cee211b0380_0 .net "a3", 4 0, v0x5cee211ae770_0;  alias, 1 drivers
v0x5cee211b0450_0 .net "clk", 0 0, v0x5cee211beb00_0;  alias, 1 drivers
v0x5cee211b04f0_0 .var/i "i", 31 0;
v0x5cee211b05b0_0 .net "rd1", 31 0, L_0x5cee211d0600;  alias, 1 drivers
v0x5cee211b06a0_0 .net "rd2", 31 0, L_0x5cee211d0cc0;  alias, 1 drivers
v0x5cee211b0770 .array "rf", 31 0, 31 0;
v0x5cee211b0810_0 .net "wd3", 31 0, L_0x5cee211d2b30;  alias, 1 drivers
v0x5cee211b08f0_0 .net "we3", 0 0, v0x5cee211aeac0_0;  alias, 1 drivers
E_0x5cee2112e670 .event negedge, v0x5cee211a9de0_0;
L_0x5cee211d01f0 .concat [ 5 27 0 0], L_0x5cee211cfe60, L_0x7144e46460a8;
L_0x5cee211d0290 .cmp/ne 32, L_0x5cee211d01f0, L_0x7144e46460f0;
L_0x5cee211d03d0 .array/port v0x5cee211b0770, L_0x5cee211d0470;
L_0x5cee211d0470 .concat [ 5 2 0 0], L_0x5cee211cfe60, L_0x7144e4646138;
L_0x5cee211d0600 .functor MUXZ 32, L_0x7144e4646180, L_0x5cee211d03d0, L_0x5cee211d0290, C4<>;
L_0x5cee211d0790 .concat [ 5 27 0 0], L_0x5cee211cff90, L_0x7144e46461c8;
L_0x5cee211d08c0 .cmp/ne 32, L_0x5cee211d0790, L_0x7144e4646210;
L_0x5cee211d0a00 .array/port v0x5cee211b0770, L_0x5cee211d0af0;
L_0x5cee211d0af0 .concat [ 5 2 0 0], L_0x5cee211cff90, L_0x7144e4646258;
L_0x5cee211d0cc0 .functor MUXZ 32, L_0x7144e46462a0, L_0x5cee211d0a00, L_0x5cee211d08c0, C4<>;
S_0x5cee211b0aa0 .scope module, "alu_srca_mux" "mux2" 5 225, 3 1 0, S_0x5cee211a9330;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x5cee211af770 .param/l "WIDTH" 0 3 1, +C4<00000000000000000000000000100000>;
v0x5cee211b0d70_0 .net "d0", 31 0, L_0x5cee211d2020;  alias, 1 drivers
L_0x7144e46462e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5cee211b0e70_0 .net "d1", 31 0, L_0x7144e46462e8;  1 drivers
v0x5cee211b0f50_0 .net "s", 0 0, v0x5cee211aaad0_0;  alias, 1 drivers
v0x5cee211b1050_0 .net "y", 31 0, L_0x5cee211d20c0;  alias, 1 drivers
L_0x5cee211d20c0 .functor MUXZ 32, L_0x5cee211d2020, L_0x7144e46462e8, v0x5cee211aaad0_0, C4<>;
S_0x5cee211b11a0 .scope module, "alu_srcb_mux" "mux2" 5 245, 3 1 0, S_0x5cee211a9330;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_0x5cee211b1380 .param/l "WIDTH" 0 3 1, +C4<00000000000000000000000000100000>;
v0x5cee211b1450_0 .net "d0", 31 0, L_0x5cee211d2460;  alias, 1 drivers
v0x5cee211b1550_0 .net "d1", 31 0, v0x5cee211ab110_0;  alias, 1 drivers
v0x5cee211b1640_0 .net "s", 0 0, v0x5cee211aaca0_0;  alias, 1 drivers
v0x5cee211b1740_0 .net "y", 31 0, L_0x5cee211d25e0;  alias, 1 drivers
L_0x5cee211d25e0 .functor MUXZ 32, L_0x5cee211d2460, v0x5cee211ab110_0, v0x5cee211aaca0_0, C4<>;
S_0x5cee211b1870 .scope module, "control_unit" "controller" 5 150, 11 4 0, S_0x5cee211a9330;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /OUTPUT 2 "ResultSrc";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "Branch";
    .port_info 6 /OUTPUT 1 "ALUSrcBSel";
    .port_info 7 /OUTPUT 1 "RegWrite";
    .port_info 8 /OUTPUT 1 "Jump";
    .port_info 9 /OUTPUT 3 "ImmSrc";
    .port_info 10 /OUTPUT 4 "ALUControl";
    .port_info 11 /OUTPUT 1 "ALUSrcASel";
v0x5cee211b3120_0 .net "ALUControl", 3 0, v0x5cee211b1dd0_0;  alias, 1 drivers
v0x5cee211b3200_0 .net "ALUOp", 1 0, L_0x5cee211d1600;  1 drivers
v0x5cee211b3310_0 .net "ALUSrcASel", 0 0, L_0x5cee211d1930;  alias, 1 drivers
v0x5cee211b3400_0 .net "ALUSrcBSel", 0 0, L_0x5cee211d1070;  alias, 1 drivers
v0x5cee211b34f0_0 .net "Branch", 0 0, L_0x5cee211d1490;  alias, 1 drivers
v0x5cee211b3630_0 .net "ImmSrc", 2 0, L_0x5cee211d0f40;  alias, 1 drivers
v0x5cee211b36d0_0 .net "Jump", 0 0, L_0x5cee211d16a0;  alias, 1 drivers
v0x5cee211b37c0_0 .net "MemWrite", 0 0, L_0x5cee211d11a0;  alias, 1 drivers
v0x5cee211b38b0_0 .net "RegWrite", 0 0, L_0x5cee211d0e10;  alias, 1 drivers
v0x5cee211b39e0_0 .net "ResultSrc", 1 0, L_0x5cee211d1360;  alias, 1 drivers
v0x5cee211b3ad0_0 .net "funct3", 2 0, L_0x5cee211d1b50;  1 drivers
v0x5cee211b3b90_0 .net "funct7b5", 0 0, L_0x5cee211d1bf0;  1 drivers
v0x5cee211b3c30_0 .net "op", 6 0, L_0x5cee211d1a70;  1 drivers
L_0x5cee211d19d0 .part L_0x5cee211d1a70, 5, 1;
S_0x5cee211b1b80 .scope module, "ad" "aludec" 11 20, 12 1 0, S_0x5cee211b1870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "opb5";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7b5";
    .port_info 3 /INPUT 2 "ALUOp";
    .port_info 4 /OUTPUT 4 "ALUControl";
v0x5cee211b1dd0_0 .var "ALUControl", 3 0;
v0x5cee211b1ee0_0 .net "ALUOp", 1 0, L_0x5cee211d1600;  alias, 1 drivers
v0x5cee211b1fa0_0 .net "funct3", 2 0, L_0x5cee211d1b50;  alias, 1 drivers
v0x5cee211b2090_0 .net "funct7b5", 0 0, L_0x5cee211d1bf0;  alias, 1 drivers
v0x5cee211b2150_0 .net "opb5", 0 0, L_0x5cee211d19d0;  1 drivers
E_0x5cee2112ea90 .event edge, v0x5cee211b1ee0_0, v0x5cee211b1fa0_0, v0x5cee211b2090_0, v0x5cee211b2150_0;
S_0x5cee211b2300 .scope module, "md" "maindec" 11 19, 13 1 0, S_0x5cee211b1870;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "op";
    .port_info 1 /OUTPUT 2 "ResultSrc";
    .port_info 2 /OUTPUT 1 "MemWrite";
    .port_info 3 /OUTPUT 1 "Branch";
    .port_info 4 /OUTPUT 1 "ALUSrcBSel";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 1 "Jump";
    .port_info 7 /OUTPUT 3 "ImmSrc";
    .port_info 8 /OUTPUT 2 "ALUOp";
    .port_info 9 /OUTPUT 1 "ALUSrcASel";
v0x5cee211b2620_0 .net "ALUOp", 1 0, L_0x5cee211d1600;  alias, 1 drivers
v0x5cee211b2700_0 .net "ALUSrcASel", 0 0, L_0x5cee211d1930;  alias, 1 drivers
v0x5cee211b27d0_0 .net "ALUSrcBSel", 0 0, L_0x5cee211d1070;  alias, 1 drivers
v0x5cee211b28d0_0 .net "Branch", 0 0, L_0x5cee211d1490;  alias, 1 drivers
v0x5cee211b29a0_0 .net "ImmSrc", 2 0, L_0x5cee211d0f40;  alias, 1 drivers
v0x5cee211b2a90_0 .net "Jump", 0 0, L_0x5cee211d16a0;  alias, 1 drivers
v0x5cee211b2b30_0 .net "MemWrite", 0 0, L_0x5cee211d11a0;  alias, 1 drivers
v0x5cee211b2c00_0 .net "RegWrite", 0 0, L_0x5cee211d0e10;  alias, 1 drivers
v0x5cee211b2cd0_0 .net "ResultSrc", 1 0, L_0x5cee211d1360;  alias, 1 drivers
v0x5cee211b2da0_0 .net *"_ivl_11", 12 0, v0x5cee211b2e40_0;  1 drivers
v0x5cee211b2e40_0 .var "controls", 12 0;
v0x5cee211b2ee0_0 .net "op", 6 0, L_0x5cee211d1a70;  alias, 1 drivers
E_0x5cee210b0330 .event edge, v0x5cee211b2ee0_0;
L_0x5cee211d0e10 .part v0x5cee211b2e40_0, 12, 1;
L_0x5cee211d0f40 .part v0x5cee211b2e40_0, 9, 3;
L_0x5cee211d1070 .part v0x5cee211b2e40_0, 8, 1;
L_0x5cee211d11a0 .part v0x5cee211b2e40_0, 7, 1;
L_0x5cee211d1360 .part v0x5cee211b2e40_0, 5, 2;
L_0x5cee211d1490 .part v0x5cee211b2e40_0, 4, 1;
L_0x5cee211d1600 .part v0x5cee211b2e40_0, 2, 2;
L_0x5cee211d16a0 .part v0x5cee211b2e40_0, 1, 1;
L_0x5cee211d1930 .part v0x5cee211b2e40_0, 0, 1;
S_0x5cee211b3e10 .scope module, "ext_unit" "extend" 5 166, 14 1 0, S_0x5cee211a9330;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "instr";
    .port_info 1 /INPUT 3 "immsrc";
    .port_info 2 /OUTPUT 32 "immext";
v0x5cee211b40e0_0 .var "immext", 31 0;
v0x5cee211b41c0_0 .net "immsrc", 2 0, L_0x5cee211d0f40;  alias, 1 drivers
v0x5cee211b42b0_0 .net "instr", 31 7, L_0x5cee211d1c90;  1 drivers
E_0x5cee21198880 .event edge, v0x5cee211b29a0_0, v0x5cee211b42b0_0;
S_0x5cee211b43f0 .scope module, "forward_mux_a" "mux3" 5 216, 3 10 0, S_0x5cee211a9330;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x5cee211b45d0 .param/l "WIDTH" 0 3 10, +C4<00000000000000000000000000100000>;
v0x5cee211b4700_0 .net *"_ivl_1", 0 0, L_0x5cee211d1e40;  1 drivers
v0x5cee211b47e0_0 .net *"_ivl_3", 0 0, L_0x5cee211d1ee0;  1 drivers
v0x5cee211b48c0_0 .net *"_ivl_4", 31 0, L_0x5cee211d1f80;  1 drivers
v0x5cee211b4980_0 .net "d0", 31 0, v0x5cee211ab900_0;  alias, 1 drivers
v0x5cee211b4a40_0 .net "d1", 31 0, L_0x5cee211d2b30;  alias, 1 drivers
v0x5cee211b4b30_0 .net "d2", 31 0, v0x5cee211ad030_0;  alias, 1 drivers
v0x5cee211b4c20_0 .net "s", 1 0, v0x5cee211b62b0_0;  alias, 1 drivers
v0x5cee211b4d00_0 .net "y", 31 0, L_0x5cee211d2020;  alias, 1 drivers
L_0x5cee211d1e40 .part v0x5cee211b62b0_0, 1, 1;
L_0x5cee211d1ee0 .part v0x5cee211b62b0_0, 0, 1;
L_0x5cee211d1f80 .functor MUXZ 32, v0x5cee211ab900_0, L_0x5cee211d2b30, L_0x5cee211d1ee0, C4<>;
L_0x5cee211d2020 .functor MUXZ 32, L_0x5cee211d1f80, v0x5cee211ad030_0, L_0x5cee211d1e40, C4<>;
S_0x5cee211b4e70 .scope module, "forward_mux_b" "mux3" 5 233, 3 10 0, S_0x5cee211a9330;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x5cee211b5050 .param/l "WIDTH" 0 3 10, +C4<00000000000000000000000000100000>;
v0x5cee211b5120_0 .net *"_ivl_1", 0 0, L_0x5cee211d21f0;  1 drivers
v0x5cee211b5220_0 .net *"_ivl_3", 0 0, L_0x5cee211d2290;  1 drivers
v0x5cee211b5300_0 .net *"_ivl_4", 31 0, L_0x5cee211d23c0;  1 drivers
v0x5cee211b53f0_0 .net "d0", 31 0, v0x5cee211abac0_0;  alias, 1 drivers
v0x5cee211b54e0_0 .net "d1", 31 0, L_0x5cee211d2b30;  alias, 1 drivers
v0x5cee211b5620_0 .net "d2", 31 0, v0x5cee211ad030_0;  alias, 1 drivers
v0x5cee211b56e0_0 .net "s", 1 0, v0x5cee211b63b0_0;  alias, 1 drivers
v0x5cee211b57c0_0 .net "y", 31 0, L_0x5cee211d2460;  alias, 1 drivers
L_0x5cee211d21f0 .part v0x5cee211b63b0_0, 1, 1;
L_0x5cee211d2290 .part v0x5cee211b63b0_0, 0, 1;
L_0x5cee211d23c0 .functor MUXZ 32, v0x5cee211abac0_0, L_0x5cee211d2b30, L_0x5cee211d2290, C4<>;
L_0x5cee211d2460 .functor MUXZ 32, L_0x5cee211d23c0, v0x5cee211ad030_0, L_0x5cee211d21f0, C4<>;
S_0x5cee211b5900 .scope module, "hazard_unit" "hazard" 5 338, 15 1 0, S_0x5cee211a9330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "RegWriteE";
    .port_info 1 /INPUT 1 "RegWriteM";
    .port_info 2 /INPUT 1 "RegWriteW";
    .port_info 3 /INPUT 1 "ResultSrcE";
    .port_info 4 /INPUT 1 "PcSrcE";
    .port_info 5 /INPUT 5 "Rs1E";
    .port_info 6 /INPUT 5 "Rs2E";
    .port_info 7 /INPUT 5 "Rs1D";
    .port_info 8 /INPUT 5 "RdE";
    .port_info 9 /INPUT 5 "RdM";
    .port_info 10 /INPUT 5 "RdW";
    .port_info 11 /INPUT 5 "Rs2D";
    .port_info 12 /OUTPUT 1 "stallF";
    .port_info 13 /OUTPUT 1 "stallD";
    .port_info 14 /OUTPUT 1 "FlushD";
    .port_info 15 /OUTPUT 1 "FlushE";
    .port_info 16 /OUTPUT 2 "ForwardAE";
    .port_info 17 /OUTPUT 2 "ForwardBE";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /INPUT 1 "reset";
L_0x5cee211d2850 .functor AND 1, L_0x5cee211d3150, L_0x5cee211d2c70, C4<1>, C4<1>;
L_0x5cee211d2f30 .functor OR 1, L_0x5cee211d2df0, L_0x5cee211d2e90, C4<0>, C4<0>;
L_0x5cee211d3040 .functor AND 1, L_0x5cee211d2850, L_0x5cee211d2f30, C4<1>, C4<1>;
v0x5cee211b6120_0 .var "FlushD", 0 0;
v0x5cee211b61e0_0 .var "FlushE", 0 0;
v0x5cee211b62b0_0 .var "ForwardAE", 1 0;
v0x5cee211b63b0_0 .var "ForwardBE", 1 0;
v0x5cee211b6480_0 .net "PcSrcE", 0 0, L_0x5cee21122150;  alias, 1 drivers
v0x5cee211b6570_0 .net "RdE", 4 0, v0x5cee211abc80_0;  alias, 1 drivers
v0x5cee211b6660_0 .net "RdM", 4 0, v0x5cee211ad550_0;  alias, 1 drivers
v0x5cee211b6750_0 .net "RdW", 4 0, v0x5cee211ae770_0;  alias, 1 drivers
v0x5cee211b6860_0 .net "RegWriteE", 0 0, v0x5cee211abe20_0;  alias, 1 drivers
v0x5cee211b6900_0 .net "RegWriteM", 0 0, v0x5cee211ad770_0;  alias, 1 drivers
v0x5cee211b69f0_0 .net "RegWriteW", 0 0, v0x5cee211aeac0_0;  alias, 1 drivers
v0x5cee211b6ae0_0 .net "ResultSrcE", 0 0, L_0x5cee211d3150;  1 drivers
v0x5cee211b6ba0_0 .net "Rs1D", 4 0, L_0x5cee211cfe60;  alias, 1 drivers
v0x5cee211b6cb0_0 .net "Rs1E", 4 0, v0x5cee211ac180_0;  alias, 1 drivers
v0x5cee211b6d70_0 .net "Rs2D", 4 0, L_0x5cee211cff90;  alias, 1 drivers
v0x5cee211b6e60_0 .net "Rs2E", 4 0, v0x5cee211ac340_0;  alias, 1 drivers
L_0x7144e4646378 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5cee211b6f20_0 .net/2u *"_ivl_0", 4 0, L_0x7144e4646378;  1 drivers
v0x5cee211b70f0_0 .net *"_ivl_10", 0 0, L_0x5cee211d2f30;  1 drivers
v0x5cee211b71d0_0 .net *"_ivl_2", 0 0, L_0x5cee211d2c70;  1 drivers
v0x5cee211b7290_0 .net *"_ivl_4", 0 0, L_0x5cee211d2850;  1 drivers
v0x5cee211b7370_0 .net *"_ivl_6", 0 0, L_0x5cee211d2df0;  1 drivers
v0x5cee211b7430_0 .net *"_ivl_8", 0 0, L_0x5cee211d2e90;  1 drivers
v0x5cee211b74f0_0 .net "clk", 0 0, v0x5cee211beb00_0;  alias, 1 drivers
v0x5cee211b7590_0 .var "lw_stall_r", 0 0;
v0x5cee211b7650_0 .net "lwstall", 0 0, L_0x5cee211d3040;  1 drivers
v0x5cee211b7710_0 .var "pcsrc_r", 0 0;
v0x5cee211b77d0_0 .net "reset", 0 0, v0x5cee211bf4b0_0;  alias, 1 drivers
v0x5cee211b7870_0 .var "stallD", 0 0;
v0x5cee211b7930_0 .var "stallF", 0 0;
E_0x5cee211b5cd0/0 .event edge, v0x5cee211b6480_0, v0x5cee211b7710_0, v0x5cee211b7650_0, v0x5cee211b7590_0;
E_0x5cee211b5cd0/1 .event edge, v0x5cee211b6040_0;
E_0x5cee211b5cd0 .event/or E_0x5cee211b5cd0/0, E_0x5cee211b5cd0/1;
E_0x5cee211b5d60/0 .event edge, v0x5cee211ad770_0, v0x5cee211ac340_0, v0x5cee211ad550_0, v0x5cee211aeac0_0;
E_0x5cee211b5d60/1 .event edge, v0x5cee211ae770_0;
E_0x5cee211b5d60 .event/or E_0x5cee211b5d60/0, E_0x5cee211b5d60/1;
E_0x5cee211b5dd0/0 .event edge, v0x5cee211ad770_0, v0x5cee211ac180_0, v0x5cee211ad550_0, v0x5cee211aeac0_0;
E_0x5cee211b5dd0/1 .event edge, v0x5cee211ae770_0;
E_0x5cee211b5dd0 .event/or E_0x5cee211b5dd0/0, E_0x5cee211b5dd0/1;
L_0x5cee211d2c70 .cmp/ne 5, v0x5cee211abc80_0, L_0x7144e4646378;
L_0x5cee211d2df0 .cmp/eq 5, L_0x5cee211cfe60, v0x5cee211abc80_0;
L_0x5cee211d2e90 .cmp/eq 5, L_0x5cee211cff90, v0x5cee211abc80_0;
S_0x5cee211b5e40 .scope begin, "$unm_blk_32" "$unm_blk_32" 15 87, 15 87 0, S_0x5cee211b5900;
 .timescale 0 0;
v0x5cee211b6040_0 .var "pcsrc_stall", 0 0;
S_0x5cee211b7c30 .scope module, "main_alu" "alu" 5 253, 16 1 0, S_0x5cee211a9330;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "SrcA";
    .port_info 1 /INPUT 32 "SrcB";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
v0x5cee211b7ea0_0 .net "ALUControl", 3 0, v0x5cee211aa950_0;  alias, 1 drivers
v0x5cee211b7f80_0 .var "ALUResult", 31 0;
v0x5cee211b8020_0 .net "SrcA", 31 0, L_0x5cee211d20c0;  alias, 1 drivers
v0x5cee211b80c0_0 .net "SrcB", 31 0, L_0x5cee211d25e0;  alias, 1 drivers
v0x5cee211b8190_0 .var "Zero", 0 0;
E_0x5cee211b7e40 .event edge, v0x5cee211aa950_0, v0x5cee211b1050_0, v0x5cee211b1740_0, v0x5cee211acf50_0;
S_0x5cee211b8300 .scope module, "pc_add" "adder" 5 100, 17 1 0, S_0x5cee211a9330;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x5cee211b8550_0 .net "a", 31 0, v0x5cee211b8d10_0;  alias, 1 drivers
L_0x7144e4646018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5cee211b8630_0 .net "b", 31 0, L_0x7144e4646018;  1 drivers
v0x5cee211b86f0_0 .net "y", 31 0, L_0x5cee211bfae0;  alias, 1 drivers
L_0x5cee211bfae0 .arith/sum 32, v0x5cee211b8d10_0, L_0x7144e4646018;
S_0x5cee211b8850 .scope module, "pc_reg" "pc" 5 91, 18 1 0, S_0x5cee211a9330;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /OUTPUT 32 "out";
v0x5cee211b8b40_0 .net "clk", 0 0, v0x5cee211beb00_0;  alias, 1 drivers
v0x5cee211b8c00_0 .net "en", 0 0, v0x5cee211b7930_0;  alias, 1 drivers
v0x5cee211b8d10_0 .var "out", 31 0;
v0x5cee211b8e00_0 .net "pc_in", 31 0, L_0x5cee211cfd20;  alias, 1 drivers
v0x5cee211b8ec0_0 .net "rst_n", 0 0, v0x5cee211bf4b0_0;  alias, 1 drivers
E_0x5cee211b8ae0/0 .event negedge, v0x5cee211aa170_0;
E_0x5cee211b8ae0/1 .event posedge, v0x5cee211a9de0_0;
E_0x5cee211b8ae0 .event/or E_0x5cee211b8ae0/0, E_0x5cee211b8ae0/1;
S_0x5cee211b9050 .scope module, "pc_target_add" "adder" 5 265, 17 1 0, S_0x5cee211a9330;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v0x5cee211b92a0_0 .net "a", 31 0, v0x5cee211ab5b0_0;  alias, 1 drivers
v0x5cee211b9380_0 .net "b", 31 0, v0x5cee211ab110_0;  alias, 1 drivers
v0x5cee211b9470_0 .net "y", 31 0, L_0x5cee211d27b0;  alias, 1 drivers
L_0x5cee211d27b0 .arith/sum 32, v0x5cee211ab5b0_0, v0x5cee211ab110_0;
S_0x5cee211b95b0 .scope module, "result_mux" "mux3" 5 329, 3 10 0, S_0x5cee211a9330;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 32 "d2";
    .port_info 3 /INPUT 2 "s";
    .port_info 4 /OUTPUT 32 "y";
P_0x5cee211b98a0 .param/l "WIDTH" 0 3 10, +C4<00000000000000000000000000100000>;
v0x5cee211b99f0_0 .net *"_ivl_1", 0 0, L_0x5cee211d28c0;  1 drivers
v0x5cee211b9ad0_0 .net *"_ivl_3", 0 0, L_0x5cee211d2960;  1 drivers
v0x5cee211b9bb0_0 .net *"_ivl_4", 31 0, L_0x5cee211d2a90;  1 drivers
v0x5cee211b9ca0_0 .net "d0", 31 0, v0x5cee211ae410_0;  alias, 1 drivers
v0x5cee211b9d90_0 .net "d1", 31 0, v0x5cee211ae910_0;  alias, 1 drivers
v0x5cee211b9e80_0 .net "d2", 31 0, v0x5cee211ae5a0_0;  alias, 1 drivers
v0x5cee211b9f50_0 .net "s", 1 0, v0x5cee211aec50_0;  alias, 1 drivers
v0x5cee211ba020_0 .net "y", 31 0, L_0x5cee211d2b30;  alias, 1 drivers
L_0x5cee211d28c0 .part v0x5cee211aec50_0, 1, 1;
L_0x5cee211d2960 .part v0x5cee211aec50_0, 0, 1;
L_0x5cee211d2a90 .functor MUXZ 32, v0x5cee211ae410_0, v0x5cee211ae910_0, L_0x5cee211d2960, C4<>;
L_0x5cee211d2b30 .functor MUXZ 32, L_0x5cee211d2a90, v0x5cee211ae5a0_0, L_0x5cee211d28c0, C4<>;
    .scope S_0x5cee211b8850;
T_1 ;
    %wait E_0x5cee211b8ae0;
    %load/vec4 v0x5cee211b8ec0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cee211b8d10_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5cee211b8c00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x5cee211b8d10_0;
    %assign/vec4 v0x5cee211b8d10_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x5cee211b8e00_0;
    %assign/vec4 v0x5cee211b8d10_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5cee211a9530;
T_2 ;
    %wait E_0x5cee2112ea50;
    %load/vec4 v0x5cee211aa170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cee211a9f60_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5cee211a9ea0_0;
    %assign/vec4 v0x5cee211a9f60_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5cee211a9530;
T_3 ;
    %wait E_0x5cee2112ea50;
    %load/vec4 v0x5cee211aa170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x5cee211a9850_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cee211a9950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cee211a9a30_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x5cee211a9ea0_0;
    %flag_set/vec4 8;
    %load/vec4 v0x5cee211a9f60_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_3.2, 9;
    %pushi/vec4 19, 0, 32;
    %assign/vec4 v0x5cee211a9850_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cee211a9950_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cee211a9a30_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x5cee211aa0b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0x5cee211a9850_0;
    %assign/vec4 v0x5cee211a9850_0, 0;
    %load/vec4 v0x5cee211a9950_0;
    %assign/vec4 v0x5cee211a9950_0, 0;
    %load/vec4 v0x5cee211a9a30_0;
    %assign/vec4 v0x5cee211a9a30_0, 0;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x5cee211a9af0_0;
    %assign/vec4 v0x5cee211a9850_0, 0;
    %load/vec4 v0x5cee211a9bd0_0;
    %assign/vec4 v0x5cee211a9950_0, 0;
    %load/vec4 v0x5cee211a9d00_0;
    %assign/vec4 v0x5cee211a9a30_0, 0;
T_3.5 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5cee211af010;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cee211b04f0_0, 0, 32;
T_4.0 ;
    %load/vec4 v0x5cee211b04f0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x5cee211b04f0_0;
    %store/vec4a v0x5cee211b0770, 4, 0;
    %load/vec4 v0x5cee211b04f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5cee211b04f0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x5cee211af010;
T_5 ;
    %wait E_0x5cee2112e670;
    %load/vec4 v0x5cee211b08f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x5cee211b0810_0;
    %load/vec4 v0x5cee211b0380_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cee211b0770, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x5cee211b2300;
T_6 ;
    %pushi/vec4 0, 0, 13;
    %store/vec4 v0x5cee211b2e40_0, 0, 13;
    %end;
    .thread T_6;
    .scope S_0x5cee211b2300;
T_7 ;
    %wait E_0x5cee210b0330;
    %load/vec4 v0x5cee211b2ee0_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %pushi/vec4 8191, 8191, 13;
    %store/vec4 v0x5cee211b2e40_0, 0, 13;
    %jmp T_7.8;
T_7.0 ;
    %pushi/vec4 4384, 0, 13;
    %store/vec4 v0x5cee211b2e40_0, 0, 13;
    %jmp T_7.8;
T_7.1 ;
    %pushi/vec4 992, 96, 13;
    %store/vec4 v0x5cee211b2e40_0, 0, 13;
    %jmp T_7.8;
T_7.2 ;
    %pushi/vec4 7688, 3584, 13;
    %store/vec4 v0x5cee211b2e40_0, 0, 13;
    %jmp T_7.8;
T_7.3 ;
    %pushi/vec4 1140, 96, 13;
    %store/vec4 v0x5cee211b2e40_0, 0, 13;
    %jmp T_7.8;
T_7.4 ;
    %pushi/vec4 4360, 0, 13;
    %store/vec4 v0x5cee211b2e40_0, 0, 13;
    %jmp T_7.8;
T_7.5 ;
    %pushi/vec4 5966, 268, 13;
    %store/vec4 v0x5cee211b2e40_0, 0, 13;
    %jmp T_7.8;
T_7.6 ;
    %pushi/vec4 6401, 0, 13;
    %store/vec4 v0x5cee211b2e40_0, 0, 13;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5cee211b1b80;
T_8 ;
    %wait E_0x5cee2112ea90;
    %load/vec4 v0x5cee211b1ee0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x5cee211b1dd0_0, 0, 4;
    %jmp T_8.4;
T_8.0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5cee211b1dd0_0, 0, 4;
    %jmp T_8.4;
T_8.1 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5cee211b1dd0_0, 0, 4;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x5cee211b1fa0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x5cee211b1dd0_0, 0, 4;
    %jmp T_8.14;
T_8.5 ;
    %load/vec4 v0x5cee211b2090_0;
    %load/vec4 v0x5cee211b2150_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.15, 8;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x5cee211b1dd0_0, 0, 4;
    %jmp T_8.16;
T_8.15 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5cee211b1dd0_0, 0, 4;
T_8.16 ;
    %jmp T_8.14;
T_8.6 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0x5cee211b1dd0_0, 0, 4;
    %jmp T_8.14;
T_8.7 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5cee211b1dd0_0, 0, 4;
    %jmp T_8.14;
T_8.8 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0x5cee211b1dd0_0, 0, 4;
    %jmp T_8.14;
T_8.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x5cee211b1dd0_0, 0, 4;
    %jmp T_8.14;
T_8.10 ;
    %load/vec4 v0x5cee211b2090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.17, 8;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0x5cee211b1dd0_0, 0, 4;
    %jmp T_8.18;
T_8.17 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0x5cee211b1dd0_0, 0, 4;
T_8.18 ;
    %jmp T_8.14;
T_8.11 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5cee211b1dd0_0, 0, 4;
    %jmp T_8.14;
T_8.12 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x5cee211b1dd0_0, 0, 4;
    %jmp T_8.14;
T_8.14 ;
    %pop/vec4 1;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5cee211b3e10;
T_9 ;
    %wait E_0x5cee21198880;
    %load/vec4 v0x5cee211b41c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x5cee211b40e0_0, 0, 32;
    %jmp T_9.6;
T_9.0 ;
    %load/vec4 v0x5cee211b42b0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x5cee211b42b0_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5cee211b40e0_0, 0, 32;
    %jmp T_9.6;
T_9.1 ;
    %load/vec4 v0x5cee211b42b0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x5cee211b42b0_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5cee211b42b0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5cee211b40e0_0, 0, 32;
    %jmp T_9.6;
T_9.2 ;
    %load/vec4 v0x5cee211b42b0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v0x5cee211b42b0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5cee211b42b0_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5cee211b42b0_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5cee211b40e0_0, 0, 32;
    %jmp T_9.6;
T_9.3 ;
    %load/vec4 v0x5cee211b42b0_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v0x5cee211b42b0_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5cee211b42b0_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x5cee211b42b0_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x5cee211b40e0_0, 0, 32;
    %jmp T_9.6;
T_9.4 ;
    %load/vec4 v0x5cee211b42b0_0;
    %parti/s 20, 5, 4;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0x5cee211b40e0_0, 0, 32;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5cee211aa370;
T_10 ;
    %wait E_0x5cee2112ea50;
    %load/vec4 v0x5cee211ac700_0;
    %nor/r;
    %flag_set/vec4 8;
    %load/vec4 v0x5cee211aaee0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_10.0, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cee211abe20_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5cee211abfc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cee211ab430_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cee211ab2b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cee211aae20_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5cee211aa950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cee211aaca0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cee211aaad0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cee211ab900_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cee211abac0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cee211ab5b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5cee211ac180_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5cee211ac340_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5cee211abc80_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cee211ab110_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cee211ab760_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x5cee211ab820_0;
    %assign/vec4 v0x5cee211ab900_0, 0;
    %load/vec4 v0x5cee211ab9e0_0;
    %assign/vec4 v0x5cee211abac0_0, 0;
    %load/vec4 v0x5cee211ab4f0_0;
    %assign/vec4 v0x5cee211ab5b0_0, 0;
    %load/vec4 v0x5cee211ac0a0_0;
    %assign/vec4 v0x5cee211ac180_0, 0;
    %load/vec4 v0x5cee211ac260_0;
    %assign/vec4 v0x5cee211ac340_0, 0;
    %load/vec4 v0x5cee211abba0_0;
    %assign/vec4 v0x5cee211abc80_0, 0;
    %load/vec4 v0x5cee211ab030_0;
    %assign/vec4 v0x5cee211ab110_0, 0;
    %load/vec4 v0x5cee211ab670_0;
    %assign/vec4 v0x5cee211ab760_0, 0;
    %load/vec4 v0x5cee211abd60_0;
    %assign/vec4 v0x5cee211abe20_0, 0;
    %load/vec4 v0x5cee211abee0_0;
    %assign/vec4 v0x5cee211abfc0_0, 0;
    %load/vec4 v0x5cee211ab370_0;
    %assign/vec4 v0x5cee211ab430_0, 0;
    %load/vec4 v0x5cee211ab1f0_0;
    %assign/vec4 v0x5cee211ab2b0_0, 0;
    %load/vec4 v0x5cee211aad60_0;
    %assign/vec4 v0x5cee211aae20_0, 0;
    %load/vec4 v0x5cee211aa870_0;
    %assign/vec4 v0x5cee211aa950_0, 0;
    %load/vec4 v0x5cee211aab90_0;
    %assign/vec4 v0x5cee211aaca0_0, 0;
    %load/vec4 v0x5cee211aaa30_0;
    %assign/vec4 v0x5cee211aaad0_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5cee211b7c30;
T_11 ;
    %wait E_0x5cee211b7e40;
    %load/vec4 v0x5cee211b7ea0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x5cee211b7f80_0, 0, 32;
    %jmp T_11.11;
T_11.0 ;
    %load/vec4 v0x5cee211b8020_0;
    %load/vec4 v0x5cee211b80c0_0;
    %add;
    %store/vec4 v0x5cee211b7f80_0, 0, 32;
    %jmp T_11.11;
T_11.1 ;
    %load/vec4 v0x5cee211b8020_0;
    %load/vec4 v0x5cee211b80c0_0;
    %sub;
    %store/vec4 v0x5cee211b7f80_0, 0, 32;
    %jmp T_11.11;
T_11.2 ;
    %load/vec4 v0x5cee211b8020_0;
    %load/vec4 v0x5cee211b80c0_0;
    %and;
    %store/vec4 v0x5cee211b7f80_0, 0, 32;
    %jmp T_11.11;
T_11.3 ;
    %load/vec4 v0x5cee211b8020_0;
    %load/vec4 v0x5cee211b80c0_0;
    %or;
    %store/vec4 v0x5cee211b7f80_0, 0, 32;
    %jmp T_11.11;
T_11.4 ;
    %load/vec4 v0x5cee211b8020_0;
    %load/vec4 v0x5cee211b80c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_11.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.13, 8;
T_11.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.13, 8;
 ; End of false expr.
    %blend;
T_11.13;
    %store/vec4 v0x5cee211b7f80_0, 0, 32;
    %jmp T_11.11;
T_11.5 ;
    %load/vec4 v0x5cee211b8020_0;
    %load/vec4 v0x5cee211b80c0_0;
    %xor;
    %store/vec4 v0x5cee211b7f80_0, 0, 32;
    %jmp T_11.11;
T_11.6 ;
    %load/vec4 v0x5cee211b8020_0;
    %load/vec4 v0x5cee211b80c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5cee211b7f80_0, 0, 32;
    %jmp T_11.11;
T_11.7 ;
    %load/vec4 v0x5cee211b8020_0;
    %load/vec4 v0x5cee211b80c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x5cee211b7f80_0, 0, 32;
    %jmp T_11.11;
T_11.8 ;
    %load/vec4 v0x5cee211b8020_0;
    %load/vec4 v0x5cee211b80c0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x5cee211b7f80_0, 0, 32;
    %jmp T_11.11;
T_11.9 ;
    %load/vec4 v0x5cee211b8020_0;
    %load/vec4 v0x5cee211b80c0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.15, 8;
T_11.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.15, 8;
 ; End of false expr.
    %blend;
T_11.15;
    %store/vec4 v0x5cee211b7f80_0, 0, 32;
    %jmp T_11.11;
T_11.11 ;
    %pop/vec4 1;
    %load/vec4 v0x5cee211b7f80_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_11.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.17, 8;
T_11.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.17, 8;
 ; End of false expr.
    %blend;
T_11.17;
    %store/vec4 v0x5cee211b8190_0, 0, 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5cee211acbf0;
T_12 ;
    %wait E_0x5cee2112ea50;
    %load/vec4 v0x5cee211adce0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cee211ad770_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5cee211ad900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cee211ad210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cee211ad030_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cee211adaa0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5cee211ad550_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cee211ad3a0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x5cee211adc20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cee211ad770_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5cee211ad900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cee211ad210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cee211ad030_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cee211adaa0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5cee211ad550_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cee211ad3a0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v0x5cee211ad610_0;
    %assign/vec4 v0x5cee211ad770_0, 0;
    %load/vec4 v0x5cee211ad810_0;
    %assign/vec4 v0x5cee211ad900_0, 0;
    %load/vec4 v0x5cee211ad110_0;
    %assign/vec4 v0x5cee211ad210_0, 0;
    %load/vec4 v0x5cee211acf50_0;
    %assign/vec4 v0x5cee211ad030_0, 0;
    %load/vec4 v0x5cee211ad9c0_0;
    %assign/vec4 v0x5cee211adaa0_0, 0;
    %load/vec4 v0x5cee211ad460_0;
    %assign/vec4 v0x5cee211ad550_0, 0;
    %load/vec4 v0x5cee211ad2b0_0;
    %assign/vec4 v0x5cee211ad3a0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5cee211adff0;
T_13 ;
    %wait E_0x5cee2112ea50;
    %load/vec4 v0x5cee211aedb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cee211aeac0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5cee211aec50_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cee211ae410_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cee211ae910_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5cee211ae770_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5cee211ae5a0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x5cee211ae9f0_0;
    %assign/vec4 v0x5cee211aeac0_0, 0;
    %load/vec4 v0x5cee211aeb60_0;
    %assign/vec4 v0x5cee211aec50_0, 0;
    %load/vec4 v0x5cee211ae330_0;
    %assign/vec4 v0x5cee211ae410_0, 0;
    %load/vec4 v0x5cee211ae830_0;
    %assign/vec4 v0x5cee211ae910_0, 0;
    %load/vec4 v0x5cee211ae660_0;
    %assign/vec4 v0x5cee211ae770_0, 0;
    %load/vec4 v0x5cee211ae4d0_0;
    %assign/vec4 v0x5cee211ae5a0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x5cee211b5900;
T_14 ;
    %wait E_0x5cee211b5dd0;
    %load/vec4 v0x5cee211b6900_0;
    %load/vec4 v0x5cee211b6cb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5cee211b6cb0_0;
    %load/vec4 v0x5cee211b6660_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5cee211b62b0_0, 0, 2;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x5cee211b69f0_0;
    %load/vec4 v0x5cee211b6cb0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5cee211b6cb0_0;
    %load/vec4 v0x5cee211b6750_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5cee211b62b0_0, 0, 2;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5cee211b62b0_0, 0, 2;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5cee211b5900;
T_15 ;
    %wait E_0x5cee211b5d60;
    %load/vec4 v0x5cee211b6900_0;
    %load/vec4 v0x5cee211b6e60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5cee211b6e60_0;
    %load/vec4 v0x5cee211b6660_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5cee211b63b0_0, 0, 2;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x5cee211b69f0_0;
    %load/vec4 v0x5cee211b6e60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x5cee211b6e60_0;
    %load/vec4 v0x5cee211b6750_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5cee211b63b0_0, 0, 2;
    %jmp T_15.3;
T_15.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5cee211b63b0_0, 0, 2;
T_15.3 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5cee211b5900;
T_16 ;
    %wait E_0x5cee2112ea50;
    %load/vec4 v0x5cee211b77d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cee211b7590_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x5cee211b7650_0;
    %assign/vec4 v0x5cee211b7590_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5cee211b5900;
T_17 ;
    %wait E_0x5cee2112ea50;
    %load/vec4 v0x5cee211b77d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5cee211b7710_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x5cee211b6480_0;
    %assign/vec4 v0x5cee211b7710_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x5cee211b5900;
T_18 ;
    %wait E_0x5cee211b5cd0;
    %fork t_1, S_0x5cee211b5e40;
    %jmp t_0;
    .scope S_0x5cee211b5e40;
t_1 ;
    %load/vec4 v0x5cee211b6480_0;
    %load/vec4 v0x5cee211b7710_0;
    %inv;
    %and;
    %store/vec4 v0x5cee211b6040_0, 0, 1;
    %load/vec4 v0x5cee211b7650_0;
    %load/vec4 v0x5cee211b7590_0;
    %or;
    %load/vec4 v0x5cee211b6040_0;
    %or;
    %store/vec4 v0x5cee211b7930_0, 0, 1;
    %load/vec4 v0x5cee211b7650_0;
    %load/vec4 v0x5cee211b7590_0;
    %or;
    %load/vec4 v0x5cee211b6040_0;
    %or;
    %store/vec4 v0x5cee211b7870_0, 0, 1;
    %load/vec4 v0x5cee211b7650_0;
    %store/vec4 v0x5cee211b61e0_0, 0, 1;
    %load/vec4 v0x5cee211b6480_0;
    %store/vec4 v0x5cee211b6120_0, 0, 1;
    %end;
    .scope S_0x5cee211b5900;
t_0 %join;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5cee2115e390;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cee211beb00_0, 0, 1;
T_19.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5cee211beb00_0;
    %inv;
    %store/vec4 v0x5cee211beb00_0, 0, 1;
    %jmp T_19.0;
    %end;
    .thread T_19;
    .scope S_0x5cee2115e390;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cee211bf4b0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5cee211bf4b0_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_0x5cee2115e390;
T_21 ;
    %vpi_call/w 4 66 "$dumpfile", "rv_pl_tb.vcd" {0 0 0};
    %vpi_call/w 4 67 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5cee211a9330 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cee211beba0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cee211bf2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5cee211bf220_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_0x5cee2115e390;
T_22 ;
    %wait E_0x5cee2112ea50;
    %load/vec4 v0x5cee211bf4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v0x5cee211beba0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5cee211beba0_0, 0, 32;
    %load/vec4 v0x5cee211b7930_0;
    %load/vec4 v0x5cee211bf2e0_0;
    %cmp/ne;
    %jmp/0xz  T_22.2, 6;
    %vpi_call/w 4 79 "$display", "CYCLE %0d: stallF=%b", v0x5cee211beba0_0, v0x5cee211b7930_0 {0 0 0};
T_22.2 ;
    %load/vec4 v0x5cee211b7930_0;
    %store/vec4 v0x5cee211bf2e0_0, 0, 1;
    %load/vec4 v0x5cee211b61e0_0;
    %load/vec4 v0x5cee211bf220_0;
    %cmp/ne;
    %jmp/0xz  T_22.4, 6;
    %vpi_call/w 4 83 "$display", "CYCLE %0d: FlushE=%b", v0x5cee211beba0_0, v0x5cee211b61e0_0 {0 0 0};
T_22.4 ;
    %load/vec4 v0x5cee211b61e0_0;
    %store/vec4 v0x5cee211bf220_0, 0, 1;
    %load/vec4 v0x5cee211b62b0_0;
    %cmpi/ne 0, 0, 2;
    %flag_mov 8, 6;
    %load/vec4 v0x5cee211b63b0_0;
    %cmpi/ne 0, 0, 2;
    %flag_or 6, 8;
    %jmp/0xz  T_22.6, 6;
    %vpi_call/w 4 89 "$display", "CYCLE %0d: ForwardAE=%b ForwardBE=%b", v0x5cee211beba0_0, v0x5cee211b62b0_0, v0x5cee211b63b0_0 {0 0 0};
T_22.6 ;
    %load/vec4 v0x5cee211bb8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.8, 8;
    %vpi_call/w 4 94 "$display", "CYCLE %0d: E_PCSrc=1 E_pcTarget=%h E_pc=%h", v0x5cee211beba0_0, v0x5cee211bc990_0, v0x5cee211bc8a0_0 {0 0 0};
T_22.8 ;
    %load/vec4 v0x5cee211bd110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.10, 8;
    %vpi_call/w 4 99 "$display", "CYCLE %0d: MEMWRITE addr=%h data=%h", v0x5cee211beba0_0, v0x5cee211bd050_0, v0x5cee211bd450_0 {0 0 0};
T_22.10 ;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5cee2115e390;
T_23 ;
    %wait E_0x5cee2112ea50;
    %load/vec4 v0x5cee211bf4b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %vpi_call/w 4 107 "$display", "CYCLE %0d: D_instr=%h D_MemWrite=%b | E_Rd=%0d E_RegWrite=%b E_MemWrite=%b | M_Rd=%0d M_RegWrite=%b M_MemWrite=%b", v0x5cee211beba0_0, v0x5cee211badd0_0, v0x5cee211ba6f0_0, v0x5cee211bbb70_0, v0x5cee211bbc30_0, v0x5cee211bb800_0, v0x5cee211bd1b0_0, v0x5cee211bd310_0, v0x5cee211bd110_0 {0 0 0};
T_23.0 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x5cee2115e390;
T_24 ;
    %wait E_0x5cee2112ea50;
    %load/vec4 v0x5cee211bf4b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cee211bee00_0, 0, 32;
T_24.2 ;
    %load/vec4 v0x5cee211bee00_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_24.3, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 3, v0x5cee211bee00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cee211bf080, 0, 4;
    %load/vec4 v0x5cee211bee00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5cee211bee00_0, 0, 32;
    %jmp T_24.2;
T_24.3 ;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0x5cee211be890_0, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cee211bee00_0, 0, 32;
T_24.4 ;
    %load/vec4 v0x5cee211bee00_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_24.5, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 3, v0x5cee211bee00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cee211befc0, 0, 4;
    %load/vec4 v0x5cee211bee00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5cee211bee00_0, 0, 32;
    %jmp T_24.4;
T_24.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cee211bee00_0, 0, 32;
T_24.6 ;
    %load/vec4 v0x5cee211bee00_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_24.7, 5;
    %pushi/vec4 4294967295, 0, 32;
    %ix/getv/s 3, v0x5cee211bee00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cee211bed40, 0, 4;
    %load/vec4 v0x5cee211bee00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5cee211bee00_0, 0, 32;
    %jmp T_24.6;
T_24.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cee211bee00_0, 0, 32;
T_24.8 ;
    %load/vec4 v0x5cee211bee00_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_24.9, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x5cee211bee00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cee211bec80, 0, 4;
    %load/vec4 v0x5cee211bee00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5cee211bee00_0, 0, 32;
    %jmp T_24.8;
T_24.9 ;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x5cee211be600_0;
    %parti/s 30, 2, 3;
    %pad/u 32;
    %store/vec4 v0x5cee211beee0_0, 0, 32;
    %load/vec4 v0x5cee211beee0_0;
    %cmpi/u 256, 0, 32;
    %jmp/0xz  T_24.10, 5;
    %ix/getv 4, v0x5cee211beee0_0;
    %load/vec4a v0x5cee211befc0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cee211bf080, 0, 4;
    %jmp T_24.11;
T_24.10 ;
    %pushi/vec4 19, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cee211bf080, 0, 4;
T_24.11 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5cee211bee00_0, 0, 32;
T_24.12 ;
    %load/vec4 v0x5cee211bee00_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_24.13, 5;
    %load/vec4 v0x5cee211bee00_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x5cee211bf080, 4;
    %ix/getv/s 3, v0x5cee211bee00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cee211bf080, 0, 4;
    %load/vec4 v0x5cee211bee00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5cee211bee00_0, 0, 32;
    %jmp T_24.12;
T_24.13 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5cee211bf080, 4;
    %assign/vec4 v0x5cee211be520_0, 0;
    %load/vec4 v0x5cee211be750_0;
    %parti/s 30, 2, 3;
    %pad/u 32;
    %store/vec4 v0x5cee211bf140_0, 0, 32;
    %load/vec4 v0x5cee211be7f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.14, 8;
    %load/vec4 v0x5cee211bf140_0;
    %cmpi/u 256, 0, 32;
    %jmp/0xz  T_24.16, 5;
    %load/vec4 v0x5cee211be9f0_0;
    %ix/getv 3, v0x5cee211bf140_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cee211bed40, 0, 4;
T_24.16 ;
T_24.14 ;
    %load/vec4 v0x5cee211bf140_0;
    %cmpi/u 256, 0, 32;
    %jmp/0xz  T_24.18, 5;
    %ix/getv 4, v0x5cee211bf140_0;
    %load/vec4a v0x5cee211bed40, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cee211bec80, 0, 4;
    %jmp T_24.19;
T_24.18 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cee211bec80, 0, 4;
T_24.19 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x5cee211bee00_0, 0, 32;
T_24.20 ;
    %load/vec4 v0x5cee211bee00_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz T_24.21, 5;
    %load/vec4 v0x5cee211bee00_0;
    %pad/s 33;
    %subi 1, 0, 33;
    %ix/vec4/s 4;
    %load/vec4a v0x5cee211bec80, 4;
    %ix/getv/s 3, v0x5cee211bee00_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5cee211bec80, 0, 4;
    %load/vec4 v0x5cee211bee00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5cee211bee00_0, 0, 32;
    %jmp T_24.20;
T_24.21 ;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x5cee211bec80, 4;
    %assign/vec4 v0x5cee211be890_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5cee2115e390;
T_25 ;
    %delay 30000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cee211bee00_0, 0, 32;
T_25.0 ;
    %load/vec4 v0x5cee211bee00_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_25.1, 5;
    %pushi/vec4 19, 0, 32;
    %ix/getv/s 4, v0x5cee211bee00_0;
    %store/vec4a v0x5cee211befc0, 4, 0;
    %load/vec4 v0x5cee211bee00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5cee211bee00_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5cee211bee00_0, 0, 32;
T_25.2 ;
    %load/vec4 v0x5cee211bee00_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_25.3, 5;
    %pushi/vec4 4294967295, 0, 32;
    %ix/getv/s 4, v0x5cee211bee00_0;
    %store/vec4a v0x5cee211bed40, 4, 0;
    %load/vec4 v0x5cee211bee00_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5cee211bee00_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %pushi/vec4 147, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cee211befc0, 4, 0;
    %pushi/vec4 275, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cee211befc0, 4, 0;
    %pushi/vec4 1081491, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cee211befc0, 4, 0;
    %pushi/vec4 3146131, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cee211befc0, 4, 0;
    %pushi/vec4 1, 0, 5;
    %pushi/vec4 3, 0, 5;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x5cee211a9090_0, 0, 32;
    %store/vec4 v0x5cee211a9250_0, 0, 5;
    %store/vec4 v0x5cee211a9170_0, 0, 5;
    %callf/vec4 TD_rv_pl_bram_latency_tb.make_beq, S_0x5cee211a8990;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cee211befc0, 4, 0;
    %pushi/vec4 1114387, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cee211befc0, 4, 0;
    %pushi/vec4 0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %pushi/vec4 4294967280, 0, 32;
    %store/vec4 v0x5cee211a9090_0, 0, 32;
    %store/vec4 v0x5cee211a9250_0, 0, 5;
    %store/vec4 v0x5cee211a9170_0, 0, 5;
    %callf/vec4 TD_rv_pl_bram_latency_tb.make_beq, S_0x5cee211a8990;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cee211befc0, 4, 0;
    %pushi/vec4 1056803, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cee211befc0, 4, 0;
    %pushi/vec4 2105891, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cee211befc0, 4, 0;
    %pushi/vec4 99, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5cee211befc0, 4, 0;
    %delay 3000000, 0;
    %vpi_call/w 4 200 "$display", "--- SIM RESULT ---" {0 0 0};
    %vpi_call/w 4 201 "$display", "dmem[0] = %0d (expect 3)", &A<v0x5cee211bed40, 0> {0 0 0};
    %vpi_call/w 4 202 "$display", "dmem[1] = %0d (expect 0)", &A<v0x5cee211bed40, 1> {0 0 0};
    %vpi_call/w 4 203 "$finish" {0 0 0};
    %end;
    .thread T_25;
# The file index is used to find the file name in the following table.
:file_names 19;
    "N/A";
    "<interactive>";
    "-";
    "Pipelined Processor/multiplexer.v";
    "Pipelined Processor/sim/rv_pl_bram_latency_tb.v";
    "Pipelined Processor/top_module.v";
    "Pipelined Processor/IF_ID.v";
    "Pipelined Processor/ID_EX.v";
    "Pipelined Processor/EX_MA.v";
    "Pipelined Processor/MA_WB.v";
    "Pipelined Processor/reg_file.v";
    "Pipelined Processor/controller.v";
    "Pipelined Processor/ALU_Decoder.v";
    "Pipelined Processor/main_decoder.v";
    "Pipelined Processor/extend_unit.v";
    "Pipelined Processor/hazard_unit.v";
    "Pipelined Processor/alu.v";
    "Pipelined Processor/generic_building_blocks.v";
    "Pipelined Processor/program_counter.v";
