// Seed: 2835060366
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  inout wire id_18;
  output wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  output wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  output wand id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_6 = {-1, id_7};
  final $clog2(39);
  ;
endmodule
module module_1 (
    output wand id_0,
    input tri1 id_1,
    input tri0 id_2,
    input supply1 id_3,
    input supply0 id_4,
    input supply1 id_5
    , id_22,
    input tri0 id_6,
    output wand id_7,
    output tri1 id_8,
    output supply0 id_9,
    output tri id_10,
    output wand id_11,
    input wire id_12,
    input tri1 id_13,
    input tri0 id_14,
    input wire id_15,
    input tri1 id_16,
    input supply1 id_17,
    input wand id_18,
    input supply0 id_19,
    input supply1 id_20
);
  wire id_23;
  assign id_22#(-1'h0 == 1, 1) = -1;
  module_0 modCall_1 (
      id_22,
      id_23,
      id_23,
      id_22,
      id_22,
      id_23,
      id_22,
      id_23,
      id_23,
      id_23,
      id_22,
      id_22,
      id_22,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23,
      id_23
  );
endmodule
