// Seed: 3638757139
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  output wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_12;
endmodule
module module_1 (
    input uwire id_0,
    output supply0 id_1,
    input tri id_2,
    input wand id_3,
    input supply0 id_4,
    input supply0 id_5,
    output supply1 id_6,
    output supply0 id_7
);
  tri id_9;
  always @(id_3 == id_2 < id_9, posedge 1) #1;
  module_0(
      id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9, id_9
  );
endmodule
