// Seed: 1621232379
module module_0;
  bit id_1;
  assign module_1.id_6 = 0;
  always @(id_1 or posedge id_1) if (1) id_1 <= #1 -1;
  wire id_2;
  assign id_1 = (id_2 ? id_1 : -1'b0);
endmodule
module module_1 #(
    parameter id_10 = 32'd17,
    parameter id_2  = 32'd18,
    parameter id_5  = 32'd45,
    parameter id_7  = 32'd83,
    parameter id_8  = 32'd73
) (
    output wire id_0,
    output supply1 id_1,
    input uwire _id_2,
    output supply0 id_3,
    input supply0 id_4,
    output wire _id_5,
    output tri1 id_6,
    input supply0 _id_7,
    input wire _id_8
    , _id_10
);
  assign id_1 = id_4;
  module_0 modCall_1 ();
  logic [-1 : id_5] id_11;
  wire [id_8 : id_10] id_12 = id_7;
  logic id_13;
  wire id_14;
  ;
  integer [-1 : id_2] id_15;
  ;
  supply1 ["" : id_7] id_16 = -1;
endmodule
