
NixieClock3.1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000064f4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000918  08006684  08006684  00007684  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006f9c  08006f9c  0000806c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006f9c  08006f9c  00007f9c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006fa4  08006fa4  0000806c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006fa4  08006fa4  00007fa4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006fa8  08006fa8  00007fa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08006fac  00008000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000938  2000006c  08007018  0000806c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200009a4  08007018  000089a4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000806c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010076  00000000  00000000  0000809c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000029b2  00000000  00000000  00018112  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c70  00000000  00000000  0001aac8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000986  00000000  00000000  0001b738  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00021a25  00000000  00000000  0001c0be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010491  00000000  00000000  0003dae3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c7be4  00000000  00000000  0004df74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00115b58  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000385c  00000000  00000000  00115b9c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000068  00000000  00000000  001193f8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800666c 	.word	0x0800666c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	0800666c 	.word	0x0800666c

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__gedf2>:
 80005f8:	f04f 3cff 	mov.w	ip, #4294967295
 80005fc:	e006      	b.n	800060c <__cmpdf2+0x4>
 80005fe:	bf00      	nop

08000600 <__ledf2>:
 8000600:	f04f 0c01 	mov.w	ip, #1
 8000604:	e002      	b.n	800060c <__cmpdf2+0x4>
 8000606:	bf00      	nop

08000608 <__cmpdf2>:
 8000608:	f04f 0c01 	mov.w	ip, #1
 800060c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000610:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000614:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000618:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800061c:	bf18      	it	ne
 800061e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000622:	d01b      	beq.n	800065c <__cmpdf2+0x54>
 8000624:	b001      	add	sp, #4
 8000626:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800062a:	bf0c      	ite	eq
 800062c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000630:	ea91 0f03 	teqne	r1, r3
 8000634:	bf02      	ittt	eq
 8000636:	ea90 0f02 	teqeq	r0, r2
 800063a:	2000      	moveq	r0, #0
 800063c:	4770      	bxeq	lr
 800063e:	f110 0f00 	cmn.w	r0, #0
 8000642:	ea91 0f03 	teq	r1, r3
 8000646:	bf58      	it	pl
 8000648:	4299      	cmppl	r1, r3
 800064a:	bf08      	it	eq
 800064c:	4290      	cmpeq	r0, r2
 800064e:	bf2c      	ite	cs
 8000650:	17d8      	asrcs	r0, r3, #31
 8000652:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000656:	f040 0001 	orr.w	r0, r0, #1
 800065a:	4770      	bx	lr
 800065c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000660:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000664:	d102      	bne.n	800066c <__cmpdf2+0x64>
 8000666:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800066a:	d107      	bne.n	800067c <__cmpdf2+0x74>
 800066c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000670:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000674:	d1d6      	bne.n	8000624 <__cmpdf2+0x1c>
 8000676:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800067a:	d0d3      	beq.n	8000624 <__cmpdf2+0x1c>
 800067c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000680:	4770      	bx	lr
 8000682:	bf00      	nop

08000684 <__aeabi_cdrcmple>:
 8000684:	4684      	mov	ip, r0
 8000686:	4610      	mov	r0, r2
 8000688:	4662      	mov	r2, ip
 800068a:	468c      	mov	ip, r1
 800068c:	4619      	mov	r1, r3
 800068e:	4663      	mov	r3, ip
 8000690:	e000      	b.n	8000694 <__aeabi_cdcmpeq>
 8000692:	bf00      	nop

08000694 <__aeabi_cdcmpeq>:
 8000694:	b501      	push	{r0, lr}
 8000696:	f7ff ffb7 	bl	8000608 <__cmpdf2>
 800069a:	2800      	cmp	r0, #0
 800069c:	bf48      	it	mi
 800069e:	f110 0f00 	cmnmi.w	r0, #0
 80006a2:	bd01      	pop	{r0, pc}

080006a4 <__aeabi_dcmpeq>:
 80006a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006a8:	f7ff fff4 	bl	8000694 <__aeabi_cdcmpeq>
 80006ac:	bf0c      	ite	eq
 80006ae:	2001      	moveq	r0, #1
 80006b0:	2000      	movne	r0, #0
 80006b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80006b6:	bf00      	nop

080006b8 <__aeabi_dcmplt>:
 80006b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006bc:	f7ff ffea 	bl	8000694 <__aeabi_cdcmpeq>
 80006c0:	bf34      	ite	cc
 80006c2:	2001      	movcc	r0, #1
 80006c4:	2000      	movcs	r0, #0
 80006c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80006ca:	bf00      	nop

080006cc <__aeabi_dcmple>:
 80006cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006d0:	f7ff ffe0 	bl	8000694 <__aeabi_cdcmpeq>
 80006d4:	bf94      	ite	ls
 80006d6:	2001      	movls	r0, #1
 80006d8:	2000      	movhi	r0, #0
 80006da:	f85d fb08 	ldr.w	pc, [sp], #8
 80006de:	bf00      	nop

080006e0 <__aeabi_dcmpge>:
 80006e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006e4:	f7ff ffce 	bl	8000684 <__aeabi_cdrcmple>
 80006e8:	bf94      	ite	ls
 80006ea:	2001      	movls	r0, #1
 80006ec:	2000      	movhi	r0, #0
 80006ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80006f2:	bf00      	nop

080006f4 <__aeabi_dcmpgt>:
 80006f4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80006f8:	f7ff ffc4 	bl	8000684 <__aeabi_cdrcmple>
 80006fc:	bf34      	ite	cc
 80006fe:	2001      	movcc	r0, #1
 8000700:	2000      	movcs	r0, #0
 8000702:	f85d fb08 	ldr.w	pc, [sp], #8
 8000706:	bf00      	nop

08000708 <__aeabi_uldivmod>:
 8000708:	b953      	cbnz	r3, 8000720 <__aeabi_uldivmod+0x18>
 800070a:	b94a      	cbnz	r2, 8000720 <__aeabi_uldivmod+0x18>
 800070c:	2900      	cmp	r1, #0
 800070e:	bf08      	it	eq
 8000710:	2800      	cmpeq	r0, #0
 8000712:	bf1c      	itt	ne
 8000714:	f04f 31ff 	movne.w	r1, #4294967295
 8000718:	f04f 30ff 	movne.w	r0, #4294967295
 800071c:	f000 b988 	b.w	8000a30 <__aeabi_idiv0>
 8000720:	f1ad 0c08 	sub.w	ip, sp, #8
 8000724:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000728:	f000 f806 	bl	8000738 <__udivmoddi4>
 800072c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000730:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000734:	b004      	add	sp, #16
 8000736:	4770      	bx	lr

08000738 <__udivmoddi4>:
 8000738:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800073c:	9d08      	ldr	r5, [sp, #32]
 800073e:	468e      	mov	lr, r1
 8000740:	4604      	mov	r4, r0
 8000742:	4688      	mov	r8, r1
 8000744:	2b00      	cmp	r3, #0
 8000746:	d14a      	bne.n	80007de <__udivmoddi4+0xa6>
 8000748:	428a      	cmp	r2, r1
 800074a:	4617      	mov	r7, r2
 800074c:	d962      	bls.n	8000814 <__udivmoddi4+0xdc>
 800074e:	fab2 f682 	clz	r6, r2
 8000752:	b14e      	cbz	r6, 8000768 <__udivmoddi4+0x30>
 8000754:	f1c6 0320 	rsb	r3, r6, #32
 8000758:	fa01 f806 	lsl.w	r8, r1, r6
 800075c:	fa20 f303 	lsr.w	r3, r0, r3
 8000760:	40b7      	lsls	r7, r6
 8000762:	ea43 0808 	orr.w	r8, r3, r8
 8000766:	40b4      	lsls	r4, r6
 8000768:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800076c:	fa1f fc87 	uxth.w	ip, r7
 8000770:	fbb8 f1fe 	udiv	r1, r8, lr
 8000774:	0c23      	lsrs	r3, r4, #16
 8000776:	fb0e 8811 	mls	r8, lr, r1, r8
 800077a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800077e:	fb01 f20c 	mul.w	r2, r1, ip
 8000782:	429a      	cmp	r2, r3
 8000784:	d909      	bls.n	800079a <__udivmoddi4+0x62>
 8000786:	18fb      	adds	r3, r7, r3
 8000788:	f101 30ff 	add.w	r0, r1, #4294967295
 800078c:	f080 80ea 	bcs.w	8000964 <__udivmoddi4+0x22c>
 8000790:	429a      	cmp	r2, r3
 8000792:	f240 80e7 	bls.w	8000964 <__udivmoddi4+0x22c>
 8000796:	3902      	subs	r1, #2
 8000798:	443b      	add	r3, r7
 800079a:	1a9a      	subs	r2, r3, r2
 800079c:	b2a3      	uxth	r3, r4
 800079e:	fbb2 f0fe 	udiv	r0, r2, lr
 80007a2:	fb0e 2210 	mls	r2, lr, r0, r2
 80007a6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80007aa:	fb00 fc0c 	mul.w	ip, r0, ip
 80007ae:	459c      	cmp	ip, r3
 80007b0:	d909      	bls.n	80007c6 <__udivmoddi4+0x8e>
 80007b2:	18fb      	adds	r3, r7, r3
 80007b4:	f100 32ff 	add.w	r2, r0, #4294967295
 80007b8:	f080 80d6 	bcs.w	8000968 <__udivmoddi4+0x230>
 80007bc:	459c      	cmp	ip, r3
 80007be:	f240 80d3 	bls.w	8000968 <__udivmoddi4+0x230>
 80007c2:	443b      	add	r3, r7
 80007c4:	3802      	subs	r0, #2
 80007c6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80007ca:	eba3 030c 	sub.w	r3, r3, ip
 80007ce:	2100      	movs	r1, #0
 80007d0:	b11d      	cbz	r5, 80007da <__udivmoddi4+0xa2>
 80007d2:	40f3      	lsrs	r3, r6
 80007d4:	2200      	movs	r2, #0
 80007d6:	e9c5 3200 	strd	r3, r2, [r5]
 80007da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80007de:	428b      	cmp	r3, r1
 80007e0:	d905      	bls.n	80007ee <__udivmoddi4+0xb6>
 80007e2:	b10d      	cbz	r5, 80007e8 <__udivmoddi4+0xb0>
 80007e4:	e9c5 0100 	strd	r0, r1, [r5]
 80007e8:	2100      	movs	r1, #0
 80007ea:	4608      	mov	r0, r1
 80007ec:	e7f5      	b.n	80007da <__udivmoddi4+0xa2>
 80007ee:	fab3 f183 	clz	r1, r3
 80007f2:	2900      	cmp	r1, #0
 80007f4:	d146      	bne.n	8000884 <__udivmoddi4+0x14c>
 80007f6:	4573      	cmp	r3, lr
 80007f8:	d302      	bcc.n	8000800 <__udivmoddi4+0xc8>
 80007fa:	4282      	cmp	r2, r0
 80007fc:	f200 8105 	bhi.w	8000a0a <__udivmoddi4+0x2d2>
 8000800:	1a84      	subs	r4, r0, r2
 8000802:	eb6e 0203 	sbc.w	r2, lr, r3
 8000806:	2001      	movs	r0, #1
 8000808:	4690      	mov	r8, r2
 800080a:	2d00      	cmp	r5, #0
 800080c:	d0e5      	beq.n	80007da <__udivmoddi4+0xa2>
 800080e:	e9c5 4800 	strd	r4, r8, [r5]
 8000812:	e7e2      	b.n	80007da <__udivmoddi4+0xa2>
 8000814:	2a00      	cmp	r2, #0
 8000816:	f000 8090 	beq.w	800093a <__udivmoddi4+0x202>
 800081a:	fab2 f682 	clz	r6, r2
 800081e:	2e00      	cmp	r6, #0
 8000820:	f040 80a4 	bne.w	800096c <__udivmoddi4+0x234>
 8000824:	1a8a      	subs	r2, r1, r2
 8000826:	0c03      	lsrs	r3, r0, #16
 8000828:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800082c:	b280      	uxth	r0, r0
 800082e:	b2bc      	uxth	r4, r7
 8000830:	2101      	movs	r1, #1
 8000832:	fbb2 fcfe 	udiv	ip, r2, lr
 8000836:	fb0e 221c 	mls	r2, lr, ip, r2
 800083a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800083e:	fb04 f20c 	mul.w	r2, r4, ip
 8000842:	429a      	cmp	r2, r3
 8000844:	d907      	bls.n	8000856 <__udivmoddi4+0x11e>
 8000846:	18fb      	adds	r3, r7, r3
 8000848:	f10c 38ff 	add.w	r8, ip, #4294967295
 800084c:	d202      	bcs.n	8000854 <__udivmoddi4+0x11c>
 800084e:	429a      	cmp	r2, r3
 8000850:	f200 80e0 	bhi.w	8000a14 <__udivmoddi4+0x2dc>
 8000854:	46c4      	mov	ip, r8
 8000856:	1a9b      	subs	r3, r3, r2
 8000858:	fbb3 f2fe 	udiv	r2, r3, lr
 800085c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000860:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000864:	fb02 f404 	mul.w	r4, r2, r4
 8000868:	429c      	cmp	r4, r3
 800086a:	d907      	bls.n	800087c <__udivmoddi4+0x144>
 800086c:	18fb      	adds	r3, r7, r3
 800086e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000872:	d202      	bcs.n	800087a <__udivmoddi4+0x142>
 8000874:	429c      	cmp	r4, r3
 8000876:	f200 80ca 	bhi.w	8000a0e <__udivmoddi4+0x2d6>
 800087a:	4602      	mov	r2, r0
 800087c:	1b1b      	subs	r3, r3, r4
 800087e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000882:	e7a5      	b.n	80007d0 <__udivmoddi4+0x98>
 8000884:	f1c1 0620 	rsb	r6, r1, #32
 8000888:	408b      	lsls	r3, r1
 800088a:	fa22 f706 	lsr.w	r7, r2, r6
 800088e:	431f      	orrs	r7, r3
 8000890:	fa0e f401 	lsl.w	r4, lr, r1
 8000894:	fa20 f306 	lsr.w	r3, r0, r6
 8000898:	fa2e fe06 	lsr.w	lr, lr, r6
 800089c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80008a0:	4323      	orrs	r3, r4
 80008a2:	fa00 f801 	lsl.w	r8, r0, r1
 80008a6:	fa1f fc87 	uxth.w	ip, r7
 80008aa:	fbbe f0f9 	udiv	r0, lr, r9
 80008ae:	0c1c      	lsrs	r4, r3, #16
 80008b0:	fb09 ee10 	mls	lr, r9, r0, lr
 80008b4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80008b8:	fb00 fe0c 	mul.w	lr, r0, ip
 80008bc:	45a6      	cmp	lr, r4
 80008be:	fa02 f201 	lsl.w	r2, r2, r1
 80008c2:	d909      	bls.n	80008d8 <__udivmoddi4+0x1a0>
 80008c4:	193c      	adds	r4, r7, r4
 80008c6:	f100 3aff 	add.w	sl, r0, #4294967295
 80008ca:	f080 809c 	bcs.w	8000a06 <__udivmoddi4+0x2ce>
 80008ce:	45a6      	cmp	lr, r4
 80008d0:	f240 8099 	bls.w	8000a06 <__udivmoddi4+0x2ce>
 80008d4:	3802      	subs	r0, #2
 80008d6:	443c      	add	r4, r7
 80008d8:	eba4 040e 	sub.w	r4, r4, lr
 80008dc:	fa1f fe83 	uxth.w	lr, r3
 80008e0:	fbb4 f3f9 	udiv	r3, r4, r9
 80008e4:	fb09 4413 	mls	r4, r9, r3, r4
 80008e8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80008ec:	fb03 fc0c 	mul.w	ip, r3, ip
 80008f0:	45a4      	cmp	ip, r4
 80008f2:	d908      	bls.n	8000906 <__udivmoddi4+0x1ce>
 80008f4:	193c      	adds	r4, r7, r4
 80008f6:	f103 3eff 	add.w	lr, r3, #4294967295
 80008fa:	f080 8082 	bcs.w	8000a02 <__udivmoddi4+0x2ca>
 80008fe:	45a4      	cmp	ip, r4
 8000900:	d97f      	bls.n	8000a02 <__udivmoddi4+0x2ca>
 8000902:	3b02      	subs	r3, #2
 8000904:	443c      	add	r4, r7
 8000906:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800090a:	eba4 040c 	sub.w	r4, r4, ip
 800090e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000912:	4564      	cmp	r4, ip
 8000914:	4673      	mov	r3, lr
 8000916:	46e1      	mov	r9, ip
 8000918:	d362      	bcc.n	80009e0 <__udivmoddi4+0x2a8>
 800091a:	d05f      	beq.n	80009dc <__udivmoddi4+0x2a4>
 800091c:	b15d      	cbz	r5, 8000936 <__udivmoddi4+0x1fe>
 800091e:	ebb8 0203 	subs.w	r2, r8, r3
 8000922:	eb64 0409 	sbc.w	r4, r4, r9
 8000926:	fa04 f606 	lsl.w	r6, r4, r6
 800092a:	fa22 f301 	lsr.w	r3, r2, r1
 800092e:	431e      	orrs	r6, r3
 8000930:	40cc      	lsrs	r4, r1
 8000932:	e9c5 6400 	strd	r6, r4, [r5]
 8000936:	2100      	movs	r1, #0
 8000938:	e74f      	b.n	80007da <__udivmoddi4+0xa2>
 800093a:	fbb1 fcf2 	udiv	ip, r1, r2
 800093e:	0c01      	lsrs	r1, r0, #16
 8000940:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000944:	b280      	uxth	r0, r0
 8000946:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800094a:	463b      	mov	r3, r7
 800094c:	4638      	mov	r0, r7
 800094e:	463c      	mov	r4, r7
 8000950:	46b8      	mov	r8, r7
 8000952:	46be      	mov	lr, r7
 8000954:	2620      	movs	r6, #32
 8000956:	fbb1 f1f7 	udiv	r1, r1, r7
 800095a:	eba2 0208 	sub.w	r2, r2, r8
 800095e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000962:	e766      	b.n	8000832 <__udivmoddi4+0xfa>
 8000964:	4601      	mov	r1, r0
 8000966:	e718      	b.n	800079a <__udivmoddi4+0x62>
 8000968:	4610      	mov	r0, r2
 800096a:	e72c      	b.n	80007c6 <__udivmoddi4+0x8e>
 800096c:	f1c6 0220 	rsb	r2, r6, #32
 8000970:	fa2e f302 	lsr.w	r3, lr, r2
 8000974:	40b7      	lsls	r7, r6
 8000976:	40b1      	lsls	r1, r6
 8000978:	fa20 f202 	lsr.w	r2, r0, r2
 800097c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000980:	430a      	orrs	r2, r1
 8000982:	fbb3 f8fe 	udiv	r8, r3, lr
 8000986:	b2bc      	uxth	r4, r7
 8000988:	fb0e 3318 	mls	r3, lr, r8, r3
 800098c:	0c11      	lsrs	r1, r2, #16
 800098e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000992:	fb08 f904 	mul.w	r9, r8, r4
 8000996:	40b0      	lsls	r0, r6
 8000998:	4589      	cmp	r9, r1
 800099a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800099e:	b280      	uxth	r0, r0
 80009a0:	d93e      	bls.n	8000a20 <__udivmoddi4+0x2e8>
 80009a2:	1879      	adds	r1, r7, r1
 80009a4:	f108 3cff 	add.w	ip, r8, #4294967295
 80009a8:	d201      	bcs.n	80009ae <__udivmoddi4+0x276>
 80009aa:	4589      	cmp	r9, r1
 80009ac:	d81f      	bhi.n	80009ee <__udivmoddi4+0x2b6>
 80009ae:	eba1 0109 	sub.w	r1, r1, r9
 80009b2:	fbb1 f9fe 	udiv	r9, r1, lr
 80009b6:	fb09 f804 	mul.w	r8, r9, r4
 80009ba:	fb0e 1119 	mls	r1, lr, r9, r1
 80009be:	b292      	uxth	r2, r2
 80009c0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80009c4:	4542      	cmp	r2, r8
 80009c6:	d229      	bcs.n	8000a1c <__udivmoddi4+0x2e4>
 80009c8:	18ba      	adds	r2, r7, r2
 80009ca:	f109 31ff 	add.w	r1, r9, #4294967295
 80009ce:	d2c4      	bcs.n	800095a <__udivmoddi4+0x222>
 80009d0:	4542      	cmp	r2, r8
 80009d2:	d2c2      	bcs.n	800095a <__udivmoddi4+0x222>
 80009d4:	f1a9 0102 	sub.w	r1, r9, #2
 80009d8:	443a      	add	r2, r7
 80009da:	e7be      	b.n	800095a <__udivmoddi4+0x222>
 80009dc:	45f0      	cmp	r8, lr
 80009de:	d29d      	bcs.n	800091c <__udivmoddi4+0x1e4>
 80009e0:	ebbe 0302 	subs.w	r3, lr, r2
 80009e4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80009e8:	3801      	subs	r0, #1
 80009ea:	46e1      	mov	r9, ip
 80009ec:	e796      	b.n	800091c <__udivmoddi4+0x1e4>
 80009ee:	eba7 0909 	sub.w	r9, r7, r9
 80009f2:	4449      	add	r1, r9
 80009f4:	f1a8 0c02 	sub.w	ip, r8, #2
 80009f8:	fbb1 f9fe 	udiv	r9, r1, lr
 80009fc:	fb09 f804 	mul.w	r8, r9, r4
 8000a00:	e7db      	b.n	80009ba <__udivmoddi4+0x282>
 8000a02:	4673      	mov	r3, lr
 8000a04:	e77f      	b.n	8000906 <__udivmoddi4+0x1ce>
 8000a06:	4650      	mov	r0, sl
 8000a08:	e766      	b.n	80008d8 <__udivmoddi4+0x1a0>
 8000a0a:	4608      	mov	r0, r1
 8000a0c:	e6fd      	b.n	800080a <__udivmoddi4+0xd2>
 8000a0e:	443b      	add	r3, r7
 8000a10:	3a02      	subs	r2, #2
 8000a12:	e733      	b.n	800087c <__udivmoddi4+0x144>
 8000a14:	f1ac 0c02 	sub.w	ip, ip, #2
 8000a18:	443b      	add	r3, r7
 8000a1a:	e71c      	b.n	8000856 <__udivmoddi4+0x11e>
 8000a1c:	4649      	mov	r1, r9
 8000a1e:	e79c      	b.n	800095a <__udivmoddi4+0x222>
 8000a20:	eba1 0109 	sub.w	r1, r1, r9
 8000a24:	46c4      	mov	ip, r8
 8000a26:	fbb1 f9fe 	udiv	r9, r1, lr
 8000a2a:	fb09 f804 	mul.w	r8, r9, r4
 8000a2e:	e7c4      	b.n	80009ba <__udivmoddi4+0x282>

08000a30 <__aeabi_idiv0>:
 8000a30:	4770      	bx	lr
 8000a32:	bf00      	nop

08000a34 <uartSend>:
char *LED_OFF = "<p>LED1 Status: OFF</p><a class=\"button button-on\" href=\"/ledon\">ON</a>";
char *Terminate = "</body></html>";


static void uartSend (char *str)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	b082      	sub	sp, #8
 8000a38:	af00      	add	r7, sp, #0
 8000a3a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(wifi_uart, (uint8_t *) str, strlen (str), 1000);
 8000a3c:	6878      	ldr	r0, [r7, #4]
 8000a3e:	f7ff fbc7 	bl	80001d0 <strlen>
 8000a42:	4603      	mov	r3, r0
 8000a44:	b29a      	uxth	r2, r3
 8000a46:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a4a:	6879      	ldr	r1, [r7, #4]
 8000a4c:	4803      	ldr	r0, [pc, #12]	@ (8000a5c <uartSend+0x28>)
 8000a4e:	f003 fe65 	bl	800471c <HAL_UART_Transmit>
}
 8000a52:	bf00      	nop
 8000a54:	3708      	adds	r7, #8
 8000a56:	46bd      	mov	sp, r7
 8000a58:	bd80      	pop	{r7, pc}
 8000a5a:	bf00      	nop
 8000a5c:	200000d0 	.word	0x200000d0

08000a60 <debugLog>:

static void debugLog (char *str)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	b082      	sub	sp, #8
 8000a64:	af00      	add	r7, sp, #0
 8000a66:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(pc_uart, (uint8_t *) str, strlen (str), 1000);
 8000a68:	6878      	ldr	r0, [r7, #4]
 8000a6a:	f7ff fbb1 	bl	80001d0 <strlen>
 8000a6e:	4603      	mov	r3, r0
 8000a70:	b29a      	uxth	r2, r3
 8000a72:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a76:	6879      	ldr	r1, [r7, #4]
 8000a78:	4803      	ldr	r0, [pc, #12]	@ (8000a88 <debugLog+0x28>)
 8000a7a:	f003 fe4f 	bl	800471c <HAL_UART_Transmit>
}
 8000a7e:	bf00      	nop
 8000a80:	3708      	adds	r7, #8
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bd80      	pop	{r7, pc}
 8000a86:	bf00      	nop
 8000a88:	20000158 	.word	0x20000158

08000a8c <ESP_Init>:

/*****************************************************************************************************************************************/

int ESP_Init (char *SSID, char *PASSWD)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b098      	sub	sp, #96	@ 0x60
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
 8000a94:	6039      	str	r1, [r7, #0]
	char data[80];

	Ringbuf_Init();
 8000a96:	f001 f82b 	bl	8001af0 <Ringbuf_Init>

//	uartSend("AT+RST\r\n");
	debugLog("STARTING.");
 8000a9a:	486e      	ldr	r0, [pc, #440]	@ (8000c54 <ESP_Init+0x1c8>)
 8000a9c:	f7ff ffe0 	bl	8000a60 <debugLog>
	for (int i=0; i<5; i++)
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8000aa4:	e009      	b.n	8000aba <ESP_Init+0x2e>
	{
		debugLog(".");
 8000aa6:	486c      	ldr	r0, [pc, #432]	@ (8000c58 <ESP_Init+0x1cc>)
 8000aa8:	f7ff ffda 	bl	8000a60 <debugLog>
		HAL_Delay(1000);
 8000aac:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000ab0:	f001 fb64 	bl	800217c <HAL_Delay>
	for (int i=0; i<5; i++)
 8000ab4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000ab6:	3301      	adds	r3, #1
 8000ab8:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8000aba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000abc:	2b04      	cmp	r3, #4
 8000abe:	ddf2      	ble.n	8000aa6 <ESP_Init+0x1a>
	}

	/********* AT **********/
	uartSend("AT\r\n");
 8000ac0:	4866      	ldr	r0, [pc, #408]	@ (8000c5c <ESP_Init+0x1d0>)
 8000ac2:	f7ff ffb7 	bl	8000a34 <uartSend>
	if(isConfirmed(1000) != 1)
 8000ac6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000aca:	f001 f87b 	bl	8001bc4 <isConfirmed>
 8000ace:	4603      	mov	r3, r0
 8000ad0:	2b01      	cmp	r3, #1
 8000ad2:	d004      	beq.n	8000ade <ESP_Init+0x52>
	{
		debugLog("failed at AT\r\n");
 8000ad4:	4862      	ldr	r0, [pc, #392]	@ (8000c60 <ESP_Init+0x1d4>)
 8000ad6:	f7ff ffc3 	bl	8000a60 <debugLog>
		return 0;
 8000ada:	2300      	movs	r3, #0
 8000adc:	e0b5      	b.n	8000c4a <ESP_Init+0x1be>
	}
	debugLog("AT---->OK\r\n");
 8000ade:	4861      	ldr	r0, [pc, #388]	@ (8000c64 <ESP_Init+0x1d8>)
 8000ae0:	f7ff ffbe 	bl	8000a60 <debugLog>
	HAL_Delay (1000);
 8000ae4:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000ae8:	f001 fb48 	bl	800217c <HAL_Delay>

	/********* AT+CWMODE=1 **********/
	uartSend("AT+CWMODE=1\r\n");
 8000aec:	485e      	ldr	r0, [pc, #376]	@ (8000c68 <ESP_Init+0x1dc>)
 8000aee:	f7ff ffa1 	bl	8000a34 <uartSend>
	if(isConfirmed(2000) != 1)
 8000af2:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000af6:	f001 f865 	bl	8001bc4 <isConfirmed>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b01      	cmp	r3, #1
 8000afe:	d004      	beq.n	8000b0a <ESP_Init+0x7e>
	{
		debugLog("failed at CWMODE\r\n");
 8000b00:	485a      	ldr	r0, [pc, #360]	@ (8000c6c <ESP_Init+0x1e0>)
 8000b02:	f7ff ffad 	bl	8000a60 <debugLog>
		return 0;
 8000b06:	2300      	movs	r3, #0
 8000b08:	e09f      	b.n	8000c4a <ESP_Init+0x1be>
	}
	debugLog("CW MODE---->1\r\n");
 8000b0a:	4859      	ldr	r0, [pc, #356]	@ (8000c70 <ESP_Init+0x1e4>)
 8000b0c:	f7ff ffa8 	bl	8000a60 <debugLog>
	HAL_Delay (1000);
 8000b10:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000b14:	f001 fb32 	bl	800217c <HAL_Delay>

	HAL_IWDG_Refresh(&hiwdg);//*************************************************************************************************** watchdog refresh, k√©sleltetett resethez
 8000b18:	4856      	ldr	r0, [pc, #344]	@ (8000c74 <ESP_Init+0x1e8>)
 8000b1a:	f002 f8e6 	bl	8002cea <HAL_IWDG_Refresh>
	/********* AT+CWJAP="SSID","PASSWD" **********/
	debugLog("connecting... to the provided AP\r\n");
 8000b1e:	4856      	ldr	r0, [pc, #344]	@ (8000c78 <ESP_Init+0x1ec>)
 8000b20:	f7ff ff9e 	bl	8000a60 <debugLog>
	sprintf (data, "AT+CWJAP=\"%s\",\"%s\"\r\n", SSID, PASSWD);
 8000b24:	f107 0008 	add.w	r0, r7, #8
 8000b28:	683b      	ldr	r3, [r7, #0]
 8000b2a:	687a      	ldr	r2, [r7, #4]
 8000b2c:	4953      	ldr	r1, [pc, #332]	@ (8000c7c <ESP_Init+0x1f0>)
 8000b2e:	f005 f8fd 	bl	8005d2c <siprintf>
	uartSend(data);
 8000b32:	f107 0308 	add.w	r3, r7, #8
 8000b36:	4618      	mov	r0, r3
 8000b38:	f7ff ff7c 	bl	8000a34 <uartSend>
	if(waitFor("GOT IP", 10000) != 1)
 8000b3c:	f242 7110 	movw	r1, #10000	@ 0x2710
 8000b40:	484f      	ldr	r0, [pc, #316]	@ (8000c80 <ESP_Init+0x1f4>)
 8000b42:	f001 f863 	bl	8001c0c <waitFor>
 8000b46:	4603      	mov	r3, r0
 8000b48:	2b01      	cmp	r3, #1
 8000b4a:	d004      	beq.n	8000b56 <ESP_Init+0xca>
	{
		debugLog("failed to connect to the provided SSID\r\n");
 8000b4c:	484d      	ldr	r0, [pc, #308]	@ (8000c84 <ESP_Init+0x1f8>)
 8000b4e:	f7ff ff87 	bl	8000a60 <debugLog>
		return 0;
 8000b52:	2300      	movs	r3, #0
 8000b54:	e079      	b.n	8000c4a <ESP_Init+0x1be>
	}
	sprintf (data, "Connected to,\"%s\"\r\n", SSID);
 8000b56:	f107 0308 	add.w	r3, r7, #8
 8000b5a:	687a      	ldr	r2, [r7, #4]
 8000b5c:	494a      	ldr	r1, [pc, #296]	@ (8000c88 <ESP_Init+0x1fc>)
 8000b5e:	4618      	mov	r0, r3
 8000b60:	f005 f8e4 	bl	8005d2c <siprintf>
	debugLog(data);
 8000b64:	f107 0308 	add.w	r3, r7, #8
 8000b68:	4618      	mov	r0, r3
 8000b6a:	f7ff ff79 	bl	8000a60 <debugLog>
	debugLog("Waiting for 5 seconds\r\n");
 8000b6e:	4847      	ldr	r0, [pc, #284]	@ (8000c8c <ESP_Init+0x200>)
 8000b70:	f7ff ff76 	bl	8000a60 <debugLog>
	HAL_IWDG_Refresh(&hiwdg);
 8000b74:	483f      	ldr	r0, [pc, #252]	@ (8000c74 <ESP_Init+0x1e8>)
 8000b76:	f002 f8b8 	bl	8002cea <HAL_IWDG_Refresh>
	/* send dummy */
//	uartSend("AT\r\n");
	HAL_Delay (4000);
 8000b7a:	f44f 607a 	mov.w	r0, #4000	@ 0xfa0
 8000b7e:	f001 fafd 	bl	800217c <HAL_Delay>
	HAL_IWDG_Refresh(&hiwdg);
 8000b82:	483c      	ldr	r0, [pc, #240]	@ (8000c74 <ESP_Init+0x1e8>)
 8000b84:	f002 f8b1 	bl	8002cea <HAL_IWDG_Refresh>
	/* sending dummy data */
	Ringbuf_Reset();
 8000b88:	f000 ffee 	bl	8001b68 <Ringbuf_Reset>
	HAL_Delay (1000);
 8000b8c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000b90:	f001 faf4 	bl	800217c <HAL_Delay>



	/********* AT+CIFSR **********/
	uartSend("AT+CIFSR\r\n");
 8000b94:	483e      	ldr	r0, [pc, #248]	@ (8000c90 <ESP_Init+0x204>)
 8000b96:	f7ff ff4d 	bl	8000a34 <uartSend>
	if (waitFor("CIFSR:STAIP,\"", 5000) != 1)
 8000b9a:	f241 3188 	movw	r1, #5000	@ 0x1388
 8000b9e:	483d      	ldr	r0, [pc, #244]	@ (8000c94 <ESP_Init+0x208>)
 8000ba0:	f001 f834 	bl	8001c0c <waitFor>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b01      	cmp	r3, #1
 8000ba8:	d004      	beq.n	8000bb4 <ESP_Init+0x128>
	{
		debugLog("failed to get the STATIC IP Step 1\r\n");
 8000baa:	483b      	ldr	r0, [pc, #236]	@ (8000c98 <ESP_Init+0x20c>)
 8000bac:	f7ff ff58 	bl	8000a60 <debugLog>
		return 0;
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	e04a      	b.n	8000c4a <ESP_Init+0x1be>
	}
	if (copyUpto("\"",buffer, 3000) != 1)
 8000bb4:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 8000bb8:	4938      	ldr	r1, [pc, #224]	@ (8000c9c <ESP_Init+0x210>)
 8000bba:	4839      	ldr	r0, [pc, #228]	@ (8000ca0 <ESP_Init+0x214>)
 8000bbc:	f001 f8c2 	bl	8001d44 <copyUpto>
 8000bc0:	4603      	mov	r3, r0
 8000bc2:	2b01      	cmp	r3, #1
 8000bc4:	d004      	beq.n	8000bd0 <ESP_Init+0x144>
	{
		debugLog("failed to get the STATIC IP Step 2\r\n");
 8000bc6:	4837      	ldr	r0, [pc, #220]	@ (8000ca4 <ESP_Init+0x218>)
 8000bc8:	f7ff ff4a 	bl	8000a60 <debugLog>
		return 0;
 8000bcc:	2300      	movs	r3, #0
 8000bce:	e03c      	b.n	8000c4a <ESP_Init+0x1be>
	}
	if(isConfirmed(2000) != 1)
 8000bd0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8000bd4:	f000 fff6 	bl	8001bc4 <isConfirmed>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	2b01      	cmp	r3, #1
 8000bdc:	d004      	beq.n	8000be8 <ESP_Init+0x15c>
	{
		debugLog("failed to get the STATIC IP Step 3\r\n");
 8000bde:	4832      	ldr	r0, [pc, #200]	@ (8000ca8 <ESP_Init+0x21c>)
 8000be0:	f7ff ff3e 	bl	8000a60 <debugLog>
		return 0;
 8000be4:	2300      	movs	r3, #0
 8000be6:	e030      	b.n	8000c4a <ESP_Init+0x1be>
	}
	int len = strlen (buffer);
 8000be8:	482c      	ldr	r0, [pc, #176]	@ (8000c9c <ESP_Init+0x210>)
 8000bea:	f7ff faf1 	bl	80001d0 <strlen>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	65bb      	str	r3, [r7, #88]	@ 0x58
	buffer[len-1] = '\0';
 8000bf2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000bf4:	3b01      	subs	r3, #1
 8000bf6:	4a29      	ldr	r2, [pc, #164]	@ (8000c9c <ESP_Init+0x210>)
 8000bf8:	2100      	movs	r1, #0
 8000bfa:	54d1      	strb	r1, [r2, r3]
	sprintf (data, "IP ADDR: %s\r\n", buffer);
 8000bfc:	f107 0308 	add.w	r3, r7, #8
 8000c00:	4a26      	ldr	r2, [pc, #152]	@ (8000c9c <ESP_Init+0x210>)
 8000c02:	492a      	ldr	r1, [pc, #168]	@ (8000cac <ESP_Init+0x220>)
 8000c04:	4618      	mov	r0, r3
 8000c06:	f005 f891 	bl	8005d2c <siprintf>
	debugLog(data);
 8000c0a:	f107 0308 	add.w	r3, r7, #8
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f7ff ff26 	bl	8000a60 <debugLog>
	HAL_Delay (1000);
 8000c14:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000c18:	f001 fab0 	bl	800217c <HAL_Delay>

	/********* NTP **********/
	uartSend("AT+CIPSNTPCFG=1,0,\"pool.ntp.org\"\r\n");
 8000c1c:	4824      	ldr	r0, [pc, #144]	@ (8000cb0 <ESP_Init+0x224>)
 8000c1e:	f7ff ff09 	bl	8000a34 <uartSend>
	if(isConfirmed(1000) != 1)
 8000c22:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000c26:	f000 ffcd 	bl	8001bc4 <isConfirmed>
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	2b01      	cmp	r3, #1
 8000c2e:	d004      	beq.n	8000c3a <ESP_Init+0x1ae>
	{
		debugLog("failed at NTP\r\n");
 8000c30:	4820      	ldr	r0, [pc, #128]	@ (8000cb4 <ESP_Init+0x228>)
 8000c32:	f7ff ff15 	bl	8000a60 <debugLog>
		return 0;
 8000c36:	2300      	movs	r3, #0
 8000c38:	e007      	b.n	8000c4a <ESP_Init+0x1be>
	}
	debugLog("CIPNTP--->OK\r\n");
 8000c3a:	481f      	ldr	r0, [pc, #124]	@ (8000cb8 <ESP_Init+0x22c>)
 8000c3c:	f7ff ff10 	bl	8000a60 <debugLog>
	HAL_Delay (1000);
 8000c40:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000c44:	f001 fa9a 	bl	800217c <HAL_Delay>
	}
	debugLog("CIPSERVER---->OK\r\n");

	debugLog("Now Connect to the IP ADRESS\r\n");
*/
	return 1;
 8000c48:	2301      	movs	r3, #1

}
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	3760      	adds	r7, #96	@ 0x60
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}
 8000c52:	bf00      	nop
 8000c54:	08006a88 	.word	0x08006a88
 8000c58:	08006a94 	.word	0x08006a94
 8000c5c:	08006a98 	.word	0x08006a98
 8000c60:	08006aa0 	.word	0x08006aa0
 8000c64:	08006ab0 	.word	0x08006ab0
 8000c68:	08006abc 	.word	0x08006abc
 8000c6c:	08006acc 	.word	0x08006acc
 8000c70:	08006ae0 	.word	0x08006ae0
 8000c74:	2000009c 	.word	0x2000009c
 8000c78:	08006af0 	.word	0x08006af0
 8000c7c:	08006b14 	.word	0x08006b14
 8000c80:	08006b2c 	.word	0x08006b2c
 8000c84:	08006b34 	.word	0x08006b34
 8000c88:	08006b60 	.word	0x08006b60
 8000c8c:	08006b74 	.word	0x08006b74
 8000c90:	08006b8c 	.word	0x08006b8c
 8000c94:	08006b98 	.word	0x08006b98
 8000c98:	08006ba8 	.word	0x08006ba8
 8000c9c:	20000088 	.word	0x20000088
 8000ca0:	08006bd0 	.word	0x08006bd0
 8000ca4:	08006bd4 	.word	0x08006bd4
 8000ca8:	08006bfc 	.word	0x08006bfc
 8000cac:	08006c24 	.word	0x08006c24
 8000cb0:	08006c34 	.word	0x08006c34
 8000cb4:	08006c58 	.word	0x08006c58
 8000cb8:	08006c68 	.word	0x08006c68

08000cbc <AskTime>:

RTC_TimeTypeDef AskTime(void)
{
 8000cbc:	b5b0      	push	{r4, r5, r7, lr}
 8000cbe:	b092      	sub	sp, #72	@ 0x48
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
	char timeH[2];
	char timeM[2];
	char timeS[2];
	RTC_TimeTypeDef Time;

	uartSend("AT+CIPSNTPTIME?\r\n");
 8000cc4:	482d      	ldr	r0, [pc, #180]	@ (8000d7c <AskTime+0xc0>)
 8000cc6:	f7ff feb5 	bl	8000a34 <uartSend>
	while (!(getAfter("+CIPSNTPTIME:", 24, time, 1000)));
 8000cca:	bf00      	nop
 8000ccc:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8000cd0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000cd4:	2118      	movs	r1, #24
 8000cd6:	482a      	ldr	r0, [pc, #168]	@ (8000d80 <AskTime+0xc4>)
 8000cd8:	f001 f8d4 	bl	8001e84 <getAfter>
 8000cdc:	4603      	mov	r3, r0
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d0f4      	beq.n	8000ccc <AskTime+0x10>
	if(isConfirmed(1000) != 1)
 8000ce2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000ce6:	f000 ff6d 	bl	8001bc4 <isConfirmed>
 8000cea:	4603      	mov	r3, r0
 8000cec:	2b01      	cmp	r3, #1
 8000cee:	d002      	beq.n	8000cf6 <AskTime+0x3a>
	{
		debugLog("failed at GetTime\r\n");
 8000cf0:	4824      	ldr	r0, [pc, #144]	@ (8000d84 <AskTime+0xc8>)
 8000cf2:	f7ff feb5 	bl	8000a60 <debugLog>

	}
	debugLog("Time--->OK\r\n");
 8000cf6:	4824      	ldr	r0, [pc, #144]	@ (8000d88 <AskTime+0xcc>)
 8000cf8:	f7ff feb2 	bl	8000a60 <debugLog>

	timeH[0]=time[11];
 8000cfc:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000d00:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	timeH[1]=time[12];
 8000d04:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8000d08:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	timeM[0]=time[14];
 8000d0c:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8000d10:	f887 3020 	strb.w	r3, [r7, #32]
	timeM[1]=time[15];
 8000d14:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000d18:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
	timeS[0]=time[17];
 8000d1c:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8000d20:	773b      	strb	r3, [r7, #28]
	timeS[1]=time[18];
 8000d22:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8000d26:	777b      	strb	r3, [r7, #29]
//  Time.Hours =int_to_bcd((atoi(timeH)+1));
//	Time.Minutes =int_to_bcd(atoi(timeM));
//	Time.Seconds =int_to_bcd(atoi(timeS));
  	Time.Hours =atoi(timeH)+1;
 8000d28:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	f004 ff74 	bl	8005c1a <atoi>
 8000d32:	4603      	mov	r3, r0
 8000d34:	b2db      	uxtb	r3, r3
 8000d36:	3301      	adds	r3, #1
 8000d38:	b2db      	uxtb	r3, r3
 8000d3a:	723b      	strb	r3, [r7, #8]
	Time.Minutes =atoi(timeM);
 8000d3c:	f107 0320 	add.w	r3, r7, #32
 8000d40:	4618      	mov	r0, r3
 8000d42:	f004 ff6a 	bl	8005c1a <atoi>
 8000d46:	4603      	mov	r3, r0
 8000d48:	b2db      	uxtb	r3, r3
 8000d4a:	727b      	strb	r3, [r7, #9]
	Time.Seconds =atoi(timeS);
 8000d4c:	f107 031c 	add.w	r3, r7, #28
 8000d50:	4618      	mov	r0, r3
 8000d52:	f004 ff62 	bl	8005c1a <atoi>
 8000d56:	4603      	mov	r3, r0
 8000d58:	b2db      	uxtb	r3, r3
 8000d5a:	72bb      	strb	r3, [r7, #10]
	HAL_Delay(1);//csak debug miatt
 8000d5c:	2001      	movs	r0, #1
 8000d5e:	f001 fa0d 	bl	800217c <HAL_Delay>
	return Time;
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	461d      	mov	r5, r3
 8000d66:	f107 0408 	add.w	r4, r7, #8
 8000d6a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000d6c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000d6e:	6823      	ldr	r3, [r4, #0]
 8000d70:	602b      	str	r3, [r5, #0]
}
 8000d72:	6878      	ldr	r0, [r7, #4]
 8000d74:	3748      	adds	r7, #72	@ 0x48
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bdb0      	pop	{r4, r5, r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	08006c78 	.word	0x08006c78
 8000d80:	08006c8c 	.word	0x08006c8c
 8000d84:	08006c9c 	.word	0x08006c9c
 8000d88:	08006cb0 	.word	0x08006cb0

08000d8c <int_to_bcd>:
static void MX_RTC_Init(void);
static void MX_USART1_UART_Init(void);
static void MX_IWDG_Init(void);
/* USER CODE BEGIN PFP */
uint8_t int_to_bcd(uint8_t value)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	b083      	sub	sp, #12
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	4603      	mov	r3, r0
 8000d94:	71fb      	strb	r3, [r7, #7]
    return ((value / 10) << 4) | (value % 10);
 8000d96:	79fb      	ldrb	r3, [r7, #7]
 8000d98:	4a0e      	ldr	r2, [pc, #56]	@ (8000dd4 <int_to_bcd+0x48>)
 8000d9a:	fba2 2303 	umull	r2, r3, r2, r3
 8000d9e:	08db      	lsrs	r3, r3, #3
 8000da0:	b2db      	uxtb	r3, r3
 8000da2:	b25b      	sxtb	r3, r3
 8000da4:	011b      	lsls	r3, r3, #4
 8000da6:	b258      	sxtb	r0, r3
 8000da8:	79fa      	ldrb	r2, [r7, #7]
 8000daa:	4b0a      	ldr	r3, [pc, #40]	@ (8000dd4 <int_to_bcd+0x48>)
 8000dac:	fba3 1302 	umull	r1, r3, r3, r2
 8000db0:	08d9      	lsrs	r1, r3, #3
 8000db2:	460b      	mov	r3, r1
 8000db4:	009b      	lsls	r3, r3, #2
 8000db6:	440b      	add	r3, r1
 8000db8:	005b      	lsls	r3, r3, #1
 8000dba:	1ad3      	subs	r3, r2, r3
 8000dbc:	b2db      	uxtb	r3, r3
 8000dbe:	b25b      	sxtb	r3, r3
 8000dc0:	4303      	orrs	r3, r0
 8000dc2:	b25b      	sxtb	r3, r3
 8000dc4:	b2db      	uxtb	r3, r3
}
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	370c      	adds	r7, #12
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd0:	4770      	bx	lr
 8000dd2:	bf00      	nop
 8000dd4:	cccccccd 	.word	0xcccccccd

08000dd8 <bcd_to_int>:
int bcd_to_int(uint8_t bcd)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b083      	sub	sp, #12
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	4603      	mov	r3, r0
 8000de0:	71fb      	strb	r3, [r7, #7]
    return ((bcd >> 4) * 10) + (bcd & 0x0F);
 8000de2:	79fb      	ldrb	r3, [r7, #7]
 8000de4:	091b      	lsrs	r3, r3, #4
 8000de6:	b2db      	uxtb	r3, r3
 8000de8:	461a      	mov	r2, r3
 8000dea:	4613      	mov	r3, r2
 8000dec:	009b      	lsls	r3, r3, #2
 8000dee:	4413      	add	r3, r2
 8000df0:	005b      	lsls	r3, r3, #1
 8000df2:	461a      	mov	r2, r3
 8000df4:	79fb      	ldrb	r3, [r7, #7]
 8000df6:	f003 030f 	and.w	r3, r3, #15
 8000dfa:	4413      	add	r3, r2
}
 8000dfc:	4618      	mov	r0, r3
 8000dfe:	370c      	adds	r7, #12
 8000e00:	46bd      	mov	sp, r7
 8000e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e06:	4770      	bx	lr

08000e08 <SetRTC>:

void SetRTC(RTC_TimeTypeDef TimeSet,RTC_DateTypeDef DateSet)
{
 8000e08:	b084      	sub	sp, #16
 8000e0a:	b580      	push	{r7, lr}
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	f107 0c08 	add.w	ip, r7, #8
 8000e12:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	HAL_Delay(10);
 8000e16:	200a      	movs	r0, #10
 8000e18:	f001 f9b0 	bl	800217c <HAL_Delay>
	  TimeSet.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000e1c:	2300      	movs	r3, #0
 8000e1e:	617b      	str	r3, [r7, #20]
	  TimeSet.StoreOperation = RTC_STOREOPERATION_RESET;
 8000e20:	2300      	movs	r3, #0
 8000e22:	61bb      	str	r3, [r7, #24]
	  TimeSet.TimeFormat = RTC_HOURFORMAT_24  ;
 8000e24:	2300      	movs	r3, #0
 8000e26:	72fb      	strb	r3, [r7, #11]
    HAL_RTC_SetTime(&hrtc, &TimeSet, RTC_FORMAT_BIN);//binary setting !!!
 8000e28:	2200      	movs	r2, #0
 8000e2a:	f107 0108 	add.w	r1, r7, #8
 8000e2e:	4808      	ldr	r0, [pc, #32]	@ (8000e50 <SetRTC+0x48>)
 8000e30:	f003 f988 	bl	8004144 <HAL_RTC_SetTime>
    HAL_RTC_SetDate(&hrtc, &DateSet, RTC_FORMAT_BIN);
 8000e34:	f107 031c 	add.w	r3, r7, #28
 8000e38:	2200      	movs	r2, #0
 8000e3a:	4619      	mov	r1, r3
 8000e3c:	4804      	ldr	r0, [pc, #16]	@ (8000e50 <SetRTC+0x48>)
 8000e3e:	f003 fa7a 	bl	8004336 <HAL_RTC_SetDate>

}
 8000e42:	bf00      	nop
 8000e44:	46bd      	mov	sp, r7
 8000e46:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000e4a:	b004      	add	sp, #16
 8000e4c:	4770      	bx	lr
 8000e4e:	bf00      	nop
 8000e50:	200000ac 	.word	0x200000ac

08000e54 <ReadRTC>:

void ReadRTC(void)
{
 8000e54:	b5b0      	push	{r4, r5, r7, lr}
 8000e56:	b08a      	sub	sp, #40	@ 0x28
 8000e58:	af02      	add	r7, sp, #8
	char buffer[30];
	  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BCD);
 8000e5a:	2201      	movs	r2, #1
 8000e5c:	4918      	ldr	r1, [pc, #96]	@ (8000ec0 <ReadRTC+0x6c>)
 8000e5e:	4819      	ldr	r0, [pc, #100]	@ (8000ec4 <ReadRTC+0x70>)
 8000e60:	f003 fa0d 	bl	800427e <HAL_RTC_GetTime>
	  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BCD); //ez csak az√©rt kell, mert en√©lk√ºl meg√°ll az rtc
 8000e64:	2201      	movs	r2, #1
 8000e66:	4918      	ldr	r1, [pc, #96]	@ (8000ec8 <ReadRTC+0x74>)
 8000e68:	4816      	ldr	r0, [pc, #88]	@ (8000ec4 <ReadRTC+0x70>)
 8000e6a:	f003 faeb 	bl	8004444 <HAL_RTC_GetDate>
	  sprintf(buffer,"Time:%d:%d:%d\r\n",bcd_to_int(sTime.Hours),bcd_to_int(sTime.Minutes),bcd_to_int(sTime.Seconds));
 8000e6e:	4b14      	ldr	r3, [pc, #80]	@ (8000ec0 <ReadRTC+0x6c>)
 8000e70:	781b      	ldrb	r3, [r3, #0]
 8000e72:	4618      	mov	r0, r3
 8000e74:	f7ff ffb0 	bl	8000dd8 <bcd_to_int>
 8000e78:	4604      	mov	r4, r0
 8000e7a:	4b11      	ldr	r3, [pc, #68]	@ (8000ec0 <ReadRTC+0x6c>)
 8000e7c:	785b      	ldrb	r3, [r3, #1]
 8000e7e:	4618      	mov	r0, r3
 8000e80:	f7ff ffaa 	bl	8000dd8 <bcd_to_int>
 8000e84:	4605      	mov	r5, r0
 8000e86:	4b0e      	ldr	r3, [pc, #56]	@ (8000ec0 <ReadRTC+0x6c>)
 8000e88:	789b      	ldrb	r3, [r3, #2]
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f7ff ffa4 	bl	8000dd8 <bcd_to_int>
 8000e90:	4603      	mov	r3, r0
 8000e92:	4638      	mov	r0, r7
 8000e94:	9300      	str	r3, [sp, #0]
 8000e96:	462b      	mov	r3, r5
 8000e98:	4622      	mov	r2, r4
 8000e9a:	490c      	ldr	r1, [pc, #48]	@ (8000ecc <ReadRTC+0x78>)
 8000e9c:	f004 ff46 	bl	8005d2c <siprintf>
	  HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 100);
 8000ea0:	463b      	mov	r3, r7
 8000ea2:	4618      	mov	r0, r3
 8000ea4:	f7ff f994 	bl	80001d0 <strlen>
 8000ea8:	4603      	mov	r3, r0
 8000eaa:	b29a      	uxth	r2, r3
 8000eac:	4639      	mov	r1, r7
 8000eae:	2364      	movs	r3, #100	@ 0x64
 8000eb0:	4807      	ldr	r0, [pc, #28]	@ (8000ed0 <ReadRTC+0x7c>)
 8000eb2:	f003 fc33 	bl	800471c <HAL_UART_Transmit>
}
 8000eb6:	bf00      	nop
 8000eb8:	3720      	adds	r7, #32
 8000eba:	46bd      	mov	sp, r7
 8000ebc:	bdb0      	pop	{r4, r5, r7, pc}
 8000ebe:	bf00      	nop
 8000ec0:	20000228 	.word	0x20000228
 8000ec4:	200000ac 	.word	0x200000ac
 8000ec8:	2000023c 	.word	0x2000023c
 8000ecc:	08006df0 	.word	0x08006df0
 8000ed0:	20000158 	.word	0x20000158

08000ed4 <Display>:
void Display(int showtime)
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b082      	sub	sp, #8
 8000ed8:	af00      	add	r7, sp, #0
 8000eda:	6078      	str	r0, [r7, #4]
  	  HAL_Delay(showtime);
 8000edc:	687b      	ldr	r3, [r7, #4]
 8000ede:	4618      	mov	r0, r3
 8000ee0:	f001 f94c 	bl	800217c <HAL_Delay>
  	  //4-7 bitek a 10-es bcd helyi√©rt√©kek
	  HAL_GPIO_WritePin(GPIOA, A_Pin, BITVALUE(sTime.Hours,4));
 8000ee4:	4b8e      	ldr	r3, [pc, #568]	@ (8001120 <Display+0x24c>)
 8000ee6:	781b      	ldrb	r3, [r3, #0]
 8000ee8:	091b      	lsrs	r3, r3, #4
 8000eea:	b2db      	uxtb	r3, r3
 8000eec:	f003 0301 	and.w	r3, r3, #1
 8000ef0:	b2db      	uxtb	r3, r3
 8000ef2:	461a      	mov	r2, r3
 8000ef4:	2108      	movs	r1, #8
 8000ef6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000efa:	f001 fe73 	bl	8002be4 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, B_Pin, BITVALUE(sTime.Hours,5));
 8000efe:	4b88      	ldr	r3, [pc, #544]	@ (8001120 <Display+0x24c>)
 8000f00:	781b      	ldrb	r3, [r3, #0]
 8000f02:	095b      	lsrs	r3, r3, #5
 8000f04:	b2db      	uxtb	r3, r3
 8000f06:	f003 0301 	and.w	r3, r3, #1
 8000f0a:	b2db      	uxtb	r3, r3
 8000f0c:	461a      	mov	r2, r3
 8000f0e:	2110      	movs	r1, #16
 8000f10:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f14:	f001 fe66 	bl	8002be4 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, C_Pin, BITVALUE(sTime.Hours,6));
 8000f18:	4b81      	ldr	r3, [pc, #516]	@ (8001120 <Display+0x24c>)
 8000f1a:	781b      	ldrb	r3, [r3, #0]
 8000f1c:	099b      	lsrs	r3, r3, #6
 8000f1e:	b2db      	uxtb	r3, r3
 8000f20:	f003 0301 	and.w	r3, r3, #1
 8000f24:	b2db      	uxtb	r3, r3
 8000f26:	461a      	mov	r2, r3
 8000f28:	2120      	movs	r1, #32
 8000f2a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f2e:	f001 fe59 	bl	8002be4 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, D_Pin, BITVALUE(sTime.Hours,7));
 8000f32:	4b7b      	ldr	r3, [pc, #492]	@ (8001120 <Display+0x24c>)
 8000f34:	781b      	ldrb	r3, [r3, #0]
 8000f36:	09db      	lsrs	r3, r3, #7
 8000f38:	b2db      	uxtb	r3, r3
 8000f3a:	461a      	mov	r2, r3
 8000f3c:	2140      	movs	r1, #64	@ 0x40
 8000f3e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f42:	f001 fe4f 	bl	8002be4 <HAL_GPIO_WritePin>
	  if (showtime!=0)HAL_GPIO_WritePin(GPIOA, M1_Pin, 1);
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	2b00      	cmp	r3, #0
 8000f4a:	d006      	beq.n	8000f5a <Display+0x86>
 8000f4c:	2201      	movs	r2, #1
 8000f4e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f52:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f56:	f001 fe45 	bl	8002be4 <HAL_GPIO_WritePin>
	  HAL_Delay(showtime);
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	4618      	mov	r0, r3
 8000f5e:	f001 f90d 	bl	800217c <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOA, M1_Pin, 0);
 8000f62:	2200      	movs	r2, #0
 8000f64:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000f68:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f6c:	f001 fe3a 	bl	8002be4 <HAL_GPIO_WritePin>
	  //0-3 bitek az 1-es bcd helyi√©rt√©kek
	  HAL_GPIO_WritePin(GPIOA, A_Pin, BITVALUE(sTime.Hours,0));
 8000f70:	4b6b      	ldr	r3, [pc, #428]	@ (8001120 <Display+0x24c>)
 8000f72:	781b      	ldrb	r3, [r3, #0]
 8000f74:	f003 0301 	and.w	r3, r3, #1
 8000f78:	b2db      	uxtb	r3, r3
 8000f7a:	461a      	mov	r2, r3
 8000f7c:	2108      	movs	r1, #8
 8000f7e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f82:	f001 fe2f 	bl	8002be4 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, B_Pin, BITVALUE(sTime.Hours,1));
 8000f86:	4b66      	ldr	r3, [pc, #408]	@ (8001120 <Display+0x24c>)
 8000f88:	781b      	ldrb	r3, [r3, #0]
 8000f8a:	085b      	lsrs	r3, r3, #1
 8000f8c:	b2db      	uxtb	r3, r3
 8000f8e:	f003 0301 	and.w	r3, r3, #1
 8000f92:	b2db      	uxtb	r3, r3
 8000f94:	461a      	mov	r2, r3
 8000f96:	2110      	movs	r1, #16
 8000f98:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000f9c:	f001 fe22 	bl	8002be4 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, C_Pin, BITVALUE(sTime.Hours,2));
 8000fa0:	4b5f      	ldr	r3, [pc, #380]	@ (8001120 <Display+0x24c>)
 8000fa2:	781b      	ldrb	r3, [r3, #0]
 8000fa4:	089b      	lsrs	r3, r3, #2
 8000fa6:	b2db      	uxtb	r3, r3
 8000fa8:	f003 0301 	and.w	r3, r3, #1
 8000fac:	b2db      	uxtb	r3, r3
 8000fae:	461a      	mov	r2, r3
 8000fb0:	2120      	movs	r1, #32
 8000fb2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fb6:	f001 fe15 	bl	8002be4 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, D_Pin, BITVALUE(sTime.Hours,3));
 8000fba:	4b59      	ldr	r3, [pc, #356]	@ (8001120 <Display+0x24c>)
 8000fbc:	781b      	ldrb	r3, [r3, #0]
 8000fbe:	08db      	lsrs	r3, r3, #3
 8000fc0:	b2db      	uxtb	r3, r3
 8000fc2:	f003 0301 	and.w	r3, r3, #1
 8000fc6:	b2db      	uxtb	r3, r3
 8000fc8:	461a      	mov	r2, r3
 8000fca:	2140      	movs	r1, #64	@ 0x40
 8000fcc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fd0:	f001 fe08 	bl	8002be4 <HAL_GPIO_WritePin>
	  if (showtime!=0)HAL_GPIO_WritePin(GPIOA, M2_Pin, 1);
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d006      	beq.n	8000fe8 <Display+0x114>
 8000fda:	2201      	movs	r2, #1
 8000fdc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000fe0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000fe4:	f001 fdfe 	bl	8002be4 <HAL_GPIO_WritePin>
	  HAL_Delay(showtime);
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	4618      	mov	r0, r3
 8000fec:	f001 f8c6 	bl	800217c <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOA, M2_Pin, 0);
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000ff6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ffa:	f001 fdf3 	bl	8002be4 <HAL_GPIO_WritePin>
	  //4-7 bitek a 10-es bcd helyi√©rt√©kek
	  HAL_GPIO_WritePin(GPIOA, A_Pin, BITVALUE(sTime.Minutes,4));
 8000ffe:	4b48      	ldr	r3, [pc, #288]	@ (8001120 <Display+0x24c>)
 8001000:	785b      	ldrb	r3, [r3, #1]
 8001002:	091b      	lsrs	r3, r3, #4
 8001004:	b2db      	uxtb	r3, r3
 8001006:	f003 0301 	and.w	r3, r3, #1
 800100a:	b2db      	uxtb	r3, r3
 800100c:	461a      	mov	r2, r3
 800100e:	2108      	movs	r1, #8
 8001010:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001014:	f001 fde6 	bl	8002be4 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, B_Pin, BITVALUE(sTime.Minutes,5));
 8001018:	4b41      	ldr	r3, [pc, #260]	@ (8001120 <Display+0x24c>)
 800101a:	785b      	ldrb	r3, [r3, #1]
 800101c:	095b      	lsrs	r3, r3, #5
 800101e:	b2db      	uxtb	r3, r3
 8001020:	f003 0301 	and.w	r3, r3, #1
 8001024:	b2db      	uxtb	r3, r3
 8001026:	461a      	mov	r2, r3
 8001028:	2110      	movs	r1, #16
 800102a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800102e:	f001 fdd9 	bl	8002be4 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, C_Pin, BITVALUE(sTime.Minutes,6));
 8001032:	4b3b      	ldr	r3, [pc, #236]	@ (8001120 <Display+0x24c>)
 8001034:	785b      	ldrb	r3, [r3, #1]
 8001036:	099b      	lsrs	r3, r3, #6
 8001038:	b2db      	uxtb	r3, r3
 800103a:	f003 0301 	and.w	r3, r3, #1
 800103e:	b2db      	uxtb	r3, r3
 8001040:	461a      	mov	r2, r3
 8001042:	2120      	movs	r1, #32
 8001044:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001048:	f001 fdcc 	bl	8002be4 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, D_Pin, BITVALUE(sTime.Minutes,7));
 800104c:	4b34      	ldr	r3, [pc, #208]	@ (8001120 <Display+0x24c>)
 800104e:	785b      	ldrb	r3, [r3, #1]
 8001050:	09db      	lsrs	r3, r3, #7
 8001052:	b2db      	uxtb	r3, r3
 8001054:	461a      	mov	r2, r3
 8001056:	2140      	movs	r1, #64	@ 0x40
 8001058:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800105c:	f001 fdc2 	bl	8002be4 <HAL_GPIO_WritePin>
	  if (showtime!=0)HAL_GPIO_WritePin(GPIOA, M4_Pin, 1);
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	2b00      	cmp	r3, #0
 8001064:	d006      	beq.n	8001074 <Display+0x1a0>
 8001066:	2201      	movs	r2, #1
 8001068:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800106c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001070:	f001 fdb8 	bl	8002be4 <HAL_GPIO_WritePin>
	  HAL_Delay(showtime);
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	4618      	mov	r0, r3
 8001078:	f001 f880 	bl	800217c <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOA, M4_Pin, 0);
 800107c:	2200      	movs	r2, #0
 800107e:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001082:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001086:	f001 fdad 	bl	8002be4 <HAL_GPIO_WritePin>
	  //0-3 bitek az 1-es bcd helyi√©rt√©kek
	  HAL_GPIO_WritePin(GPIOA, A_Pin, BITVALUE(sTime.Minutes,0));
 800108a:	4b25      	ldr	r3, [pc, #148]	@ (8001120 <Display+0x24c>)
 800108c:	785b      	ldrb	r3, [r3, #1]
 800108e:	f003 0301 	and.w	r3, r3, #1
 8001092:	b2db      	uxtb	r3, r3
 8001094:	461a      	mov	r2, r3
 8001096:	2108      	movs	r1, #8
 8001098:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800109c:	f001 fda2 	bl	8002be4 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, B_Pin, BITVALUE(sTime.Minutes,1));
 80010a0:	4b1f      	ldr	r3, [pc, #124]	@ (8001120 <Display+0x24c>)
 80010a2:	785b      	ldrb	r3, [r3, #1]
 80010a4:	085b      	lsrs	r3, r3, #1
 80010a6:	b2db      	uxtb	r3, r3
 80010a8:	f003 0301 	and.w	r3, r3, #1
 80010ac:	b2db      	uxtb	r3, r3
 80010ae:	461a      	mov	r2, r3
 80010b0:	2110      	movs	r1, #16
 80010b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010b6:	f001 fd95 	bl	8002be4 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, C_Pin, BITVALUE(sTime.Minutes,2));
 80010ba:	4b19      	ldr	r3, [pc, #100]	@ (8001120 <Display+0x24c>)
 80010bc:	785b      	ldrb	r3, [r3, #1]
 80010be:	089b      	lsrs	r3, r3, #2
 80010c0:	b2db      	uxtb	r3, r3
 80010c2:	f003 0301 	and.w	r3, r3, #1
 80010c6:	b2db      	uxtb	r3, r3
 80010c8:	461a      	mov	r2, r3
 80010ca:	2120      	movs	r1, #32
 80010cc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010d0:	f001 fd88 	bl	8002be4 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, D_Pin, BITVALUE(sTime.Minutes,3));
 80010d4:	4b12      	ldr	r3, [pc, #72]	@ (8001120 <Display+0x24c>)
 80010d6:	785b      	ldrb	r3, [r3, #1]
 80010d8:	08db      	lsrs	r3, r3, #3
 80010da:	b2db      	uxtb	r3, r3
 80010dc:	f003 0301 	and.w	r3, r3, #1
 80010e0:	b2db      	uxtb	r3, r3
 80010e2:	461a      	mov	r2, r3
 80010e4:	2140      	movs	r1, #64	@ 0x40
 80010e6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010ea:	f001 fd7b 	bl	8002be4 <HAL_GPIO_WritePin>
	  if (showtime!=0)HAL_GPIO_WritePin(GPIOA, M3_Pin, 1);
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	2b00      	cmp	r3, #0
 80010f2:	d006      	beq.n	8001102 <Display+0x22e>
 80010f4:	2201      	movs	r2, #1
 80010f6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80010fa:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010fe:	f001 fd71 	bl	8002be4 <HAL_GPIO_WritePin>
	  HAL_Delay(showtime);
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	4618      	mov	r0, r3
 8001106:	f001 f839 	bl	800217c <HAL_Delay>
	  HAL_GPIO_WritePin(GPIOA, M3_Pin, 0);
 800110a:	2200      	movs	r2, #0
 800110c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001110:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001114:	f001 fd66 	bl	8002be4 <HAL_GPIO_WritePin>
}
 8001118:	bf00      	nop
 800111a:	3708      	adds	r7, #8
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}
 8001120:	20000228 	.word	0x20000228

08001124 <InitProc>:

void InitProc(void)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b088      	sub	sp, #32
 8001128:	af02      	add	r7, sp, #8
	  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BCD);
 800112a:	2201      	movs	r2, #1
 800112c:	4919      	ldr	r1, [pc, #100]	@ (8001194 <InitProc+0x70>)
 800112e:	481a      	ldr	r0, [pc, #104]	@ (8001198 <InitProc+0x74>)
 8001130:	f003 f8a5 	bl	800427e <HAL_RTC_GetTime>
	  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BCD); //ez csak az√©rt kell, mert en√©lk√ºl meg√°ll az rtc
 8001134:	2201      	movs	r2, #1
 8001136:	4919      	ldr	r1, [pc, #100]	@ (800119c <InitProc+0x78>)
 8001138:	4817      	ldr	r0, [pc, #92]	@ (8001198 <InitProc+0x74>)
 800113a:	f003 f983 	bl	8004444 <HAL_RTC_GetDate>

	  while(ESP_Init("Viva la Bajot","negyvenketto42")!=1)
 800113e:	e007      	b.n	8001150 <InitProc+0x2c>
	  {
	 	HAL_Delay(1000);//led villogjon minden pr√≥b√°lkoz√°sn√°l
 8001140:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001144:	f001 f81a 	bl	800217c <HAL_Delay>
	 	HAL_GPIO_TogglePin(GPIOB, LD3_Pin);
 8001148:	2108      	movs	r1, #8
 800114a:	4815      	ldr	r0, [pc, #84]	@ (80011a0 <InitProc+0x7c>)
 800114c:	f001 fd62 	bl	8002c14 <HAL_GPIO_TogglePin>
	  while(ESP_Init("Viva la Bajot","negyvenketto42")!=1)
 8001150:	4914      	ldr	r1, [pc, #80]	@ (80011a4 <InitProc+0x80>)
 8001152:	4815      	ldr	r0, [pc, #84]	@ (80011a8 <InitProc+0x84>)
 8001154:	f7ff fc9a 	bl	8000a8c <ESP_Init>
 8001158:	4603      	mov	r3, r0
 800115a:	2b01      	cmp	r3, #1
 800115c:	d1f0      	bne.n	8001140 <InitProc+0x1c>
	  }
	  HAL_Delay(1000);
 800115e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001162:	f001 f80b 	bl	800217c <HAL_Delay>
	  SetRTC(AskTime(),sDate);
 8001166:	1d3b      	adds	r3, r7, #4
 8001168:	4618      	mov	r0, r3
 800116a:	f7ff fda7 	bl	8000cbc <AskTime>
 800116e:	4b0b      	ldr	r3, [pc, #44]	@ (800119c <InitProc+0x78>)
 8001170:	681b      	ldr	r3, [r3, #0]
 8001172:	9301      	str	r3, [sp, #4]
 8001174:	697b      	ldr	r3, [r7, #20]
 8001176:	9300      	str	r3, [sp, #0]
 8001178:	1d3b      	adds	r3, r7, #4
 800117a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800117c:	f7ff fe44 	bl	8000e08 <SetRTC>
	  HAL_Delay(1000);
 8001180:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001184:	f000 fffa 	bl	800217c <HAL_Delay>
	  ReadRTC();
 8001188:	f7ff fe64 	bl	8000e54 <ReadRTC>
}
 800118c:	bf00      	nop
 800118e:	3718      	adds	r7, #24
 8001190:	46bd      	mov	sp, r7
 8001192:	bd80      	pop	{r7, pc}
 8001194:	20000228 	.word	0x20000228
 8001198:	200000ac 	.word	0x200000ac
 800119c:	2000023c 	.word	0x2000023c
 80011a0:	48000400 	.word	0x48000400
 80011a4:	08006e00 	.word	0x08006e00
 80011a8:	08006e10 	.word	0x08006e10

080011ac <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80011ac:	b5b0      	push	{r4, r5, r7, lr}
 80011ae:	b0a0      	sub	sp, #128	@ 0x80
 80011b0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80011b2:	f000 ff6e 	bl	8002092 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80011b6:	f000 f8f3 	bl	80013a0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80011ba:	f000 fa4d 	bl	8001658 <MX_GPIO_Init>
  MX_DMA_Init();
 80011be:	f000 fa2d 	bl	800161c <MX_DMA_Init>
  MX_USART2_UART_Init();
 80011c2:	f000 f9fb 	bl	80015bc <MX_USART2_UART_Init>
  MX_RTC_Init();
 80011c6:	f000 f96d 	bl	80014a4 <MX_RTC_Init>
  MX_USART1_UART_Init();
 80011ca:	f000 f9c7 	bl	800155c <MX_USART1_UART_Init>
  MX_IWDG_Init();
 80011ce:	f000 f94b 	bl	8001468 <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */
 char buffer[100]; // Buffer to hold time/date string
  int ledblink=0;
 80011d2:	2300      	movs	r3, #0
 80011d4:	677b      	str	r3, [r7, #116]	@ 0x74
  int readRTC=0;
 80011d6:	2300      	movs	r3, #0
 80011d8:	673b      	str	r3, [r7, #112]	@ 0x70
  int displaytime=2;
 80011da:	2302      	movs	r3, #2
 80011dc:	66fb      	str	r3, [r7, #108]	@ 0x6c
  int PH=0;
 80011de:	2300      	movs	r3, #0
 80011e0:	66bb      	str	r3, [r7, #104]	@ 0x68
  int H=0;
 80011e2:	2300      	movs	r3, #0
 80011e4:	667b      	str	r3, [r7, #100]	@ 0x64
  sDate.WeekDay = 1;
 80011e6:	4b65      	ldr	r3, [pc, #404]	@ (800137c <main+0x1d0>)
 80011e8:	2201      	movs	r2, #1
 80011ea:	701a      	strb	r2, [r3, #0]
  sDate.Month = 12;
 80011ec:	4b63      	ldr	r3, [pc, #396]	@ (800137c <main+0x1d0>)
 80011ee:	220c      	movs	r2, #12
 80011f0:	705a      	strb	r2, [r3, #1]
  sDate.Date = 29;
 80011f2:	4b62      	ldr	r3, [pc, #392]	@ (800137c <main+0x1d0>)
 80011f4:	221d      	movs	r2, #29
 80011f6:	709a      	strb	r2, [r3, #2]
  sDate.Year = 25;
 80011f8:	4b60      	ldr	r3, [pc, #384]	@ (800137c <main+0x1d0>)
 80011fa:	2219      	movs	r2, #25
 80011fc:	70da      	strb	r2, [r3, #3]
  InitProc();
 80011fe:	f7ff ff91 	bl	8001124 <InitProc>
  PH=bcd_to_int(sTime.Hours);
 8001202:	4b5f      	ldr	r3, [pc, #380]	@ (8001380 <main+0x1d4>)
 8001204:	781b      	ldrb	r3, [r3, #0]
 8001206:	4618      	mov	r0, r3
 8001208:	f7ff fde6 	bl	8000dd8 <bcd_to_int>
 800120c:	66b8      	str	r0, [r7, #104]	@ 0x68
  /* USER CODE BEGIN WHILE */
  while (1)

  {

	  readRTC++;
 800120e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001210:	3301      	adds	r3, #1
 8001212:	673b      	str	r3, [r7, #112]	@ 0x70

	  if (readRTC>RTCload){
 8001214:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8001216:	f7ff f985 	bl	8000524 <__aeabi_i2d>
 800121a:	4b5a      	ldr	r3, [pc, #360]	@ (8001384 <main+0x1d8>)
 800121c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001220:	f7ff fa68 	bl	80006f4 <__aeabi_dcmpgt>
 8001224:	4603      	mov	r3, r0
 8001226:	2b00      	cmp	r3, #0
 8001228:	d075      	beq.n	8001316 <main+0x16a>
		  HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BCD);
 800122a:	2201      	movs	r2, #1
 800122c:	4954      	ldr	r1, [pc, #336]	@ (8001380 <main+0x1d4>)
 800122e:	4856      	ldr	r0, [pc, #344]	@ (8001388 <main+0x1dc>)
 8001230:	f003 f825 	bl	800427e <HAL_RTC_GetTime>
		  HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BCD); //ez csak az√©rt kell, mert en√©lk√ºl meg√°ll az rtc
 8001234:	2201      	movs	r2, #1
 8001236:	4951      	ldr	r1, [pc, #324]	@ (800137c <main+0x1d0>)
 8001238:	4853      	ldr	r0, [pc, #332]	@ (8001388 <main+0x1dc>)
 800123a:	f003 f903 	bl	8004444 <HAL_RTC_GetDate>
		  sprintf(buffer,"Time:%d:%d:%d\r\n",bcd_to_int(sTime.Hours),bcd_to_int(sTime.Minutes),bcd_to_int(sTime.Seconds));
 800123e:	4b50      	ldr	r3, [pc, #320]	@ (8001380 <main+0x1d4>)
 8001240:	781b      	ldrb	r3, [r3, #0]
 8001242:	4618      	mov	r0, r3
 8001244:	f7ff fdc8 	bl	8000dd8 <bcd_to_int>
 8001248:	4604      	mov	r4, r0
 800124a:	4b4d      	ldr	r3, [pc, #308]	@ (8001380 <main+0x1d4>)
 800124c:	785b      	ldrb	r3, [r3, #1]
 800124e:	4618      	mov	r0, r3
 8001250:	f7ff fdc2 	bl	8000dd8 <bcd_to_int>
 8001254:	4605      	mov	r5, r0
 8001256:	4b4a      	ldr	r3, [pc, #296]	@ (8001380 <main+0x1d4>)
 8001258:	789b      	ldrb	r3, [r3, #2]
 800125a:	4618      	mov	r0, r3
 800125c:	f7ff fdbc 	bl	8000dd8 <bcd_to_int>
 8001260:	4603      	mov	r3, r0
 8001262:	4638      	mov	r0, r7
 8001264:	9300      	str	r3, [sp, #0]
 8001266:	462b      	mov	r3, r5
 8001268:	4622      	mov	r2, r4
 800126a:	4948      	ldr	r1, [pc, #288]	@ (800138c <main+0x1e0>)
 800126c:	f004 fd5e 	bl	8005d2c <siprintf>
		  HAL_UART_Transmit(&huart2, (uint8_t*)buffer, strlen(buffer), 100);
 8001270:	463b      	mov	r3, r7
 8001272:	4618      	mov	r0, r3
 8001274:	f7fe ffac 	bl	80001d0 <strlen>
 8001278:	4603      	mov	r3, r0
 800127a:	b29a      	uxth	r2, r3
 800127c:	4639      	mov	r1, r7
 800127e:	2364      	movs	r3, #100	@ 0x64
 8001280:	4843      	ldr	r0, [pc, #268]	@ (8001390 <main+0x1e4>)
 8001282:	f003 fa4b 	bl	800471c <HAL_UART_Transmit>
		  H=bcd_to_int(sTime.Hours);
 8001286:	4b3e      	ldr	r3, [pc, #248]	@ (8001380 <main+0x1d4>)
 8001288:	781b      	ldrb	r3, [r3, #0]
 800128a:	4618      	mov	r0, r3
 800128c:	f7ff fda4 	bl	8000dd8 <bcd_to_int>
 8001290:	6678      	str	r0, [r7, #100]	@ 0x64
		  if (bcd_to_int(sTime.Minutes)==13){sTime.Minutes=int_to_bcd(12);}//13talan√≠t√°s
 8001292:	4b3b      	ldr	r3, [pc, #236]	@ (8001380 <main+0x1d4>)
 8001294:	785b      	ldrb	r3, [r3, #1]
 8001296:	4618      	mov	r0, r3
 8001298:	f7ff fd9e 	bl	8000dd8 <bcd_to_int>
 800129c:	4603      	mov	r3, r0
 800129e:	2b0d      	cmp	r3, #13
 80012a0:	d106      	bne.n	80012b0 <main+0x104>
 80012a2:	200c      	movs	r0, #12
 80012a4:	f7ff fd72 	bl	8000d8c <int_to_bcd>
 80012a8:	4603      	mov	r3, r0
 80012aa:	461a      	mov	r2, r3
 80012ac:	4b34      	ldr	r3, [pc, #208]	@ (8001380 <main+0x1d4>)
 80012ae:	705a      	strb	r2, [r3, #1]
		  if (bcd_to_int(sTime.Hours)>24){while(1);}//ha 24 √≥r√°n√°l t√∂bbet mutat watchdog reset
 80012b0:	4b33      	ldr	r3, [pc, #204]	@ (8001380 <main+0x1d4>)
 80012b2:	781b      	ldrb	r3, [r3, #0]
 80012b4:	4618      	mov	r0, r3
 80012b6:	f7ff fd8f 	bl	8000dd8 <bcd_to_int>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b18      	cmp	r3, #24
 80012be:	dd01      	ble.n	80012c4 <main+0x118>
 80012c0:	bf00      	nop
 80012c2:	e7fd      	b.n	80012c0 <main+0x114>
		  if (H-PH!=0){ 						//ha aktu√°lis √≥ra-el≈ëz≈ë √≥ra =0 teh√°t megegyeznek akkor ne csin√°ljon semmit
 80012c4:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80012c6:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80012c8:	429a      	cmp	r2, r3
 80012ca:	d00d      	beq.n	80012e8 <main+0x13c>
			  if(H-PH==1){PH=H;}				//ha aktu√°lis √≥ra- el≈ëz≈ë √≥ra =1 akkor norm√°l √ºzem van, lementj√ºk
 80012cc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80012ce:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80012d0:	1ad3      	subs	r3, r2, r3
 80012d2:	2b01      	cmp	r3, #1
 80012d4:	d101      	bne.n	80012da <main+0x12e>
 80012d6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80012d8:	66bb      	str	r3, [r7, #104]	@ 0x68
			  if(H-PH<0){while(1);}				 //ha aktu√°lis √≥ra- el≈ëz≈ë √≥ra =negat√≠v sz√°m, akkor watchdog reset
 80012da:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 80012dc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80012de:	1ad3      	subs	r3, r2, r3
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	da01      	bge.n	80012e8 <main+0x13c>
 80012e4:	bf00      	nop
 80012e6:	e7fd      	b.n	80012e4 <main+0x138>
		 //     displaytime = 0;
		 // } else {				nem m≈±k√∂dik, nem kapcsol vissza valami√©rt!
		 //     displaytime = 2;
		 // }

		  if (bcd_to_int(sTime.Hours)>22 || bcd_to_int(sTime.Hours)<5){displaytime=0;}//kijelz≈ë kikapcsol√°s este 11 ut√°n vagyr√≥l m√≥dos√≠tva
 80012e8:	4b25      	ldr	r3, [pc, #148]	@ (8001380 <main+0x1d4>)
 80012ea:	781b      	ldrb	r3, [r3, #0]
 80012ec:	4618      	mov	r0, r3
 80012ee:	f7ff fd73 	bl	8000dd8 <bcd_to_int>
 80012f2:	4603      	mov	r3, r0
 80012f4:	2b16      	cmp	r3, #22
 80012f6:	dc07      	bgt.n	8001308 <main+0x15c>
 80012f8:	4b21      	ldr	r3, [pc, #132]	@ (8001380 <main+0x1d4>)
 80012fa:	781b      	ldrb	r3, [r3, #0]
 80012fc:	4618      	mov	r0, r3
 80012fe:	f7ff fd6b 	bl	8000dd8 <bcd_to_int>
 8001302:	4603      	mov	r3, r0
 8001304:	2b04      	cmp	r3, #4
 8001306:	dc02      	bgt.n	800130e <main+0x162>
 8001308:	2300      	movs	r3, #0
 800130a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800130c:	e001      	b.n	8001312 <main+0x166>
		  else{displaytime=2;}
 800130e:	2302      	movs	r3, #2
 8001310:	66fb      	str	r3, [r7, #108]	@ 0x6c
		  readRTC=0;
 8001312:	2300      	movs	r3, #0
 8001314:	673b      	str	r3, [r7, #112]	@ 0x70
	  }
	  ledblink++;
 8001316:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001318:	3301      	adds	r3, #1
 800131a:	677b      	str	r3, [r7, #116]	@ 0x74

	  if (ledblink>ledload){
 800131c:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 800131e:	f7ff f901 	bl	8000524 <__aeabi_i2d>
 8001322:	4b1c      	ldr	r3, [pc, #112]	@ (8001394 <main+0x1e8>)
 8001324:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001328:	f7ff f9e4 	bl	80006f4 <__aeabi_dcmpgt>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d01c      	beq.n	800136c <main+0x1c0>
		  HAL_GPIO_WritePin(GPIOB, LD3_Pin,1);
 8001332:	2201      	movs	r2, #1
 8001334:	2108      	movs	r1, #8
 8001336:	4818      	ldr	r0, [pc, #96]	@ (8001398 <main+0x1ec>)
 8001338:	f001 fc54 	bl	8002be4 <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(GPIOA, SEC_LED_Pin,1);
 800133c:	2201      	movs	r2, #1
 800133e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001342:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001346:	f001 fc4d 	bl	8002be4 <HAL_GPIO_WritePin>
		  if (ledblink>110){HAL_GPIO_WritePin(GPIOB, LD3_Pin,0);HAL_GPIO_WritePin(GPIOA, SEC_LED_Pin,0);ledblink=0;}
 800134a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800134c:	2b6e      	cmp	r3, #110	@ 0x6e
 800134e:	dd0d      	ble.n	800136c <main+0x1c0>
 8001350:	2200      	movs	r2, #0
 8001352:	2108      	movs	r1, #8
 8001354:	4810      	ldr	r0, [pc, #64]	@ (8001398 <main+0x1ec>)
 8001356:	f001 fc45 	bl	8002be4 <HAL_GPIO_WritePin>
 800135a:	2200      	movs	r2, #0
 800135c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001360:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001364:	f001 fc3e 	bl	8002be4 <HAL_GPIO_WritePin>
 8001368:	2300      	movs	r3, #0
 800136a:	677b      	str	r3, [r7, #116]	@ 0x74
	  }

	  HAL_IWDG_Refresh(&hiwdg);
 800136c:	480b      	ldr	r0, [pc, #44]	@ (800139c <main+0x1f0>)
 800136e:	f001 fcbc 	bl	8002cea <HAL_IWDG_Refresh>
	  Display(displaytime);
 8001372:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8001374:	f7ff fdae 	bl	8000ed4 <Display>
	  readRTC++;
 8001378:	e749      	b.n	800120e <main+0x62>
 800137a:	bf00      	nop
 800137c:	2000023c 	.word	0x2000023c
 8001380:	20000228 	.word	0x20000228
 8001384:	20000008 	.word	0x20000008
 8001388:	200000ac 	.word	0x200000ac
 800138c:	08006df0 	.word	0x08006df0
 8001390:	20000158 	.word	0x20000158
 8001394:	20000000 	.word	0x20000000
 8001398:	48000400 	.word	0x48000400
 800139c:	2000009c 	.word	0x2000009c

080013a0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b096      	sub	sp, #88	@ 0x58
 80013a4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80013a6:	f107 0314 	add.w	r3, r7, #20
 80013aa:	2244      	movs	r2, #68	@ 0x44
 80013ac:	2100      	movs	r1, #0
 80013ae:	4618      	mov	r0, r3
 80013b0:	f004 fcde 	bl	8005d70 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80013b4:	463b      	mov	r3, r7
 80013b6:	2200      	movs	r2, #0
 80013b8:	601a      	str	r2, [r3, #0]
 80013ba:	605a      	str	r2, [r3, #4]
 80013bc:	609a      	str	r2, [r3, #8]
 80013be:	60da      	str	r2, [r3, #12]
 80013c0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80013c2:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80013c6:	f001 fcbf 	bl	8002d48 <HAL_PWREx_ControlVoltageScaling>
 80013ca:	4603      	mov	r3, r0
 80013cc:	2b00      	cmp	r3, #0
 80013ce:	d001      	beq.n	80013d4 <SystemClock_Config+0x34>
  {
    Error_Handler();
 80013d0:	f000 f9b0 	bl	8001734 <Error_Handler>
  }

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 80013d4:	f001 fc9a 	bl	8002d0c <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_MEDIUMLOW);
 80013d8:	4b22      	ldr	r3, [pc, #136]	@ (8001464 <SystemClock_Config+0xc4>)
 80013da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80013de:	f023 0318 	bic.w	r3, r3, #24
 80013e2:	4a20      	ldr	r2, [pc, #128]	@ (8001464 <SystemClock_Config+0xc4>)
 80013e4:	f043 0308 	orr.w	r3, r3, #8
 80013e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI
 80013ec:	230e      	movs	r3, #14
 80013ee:	617b      	str	r3, [r7, #20]
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80013f0:	2301      	movs	r3, #1
 80013f2:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80013f4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80013f8:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80013fa:	2310      	movs	r3, #16
 80013fc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 80013fe:	2301      	movs	r3, #1
 8001400:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001402:	2302      	movs	r3, #2
 8001404:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001406:	2302      	movs	r3, #2
 8001408:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 800140a:	2301      	movs	r3, #1
 800140c:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 10;
 800140e:	230a      	movs	r3, #10
 8001410:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001412:	2307      	movs	r3, #7
 8001414:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001416:	2302      	movs	r3, #2
 8001418:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800141a:	2302      	movs	r3, #2
 800141c:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800141e:	f107 0314 	add.w	r3, r7, #20
 8001422:	4618      	mov	r0, r3
 8001424:	f001 fce6 	bl	8002df4 <HAL_RCC_OscConfig>
 8001428:	4603      	mov	r3, r0
 800142a:	2b00      	cmp	r3, #0
 800142c:	d001      	beq.n	8001432 <SystemClock_Config+0x92>
  {
    Error_Handler();
 800142e:	f000 f981 	bl	8001734 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001432:	230f      	movs	r3, #15
 8001434:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001436:	2303      	movs	r3, #3
 8001438:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800143a:	2300      	movs	r3, #0
 800143c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800143e:	2300      	movs	r3, #0
 8001440:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001442:	2300      	movs	r3, #0
 8001444:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001446:	463b      	mov	r3, r7
 8001448:	2104      	movs	r1, #4
 800144a:	4618      	mov	r0, r3
 800144c:	f002 f8e6 	bl	800361c <HAL_RCC_ClockConfig>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d001      	beq.n	800145a <SystemClock_Config+0xba>
  {
    Error_Handler();
 8001456:	f000 f96d 	bl	8001734 <Error_Handler>
  }
}
 800145a:	bf00      	nop
 800145c:	3758      	adds	r7, #88	@ 0x58
 800145e:	46bd      	mov	sp, r7
 8001460:	bd80      	pop	{r7, pc}
 8001462:	bf00      	nop
 8001464:	40021000 	.word	0x40021000

08001468 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 800146c:	4b0b      	ldr	r3, [pc, #44]	@ (800149c <MX_IWDG_Init+0x34>)
 800146e:	4a0c      	ldr	r2, [pc, #48]	@ (80014a0 <MX_IWDG_Init+0x38>)
 8001470:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_64;
 8001472:	4b0a      	ldr	r3, [pc, #40]	@ (800149c <MX_IWDG_Init+0x34>)
 8001474:	2204      	movs	r2, #4
 8001476:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 4095;
 8001478:	4b08      	ldr	r3, [pc, #32]	@ (800149c <MX_IWDG_Init+0x34>)
 800147a:	f640 72ff 	movw	r2, #4095	@ 0xfff
 800147e:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 4095;
 8001480:	4b06      	ldr	r3, [pc, #24]	@ (800149c <MX_IWDG_Init+0x34>)
 8001482:	f640 72ff 	movw	r2, #4095	@ 0xfff
 8001486:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8001488:	4804      	ldr	r0, [pc, #16]	@ (800149c <MX_IWDG_Init+0x34>)
 800148a:	f001 fbdd 	bl	8002c48 <HAL_IWDG_Init>
 800148e:	4603      	mov	r3, r0
 8001490:	2b00      	cmp	r3, #0
 8001492:	d001      	beq.n	8001498 <MX_IWDG_Init+0x30>
  {
    Error_Handler();
 8001494:	f000 f94e 	bl	8001734 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8001498:	bf00      	nop
 800149a:	bd80      	pop	{r7, pc}
 800149c:	2000009c 	.word	0x2000009c
 80014a0:	40003000 	.word	0x40003000

080014a4 <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b086      	sub	sp, #24
 80014a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80014aa:	1d3b      	adds	r3, r7, #4
 80014ac:	2200      	movs	r2, #0
 80014ae:	601a      	str	r2, [r3, #0]
 80014b0:	605a      	str	r2, [r3, #4]
 80014b2:	609a      	str	r2, [r3, #8]
 80014b4:	60da      	str	r2, [r3, #12]
 80014b6:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80014b8:	2300      	movs	r3, #0
 80014ba:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80014bc:	4b25      	ldr	r3, [pc, #148]	@ (8001554 <MX_RTC_Init+0xb0>)
 80014be:	4a26      	ldr	r2, [pc, #152]	@ (8001558 <MX_RTC_Init+0xb4>)
 80014c0:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80014c2:	4b24      	ldr	r3, [pc, #144]	@ (8001554 <MX_RTC_Init+0xb0>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80014c8:	4b22      	ldr	r3, [pc, #136]	@ (8001554 <MX_RTC_Init+0xb0>)
 80014ca:	227f      	movs	r2, #127	@ 0x7f
 80014cc:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80014ce:	4b21      	ldr	r3, [pc, #132]	@ (8001554 <MX_RTC_Init+0xb0>)
 80014d0:	22ff      	movs	r2, #255	@ 0xff
 80014d2:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80014d4:	4b1f      	ldr	r3, [pc, #124]	@ (8001554 <MX_RTC_Init+0xb0>)
 80014d6:	2200      	movs	r2, #0
 80014d8:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80014da:	4b1e      	ldr	r3, [pc, #120]	@ (8001554 <MX_RTC_Init+0xb0>)
 80014dc:	2200      	movs	r2, #0
 80014de:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80014e0:	4b1c      	ldr	r3, [pc, #112]	@ (8001554 <MX_RTC_Init+0xb0>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80014e6:	4b1b      	ldr	r3, [pc, #108]	@ (8001554 <MX_RTC_Init+0xb0>)
 80014e8:	2200      	movs	r2, #0
 80014ea:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 80014ec:	4819      	ldr	r0, [pc, #100]	@ (8001554 <MX_RTC_Init+0xb0>)
 80014ee:	f002 fda1 	bl	8004034 <HAL_RTC_Init>
 80014f2:	4603      	mov	r3, r0
 80014f4:	2b00      	cmp	r3, #0
 80014f6:	d001      	beq.n	80014fc <MX_RTC_Init+0x58>
  {
    Error_Handler();
 80014f8:	f000 f91c 	bl	8001734 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x5;
 80014fc:	2305      	movs	r3, #5
 80014fe:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x59;
 8001500:	2359      	movs	r3, #89	@ 0x59
 8001502:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x1;
 8001504:	2301      	movs	r3, #1
 8001506:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001508:	2300      	movs	r3, #0
 800150a:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 800150c:	2300      	movs	r3, #0
 800150e:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001510:	1d3b      	adds	r3, r7, #4
 8001512:	2201      	movs	r2, #1
 8001514:	4619      	mov	r1, r3
 8001516:	480f      	ldr	r0, [pc, #60]	@ (8001554 <MX_RTC_Init+0xb0>)
 8001518:	f002 fe14 	bl	8004144 <HAL_RTC_SetTime>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d001      	beq.n	8001526 <MX_RTC_Init+0x82>
  {
    Error_Handler();
 8001522:	f000 f907 	bl	8001734 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001526:	2301      	movs	r3, #1
 8001528:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_DECEMBER;
 800152a:	2312      	movs	r3, #18
 800152c:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 800152e:	2301      	movs	r3, #1
 8001530:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x25;
 8001532:	2325      	movs	r3, #37	@ 0x25
 8001534:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001536:	463b      	mov	r3, r7
 8001538:	2201      	movs	r2, #1
 800153a:	4619      	mov	r1, r3
 800153c:	4805      	ldr	r0, [pc, #20]	@ (8001554 <MX_RTC_Init+0xb0>)
 800153e:	f002 fefa 	bl	8004336 <HAL_RTC_SetDate>
 8001542:	4603      	mov	r3, r0
 8001544:	2b00      	cmp	r3, #0
 8001546:	d001      	beq.n	800154c <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 8001548:	f000 f8f4 	bl	8001734 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 800154c:	bf00      	nop
 800154e:	3718      	adds	r7, #24
 8001550:	46bd      	mov	sp, r7
 8001552:	bd80      	pop	{r7, pc}
 8001554:	200000ac 	.word	0x200000ac
 8001558:	40002800 	.word	0x40002800

0800155c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001560:	4b14      	ldr	r3, [pc, #80]	@ (80015b4 <MX_USART1_UART_Init+0x58>)
 8001562:	4a15      	ldr	r2, [pc, #84]	@ (80015b8 <MX_USART1_UART_Init+0x5c>)
 8001564:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001566:	4b13      	ldr	r3, [pc, #76]	@ (80015b4 <MX_USART1_UART_Init+0x58>)
 8001568:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800156c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800156e:	4b11      	ldr	r3, [pc, #68]	@ (80015b4 <MX_USART1_UART_Init+0x58>)
 8001570:	2200      	movs	r2, #0
 8001572:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001574:	4b0f      	ldr	r3, [pc, #60]	@ (80015b4 <MX_USART1_UART_Init+0x58>)
 8001576:	2200      	movs	r2, #0
 8001578:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800157a:	4b0e      	ldr	r3, [pc, #56]	@ (80015b4 <MX_USART1_UART_Init+0x58>)
 800157c:	2200      	movs	r2, #0
 800157e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001580:	4b0c      	ldr	r3, [pc, #48]	@ (80015b4 <MX_USART1_UART_Init+0x58>)
 8001582:	220c      	movs	r2, #12
 8001584:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001586:	4b0b      	ldr	r3, [pc, #44]	@ (80015b4 <MX_USART1_UART_Init+0x58>)
 8001588:	2200      	movs	r2, #0
 800158a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800158c:	4b09      	ldr	r3, [pc, #36]	@ (80015b4 <MX_USART1_UART_Init+0x58>)
 800158e:	2200      	movs	r2, #0
 8001590:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001592:	4b08      	ldr	r3, [pc, #32]	@ (80015b4 <MX_USART1_UART_Init+0x58>)
 8001594:	2200      	movs	r2, #0
 8001596:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001598:	4b06      	ldr	r3, [pc, #24]	@ (80015b4 <MX_USART1_UART_Init+0x58>)
 800159a:	2200      	movs	r2, #0
 800159c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800159e:	4805      	ldr	r0, [pc, #20]	@ (80015b4 <MX_USART1_UART_Init+0x58>)
 80015a0:	f003 f86e 	bl	8004680 <HAL_UART_Init>
 80015a4:	4603      	mov	r3, r0
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d001      	beq.n	80015ae <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80015aa:	f000 f8c3 	bl	8001734 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80015ae:	bf00      	nop
 80015b0:	bd80      	pop	{r7, pc}
 80015b2:	bf00      	nop
 80015b4:	200000d0 	.word	0x200000d0
 80015b8:	40013800 	.word	0x40013800

080015bc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80015c0:	4b14      	ldr	r3, [pc, #80]	@ (8001614 <MX_USART2_UART_Init+0x58>)
 80015c2:	4a15      	ldr	r2, [pc, #84]	@ (8001618 <MX_USART2_UART_Init+0x5c>)
 80015c4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80015c6:	4b13      	ldr	r3, [pc, #76]	@ (8001614 <MX_USART2_UART_Init+0x58>)
 80015c8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80015cc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80015ce:	4b11      	ldr	r3, [pc, #68]	@ (8001614 <MX_USART2_UART_Init+0x58>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80015d4:	4b0f      	ldr	r3, [pc, #60]	@ (8001614 <MX_USART2_UART_Init+0x58>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80015da:	4b0e      	ldr	r3, [pc, #56]	@ (8001614 <MX_USART2_UART_Init+0x58>)
 80015dc:	2200      	movs	r2, #0
 80015de:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80015e0:	4b0c      	ldr	r3, [pc, #48]	@ (8001614 <MX_USART2_UART_Init+0x58>)
 80015e2:	220c      	movs	r2, #12
 80015e4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015e6:	4b0b      	ldr	r3, [pc, #44]	@ (8001614 <MX_USART2_UART_Init+0x58>)
 80015e8:	2200      	movs	r2, #0
 80015ea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80015ec:	4b09      	ldr	r3, [pc, #36]	@ (8001614 <MX_USART2_UART_Init+0x58>)
 80015ee:	2200      	movs	r2, #0
 80015f0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80015f2:	4b08      	ldr	r3, [pc, #32]	@ (8001614 <MX_USART2_UART_Init+0x58>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80015f8:	4b06      	ldr	r3, [pc, #24]	@ (8001614 <MX_USART2_UART_Init+0x58>)
 80015fa:	2200      	movs	r2, #0
 80015fc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80015fe:	4805      	ldr	r0, [pc, #20]	@ (8001614 <MX_USART2_UART_Init+0x58>)
 8001600:	f003 f83e 	bl	8004680 <HAL_UART_Init>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d001      	beq.n	800160e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800160a:	f000 f893 	bl	8001734 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800160e:	bf00      	nop
 8001610:	bd80      	pop	{r7, pc}
 8001612:	bf00      	nop
 8001614:	20000158 	.word	0x20000158
 8001618:	40004400 	.word	0x40004400

0800161c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800161c:	b580      	push	{r7, lr}
 800161e:	b082      	sub	sp, #8
 8001620:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001622:	4b0c      	ldr	r3, [pc, #48]	@ (8001654 <MX_DMA_Init+0x38>)
 8001624:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001626:	4a0b      	ldr	r2, [pc, #44]	@ (8001654 <MX_DMA_Init+0x38>)
 8001628:	f043 0301 	orr.w	r3, r3, #1
 800162c:	6493      	str	r3, [r2, #72]	@ 0x48
 800162e:	4b09      	ldr	r3, [pc, #36]	@ (8001654 <MX_DMA_Init+0x38>)
 8001630:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001632:	f003 0301 	and.w	r3, r3, #1
 8001636:	607b      	str	r3, [r7, #4]
 8001638:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 800163a:	2200      	movs	r2, #0
 800163c:	2100      	movs	r1, #0
 800163e:	200f      	movs	r0, #15
 8001640:	f000 fe9b 	bl	800237a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001644:	200f      	movs	r0, #15
 8001646:	f000 feb4 	bl	80023b2 <HAL_NVIC_EnableIRQ>

}
 800164a:	bf00      	nop
 800164c:	3708      	adds	r7, #8
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	40021000 	.word	0x40021000

08001658 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001658:	b580      	push	{r7, lr}
 800165a:	b088      	sub	sp, #32
 800165c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800165e:	f107 030c 	add.w	r3, r7, #12
 8001662:	2200      	movs	r2, #0
 8001664:	601a      	str	r2, [r3, #0]
 8001666:	605a      	str	r2, [r3, #4]
 8001668:	609a      	str	r2, [r3, #8]
 800166a:	60da      	str	r2, [r3, #12]
 800166c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800166e:	4b2f      	ldr	r3, [pc, #188]	@ (800172c <MX_GPIO_Init+0xd4>)
 8001670:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001672:	4a2e      	ldr	r2, [pc, #184]	@ (800172c <MX_GPIO_Init+0xd4>)
 8001674:	f043 0304 	orr.w	r3, r3, #4
 8001678:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800167a:	4b2c      	ldr	r3, [pc, #176]	@ (800172c <MX_GPIO_Init+0xd4>)
 800167c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800167e:	f003 0304 	and.w	r3, r3, #4
 8001682:	60bb      	str	r3, [r7, #8]
 8001684:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001686:	4b29      	ldr	r3, [pc, #164]	@ (800172c <MX_GPIO_Init+0xd4>)
 8001688:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800168a:	4a28      	ldr	r2, [pc, #160]	@ (800172c <MX_GPIO_Init+0xd4>)
 800168c:	f043 0301 	orr.w	r3, r3, #1
 8001690:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001692:	4b26      	ldr	r3, [pc, #152]	@ (800172c <MX_GPIO_Init+0xd4>)
 8001694:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001696:	f003 0301 	and.w	r3, r3, #1
 800169a:	607b      	str	r3, [r7, #4]
 800169c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800169e:	4b23      	ldr	r3, [pc, #140]	@ (800172c <MX_GPIO_Init+0xd4>)
 80016a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016a2:	4a22      	ldr	r2, [pc, #136]	@ (800172c <MX_GPIO_Init+0xd4>)
 80016a4:	f043 0302 	orr.w	r3, r3, #2
 80016a8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80016aa:	4b20      	ldr	r3, [pc, #128]	@ (800172c <MX_GPIO_Init+0xd4>)
 80016ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80016ae:	f003 0302 	and.w	r3, r3, #2
 80016b2:	603b      	str	r3, [r7, #0]
 80016b4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, A_Pin|B_Pin|C_Pin|D_Pin
 80016b6:	2200      	movs	r2, #0
 80016b8:	f641 7178 	movw	r1, #8056	@ 0x1f78
 80016bc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016c0:	f001 fa90 	bl	8002be4 <HAL_GPIO_WritePin>
                          |M1_Pin|M2_Pin|M3_Pin|M4_Pin
                          |SEC_LED_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD3_GPIO_Port, LD3_Pin, GPIO_PIN_RESET);
 80016c4:	2200      	movs	r2, #0
 80016c6:	2108      	movs	r1, #8
 80016c8:	4819      	ldr	r0, [pc, #100]	@ (8001730 <MX_GPIO_Init+0xd8>)
 80016ca:	f001 fa8b 	bl	8002be4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : A_Pin B_Pin C_Pin D_Pin
                           M1_Pin M2_Pin M3_Pin M4_Pin
                           SEC_LED_Pin */
  GPIO_InitStruct.Pin = A_Pin|B_Pin|C_Pin|D_Pin
 80016ce:	f641 7378 	movw	r3, #8056	@ 0x1f78
 80016d2:	60fb      	str	r3, [r7, #12]
                          |M1_Pin|M2_Pin|M3_Pin|M4_Pin
                          |SEC_LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016d4:	2301      	movs	r3, #1
 80016d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d8:	2300      	movs	r3, #0
 80016da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016dc:	2300      	movs	r3, #0
 80016de:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016e0:	f107 030c 	add.w	r3, r7, #12
 80016e4:	4619      	mov	r1, r3
 80016e6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016ea:	f001 f911 	bl	8002910 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD3_Pin */
  GPIO_InitStruct.Pin = LD3_Pin;
 80016ee:	2308      	movs	r3, #8
 80016f0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016f2:	2301      	movs	r3, #1
 80016f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016f6:	2300      	movs	r3, #0
 80016f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016fa:	2300      	movs	r3, #0
 80016fc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LD3_GPIO_Port, &GPIO_InitStruct);
 80016fe:	f107 030c 	add.w	r3, r7, #12
 8001702:	4619      	mov	r1, r3
 8001704:	480a      	ldr	r0, [pc, #40]	@ (8001730 <MX_GPIO_Init+0xd8>)
 8001706:	f001 f903 	bl	8002910 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800170a:	2310      	movs	r3, #16
 800170c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800170e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001712:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001714:	2301      	movs	r3, #1
 8001716:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001718:	f107 030c 	add.w	r3, r7, #12
 800171c:	4619      	mov	r1, r3
 800171e:	4804      	ldr	r0, [pc, #16]	@ (8001730 <MX_GPIO_Init+0xd8>)
 8001720:	f001 f8f6 	bl	8002910 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001724:	bf00      	nop
 8001726:	3720      	adds	r7, #32
 8001728:	46bd      	mov	sp, r7
 800172a:	bd80      	pop	{r7, pc}
 800172c:	40021000 	.word	0x40021000
 8001730:	48000400 	.word	0x48000400

08001734 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001734:	b480      	push	{r7}
 8001736:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001738:	b672      	cpsid	i
}
 800173a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800173c:	bf00      	nop
 800173e:	e7fd      	b.n	800173c <Error_Handler+0x8>

08001740 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001740:	b480      	push	{r7}
 8001742:	b083      	sub	sp, #12
 8001744:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001746:	4b0f      	ldr	r3, [pc, #60]	@ (8001784 <HAL_MspInit+0x44>)
 8001748:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800174a:	4a0e      	ldr	r2, [pc, #56]	@ (8001784 <HAL_MspInit+0x44>)
 800174c:	f043 0301 	orr.w	r3, r3, #1
 8001750:	6613      	str	r3, [r2, #96]	@ 0x60
 8001752:	4b0c      	ldr	r3, [pc, #48]	@ (8001784 <HAL_MspInit+0x44>)
 8001754:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001756:	f003 0301 	and.w	r3, r3, #1
 800175a:	607b      	str	r3, [r7, #4]
 800175c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800175e:	4b09      	ldr	r3, [pc, #36]	@ (8001784 <HAL_MspInit+0x44>)
 8001760:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001762:	4a08      	ldr	r2, [pc, #32]	@ (8001784 <HAL_MspInit+0x44>)
 8001764:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001768:	6593      	str	r3, [r2, #88]	@ 0x58
 800176a:	4b06      	ldr	r3, [pc, #24]	@ (8001784 <HAL_MspInit+0x44>)
 800176c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800176e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001772:	603b      	str	r3, [r7, #0]
 8001774:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001776:	bf00      	nop
 8001778:	370c      	adds	r7, #12
 800177a:	46bd      	mov	sp, r7
 800177c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001780:	4770      	bx	lr
 8001782:	bf00      	nop
 8001784:	40021000 	.word	0x40021000

08001788 <HAL_RTC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrtc: RTC handle pointer
  * @retval None
  */
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8001788:	b580      	push	{r7, lr}
 800178a:	b098      	sub	sp, #96	@ 0x60
 800178c:	af00      	add	r7, sp, #0
 800178e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001790:	f107 030c 	add.w	r3, r7, #12
 8001794:	2254      	movs	r2, #84	@ 0x54
 8001796:	2100      	movs	r1, #0
 8001798:	4618      	mov	r0, r3
 800179a:	f004 fae9 	bl	8005d70 <memset>
  if(hrtc->Instance==RTC)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	4a0f      	ldr	r2, [pc, #60]	@ (80017e0 <HAL_RTC_MspInit+0x58>)
 80017a4:	4293      	cmp	r3, r2
 80017a6:	d117      	bne.n	80017d8 <HAL_RTC_MspInit+0x50>

    /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80017a8:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80017ac:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80017ae:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80017b2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80017b4:	f107 030c 	add.w	r3, r7, #12
 80017b8:	4618      	mov	r0, r3
 80017ba:	f002 f953 	bl	8003a64 <HAL_RCCEx_PeriphCLKConfig>
 80017be:	4603      	mov	r3, r0
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d001      	beq.n	80017c8 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 80017c4:	f7ff ffb6 	bl	8001734 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 80017c8:	4b06      	ldr	r3, [pc, #24]	@ (80017e4 <HAL_RTC_MspInit+0x5c>)
 80017ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80017ce:	4a05      	ldr	r2, [pc, #20]	@ (80017e4 <HAL_RTC_MspInit+0x5c>)
 80017d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80017d4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* USER CODE END RTC_MspInit 1 */

  }

}
 80017d8:	bf00      	nop
 80017da:	3760      	adds	r7, #96	@ 0x60
 80017dc:	46bd      	mov	sp, r7
 80017de:	bd80      	pop	{r7, pc}
 80017e0:	40002800 	.word	0x40002800
 80017e4:	40021000 	.word	0x40021000

080017e8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b0a0      	sub	sp, #128	@ 0x80
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017f0:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 80017f4:	2200      	movs	r2, #0
 80017f6:	601a      	str	r2, [r3, #0]
 80017f8:	605a      	str	r2, [r3, #4]
 80017fa:	609a      	str	r2, [r3, #8]
 80017fc:	60da      	str	r2, [r3, #12]
 80017fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001800:	f107 0318 	add.w	r3, r7, #24
 8001804:	2254      	movs	r2, #84	@ 0x54
 8001806:	2100      	movs	r1, #0
 8001808:	4618      	mov	r0, r3
 800180a:	f004 fab1 	bl	8005d70 <memset>
  if(huart->Instance==USART1)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	4a62      	ldr	r2, [pc, #392]	@ (800199c <HAL_UART_MspInit+0x1b4>)
 8001814:	4293      	cmp	r3, r2
 8001816:	d167      	bne.n	80018e8 <HAL_UART_MspInit+0x100>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001818:	2301      	movs	r3, #1
 800181a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800181c:	2300      	movs	r3, #0
 800181e:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001820:	f107 0318 	add.w	r3, r7, #24
 8001824:	4618      	mov	r0, r3
 8001826:	f002 f91d 	bl	8003a64 <HAL_RCCEx_PeriphCLKConfig>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001830:	f7ff ff80 	bl	8001734 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001834:	4b5a      	ldr	r3, [pc, #360]	@ (80019a0 <HAL_UART_MspInit+0x1b8>)
 8001836:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001838:	4a59      	ldr	r2, [pc, #356]	@ (80019a0 <HAL_UART_MspInit+0x1b8>)
 800183a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800183e:	6613      	str	r3, [r2, #96]	@ 0x60
 8001840:	4b57      	ldr	r3, [pc, #348]	@ (80019a0 <HAL_UART_MspInit+0x1b8>)
 8001842:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001844:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001848:	617b      	str	r3, [r7, #20]
 800184a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800184c:	4b54      	ldr	r3, [pc, #336]	@ (80019a0 <HAL_UART_MspInit+0x1b8>)
 800184e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001850:	4a53      	ldr	r2, [pc, #332]	@ (80019a0 <HAL_UART_MspInit+0x1b8>)
 8001852:	f043 0302 	orr.w	r3, r3, #2
 8001856:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001858:	4b51      	ldr	r3, [pc, #324]	@ (80019a0 <HAL_UART_MspInit+0x1b8>)
 800185a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800185c:	f003 0302 	and.w	r3, r3, #2
 8001860:	613b      	str	r3, [r7, #16]
 8001862:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001864:	23c0      	movs	r3, #192	@ 0xc0
 8001866:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001868:	2302      	movs	r3, #2
 800186a:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800186c:	2300      	movs	r3, #0
 800186e:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001870:	2303      	movs	r3, #3
 8001872:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001874:	2307      	movs	r3, #7
 8001876:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001878:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800187c:	4619      	mov	r1, r3
 800187e:	4849      	ldr	r0, [pc, #292]	@ (80019a4 <HAL_UART_MspInit+0x1bc>)
 8001880:	f001 f846 	bl	8002910 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8001884:	4b48      	ldr	r3, [pc, #288]	@ (80019a8 <HAL_UART_MspInit+0x1c0>)
 8001886:	4a49      	ldr	r2, [pc, #292]	@ (80019ac <HAL_UART_MspInit+0x1c4>)
 8001888:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_2;
 800188a:	4b47      	ldr	r3, [pc, #284]	@ (80019a8 <HAL_UART_MspInit+0x1c0>)
 800188c:	2202      	movs	r2, #2
 800188e:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001890:	4b45      	ldr	r3, [pc, #276]	@ (80019a8 <HAL_UART_MspInit+0x1c0>)
 8001892:	2200      	movs	r2, #0
 8001894:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001896:	4b44      	ldr	r3, [pc, #272]	@ (80019a8 <HAL_UART_MspInit+0x1c0>)
 8001898:	2200      	movs	r2, #0
 800189a:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800189c:	4b42      	ldr	r3, [pc, #264]	@ (80019a8 <HAL_UART_MspInit+0x1c0>)
 800189e:	2280      	movs	r2, #128	@ 0x80
 80018a0:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80018a2:	4b41      	ldr	r3, [pc, #260]	@ (80019a8 <HAL_UART_MspInit+0x1c0>)
 80018a4:	2200      	movs	r2, #0
 80018a6:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80018a8:	4b3f      	ldr	r3, [pc, #252]	@ (80019a8 <HAL_UART_MspInit+0x1c0>)
 80018aa:	2200      	movs	r2, #0
 80018ac:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80018ae:	4b3e      	ldr	r3, [pc, #248]	@ (80019a8 <HAL_UART_MspInit+0x1c0>)
 80018b0:	2200      	movs	r2, #0
 80018b2:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80018b4:	4b3c      	ldr	r3, [pc, #240]	@ (80019a8 <HAL_UART_MspInit+0x1c0>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80018ba:	483b      	ldr	r0, [pc, #236]	@ (80019a8 <HAL_UART_MspInit+0x1c0>)
 80018bc:	f000 fd94 	bl	80023e8 <HAL_DMA_Init>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d001      	beq.n	80018ca <HAL_UART_MspInit+0xe2>
    {
      Error_Handler();
 80018c6:	f7ff ff35 	bl	8001734 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	4a36      	ldr	r2, [pc, #216]	@ (80019a8 <HAL_UART_MspInit+0x1c0>)
 80018ce:	675a      	str	r2, [r3, #116]	@ 0x74
 80018d0:	4a35      	ldr	r2, [pc, #212]	@ (80019a8 <HAL_UART_MspInit+0x1c0>)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80018d6:	2200      	movs	r2, #0
 80018d8:	2100      	movs	r1, #0
 80018da:	2025      	movs	r0, #37	@ 0x25
 80018dc:	f000 fd4d 	bl	800237a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80018e0:	2025      	movs	r0, #37	@ 0x25
 80018e2:	f000 fd66 	bl	80023b2 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 80018e6:	e055      	b.n	8001994 <HAL_UART_MspInit+0x1ac>
  else if(huart->Instance==USART2)
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4a30      	ldr	r2, [pc, #192]	@ (80019b0 <HAL_UART_MspInit+0x1c8>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d150      	bne.n	8001994 <HAL_UART_MspInit+0x1ac>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80018f2:	2302      	movs	r3, #2
 80018f4:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80018f6:	2300      	movs	r3, #0
 80018f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018fa:	f107 0318 	add.w	r3, r7, #24
 80018fe:	4618      	mov	r0, r3
 8001900:	f002 f8b0 	bl	8003a64 <HAL_RCCEx_PeriphCLKConfig>
 8001904:	4603      	mov	r3, r0
 8001906:	2b00      	cmp	r3, #0
 8001908:	d001      	beq.n	800190e <HAL_UART_MspInit+0x126>
      Error_Handler();
 800190a:	f7ff ff13 	bl	8001734 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800190e:	4b24      	ldr	r3, [pc, #144]	@ (80019a0 <HAL_UART_MspInit+0x1b8>)
 8001910:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001912:	4a23      	ldr	r2, [pc, #140]	@ (80019a0 <HAL_UART_MspInit+0x1b8>)
 8001914:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001918:	6593      	str	r3, [r2, #88]	@ 0x58
 800191a:	4b21      	ldr	r3, [pc, #132]	@ (80019a0 <HAL_UART_MspInit+0x1b8>)
 800191c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800191e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001922:	60fb      	str	r3, [r7, #12]
 8001924:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001926:	4b1e      	ldr	r3, [pc, #120]	@ (80019a0 <HAL_UART_MspInit+0x1b8>)
 8001928:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800192a:	4a1d      	ldr	r2, [pc, #116]	@ (80019a0 <HAL_UART_MspInit+0x1b8>)
 800192c:	f043 0301 	orr.w	r3, r3, #1
 8001930:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001932:	4b1b      	ldr	r3, [pc, #108]	@ (80019a0 <HAL_UART_MspInit+0x1b8>)
 8001934:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001936:	f003 0301 	and.w	r3, r3, #1
 800193a:	60bb      	str	r3, [r7, #8]
 800193c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = VCP_TX_Pin;
 800193e:	2304      	movs	r3, #4
 8001940:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001942:	2302      	movs	r3, #2
 8001944:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001946:	2300      	movs	r3, #0
 8001948:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800194a:	2303      	movs	r3, #3
 800194c:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800194e:	2307      	movs	r3, #7
 8001950:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 8001952:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 8001956:	4619      	mov	r1, r3
 8001958:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800195c:	f000 ffd8 	bl	8002910 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = VCP_RX_Pin;
 8001960:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001964:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001966:	2302      	movs	r3, #2
 8001968:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800196a:	2300      	movs	r3, #0
 800196c:	677b      	str	r3, [r7, #116]	@ 0x74
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800196e:	2303      	movs	r3, #3
 8001970:	67bb      	str	r3, [r7, #120]	@ 0x78
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8001972:	2303      	movs	r3, #3
 8001974:	67fb      	str	r3, [r7, #124]	@ 0x7c
    HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 8001976:	f107 036c 	add.w	r3, r7, #108	@ 0x6c
 800197a:	4619      	mov	r1, r3
 800197c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001980:	f000 ffc6 	bl	8002910 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001984:	2200      	movs	r2, #0
 8001986:	2100      	movs	r1, #0
 8001988:	2026      	movs	r0, #38	@ 0x26
 800198a:	f000 fcf6 	bl	800237a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800198e:	2026      	movs	r0, #38	@ 0x26
 8001990:	f000 fd0f 	bl	80023b2 <HAL_NVIC_EnableIRQ>
}
 8001994:	bf00      	nop
 8001996:	3780      	adds	r7, #128	@ 0x80
 8001998:	46bd      	mov	sp, r7
 800199a:	bd80      	pop	{r7, pc}
 800199c:	40013800 	.word	0x40013800
 80019a0:	40021000 	.word	0x40021000
 80019a4:	48000400 	.word	0x48000400
 80019a8:	200001e0 	.word	0x200001e0
 80019ac:	40020058 	.word	0x40020058
 80019b0:	40004400 	.word	0x40004400

080019b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019b4:	b480      	push	{r7}
 80019b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019b8:	bf00      	nop
 80019ba:	e7fd      	b.n	80019b8 <NMI_Handler+0x4>

080019bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019bc:	b480      	push	{r7}
 80019be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019c0:	bf00      	nop
 80019c2:	e7fd      	b.n	80019c0 <HardFault_Handler+0x4>

080019c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019c4:	b480      	push	{r7}
 80019c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019c8:	bf00      	nop
 80019ca:	e7fd      	b.n	80019c8 <MemManage_Handler+0x4>

080019cc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019cc:	b480      	push	{r7}
 80019ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019d0:	bf00      	nop
 80019d2:	e7fd      	b.n	80019d0 <BusFault_Handler+0x4>

080019d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019d4:	b480      	push	{r7}
 80019d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019d8:	bf00      	nop
 80019da:	e7fd      	b.n	80019d8 <UsageFault_Handler+0x4>

080019dc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019e0:	bf00      	nop
 80019e2:	46bd      	mov	sp, r7
 80019e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e8:	4770      	bx	lr

080019ea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019ea:	b480      	push	{r7}
 80019ec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019ee:	bf00      	nop
 80019f0:	46bd      	mov	sp, r7
 80019f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f6:	4770      	bx	lr

080019f8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019f8:	b480      	push	{r7}
 80019fa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019fc:	bf00      	nop
 80019fe:	46bd      	mov	sp, r7
 8001a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a04:	4770      	bx	lr
	...

08001a08 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a0c:	f000 fb96 	bl	800213c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  TIMEOUT--;
 8001a10:	4b03      	ldr	r3, [pc, #12]	@ (8001a20 <SysTick_Handler+0x18>)
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	3b01      	subs	r3, #1
 8001a16:	4a02      	ldr	r2, [pc, #8]	@ (8001a20 <SysTick_Handler+0x18>)
 8001a18:	6013      	str	r3, [r2, #0]
  /* USER CODE END SysTick_IRQn 1 */
}
 8001a1a:	bf00      	nop
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	20000854 	.word	0x20000854

08001a24 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001a28:	4802      	ldr	r0, [pc, #8]	@ (8001a34 <DMA1_Channel5_IRQHandler+0x10>)
 8001a2a:	f000 fe7b 	bl	8002724 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001a2e:	bf00      	nop
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	200001e0 	.word	0x200001e0

08001a38 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001a3c:	4802      	ldr	r0, [pc, #8]	@ (8001a48 <USART1_IRQHandler+0x10>)
 8001a3e:	f002 ff01 	bl	8004844 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001a42:	bf00      	nop
 8001a44:	bd80      	pop	{r7, pc}
 8001a46:	bf00      	nop
 8001a48:	200000d0 	.word	0x200000d0

08001a4c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001a50:	4802      	ldr	r0, [pc, #8]	@ (8001a5c <USART2_IRQHandler+0x10>)
 8001a52:	f002 fef7 	bl	8004844 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001a56:	bf00      	nop
 8001a58:	bd80      	pop	{r7, pc}
 8001a5a:	bf00      	nop
 8001a5c:	20000158 	.word	0x20000158

08001a60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b086      	sub	sp, #24
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a68:	4a14      	ldr	r2, [pc, #80]	@ (8001abc <_sbrk+0x5c>)
 8001a6a:	4b15      	ldr	r3, [pc, #84]	@ (8001ac0 <_sbrk+0x60>)
 8001a6c:	1ad3      	subs	r3, r2, r3
 8001a6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a70:	697b      	ldr	r3, [r7, #20]
 8001a72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a74:	4b13      	ldr	r3, [pc, #76]	@ (8001ac4 <_sbrk+0x64>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d102      	bne.n	8001a82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a7c:	4b11      	ldr	r3, [pc, #68]	@ (8001ac4 <_sbrk+0x64>)
 8001a7e:	4a12      	ldr	r2, [pc, #72]	@ (8001ac8 <_sbrk+0x68>)
 8001a80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a82:	4b10      	ldr	r3, [pc, #64]	@ (8001ac4 <_sbrk+0x64>)
 8001a84:	681a      	ldr	r2, [r3, #0]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	4413      	add	r3, r2
 8001a8a:	693a      	ldr	r2, [r7, #16]
 8001a8c:	429a      	cmp	r2, r3
 8001a8e:	d207      	bcs.n	8001aa0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a90:	f004 f976 	bl	8005d80 <__errno>
 8001a94:	4603      	mov	r3, r0
 8001a96:	220c      	movs	r2, #12
 8001a98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a9a:	f04f 33ff 	mov.w	r3, #4294967295
 8001a9e:	e009      	b.n	8001ab4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001aa0:	4b08      	ldr	r3, [pc, #32]	@ (8001ac4 <_sbrk+0x64>)
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001aa6:	4b07      	ldr	r3, [pc, #28]	@ (8001ac4 <_sbrk+0x64>)
 8001aa8:	681a      	ldr	r2, [r3, #0]
 8001aaa:	687b      	ldr	r3, [r7, #4]
 8001aac:	4413      	add	r3, r2
 8001aae:	4a05      	ldr	r2, [pc, #20]	@ (8001ac4 <_sbrk+0x64>)
 8001ab0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001ab2:	68fb      	ldr	r3, [r7, #12]
}
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	3718      	adds	r7, #24
 8001ab8:	46bd      	mov	sp, r7
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	2000c000 	.word	0x2000c000
 8001ac0:	00000400 	.word	0x00000400
 8001ac4:	20000240 	.word	0x20000240
 8001ac8:	200009a8 	.word	0x200009a8

08001acc <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001acc:	b480      	push	{r7}
 8001ace:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001ad0:	4b06      	ldr	r3, [pc, #24]	@ (8001aec <SystemInit+0x20>)
 8001ad2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001ad6:	4a05      	ldr	r2, [pc, #20]	@ (8001aec <SystemInit+0x20>)
 8001ad8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001adc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001ae0:	bf00      	nop
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae8:	4770      	bx	lr
 8001aea:	bf00      	nop
 8001aec:	e000ed00 	.word	0xe000ed00

08001af0 <Ringbuf_Init>:
/* Timeout is in milliseconds */
int32_t TIMEOUT = 0;

/* Initialize the Ring Buffer */
void Ringbuf_Init (void)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	af00      	add	r7, sp, #0
	memset(RxBuf, '\0', RxBuf_SIZE);
 8001af4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001af8:	2100      	movs	r1, #0
 8001afa:	4813      	ldr	r0, [pc, #76]	@ (8001b48 <Ringbuf_Init+0x58>)
 8001afc:	f004 f938 	bl	8005d70 <memset>
	memset(MainBuf, '\0', MainBuf_SIZE);
 8001b00:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b04:	2100      	movs	r1, #0
 8001b06:	4811      	ldr	r0, [pc, #68]	@ (8001b4c <Ringbuf_Init+0x5c>)
 8001b08:	f004 f932 	bl	8005d70 <memset>

	Head = Tail = 0;
 8001b0c:	4b10      	ldr	r3, [pc, #64]	@ (8001b50 <Ringbuf_Init+0x60>)
 8001b0e:	2200      	movs	r2, #0
 8001b10:	801a      	strh	r2, [r3, #0]
 8001b12:	4b0f      	ldr	r3, [pc, #60]	@ (8001b50 <Ringbuf_Init+0x60>)
 8001b14:	881a      	ldrh	r2, [r3, #0]
 8001b16:	4b0f      	ldr	r3, [pc, #60]	@ (8001b54 <Ringbuf_Init+0x64>)
 8001b18:	801a      	strh	r2, [r3, #0]
	oldPos = 0;
 8001b1a:	4b0f      	ldr	r3, [pc, #60]	@ (8001b58 <Ringbuf_Init+0x68>)
 8001b1c:	2200      	movs	r2, #0
 8001b1e:	801a      	strh	r2, [r3, #0]
	newPos = 0;
 8001b20:	4b0e      	ldr	r3, [pc, #56]	@ (8001b5c <Ringbuf_Init+0x6c>)
 8001b22:	2200      	movs	r2, #0
 8001b24:	801a      	strh	r2, [r3, #0]

  HAL_UARTEx_ReceiveToIdle_DMA(&UART, RxBuf, RxBuf_SIZE);
 8001b26:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b2a:	4907      	ldr	r1, [pc, #28]	@ (8001b48 <Ringbuf_Init+0x58>)
 8001b2c:	480c      	ldr	r0, [pc, #48]	@ (8001b60 <Ringbuf_Init+0x70>)
 8001b2e:	f004 f820 	bl	8005b72 <HAL_UARTEx_ReceiveToIdle_DMA>
  __HAL_DMA_DISABLE_IT(&DMA, DMA_IT_HT);
 8001b32:	4b0c      	ldr	r3, [pc, #48]	@ (8001b64 <Ringbuf_Init+0x74>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	681a      	ldr	r2, [r3, #0]
 8001b38:	4b0a      	ldr	r3, [pc, #40]	@ (8001b64 <Ringbuf_Init+0x74>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f022 0204 	bic.w	r2, r2, #4
 8001b40:	601a      	str	r2, [r3, #0]
}
 8001b42:	bf00      	nop
 8001b44:	bd80      	pop	{r7, pc}
 8001b46:	bf00      	nop
 8001b48:	20000244 	.word	0x20000244
 8001b4c:	20000444 	.word	0x20000444
 8001b50:	2000084a 	.word	0x2000084a
 8001b54:	20000848 	.word	0x20000848
 8001b58:	20000844 	.word	0x20000844
 8001b5c:	20000846 	.word	0x20000846
 8001b60:	200000d0 	.word	0x200000d0
 8001b64:	200001e0 	.word	0x200001e0

08001b68 <Ringbuf_Reset>:

/* Resets the Ring buffer */
void Ringbuf_Reset (void)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	af00      	add	r7, sp, #0
	memset(MainBuf,'\0', MainBuf_SIZE);
 8001b6c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001b70:	2100      	movs	r1, #0
 8001b72:	480d      	ldr	r0, [pc, #52]	@ (8001ba8 <Ringbuf_Reset+0x40>)
 8001b74:	f004 f8fc 	bl	8005d70 <memset>
	memset(RxBuf, '\0', RxBuf_SIZE);
 8001b78:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001b7c:	2100      	movs	r1, #0
 8001b7e:	480b      	ldr	r0, [pc, #44]	@ (8001bac <Ringbuf_Reset+0x44>)
 8001b80:	f004 f8f6 	bl	8005d70 <memset>
	Tail = 0;
 8001b84:	4b0a      	ldr	r3, [pc, #40]	@ (8001bb0 <Ringbuf_Reset+0x48>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	801a      	strh	r2, [r3, #0]
	Head = 0;
 8001b8a:	4b0a      	ldr	r3, [pc, #40]	@ (8001bb4 <Ringbuf_Reset+0x4c>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	801a      	strh	r2, [r3, #0]
	oldPos = 0;
 8001b90:	4b09      	ldr	r3, [pc, #36]	@ (8001bb8 <Ringbuf_Reset+0x50>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	801a      	strh	r2, [r3, #0]
	newPos = 0;
 8001b96:	4b09      	ldr	r3, [pc, #36]	@ (8001bbc <Ringbuf_Reset+0x54>)
 8001b98:	2200      	movs	r2, #0
 8001b9a:	801a      	strh	r2, [r3, #0]
	isOK = 0;
 8001b9c:	4b08      	ldr	r3, [pc, #32]	@ (8001bc0 <Ringbuf_Reset+0x58>)
 8001b9e:	2200      	movs	r2, #0
 8001ba0:	601a      	str	r2, [r3, #0]
}
 8001ba2:	bf00      	nop
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	20000444 	.word	0x20000444
 8001bac:	20000244 	.word	0x20000244
 8001bb0:	2000084a 	.word	0x2000084a
 8001bb4:	20000848 	.word	0x20000848
 8001bb8:	20000844 	.word	0x20000844
 8001bbc:	20000846 	.word	0x20000846
 8001bc0:	20000850 	.word	0x20000850

08001bc4 <isConfirmed>:
 * The timeout is in milliseconds
 * returns 1 on success
 * returns 0 on failure
 * */
uint8_t isConfirmed (int32_t Timeout)
{
 8001bc4:	b480      	push	{r7}
 8001bc6:	b083      	sub	sp, #12
 8001bc8:	af00      	add	r7, sp, #0
 8001bca:	6078      	str	r0, [r7, #4]
	TIMEOUT = Timeout;
 8001bcc:	4a0d      	ldr	r2, [pc, #52]	@ (8001c04 <isConfirmed+0x40>)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6013      	str	r3, [r2, #0]
	while ((!isOK)&&(TIMEOUT));
 8001bd2:	bf00      	nop
 8001bd4:	4b0c      	ldr	r3, [pc, #48]	@ (8001c08 <isConfirmed+0x44>)
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	d103      	bne.n	8001be4 <isConfirmed+0x20>
 8001bdc:	4b09      	ldr	r3, [pc, #36]	@ (8001c04 <isConfirmed+0x40>)
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d1f7      	bne.n	8001bd4 <isConfirmed+0x10>
	isOK = 0;
 8001be4:	4b08      	ldr	r3, [pc, #32]	@ (8001c08 <isConfirmed+0x44>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	601a      	str	r2, [r3, #0]
	if (TIMEOUT <= 0) return 0;
 8001bea:	4b06      	ldr	r3, [pc, #24]	@ (8001c04 <isConfirmed+0x40>)
 8001bec:	681b      	ldr	r3, [r3, #0]
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	dc01      	bgt.n	8001bf6 <isConfirmed+0x32>
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	e000      	b.n	8001bf8 <isConfirmed+0x34>
	return 1;
 8001bf6:	2301      	movs	r3, #1
}
 8001bf8:	4618      	mov	r0, r3
 8001bfa:	370c      	adds	r7, #12
 8001bfc:	46bd      	mov	sp, r7
 8001bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c02:	4770      	bx	lr
 8001c04:	20000854 	.word	0x20000854
 8001c08:	20000850 	.word	0x20000850

08001c0c <waitFor>:
/* Waits for a particular string to arrive in the incoming buffer... It also increments the tail
 * returns 1, if the string is detected
 * return 0, in case of the timeout
 */
int waitFor (char *string, uint32_t Timeout)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b084      	sub	sp, #16
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
 8001c14:	6039      	str	r1, [r7, #0]
	int so_far =0;
 8001c16:	2300      	movs	r3, #0
 8001c18:	60fb      	str	r3, [r7, #12]
	int len = strlen (string);
 8001c1a:	6878      	ldr	r0, [r7, #4]
 8001c1c:	f7fe fad8 	bl	80001d0 <strlen>
 8001c20:	4603      	mov	r3, r0
 8001c22:	60bb      	str	r3, [r7, #8]

	TIMEOUT = Timeout;
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	4a42      	ldr	r2, [pc, #264]	@ (8001d30 <waitFor+0x124>)
 8001c28:	6013      	str	r3, [r2, #0]

	while ((Tail==Head)&&TIMEOUT);  // let's wait for the data to show up
 8001c2a:	bf00      	nop
 8001c2c:	4b41      	ldr	r3, [pc, #260]	@ (8001d34 <waitFor+0x128>)
 8001c2e:	881a      	ldrh	r2, [r3, #0]
 8001c30:	4b41      	ldr	r3, [pc, #260]	@ (8001d38 <waitFor+0x12c>)
 8001c32:	881b      	ldrh	r3, [r3, #0]
 8001c34:	429a      	cmp	r2, r3
 8001c36:	d103      	bne.n	8001c40 <waitFor+0x34>
 8001c38:	4b3d      	ldr	r3, [pc, #244]	@ (8001d30 <waitFor+0x124>)
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	2b00      	cmp	r3, #0
 8001c3e:	d1f5      	bne.n	8001c2c <waitFor+0x20>
	isDataAvailable = 0;
 8001c40:	4b3e      	ldr	r3, [pc, #248]	@ (8001d3c <waitFor+0x130>)
 8001c42:	2200      	movs	r2, #0
 8001c44:	601a      	str	r2, [r3, #0]
 8001c46:	e002      	b.n	8001c4e <waitFor+0x42>
	while (MainBuf[Tail] != string[so_far])  // peek in the rx_buffer to see if we get the string
	{
		if (TIMEOUT <= 0) return 0;


		if (Tail == Head) goto again;
 8001c48:	bf00      	nop
 8001c4a:	e000      	b.n	8001c4e <waitFor+0x42>
	while (MainBuf[Tail] == string[so_far]) // if we got the first letter of the string
	{
		if (TIMEOUT <= 0) return 0;
		so_far++;

		if (Tail == Head) goto again;
 8001c4c:	bf00      	nop
	if (TIMEOUT <= 0) return 0;
 8001c4e:	4b38      	ldr	r3, [pc, #224]	@ (8001d30 <waitFor+0x124>)
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	dc1b      	bgt.n	8001c8e <waitFor+0x82>
 8001c56:	2300      	movs	r3, #0
 8001c58:	e065      	b.n	8001d26 <waitFor+0x11a>
		if (TIMEOUT <= 0) return 0;
 8001c5a:	4b35      	ldr	r3, [pc, #212]	@ (8001d30 <waitFor+0x124>)
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	dc01      	bgt.n	8001c66 <waitFor+0x5a>
 8001c62:	2300      	movs	r3, #0
 8001c64:	e05f      	b.n	8001d26 <waitFor+0x11a>
		if (Tail == Head) goto again;
 8001c66:	4b33      	ldr	r3, [pc, #204]	@ (8001d34 <waitFor+0x128>)
 8001c68:	881a      	ldrh	r2, [r3, #0]
 8001c6a:	4b33      	ldr	r3, [pc, #204]	@ (8001d38 <waitFor+0x12c>)
 8001c6c:	881b      	ldrh	r3, [r3, #0]
 8001c6e:	429a      	cmp	r2, r3
 8001c70:	d0ea      	beq.n	8001c48 <waitFor+0x3c>
		Tail++;
 8001c72:	4b30      	ldr	r3, [pc, #192]	@ (8001d34 <waitFor+0x128>)
 8001c74:	881b      	ldrh	r3, [r3, #0]
 8001c76:	3301      	adds	r3, #1
 8001c78:	b29a      	uxth	r2, r3
 8001c7a:	4b2e      	ldr	r3, [pc, #184]	@ (8001d34 <waitFor+0x128>)
 8001c7c:	801a      	strh	r2, [r3, #0]
		if (Tail==MainBuf_SIZE) Tail = 0;
 8001c7e:	4b2d      	ldr	r3, [pc, #180]	@ (8001d34 <waitFor+0x128>)
 8001c80:	881b      	ldrh	r3, [r3, #0]
 8001c82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001c86:	d102      	bne.n	8001c8e <waitFor+0x82>
 8001c88:	4b2a      	ldr	r3, [pc, #168]	@ (8001d34 <waitFor+0x128>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	801a      	strh	r2, [r3, #0]
	while (MainBuf[Tail] != string[so_far])  // peek in the rx_buffer to see if we get the string
 8001c8e:	4b29      	ldr	r3, [pc, #164]	@ (8001d34 <waitFor+0x128>)
 8001c90:	881b      	ldrh	r3, [r3, #0]
 8001c92:	461a      	mov	r2, r3
 8001c94:	4b2a      	ldr	r3, [pc, #168]	@ (8001d40 <waitFor+0x134>)
 8001c96:	5c9a      	ldrb	r2, [r3, r2]
 8001c98:	68fb      	ldr	r3, [r7, #12]
 8001c9a:	6879      	ldr	r1, [r7, #4]
 8001c9c:	440b      	add	r3, r1
 8001c9e:	781b      	ldrb	r3, [r3, #0]
 8001ca0:	429a      	cmp	r2, r3
 8001ca2:	d1da      	bne.n	8001c5a <waitFor+0x4e>
	while (MainBuf[Tail] == string[so_far]) // if we got the first letter of the string
 8001ca4:	e022      	b.n	8001cec <waitFor+0xe0>
		if (TIMEOUT <= 0) return 0;
 8001ca6:	4b22      	ldr	r3, [pc, #136]	@ (8001d30 <waitFor+0x124>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	dc01      	bgt.n	8001cb2 <waitFor+0xa6>
 8001cae:	2300      	movs	r3, #0
 8001cb0:	e039      	b.n	8001d26 <waitFor+0x11a>
		so_far++;
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	3301      	adds	r3, #1
 8001cb6:	60fb      	str	r3, [r7, #12]
		if (Tail == Head) goto again;
 8001cb8:	4b1e      	ldr	r3, [pc, #120]	@ (8001d34 <waitFor+0x128>)
 8001cba:	881a      	ldrh	r2, [r3, #0]
 8001cbc:	4b1e      	ldr	r3, [pc, #120]	@ (8001d38 <waitFor+0x12c>)
 8001cbe:	881b      	ldrh	r3, [r3, #0]
 8001cc0:	429a      	cmp	r2, r3
 8001cc2:	d0c3      	beq.n	8001c4c <waitFor+0x40>
		Tail++;
 8001cc4:	4b1b      	ldr	r3, [pc, #108]	@ (8001d34 <waitFor+0x128>)
 8001cc6:	881b      	ldrh	r3, [r3, #0]
 8001cc8:	3301      	adds	r3, #1
 8001cca:	b29a      	uxth	r2, r3
 8001ccc:	4b19      	ldr	r3, [pc, #100]	@ (8001d34 <waitFor+0x128>)
 8001cce:	801a      	strh	r2, [r3, #0]
		if (Tail==MainBuf_SIZE) Tail = 0;
 8001cd0:	4b18      	ldr	r3, [pc, #96]	@ (8001d34 <waitFor+0x128>)
 8001cd2:	881b      	ldrh	r3, [r3, #0]
 8001cd4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001cd8:	d102      	bne.n	8001ce0 <waitFor+0xd4>
 8001cda:	4b16      	ldr	r3, [pc, #88]	@ (8001d34 <waitFor+0x128>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	801a      	strh	r2, [r3, #0]
		if (so_far == len) return 1;
 8001ce0:	68fa      	ldr	r2, [r7, #12]
 8001ce2:	68bb      	ldr	r3, [r7, #8]
 8001ce4:	429a      	cmp	r2, r3
 8001ce6:	d101      	bne.n	8001cec <waitFor+0xe0>
 8001ce8:	2301      	movs	r3, #1
 8001cea:	e01c      	b.n	8001d26 <waitFor+0x11a>
	while (MainBuf[Tail] == string[so_far]) // if we got the first letter of the string
 8001cec:	4b11      	ldr	r3, [pc, #68]	@ (8001d34 <waitFor+0x128>)
 8001cee:	881b      	ldrh	r3, [r3, #0]
 8001cf0:	461a      	mov	r2, r3
 8001cf2:	4b13      	ldr	r3, [pc, #76]	@ (8001d40 <waitFor+0x134>)
 8001cf4:	5c9a      	ldrb	r2, [r3, r2]
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	6879      	ldr	r1, [r7, #4]
 8001cfa:	440b      	add	r3, r1
 8001cfc:	781b      	ldrb	r3, [r3, #0]
 8001cfe:	429a      	cmp	r2, r3
 8001d00:	d0d1      	beq.n	8001ca6 <waitFor+0x9a>
//	{
//		so_far = 0;
//		goto again;
//	}

	HAL_Delay (100);
 8001d02:	2064      	movs	r0, #100	@ 0x64
 8001d04:	f000 fa3a 	bl	800217c <HAL_Delay>

	if ((so_far!=len)&&isDataAvailable)
 8001d08:	68fa      	ldr	r2, [r7, #12]
 8001d0a:	68bb      	ldr	r3, [r7, #8]
 8001d0c:	429a      	cmp	r2, r3
 8001d0e:	d007      	beq.n	8001d20 <waitFor+0x114>
 8001d10:	4b0a      	ldr	r3, [pc, #40]	@ (8001d3c <waitFor+0x130>)
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d003      	beq.n	8001d20 <waitFor+0x114>
	{
		isDataAvailable = 0;
 8001d18:	4b08      	ldr	r3, [pc, #32]	@ (8001d3c <waitFor+0x130>)
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	601a      	str	r2, [r3, #0]
//		so_far = 0;
		goto again;
 8001d1e:	e796      	b.n	8001c4e <waitFor+0x42>
	}
	else
	{
		so_far = 0;
 8001d20:	2300      	movs	r3, #0
 8001d22:	60fb      	str	r3, [r7, #12]
		goto again;
 8001d24:	e793      	b.n	8001c4e <waitFor+0x42>
	}


	return 0;
}
 8001d26:	4618      	mov	r0, r3
 8001d28:	3710      	adds	r7, #16
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	20000854 	.word	0x20000854
 8001d34:	2000084a 	.word	0x2000084a
 8001d38:	20000848 	.word	0x20000848
 8001d3c:	2000084c 	.word	0x2000084c
 8001d40:	20000444 	.word	0x20000444

08001d44 <copyUpto>:
 * it will copy irrespective of, if the end string is there or not
 * if the end string gets copied, it returns 1 or else 0
 *
 */
int copyUpto (char *string, char *buffertocopyinto, uint32_t Timeout)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b088      	sub	sp, #32
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	60f8      	str	r0, [r7, #12]
 8001d4c:	60b9      	str	r1, [r7, #8]
 8001d4e:	607a      	str	r2, [r7, #4]
	int so_far =0;
 8001d50:	2300      	movs	r3, #0
 8001d52:	61fb      	str	r3, [r7, #28]
	int len = strlen (string);
 8001d54:	68f8      	ldr	r0, [r7, #12]
 8001d56:	f7fe fa3b 	bl	80001d0 <strlen>
 8001d5a:	4603      	mov	r3, r0
 8001d5c:	617b      	str	r3, [r7, #20]
	int indx = 0;
 8001d5e:	2300      	movs	r3, #0
 8001d60:	61bb      	str	r3, [r7, #24]

	TIMEOUT = Timeout;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	4a42      	ldr	r2, [pc, #264]	@ (8001e70 <copyUpto+0x12c>)
 8001d66:	6013      	str	r3, [r2, #0]
	while ((Tail==Head)&&TIMEOUT);
 8001d68:	bf00      	nop
 8001d6a:	4b42      	ldr	r3, [pc, #264]	@ (8001e74 <copyUpto+0x130>)
 8001d6c:	881a      	ldrh	r2, [r3, #0]
 8001d6e:	4b42      	ldr	r3, [pc, #264]	@ (8001e78 <copyUpto+0x134>)
 8001d70:	881b      	ldrh	r3, [r3, #0]
 8001d72:	429a      	cmp	r2, r3
 8001d74:	d103      	bne.n	8001d7e <copyUpto+0x3a>
 8001d76:	4b3e      	ldr	r3, [pc, #248]	@ (8001e70 <copyUpto+0x12c>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d1f5      	bne.n	8001d6a <copyUpto+0x26>
	isDataAvailable = 0;
 8001d7e:	4b3f      	ldr	r3, [pc, #252]	@ (8001e7c <copyUpto+0x138>)
 8001d80:	2200      	movs	r2, #0
 8001d82:	601a      	str	r2, [r3, #0]
 8001d84:	e000      	b.n	8001d88 <copyUpto+0x44>
	/* Keep copying data until the string is found in the incoming data */
	while (MainBuf[Tail] != string [so_far])
	{
		buffertocopyinto[indx] = MainBuf[Tail];

		if (Tail == Head) goto again;
 8001d86:	bf00      	nop
	if (TIMEOUT<=0) return 0;
 8001d88:	4b39      	ldr	r3, [pc, #228]	@ (8001e70 <copyUpto+0x12c>)
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	dc21      	bgt.n	8001dd4 <copyUpto+0x90>
 8001d90:	2300      	movs	r3, #0
 8001d92:	e069      	b.n	8001e68 <copyUpto+0x124>
		buffertocopyinto[indx] = MainBuf[Tail];
 8001d94:	4b37      	ldr	r3, [pc, #220]	@ (8001e74 <copyUpto+0x130>)
 8001d96:	881b      	ldrh	r3, [r3, #0]
 8001d98:	4619      	mov	r1, r3
 8001d9a:	69bb      	ldr	r3, [r7, #24]
 8001d9c:	68ba      	ldr	r2, [r7, #8]
 8001d9e:	4413      	add	r3, r2
 8001da0:	4a37      	ldr	r2, [pc, #220]	@ (8001e80 <copyUpto+0x13c>)
 8001da2:	5c52      	ldrb	r2, [r2, r1]
 8001da4:	701a      	strb	r2, [r3, #0]
		if (Tail == Head) goto again;
 8001da6:	4b33      	ldr	r3, [pc, #204]	@ (8001e74 <copyUpto+0x130>)
 8001da8:	881a      	ldrh	r2, [r3, #0]
 8001daa:	4b33      	ldr	r3, [pc, #204]	@ (8001e78 <copyUpto+0x134>)
 8001dac:	881b      	ldrh	r3, [r3, #0]
 8001dae:	429a      	cmp	r2, r3
 8001db0:	d0e9      	beq.n	8001d86 <copyUpto+0x42>
		Tail++;
 8001db2:	4b30      	ldr	r3, [pc, #192]	@ (8001e74 <copyUpto+0x130>)
 8001db4:	881b      	ldrh	r3, [r3, #0]
 8001db6:	3301      	adds	r3, #1
 8001db8:	b29a      	uxth	r2, r3
 8001dba:	4b2e      	ldr	r3, [pc, #184]	@ (8001e74 <copyUpto+0x130>)
 8001dbc:	801a      	strh	r2, [r3, #0]
		indx++;
 8001dbe:	69bb      	ldr	r3, [r7, #24]
 8001dc0:	3301      	adds	r3, #1
 8001dc2:	61bb      	str	r3, [r7, #24]
		if (Tail==MainBuf_SIZE) Tail = 0;
 8001dc4:	4b2b      	ldr	r3, [pc, #172]	@ (8001e74 <copyUpto+0x130>)
 8001dc6:	881b      	ldrh	r3, [r3, #0]
 8001dc8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001dcc:	d102      	bne.n	8001dd4 <copyUpto+0x90>
 8001dce:	4b29      	ldr	r3, [pc, #164]	@ (8001e74 <copyUpto+0x130>)
 8001dd0:	2200      	movs	r2, #0
 8001dd2:	801a      	strh	r2, [r3, #0]
	while (MainBuf[Tail] != string [so_far])
 8001dd4:	4b27      	ldr	r3, [pc, #156]	@ (8001e74 <copyUpto+0x130>)
 8001dd6:	881b      	ldrh	r3, [r3, #0]
 8001dd8:	461a      	mov	r2, r3
 8001dda:	4b29      	ldr	r3, [pc, #164]	@ (8001e80 <copyUpto+0x13c>)
 8001ddc:	5c9a      	ldrb	r2, [r3, r2]
 8001dde:	69fb      	ldr	r3, [r7, #28]
 8001de0:	68f9      	ldr	r1, [r7, #12]
 8001de2:	440b      	add	r3, r1
 8001de4:	781b      	ldrb	r3, [r3, #0]
 8001de6:	429a      	cmp	r2, r3
 8001de8:	d1d4      	bne.n	8001d94 <copyUpto+0x50>
	}

/* If the string is found, copy it and return 1
 * or else goto again: and keep copying
 */
	while (MainBuf[Tail] == string [so_far])
 8001dea:	e020      	b.n	8001e2e <copyUpto+0xea>
	{
		so_far++;
 8001dec:	69fb      	ldr	r3, [r7, #28]
 8001dee:	3301      	adds	r3, #1
 8001df0:	61fb      	str	r3, [r7, #28]
		buffertocopyinto[indx++] = MainBuf[Tail++];
 8001df2:	4b20      	ldr	r3, [pc, #128]	@ (8001e74 <copyUpto+0x130>)
 8001df4:	881b      	ldrh	r3, [r3, #0]
 8001df6:	1c5a      	adds	r2, r3, #1
 8001df8:	b291      	uxth	r1, r2
 8001dfa:	4a1e      	ldr	r2, [pc, #120]	@ (8001e74 <copyUpto+0x130>)
 8001dfc:	8011      	strh	r1, [r2, #0]
 8001dfe:	4619      	mov	r1, r3
 8001e00:	69bb      	ldr	r3, [r7, #24]
 8001e02:	1c5a      	adds	r2, r3, #1
 8001e04:	61ba      	str	r2, [r7, #24]
 8001e06:	461a      	mov	r2, r3
 8001e08:	68bb      	ldr	r3, [r7, #8]
 8001e0a:	4413      	add	r3, r2
 8001e0c:	4a1c      	ldr	r2, [pc, #112]	@ (8001e80 <copyUpto+0x13c>)
 8001e0e:	5c52      	ldrb	r2, [r2, r1]
 8001e10:	701a      	strb	r2, [r3, #0]
		if (Tail==MainBuf_SIZE) Tail = 0;
 8001e12:	4b18      	ldr	r3, [pc, #96]	@ (8001e74 <copyUpto+0x130>)
 8001e14:	881b      	ldrh	r3, [r3, #0]
 8001e16:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001e1a:	d102      	bne.n	8001e22 <copyUpto+0xde>
 8001e1c:	4b15      	ldr	r3, [pc, #84]	@ (8001e74 <copyUpto+0x130>)
 8001e1e:	2200      	movs	r2, #0
 8001e20:	801a      	strh	r2, [r3, #0]
		if (so_far == len) return 1;
 8001e22:	69fa      	ldr	r2, [r7, #28]
 8001e24:	697b      	ldr	r3, [r7, #20]
 8001e26:	429a      	cmp	r2, r3
 8001e28:	d101      	bne.n	8001e2e <copyUpto+0xea>
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	e01c      	b.n	8001e68 <copyUpto+0x124>
	while (MainBuf[Tail] == string [so_far])
 8001e2e:	4b11      	ldr	r3, [pc, #68]	@ (8001e74 <copyUpto+0x130>)
 8001e30:	881b      	ldrh	r3, [r3, #0]
 8001e32:	461a      	mov	r2, r3
 8001e34:	4b12      	ldr	r3, [pc, #72]	@ (8001e80 <copyUpto+0x13c>)
 8001e36:	5c9a      	ldrb	r2, [r3, r2]
 8001e38:	69fb      	ldr	r3, [r7, #28]
 8001e3a:	68f9      	ldr	r1, [r7, #12]
 8001e3c:	440b      	add	r3, r1
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	429a      	cmp	r2, r3
 8001e42:	d0d3      	beq.n	8001dec <copyUpto+0xa8>
	}

	HAL_Delay (100);
 8001e44:	2064      	movs	r0, #100	@ 0x64
 8001e46:	f000 f999 	bl	800217c <HAL_Delay>

	if ((so_far!=len)&&isDataAvailable)
 8001e4a:	69fa      	ldr	r2, [r7, #28]
 8001e4c:	697b      	ldr	r3, [r7, #20]
 8001e4e:	429a      	cmp	r2, r3
 8001e50:	d007      	beq.n	8001e62 <copyUpto+0x11e>
 8001e52:	4b0a      	ldr	r3, [pc, #40]	@ (8001e7c <copyUpto+0x138>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d003      	beq.n	8001e62 <copyUpto+0x11e>
	{
		isDataAvailable = 0;
 8001e5a:	4b08      	ldr	r3, [pc, #32]	@ (8001e7c <copyUpto+0x138>)
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	601a      	str	r2, [r3, #0]
//		so_far = 0;
		goto again;
 8001e60:	e792      	b.n	8001d88 <copyUpto+0x44>
	}
	else
	{
		so_far = 0;
 8001e62:	2300      	movs	r3, #0
 8001e64:	61fb      	str	r3, [r7, #28]
		goto again;
 8001e66:	e78f      	b.n	8001d88 <copyUpto+0x44>
	}
    return 0;
}
 8001e68:	4618      	mov	r0, r3
 8001e6a:	3720      	adds	r7, #32
 8001e6c:	46bd      	mov	sp, r7
 8001e6e:	bd80      	pop	{r7, pc}
 8001e70:	20000854 	.word	0x20000854
 8001e74:	2000084a 	.word	0x2000084a
 8001e78:	20000848 	.word	0x20000848
 8001e7c:	2000084c 	.word	0x2000084c
 8001e80:	20000444 	.word	0x20000444

08001e84 <getAfter>:
/* Copies the entered number of characters, after the entered string (from the incoming buffer), into the buffer
 * returns 1, if the string is copied
 * returns 0, in case of the timeout
 */
int getAfter (char *string, uint8_t numberofchars, char *buffertocopyinto, uint32_t Timeout)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b086      	sub	sp, #24
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	60f8      	str	r0, [r7, #12]
 8001e8c:	607a      	str	r2, [r7, #4]
 8001e8e:	603b      	str	r3, [r7, #0]
 8001e90:	460b      	mov	r3, r1
 8001e92:	72fb      	strb	r3, [r7, #11]
	if ((waitFor(string, Timeout)) != 1) return 0;
 8001e94:	6839      	ldr	r1, [r7, #0]
 8001e96:	68f8      	ldr	r0, [r7, #12]
 8001e98:	f7ff feb8 	bl	8001c0c <waitFor>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	2b01      	cmp	r3, #1
 8001ea0:	d001      	beq.n	8001ea6 <getAfter+0x22>
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	e022      	b.n	8001eec <getAfter+0x68>
//	TIMEOUT = Timeout/3;
//	while (TIMEOUT > 0);
	HAL_Delay (100);
 8001ea6:	2064      	movs	r0, #100	@ 0x64
 8001ea8:	f000 f968 	bl	800217c <HAL_Delay>
	for (int indx=0; indx<numberofchars; indx++)
 8001eac:	2300      	movs	r3, #0
 8001eae:	617b      	str	r3, [r7, #20]
 8001eb0:	e017      	b.n	8001ee2 <getAfter+0x5e>
	{
		if (Tail==MainBuf_SIZE) Tail = 0;
 8001eb2:	4b10      	ldr	r3, [pc, #64]	@ (8001ef4 <getAfter+0x70>)
 8001eb4:	881b      	ldrh	r3, [r3, #0]
 8001eb6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001eba:	d102      	bne.n	8001ec2 <getAfter+0x3e>
 8001ebc:	4b0d      	ldr	r3, [pc, #52]	@ (8001ef4 <getAfter+0x70>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	801a      	strh	r2, [r3, #0]
		buffertocopyinto[indx] = MainBuf[Tail++];  // save the data into the buffer... increments the tail
 8001ec2:	4b0c      	ldr	r3, [pc, #48]	@ (8001ef4 <getAfter+0x70>)
 8001ec4:	881b      	ldrh	r3, [r3, #0]
 8001ec6:	1c5a      	adds	r2, r3, #1
 8001ec8:	b291      	uxth	r1, r2
 8001eca:	4a0a      	ldr	r2, [pc, #40]	@ (8001ef4 <getAfter+0x70>)
 8001ecc:	8011      	strh	r1, [r2, #0]
 8001ece:	4619      	mov	r1, r3
 8001ed0:	697b      	ldr	r3, [r7, #20]
 8001ed2:	687a      	ldr	r2, [r7, #4]
 8001ed4:	4413      	add	r3, r2
 8001ed6:	4a08      	ldr	r2, [pc, #32]	@ (8001ef8 <getAfter+0x74>)
 8001ed8:	5c52      	ldrb	r2, [r2, r1]
 8001eda:	701a      	strb	r2, [r3, #0]
	for (int indx=0; indx<numberofchars; indx++)
 8001edc:	697b      	ldr	r3, [r7, #20]
 8001ede:	3301      	adds	r3, #1
 8001ee0:	617b      	str	r3, [r7, #20]
 8001ee2:	7afb      	ldrb	r3, [r7, #11]
 8001ee4:	697a      	ldr	r2, [r7, #20]
 8001ee6:	429a      	cmp	r2, r3
 8001ee8:	dbe3      	blt.n	8001eb2 <getAfter+0x2e>
	}
	return 1;
 8001eea:	2301      	movs	r3, #1
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	3718      	adds	r7, #24
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}
 8001ef4:	2000084a 	.word	0x2000084a
 8001ef8:	20000444 	.word	0x20000444

08001efc <HAL_UARTEx_RxEventCallback>:




void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8001efc:	b580      	push	{r7, lr}
 8001efe:	b084      	sub	sp, #16
 8001f00:	af00      	add	r7, sp, #0
 8001f02:	6078      	str	r0, [r7, #4]
 8001f04:	460b      	mov	r3, r1
 8001f06:	807b      	strh	r3, [r7, #2]
		isDataAvailable = 1;
 8001f08:	4b44      	ldr	r3, [pc, #272]	@ (800201c <HAL_UARTEx_RxEventCallback+0x120>)
 8001f0a:	2201      	movs	r2, #1
 8001f0c:	601a      	str	r2, [r3, #0]

		oldPos = newPos;  // Update the last position before copying new data
 8001f0e:	4b44      	ldr	r3, [pc, #272]	@ (8002020 <HAL_UARTEx_RxEventCallback+0x124>)
 8001f10:	881a      	ldrh	r2, [r3, #0]
 8001f12:	4b44      	ldr	r3, [pc, #272]	@ (8002024 <HAL_UARTEx_RxEventCallback+0x128>)
 8001f14:	801a      	strh	r2, [r3, #0]

		/* If the data in large and it is about to exceed the buffer size, we have to route it to the start of the buffer
		 * This is to maintain the circular buffer
		 * The old data in the main buffer will be overlapped
		 */
		if (oldPos+Size > MainBuf_SIZE)  // If the current position + new data size is greater than the main buffer
 8001f16:	4b43      	ldr	r3, [pc, #268]	@ (8002024 <HAL_UARTEx_RxEventCallback+0x128>)
 8001f18:	881b      	ldrh	r3, [r3, #0]
 8001f1a:	461a      	mov	r2, r3
 8001f1c:	887b      	ldrh	r3, [r7, #2]
 8001f1e:	4413      	add	r3, r2
 8001f20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f24:	dd22      	ble.n	8001f6c <HAL_UARTEx_RxEventCallback+0x70>
		{
			uint16_t datatocopy = MainBuf_SIZE-oldPos;  // find out how much space is left in the main buffer
 8001f26:	4b3f      	ldr	r3, [pc, #252]	@ (8002024 <HAL_UARTEx_RxEventCallback+0x128>)
 8001f28:	881b      	ldrh	r3, [r3, #0]
 8001f2a:	f5c3 6380 	rsb	r3, r3, #1024	@ 0x400
 8001f2e:	817b      	strh	r3, [r7, #10]
			memcpy ((uint8_t *)MainBuf+oldPos, (uint8_t *)RxBuf, datatocopy);  // copy data in that remaining space
 8001f30:	4b3c      	ldr	r3, [pc, #240]	@ (8002024 <HAL_UARTEx_RxEventCallback+0x128>)
 8001f32:	881b      	ldrh	r3, [r3, #0]
 8001f34:	461a      	mov	r2, r3
 8001f36:	4b3c      	ldr	r3, [pc, #240]	@ (8002028 <HAL_UARTEx_RxEventCallback+0x12c>)
 8001f38:	4413      	add	r3, r2
 8001f3a:	897a      	ldrh	r2, [r7, #10]
 8001f3c:	493b      	ldr	r1, [pc, #236]	@ (800202c <HAL_UARTEx_RxEventCallback+0x130>)
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f003 ff4a 	bl	8005dd8 <memcpy>

			oldPos = 0;  // point to the start of the buffer
 8001f44:	4b37      	ldr	r3, [pc, #220]	@ (8002024 <HAL_UARTEx_RxEventCallback+0x128>)
 8001f46:	2200      	movs	r2, #0
 8001f48:	801a      	strh	r2, [r3, #0]
			memcpy ((uint8_t *)MainBuf, (uint8_t *)RxBuf+datatocopy, (Size-datatocopy));  // copy the remaining data
 8001f4a:	897b      	ldrh	r3, [r7, #10]
 8001f4c:	4a37      	ldr	r2, [pc, #220]	@ (800202c <HAL_UARTEx_RxEventCallback+0x130>)
 8001f4e:	1899      	adds	r1, r3, r2
 8001f50:	887a      	ldrh	r2, [r7, #2]
 8001f52:	897b      	ldrh	r3, [r7, #10]
 8001f54:	1ad3      	subs	r3, r2, r3
 8001f56:	461a      	mov	r2, r3
 8001f58:	4833      	ldr	r0, [pc, #204]	@ (8002028 <HAL_UARTEx_RxEventCallback+0x12c>)
 8001f5a:	f003 ff3d 	bl	8005dd8 <memcpy>
			newPos = (Size-datatocopy);  // update the position
 8001f5e:	887a      	ldrh	r2, [r7, #2]
 8001f60:	897b      	ldrh	r3, [r7, #10]
 8001f62:	1ad3      	subs	r3, r2, r3
 8001f64:	b29a      	uxth	r2, r3
 8001f66:	4b2e      	ldr	r3, [pc, #184]	@ (8002020 <HAL_UARTEx_RxEventCallback+0x124>)
 8001f68:	801a      	strh	r2, [r3, #0]
 8001f6a:	e010      	b.n	8001f8e <HAL_UARTEx_RxEventCallback+0x92>
		/* if the current position + new data size is less than the main buffer
		 * we will simply copy the data into the buffer and update the position
		 */
		else
		{
			memcpy ((uint8_t *)MainBuf+oldPos, (uint8_t *)RxBuf, Size);
 8001f6c:	4b2d      	ldr	r3, [pc, #180]	@ (8002024 <HAL_UARTEx_RxEventCallback+0x128>)
 8001f6e:	881b      	ldrh	r3, [r3, #0]
 8001f70:	461a      	mov	r2, r3
 8001f72:	4b2d      	ldr	r3, [pc, #180]	@ (8002028 <HAL_UARTEx_RxEventCallback+0x12c>)
 8001f74:	4413      	add	r3, r2
 8001f76:	887a      	ldrh	r2, [r7, #2]
 8001f78:	492c      	ldr	r1, [pc, #176]	@ (800202c <HAL_UARTEx_RxEventCallback+0x130>)
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	f003 ff2c 	bl	8005dd8 <memcpy>
			newPos = Size+oldPos;
 8001f80:	4b28      	ldr	r3, [pc, #160]	@ (8002024 <HAL_UARTEx_RxEventCallback+0x128>)
 8001f82:	881a      	ldrh	r2, [r3, #0]
 8001f84:	887b      	ldrh	r3, [r7, #2]
 8001f86:	4413      	add	r3, r2
 8001f88:	b29a      	uxth	r2, r3
 8001f8a:	4b25      	ldr	r3, [pc, #148]	@ (8002020 <HAL_UARTEx_RxEventCallback+0x124>)
 8001f8c:	801a      	strh	r2, [r3, #0]

		/* Update the position of the Head
		 * If the current position + new size is less then the buffer size, Head will update normally
		 * Or else the head will be at the new position from the beginning
		 */
		if (Head+Size < MainBuf_SIZE) Head = Head+Size;
 8001f8e:	4b28      	ldr	r3, [pc, #160]	@ (8002030 <HAL_UARTEx_RxEventCallback+0x134>)
 8001f90:	881b      	ldrh	r3, [r3, #0]
 8001f92:	461a      	mov	r2, r3
 8001f94:	887b      	ldrh	r3, [r7, #2]
 8001f96:	4413      	add	r3, r2
 8001f98:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001f9c:	da07      	bge.n	8001fae <HAL_UARTEx_RxEventCallback+0xb2>
 8001f9e:	4b24      	ldr	r3, [pc, #144]	@ (8002030 <HAL_UARTEx_RxEventCallback+0x134>)
 8001fa0:	881a      	ldrh	r2, [r3, #0]
 8001fa2:	887b      	ldrh	r3, [r7, #2]
 8001fa4:	4413      	add	r3, r2
 8001fa6:	b29a      	uxth	r2, r3
 8001fa8:	4b21      	ldr	r3, [pc, #132]	@ (8002030 <HAL_UARTEx_RxEventCallback+0x134>)
 8001faa:	801a      	strh	r2, [r3, #0]
 8001fac:	e009      	b.n	8001fc2 <HAL_UARTEx_RxEventCallback+0xc6>
		else Head = Head+Size - MainBuf_SIZE;
 8001fae:	4b20      	ldr	r3, [pc, #128]	@ (8002030 <HAL_UARTEx_RxEventCallback+0x134>)
 8001fb0:	881a      	ldrh	r2, [r3, #0]
 8001fb2:	887b      	ldrh	r3, [r7, #2]
 8001fb4:	4413      	add	r3, r2
 8001fb6:	b29b      	uxth	r3, r3
 8001fb8:	f5a3 6380 	sub.w	r3, r3, #1024	@ 0x400
 8001fbc:	b29a      	uxth	r2, r3
 8001fbe:	4b1c      	ldr	r3, [pc, #112]	@ (8002030 <HAL_UARTEx_RxEventCallback+0x134>)
 8001fc0:	801a      	strh	r2, [r3, #0]

		/* start the DMA again */
		HAL_UARTEx_ReceiveToIdle_DMA(&UART, (uint8_t *) RxBuf, RxBuf_SIZE);
 8001fc2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001fc6:	4919      	ldr	r1, [pc, #100]	@ (800202c <HAL_UARTEx_RxEventCallback+0x130>)
 8001fc8:	481a      	ldr	r0, [pc, #104]	@ (8002034 <HAL_UARTEx_RxEventCallback+0x138>)
 8001fca:	f003 fdd2 	bl	8005b72 <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(&DMA, DMA_IT_HT);
 8001fce:	4b1a      	ldr	r3, [pc, #104]	@ (8002038 <HAL_UARTEx_RxEventCallback+0x13c>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	681a      	ldr	r2, [r3, #0]
 8001fd4:	4b18      	ldr	r3, [pc, #96]	@ (8002038 <HAL_UARTEx_RxEventCallback+0x13c>)
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	f022 0204 	bic.w	r2, r2, #4
 8001fdc:	601a      	str	r2, [r3, #0]
	/****************** PROCESS (Little) THE DATA HERE *********************
	 * This is the PART OF  "isConfirmed" Function
	 */

	/* Let's say we want to check for the keyword "OK" within our incoming DATA */
	for (int i=0; i<Size; i++)
 8001fde:	2300      	movs	r3, #0
 8001fe0:	60fb      	str	r3, [r7, #12]
 8001fe2:	e011      	b.n	8002008 <HAL_UARTEx_RxEventCallback+0x10c>
	{
		if ((RxBuf[i] == 'O') && (RxBuf[i+1] == 'K'))
 8001fe4:	4a11      	ldr	r2, [pc, #68]	@ (800202c <HAL_UARTEx_RxEventCallback+0x130>)
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	4413      	add	r3, r2
 8001fea:	781b      	ldrb	r3, [r3, #0]
 8001fec:	2b4f      	cmp	r3, #79	@ 0x4f
 8001fee:	d108      	bne.n	8002002 <HAL_UARTEx_RxEventCallback+0x106>
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	3301      	adds	r3, #1
 8001ff4:	4a0d      	ldr	r2, [pc, #52]	@ (800202c <HAL_UARTEx_RxEventCallback+0x130>)
 8001ff6:	5cd3      	ldrb	r3, [r2, r3]
 8001ff8:	2b4b      	cmp	r3, #75	@ 0x4b
 8001ffa:	d102      	bne.n	8002002 <HAL_UARTEx_RxEventCallback+0x106>
		{
			isOK = 1;
 8001ffc:	4b0f      	ldr	r3, [pc, #60]	@ (800203c <HAL_UARTEx_RxEventCallback+0x140>)
 8001ffe:	2201      	movs	r2, #1
 8002000:	601a      	str	r2, [r3, #0]
	for (int i=0; i<Size; i++)
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	3301      	adds	r3, #1
 8002006:	60fb      	str	r3, [r7, #12]
 8002008:	887b      	ldrh	r3, [r7, #2]
 800200a:	68fa      	ldr	r2, [r7, #12]
 800200c:	429a      	cmp	r2, r3
 800200e:	dbe9      	blt.n	8001fe4 <HAL_UARTEx_RxEventCallback+0xe8>
		}
	}
}
 8002010:	bf00      	nop
 8002012:	bf00      	nop
 8002014:	3710      	adds	r7, #16
 8002016:	46bd      	mov	sp, r7
 8002018:	bd80      	pop	{r7, pc}
 800201a:	bf00      	nop
 800201c:	2000084c 	.word	0x2000084c
 8002020:	20000846 	.word	0x20000846
 8002024:	20000844 	.word	0x20000844
 8002028:	20000444 	.word	0x20000444
 800202c:	20000244 	.word	0x20000244
 8002030:	20000848 	.word	0x20000848
 8002034:	200000d0 	.word	0x200000d0
 8002038:	200001e0 	.word	0x200001e0
 800203c:	20000850 	.word	0x20000850

08002040 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002040:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002078 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002044:	f7ff fd42 	bl	8001acc <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002048:	480c      	ldr	r0, [pc, #48]	@ (800207c <LoopForever+0x6>)
  ldr r1, =_edata
 800204a:	490d      	ldr	r1, [pc, #52]	@ (8002080 <LoopForever+0xa>)
  ldr r2, =_sidata
 800204c:	4a0d      	ldr	r2, [pc, #52]	@ (8002084 <LoopForever+0xe>)
  movs r3, #0
 800204e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002050:	e002      	b.n	8002058 <LoopCopyDataInit>

08002052 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002052:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002054:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002056:	3304      	adds	r3, #4

08002058 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002058:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800205a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800205c:	d3f9      	bcc.n	8002052 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800205e:	4a0a      	ldr	r2, [pc, #40]	@ (8002088 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002060:	4c0a      	ldr	r4, [pc, #40]	@ (800208c <LoopForever+0x16>)
  movs r3, #0
 8002062:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002064:	e001      	b.n	800206a <LoopFillZerobss>

08002066 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002066:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002068:	3204      	adds	r2, #4

0800206a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800206a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800206c:	d3fb      	bcc.n	8002066 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800206e:	f003 fe8d 	bl	8005d8c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002072:	f7ff f89b 	bl	80011ac <main>

08002076 <LoopForever>:

LoopForever:
    b LoopForever
 8002076:	e7fe      	b.n	8002076 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002078:	2000c000 	.word	0x2000c000
  ldr r0, =_sdata
 800207c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002080:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8002084:	08006fac 	.word	0x08006fac
  ldr r2, =_sbss
 8002088:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 800208c:	200009a4 	.word	0x200009a4

08002090 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002090:	e7fe      	b.n	8002090 <ADC1_IRQHandler>

08002092 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002092:	b580      	push	{r7, lr}
 8002094:	b082      	sub	sp, #8
 8002096:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002098:	2300      	movs	r3, #0
 800209a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800209c:	2003      	movs	r0, #3
 800209e:	f000 f961 	bl	8002364 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80020a2:	2000      	movs	r0, #0
 80020a4:	f000 f80e 	bl	80020c4 <HAL_InitTick>
 80020a8:	4603      	mov	r3, r0
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d002      	beq.n	80020b4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80020ae:	2301      	movs	r3, #1
 80020b0:	71fb      	strb	r3, [r7, #7]
 80020b2:	e001      	b.n	80020b8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80020b4:	f7ff fb44 	bl	8001740 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80020b8:	79fb      	ldrb	r3, [r7, #7]
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	3708      	adds	r7, #8
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}
	...

080020c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020c4:	b580      	push	{r7, lr}
 80020c6:	b084      	sub	sp, #16
 80020c8:	af00      	add	r7, sp, #0
 80020ca:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80020cc:	2300      	movs	r3, #0
 80020ce:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80020d0:	4b17      	ldr	r3, [pc, #92]	@ (8002130 <HAL_InitTick+0x6c>)
 80020d2:	781b      	ldrb	r3, [r3, #0]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d023      	beq.n	8002120 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80020d8:	4b16      	ldr	r3, [pc, #88]	@ (8002134 <HAL_InitTick+0x70>)
 80020da:	681a      	ldr	r2, [r3, #0]
 80020dc:	4b14      	ldr	r3, [pc, #80]	@ (8002130 <HAL_InitTick+0x6c>)
 80020de:	781b      	ldrb	r3, [r3, #0]
 80020e0:	4619      	mov	r1, r3
 80020e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80020e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80020ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80020ee:	4618      	mov	r0, r3
 80020f0:	f000 f96d 	bl	80023ce <HAL_SYSTICK_Config>
 80020f4:	4603      	mov	r3, r0
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d10f      	bne.n	800211a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	2b0f      	cmp	r3, #15
 80020fe:	d809      	bhi.n	8002114 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002100:	2200      	movs	r2, #0
 8002102:	6879      	ldr	r1, [r7, #4]
 8002104:	f04f 30ff 	mov.w	r0, #4294967295
 8002108:	f000 f937 	bl	800237a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800210c:	4a0a      	ldr	r2, [pc, #40]	@ (8002138 <HAL_InitTick+0x74>)
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	6013      	str	r3, [r2, #0]
 8002112:	e007      	b.n	8002124 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002114:	2301      	movs	r3, #1
 8002116:	73fb      	strb	r3, [r7, #15]
 8002118:	e004      	b.n	8002124 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800211a:	2301      	movs	r3, #1
 800211c:	73fb      	strb	r3, [r7, #15]
 800211e:	e001      	b.n	8002124 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002120:	2301      	movs	r3, #1
 8002122:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002124:	7bfb      	ldrb	r3, [r7, #15]
}
 8002126:	4618      	mov	r0, r3
 8002128:	3710      	adds	r7, #16
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	20000018 	.word	0x20000018
 8002134:	20000010 	.word	0x20000010
 8002138:	20000014 	.word	0x20000014

0800213c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800213c:	b480      	push	{r7}
 800213e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002140:	4b06      	ldr	r3, [pc, #24]	@ (800215c <HAL_IncTick+0x20>)
 8002142:	781b      	ldrb	r3, [r3, #0]
 8002144:	461a      	mov	r2, r3
 8002146:	4b06      	ldr	r3, [pc, #24]	@ (8002160 <HAL_IncTick+0x24>)
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	4413      	add	r3, r2
 800214c:	4a04      	ldr	r2, [pc, #16]	@ (8002160 <HAL_IncTick+0x24>)
 800214e:	6013      	str	r3, [r2, #0]
}
 8002150:	bf00      	nop
 8002152:	46bd      	mov	sp, r7
 8002154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002158:	4770      	bx	lr
 800215a:	bf00      	nop
 800215c:	20000018 	.word	0x20000018
 8002160:	20000858 	.word	0x20000858

08002164 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002164:	b480      	push	{r7}
 8002166:	af00      	add	r7, sp, #0
  return uwTick;
 8002168:	4b03      	ldr	r3, [pc, #12]	@ (8002178 <HAL_GetTick+0x14>)
 800216a:	681b      	ldr	r3, [r3, #0]
}
 800216c:	4618      	mov	r0, r3
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr
 8002176:	bf00      	nop
 8002178:	20000858 	.word	0x20000858

0800217c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b084      	sub	sp, #16
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002184:	f7ff ffee 	bl	8002164 <HAL_GetTick>
 8002188:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800218e:	68fb      	ldr	r3, [r7, #12]
 8002190:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002194:	d005      	beq.n	80021a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002196:	4b0a      	ldr	r3, [pc, #40]	@ (80021c0 <HAL_Delay+0x44>)
 8002198:	781b      	ldrb	r3, [r3, #0]
 800219a:	461a      	mov	r2, r3
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	4413      	add	r3, r2
 80021a0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80021a2:	bf00      	nop
 80021a4:	f7ff ffde 	bl	8002164 <HAL_GetTick>
 80021a8:	4602      	mov	r2, r0
 80021aa:	68bb      	ldr	r3, [r7, #8]
 80021ac:	1ad3      	subs	r3, r2, r3
 80021ae:	68fa      	ldr	r2, [r7, #12]
 80021b0:	429a      	cmp	r2, r3
 80021b2:	d8f7      	bhi.n	80021a4 <HAL_Delay+0x28>
  {
  }
}
 80021b4:	bf00      	nop
 80021b6:	bf00      	nop
 80021b8:	3710      	adds	r7, #16
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}
 80021be:	bf00      	nop
 80021c0:	20000018 	.word	0x20000018

080021c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b085      	sub	sp, #20
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	f003 0307 	and.w	r3, r3, #7
 80021d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021d4:	4b0c      	ldr	r3, [pc, #48]	@ (8002208 <__NVIC_SetPriorityGrouping+0x44>)
 80021d6:	68db      	ldr	r3, [r3, #12]
 80021d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021da:	68ba      	ldr	r2, [r7, #8]
 80021dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80021e0:	4013      	ands	r3, r2
 80021e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021e8:	68bb      	ldr	r3, [r7, #8]
 80021ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80021f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021f6:	4a04      	ldr	r2, [pc, #16]	@ (8002208 <__NVIC_SetPriorityGrouping+0x44>)
 80021f8:	68bb      	ldr	r3, [r7, #8]
 80021fa:	60d3      	str	r3, [r2, #12]
}
 80021fc:	bf00      	nop
 80021fe:	3714      	adds	r7, #20
 8002200:	46bd      	mov	sp, r7
 8002202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002206:	4770      	bx	lr
 8002208:	e000ed00 	.word	0xe000ed00

0800220c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800220c:	b480      	push	{r7}
 800220e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002210:	4b04      	ldr	r3, [pc, #16]	@ (8002224 <__NVIC_GetPriorityGrouping+0x18>)
 8002212:	68db      	ldr	r3, [r3, #12]
 8002214:	0a1b      	lsrs	r3, r3, #8
 8002216:	f003 0307 	and.w	r3, r3, #7
}
 800221a:	4618      	mov	r0, r3
 800221c:	46bd      	mov	sp, r7
 800221e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002222:	4770      	bx	lr
 8002224:	e000ed00 	.word	0xe000ed00

08002228 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002228:	b480      	push	{r7}
 800222a:	b083      	sub	sp, #12
 800222c:	af00      	add	r7, sp, #0
 800222e:	4603      	mov	r3, r0
 8002230:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002232:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002236:	2b00      	cmp	r3, #0
 8002238:	db0b      	blt.n	8002252 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800223a:	79fb      	ldrb	r3, [r7, #7]
 800223c:	f003 021f 	and.w	r2, r3, #31
 8002240:	4907      	ldr	r1, [pc, #28]	@ (8002260 <__NVIC_EnableIRQ+0x38>)
 8002242:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002246:	095b      	lsrs	r3, r3, #5
 8002248:	2001      	movs	r0, #1
 800224a:	fa00 f202 	lsl.w	r2, r0, r2
 800224e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002252:	bf00      	nop
 8002254:	370c      	adds	r7, #12
 8002256:	46bd      	mov	sp, r7
 8002258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225c:	4770      	bx	lr
 800225e:	bf00      	nop
 8002260:	e000e100 	.word	0xe000e100

08002264 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002264:	b480      	push	{r7}
 8002266:	b083      	sub	sp, #12
 8002268:	af00      	add	r7, sp, #0
 800226a:	4603      	mov	r3, r0
 800226c:	6039      	str	r1, [r7, #0]
 800226e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002270:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002274:	2b00      	cmp	r3, #0
 8002276:	db0a      	blt.n	800228e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	b2da      	uxtb	r2, r3
 800227c:	490c      	ldr	r1, [pc, #48]	@ (80022b0 <__NVIC_SetPriority+0x4c>)
 800227e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002282:	0112      	lsls	r2, r2, #4
 8002284:	b2d2      	uxtb	r2, r2
 8002286:	440b      	add	r3, r1
 8002288:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800228c:	e00a      	b.n	80022a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	b2da      	uxtb	r2, r3
 8002292:	4908      	ldr	r1, [pc, #32]	@ (80022b4 <__NVIC_SetPriority+0x50>)
 8002294:	79fb      	ldrb	r3, [r7, #7]
 8002296:	f003 030f 	and.w	r3, r3, #15
 800229a:	3b04      	subs	r3, #4
 800229c:	0112      	lsls	r2, r2, #4
 800229e:	b2d2      	uxtb	r2, r2
 80022a0:	440b      	add	r3, r1
 80022a2:	761a      	strb	r2, [r3, #24]
}
 80022a4:	bf00      	nop
 80022a6:	370c      	adds	r7, #12
 80022a8:	46bd      	mov	sp, r7
 80022aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ae:	4770      	bx	lr
 80022b0:	e000e100 	.word	0xe000e100
 80022b4:	e000ed00 	.word	0xe000ed00

080022b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022b8:	b480      	push	{r7}
 80022ba:	b089      	sub	sp, #36	@ 0x24
 80022bc:	af00      	add	r7, sp, #0
 80022be:	60f8      	str	r0, [r7, #12]
 80022c0:	60b9      	str	r1, [r7, #8]
 80022c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	f003 0307 	and.w	r3, r3, #7
 80022ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80022cc:	69fb      	ldr	r3, [r7, #28]
 80022ce:	f1c3 0307 	rsb	r3, r3, #7
 80022d2:	2b04      	cmp	r3, #4
 80022d4:	bf28      	it	cs
 80022d6:	2304      	movcs	r3, #4
 80022d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80022da:	69fb      	ldr	r3, [r7, #28]
 80022dc:	3304      	adds	r3, #4
 80022de:	2b06      	cmp	r3, #6
 80022e0:	d902      	bls.n	80022e8 <NVIC_EncodePriority+0x30>
 80022e2:	69fb      	ldr	r3, [r7, #28]
 80022e4:	3b03      	subs	r3, #3
 80022e6:	e000      	b.n	80022ea <NVIC_EncodePriority+0x32>
 80022e8:	2300      	movs	r3, #0
 80022ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80022ec:	f04f 32ff 	mov.w	r2, #4294967295
 80022f0:	69bb      	ldr	r3, [r7, #24]
 80022f2:	fa02 f303 	lsl.w	r3, r2, r3
 80022f6:	43da      	mvns	r2, r3
 80022f8:	68bb      	ldr	r3, [r7, #8]
 80022fa:	401a      	ands	r2, r3
 80022fc:	697b      	ldr	r3, [r7, #20]
 80022fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002300:	f04f 31ff 	mov.w	r1, #4294967295
 8002304:	697b      	ldr	r3, [r7, #20]
 8002306:	fa01 f303 	lsl.w	r3, r1, r3
 800230a:	43d9      	mvns	r1, r3
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002310:	4313      	orrs	r3, r2
         );
}
 8002312:	4618      	mov	r0, r3
 8002314:	3724      	adds	r7, #36	@ 0x24
 8002316:	46bd      	mov	sp, r7
 8002318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800231c:	4770      	bx	lr
	...

08002320 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b082      	sub	sp, #8
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	3b01      	subs	r3, #1
 800232c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002330:	d301      	bcc.n	8002336 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002332:	2301      	movs	r3, #1
 8002334:	e00f      	b.n	8002356 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002336:	4a0a      	ldr	r2, [pc, #40]	@ (8002360 <SysTick_Config+0x40>)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	3b01      	subs	r3, #1
 800233c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800233e:	210f      	movs	r1, #15
 8002340:	f04f 30ff 	mov.w	r0, #4294967295
 8002344:	f7ff ff8e 	bl	8002264 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002348:	4b05      	ldr	r3, [pc, #20]	@ (8002360 <SysTick_Config+0x40>)
 800234a:	2200      	movs	r2, #0
 800234c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800234e:	4b04      	ldr	r3, [pc, #16]	@ (8002360 <SysTick_Config+0x40>)
 8002350:	2207      	movs	r2, #7
 8002352:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002354:	2300      	movs	r3, #0
}
 8002356:	4618      	mov	r0, r3
 8002358:	3708      	adds	r7, #8
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}
 800235e:	bf00      	nop
 8002360:	e000e010 	.word	0xe000e010

08002364 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b082      	sub	sp, #8
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800236c:	6878      	ldr	r0, [r7, #4]
 800236e:	f7ff ff29 	bl	80021c4 <__NVIC_SetPriorityGrouping>
}
 8002372:	bf00      	nop
 8002374:	3708      	adds	r7, #8
 8002376:	46bd      	mov	sp, r7
 8002378:	bd80      	pop	{r7, pc}

0800237a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800237a:	b580      	push	{r7, lr}
 800237c:	b086      	sub	sp, #24
 800237e:	af00      	add	r7, sp, #0
 8002380:	4603      	mov	r3, r0
 8002382:	60b9      	str	r1, [r7, #8]
 8002384:	607a      	str	r2, [r7, #4]
 8002386:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002388:	2300      	movs	r3, #0
 800238a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800238c:	f7ff ff3e 	bl	800220c <__NVIC_GetPriorityGrouping>
 8002390:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002392:	687a      	ldr	r2, [r7, #4]
 8002394:	68b9      	ldr	r1, [r7, #8]
 8002396:	6978      	ldr	r0, [r7, #20]
 8002398:	f7ff ff8e 	bl	80022b8 <NVIC_EncodePriority>
 800239c:	4602      	mov	r2, r0
 800239e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023a2:	4611      	mov	r1, r2
 80023a4:	4618      	mov	r0, r3
 80023a6:	f7ff ff5d 	bl	8002264 <__NVIC_SetPriority>
}
 80023aa:	bf00      	nop
 80023ac:	3718      	adds	r7, #24
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}

080023b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023b2:	b580      	push	{r7, lr}
 80023b4:	b082      	sub	sp, #8
 80023b6:	af00      	add	r7, sp, #0
 80023b8:	4603      	mov	r3, r0
 80023ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023c0:	4618      	mov	r0, r3
 80023c2:	f7ff ff31 	bl	8002228 <__NVIC_EnableIRQ>
}
 80023c6:	bf00      	nop
 80023c8:	3708      	adds	r7, #8
 80023ca:	46bd      	mov	sp, r7
 80023cc:	bd80      	pop	{r7, pc}

080023ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023ce:	b580      	push	{r7, lr}
 80023d0:	b082      	sub	sp, #8
 80023d2:	af00      	add	r7, sp, #0
 80023d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80023d6:	6878      	ldr	r0, [r7, #4]
 80023d8:	f7ff ffa2 	bl	8002320 <SysTick_Config>
 80023dc:	4603      	mov	r3, r0
}
 80023de:	4618      	mov	r0, r3
 80023e0:	3708      	adds	r7, #8
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}
	...

080023e8 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80023e8:	b480      	push	{r7}
 80023ea:	b083      	sub	sp, #12
 80023ec:	af00      	add	r7, sp, #0
 80023ee:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2b00      	cmp	r3, #0
 80023f4:	d101      	bne.n	80023fa <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80023f6:	2301      	movs	r3, #1
 80023f8:	e098      	b.n	800252c <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	461a      	mov	r2, r3
 8002400:	4b4d      	ldr	r3, [pc, #308]	@ (8002538 <HAL_DMA_Init+0x150>)
 8002402:	429a      	cmp	r2, r3
 8002404:	d80f      	bhi.n	8002426 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	681b      	ldr	r3, [r3, #0]
 800240a:	461a      	mov	r2, r3
 800240c:	4b4b      	ldr	r3, [pc, #300]	@ (800253c <HAL_DMA_Init+0x154>)
 800240e:	4413      	add	r3, r2
 8002410:	4a4b      	ldr	r2, [pc, #300]	@ (8002540 <HAL_DMA_Init+0x158>)
 8002412:	fba2 2303 	umull	r2, r3, r2, r3
 8002416:	091b      	lsrs	r3, r3, #4
 8002418:	009a      	lsls	r2, r3, #2
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	4a48      	ldr	r2, [pc, #288]	@ (8002544 <HAL_DMA_Init+0x15c>)
 8002422:	641a      	str	r2, [r3, #64]	@ 0x40
 8002424:	e00e      	b.n	8002444 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	461a      	mov	r2, r3
 800242c:	4b46      	ldr	r3, [pc, #280]	@ (8002548 <HAL_DMA_Init+0x160>)
 800242e:	4413      	add	r3, r2
 8002430:	4a43      	ldr	r2, [pc, #268]	@ (8002540 <HAL_DMA_Init+0x158>)
 8002432:	fba2 2303 	umull	r2, r3, r2, r3
 8002436:	091b      	lsrs	r3, r3, #4
 8002438:	009a      	lsls	r2, r3, #2
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	4a42      	ldr	r2, [pc, #264]	@ (800254c <HAL_DMA_Init+0x164>)
 8002442:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	2202      	movs	r2, #2
 8002448:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	681b      	ldr	r3, [r3, #0]
 8002452:	687a      	ldr	r2, [r7, #4]
 8002454:	6812      	ldr	r2, [r2, #0]
 8002456:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800245a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800245e:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	6819      	ldr	r1, [r3, #0]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	689a      	ldr	r2, [r3, #8]
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	68db      	ldr	r3, [r3, #12]
 800246e:	431a      	orrs	r2, r3
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	691b      	ldr	r3, [r3, #16]
 8002474:	431a      	orrs	r2, r3
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	695b      	ldr	r3, [r3, #20]
 800247a:	431a      	orrs	r2, r3
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	699b      	ldr	r3, [r3, #24]
 8002480:	431a      	orrs	r2, r3
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	69db      	ldr	r3, [r3, #28]
 8002486:	431a      	orrs	r2, r3
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6a1b      	ldr	r3, [r3, #32]
 800248c:	431a      	orrs	r2, r3
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	430a      	orrs	r2, r1
 8002494:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxRequestGenStatus = 0U;
    hdma->DMAmuxRequestGenStatusMask = 0U;
  }
#else
  /* Set request selection */
  if (hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	689b      	ldr	r3, [r3, #8]
 800249a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800249e:	d039      	beq.n	8002514 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024a4:	4a27      	ldr	r2, [pc, #156]	@ (8002544 <HAL_DMA_Init+0x15c>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d11a      	bne.n	80024e0 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80024aa:	4b29      	ldr	r3, [pc, #164]	@ (8002550 <HAL_DMA_Init+0x168>)
 80024ac:	681a      	ldr	r2, [r3, #0]
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024b2:	f003 031c 	and.w	r3, r3, #28
 80024b6:	210f      	movs	r1, #15
 80024b8:	fa01 f303 	lsl.w	r3, r1, r3
 80024bc:	43db      	mvns	r3, r3
 80024be:	4924      	ldr	r1, [pc, #144]	@ (8002550 <HAL_DMA_Init+0x168>)
 80024c0:	4013      	ands	r3, r2
 80024c2:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80024c4:	4b22      	ldr	r3, [pc, #136]	@ (8002550 <HAL_DMA_Init+0x168>)
 80024c6:	681a      	ldr	r2, [r3, #0]
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6859      	ldr	r1, [r3, #4]
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024d0:	f003 031c 	and.w	r3, r3, #28
 80024d4:	fa01 f303 	lsl.w	r3, r1, r3
 80024d8:	491d      	ldr	r1, [pc, #116]	@ (8002550 <HAL_DMA_Init+0x168>)
 80024da:	4313      	orrs	r3, r2
 80024dc:	600b      	str	r3, [r1, #0]
 80024de:	e019      	b.n	8002514 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80024e0:	4b1c      	ldr	r3, [pc, #112]	@ (8002554 <HAL_DMA_Init+0x16c>)
 80024e2:	681a      	ldr	r2, [r3, #0]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024e8:	f003 031c 	and.w	r3, r3, #28
 80024ec:	210f      	movs	r1, #15
 80024ee:	fa01 f303 	lsl.w	r3, r1, r3
 80024f2:	43db      	mvns	r3, r3
 80024f4:	4917      	ldr	r1, [pc, #92]	@ (8002554 <HAL_DMA_Init+0x16c>)
 80024f6:	4013      	ands	r3, r2
 80024f8:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t)(hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80024fa:	4b16      	ldr	r3, [pc, #88]	@ (8002554 <HAL_DMA_Init+0x16c>)
 80024fc:	681a      	ldr	r2, [r3, #0]
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	6859      	ldr	r1, [r3, #4]
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002506:	f003 031c 	and.w	r3, r3, #28
 800250a:	fa01 f303 	lsl.w	r3, r1, r3
 800250e:	4911      	ldr	r1, [pc, #68]	@ (8002554 <HAL_DMA_Init+0x16c>)
 8002510:	4313      	orrs	r3, r2
 8002512:	600b      	str	r3, [r1, #0]
    }
  }
#endif /* DMAMUX1 */

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2200      	movs	r2, #0
 8002518:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2201      	movs	r2, #1
 800251e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2200      	movs	r2, #0
 8002526:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800252a:	2300      	movs	r3, #0
}
 800252c:	4618      	mov	r0, r3
 800252e:	370c      	adds	r7, #12
 8002530:	46bd      	mov	sp, r7
 8002532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002536:	4770      	bx	lr
 8002538:	40020407 	.word	0x40020407
 800253c:	bffdfff8 	.word	0xbffdfff8
 8002540:	cccccccd 	.word	0xcccccccd
 8002544:	40020000 	.word	0x40020000
 8002548:	bffdfbf8 	.word	0xbffdfbf8
 800254c:	40020400 	.word	0x40020400
 8002550:	400200a8 	.word	0x400200a8
 8002554:	400204a8 	.word	0x400204a8

08002558 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b086      	sub	sp, #24
 800255c:	af00      	add	r7, sp, #0
 800255e:	60f8      	str	r0, [r7, #12]
 8002560:	60b9      	str	r1, [r7, #8]
 8002562:	607a      	str	r2, [r7, #4]
 8002564:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002566:	2300      	movs	r3, #0
 8002568:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002570:	2b01      	cmp	r3, #1
 8002572:	d101      	bne.n	8002578 <HAL_DMA_Start_IT+0x20>
 8002574:	2302      	movs	r3, #2
 8002576:	e04e      	b.n	8002616 <HAL_DMA_Start_IT+0xbe>
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	2201      	movs	r2, #1
 800257c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 8002580:	68fb      	ldr	r3, [r7, #12]
 8002582:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002586:	b2db      	uxtb	r3, r3
 8002588:	2b01      	cmp	r3, #1
 800258a:	d13a      	bne.n	8002602 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	2202      	movs	r2, #2
 8002590:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	2200      	movs	r2, #0
 8002598:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	681a      	ldr	r2, [r3, #0]
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	f022 0201 	bic.w	r2, r2, #1
 80025a8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80025aa:	683b      	ldr	r3, [r7, #0]
 80025ac:	687a      	ldr	r2, [r7, #4]
 80025ae:	68b9      	ldr	r1, [r7, #8]
 80025b0:	68f8      	ldr	r0, [r7, #12]
 80025b2:	f000 f97d 	bl	80028b0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d008      	beq.n	80025d0 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	681a      	ldr	r2, [r3, #0]
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	f042 020e 	orr.w	r2, r2, #14
 80025cc:	601a      	str	r2, [r3, #0]
 80025ce:	e00f      	b.n	80025f0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	681a      	ldr	r2, [r3, #0]
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	f022 0204 	bic.w	r2, r2, #4
 80025de:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	681a      	ldr	r2, [r3, #0]
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f042 020a 	orr.w	r2, r2, #10
 80025ee:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
    }

#endif /* DMAMUX1 */
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80025f0:	68fb      	ldr	r3, [r7, #12]
 80025f2:	681b      	ldr	r3, [r3, #0]
 80025f4:	681a      	ldr	r2, [r3, #0]
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	f042 0201 	orr.w	r2, r2, #1
 80025fe:	601a      	str	r2, [r3, #0]
 8002600:	e008      	b.n	8002614 <HAL_DMA_Start_IT+0xbc>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	2280      	movs	r2, #128	@ 0x80
 8002606:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	2200      	movs	r2, #0
 800260c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Return error status */
    status = HAL_ERROR;
 8002610:	2301      	movs	r3, #1
 8002612:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8002614:	7dfb      	ldrb	r3, [r7, #23]
}
 8002616:	4618      	mov	r0, r3
 8002618:	3718      	adds	r7, #24
 800261a:	46bd      	mov	sp, r7
 800261c:	bd80      	pop	{r7, pc}

0800261e <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800261e:	b480      	push	{r7}
 8002620:	b083      	sub	sp, #12
 8002622:	af00      	add	r7, sp, #0
 8002624:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	2b00      	cmp	r3, #0
 800262a:	d101      	bne.n	8002630 <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800262c:	2301      	movs	r3, #1
 800262e:	e031      	b.n	8002694 <HAL_DMA_Abort+0x76>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002636:	b2db      	uxtb	r3, r3
 8002638:	2b02      	cmp	r3, #2
 800263a:	d008      	beq.n	800264e <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2204      	movs	r2, #4
 8002640:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	2200      	movs	r2, #0
 8002646:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 800264a:	2301      	movs	r3, #1
 800264c:	e022      	b.n	8002694 <HAL_DMA_Abort+0x76>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	681a      	ldr	r2, [r3, #0]
 8002654:	687b      	ldr	r3, [r7, #4]
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	f022 0201 	bic.w	r2, r2, #1
 800265c:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	681a      	ldr	r2, [r3, #0]
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f022 020e 	bic.w	r2, r2, #14
 800266c:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800266e:	687b      	ldr	r3, [r7, #4]
 8002670:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002672:	f003 021c 	and.w	r2, r3, #28
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800267a:	2101      	movs	r1, #1
 800267c:	fa01 f202 	lsl.w	r2, r1, r2
 8002680:	605a      	str	r2, [r3, #4]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	2201      	movs	r2, #1
 8002686:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	2200      	movs	r2, #0
 800268e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 8002692:	2300      	movs	r3, #0
}
 8002694:	4618      	mov	r0, r3
 8002696:	370c      	adds	r7, #12
 8002698:	46bd      	mov	sp, r7
 800269a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269e:	4770      	bx	lr

080026a0 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b084      	sub	sp, #16
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80026a8:	2300      	movs	r3, #0
 80026aa:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80026b2:	b2db      	uxtb	r3, r3
 80026b4:	2b02      	cmp	r3, #2
 80026b6:	d005      	beq.n	80026c4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2204      	movs	r2, #4
 80026bc:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80026be:	2301      	movs	r3, #1
 80026c0:	73fb      	strb	r3, [r7, #15]
 80026c2:	e029      	b.n	8002718 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	681a      	ldr	r2, [r3, #0]
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f022 0201 	bic.w	r2, r2, #1
 80026d2:	601a      	str	r2, [r3, #0]

    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	681a      	ldr	r2, [r3, #0]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f022 020e 	bic.w	r2, r2, #14
 80026e2:	601a      	str	r2, [r3, #0]
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }
#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026e8:	f003 021c 	and.w	r2, r3, #28
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026f0:	2101      	movs	r1, #1
 80026f2:	fa01 f202 	lsl.w	r2, r1, r2
 80026f6:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80026f8:	687b      	ldr	r3, [r7, #4]
 80026fa:	2201      	movs	r2, #1
 80026fc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002700:	687b      	ldr	r3, [r7, #4]
 8002702:	2200      	movs	r2, #0
 8002704:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800270c:	2b00      	cmp	r3, #0
 800270e:	d003      	beq.n	8002718 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002714:	6878      	ldr	r0, [r7, #4]
 8002716:	4798      	blx	r3
    }
  }
  return status;
 8002718:	7bfb      	ldrb	r3, [r7, #15]
}
 800271a:	4618      	mov	r0, r3
 800271c:	3710      	adds	r7, #16
 800271e:	46bd      	mov	sp, r7
 8002720:	bd80      	pop	{r7, pc}
	...

08002724 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002724:	b580      	push	{r7, lr}
 8002726:	b084      	sub	sp, #16
 8002728:	af00      	add	r7, sp, #0
 800272a:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002730:	681b      	ldr	r3, [r3, #0]
 8002732:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002740:	f003 031c 	and.w	r3, r3, #28
 8002744:	2204      	movs	r2, #4
 8002746:	409a      	lsls	r2, r3
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	4013      	ands	r3, r2
 800274c:	2b00      	cmp	r3, #0
 800274e:	d027      	beq.n	80027a0 <HAL_DMA_IRQHandler+0x7c>
 8002750:	68bb      	ldr	r3, [r7, #8]
 8002752:	f003 0304 	and.w	r3, r3, #4
 8002756:	2b00      	cmp	r3, #0
 8002758:	d022      	beq.n	80027a0 <HAL_DMA_IRQHandler+0x7c>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f003 0320 	and.w	r3, r3, #32
 8002764:	2b00      	cmp	r3, #0
 8002766:	d107      	bne.n	8002778 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	681a      	ldr	r2, [r3, #0]
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f022 0204 	bic.w	r2, r2, #4
 8002776:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800277c:	f003 021c 	and.w	r2, r3, #28
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002784:	2104      	movs	r1, #4
 8002786:	fa01 f202 	lsl.w	r2, r1, r2
 800278a:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002790:	2b00      	cmp	r3, #0
 8002792:	f000 8081 	beq.w	8002898 <HAL_DMA_IRQHandler+0x174>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800279a:	6878      	ldr	r0, [r7, #4]
 800279c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800279e:	e07b      	b.n	8002898 <HAL_DMA_IRQHandler+0x174>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027a4:	f003 031c 	and.w	r3, r3, #28
 80027a8:	2202      	movs	r2, #2
 80027aa:	409a      	lsls	r2, r3
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	4013      	ands	r3, r2
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d03d      	beq.n	8002830 <HAL_DMA_IRQHandler+0x10c>
 80027b4:	68bb      	ldr	r3, [r7, #8]
 80027b6:	f003 0302 	and.w	r3, r3, #2
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d038      	beq.n	8002830 <HAL_DMA_IRQHandler+0x10c>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f003 0320 	and.w	r3, r3, #32
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d10b      	bne.n	80027e4 <HAL_DMA_IRQHandler+0xc0>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	681a      	ldr	r2, [r3, #0]
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	f022 020a 	bic.w	r2, r2, #10
 80027da:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	2201      	movs	r2, #1
 80027e0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	461a      	mov	r2, r3
 80027ea:	4b2e      	ldr	r3, [pc, #184]	@ (80028a4 <HAL_DMA_IRQHandler+0x180>)
 80027ec:	429a      	cmp	r2, r3
 80027ee:	d909      	bls.n	8002804 <HAL_DMA_IRQHandler+0xe0>
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027f4:	f003 031c 	and.w	r3, r3, #28
 80027f8:	4a2b      	ldr	r2, [pc, #172]	@ (80028a8 <HAL_DMA_IRQHandler+0x184>)
 80027fa:	2102      	movs	r1, #2
 80027fc:	fa01 f303 	lsl.w	r3, r1, r3
 8002800:	6053      	str	r3, [r2, #4]
 8002802:	e008      	b.n	8002816 <HAL_DMA_IRQHandler+0xf2>
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002808:	f003 031c 	and.w	r3, r3, #28
 800280c:	4a27      	ldr	r2, [pc, #156]	@ (80028ac <HAL_DMA_IRQHandler+0x188>)
 800280e:	2102      	movs	r1, #2
 8002810:	fa01 f303 	lsl.w	r3, r1, r3
 8002814:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	2200      	movs	r2, #0
 800281a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002822:	2b00      	cmp	r3, #0
 8002824:	d038      	beq.n	8002898 <HAL_DMA_IRQHandler+0x174>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800282a:	6878      	ldr	r0, [r7, #4]
 800282c:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 800282e:	e033      	b.n	8002898 <HAL_DMA_IRQHandler+0x174>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002834:	f003 031c 	and.w	r3, r3, #28
 8002838:	2208      	movs	r2, #8
 800283a:	409a      	lsls	r2, r3
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	4013      	ands	r3, r2
 8002840:	2b00      	cmp	r3, #0
 8002842:	d02a      	beq.n	800289a <HAL_DMA_IRQHandler+0x176>
 8002844:	68bb      	ldr	r3, [r7, #8]
 8002846:	f003 0308 	and.w	r3, r3, #8
 800284a:	2b00      	cmp	r3, #0
 800284c:	d025      	beq.n	800289a <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	681a      	ldr	r2, [r3, #0]
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f022 020e 	bic.w	r2, r2, #14
 800285c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002862:	f003 021c 	and.w	r2, r3, #28
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800286a:	2101      	movs	r1, #1
 800286c:	fa01 f202 	lsl.w	r2, r1, r2
 8002870:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	2201      	movs	r2, #1
 8002876:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2201      	movs	r2, #1
 800287c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	2200      	movs	r2, #0
 8002884:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800288c:	2b00      	cmp	r3, #0
 800288e:	d004      	beq.n	800289a <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002894:	6878      	ldr	r0, [r7, #4]
 8002896:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002898:	bf00      	nop
 800289a:	bf00      	nop
}
 800289c:	3710      	adds	r7, #16
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}
 80028a2:	bf00      	nop
 80028a4:	40020080 	.word	0x40020080
 80028a8:	40020400 	.word	0x40020400
 80028ac:	40020000 	.word	0x40020000

080028b0 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80028b0:	b480      	push	{r7}
 80028b2:	b085      	sub	sp, #20
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	60f8      	str	r0, [r7, #12]
 80028b8:	60b9      	str	r1, [r7, #8]
 80028ba:	607a      	str	r2, [r7, #4]
 80028bc:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif /* DMAMUX1 */

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80028c2:	f003 021c 	and.w	r2, r3, #28
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028ca:	2101      	movs	r1, #1
 80028cc:	fa01 f202 	lsl.w	r2, r1, r2
 80028d0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	683a      	ldr	r2, [r7, #0]
 80028d8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80028da:	68fb      	ldr	r3, [r7, #12]
 80028dc:	689b      	ldr	r3, [r3, #8]
 80028de:	2b10      	cmp	r3, #16
 80028e0:	d108      	bne.n	80028f4 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	687a      	ldr	r2, [r7, #4]
 80028e8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	68ba      	ldr	r2, [r7, #8]
 80028f0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80028f2:	e007      	b.n	8002904 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	68ba      	ldr	r2, [r7, #8]
 80028fa:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	687a      	ldr	r2, [r7, #4]
 8002902:	60da      	str	r2, [r3, #12]
}
 8002904:	bf00      	nop
 8002906:	3714      	adds	r7, #20
 8002908:	46bd      	mov	sp, r7
 800290a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800290e:	4770      	bx	lr

08002910 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002910:	b480      	push	{r7}
 8002912:	b087      	sub	sp, #28
 8002914:	af00      	add	r7, sp, #0
 8002916:	6078      	str	r0, [r7, #4]
 8002918:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800291a:	2300      	movs	r3, #0
 800291c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800291e:	e148      	b.n	8002bb2 <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002920:	683b      	ldr	r3, [r7, #0]
 8002922:	681a      	ldr	r2, [r3, #0]
 8002924:	2101      	movs	r1, #1
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	fa01 f303 	lsl.w	r3, r1, r3
 800292c:	4013      	ands	r3, r2
 800292e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002930:	68fb      	ldr	r3, [r7, #12]
 8002932:	2b00      	cmp	r3, #0
 8002934:	f000 813a 	beq.w	8002bac <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	685b      	ldr	r3, [r3, #4]
 800293c:	f003 0303 	and.w	r3, r3, #3
 8002940:	2b01      	cmp	r3, #1
 8002942:	d005      	beq.n	8002950 <HAL_GPIO_Init+0x40>
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	685b      	ldr	r3, [r3, #4]
 8002948:	f003 0303 	and.w	r3, r3, #3
 800294c:	2b02      	cmp	r3, #2
 800294e:	d130      	bne.n	80029b2 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	689b      	ldr	r3, [r3, #8]
 8002954:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002956:	697b      	ldr	r3, [r7, #20]
 8002958:	005b      	lsls	r3, r3, #1
 800295a:	2203      	movs	r2, #3
 800295c:	fa02 f303 	lsl.w	r3, r2, r3
 8002960:	43db      	mvns	r3, r3
 8002962:	693a      	ldr	r2, [r7, #16]
 8002964:	4013      	ands	r3, r2
 8002966:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002968:	683b      	ldr	r3, [r7, #0]
 800296a:	68da      	ldr	r2, [r3, #12]
 800296c:	697b      	ldr	r3, [r7, #20]
 800296e:	005b      	lsls	r3, r3, #1
 8002970:	fa02 f303 	lsl.w	r3, r2, r3
 8002974:	693a      	ldr	r2, [r7, #16]
 8002976:	4313      	orrs	r3, r2
 8002978:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	693a      	ldr	r2, [r7, #16]
 800297e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	685b      	ldr	r3, [r3, #4]
 8002984:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002986:	2201      	movs	r2, #1
 8002988:	697b      	ldr	r3, [r7, #20]
 800298a:	fa02 f303 	lsl.w	r3, r2, r3
 800298e:	43db      	mvns	r3, r3
 8002990:	693a      	ldr	r2, [r7, #16]
 8002992:	4013      	ands	r3, r2
 8002994:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	091b      	lsrs	r3, r3, #4
 800299c:	f003 0201 	and.w	r2, r3, #1
 80029a0:	697b      	ldr	r3, [r7, #20]
 80029a2:	fa02 f303 	lsl.w	r3, r2, r3
 80029a6:	693a      	ldr	r2, [r7, #16]
 80029a8:	4313      	orrs	r3, r2
 80029aa:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	693a      	ldr	r2, [r7, #16]
 80029b0:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80029b2:	683b      	ldr	r3, [r7, #0]
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	f003 0303 	and.w	r3, r3, #3
 80029ba:	2b03      	cmp	r3, #3
 80029bc:	d017      	beq.n	80029ee <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	68db      	ldr	r3, [r3, #12]
 80029c2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80029c4:	697b      	ldr	r3, [r7, #20]
 80029c6:	005b      	lsls	r3, r3, #1
 80029c8:	2203      	movs	r2, #3
 80029ca:	fa02 f303 	lsl.w	r3, r2, r3
 80029ce:	43db      	mvns	r3, r3
 80029d0:	693a      	ldr	r2, [r7, #16]
 80029d2:	4013      	ands	r3, r2
 80029d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	689a      	ldr	r2, [r3, #8]
 80029da:	697b      	ldr	r3, [r7, #20]
 80029dc:	005b      	lsls	r3, r3, #1
 80029de:	fa02 f303 	lsl.w	r3, r2, r3
 80029e2:	693a      	ldr	r2, [r7, #16]
 80029e4:	4313      	orrs	r3, r2
 80029e6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	693a      	ldr	r2, [r7, #16]
 80029ec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	685b      	ldr	r3, [r3, #4]
 80029f2:	f003 0303 	and.w	r3, r3, #3
 80029f6:	2b02      	cmp	r3, #2
 80029f8:	d123      	bne.n	8002a42 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80029fa:	697b      	ldr	r3, [r7, #20]
 80029fc:	08da      	lsrs	r2, r3, #3
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	3208      	adds	r2, #8
 8002a02:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a06:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFul << ((position & 0x07u) * 4u));
 8002a08:	697b      	ldr	r3, [r7, #20]
 8002a0a:	f003 0307 	and.w	r3, r3, #7
 8002a0e:	009b      	lsls	r3, r3, #2
 8002a10:	220f      	movs	r2, #15
 8002a12:	fa02 f303 	lsl.w	r3, r2, r3
 8002a16:	43db      	mvns	r3, r3
 8002a18:	693a      	ldr	r2, [r7, #16]
 8002a1a:	4013      	ands	r3, r2
 8002a1c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002a1e:	683b      	ldr	r3, [r7, #0]
 8002a20:	691a      	ldr	r2, [r3, #16]
 8002a22:	697b      	ldr	r3, [r7, #20]
 8002a24:	f003 0307 	and.w	r3, r3, #7
 8002a28:	009b      	lsls	r3, r3, #2
 8002a2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002a2e:	693a      	ldr	r2, [r7, #16]
 8002a30:	4313      	orrs	r3, r2
 8002a32:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002a34:	697b      	ldr	r3, [r7, #20]
 8002a36:	08da      	lsrs	r2, r3, #3
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	3208      	adds	r2, #8
 8002a3c:	6939      	ldr	r1, [r7, #16]
 8002a3e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002a48:	697b      	ldr	r3, [r7, #20]
 8002a4a:	005b      	lsls	r3, r3, #1
 8002a4c:	2203      	movs	r2, #3
 8002a4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a52:	43db      	mvns	r3, r3
 8002a54:	693a      	ldr	r2, [r7, #16]
 8002a56:	4013      	ands	r3, r2
 8002a58:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002a5a:	683b      	ldr	r3, [r7, #0]
 8002a5c:	685b      	ldr	r3, [r3, #4]
 8002a5e:	f003 0203 	and.w	r2, r3, #3
 8002a62:	697b      	ldr	r3, [r7, #20]
 8002a64:	005b      	lsls	r3, r3, #1
 8002a66:	fa02 f303 	lsl.w	r3, r2, r3
 8002a6a:	693a      	ldr	r2, [r7, #16]
 8002a6c:	4313      	orrs	r3, r2
 8002a6e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	693a      	ldr	r2, [r7, #16]
 8002a74:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	f000 8094 	beq.w	8002bac <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002a84:	4b52      	ldr	r3, [pc, #328]	@ (8002bd0 <HAL_GPIO_Init+0x2c0>)
 8002a86:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a88:	4a51      	ldr	r2, [pc, #324]	@ (8002bd0 <HAL_GPIO_Init+0x2c0>)
 8002a8a:	f043 0301 	orr.w	r3, r3, #1
 8002a8e:	6613      	str	r3, [r2, #96]	@ 0x60
 8002a90:	4b4f      	ldr	r3, [pc, #316]	@ (8002bd0 <HAL_GPIO_Init+0x2c0>)
 8002a92:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a94:	f003 0301 	and.w	r3, r3, #1
 8002a98:	60bb      	str	r3, [r7, #8]
 8002a9a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002a9c:	4a4d      	ldr	r2, [pc, #308]	@ (8002bd4 <HAL_GPIO_Init+0x2c4>)
 8002a9e:	697b      	ldr	r3, [r7, #20]
 8002aa0:	089b      	lsrs	r3, r3, #2
 8002aa2:	3302      	adds	r3, #2
 8002aa4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002aa8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	f003 0303 	and.w	r3, r3, #3
 8002ab0:	009b      	lsls	r3, r3, #2
 8002ab2:	220f      	movs	r2, #15
 8002ab4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ab8:	43db      	mvns	r3, r3
 8002aba:	693a      	ldr	r2, [r7, #16]
 8002abc:	4013      	ands	r3, r2
 8002abe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002ac6:	d00d      	beq.n	8002ae4 <HAL_GPIO_Init+0x1d4>
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	4a43      	ldr	r2, [pc, #268]	@ (8002bd8 <HAL_GPIO_Init+0x2c8>)
 8002acc:	4293      	cmp	r3, r2
 8002ace:	d007      	beq.n	8002ae0 <HAL_GPIO_Init+0x1d0>
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	4a42      	ldr	r2, [pc, #264]	@ (8002bdc <HAL_GPIO_Init+0x2cc>)
 8002ad4:	4293      	cmp	r3, r2
 8002ad6:	d101      	bne.n	8002adc <HAL_GPIO_Init+0x1cc>
 8002ad8:	2302      	movs	r3, #2
 8002ada:	e004      	b.n	8002ae6 <HAL_GPIO_Init+0x1d6>
 8002adc:	2307      	movs	r3, #7
 8002ade:	e002      	b.n	8002ae6 <HAL_GPIO_Init+0x1d6>
 8002ae0:	2301      	movs	r3, #1
 8002ae2:	e000      	b.n	8002ae6 <HAL_GPIO_Init+0x1d6>
 8002ae4:	2300      	movs	r3, #0
 8002ae6:	697a      	ldr	r2, [r7, #20]
 8002ae8:	f002 0203 	and.w	r2, r2, #3
 8002aec:	0092      	lsls	r2, r2, #2
 8002aee:	4093      	lsls	r3, r2
 8002af0:	693a      	ldr	r2, [r7, #16]
 8002af2:	4313      	orrs	r3, r2
 8002af4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002af6:	4937      	ldr	r1, [pc, #220]	@ (8002bd4 <HAL_GPIO_Init+0x2c4>)
 8002af8:	697b      	ldr	r3, [r7, #20]
 8002afa:	089b      	lsrs	r3, r3, #2
 8002afc:	3302      	adds	r3, #2
 8002afe:	693a      	ldr	r2, [r7, #16]
 8002b00:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002b04:	4b36      	ldr	r3, [pc, #216]	@ (8002be0 <HAL_GPIO_Init+0x2d0>)
 8002b06:	689b      	ldr	r3, [r3, #8]
 8002b08:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	43db      	mvns	r3, r3
 8002b0e:	693a      	ldr	r2, [r7, #16]
 8002b10:	4013      	ands	r3, r2
 8002b12:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d003      	beq.n	8002b28 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 8002b20:	693a      	ldr	r2, [r7, #16]
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	4313      	orrs	r3, r2
 8002b26:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002b28:	4a2d      	ldr	r2, [pc, #180]	@ (8002be0 <HAL_GPIO_Init+0x2d0>)
 8002b2a:	693b      	ldr	r3, [r7, #16]
 8002b2c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002b2e:	4b2c      	ldr	r3, [pc, #176]	@ (8002be0 <HAL_GPIO_Init+0x2d0>)
 8002b30:	68db      	ldr	r3, [r3, #12]
 8002b32:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	43db      	mvns	r3, r3
 8002b38:	693a      	ldr	r2, [r7, #16]
 8002b3a:	4013      	ands	r3, r2
 8002b3c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002b3e:	683b      	ldr	r3, [r7, #0]
 8002b40:	685b      	ldr	r3, [r3, #4]
 8002b42:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d003      	beq.n	8002b52 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8002b4a:	693a      	ldr	r2, [r7, #16]
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	4313      	orrs	r3, r2
 8002b50:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002b52:	4a23      	ldr	r2, [pc, #140]	@ (8002be0 <HAL_GPIO_Init+0x2d0>)
 8002b54:	693b      	ldr	r3, [r7, #16]
 8002b56:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002b58:	4b21      	ldr	r3, [pc, #132]	@ (8002be0 <HAL_GPIO_Init+0x2d0>)
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	43db      	mvns	r3, r3
 8002b62:	693a      	ldr	r2, [r7, #16]
 8002b64:	4013      	ands	r3, r2
 8002b66:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002b68:	683b      	ldr	r3, [r7, #0]
 8002b6a:	685b      	ldr	r3, [r3, #4]
 8002b6c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d003      	beq.n	8002b7c <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8002b74:	693a      	ldr	r2, [r7, #16]
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	4313      	orrs	r3, r2
 8002b7a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002b7c:	4a18      	ldr	r2, [pc, #96]	@ (8002be0 <HAL_GPIO_Init+0x2d0>)
 8002b7e:	693b      	ldr	r3, [r7, #16]
 8002b80:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8002b82:	4b17      	ldr	r3, [pc, #92]	@ (8002be0 <HAL_GPIO_Init+0x2d0>)
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	43db      	mvns	r3, r3
 8002b8c:	693a      	ldr	r2, [r7, #16]
 8002b8e:	4013      	ands	r3, r2
 8002b90:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b9a:	2b00      	cmp	r3, #0
 8002b9c:	d003      	beq.n	8002ba6 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 8002b9e:	693a      	ldr	r2, [r7, #16]
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	4313      	orrs	r3, r2
 8002ba4:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002ba6:	4a0e      	ldr	r2, [pc, #56]	@ (8002be0 <HAL_GPIO_Init+0x2d0>)
 8002ba8:	693b      	ldr	r3, [r7, #16]
 8002baa:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002bac:	697b      	ldr	r3, [r7, #20]
 8002bae:	3301      	adds	r3, #1
 8002bb0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	681a      	ldr	r2, [r3, #0]
 8002bb6:	697b      	ldr	r3, [r7, #20]
 8002bb8:	fa22 f303 	lsr.w	r3, r2, r3
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	f47f aeaf 	bne.w	8002920 <HAL_GPIO_Init+0x10>
  }
}
 8002bc2:	bf00      	nop
 8002bc4:	bf00      	nop
 8002bc6:	371c      	adds	r7, #28
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bce:	4770      	bx	lr
 8002bd0:	40021000 	.word	0x40021000
 8002bd4:	40010000 	.word	0x40010000
 8002bd8:	48000400 	.word	0x48000400
 8002bdc:	48000800 	.word	0x48000800
 8002be0:	40010400 	.word	0x40010400

08002be4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002be4:	b480      	push	{r7}
 8002be6:	b083      	sub	sp, #12
 8002be8:	af00      	add	r7, sp, #0
 8002bea:	6078      	str	r0, [r7, #4]
 8002bec:	460b      	mov	r3, r1
 8002bee:	807b      	strh	r3, [r7, #2]
 8002bf0:	4613      	mov	r3, r2
 8002bf2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002bf4:	787b      	ldrb	r3, [r7, #1]
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d003      	beq.n	8002c02 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002bfa:	887a      	ldrh	r2, [r7, #2]
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002c00:	e002      	b.n	8002c08 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002c02:	887a      	ldrh	r2, [r7, #2]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002c08:	bf00      	nop
 8002c0a:	370c      	adds	r7, #12
 8002c0c:	46bd      	mov	sp, r7
 8002c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c12:	4770      	bx	lr

08002c14 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002c14:	b480      	push	{r7}
 8002c16:	b085      	sub	sp, #20
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
 8002c1c:	460b      	mov	r3, r1
 8002c1e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	695b      	ldr	r3, [r3, #20]
 8002c24:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002c26:	887a      	ldrh	r2, [r7, #2]
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	4013      	ands	r3, r2
 8002c2c:	041a      	lsls	r2, r3, #16
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	43d9      	mvns	r1, r3
 8002c32:	887b      	ldrh	r3, [r7, #2]
 8002c34:	400b      	ands	r3, r1
 8002c36:	431a      	orrs	r2, r3
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	619a      	str	r2, [r3, #24]
}
 8002c3c:	bf00      	nop
 8002c3e:	3714      	adds	r7, #20
 8002c40:	46bd      	mov	sp, r7
 8002c42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c46:	4770      	bx	lr

08002c48 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b084      	sub	sp, #16
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d101      	bne.n	8002c5a <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8002c56:	2301      	movs	r3, #1
 8002c58:	e043      	b.n	8002ce2 <HAL_IWDG_Init+0x9a>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 8002c62:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f245 5255 	movw	r2, #21845	@ 0x5555
 8002c6c:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	687a      	ldr	r2, [r7, #4]
 8002c74:	6852      	ldr	r2, [r2, #4]
 8002c76:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	687a      	ldr	r2, [r7, #4]
 8002c7e:	6892      	ldr	r2, [r2, #8]
 8002c80:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8002c82:	f7ff fa6f 	bl	8002164 <HAL_GetTick>
 8002c86:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8002c88:	e011      	b.n	8002cae <HAL_IWDG_Init+0x66>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8002c8a:	f7ff fa6b 	bl	8002164 <HAL_GetTick>
 8002c8e:	4602      	mov	r2, r0
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	1ad3      	subs	r3, r2, r3
 8002c94:	f641 0201 	movw	r2, #6145	@ 0x1801
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d908      	bls.n	8002cae <HAL_IWDG_Init+0x66>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	68db      	ldr	r3, [r3, #12]
 8002ca2:	f003 0307 	and.w	r3, r3, #7
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d001      	beq.n	8002cae <HAL_IWDG_Init+0x66>
      {
        return HAL_TIMEOUT;
 8002caa:	2303      	movs	r3, #3
 8002cac:	e019      	b.n	8002ce2 <HAL_IWDG_Init+0x9a>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	68db      	ldr	r3, [r3, #12]
 8002cb4:	f003 0307 	and.w	r3, r3, #7
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d1e6      	bne.n	8002c8a <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	691a      	ldr	r2, [r3, #16]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	68db      	ldr	r3, [r3, #12]
 8002cc6:	429a      	cmp	r2, r3
 8002cc8:	d005      	beq.n	8002cd6 <HAL_IWDG_Init+0x8e>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	687a      	ldr	r2, [r7, #4]
 8002cd0:	68d2      	ldr	r2, [r2, #12]
 8002cd2:	611a      	str	r2, [r3, #16]
 8002cd4:	e004      	b.n	8002ce0 <HAL_IWDG_Init+0x98>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8002cde:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002ce0:	2300      	movs	r3, #0
}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	3710      	adds	r7, #16
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}

08002cea <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8002cea:	b480      	push	{r7}
 8002cec:	b083      	sub	sp, #12
 8002cee:	af00      	add	r7, sp, #0
 8002cf0:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8002cfa:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8002cfc:	2300      	movs	r3, #0
}
 8002cfe:	4618      	mov	r0, r3
 8002d00:	370c      	adds	r7, #12
 8002d02:	46bd      	mov	sp, r7
 8002d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d08:	4770      	bx	lr
	...

08002d0c <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002d0c:	b480      	push	{r7}
 8002d0e:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002d10:	4b05      	ldr	r3, [pc, #20]	@ (8002d28 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	4a04      	ldr	r2, [pc, #16]	@ (8002d28 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002d16:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002d1a:	6013      	str	r3, [r2, #0]
}
 8002d1c:	bf00      	nop
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d24:	4770      	bx	lr
 8002d26:	bf00      	nop
 8002d28:	40007000 	.word	0x40007000

08002d2c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002d30:	4b04      	ldr	r3, [pc, #16]	@ (8002d44 <HAL_PWREx_GetVoltageRange+0x18>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8002d38:	4618      	mov	r0, r3
 8002d3a:	46bd      	mov	sp, r7
 8002d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d40:	4770      	bx	lr
 8002d42:	bf00      	nop
 8002d44:	40007000 	.word	0x40007000

08002d48 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002d48:	b480      	push	{r7}
 8002d4a:	b085      	sub	sp, #20
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002d56:	d130      	bne.n	8002dba <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002d58:	4b23      	ldr	r3, [pc, #140]	@ (8002de8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002d60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002d64:	d038      	beq.n	8002dd8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002d66:	4b20      	ldr	r3, [pc, #128]	@ (8002de8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002d6e:	4a1e      	ldr	r2, [pc, #120]	@ (8002de8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d70:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002d74:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002d76:	4b1d      	ldr	r3, [pc, #116]	@ (8002dec <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	2232      	movs	r2, #50	@ 0x32
 8002d7c:	fb02 f303 	mul.w	r3, r2, r3
 8002d80:	4a1b      	ldr	r2, [pc, #108]	@ (8002df0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002d82:	fba2 2303 	umull	r2, r3, r2, r3
 8002d86:	0c9b      	lsrs	r3, r3, #18
 8002d88:	3301      	adds	r3, #1
 8002d8a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002d8c:	e002      	b.n	8002d94 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	3b01      	subs	r3, #1
 8002d92:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002d94:	4b14      	ldr	r3, [pc, #80]	@ (8002de8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002d96:	695b      	ldr	r3, [r3, #20]
 8002d98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002da0:	d102      	bne.n	8002da8 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d1f2      	bne.n	8002d8e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002da8:	4b0f      	ldr	r3, [pc, #60]	@ (8002de8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002daa:	695b      	ldr	r3, [r3, #20]
 8002dac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002db0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002db4:	d110      	bne.n	8002dd8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002db6:	2303      	movs	r3, #3
 8002db8:	e00f      	b.n	8002dda <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002dba:	4b0b      	ldr	r3, [pc, #44]	@ (8002de8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002dc2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002dc6:	d007      	beq.n	8002dd8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002dc8:	4b07      	ldr	r3, [pc, #28]	@ (8002de8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002dd0:	4a05      	ldr	r2, [pc, #20]	@ (8002de8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002dd2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002dd6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002dd8:	2300      	movs	r3, #0
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	3714      	adds	r7, #20
 8002dde:	46bd      	mov	sp, r7
 8002de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de4:	4770      	bx	lr
 8002de6:	bf00      	nop
 8002de8:	40007000 	.word	0x40007000
 8002dec:	20000010 	.word	0x20000010
 8002df0:	431bde83 	.word	0x431bde83

08002df4 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b088      	sub	sp, #32
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d102      	bne.n	8002e08 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002e02:	2301      	movs	r3, #1
 8002e04:	f000 bc02 	b.w	800360c <HAL_RCC_OscConfig+0x818>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e08:	4b96      	ldr	r3, [pc, #600]	@ (8003064 <HAL_RCC_OscConfig+0x270>)
 8002e0a:	689b      	ldr	r3, [r3, #8]
 8002e0c:	f003 030c 	and.w	r3, r3, #12
 8002e10:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002e12:	4b94      	ldr	r3, [pc, #592]	@ (8003064 <HAL_RCC_OscConfig+0x270>)
 8002e14:	68db      	ldr	r3, [r3, #12]
 8002e16:	f003 0303 	and.w	r3, r3, #3
 8002e1a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f003 0310 	and.w	r3, r3, #16
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	f000 80e4 	beq.w	8002ff2 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002e2a:	69bb      	ldr	r3, [r7, #24]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d007      	beq.n	8002e40 <HAL_RCC_OscConfig+0x4c>
 8002e30:	69bb      	ldr	r3, [r7, #24]
 8002e32:	2b0c      	cmp	r3, #12
 8002e34:	f040 808b 	bne.w	8002f4e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002e38:	697b      	ldr	r3, [r7, #20]
 8002e3a:	2b01      	cmp	r3, #1
 8002e3c:	f040 8087 	bne.w	8002f4e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002e40:	4b88      	ldr	r3, [pc, #544]	@ (8003064 <HAL_RCC_OscConfig+0x270>)
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f003 0302 	and.w	r3, r3, #2
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d005      	beq.n	8002e58 <HAL_RCC_OscConfig+0x64>
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	699b      	ldr	r3, [r3, #24]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d101      	bne.n	8002e58 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002e54:	2301      	movs	r3, #1
 8002e56:	e3d9      	b.n	800360c <HAL_RCC_OscConfig+0x818>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6a1a      	ldr	r2, [r3, #32]
 8002e5c:	4b81      	ldr	r3, [pc, #516]	@ (8003064 <HAL_RCC_OscConfig+0x270>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f003 0308 	and.w	r3, r3, #8
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d004      	beq.n	8002e72 <HAL_RCC_OscConfig+0x7e>
 8002e68:	4b7e      	ldr	r3, [pc, #504]	@ (8003064 <HAL_RCC_OscConfig+0x270>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002e70:	e005      	b.n	8002e7e <HAL_RCC_OscConfig+0x8a>
 8002e72:	4b7c      	ldr	r3, [pc, #496]	@ (8003064 <HAL_RCC_OscConfig+0x270>)
 8002e74:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e78:	091b      	lsrs	r3, r3, #4
 8002e7a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002e7e:	4293      	cmp	r3, r2
 8002e80:	d223      	bcs.n	8002eca <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	6a1b      	ldr	r3, [r3, #32]
 8002e86:	4618      	mov	r0, r3
 8002e88:	f000 fd8c 	bl	80039a4 <RCC_SetFlashLatencyFromMSIRange>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d001      	beq.n	8002e96 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002e92:	2301      	movs	r3, #1
 8002e94:	e3ba      	b.n	800360c <HAL_RCC_OscConfig+0x818>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002e96:	4b73      	ldr	r3, [pc, #460]	@ (8003064 <HAL_RCC_OscConfig+0x270>)
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	4a72      	ldr	r2, [pc, #456]	@ (8003064 <HAL_RCC_OscConfig+0x270>)
 8002e9c:	f043 0308 	orr.w	r3, r3, #8
 8002ea0:	6013      	str	r3, [r2, #0]
 8002ea2:	4b70      	ldr	r3, [pc, #448]	@ (8003064 <HAL_RCC_OscConfig+0x270>)
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6a1b      	ldr	r3, [r3, #32]
 8002eae:	496d      	ldr	r1, [pc, #436]	@ (8003064 <HAL_RCC_OscConfig+0x270>)
 8002eb0:	4313      	orrs	r3, r2
 8002eb2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002eb4:	4b6b      	ldr	r3, [pc, #428]	@ (8003064 <HAL_RCC_OscConfig+0x270>)
 8002eb6:	685b      	ldr	r3, [r3, #4]
 8002eb8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	69db      	ldr	r3, [r3, #28]
 8002ec0:	021b      	lsls	r3, r3, #8
 8002ec2:	4968      	ldr	r1, [pc, #416]	@ (8003064 <HAL_RCC_OscConfig+0x270>)
 8002ec4:	4313      	orrs	r3, r2
 8002ec6:	604b      	str	r3, [r1, #4]
 8002ec8:	e025      	b.n	8002f16 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002eca:	4b66      	ldr	r3, [pc, #408]	@ (8003064 <HAL_RCC_OscConfig+0x270>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	4a65      	ldr	r2, [pc, #404]	@ (8003064 <HAL_RCC_OscConfig+0x270>)
 8002ed0:	f043 0308 	orr.w	r3, r3, #8
 8002ed4:	6013      	str	r3, [r2, #0]
 8002ed6:	4b63      	ldr	r3, [pc, #396]	@ (8003064 <HAL_RCC_OscConfig+0x270>)
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6a1b      	ldr	r3, [r3, #32]
 8002ee2:	4960      	ldr	r1, [pc, #384]	@ (8003064 <HAL_RCC_OscConfig+0x270>)
 8002ee4:	4313      	orrs	r3, r2
 8002ee6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002ee8:	4b5e      	ldr	r3, [pc, #376]	@ (8003064 <HAL_RCC_OscConfig+0x270>)
 8002eea:	685b      	ldr	r3, [r3, #4]
 8002eec:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	69db      	ldr	r3, [r3, #28]
 8002ef4:	021b      	lsls	r3, r3, #8
 8002ef6:	495b      	ldr	r1, [pc, #364]	@ (8003064 <HAL_RCC_OscConfig+0x270>)
 8002ef8:	4313      	orrs	r3, r2
 8002efa:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002efc:	69bb      	ldr	r3, [r7, #24]
 8002efe:	2b00      	cmp	r3, #0
 8002f00:	d109      	bne.n	8002f16 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	6a1b      	ldr	r3, [r3, #32]
 8002f06:	4618      	mov	r0, r3
 8002f08:	f000 fd4c 	bl	80039a4 <RCC_SetFlashLatencyFromMSIRange>
 8002f0c:	4603      	mov	r3, r0
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d001      	beq.n	8002f16 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002f12:	2301      	movs	r3, #1
 8002f14:	e37a      	b.n	800360c <HAL_RCC_OscConfig+0x818>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002f16:	f000 fc81 	bl	800381c <HAL_RCC_GetSysClockFreq>
 8002f1a:	4602      	mov	r2, r0
 8002f1c:	4b51      	ldr	r3, [pc, #324]	@ (8003064 <HAL_RCC_OscConfig+0x270>)
 8002f1e:	689b      	ldr	r3, [r3, #8]
 8002f20:	091b      	lsrs	r3, r3, #4
 8002f22:	f003 030f 	and.w	r3, r3, #15
 8002f26:	4950      	ldr	r1, [pc, #320]	@ (8003068 <HAL_RCC_OscConfig+0x274>)
 8002f28:	5ccb      	ldrb	r3, [r1, r3]
 8002f2a:	f003 031f 	and.w	r3, r3, #31
 8002f2e:	fa22 f303 	lsr.w	r3, r2, r3
 8002f32:	4a4e      	ldr	r2, [pc, #312]	@ (800306c <HAL_RCC_OscConfig+0x278>)
 8002f34:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002f36:	4b4e      	ldr	r3, [pc, #312]	@ (8003070 <HAL_RCC_OscConfig+0x27c>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4618      	mov	r0, r3
 8002f3c:	f7ff f8c2 	bl	80020c4 <HAL_InitTick>
 8002f40:	4603      	mov	r3, r0
 8002f42:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002f44:	7bfb      	ldrb	r3, [r7, #15]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d052      	beq.n	8002ff0 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002f4a:	7bfb      	ldrb	r3, [r7, #15]
 8002f4c:	e35e      	b.n	800360c <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	699b      	ldr	r3, [r3, #24]
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d032      	beq.n	8002fbc <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002f56:	4b43      	ldr	r3, [pc, #268]	@ (8003064 <HAL_RCC_OscConfig+0x270>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4a42      	ldr	r2, [pc, #264]	@ (8003064 <HAL_RCC_OscConfig+0x270>)
 8002f5c:	f043 0301 	orr.w	r3, r3, #1
 8002f60:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002f62:	f7ff f8ff 	bl	8002164 <HAL_GetTick>
 8002f66:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002f68:	e008      	b.n	8002f7c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002f6a:	f7ff f8fb 	bl	8002164 <HAL_GetTick>
 8002f6e:	4602      	mov	r2, r0
 8002f70:	693b      	ldr	r3, [r7, #16]
 8002f72:	1ad3      	subs	r3, r2, r3
 8002f74:	2b02      	cmp	r3, #2
 8002f76:	d901      	bls.n	8002f7c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002f78:	2303      	movs	r3, #3
 8002f7a:	e347      	b.n	800360c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002f7c:	4b39      	ldr	r3, [pc, #228]	@ (8003064 <HAL_RCC_OscConfig+0x270>)
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	f003 0302 	and.w	r3, r3, #2
 8002f84:	2b00      	cmp	r3, #0
 8002f86:	d0f0      	beq.n	8002f6a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002f88:	4b36      	ldr	r3, [pc, #216]	@ (8003064 <HAL_RCC_OscConfig+0x270>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	4a35      	ldr	r2, [pc, #212]	@ (8003064 <HAL_RCC_OscConfig+0x270>)
 8002f8e:	f043 0308 	orr.w	r3, r3, #8
 8002f92:	6013      	str	r3, [r2, #0]
 8002f94:	4b33      	ldr	r3, [pc, #204]	@ (8003064 <HAL_RCC_OscConfig+0x270>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	6a1b      	ldr	r3, [r3, #32]
 8002fa0:	4930      	ldr	r1, [pc, #192]	@ (8003064 <HAL_RCC_OscConfig+0x270>)
 8002fa2:	4313      	orrs	r3, r2
 8002fa4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002fa6:	4b2f      	ldr	r3, [pc, #188]	@ (8003064 <HAL_RCC_OscConfig+0x270>)
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	69db      	ldr	r3, [r3, #28]
 8002fb2:	021b      	lsls	r3, r3, #8
 8002fb4:	492b      	ldr	r1, [pc, #172]	@ (8003064 <HAL_RCC_OscConfig+0x270>)
 8002fb6:	4313      	orrs	r3, r2
 8002fb8:	604b      	str	r3, [r1, #4]
 8002fba:	e01a      	b.n	8002ff2 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002fbc:	4b29      	ldr	r3, [pc, #164]	@ (8003064 <HAL_RCC_OscConfig+0x270>)
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	4a28      	ldr	r2, [pc, #160]	@ (8003064 <HAL_RCC_OscConfig+0x270>)
 8002fc2:	f023 0301 	bic.w	r3, r3, #1
 8002fc6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002fc8:	f7ff f8cc 	bl	8002164 <HAL_GetTick>
 8002fcc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002fce:	e008      	b.n	8002fe2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002fd0:	f7ff f8c8 	bl	8002164 <HAL_GetTick>
 8002fd4:	4602      	mov	r2, r0
 8002fd6:	693b      	ldr	r3, [r7, #16]
 8002fd8:	1ad3      	subs	r3, r2, r3
 8002fda:	2b02      	cmp	r3, #2
 8002fdc:	d901      	bls.n	8002fe2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002fde:	2303      	movs	r3, #3
 8002fe0:	e314      	b.n	800360c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002fe2:	4b20      	ldr	r3, [pc, #128]	@ (8003064 <HAL_RCC_OscConfig+0x270>)
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	f003 0302 	and.w	r3, r3, #2
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d1f0      	bne.n	8002fd0 <HAL_RCC_OscConfig+0x1dc>
 8002fee:	e000      	b.n	8002ff2 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002ff0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	f003 0301 	and.w	r3, r3, #1
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d073      	beq.n	80030e6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002ffe:	69bb      	ldr	r3, [r7, #24]
 8003000:	2b08      	cmp	r3, #8
 8003002:	d005      	beq.n	8003010 <HAL_RCC_OscConfig+0x21c>
 8003004:	69bb      	ldr	r3, [r7, #24]
 8003006:	2b0c      	cmp	r3, #12
 8003008:	d10e      	bne.n	8003028 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	2b03      	cmp	r3, #3
 800300e:	d10b      	bne.n	8003028 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003010:	4b14      	ldr	r3, [pc, #80]	@ (8003064 <HAL_RCC_OscConfig+0x270>)
 8003012:	681b      	ldr	r3, [r3, #0]
 8003014:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003018:	2b00      	cmp	r3, #0
 800301a:	d063      	beq.n	80030e4 <HAL_RCC_OscConfig+0x2f0>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	2b00      	cmp	r3, #0
 8003022:	d15f      	bne.n	80030e4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003024:	2301      	movs	r3, #1
 8003026:	e2f1      	b.n	800360c <HAL_RCC_OscConfig+0x818>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003030:	d106      	bne.n	8003040 <HAL_RCC_OscConfig+0x24c>
 8003032:	4b0c      	ldr	r3, [pc, #48]	@ (8003064 <HAL_RCC_OscConfig+0x270>)
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	4a0b      	ldr	r2, [pc, #44]	@ (8003064 <HAL_RCC_OscConfig+0x270>)
 8003038:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800303c:	6013      	str	r3, [r2, #0]
 800303e:	e025      	b.n	800308c <HAL_RCC_OscConfig+0x298>
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	685b      	ldr	r3, [r3, #4]
 8003044:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003048:	d114      	bne.n	8003074 <HAL_RCC_OscConfig+0x280>
 800304a:	4b06      	ldr	r3, [pc, #24]	@ (8003064 <HAL_RCC_OscConfig+0x270>)
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	4a05      	ldr	r2, [pc, #20]	@ (8003064 <HAL_RCC_OscConfig+0x270>)
 8003050:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003054:	6013      	str	r3, [r2, #0]
 8003056:	4b03      	ldr	r3, [pc, #12]	@ (8003064 <HAL_RCC_OscConfig+0x270>)
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4a02      	ldr	r2, [pc, #8]	@ (8003064 <HAL_RCC_OscConfig+0x270>)
 800305c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003060:	6013      	str	r3, [r2, #0]
 8003062:	e013      	b.n	800308c <HAL_RCC_OscConfig+0x298>
 8003064:	40021000 	.word	0x40021000
 8003068:	08006e20 	.word	0x08006e20
 800306c:	20000010 	.word	0x20000010
 8003070:	20000014 	.word	0x20000014
 8003074:	4ba0      	ldr	r3, [pc, #640]	@ (80032f8 <HAL_RCC_OscConfig+0x504>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	4a9f      	ldr	r2, [pc, #636]	@ (80032f8 <HAL_RCC_OscConfig+0x504>)
 800307a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800307e:	6013      	str	r3, [r2, #0]
 8003080:	4b9d      	ldr	r3, [pc, #628]	@ (80032f8 <HAL_RCC_OscConfig+0x504>)
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	4a9c      	ldr	r2, [pc, #624]	@ (80032f8 <HAL_RCC_OscConfig+0x504>)
 8003086:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800308a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	2b00      	cmp	r3, #0
 8003092:	d013      	beq.n	80030bc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003094:	f7ff f866 	bl	8002164 <HAL_GetTick>
 8003098:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800309a:	e008      	b.n	80030ae <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800309c:	f7ff f862 	bl	8002164 <HAL_GetTick>
 80030a0:	4602      	mov	r2, r0
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	1ad3      	subs	r3, r2, r3
 80030a6:	2b64      	cmp	r3, #100	@ 0x64
 80030a8:	d901      	bls.n	80030ae <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80030aa:	2303      	movs	r3, #3
 80030ac:	e2ae      	b.n	800360c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80030ae:	4b92      	ldr	r3, [pc, #584]	@ (80032f8 <HAL_RCC_OscConfig+0x504>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d0f0      	beq.n	800309c <HAL_RCC_OscConfig+0x2a8>
 80030ba:	e014      	b.n	80030e6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030bc:	f7ff f852 	bl	8002164 <HAL_GetTick>
 80030c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80030c2:	e008      	b.n	80030d6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80030c4:	f7ff f84e 	bl	8002164 <HAL_GetTick>
 80030c8:	4602      	mov	r2, r0
 80030ca:	693b      	ldr	r3, [r7, #16]
 80030cc:	1ad3      	subs	r3, r2, r3
 80030ce:	2b64      	cmp	r3, #100	@ 0x64
 80030d0:	d901      	bls.n	80030d6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80030d2:	2303      	movs	r3, #3
 80030d4:	e29a      	b.n	800360c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80030d6:	4b88      	ldr	r3, [pc, #544]	@ (80032f8 <HAL_RCC_OscConfig+0x504>)
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d1f0      	bne.n	80030c4 <HAL_RCC_OscConfig+0x2d0>
 80030e2:	e000      	b.n	80030e6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030e4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	f003 0302 	and.w	r3, r3, #2
 80030ee:	2b00      	cmp	r3, #0
 80030f0:	d060      	beq.n	80031b4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80030f2:	69bb      	ldr	r3, [r7, #24]
 80030f4:	2b04      	cmp	r3, #4
 80030f6:	d005      	beq.n	8003104 <HAL_RCC_OscConfig+0x310>
 80030f8:	69bb      	ldr	r3, [r7, #24]
 80030fa:	2b0c      	cmp	r3, #12
 80030fc:	d119      	bne.n	8003132 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80030fe:	697b      	ldr	r3, [r7, #20]
 8003100:	2b02      	cmp	r3, #2
 8003102:	d116      	bne.n	8003132 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003104:	4b7c      	ldr	r3, [pc, #496]	@ (80032f8 <HAL_RCC_OscConfig+0x504>)
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800310c:	2b00      	cmp	r3, #0
 800310e:	d005      	beq.n	800311c <HAL_RCC_OscConfig+0x328>
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	68db      	ldr	r3, [r3, #12]
 8003114:	2b00      	cmp	r3, #0
 8003116:	d101      	bne.n	800311c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8003118:	2301      	movs	r3, #1
 800311a:	e277      	b.n	800360c <HAL_RCC_OscConfig+0x818>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800311c:	4b76      	ldr	r3, [pc, #472]	@ (80032f8 <HAL_RCC_OscConfig+0x504>)
 800311e:	685b      	ldr	r3, [r3, #4]
 8003120:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	691b      	ldr	r3, [r3, #16]
 8003128:	061b      	lsls	r3, r3, #24
 800312a:	4973      	ldr	r1, [pc, #460]	@ (80032f8 <HAL_RCC_OscConfig+0x504>)
 800312c:	4313      	orrs	r3, r2
 800312e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003130:	e040      	b.n	80031b4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	68db      	ldr	r3, [r3, #12]
 8003136:	2b00      	cmp	r3, #0
 8003138:	d023      	beq.n	8003182 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800313a:	4b6f      	ldr	r3, [pc, #444]	@ (80032f8 <HAL_RCC_OscConfig+0x504>)
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	4a6e      	ldr	r2, [pc, #440]	@ (80032f8 <HAL_RCC_OscConfig+0x504>)
 8003140:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003144:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003146:	f7ff f80d 	bl	8002164 <HAL_GetTick>
 800314a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800314c:	e008      	b.n	8003160 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800314e:	f7ff f809 	bl	8002164 <HAL_GetTick>
 8003152:	4602      	mov	r2, r0
 8003154:	693b      	ldr	r3, [r7, #16]
 8003156:	1ad3      	subs	r3, r2, r3
 8003158:	2b02      	cmp	r3, #2
 800315a:	d901      	bls.n	8003160 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800315c:	2303      	movs	r3, #3
 800315e:	e255      	b.n	800360c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003160:	4b65      	ldr	r3, [pc, #404]	@ (80032f8 <HAL_RCC_OscConfig+0x504>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003168:	2b00      	cmp	r3, #0
 800316a:	d0f0      	beq.n	800314e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800316c:	4b62      	ldr	r3, [pc, #392]	@ (80032f8 <HAL_RCC_OscConfig+0x504>)
 800316e:	685b      	ldr	r3, [r3, #4]
 8003170:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	691b      	ldr	r3, [r3, #16]
 8003178:	061b      	lsls	r3, r3, #24
 800317a:	495f      	ldr	r1, [pc, #380]	@ (80032f8 <HAL_RCC_OscConfig+0x504>)
 800317c:	4313      	orrs	r3, r2
 800317e:	604b      	str	r3, [r1, #4]
 8003180:	e018      	b.n	80031b4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003182:	4b5d      	ldr	r3, [pc, #372]	@ (80032f8 <HAL_RCC_OscConfig+0x504>)
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	4a5c      	ldr	r2, [pc, #368]	@ (80032f8 <HAL_RCC_OscConfig+0x504>)
 8003188:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800318c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800318e:	f7fe ffe9 	bl	8002164 <HAL_GetTick>
 8003192:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003194:	e008      	b.n	80031a8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003196:	f7fe ffe5 	bl	8002164 <HAL_GetTick>
 800319a:	4602      	mov	r2, r0
 800319c:	693b      	ldr	r3, [r7, #16]
 800319e:	1ad3      	subs	r3, r2, r3
 80031a0:	2b02      	cmp	r3, #2
 80031a2:	d901      	bls.n	80031a8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80031a4:	2303      	movs	r3, #3
 80031a6:	e231      	b.n	800360c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80031a8:	4b53      	ldr	r3, [pc, #332]	@ (80032f8 <HAL_RCC_OscConfig+0x504>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d1f0      	bne.n	8003196 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	681b      	ldr	r3, [r3, #0]
 80031b8:	f003 0308 	and.w	r3, r3, #8
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d03c      	beq.n	800323a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	695b      	ldr	r3, [r3, #20]
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d01c      	beq.n	8003202 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80031c8:	4b4b      	ldr	r3, [pc, #300]	@ (80032f8 <HAL_RCC_OscConfig+0x504>)
 80031ca:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80031ce:	4a4a      	ldr	r2, [pc, #296]	@ (80032f8 <HAL_RCC_OscConfig+0x504>)
 80031d0:	f043 0301 	orr.w	r3, r3, #1
 80031d4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031d8:	f7fe ffc4 	bl	8002164 <HAL_GetTick>
 80031dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80031de:	e008      	b.n	80031f2 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031e0:	f7fe ffc0 	bl	8002164 <HAL_GetTick>
 80031e4:	4602      	mov	r2, r0
 80031e6:	693b      	ldr	r3, [r7, #16]
 80031e8:	1ad3      	subs	r3, r2, r3
 80031ea:	2b02      	cmp	r3, #2
 80031ec:	d901      	bls.n	80031f2 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80031ee:	2303      	movs	r3, #3
 80031f0:	e20c      	b.n	800360c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80031f2:	4b41      	ldr	r3, [pc, #260]	@ (80032f8 <HAL_RCC_OscConfig+0x504>)
 80031f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80031f8:	f003 0302 	and.w	r3, r3, #2
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d0ef      	beq.n	80031e0 <HAL_RCC_OscConfig+0x3ec>
 8003200:	e01b      	b.n	800323a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003202:	4b3d      	ldr	r3, [pc, #244]	@ (80032f8 <HAL_RCC_OscConfig+0x504>)
 8003204:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003208:	4a3b      	ldr	r2, [pc, #236]	@ (80032f8 <HAL_RCC_OscConfig+0x504>)
 800320a:	f023 0301 	bic.w	r3, r3, #1
 800320e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003212:	f7fe ffa7 	bl	8002164 <HAL_GetTick>
 8003216:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003218:	e008      	b.n	800322c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800321a:	f7fe ffa3 	bl	8002164 <HAL_GetTick>
 800321e:	4602      	mov	r2, r0
 8003220:	693b      	ldr	r3, [r7, #16]
 8003222:	1ad3      	subs	r3, r2, r3
 8003224:	2b02      	cmp	r3, #2
 8003226:	d901      	bls.n	800322c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003228:	2303      	movs	r3, #3
 800322a:	e1ef      	b.n	800360c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800322c:	4b32      	ldr	r3, [pc, #200]	@ (80032f8 <HAL_RCC_OscConfig+0x504>)
 800322e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003232:	f003 0302 	and.w	r3, r3, #2
 8003236:	2b00      	cmp	r3, #0
 8003238:	d1ef      	bne.n	800321a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f003 0304 	and.w	r3, r3, #4
 8003242:	2b00      	cmp	r3, #0
 8003244:	f000 80a6 	beq.w	8003394 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003248:	2300      	movs	r3, #0
 800324a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800324c:	4b2a      	ldr	r3, [pc, #168]	@ (80032f8 <HAL_RCC_OscConfig+0x504>)
 800324e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003250:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003254:	2b00      	cmp	r3, #0
 8003256:	d10d      	bne.n	8003274 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003258:	4b27      	ldr	r3, [pc, #156]	@ (80032f8 <HAL_RCC_OscConfig+0x504>)
 800325a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800325c:	4a26      	ldr	r2, [pc, #152]	@ (80032f8 <HAL_RCC_OscConfig+0x504>)
 800325e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003262:	6593      	str	r3, [r2, #88]	@ 0x58
 8003264:	4b24      	ldr	r3, [pc, #144]	@ (80032f8 <HAL_RCC_OscConfig+0x504>)
 8003266:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003268:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800326c:	60bb      	str	r3, [r7, #8]
 800326e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003270:	2301      	movs	r3, #1
 8003272:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003274:	4b21      	ldr	r3, [pc, #132]	@ (80032fc <HAL_RCC_OscConfig+0x508>)
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800327c:	2b00      	cmp	r3, #0
 800327e:	d118      	bne.n	80032b2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003280:	4b1e      	ldr	r3, [pc, #120]	@ (80032fc <HAL_RCC_OscConfig+0x508>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	4a1d      	ldr	r2, [pc, #116]	@ (80032fc <HAL_RCC_OscConfig+0x508>)
 8003286:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800328a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800328c:	f7fe ff6a 	bl	8002164 <HAL_GetTick>
 8003290:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003292:	e008      	b.n	80032a6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003294:	f7fe ff66 	bl	8002164 <HAL_GetTick>
 8003298:	4602      	mov	r2, r0
 800329a:	693b      	ldr	r3, [r7, #16]
 800329c:	1ad3      	subs	r3, r2, r3
 800329e:	2b02      	cmp	r3, #2
 80032a0:	d901      	bls.n	80032a6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80032a2:	2303      	movs	r3, #3
 80032a4:	e1b2      	b.n	800360c <HAL_RCC_OscConfig+0x818>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80032a6:	4b15      	ldr	r3, [pc, #84]	@ (80032fc <HAL_RCC_OscConfig+0x508>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d0f0      	beq.n	8003294 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	689b      	ldr	r3, [r3, #8]
 80032b6:	2b01      	cmp	r3, #1
 80032b8:	d108      	bne.n	80032cc <HAL_RCC_OscConfig+0x4d8>
 80032ba:	4b0f      	ldr	r3, [pc, #60]	@ (80032f8 <HAL_RCC_OscConfig+0x504>)
 80032bc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032c0:	4a0d      	ldr	r2, [pc, #52]	@ (80032f8 <HAL_RCC_OscConfig+0x504>)
 80032c2:	f043 0301 	orr.w	r3, r3, #1
 80032c6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80032ca:	e029      	b.n	8003320 <HAL_RCC_OscConfig+0x52c>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	689b      	ldr	r3, [r3, #8]
 80032d0:	2b05      	cmp	r3, #5
 80032d2:	d115      	bne.n	8003300 <HAL_RCC_OscConfig+0x50c>
 80032d4:	4b08      	ldr	r3, [pc, #32]	@ (80032f8 <HAL_RCC_OscConfig+0x504>)
 80032d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032da:	4a07      	ldr	r2, [pc, #28]	@ (80032f8 <HAL_RCC_OscConfig+0x504>)
 80032dc:	f043 0304 	orr.w	r3, r3, #4
 80032e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80032e4:	4b04      	ldr	r3, [pc, #16]	@ (80032f8 <HAL_RCC_OscConfig+0x504>)
 80032e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032ea:	4a03      	ldr	r2, [pc, #12]	@ (80032f8 <HAL_RCC_OscConfig+0x504>)
 80032ec:	f043 0301 	orr.w	r3, r3, #1
 80032f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80032f4:	e014      	b.n	8003320 <HAL_RCC_OscConfig+0x52c>
 80032f6:	bf00      	nop
 80032f8:	40021000 	.word	0x40021000
 80032fc:	40007000 	.word	0x40007000
 8003300:	4b9a      	ldr	r3, [pc, #616]	@ (800356c <HAL_RCC_OscConfig+0x778>)
 8003302:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003306:	4a99      	ldr	r2, [pc, #612]	@ (800356c <HAL_RCC_OscConfig+0x778>)
 8003308:	f023 0301 	bic.w	r3, r3, #1
 800330c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003310:	4b96      	ldr	r3, [pc, #600]	@ (800356c <HAL_RCC_OscConfig+0x778>)
 8003312:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003316:	4a95      	ldr	r2, [pc, #596]	@ (800356c <HAL_RCC_OscConfig+0x778>)
 8003318:	f023 0304 	bic.w	r3, r3, #4
 800331c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	689b      	ldr	r3, [r3, #8]
 8003324:	2b00      	cmp	r3, #0
 8003326:	d016      	beq.n	8003356 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003328:	f7fe ff1c 	bl	8002164 <HAL_GetTick>
 800332c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800332e:	e00a      	b.n	8003346 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003330:	f7fe ff18 	bl	8002164 <HAL_GetTick>
 8003334:	4602      	mov	r2, r0
 8003336:	693b      	ldr	r3, [r7, #16]
 8003338:	1ad3      	subs	r3, r2, r3
 800333a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800333e:	4293      	cmp	r3, r2
 8003340:	d901      	bls.n	8003346 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8003342:	2303      	movs	r3, #3
 8003344:	e162      	b.n	800360c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003346:	4b89      	ldr	r3, [pc, #548]	@ (800356c <HAL_RCC_OscConfig+0x778>)
 8003348:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800334c:	f003 0302 	and.w	r3, r3, #2
 8003350:	2b00      	cmp	r3, #0
 8003352:	d0ed      	beq.n	8003330 <HAL_RCC_OscConfig+0x53c>
 8003354:	e015      	b.n	8003382 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003356:	f7fe ff05 	bl	8002164 <HAL_GetTick>
 800335a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800335c:	e00a      	b.n	8003374 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800335e:	f7fe ff01 	bl	8002164 <HAL_GetTick>
 8003362:	4602      	mov	r2, r0
 8003364:	693b      	ldr	r3, [r7, #16]
 8003366:	1ad3      	subs	r3, r2, r3
 8003368:	f241 3288 	movw	r2, #5000	@ 0x1388
 800336c:	4293      	cmp	r3, r2
 800336e:	d901      	bls.n	8003374 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003370:	2303      	movs	r3, #3
 8003372:	e14b      	b.n	800360c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003374:	4b7d      	ldr	r3, [pc, #500]	@ (800356c <HAL_RCC_OscConfig+0x778>)
 8003376:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800337a:	f003 0302 	and.w	r3, r3, #2
 800337e:	2b00      	cmp	r3, #0
 8003380:	d1ed      	bne.n	800335e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003382:	7ffb      	ldrb	r3, [r7, #31]
 8003384:	2b01      	cmp	r3, #1
 8003386:	d105      	bne.n	8003394 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003388:	4b78      	ldr	r3, [pc, #480]	@ (800356c <HAL_RCC_OscConfig+0x778>)
 800338a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800338c:	4a77      	ldr	r2, [pc, #476]	@ (800356c <HAL_RCC_OscConfig+0x778>)
 800338e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003392:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f003 0320 	and.w	r3, r3, #32
 800339c:	2b00      	cmp	r3, #0
 800339e:	d03c      	beq.n	800341a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d01c      	beq.n	80033e2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80033a8:	4b70      	ldr	r3, [pc, #448]	@ (800356c <HAL_RCC_OscConfig+0x778>)
 80033aa:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80033ae:	4a6f      	ldr	r2, [pc, #444]	@ (800356c <HAL_RCC_OscConfig+0x778>)
 80033b0:	f043 0301 	orr.w	r3, r3, #1
 80033b4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033b8:	f7fe fed4 	bl	8002164 <HAL_GetTick>
 80033bc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80033be:	e008      	b.n	80033d2 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80033c0:	f7fe fed0 	bl	8002164 <HAL_GetTick>
 80033c4:	4602      	mov	r2, r0
 80033c6:	693b      	ldr	r3, [r7, #16]
 80033c8:	1ad3      	subs	r3, r2, r3
 80033ca:	2b02      	cmp	r3, #2
 80033cc:	d901      	bls.n	80033d2 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80033ce:	2303      	movs	r3, #3
 80033d0:	e11c      	b.n	800360c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80033d2:	4b66      	ldr	r3, [pc, #408]	@ (800356c <HAL_RCC_OscConfig+0x778>)
 80033d4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80033d8:	f003 0302 	and.w	r3, r3, #2
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d0ef      	beq.n	80033c0 <HAL_RCC_OscConfig+0x5cc>
 80033e0:	e01b      	b.n	800341a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80033e2:	4b62      	ldr	r3, [pc, #392]	@ (800356c <HAL_RCC_OscConfig+0x778>)
 80033e4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80033e8:	4a60      	ldr	r2, [pc, #384]	@ (800356c <HAL_RCC_OscConfig+0x778>)
 80033ea:	f023 0301 	bic.w	r3, r3, #1
 80033ee:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033f2:	f7fe feb7 	bl	8002164 <HAL_GetTick>
 80033f6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80033f8:	e008      	b.n	800340c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80033fa:	f7fe feb3 	bl	8002164 <HAL_GetTick>
 80033fe:	4602      	mov	r2, r0
 8003400:	693b      	ldr	r3, [r7, #16]
 8003402:	1ad3      	subs	r3, r2, r3
 8003404:	2b02      	cmp	r3, #2
 8003406:	d901      	bls.n	800340c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003408:	2303      	movs	r3, #3
 800340a:	e0ff      	b.n	800360c <HAL_RCC_OscConfig+0x818>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800340c:	4b57      	ldr	r3, [pc, #348]	@ (800356c <HAL_RCC_OscConfig+0x778>)
 800340e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003412:	f003 0302 	and.w	r3, r3, #2
 8003416:	2b00      	cmp	r3, #0
 8003418:	d1ef      	bne.n	80033fa <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800341e:	2b00      	cmp	r3, #0
 8003420:	f000 80f3 	beq.w	800360a <HAL_RCC_OscConfig+0x816>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003428:	2b02      	cmp	r3, #2
 800342a:	f040 80c9 	bne.w	80035c0 <HAL_RCC_OscConfig+0x7cc>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800342e:	4b4f      	ldr	r3, [pc, #316]	@ (800356c <HAL_RCC_OscConfig+0x778>)
 8003430:	68db      	ldr	r3, [r3, #12]
 8003432:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003434:	697b      	ldr	r3, [r7, #20]
 8003436:	f003 0203 	and.w	r2, r3, #3
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800343e:	429a      	cmp	r2, r3
 8003440:	d12c      	bne.n	800349c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003442:	697b      	ldr	r3, [r7, #20]
 8003444:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800344c:	3b01      	subs	r3, #1
 800344e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8003450:	429a      	cmp	r2, r3
 8003452:	d123      	bne.n	800349c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003454:	697b      	ldr	r3, [r7, #20]
 8003456:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800345e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003460:	429a      	cmp	r2, r3
 8003462:	d11b      	bne.n	800349c <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003464:	697b      	ldr	r3, [r7, #20]
 8003466:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800346e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003470:	429a      	cmp	r2, r3
 8003472:	d113      	bne.n	800349c <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003474:	697b      	ldr	r3, [r7, #20]
 8003476:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800347e:	085b      	lsrs	r3, r3, #1
 8003480:	3b01      	subs	r3, #1
 8003482:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003484:	429a      	cmp	r2, r3
 8003486:	d109      	bne.n	800349c <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8003488:	697b      	ldr	r3, [r7, #20]
 800348a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003492:	085b      	lsrs	r3, r3, #1
 8003494:	3b01      	subs	r3, #1
 8003496:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003498:	429a      	cmp	r2, r3
 800349a:	d06b      	beq.n	8003574 <HAL_RCC_OscConfig+0x780>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800349c:	69bb      	ldr	r3, [r7, #24]
 800349e:	2b0c      	cmp	r3, #12
 80034a0:	d062      	beq.n	8003568 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80034a2:	4b32      	ldr	r3, [pc, #200]	@ (800356c <HAL_RCC_OscConfig+0x778>)
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d001      	beq.n	80034b2 <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 80034ae:	2301      	movs	r3, #1
 80034b0:	e0ac      	b.n	800360c <HAL_RCC_OscConfig+0x818>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80034b2:	4b2e      	ldr	r3, [pc, #184]	@ (800356c <HAL_RCC_OscConfig+0x778>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4a2d      	ldr	r2, [pc, #180]	@ (800356c <HAL_RCC_OscConfig+0x778>)
 80034b8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80034bc:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80034be:	f7fe fe51 	bl	8002164 <HAL_GetTick>
 80034c2:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80034c4:	e008      	b.n	80034d8 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034c6:	f7fe fe4d 	bl	8002164 <HAL_GetTick>
 80034ca:	4602      	mov	r2, r0
 80034cc:	693b      	ldr	r3, [r7, #16]
 80034ce:	1ad3      	subs	r3, r2, r3
 80034d0:	2b02      	cmp	r3, #2
 80034d2:	d901      	bls.n	80034d8 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 80034d4:	2303      	movs	r3, #3
 80034d6:	e099      	b.n	800360c <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80034d8:	4b24      	ldr	r3, [pc, #144]	@ (800356c <HAL_RCC_OscConfig+0x778>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d1f0      	bne.n	80034c6 <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80034e4:	4b21      	ldr	r3, [pc, #132]	@ (800356c <HAL_RCC_OscConfig+0x778>)
 80034e6:	68da      	ldr	r2, [r3, #12]
 80034e8:	4b21      	ldr	r3, [pc, #132]	@ (8003570 <HAL_RCC_OscConfig+0x77c>)
 80034ea:	4013      	ands	r3, r2
 80034ec:	687a      	ldr	r2, [r7, #4]
 80034ee:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 80034f0:	687a      	ldr	r2, [r7, #4]
 80034f2:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80034f4:	3a01      	subs	r2, #1
 80034f6:	0112      	lsls	r2, r2, #4
 80034f8:	4311      	orrs	r1, r2
 80034fa:	687a      	ldr	r2, [r7, #4]
 80034fc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80034fe:	0212      	lsls	r2, r2, #8
 8003500:	4311      	orrs	r1, r2
 8003502:	687a      	ldr	r2, [r7, #4]
 8003504:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003506:	0852      	lsrs	r2, r2, #1
 8003508:	3a01      	subs	r2, #1
 800350a:	0552      	lsls	r2, r2, #21
 800350c:	4311      	orrs	r1, r2
 800350e:	687a      	ldr	r2, [r7, #4]
 8003510:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003512:	0852      	lsrs	r2, r2, #1
 8003514:	3a01      	subs	r2, #1
 8003516:	0652      	lsls	r2, r2, #25
 8003518:	4311      	orrs	r1, r2
 800351a:	687a      	ldr	r2, [r7, #4]
 800351c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800351e:	06d2      	lsls	r2, r2, #27
 8003520:	430a      	orrs	r2, r1
 8003522:	4912      	ldr	r1, [pc, #72]	@ (800356c <HAL_RCC_OscConfig+0x778>)
 8003524:	4313      	orrs	r3, r2
 8003526:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003528:	4b10      	ldr	r3, [pc, #64]	@ (800356c <HAL_RCC_OscConfig+0x778>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4a0f      	ldr	r2, [pc, #60]	@ (800356c <HAL_RCC_OscConfig+0x778>)
 800352e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003532:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003534:	4b0d      	ldr	r3, [pc, #52]	@ (800356c <HAL_RCC_OscConfig+0x778>)
 8003536:	68db      	ldr	r3, [r3, #12]
 8003538:	4a0c      	ldr	r2, [pc, #48]	@ (800356c <HAL_RCC_OscConfig+0x778>)
 800353a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800353e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003540:	f7fe fe10 	bl	8002164 <HAL_GetTick>
 8003544:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003546:	e008      	b.n	800355a <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003548:	f7fe fe0c 	bl	8002164 <HAL_GetTick>
 800354c:	4602      	mov	r2, r0
 800354e:	693b      	ldr	r3, [r7, #16]
 8003550:	1ad3      	subs	r3, r2, r3
 8003552:	2b02      	cmp	r3, #2
 8003554:	d901      	bls.n	800355a <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 8003556:	2303      	movs	r3, #3
 8003558:	e058      	b.n	800360c <HAL_RCC_OscConfig+0x818>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800355a:	4b04      	ldr	r3, [pc, #16]	@ (800356c <HAL_RCC_OscConfig+0x778>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003562:	2b00      	cmp	r3, #0
 8003564:	d0f0      	beq.n	8003548 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003566:	e050      	b.n	800360a <HAL_RCC_OscConfig+0x816>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8003568:	2301      	movs	r3, #1
 800356a:	e04f      	b.n	800360c <HAL_RCC_OscConfig+0x818>
 800356c:	40021000 	.word	0x40021000
 8003570:	019d808c 	.word	0x019d808c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003574:	4b27      	ldr	r3, [pc, #156]	@ (8003614 <HAL_RCC_OscConfig+0x820>)
 8003576:	681b      	ldr	r3, [r3, #0]
 8003578:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800357c:	2b00      	cmp	r3, #0
 800357e:	d144      	bne.n	800360a <HAL_RCC_OscConfig+0x816>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8003580:	4b24      	ldr	r3, [pc, #144]	@ (8003614 <HAL_RCC_OscConfig+0x820>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4a23      	ldr	r2, [pc, #140]	@ (8003614 <HAL_RCC_OscConfig+0x820>)
 8003586:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800358a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800358c:	4b21      	ldr	r3, [pc, #132]	@ (8003614 <HAL_RCC_OscConfig+0x820>)
 800358e:	68db      	ldr	r3, [r3, #12]
 8003590:	4a20      	ldr	r2, [pc, #128]	@ (8003614 <HAL_RCC_OscConfig+0x820>)
 8003592:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003596:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003598:	f7fe fde4 	bl	8002164 <HAL_GetTick>
 800359c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800359e:	e008      	b.n	80035b2 <HAL_RCC_OscConfig+0x7be>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035a0:	f7fe fde0 	bl	8002164 <HAL_GetTick>
 80035a4:	4602      	mov	r2, r0
 80035a6:	693b      	ldr	r3, [r7, #16]
 80035a8:	1ad3      	subs	r3, r2, r3
 80035aa:	2b02      	cmp	r3, #2
 80035ac:	d901      	bls.n	80035b2 <HAL_RCC_OscConfig+0x7be>
            {
              return HAL_TIMEOUT;
 80035ae:	2303      	movs	r3, #3
 80035b0:	e02c      	b.n	800360c <HAL_RCC_OscConfig+0x818>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80035b2:	4b18      	ldr	r3, [pc, #96]	@ (8003614 <HAL_RCC_OscConfig+0x820>)
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d0f0      	beq.n	80035a0 <HAL_RCC_OscConfig+0x7ac>
 80035be:	e024      	b.n	800360a <HAL_RCC_OscConfig+0x816>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80035c0:	69bb      	ldr	r3, [r7, #24]
 80035c2:	2b0c      	cmp	r3, #12
 80035c4:	d01f      	beq.n	8003606 <HAL_RCC_OscConfig+0x812>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80035c6:	4b13      	ldr	r3, [pc, #76]	@ (8003614 <HAL_RCC_OscConfig+0x820>)
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	4a12      	ldr	r2, [pc, #72]	@ (8003614 <HAL_RCC_OscConfig+0x820>)
 80035cc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80035d0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035d2:	f7fe fdc7 	bl	8002164 <HAL_GetTick>
 80035d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80035d8:	e008      	b.n	80035ec <HAL_RCC_OscConfig+0x7f8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80035da:	f7fe fdc3 	bl	8002164 <HAL_GetTick>
 80035de:	4602      	mov	r2, r0
 80035e0:	693b      	ldr	r3, [r7, #16]
 80035e2:	1ad3      	subs	r3, r2, r3
 80035e4:	2b02      	cmp	r3, #2
 80035e6:	d901      	bls.n	80035ec <HAL_RCC_OscConfig+0x7f8>
          {
            return HAL_TIMEOUT;
 80035e8:	2303      	movs	r3, #3
 80035ea:	e00f      	b.n	800360c <HAL_RCC_OscConfig+0x818>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80035ec:	4b09      	ldr	r3, [pc, #36]	@ (8003614 <HAL_RCC_OscConfig+0x820>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d1f0      	bne.n	80035da <HAL_RCC_OscConfig+0x7e6>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80035f8:	4b06      	ldr	r3, [pc, #24]	@ (8003614 <HAL_RCC_OscConfig+0x820>)
 80035fa:	68da      	ldr	r2, [r3, #12]
 80035fc:	4905      	ldr	r1, [pc, #20]	@ (8003614 <HAL_RCC_OscConfig+0x820>)
 80035fe:	4b06      	ldr	r3, [pc, #24]	@ (8003618 <HAL_RCC_OscConfig+0x824>)
 8003600:	4013      	ands	r3, r2
 8003602:	60cb      	str	r3, [r1, #12]
 8003604:	e001      	b.n	800360a <HAL_RCC_OscConfig+0x816>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003606:	2301      	movs	r3, #1
 8003608:	e000      	b.n	800360c <HAL_RCC_OscConfig+0x818>
      }
    }
  }
  return HAL_OK;
 800360a:	2300      	movs	r3, #0
}
 800360c:	4618      	mov	r0, r3
 800360e:	3720      	adds	r7, #32
 8003610:	46bd      	mov	sp, r7
 8003612:	bd80      	pop	{r7, pc}
 8003614:	40021000 	.word	0x40021000
 8003618:	feeefffc 	.word	0xfeeefffc

0800361c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800361c:	b580      	push	{r7, lr}
 800361e:	b084      	sub	sp, #16
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
 8003624:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	2b00      	cmp	r3, #0
 800362a:	d101      	bne.n	8003630 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800362c:	2301      	movs	r3, #1
 800362e:	e0e7      	b.n	8003800 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003630:	4b75      	ldr	r3, [pc, #468]	@ (8003808 <HAL_RCC_ClockConfig+0x1ec>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f003 0307 	and.w	r3, r3, #7
 8003638:	683a      	ldr	r2, [r7, #0]
 800363a:	429a      	cmp	r2, r3
 800363c:	d910      	bls.n	8003660 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800363e:	4b72      	ldr	r3, [pc, #456]	@ (8003808 <HAL_RCC_ClockConfig+0x1ec>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f023 0207 	bic.w	r2, r3, #7
 8003646:	4970      	ldr	r1, [pc, #448]	@ (8003808 <HAL_RCC_ClockConfig+0x1ec>)
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	4313      	orrs	r3, r2
 800364c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800364e:	4b6e      	ldr	r3, [pc, #440]	@ (8003808 <HAL_RCC_ClockConfig+0x1ec>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f003 0307 	and.w	r3, r3, #7
 8003656:	683a      	ldr	r2, [r7, #0]
 8003658:	429a      	cmp	r2, r3
 800365a:	d001      	beq.n	8003660 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800365c:	2301      	movs	r3, #1
 800365e:	e0cf      	b.n	8003800 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	f003 0302 	and.w	r3, r3, #2
 8003668:	2b00      	cmp	r3, #0
 800366a:	d010      	beq.n	800368e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	689a      	ldr	r2, [r3, #8]
 8003670:	4b66      	ldr	r3, [pc, #408]	@ (800380c <HAL_RCC_ClockConfig+0x1f0>)
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003678:	429a      	cmp	r2, r3
 800367a:	d908      	bls.n	800368e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800367c:	4b63      	ldr	r3, [pc, #396]	@ (800380c <HAL_RCC_ClockConfig+0x1f0>)
 800367e:	689b      	ldr	r3, [r3, #8]
 8003680:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	689b      	ldr	r3, [r3, #8]
 8003688:	4960      	ldr	r1, [pc, #384]	@ (800380c <HAL_RCC_ClockConfig+0x1f0>)
 800368a:	4313      	orrs	r3, r2
 800368c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f003 0301 	and.w	r3, r3, #1
 8003696:	2b00      	cmp	r3, #0
 8003698:	d04c      	beq.n	8003734 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	685b      	ldr	r3, [r3, #4]
 800369e:	2b03      	cmp	r3, #3
 80036a0:	d107      	bne.n	80036b2 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80036a2:	4b5a      	ldr	r3, [pc, #360]	@ (800380c <HAL_RCC_ClockConfig+0x1f0>)
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d121      	bne.n	80036f2 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 80036ae:	2301      	movs	r3, #1
 80036b0:	e0a6      	b.n	8003800 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	2b02      	cmp	r3, #2
 80036b8:	d107      	bne.n	80036ca <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80036ba:	4b54      	ldr	r3, [pc, #336]	@ (800380c <HAL_RCC_ClockConfig+0x1f0>)
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d115      	bne.n	80036f2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80036c6:	2301      	movs	r3, #1
 80036c8:	e09a      	b.n	8003800 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	2b00      	cmp	r3, #0
 80036d0:	d107      	bne.n	80036e2 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80036d2:	4b4e      	ldr	r3, [pc, #312]	@ (800380c <HAL_RCC_ClockConfig+0x1f0>)
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	f003 0302 	and.w	r3, r3, #2
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d109      	bne.n	80036f2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80036de:	2301      	movs	r3, #1
 80036e0:	e08e      	b.n	8003800 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80036e2:	4b4a      	ldr	r3, [pc, #296]	@ (800380c <HAL_RCC_ClockConfig+0x1f0>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d101      	bne.n	80036f2 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 80036ee:	2301      	movs	r3, #1
 80036f0:	e086      	b.n	8003800 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80036f2:	4b46      	ldr	r3, [pc, #280]	@ (800380c <HAL_RCC_ClockConfig+0x1f0>)
 80036f4:	689b      	ldr	r3, [r3, #8]
 80036f6:	f023 0203 	bic.w	r2, r3, #3
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	685b      	ldr	r3, [r3, #4]
 80036fe:	4943      	ldr	r1, [pc, #268]	@ (800380c <HAL_RCC_ClockConfig+0x1f0>)
 8003700:	4313      	orrs	r3, r2
 8003702:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003704:	f7fe fd2e 	bl	8002164 <HAL_GetTick>
 8003708:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800370a:	e00a      	b.n	8003722 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800370c:	f7fe fd2a 	bl	8002164 <HAL_GetTick>
 8003710:	4602      	mov	r2, r0
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	1ad3      	subs	r3, r2, r3
 8003716:	f241 3288 	movw	r2, #5000	@ 0x1388
 800371a:	4293      	cmp	r3, r2
 800371c:	d901      	bls.n	8003722 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 800371e:	2303      	movs	r3, #3
 8003720:	e06e      	b.n	8003800 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003722:	4b3a      	ldr	r3, [pc, #232]	@ (800380c <HAL_RCC_ClockConfig+0x1f0>)
 8003724:	689b      	ldr	r3, [r3, #8]
 8003726:	f003 020c 	and.w	r2, r3, #12
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	009b      	lsls	r3, r3, #2
 8003730:	429a      	cmp	r2, r3
 8003732:	d1eb      	bne.n	800370c <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f003 0302 	and.w	r3, r3, #2
 800373c:	2b00      	cmp	r3, #0
 800373e:	d010      	beq.n	8003762 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	689a      	ldr	r2, [r3, #8]
 8003744:	4b31      	ldr	r3, [pc, #196]	@ (800380c <HAL_RCC_ClockConfig+0x1f0>)
 8003746:	689b      	ldr	r3, [r3, #8]
 8003748:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800374c:	429a      	cmp	r2, r3
 800374e:	d208      	bcs.n	8003762 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003750:	4b2e      	ldr	r3, [pc, #184]	@ (800380c <HAL_RCC_ClockConfig+0x1f0>)
 8003752:	689b      	ldr	r3, [r3, #8]
 8003754:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	689b      	ldr	r3, [r3, #8]
 800375c:	492b      	ldr	r1, [pc, #172]	@ (800380c <HAL_RCC_ClockConfig+0x1f0>)
 800375e:	4313      	orrs	r3, r2
 8003760:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003762:	4b29      	ldr	r3, [pc, #164]	@ (8003808 <HAL_RCC_ClockConfig+0x1ec>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f003 0307 	and.w	r3, r3, #7
 800376a:	683a      	ldr	r2, [r7, #0]
 800376c:	429a      	cmp	r2, r3
 800376e:	d210      	bcs.n	8003792 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003770:	4b25      	ldr	r3, [pc, #148]	@ (8003808 <HAL_RCC_ClockConfig+0x1ec>)
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	f023 0207 	bic.w	r2, r3, #7
 8003778:	4923      	ldr	r1, [pc, #140]	@ (8003808 <HAL_RCC_ClockConfig+0x1ec>)
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	4313      	orrs	r3, r2
 800377e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003780:	4b21      	ldr	r3, [pc, #132]	@ (8003808 <HAL_RCC_ClockConfig+0x1ec>)
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f003 0307 	and.w	r3, r3, #7
 8003788:	683a      	ldr	r2, [r7, #0]
 800378a:	429a      	cmp	r2, r3
 800378c:	d001      	beq.n	8003792 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800378e:	2301      	movs	r3, #1
 8003790:	e036      	b.n	8003800 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f003 0304 	and.w	r3, r3, #4
 800379a:	2b00      	cmp	r3, #0
 800379c:	d008      	beq.n	80037b0 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800379e:	4b1b      	ldr	r3, [pc, #108]	@ (800380c <HAL_RCC_ClockConfig+0x1f0>)
 80037a0:	689b      	ldr	r3, [r3, #8]
 80037a2:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	68db      	ldr	r3, [r3, #12]
 80037aa:	4918      	ldr	r1, [pc, #96]	@ (800380c <HAL_RCC_ClockConfig+0x1f0>)
 80037ac:	4313      	orrs	r3, r2
 80037ae:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f003 0308 	and.w	r3, r3, #8
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d009      	beq.n	80037d0 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80037bc:	4b13      	ldr	r3, [pc, #76]	@ (800380c <HAL_RCC_ClockConfig+0x1f0>)
 80037be:	689b      	ldr	r3, [r3, #8]
 80037c0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	691b      	ldr	r3, [r3, #16]
 80037c8:	00db      	lsls	r3, r3, #3
 80037ca:	4910      	ldr	r1, [pc, #64]	@ (800380c <HAL_RCC_ClockConfig+0x1f0>)
 80037cc:	4313      	orrs	r3, r2
 80037ce:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80037d0:	f000 f824 	bl	800381c <HAL_RCC_GetSysClockFreq>
 80037d4:	4602      	mov	r2, r0
 80037d6:	4b0d      	ldr	r3, [pc, #52]	@ (800380c <HAL_RCC_ClockConfig+0x1f0>)
 80037d8:	689b      	ldr	r3, [r3, #8]
 80037da:	091b      	lsrs	r3, r3, #4
 80037dc:	f003 030f 	and.w	r3, r3, #15
 80037e0:	490b      	ldr	r1, [pc, #44]	@ (8003810 <HAL_RCC_ClockConfig+0x1f4>)
 80037e2:	5ccb      	ldrb	r3, [r1, r3]
 80037e4:	f003 031f 	and.w	r3, r3, #31
 80037e8:	fa22 f303 	lsr.w	r3, r2, r3
 80037ec:	4a09      	ldr	r2, [pc, #36]	@ (8003814 <HAL_RCC_ClockConfig+0x1f8>)
 80037ee:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80037f0:	4b09      	ldr	r3, [pc, #36]	@ (8003818 <HAL_RCC_ClockConfig+0x1fc>)
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4618      	mov	r0, r3
 80037f6:	f7fe fc65 	bl	80020c4 <HAL_InitTick>
 80037fa:	4603      	mov	r3, r0
 80037fc:	72fb      	strb	r3, [r7, #11]

  return status;
 80037fe:	7afb      	ldrb	r3, [r7, #11]
}
 8003800:	4618      	mov	r0, r3
 8003802:	3710      	adds	r7, #16
 8003804:	46bd      	mov	sp, r7
 8003806:	bd80      	pop	{r7, pc}
 8003808:	40022000 	.word	0x40022000
 800380c:	40021000 	.word	0x40021000
 8003810:	08006e20 	.word	0x08006e20
 8003814:	20000010 	.word	0x20000010
 8003818:	20000014 	.word	0x20000014

0800381c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800381c:	b480      	push	{r7}
 800381e:	b089      	sub	sp, #36	@ 0x24
 8003820:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003822:	2300      	movs	r3, #0
 8003824:	61fb      	str	r3, [r7, #28]
 8003826:	2300      	movs	r3, #0
 8003828:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800382a:	4b3e      	ldr	r3, [pc, #248]	@ (8003924 <HAL_RCC_GetSysClockFreq+0x108>)
 800382c:	689b      	ldr	r3, [r3, #8]
 800382e:	f003 030c 	and.w	r3, r3, #12
 8003832:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003834:	4b3b      	ldr	r3, [pc, #236]	@ (8003924 <HAL_RCC_GetSysClockFreq+0x108>)
 8003836:	68db      	ldr	r3, [r3, #12]
 8003838:	f003 0303 	and.w	r3, r3, #3
 800383c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800383e:	693b      	ldr	r3, [r7, #16]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d005      	beq.n	8003850 <HAL_RCC_GetSysClockFreq+0x34>
 8003844:	693b      	ldr	r3, [r7, #16]
 8003846:	2b0c      	cmp	r3, #12
 8003848:	d121      	bne.n	800388e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800384a:	68fb      	ldr	r3, [r7, #12]
 800384c:	2b01      	cmp	r3, #1
 800384e:	d11e      	bne.n	800388e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003850:	4b34      	ldr	r3, [pc, #208]	@ (8003924 <HAL_RCC_GetSysClockFreq+0x108>)
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f003 0308 	and.w	r3, r3, #8
 8003858:	2b00      	cmp	r3, #0
 800385a:	d107      	bne.n	800386c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800385c:	4b31      	ldr	r3, [pc, #196]	@ (8003924 <HAL_RCC_GetSysClockFreq+0x108>)
 800385e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003862:	0a1b      	lsrs	r3, r3, #8
 8003864:	f003 030f 	and.w	r3, r3, #15
 8003868:	61fb      	str	r3, [r7, #28]
 800386a:	e005      	b.n	8003878 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800386c:	4b2d      	ldr	r3, [pc, #180]	@ (8003924 <HAL_RCC_GetSysClockFreq+0x108>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	091b      	lsrs	r3, r3, #4
 8003872:	f003 030f 	and.w	r3, r3, #15
 8003876:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003878:	4a2b      	ldr	r2, [pc, #172]	@ (8003928 <HAL_RCC_GetSysClockFreq+0x10c>)
 800387a:	69fb      	ldr	r3, [r7, #28]
 800387c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003880:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003882:	693b      	ldr	r3, [r7, #16]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d10d      	bne.n	80038a4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003888:	69fb      	ldr	r3, [r7, #28]
 800388a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800388c:	e00a      	b.n	80038a4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800388e:	693b      	ldr	r3, [r7, #16]
 8003890:	2b04      	cmp	r3, #4
 8003892:	d102      	bne.n	800389a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003894:	4b25      	ldr	r3, [pc, #148]	@ (800392c <HAL_RCC_GetSysClockFreq+0x110>)
 8003896:	61bb      	str	r3, [r7, #24]
 8003898:	e004      	b.n	80038a4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800389a:	693b      	ldr	r3, [r7, #16]
 800389c:	2b08      	cmp	r3, #8
 800389e:	d101      	bne.n	80038a4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80038a0:	4b23      	ldr	r3, [pc, #140]	@ (8003930 <HAL_RCC_GetSysClockFreq+0x114>)
 80038a2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80038a4:	693b      	ldr	r3, [r7, #16]
 80038a6:	2b0c      	cmp	r3, #12
 80038a8:	d134      	bne.n	8003914 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80038aa:	4b1e      	ldr	r3, [pc, #120]	@ (8003924 <HAL_RCC_GetSysClockFreq+0x108>)
 80038ac:	68db      	ldr	r3, [r3, #12]
 80038ae:	f003 0303 	and.w	r3, r3, #3
 80038b2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80038b4:	68bb      	ldr	r3, [r7, #8]
 80038b6:	2b02      	cmp	r3, #2
 80038b8:	d003      	beq.n	80038c2 <HAL_RCC_GetSysClockFreq+0xa6>
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	2b03      	cmp	r3, #3
 80038be:	d003      	beq.n	80038c8 <HAL_RCC_GetSysClockFreq+0xac>
 80038c0:	e005      	b.n	80038ce <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80038c2:	4b1a      	ldr	r3, [pc, #104]	@ (800392c <HAL_RCC_GetSysClockFreq+0x110>)
 80038c4:	617b      	str	r3, [r7, #20]
      break;
 80038c6:	e005      	b.n	80038d4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80038c8:	4b19      	ldr	r3, [pc, #100]	@ (8003930 <HAL_RCC_GetSysClockFreq+0x114>)
 80038ca:	617b      	str	r3, [r7, #20]
      break;
 80038cc:	e002      	b.n	80038d4 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80038ce:	69fb      	ldr	r3, [r7, #28]
 80038d0:	617b      	str	r3, [r7, #20]
      break;
 80038d2:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80038d4:	4b13      	ldr	r3, [pc, #76]	@ (8003924 <HAL_RCC_GetSysClockFreq+0x108>)
 80038d6:	68db      	ldr	r3, [r3, #12]
 80038d8:	091b      	lsrs	r3, r3, #4
 80038da:	f003 0307 	and.w	r3, r3, #7
 80038de:	3301      	adds	r3, #1
 80038e0:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80038e2:	4b10      	ldr	r3, [pc, #64]	@ (8003924 <HAL_RCC_GetSysClockFreq+0x108>)
 80038e4:	68db      	ldr	r3, [r3, #12]
 80038e6:	0a1b      	lsrs	r3, r3, #8
 80038e8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80038ec:	697a      	ldr	r2, [r7, #20]
 80038ee:	fb03 f202 	mul.w	r2, r3, r2
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80038f8:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80038fa:	4b0a      	ldr	r3, [pc, #40]	@ (8003924 <HAL_RCC_GetSysClockFreq+0x108>)
 80038fc:	68db      	ldr	r3, [r3, #12]
 80038fe:	0e5b      	lsrs	r3, r3, #25
 8003900:	f003 0303 	and.w	r3, r3, #3
 8003904:	3301      	adds	r3, #1
 8003906:	005b      	lsls	r3, r3, #1
 8003908:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800390a:	697a      	ldr	r2, [r7, #20]
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003912:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003914:	69bb      	ldr	r3, [r7, #24]
}
 8003916:	4618      	mov	r0, r3
 8003918:	3724      	adds	r7, #36	@ 0x24
 800391a:	46bd      	mov	sp, r7
 800391c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003920:	4770      	bx	lr
 8003922:	bf00      	nop
 8003924:	40021000 	.word	0x40021000
 8003928:	08006e38 	.word	0x08006e38
 800392c:	00f42400 	.word	0x00f42400
 8003930:	007a1200 	.word	0x007a1200

08003934 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003934:	b480      	push	{r7}
 8003936:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003938:	4b03      	ldr	r3, [pc, #12]	@ (8003948 <HAL_RCC_GetHCLKFreq+0x14>)
 800393a:	681b      	ldr	r3, [r3, #0]
}
 800393c:	4618      	mov	r0, r3
 800393e:	46bd      	mov	sp, r7
 8003940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003944:	4770      	bx	lr
 8003946:	bf00      	nop
 8003948:	20000010 	.word	0x20000010

0800394c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800394c:	b580      	push	{r7, lr}
 800394e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003950:	f7ff fff0 	bl	8003934 <HAL_RCC_GetHCLKFreq>
 8003954:	4602      	mov	r2, r0
 8003956:	4b06      	ldr	r3, [pc, #24]	@ (8003970 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003958:	689b      	ldr	r3, [r3, #8]
 800395a:	0a1b      	lsrs	r3, r3, #8
 800395c:	f003 0307 	and.w	r3, r3, #7
 8003960:	4904      	ldr	r1, [pc, #16]	@ (8003974 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003962:	5ccb      	ldrb	r3, [r1, r3]
 8003964:	f003 031f 	and.w	r3, r3, #31
 8003968:	fa22 f303 	lsr.w	r3, r2, r3
}
 800396c:	4618      	mov	r0, r3
 800396e:	bd80      	pop	{r7, pc}
 8003970:	40021000 	.word	0x40021000
 8003974:	08006e30 	.word	0x08006e30

08003978 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800397c:	f7ff ffda 	bl	8003934 <HAL_RCC_GetHCLKFreq>
 8003980:	4602      	mov	r2, r0
 8003982:	4b06      	ldr	r3, [pc, #24]	@ (800399c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003984:	689b      	ldr	r3, [r3, #8]
 8003986:	0adb      	lsrs	r3, r3, #11
 8003988:	f003 0307 	and.w	r3, r3, #7
 800398c:	4904      	ldr	r1, [pc, #16]	@ (80039a0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800398e:	5ccb      	ldrb	r3, [r1, r3]
 8003990:	f003 031f 	and.w	r3, r3, #31
 8003994:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003998:	4618      	mov	r0, r3
 800399a:	bd80      	pop	{r7, pc}
 800399c:	40021000 	.word	0x40021000
 80039a0:	08006e30 	.word	0x08006e30

080039a4 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b086      	sub	sp, #24
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80039ac:	2300      	movs	r3, #0
 80039ae:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80039b0:	4b2a      	ldr	r3, [pc, #168]	@ (8003a5c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80039b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d003      	beq.n	80039c4 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80039bc:	f7ff f9b6 	bl	8002d2c <HAL_PWREx_GetVoltageRange>
 80039c0:	6178      	str	r0, [r7, #20]
 80039c2:	e014      	b.n	80039ee <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80039c4:	4b25      	ldr	r3, [pc, #148]	@ (8003a5c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80039c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039c8:	4a24      	ldr	r2, [pc, #144]	@ (8003a5c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80039ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80039ce:	6593      	str	r3, [r2, #88]	@ 0x58
 80039d0:	4b22      	ldr	r3, [pc, #136]	@ (8003a5c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80039d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039d8:	60fb      	str	r3, [r7, #12]
 80039da:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80039dc:	f7ff f9a6 	bl	8002d2c <HAL_PWREx_GetVoltageRange>
 80039e0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80039e2:	4b1e      	ldr	r3, [pc, #120]	@ (8003a5c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80039e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80039e6:	4a1d      	ldr	r2, [pc, #116]	@ (8003a5c <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80039e8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80039ec:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80039ee:	697b      	ldr	r3, [r7, #20]
 80039f0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80039f4:	d10b      	bne.n	8003a0e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	2b80      	cmp	r3, #128	@ 0x80
 80039fa:	d919      	bls.n	8003a30 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	2ba0      	cmp	r3, #160	@ 0xa0
 8003a00:	d902      	bls.n	8003a08 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003a02:	2302      	movs	r3, #2
 8003a04:	613b      	str	r3, [r7, #16]
 8003a06:	e013      	b.n	8003a30 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003a08:	2301      	movs	r3, #1
 8003a0a:	613b      	str	r3, [r7, #16]
 8003a0c:	e010      	b.n	8003a30 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	2b80      	cmp	r3, #128	@ 0x80
 8003a12:	d902      	bls.n	8003a1a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003a14:	2303      	movs	r3, #3
 8003a16:	613b      	str	r3, [r7, #16]
 8003a18:	e00a      	b.n	8003a30 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2b80      	cmp	r3, #128	@ 0x80
 8003a1e:	d102      	bne.n	8003a26 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003a20:	2302      	movs	r3, #2
 8003a22:	613b      	str	r3, [r7, #16]
 8003a24:	e004      	b.n	8003a30 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2b70      	cmp	r3, #112	@ 0x70
 8003a2a:	d101      	bne.n	8003a30 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003a2c:	2301      	movs	r3, #1
 8003a2e:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003a30:	4b0b      	ldr	r3, [pc, #44]	@ (8003a60 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	f023 0207 	bic.w	r2, r3, #7
 8003a38:	4909      	ldr	r1, [pc, #36]	@ (8003a60 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	4313      	orrs	r3, r2
 8003a3e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003a40:	4b07      	ldr	r3, [pc, #28]	@ (8003a60 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	f003 0307 	and.w	r3, r3, #7
 8003a48:	693a      	ldr	r2, [r7, #16]
 8003a4a:	429a      	cmp	r2, r3
 8003a4c:	d001      	beq.n	8003a52 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003a4e:	2301      	movs	r3, #1
 8003a50:	e000      	b.n	8003a54 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003a52:	2300      	movs	r3, #0
}
 8003a54:	4618      	mov	r0, r3
 8003a56:	3718      	adds	r7, #24
 8003a58:	46bd      	mov	sp, r7
 8003a5a:	bd80      	pop	{r7, pc}
 8003a5c:	40021000 	.word	0x40021000
 8003a60:	40022000 	.word	0x40022000

08003a64 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a64:	b580      	push	{r7, lr}
 8003a66:	b086      	sub	sp, #24
 8003a68:	af00      	add	r7, sp, #0
 8003a6a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003a70:	2300      	movs	r3, #0
 8003a72:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d031      	beq.n	8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a84:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003a88:	d01a      	beq.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8003a8a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8003a8e:	d814      	bhi.n	8003aba <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003a90:	2b00      	cmp	r3, #0
 8003a92:	d009      	beq.n	8003aa8 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8003a94:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8003a98:	d10f      	bne.n	8003aba <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8003a9a:	4b5d      	ldr	r3, [pc, #372]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003a9c:	68db      	ldr	r3, [r3, #12]
 8003a9e:	4a5c      	ldr	r2, [pc, #368]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003aa0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003aa4:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003aa6:	e00c      	b.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	3304      	adds	r3, #4
 8003aac:	2100      	movs	r1, #0
 8003aae:	4618      	mov	r0, r3
 8003ab0:	f000 f9ce 	bl	8003e50 <RCCEx_PLLSAI1_Config>
 8003ab4:	4603      	mov	r3, r0
 8003ab6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003ab8:	e003      	b.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003aba:	2301      	movs	r3, #1
 8003abc:	74fb      	strb	r3, [r7, #19]
      break;
 8003abe:	e000      	b.n	8003ac2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8003ac0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003ac2:	7cfb      	ldrb	r3, [r7, #19]
 8003ac4:	2b00      	cmp	r3, #0
 8003ac6:	d10b      	bne.n	8003ae0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003ac8:	4b51      	ldr	r3, [pc, #324]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003aca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ace:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ad6:	494e      	ldr	r1, [pc, #312]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003ad8:	4313      	orrs	r3, r2
 8003ada:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 8003ade:	e001      	b.n	8003ae4 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ae0:	7cfb      	ldrb	r3, [r7, #19]
 8003ae2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	f000 809e 	beq.w	8003c2e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003af2:	2300      	movs	r3, #0
 8003af4:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003af6:	4b46      	ldr	r3, [pc, #280]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003af8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003afa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d101      	bne.n	8003b06 <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8003b02:	2301      	movs	r3, #1
 8003b04:	e000      	b.n	8003b08 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8003b06:	2300      	movs	r3, #0
 8003b08:	2b00      	cmp	r3, #0
 8003b0a:	d00d      	beq.n	8003b28 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b0c:	4b40      	ldr	r3, [pc, #256]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003b0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b10:	4a3f      	ldr	r2, [pc, #252]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003b12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003b16:	6593      	str	r3, [r2, #88]	@ 0x58
 8003b18:	4b3d      	ldr	r3, [pc, #244]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003b1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003b20:	60bb      	str	r3, [r7, #8]
 8003b22:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b24:	2301      	movs	r3, #1
 8003b26:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003b28:	4b3a      	ldr	r3, [pc, #232]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4a39      	ldr	r2, [pc, #228]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003b2e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003b32:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003b34:	f7fe fb16 	bl	8002164 <HAL_GetTick>
 8003b38:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003b3a:	e009      	b.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b3c:	f7fe fb12 	bl	8002164 <HAL_GetTick>
 8003b40:	4602      	mov	r2, r0
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	1ad3      	subs	r3, r2, r3
 8003b46:	2b02      	cmp	r3, #2
 8003b48:	d902      	bls.n	8003b50 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8003b4a:	2303      	movs	r3, #3
 8003b4c:	74fb      	strb	r3, [r7, #19]
        break;
 8003b4e:	e005      	b.n	8003b5c <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003b50:	4b30      	ldr	r3, [pc, #192]	@ (8003c14 <HAL_RCCEx_PeriphCLKConfig+0x1b0>)
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d0ef      	beq.n	8003b3c <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8003b5c:	7cfb      	ldrb	r3, [r7, #19]
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d15a      	bne.n	8003c18 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003b62:	4b2b      	ldr	r3, [pc, #172]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003b64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b68:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003b6c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003b6e:	697b      	ldr	r3, [r7, #20]
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d01e      	beq.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b78:	697a      	ldr	r2, [r7, #20]
 8003b7a:	429a      	cmp	r2, r3
 8003b7c:	d019      	beq.n	8003bb2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003b7e:	4b24      	ldr	r3, [pc, #144]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003b80:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b84:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b88:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003b8a:	4b21      	ldr	r3, [pc, #132]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003b8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b90:	4a1f      	ldr	r2, [pc, #124]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003b92:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b96:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003b9a:	4b1d      	ldr	r3, [pc, #116]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003b9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ba0:	4a1b      	ldr	r2, [pc, #108]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003ba2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ba6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003baa:	4a19      	ldr	r2, [pc, #100]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003bac:	697b      	ldr	r3, [r7, #20]
 8003bae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003bb2:	697b      	ldr	r3, [r7, #20]
 8003bb4:	f003 0301 	and.w	r3, r3, #1
 8003bb8:	2b00      	cmp	r3, #0
 8003bba:	d016      	beq.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bbc:	f7fe fad2 	bl	8002164 <HAL_GetTick>
 8003bc0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bc2:	e00b      	b.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003bc4:	f7fe face 	bl	8002164 <HAL_GetTick>
 8003bc8:	4602      	mov	r2, r0
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	1ad3      	subs	r3, r2, r3
 8003bce:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d902      	bls.n	8003bdc <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8003bd6:	2303      	movs	r3, #3
 8003bd8:	74fb      	strb	r3, [r7, #19]
            break;
 8003bda:	e006      	b.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003bdc:	4b0c      	ldr	r3, [pc, #48]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003bde:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003be2:	f003 0302 	and.w	r3, r3, #2
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d0ec      	beq.n	8003bc4 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8003bea:	7cfb      	ldrb	r3, [r7, #19]
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d10b      	bne.n	8003c08 <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003bf0:	4b07      	ldr	r3, [pc, #28]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003bf2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bf6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003bfe:	4904      	ldr	r1, [pc, #16]	@ (8003c10 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8003c00:	4313      	orrs	r3, r2
 8003c02:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003c06:	e009      	b.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003c08:	7cfb      	ldrb	r3, [r7, #19]
 8003c0a:	74bb      	strb	r3, [r7, #18]
 8003c0c:	e006      	b.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x1b8>
 8003c0e:	bf00      	nop
 8003c10:	40021000 	.word	0x40021000
 8003c14:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c18:	7cfb      	ldrb	r3, [r7, #19]
 8003c1a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003c1c:	7c7b      	ldrb	r3, [r7, #17]
 8003c1e:	2b01      	cmp	r3, #1
 8003c20:	d105      	bne.n	8003c2e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c22:	4b8a      	ldr	r3, [pc, #552]	@ (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c26:	4a89      	ldr	r2, [pc, #548]	@ (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c28:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003c2c:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	f003 0301 	and.w	r3, r3, #1
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d00a      	beq.n	8003c50 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003c3a:	4b84      	ldr	r3, [pc, #528]	@ (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c40:	f023 0203 	bic.w	r2, r3, #3
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6a1b      	ldr	r3, [r3, #32]
 8003c48:	4980      	ldr	r1, [pc, #512]	@ (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c4a:	4313      	orrs	r3, r2
 8003c4c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	f003 0302 	and.w	r3, r3, #2
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	d00a      	beq.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x20e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003c5c:	4b7b      	ldr	r3, [pc, #492]	@ (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c62:	f023 020c 	bic.w	r2, r3, #12
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c6a:	4978      	ldr	r1, [pc, #480]	@ (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c6c:	4313      	orrs	r3, r2
 8003c6e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f003 0320 	and.w	r3, r3, #32
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d00a      	beq.n	8003c94 <HAL_RCCEx_PeriphCLKConfig+0x230>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003c7e:	4b73      	ldr	r3, [pc, #460]	@ (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c84:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c8c:	496f      	ldr	r1, [pc, #444]	@ (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003c8e:	4313      	orrs	r3, r2
 8003c90:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d00a      	beq.n	8003cb6 <HAL_RCCEx_PeriphCLKConfig+0x252>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003ca0:	4b6a      	ldr	r3, [pc, #424]	@ (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003ca2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ca6:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003cae:	4967      	ldr	r1, [pc, #412]	@ (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003cb0:	4313      	orrs	r3, r2
 8003cb2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d00a      	beq.n	8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x274>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003cc2:	4b62      	ldr	r3, [pc, #392]	@ (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003cc4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cc8:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cd0:	495e      	ldr	r1, [pc, #376]	@ (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d00a      	beq.n	8003cfa <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003ce4:	4b59      	ldr	r3, [pc, #356]	@ (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003ce6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cea:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cf2:	4956      	ldr	r1, [pc, #344]	@ (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003cf4:	4313      	orrs	r3, r2
 8003cf6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d00a      	beq.n	8003d1c <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003d06:	4b51      	ldr	r3, [pc, #324]	@ (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003d08:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d0c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d14:	494d      	ldr	r1, [pc, #308]	@ (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003d16:	4313      	orrs	r3, r2
 8003d18:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d028      	beq.n	8003d7a <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003d28:	4b48      	ldr	r3, [pc, #288]	@ (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003d2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d2e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d36:	4945      	ldr	r1, [pc, #276]	@ (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003d38:	4313      	orrs	r3, r2
 8003d3a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d42:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003d46:	d106      	bne.n	8003d56 <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003d48:	4b40      	ldr	r3, [pc, #256]	@ (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003d4a:	68db      	ldr	r3, [r3, #12]
 8003d4c:	4a3f      	ldr	r2, [pc, #252]	@ (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003d4e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003d52:	60d3      	str	r3, [r2, #12]
 8003d54:	e011      	b.n	8003d7a <HAL_RCCEx_PeriphCLKConfig+0x316>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d5a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003d5e:	d10c      	bne.n	8003d7a <HAL_RCCEx_PeriphCLKConfig+0x316>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	3304      	adds	r3, #4
 8003d64:	2101      	movs	r1, #1
 8003d66:	4618      	mov	r0, r3
 8003d68:	f000 f872 	bl	8003e50 <RCCEx_PLLSAI1_Config>
 8003d6c:	4603      	mov	r3, r0
 8003d6e:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003d70:	7cfb      	ldrb	r3, [r7, #19]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d001      	beq.n	8003d7a <HAL_RCCEx_PeriphCLKConfig+0x316>
        {
          /* set overall return value */
          status = ret;
 8003d76:	7cfb      	ldrb	r3, [r7, #19]
 8003d78:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d028      	beq.n	8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003d86:	4b31      	ldr	r3, [pc, #196]	@ (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003d88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d8c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d94:	492d      	ldr	r1, [pc, #180]	@ (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003d96:	4313      	orrs	r3, r2
 8003d98:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003da0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003da4:	d106      	bne.n	8003db4 <HAL_RCCEx_PeriphCLKConfig+0x350>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003da6:	4b29      	ldr	r3, [pc, #164]	@ (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003da8:	68db      	ldr	r3, [r3, #12]
 8003daa:	4a28      	ldr	r2, [pc, #160]	@ (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003dac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003db0:	60d3      	str	r3, [r2, #12]
 8003db2:	e011      	b.n	8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x374>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003db8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8003dbc:	d10c      	bne.n	8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x374>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	3304      	adds	r3, #4
 8003dc2:	2101      	movs	r1, #1
 8003dc4:	4618      	mov	r0, r3
 8003dc6:	f000 f843 	bl	8003e50 <RCCEx_PLLSAI1_Config>
 8003dca:	4603      	mov	r3, r0
 8003dcc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003dce:	7cfb      	ldrb	r3, [r7, #19]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d001      	beq.n	8003dd8 <HAL_RCCEx_PeriphCLKConfig+0x374>
      {
        /* set overall return value */
        status = ret;
 8003dd4:	7cfb      	ldrb	r3, [r7, #19]
 8003dd6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d01c      	beq.n	8003e1e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003de4:	4b19      	ldr	r3, [pc, #100]	@ (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003de6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dea:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003df2:	4916      	ldr	r1, [pc, #88]	@ (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003df4:	4313      	orrs	r3, r2
 8003df6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003dfe:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003e02:	d10c      	bne.n	8003e1e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	3304      	adds	r3, #4
 8003e08:	2102      	movs	r1, #2
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	f000 f820 	bl	8003e50 <RCCEx_PLLSAI1_Config>
 8003e10:	4603      	mov	r3, r0
 8003e12:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003e14:	7cfb      	ldrb	r3, [r7, #19]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d001      	beq.n	8003e1e <HAL_RCCEx_PeriphCLKConfig+0x3ba>
      {
        /* set overall return value */
        status = ret;
 8003e1a:	7cfb      	ldrb	r3, [r7, #19]
 8003e1c:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d00a      	beq.n	8003e40 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003e2a:	4b08      	ldr	r3, [pc, #32]	@ (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003e2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e30:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e38:	4904      	ldr	r1, [pc, #16]	@ (8003e4c <HAL_RCCEx_PeriphCLKConfig+0x3e8>)
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003e40:	7cbb      	ldrb	r3, [r7, #18]
}
 8003e42:	4618      	mov	r0, r3
 8003e44:	3718      	adds	r7, #24
 8003e46:	46bd      	mov	sp, r7
 8003e48:	bd80      	pop	{r7, pc}
 8003e4a:	bf00      	nop
 8003e4c:	40021000 	.word	0x40021000

08003e50 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003e50:	b580      	push	{r7, lr}
 8003e52:	b084      	sub	sp, #16
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
 8003e58:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003e5a:	2300      	movs	r3, #0
 8003e5c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003e5e:	4b74      	ldr	r3, [pc, #464]	@ (8004030 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e60:	68db      	ldr	r3, [r3, #12]
 8003e62:	f003 0303 	and.w	r3, r3, #3
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d018      	beq.n	8003e9c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003e6a:	4b71      	ldr	r3, [pc, #452]	@ (8004030 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e6c:	68db      	ldr	r3, [r3, #12]
 8003e6e:	f003 0203 	and.w	r2, r3, #3
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	429a      	cmp	r2, r3
 8003e78:	d10d      	bne.n	8003e96 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	681b      	ldr	r3, [r3, #0]
       ||
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d009      	beq.n	8003e96 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003e82:	4b6b      	ldr	r3, [pc, #428]	@ (8004030 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003e84:	68db      	ldr	r3, [r3, #12]
 8003e86:	091b      	lsrs	r3, r3, #4
 8003e88:	f003 0307 	and.w	r3, r3, #7
 8003e8c:	1c5a      	adds	r2, r3, #1
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	685b      	ldr	r3, [r3, #4]
       ||
 8003e92:	429a      	cmp	r2, r3
 8003e94:	d047      	beq.n	8003f26 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003e96:	2301      	movs	r3, #1
 8003e98:	73fb      	strb	r3, [r7, #15]
 8003e9a:	e044      	b.n	8003f26 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	2b03      	cmp	r3, #3
 8003ea2:	d018      	beq.n	8003ed6 <RCCEx_PLLSAI1_Config+0x86>
 8003ea4:	2b03      	cmp	r3, #3
 8003ea6:	d825      	bhi.n	8003ef4 <RCCEx_PLLSAI1_Config+0xa4>
 8003ea8:	2b01      	cmp	r3, #1
 8003eaa:	d002      	beq.n	8003eb2 <RCCEx_PLLSAI1_Config+0x62>
 8003eac:	2b02      	cmp	r3, #2
 8003eae:	d009      	beq.n	8003ec4 <RCCEx_PLLSAI1_Config+0x74>
 8003eb0:	e020      	b.n	8003ef4 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003eb2:	4b5f      	ldr	r3, [pc, #380]	@ (8004030 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	f003 0302 	and.w	r3, r3, #2
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d11d      	bne.n	8003efa <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003ebe:	2301      	movs	r3, #1
 8003ec0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ec2:	e01a      	b.n	8003efa <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003ec4:	4b5a      	ldr	r3, [pc, #360]	@ (8004030 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d116      	bne.n	8003efe <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ed4:	e013      	b.n	8003efe <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003ed6:	4b56      	ldr	r3, [pc, #344]	@ (8004030 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d10f      	bne.n	8003f02 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003ee2:	4b53      	ldr	r3, [pc, #332]	@ (8004030 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d109      	bne.n	8003f02 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003eee:	2301      	movs	r3, #1
 8003ef0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003ef2:	e006      	b.n	8003f02 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	73fb      	strb	r3, [r7, #15]
      break;
 8003ef8:	e004      	b.n	8003f04 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003efa:	bf00      	nop
 8003efc:	e002      	b.n	8003f04 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003efe:	bf00      	nop
 8003f00:	e000      	b.n	8003f04 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003f02:	bf00      	nop
    }

    if(status == HAL_OK)
 8003f04:	7bfb      	ldrb	r3, [r7, #15]
 8003f06:	2b00      	cmp	r3, #0
 8003f08:	d10d      	bne.n	8003f26 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003f0a:	4b49      	ldr	r3, [pc, #292]	@ (8004030 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003f0c:	68db      	ldr	r3, [r3, #12]
 8003f0e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	6819      	ldr	r1, [r3, #0]
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	3b01      	subs	r3, #1
 8003f1c:	011b      	lsls	r3, r3, #4
 8003f1e:	430b      	orrs	r3, r1
 8003f20:	4943      	ldr	r1, [pc, #268]	@ (8004030 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003f22:	4313      	orrs	r3, r2
 8003f24:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003f26:	7bfb      	ldrb	r3, [r7, #15]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d17c      	bne.n	8004026 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003f2c:	4b40      	ldr	r3, [pc, #256]	@ (8004030 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4a3f      	ldr	r2, [pc, #252]	@ (8004030 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003f32:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003f36:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f38:	f7fe f914 	bl	8002164 <HAL_GetTick>
 8003f3c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003f3e:	e009      	b.n	8003f54 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003f40:	f7fe f910 	bl	8002164 <HAL_GetTick>
 8003f44:	4602      	mov	r2, r0
 8003f46:	68bb      	ldr	r3, [r7, #8]
 8003f48:	1ad3      	subs	r3, r2, r3
 8003f4a:	2b02      	cmp	r3, #2
 8003f4c:	d902      	bls.n	8003f54 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003f4e:	2303      	movs	r3, #3
 8003f50:	73fb      	strb	r3, [r7, #15]
        break;
 8003f52:	e005      	b.n	8003f60 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003f54:	4b36      	ldr	r3, [pc, #216]	@ (8004030 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d1ef      	bne.n	8003f40 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003f60:	7bfb      	ldrb	r3, [r7, #15]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d15f      	bne.n	8004026 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	2b00      	cmp	r3, #0
 8003f6a:	d110      	bne.n	8003f8e <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003f6c:	4b30      	ldr	r3, [pc, #192]	@ (8004030 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003f6e:	691b      	ldr	r3, [r3, #16]
 8003f70:	f023 4378 	bic.w	r3, r3, #4160749568	@ 0xf8000000
 8003f74:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003f78:	687a      	ldr	r2, [r7, #4]
 8003f7a:	6892      	ldr	r2, [r2, #8]
 8003f7c:	0211      	lsls	r1, r2, #8
 8003f7e:	687a      	ldr	r2, [r7, #4]
 8003f80:	68d2      	ldr	r2, [r2, #12]
 8003f82:	06d2      	lsls	r2, r2, #27
 8003f84:	430a      	orrs	r2, r1
 8003f86:	492a      	ldr	r1, [pc, #168]	@ (8004030 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003f88:	4313      	orrs	r3, r2
 8003f8a:	610b      	str	r3, [r1, #16]
 8003f8c:	e027      	b.n	8003fde <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003f8e:	683b      	ldr	r3, [r7, #0]
 8003f90:	2b01      	cmp	r3, #1
 8003f92:	d112      	bne.n	8003fba <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003f94:	4b26      	ldr	r3, [pc, #152]	@ (8004030 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003f96:	691b      	ldr	r3, [r3, #16]
 8003f98:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8003f9c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003fa0:	687a      	ldr	r2, [r7, #4]
 8003fa2:	6892      	ldr	r2, [r2, #8]
 8003fa4:	0211      	lsls	r1, r2, #8
 8003fa6:	687a      	ldr	r2, [r7, #4]
 8003fa8:	6912      	ldr	r2, [r2, #16]
 8003faa:	0852      	lsrs	r2, r2, #1
 8003fac:	3a01      	subs	r2, #1
 8003fae:	0552      	lsls	r2, r2, #21
 8003fb0:	430a      	orrs	r2, r1
 8003fb2:	491f      	ldr	r1, [pc, #124]	@ (8004030 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003fb4:	4313      	orrs	r3, r2
 8003fb6:	610b      	str	r3, [r1, #16]
 8003fb8:	e011      	b.n	8003fde <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003fba:	4b1d      	ldr	r3, [pc, #116]	@ (8004030 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003fbc:	691b      	ldr	r3, [r3, #16]
 8003fbe:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8003fc2:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8003fc6:	687a      	ldr	r2, [r7, #4]
 8003fc8:	6892      	ldr	r2, [r2, #8]
 8003fca:	0211      	lsls	r1, r2, #8
 8003fcc:	687a      	ldr	r2, [r7, #4]
 8003fce:	6952      	ldr	r2, [r2, #20]
 8003fd0:	0852      	lsrs	r2, r2, #1
 8003fd2:	3a01      	subs	r2, #1
 8003fd4:	0652      	lsls	r2, r2, #25
 8003fd6:	430a      	orrs	r2, r1
 8003fd8:	4915      	ldr	r1, [pc, #84]	@ (8004030 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003fda:	4313      	orrs	r3, r2
 8003fdc:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003fde:	4b14      	ldr	r3, [pc, #80]	@ (8004030 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	4a13      	ldr	r2, [pc, #76]	@ (8004030 <RCCEx_PLLSAI1_Config+0x1e0>)
 8003fe4:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003fe8:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fea:	f7fe f8bb 	bl	8002164 <HAL_GetTick>
 8003fee:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003ff0:	e009      	b.n	8004006 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003ff2:	f7fe f8b7 	bl	8002164 <HAL_GetTick>
 8003ff6:	4602      	mov	r2, r0
 8003ff8:	68bb      	ldr	r3, [r7, #8]
 8003ffa:	1ad3      	subs	r3, r2, r3
 8003ffc:	2b02      	cmp	r3, #2
 8003ffe:	d902      	bls.n	8004006 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8004000:	2303      	movs	r3, #3
 8004002:	73fb      	strb	r3, [r7, #15]
          break;
 8004004:	e005      	b.n	8004012 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8004006:	4b0a      	ldr	r3, [pc, #40]	@ (8004030 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800400e:	2b00      	cmp	r3, #0
 8004010:	d0ef      	beq.n	8003ff2 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8004012:	7bfb      	ldrb	r3, [r7, #15]
 8004014:	2b00      	cmp	r3, #0
 8004016:	d106      	bne.n	8004026 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004018:	4b05      	ldr	r3, [pc, #20]	@ (8004030 <RCCEx_PLLSAI1_Config+0x1e0>)
 800401a:	691a      	ldr	r2, [r3, #16]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	699b      	ldr	r3, [r3, #24]
 8004020:	4903      	ldr	r1, [pc, #12]	@ (8004030 <RCCEx_PLLSAI1_Config+0x1e0>)
 8004022:	4313      	orrs	r3, r2
 8004024:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8004026:	7bfb      	ldrb	r3, [r7, #15]
}
 8004028:	4618      	mov	r0, r3
 800402a:	3710      	adds	r7, #16
 800402c:	46bd      	mov	sp, r7
 800402e:	bd80      	pop	{r7, pc}
 8004030:	40021000 	.word	0x40021000

08004034 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004034:	b580      	push	{r7, lr}
 8004036:	b084      	sub	sp, #16
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 800403c:	2301      	movs	r3, #1
 800403e:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d079      	beq.n	800413a <HAL_RTC_Init+0x106>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800404c:	b2db      	uxtb	r3, r3
 800404e:	2b00      	cmp	r3, #0
 8004050:	d106      	bne.n	8004060 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	2200      	movs	r2, #0
 8004056:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800405a:	6878      	ldr	r0, [r7, #4]
 800405c:	f7fd fb94 	bl	8001788 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	2202      	movs	r2, #2
 8004064:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    /* Check whether the calendar needs to be initialized and the RTC mode is not 'binary only' */
    if ((__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U) && (__HAL_RTC_GET_BINARY_MODE(hrtc) != RTC_BINARY_ONLY))
    {
#else
    /* Check whether the calendar needs to be initialized */
    if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	68db      	ldr	r3, [r3, #12]
 800406e:	f003 0310 	and.w	r3, r3, #16
 8004072:	2b10      	cmp	r3, #16
 8004074:	d058      	beq.n	8004128 <HAL_RTC_Init+0xf4>
    {
#endif /* STM32L412xx || STM32L422xx || STM32L4P5xx || STM32L4Q5xx */
      /* Disable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	22ca      	movs	r2, #202	@ 0xca
 800407c:	625a      	str	r2, [r3, #36]	@ 0x24
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	2253      	movs	r2, #83	@ 0x53
 8004084:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Enter Initialization mode */
      status = RTC_EnterInitMode(hrtc);
 8004086:	6878      	ldr	r0, [r7, #4]
 8004088:	f000 fa4e 	bl	8004528 <RTC_EnterInitMode>
 800408c:	4603      	mov	r3, r0
 800408e:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8004090:	7bfb      	ldrb	r3, [r7, #15]
 8004092:	2b00      	cmp	r3, #0
 8004094:	d127      	bne.n	80040e6 <HAL_RTC_Init+0xb2>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
        /* Clear RTC_CR FMT, OSEL and POL Bits */
        hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	689b      	ldr	r3, [r3, #8]
 800409c:	687a      	ldr	r2, [r7, #4]
 800409e:	6812      	ldr	r2, [r2, #0]
 80040a0:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80040a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80040a8:	6093      	str	r3, [r2, #8]
#endif
        /* Set RTC_CR register */
        hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	6899      	ldr	r1, [r3, #8]
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	685a      	ldr	r2, [r3, #4]
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	691b      	ldr	r3, [r3, #16]
 80040b8:	431a      	orrs	r2, r3
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	699b      	ldr	r3, [r3, #24]
 80040be:	431a      	orrs	r2, r3
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	430a      	orrs	r2, r1
 80040c6:	609a      	str	r2, [r3, #8]

        /* Configure the RTC PRER */
        hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	687a      	ldr	r2, [r7, #4]
 80040ce:	68d2      	ldr	r2, [r2, #12]
 80040d0:	611a      	str	r2, [r3, #16]
        hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	6919      	ldr	r1, [r3, #16]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	689b      	ldr	r3, [r3, #8]
 80040dc:	041a      	lsls	r2, r3, #16
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	430a      	orrs	r2, r1
 80040e4:	611a      	str	r2, [r3, #16]
        MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif
      }

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80040e6:	6878      	ldr	r0, [r7, #4]
 80040e8:	f000 fa52 	bl	8004590 <RTC_ExitInitMode>
 80040ec:	4603      	mov	r3, r0
 80040ee:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80040f0:	7bfb      	ldrb	r3, [r7, #15]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d113      	bne.n	800411e <HAL_RTC_Init+0xea>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	681b      	ldr	r3, [r3, #0]
 80040fa:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f022 0203 	bic.w	r2, r2, #3
 8004104:	64da      	str	r2, [r3, #76]	@ 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	69da      	ldr	r2, [r3, #28]
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	695b      	ldr	r3, [r3, #20]
 8004114:	431a      	orrs	r2, r3
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	430a      	orrs	r2, r1
 800411c:	64da      	str	r2, [r3, #76]	@ 0x4c
#endif
      }

      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	22ff      	movs	r2, #255	@ 0xff
 8004124:	625a      	str	r2, [r3, #36]	@ 0x24
 8004126:	e001      	b.n	800412c <HAL_RTC_Init+0xf8>
    }
    else
    {
      /* The calendar is already initialized */
      status = HAL_OK;
 8004128:	2300      	movs	r3, #0
 800412a:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800412c:	7bfb      	ldrb	r3, [r7, #15]
 800412e:	2b00      	cmp	r3, #0
 8004130:	d103      	bne.n	800413a <HAL_RTC_Init+0x106>
    {
        hrtc->State = HAL_RTC_STATE_READY;
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	2201      	movs	r2, #1
 8004136:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
  }

  return status;
 800413a:	7bfb      	ldrb	r3, [r7, #15]
}
 800413c:	4618      	mov	r0, r3
 800413e:	3710      	adds	r7, #16
 8004140:	46bd      	mov	sp, r7
 8004142:	bd80      	pop	{r7, pc}

08004144 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004144:	b590      	push	{r4, r7, lr}
 8004146:	b087      	sub	sp, #28
 8004148:	af00      	add	r7, sp, #0
 800414a:	60f8      	str	r0, [r7, #12]
 800414c:	60b9      	str	r1, [r7, #8]
 800414e:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004156:	2b01      	cmp	r3, #1
 8004158:	d101      	bne.n	800415e <HAL_RTC_SetTime+0x1a>
 800415a:	2302      	movs	r3, #2
 800415c:	e08b      	b.n	8004276 <HAL_RTC_SetTime+0x132>
 800415e:	68fb      	ldr	r3, [r7, #12]
 8004160:	2201      	movs	r2, #1
 8004162:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	2202      	movs	r2, #2
 800416a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800416e:	68fb      	ldr	r3, [r7, #12]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	22ca      	movs	r2, #202	@ 0xca
 8004174:	625a      	str	r2, [r3, #36]	@ 0x24
 8004176:	68fb      	ldr	r3, [r7, #12]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	2253      	movs	r2, #83	@ 0x53
 800417c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800417e:	68f8      	ldr	r0, [r7, #12]
 8004180:	f000 f9d2 	bl	8004528 <RTC_EnterInitMode>
 8004184:	4603      	mov	r3, r0
 8004186:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8004188:	7cfb      	ldrb	r3, [r7, #19]
 800418a:	2b00      	cmp	r3, #0
 800418c:	d163      	bne.n	8004256 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	2b00      	cmp	r3, #0
 8004192:	d126      	bne.n	80041e2 <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	689b      	ldr	r3, [r3, #8]
 800419a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d102      	bne.n	80041a8 <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80041a2:	68bb      	ldr	r3, [r7, #8]
 80041a4:	2200      	movs	r2, #0
 80041a6:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80041a8:	68bb      	ldr	r3, [r7, #8]
 80041aa:	781b      	ldrb	r3, [r3, #0]
 80041ac:	4618      	mov	r0, r3
 80041ae:	f000 fa2d 	bl	800460c <RTC_ByteToBcd2>
 80041b2:	4603      	mov	r3, r0
 80041b4:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80041b6:	68bb      	ldr	r3, [r7, #8]
 80041b8:	785b      	ldrb	r3, [r3, #1]
 80041ba:	4618      	mov	r0, r3
 80041bc:	f000 fa26 	bl	800460c <RTC_ByteToBcd2>
 80041c0:	4603      	mov	r3, r0
 80041c2:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80041c4:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80041c6:	68bb      	ldr	r3, [r7, #8]
 80041c8:	789b      	ldrb	r3, [r3, #2]
 80041ca:	4618      	mov	r0, r3
 80041cc:	f000 fa1e 	bl	800460c <RTC_ByteToBcd2>
 80041d0:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80041d2:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 80041d6:	68bb      	ldr	r3, [r7, #8]
 80041d8:	78db      	ldrb	r3, [r3, #3]
 80041da:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80041dc:	4313      	orrs	r3, r2
 80041de:	617b      	str	r3, [r7, #20]
 80041e0:	e018      	b.n	8004214 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	681b      	ldr	r3, [r3, #0]
 80041e6:	689b      	ldr	r3, [r3, #8]
 80041e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d102      	bne.n	80041f6 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80041f0:	68bb      	ldr	r3, [r7, #8]
 80041f2:	2200      	movs	r2, #0
 80041f4:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80041f6:	68bb      	ldr	r3, [r7, #8]
 80041f8:	781b      	ldrb	r3, [r3, #0]
 80041fa:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80041fc:	68bb      	ldr	r3, [r7, #8]
 80041fe:	785b      	ldrb	r3, [r3, #1]
 8004200:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004202:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8004204:	68ba      	ldr	r2, [r7, #8]
 8004206:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004208:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800420a:	68bb      	ldr	r3, [r7, #8]
 800420c:	78db      	ldrb	r3, [r3, #3]
 800420e:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004210:	4313      	orrs	r3, r2
 8004212:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	681a      	ldr	r2, [r3, #0]
 8004218:	697b      	ldr	r3, [r7, #20]
 800421a:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800421e:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8004222:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 8004224:	68fb      	ldr	r3, [r7, #12]
 8004226:	681b      	ldr	r3, [r3, #0]
 8004228:	689a      	ldr	r2, [r3, #8]
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004232:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	6899      	ldr	r1, [r3, #8]
 800423a:	68bb      	ldr	r3, [r7, #8]
 800423c:	68da      	ldr	r2, [r3, #12]
 800423e:	68bb      	ldr	r3, [r7, #8]
 8004240:	691b      	ldr	r3, [r3, #16]
 8004242:	431a      	orrs	r2, r3
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	430a      	orrs	r2, r1
 800424a:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800424c:	68f8      	ldr	r0, [r7, #12]
 800424e:	f000 f99f 	bl	8004590 <RTC_ExitInitMode>
 8004252:	4603      	mov	r3, r0
 8004254:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	22ff      	movs	r2, #255	@ 0xff
 800425c:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 800425e:	7cfb      	ldrb	r3, [r7, #19]
 8004260:	2b00      	cmp	r3, #0
 8004262:	d103      	bne.n	800426c <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	2201      	movs	r2, #1
 8004268:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	2200      	movs	r2, #0
 8004270:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8004274:	7cfb      	ldrb	r3, [r7, #19]
}
 8004276:	4618      	mov	r0, r3
 8004278:	371c      	adds	r7, #28
 800427a:	46bd      	mov	sp, r7
 800427c:	bd90      	pop	{r4, r7, pc}

0800427e <HAL_RTC_GetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800427e:	b580      	push	{r7, lr}
 8004280:	b086      	sub	sp, #24
 8004282:	af00      	add	r7, sp, #0
 8004284:	60f8      	str	r0, [r7, #12]
 8004286:	60b9      	str	r1, [r7, #8]
 8004288:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register*/
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004290:	68bb      	ldr	r3, [r7, #8]
 8004292:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	691b      	ldr	r3, [r3, #16]
 800429a:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800429e:	68bb      	ldr	r3, [r7, #8]
 80042a0:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 80042a2:	68fb      	ldr	r3, [r7, #12]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 80042ac:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 80042b0:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> RTC_TR_HU_Pos);
 80042b2:	697b      	ldr	r3, [r7, #20]
 80042b4:	0c1b      	lsrs	r3, r3, #16
 80042b6:	b2db      	uxtb	r3, r3
 80042b8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80042bc:	b2da      	uxtb	r2, r3
 80042be:	68bb      	ldr	r3, [r7, #8]
 80042c0:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 80042c2:	697b      	ldr	r3, [r7, #20]
 80042c4:	0a1b      	lsrs	r3, r3, #8
 80042c6:	b2db      	uxtb	r3, r3
 80042c8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80042cc:	b2da      	uxtb	r2, r3
 80042ce:	68bb      	ldr	r3, [r7, #8]
 80042d0:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)((tmpreg & (RTC_TR_ST | RTC_TR_SU)) >> RTC_TR_SU_Pos);
 80042d2:	697b      	ldr	r3, [r7, #20]
 80042d4:	b2db      	uxtb	r3, r3
 80042d6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80042da:	b2da      	uxtb	r2, r3
 80042dc:	68bb      	ldr	r3, [r7, #8]
 80042de:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> RTC_TR_PM_Pos);
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	0d9b      	lsrs	r3, r3, #22
 80042e4:	b2db      	uxtb	r3, r3
 80042e6:	f003 0301 	and.w	r3, r3, #1
 80042ea:	b2da      	uxtb	r2, r3
 80042ec:	68bb      	ldr	r3, [r7, #8]
 80042ee:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2b00      	cmp	r3, #0
 80042f4:	d11a      	bne.n	800432c <HAL_RTC_GetTime+0xae>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 80042f6:	68bb      	ldr	r3, [r7, #8]
 80042f8:	781b      	ldrb	r3, [r3, #0]
 80042fa:	4618      	mov	r0, r3
 80042fc:	f000 f9a6 	bl	800464c <RTC_Bcd2ToByte>
 8004300:	4603      	mov	r3, r0
 8004302:	461a      	mov	r2, r3
 8004304:	68bb      	ldr	r3, [r7, #8]
 8004306:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8004308:	68bb      	ldr	r3, [r7, #8]
 800430a:	785b      	ldrb	r3, [r3, #1]
 800430c:	4618      	mov	r0, r3
 800430e:	f000 f99d 	bl	800464c <RTC_Bcd2ToByte>
 8004312:	4603      	mov	r3, r0
 8004314:	461a      	mov	r2, r3
 8004316:	68bb      	ldr	r3, [r7, #8]
 8004318:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800431a:	68bb      	ldr	r3, [r7, #8]
 800431c:	789b      	ldrb	r3, [r3, #2]
 800431e:	4618      	mov	r0, r3
 8004320:	f000 f994 	bl	800464c <RTC_Bcd2ToByte>
 8004324:	4603      	mov	r3, r0
 8004326:	461a      	mov	r2, r3
 8004328:	68bb      	ldr	r3, [r7, #8]
 800432a:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800432c:	2300      	movs	r3, #0
}
 800432e:	4618      	mov	r0, r3
 8004330:	3718      	adds	r7, #24
 8004332:	46bd      	mov	sp, r7
 8004334:	bd80      	pop	{r7, pc}

08004336 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004336:	b590      	push	{r4, r7, lr}
 8004338:	b087      	sub	sp, #28
 800433a:	af00      	add	r7, sp, #0
 800433c:	60f8      	str	r0, [r7, #12]
 800433e:	60b9      	str	r1, [r7, #8]
 8004340:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004342:	68fb      	ldr	r3, [r7, #12]
 8004344:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004348:	2b01      	cmp	r3, #1
 800434a:	d101      	bne.n	8004350 <HAL_RTC_SetDate+0x1a>
 800434c:	2302      	movs	r3, #2
 800434e:	e075      	b.n	800443c <HAL_RTC_SetDate+0x106>
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	2201      	movs	r2, #1
 8004354:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004358:	68fb      	ldr	r3, [r7, #12]
 800435a:	2202      	movs	r2, #2
 800435c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	2b00      	cmp	r3, #0
 8004364:	d10e      	bne.n	8004384 <HAL_RTC_SetDate+0x4e>
 8004366:	68bb      	ldr	r3, [r7, #8]
 8004368:	785b      	ldrb	r3, [r3, #1]
 800436a:	f003 0310 	and.w	r3, r3, #16
 800436e:	2b00      	cmp	r3, #0
 8004370:	d008      	beq.n	8004384 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8004372:	68bb      	ldr	r3, [r7, #8]
 8004374:	785b      	ldrb	r3, [r3, #1]
 8004376:	f023 0310 	bic.w	r3, r3, #16
 800437a:	b2db      	uxtb	r3, r3
 800437c:	330a      	adds	r3, #10
 800437e:	b2da      	uxtb	r2, r3
 8004380:	68bb      	ldr	r3, [r7, #8]
 8004382:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	2b00      	cmp	r3, #0
 8004388:	d11c      	bne.n	80043c4 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 800438a:	68bb      	ldr	r3, [r7, #8]
 800438c:	78db      	ldrb	r3, [r3, #3]
 800438e:	4618      	mov	r0, r3
 8004390:	f000 f93c 	bl	800460c <RTC_ByteToBcd2>
 8004394:	4603      	mov	r3, r0
 8004396:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8004398:	68bb      	ldr	r3, [r7, #8]
 800439a:	785b      	ldrb	r3, [r3, #1]
 800439c:	4618      	mov	r0, r3
 800439e:	f000 f935 	bl	800460c <RTC_ByteToBcd2>
 80043a2:	4603      	mov	r3, r0
 80043a4:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80043a6:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 80043a8:	68bb      	ldr	r3, [r7, #8]
 80043aa:	789b      	ldrb	r3, [r3, #2]
 80043ac:	4618      	mov	r0, r3
 80043ae:	f000 f92d 	bl	800460c <RTC_ByteToBcd2>
 80043b2:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80043b4:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	781b      	ldrb	r3, [r3, #0]
 80043bc:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80043be:	4313      	orrs	r3, r2
 80043c0:	617b      	str	r3, [r7, #20]
 80043c2:	e00e      	b.n	80043e2 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80043c4:	68bb      	ldr	r3, [r7, #8]
 80043c6:	78db      	ldrb	r3, [r3, #3]
 80043c8:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80043ca:	68bb      	ldr	r3, [r7, #8]
 80043cc:	785b      	ldrb	r3, [r3, #1]
 80043ce:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80043d0:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 80043d2:	68ba      	ldr	r2, [r7, #8]
 80043d4:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80043d6:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80043d8:	68bb      	ldr	r3, [r7, #8]
 80043da:	781b      	ldrb	r3, [r3, #0]
 80043dc:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80043de:	4313      	orrs	r3, r2
 80043e0:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80043e2:	68fb      	ldr	r3, [r7, #12]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	22ca      	movs	r2, #202	@ 0xca
 80043e8:	625a      	str	r2, [r3, #36]	@ 0x24
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	2253      	movs	r2, #83	@ 0x53
 80043f0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80043f2:	68f8      	ldr	r0, [r7, #12]
 80043f4:	f000 f898 	bl	8004528 <RTC_EnterInitMode>
 80043f8:	4603      	mov	r3, r0
 80043fa:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 80043fc:	7cfb      	ldrb	r3, [r7, #19]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d10c      	bne.n	800441c <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	681a      	ldr	r2, [r3, #0]
 8004406:	697b      	ldr	r3, [r7, #20]
 8004408:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800440c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8004410:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8004412:	68f8      	ldr	r0, [r7, #12]
 8004414:	f000 f8bc 	bl	8004590 <RTC_ExitInitMode>
 8004418:	4603      	mov	r3, r0
 800441a:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	22ff      	movs	r2, #255	@ 0xff
 8004422:	625a      	str	r2, [r3, #36]	@ 0x24

  if (status == HAL_OK)
 8004424:	7cfb      	ldrb	r3, [r7, #19]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d103      	bne.n	8004432 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	2201      	movs	r2, #1
 800442e:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	2200      	movs	r2, #0
 8004436:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800443a:	7cfb      	ldrb	r3, [r7, #19]
}
 800443c:	4618      	mov	r0, r3
 800443e:	371c      	adds	r7, #28
 8004440:	46bd      	mov	sp, r7
 8004442:	bd90      	pop	{r4, r7, pc}

08004444 <HAL_RTC_GetDate>:
  *            @arg RTC_FORMAT_BIN:  Binary data format
  *            @arg RTC_FORMAT_BCD:  BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004444:	b580      	push	{r7, lr}
 8004446:	b086      	sub	sp, #24
 8004448:	af00      	add	r7, sp, #0
 800444a:	60f8      	str	r0, [r7, #12]
 800444c:	60b9      	str	r1, [r7, #8]
 800444e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	685b      	ldr	r3, [r3, #4]
 8004456:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800445a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800445e:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8004460:	697b      	ldr	r3, [r7, #20]
 8004462:	0c1b      	lsrs	r3, r3, #16
 8004464:	b2da      	uxtb	r2, r3
 8004466:	68bb      	ldr	r3, [r7, #8]
 8004468:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800446a:	697b      	ldr	r3, [r7, #20]
 800446c:	0a1b      	lsrs	r3, r3, #8
 800446e:	b2db      	uxtb	r3, r3
 8004470:	f003 031f 	and.w	r3, r3, #31
 8004474:	b2da      	uxtb	r2, r3
 8004476:	68bb      	ldr	r3, [r7, #8]
 8004478:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)((datetmpreg & (RTC_DR_DT | RTC_DR_DU)) >> RTC_DR_DU_Pos);
 800447a:	697b      	ldr	r3, [r7, #20]
 800447c:	b2db      	uxtb	r3, r3
 800447e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004482:	b2da      	uxtb	r2, r3
 8004484:	68bb      	ldr	r3, [r7, #8]
 8004486:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> RTC_DR_WDU_Pos);
 8004488:	697b      	ldr	r3, [r7, #20]
 800448a:	0b5b      	lsrs	r3, r3, #13
 800448c:	b2db      	uxtb	r3, r3
 800448e:	f003 0307 	and.w	r3, r3, #7
 8004492:	b2da      	uxtb	r2, r3
 8004494:	68bb      	ldr	r3, [r7, #8]
 8004496:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2b00      	cmp	r3, #0
 800449c:	d11a      	bne.n	80044d4 <HAL_RTC_GetDate+0x90>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800449e:	68bb      	ldr	r3, [r7, #8]
 80044a0:	78db      	ldrb	r3, [r3, #3]
 80044a2:	4618      	mov	r0, r3
 80044a4:	f000 f8d2 	bl	800464c <RTC_Bcd2ToByte>
 80044a8:	4603      	mov	r3, r0
 80044aa:	461a      	mov	r2, r3
 80044ac:	68bb      	ldr	r3, [r7, #8]
 80044ae:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 80044b0:	68bb      	ldr	r3, [r7, #8]
 80044b2:	785b      	ldrb	r3, [r3, #1]
 80044b4:	4618      	mov	r0, r3
 80044b6:	f000 f8c9 	bl	800464c <RTC_Bcd2ToByte>
 80044ba:	4603      	mov	r3, r0
 80044bc:	461a      	mov	r2, r3
 80044be:	68bb      	ldr	r3, [r7, #8]
 80044c0:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 80044c2:	68bb      	ldr	r3, [r7, #8]
 80044c4:	789b      	ldrb	r3, [r3, #2]
 80044c6:	4618      	mov	r0, r3
 80044c8:	f000 f8c0 	bl	800464c <RTC_Bcd2ToByte>
 80044cc:	4603      	mov	r3, r0
 80044ce:	461a      	mov	r2, r3
 80044d0:	68bb      	ldr	r3, [r7, #8]
 80044d2:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 80044d4:	2300      	movs	r3, #0
}
 80044d6:	4618      	mov	r0, r3
 80044d8:	3718      	adds	r7, #24
 80044da:	46bd      	mov	sp, r7
 80044dc:	bd80      	pop	{r7, pc}
	...

080044e0 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b084      	sub	sp, #16
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
#elif defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  /* Clear RSF flag (use a read-modify-write sequence to preserve the other read-write bits) */
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	4a0d      	ldr	r2, [pc, #52]	@ (8004524 <HAL_RTC_WaitForSynchro+0x44>)
 80044ee:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 80044f0:	f7fd fe38 	bl	8002164 <HAL_GetTick>
 80044f4:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80044f6:	e009      	b.n	800450c <HAL_RTC_WaitForSynchro+0x2c>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80044f8:	f7fd fe34 	bl	8002164 <HAL_GetTick>
 80044fc:	4602      	mov	r2, r0
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	1ad3      	subs	r3, r2, r3
 8004502:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004506:	d901      	bls.n	800450c <HAL_RTC_WaitForSynchro+0x2c>
    {
      return HAL_TIMEOUT;
 8004508:	2303      	movs	r3, #3
 800450a:	e007      	b.n	800451c <HAL_RTC_WaitForSynchro+0x3c>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	681b      	ldr	r3, [r3, #0]
 8004510:	68db      	ldr	r3, [r3, #12]
 8004512:	f003 0320 	and.w	r3, r3, #32
 8004516:	2b00      	cmp	r3, #0
 8004518:	d0ee      	beq.n	80044f8 <HAL_RTC_WaitForSynchro+0x18>
    }
  }

  return HAL_OK;
 800451a:	2300      	movs	r3, #0
}
 800451c:	4618      	mov	r0, r3
 800451e:	3710      	adds	r7, #16
 8004520:	46bd      	mov	sp, r7
 8004522:	bd80      	pop	{r7, pc}
 8004524:	0003ff5f 	.word	0x0003ff5f

08004528 <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 8004528:	b580      	push	{r7, lr}
 800452a:	b084      	sub	sp, #16
 800452c:	af00      	add	r7, sp, #0
 800452e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004530:	2300      	movs	r3, #0
 8004532:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	68db      	ldr	r3, [r3, #12]
 800453a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800453e:	2b00      	cmp	r3, #0
 8004540:	d120      	bne.n	8004584 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f04f 32ff 	mov.w	r2, #4294967295
 800454a:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 800454c:	f7fd fe0a 	bl	8002164 <HAL_GetTick>
 8004550:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004552:	e00d      	b.n	8004570 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8004554:	f7fd fe06 	bl	8002164 <HAL_GetTick>
 8004558:	4602      	mov	r2, r0
 800455a:	68bb      	ldr	r3, [r7, #8]
 800455c:	1ad3      	subs	r3, r2, r3
 800455e:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8004562:	d905      	bls.n	8004570 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8004564:	2303      	movs	r3, #3
 8004566:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2203      	movs	r2, #3
 800456c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	68db      	ldr	r3, [r3, #12]
 8004576:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800457a:	2b00      	cmp	r3, #0
 800457c:	d102      	bne.n	8004584 <RTC_EnterInitMode+0x5c>
 800457e:	7bfb      	ldrb	r3, [r7, #15]
 8004580:	2b03      	cmp	r3, #3
 8004582:	d1e7      	bne.n	8004554 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8004584:	7bfb      	ldrb	r3, [r7, #15]
}
 8004586:	4618      	mov	r0, r3
 8004588:	3710      	adds	r7, #16
 800458a:	46bd      	mov	sp, r7
 800458c:	bd80      	pop	{r7, pc}
	...

08004590 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b084      	sub	sp, #16
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004598:	2300      	movs	r3, #0
 800459a:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 800459c:	4b1a      	ldr	r3, [pc, #104]	@ (8004608 <RTC_ExitInitMode+0x78>)
 800459e:	68db      	ldr	r3, [r3, #12]
 80045a0:	4a19      	ldr	r2, [pc, #100]	@ (8004608 <RTC_ExitInitMode+0x78>)
 80045a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80045a6:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80045a8:	4b17      	ldr	r3, [pc, #92]	@ (8004608 <RTC_ExitInitMode+0x78>)
 80045aa:	689b      	ldr	r3, [r3, #8]
 80045ac:	f003 0320 	and.w	r3, r3, #32
 80045b0:	2b00      	cmp	r3, #0
 80045b2:	d10c      	bne.n	80045ce <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80045b4:	6878      	ldr	r0, [r7, #4]
 80045b6:	f7ff ff93 	bl	80044e0 <HAL_RTC_WaitForSynchro>
 80045ba:	4603      	mov	r3, r0
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d01e      	beq.n	80045fe <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	2203      	movs	r2, #3
 80045c4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 80045c8:	2303      	movs	r3, #3
 80045ca:	73fb      	strb	r3, [r7, #15]
 80045cc:	e017      	b.n	80045fe <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80045ce:	4b0e      	ldr	r3, [pc, #56]	@ (8004608 <RTC_ExitInitMode+0x78>)
 80045d0:	689b      	ldr	r3, [r3, #8]
 80045d2:	4a0d      	ldr	r2, [pc, #52]	@ (8004608 <RTC_ExitInitMode+0x78>)
 80045d4:	f023 0320 	bic.w	r3, r3, #32
 80045d8:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80045da:	6878      	ldr	r0, [r7, #4]
 80045dc:	f7ff ff80 	bl	80044e0 <HAL_RTC_WaitForSynchro>
 80045e0:	4603      	mov	r3, r0
 80045e2:	2b00      	cmp	r3, #0
 80045e4:	d005      	beq.n	80045f2 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	2203      	movs	r2, #3
 80045ea:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_TIMEOUT;
 80045ee:	2303      	movs	r3, #3
 80045f0:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80045f2:	4b05      	ldr	r3, [pc, #20]	@ (8004608 <RTC_ExitInitMode+0x78>)
 80045f4:	689b      	ldr	r3, [r3, #8]
 80045f6:	4a04      	ldr	r2, [pc, #16]	@ (8004608 <RTC_ExitInitMode+0x78>)
 80045f8:	f043 0320 	orr.w	r3, r3, #32
 80045fc:	6093      	str	r3, [r2, #8]
  }

  return status;
 80045fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8004600:	4618      	mov	r0, r3
 8004602:	3710      	adds	r7, #16
 8004604:	46bd      	mov	sp, r7
 8004606:	bd80      	pop	{r7, pc}
 8004608:	40002800 	.word	0x40002800

0800460c <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800460c:	b480      	push	{r7}
 800460e:	b085      	sub	sp, #20
 8004610:	af00      	add	r7, sp, #0
 8004612:	4603      	mov	r3, r0
 8004614:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8004616:	2300      	movs	r3, #0
 8004618:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 800461a:	79fb      	ldrb	r3, [r7, #7]
 800461c:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 800461e:	e005      	b.n	800462c <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	3301      	adds	r3, #1
 8004624:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 8004626:	7afb      	ldrb	r3, [r7, #11]
 8004628:	3b0a      	subs	r3, #10
 800462a:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 800462c:	7afb      	ldrb	r3, [r7, #11]
 800462e:	2b09      	cmp	r3, #9
 8004630:	d8f6      	bhi.n	8004620 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	b2db      	uxtb	r3, r3
 8004636:	011b      	lsls	r3, r3, #4
 8004638:	b2da      	uxtb	r2, r3
 800463a:	7afb      	ldrb	r3, [r7, #11]
 800463c:	4313      	orrs	r3, r2
 800463e:	b2db      	uxtb	r3, r3
}
 8004640:	4618      	mov	r0, r3
 8004642:	3714      	adds	r7, #20
 8004644:	46bd      	mov	sp, r7
 8004646:	f85d 7b04 	ldr.w	r7, [sp], #4
 800464a:	4770      	bx	lr

0800464c <RTC_Bcd2ToByte>:
  * @brief  Convert from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800464c:	b480      	push	{r7}
 800464e:	b085      	sub	sp, #20
 8004650:	af00      	add	r7, sp, #0
 8004652:	4603      	mov	r3, r0
 8004654:	71fb      	strb	r3, [r7, #7]
  uint8_t tmp;
  tmp = ((Value & 0xF0U) >> 4U) * 10U;
 8004656:	79fb      	ldrb	r3, [r7, #7]
 8004658:	091b      	lsrs	r3, r3, #4
 800465a:	b2db      	uxtb	r3, r3
 800465c:	461a      	mov	r2, r3
 800465e:	0092      	lsls	r2, r2, #2
 8004660:	4413      	add	r3, r2
 8004662:	005b      	lsls	r3, r3, #1
 8004664:	73fb      	strb	r3, [r7, #15]
  return (tmp + (Value & 0x0FU));
 8004666:	79fb      	ldrb	r3, [r7, #7]
 8004668:	f003 030f 	and.w	r3, r3, #15
 800466c:	b2da      	uxtb	r2, r3
 800466e:	7bfb      	ldrb	r3, [r7, #15]
 8004670:	4413      	add	r3, r2
 8004672:	b2db      	uxtb	r3, r3
}
 8004674:	4618      	mov	r0, r3
 8004676:	3714      	adds	r7, #20
 8004678:	46bd      	mov	sp, r7
 800467a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800467e:	4770      	bx	lr

08004680 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b082      	sub	sp, #8
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2b00      	cmp	r3, #0
 800468c:	d101      	bne.n	8004692 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800468e:	2301      	movs	r3, #1
 8004690:	e040      	b.n	8004714 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004696:	2b00      	cmp	r3, #0
 8004698:	d106      	bne.n	80046a8 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2200      	movs	r2, #0
 800469e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80046a2:	6878      	ldr	r0, [r7, #4]
 80046a4:	f7fd f8a0 	bl	80017e8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2224      	movs	r2, #36	@ 0x24
 80046ac:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	681a      	ldr	r2, [r3, #0]
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f022 0201 	bic.w	r2, r2, #1
 80046bc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d002      	beq.n	80046cc <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80046c6:	6878      	ldr	r0, [r7, #4]
 80046c8:	f000 fe16 	bl	80052f8 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80046cc:	6878      	ldr	r0, [r7, #4]
 80046ce:	f000 fbe7 	bl	8004ea0 <UART_SetConfig>
 80046d2:	4603      	mov	r3, r0
 80046d4:	2b01      	cmp	r3, #1
 80046d6:	d101      	bne.n	80046dc <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80046d8:	2301      	movs	r3, #1
 80046da:	e01b      	b.n	8004714 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	685a      	ldr	r2, [r3, #4]
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80046ea:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	689a      	ldr	r2, [r3, #8]
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80046fa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	681b      	ldr	r3, [r3, #0]
 8004700:	681a      	ldr	r2, [r3, #0]
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	f042 0201 	orr.w	r2, r2, #1
 800470a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800470c:	6878      	ldr	r0, [r7, #4]
 800470e:	f000 fe95 	bl	800543c <UART_CheckIdleState>
 8004712:	4603      	mov	r3, r0
}
 8004714:	4618      	mov	r0, r3
 8004716:	3708      	adds	r7, #8
 8004718:	46bd      	mov	sp, r7
 800471a:	bd80      	pop	{r7, pc}

0800471c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b08a      	sub	sp, #40	@ 0x28
 8004720:	af02      	add	r7, sp, #8
 8004722:	60f8      	str	r0, [r7, #12]
 8004724:	60b9      	str	r1, [r7, #8]
 8004726:	603b      	str	r3, [r7, #0]
 8004728:	4613      	mov	r3, r2
 800472a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004730:	2b20      	cmp	r3, #32
 8004732:	f040 8081 	bne.w	8004838 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004736:	68bb      	ldr	r3, [r7, #8]
 8004738:	2b00      	cmp	r3, #0
 800473a:	d002      	beq.n	8004742 <HAL_UART_Transmit+0x26>
 800473c:	88fb      	ldrh	r3, [r7, #6]
 800473e:	2b00      	cmp	r3, #0
 8004740:	d101      	bne.n	8004746 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004742:	2301      	movs	r3, #1
 8004744:	e079      	b.n	800483a <HAL_UART_Transmit+0x11e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	2200      	movs	r2, #0
 800474a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	2221      	movs	r2, #33	@ 0x21
 8004752:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004754:	f7fd fd06 	bl	8002164 <HAL_GetTick>
 8004758:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800475a:	68fb      	ldr	r3, [r7, #12]
 800475c:	88fa      	ldrh	r2, [r7, #6]
 800475e:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	88fa      	ldrh	r2, [r7, #6]
 8004766:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	689b      	ldr	r3, [r3, #8]
 800476e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004772:	d108      	bne.n	8004786 <HAL_UART_Transmit+0x6a>
 8004774:	68fb      	ldr	r3, [r7, #12]
 8004776:	691b      	ldr	r3, [r3, #16]
 8004778:	2b00      	cmp	r3, #0
 800477a:	d104      	bne.n	8004786 <HAL_UART_Transmit+0x6a>
    {
      pdata8bits  = NULL;
 800477c:	2300      	movs	r3, #0
 800477e:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004780:	68bb      	ldr	r3, [r7, #8]
 8004782:	61bb      	str	r3, [r7, #24]
 8004784:	e003      	b.n	800478e <HAL_UART_Transmit+0x72>
    }
    else
    {
      pdata8bits  = pData;
 8004786:	68bb      	ldr	r3, [r7, #8]
 8004788:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800478a:	2300      	movs	r3, #0
 800478c:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800478e:	e038      	b.n	8004802 <HAL_UART_Transmit+0xe6>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	9300      	str	r3, [sp, #0]
 8004794:	697b      	ldr	r3, [r7, #20]
 8004796:	2200      	movs	r2, #0
 8004798:	2180      	movs	r1, #128	@ 0x80
 800479a:	68f8      	ldr	r0, [r7, #12]
 800479c:	f000 fef6 	bl	800558c <UART_WaitOnFlagUntilTimeout>
 80047a0:	4603      	mov	r3, r0
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d004      	beq.n	80047b0 <HAL_UART_Transmit+0x94>
      {

        huart->gState = HAL_UART_STATE_READY;
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	2220      	movs	r2, #32
 80047aa:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80047ac:	2303      	movs	r3, #3
 80047ae:	e044      	b.n	800483a <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 80047b0:	69fb      	ldr	r3, [r7, #28]
 80047b2:	2b00      	cmp	r3, #0
 80047b4:	d10b      	bne.n	80047ce <HAL_UART_Transmit+0xb2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80047b6:	69bb      	ldr	r3, [r7, #24]
 80047b8:	881b      	ldrh	r3, [r3, #0]
 80047ba:	461a      	mov	r2, r3
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80047c4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80047c6:	69bb      	ldr	r3, [r7, #24]
 80047c8:	3302      	adds	r3, #2
 80047ca:	61bb      	str	r3, [r7, #24]
 80047cc:	e007      	b.n	80047de <HAL_UART_Transmit+0xc2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80047ce:	69fb      	ldr	r3, [r7, #28]
 80047d0:	781a      	ldrb	r2, [r3, #0]
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80047d8:	69fb      	ldr	r3, [r7, #28]
 80047da:	3301      	adds	r3, #1
 80047dc:	61fb      	str	r3, [r7, #28]
      }
      if ((huart->gState & HAL_UART_STATE_BUSY_TX) == HAL_UART_STATE_BUSY_TX)
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80047e2:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 80047e6:	2b21      	cmp	r3, #33	@ 0x21
 80047e8:	d109      	bne.n	80047fe <HAL_UART_Transmit+0xe2>
      {
        huart->TxXferCount--;
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80047f0:	b29b      	uxth	r3, r3
 80047f2:	3b01      	subs	r3, #1
 80047f4:	b29a      	uxth	r2, r3
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
 80047fc:	e001      	b.n	8004802 <HAL_UART_Transmit+0xe6>
      }
      else
      {
        /* Process was aborted during the transmission */
        return HAL_ERROR;
 80047fe:	2301      	movs	r3, #1
 8004800:	e01b      	b.n	800483a <HAL_UART_Transmit+0x11e>
    while (huart->TxXferCount > 0U)
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004808:	b29b      	uxth	r3, r3
 800480a:	2b00      	cmp	r3, #0
 800480c:	d1c0      	bne.n	8004790 <HAL_UART_Transmit+0x74>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800480e:	683b      	ldr	r3, [r7, #0]
 8004810:	9300      	str	r3, [sp, #0]
 8004812:	697b      	ldr	r3, [r7, #20]
 8004814:	2200      	movs	r2, #0
 8004816:	2140      	movs	r1, #64	@ 0x40
 8004818:	68f8      	ldr	r0, [r7, #12]
 800481a:	f000 feb7 	bl	800558c <UART_WaitOnFlagUntilTimeout>
 800481e:	4603      	mov	r3, r0
 8004820:	2b00      	cmp	r3, #0
 8004822:	d004      	beq.n	800482e <HAL_UART_Transmit+0x112>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	2220      	movs	r2, #32
 8004828:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800482a:	2303      	movs	r3, #3
 800482c:	e005      	b.n	800483a <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	2220      	movs	r2, #32
 8004832:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004834:	2300      	movs	r3, #0
 8004836:	e000      	b.n	800483a <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8004838:	2302      	movs	r3, #2
  }
}
 800483a:	4618      	mov	r0, r3
 800483c:	3720      	adds	r7, #32
 800483e:	46bd      	mov	sp, r7
 8004840:	bd80      	pop	{r7, pc}
	...

08004844 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004844:	b580      	push	{r7, lr}
 8004846:	b0ba      	sub	sp, #232	@ 0xe8
 8004848:	af00      	add	r7, sp, #0
 800484a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	69db      	ldr	r3, [r3, #28]
 8004852:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	681b      	ldr	r3, [r3, #0]
 800485c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	689b      	ldr	r3, [r3, #8]
 8004866:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800486a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800486e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8004872:	4013      	ands	r3, r2
 8004874:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8004878:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800487c:	2b00      	cmp	r3, #0
 800487e:	d115      	bne.n	80048ac <HAL_UART_IRQHandler+0x68>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8004880:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004884:	f003 0320 	and.w	r3, r3, #32
 8004888:	2b00      	cmp	r3, #0
 800488a:	d00f      	beq.n	80048ac <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800488c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004890:	f003 0320 	and.w	r3, r3, #32
 8004894:	2b00      	cmp	r3, #0
 8004896:	d009      	beq.n	80048ac <HAL_UART_IRQHandler+0x68>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800489c:	2b00      	cmp	r3, #0
 800489e:	f000 82ca 	beq.w	8004e36 <HAL_UART_IRQHandler+0x5f2>
      {
        huart->RxISR(huart);
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80048a6:	6878      	ldr	r0, [r7, #4]
 80048a8:	4798      	blx	r3
      }
      return;
 80048aa:	e2c4      	b.n	8004e36 <HAL_UART_IRQHandler+0x5f2>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 80048ac:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	f000 8117 	beq.w	8004ae4 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80048b6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80048ba:	f003 0301 	and.w	r3, r3, #1
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d106      	bne.n	80048d0 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 80048c2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80048c6:	4b85      	ldr	r3, [pc, #532]	@ (8004adc <HAL_UART_IRQHandler+0x298>)
 80048c8:	4013      	ands	r3, r2
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	f000 810a 	beq.w	8004ae4 <HAL_UART_IRQHandler+0x2a0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80048d0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80048d4:	f003 0301 	and.w	r3, r3, #1
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d011      	beq.n	8004900 <HAL_UART_IRQHandler+0xbc>
 80048dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80048e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048e4:	2b00      	cmp	r3, #0
 80048e6:	d00b      	beq.n	8004900 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	2201      	movs	r2, #1
 80048ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80048f6:	f043 0201 	orr.w	r2, r3, #1
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004900:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004904:	f003 0302 	and.w	r3, r3, #2
 8004908:	2b00      	cmp	r3, #0
 800490a:	d011      	beq.n	8004930 <HAL_UART_IRQHandler+0xec>
 800490c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004910:	f003 0301 	and.w	r3, r3, #1
 8004914:	2b00      	cmp	r3, #0
 8004916:	d00b      	beq.n	8004930 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	2202      	movs	r2, #2
 800491e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004926:	f043 0204 	orr.w	r2, r3, #4
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8004930:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004934:	f003 0304 	and.w	r3, r3, #4
 8004938:	2b00      	cmp	r3, #0
 800493a:	d011      	beq.n	8004960 <HAL_UART_IRQHandler+0x11c>
 800493c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004940:	f003 0301 	and.w	r3, r3, #1
 8004944:	2b00      	cmp	r3, #0
 8004946:	d00b      	beq.n	8004960 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	2204      	movs	r2, #4
 800494e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004956:	f043 0202 	orr.w	r2, r3, #2
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8004960:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004964:	f003 0308 	and.w	r3, r3, #8
 8004968:	2b00      	cmp	r3, #0
 800496a:	d017      	beq.n	800499c <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 800496c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004970:	f003 0320 	and.w	r3, r3, #32
 8004974:	2b00      	cmp	r3, #0
 8004976:	d105      	bne.n	8004984 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8004978:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800497c:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8004980:	2b00      	cmp	r3, #0
 8004982:	d00b      	beq.n	800499c <HAL_UART_IRQHandler+0x158>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	2208      	movs	r2, #8
 800498a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004992:	f043 0208 	orr.w	r2, r3, #8
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800499c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d012      	beq.n	80049ce <HAL_UART_IRQHandler+0x18a>
 80049a8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80049ac:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d00c      	beq.n	80049ce <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80049bc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80049c4:	f043 0220 	orr.w	r2, r3, #32
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	f000 8230 	beq.w	8004e3a <HAL_UART_IRQHandler+0x5f6>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 80049da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80049de:	f003 0320 	and.w	r3, r3, #32
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d00d      	beq.n	8004a02 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80049e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80049ea:	f003 0320 	and.w	r3, r3, #32
 80049ee:	2b00      	cmp	r3, #0
 80049f0:	d007      	beq.n	8004a02 <HAL_UART_IRQHandler+0x1be>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d003      	beq.n	8004a02 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80049fe:	6878      	ldr	r0, [r7, #4]
 8004a00:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004a08:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	689b      	ldr	r3, [r3, #8]
 8004a12:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a16:	2b40      	cmp	r3, #64	@ 0x40
 8004a18:	d005      	beq.n	8004a26 <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8004a1a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004a1e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d04f      	beq.n	8004ac6 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004a26:	6878      	ldr	r0, [r7, #4]
 8004a28:	f000 fee4 	bl	80057f4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	689b      	ldr	r3, [r3, #8]
 8004a32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a36:	2b40      	cmp	r3, #64	@ 0x40
 8004a38:	d141      	bne.n	8004abe <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	3308      	adds	r3, #8
 8004a40:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a44:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004a48:	e853 3f00 	ldrex	r3, [r3]
 8004a4c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8004a50:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004a54:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004a58:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	3308      	adds	r3, #8
 8004a62:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8004a66:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8004a6a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a6e:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8004a72:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8004a76:	e841 2300 	strex	r3, r2, [r1]
 8004a7a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8004a7e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d1d9      	bne.n	8004a3a <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d013      	beq.n	8004ab6 <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a92:	4a13      	ldr	r2, [pc, #76]	@ (8004ae0 <HAL_UART_IRQHandler+0x29c>)
 8004a94:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	f7fd fe00 	bl	80026a0 <HAL_DMA_Abort_IT>
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d017      	beq.n	8004ad6 <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004aaa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aac:	687a      	ldr	r2, [r7, #4]
 8004aae:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8004ab0:	4610      	mov	r0, r2
 8004ab2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ab4:	e00f      	b.n	8004ad6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004ab6:	6878      	ldr	r0, [r7, #4]
 8004ab8:	f000 f9e8 	bl	8004e8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004abc:	e00b      	b.n	8004ad6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004abe:	6878      	ldr	r0, [r7, #4]
 8004ac0:	f000 f9e4 	bl	8004e8c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ac4:	e007      	b.n	8004ad6 <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004ac6:	6878      	ldr	r0, [r7, #4]
 8004ac8:	f000 f9e0 	bl	8004e8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	2200      	movs	r2, #0
 8004ad0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8004ad4:	e1b1      	b.n	8004e3a <HAL_UART_IRQHandler+0x5f6>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004ad6:	bf00      	nop
    return;
 8004ad8:	e1af      	b.n	8004e3a <HAL_UART_IRQHandler+0x5f6>
 8004ada:	bf00      	nop
 8004adc:	04000120 	.word	0x04000120
 8004ae0:	08005aef 	.word	0x08005aef

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ae8:	2b01      	cmp	r3, #1
 8004aea:	f040 816a 	bne.w	8004dc2 <HAL_UART_IRQHandler+0x57e>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8004aee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004af2:	f003 0310 	and.w	r3, r3, #16
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	f000 8163 	beq.w	8004dc2 <HAL_UART_IRQHandler+0x57e>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8004afc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004b00:	f003 0310 	and.w	r3, r3, #16
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	f000 815c 	beq.w	8004dc2 <HAL_UART_IRQHandler+0x57e>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	2210      	movs	r2, #16
 8004b10:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	689b      	ldr	r3, [r3, #8]
 8004b18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004b1c:	2b40      	cmp	r3, #64	@ 0x40
 8004b1e:	f040 80d4 	bne.w	8004cca <HAL_UART_IRQHandler+0x486>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	685b      	ldr	r3, [r3, #4]
 8004b2a:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8004b2e:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	f000 80ad 	beq.w	8004c92 <HAL_UART_IRQHandler+0x44e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004b3e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004b42:	429a      	cmp	r2, r3
 8004b44:	f080 80a5 	bcs.w	8004c92 <HAL_UART_IRQHandler+0x44e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004b4e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	f003 0320 	and.w	r3, r3, #32
 8004b5e:	2b00      	cmp	r3, #0
 8004b60:	f040 8086 	bne.w	8004c70 <HAL_UART_IRQHandler+0x42c>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b6c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8004b70:	e853 3f00 	ldrex	r3, [r3]
 8004b74:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8004b78:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8004b7c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004b80:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	681b      	ldr	r3, [r3, #0]
 8004b88:	461a      	mov	r2, r3
 8004b8a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004b8e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8004b92:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b96:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8004b9a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8004b9e:	e841 2300 	strex	r3, r2, [r1]
 8004ba2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8004ba6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d1da      	bne.n	8004b64 <HAL_UART_IRQHandler+0x320>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	681b      	ldr	r3, [r3, #0]
 8004bb2:	3308      	adds	r3, #8
 8004bb4:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bb6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004bb8:	e853 3f00 	ldrex	r3, [r3]
 8004bbc:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8004bbe:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004bc0:	f023 0301 	bic.w	r3, r3, #1
 8004bc4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	3308      	adds	r3, #8
 8004bce:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8004bd2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8004bd6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004bd8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8004bda:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8004bde:	e841 2300 	strex	r3, r2, [r1]
 8004be2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8004be4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8004be6:	2b00      	cmp	r3, #0
 8004be8:	d1e1      	bne.n	8004bae <HAL_UART_IRQHandler+0x36a>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	3308      	adds	r3, #8
 8004bf0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bf2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8004bf4:	e853 3f00 	ldrex	r3, [r3]
 8004bf8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8004bfa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004bfc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004c00:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	3308      	adds	r3, #8
 8004c0a:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8004c0e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8004c10:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c12:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8004c14:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8004c16:	e841 2300 	strex	r3, r2, [r1]
 8004c1a:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8004c1c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8004c1e:	2b00      	cmp	r3, #0
 8004c20:	d1e3      	bne.n	8004bea <HAL_UART_IRQHandler+0x3a6>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2220      	movs	r2, #32
 8004c26:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c36:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004c38:	e853 3f00 	ldrex	r3, [r3]
 8004c3c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8004c3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004c40:	f023 0310 	bic.w	r3, r3, #16
 8004c44:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	461a      	mov	r2, r3
 8004c4e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8004c52:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004c54:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c56:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8004c58:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8004c5a:	e841 2300 	strex	r3, r2, [r1]
 8004c5e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8004c60:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d1e4      	bne.n	8004c30 <HAL_UART_IRQHandler+0x3ec>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	f7fd fcd7 	bl	800261e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2202      	movs	r2, #2
 8004c74:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004c82:	b29b      	uxth	r3, r3
 8004c84:	1ad3      	subs	r3, r2, r3
 8004c86:	b29b      	uxth	r3, r3
 8004c88:	4619      	mov	r1, r3
 8004c8a:	6878      	ldr	r0, [r7, #4]
 8004c8c:	f7fd f936 	bl	8001efc <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8004c90:	e0d5      	b.n	8004e3e <HAL_UART_IRQHandler+0x5fa>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004c98:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8004c9c:	429a      	cmp	r2, r3
 8004c9e:	f040 80ce 	bne.w	8004e3e <HAL_UART_IRQHandler+0x5fa>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f003 0320 	and.w	r3, r3, #32
 8004cae:	2b20      	cmp	r3, #32
 8004cb0:	f040 80c5 	bne.w	8004e3e <HAL_UART_IRQHandler+0x5fa>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2202      	movs	r2, #2
 8004cb8:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8004cc0:	4619      	mov	r1, r3
 8004cc2:	6878      	ldr	r0, [r7, #4]
 8004cc4:	f7fd f91a 	bl	8001efc <HAL_UARTEx_RxEventCallback>
      return;
 8004cc8:	e0b9      	b.n	8004e3e <HAL_UART_IRQHandler+0x5fa>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004cd6:	b29b      	uxth	r3, r3
 8004cd8:	1ad3      	subs	r3, r2, r3
 8004cda:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8004ce4:	b29b      	uxth	r3, r3
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	f000 80ab 	beq.w	8004e42 <HAL_UART_IRQHandler+0x5fe>
          && (nb_rx_data > 0U))
 8004cec:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	f000 80a6 	beq.w	8004e42 <HAL_UART_IRQHandler+0x5fe>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cfc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cfe:	e853 3f00 	ldrex	r3, [r3]
 8004d02:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004d04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d06:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004d0a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	681b      	ldr	r3, [r3, #0]
 8004d12:	461a      	mov	r2, r3
 8004d14:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8004d18:	647b      	str	r3, [r7, #68]	@ 0x44
 8004d1a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d1c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004d1e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004d20:	e841 2300 	strex	r3, r2, [r1]
 8004d24:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004d26:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d1e4      	bne.n	8004cf6 <HAL_UART_IRQHandler+0x4b2>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	3308      	adds	r3, #8
 8004d32:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d36:	e853 3f00 	ldrex	r3, [r3]
 8004d3a:	623b      	str	r3, [r7, #32]
   return(result);
 8004d3c:	6a3b      	ldr	r3, [r7, #32]
 8004d3e:	f023 0301 	bic.w	r3, r3, #1
 8004d42:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	3308      	adds	r3, #8
 8004d4c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8004d50:	633a      	str	r2, [r7, #48]	@ 0x30
 8004d52:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d54:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004d56:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004d58:	e841 2300 	strex	r3, r2, [r1]
 8004d5c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004d5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d1e3      	bne.n	8004d2c <HAL_UART_IRQHandler+0x4e8>
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2220      	movs	r2, #32
 8004d68:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2200      	movs	r2, #0
 8004d70:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2200      	movs	r2, #0
 8004d76:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d7e:	693b      	ldr	r3, [r7, #16]
 8004d80:	e853 3f00 	ldrex	r3, [r3]
 8004d84:	60fb      	str	r3, [r7, #12]
   return(result);
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	f023 0310 	bic.w	r3, r3, #16
 8004d8c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	461a      	mov	r2, r3
 8004d96:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004d9a:	61fb      	str	r3, [r7, #28]
 8004d9c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d9e:	69b9      	ldr	r1, [r7, #24]
 8004da0:	69fa      	ldr	r2, [r7, #28]
 8004da2:	e841 2300 	strex	r3, r2, [r1]
 8004da6:	617b      	str	r3, [r7, #20]
   return(result);
 8004da8:	697b      	ldr	r3, [r7, #20]
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d1e4      	bne.n	8004d78 <HAL_UART_IRQHandler+0x534>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2202      	movs	r2, #2
 8004db2:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004db4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8004db8:	4619      	mov	r1, r3
 8004dba:	6878      	ldr	r0, [r7, #4]
 8004dbc:	f7fd f89e 	bl	8001efc <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8004dc0:	e03f      	b.n	8004e42 <HAL_UART_IRQHandler+0x5fe>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8004dc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004dc6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d00e      	beq.n	8004dec <HAL_UART_IRQHandler+0x5a8>
 8004dce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004dd2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d008      	beq.n	8004dec <HAL_UART_IRQHandler+0x5a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8004de2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8004de4:	6878      	ldr	r0, [r7, #4]
 8004de6:	f000 feba 	bl	8005b5e <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8004dea:	e02d      	b.n	8004e48 <HAL_UART_IRQHandler+0x604>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8004dec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004df0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d00e      	beq.n	8004e16 <HAL_UART_IRQHandler+0x5d2>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8004df8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004dfc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d008      	beq.n	8004e16 <HAL_UART_IRQHandler+0x5d2>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d01c      	beq.n	8004e46 <HAL_UART_IRQHandler+0x602>
    {
      huart->TxISR(huart);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004e10:	6878      	ldr	r0, [r7, #4]
 8004e12:	4798      	blx	r3
    }
    return;
 8004e14:	e017      	b.n	8004e46 <HAL_UART_IRQHandler+0x602>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8004e16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004e1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e1e:	2b00      	cmp	r3, #0
 8004e20:	d012      	beq.n	8004e48 <HAL_UART_IRQHandler+0x604>
 8004e22:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8004e26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d00c      	beq.n	8004e48 <HAL_UART_IRQHandler+0x604>
  {
    UART_EndTransmit_IT(huart);
 8004e2e:	6878      	ldr	r0, [r7, #4]
 8004e30:	f000 fe6b 	bl	8005b0a <UART_EndTransmit_IT>
    return;
 8004e34:	e008      	b.n	8004e48 <HAL_UART_IRQHandler+0x604>
      return;
 8004e36:	bf00      	nop
 8004e38:	e006      	b.n	8004e48 <HAL_UART_IRQHandler+0x604>
    return;
 8004e3a:	bf00      	nop
 8004e3c:	e004      	b.n	8004e48 <HAL_UART_IRQHandler+0x604>
      return;
 8004e3e:	bf00      	nop
 8004e40:	e002      	b.n	8004e48 <HAL_UART_IRQHandler+0x604>
      return;
 8004e42:	bf00      	nop
 8004e44:	e000      	b.n	8004e48 <HAL_UART_IRQHandler+0x604>
    return;
 8004e46:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8004e48:	37e8      	adds	r7, #232	@ 0xe8
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	bd80      	pop	{r7, pc}
 8004e4e:	bf00      	nop

08004e50 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004e50:	b480      	push	{r7}
 8004e52:	b083      	sub	sp, #12
 8004e54:	af00      	add	r7, sp, #0
 8004e56:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8004e58:	bf00      	nop
 8004e5a:	370c      	adds	r7, #12
 8004e5c:	46bd      	mov	sp, r7
 8004e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e62:	4770      	bx	lr

08004e64 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8004e64:	b480      	push	{r7}
 8004e66:	b083      	sub	sp, #12
 8004e68:	af00      	add	r7, sp, #0
 8004e6a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8004e6c:	bf00      	nop
 8004e6e:	370c      	adds	r7, #12
 8004e70:	46bd      	mov	sp, r7
 8004e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e76:	4770      	bx	lr

08004e78 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8004e78:	b480      	push	{r7}
 8004e7a:	b083      	sub	sp, #12
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8004e80:	bf00      	nop
 8004e82:	370c      	adds	r7, #12
 8004e84:	46bd      	mov	sp, r7
 8004e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8a:	4770      	bx	lr

08004e8c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004e8c:	b480      	push	{r7}
 8004e8e:	b083      	sub	sp, #12
 8004e90:	af00      	add	r7, sp, #0
 8004e92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8004e94:	bf00      	nop
 8004e96:	370c      	adds	r7, #12
 8004e98:	46bd      	mov	sp, r7
 8004e9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e9e:	4770      	bx	lr

08004ea0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ea0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ea4:	b08a      	sub	sp, #40	@ 0x28
 8004ea6:	af00      	add	r7, sp, #0
 8004ea8:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004eaa:	2300      	movs	r3, #0
 8004eac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	689a      	ldr	r2, [r3, #8]
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	691b      	ldr	r3, [r3, #16]
 8004eb8:	431a      	orrs	r2, r3
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	695b      	ldr	r3, [r3, #20]
 8004ebe:	431a      	orrs	r2, r3
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	69db      	ldr	r3, [r3, #28]
 8004ec4:	4313      	orrs	r3, r2
 8004ec6:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004ec8:	68fb      	ldr	r3, [r7, #12]
 8004eca:	681b      	ldr	r3, [r3, #0]
 8004ecc:	681a      	ldr	r2, [r3, #0]
 8004ece:	4bb4      	ldr	r3, [pc, #720]	@ (80051a0 <UART_SetConfig+0x300>)
 8004ed0:	4013      	ands	r3, r2
 8004ed2:	68fa      	ldr	r2, [r7, #12]
 8004ed4:	6812      	ldr	r2, [r2, #0]
 8004ed6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004ed8:	430b      	orrs	r3, r1
 8004eda:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	685b      	ldr	r3, [r3, #4]
 8004ee2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	68da      	ldr	r2, [r3, #12]
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	430a      	orrs	r2, r1
 8004ef0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	699b      	ldr	r3, [r3, #24]
 8004ef6:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	4aa9      	ldr	r2, [pc, #676]	@ (80051a4 <UART_SetConfig+0x304>)
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d004      	beq.n	8004f0c <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	6a1b      	ldr	r3, [r3, #32]
 8004f06:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f08:	4313      	orrs	r3, r2
 8004f0a:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	689b      	ldr	r3, [r3, #8]
 8004f12:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004f1c:	430a      	orrs	r2, r1
 8004f1e:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	4aa0      	ldr	r2, [pc, #640]	@ (80051a8 <UART_SetConfig+0x308>)
 8004f26:	4293      	cmp	r3, r2
 8004f28:	d126      	bne.n	8004f78 <UART_SetConfig+0xd8>
 8004f2a:	4ba0      	ldr	r3, [pc, #640]	@ (80051ac <UART_SetConfig+0x30c>)
 8004f2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f30:	f003 0303 	and.w	r3, r3, #3
 8004f34:	2b03      	cmp	r3, #3
 8004f36:	d81b      	bhi.n	8004f70 <UART_SetConfig+0xd0>
 8004f38:	a201      	add	r2, pc, #4	@ (adr r2, 8004f40 <UART_SetConfig+0xa0>)
 8004f3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f3e:	bf00      	nop
 8004f40:	08004f51 	.word	0x08004f51
 8004f44:	08004f61 	.word	0x08004f61
 8004f48:	08004f59 	.word	0x08004f59
 8004f4c:	08004f69 	.word	0x08004f69
 8004f50:	2301      	movs	r3, #1
 8004f52:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f56:	e080      	b.n	800505a <UART_SetConfig+0x1ba>
 8004f58:	2302      	movs	r3, #2
 8004f5a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f5e:	e07c      	b.n	800505a <UART_SetConfig+0x1ba>
 8004f60:	2304      	movs	r3, #4
 8004f62:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f66:	e078      	b.n	800505a <UART_SetConfig+0x1ba>
 8004f68:	2308      	movs	r3, #8
 8004f6a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f6e:	e074      	b.n	800505a <UART_SetConfig+0x1ba>
 8004f70:	2310      	movs	r3, #16
 8004f72:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004f76:	e070      	b.n	800505a <UART_SetConfig+0x1ba>
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	4a8c      	ldr	r2, [pc, #560]	@ (80051b0 <UART_SetConfig+0x310>)
 8004f7e:	4293      	cmp	r3, r2
 8004f80:	d138      	bne.n	8004ff4 <UART_SetConfig+0x154>
 8004f82:	4b8a      	ldr	r3, [pc, #552]	@ (80051ac <UART_SetConfig+0x30c>)
 8004f84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004f88:	f003 030c 	and.w	r3, r3, #12
 8004f8c:	2b0c      	cmp	r3, #12
 8004f8e:	d82d      	bhi.n	8004fec <UART_SetConfig+0x14c>
 8004f90:	a201      	add	r2, pc, #4	@ (adr r2, 8004f98 <UART_SetConfig+0xf8>)
 8004f92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f96:	bf00      	nop
 8004f98:	08004fcd 	.word	0x08004fcd
 8004f9c:	08004fed 	.word	0x08004fed
 8004fa0:	08004fed 	.word	0x08004fed
 8004fa4:	08004fed 	.word	0x08004fed
 8004fa8:	08004fdd 	.word	0x08004fdd
 8004fac:	08004fed 	.word	0x08004fed
 8004fb0:	08004fed 	.word	0x08004fed
 8004fb4:	08004fed 	.word	0x08004fed
 8004fb8:	08004fd5 	.word	0x08004fd5
 8004fbc:	08004fed 	.word	0x08004fed
 8004fc0:	08004fed 	.word	0x08004fed
 8004fc4:	08004fed 	.word	0x08004fed
 8004fc8:	08004fe5 	.word	0x08004fe5
 8004fcc:	2300      	movs	r3, #0
 8004fce:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fd2:	e042      	b.n	800505a <UART_SetConfig+0x1ba>
 8004fd4:	2302      	movs	r3, #2
 8004fd6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fda:	e03e      	b.n	800505a <UART_SetConfig+0x1ba>
 8004fdc:	2304      	movs	r3, #4
 8004fde:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fe2:	e03a      	b.n	800505a <UART_SetConfig+0x1ba>
 8004fe4:	2308      	movs	r3, #8
 8004fe6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004fea:	e036      	b.n	800505a <UART_SetConfig+0x1ba>
 8004fec:	2310      	movs	r3, #16
 8004fee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8004ff2:	e032      	b.n	800505a <UART_SetConfig+0x1ba>
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	4a6a      	ldr	r2, [pc, #424]	@ (80051a4 <UART_SetConfig+0x304>)
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d12a      	bne.n	8005054 <UART_SetConfig+0x1b4>
 8004ffe:	4b6b      	ldr	r3, [pc, #428]	@ (80051ac <UART_SetConfig+0x30c>)
 8005000:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005004:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005008:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800500c:	d01a      	beq.n	8005044 <UART_SetConfig+0x1a4>
 800500e:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005012:	d81b      	bhi.n	800504c <UART_SetConfig+0x1ac>
 8005014:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005018:	d00c      	beq.n	8005034 <UART_SetConfig+0x194>
 800501a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800501e:	d815      	bhi.n	800504c <UART_SetConfig+0x1ac>
 8005020:	2b00      	cmp	r3, #0
 8005022:	d003      	beq.n	800502c <UART_SetConfig+0x18c>
 8005024:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005028:	d008      	beq.n	800503c <UART_SetConfig+0x19c>
 800502a:	e00f      	b.n	800504c <UART_SetConfig+0x1ac>
 800502c:	2300      	movs	r3, #0
 800502e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005032:	e012      	b.n	800505a <UART_SetConfig+0x1ba>
 8005034:	2302      	movs	r3, #2
 8005036:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800503a:	e00e      	b.n	800505a <UART_SetConfig+0x1ba>
 800503c:	2304      	movs	r3, #4
 800503e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005042:	e00a      	b.n	800505a <UART_SetConfig+0x1ba>
 8005044:	2308      	movs	r3, #8
 8005046:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800504a:	e006      	b.n	800505a <UART_SetConfig+0x1ba>
 800504c:	2310      	movs	r3, #16
 800504e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8005052:	e002      	b.n	800505a <UART_SetConfig+0x1ba>
 8005054:	2310      	movs	r3, #16
 8005056:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	4a51      	ldr	r2, [pc, #324]	@ (80051a4 <UART_SetConfig+0x304>)
 8005060:	4293      	cmp	r3, r2
 8005062:	d17a      	bne.n	800515a <UART_SetConfig+0x2ba>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8005064:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005068:	2b08      	cmp	r3, #8
 800506a:	d824      	bhi.n	80050b6 <UART_SetConfig+0x216>
 800506c:	a201      	add	r2, pc, #4	@ (adr r2, 8005074 <UART_SetConfig+0x1d4>)
 800506e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005072:	bf00      	nop
 8005074:	08005099 	.word	0x08005099
 8005078:	080050b7 	.word	0x080050b7
 800507c:	080050a1 	.word	0x080050a1
 8005080:	080050b7 	.word	0x080050b7
 8005084:	080050a7 	.word	0x080050a7
 8005088:	080050b7 	.word	0x080050b7
 800508c:	080050b7 	.word	0x080050b7
 8005090:	080050b7 	.word	0x080050b7
 8005094:	080050af 	.word	0x080050af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005098:	f7fe fc58 	bl	800394c <HAL_RCC_GetPCLK1Freq>
 800509c:	61f8      	str	r0, [r7, #28]
        break;
 800509e:	e010      	b.n	80050c2 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80050a0:	4b44      	ldr	r3, [pc, #272]	@ (80051b4 <UART_SetConfig+0x314>)
 80050a2:	61fb      	str	r3, [r7, #28]
        break;
 80050a4:	e00d      	b.n	80050c2 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80050a6:	f7fe fbb9 	bl	800381c <HAL_RCC_GetSysClockFreq>
 80050aa:	61f8      	str	r0, [r7, #28]
        break;
 80050ac:	e009      	b.n	80050c2 <UART_SetConfig+0x222>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80050ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80050b2:	61fb      	str	r3, [r7, #28]
        break;
 80050b4:	e005      	b.n	80050c2 <UART_SetConfig+0x222>
      default:
        pclk = 0U;
 80050b6:	2300      	movs	r3, #0
 80050b8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80050ba:	2301      	movs	r3, #1
 80050bc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80050c0:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80050c2:	69fb      	ldr	r3, [r7, #28]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	f000 8107 	beq.w	80052d8 <UART_SetConfig+0x438>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	685a      	ldr	r2, [r3, #4]
 80050ce:	4613      	mov	r3, r2
 80050d0:	005b      	lsls	r3, r3, #1
 80050d2:	4413      	add	r3, r2
 80050d4:	69fa      	ldr	r2, [r7, #28]
 80050d6:	429a      	cmp	r2, r3
 80050d8:	d305      	bcc.n	80050e6 <UART_SetConfig+0x246>
          (pclk > (4096U * huart->Init.BaudRate)))
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	685b      	ldr	r3, [r3, #4]
 80050de:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80050e0:	69fa      	ldr	r2, [r7, #28]
 80050e2:	429a      	cmp	r2, r3
 80050e4:	d903      	bls.n	80050ee <UART_SetConfig+0x24e>
      {
        ret = HAL_ERROR;
 80050e6:	2301      	movs	r3, #1
 80050e8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80050ec:	e0f4      	b.n	80052d8 <UART_SetConfig+0x438>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80050ee:	69fb      	ldr	r3, [r7, #28]
 80050f0:	2200      	movs	r2, #0
 80050f2:	461c      	mov	r4, r3
 80050f4:	4615      	mov	r5, r2
 80050f6:	f04f 0200 	mov.w	r2, #0
 80050fa:	f04f 0300 	mov.w	r3, #0
 80050fe:	022b      	lsls	r3, r5, #8
 8005100:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 8005104:	0222      	lsls	r2, r4, #8
 8005106:	68f9      	ldr	r1, [r7, #12]
 8005108:	6849      	ldr	r1, [r1, #4]
 800510a:	0849      	lsrs	r1, r1, #1
 800510c:	2000      	movs	r0, #0
 800510e:	4688      	mov	r8, r1
 8005110:	4681      	mov	r9, r0
 8005112:	eb12 0a08 	adds.w	sl, r2, r8
 8005116:	eb43 0b09 	adc.w	fp, r3, r9
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	685b      	ldr	r3, [r3, #4]
 800511e:	2200      	movs	r2, #0
 8005120:	603b      	str	r3, [r7, #0]
 8005122:	607a      	str	r2, [r7, #4]
 8005124:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005128:	4650      	mov	r0, sl
 800512a:	4659      	mov	r1, fp
 800512c:	f7fb faec 	bl	8000708 <__aeabi_uldivmod>
 8005130:	4602      	mov	r2, r0
 8005132:	460b      	mov	r3, r1
 8005134:	4613      	mov	r3, r2
 8005136:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8005138:	69bb      	ldr	r3, [r7, #24]
 800513a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800513e:	d308      	bcc.n	8005152 <UART_SetConfig+0x2b2>
 8005140:	69bb      	ldr	r3, [r7, #24]
 8005142:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005146:	d204      	bcs.n	8005152 <UART_SetConfig+0x2b2>
        {
          huart->Instance->BRR = usartdiv;
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	69ba      	ldr	r2, [r7, #24]
 800514e:	60da      	str	r2, [r3, #12]
 8005150:	e0c2      	b.n	80052d8 <UART_SetConfig+0x438>
        }
        else
        {
          ret = HAL_ERROR;
 8005152:	2301      	movs	r3, #1
 8005154:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005158:	e0be      	b.n	80052d8 <UART_SetConfig+0x438>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	69db      	ldr	r3, [r3, #28]
 800515e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005162:	d16a      	bne.n	800523a <UART_SetConfig+0x39a>
  {
    switch (clocksource)
 8005164:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8005168:	2b08      	cmp	r3, #8
 800516a:	d834      	bhi.n	80051d6 <UART_SetConfig+0x336>
 800516c:	a201      	add	r2, pc, #4	@ (adr r2, 8005174 <UART_SetConfig+0x2d4>)
 800516e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005172:	bf00      	nop
 8005174:	08005199 	.word	0x08005199
 8005178:	080051b9 	.word	0x080051b9
 800517c:	080051c1 	.word	0x080051c1
 8005180:	080051d7 	.word	0x080051d7
 8005184:	080051c7 	.word	0x080051c7
 8005188:	080051d7 	.word	0x080051d7
 800518c:	080051d7 	.word	0x080051d7
 8005190:	080051d7 	.word	0x080051d7
 8005194:	080051cf 	.word	0x080051cf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005198:	f7fe fbd8 	bl	800394c <HAL_RCC_GetPCLK1Freq>
 800519c:	61f8      	str	r0, [r7, #28]
        break;
 800519e:	e020      	b.n	80051e2 <UART_SetConfig+0x342>
 80051a0:	efff69f3 	.word	0xefff69f3
 80051a4:	40008000 	.word	0x40008000
 80051a8:	40013800 	.word	0x40013800
 80051ac:	40021000 	.word	0x40021000
 80051b0:	40004400 	.word	0x40004400
 80051b4:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80051b8:	f7fe fbde 	bl	8003978 <HAL_RCC_GetPCLK2Freq>
 80051bc:	61f8      	str	r0, [r7, #28]
        break;
 80051be:	e010      	b.n	80051e2 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80051c0:	4b4c      	ldr	r3, [pc, #304]	@ (80052f4 <UART_SetConfig+0x454>)
 80051c2:	61fb      	str	r3, [r7, #28]
        break;
 80051c4:	e00d      	b.n	80051e2 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80051c6:	f7fe fb29 	bl	800381c <HAL_RCC_GetSysClockFreq>
 80051ca:	61f8      	str	r0, [r7, #28]
        break;
 80051cc:	e009      	b.n	80051e2 <UART_SetConfig+0x342>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80051ce:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80051d2:	61fb      	str	r3, [r7, #28]
        break;
 80051d4:	e005      	b.n	80051e2 <UART_SetConfig+0x342>
      default:
        pclk = 0U;
 80051d6:	2300      	movs	r3, #0
 80051d8:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80051da:	2301      	movs	r3, #1
 80051dc:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80051e0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80051e2:	69fb      	ldr	r3, [r7, #28]
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d077      	beq.n	80052d8 <UART_SetConfig+0x438>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80051e8:	69fb      	ldr	r3, [r7, #28]
 80051ea:	005a      	lsls	r2, r3, #1
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	685b      	ldr	r3, [r3, #4]
 80051f0:	085b      	lsrs	r3, r3, #1
 80051f2:	441a      	add	r2, r3
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	685b      	ldr	r3, [r3, #4]
 80051f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80051fc:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80051fe:	69bb      	ldr	r3, [r7, #24]
 8005200:	2b0f      	cmp	r3, #15
 8005202:	d916      	bls.n	8005232 <UART_SetConfig+0x392>
 8005204:	69bb      	ldr	r3, [r7, #24]
 8005206:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800520a:	d212      	bcs.n	8005232 <UART_SetConfig+0x392>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800520c:	69bb      	ldr	r3, [r7, #24]
 800520e:	b29b      	uxth	r3, r3
 8005210:	f023 030f 	bic.w	r3, r3, #15
 8005214:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005216:	69bb      	ldr	r3, [r7, #24]
 8005218:	085b      	lsrs	r3, r3, #1
 800521a:	b29b      	uxth	r3, r3
 800521c:	f003 0307 	and.w	r3, r3, #7
 8005220:	b29a      	uxth	r2, r3
 8005222:	8afb      	ldrh	r3, [r7, #22]
 8005224:	4313      	orrs	r3, r2
 8005226:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	8afa      	ldrh	r2, [r7, #22]
 800522e:	60da      	str	r2, [r3, #12]
 8005230:	e052      	b.n	80052d8 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 8005232:	2301      	movs	r3, #1
 8005234:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8005238:	e04e      	b.n	80052d8 <UART_SetConfig+0x438>
      }
    }
  }
  else
  {
    switch (clocksource)
 800523a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800523e:	2b08      	cmp	r3, #8
 8005240:	d827      	bhi.n	8005292 <UART_SetConfig+0x3f2>
 8005242:	a201      	add	r2, pc, #4	@ (adr r2, 8005248 <UART_SetConfig+0x3a8>)
 8005244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005248:	0800526d 	.word	0x0800526d
 800524c:	08005275 	.word	0x08005275
 8005250:	0800527d 	.word	0x0800527d
 8005254:	08005293 	.word	0x08005293
 8005258:	08005283 	.word	0x08005283
 800525c:	08005293 	.word	0x08005293
 8005260:	08005293 	.word	0x08005293
 8005264:	08005293 	.word	0x08005293
 8005268:	0800528b 	.word	0x0800528b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800526c:	f7fe fb6e 	bl	800394c <HAL_RCC_GetPCLK1Freq>
 8005270:	61f8      	str	r0, [r7, #28]
        break;
 8005272:	e014      	b.n	800529e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005274:	f7fe fb80 	bl	8003978 <HAL_RCC_GetPCLK2Freq>
 8005278:	61f8      	str	r0, [r7, #28]
        break;
 800527a:	e010      	b.n	800529e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800527c:	4b1d      	ldr	r3, [pc, #116]	@ (80052f4 <UART_SetConfig+0x454>)
 800527e:	61fb      	str	r3, [r7, #28]
        break;
 8005280:	e00d      	b.n	800529e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005282:	f7fe facb 	bl	800381c <HAL_RCC_GetSysClockFreq>
 8005286:	61f8      	str	r0, [r7, #28]
        break;
 8005288:	e009      	b.n	800529e <UART_SetConfig+0x3fe>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800528a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800528e:	61fb      	str	r3, [r7, #28]
        break;
 8005290:	e005      	b.n	800529e <UART_SetConfig+0x3fe>
      default:
        pclk = 0U;
 8005292:	2300      	movs	r3, #0
 8005294:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8005296:	2301      	movs	r3, #1
 8005298:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 800529c:	bf00      	nop
    }

    if (pclk != 0U)
 800529e:	69fb      	ldr	r3, [r7, #28]
 80052a0:	2b00      	cmp	r3, #0
 80052a2:	d019      	beq.n	80052d8 <UART_SetConfig+0x438>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80052a4:	68fb      	ldr	r3, [r7, #12]
 80052a6:	685b      	ldr	r3, [r3, #4]
 80052a8:	085a      	lsrs	r2, r3, #1
 80052aa:	69fb      	ldr	r3, [r7, #28]
 80052ac:	441a      	add	r2, r3
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	685b      	ldr	r3, [r3, #4]
 80052b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80052b6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80052b8:	69bb      	ldr	r3, [r7, #24]
 80052ba:	2b0f      	cmp	r3, #15
 80052bc:	d909      	bls.n	80052d2 <UART_SetConfig+0x432>
 80052be:	69bb      	ldr	r3, [r7, #24]
 80052c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80052c4:	d205      	bcs.n	80052d2 <UART_SetConfig+0x432>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80052c6:	69bb      	ldr	r3, [r7, #24]
 80052c8:	b29a      	uxth	r2, r3
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	60da      	str	r2, [r3, #12]
 80052d0:	e002      	b.n	80052d8 <UART_SetConfig+0x438>
      }
      else
      {
        ret = HAL_ERROR;
 80052d2:	2301      	movs	r3, #1
 80052d4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	2200      	movs	r2, #0
 80052dc:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80052de:	68fb      	ldr	r3, [r7, #12]
 80052e0:	2200      	movs	r2, #0
 80052e2:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80052e4:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 80052e8:	4618      	mov	r0, r3
 80052ea:	3728      	adds	r7, #40	@ 0x28
 80052ec:	46bd      	mov	sp, r7
 80052ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80052f2:	bf00      	nop
 80052f4:	00f42400 	.word	0x00f42400

080052f8 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80052f8:	b480      	push	{r7}
 80052fa:	b083      	sub	sp, #12
 80052fc:	af00      	add	r7, sp, #0
 80052fe:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005304:	f003 0308 	and.w	r3, r3, #8
 8005308:	2b00      	cmp	r3, #0
 800530a:	d00a      	beq.n	8005322 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	685b      	ldr	r3, [r3, #4]
 8005312:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	430a      	orrs	r2, r1
 8005320:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005326:	f003 0301 	and.w	r3, r3, #1
 800532a:	2b00      	cmp	r3, #0
 800532c:	d00a      	beq.n	8005344 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	685b      	ldr	r3, [r3, #4]
 8005334:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	681b      	ldr	r3, [r3, #0]
 8005340:	430a      	orrs	r2, r1
 8005342:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005344:	687b      	ldr	r3, [r7, #4]
 8005346:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005348:	f003 0302 	and.w	r3, r3, #2
 800534c:	2b00      	cmp	r3, #0
 800534e:	d00a      	beq.n	8005366 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	685b      	ldr	r3, [r3, #4]
 8005356:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	430a      	orrs	r2, r1
 8005364:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800536a:	f003 0304 	and.w	r3, r3, #4
 800536e:	2b00      	cmp	r3, #0
 8005370:	d00a      	beq.n	8005388 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	681b      	ldr	r3, [r3, #0]
 8005376:	685b      	ldr	r3, [r3, #4]
 8005378:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	430a      	orrs	r2, r1
 8005386:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800538c:	f003 0310 	and.w	r3, r3, #16
 8005390:	2b00      	cmp	r3, #0
 8005392:	d00a      	beq.n	80053aa <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	689b      	ldr	r3, [r3, #8]
 800539a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	430a      	orrs	r2, r1
 80053a8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053ae:	f003 0320 	and.w	r3, r3, #32
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	d00a      	beq.n	80053cc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	689b      	ldr	r3, [r3, #8]
 80053bc:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	430a      	orrs	r2, r1
 80053ca:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d01a      	beq.n	800540e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	685b      	ldr	r3, [r3, #4]
 80053de:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	430a      	orrs	r2, r1
 80053ec:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80053f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80053f6:	d10a      	bne.n	800540e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	685b      	ldr	r3, [r3, #4]
 80053fe:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	681b      	ldr	r3, [r3, #0]
 800540a:	430a      	orrs	r2, r1
 800540c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005412:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005416:	2b00      	cmp	r3, #0
 8005418:	d00a      	beq.n	8005430 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	685b      	ldr	r3, [r3, #4]
 8005420:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	430a      	orrs	r2, r1
 800542e:	605a      	str	r2, [r3, #4]
  }
}
 8005430:	bf00      	nop
 8005432:	370c      	adds	r7, #12
 8005434:	46bd      	mov	sp, r7
 8005436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800543a:	4770      	bx	lr

0800543c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800543c:	b580      	push	{r7, lr}
 800543e:	b098      	sub	sp, #96	@ 0x60
 8005440:	af02      	add	r7, sp, #8
 8005442:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	2200      	movs	r2, #0
 8005448:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800544c:	f7fc fe8a 	bl	8002164 <HAL_GetTick>
 8005450:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	f003 0308 	and.w	r3, r3, #8
 800545c:	2b08      	cmp	r3, #8
 800545e:	d12e      	bne.n	80054be <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005460:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005464:	9300      	str	r3, [sp, #0]
 8005466:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005468:	2200      	movs	r2, #0
 800546a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800546e:	6878      	ldr	r0, [r7, #4]
 8005470:	f000 f88c 	bl	800558c <UART_WaitOnFlagUntilTimeout>
 8005474:	4603      	mov	r3, r0
 8005476:	2b00      	cmp	r3, #0
 8005478:	d021      	beq.n	80054be <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005480:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005482:	e853 3f00 	ldrex	r3, [r3]
 8005486:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005488:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800548a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800548e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	461a      	mov	r2, r3
 8005496:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005498:	647b      	str	r3, [r7, #68]	@ 0x44
 800549a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800549c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800549e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80054a0:	e841 2300 	strex	r3, r2, [r1]
 80054a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80054a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d1e6      	bne.n	800547a <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2220      	movs	r2, #32
 80054b0:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	2200      	movs	r2, #0
 80054b6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80054ba:	2303      	movs	r3, #3
 80054bc:	e062      	b.n	8005584 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f003 0304 	and.w	r3, r3, #4
 80054c8:	2b04      	cmp	r3, #4
 80054ca:	d149      	bne.n	8005560 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80054cc:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80054d0:	9300      	str	r3, [sp, #0]
 80054d2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80054d4:	2200      	movs	r2, #0
 80054d6:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80054da:	6878      	ldr	r0, [r7, #4]
 80054dc:	f000 f856 	bl	800558c <UART_WaitOnFlagUntilTimeout>
 80054e0:	4603      	mov	r3, r0
 80054e2:	2b00      	cmp	r3, #0
 80054e4:	d03c      	beq.n	8005560 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ee:	e853 3f00 	ldrex	r3, [r3]
 80054f2:	623b      	str	r3, [r7, #32]
   return(result);
 80054f4:	6a3b      	ldr	r3, [r7, #32]
 80054f6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80054fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	461a      	mov	r2, r3
 8005502:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005504:	633b      	str	r3, [r7, #48]	@ 0x30
 8005506:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005508:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800550a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800550c:	e841 2300 	strex	r3, r2, [r1]
 8005510:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005512:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005514:	2b00      	cmp	r3, #0
 8005516:	d1e6      	bne.n	80054e6 <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	3308      	adds	r3, #8
 800551e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005520:	693b      	ldr	r3, [r7, #16]
 8005522:	e853 3f00 	ldrex	r3, [r3]
 8005526:	60fb      	str	r3, [r7, #12]
   return(result);
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	f023 0301 	bic.w	r3, r3, #1
 800552e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	3308      	adds	r3, #8
 8005536:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005538:	61fa      	str	r2, [r7, #28]
 800553a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800553c:	69b9      	ldr	r1, [r7, #24]
 800553e:	69fa      	ldr	r2, [r7, #28]
 8005540:	e841 2300 	strex	r3, r2, [r1]
 8005544:	617b      	str	r3, [r7, #20]
   return(result);
 8005546:	697b      	ldr	r3, [r7, #20]
 8005548:	2b00      	cmp	r3, #0
 800554a:	d1e5      	bne.n	8005518 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2220      	movs	r2, #32
 8005550:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	2200      	movs	r2, #0
 8005558:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800555c:	2303      	movs	r3, #3
 800555e:	e011      	b.n	8005584 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2220      	movs	r2, #32
 8005564:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2220      	movs	r2, #32
 800556a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	2200      	movs	r2, #0
 8005572:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2200      	movs	r2, #0
 8005578:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	2200      	movs	r2, #0
 800557e:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8005582:	2300      	movs	r3, #0
}
 8005584:	4618      	mov	r0, r3
 8005586:	3758      	adds	r7, #88	@ 0x58
 8005588:	46bd      	mov	sp, r7
 800558a:	bd80      	pop	{r7, pc}

0800558c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800558c:	b580      	push	{r7, lr}
 800558e:	b084      	sub	sp, #16
 8005590:	af00      	add	r7, sp, #0
 8005592:	60f8      	str	r0, [r7, #12]
 8005594:	60b9      	str	r1, [r7, #8]
 8005596:	603b      	str	r3, [r7, #0]
 8005598:	4613      	mov	r3, r2
 800559a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800559c:	e04f      	b.n	800563e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800559e:	69bb      	ldr	r3, [r7, #24]
 80055a0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055a4:	d04b      	beq.n	800563e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80055a6:	f7fc fddd 	bl	8002164 <HAL_GetTick>
 80055aa:	4602      	mov	r2, r0
 80055ac:	683b      	ldr	r3, [r7, #0]
 80055ae:	1ad3      	subs	r3, r2, r3
 80055b0:	69ba      	ldr	r2, [r7, #24]
 80055b2:	429a      	cmp	r2, r3
 80055b4:	d302      	bcc.n	80055bc <UART_WaitOnFlagUntilTimeout+0x30>
 80055b6:	69bb      	ldr	r3, [r7, #24]
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d101      	bne.n	80055c0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80055bc:	2303      	movs	r3, #3
 80055be:	e04e      	b.n	800565e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f003 0304 	and.w	r3, r3, #4
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d037      	beq.n	800563e <UART_WaitOnFlagUntilTimeout+0xb2>
 80055ce:	68bb      	ldr	r3, [r7, #8]
 80055d0:	2b80      	cmp	r3, #128	@ 0x80
 80055d2:	d034      	beq.n	800563e <UART_WaitOnFlagUntilTimeout+0xb2>
 80055d4:	68bb      	ldr	r3, [r7, #8]
 80055d6:	2b40      	cmp	r3, #64	@ 0x40
 80055d8:	d031      	beq.n	800563e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	69db      	ldr	r3, [r3, #28]
 80055e0:	f003 0308 	and.w	r3, r3, #8
 80055e4:	2b08      	cmp	r3, #8
 80055e6:	d110      	bne.n	800560a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	2208      	movs	r2, #8
 80055ee:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80055f0:	68f8      	ldr	r0, [r7, #12]
 80055f2:	f000 f8ff 	bl	80057f4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	2208      	movs	r2, #8
 80055fa:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80055fe:	68fb      	ldr	r3, [r7, #12]
 8005600:	2200      	movs	r2, #0
 8005602:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8005606:	2301      	movs	r3, #1
 8005608:	e029      	b.n	800565e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	69db      	ldr	r3, [r3, #28]
 8005610:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005614:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005618:	d111      	bne.n	800563e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005622:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005624:	68f8      	ldr	r0, [r7, #12]
 8005626:	f000 f8e5 	bl	80057f4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	2220      	movs	r2, #32
 800562e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	2200      	movs	r2, #0
 8005636:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800563a:	2303      	movs	r3, #3
 800563c:	e00f      	b.n	800565e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800563e:	68fb      	ldr	r3, [r7, #12]
 8005640:	681b      	ldr	r3, [r3, #0]
 8005642:	69da      	ldr	r2, [r3, #28]
 8005644:	68bb      	ldr	r3, [r7, #8]
 8005646:	4013      	ands	r3, r2
 8005648:	68ba      	ldr	r2, [r7, #8]
 800564a:	429a      	cmp	r2, r3
 800564c:	bf0c      	ite	eq
 800564e:	2301      	moveq	r3, #1
 8005650:	2300      	movne	r3, #0
 8005652:	b2db      	uxtb	r3, r3
 8005654:	461a      	mov	r2, r3
 8005656:	79fb      	ldrb	r3, [r7, #7]
 8005658:	429a      	cmp	r2, r3
 800565a:	d0a0      	beq.n	800559e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800565c:	2300      	movs	r3, #0
}
 800565e:	4618      	mov	r0, r3
 8005660:	3710      	adds	r7, #16
 8005662:	46bd      	mov	sp, r7
 8005664:	bd80      	pop	{r7, pc}
	...

08005668 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005668:	b580      	push	{r7, lr}
 800566a:	b096      	sub	sp, #88	@ 0x58
 800566c:	af00      	add	r7, sp, #0
 800566e:	60f8      	str	r0, [r7, #12]
 8005670:	60b9      	str	r1, [r7, #8]
 8005672:	4613      	mov	r3, r2
 8005674:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	68ba      	ldr	r2, [r7, #8]
 800567a:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize = Size;
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	88fa      	ldrh	r2, [r7, #6]
 8005680:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005684:	68fb      	ldr	r3, [r7, #12]
 8005686:	2200      	movs	r2, #0
 8005688:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800568c:	68fb      	ldr	r3, [r7, #12]
 800568e:	2222      	movs	r2, #34	@ 0x22
 8005690:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  if (huart->hdmarx != NULL)
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005698:	2b00      	cmp	r3, #0
 800569a:	d028      	beq.n	80056ee <UART_Start_Receive_DMA+0x86>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80056a0:	4a3e      	ldr	r2, [pc, #248]	@ (800579c <UART_Start_Receive_DMA+0x134>)
 80056a2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80056a8:	4a3d      	ldr	r2, [pc, #244]	@ (80057a0 <UART_Start_Receive_DMA+0x138>)
 80056aa:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80056b0:	4a3c      	ldr	r2, [pc, #240]	@ (80057a4 <UART_Start_Receive_DMA+0x13c>)
 80056b2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80056b8:	2200      	movs	r2, #0
 80056ba:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	6f58      	ldr	r0, [r3, #116]	@ 0x74
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	3324      	adds	r3, #36	@ 0x24
 80056c6:	4619      	mov	r1, r3
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056cc:	461a      	mov	r2, r3
 80056ce:	88fb      	ldrh	r3, [r7, #6]
 80056d0:	f7fc ff42 	bl	8002558 <HAL_DMA_Start_IT>
 80056d4:	4603      	mov	r3, r0
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d009      	beq.n	80056ee <UART_Start_Receive_DMA+0x86>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	2210      	movs	r2, #16
 80056de:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	2220      	movs	r2, #32
 80056e6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      return HAL_ERROR;
 80056ea:	2301      	movs	r3, #1
 80056ec:	e051      	b.n	8005792 <UART_Start_Receive_DMA+0x12a>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	691b      	ldr	r3, [r3, #16]
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d018      	beq.n	8005728 <UART_Start_Receive_DMA+0xc0>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056fe:	e853 3f00 	ldrex	r3, [r3]
 8005702:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005706:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800570a:	657b      	str	r3, [r7, #84]	@ 0x54
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	461a      	mov	r2, r3
 8005712:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005714:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005716:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005718:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800571a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800571c:	e841 2300 	strex	r3, r2, [r1]
 8005720:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8005722:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005724:	2b00      	cmp	r3, #0
 8005726:	d1e6      	bne.n	80056f6 <UART_Start_Receive_DMA+0x8e>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005728:	68fb      	ldr	r3, [r7, #12]
 800572a:	681b      	ldr	r3, [r3, #0]
 800572c:	3308      	adds	r3, #8
 800572e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005730:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005732:	e853 3f00 	ldrex	r3, [r3]
 8005736:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005738:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800573a:	f043 0301 	orr.w	r3, r3, #1
 800573e:	653b      	str	r3, [r7, #80]	@ 0x50
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	3308      	adds	r3, #8
 8005746:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8005748:	637a      	str	r2, [r7, #52]	@ 0x34
 800574a:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800574c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800574e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005750:	e841 2300 	strex	r3, r2, [r1]
 8005754:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005756:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005758:	2b00      	cmp	r3, #0
 800575a:	d1e5      	bne.n	8005728 <UART_Start_Receive_DMA+0xc0>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	3308      	adds	r3, #8
 8005762:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005764:	697b      	ldr	r3, [r7, #20]
 8005766:	e853 3f00 	ldrex	r3, [r3]
 800576a:	613b      	str	r3, [r7, #16]
   return(result);
 800576c:	693b      	ldr	r3, [r7, #16]
 800576e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005772:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	3308      	adds	r3, #8
 800577a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800577c:	623a      	str	r2, [r7, #32]
 800577e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005780:	69f9      	ldr	r1, [r7, #28]
 8005782:	6a3a      	ldr	r2, [r7, #32]
 8005784:	e841 2300 	strex	r3, r2, [r1]
 8005788:	61bb      	str	r3, [r7, #24]
   return(result);
 800578a:	69bb      	ldr	r3, [r7, #24]
 800578c:	2b00      	cmp	r3, #0
 800578e:	d1e5      	bne.n	800575c <UART_Start_Receive_DMA+0xf4>

  return HAL_OK;
 8005790:	2300      	movs	r3, #0
}
 8005792:	4618      	mov	r0, r3
 8005794:	3758      	adds	r7, #88	@ 0x58
 8005796:	46bd      	mov	sp, r7
 8005798:	bd80      	pop	{r7, pc}
 800579a:	bf00      	nop
 800579c:	080058bd 	.word	0x080058bd
 80057a0:	08005a0f 	.word	0x08005a0f
 80057a4:	08005a81 	.word	0x08005a81

080057a8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80057a8:	b480      	push	{r7}
 80057aa:	b089      	sub	sp, #36	@ 0x24
 80057ac:	af00      	add	r7, sp, #0
 80057ae:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	681b      	ldr	r3, [r3, #0]
 80057b4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	e853 3f00 	ldrex	r3, [r3]
 80057bc:	60bb      	str	r3, [r7, #8]
   return(result);
 80057be:	68bb      	ldr	r3, [r7, #8]
 80057c0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80057c4:	61fb      	str	r3, [r7, #28]
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	461a      	mov	r2, r3
 80057cc:	69fb      	ldr	r3, [r7, #28]
 80057ce:	61bb      	str	r3, [r7, #24]
 80057d0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057d2:	6979      	ldr	r1, [r7, #20]
 80057d4:	69ba      	ldr	r2, [r7, #24]
 80057d6:	e841 2300 	strex	r3, r2, [r1]
 80057da:	613b      	str	r3, [r7, #16]
   return(result);
 80057dc:	693b      	ldr	r3, [r7, #16]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d1e6      	bne.n	80057b0 <UART_EndTxTransfer+0x8>
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	2220      	movs	r2, #32
 80057e6:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 80057e8:	bf00      	nop
 80057ea:	3724      	adds	r7, #36	@ 0x24
 80057ec:	46bd      	mov	sp, r7
 80057ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f2:	4770      	bx	lr

080057f4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80057f4:	b480      	push	{r7}
 80057f6:	b095      	sub	sp, #84	@ 0x54
 80057f8:	af00      	add	r7, sp, #0
 80057fa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005802:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005804:	e853 3f00 	ldrex	r3, [r3]
 8005808:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800580a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800580c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005810:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	461a      	mov	r2, r3
 8005818:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800581a:	643b      	str	r3, [r7, #64]	@ 0x40
 800581c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800581e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005820:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005822:	e841 2300 	strex	r3, r2, [r1]
 8005826:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005828:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800582a:	2b00      	cmp	r3, #0
 800582c:	d1e6      	bne.n	80057fc <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	681b      	ldr	r3, [r3, #0]
 8005832:	3308      	adds	r3, #8
 8005834:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005836:	6a3b      	ldr	r3, [r7, #32]
 8005838:	e853 3f00 	ldrex	r3, [r3]
 800583c:	61fb      	str	r3, [r7, #28]
   return(result);
 800583e:	69fb      	ldr	r3, [r7, #28]
 8005840:	f023 0301 	bic.w	r3, r3, #1
 8005844:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	3308      	adds	r3, #8
 800584c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800584e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005850:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005852:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005854:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005856:	e841 2300 	strex	r3, r2, [r1]
 800585a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800585c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800585e:	2b00      	cmp	r3, #0
 8005860:	d1e5      	bne.n	800582e <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005866:	2b01      	cmp	r3, #1
 8005868:	d118      	bne.n	800589c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	e853 3f00 	ldrex	r3, [r3]
 8005876:	60bb      	str	r3, [r7, #8]
   return(result);
 8005878:	68bb      	ldr	r3, [r7, #8]
 800587a:	f023 0310 	bic.w	r3, r3, #16
 800587e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	681b      	ldr	r3, [r3, #0]
 8005884:	461a      	mov	r2, r3
 8005886:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005888:	61bb      	str	r3, [r7, #24]
 800588a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800588c:	6979      	ldr	r1, [r7, #20]
 800588e:	69ba      	ldr	r2, [r7, #24]
 8005890:	e841 2300 	strex	r3, r2, [r1]
 8005894:	613b      	str	r3, [r7, #16]
   return(result);
 8005896:	693b      	ldr	r3, [r7, #16]
 8005898:	2b00      	cmp	r3, #0
 800589a:	d1e6      	bne.n	800586a <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2220      	movs	r2, #32
 80058a0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2200      	movs	r2, #0
 80058a8:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	2200      	movs	r2, #0
 80058ae:	669a      	str	r2, [r3, #104]	@ 0x68
}
 80058b0:	bf00      	nop
 80058b2:	3754      	adds	r7, #84	@ 0x54
 80058b4:	46bd      	mov	sp, r7
 80058b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ba:	4770      	bx	lr

080058bc <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b09c      	sub	sp, #112	@ 0x70
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058c8:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681b      	ldr	r3, [r3, #0]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f003 0320 	and.w	r3, r3, #32
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d16d      	bne.n	80059b4 <UART_DMAReceiveCplt+0xf8>
  {
    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80058d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058de:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80058e0:	e853 3f00 	ldrex	r3, [r3]
 80058e4:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80058e6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80058e8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80058ec:	66bb      	str	r3, [r7, #104]	@ 0x68
 80058ee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	461a      	mov	r2, r3
 80058f4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80058f6:	657b      	str	r3, [r7, #84]	@ 0x54
 80058f8:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058fa:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80058fc:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80058fe:	e841 2300 	strex	r3, r2, [r1]
 8005902:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005904:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005906:	2b00      	cmp	r3, #0
 8005908:	d1e6      	bne.n	80058d8 <UART_DMAReceiveCplt+0x1c>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800590a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	3308      	adds	r3, #8
 8005910:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005912:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005914:	e853 3f00 	ldrex	r3, [r3]
 8005918:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800591a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800591c:	f023 0301 	bic.w	r3, r3, #1
 8005920:	667b      	str	r3, [r7, #100]	@ 0x64
 8005922:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	3308      	adds	r3, #8
 8005928:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800592a:	643a      	str	r2, [r7, #64]	@ 0x40
 800592c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800592e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005930:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005932:	e841 2300 	strex	r3, r2, [r1]
 8005936:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005938:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800593a:	2b00      	cmp	r3, #0
 800593c:	d1e5      	bne.n	800590a <UART_DMAReceiveCplt+0x4e>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800593e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	3308      	adds	r3, #8
 8005944:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005946:	6a3b      	ldr	r3, [r7, #32]
 8005948:	e853 3f00 	ldrex	r3, [r3]
 800594c:	61fb      	str	r3, [r7, #28]
   return(result);
 800594e:	69fb      	ldr	r3, [r7, #28]
 8005950:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005954:	663b      	str	r3, [r7, #96]	@ 0x60
 8005956:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	3308      	adds	r3, #8
 800595c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800595e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005960:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005962:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005964:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005966:	e841 2300 	strex	r3, r2, [r1]
 800596a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800596c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800596e:	2b00      	cmp	r3, #0
 8005970:	d1e5      	bne.n	800593e <UART_DMAReceiveCplt+0x82>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8005972:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005974:	2220      	movs	r2, #32
 8005976:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800597a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800597c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800597e:	2b01      	cmp	r3, #1
 8005980:	d118      	bne.n	80059b4 <UART_DMAReceiveCplt+0xf8>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005982:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005988:	68fb      	ldr	r3, [r7, #12]
 800598a:	e853 3f00 	ldrex	r3, [r3]
 800598e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005990:	68bb      	ldr	r3, [r7, #8]
 8005992:	f023 0310 	bic.w	r3, r3, #16
 8005996:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005998:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	461a      	mov	r2, r3
 800599e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80059a0:	61bb      	str	r3, [r7, #24]
 80059a2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059a4:	6979      	ldr	r1, [r7, #20]
 80059a6:	69ba      	ldr	r2, [r7, #24]
 80059a8:	e841 2300 	strex	r3, r2, [r1]
 80059ac:	613b      	str	r3, [r7, #16]
   return(result);
 80059ae:	693b      	ldr	r3, [r7, #16]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d1e6      	bne.n	8005982 <UART_DMAReceiveCplt+0xc6>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80059b4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80059b6:	2200      	movs	r2, #0
 80059b8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80059ba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80059bc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80059be:	2b01      	cmp	r3, #1
 80059c0:	d11e      	bne.n	8005a00 <UART_DMAReceiveCplt+0x144>
  {
    /* Check current nb of data still to be received on DMA side.
       DMA Normal mode, remaining nb of data will be 0
       DMA Circular mode, remaining nb of data is reset to RxXferSize */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	685b      	ldr	r3, [r3, #4]
 80059c8:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
    if (nb_remaining_rx_data < huart->RxXferSize)
 80059cc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80059ce:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80059d2:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 80059d6:	429a      	cmp	r2, r3
 80059d8:	d204      	bcs.n	80059e4 <UART_DMAReceiveCplt+0x128>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 80059da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80059dc:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 80059e0:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80059e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80059e6:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80059ea:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80059ec:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80059f0:	b29b      	uxth	r3, r3
 80059f2:	1ad3      	subs	r3, r2, r3
 80059f4:	b29b      	uxth	r3, r3
 80059f6:	4619      	mov	r1, r3
 80059f8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80059fa:	f7fc fa7f 	bl	8001efc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80059fe:	e002      	b.n	8005a06 <UART_DMAReceiveCplt+0x14a>
    HAL_UART_RxCpltCallback(huart);
 8005a00:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8005a02:	f7ff fa2f 	bl	8004e64 <HAL_UART_RxCpltCallback>
}
 8005a06:	bf00      	nop
 8005a08:	3770      	adds	r7, #112	@ 0x70
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	bd80      	pop	{r7, pc}

08005a0e <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8005a0e:	b580      	push	{r7, lr}
 8005a10:	b084      	sub	sp, #16
 8005a12:	af00      	add	r7, sp, #0
 8005a14:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a1a:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	2201      	movs	r2, #1
 8005a20:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a26:	2b01      	cmp	r3, #1
 8005a28:	d123      	bne.n	8005a72 <UART_DMARxHalfCplt+0x64>
  {
    huart->RxXferCount = huart->RxXferSize / 2U;
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005a30:	085b      	lsrs	r3, r3, #1
 8005a32:	b29a      	uxth	r2, r3
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    /* Check current nb of data still to be received on DMA side. */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	685b      	ldr	r3, [r3, #4]
 8005a40:	817b      	strh	r3, [r7, #10]
    if (nb_remaining_rx_data <= huart->RxXferSize)
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8005a48:	897a      	ldrh	r2, [r7, #10]
 8005a4a:	429a      	cmp	r2, r3
 8005a4c:	d803      	bhi.n	8005a56 <UART_DMARxHalfCplt+0x48>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	897a      	ldrh	r2, [r7, #10]
 8005a52:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005a62:	b29b      	uxth	r3, r3
 8005a64:	1ad3      	subs	r3, r2, r3
 8005a66:	b29b      	uxth	r3, r3
 8005a68:	4619      	mov	r1, r3
 8005a6a:	68f8      	ldr	r0, [r7, #12]
 8005a6c:	f7fc fa46 	bl	8001efc <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8005a70:	e002      	b.n	8005a78 <UART_DMARxHalfCplt+0x6a>
    HAL_UART_RxHalfCpltCallback(huart);
 8005a72:	68f8      	ldr	r0, [r7, #12]
 8005a74:	f7ff fa00 	bl	8004e78 <HAL_UART_RxHalfCpltCallback>
}
 8005a78:	bf00      	nop
 8005a7a:	3710      	adds	r7, #16
 8005a7c:	46bd      	mov	sp, r7
 8005a7e:	bd80      	pop	{r7, pc}

08005a80 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b086      	sub	sp, #24
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a8c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8005a8e:	697b      	ldr	r3, [r7, #20]
 8005a90:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005a92:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8005a94:	697b      	ldr	r3, [r7, #20]
 8005a96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005a9a:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8005a9c:	697b      	ldr	r3, [r7, #20]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	689b      	ldr	r3, [r3, #8]
 8005aa2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005aa6:	2b80      	cmp	r3, #128	@ 0x80
 8005aa8:	d105      	bne.n	8005ab6 <UART_DMAError+0x36>
 8005aaa:	693b      	ldr	r3, [r7, #16]
 8005aac:	2b21      	cmp	r3, #33	@ 0x21
 8005aae:	d102      	bne.n	8005ab6 <UART_DMAError+0x36>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    UART_EndTxTransfer(huart);
 8005ab0:	6978      	ldr	r0, [r7, #20]
 8005ab2:	f7ff fe79 	bl	80057a8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8005ab6:	697b      	ldr	r3, [r7, #20]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	689b      	ldr	r3, [r3, #8]
 8005abc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ac0:	2b40      	cmp	r3, #64	@ 0x40
 8005ac2:	d105      	bne.n	8005ad0 <UART_DMAError+0x50>
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	2b22      	cmp	r3, #34	@ 0x22
 8005ac8:	d102      	bne.n	8005ad0 <UART_DMAError+0x50>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    UART_EndRxTransfer(huart);
 8005aca:	6978      	ldr	r0, [r7, #20]
 8005acc:	f7ff fe92 	bl	80057f4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8005ad0:	697b      	ldr	r3, [r7, #20]
 8005ad2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005ad6:	f043 0210 	orr.w	r2, r3, #16
 8005ada:	697b      	ldr	r3, [r7, #20]
 8005adc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005ae0:	6978      	ldr	r0, [r7, #20]
 8005ae2:	f7ff f9d3 	bl	8004e8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ae6:	bf00      	nop
 8005ae8:	3718      	adds	r7, #24
 8005aea:	46bd      	mov	sp, r7
 8005aec:	bd80      	pop	{r7, pc}

08005aee <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005aee:	b580      	push	{r7, lr}
 8005af0:	b084      	sub	sp, #16
 8005af2:	af00      	add	r7, sp, #0
 8005af4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005afa:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005afc:	68f8      	ldr	r0, [r7, #12]
 8005afe:	f7ff f9c5 	bl	8004e8c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005b02:	bf00      	nop
 8005b04:	3710      	adds	r7, #16
 8005b06:	46bd      	mov	sp, r7
 8005b08:	bd80      	pop	{r7, pc}

08005b0a <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005b0a:	b580      	push	{r7, lr}
 8005b0c:	b088      	sub	sp, #32
 8005b0e:	af00      	add	r7, sp, #0
 8005b10:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b18:	68fb      	ldr	r3, [r7, #12]
 8005b1a:	e853 3f00 	ldrex	r3, [r3]
 8005b1e:	60bb      	str	r3, [r7, #8]
   return(result);
 8005b20:	68bb      	ldr	r3, [r7, #8]
 8005b22:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005b26:	61fb      	str	r3, [r7, #28]
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	461a      	mov	r2, r3
 8005b2e:	69fb      	ldr	r3, [r7, #28]
 8005b30:	61bb      	str	r3, [r7, #24]
 8005b32:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b34:	6979      	ldr	r1, [r7, #20]
 8005b36:	69ba      	ldr	r2, [r7, #24]
 8005b38:	e841 2300 	strex	r3, r2, [r1]
 8005b3c:	613b      	str	r3, [r7, #16]
   return(result);
 8005b3e:	693b      	ldr	r3, [r7, #16]
 8005b40:	2b00      	cmp	r3, #0
 8005b42:	d1e6      	bne.n	8005b12 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2220      	movs	r2, #32
 8005b48:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005b50:	6878      	ldr	r0, [r7, #4]
 8005b52:	f7ff f97d 	bl	8004e50 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005b56:	bf00      	nop
 8005b58:	3720      	adds	r7, #32
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	bd80      	pop	{r7, pc}

08005b5e <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8005b5e:	b480      	push	{r7}
 8005b60:	b083      	sub	sp, #12
 8005b62:	af00      	add	r7, sp, #0
 8005b64:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8005b66:	bf00      	nop
 8005b68:	370c      	adds	r7, #12
 8005b6a:	46bd      	mov	sp, r7
 8005b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b70:	4770      	bx	lr

08005b72 <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005b72:	b580      	push	{r7, lr}
 8005b74:	b08c      	sub	sp, #48	@ 0x30
 8005b76:	af00      	add	r7, sp, #0
 8005b78:	60f8      	str	r0, [r7, #12]
 8005b7a:	60b9      	str	r1, [r7, #8]
 8005b7c:	4613      	mov	r3, r2
 8005b7e:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005b86:	2b20      	cmp	r3, #32
 8005b88:	d142      	bne.n	8005c10 <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b8a:	68bb      	ldr	r3, [r7, #8]
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d002      	beq.n	8005b96 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8005b90:	88fb      	ldrh	r3, [r7, #6]
 8005b92:	2b00      	cmp	r3, #0
 8005b94:	d101      	bne.n	8005b9a <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8005b96:	2301      	movs	r3, #1
 8005b98:	e03b      	b.n	8005c12 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8005b9a:	68fb      	ldr	r3, [r7, #12]
 8005b9c:	2201      	movs	r2, #1
 8005b9e:	661a      	str	r2, [r3, #96]	@ 0x60
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	665a      	str	r2, [r3, #100]	@ 0x64

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8005ba6:	88fb      	ldrh	r3, [r7, #6]
 8005ba8:	461a      	mov	r2, r3
 8005baa:	68b9      	ldr	r1, [r7, #8]
 8005bac:	68f8      	ldr	r0, [r7, #12]
 8005bae:	f7ff fd5b 	bl	8005668 <UART_Start_Receive_DMA>
 8005bb2:	4603      	mov	r3, r0
 8005bb4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8005bb8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d124      	bne.n	8005c0a <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005bc4:	2b01      	cmp	r3, #1
 8005bc6:	d11d      	bne.n	8005c04 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	2210      	movs	r2, #16
 8005bce:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bd0:	68fb      	ldr	r3, [r7, #12]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bd6:	69bb      	ldr	r3, [r7, #24]
 8005bd8:	e853 3f00 	ldrex	r3, [r3]
 8005bdc:	617b      	str	r3, [r7, #20]
   return(result);
 8005bde:	697b      	ldr	r3, [r7, #20]
 8005be0:	f043 0310 	orr.w	r3, r3, #16
 8005be4:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	461a      	mov	r2, r3
 8005bec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005bee:	627b      	str	r3, [r7, #36]	@ 0x24
 8005bf0:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005bf2:	6a39      	ldr	r1, [r7, #32]
 8005bf4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bf6:	e841 2300 	strex	r3, r2, [r1]
 8005bfa:	61fb      	str	r3, [r7, #28]
   return(result);
 8005bfc:	69fb      	ldr	r3, [r7, #28]
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d1e6      	bne.n	8005bd0 <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 8005c02:	e002      	b.n	8005c0a <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8005c04:	2301      	movs	r3, #1
 8005c06:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8005c0a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8005c0e:	e000      	b.n	8005c12 <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8005c10:	2302      	movs	r3, #2
  }
}
 8005c12:	4618      	mov	r0, r3
 8005c14:	3730      	adds	r7, #48	@ 0x30
 8005c16:	46bd      	mov	sp, r7
 8005c18:	bd80      	pop	{r7, pc}

08005c1a <atoi>:
 8005c1a:	220a      	movs	r2, #10
 8005c1c:	2100      	movs	r1, #0
 8005c1e:	f000 b87b 	b.w	8005d18 <strtol>
	...

08005c24 <_strtol_l.isra.0>:
 8005c24:	2b24      	cmp	r3, #36	@ 0x24
 8005c26:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c2a:	4686      	mov	lr, r0
 8005c2c:	4690      	mov	r8, r2
 8005c2e:	d801      	bhi.n	8005c34 <_strtol_l.isra.0+0x10>
 8005c30:	2b01      	cmp	r3, #1
 8005c32:	d106      	bne.n	8005c42 <_strtol_l.isra.0+0x1e>
 8005c34:	f000 f8a4 	bl	8005d80 <__errno>
 8005c38:	2316      	movs	r3, #22
 8005c3a:	6003      	str	r3, [r0, #0]
 8005c3c:	2000      	movs	r0, #0
 8005c3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c42:	4834      	ldr	r0, [pc, #208]	@ (8005d14 <_strtol_l.isra.0+0xf0>)
 8005c44:	460d      	mov	r5, r1
 8005c46:	462a      	mov	r2, r5
 8005c48:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005c4c:	5d06      	ldrb	r6, [r0, r4]
 8005c4e:	f016 0608 	ands.w	r6, r6, #8
 8005c52:	d1f8      	bne.n	8005c46 <_strtol_l.isra.0+0x22>
 8005c54:	2c2d      	cmp	r4, #45	@ 0x2d
 8005c56:	d110      	bne.n	8005c7a <_strtol_l.isra.0+0x56>
 8005c58:	782c      	ldrb	r4, [r5, #0]
 8005c5a:	2601      	movs	r6, #1
 8005c5c:	1c95      	adds	r5, r2, #2
 8005c5e:	f033 0210 	bics.w	r2, r3, #16
 8005c62:	d115      	bne.n	8005c90 <_strtol_l.isra.0+0x6c>
 8005c64:	2c30      	cmp	r4, #48	@ 0x30
 8005c66:	d10d      	bne.n	8005c84 <_strtol_l.isra.0+0x60>
 8005c68:	782a      	ldrb	r2, [r5, #0]
 8005c6a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8005c6e:	2a58      	cmp	r2, #88	@ 0x58
 8005c70:	d108      	bne.n	8005c84 <_strtol_l.isra.0+0x60>
 8005c72:	786c      	ldrb	r4, [r5, #1]
 8005c74:	3502      	adds	r5, #2
 8005c76:	2310      	movs	r3, #16
 8005c78:	e00a      	b.n	8005c90 <_strtol_l.isra.0+0x6c>
 8005c7a:	2c2b      	cmp	r4, #43	@ 0x2b
 8005c7c:	bf04      	itt	eq
 8005c7e:	782c      	ldrbeq	r4, [r5, #0]
 8005c80:	1c95      	addeq	r5, r2, #2
 8005c82:	e7ec      	b.n	8005c5e <_strtol_l.isra.0+0x3a>
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d1f6      	bne.n	8005c76 <_strtol_l.isra.0+0x52>
 8005c88:	2c30      	cmp	r4, #48	@ 0x30
 8005c8a:	bf14      	ite	ne
 8005c8c:	230a      	movne	r3, #10
 8005c8e:	2308      	moveq	r3, #8
 8005c90:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 8005c94:	f10c 3cff 	add.w	ip, ip, #4294967295
 8005c98:	2200      	movs	r2, #0
 8005c9a:	fbbc f9f3 	udiv	r9, ip, r3
 8005c9e:	4610      	mov	r0, r2
 8005ca0:	fb03 ca19 	mls	sl, r3, r9, ip
 8005ca4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 8005ca8:	2f09      	cmp	r7, #9
 8005caa:	d80f      	bhi.n	8005ccc <_strtol_l.isra.0+0xa8>
 8005cac:	463c      	mov	r4, r7
 8005cae:	42a3      	cmp	r3, r4
 8005cb0:	dd1b      	ble.n	8005cea <_strtol_l.isra.0+0xc6>
 8005cb2:	1c57      	adds	r7, r2, #1
 8005cb4:	d007      	beq.n	8005cc6 <_strtol_l.isra.0+0xa2>
 8005cb6:	4581      	cmp	r9, r0
 8005cb8:	d314      	bcc.n	8005ce4 <_strtol_l.isra.0+0xc0>
 8005cba:	d101      	bne.n	8005cc0 <_strtol_l.isra.0+0x9c>
 8005cbc:	45a2      	cmp	sl, r4
 8005cbe:	db11      	blt.n	8005ce4 <_strtol_l.isra.0+0xc0>
 8005cc0:	fb00 4003 	mla	r0, r0, r3, r4
 8005cc4:	2201      	movs	r2, #1
 8005cc6:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005cca:	e7eb      	b.n	8005ca4 <_strtol_l.isra.0+0x80>
 8005ccc:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 8005cd0:	2f19      	cmp	r7, #25
 8005cd2:	d801      	bhi.n	8005cd8 <_strtol_l.isra.0+0xb4>
 8005cd4:	3c37      	subs	r4, #55	@ 0x37
 8005cd6:	e7ea      	b.n	8005cae <_strtol_l.isra.0+0x8a>
 8005cd8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 8005cdc:	2f19      	cmp	r7, #25
 8005cde:	d804      	bhi.n	8005cea <_strtol_l.isra.0+0xc6>
 8005ce0:	3c57      	subs	r4, #87	@ 0x57
 8005ce2:	e7e4      	b.n	8005cae <_strtol_l.isra.0+0x8a>
 8005ce4:	f04f 32ff 	mov.w	r2, #4294967295
 8005ce8:	e7ed      	b.n	8005cc6 <_strtol_l.isra.0+0xa2>
 8005cea:	1c53      	adds	r3, r2, #1
 8005cec:	d108      	bne.n	8005d00 <_strtol_l.isra.0+0xdc>
 8005cee:	2322      	movs	r3, #34	@ 0x22
 8005cf0:	f8ce 3000 	str.w	r3, [lr]
 8005cf4:	4660      	mov	r0, ip
 8005cf6:	f1b8 0f00 	cmp.w	r8, #0
 8005cfa:	d0a0      	beq.n	8005c3e <_strtol_l.isra.0+0x1a>
 8005cfc:	1e69      	subs	r1, r5, #1
 8005cfe:	e006      	b.n	8005d0e <_strtol_l.isra.0+0xea>
 8005d00:	b106      	cbz	r6, 8005d04 <_strtol_l.isra.0+0xe0>
 8005d02:	4240      	negs	r0, r0
 8005d04:	f1b8 0f00 	cmp.w	r8, #0
 8005d08:	d099      	beq.n	8005c3e <_strtol_l.isra.0+0x1a>
 8005d0a:	2a00      	cmp	r2, #0
 8005d0c:	d1f6      	bne.n	8005cfc <_strtol_l.isra.0+0xd8>
 8005d0e:	f8c8 1000 	str.w	r1, [r8]
 8005d12:	e794      	b.n	8005c3e <_strtol_l.isra.0+0x1a>
 8005d14:	08006e69 	.word	0x08006e69

08005d18 <strtol>:
 8005d18:	4613      	mov	r3, r2
 8005d1a:	460a      	mov	r2, r1
 8005d1c:	4601      	mov	r1, r0
 8005d1e:	4802      	ldr	r0, [pc, #8]	@ (8005d28 <strtol+0x10>)
 8005d20:	6800      	ldr	r0, [r0, #0]
 8005d22:	f7ff bf7f 	b.w	8005c24 <_strtol_l.isra.0>
 8005d26:	bf00      	nop
 8005d28:	2000001c 	.word	0x2000001c

08005d2c <siprintf>:
 8005d2c:	b40e      	push	{r1, r2, r3}
 8005d2e:	b510      	push	{r4, lr}
 8005d30:	b09d      	sub	sp, #116	@ 0x74
 8005d32:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005d34:	9002      	str	r0, [sp, #8]
 8005d36:	9006      	str	r0, [sp, #24]
 8005d38:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005d3c:	480a      	ldr	r0, [pc, #40]	@ (8005d68 <siprintf+0x3c>)
 8005d3e:	9107      	str	r1, [sp, #28]
 8005d40:	9104      	str	r1, [sp, #16]
 8005d42:	490a      	ldr	r1, [pc, #40]	@ (8005d6c <siprintf+0x40>)
 8005d44:	f853 2b04 	ldr.w	r2, [r3], #4
 8005d48:	9105      	str	r1, [sp, #20]
 8005d4a:	2400      	movs	r4, #0
 8005d4c:	a902      	add	r1, sp, #8
 8005d4e:	6800      	ldr	r0, [r0, #0]
 8005d50:	9301      	str	r3, [sp, #4]
 8005d52:	941b      	str	r4, [sp, #108]	@ 0x6c
 8005d54:	f000 f9a2 	bl	800609c <_svfiprintf_r>
 8005d58:	9b02      	ldr	r3, [sp, #8]
 8005d5a:	701c      	strb	r4, [r3, #0]
 8005d5c:	b01d      	add	sp, #116	@ 0x74
 8005d5e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005d62:	b003      	add	sp, #12
 8005d64:	4770      	bx	lr
 8005d66:	bf00      	nop
 8005d68:	2000001c 	.word	0x2000001c
 8005d6c:	ffff0208 	.word	0xffff0208

08005d70 <memset>:
 8005d70:	4402      	add	r2, r0
 8005d72:	4603      	mov	r3, r0
 8005d74:	4293      	cmp	r3, r2
 8005d76:	d100      	bne.n	8005d7a <memset+0xa>
 8005d78:	4770      	bx	lr
 8005d7a:	f803 1b01 	strb.w	r1, [r3], #1
 8005d7e:	e7f9      	b.n	8005d74 <memset+0x4>

08005d80 <__errno>:
 8005d80:	4b01      	ldr	r3, [pc, #4]	@ (8005d88 <__errno+0x8>)
 8005d82:	6818      	ldr	r0, [r3, #0]
 8005d84:	4770      	bx	lr
 8005d86:	bf00      	nop
 8005d88:	2000001c 	.word	0x2000001c

08005d8c <__libc_init_array>:
 8005d8c:	b570      	push	{r4, r5, r6, lr}
 8005d8e:	4d0d      	ldr	r5, [pc, #52]	@ (8005dc4 <__libc_init_array+0x38>)
 8005d90:	4c0d      	ldr	r4, [pc, #52]	@ (8005dc8 <__libc_init_array+0x3c>)
 8005d92:	1b64      	subs	r4, r4, r5
 8005d94:	10a4      	asrs	r4, r4, #2
 8005d96:	2600      	movs	r6, #0
 8005d98:	42a6      	cmp	r6, r4
 8005d9a:	d109      	bne.n	8005db0 <__libc_init_array+0x24>
 8005d9c:	4d0b      	ldr	r5, [pc, #44]	@ (8005dcc <__libc_init_array+0x40>)
 8005d9e:	4c0c      	ldr	r4, [pc, #48]	@ (8005dd0 <__libc_init_array+0x44>)
 8005da0:	f000 fc64 	bl	800666c <_init>
 8005da4:	1b64      	subs	r4, r4, r5
 8005da6:	10a4      	asrs	r4, r4, #2
 8005da8:	2600      	movs	r6, #0
 8005daa:	42a6      	cmp	r6, r4
 8005dac:	d105      	bne.n	8005dba <__libc_init_array+0x2e>
 8005dae:	bd70      	pop	{r4, r5, r6, pc}
 8005db0:	f855 3b04 	ldr.w	r3, [r5], #4
 8005db4:	4798      	blx	r3
 8005db6:	3601      	adds	r6, #1
 8005db8:	e7ee      	b.n	8005d98 <__libc_init_array+0xc>
 8005dba:	f855 3b04 	ldr.w	r3, [r5], #4
 8005dbe:	4798      	blx	r3
 8005dc0:	3601      	adds	r6, #1
 8005dc2:	e7f2      	b.n	8005daa <__libc_init_array+0x1e>
 8005dc4:	08006fa4 	.word	0x08006fa4
 8005dc8:	08006fa4 	.word	0x08006fa4
 8005dcc:	08006fa4 	.word	0x08006fa4
 8005dd0:	08006fa8 	.word	0x08006fa8

08005dd4 <__retarget_lock_acquire_recursive>:
 8005dd4:	4770      	bx	lr

08005dd6 <__retarget_lock_release_recursive>:
 8005dd6:	4770      	bx	lr

08005dd8 <memcpy>:
 8005dd8:	440a      	add	r2, r1
 8005dda:	4291      	cmp	r1, r2
 8005ddc:	f100 33ff 	add.w	r3, r0, #4294967295
 8005de0:	d100      	bne.n	8005de4 <memcpy+0xc>
 8005de2:	4770      	bx	lr
 8005de4:	b510      	push	{r4, lr}
 8005de6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005dea:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005dee:	4291      	cmp	r1, r2
 8005df0:	d1f9      	bne.n	8005de6 <memcpy+0xe>
 8005df2:	bd10      	pop	{r4, pc}

08005df4 <_free_r>:
 8005df4:	b538      	push	{r3, r4, r5, lr}
 8005df6:	4605      	mov	r5, r0
 8005df8:	2900      	cmp	r1, #0
 8005dfa:	d041      	beq.n	8005e80 <_free_r+0x8c>
 8005dfc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005e00:	1f0c      	subs	r4, r1, #4
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	bfb8      	it	lt
 8005e06:	18e4      	addlt	r4, r4, r3
 8005e08:	f000 f8e0 	bl	8005fcc <__malloc_lock>
 8005e0c:	4a1d      	ldr	r2, [pc, #116]	@ (8005e84 <_free_r+0x90>)
 8005e0e:	6813      	ldr	r3, [r2, #0]
 8005e10:	b933      	cbnz	r3, 8005e20 <_free_r+0x2c>
 8005e12:	6063      	str	r3, [r4, #4]
 8005e14:	6014      	str	r4, [r2, #0]
 8005e16:	4628      	mov	r0, r5
 8005e18:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005e1c:	f000 b8dc 	b.w	8005fd8 <__malloc_unlock>
 8005e20:	42a3      	cmp	r3, r4
 8005e22:	d908      	bls.n	8005e36 <_free_r+0x42>
 8005e24:	6820      	ldr	r0, [r4, #0]
 8005e26:	1821      	adds	r1, r4, r0
 8005e28:	428b      	cmp	r3, r1
 8005e2a:	bf01      	itttt	eq
 8005e2c:	6819      	ldreq	r1, [r3, #0]
 8005e2e:	685b      	ldreq	r3, [r3, #4]
 8005e30:	1809      	addeq	r1, r1, r0
 8005e32:	6021      	streq	r1, [r4, #0]
 8005e34:	e7ed      	b.n	8005e12 <_free_r+0x1e>
 8005e36:	461a      	mov	r2, r3
 8005e38:	685b      	ldr	r3, [r3, #4]
 8005e3a:	b10b      	cbz	r3, 8005e40 <_free_r+0x4c>
 8005e3c:	42a3      	cmp	r3, r4
 8005e3e:	d9fa      	bls.n	8005e36 <_free_r+0x42>
 8005e40:	6811      	ldr	r1, [r2, #0]
 8005e42:	1850      	adds	r0, r2, r1
 8005e44:	42a0      	cmp	r0, r4
 8005e46:	d10b      	bne.n	8005e60 <_free_r+0x6c>
 8005e48:	6820      	ldr	r0, [r4, #0]
 8005e4a:	4401      	add	r1, r0
 8005e4c:	1850      	adds	r0, r2, r1
 8005e4e:	4283      	cmp	r3, r0
 8005e50:	6011      	str	r1, [r2, #0]
 8005e52:	d1e0      	bne.n	8005e16 <_free_r+0x22>
 8005e54:	6818      	ldr	r0, [r3, #0]
 8005e56:	685b      	ldr	r3, [r3, #4]
 8005e58:	6053      	str	r3, [r2, #4]
 8005e5a:	4408      	add	r0, r1
 8005e5c:	6010      	str	r0, [r2, #0]
 8005e5e:	e7da      	b.n	8005e16 <_free_r+0x22>
 8005e60:	d902      	bls.n	8005e68 <_free_r+0x74>
 8005e62:	230c      	movs	r3, #12
 8005e64:	602b      	str	r3, [r5, #0]
 8005e66:	e7d6      	b.n	8005e16 <_free_r+0x22>
 8005e68:	6820      	ldr	r0, [r4, #0]
 8005e6a:	1821      	adds	r1, r4, r0
 8005e6c:	428b      	cmp	r3, r1
 8005e6e:	bf04      	itt	eq
 8005e70:	6819      	ldreq	r1, [r3, #0]
 8005e72:	685b      	ldreq	r3, [r3, #4]
 8005e74:	6063      	str	r3, [r4, #4]
 8005e76:	bf04      	itt	eq
 8005e78:	1809      	addeq	r1, r1, r0
 8005e7a:	6021      	streq	r1, [r4, #0]
 8005e7c:	6054      	str	r4, [r2, #4]
 8005e7e:	e7ca      	b.n	8005e16 <_free_r+0x22>
 8005e80:	bd38      	pop	{r3, r4, r5, pc}
 8005e82:	bf00      	nop
 8005e84:	200009a0 	.word	0x200009a0

08005e88 <sbrk_aligned>:
 8005e88:	b570      	push	{r4, r5, r6, lr}
 8005e8a:	4e0f      	ldr	r6, [pc, #60]	@ (8005ec8 <sbrk_aligned+0x40>)
 8005e8c:	460c      	mov	r4, r1
 8005e8e:	6831      	ldr	r1, [r6, #0]
 8005e90:	4605      	mov	r5, r0
 8005e92:	b911      	cbnz	r1, 8005e9a <sbrk_aligned+0x12>
 8005e94:	f000 fba4 	bl	80065e0 <_sbrk_r>
 8005e98:	6030      	str	r0, [r6, #0]
 8005e9a:	4621      	mov	r1, r4
 8005e9c:	4628      	mov	r0, r5
 8005e9e:	f000 fb9f 	bl	80065e0 <_sbrk_r>
 8005ea2:	1c43      	adds	r3, r0, #1
 8005ea4:	d103      	bne.n	8005eae <sbrk_aligned+0x26>
 8005ea6:	f04f 34ff 	mov.w	r4, #4294967295
 8005eaa:	4620      	mov	r0, r4
 8005eac:	bd70      	pop	{r4, r5, r6, pc}
 8005eae:	1cc4      	adds	r4, r0, #3
 8005eb0:	f024 0403 	bic.w	r4, r4, #3
 8005eb4:	42a0      	cmp	r0, r4
 8005eb6:	d0f8      	beq.n	8005eaa <sbrk_aligned+0x22>
 8005eb8:	1a21      	subs	r1, r4, r0
 8005eba:	4628      	mov	r0, r5
 8005ebc:	f000 fb90 	bl	80065e0 <_sbrk_r>
 8005ec0:	3001      	adds	r0, #1
 8005ec2:	d1f2      	bne.n	8005eaa <sbrk_aligned+0x22>
 8005ec4:	e7ef      	b.n	8005ea6 <sbrk_aligned+0x1e>
 8005ec6:	bf00      	nop
 8005ec8:	2000099c 	.word	0x2000099c

08005ecc <_malloc_r>:
 8005ecc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005ed0:	1ccd      	adds	r5, r1, #3
 8005ed2:	f025 0503 	bic.w	r5, r5, #3
 8005ed6:	3508      	adds	r5, #8
 8005ed8:	2d0c      	cmp	r5, #12
 8005eda:	bf38      	it	cc
 8005edc:	250c      	movcc	r5, #12
 8005ede:	2d00      	cmp	r5, #0
 8005ee0:	4606      	mov	r6, r0
 8005ee2:	db01      	blt.n	8005ee8 <_malloc_r+0x1c>
 8005ee4:	42a9      	cmp	r1, r5
 8005ee6:	d904      	bls.n	8005ef2 <_malloc_r+0x26>
 8005ee8:	230c      	movs	r3, #12
 8005eea:	6033      	str	r3, [r6, #0]
 8005eec:	2000      	movs	r0, #0
 8005eee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005ef2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005fc8 <_malloc_r+0xfc>
 8005ef6:	f000 f869 	bl	8005fcc <__malloc_lock>
 8005efa:	f8d8 3000 	ldr.w	r3, [r8]
 8005efe:	461c      	mov	r4, r3
 8005f00:	bb44      	cbnz	r4, 8005f54 <_malloc_r+0x88>
 8005f02:	4629      	mov	r1, r5
 8005f04:	4630      	mov	r0, r6
 8005f06:	f7ff ffbf 	bl	8005e88 <sbrk_aligned>
 8005f0a:	1c43      	adds	r3, r0, #1
 8005f0c:	4604      	mov	r4, r0
 8005f0e:	d158      	bne.n	8005fc2 <_malloc_r+0xf6>
 8005f10:	f8d8 4000 	ldr.w	r4, [r8]
 8005f14:	4627      	mov	r7, r4
 8005f16:	2f00      	cmp	r7, #0
 8005f18:	d143      	bne.n	8005fa2 <_malloc_r+0xd6>
 8005f1a:	2c00      	cmp	r4, #0
 8005f1c:	d04b      	beq.n	8005fb6 <_malloc_r+0xea>
 8005f1e:	6823      	ldr	r3, [r4, #0]
 8005f20:	4639      	mov	r1, r7
 8005f22:	4630      	mov	r0, r6
 8005f24:	eb04 0903 	add.w	r9, r4, r3
 8005f28:	f000 fb5a 	bl	80065e0 <_sbrk_r>
 8005f2c:	4581      	cmp	r9, r0
 8005f2e:	d142      	bne.n	8005fb6 <_malloc_r+0xea>
 8005f30:	6821      	ldr	r1, [r4, #0]
 8005f32:	1a6d      	subs	r5, r5, r1
 8005f34:	4629      	mov	r1, r5
 8005f36:	4630      	mov	r0, r6
 8005f38:	f7ff ffa6 	bl	8005e88 <sbrk_aligned>
 8005f3c:	3001      	adds	r0, #1
 8005f3e:	d03a      	beq.n	8005fb6 <_malloc_r+0xea>
 8005f40:	6823      	ldr	r3, [r4, #0]
 8005f42:	442b      	add	r3, r5
 8005f44:	6023      	str	r3, [r4, #0]
 8005f46:	f8d8 3000 	ldr.w	r3, [r8]
 8005f4a:	685a      	ldr	r2, [r3, #4]
 8005f4c:	bb62      	cbnz	r2, 8005fa8 <_malloc_r+0xdc>
 8005f4e:	f8c8 7000 	str.w	r7, [r8]
 8005f52:	e00f      	b.n	8005f74 <_malloc_r+0xa8>
 8005f54:	6822      	ldr	r2, [r4, #0]
 8005f56:	1b52      	subs	r2, r2, r5
 8005f58:	d420      	bmi.n	8005f9c <_malloc_r+0xd0>
 8005f5a:	2a0b      	cmp	r2, #11
 8005f5c:	d917      	bls.n	8005f8e <_malloc_r+0xc2>
 8005f5e:	1961      	adds	r1, r4, r5
 8005f60:	42a3      	cmp	r3, r4
 8005f62:	6025      	str	r5, [r4, #0]
 8005f64:	bf18      	it	ne
 8005f66:	6059      	strne	r1, [r3, #4]
 8005f68:	6863      	ldr	r3, [r4, #4]
 8005f6a:	bf08      	it	eq
 8005f6c:	f8c8 1000 	streq.w	r1, [r8]
 8005f70:	5162      	str	r2, [r4, r5]
 8005f72:	604b      	str	r3, [r1, #4]
 8005f74:	4630      	mov	r0, r6
 8005f76:	f000 f82f 	bl	8005fd8 <__malloc_unlock>
 8005f7a:	f104 000b 	add.w	r0, r4, #11
 8005f7e:	1d23      	adds	r3, r4, #4
 8005f80:	f020 0007 	bic.w	r0, r0, #7
 8005f84:	1ac2      	subs	r2, r0, r3
 8005f86:	bf1c      	itt	ne
 8005f88:	1a1b      	subne	r3, r3, r0
 8005f8a:	50a3      	strne	r3, [r4, r2]
 8005f8c:	e7af      	b.n	8005eee <_malloc_r+0x22>
 8005f8e:	6862      	ldr	r2, [r4, #4]
 8005f90:	42a3      	cmp	r3, r4
 8005f92:	bf0c      	ite	eq
 8005f94:	f8c8 2000 	streq.w	r2, [r8]
 8005f98:	605a      	strne	r2, [r3, #4]
 8005f9a:	e7eb      	b.n	8005f74 <_malloc_r+0xa8>
 8005f9c:	4623      	mov	r3, r4
 8005f9e:	6864      	ldr	r4, [r4, #4]
 8005fa0:	e7ae      	b.n	8005f00 <_malloc_r+0x34>
 8005fa2:	463c      	mov	r4, r7
 8005fa4:	687f      	ldr	r7, [r7, #4]
 8005fa6:	e7b6      	b.n	8005f16 <_malloc_r+0x4a>
 8005fa8:	461a      	mov	r2, r3
 8005faa:	685b      	ldr	r3, [r3, #4]
 8005fac:	42a3      	cmp	r3, r4
 8005fae:	d1fb      	bne.n	8005fa8 <_malloc_r+0xdc>
 8005fb0:	2300      	movs	r3, #0
 8005fb2:	6053      	str	r3, [r2, #4]
 8005fb4:	e7de      	b.n	8005f74 <_malloc_r+0xa8>
 8005fb6:	230c      	movs	r3, #12
 8005fb8:	6033      	str	r3, [r6, #0]
 8005fba:	4630      	mov	r0, r6
 8005fbc:	f000 f80c 	bl	8005fd8 <__malloc_unlock>
 8005fc0:	e794      	b.n	8005eec <_malloc_r+0x20>
 8005fc2:	6005      	str	r5, [r0, #0]
 8005fc4:	e7d6      	b.n	8005f74 <_malloc_r+0xa8>
 8005fc6:	bf00      	nop
 8005fc8:	200009a0 	.word	0x200009a0

08005fcc <__malloc_lock>:
 8005fcc:	4801      	ldr	r0, [pc, #4]	@ (8005fd4 <__malloc_lock+0x8>)
 8005fce:	f7ff bf01 	b.w	8005dd4 <__retarget_lock_acquire_recursive>
 8005fd2:	bf00      	nop
 8005fd4:	20000998 	.word	0x20000998

08005fd8 <__malloc_unlock>:
 8005fd8:	4801      	ldr	r0, [pc, #4]	@ (8005fe0 <__malloc_unlock+0x8>)
 8005fda:	f7ff befc 	b.w	8005dd6 <__retarget_lock_release_recursive>
 8005fde:	bf00      	nop
 8005fe0:	20000998 	.word	0x20000998

08005fe4 <__ssputs_r>:
 8005fe4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005fe8:	688e      	ldr	r6, [r1, #8]
 8005fea:	461f      	mov	r7, r3
 8005fec:	42be      	cmp	r6, r7
 8005fee:	680b      	ldr	r3, [r1, #0]
 8005ff0:	4682      	mov	sl, r0
 8005ff2:	460c      	mov	r4, r1
 8005ff4:	4690      	mov	r8, r2
 8005ff6:	d82d      	bhi.n	8006054 <__ssputs_r+0x70>
 8005ff8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005ffc:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006000:	d026      	beq.n	8006050 <__ssputs_r+0x6c>
 8006002:	6965      	ldr	r5, [r4, #20]
 8006004:	6909      	ldr	r1, [r1, #16]
 8006006:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800600a:	eba3 0901 	sub.w	r9, r3, r1
 800600e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006012:	1c7b      	adds	r3, r7, #1
 8006014:	444b      	add	r3, r9
 8006016:	106d      	asrs	r5, r5, #1
 8006018:	429d      	cmp	r5, r3
 800601a:	bf38      	it	cc
 800601c:	461d      	movcc	r5, r3
 800601e:	0553      	lsls	r3, r2, #21
 8006020:	d527      	bpl.n	8006072 <__ssputs_r+0x8e>
 8006022:	4629      	mov	r1, r5
 8006024:	f7ff ff52 	bl	8005ecc <_malloc_r>
 8006028:	4606      	mov	r6, r0
 800602a:	b360      	cbz	r0, 8006086 <__ssputs_r+0xa2>
 800602c:	6921      	ldr	r1, [r4, #16]
 800602e:	464a      	mov	r2, r9
 8006030:	f7ff fed2 	bl	8005dd8 <memcpy>
 8006034:	89a3      	ldrh	r3, [r4, #12]
 8006036:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800603a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800603e:	81a3      	strh	r3, [r4, #12]
 8006040:	6126      	str	r6, [r4, #16]
 8006042:	6165      	str	r5, [r4, #20]
 8006044:	444e      	add	r6, r9
 8006046:	eba5 0509 	sub.w	r5, r5, r9
 800604a:	6026      	str	r6, [r4, #0]
 800604c:	60a5      	str	r5, [r4, #8]
 800604e:	463e      	mov	r6, r7
 8006050:	42be      	cmp	r6, r7
 8006052:	d900      	bls.n	8006056 <__ssputs_r+0x72>
 8006054:	463e      	mov	r6, r7
 8006056:	6820      	ldr	r0, [r4, #0]
 8006058:	4632      	mov	r2, r6
 800605a:	4641      	mov	r1, r8
 800605c:	f000 faa6 	bl	80065ac <memmove>
 8006060:	68a3      	ldr	r3, [r4, #8]
 8006062:	1b9b      	subs	r3, r3, r6
 8006064:	60a3      	str	r3, [r4, #8]
 8006066:	6823      	ldr	r3, [r4, #0]
 8006068:	4433      	add	r3, r6
 800606a:	6023      	str	r3, [r4, #0]
 800606c:	2000      	movs	r0, #0
 800606e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006072:	462a      	mov	r2, r5
 8006074:	f000 fac4 	bl	8006600 <_realloc_r>
 8006078:	4606      	mov	r6, r0
 800607a:	2800      	cmp	r0, #0
 800607c:	d1e0      	bne.n	8006040 <__ssputs_r+0x5c>
 800607e:	6921      	ldr	r1, [r4, #16]
 8006080:	4650      	mov	r0, sl
 8006082:	f7ff feb7 	bl	8005df4 <_free_r>
 8006086:	230c      	movs	r3, #12
 8006088:	f8ca 3000 	str.w	r3, [sl]
 800608c:	89a3      	ldrh	r3, [r4, #12]
 800608e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006092:	81a3      	strh	r3, [r4, #12]
 8006094:	f04f 30ff 	mov.w	r0, #4294967295
 8006098:	e7e9      	b.n	800606e <__ssputs_r+0x8a>
	...

0800609c <_svfiprintf_r>:
 800609c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060a0:	4698      	mov	r8, r3
 80060a2:	898b      	ldrh	r3, [r1, #12]
 80060a4:	061b      	lsls	r3, r3, #24
 80060a6:	b09d      	sub	sp, #116	@ 0x74
 80060a8:	4607      	mov	r7, r0
 80060aa:	460d      	mov	r5, r1
 80060ac:	4614      	mov	r4, r2
 80060ae:	d510      	bpl.n	80060d2 <_svfiprintf_r+0x36>
 80060b0:	690b      	ldr	r3, [r1, #16]
 80060b2:	b973      	cbnz	r3, 80060d2 <_svfiprintf_r+0x36>
 80060b4:	2140      	movs	r1, #64	@ 0x40
 80060b6:	f7ff ff09 	bl	8005ecc <_malloc_r>
 80060ba:	6028      	str	r0, [r5, #0]
 80060bc:	6128      	str	r0, [r5, #16]
 80060be:	b930      	cbnz	r0, 80060ce <_svfiprintf_r+0x32>
 80060c0:	230c      	movs	r3, #12
 80060c2:	603b      	str	r3, [r7, #0]
 80060c4:	f04f 30ff 	mov.w	r0, #4294967295
 80060c8:	b01d      	add	sp, #116	@ 0x74
 80060ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80060ce:	2340      	movs	r3, #64	@ 0x40
 80060d0:	616b      	str	r3, [r5, #20]
 80060d2:	2300      	movs	r3, #0
 80060d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80060d6:	2320      	movs	r3, #32
 80060d8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80060dc:	f8cd 800c 	str.w	r8, [sp, #12]
 80060e0:	2330      	movs	r3, #48	@ 0x30
 80060e2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006280 <_svfiprintf_r+0x1e4>
 80060e6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80060ea:	f04f 0901 	mov.w	r9, #1
 80060ee:	4623      	mov	r3, r4
 80060f0:	469a      	mov	sl, r3
 80060f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80060f6:	b10a      	cbz	r2, 80060fc <_svfiprintf_r+0x60>
 80060f8:	2a25      	cmp	r2, #37	@ 0x25
 80060fa:	d1f9      	bne.n	80060f0 <_svfiprintf_r+0x54>
 80060fc:	ebba 0b04 	subs.w	fp, sl, r4
 8006100:	d00b      	beq.n	800611a <_svfiprintf_r+0x7e>
 8006102:	465b      	mov	r3, fp
 8006104:	4622      	mov	r2, r4
 8006106:	4629      	mov	r1, r5
 8006108:	4638      	mov	r0, r7
 800610a:	f7ff ff6b 	bl	8005fe4 <__ssputs_r>
 800610e:	3001      	adds	r0, #1
 8006110:	f000 80a7 	beq.w	8006262 <_svfiprintf_r+0x1c6>
 8006114:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006116:	445a      	add	r2, fp
 8006118:	9209      	str	r2, [sp, #36]	@ 0x24
 800611a:	f89a 3000 	ldrb.w	r3, [sl]
 800611e:	2b00      	cmp	r3, #0
 8006120:	f000 809f 	beq.w	8006262 <_svfiprintf_r+0x1c6>
 8006124:	2300      	movs	r3, #0
 8006126:	f04f 32ff 	mov.w	r2, #4294967295
 800612a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800612e:	f10a 0a01 	add.w	sl, sl, #1
 8006132:	9304      	str	r3, [sp, #16]
 8006134:	9307      	str	r3, [sp, #28]
 8006136:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800613a:	931a      	str	r3, [sp, #104]	@ 0x68
 800613c:	4654      	mov	r4, sl
 800613e:	2205      	movs	r2, #5
 8006140:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006144:	484e      	ldr	r0, [pc, #312]	@ (8006280 <_svfiprintf_r+0x1e4>)
 8006146:	f7fa f84b 	bl	80001e0 <memchr>
 800614a:	9a04      	ldr	r2, [sp, #16]
 800614c:	b9d8      	cbnz	r0, 8006186 <_svfiprintf_r+0xea>
 800614e:	06d0      	lsls	r0, r2, #27
 8006150:	bf44      	itt	mi
 8006152:	2320      	movmi	r3, #32
 8006154:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006158:	0711      	lsls	r1, r2, #28
 800615a:	bf44      	itt	mi
 800615c:	232b      	movmi	r3, #43	@ 0x2b
 800615e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006162:	f89a 3000 	ldrb.w	r3, [sl]
 8006166:	2b2a      	cmp	r3, #42	@ 0x2a
 8006168:	d015      	beq.n	8006196 <_svfiprintf_r+0xfa>
 800616a:	9a07      	ldr	r2, [sp, #28]
 800616c:	4654      	mov	r4, sl
 800616e:	2000      	movs	r0, #0
 8006170:	f04f 0c0a 	mov.w	ip, #10
 8006174:	4621      	mov	r1, r4
 8006176:	f811 3b01 	ldrb.w	r3, [r1], #1
 800617a:	3b30      	subs	r3, #48	@ 0x30
 800617c:	2b09      	cmp	r3, #9
 800617e:	d94b      	bls.n	8006218 <_svfiprintf_r+0x17c>
 8006180:	b1b0      	cbz	r0, 80061b0 <_svfiprintf_r+0x114>
 8006182:	9207      	str	r2, [sp, #28]
 8006184:	e014      	b.n	80061b0 <_svfiprintf_r+0x114>
 8006186:	eba0 0308 	sub.w	r3, r0, r8
 800618a:	fa09 f303 	lsl.w	r3, r9, r3
 800618e:	4313      	orrs	r3, r2
 8006190:	9304      	str	r3, [sp, #16]
 8006192:	46a2      	mov	sl, r4
 8006194:	e7d2      	b.n	800613c <_svfiprintf_r+0xa0>
 8006196:	9b03      	ldr	r3, [sp, #12]
 8006198:	1d19      	adds	r1, r3, #4
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	9103      	str	r1, [sp, #12]
 800619e:	2b00      	cmp	r3, #0
 80061a0:	bfbb      	ittet	lt
 80061a2:	425b      	neglt	r3, r3
 80061a4:	f042 0202 	orrlt.w	r2, r2, #2
 80061a8:	9307      	strge	r3, [sp, #28]
 80061aa:	9307      	strlt	r3, [sp, #28]
 80061ac:	bfb8      	it	lt
 80061ae:	9204      	strlt	r2, [sp, #16]
 80061b0:	7823      	ldrb	r3, [r4, #0]
 80061b2:	2b2e      	cmp	r3, #46	@ 0x2e
 80061b4:	d10a      	bne.n	80061cc <_svfiprintf_r+0x130>
 80061b6:	7863      	ldrb	r3, [r4, #1]
 80061b8:	2b2a      	cmp	r3, #42	@ 0x2a
 80061ba:	d132      	bne.n	8006222 <_svfiprintf_r+0x186>
 80061bc:	9b03      	ldr	r3, [sp, #12]
 80061be:	1d1a      	adds	r2, r3, #4
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	9203      	str	r2, [sp, #12]
 80061c4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80061c8:	3402      	adds	r4, #2
 80061ca:	9305      	str	r3, [sp, #20]
 80061cc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006290 <_svfiprintf_r+0x1f4>
 80061d0:	7821      	ldrb	r1, [r4, #0]
 80061d2:	2203      	movs	r2, #3
 80061d4:	4650      	mov	r0, sl
 80061d6:	f7fa f803 	bl	80001e0 <memchr>
 80061da:	b138      	cbz	r0, 80061ec <_svfiprintf_r+0x150>
 80061dc:	9b04      	ldr	r3, [sp, #16]
 80061de:	eba0 000a 	sub.w	r0, r0, sl
 80061e2:	2240      	movs	r2, #64	@ 0x40
 80061e4:	4082      	lsls	r2, r0
 80061e6:	4313      	orrs	r3, r2
 80061e8:	3401      	adds	r4, #1
 80061ea:	9304      	str	r3, [sp, #16]
 80061ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061f0:	4824      	ldr	r0, [pc, #144]	@ (8006284 <_svfiprintf_r+0x1e8>)
 80061f2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80061f6:	2206      	movs	r2, #6
 80061f8:	f7f9 fff2 	bl	80001e0 <memchr>
 80061fc:	2800      	cmp	r0, #0
 80061fe:	d036      	beq.n	800626e <_svfiprintf_r+0x1d2>
 8006200:	4b21      	ldr	r3, [pc, #132]	@ (8006288 <_svfiprintf_r+0x1ec>)
 8006202:	bb1b      	cbnz	r3, 800624c <_svfiprintf_r+0x1b0>
 8006204:	9b03      	ldr	r3, [sp, #12]
 8006206:	3307      	adds	r3, #7
 8006208:	f023 0307 	bic.w	r3, r3, #7
 800620c:	3308      	adds	r3, #8
 800620e:	9303      	str	r3, [sp, #12]
 8006210:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006212:	4433      	add	r3, r6
 8006214:	9309      	str	r3, [sp, #36]	@ 0x24
 8006216:	e76a      	b.n	80060ee <_svfiprintf_r+0x52>
 8006218:	fb0c 3202 	mla	r2, ip, r2, r3
 800621c:	460c      	mov	r4, r1
 800621e:	2001      	movs	r0, #1
 8006220:	e7a8      	b.n	8006174 <_svfiprintf_r+0xd8>
 8006222:	2300      	movs	r3, #0
 8006224:	3401      	adds	r4, #1
 8006226:	9305      	str	r3, [sp, #20]
 8006228:	4619      	mov	r1, r3
 800622a:	f04f 0c0a 	mov.w	ip, #10
 800622e:	4620      	mov	r0, r4
 8006230:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006234:	3a30      	subs	r2, #48	@ 0x30
 8006236:	2a09      	cmp	r2, #9
 8006238:	d903      	bls.n	8006242 <_svfiprintf_r+0x1a6>
 800623a:	2b00      	cmp	r3, #0
 800623c:	d0c6      	beq.n	80061cc <_svfiprintf_r+0x130>
 800623e:	9105      	str	r1, [sp, #20]
 8006240:	e7c4      	b.n	80061cc <_svfiprintf_r+0x130>
 8006242:	fb0c 2101 	mla	r1, ip, r1, r2
 8006246:	4604      	mov	r4, r0
 8006248:	2301      	movs	r3, #1
 800624a:	e7f0      	b.n	800622e <_svfiprintf_r+0x192>
 800624c:	ab03      	add	r3, sp, #12
 800624e:	9300      	str	r3, [sp, #0]
 8006250:	462a      	mov	r2, r5
 8006252:	4b0e      	ldr	r3, [pc, #56]	@ (800628c <_svfiprintf_r+0x1f0>)
 8006254:	a904      	add	r1, sp, #16
 8006256:	4638      	mov	r0, r7
 8006258:	f3af 8000 	nop.w
 800625c:	1c42      	adds	r2, r0, #1
 800625e:	4606      	mov	r6, r0
 8006260:	d1d6      	bne.n	8006210 <_svfiprintf_r+0x174>
 8006262:	89ab      	ldrh	r3, [r5, #12]
 8006264:	065b      	lsls	r3, r3, #25
 8006266:	f53f af2d 	bmi.w	80060c4 <_svfiprintf_r+0x28>
 800626a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800626c:	e72c      	b.n	80060c8 <_svfiprintf_r+0x2c>
 800626e:	ab03      	add	r3, sp, #12
 8006270:	9300      	str	r3, [sp, #0]
 8006272:	462a      	mov	r2, r5
 8006274:	4b05      	ldr	r3, [pc, #20]	@ (800628c <_svfiprintf_r+0x1f0>)
 8006276:	a904      	add	r1, sp, #16
 8006278:	4638      	mov	r0, r7
 800627a:	f000 f879 	bl	8006370 <_printf_i>
 800627e:	e7ed      	b.n	800625c <_svfiprintf_r+0x1c0>
 8006280:	08006f69 	.word	0x08006f69
 8006284:	08006f73 	.word	0x08006f73
 8006288:	00000000 	.word	0x00000000
 800628c:	08005fe5 	.word	0x08005fe5
 8006290:	08006f6f 	.word	0x08006f6f

08006294 <_printf_common>:
 8006294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006298:	4616      	mov	r6, r2
 800629a:	4698      	mov	r8, r3
 800629c:	688a      	ldr	r2, [r1, #8]
 800629e:	690b      	ldr	r3, [r1, #16]
 80062a0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80062a4:	4293      	cmp	r3, r2
 80062a6:	bfb8      	it	lt
 80062a8:	4613      	movlt	r3, r2
 80062aa:	6033      	str	r3, [r6, #0]
 80062ac:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80062b0:	4607      	mov	r7, r0
 80062b2:	460c      	mov	r4, r1
 80062b4:	b10a      	cbz	r2, 80062ba <_printf_common+0x26>
 80062b6:	3301      	adds	r3, #1
 80062b8:	6033      	str	r3, [r6, #0]
 80062ba:	6823      	ldr	r3, [r4, #0]
 80062bc:	0699      	lsls	r1, r3, #26
 80062be:	bf42      	ittt	mi
 80062c0:	6833      	ldrmi	r3, [r6, #0]
 80062c2:	3302      	addmi	r3, #2
 80062c4:	6033      	strmi	r3, [r6, #0]
 80062c6:	6825      	ldr	r5, [r4, #0]
 80062c8:	f015 0506 	ands.w	r5, r5, #6
 80062cc:	d106      	bne.n	80062dc <_printf_common+0x48>
 80062ce:	f104 0a19 	add.w	sl, r4, #25
 80062d2:	68e3      	ldr	r3, [r4, #12]
 80062d4:	6832      	ldr	r2, [r6, #0]
 80062d6:	1a9b      	subs	r3, r3, r2
 80062d8:	42ab      	cmp	r3, r5
 80062da:	dc26      	bgt.n	800632a <_printf_common+0x96>
 80062dc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80062e0:	6822      	ldr	r2, [r4, #0]
 80062e2:	3b00      	subs	r3, #0
 80062e4:	bf18      	it	ne
 80062e6:	2301      	movne	r3, #1
 80062e8:	0692      	lsls	r2, r2, #26
 80062ea:	d42b      	bmi.n	8006344 <_printf_common+0xb0>
 80062ec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80062f0:	4641      	mov	r1, r8
 80062f2:	4638      	mov	r0, r7
 80062f4:	47c8      	blx	r9
 80062f6:	3001      	adds	r0, #1
 80062f8:	d01e      	beq.n	8006338 <_printf_common+0xa4>
 80062fa:	6823      	ldr	r3, [r4, #0]
 80062fc:	6922      	ldr	r2, [r4, #16]
 80062fe:	f003 0306 	and.w	r3, r3, #6
 8006302:	2b04      	cmp	r3, #4
 8006304:	bf02      	ittt	eq
 8006306:	68e5      	ldreq	r5, [r4, #12]
 8006308:	6833      	ldreq	r3, [r6, #0]
 800630a:	1aed      	subeq	r5, r5, r3
 800630c:	68a3      	ldr	r3, [r4, #8]
 800630e:	bf0c      	ite	eq
 8006310:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006314:	2500      	movne	r5, #0
 8006316:	4293      	cmp	r3, r2
 8006318:	bfc4      	itt	gt
 800631a:	1a9b      	subgt	r3, r3, r2
 800631c:	18ed      	addgt	r5, r5, r3
 800631e:	2600      	movs	r6, #0
 8006320:	341a      	adds	r4, #26
 8006322:	42b5      	cmp	r5, r6
 8006324:	d11a      	bne.n	800635c <_printf_common+0xc8>
 8006326:	2000      	movs	r0, #0
 8006328:	e008      	b.n	800633c <_printf_common+0xa8>
 800632a:	2301      	movs	r3, #1
 800632c:	4652      	mov	r2, sl
 800632e:	4641      	mov	r1, r8
 8006330:	4638      	mov	r0, r7
 8006332:	47c8      	blx	r9
 8006334:	3001      	adds	r0, #1
 8006336:	d103      	bne.n	8006340 <_printf_common+0xac>
 8006338:	f04f 30ff 	mov.w	r0, #4294967295
 800633c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006340:	3501      	adds	r5, #1
 8006342:	e7c6      	b.n	80062d2 <_printf_common+0x3e>
 8006344:	18e1      	adds	r1, r4, r3
 8006346:	1c5a      	adds	r2, r3, #1
 8006348:	2030      	movs	r0, #48	@ 0x30
 800634a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800634e:	4422      	add	r2, r4
 8006350:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006354:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006358:	3302      	adds	r3, #2
 800635a:	e7c7      	b.n	80062ec <_printf_common+0x58>
 800635c:	2301      	movs	r3, #1
 800635e:	4622      	mov	r2, r4
 8006360:	4641      	mov	r1, r8
 8006362:	4638      	mov	r0, r7
 8006364:	47c8      	blx	r9
 8006366:	3001      	adds	r0, #1
 8006368:	d0e6      	beq.n	8006338 <_printf_common+0xa4>
 800636a:	3601      	adds	r6, #1
 800636c:	e7d9      	b.n	8006322 <_printf_common+0x8e>
	...

08006370 <_printf_i>:
 8006370:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006374:	7e0f      	ldrb	r7, [r1, #24]
 8006376:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006378:	2f78      	cmp	r7, #120	@ 0x78
 800637a:	4691      	mov	r9, r2
 800637c:	4680      	mov	r8, r0
 800637e:	460c      	mov	r4, r1
 8006380:	469a      	mov	sl, r3
 8006382:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006386:	d807      	bhi.n	8006398 <_printf_i+0x28>
 8006388:	2f62      	cmp	r7, #98	@ 0x62
 800638a:	d80a      	bhi.n	80063a2 <_printf_i+0x32>
 800638c:	2f00      	cmp	r7, #0
 800638e:	f000 80d1 	beq.w	8006534 <_printf_i+0x1c4>
 8006392:	2f58      	cmp	r7, #88	@ 0x58
 8006394:	f000 80b8 	beq.w	8006508 <_printf_i+0x198>
 8006398:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800639c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80063a0:	e03a      	b.n	8006418 <_printf_i+0xa8>
 80063a2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80063a6:	2b15      	cmp	r3, #21
 80063a8:	d8f6      	bhi.n	8006398 <_printf_i+0x28>
 80063aa:	a101      	add	r1, pc, #4	@ (adr r1, 80063b0 <_printf_i+0x40>)
 80063ac:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80063b0:	08006409 	.word	0x08006409
 80063b4:	0800641d 	.word	0x0800641d
 80063b8:	08006399 	.word	0x08006399
 80063bc:	08006399 	.word	0x08006399
 80063c0:	08006399 	.word	0x08006399
 80063c4:	08006399 	.word	0x08006399
 80063c8:	0800641d 	.word	0x0800641d
 80063cc:	08006399 	.word	0x08006399
 80063d0:	08006399 	.word	0x08006399
 80063d4:	08006399 	.word	0x08006399
 80063d8:	08006399 	.word	0x08006399
 80063dc:	0800651b 	.word	0x0800651b
 80063e0:	08006447 	.word	0x08006447
 80063e4:	080064d5 	.word	0x080064d5
 80063e8:	08006399 	.word	0x08006399
 80063ec:	08006399 	.word	0x08006399
 80063f0:	0800653d 	.word	0x0800653d
 80063f4:	08006399 	.word	0x08006399
 80063f8:	08006447 	.word	0x08006447
 80063fc:	08006399 	.word	0x08006399
 8006400:	08006399 	.word	0x08006399
 8006404:	080064dd 	.word	0x080064dd
 8006408:	6833      	ldr	r3, [r6, #0]
 800640a:	1d1a      	adds	r2, r3, #4
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	6032      	str	r2, [r6, #0]
 8006410:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006414:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006418:	2301      	movs	r3, #1
 800641a:	e09c      	b.n	8006556 <_printf_i+0x1e6>
 800641c:	6833      	ldr	r3, [r6, #0]
 800641e:	6820      	ldr	r0, [r4, #0]
 8006420:	1d19      	adds	r1, r3, #4
 8006422:	6031      	str	r1, [r6, #0]
 8006424:	0606      	lsls	r6, r0, #24
 8006426:	d501      	bpl.n	800642c <_printf_i+0xbc>
 8006428:	681d      	ldr	r5, [r3, #0]
 800642a:	e003      	b.n	8006434 <_printf_i+0xc4>
 800642c:	0645      	lsls	r5, r0, #25
 800642e:	d5fb      	bpl.n	8006428 <_printf_i+0xb8>
 8006430:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006434:	2d00      	cmp	r5, #0
 8006436:	da03      	bge.n	8006440 <_printf_i+0xd0>
 8006438:	232d      	movs	r3, #45	@ 0x2d
 800643a:	426d      	negs	r5, r5
 800643c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006440:	4858      	ldr	r0, [pc, #352]	@ (80065a4 <_printf_i+0x234>)
 8006442:	230a      	movs	r3, #10
 8006444:	e011      	b.n	800646a <_printf_i+0xfa>
 8006446:	6821      	ldr	r1, [r4, #0]
 8006448:	6833      	ldr	r3, [r6, #0]
 800644a:	0608      	lsls	r0, r1, #24
 800644c:	f853 5b04 	ldr.w	r5, [r3], #4
 8006450:	d402      	bmi.n	8006458 <_printf_i+0xe8>
 8006452:	0649      	lsls	r1, r1, #25
 8006454:	bf48      	it	mi
 8006456:	b2ad      	uxthmi	r5, r5
 8006458:	2f6f      	cmp	r7, #111	@ 0x6f
 800645a:	4852      	ldr	r0, [pc, #328]	@ (80065a4 <_printf_i+0x234>)
 800645c:	6033      	str	r3, [r6, #0]
 800645e:	bf14      	ite	ne
 8006460:	230a      	movne	r3, #10
 8006462:	2308      	moveq	r3, #8
 8006464:	2100      	movs	r1, #0
 8006466:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800646a:	6866      	ldr	r6, [r4, #4]
 800646c:	60a6      	str	r6, [r4, #8]
 800646e:	2e00      	cmp	r6, #0
 8006470:	db05      	blt.n	800647e <_printf_i+0x10e>
 8006472:	6821      	ldr	r1, [r4, #0]
 8006474:	432e      	orrs	r6, r5
 8006476:	f021 0104 	bic.w	r1, r1, #4
 800647a:	6021      	str	r1, [r4, #0]
 800647c:	d04b      	beq.n	8006516 <_printf_i+0x1a6>
 800647e:	4616      	mov	r6, r2
 8006480:	fbb5 f1f3 	udiv	r1, r5, r3
 8006484:	fb03 5711 	mls	r7, r3, r1, r5
 8006488:	5dc7      	ldrb	r7, [r0, r7]
 800648a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800648e:	462f      	mov	r7, r5
 8006490:	42bb      	cmp	r3, r7
 8006492:	460d      	mov	r5, r1
 8006494:	d9f4      	bls.n	8006480 <_printf_i+0x110>
 8006496:	2b08      	cmp	r3, #8
 8006498:	d10b      	bne.n	80064b2 <_printf_i+0x142>
 800649a:	6823      	ldr	r3, [r4, #0]
 800649c:	07df      	lsls	r7, r3, #31
 800649e:	d508      	bpl.n	80064b2 <_printf_i+0x142>
 80064a0:	6923      	ldr	r3, [r4, #16]
 80064a2:	6861      	ldr	r1, [r4, #4]
 80064a4:	4299      	cmp	r1, r3
 80064a6:	bfde      	ittt	le
 80064a8:	2330      	movle	r3, #48	@ 0x30
 80064aa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80064ae:	f106 36ff 	addle.w	r6, r6, #4294967295
 80064b2:	1b92      	subs	r2, r2, r6
 80064b4:	6122      	str	r2, [r4, #16]
 80064b6:	f8cd a000 	str.w	sl, [sp]
 80064ba:	464b      	mov	r3, r9
 80064bc:	aa03      	add	r2, sp, #12
 80064be:	4621      	mov	r1, r4
 80064c0:	4640      	mov	r0, r8
 80064c2:	f7ff fee7 	bl	8006294 <_printf_common>
 80064c6:	3001      	adds	r0, #1
 80064c8:	d14a      	bne.n	8006560 <_printf_i+0x1f0>
 80064ca:	f04f 30ff 	mov.w	r0, #4294967295
 80064ce:	b004      	add	sp, #16
 80064d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80064d4:	6823      	ldr	r3, [r4, #0]
 80064d6:	f043 0320 	orr.w	r3, r3, #32
 80064da:	6023      	str	r3, [r4, #0]
 80064dc:	4832      	ldr	r0, [pc, #200]	@ (80065a8 <_printf_i+0x238>)
 80064de:	2778      	movs	r7, #120	@ 0x78
 80064e0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80064e4:	6823      	ldr	r3, [r4, #0]
 80064e6:	6831      	ldr	r1, [r6, #0]
 80064e8:	061f      	lsls	r7, r3, #24
 80064ea:	f851 5b04 	ldr.w	r5, [r1], #4
 80064ee:	d402      	bmi.n	80064f6 <_printf_i+0x186>
 80064f0:	065f      	lsls	r7, r3, #25
 80064f2:	bf48      	it	mi
 80064f4:	b2ad      	uxthmi	r5, r5
 80064f6:	6031      	str	r1, [r6, #0]
 80064f8:	07d9      	lsls	r1, r3, #31
 80064fa:	bf44      	itt	mi
 80064fc:	f043 0320 	orrmi.w	r3, r3, #32
 8006500:	6023      	strmi	r3, [r4, #0]
 8006502:	b11d      	cbz	r5, 800650c <_printf_i+0x19c>
 8006504:	2310      	movs	r3, #16
 8006506:	e7ad      	b.n	8006464 <_printf_i+0xf4>
 8006508:	4826      	ldr	r0, [pc, #152]	@ (80065a4 <_printf_i+0x234>)
 800650a:	e7e9      	b.n	80064e0 <_printf_i+0x170>
 800650c:	6823      	ldr	r3, [r4, #0]
 800650e:	f023 0320 	bic.w	r3, r3, #32
 8006512:	6023      	str	r3, [r4, #0]
 8006514:	e7f6      	b.n	8006504 <_printf_i+0x194>
 8006516:	4616      	mov	r6, r2
 8006518:	e7bd      	b.n	8006496 <_printf_i+0x126>
 800651a:	6833      	ldr	r3, [r6, #0]
 800651c:	6825      	ldr	r5, [r4, #0]
 800651e:	6961      	ldr	r1, [r4, #20]
 8006520:	1d18      	adds	r0, r3, #4
 8006522:	6030      	str	r0, [r6, #0]
 8006524:	062e      	lsls	r6, r5, #24
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	d501      	bpl.n	800652e <_printf_i+0x1be>
 800652a:	6019      	str	r1, [r3, #0]
 800652c:	e002      	b.n	8006534 <_printf_i+0x1c4>
 800652e:	0668      	lsls	r0, r5, #25
 8006530:	d5fb      	bpl.n	800652a <_printf_i+0x1ba>
 8006532:	8019      	strh	r1, [r3, #0]
 8006534:	2300      	movs	r3, #0
 8006536:	6123      	str	r3, [r4, #16]
 8006538:	4616      	mov	r6, r2
 800653a:	e7bc      	b.n	80064b6 <_printf_i+0x146>
 800653c:	6833      	ldr	r3, [r6, #0]
 800653e:	1d1a      	adds	r2, r3, #4
 8006540:	6032      	str	r2, [r6, #0]
 8006542:	681e      	ldr	r6, [r3, #0]
 8006544:	6862      	ldr	r2, [r4, #4]
 8006546:	2100      	movs	r1, #0
 8006548:	4630      	mov	r0, r6
 800654a:	f7f9 fe49 	bl	80001e0 <memchr>
 800654e:	b108      	cbz	r0, 8006554 <_printf_i+0x1e4>
 8006550:	1b80      	subs	r0, r0, r6
 8006552:	6060      	str	r0, [r4, #4]
 8006554:	6863      	ldr	r3, [r4, #4]
 8006556:	6123      	str	r3, [r4, #16]
 8006558:	2300      	movs	r3, #0
 800655a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800655e:	e7aa      	b.n	80064b6 <_printf_i+0x146>
 8006560:	6923      	ldr	r3, [r4, #16]
 8006562:	4632      	mov	r2, r6
 8006564:	4649      	mov	r1, r9
 8006566:	4640      	mov	r0, r8
 8006568:	47d0      	blx	sl
 800656a:	3001      	adds	r0, #1
 800656c:	d0ad      	beq.n	80064ca <_printf_i+0x15a>
 800656e:	6823      	ldr	r3, [r4, #0]
 8006570:	079b      	lsls	r3, r3, #30
 8006572:	d413      	bmi.n	800659c <_printf_i+0x22c>
 8006574:	68e0      	ldr	r0, [r4, #12]
 8006576:	9b03      	ldr	r3, [sp, #12]
 8006578:	4298      	cmp	r0, r3
 800657a:	bfb8      	it	lt
 800657c:	4618      	movlt	r0, r3
 800657e:	e7a6      	b.n	80064ce <_printf_i+0x15e>
 8006580:	2301      	movs	r3, #1
 8006582:	4632      	mov	r2, r6
 8006584:	4649      	mov	r1, r9
 8006586:	4640      	mov	r0, r8
 8006588:	47d0      	blx	sl
 800658a:	3001      	adds	r0, #1
 800658c:	d09d      	beq.n	80064ca <_printf_i+0x15a>
 800658e:	3501      	adds	r5, #1
 8006590:	68e3      	ldr	r3, [r4, #12]
 8006592:	9903      	ldr	r1, [sp, #12]
 8006594:	1a5b      	subs	r3, r3, r1
 8006596:	42ab      	cmp	r3, r5
 8006598:	dcf2      	bgt.n	8006580 <_printf_i+0x210>
 800659a:	e7eb      	b.n	8006574 <_printf_i+0x204>
 800659c:	2500      	movs	r5, #0
 800659e:	f104 0619 	add.w	r6, r4, #25
 80065a2:	e7f5      	b.n	8006590 <_printf_i+0x220>
 80065a4:	08006f7a 	.word	0x08006f7a
 80065a8:	08006f8b 	.word	0x08006f8b

080065ac <memmove>:
 80065ac:	4288      	cmp	r0, r1
 80065ae:	b510      	push	{r4, lr}
 80065b0:	eb01 0402 	add.w	r4, r1, r2
 80065b4:	d902      	bls.n	80065bc <memmove+0x10>
 80065b6:	4284      	cmp	r4, r0
 80065b8:	4623      	mov	r3, r4
 80065ba:	d807      	bhi.n	80065cc <memmove+0x20>
 80065bc:	1e43      	subs	r3, r0, #1
 80065be:	42a1      	cmp	r1, r4
 80065c0:	d008      	beq.n	80065d4 <memmove+0x28>
 80065c2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80065c6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80065ca:	e7f8      	b.n	80065be <memmove+0x12>
 80065cc:	4402      	add	r2, r0
 80065ce:	4601      	mov	r1, r0
 80065d0:	428a      	cmp	r2, r1
 80065d2:	d100      	bne.n	80065d6 <memmove+0x2a>
 80065d4:	bd10      	pop	{r4, pc}
 80065d6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80065da:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80065de:	e7f7      	b.n	80065d0 <memmove+0x24>

080065e0 <_sbrk_r>:
 80065e0:	b538      	push	{r3, r4, r5, lr}
 80065e2:	4d06      	ldr	r5, [pc, #24]	@ (80065fc <_sbrk_r+0x1c>)
 80065e4:	2300      	movs	r3, #0
 80065e6:	4604      	mov	r4, r0
 80065e8:	4608      	mov	r0, r1
 80065ea:	602b      	str	r3, [r5, #0]
 80065ec:	f7fb fa38 	bl	8001a60 <_sbrk>
 80065f0:	1c43      	adds	r3, r0, #1
 80065f2:	d102      	bne.n	80065fa <_sbrk_r+0x1a>
 80065f4:	682b      	ldr	r3, [r5, #0]
 80065f6:	b103      	cbz	r3, 80065fa <_sbrk_r+0x1a>
 80065f8:	6023      	str	r3, [r4, #0]
 80065fa:	bd38      	pop	{r3, r4, r5, pc}
 80065fc:	20000994 	.word	0x20000994

08006600 <_realloc_r>:
 8006600:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006604:	4607      	mov	r7, r0
 8006606:	4614      	mov	r4, r2
 8006608:	460d      	mov	r5, r1
 800660a:	b921      	cbnz	r1, 8006616 <_realloc_r+0x16>
 800660c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006610:	4611      	mov	r1, r2
 8006612:	f7ff bc5b 	b.w	8005ecc <_malloc_r>
 8006616:	b92a      	cbnz	r2, 8006624 <_realloc_r+0x24>
 8006618:	f7ff fbec 	bl	8005df4 <_free_r>
 800661c:	4625      	mov	r5, r4
 800661e:	4628      	mov	r0, r5
 8006620:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006624:	f000 f81a 	bl	800665c <_malloc_usable_size_r>
 8006628:	4284      	cmp	r4, r0
 800662a:	4606      	mov	r6, r0
 800662c:	d802      	bhi.n	8006634 <_realloc_r+0x34>
 800662e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006632:	d8f4      	bhi.n	800661e <_realloc_r+0x1e>
 8006634:	4621      	mov	r1, r4
 8006636:	4638      	mov	r0, r7
 8006638:	f7ff fc48 	bl	8005ecc <_malloc_r>
 800663c:	4680      	mov	r8, r0
 800663e:	b908      	cbnz	r0, 8006644 <_realloc_r+0x44>
 8006640:	4645      	mov	r5, r8
 8006642:	e7ec      	b.n	800661e <_realloc_r+0x1e>
 8006644:	42b4      	cmp	r4, r6
 8006646:	4622      	mov	r2, r4
 8006648:	4629      	mov	r1, r5
 800664a:	bf28      	it	cs
 800664c:	4632      	movcs	r2, r6
 800664e:	f7ff fbc3 	bl	8005dd8 <memcpy>
 8006652:	4629      	mov	r1, r5
 8006654:	4638      	mov	r0, r7
 8006656:	f7ff fbcd 	bl	8005df4 <_free_r>
 800665a:	e7f1      	b.n	8006640 <_realloc_r+0x40>

0800665c <_malloc_usable_size_r>:
 800665c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006660:	1f18      	subs	r0, r3, #4
 8006662:	2b00      	cmp	r3, #0
 8006664:	bfbc      	itt	lt
 8006666:	580b      	ldrlt	r3, [r1, r0]
 8006668:	18c0      	addlt	r0, r0, r3
 800666a:	4770      	bx	lr

0800666c <_init>:
 800666c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800666e:	bf00      	nop
 8006670:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006672:	bc08      	pop	{r3}
 8006674:	469e      	mov	lr, r3
 8006676:	4770      	bx	lr

08006678 <_fini>:
 8006678:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800667a:	bf00      	nop
 800667c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800667e:	bc08      	pop	{r3}
 8006680:	469e      	mov	lr, r3
 8006682:	4770      	bx	lr
