-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition"

-- DATE "05/27/2021 15:28:38"

-- 
-- Device: Altera EP4CE22F17C6 Package FBGA256
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	hard_block IS
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic
	);
END hard_block;

-- Design Ports Information
-- ~ALTERA_ASDO_DATA1~	=>  Location: PIN_C1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_D2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ~ALTERA_DCLK~	=>  Location: PIN_H1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ~ALTERA_DATA0~	=>  Location: PIN_H2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- ~ALTERA_nCEO~	=>  Location: PIN_F16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA


ARCHITECTURE structure OF hard_block IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;

BEGIN

ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;
END structure;


LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	Endat_Controller_Firmware IS
    PORT (
	CLOCK_50 : IN std_logic;
	KEY : IN std_logic_vector(1 DOWNTO 0);
	SW : IN std_logic_vector(3 DOWNTO 0);
	LED : OUT std_logic_vector(7 DOWNTO 0);
	I2C_SCLK : OUT std_logic;
	I2C_SDAT : INOUT std_logic;
	GPIO_2_UP : INOUT std_logic_vector(2 DOWNTO 0);
	GPIO_2 : INOUT std_logic_vector(8 DOWNTO 0);
	GPIO_2_IN : IN std_logic_vector(2 DOWNTO 0);
	GPIO_0 : INOUT std_logic_vector(33 DOWNTO 0);
	GPIO_0_IN : IN std_logic_vector(1 DOWNTO 0);
	GPIO_1 : INOUT std_logic_vector(33 DOWNTO 0);
	GPIO_1_IN : IN std_logic_vector(1 DOWNTO 0)
	);
END Endat_Controller_Firmware;

-- Design Ports Information
-- KEY[0]	=>  Location: PIN_J15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- KEY[1]	=>  Location: PIN_E1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[0]	=>  Location: PIN_M1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[1]	=>  Location: PIN_T8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[2]	=>  Location: PIN_B9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- SW[3]	=>  Location: PIN_M15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- LED[0]	=>  Location: PIN_A15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LED[1]	=>  Location: PIN_A13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LED[2]	=>  Location: PIN_B13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LED[3]	=>  Location: PIN_A11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LED[4]	=>  Location: PIN_D1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LED[5]	=>  Location: PIN_F3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LED[6]	=>  Location: PIN_B1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- LED[7]	=>  Location: PIN_L3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- I2C_SCLK	=>  Location: PIN_F2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_2_IN[0]	=>  Location: PIN_E15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- GPIO_2_IN[1]	=>  Location: PIN_E16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- GPIO_2_IN[2]	=>  Location: PIN_M16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- GPIO_0_IN[0]	=>  Location: PIN_A8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- GPIO_0_IN[1]	=>  Location: PIN_B8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- GPIO_1_IN[0]	=>  Location: PIN_T9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- GPIO_1_IN[1]	=>  Location: PIN_R9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
-- I2C_SDAT	=>  Location: PIN_F1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_2_UP[0]	=>  Location: PIN_N6,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO_2_UP[1]	=>  Location: PIN_T3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO_2_UP[2]	=>  Location: PIN_N5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- GPIO_2[4]	=>  Location: PIN_C15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_2[5]	=>  Location: PIN_D16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_2[7]	=>  Location: PIN_D14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_2[8]	=>  Location: PIN_F15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_0[3]	=>  Location: PIN_A3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_0[4]	=>  Location: PIN_B3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_0[6]	=>  Location: PIN_A4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_0[8]	=>  Location: PIN_A5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_0[20]	=>  Location: PIN_E8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_0[24]	=>  Location: PIN_C9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_0[25]	=>  Location: PIN_D9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_0[29]	=>  Location: PIN_B11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_1[4]	=>  Location: PIN_R13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_2[0]	=>  Location: PIN_A14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_2[1]	=>  Location: PIN_B16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_2[2]	=>  Location: PIN_C14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_2[3]	=>  Location: PIN_C16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_2[6]	=>  Location: PIN_D15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_0[0]	=>  Location: PIN_D3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_0[1]	=>  Location: PIN_C3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_0[2]	=>  Location: PIN_A2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_0[5]	=>  Location: PIN_B4,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_0[7]	=>  Location: PIN_B5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_0[9]	=>  Location: PIN_D5,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_0[10]	=>  Location: PIN_B6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_0[11]	=>  Location: PIN_A6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_0[12]	=>  Location: PIN_B7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_0[13]	=>  Location: PIN_D6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_0[14]	=>  Location: PIN_A7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_0[15]	=>  Location: PIN_C6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_0[16]	=>  Location: PIN_C8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_0[17]	=>  Location: PIN_E6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_0[18]	=>  Location: PIN_E7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_0[19]	=>  Location: PIN_D8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_0[21]	=>  Location: PIN_F8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_0[22]	=>  Location: PIN_F9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_0[23]	=>  Location: PIN_E9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_0[26]	=>  Location: PIN_E11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_0[27]	=>  Location: PIN_E10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_0[28]	=>  Location: PIN_C11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_0[30]	=>  Location: PIN_A12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_0[31]	=>  Location: PIN_D11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_0[32]	=>  Location: PIN_D12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_0[33]	=>  Location: PIN_B12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_1[0]	=>  Location: PIN_F13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_1[1]	=>  Location: PIN_T15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_1[2]	=>  Location: PIN_T14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_1[3]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_1[5]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_1[6]	=>  Location: PIN_R12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_1[7]	=>  Location: PIN_T11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_1[8]	=>  Location: PIN_T10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_1[9]	=>  Location: PIN_R11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_1[10]	=>  Location: PIN_P11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_1[11]	=>  Location: PIN_R10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_1[12]	=>  Location: PIN_N12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_1[13]	=>  Location: PIN_P9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_1[14]	=>  Location: PIN_N9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_1[15]	=>  Location: PIN_N11,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_1[16]	=>  Location: PIN_L16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_1[17]	=>  Location: PIN_K16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_1[18]	=>  Location: PIN_R16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_1[19]	=>  Location: PIN_L15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_1[20]	=>  Location: PIN_P15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_1[21]	=>  Location: PIN_P16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_1[22]	=>  Location: PIN_R14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_1[23]	=>  Location: PIN_N16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_1[24]	=>  Location: PIN_N15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_1[25]	=>  Location: PIN_P14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_1[26]	=>  Location: PIN_L14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_1[27]	=>  Location: PIN_N14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_1[28]	=>  Location: PIN_M10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_1[29]	=>  Location: PIN_L13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_1[30]	=>  Location: PIN_J16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_1[31]	=>  Location: PIN_K15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_1[32]	=>  Location: PIN_J13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- GPIO_1[33]	=>  Location: PIN_J14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 8mA
-- CLOCK_50	=>  Location: PIN_R8,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


ARCHITECTURE structure OF Endat_Controller_Firmware IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_CLOCK_50 : std_logic;
SIGNAL ww_KEY : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_SW : std_logic_vector(3 DOWNTO 0);
SIGNAL ww_LED : std_logic_vector(7 DOWNTO 0);
SIGNAL ww_I2C_SCLK : std_logic;
SIGNAL ww_GPIO_2_IN : std_logic_vector(2 DOWNTO 0);
SIGNAL ww_GPIO_0_IN : std_logic_vector(1 DOWNTO 0);
SIGNAL ww_GPIO_1_IN : std_logic_vector(1 DOWNTO 0);
SIGNAL \RST_I_i~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \CLOCK_50~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \KEY[0]~input_o\ : std_logic;
SIGNAL \KEY[1]~input_o\ : std_logic;
SIGNAL \SW[0]~input_o\ : std_logic;
SIGNAL \SW[1]~input_o\ : std_logic;
SIGNAL \SW[2]~input_o\ : std_logic;
SIGNAL \SW[3]~input_o\ : std_logic;
SIGNAL \GPIO_2_IN[0]~input_o\ : std_logic;
SIGNAL \GPIO_2_IN[1]~input_o\ : std_logic;
SIGNAL \GPIO_2_IN[2]~input_o\ : std_logic;
SIGNAL \GPIO_0_IN[0]~input_o\ : std_logic;
SIGNAL \GPIO_0_IN[1]~input_o\ : std_logic;
SIGNAL \GPIO_1_IN[0]~input_o\ : std_logic;
SIGNAL \GPIO_1_IN[1]~input_o\ : std_logic;
SIGNAL \I2C_SDAT~input_o\ : std_logic;
SIGNAL \GPIO_2_UP[0]~input_o\ : std_logic;
SIGNAL \GPIO_2_UP[1]~input_o\ : std_logic;
SIGNAL \GPIO_2_UP[2]~input_o\ : std_logic;
SIGNAL \GPIO_2[4]~input_o\ : std_logic;
SIGNAL \GPIO_2[5]~input_o\ : std_logic;
SIGNAL \GPIO_2[7]~input_o\ : std_logic;
SIGNAL \GPIO_2[8]~input_o\ : std_logic;
SIGNAL \GPIO_0[3]~input_o\ : std_logic;
SIGNAL \GPIO_0[4]~input_o\ : std_logic;
SIGNAL \GPIO_0[6]~input_o\ : std_logic;
SIGNAL \GPIO_0[8]~input_o\ : std_logic;
SIGNAL \GPIO_0[20]~input_o\ : std_logic;
SIGNAL \GPIO_0[24]~input_o\ : std_logic;
SIGNAL \GPIO_0[25]~input_o\ : std_logic;
SIGNAL \GPIO_0[29]~input_o\ : std_logic;
SIGNAL \GPIO_1[4]~input_o\ : std_logic;
SIGNAL \GPIO_2[0]~input_o\ : std_logic;
SIGNAL \GPIO_2[2]~input_o\ : std_logic;
SIGNAL \GPIO_2[3]~input_o\ : std_logic;
SIGNAL \GPIO_2[6]~input_o\ : std_logic;
SIGNAL \GPIO_0[0]~input_o\ : std_logic;
SIGNAL \GPIO_0[1]~input_o\ : std_logic;
SIGNAL \GPIO_0[2]~input_o\ : std_logic;
SIGNAL \GPIO_0[5]~input_o\ : std_logic;
SIGNAL \GPIO_0[7]~input_o\ : std_logic;
SIGNAL \GPIO_0[9]~input_o\ : std_logic;
SIGNAL \GPIO_0[10]~input_o\ : std_logic;
SIGNAL \GPIO_0[11]~input_o\ : std_logic;
SIGNAL \GPIO_0[12]~input_o\ : std_logic;
SIGNAL \GPIO_0[13]~input_o\ : std_logic;
SIGNAL \GPIO_0[14]~input_o\ : std_logic;
SIGNAL \GPIO_0[15]~input_o\ : std_logic;
SIGNAL \GPIO_0[16]~input_o\ : std_logic;
SIGNAL \GPIO_0[17]~input_o\ : std_logic;
SIGNAL \GPIO_0[18]~input_o\ : std_logic;
SIGNAL \GPIO_0[19]~input_o\ : std_logic;
SIGNAL \GPIO_0[21]~input_o\ : std_logic;
SIGNAL \GPIO_0[22]~input_o\ : std_logic;
SIGNAL \GPIO_0[23]~input_o\ : std_logic;
SIGNAL \GPIO_0[26]~input_o\ : std_logic;
SIGNAL \GPIO_0[27]~input_o\ : std_logic;
SIGNAL \GPIO_0[28]~input_o\ : std_logic;
SIGNAL \GPIO_0[30]~input_o\ : std_logic;
SIGNAL \GPIO_0[31]~input_o\ : std_logic;
SIGNAL \GPIO_0[32]~input_o\ : std_logic;
SIGNAL \GPIO_0[33]~input_o\ : std_logic;
SIGNAL \GPIO_1[0]~input_o\ : std_logic;
SIGNAL \GPIO_1[1]~input_o\ : std_logic;
SIGNAL \GPIO_1[2]~input_o\ : std_logic;
SIGNAL \GPIO_1[3]~input_o\ : std_logic;
SIGNAL \GPIO_1[5]~input_o\ : std_logic;
SIGNAL \GPIO_1[6]~input_o\ : std_logic;
SIGNAL \GPIO_1[7]~input_o\ : std_logic;
SIGNAL \GPIO_1[8]~input_o\ : std_logic;
SIGNAL \GPIO_1[9]~input_o\ : std_logic;
SIGNAL \GPIO_1[10]~input_o\ : std_logic;
SIGNAL \GPIO_1[11]~input_o\ : std_logic;
SIGNAL \GPIO_1[12]~input_o\ : std_logic;
SIGNAL \GPIO_1[13]~input_o\ : std_logic;
SIGNAL \GPIO_1[14]~input_o\ : std_logic;
SIGNAL \GPIO_1[15]~input_o\ : std_logic;
SIGNAL \GPIO_1[16]~input_o\ : std_logic;
SIGNAL \GPIO_1[17]~input_o\ : std_logic;
SIGNAL \GPIO_1[18]~input_o\ : std_logic;
SIGNAL \GPIO_1[19]~input_o\ : std_logic;
SIGNAL \GPIO_1[20]~input_o\ : std_logic;
SIGNAL \GPIO_1[21]~input_o\ : std_logic;
SIGNAL \GPIO_1[22]~input_o\ : std_logic;
SIGNAL \GPIO_1[23]~input_o\ : std_logic;
SIGNAL \GPIO_1[24]~input_o\ : std_logic;
SIGNAL \GPIO_1[25]~input_o\ : std_logic;
SIGNAL \GPIO_1[26]~input_o\ : std_logic;
SIGNAL \GPIO_1[27]~input_o\ : std_logic;
SIGNAL \GPIO_1[28]~input_o\ : std_logic;
SIGNAL \GPIO_1[29]~input_o\ : std_logic;
SIGNAL \GPIO_1[30]~input_o\ : std_logic;
SIGNAL \GPIO_1[31]~input_o\ : std_logic;
SIGNAL \GPIO_1[32]~input_o\ : std_logic;
SIGNAL \GPIO_1[33]~input_o\ : std_logic;
SIGNAL \I2C_SDAT~output_o\ : std_logic;
SIGNAL \GPIO_2_UP[0]~output_o\ : std_logic;
SIGNAL \GPIO_2_UP[1]~output_o\ : std_logic;
SIGNAL \GPIO_2_UP[2]~output_o\ : std_logic;
SIGNAL \GPIO_2[4]~output_o\ : std_logic;
SIGNAL \GPIO_2[5]~output_o\ : std_logic;
SIGNAL \GPIO_2[7]~output_o\ : std_logic;
SIGNAL \GPIO_2[8]~output_o\ : std_logic;
SIGNAL \GPIO_0[3]~output_o\ : std_logic;
SIGNAL \GPIO_0[4]~output_o\ : std_logic;
SIGNAL \GPIO_0[6]~output_o\ : std_logic;
SIGNAL \GPIO_0[8]~output_o\ : std_logic;
SIGNAL \GPIO_0[20]~output_o\ : std_logic;
SIGNAL \GPIO_0[24]~output_o\ : std_logic;
SIGNAL \GPIO_0[25]~output_o\ : std_logic;
SIGNAL \GPIO_0[29]~output_o\ : std_logic;
SIGNAL \GPIO_1[4]~output_o\ : std_logic;
SIGNAL \GPIO_2[0]~output_o\ : std_logic;
SIGNAL \GPIO_2[1]~output_o\ : std_logic;
SIGNAL \GPIO_2[2]~output_o\ : std_logic;
SIGNAL \GPIO_2[3]~output_o\ : std_logic;
SIGNAL \GPIO_2[6]~output_o\ : std_logic;
SIGNAL \GPIO_0[0]~output_o\ : std_logic;
SIGNAL \GPIO_0[1]~output_o\ : std_logic;
SIGNAL \GPIO_0[2]~output_o\ : std_logic;
SIGNAL \GPIO_0[5]~output_o\ : std_logic;
SIGNAL \GPIO_0[7]~output_o\ : std_logic;
SIGNAL \GPIO_0[9]~output_o\ : std_logic;
SIGNAL \GPIO_0[10]~output_o\ : std_logic;
SIGNAL \GPIO_0[11]~output_o\ : std_logic;
SIGNAL \GPIO_0[12]~output_o\ : std_logic;
SIGNAL \GPIO_0[13]~output_o\ : std_logic;
SIGNAL \GPIO_0[14]~output_o\ : std_logic;
SIGNAL \GPIO_0[15]~output_o\ : std_logic;
SIGNAL \GPIO_0[16]~output_o\ : std_logic;
SIGNAL \GPIO_0[17]~output_o\ : std_logic;
SIGNAL \GPIO_0[18]~output_o\ : std_logic;
SIGNAL \GPIO_0[19]~output_o\ : std_logic;
SIGNAL \GPIO_0[21]~output_o\ : std_logic;
SIGNAL \GPIO_0[22]~output_o\ : std_logic;
SIGNAL \GPIO_0[23]~output_o\ : std_logic;
SIGNAL \GPIO_0[26]~output_o\ : std_logic;
SIGNAL \GPIO_0[27]~output_o\ : std_logic;
SIGNAL \GPIO_0[28]~output_o\ : std_logic;
SIGNAL \GPIO_0[30]~output_o\ : std_logic;
SIGNAL \GPIO_0[31]~output_o\ : std_logic;
SIGNAL \GPIO_0[32]~output_o\ : std_logic;
SIGNAL \GPIO_0[33]~output_o\ : std_logic;
SIGNAL \GPIO_1[0]~output_o\ : std_logic;
SIGNAL \GPIO_1[1]~output_o\ : std_logic;
SIGNAL \GPIO_1[2]~output_o\ : std_logic;
SIGNAL \GPIO_1[3]~output_o\ : std_logic;
SIGNAL \GPIO_1[5]~output_o\ : std_logic;
SIGNAL \GPIO_1[6]~output_o\ : std_logic;
SIGNAL \GPIO_1[7]~output_o\ : std_logic;
SIGNAL \GPIO_1[8]~output_o\ : std_logic;
SIGNAL \GPIO_1[9]~output_o\ : std_logic;
SIGNAL \GPIO_1[10]~output_o\ : std_logic;
SIGNAL \GPIO_1[11]~output_o\ : std_logic;
SIGNAL \GPIO_1[12]~output_o\ : std_logic;
SIGNAL \GPIO_1[13]~output_o\ : std_logic;
SIGNAL \GPIO_1[14]~output_o\ : std_logic;
SIGNAL \GPIO_1[15]~output_o\ : std_logic;
SIGNAL \GPIO_1[16]~output_o\ : std_logic;
SIGNAL \GPIO_1[17]~output_o\ : std_logic;
SIGNAL \GPIO_1[18]~output_o\ : std_logic;
SIGNAL \GPIO_1[19]~output_o\ : std_logic;
SIGNAL \GPIO_1[20]~output_o\ : std_logic;
SIGNAL \GPIO_1[21]~output_o\ : std_logic;
SIGNAL \GPIO_1[22]~output_o\ : std_logic;
SIGNAL \GPIO_1[23]~output_o\ : std_logic;
SIGNAL \GPIO_1[24]~output_o\ : std_logic;
SIGNAL \GPIO_1[25]~output_o\ : std_logic;
SIGNAL \GPIO_1[26]~output_o\ : std_logic;
SIGNAL \GPIO_1[27]~output_o\ : std_logic;
SIGNAL \GPIO_1[28]~output_o\ : std_logic;
SIGNAL \GPIO_1[29]~output_o\ : std_logic;
SIGNAL \GPIO_1[30]~output_o\ : std_logic;
SIGNAL \GPIO_1[31]~output_o\ : std_logic;
SIGNAL \GPIO_1[32]~output_o\ : std_logic;
SIGNAL \GPIO_1[33]~output_o\ : std_logic;
SIGNAL \LED[0]~output_o\ : std_logic;
SIGNAL \LED[1]~output_o\ : std_logic;
SIGNAL \LED[2]~output_o\ : std_logic;
SIGNAL \LED[3]~output_o\ : std_logic;
SIGNAL \LED[4]~output_o\ : std_logic;
SIGNAL \LED[5]~output_o\ : std_logic;
SIGNAL \LED[6]~output_o\ : std_logic;
SIGNAL \LED[7]~output_o\ : std_logic;
SIGNAL \I2C_SCLK~output_o\ : std_logic;
SIGNAL \CLOCK_50~input_o\ : std_logic;
SIGNAL \CLOCK_50~inputclkctrl_outclk\ : std_logic;
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[0]~1_combout\ : std_logic;
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_reload[0]~feeder_combout\ : std_logic;
SIGNAL \Reset_gen:cnt[1]~1_combout\ : std_logic;
SIGNAL \Reset_gen:cnt[1]~q\ : std_logic;
SIGNAL \Reset_gen:cnt[1]~2\ : std_logic;
SIGNAL \Reset_gen:cnt[2]~1_combout\ : std_logic;
SIGNAL \Reset_gen:cnt[2]~q\ : std_logic;
SIGNAL \Reset_gen:cnt[2]~2\ : std_logic;
SIGNAL \Reset_gen:cnt[3]~1_combout\ : std_logic;
SIGNAL \Reset_gen:cnt[3]~q\ : std_logic;
SIGNAL \Reset_gen:cnt[3]~2\ : std_logic;
SIGNAL \Reset_gen:cnt[4]~1_combout\ : std_logic;
SIGNAL \Reset_gen:cnt[4]~q\ : std_logic;
SIGNAL \Reset_gen:cnt[4]~2\ : std_logic;
SIGNAL \Reset_gen:cnt[5]~1_combout\ : std_logic;
SIGNAL \Reset_gen:cnt[5]~q\ : std_logic;
SIGNAL \Reset_gen:cnt[5]~2\ : std_logic;
SIGNAL \Reset_gen:cnt[6]~1_combout\ : std_logic;
SIGNAL \Reset_gen:cnt[6]~q\ : std_logic;
SIGNAL \Reset_gen:cnt[6]~2\ : std_logic;
SIGNAL \Reset_gen:cnt[7]~1_combout\ : std_logic;
SIGNAL \Reset_gen:cnt[7]~q\ : std_logic;
SIGNAL \Equal1~1_combout\ : std_logic;
SIGNAL \Reset_gen:cnt[0]~0_combout\ : std_logic;
SIGNAL \Reset_gen:cnt[0]~q\ : std_logic;
SIGNAL \Equal1~0_combout\ : std_logic;
SIGNAL \Equal1~2_combout\ : std_logic;
SIGNAL \RST_I_i~feeder_combout\ : std_logic;
SIGNAL \RST_I_i~q\ : std_logic;
SIGNAL \RST_I_i~clkctrl_outclk\ : std_logic;
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[0]~q\ : std_logic;
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[0]~2\ : std_logic;
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[1]~1_combout\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[1]~q\ : std_logic;
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[1]~2\ : std_logic;
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[2]~1_combout\ : std_logic;
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[2]~q\ : std_logic;
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[2]~2\ : std_logic;
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[3]~1_combout\ : std_logic;
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[3]~q\ : std_logic;
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[3]~2\ : std_logic;
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[4]~1_combout\ : std_logic;
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[4]~q\ : std_logic;
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[4]~2\ : std_logic;
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[5]~1_combout\ : std_logic;
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[5]~q\ : std_logic;
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[5]~2\ : std_logic;
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[6]~1_combout\ : std_logic;
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[6]~q\ : std_logic;
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[6]~2\ : std_logic;
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[7]~1_combout\ : std_logic;
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[7]~q\ : std_logic;
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[7]~2\ : std_logic;
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[8]~1_combout\ : std_logic;
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[8]~q\ : std_logic;
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[8]~2\ : std_logic;
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[9]~1_combout\ : std_logic;
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[9]~q\ : std_logic;
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[9]~2\ : std_logic;
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[10]~1_combout\ : std_logic;
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[10]~q\ : std_logic;
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[10]~2\ : std_logic;
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[11]~1_combout\ : std_logic;
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[11]~q\ : std_logic;
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|Equal1~2_combout\ : std_logic;
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|Equal1~0_combout\ : std_logic;
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[11]~2\ : std_logic;
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[12]~1_combout\ : std_logic;
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[12]~q\ : std_logic;
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|Equal1~1_combout\ : std_logic;
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|Equal1~3_combout\ : std_logic;
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|Baud_Rate_Enable~q\ : std_logic;
SIGNAL \Main_Mux_1|no_of_chars[0]~8_combout\ : std_logic;
SIGNAL \Main_Mux_1|tx_state.idle~0_combout\ : std_logic;
SIGNAL \Main_Mux_1|tx_state.idle~q\ : std_logic;
SIGNAL \Main_Mux_1|Selector12~0_combout\ : std_logic;
SIGNAL \Main_Mux_1|uart_tx:bit_counter[2]~0_combout\ : std_logic;
SIGNAL \Main_Mux_1|uart_tx:bit_counter[2]~q\ : std_logic;
SIGNAL \Main_Mux_1|Selector7~0_combout\ : std_logic;
SIGNAL \Main_Mux_1|uart_tx:bit_counter[3]~q\ : std_logic;
SIGNAL \Main_Mux_1|Selector10~0_combout\ : std_logic;
SIGNAL \Main_Mux_1|uart_tx:bit_counter[0]~q\ : std_logic;
SIGNAL \Main_Mux_1|uart_tx:bit_counter[1]~0_combout\ : std_logic;
SIGNAL \Main_Mux_1|uart_tx:bit_counter[1]~q\ : std_logic;
SIGNAL \Main_Mux_1|Equal7~0_combout\ : std_logic;
SIGNAL \Main_Mux_1|Selector5~4_combout\ : std_logic;
SIGNAL \Main_Mux_1|tx_state.CRC_ready~q\ : std_logic;
SIGNAL \Main_Mux_1|uart_tx:Wait_cnt[0]~1_combout\ : std_logic;
SIGNAL \Main_Mux_1|Equal8~1_combout\ : std_logic;
SIGNAL \Main_Mux_1|Equal8~0_combout\ : std_logic;
SIGNAL \Main_Mux_1|uart_tx:Wait_cnt[3]~1_combout\ : std_logic;
SIGNAL \Main_Mux_1|uart_tx:Wait_cnt[0]~q\ : std_logic;
SIGNAL \Main_Mux_1|uart_tx:Wait_cnt[0]~2\ : std_logic;
SIGNAL \Main_Mux_1|uart_tx:Wait_cnt[1]~1_combout\ : std_logic;
SIGNAL \Main_Mux_1|uart_tx:Wait_cnt[1]~q\ : std_logic;
SIGNAL \Main_Mux_1|uart_tx:Wait_cnt[1]~2\ : std_logic;
SIGNAL \Main_Mux_1|uart_tx:Wait_cnt[2]~1_combout\ : std_logic;
SIGNAL \Main_Mux_1|uart_tx:Wait_cnt[2]~q\ : std_logic;
SIGNAL \Main_Mux_1|uart_tx:Wait_cnt[2]~2\ : std_logic;
SIGNAL \Main_Mux_1|uart_tx:Wait_cnt[3]~2_combout\ : std_logic;
SIGNAL \Main_Mux_1|uart_tx:Wait_cnt[3]~q\ : std_logic;
SIGNAL \Main_Mux_1|uart_tx:Wait_cnt[3]~3\ : std_logic;
SIGNAL \Main_Mux_1|uart_tx:Wait_cnt[4]~1_combout\ : std_logic;
SIGNAL \Main_Mux_1|uart_tx:Wait_cnt[4]~q\ : std_logic;
SIGNAL \Main_Mux_1|uart_tx:Wait_cnt[4]~2\ : std_logic;
SIGNAL \Main_Mux_1|uart_tx:Wait_cnt[5]~1_combout\ : std_logic;
SIGNAL \Main_Mux_1|uart_tx:Wait_cnt[5]~q\ : std_logic;
SIGNAL \Main_Mux_1|Selector4~0_combout\ : std_logic;
SIGNAL \Main_Mux_1|Selector5~2_combout\ : std_logic;
SIGNAL \Main_Mux_1|Selector5~3_combout\ : std_logic;
SIGNAL \Main_Mux_1|tx_state.send_stop~q\ : std_logic;
SIGNAL \Main_Mux_1|no_of_chars[2]~15\ : std_logic;
SIGNAL \Main_Mux_1|no_of_chars[3]~16_combout\ : std_logic;
SIGNAL \Main_Mux_1|no_of_chars[3]~17\ : std_logic;
SIGNAL \Main_Mux_1|no_of_chars[4]~18_combout\ : std_logic;
SIGNAL \Main_Mux_1|no_of_chars[4]~19\ : std_logic;
SIGNAL \Main_Mux_1|no_of_chars[5]~20_combout\ : std_logic;
SIGNAL \Main_Mux_1|no_of_chars[5]~21\ : std_logic;
SIGNAL \Main_Mux_1|no_of_chars[6]~22_combout\ : std_logic;
SIGNAL \Main_Mux_1|no_of_chars[6]~23\ : std_logic;
SIGNAL \Main_Mux_1|no_of_chars[7]~24_combout\ : std_logic;
SIGNAL \Main_Mux_1|Equal9~1_combout\ : std_logic;
SIGNAL \Main_Mux_1|no_of_chars[5]~10_combout\ : std_logic;
SIGNAL \Main_Mux_1|no_of_chars[5]~11_combout\ : std_logic;
SIGNAL \Main_Mux_1|no_of_chars[0]~9\ : std_logic;
SIGNAL \Main_Mux_1|no_of_chars[1]~12_combout\ : std_logic;
SIGNAL \Main_Mux_1|no_of_chars[1]~13\ : std_logic;
SIGNAL \Main_Mux_1|no_of_chars[2]~14_combout\ : std_logic;
SIGNAL \Main_Mux_1|Equal9~0_combout\ : std_logic;
SIGNAL \Main_Mux_1|Selector2~0_combout\ : std_logic;
SIGNAL \Main_Mux_1|tx_state.sync~q\ : std_logic;
SIGNAL \Main_Mux_1|Selector3~0_combout\ : std_logic;
SIGNAL \Main_Mux_1|tx_state.send_start~q\ : std_logic;
SIGNAL \Main_Mux_1|Selector4~1_combout\ : std_logic;
SIGNAL \Main_Mux_1|tx_state.send_data~q\ : std_logic;
SIGNAL \Main_Mux_1|Selector6~2_combout\ : std_logic;
SIGNAL \Main_Mux_1|Selector12~2_combout\ : std_logic;
SIGNAL \Main_Mux_1|Selector12~1_combout\ : std_logic;
SIGNAL \Main_Mux_1|Selector12~3_combout\ : std_logic;
SIGNAL \Main_Mux_1|SerDataOut~q\ : std_logic;
SIGNAL \Timer_Controller_1|Add2~0_combout\ : std_logic;
SIGNAL \GPIO_2[1]~input_o\ : std_logic;
SIGNAL \Main_Demux_1|u1|lpm_shiftreg_component|dffs[7]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector2~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|count[0]~7_combout\ : std_logic;
SIGNAL \Main_Demux_1|count[6]~11_combout\ : std_logic;
SIGNAL \Main_Demux_1|count[6]~12_combout\ : std_logic;
SIGNAL \Main_Demux_1|count[6]~13_combout\ : std_logic;
SIGNAL \Main_Demux_1|count[0]~8\ : std_logic;
SIGNAL \Main_Demux_1|count[1]~9_combout\ : std_logic;
SIGNAL \Main_Demux_1|count[1]~10\ : std_logic;
SIGNAL \Main_Demux_1|count[2]~14_combout\ : std_logic;
SIGNAL \Main_Demux_1|count[2]~15\ : std_logic;
SIGNAL \Main_Demux_1|count[3]~16_combout\ : std_logic;
SIGNAL \Main_Demux_1|count[3]~17\ : std_logic;
SIGNAL \Main_Demux_1|count[4]~18_combout\ : std_logic;
SIGNAL \Main_Demux_1|count[4]~19\ : std_logic;
SIGNAL \Main_Demux_1|count[5]~20_combout\ : std_logic;
SIGNAL \Main_Demux_1|count[5]~21\ : std_logic;
SIGNAL \Main_Demux_1|count[6]~22_combout\ : std_logic;
SIGNAL \Main_Demux_1|Equal4~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|Equal4~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector9~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|rx_state.wait4start~q\ : std_logic;
SIGNAL \Main_Demux_1|Selector20~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector10~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|rx_state.found_start~q\ : std_logic;
SIGNAL \Main_Demux_1|Selector8~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector6~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|uart_rx:sample_counter[1]~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|uart_rx:sample_counter[0]~q\ : std_logic;
SIGNAL \Main_Demux_1|Selector6~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector5~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|uart_rx:sample_counter[1]~q\ : std_logic;
SIGNAL \Main_Demux_1|Add4~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector4~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|uart_rx:sample_counter[2]~q\ : std_logic;
SIGNAL \Main_Demux_1|Selector3~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|uart_rx:sample_counter[3]~q\ : std_logic;
SIGNAL \Main_Demux_1|sample_counter~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|CRC_In[0]~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector12~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|rx_state.look4end~q\ : std_logic;
SIGNAL \Main_Demux_1|Selector8~3_combout\ : std_logic;
SIGNAL \Main_Demux_1|rx_state.rx_idle~q\ : std_logic;
SIGNAL \Main_Demux_1|Selector8~2_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector20~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector20~2_combout\ : std_logic;
SIGNAL \Main_Demux_1|sync_bit~q\ : std_logic;
SIGNAL \Main_Demux_1|Add0~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|baud_rate_gen_rx:sample_div[0]~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|baud_rate_gen_rx:sample_div[0]~q\ : std_logic;
SIGNAL \Main_Demux_1|Add0~1\ : std_logic;
SIGNAL \Main_Demux_1|Add0~2_combout\ : std_logic;
SIGNAL \Main_Demux_1|baud_rate_gen_rx:sample_div[1]~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|baud_rate_gen_rx:sample_div[1]~q\ : std_logic;
SIGNAL \Main_Demux_1|Add0~3\ : std_logic;
SIGNAL \Main_Demux_1|Add0~4_combout\ : std_logic;
SIGNAL \Main_Demux_1|sample_div~2_combout\ : std_logic;
SIGNAL \Main_Demux_1|baud_rate_gen_rx:sample_div[2]~q\ : std_logic;
SIGNAL \Main_Demux_1|Add0~5\ : std_logic;
SIGNAL \Main_Demux_1|Add0~6_combout\ : std_logic;
SIGNAL \Main_Demux_1|sample_div~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|baud_rate_gen_rx:sample_div[3]~q\ : std_logic;
SIGNAL \Main_Demux_1|Add0~7\ : std_logic;
SIGNAL \Main_Demux_1|Add0~8_combout\ : std_logic;
SIGNAL \Main_Demux_1|sample_div~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|baud_rate_gen_rx:sample_div[4]~q\ : std_logic;
SIGNAL \Main_Demux_1|Add0~9\ : std_logic;
SIGNAL \Main_Demux_1|Add0~10_combout\ : std_logic;
SIGNAL \Main_Demux_1|baud_rate_gen_rx:sample_div[5]~q\ : std_logic;
SIGNAL \Main_Demux_1|Add0~11\ : std_logic;
SIGNAL \Main_Demux_1|Add0~12_combout\ : std_logic;
SIGNAL \Main_Demux_1|baud_rate_gen_rx:sample_div[6]~q\ : std_logic;
SIGNAL \Main_Demux_1|Add0~13\ : std_logic;
SIGNAL \Main_Demux_1|Add0~14_combout\ : std_logic;
SIGNAL \Main_Demux_1|baud_rate_gen_rx:sample_div[7]~q\ : std_logic;
SIGNAL \Main_Demux_1|Add0~15\ : std_logic;
SIGNAL \Main_Demux_1|Add0~16_combout\ : std_logic;
SIGNAL \Main_Demux_1|baud_rate_gen_rx:sample_div[8]~q\ : std_logic;
SIGNAL \Main_Demux_1|Add0~17\ : std_logic;
SIGNAL \Main_Demux_1|Add0~18_combout\ : std_logic;
SIGNAL \Main_Demux_1|baud_rate_gen_rx:sample_div[9]~q\ : std_logic;
SIGNAL \Main_Demux_1|Add0~19\ : std_logic;
SIGNAL \Main_Demux_1|Add0~20_combout\ : std_logic;
SIGNAL \Main_Demux_1|baud_rate_gen_rx:sample_div[10]~q\ : std_logic;
SIGNAL \Main_Demux_1|Add0~21\ : std_logic;
SIGNAL \Main_Demux_1|Add0~22_combout\ : std_logic;
SIGNAL \Main_Demux_1|baud_rate_gen_rx:sample_div[11]~q\ : std_logic;
SIGNAL \Main_Demux_1|Add0~23\ : std_logic;
SIGNAL \Main_Demux_1|Add0~24_combout\ : std_logic;
SIGNAL \Main_Demux_1|baud_rate_gen_rx:sample_div[12]~q\ : std_logic;
SIGNAL \Main_Demux_1|Equal0~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|Equal0~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|Equal0~2_combout\ : std_logic;
SIGNAL \Main_Demux_1|Equal0~3_combout\ : std_logic;
SIGNAL \Main_Demux_1|Equal0~4_combout\ : std_logic;
SIGNAL \Main_Demux_1|enable_div_RX~q\ : std_logic;
SIGNAL \Main_Demux_1|Equal6~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|Equal6~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector11~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector21~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|uart_rx:data_bit_cnt[0]~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|uart_rx:data_bit_cnt[0]~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|uart_rx:data_bit_cnt[0]~q\ : std_logic;
SIGNAL \Main_Demux_1|Selector1~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|uart_rx:data_bit_cnt[1]~q\ : std_logic;
SIGNAL \Main_Demux_1|Selector0~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|uart_rx:data_bit_cnt[2]~q\ : std_logic;
SIGNAL \Main_Demux_1|rx_state~14_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector11~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|rx_state.get_data~q\ : std_logic;
SIGNAL \Main_Demux_1|Selector21~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|fifo_enable~q\ : std_logic;
SIGNAL \Main_Demux_1|u1|lpm_shiftreg_component|dffs[6]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|u1|lpm_shiftreg_component|dffs[3]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|u1|lpm_shiftreg_component|dffs[2]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|CRC_In[5]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector8~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector7~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|got_byte~q\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:Div_cnt[0]~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|decode_cmd:got_byte_cnt[0]~2_combout\ : std_logic;
SIGNAL \Main_Demux_1|decode_cmd:got_byte_cnt[3]~2\ : std_logic;
SIGNAL \Main_Demux_1|decode_cmd:got_byte_cnt[4]~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector43~2_combout\ : std_logic;
SIGNAL \Main_Demux_1|cmd_state~56_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector41~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|u1|lpm_shiftreg_component|dffs[1]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|u1|lpm_shiftreg_component|dffs[0]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|CRC_In[3]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Mode_i[7]~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|cmd_state.branch~q\ : std_logic;
SIGNAL \Main_Demux_1|Selector41~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector41~2_combout\ : std_logic;
SIGNAL \Main_Demux_1|cmd_state.Get_Outputs~q\ : std_logic;
SIGNAL \Main_Demux_1|Equal27~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|Equal29~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|Equal34~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|got_byte_cnt~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector42~2_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector42~3_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector42~4_combout\ : std_logic;
SIGNAL \Main_Demux_1|cmd_state.Store_Outputs~q\ : std_logic;
SIGNAL \Main_Demux_1|Selector46~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector44~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|cmd_state.CRC_check_L~q\ : std_logic;
SIGNAL \Main_Demux_1|Selector45~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|cmd_state.Set_Active~q\ : std_logic;
SIGNAL \Main_Demux_1|Selector47~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|cmd_state.Send_ack~q\ : std_logic;
SIGNAL \Main_Demux_1|Selector46~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|cmd_state.Active~q\ : std_logic;
SIGNAL \Main_Demux_1|Selector49~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|cmd_state.version_loader~q\ : std_logic;
SIGNAL \Main_Demux_1|Selector48~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|cmd_state.Reset_Trigger~q\ : std_logic;
SIGNAL \Main_Demux_1|WideOr6~2_combout\ : std_logic;
SIGNAL \Main_Demux_1|WideOr6~4_combout\ : std_logic;
SIGNAL \Main_Demux_1|Header_1_i[4]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Header_3_i[7]~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|Equal34~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|Header_1_i[7]~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|Header_1_i[6]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Header_1_i[5]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|cmd_state~48_combout\ : std_logic;
SIGNAL \Main_Demux_1|CRC_In[6]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Header_1_i[1]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|CRC_In[4]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Header_1_i[3]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Header_1_i[0]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|cmd_state~49_combout\ : std_logic;
SIGNAL \Main_Demux_1|Header_2_i[6]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Header_2_i[7]~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|Header_2_i[7]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Header_2_i[5]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|cmd_state~50_combout\ : std_logic;
SIGNAL \Main_Demux_1|Header_3_i[0]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Header_3_i[7]~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|Header_3_i[2]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Header_3_i[3]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|cmd_state~53_combout\ : std_logic;
SIGNAL \Main_Demux_1|Header_2_i[0]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Header_2_i[2]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Header_2_i[1]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|cmd_state~51_combout\ : std_logic;
SIGNAL \Main_Demux_1|Header_3_i[7]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Header_3_i[5]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|cmd_state~52_combout\ : std_logic;
SIGNAL \Main_Demux_1|cmd_state~54_combout\ : std_logic;
SIGNAL \Main_Demux_1|cmd_state~55_combout\ : std_logic;
SIGNAL \Main_Demux_1|decode_cmd:got_byte_cnt[0]~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|decode_cmd:got_byte_cnt[0]~5_combout\ : std_logic;
SIGNAL \Main_Demux_1|decode_cmd:got_byte_cnt[4]~q\ : std_logic;
SIGNAL \Main_Demux_1|decode_cmd:got_byte_cnt[4]~2\ : std_logic;
SIGNAL \Main_Demux_1|decode_cmd:got_byte_cnt[5]~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|decode_cmd:got_byte_cnt[5]~q\ : std_logic;
SIGNAL \Main_Demux_1|Equal28~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector43~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector34~5_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector31~2_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector31~3_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector34~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector34~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector34~2_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector34~3_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector34~4_combout\ : std_logic;
SIGNAL \Main_Demux_1|cmd_state.get_time_sec_1~q\ : std_logic;
SIGNAL \Main_Demux_1|Selector36~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|cmd_state.get_time_sec_2~q\ : std_logic;
SIGNAL \Main_Demux_1|Selector37~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|cmd_state.get_time_sec_3~q\ : std_logic;
SIGNAL \Main_Demux_1|Selector38~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|cmd_state.get_time_sec_4~q\ : std_logic;
SIGNAL \Main_Demux_1|Selector39~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|cmd_state.get_time_msec_1~q\ : std_logic;
SIGNAL \Main_Demux_1|Selector40~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|cmd_state.get_time_msec_2~q\ : std_logic;
SIGNAL \Main_Demux_1|Selector35~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|cmd_state.get_version_mod_1~q\ : std_logic;
SIGNAL \Main_Demux_1|Selector43~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector43~3_combout\ : std_logic;
SIGNAL \Main_Demux_1|cmd_state.CRC_check~q\ : std_logic;
SIGNAL \Main_Demux_1|decode_cmd:got_byte_cnt[0]~4_combout\ : std_logic;
SIGNAL \Main_Demux_1|decode_cmd:got_byte_cnt[0]~q\ : std_logic;
SIGNAL \Main_Demux_1|decode_cmd:got_byte_cnt[0]~3\ : std_logic;
SIGNAL \Main_Demux_1|decode_cmd:got_byte_cnt[1]~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|decode_cmd:got_byte_cnt[1]~q\ : std_logic;
SIGNAL \Main_Demux_1|decode_cmd:got_byte_cnt[1]~2\ : std_logic;
SIGNAL \Main_Demux_1|decode_cmd:got_byte_cnt[2]~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|decode_cmd:got_byte_cnt[2]~q\ : std_logic;
SIGNAL \Main_Demux_1|decode_cmd:got_byte_cnt[2]~2\ : std_logic;
SIGNAL \Main_Demux_1|decode_cmd:got_byte_cnt[3]~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|decode_cmd:got_byte_cnt[3]~q\ : std_logic;
SIGNAL \Main_Demux_1|Selector42~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector50~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector50~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|cmd_state.Wait_Idle~q\ : std_logic;
SIGNAL \Main_Demux_1|Selector52~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector52~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector30~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector30~2_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector30~3_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector52~2_combout\ : std_logic;
SIGNAL \Main_Demux_1|CRC_out~q\ : std_logic;
SIGNAL \Main_Demux_1|Add6~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|data_bit_cnt~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|data_bit_cnt~4_combout\ : std_logic;
SIGNAL \Main_Demux_1|Calculate_CRC~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|Calculate_CRC~q\ : std_logic;
SIGNAL \Main_Demux_1|Add6~10_combout\ : std_logic;
SIGNAL \Main_Demux_1|data_bit_cnt~9_combout\ : std_logic;
SIGNAL \Main_Demux_1|data_bit_cnt~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|Add6~1\ : std_logic;
SIGNAL \Main_Demux_1|Add6~2_combout\ : std_logic;
SIGNAL \Main_Demux_1|data_bit_cnt~11_combout\ : std_logic;
SIGNAL \Main_Demux_1|CRC16_Bit:data_bit_cnt[1]~q\ : std_logic;
SIGNAL \Main_Demux_1|Add6~3\ : std_logic;
SIGNAL \Main_Demux_1|Add6~4_combout\ : std_logic;
SIGNAL \Main_Demux_1|data_bit_cnt~10_combout\ : std_logic;
SIGNAL \Main_Demux_1|CRC16_Bit:data_bit_cnt[2]~q\ : std_logic;
SIGNAL \Main_Demux_1|Add6~5\ : std_logic;
SIGNAL \Main_Demux_1|Add6~6_combout\ : std_logic;
SIGNAL \Main_Demux_1|data_bit_cnt~2_combout\ : std_logic;
SIGNAL \Main_Demux_1|data_bit_cnt~8_combout\ : std_logic;
SIGNAL \Main_Demux_1|CRC16_Bit:data_bit_cnt[3]~q\ : std_logic;
SIGNAL \Main_Demux_1|Add6~7\ : std_logic;
SIGNAL \Main_Demux_1|Add6~8_combout\ : std_logic;
SIGNAL \Main_Demux_1|data_bit_cnt~5_combout\ : std_logic;
SIGNAL \Main_Demux_1|CRC16_Bit:data_bit_cnt[4]~q\ : std_logic;
SIGNAL \Main_Demux_1|Add6~9\ : std_logic;
SIGNAL \Main_Demux_1|Add6~11_combout\ : std_logic;
SIGNAL \Main_Demux_1|data_bit_cnt~7_combout\ : std_logic;
SIGNAL \Main_Demux_1|CRC16_Bit:data_bit_cnt[5]~q\ : std_logic;
SIGNAL \Main_Demux_1|Equal25~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|Equal25~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|data_bit_cnt~3_combout\ : std_logic;
SIGNAL \Main_Demux_1|CRC16_Bit:data_bit_cnt[5]~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|data_bit_cnt~6_combout\ : std_logic;
SIGNAL \Main_Demux_1|CRC16_Bit:data_bit_cnt[0]~q\ : std_logic;
SIGNAL \Main_Demux_1|crc_data_bit~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|crc_data_bit~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|crc_data_bit~2_combout\ : std_logic;
SIGNAL \Main_Demux_1|crc_data_bit~3_combout\ : std_logic;
SIGNAL \Main_Demux_1|crc_data_bit~q\ : std_logic;
SIGNAL \Main_Demux_1|CRCIn_Bit~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|CRCIn_Bit~3_combout\ : std_logic;
SIGNAL \Main_Demux_1|CRCIn_Bit~4_combout\ : std_logic;
SIGNAL \Main_Demux_1|CRCIn_Bit~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|CRCIn_Bit~2_combout\ : std_logic;
SIGNAL \Main_Demux_1|CRCIn_Bit~5_combout\ : std_logic;
SIGNAL \Main_Demux_1|CRCIn_Bit~6_combout\ : std_logic;
SIGNAL \Main_Demux_1|CRCIn_Bit~7_combout\ : std_logic;
SIGNAL \Main_Demux_1|CRCIn_Bit~q\ : std_logic;
SIGNAL \Main_Demux_1|CRX~13_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector23~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector22~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector23~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|CRC_reset~q\ : std_logic;
SIGNAL \Main_Demux_1|CRX[12]~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|CRX~14_combout\ : std_logic;
SIGNAL \Main_Demux_1|CRX~15_combout\ : std_logic;
SIGNAL \Main_Demux_1|CRX~16_combout\ : std_logic;
SIGNAL \Main_Demux_1|CRX~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|CRX[0]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|CRX~2_combout\ : std_logic;
SIGNAL \Main_Demux_1|CRX~3_combout\ : std_logic;
SIGNAL \Main_Demux_1|CRX~4_combout\ : std_logic;
SIGNAL \Main_Demux_1|CRX~5_combout\ : std_logic;
SIGNAL \Main_Demux_1|CRX~6_combout\ : std_logic;
SIGNAL \Main_Demux_1|CRX~7_combout\ : std_logic;
SIGNAL \Main_Demux_1|CRX~8_combout\ : std_logic;
SIGNAL \Main_Demux_1|CRX~9_combout\ : std_logic;
SIGNAL \Main_Demux_1|CRX~10_combout\ : std_logic;
SIGNAL \Main_Demux_1|CRX~12_combout\ : std_logic;
SIGNAL \Main_Demux_1|CRX~11_combout\ : std_logic;
SIGNAL \Main_Demux_1|CRC_byte_i[15]~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|Equal40~6_combout\ : std_logic;
SIGNAL \Main_Demux_1|Equal40~5_combout\ : std_logic;
SIGNAL \Main_Demux_1|Equal40~7_combout\ : std_logic;
SIGNAL \Main_Demux_1|CRC_byte_i[12]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Equal40~8_combout\ : std_logic;
SIGNAL \Main_Demux_1|Equal40~9_combout\ : std_logic;
SIGNAL \Main_Demux_1|Equal40~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|CRC_byte_i[1]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Equal40~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|Equal40~2_combout\ : std_logic;
SIGNAL \Main_Demux_1|CRC_byte_i[6]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Equal40~3_combout\ : std_logic;
SIGNAL \Main_Demux_1|Equal40~4_combout\ : std_logic;
SIGNAL \Main_Demux_1|Equal40~10_combout\ : std_logic;
SIGNAL \Main_Demux_1|Mux0~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector30~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector30~7_combout\ : std_logic;
SIGNAL \Main_Demux_1|WideOr6~3_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector30~4_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector30~5_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector30~6_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector30~8_combout\ : std_logic;
SIGNAL \Main_Demux_1|cmd_state.idle~q\ : std_logic;
SIGNAL \Main_Demux_1|Selector22~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|Flag_rec~q\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:cnt[0]~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:cnt[0]~q\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:cnt[0]~2\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:cnt[1]~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:cnt[1]~q\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:cnt[1]~2\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:cnt[2]~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:cnt[2]~q\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:cnt[2]~2\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:cnt[3]~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:cnt[3]~q\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:cnt[3]~2\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:cnt[4]~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:cnt[4]~q\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:cnt[4]~2\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:cnt[5]~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:cnt[5]~q\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:cnt[5]~2\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:cnt[6]~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:cnt[6]~q\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:cnt[6]~2\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:cnt[7]~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:cnt[7]~q\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:cnt[7]~2\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:cnt[8]~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:cnt[8]~q\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:cnt[8]~2\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:cnt[9]~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:cnt[9]~q\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:cnt[9]~2\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:cnt[10]~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:cnt[10]~q\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:cnt[10]~2\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:cnt[11]~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:cnt[11]~q\ : std_logic;
SIGNAL \Main_Demux_1|Equal3~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:cnt[11]~2\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:cnt[12]~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:cnt[12]~q\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:cnt[12]~2\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:cnt[13]~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:cnt[13]~q\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:cnt[13]~2\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:cnt[14]~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:cnt[14]~q\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog~2_combout\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:Div_cnt[8]~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:Div_cnt[8]~2_combout\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:Div_cnt[0]~q\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:Div_cnt[0]~2\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:Div_cnt[1]~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:Div_cnt[1]~q\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:Div_cnt[1]~2\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:Div_cnt[2]~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:Div_cnt[2]~q\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:Div_cnt[2]~2\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:Div_cnt[3]~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:Div_cnt[3]~q\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog~3_combout\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:Div_cnt[3]~2\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:Div_cnt[4]~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:Div_cnt[4]~q\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:Div_cnt[4]~2\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:Div_cnt[5]~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:Div_cnt[5]~q\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:Div_cnt[5]~2\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:Div_cnt[6]~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:Div_cnt[6]~q\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:Div_cnt[6]~2\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:Div_cnt[7]~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:Div_cnt[7]~q\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog~4_combout\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:Div_cnt[7]~2\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:Div_cnt[8]~3_combout\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog:Div_cnt[8]~q\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog~5_combout\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog~6_combout\ : std_logic;
SIGNAL \Main_Demux_1|watch_dog~7_combout\ : std_logic;
SIGNAL \Main_Demux_1|wd_timer~q\ : std_logic;
SIGNAL \Main_Demux_1|Selector42~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector51~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|cmd_state.Header_Check~q\ : std_logic;
SIGNAL \Main_Demux_1|Selector31~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector31~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector31~4_combout\ : std_logic;
SIGNAL \Main_Demux_1|cmd_state.Length~q\ : std_logic;
SIGNAL \Main_Demux_1|Selector32~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|cmd_state.get_Mode~q\ : std_logic;
SIGNAL \Main_Demux_1|Mode_i[7]~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|Equal41~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector53~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|Selector53~1_combout\ : std_logic;
SIGNAL \Main_Demux_1|SET_Timer~q\ : std_logic;
SIGNAL \Timer_Controller_1|Time_Driver:bit_cnt_OmS[0]~q\ : std_logic;
SIGNAL \Timer_Controller_1|Add2~1\ : std_logic;
SIGNAL \Timer_Controller_1|Add2~2_combout\ : std_logic;
SIGNAL \Timer_Controller_1|Time_Driver:bit_cnt_OmS[1]~q\ : std_logic;
SIGNAL \Timer_Controller_1|Add2~3\ : std_logic;
SIGNAL \Timer_Controller_1|Add2~4_combout\ : std_logic;
SIGNAL \Timer_Controller_1|Time_Driver:bit_cnt_OmS[2]~q\ : std_logic;
SIGNAL \Timer_Controller_1|Add2~5\ : std_logic;
SIGNAL \Timer_Controller_1|Add2~6_combout\ : std_logic;
SIGNAL \Timer_Controller_1|Time_Driver:bit_cnt_OmS[3]~q\ : std_logic;
SIGNAL \Timer_Controller_1|Add2~7\ : std_logic;
SIGNAL \Timer_Controller_1|Add2~8_combout\ : std_logic;
SIGNAL \Timer_Controller_1|bit_cnt_OmS~5_combout\ : std_logic;
SIGNAL \Timer_Controller_1|Time_Driver:bit_cnt_OmS[4]~q\ : std_logic;
SIGNAL \Timer_Controller_1|Add2~9\ : std_logic;
SIGNAL \Timer_Controller_1|Add2~10_combout\ : std_logic;
SIGNAL \Timer_Controller_1|Time_Driver:bit_cnt_OmS[5]~q\ : std_logic;
SIGNAL \Timer_Controller_1|Add2~11\ : std_logic;
SIGNAL \Timer_Controller_1|Add2~12_combout\ : std_logic;
SIGNAL \Timer_Controller_1|bit_cnt_OmS~4_combout\ : std_logic;
SIGNAL \Timer_Controller_1|Time_Driver:bit_cnt_OmS[6]~q\ : std_logic;
SIGNAL \Timer_Controller_1|Add2~13\ : std_logic;
SIGNAL \Timer_Controller_1|Add2~14_combout\ : std_logic;
SIGNAL \Timer_Controller_1|Time_Driver:bit_cnt_OmS[7]~q\ : std_logic;
SIGNAL \Timer_Controller_1|Add2~15\ : std_logic;
SIGNAL \Timer_Controller_1|Add2~16_combout\ : std_logic;
SIGNAL \Timer_Controller_1|bit_cnt_OmS~3_combout\ : std_logic;
SIGNAL \Timer_Controller_1|Time_Driver:bit_cnt_OmS[8]~q\ : std_logic;
SIGNAL \Timer_Controller_1|Add2~17\ : std_logic;
SIGNAL \Timer_Controller_1|Add2~18_combout\ : std_logic;
SIGNAL \Timer_Controller_1|bit_cnt_OmS~2_combout\ : std_logic;
SIGNAL \Timer_Controller_1|Time_Driver:bit_cnt_OmS[9]~q\ : std_logic;
SIGNAL \Timer_Controller_1|Add2~19\ : std_logic;
SIGNAL \Timer_Controller_1|Add2~20_combout\ : std_logic;
SIGNAL \Timer_Controller_1|Time_Driver:bit_cnt_OmS[10]~q\ : std_logic;
SIGNAL \Timer_Controller_1|Add2~21\ : std_logic;
SIGNAL \Timer_Controller_1|Add2~22_combout\ : std_logic;
SIGNAL \Timer_Controller_1|Time_Driver:bit_cnt_OmS[11]~q\ : std_logic;
SIGNAL \Timer_Controller_1|Add2~23\ : std_logic;
SIGNAL \Timer_Controller_1|Add2~24_combout\ : std_logic;
SIGNAL \Timer_Controller_1|Time_Driver:bit_cnt_OmS[12]~q\ : std_logic;
SIGNAL \Timer_Controller_1|Add2~25\ : std_logic;
SIGNAL \Timer_Controller_1|Add2~26_combout\ : std_logic;
SIGNAL \Timer_Controller_1|Time_Driver:bit_cnt_OmS[13]~q\ : std_logic;
SIGNAL \Timer_Controller_1|Add2~27\ : std_logic;
SIGNAL \Timer_Controller_1|Add2~28_combout\ : std_logic;
SIGNAL \Timer_Controller_1|bit_cnt_OmS~1_combout\ : std_logic;
SIGNAL \Timer_Controller_1|Time_Driver:bit_cnt_OmS[14]~q\ : std_logic;
SIGNAL \Timer_Controller_1|Add2~29\ : std_logic;
SIGNAL \Timer_Controller_1|Add2~30_combout\ : std_logic;
SIGNAL \Timer_Controller_1|bit_cnt_OmS~0_combout\ : std_logic;
SIGNAL \Timer_Controller_1|Time_Driver:bit_cnt_OmS[15]~q\ : std_logic;
SIGNAL \Timer_Controller_1|Equal2~0_combout\ : std_logic;
SIGNAL \Timer_Controller_1|Equal2~1_combout\ : std_logic;
SIGNAL \Timer_Controller_1|Equal2~3_combout\ : std_logic;
SIGNAL \Timer_Controller_1|Equal2~2_combout\ : std_logic;
SIGNAL \Timer_Controller_1|Equal2~4_combout\ : std_logic;
SIGNAL \Timer_Controller_1|One_mSEC_Pulse_i~feeder_combout\ : std_logic;
SIGNAL \Timer_Controller_1|One_mSEC_Pulse_i~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[0]~1_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Add2~1\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Add2~3\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Add2~4_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Selector15~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Selector15~1_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|SPI_Drive_state.wait_1~q\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[2]~q\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Add2~5\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Add2~6_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[3]~q\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Add2~7\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Add2~8_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|wait_bit_cnt~1_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[4]~q\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Add2~9\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Add2~10_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|wait_bit_cnt~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[5]~q\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Equal4~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Add2~2_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|wait_bit_cnt~2_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[1]~q\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Add2~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|wait_bit_cnt~3_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[0]~q\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Selector9~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Selector2~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Data_valid~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|wait_cnt~1_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[0]~2\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[1]~1_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Add0~1\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Add0~2_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|data_ok~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|data_ok~3_combout\ : std_logic;
SIGNAL \Main_Mux_1|Add0~11\ : std_logic;
SIGNAL \Main_Mux_1|Add0~12_combout\ : std_logic;
SIGNAL \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[6]~q\ : std_logic;
SIGNAL \Main_Mux_1|Add0~13\ : std_logic;
SIGNAL \Main_Mux_1|Add0~15\ : std_logic;
SIGNAL \Main_Mux_1|Add0~16_combout\ : std_logic;
SIGNAL \Main_Mux_1|Request_Data_cnt~2_combout\ : std_logic;
SIGNAL \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[8]~q\ : std_logic;
SIGNAL \Main_Mux_1|Add0~17\ : std_logic;
SIGNAL \Main_Mux_1|Add0~18_combout\ : std_logic;
SIGNAL \Main_Mux_1|Request_Data_cnt~1_combout\ : std_logic;
SIGNAL \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[9]~q\ : std_logic;
SIGNAL \Main_Mux_1|Add0~19\ : std_logic;
SIGNAL \Main_Mux_1|Add0~20_combout\ : std_logic;
SIGNAL \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[10]~q\ : std_logic;
SIGNAL \Main_Mux_1|Add0~21\ : std_logic;
SIGNAL \Main_Mux_1|Add0~22_combout\ : std_logic;
SIGNAL \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[11]~q\ : std_logic;
SIGNAL \Main_Mux_1|Add0~23\ : std_logic;
SIGNAL \Main_Mux_1|Add0~24_combout\ : std_logic;
SIGNAL \Main_Mux_1|Request_Data_cnt~0_combout\ : std_logic;
SIGNAL \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[12]~q\ : std_logic;
SIGNAL \Main_Mux_1|Add0~25\ : std_logic;
SIGNAL \Main_Mux_1|Add0~26_combout\ : std_logic;
SIGNAL \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[13]~q\ : std_logic;
SIGNAL \Main_Mux_1|Add0~27\ : std_logic;
SIGNAL \Main_Mux_1|Add0~28_combout\ : std_logic;
SIGNAL \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[14]~q\ : std_logic;
SIGNAL \Main_Mux_1|Add0~29\ : std_logic;
SIGNAL \Main_Mux_1|Add0~30_combout\ : std_logic;
SIGNAL \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[15]~q\ : std_logic;
SIGNAL \Main_Mux_1|Add0~31\ : std_logic;
SIGNAL \Main_Mux_1|Add0~32_combout\ : std_logic;
SIGNAL \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[16]~q\ : std_logic;
SIGNAL \Main_Mux_1|Add0~33\ : std_logic;
SIGNAL \Main_Mux_1|Add0~34_combout\ : std_logic;
SIGNAL \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[17]~q\ : std_logic;
SIGNAL \Main_Mux_1|Add0~35\ : std_logic;
SIGNAL \Main_Mux_1|Add0~36_combout\ : std_logic;
SIGNAL \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[18]~q\ : std_logic;
SIGNAL \Main_Mux_1|Equal1~1_combout\ : std_logic;
SIGNAL \Main_Mux_1|Add0~37\ : std_logic;
SIGNAL \Main_Mux_1|Add0~38_combout\ : std_logic;
SIGNAL \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[19]~q\ : std_logic;
SIGNAL \Main_Mux_1|Add0~39\ : std_logic;
SIGNAL \Main_Mux_1|Add0~40_combout\ : std_logic;
SIGNAL \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[20]~q\ : std_logic;
SIGNAL \Main_Mux_1|Add0~41\ : std_logic;
SIGNAL \Main_Mux_1|Add0~42_combout\ : std_logic;
SIGNAL \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[21]~q\ : std_logic;
SIGNAL \Main_Mux_1|Add0~43\ : std_logic;
SIGNAL \Main_Mux_1|Add0~44_combout\ : std_logic;
SIGNAL \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[22]~q\ : std_logic;
SIGNAL \Main_Mux_1|Equal1~0_combout\ : std_logic;
SIGNAL \Main_Mux_1|Equal1~3_combout\ : std_logic;
SIGNAL \Main_Mux_1|Equal1~2_combout\ : std_logic;
SIGNAL \Main_Mux_1|Equal1~4_combout\ : std_logic;
SIGNAL \Main_Mux_1|Equal1~5_combout\ : std_logic;
SIGNAL \Main_Mux_1|Add0~14_combout\ : std_logic;
SIGNAL \Main_Mux_1|Request_Data_cnt~4_combout\ : std_logic;
SIGNAL \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[7]~q\ : std_logic;
SIGNAL \Main_Mux_1|Equal1~6_combout\ : std_logic;
SIGNAL \Main_Mux_1|Add0~0_combout\ : std_logic;
SIGNAL \Main_Mux_1|Request_Data_cnt~3_combout\ : std_logic;
SIGNAL \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[0]~q\ : std_logic;
SIGNAL \Main_Mux_1|Add0~1\ : std_logic;
SIGNAL \Main_Mux_1|Add0~2_combout\ : std_logic;
SIGNAL \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[1]~q\ : std_logic;
SIGNAL \Main_Mux_1|Add0~3\ : std_logic;
SIGNAL \Main_Mux_1|Add0~4_combout\ : std_logic;
SIGNAL \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[2]~q\ : std_logic;
SIGNAL \Main_Mux_1|Add0~5\ : std_logic;
SIGNAL \Main_Mux_1|Add0~6_combout\ : std_logic;
SIGNAL \Main_Mux_1|Request_Data_cnt~5_combout\ : std_logic;
SIGNAL \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[3]~q\ : std_logic;
SIGNAL \Main_Mux_1|Add0~7\ : std_logic;
SIGNAL \Main_Mux_1|Add0~8_combout\ : std_logic;
SIGNAL \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[4]~q\ : std_logic;
SIGNAL \Main_Mux_1|Add0~9\ : std_logic;
SIGNAL \Main_Mux_1|Add0~10_combout\ : std_logic;
SIGNAL \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[5]~q\ : std_logic;
SIGNAL \Main_Mux_1|Request_Data_Strobe~0_combout\ : std_logic;
SIGNAL \Main_Mux_1|Request_Data_Strobe~1_combout\ : std_logic;
SIGNAL \Main_Mux_1|Request_Data_Strobe~q\ : std_logic;
SIGNAL \Main_Mux_1|Dig_In_Request_i~feeder_combout\ : std_logic;
SIGNAL \Main_Mux_1|Dig_In_Request_i~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector5~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Idle~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector0~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_Dummy_1~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector7~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_1~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector8~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH1~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector9~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH1~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector10~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH2~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector11~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH2~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector12~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH3~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector13~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH3~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector14~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH4~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector15~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH4~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector16~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH5~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector17~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH5~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector18~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH6~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector19~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH6~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector20~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH7~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector21~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH7~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector22~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH8~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector23~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH8~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector24~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_Dummy_2~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector25~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_2~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector26~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH9~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector27~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH9~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector28~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH10~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector29~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH10~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector30~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH11~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector31~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH11~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector32~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH12~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector33~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH12~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector34~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH13~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector35~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH13~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector36~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH14~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector37~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH14~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector38~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH15~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector39~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH15~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector40~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH16~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector41~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH16~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector42~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_Dummy_3~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector43~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_3~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector44~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH17~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector45~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH17~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector46~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH18~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector47~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH18~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector48~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH19~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector49~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH19~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector50~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH20~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector51~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH20~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector52~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH21~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector53~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH21~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector54~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH22~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector55~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH22~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector56~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH23~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector57~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH23~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector58~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH24~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector59~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH24~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector60~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_Dummy_4~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector61~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_4~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector62~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH25~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector63~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH25~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector64~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH26~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector65~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH26~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector66~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH27~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector67~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH27~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector68~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH28~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector69~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH28~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector70~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH29~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector71~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH29~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector72~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH30~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector73~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH30~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector74~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH31~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector75~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH31~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector76~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH32~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector77~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH32~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector78~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_Dummy_5~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector79~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_5~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector80~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH33~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector81~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH33~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector82~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH34~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector83~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH34~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector84~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH35~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector85~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH35~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector86~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH36~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector87~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH36~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector88~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH37~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector89~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH37~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector90~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH38~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector91~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH38~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector92~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH39~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector93~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH39~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector94~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH40~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector95~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH40~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector96~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_Dummy_6~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector97~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_6~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector98~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH41~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector99~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH41~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector100~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH42~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector101~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH42~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector102~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH43~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector103~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH43~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector104~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH44~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector105~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH44~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector106~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH45~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector107~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH45~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector108~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH46~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector109~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH46~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector110~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH47~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector111~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH47~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector112~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH48~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector113~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH48~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector125~14_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector125~12_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector125~11_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector125~10_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector125~9_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector125~13_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector125~15_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector125~1_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector2~2_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|WideOr0~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector125~2_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector125~3_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector125~6_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector125~4_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector125~5_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector125~7_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector125~8_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector125~16_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[0]~3_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[1]~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[1]~2\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[2]~1_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Add0~3\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Add0~4_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[2]~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[2]~2\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[3]~1_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Add0~5\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Add0~6_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[3]~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[3]~2\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[4]~1_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Add0~7\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Add0~8_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[4]~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[4]~2\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[5]~1_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Add0~9\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Add0~10_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[5]~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|data_ok~1_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|wait_cnt~2_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Add0~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[0]~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|wait_cnt~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector125~18_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector125~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector125~17_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector125~19_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|data_ok~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.wait_Idle~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.wait_Idle~1_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|SPI_Drive_state.wait_Idle~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|WideOr64~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|WideOr64~11_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector116~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector116~1_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector116~2_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector116~3_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|WideOr64~8_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|WideOr64~9_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|WideOr64~10_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|WideOr64~12_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|WideOr64~1_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|WideOr64~5_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|WideOr64~6_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|WideOr64~2_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|WideOr64~3_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector115~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector115~1_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|WideOr64~4_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|WideOr64~7_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|WideOr64~combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector118~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|convert~q\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Selector9~1_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|SPI_Drive_state.idle~q\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|bit_cnt~11_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|SPI_Driver:bit_cnt[1]~q\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|EnableRateGenarator~2_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|EnableRateGenarator~q\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Add0~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|bit_cnt~12_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|SPI_Driver:bit_cnt[0]~q\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Add0~1\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Add0~2_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|bit_cnt~13_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|SPI_Driver:bit_cnt[2]~q\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Add0~3\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Add0~4_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|bit_cnt~14_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|SPI_Driver:bit_cnt[3]~q\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Add0~5\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Add0~6_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Equal1~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Selector10~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|bit_cnt~15_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|SPI_Driver:bit_cnt[5]~q\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Add0~7\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Add0~9\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Add0~10_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|bit_cnt~10_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|SPI_Driver:bit_cnt[4]~q\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Add0~8_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Equal1~1_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Bit_Rate_Enable~q\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Selector17~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|SPI_Drive_state.Wait_Bit_Rate_2~q\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Selector14~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|SPI_Drive_state.Cycle_cnt~q\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Selector7~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|SPI_Driver:bit_number[0]~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|SPI_Driver:bit_number[0]~q\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Selector6~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|SPI_Driver:bit_number[1]~q\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Selector5~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|SPI_Driver:bit_number[2]~q\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Add1~1_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Selector4~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|SPI_Driver:bit_number[3]~q\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Add1~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Equal3~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|SPI_Driver:bit_number[4]~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|SPI_Driver:bit_number[4]~q\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Equal3~1_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|SPI_Drive_state.Convertion_Start~q\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|SPI_Drive_state.CS_on~feeder_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|SPI_Drive_state.CS_on~q\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Selector12~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|SPI_Drive_state.FE_1~q\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Selector16~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|SPI_Drive_state.Wait_Bit_Rate_1~q\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Selector13~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|SPI_Drive_state.RE_1~q\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Selector0~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Sclk~q\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Selector1~1_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Selector1~2_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Selector1~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Selector1~3_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|nCS_i~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector1~1_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector1~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector1~2_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|data_ok~2_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector1~3_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|CS2_i~q\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|CS2_i~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|CS2_i~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector3~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector3~1_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector3~2_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|CS4_i~q\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|CS4_i~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|CS4_i~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector2~5_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector2~3_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector2~4_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|CS3_i~q\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|CS3_i~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|CS3_i~q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|WideOr0~1_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector0~1_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector0~2_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|CS1_i~q\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|CS1_i~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|CS1_i~q\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[0]~1_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~71_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|Trigger~q\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~79_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|Add0~0_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~77_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~78_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[5]~2\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[6]~1_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~1_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~2_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~3_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~4_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[6]~q\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[6]~2\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[7]~1_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[7]~q\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[7]~2\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[8]~1_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[8]~q\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[8]~2\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~5_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~q\ : std_logic;
SIGNAL \SPI_Output_Handler_1|Equal41~2_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|Equal41~5_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~76_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~80_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~74_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~73_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~191_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~75_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~81_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~64_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~67_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~65_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~82_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~192_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~193_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~83_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~41_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~69_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~68_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~70_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~84_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~85_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~66_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~72_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~86_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[0]~q\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[0]~2\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[1]~1_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[1]~q\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[1]~2\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[2]~1_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[2]~q\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[2]~2\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[3]~1_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[3]~q\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[3]~2\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[4]~1_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[4]~q\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[4]~2\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[5]~1_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[5]~q\ : std_logic;
SIGNAL \SPI_Output_Handler_1|Equal41~3_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|Equal41~4_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~43_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~96_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~87_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~90_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~89_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~91_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~92_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~93_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|Add0~7\ : std_logic;
SIGNAL \SPI_Output_Handler_1|Add0~9\ : std_logic;
SIGNAL \SPI_Output_Handler_1|Add0~10_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~88_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~94_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~95_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~0_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~97_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~98_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~103_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~51_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~101_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~102_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~104_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|Lock~0_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~25_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~55_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~99_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~100_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~105_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~1_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|Add0~8_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~46_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i[1]~23_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~47_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~48_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~49_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~178_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~44_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~45_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~50_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~0_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~feeder_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~54_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~180_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~56_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~52_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~179_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~53_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~57_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~58_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~59_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~40_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~60_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~181_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~61_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~62_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~63_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~182_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|Add0~1\ : std_logic;
SIGNAL \SPI_Output_Handler_1|Add0~2_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~106_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~107_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~183_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~185_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~113_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~184_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~111_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~108_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~109_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~110_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~112_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~114_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~115_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~0_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~122_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~121_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~123_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~124_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~117_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~116_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~118_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~119_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~120_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~125_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ : std_logic;
SIGNAL \SPI_Output_Handler_1|Add0~3\ : std_logic;
SIGNAL \SPI_Output_Handler_1|Add0~5\ : std_logic;
SIGNAL \SPI_Output_Handler_1|Add0~6_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~186_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~126_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~128_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~129_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~127_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~130_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~131_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~0_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~138_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~137_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~139_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~134_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~135_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~132_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~133_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~136_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~140_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~24_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~190_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~155_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|Add0~11\ : std_logic;
SIGNAL \SPI_Output_Handler_1|Add0~12_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~158_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~156_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~157_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~159_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~160_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~161_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~162_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~163_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~168_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~165_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~166_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~167_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~164_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~169_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~170_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~feeder_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\ : std_logic;
SIGNAL \SPI_Output_Handler_1|Lock~1_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|Lock~2_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[0]~1_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|Lock~5_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~75_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~1_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~2_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~3_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~4_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~5_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~6_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~7_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[0]~q\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[0]~2\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~8_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|Lock~5_wirecell_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~q\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~9\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[2]~1_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[2]~q\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[2]~2\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[3]~1_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[3]~q\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[3]~2\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[4]~1_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[4]~q\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[4]~2\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[5]~1_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[5]~q\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[5]~2\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[6]~1_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[6]~q\ : std_logic;
SIGNAL \SPI_Output_Handler_1|Equal61~0_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|Equal61~1_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|Lock~3_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|Lock~4_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|Lock~q\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~42_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~177_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|Add0~4_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~144_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~145_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~146_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~141_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~142_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~143_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~147_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~148_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~0_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~149_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~150_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~151_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~152_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~189_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~187_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~188_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~153_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~154_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ : std_logic;
SIGNAL \SPI_Output_Handler_1|Output_Data_Ready_i~5_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|Output_Data_Ready_i~9_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|Output_Data_Ready_i~4_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|Output_Data_Ready_i~6_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|Output_Data_Ready_i~7_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|Output_Data_Ready_i~8_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|Output_Data_Ready_i~q\ : std_logic;
SIGNAL \SPI_Out_1|Load_i~q\ : std_logic;
SIGNAL \SPI_Out_1|Add2~0_combout\ : std_logic;
SIGNAL \SPI_Out_1|Delay_Timer~1_combout\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Driver:bit_cnt[0]~1_combout\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Driver:bit_cnt[8]~1_combout\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Driver:bit_cnt[8]~2_combout\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Driver:bit_cnt[0]~q\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Driver:bit_cnt[0]~2\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Driver:bit_cnt[1]~1_combout\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Driver:bit_cnt[1]~q\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Driver:bit_cnt[1]~2\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Driver:bit_cnt[2]~1_combout\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Driver:bit_cnt[2]~q\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Driver:bit_cnt[2]~2\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Driver:bit_cnt[3]~1_combout\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Driver:bit_cnt[3]~q\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Driver:bit_cnt[3]~2\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Driver:bit_cnt[4]~1_combout\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Driver:bit_cnt[4]~q\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Driver:bit_cnt[4]~2\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Driver:bit_cnt[5]~1_combout\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Driver:bit_cnt[5]~q\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Driver:bit_cnt[5]~2\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Driver:bit_cnt[6]~1_combout\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Driver:bit_cnt[6]~q\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Driver:bit_cnt[6]~2\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Driver:bit_cnt[7]~1_combout\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Driver:bit_cnt[7]~q\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Driver:bit_cnt[7]~2\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Driver:bit_cnt[8]~3_combout\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Driver:bit_cnt[8]~q\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Driver:bit_cnt[8]~4\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Driver:bit_cnt[9]~1_combout\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Driver:bit_cnt[9]~q\ : std_logic;
SIGNAL \SPI_Out_1|Equal2~0_combout\ : std_logic;
SIGNAL \SPI_Out_1|Equal2~1_combout\ : std_logic;
SIGNAL \SPI_Out_1|Equal1~0_combout\ : std_logic;
SIGNAL \SPI_Out_1|Equal2~2_combout\ : std_logic;
SIGNAL \SPI_Out_1|Bit_Rate_Enable~0_combout\ : std_logic;
SIGNAL \SPI_Out_1|Bit_Rate_Enable~q\ : std_logic;
SIGNAL \SPI_Out_1|Selector5~0_combout\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Drive_state.CS_on~q\ : std_logic;
SIGNAL \SPI_Out_1|Selector14~0_combout\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Driver:bit_number[2]~0_combout\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Driver:bit_number[1]~q\ : std_logic;
SIGNAL \SPI_Out_1|Selector13~0_combout\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Driver:bit_number[2]~q\ : std_logic;
SIGNAL \SPI_Out_1|Add1~0_combout\ : std_logic;
SIGNAL \SPI_Out_1|Selector12~0_combout\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Driver:bit_number[3]~q\ : std_logic;
SIGNAL \SPI_Out_1|Add1~2_combout\ : std_logic;
SIGNAL \SPI_Out_1|Selector6~3_combout\ : std_logic;
SIGNAL \SPI_Out_1|Selector11~0_combout\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Driver:bit_number[4]~q\ : std_logic;
SIGNAL \SPI_Out_1|Selector6~2_combout\ : std_logic;
SIGNAL \SPI_Out_1|Selector6~4_combout\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Drive_state.FE_1~q\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Drive_state.RE_1~0_combout\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Drive_state.RE_1~q\ : std_logic;
SIGNAL \SPI_Out_1|Selector8~0_combout\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Drive_state.Cycle_cnt~q\ : std_logic;
SIGNAL \SPI_Out_1|Selector15~0_combout\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Driver:bit_number[0]~q\ : std_logic;
SIGNAL \SPI_Out_1|Equal3~0_combout\ : std_logic;
SIGNAL \SPI_Out_1|Selector9~0_combout\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Drive_state.CS_off~q\ : std_logic;
SIGNAL \SPI_Out_1|Selector10~0_combout\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Drive_state.Last_Sclk~q\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Driver:Delay_Timer[0]~q\ : std_logic;
SIGNAL \SPI_Out_1|Add2~1\ : std_logic;
SIGNAL \SPI_Out_1|Add2~2_combout\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Driver:Delay_Timer[1]~q\ : std_logic;
SIGNAL \SPI_Out_1|Add2~3\ : std_logic;
SIGNAL \SPI_Out_1|Add2~4_combout\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Driver:Delay_Timer[2]~q\ : std_logic;
SIGNAL \SPI_Out_1|Add2~5\ : std_logic;
SIGNAL \SPI_Out_1|Add2~6_combout\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Driver:Delay_Timer[3]~q\ : std_logic;
SIGNAL \SPI_Out_1|Add2~7\ : std_logic;
SIGNAL \SPI_Out_1|Add2~8_combout\ : std_logic;
SIGNAL \SPI_Out_1|Delay_Timer~0_combout\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Driver:Delay_Timer[4]~q\ : std_logic;
SIGNAL \SPI_Out_1|Add2~9\ : std_logic;
SIGNAL \SPI_Out_1|Add2~10_combout\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Driver:Delay_Timer[5]~q\ : std_logic;
SIGNAL \SPI_Out_1|Equal4~0_combout\ : std_logic;
SIGNAL \SPI_Out_1|Add2~11\ : std_logic;
SIGNAL \SPI_Out_1|Add2~12_combout\ : std_logic;
SIGNAL \SPI_Out_1|Delay_Timer~2_combout\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Driver:Delay_Timer[6]~q\ : std_logic;
SIGNAL \SPI_Out_1|Equal4~1_combout\ : std_logic;
SIGNAL \SPI_Out_1|Selector4~0_combout\ : std_logic;
SIGNAL \SPI_Out_1|SPI_Drive_state.idle~q\ : std_logic;
SIGNAL \SPI_Out_1|Selector2~0_combout\ : std_logic;
SIGNAL \SPI_Out_1|EnableRateGenarator~q\ : std_logic;
SIGNAL \SPI_Out_1|Write_Data~0_combout\ : std_logic;
SIGNAL \SPI_Out_1|Write_Data~q\ : std_logic;
SIGNAL \SPI_Out_1|Selector1~0_combout\ : std_logic;
SIGNAL \SPI_Out_1|Selector1~1_combout\ : std_logic;
SIGNAL \SPI_Out_1|ncs~q\ : std_logic;
SIGNAL \SPI_Output_Handler_1|Card_Select_i~6_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|Card_Select_i~8_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|Card_Select_i~4_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|Card_Select_i~5_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|Card_Select_i~2_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|Card_Select_i~3_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|Card_Select_i~7_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|Card_Select_i~q\ : std_logic;
SIGNAL \SPI_Out_1|nCS_Output_2~0_combout\ : std_logic;
SIGNAL \SPI_Out_1|nCS_Output_2~q\ : std_logic;
SIGNAL \SPI_Out_1|Sclk~0_combout\ : std_logic;
SIGNAL \SPI_Out_1|Selector0~0_combout\ : std_logic;
SIGNAL \SPI_Out_1|Selector0~1_combout\ : std_logic;
SIGNAL \SPI_Out_1|Selector0~2_combout\ : std_logic;
SIGNAL \SPI_Out_1|Sclk~q\ : std_logic;
SIGNAL \SPI_Out_1|nCS_Output_1~0_combout\ : std_logic;
SIGNAL \SPI_Out_1|nCS_Output_1~q\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:bit_cnt[0]~1_combout\ : std_logic;
SIGNAL \SPI_In_1|Selector2~0_combout\ : std_logic;
SIGNAL \SPI_In_1|EnableRateGenarator~q\ : std_logic;
SIGNAL \SPI_Input_Handler_1|Trigger~feeder_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|Trigger~q\ : std_logic;
SIGNAL \SPI_Input_Handler_1|Lock~5_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|Lock~6_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~53_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|Lock~7_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[0]~1_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~2_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~5_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~3_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|Lock~4_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~4_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~6_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|wait_cnt~0_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|wait_cnt~2_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|wait_cnt~3_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|wait_cnt~4_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|Card_Select_i~0_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~9_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~10_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~7_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~8_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~11_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[0]~q\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[0]~2\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[1]~1_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[1]~q\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[1]~2\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[2]~1_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[2]~q\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[2]~2\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~12_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~q\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~13\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[4]~1_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[4]~q\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[4]~2\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[5]~1_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[5]~q\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[5]~2\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[6]~1_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[6]~q\ : std_logic;
SIGNAL \SPI_Input_Handler_1|Equal65~0_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|Equal65~1_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|wait_cnt~1_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|Lock~8_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|Lock~9_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|Lock~q\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~61_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~69_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|Add0~5\ : std_logic;
SIGNAL \SPI_Input_Handler_1|Add0~7\ : std_logic;
SIGNAL \SPI_Input_Handler_1|Add0~8_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~80_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~5_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~157_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~6_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~8_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~11_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|Equal63~1_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|Equal63~2_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|Equal63~0_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~9_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~10_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~q\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~7\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[1]~1_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[1]~q\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[1]~2\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[2]~1_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[2]~q\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[2]~2\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[3]~1_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[3]~q\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[3]~2\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[4]~1_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[4]~q\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[4]~2\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[5]~1_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[5]~q\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[5]~2\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[6]~1_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[6]~q\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[6]~2\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[7]~1_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[7]~q\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[7]~2\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[8]~1_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[8]~q\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[8]~2\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[9]~1_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[9]~q\ : std_logic;
SIGNAL \SPI_Input_Handler_1|Equal63~3_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~156_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~44_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~74_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~75_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~76_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~57_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~77_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~78_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~81_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~59_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~152_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~73_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~79_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~0_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~154_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~158_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~82_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~56_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~58_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~43_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|Add0~0_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~45_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~46_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~47_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~48_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~49_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~50_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~54_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~51_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~150_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~151_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~52_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~55_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~0_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\ : std_logic;
SIGNAL \SPI_Input_Handler_1|Add0~1\ : std_logic;
SIGNAL \SPI_Input_Handler_1|Add0~3\ : std_logic;
SIGNAL \SPI_Input_Handler_1|Add0~4_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~85_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~86_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~87_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~83_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~84_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~88_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~89_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~90_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~91_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~92_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~0_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~93_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~94_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~118_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~117_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~119_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|Add0~9\ : std_logic;
SIGNAL \SPI_Input_Handler_1|Add0~10_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~161_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~120_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~123_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~124_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~121_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~122_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~0_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~125_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~126_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~115_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~106_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~107_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~108_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~104_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~105_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~110_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|Add0~11\ : std_logic;
SIGNAL \SPI_Input_Handler_1|Add0~12_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~109_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~113_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~111_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~112_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~114_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~116_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~feeder_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~42_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|Add0~6_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~159_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~97_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~98_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~96_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~99_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~101_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~102_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~95_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~100_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~0_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~160_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~103_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ : std_logic;
SIGNAL \SPI_Input_Handler_1|Add0~2_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~70_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~153_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~64_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~65_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~66_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~62_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~63_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~67_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~71_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~60_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~68_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~0_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~155_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~72_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\ : std_logic;
SIGNAL \SPI_Input_Handler_1|Input_Data_ready_i~2_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|Lock~10_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|Input_Data_ready_i~0_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|Input_Data_ready_i~1_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|Input_Data_ready_i~3_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|Input_Data_ready_i~q\ : std_logic;
SIGNAL \SPI_In_1|Load_i~feeder_combout\ : std_logic;
SIGNAL \SPI_In_1|Load_i~q\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:bit_cnt[3]~1_combout\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:bit_cnt[3]~2_combout\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:bit_cnt[0]~q\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:bit_cnt[0]~2\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:bit_cnt[1]~1_combout\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:bit_cnt[1]~q\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:bit_cnt[1]~2\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:bit_cnt[2]~1_combout\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:bit_cnt[2]~q\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:bit_cnt[2]~2\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:bit_cnt[3]~3_combout\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:bit_cnt[3]~q\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:bit_cnt[3]~4\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:bit_cnt[4]~1_combout\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:bit_cnt[4]~q\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:bit_cnt[4]~2\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:bit_cnt[5]~1_combout\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:bit_cnt[5]~q\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:bit_cnt[5]~2\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:bit_cnt[6]~1_combout\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:bit_cnt[6]~q\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:bit_cnt[6]~2\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:bit_cnt[7]~1_combout\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:bit_cnt[7]~q\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:bit_cnt[7]~2\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:bit_cnt[8]~1_combout\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:bit_cnt[8]~q\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:bit_cnt[8]~2\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:bit_cnt[9]~1_combout\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:bit_cnt[9]~q\ : std_logic;
SIGNAL \SPI_In_1|Equal2~0_combout\ : std_logic;
SIGNAL \SPI_In_1|Equal2~1_combout\ : std_logic;
SIGNAL \SPI_In_1|Equal1~0_combout\ : std_logic;
SIGNAL \SPI_In_1|Equal2~2_combout\ : std_logic;
SIGNAL \SPI_In_1|Bit_Rate_Enable~0_combout\ : std_logic;
SIGNAL \SPI_In_1|Bit_Rate_Enable~feeder_combout\ : std_logic;
SIGNAL \SPI_In_1|Bit_Rate_Enable~q\ : std_logic;
SIGNAL \SPI_In_1|Selector13~0_combout\ : std_logic;
SIGNAL \SPI_In_1|Selector5~0_combout\ : std_logic;
SIGNAL \SPI_In_1|SPI_Drive_state.CS_on~q\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:bit_number[1]~0_combout\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:bit_number[2]~q\ : std_logic;
SIGNAL \SPI_In_1|Add1~0_combout\ : std_logic;
SIGNAL \SPI_In_1|Selector12~0_combout\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:bit_number[3]~q\ : std_logic;
SIGNAL \SPI_In_1|Add1~1_combout\ : std_logic;
SIGNAL \SPI_In_1|Selector11~0_combout\ : std_logic;
SIGNAL \SPI_In_1|Selector11~1_combout\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:bit_number[4]~feeder_combout\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:bit_number[4]~q\ : std_logic;
SIGNAL \SPI_In_1|Selector6~0_combout\ : std_logic;
SIGNAL \SPI_In_1|Selector6~1_combout\ : std_logic;
SIGNAL \SPI_In_1|SPI_Drive_state.FE_1~q\ : std_logic;
SIGNAL \SPI_In_1|SPI_Drive_state.RE_1~0_combout\ : std_logic;
SIGNAL \SPI_In_1|SPI_Drive_state.RE_1~q\ : std_logic;
SIGNAL \SPI_In_1|Selector8~0_combout\ : std_logic;
SIGNAL \SPI_In_1|SPI_Drive_state.Cycle_cnt~q\ : std_logic;
SIGNAL \SPI_In_1|Selector15~0_combout\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:bit_number[0]~q\ : std_logic;
SIGNAL \SPI_In_1|Selector14~0_combout\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:bit_number[1]~q\ : std_logic;
SIGNAL \SPI_In_1|Equal3~0_combout\ : std_logic;
SIGNAL \SPI_In_1|Selector9~0_combout\ : std_logic;
SIGNAL \SPI_In_1|SPI_Drive_state.CS_off~q\ : std_logic;
SIGNAL \SPI_In_1|Add2~0_combout\ : std_logic;
SIGNAL \SPI_In_1|Delay_Timer~1_combout\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:Delay_Timer[0]~q\ : std_logic;
SIGNAL \SPI_In_1|Add2~1\ : std_logic;
SIGNAL \SPI_In_1|Add2~2_combout\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:Delay_Timer[1]~q\ : std_logic;
SIGNAL \SPI_In_1|Add2~3\ : std_logic;
SIGNAL \SPI_In_1|Add2~4_combout\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:Delay_Timer[2]~q\ : std_logic;
SIGNAL \SPI_In_1|Add2~5\ : std_logic;
SIGNAL \SPI_In_1|Add2~6_combout\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:Delay_Timer[3]~q\ : std_logic;
SIGNAL \SPI_In_1|Add2~7\ : std_logic;
SIGNAL \SPI_In_1|Add2~8_combout\ : std_logic;
SIGNAL \SPI_In_1|Delay_Timer~0_combout\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:Delay_Timer[4]~q\ : std_logic;
SIGNAL \SPI_In_1|Add2~9\ : std_logic;
SIGNAL \SPI_In_1|Add2~10_combout\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:Delay_Timer[5]~q\ : std_logic;
SIGNAL \SPI_In_1|Equal4~0_combout\ : std_logic;
SIGNAL \SPI_In_1|Add2~11\ : std_logic;
SIGNAL \SPI_In_1|Add2~12_combout\ : std_logic;
SIGNAL \SPI_In_1|Delay_Timer~2_combout\ : std_logic;
SIGNAL \SPI_In_1|SPI_Driver:Delay_Timer[6]~q\ : std_logic;
SIGNAL \SPI_In_1|Equal4~1_combout\ : std_logic;
SIGNAL \SPI_In_1|Selector10~0_combout\ : std_logic;
SIGNAL \SPI_In_1|SPI_Drive_state.Last_Sclk~q\ : std_logic;
SIGNAL \SPI_In_1|Selector4~0_combout\ : std_logic;
SIGNAL \SPI_In_1|SPI_Drive_state.idle~q\ : std_logic;
SIGNAL \SPI_In_1|Write_Data~0_combout\ : std_logic;
SIGNAL \SPI_In_1|Write_Data~q\ : std_logic;
SIGNAL \SPI_In_1|Selector1~0_combout\ : std_logic;
SIGNAL \SPI_In_1|Selector1~1_combout\ : std_logic;
SIGNAL \SPI_In_1|ncs~q\ : std_logic;
SIGNAL \SPI_Input_Handler_1|Card_Select_i~4_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|Card_Select_i~1_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|Card_Select_i~2_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|Card_Select_i~3_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|Card_Select_i~5_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|Card_Select_i~q\ : std_logic;
SIGNAL \SPI_In_1|nCS_Output_2~0_combout\ : std_logic;
SIGNAL \SPI_In_1|nCS_Output_2~q\ : std_logic;
SIGNAL \SPI_In_1|Selector0~0_combout\ : std_logic;
SIGNAL \SPI_In_1|Sclk~0_combout\ : std_logic;
SIGNAL \SPI_In_1|Selector0~1_combout\ : std_logic;
SIGNAL \SPI_In_1|Selector0~2_combout\ : std_logic;
SIGNAL \SPI_In_1|Sclk~q\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~1_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~148_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~149_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_data_i~7_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_data_i~16_combout\ : std_logic;
SIGNAL \SPI_In_1|Mux0~7_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_data_i[3]~2_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_data_i[3]~3_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_data_i[3]~4_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_data_i[3]~5_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_data_i[3]~6_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_data_i[15]~9_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_data_i[15]~10_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~147_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_data_i[9]~13_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_data_i[9]~14_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_data_i[9]~15_combout\ : std_logic;
SIGNAL \SPI_In_1|Mux0~3_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~140_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~145_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~143_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~144_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~146_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~139_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~138_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~163_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~164_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~141_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~142_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_data_i~11_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_data_i~12_combout\ : std_logic;
SIGNAL \SPI_In_1|Mux0~4_combout\ : std_logic;
SIGNAL \SPI_In_1|Mux0~5_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~137_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~136_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_data_i~17_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_data_i~18_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~165_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~166_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~135_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|SPI_data_i~8_combout\ : std_logic;
SIGNAL \SPI_In_1|Mux0~1_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~133_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~134_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~127_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~162_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~128_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~129_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~130_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~131_combout\ : std_logic;
SIGNAL \SPI_Input_Handler_1|int_cnt~132_combout\ : std_logic;
SIGNAL \SPI_In_1|Mux0~0_combout\ : std_logic;
SIGNAL \SPI_In_1|Mux0~2_combout\ : std_logic;
SIGNAL \SPI_In_1|Mux0~6_combout\ : std_logic;
SIGNAL \SPI_In_1|Mux0~8_combout\ : std_logic;
SIGNAL \SPI_In_1|Selector17~0_combout\ : std_logic;
SIGNAL \SPI_In_1|Selector18~0_combout\ : std_logic;
SIGNAL \SPI_In_1|Mosi~reg0_q\ : std_logic;
SIGNAL \SPI_In_1|Mosi~enfeeder_combout\ : std_logic;
SIGNAL \SPI_In_1|Mosi~en_q\ : std_logic;
SIGNAL \SPI_In_1|nCS_Output_1~0_combout\ : std_logic;
SIGNAL \SPI_In_1|nCS_Output_1~q\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i[6]~26_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i[6]~27_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i[1]~31_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~29_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~28_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~30_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B5_i[7]~0_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~109_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B2_i[2]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B2_i[7]~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B2[2]~feeder_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i[1]~33_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B3_i[2]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B3_i[7]~0_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i[1]~37_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B1_i[2]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B1_i[7]~0_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i[1]~34_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B6_i[7]~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B6[2]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B7_i[2]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B7_i[7]~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B0_i[2]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B0_i[7]~2_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B0[2]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B4_i[2]~feeder_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~110_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~111_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~112_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~113_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~114_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i[1]~16_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i[1]~13_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i[1]~143_combout\ : std_logic;
SIGNAL \SPI_Out_1|SPI_data_i[2]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B5[1]~feeder_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i[1]~45_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B2_i[1]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B2[1]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B3_i[1]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B1_i[1]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B6[1]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B0_i[1]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B0[1]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B4_i[1]~feeder_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~115_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~116_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~117_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~118_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~119_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B5_i[3]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B5[3]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B3_i[3]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B3[3]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B1_i[3]~feeder_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~122_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B2_i[3]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B7_i[3]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B7[3]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B0_i[3]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B6_i[3]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B6[3]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B4_i[3]~feeder_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~120_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~121_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~123_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~124_combout\ : std_logic;
SIGNAL \SPI_Out_1|SPI_data_i[3]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B3_i[0]~feeder_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~135_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~136_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B0_i[0]~feeder_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~128_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~129_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~130_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~59_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B5[0]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B4[0]~feeder_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~131_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~132_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~142_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~133_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~134_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B2_i[0]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B2[0]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B1_i[0]~feeder_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~125_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~126_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~127_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~137_combout\ : std_logic;
SIGNAL \SPI_Out_1|Mux0~6_combout\ : std_logic;
SIGNAL \SPI_Out_1|Mux0~7_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B5_i[7]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B5[7]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B3_i[7]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B3[7]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B1_i[7]~feeder_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~49_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B2_i[7]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B7_i[7]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B7[7]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B0_i[7]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B6_i[7]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B4_i[7]~feeder_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~47_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~48_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~50_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~51_combout\ : std_logic;
SIGNAL \SPI_Out_1|SPI_data_i[7]~feeder_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~52_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B2_i[4]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B2[4]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B3_i[4]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B1_i[4]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B6[4]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B0_i[4]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B0[4]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B4_i[4]~feeder_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~53_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~54_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~55_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~56_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~57_combout\ : std_logic;
SIGNAL \SPI_Out_1|Mux0~0_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B5_i[6]~feeder_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~32_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B3_i[6]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B3[6]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B2_i[6]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B1_i[6]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B7_i[6]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B0_i[6]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B0[6]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B4_i[6]~feeder_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~35_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~36_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~38_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~39_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~40_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B5_i[5]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B5[5]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B3_i[5]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B1_i[5]~feeder_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~43_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B2_i[5]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B7_i[5]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B0_i[5]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B6[5]~feeder_combout\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B4_i[5]~feeder_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~41_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~42_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~44_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~46_combout\ : std_logic;
SIGNAL \SPI_Out_1|Mux0~1_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~96_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~97_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~78_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~141_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~140_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~99_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~98_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~100_combout\ : std_logic;
SIGNAL \SPI_Out_1|SPI_data_i[14]~feeder_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~103_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~176_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~104_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~105_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~101_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~171_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~102_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~106_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~173_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~107_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~108_combout\ : std_logic;
SIGNAL \SPI_Out_1|Mux0~4_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~138_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~66_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~67_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~172_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~63_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~64_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~65_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~61_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~58_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~60_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~62_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~68_combout\ : std_logic;
SIGNAL \SPI_Out_1|SPI_data_i[10]~feeder_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~69_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~139_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~74_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~76_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~70_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~71_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~72_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~73_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~77_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~175_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|int_cnt~174_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~88_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~144_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~145_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~89_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~90_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~91_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~92_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~93_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~94_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~95_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~80_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~82_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~81_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~84_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~83_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~79_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~86_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~85_combout\ : std_logic;
SIGNAL \SPI_Output_Handler_1|SPI_data_i~87_combout\ : std_logic;
SIGNAL \SPI_Out_1|SPI_data_i[11]~feeder_combout\ : std_logic;
SIGNAL \SPI_Out_1|Mux0~2_combout\ : std_logic;
SIGNAL \SPI_Out_1|Mux0~3_combout\ : std_logic;
SIGNAL \SPI_Out_1|Add1~1_combout\ : std_logic;
SIGNAL \SPI_Out_1|Mux0~5_combout\ : std_logic;
SIGNAL \SPI_Out_1|Mux0~8_combout\ : std_logic;
SIGNAL \SPI_Out_1|Selector17~0_combout\ : std_logic;
SIGNAL \SPI_Out_1|Selector18~0_combout\ : std_logic;
SIGNAL \SPI_Out_1|Mosi~reg0_q\ : std_logic;
SIGNAL \SPI_Out_1|Mosi~enfeeder_combout\ : std_logic;
SIGNAL \SPI_Out_1|Mosi~en_q\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector115~2_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector115~3_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|SPI_data_i[13]~feeder_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector117~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Mux0~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Handler_1|Selector116~4_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Mux0~1_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Mux0~2_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|WideOr2~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Mosi~reg0_q\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Selector20~0_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Selector20~1_combout\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|Mosi~en_q\ : std_logic;
SIGNAL \Main_Demux_1|Dig_Card1_1_B1\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \SPI_Analog_Handler_1|Address_out\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \SPI_Analog_Driver_1|SPI_data_i\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Main_Mux_1|no_of_chars\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Main_Demux_1|count\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \SPI_In_1|SPI_data_i\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Main_Demux_1|CRX\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \SPI_Output_Handler_1|SPI_data_i\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \SPI_Out_1|SPI_data_i\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Main_Demux_1|Mode_i\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \SPI_Input_Handler_1|SPI_data_i\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_reload\ : std_logic_vector(12 DOWNTO 0);
SIGNAL \Main_Demux_1|CRC_In\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Main_Demux_1|Dig_Card1_1_B5\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Main_Demux_1|Dig_Card1_1_B3\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Main_Demux_1|Dig_Card1_1_B6\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Main_Demux_1|Dig_Card1_1_B0\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Main_Demux_1|Dig_Card1_1_B4\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Main_Demux_1|Dig_Card1_1_B7\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Main_Demux_1|Dig_Card1_1_B2\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Main_Demux_1|u1|lpm_shiftreg_component|dffs\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Main_Demux_1|CRC_byte_i\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \Main_Demux_1|Dig_Card1_1_B5_i\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Main_Demux_1|Dig_Card1_1_B3_i\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Main_Demux_1|Dig_Card1_1_B6_i\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Main_Demux_1|Dig_Card1_1_B0_i\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Main_Demux_1|Dig_Card1_1_B4_i\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Main_Demux_1|Dig_Card1_1_B7_i\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Main_Demux_1|Dig_Card1_1_B1_i\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Main_Demux_1|Dig_Card1_1_B2_i\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Main_Demux_1|Header_1_i\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Main_Demux_1|Header_2_i\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \Main_Demux_1|Header_3_i\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \SPI_Analog_Handler_1|ALT_INV_SPI_Drive_state.Wait_CH48~q\ : std_logic;
SIGNAL \SPI_Output_Handler_1|ALT_INV_SPI_Initialization:int_cnt[0]~q\ : std_logic;
SIGNAL \ALT_INV_Equal1~2_combout\ : std_logic;
SIGNAL \Main_Demux_1|ALT_INV_SET_Timer~q\ : std_logic;
SIGNAL \Main_Mux_1|ALT_INV_tx_state.CRC_ready~q\ : std_logic;
SIGNAL \SPI_In_1|ALT_INV_nCS_Output_1~q\ : std_logic;
SIGNAL \SPI_In_1|ALT_INV_Sclk~q\ : std_logic;
SIGNAL \SPI_In_1|ALT_INV_nCS_Output_2~q\ : std_logic;
SIGNAL \SPI_Out_1|ALT_INV_nCS_Output_1~q\ : std_logic;
SIGNAL \SPI_Out_1|ALT_INV_Sclk~q\ : std_logic;
SIGNAL \SPI_Out_1|ALT_INV_nCS_Output_2~q\ : std_logic;
SIGNAL \SPI_Analog_Driver_1|ALT_INV_Sclk~q\ : std_logic;
SIGNAL \Main_Mux_1|ALT_INV_SerDataOut~q\ : std_logic;
SIGNAL \Main_Demux_1|ALT_INV_Flag_rec~q\ : std_logic;
SIGNAL \SPI_Input_Handler_1|ALT_INV_SPI_Initialization:int_cnt[5]~q\ : std_logic;
SIGNAL \SPI_Input_Handler_1|ALT_INV_SPI_Initialization:int_cnt[6]~q\ : std_logic;
SIGNAL \SPI_Output_Handler_1|ALT_INV_SPI_Initialization:int_cnt[6]~q\ : std_logic;

COMPONENT hard_block
    PORT (
	devoe : IN std_logic;
	devclrn : IN std_logic;
	devpor : IN std_logic);
END COMPONENT;

BEGIN

ww_CLOCK_50 <= CLOCK_50;
ww_KEY <= KEY;
ww_SW <= SW;
LED <= ww_LED;
I2C_SCLK <= ww_I2C_SCLK;
ww_GPIO_2_IN <= GPIO_2_IN;
ww_GPIO_0_IN <= GPIO_0_IN;
ww_GPIO_1_IN <= GPIO_1_IN;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\RST_I_i~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \RST_I_i~q\);

\CLOCK_50~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \CLOCK_50~input_o\);
\SPI_Analog_Handler_1|ALT_INV_SPI_Drive_state.Wait_CH48~q\ <= NOT \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH48~q\;
\SPI_Output_Handler_1|ALT_INV_SPI_Initialization:int_cnt[0]~q\ <= NOT \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\;
\ALT_INV_Equal1~2_combout\ <= NOT \Equal1~2_combout\;
\Main_Demux_1|ALT_INV_SET_Timer~q\ <= NOT \Main_Demux_1|SET_Timer~q\;
\Main_Mux_1|ALT_INV_tx_state.CRC_ready~q\ <= NOT \Main_Mux_1|tx_state.CRC_ready~q\;
\SPI_In_1|ALT_INV_nCS_Output_1~q\ <= NOT \SPI_In_1|nCS_Output_1~q\;
\SPI_In_1|ALT_INV_Sclk~q\ <= NOT \SPI_In_1|Sclk~q\;
\SPI_In_1|ALT_INV_nCS_Output_2~q\ <= NOT \SPI_In_1|nCS_Output_2~q\;
\SPI_Out_1|ALT_INV_nCS_Output_1~q\ <= NOT \SPI_Out_1|nCS_Output_1~q\;
\SPI_Out_1|ALT_INV_Sclk~q\ <= NOT \SPI_Out_1|Sclk~q\;
\SPI_Out_1|ALT_INV_nCS_Output_2~q\ <= NOT \SPI_Out_1|nCS_Output_2~q\;
\SPI_Analog_Driver_1|ALT_INV_Sclk~q\ <= NOT \SPI_Analog_Driver_1|Sclk~q\;
\Main_Mux_1|ALT_INV_SerDataOut~q\ <= NOT \Main_Mux_1|SerDataOut~q\;
\Main_Demux_1|ALT_INV_Flag_rec~q\ <= NOT \Main_Demux_1|Flag_rec~q\;
\SPI_Input_Handler_1|ALT_INV_SPI_Initialization:int_cnt[5]~q\ <= NOT \SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\;
\SPI_Input_Handler_1|ALT_INV_SPI_Initialization:int_cnt[6]~q\ <= NOT \SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\;
\SPI_Output_Handler_1|ALT_INV_SPI_Initialization:int_cnt[6]~q\ <= NOT \SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\;
auto_generated_inst : hard_block
PORT MAP (
	devoe => ww_devoe,
	devclrn => ww_devclrn,
	devpor => ww_devpor);

-- Location: IOOBUF_X0_Y23_N2
\I2C_SDAT~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \I2C_SDAT~output_o\);

-- Location: IOOBUF_X5_Y0_N2
\GPIO_2_UP[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO_2_UP[0]~output_o\);

-- Location: IOOBUF_X1_Y0_N2
\GPIO_2_UP[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO_2_UP[1]~output_o\);

-- Location: IOOBUF_X5_Y0_N9
\GPIO_2_UP[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO_2_UP[2]~output_o\);

-- Location: IOOBUF_X53_Y30_N2
\GPIO_2[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO_2[4]~output_o\);

-- Location: IOOBUF_X53_Y25_N2
\GPIO_2[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO_2[5]~output_o\);

-- Location: IOOBUF_X51_Y34_N9
\GPIO_2[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO_2[7]~output_o\);

-- Location: IOOBUF_X53_Y22_N9
\GPIO_2[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO_2[8]~output_o\);

-- Location: IOOBUF_X7_Y34_N16
\GPIO_0[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO_0[3]~output_o\);

-- Location: IOOBUF_X3_Y34_N2
\GPIO_0[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO_0[4]~output_o\);

-- Location: IOOBUF_X9_Y34_N23
\GPIO_0[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO_0[6]~output_o\);

-- Location: IOOBUF_X14_Y34_N23
\GPIO_0[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO_0[8]~output_o\);

-- Location: IOOBUF_X20_Y34_N9
\GPIO_0[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO_0[20]~output_o\);

-- Location: IOOBUF_X31_Y34_N2
\GPIO_0[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO_0[24]~output_o\);

-- Location: IOOBUF_X31_Y34_N9
\GPIO_0[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO_0[25]~output_o\);

-- Location: IOOBUF_X40_Y34_N9
\GPIO_0[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO_0[29]~output_o\);

-- Location: IOOBUF_X40_Y0_N23
\GPIO_1[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO_1[4]~output_o\);

-- Location: IOOBUF_X47_Y34_N23
\GPIO_2[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Main_Mux_1|ALT_INV_SerDataOut~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => \GPIO_2[0]~output_o\);

-- Location: IOOBUF_X53_Y22_N2
\GPIO_2[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO_2[1]~output_o\);

-- Location: IOOBUF_X51_Y34_N2
\GPIO_2[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \GPIO_2[2]~output_o\);

-- Location: IOOBUF_X53_Y30_N9
\GPIO_2[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \GPIO_2[3]~output_o\);

-- Location: IOOBUF_X53_Y26_N23
\GPIO_2[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => VCC,
	oe => VCC,
	devoe => ww_devoe,
	o => \GPIO_2[6]~output_o\);

-- Location: IOOBUF_X1_Y34_N9
\GPIO_0[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \Timer_Controller_1|One_mSEC_Pulse_i~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => \GPIO_0[0]~output_o\);

-- Location: IOOBUF_X1_Y34_N2
\GPIO_0[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \GPIO_0[1]~output_o\);

-- Location: IOOBUF_X7_Y34_N9
\GPIO_0[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \GPIO_0[2]~output_o\);

-- Location: IOOBUF_X7_Y34_N2
\GPIO_0[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SPI_Analog_Driver_1|ALT_INV_Sclk~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => \GPIO_0[5]~output_o\);

-- Location: IOOBUF_X11_Y34_N2
\GPIO_0[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \GPIO_0[7]~output_o\);

-- Location: IOOBUF_X5_Y34_N16
\GPIO_0[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \GPIO_0[9]~output_o\);

-- Location: IOOBUF_X16_Y34_N9
\GPIO_0[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \GPIO_0[10]~output_o\);

-- Location: IOOBUF_X16_Y34_N2
\GPIO_0[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \GPIO_0[11]~output_o\);

-- Location: IOOBUF_X18_Y34_N2
\GPIO_0[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \GPIO_0[12]~output_o\);

-- Location: IOOBUF_X9_Y34_N9
\GPIO_0[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO_0[13]~output_o\);

-- Location: IOOBUF_X20_Y34_N23
\GPIO_0[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SPI_Analog_Driver_1|CS2_i~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => \GPIO_0[14]~output_o\);

-- Location: IOOBUF_X18_Y34_N23
\GPIO_0[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SPI_Analog_Driver_1|CS4_i~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => \GPIO_0[15]~output_o\);

-- Location: IOOBUF_X23_Y34_N16
\GPIO_0[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SPI_Analog_Driver_1|ALT_INV_Sclk~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => \GPIO_0[16]~output_o\);

-- Location: IOOBUF_X14_Y34_N16
\GPIO_0[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SPI_Analog_Driver_1|CS3_i~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => \GPIO_0[17]~output_o\);

-- Location: IOOBUF_X16_Y34_N16
\GPIO_0[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SPI_Analog_Driver_1|CS1_i~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => \GPIO_0[18]~output_o\);

-- Location: IOOBUF_X23_Y34_N23
\GPIO_0[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SPI_Out_1|ALT_INV_nCS_Output_2~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => \GPIO_0[19]~output_o\);

-- Location: IOOBUF_X20_Y34_N16
\GPIO_0[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO_0[21]~output_o\);

-- Location: IOOBUF_X34_Y34_N2
\GPIO_0[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SPI_Out_1|ALT_INV_Sclk~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => \GPIO_0[22]~output_o\);

-- Location: IOOBUF_X29_Y34_N16
\GPIO_0[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SPI_Out_1|ALT_INV_nCS_Output_1~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => \GPIO_0[23]~output_o\);

-- Location: IOOBUF_X45_Y34_N9
\GPIO_0[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SPI_In_1|ALT_INV_nCS_Output_2~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => \GPIO_0[26]~output_o\);

-- Location: IOOBUF_X45_Y34_N16
\GPIO_0[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SPI_In_1|ALT_INV_Sclk~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => \GPIO_0[27]~output_o\);

-- Location: IOOBUF_X38_Y34_N2
\GPIO_0[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SPI_In_1|Mosi~reg0_q\,
	oe => \SPI_In_1|Mosi~en_q\,
	devoe => ww_devoe,
	o => \GPIO_0[28]~output_o\);

-- Location: IOOBUF_X43_Y34_N16
\GPIO_0[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SPI_In_1|ALT_INV_nCS_Output_1~q\,
	oe => VCC,
	devoe => ww_devoe,
	o => \GPIO_0[30]~output_o\);

-- Location: IOOBUF_X51_Y34_N16
\GPIO_0[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => VCC,
	devoe => ww_devoe,
	o => \GPIO_0[31]~output_o\);

-- Location: IOOBUF_X51_Y34_N23
\GPIO_0[32]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SPI_Out_1|Mosi~reg0_q\,
	oe => \SPI_Out_1|Mosi~en_q\,
	devoe => ww_devoe,
	o => \GPIO_0[32]~output_o\);

-- Location: IOOBUF_X43_Y34_N23
\GPIO_0[33]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \SPI_Analog_Driver_1|Mosi~reg0_q\,
	oe => \SPI_Analog_Driver_1|Mosi~en_q\,
	devoe => ww_devoe,
	o => \GPIO_0[33]~output_o\);

-- Location: IOOBUF_X53_Y21_N23
\GPIO_1[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \GPIO_1[0]~output_o\);

-- Location: IOOBUF_X45_Y0_N16
\GPIO_1[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \GPIO_1[1]~output_o\);

-- Location: IOOBUF_X45_Y0_N23
\GPIO_1[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \GPIO_1[2]~output_o\);

-- Location: IOOBUF_X40_Y0_N16
\GPIO_1[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \GPIO_1[3]~output_o\);

-- Location: IOOBUF_X36_Y0_N9
\GPIO_1[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \GPIO_1[5]~output_o\);

-- Location: IOOBUF_X36_Y0_N16
\GPIO_1[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \GPIO_1[6]~output_o\);

-- Location: IOOBUF_X36_Y0_N23
\GPIO_1[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \GPIO_1[7]~output_o\);

-- Location: IOOBUF_X34_Y0_N16
\GPIO_1[8]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \GPIO_1[8]~output_o\);

-- Location: IOOBUF_X34_Y0_N2
\GPIO_1[9]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \GPIO_1[9]~output_o\);

-- Location: IOOBUF_X38_Y0_N2
\GPIO_1[10]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \GPIO_1[10]~output_o\);

-- Location: IOOBUF_X34_Y0_N23
\GPIO_1[11]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \GPIO_1[11]~output_o\);

-- Location: IOOBUF_X47_Y0_N23
\GPIO_1[12]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \GPIO_1[12]~output_o\);

-- Location: IOOBUF_X38_Y0_N9
\GPIO_1[13]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \GPIO_1[13]~output_o\);

-- Location: IOOBUF_X29_Y0_N2
\GPIO_1[14]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \GPIO_1[14]~output_o\);

-- Location: IOOBUF_X43_Y0_N16
\GPIO_1[15]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \GPIO_1[15]~output_o\);

-- Location: IOOBUF_X53_Y11_N9
\GPIO_1[16]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \GPIO_1[16]~output_o\);

-- Location: IOOBUF_X53_Y12_N2
\GPIO_1[17]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \GPIO_1[17]~output_o\);

-- Location: IOOBUF_X53_Y8_N23
\GPIO_1[18]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \GPIO_1[18]~output_o\);

-- Location: IOOBUF_X53_Y11_N2
\GPIO_1[19]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \GPIO_1[19]~output_o\);

-- Location: IOOBUF_X53_Y6_N16
\GPIO_1[20]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \GPIO_1[20]~output_o\);

-- Location: IOOBUF_X53_Y7_N9
\GPIO_1[21]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \GPIO_1[21]~output_o\);

-- Location: IOOBUF_X49_Y0_N2
\GPIO_1[22]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \GPIO_1[22]~output_o\);

-- Location: IOOBUF_X53_Y9_N23
\GPIO_1[23]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \GPIO_1[23]~output_o\);

-- Location: IOOBUF_X53_Y9_N16
\GPIO_1[24]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \GPIO_1[24]~output_o\);

-- Location: IOOBUF_X49_Y0_N9
\GPIO_1[25]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \GPIO_1[25]~output_o\);

-- Location: IOOBUF_X53_Y9_N9
\GPIO_1[26]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \GPIO_1[26]~output_o\);

-- Location: IOOBUF_X53_Y6_N23
\GPIO_1[27]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \GPIO_1[27]~output_o\);

-- Location: IOOBUF_X43_Y0_N23
\GPIO_1[28]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \GPIO_1[28]~output_o\);

-- Location: IOOBUF_X53_Y10_N16
\GPIO_1[29]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \GPIO_1[29]~output_o\);

-- Location: IOOBUF_X53_Y14_N9
\GPIO_1[30]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \GPIO_1[30]~output_o\);

-- Location: IOOBUF_X53_Y13_N9
\GPIO_1[31]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \GPIO_1[31]~output_o\);

-- Location: IOOBUF_X53_Y16_N9
\GPIO_1[32]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \GPIO_1[32]~output_o\);

-- Location: IOOBUF_X53_Y15_N9
\GPIO_1[33]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "true")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \GPIO_1[33]~output_o\);

-- Location: IOOBUF_X38_Y34_N16
\LED[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LED[0]~output_o\);

-- Location: IOOBUF_X49_Y34_N2
\LED[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LED[1]~output_o\);

-- Location: IOOBUF_X49_Y34_N9
\LED[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LED[2]~output_o\);

-- Location: IOOBUF_X40_Y34_N2
\LED[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LED[3]~output_o\);

-- Location: IOOBUF_X0_Y25_N9
\LED[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LED[4]~output_o\);

-- Location: IOOBUF_X0_Y26_N16
\LED[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LED[5]~output_o\);

-- Location: IOOBUF_X0_Y28_N9
\LED[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LED[6]~output_o\);

-- Location: IOOBUF_X0_Y10_N23
\LED[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \LED[7]~output_o\);

-- Location: IOOBUF_X0_Y24_N23
\I2C_SCLK~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => GND,
	devoe => ww_devoe,
	o => \I2C_SCLK~output_o\);

-- Location: IOIBUF_X27_Y0_N22
\CLOCK_50~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_CLOCK_50,
	o => \CLOCK_50~input_o\);

-- Location: CLKCTRL_G18
\CLOCK_50~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \CLOCK_50~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \CLOCK_50~inputclkctrl_outclk\);

-- Location: LCCOMB_X47_Y29_N2
\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[0]~1_combout\ = \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[0]~q\ $ (VCC)
-- \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[0]~2\ = CARRY(\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[0]~q\,
	datad => VCC,
	combout => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[0]~1_combout\,
	cout => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[0]~2\);

-- Location: LCCOMB_X37_Y29_N24
\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_reload[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_reload[0]~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_reload[0]~feeder_combout\);

-- Location: LCCOMB_X24_Y33_N14
\Reset_gen:cnt[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Reset_gen:cnt[1]~1_combout\ = (\Reset_gen:cnt[0]~q\ & (\Reset_gen:cnt[1]~q\ $ (VCC))) # (!\Reset_gen:cnt[0]~q\ & (\Reset_gen:cnt[1]~q\ & VCC))
-- \Reset_gen:cnt[1]~2\ = CARRY((\Reset_gen:cnt[0]~q\ & \Reset_gen:cnt[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset_gen:cnt[0]~q\,
	datab => \Reset_gen:cnt[1]~q\,
	datad => VCC,
	combout => \Reset_gen:cnt[1]~1_combout\,
	cout => \Reset_gen:cnt[1]~2\);

-- Location: FF_X24_Y33_N15
\Reset_gen:cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Reset_gen:cnt[1]~1_combout\,
	ena => \ALT_INV_Equal1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Reset_gen:cnt[1]~q\);

-- Location: LCCOMB_X24_Y33_N16
\Reset_gen:cnt[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Reset_gen:cnt[2]~1_combout\ = (\Reset_gen:cnt[2]~q\ & (!\Reset_gen:cnt[1]~2\)) # (!\Reset_gen:cnt[2]~q\ & ((\Reset_gen:cnt[1]~2\) # (GND)))
-- \Reset_gen:cnt[2]~2\ = CARRY((!\Reset_gen:cnt[1]~2\) # (!\Reset_gen:cnt[2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Reset_gen:cnt[2]~q\,
	datad => VCC,
	cin => \Reset_gen:cnt[1]~2\,
	combout => \Reset_gen:cnt[2]~1_combout\,
	cout => \Reset_gen:cnt[2]~2\);

-- Location: FF_X24_Y33_N17
\Reset_gen:cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Reset_gen:cnt[2]~1_combout\,
	ena => \ALT_INV_Equal1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Reset_gen:cnt[2]~q\);

-- Location: LCCOMB_X24_Y33_N18
\Reset_gen:cnt[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Reset_gen:cnt[3]~1_combout\ = (\Reset_gen:cnt[3]~q\ & (\Reset_gen:cnt[2]~2\ $ (GND))) # (!\Reset_gen:cnt[3]~q\ & (!\Reset_gen:cnt[2]~2\ & VCC))
-- \Reset_gen:cnt[3]~2\ = CARRY((\Reset_gen:cnt[3]~q\ & !\Reset_gen:cnt[2]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Reset_gen:cnt[3]~q\,
	datad => VCC,
	cin => \Reset_gen:cnt[2]~2\,
	combout => \Reset_gen:cnt[3]~1_combout\,
	cout => \Reset_gen:cnt[3]~2\);

-- Location: FF_X24_Y33_N19
\Reset_gen:cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Reset_gen:cnt[3]~1_combout\,
	ena => \ALT_INV_Equal1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Reset_gen:cnt[3]~q\);

-- Location: LCCOMB_X24_Y33_N20
\Reset_gen:cnt[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Reset_gen:cnt[4]~1_combout\ = (\Reset_gen:cnt[4]~q\ & (!\Reset_gen:cnt[3]~2\)) # (!\Reset_gen:cnt[4]~q\ & ((\Reset_gen:cnt[3]~2\) # (GND)))
-- \Reset_gen:cnt[4]~2\ = CARRY((!\Reset_gen:cnt[3]~2\) # (!\Reset_gen:cnt[4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Reset_gen:cnt[4]~q\,
	datad => VCC,
	cin => \Reset_gen:cnt[3]~2\,
	combout => \Reset_gen:cnt[4]~1_combout\,
	cout => \Reset_gen:cnt[4]~2\);

-- Location: FF_X24_Y33_N21
\Reset_gen:cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Reset_gen:cnt[4]~1_combout\,
	ena => \ALT_INV_Equal1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Reset_gen:cnt[4]~q\);

-- Location: LCCOMB_X24_Y33_N22
\Reset_gen:cnt[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Reset_gen:cnt[5]~1_combout\ = (\Reset_gen:cnt[5]~q\ & (\Reset_gen:cnt[4]~2\ $ (GND))) # (!\Reset_gen:cnt[5]~q\ & (!\Reset_gen:cnt[4]~2\ & VCC))
-- \Reset_gen:cnt[5]~2\ = CARRY((\Reset_gen:cnt[5]~q\ & !\Reset_gen:cnt[4]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Reset_gen:cnt[5]~q\,
	datad => VCC,
	cin => \Reset_gen:cnt[4]~2\,
	combout => \Reset_gen:cnt[5]~1_combout\,
	cout => \Reset_gen:cnt[5]~2\);

-- Location: FF_X24_Y33_N23
\Reset_gen:cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Reset_gen:cnt[5]~1_combout\,
	ena => \ALT_INV_Equal1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Reset_gen:cnt[5]~q\);

-- Location: LCCOMB_X24_Y33_N24
\Reset_gen:cnt[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Reset_gen:cnt[6]~1_combout\ = (\Reset_gen:cnt[6]~q\ & (!\Reset_gen:cnt[5]~2\)) # (!\Reset_gen:cnt[6]~q\ & ((\Reset_gen:cnt[5]~2\) # (GND)))
-- \Reset_gen:cnt[6]~2\ = CARRY((!\Reset_gen:cnt[5]~2\) # (!\Reset_gen:cnt[6]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Reset_gen:cnt[6]~q\,
	datad => VCC,
	cin => \Reset_gen:cnt[5]~2\,
	combout => \Reset_gen:cnt[6]~1_combout\,
	cout => \Reset_gen:cnt[6]~2\);

-- Location: FF_X24_Y33_N25
\Reset_gen:cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Reset_gen:cnt[6]~1_combout\,
	ena => \ALT_INV_Equal1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Reset_gen:cnt[6]~q\);

-- Location: LCCOMB_X24_Y33_N26
\Reset_gen:cnt[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Reset_gen:cnt[7]~1_combout\ = \Reset_gen:cnt[7]~q\ $ (!\Reset_gen:cnt[6]~2\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Reset_gen:cnt[7]~q\,
	cin => \Reset_gen:cnt[6]~2\,
	combout => \Reset_gen:cnt[7]~1_combout\);

-- Location: FF_X24_Y33_N27
\Reset_gen:cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Reset_gen:cnt[7]~1_combout\,
	ena => \ALT_INV_Equal1~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Reset_gen:cnt[7]~q\);

-- Location: LCCOMB_X24_Y33_N10
\Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal1~1_combout\ = (\Reset_gen:cnt[7]~q\ & (\Reset_gen:cnt[4]~q\ & (\Reset_gen:cnt[5]~q\ & \Reset_gen:cnt[6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset_gen:cnt[7]~q\,
	datab => \Reset_gen:cnt[4]~q\,
	datac => \Reset_gen:cnt[5]~q\,
	datad => \Reset_gen:cnt[6]~q\,
	combout => \Equal1~1_combout\);

-- Location: LCCOMB_X24_Y33_N30
\Reset_gen:cnt[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Reset_gen:cnt[0]~0_combout\ = ((\Equal1~0_combout\ & \Equal1~1_combout\)) # (!\Reset_gen:cnt[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Equal1~0_combout\,
	datac => \Reset_gen:cnt[0]~q\,
	datad => \Equal1~1_combout\,
	combout => \Reset_gen:cnt[0]~0_combout\);

-- Location: FF_X24_Y33_N31
\Reset_gen:cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Reset_gen:cnt[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Reset_gen:cnt[0]~q\);

-- Location: LCCOMB_X24_Y33_N8
\Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal1~0_combout\ = (\Reset_gen:cnt[0]~q\ & (\Reset_gen:cnt[2]~q\ & (\Reset_gen:cnt[1]~q\ & \Reset_gen:cnt[3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Reset_gen:cnt[0]~q\,
	datab => \Reset_gen:cnt[2]~q\,
	datac => \Reset_gen:cnt[1]~q\,
	datad => \Reset_gen:cnt[3]~q\,
	combout => \Equal1~0_combout\);

-- Location: LCCOMB_X24_Y33_N28
\Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Equal1~2_combout\ = (\Equal1~0_combout\ & \Equal1~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Equal1~0_combout\,
	datad => \Equal1~1_combout\,
	combout => \Equal1~2_combout\);

-- Location: LCCOMB_X24_Y33_N12
\RST_I_i~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \RST_I_i~feeder_combout\ = \Equal1~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Equal1~2_combout\,
	combout => \RST_I_i~feeder_combout\);

-- Location: FF_X24_Y33_N13
RST_I_i : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \RST_I_i~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \RST_I_i~q\);

-- Location: FF_X37_Y29_N25
\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_reload[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_reload[0]~feeder_combout\,
	ena => \RST_I_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_reload\(0));

-- Location: CLKCTRL_G14
\RST_I_i~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \RST_I_i~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \RST_I_i~clkctrl_outclk\);

-- Location: FF_X47_Y29_N3
\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[0]~1_combout\,
	asdata => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_reload\(0),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \APE_Test_System_FPGA_Firmware_Baud_1|Equal1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[0]~q\);

-- Location: LCCOMB_X47_Y29_N4
\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[1]~1_combout\ = (\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[1]~q\ & (\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[0]~2\ & VCC)) # 
-- (!\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[1]~q\ & (!\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[0]~2\))
-- \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[1]~2\ = CARRY((!\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[1]~q\ & !\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[0]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[1]~q\,
	datad => VCC,
	cin => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[0]~2\,
	combout => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[1]~1_combout\,
	cout => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[1]~2\);

-- Location: LCCOMB_X44_Y26_N12
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: FF_X47_Y29_N5
\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[1]~1_combout\,
	asdata => \~GND~combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \APE_Test_System_FPGA_Firmware_Baud_1|Equal1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[1]~q\);

-- Location: LCCOMB_X47_Y29_N6
\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[2]~1_combout\ = (\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[2]~q\ & ((GND) # (!\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[1]~2\))) # 
-- (!\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[2]~q\ & (\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[1]~2\ $ (GND)))
-- \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[2]~2\ = CARRY((\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[2]~q\) # (!\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[1]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[2]~q\,
	datad => VCC,
	cin => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[1]~2\,
	combout => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[2]~1_combout\,
	cout => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[2]~2\);

-- Location: FF_X47_Y29_N7
\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[2]~1_combout\,
	asdata => \~GND~combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \APE_Test_System_FPGA_Firmware_Baud_1|Equal1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[2]~q\);

-- Location: LCCOMB_X47_Y29_N8
\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[3]~1_combout\ = (\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[3]~q\ & (\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[2]~2\ & VCC)) # 
-- (!\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[3]~q\ & (!\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[2]~2\))
-- \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[3]~2\ = CARRY((!\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[3]~q\ & !\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[2]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[3]~q\,
	datad => VCC,
	cin => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[2]~2\,
	combout => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[3]~1_combout\,
	cout => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[3]~2\);

-- Location: FF_X47_Y29_N9
\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[3]~1_combout\,
	asdata => \~GND~combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \APE_Test_System_FPGA_Firmware_Baud_1|Equal1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[3]~q\);

-- Location: LCCOMB_X47_Y29_N10
\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[4]~1_combout\ = (\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[4]~q\ & ((GND) # (!\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[3]~2\))) # 
-- (!\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[4]~q\ & (\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[3]~2\ $ (GND)))
-- \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[4]~2\ = CARRY((\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[4]~q\) # (!\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[3]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[4]~q\,
	datad => VCC,
	cin => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[3]~2\,
	combout => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[4]~1_combout\,
	cout => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[4]~2\);

-- Location: FF_X47_Y29_N11
\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[4]~1_combout\,
	asdata => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_reload\(0),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \APE_Test_System_FPGA_Firmware_Baud_1|Equal1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[4]~q\);

-- Location: LCCOMB_X47_Y29_N12
\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[5]~1_combout\ = (\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[5]~q\ & (\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[4]~2\ & VCC)) # 
-- (!\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[5]~q\ & (!\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[4]~2\))
-- \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[5]~2\ = CARRY((!\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[5]~q\ & !\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[4]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[5]~q\,
	datad => VCC,
	cin => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[4]~2\,
	combout => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[5]~1_combout\,
	cout => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[5]~2\);

-- Location: FF_X47_Y29_N13
\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[5]~1_combout\,
	asdata => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_reload\(0),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \APE_Test_System_FPGA_Firmware_Baud_1|Equal1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[5]~q\);

-- Location: LCCOMB_X47_Y29_N14
\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[6]~1_combout\ = (\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[6]~q\ & ((GND) # (!\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[5]~2\))) # 
-- (!\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[6]~q\ & (\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[5]~2\ $ (GND)))
-- \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[6]~2\ = CARRY((\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[6]~q\) # (!\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[5]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[6]~q\,
	datad => VCC,
	cin => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[5]~2\,
	combout => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[6]~1_combout\,
	cout => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[6]~2\);

-- Location: FF_X47_Y29_N15
\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[6]~1_combout\,
	asdata => \~GND~combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \APE_Test_System_FPGA_Firmware_Baud_1|Equal1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[6]~q\);

-- Location: LCCOMB_X47_Y29_N16
\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[7]~1_combout\ = (\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[7]~q\ & (\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[6]~2\ & VCC)) # 
-- (!\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[7]~q\ & (!\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[6]~2\))
-- \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[7]~2\ = CARRY((!\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[7]~q\ & !\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[6]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[7]~q\,
	datad => VCC,
	cin => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[6]~2\,
	combout => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[7]~1_combout\,
	cout => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[7]~2\);

-- Location: FF_X47_Y29_N17
\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[7]~1_combout\,
	asdata => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_reload\(0),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \APE_Test_System_FPGA_Firmware_Baud_1|Equal1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[7]~q\);

-- Location: LCCOMB_X47_Y29_N18
\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[8]~1_combout\ = (\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[8]~q\ & ((GND) # (!\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[7]~2\))) # 
-- (!\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[8]~q\ & (\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[7]~2\ $ (GND)))
-- \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[8]~2\ = CARRY((\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[8]~q\) # (!\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[7]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[8]~q\,
	datad => VCC,
	cin => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[7]~2\,
	combout => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[8]~1_combout\,
	cout => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[8]~2\);

-- Location: FF_X47_Y29_N19
\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[8]~1_combout\,
	asdata => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_reload\(0),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \APE_Test_System_FPGA_Firmware_Baud_1|Equal1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[8]~q\);

-- Location: LCCOMB_X47_Y29_N20
\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[9]~1_combout\ = (\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[9]~q\ & (\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[8]~2\ & VCC)) # 
-- (!\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[9]~q\ & (!\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[8]~2\))
-- \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[9]~2\ = CARRY((!\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[9]~q\ & !\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[8]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[9]~q\,
	datad => VCC,
	cin => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[8]~2\,
	combout => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[9]~1_combout\,
	cout => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[9]~2\);

-- Location: FF_X47_Y29_N21
\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[9]~1_combout\,
	asdata => \~GND~combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \APE_Test_System_FPGA_Firmware_Baud_1|Equal1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[9]~q\);

-- Location: LCCOMB_X47_Y29_N22
\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[10]~1_combout\ = (\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[10]~q\ & ((GND) # (!\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[9]~2\))) # 
-- (!\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[10]~q\ & (\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[9]~2\ $ (GND)))
-- \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[10]~2\ = CARRY((\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[10]~q\) # (!\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[9]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[10]~q\,
	datad => VCC,
	cin => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[9]~2\,
	combout => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[10]~1_combout\,
	cout => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[10]~2\);

-- Location: FF_X47_Y29_N23
\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[10]~1_combout\,
	asdata => \~GND~combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \APE_Test_System_FPGA_Firmware_Baud_1|Equal1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[10]~q\);

-- Location: LCCOMB_X47_Y29_N24
\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[11]~1_combout\ = (\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[11]~q\ & (\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[10]~2\ & VCC)) # 
-- (!\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[11]~q\ & (!\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[10]~2\))
-- \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[11]~2\ = CARRY((!\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[11]~q\ & !\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[10]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[11]~q\,
	datad => VCC,
	cin => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[10]~2\,
	combout => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[11]~1_combout\,
	cout => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[11]~2\);

-- Location: FF_X47_Y29_N25
\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[11]~1_combout\,
	asdata => \~GND~combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \APE_Test_System_FPGA_Firmware_Baud_1|Equal1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[11]~q\);

-- Location: LCCOMB_X47_Y29_N30
\APE_Test_System_FPGA_Firmware_Baud_1|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \APE_Test_System_FPGA_Firmware_Baud_1|Equal1~2_combout\ = (!\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[8]~q\ & (!\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[11]~q\ & 
-- (!\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[10]~q\ & !\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[8]~q\,
	datab => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[11]~q\,
	datac => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[10]~q\,
	datad => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[9]~q\,
	combout => \APE_Test_System_FPGA_Firmware_Baud_1|Equal1~2_combout\);

-- Location: LCCOMB_X47_Y29_N28
\APE_Test_System_FPGA_Firmware_Baud_1|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \APE_Test_System_FPGA_Firmware_Baud_1|Equal1~0_combout\ = (!\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[2]~q\ & (!\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[3]~q\ & 
-- (!\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[1]~q\ & !\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[2]~q\,
	datab => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[3]~q\,
	datac => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[1]~q\,
	datad => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[0]~q\,
	combout => \APE_Test_System_FPGA_Firmware_Baud_1|Equal1~0_combout\);

-- Location: LCCOMB_X47_Y29_N26
\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[12]~1_combout\ = \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[12]~q\ $ (\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[11]~2\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[12]~q\,
	cin => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[11]~2\,
	combout => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[12]~1_combout\);

-- Location: FF_X47_Y29_N27
\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[12]~1_combout\,
	asdata => \~GND~combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \APE_Test_System_FPGA_Firmware_Baud_1|Equal1~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[12]~q\);

-- Location: LCCOMB_X48_Y29_N24
\APE_Test_System_FPGA_Firmware_Baud_1|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \APE_Test_System_FPGA_Firmware_Baud_1|Equal1~1_combout\ = (!\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[6]~q\ & (!\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[5]~q\ & 
-- (!\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[7]~q\ & !\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[6]~q\,
	datab => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[5]~q\,
	datac => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[7]~q\,
	datad => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[4]~q\,
	combout => \APE_Test_System_FPGA_Firmware_Baud_1|Equal1~1_combout\);

-- Location: LCCOMB_X47_Y29_N0
\APE_Test_System_FPGA_Firmware_Baud_1|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \APE_Test_System_FPGA_Firmware_Baud_1|Equal1~3_combout\ = (\APE_Test_System_FPGA_Firmware_Baud_1|Equal1~2_combout\ & (\APE_Test_System_FPGA_Firmware_Baud_1|Equal1~0_combout\ & (!\APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[12]~q\ & 
-- \APE_Test_System_FPGA_Firmware_Baud_1|Equal1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \APE_Test_System_FPGA_Firmware_Baud_1|Equal1~2_combout\,
	datab => \APE_Test_System_FPGA_Firmware_Baud_1|Equal1~0_combout\,
	datac => \APE_Test_System_FPGA_Firmware_Baud_1|baud_rate_gen:Baud_rate_cnt[12]~q\,
	datad => \APE_Test_System_FPGA_Firmware_Baud_1|Equal1~1_combout\,
	combout => \APE_Test_System_FPGA_Firmware_Baud_1|Equal1~3_combout\);

-- Location: FF_X47_Y29_N1
\APE_Test_System_FPGA_Firmware_Baud_1|Baud_Rate_Enable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \APE_Test_System_FPGA_Firmware_Baud_1|Equal1~3_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \APE_Test_System_FPGA_Firmware_Baud_1|Baud_Rate_Enable~q\);

-- Location: LCCOMB_X48_Y28_N16
\Main_Mux_1|no_of_chars[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|no_of_chars[0]~8_combout\ = \Main_Mux_1|no_of_chars\(0) $ (VCC)
-- \Main_Mux_1|no_of_chars[0]~9\ = CARRY(\Main_Mux_1|no_of_chars\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Main_Mux_1|no_of_chars\(0),
	datad => VCC,
	combout => \Main_Mux_1|no_of_chars[0]~8_combout\,
	cout => \Main_Mux_1|no_of_chars[0]~9\);

-- Location: LCCOMB_X47_Y28_N22
\Main_Mux_1|tx_state.idle~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|tx_state.idle~0_combout\ = (\Main_Mux_1|Selector2~0_combout\) # ((\Main_Mux_1|tx_state.idle~q\ & ((!\Main_Mux_1|tx_state.send_stop~q\) # (!\APE_Test_System_FPGA_Firmware_Baud_1|Baud_Rate_Enable~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \APE_Test_System_FPGA_Firmware_Baud_1|Baud_Rate_Enable~q\,
	datab => \Main_Mux_1|Selector2~0_combout\,
	datac => \Main_Mux_1|tx_state.idle~q\,
	datad => \Main_Mux_1|tx_state.send_stop~q\,
	combout => \Main_Mux_1|tx_state.idle~0_combout\);

-- Location: FF_X47_Y28_N23
\Main_Mux_1|tx_state.idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|tx_state.idle~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|tx_state.idle~q\);

-- Location: LCCOMB_X47_Y28_N20
\Main_Mux_1|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Selector12~0_combout\ = (\APE_Test_System_FPGA_Firmware_Baud_1|Baud_Rate_Enable~q\ & \Main_Mux_1|tx_state.send_data~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \APE_Test_System_FPGA_Firmware_Baud_1|Baud_Rate_Enable~q\,
	datad => \Main_Mux_1|tx_state.send_data~q\,
	combout => \Main_Mux_1|Selector12~0_combout\);

-- Location: LCCOMB_X47_Y28_N16
\Main_Mux_1|uart_tx:bit_counter[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|uart_tx:bit_counter[2]~0_combout\ = \Main_Mux_1|uart_tx:bit_counter[2]~q\ $ (((\Main_Mux_1|uart_tx:bit_counter[1]~q\ & (\Main_Mux_1|uart_tx:bit_counter[0]~q\ & \Main_Mux_1|Selector12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|uart_tx:bit_counter[1]~q\,
	datab => \Main_Mux_1|uart_tx:bit_counter[0]~q\,
	datac => \Main_Mux_1|uart_tx:bit_counter[2]~q\,
	datad => \Main_Mux_1|Selector12~0_combout\,
	combout => \Main_Mux_1|uart_tx:bit_counter[2]~0_combout\);

-- Location: FF_X47_Y28_N17
\Main_Mux_1|uart_tx:bit_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|uart_tx:bit_counter[2]~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|uart_tx:bit_counter[2]~q\);

-- Location: LCCOMB_X47_Y28_N10
\Main_Mux_1|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Selector7~0_combout\ = (\Main_Mux_1|uart_tx:bit_counter[1]~q\ & (\Main_Mux_1|uart_tx:bit_counter[3]~q\ $ (((\Main_Mux_1|uart_tx:bit_counter[0]~q\ & \Main_Mux_1|uart_tx:bit_counter[2]~q\))))) # (!\Main_Mux_1|uart_tx:bit_counter[1]~q\ & 
-- (\Main_Mux_1|uart_tx:bit_counter[3]~q\ & ((\Main_Mux_1|uart_tx:bit_counter[0]~q\) # (\Main_Mux_1|uart_tx:bit_counter[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|uart_tx:bit_counter[1]~q\,
	datab => \Main_Mux_1|uart_tx:bit_counter[0]~q\,
	datac => \Main_Mux_1|uart_tx:bit_counter[3]~q\,
	datad => \Main_Mux_1|uart_tx:bit_counter[2]~q\,
	combout => \Main_Mux_1|Selector7~0_combout\);

-- Location: FF_X47_Y28_N11
\Main_Mux_1|uart_tx:bit_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|Selector7~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Mux_1|Selector12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|uart_tx:bit_counter[3]~q\);

-- Location: LCCOMB_X47_Y28_N24
\Main_Mux_1|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Selector10~0_combout\ = (!\Main_Mux_1|uart_tx:bit_counter[0]~q\ & ((\Main_Mux_1|uart_tx:bit_counter[1]~q\) # ((\Main_Mux_1|uart_tx:bit_counter[2]~q\) # (!\Main_Mux_1|uart_tx:bit_counter[3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|uart_tx:bit_counter[1]~q\,
	datab => \Main_Mux_1|uart_tx:bit_counter[2]~q\,
	datac => \Main_Mux_1|uart_tx:bit_counter[0]~q\,
	datad => \Main_Mux_1|uart_tx:bit_counter[3]~q\,
	combout => \Main_Mux_1|Selector10~0_combout\);

-- Location: FF_X47_Y28_N25
\Main_Mux_1|uart_tx:bit_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|Selector10~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Mux_1|Selector12~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|uart_tx:bit_counter[0]~q\);

-- Location: LCCOMB_X47_Y28_N30
\Main_Mux_1|uart_tx:bit_counter[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|uart_tx:bit_counter[1]~0_combout\ = \Main_Mux_1|uart_tx:bit_counter[1]~q\ $ (((\APE_Test_System_FPGA_Firmware_Baud_1|Baud_Rate_Enable~q\ & (\Main_Mux_1|uart_tx:bit_counter[0]~q\ & \Main_Mux_1|tx_state.send_data~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \APE_Test_System_FPGA_Firmware_Baud_1|Baud_Rate_Enable~q\,
	datab => \Main_Mux_1|uart_tx:bit_counter[0]~q\,
	datac => \Main_Mux_1|uart_tx:bit_counter[1]~q\,
	datad => \Main_Mux_1|tx_state.send_data~q\,
	combout => \Main_Mux_1|uart_tx:bit_counter[1]~0_combout\);

-- Location: FF_X47_Y28_N31
\Main_Mux_1|uart_tx:bit_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|uart_tx:bit_counter[1]~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|uart_tx:bit_counter[1]~q\);

-- Location: LCCOMB_X47_Y28_N18
\Main_Mux_1|Equal7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Equal7~0_combout\ = (!\Main_Mux_1|uart_tx:bit_counter[1]~q\ & (!\Main_Mux_1|uart_tx:bit_counter[2]~q\ & (!\Main_Mux_1|uart_tx:bit_counter[0]~q\ & \Main_Mux_1|uart_tx:bit_counter[3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|uart_tx:bit_counter[1]~q\,
	datab => \Main_Mux_1|uart_tx:bit_counter[2]~q\,
	datac => \Main_Mux_1|uart_tx:bit_counter[0]~q\,
	datad => \Main_Mux_1|uart_tx:bit_counter[3]~q\,
	combout => \Main_Mux_1|Equal7~0_combout\);

-- Location: LCCOMB_X46_Y28_N28
\Main_Mux_1|Selector5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Selector5~4_combout\ = (\Main_Mux_1|tx_state.send_data~q\ & (!\Main_Mux_1|Equal7~0_combout\ & \APE_Test_System_FPGA_Firmware_Baud_1|Baud_Rate_Enable~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|tx_state.send_data~q\,
	datab => \Main_Mux_1|Equal7~0_combout\,
	datad => \APE_Test_System_FPGA_Firmware_Baud_1|Baud_Rate_Enable~q\,
	combout => \Main_Mux_1|Selector5~4_combout\);

-- Location: FF_X46_Y28_N29
\Main_Mux_1|tx_state.CRC_ready\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|Selector5~4_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Mux_1|Selector5~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|tx_state.CRC_ready~q\);

-- Location: LCCOMB_X46_Y28_N8
\Main_Mux_1|uart_tx:Wait_cnt[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|uart_tx:Wait_cnt[0]~1_combout\ = \Main_Mux_1|uart_tx:Wait_cnt[0]~q\ $ (VCC)
-- \Main_Mux_1|uart_tx:Wait_cnt[0]~2\ = CARRY(\Main_Mux_1|uart_tx:Wait_cnt[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Main_Mux_1|uart_tx:Wait_cnt[0]~q\,
	datad => VCC,
	combout => \Main_Mux_1|uart_tx:Wait_cnt[0]~1_combout\,
	cout => \Main_Mux_1|uart_tx:Wait_cnt[0]~2\);

-- Location: LCCOMB_X46_Y28_N24
\Main_Mux_1|Equal8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Equal8~1_combout\ = (!\Main_Mux_1|uart_tx:Wait_cnt[5]~q\ & \Main_Mux_1|uart_tx:Wait_cnt[4]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Main_Mux_1|uart_tx:Wait_cnt[5]~q\,
	datad => \Main_Mux_1|uart_tx:Wait_cnt[4]~q\,
	combout => \Main_Mux_1|Equal8~1_combout\);

-- Location: LCCOMB_X46_Y28_N20
\Main_Mux_1|Equal8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Equal8~0_combout\ = (\Main_Mux_1|uart_tx:Wait_cnt[2]~q\ & (\Main_Mux_1|uart_tx:Wait_cnt[3]~q\ & (!\Main_Mux_1|uart_tx:Wait_cnt[0]~q\ & \Main_Mux_1|uart_tx:Wait_cnt[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|uart_tx:Wait_cnt[2]~q\,
	datab => \Main_Mux_1|uart_tx:Wait_cnt[3]~q\,
	datac => \Main_Mux_1|uart_tx:Wait_cnt[0]~q\,
	datad => \Main_Mux_1|uart_tx:Wait_cnt[1]~q\,
	combout => \Main_Mux_1|Equal8~0_combout\);

-- Location: LCCOMB_X46_Y28_N22
\Main_Mux_1|uart_tx:Wait_cnt[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|uart_tx:Wait_cnt[3]~1_combout\ = (\Main_Mux_1|Selector5~4_combout\) # ((\Main_Mux_1|tx_state.CRC_ready~q\ & ((!\Main_Mux_1|Equal8~0_combout\) # (!\Main_Mux_1|Equal8~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|Equal8~1_combout\,
	datab => \Main_Mux_1|Equal8~0_combout\,
	datac => \Main_Mux_1|tx_state.CRC_ready~q\,
	datad => \Main_Mux_1|Selector5~4_combout\,
	combout => \Main_Mux_1|uart_tx:Wait_cnt[3]~1_combout\);

-- Location: FF_X46_Y28_N9
\Main_Mux_1|uart_tx:Wait_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|uart_tx:Wait_cnt[0]~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \Main_Mux_1|ALT_INV_tx_state.CRC_ready~q\,
	ena => \Main_Mux_1|uart_tx:Wait_cnt[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|uart_tx:Wait_cnt[0]~q\);

-- Location: LCCOMB_X46_Y28_N10
\Main_Mux_1|uart_tx:Wait_cnt[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|uart_tx:Wait_cnt[1]~1_combout\ = (\Main_Mux_1|uart_tx:Wait_cnt[1]~q\ & (!\Main_Mux_1|uart_tx:Wait_cnt[0]~2\)) # (!\Main_Mux_1|uart_tx:Wait_cnt[1]~q\ & ((\Main_Mux_1|uart_tx:Wait_cnt[0]~2\) # (GND)))
-- \Main_Mux_1|uart_tx:Wait_cnt[1]~2\ = CARRY((!\Main_Mux_1|uart_tx:Wait_cnt[0]~2\) # (!\Main_Mux_1|uart_tx:Wait_cnt[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|uart_tx:Wait_cnt[1]~q\,
	datad => VCC,
	cin => \Main_Mux_1|uart_tx:Wait_cnt[0]~2\,
	combout => \Main_Mux_1|uart_tx:Wait_cnt[1]~1_combout\,
	cout => \Main_Mux_1|uart_tx:Wait_cnt[1]~2\);

-- Location: FF_X46_Y28_N11
\Main_Mux_1|uart_tx:Wait_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|uart_tx:Wait_cnt[1]~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \Main_Mux_1|ALT_INV_tx_state.CRC_ready~q\,
	ena => \Main_Mux_1|uart_tx:Wait_cnt[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|uart_tx:Wait_cnt[1]~q\);

-- Location: LCCOMB_X46_Y28_N12
\Main_Mux_1|uart_tx:Wait_cnt[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|uart_tx:Wait_cnt[2]~1_combout\ = (\Main_Mux_1|uart_tx:Wait_cnt[2]~q\ & (\Main_Mux_1|uart_tx:Wait_cnt[1]~2\ $ (GND))) # (!\Main_Mux_1|uart_tx:Wait_cnt[2]~q\ & (!\Main_Mux_1|uart_tx:Wait_cnt[1]~2\ & VCC))
-- \Main_Mux_1|uart_tx:Wait_cnt[2]~2\ = CARRY((\Main_Mux_1|uart_tx:Wait_cnt[2]~q\ & !\Main_Mux_1|uart_tx:Wait_cnt[1]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|uart_tx:Wait_cnt[2]~q\,
	datad => VCC,
	cin => \Main_Mux_1|uart_tx:Wait_cnt[1]~2\,
	combout => \Main_Mux_1|uart_tx:Wait_cnt[2]~1_combout\,
	cout => \Main_Mux_1|uart_tx:Wait_cnt[2]~2\);

-- Location: FF_X46_Y28_N13
\Main_Mux_1|uart_tx:Wait_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|uart_tx:Wait_cnt[2]~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \Main_Mux_1|ALT_INV_tx_state.CRC_ready~q\,
	ena => \Main_Mux_1|uart_tx:Wait_cnt[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|uart_tx:Wait_cnt[2]~q\);

-- Location: LCCOMB_X46_Y28_N14
\Main_Mux_1|uart_tx:Wait_cnt[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|uart_tx:Wait_cnt[3]~2_combout\ = (\Main_Mux_1|uart_tx:Wait_cnt[3]~q\ & (!\Main_Mux_1|uart_tx:Wait_cnt[2]~2\)) # (!\Main_Mux_1|uart_tx:Wait_cnt[3]~q\ & ((\Main_Mux_1|uart_tx:Wait_cnt[2]~2\) # (GND)))
-- \Main_Mux_1|uart_tx:Wait_cnt[3]~3\ = CARRY((!\Main_Mux_1|uart_tx:Wait_cnt[2]~2\) # (!\Main_Mux_1|uart_tx:Wait_cnt[3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Main_Mux_1|uart_tx:Wait_cnt[3]~q\,
	datad => VCC,
	cin => \Main_Mux_1|uart_tx:Wait_cnt[2]~2\,
	combout => \Main_Mux_1|uart_tx:Wait_cnt[3]~2_combout\,
	cout => \Main_Mux_1|uart_tx:Wait_cnt[3]~3\);

-- Location: FF_X46_Y28_N15
\Main_Mux_1|uart_tx:Wait_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|uart_tx:Wait_cnt[3]~2_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \Main_Mux_1|ALT_INV_tx_state.CRC_ready~q\,
	ena => \Main_Mux_1|uart_tx:Wait_cnt[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|uart_tx:Wait_cnt[3]~q\);

-- Location: LCCOMB_X46_Y28_N16
\Main_Mux_1|uart_tx:Wait_cnt[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|uart_tx:Wait_cnt[4]~1_combout\ = (\Main_Mux_1|uart_tx:Wait_cnt[4]~q\ & (\Main_Mux_1|uart_tx:Wait_cnt[3]~3\ $ (GND))) # (!\Main_Mux_1|uart_tx:Wait_cnt[4]~q\ & (!\Main_Mux_1|uart_tx:Wait_cnt[3]~3\ & VCC))
-- \Main_Mux_1|uart_tx:Wait_cnt[4]~2\ = CARRY((\Main_Mux_1|uart_tx:Wait_cnt[4]~q\ & !\Main_Mux_1|uart_tx:Wait_cnt[3]~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Main_Mux_1|uart_tx:Wait_cnt[4]~q\,
	datad => VCC,
	cin => \Main_Mux_1|uart_tx:Wait_cnt[3]~3\,
	combout => \Main_Mux_1|uart_tx:Wait_cnt[4]~1_combout\,
	cout => \Main_Mux_1|uart_tx:Wait_cnt[4]~2\);

-- Location: FF_X46_Y28_N17
\Main_Mux_1|uart_tx:Wait_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|uart_tx:Wait_cnt[4]~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \Main_Mux_1|ALT_INV_tx_state.CRC_ready~q\,
	ena => \Main_Mux_1|uart_tx:Wait_cnt[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|uart_tx:Wait_cnt[4]~q\);

-- Location: LCCOMB_X46_Y28_N18
\Main_Mux_1|uart_tx:Wait_cnt[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|uart_tx:Wait_cnt[5]~1_combout\ = \Main_Mux_1|uart_tx:Wait_cnt[5]~q\ $ (\Main_Mux_1|uart_tx:Wait_cnt[4]~2\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|uart_tx:Wait_cnt[5]~q\,
	cin => \Main_Mux_1|uart_tx:Wait_cnt[4]~2\,
	combout => \Main_Mux_1|uart_tx:Wait_cnt[5]~1_combout\);

-- Location: FF_X46_Y28_N19
\Main_Mux_1|uart_tx:Wait_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|uart_tx:Wait_cnt[5]~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \Main_Mux_1|ALT_INV_tx_state.CRC_ready~q\,
	ena => \Main_Mux_1|uart_tx:Wait_cnt[3]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|uart_tx:Wait_cnt[5]~q\);

-- Location: LCCOMB_X46_Y28_N6
\Main_Mux_1|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Selector4~0_combout\ = (!\Main_Mux_1|uart_tx:Wait_cnt[5]~q\ & (\Main_Mux_1|uart_tx:Wait_cnt[4]~q\ & (\Main_Mux_1|tx_state.CRC_ready~q\ & \Main_Mux_1|Equal8~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|uart_tx:Wait_cnt[5]~q\,
	datab => \Main_Mux_1|uart_tx:Wait_cnt[4]~q\,
	datac => \Main_Mux_1|tx_state.CRC_ready~q\,
	datad => \Main_Mux_1|Equal8~0_combout\,
	combout => \Main_Mux_1|Selector4~0_combout\);

-- Location: LCCOMB_X47_Y28_N26
\Main_Mux_1|Selector5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Selector5~2_combout\ = (!\Main_Mux_1|tx_state.send_data~q\ & ((\Main_Mux_1|Selector4~0_combout\) # ((!\Main_Mux_1|tx_state.CRC_ready~q\ & \APE_Test_System_FPGA_Firmware_Baud_1|Baud_Rate_Enable~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|tx_state.send_data~q\,
	datab => \Main_Mux_1|tx_state.CRC_ready~q\,
	datac => \APE_Test_System_FPGA_Firmware_Baud_1|Baud_Rate_Enable~q\,
	datad => \Main_Mux_1|Selector4~0_combout\,
	combout => \Main_Mux_1|Selector5~2_combout\);

-- Location: LCCOMB_X47_Y28_N0
\Main_Mux_1|Selector5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Selector5~3_combout\ = ((\Main_Mux_1|tx_state.sync~q\) # ((\Main_Mux_1|Selector5~2_combout\) # (\Main_Mux_1|Selector12~0_combout\))) # (!\Main_Mux_1|tx_state.idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|tx_state.idle~q\,
	datab => \Main_Mux_1|tx_state.sync~q\,
	datac => \Main_Mux_1|Selector5~2_combout\,
	datad => \Main_Mux_1|Selector12~0_combout\,
	combout => \Main_Mux_1|Selector5~3_combout\);

-- Location: FF_X46_Y28_N31
\Main_Mux_1|tx_state.send_stop\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|Selector6~2_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Mux_1|Selector5~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|tx_state.send_stop~q\);

-- Location: LCCOMB_X48_Y28_N20
\Main_Mux_1|no_of_chars[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|no_of_chars[2]~14_combout\ = (\Main_Mux_1|no_of_chars\(2) & (\Main_Mux_1|no_of_chars[1]~13\ $ (GND))) # (!\Main_Mux_1|no_of_chars\(2) & (!\Main_Mux_1|no_of_chars[1]~13\ & VCC))
-- \Main_Mux_1|no_of_chars[2]~15\ = CARRY((\Main_Mux_1|no_of_chars\(2) & !\Main_Mux_1|no_of_chars[1]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Main_Mux_1|no_of_chars\(2),
	datad => VCC,
	cin => \Main_Mux_1|no_of_chars[1]~13\,
	combout => \Main_Mux_1|no_of_chars[2]~14_combout\,
	cout => \Main_Mux_1|no_of_chars[2]~15\);

-- Location: LCCOMB_X48_Y28_N22
\Main_Mux_1|no_of_chars[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|no_of_chars[3]~16_combout\ = (\Main_Mux_1|no_of_chars\(3) & (!\Main_Mux_1|no_of_chars[2]~15\)) # (!\Main_Mux_1|no_of_chars\(3) & ((\Main_Mux_1|no_of_chars[2]~15\) # (GND)))
-- \Main_Mux_1|no_of_chars[3]~17\ = CARRY((!\Main_Mux_1|no_of_chars[2]~15\) # (!\Main_Mux_1|no_of_chars\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|no_of_chars\(3),
	datad => VCC,
	cin => \Main_Mux_1|no_of_chars[2]~15\,
	combout => \Main_Mux_1|no_of_chars[3]~16_combout\,
	cout => \Main_Mux_1|no_of_chars[3]~17\);

-- Location: FF_X48_Y28_N23
\Main_Mux_1|no_of_chars[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|no_of_chars[3]~16_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \Main_Mux_1|tx_state.send_stop~q\,
	ena => \Main_Mux_1|no_of_chars[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|no_of_chars\(3));

-- Location: LCCOMB_X48_Y28_N24
\Main_Mux_1|no_of_chars[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|no_of_chars[4]~18_combout\ = (\Main_Mux_1|no_of_chars\(4) & (\Main_Mux_1|no_of_chars[3]~17\ $ (GND))) # (!\Main_Mux_1|no_of_chars\(4) & (!\Main_Mux_1|no_of_chars[3]~17\ & VCC))
-- \Main_Mux_1|no_of_chars[4]~19\ = CARRY((\Main_Mux_1|no_of_chars\(4) & !\Main_Mux_1|no_of_chars[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Main_Mux_1|no_of_chars\(4),
	datad => VCC,
	cin => \Main_Mux_1|no_of_chars[3]~17\,
	combout => \Main_Mux_1|no_of_chars[4]~18_combout\,
	cout => \Main_Mux_1|no_of_chars[4]~19\);

-- Location: FF_X48_Y28_N25
\Main_Mux_1|no_of_chars[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|no_of_chars[4]~18_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \Main_Mux_1|tx_state.send_stop~q\,
	ena => \Main_Mux_1|no_of_chars[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|no_of_chars\(4));

-- Location: LCCOMB_X48_Y28_N26
\Main_Mux_1|no_of_chars[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|no_of_chars[5]~20_combout\ = (\Main_Mux_1|no_of_chars\(5) & (!\Main_Mux_1|no_of_chars[4]~19\)) # (!\Main_Mux_1|no_of_chars\(5) & ((\Main_Mux_1|no_of_chars[4]~19\) # (GND)))
-- \Main_Mux_1|no_of_chars[5]~21\ = CARRY((!\Main_Mux_1|no_of_chars[4]~19\) # (!\Main_Mux_1|no_of_chars\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|no_of_chars\(5),
	datad => VCC,
	cin => \Main_Mux_1|no_of_chars[4]~19\,
	combout => \Main_Mux_1|no_of_chars[5]~20_combout\,
	cout => \Main_Mux_1|no_of_chars[5]~21\);

-- Location: FF_X48_Y28_N27
\Main_Mux_1|no_of_chars[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|no_of_chars[5]~20_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \Main_Mux_1|tx_state.send_stop~q\,
	ena => \Main_Mux_1|no_of_chars[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|no_of_chars\(5));

-- Location: LCCOMB_X48_Y28_N28
\Main_Mux_1|no_of_chars[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|no_of_chars[6]~22_combout\ = (\Main_Mux_1|no_of_chars\(6) & (\Main_Mux_1|no_of_chars[5]~21\ $ (GND))) # (!\Main_Mux_1|no_of_chars\(6) & (!\Main_Mux_1|no_of_chars[5]~21\ & VCC))
-- \Main_Mux_1|no_of_chars[6]~23\ = CARRY((\Main_Mux_1|no_of_chars\(6) & !\Main_Mux_1|no_of_chars[5]~21\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Main_Mux_1|no_of_chars\(6),
	datad => VCC,
	cin => \Main_Mux_1|no_of_chars[5]~21\,
	combout => \Main_Mux_1|no_of_chars[6]~22_combout\,
	cout => \Main_Mux_1|no_of_chars[6]~23\);

-- Location: FF_X48_Y28_N29
\Main_Mux_1|no_of_chars[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|no_of_chars[6]~22_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \Main_Mux_1|tx_state.send_stop~q\,
	ena => \Main_Mux_1|no_of_chars[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|no_of_chars\(6));

-- Location: LCCOMB_X48_Y28_N30
\Main_Mux_1|no_of_chars[7]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|no_of_chars[7]~24_combout\ = \Main_Mux_1|no_of_chars\(7) $ (\Main_Mux_1|no_of_chars[6]~23\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|no_of_chars\(7),
	cin => \Main_Mux_1|no_of_chars[6]~23\,
	combout => \Main_Mux_1|no_of_chars[7]~24_combout\);

-- Location: FF_X48_Y28_N31
\Main_Mux_1|no_of_chars[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|no_of_chars[7]~24_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \Main_Mux_1|tx_state.send_stop~q\,
	ena => \Main_Mux_1|no_of_chars[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|no_of_chars\(7));

-- Location: LCCOMB_X48_Y28_N10
\Main_Mux_1|Equal9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Equal9~1_combout\ = (!\Main_Mux_1|no_of_chars\(5) & (!\Main_Mux_1|no_of_chars\(6) & (!\Main_Mux_1|no_of_chars\(7) & !\Main_Mux_1|no_of_chars\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|no_of_chars\(5),
	datab => \Main_Mux_1|no_of_chars\(6),
	datac => \Main_Mux_1|no_of_chars\(7),
	datad => \Main_Mux_1|no_of_chars\(4),
	combout => \Main_Mux_1|Equal9~1_combout\);

-- Location: LCCOMB_X48_Y28_N4
\Main_Mux_1|no_of_chars[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|no_of_chars[5]~10_combout\ = ((!\Main_Mux_1|Equal9~0_combout\) # (!\Main_Mux_1|tx_state.send_stop~q\)) # (!\Main_Mux_1|Equal9~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|Equal9~1_combout\,
	datac => \Main_Mux_1|tx_state.send_stop~q\,
	datad => \Main_Mux_1|Equal9~0_combout\,
	combout => \Main_Mux_1|no_of_chars[5]~10_combout\);

-- Location: LCCOMB_X47_Y28_N14
\Main_Mux_1|no_of_chars[5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|no_of_chars[5]~11_combout\ = (\APE_Test_System_FPGA_Firmware_Baud_1|Baud_Rate_Enable~q\ & (((\Main_Mux_1|tx_state.send_data~q\ & \Main_Mux_1|Equal7~0_combout\)) # (!\Main_Mux_1|no_of_chars[5]~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|tx_state.send_data~q\,
	datab => \Main_Mux_1|Equal7~0_combout\,
	datac => \APE_Test_System_FPGA_Firmware_Baud_1|Baud_Rate_Enable~q\,
	datad => \Main_Mux_1|no_of_chars[5]~10_combout\,
	combout => \Main_Mux_1|no_of_chars[5]~11_combout\);

-- Location: FF_X48_Y28_N17
\Main_Mux_1|no_of_chars[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|no_of_chars[0]~8_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \Main_Mux_1|tx_state.send_stop~q\,
	ena => \Main_Mux_1|no_of_chars[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|no_of_chars\(0));

-- Location: LCCOMB_X48_Y28_N18
\Main_Mux_1|no_of_chars[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|no_of_chars[1]~12_combout\ = (\Main_Mux_1|no_of_chars\(1) & (!\Main_Mux_1|no_of_chars[0]~9\)) # (!\Main_Mux_1|no_of_chars\(1) & ((\Main_Mux_1|no_of_chars[0]~9\) # (GND)))
-- \Main_Mux_1|no_of_chars[1]~13\ = CARRY((!\Main_Mux_1|no_of_chars[0]~9\) # (!\Main_Mux_1|no_of_chars\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Main_Mux_1|no_of_chars\(1),
	datad => VCC,
	cin => \Main_Mux_1|no_of_chars[0]~9\,
	combout => \Main_Mux_1|no_of_chars[1]~12_combout\,
	cout => \Main_Mux_1|no_of_chars[1]~13\);

-- Location: FF_X48_Y28_N19
\Main_Mux_1|no_of_chars[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|no_of_chars[1]~12_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \Main_Mux_1|tx_state.send_stop~q\,
	ena => \Main_Mux_1|no_of_chars[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|no_of_chars\(1));

-- Location: FF_X48_Y28_N21
\Main_Mux_1|no_of_chars[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|no_of_chars[2]~14_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \Main_Mux_1|tx_state.send_stop~q\,
	ena => \Main_Mux_1|no_of_chars[5]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|no_of_chars\(2));

-- Location: LCCOMB_X48_Y28_N12
\Main_Mux_1|Equal9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Equal9~0_combout\ = (!\Main_Mux_1|no_of_chars\(2) & (!\Main_Mux_1|no_of_chars\(1) & (!\Main_Mux_1|no_of_chars\(3) & !\Main_Mux_1|no_of_chars\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|no_of_chars\(2),
	datab => \Main_Mux_1|no_of_chars\(1),
	datac => \Main_Mux_1|no_of_chars\(3),
	datad => \Main_Mux_1|no_of_chars\(0),
	combout => \Main_Mux_1|Equal9~0_combout\);

-- Location: LCCOMB_X47_Y28_N28
\Main_Mux_1|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Selector2~0_combout\ = (\APE_Test_System_FPGA_Firmware_Baud_1|Baud_Rate_Enable~q\ & (\Main_Mux_1|tx_state.send_stop~q\ & ((!\Main_Mux_1|Equal9~1_combout\) # (!\Main_Mux_1|Equal9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \APE_Test_System_FPGA_Firmware_Baud_1|Baud_Rate_Enable~q\,
	datab => \Main_Mux_1|Equal9~0_combout\,
	datac => \Main_Mux_1|Equal9~1_combout\,
	datad => \Main_Mux_1|tx_state.send_stop~q\,
	combout => \Main_Mux_1|Selector2~0_combout\);

-- Location: FF_X47_Y28_N29
\Main_Mux_1|tx_state.sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|Selector2~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|tx_state.sync~q\);

-- Location: LCCOMB_X47_Y28_N8
\Main_Mux_1|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Selector3~0_combout\ = (\Main_Mux_1|tx_state.sync~q\) # ((!\APE_Test_System_FPGA_Firmware_Baud_1|Baud_Rate_Enable~q\ & \Main_Mux_1|tx_state.send_start~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \APE_Test_System_FPGA_Firmware_Baud_1|Baud_Rate_Enable~q\,
	datac => \Main_Mux_1|tx_state.send_start~q\,
	datad => \Main_Mux_1|tx_state.sync~q\,
	combout => \Main_Mux_1|Selector3~0_combout\);

-- Location: FF_X47_Y28_N9
\Main_Mux_1|tx_state.send_start\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|Selector3~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|tx_state.send_start~q\);

-- Location: LCCOMB_X47_Y28_N6
\Main_Mux_1|Selector4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Selector4~1_combout\ = (\Main_Mux_1|Selector4~0_combout\) # ((\APE_Test_System_FPGA_Firmware_Baud_1|Baud_Rate_Enable~q\ & (\Main_Mux_1|tx_state.send_start~q\)) # (!\APE_Test_System_FPGA_Firmware_Baud_1|Baud_Rate_Enable~q\ & 
-- ((\Main_Mux_1|tx_state.send_data~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \APE_Test_System_FPGA_Firmware_Baud_1|Baud_Rate_Enable~q\,
	datab => \Main_Mux_1|tx_state.send_start~q\,
	datac => \Main_Mux_1|tx_state.send_data~q\,
	datad => \Main_Mux_1|Selector4~0_combout\,
	combout => \Main_Mux_1|Selector4~1_combout\);

-- Location: FF_X47_Y28_N7
\Main_Mux_1|tx_state.send_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|Selector4~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|tx_state.send_data~q\);

-- Location: LCCOMB_X46_Y28_N30
\Main_Mux_1|Selector6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Selector6~2_combout\ = (\Main_Mux_1|tx_state.send_data~q\ & (\Main_Mux_1|Equal7~0_combout\ & \APE_Test_System_FPGA_Firmware_Baud_1|Baud_Rate_Enable~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|tx_state.send_data~q\,
	datab => \Main_Mux_1|Equal7~0_combout\,
	datad => \APE_Test_System_FPGA_Firmware_Baud_1|Baud_Rate_Enable~q\,
	combout => \Main_Mux_1|Selector6~2_combout\);

-- Location: LCCOMB_X47_Y28_N4
\Main_Mux_1|Selector12~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Selector12~2_combout\ = (\Main_Mux_1|tx_state.send_stop~q\) # ((\Main_Mux_1|tx_state.sync~q\) # (!\Main_Mux_1|tx_state.idle~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Main_Mux_1|tx_state.send_stop~q\,
	datac => \Main_Mux_1|tx_state.idle~q\,
	datad => \Main_Mux_1|tx_state.sync~q\,
	combout => \Main_Mux_1|Selector12~2_combout\);

-- Location: LCCOMB_X47_Y28_N2
\Main_Mux_1|Selector12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Selector12~1_combout\ = (\Main_Mux_1|tx_state.CRC_ready~q\) # ((!\APE_Test_System_FPGA_Firmware_Baud_1|Baud_Rate_Enable~q\ & ((\Main_Mux_1|tx_state.send_start~q\) # (\Main_Mux_1|tx_state.send_data~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \APE_Test_System_FPGA_Firmware_Baud_1|Baud_Rate_Enable~q\,
	datab => \Main_Mux_1|tx_state.send_start~q\,
	datac => \Main_Mux_1|tx_state.send_data~q\,
	datad => \Main_Mux_1|tx_state.CRC_ready~q\,
	combout => \Main_Mux_1|Selector12~1_combout\);

-- Location: LCCOMB_X47_Y28_N12
\Main_Mux_1|Selector12~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Selector12~3_combout\ = (!\Main_Mux_1|Selector6~2_combout\ & ((\Main_Mux_1|SerDataOut~q\) # ((!\Main_Mux_1|Selector12~2_combout\ & !\Main_Mux_1|Selector12~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|Selector6~2_combout\,
	datab => \Main_Mux_1|Selector12~2_combout\,
	datac => \Main_Mux_1|SerDataOut~q\,
	datad => \Main_Mux_1|Selector12~1_combout\,
	combout => \Main_Mux_1|Selector12~3_combout\);

-- Location: FF_X47_Y28_N13
\Main_Mux_1|SerDataOut\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|Selector12~3_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|SerDataOut~q\);

-- Location: LCCOMB_X31_Y29_N0
\Timer_Controller_1|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer_Controller_1|Add2~0_combout\ = \Timer_Controller_1|Time_Driver:bit_cnt_OmS[0]~q\ $ (VCC)
-- \Timer_Controller_1|Add2~1\ = CARRY(\Timer_Controller_1|Time_Driver:bit_cnt_OmS[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[0]~q\,
	datad => VCC,
	combout => \Timer_Controller_1|Add2~0_combout\,
	cout => \Timer_Controller_1|Add2~1\);

-- Location: IOIBUF_X53_Y22_N1
\GPIO_2[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_2(1),
	o => \GPIO_2[1]~input_o\);

-- Location: LCCOMB_X40_Y28_N22
\Main_Demux_1|u1|lpm_shiftreg_component|dffs[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|u1|lpm_shiftreg_component|dffs[7]~feeder_combout\ = \GPIO_2[1]~input_o\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \GPIO_2[1]~input_o\,
	combout => \Main_Demux_1|u1|lpm_shiftreg_component|dffs[7]~feeder_combout\);

-- Location: LCCOMB_X43_Y28_N4
\Main_Demux_1|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector2~0_combout\ = (\Main_Demux_1|rx_state.get_data~q\ & !\Main_Demux_1|uart_rx:data_bit_cnt[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|rx_state.get_data~q\,
	datac => \Main_Demux_1|uart_rx:data_bit_cnt[0]~q\,
	combout => \Main_Demux_1|Selector2~0_combout\);

-- Location: LCCOMB_X41_Y28_N8
\Main_Demux_1|count[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|count[0]~7_combout\ = \Main_Demux_1|count\(0) $ (VCC)
-- \Main_Demux_1|count[0]~8\ = CARRY(\Main_Demux_1|count\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|count\(0),
	datad => VCC,
	combout => \Main_Demux_1|count[0]~7_combout\,
	cout => \Main_Demux_1|count[0]~8\);

-- Location: LCCOMB_X41_Y28_N24
\Main_Demux_1|count[6]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|count[6]~11_combout\ = (\Main_Demux_1|Equal4~1_combout\ & (((!\GPIO_2[1]~input_o\ & \Main_Demux_1|rx_state.wait4start~q\)) # (!\Main_Demux_1|rx_state.rx_idle~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GPIO_2[1]~input_o\,
	datab => \Main_Demux_1|rx_state.wait4start~q\,
	datac => \Main_Demux_1|Equal4~1_combout\,
	datad => \Main_Demux_1|rx_state.rx_idle~q\,
	combout => \Main_Demux_1|count[6]~11_combout\);

-- Location: LCCOMB_X41_Y28_N30
\Main_Demux_1|count[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|count[6]~12_combout\ = (\Main_Demux_1|count[6]~11_combout\) # ((\Main_Demux_1|rx_state.found_start~q\) # ((!\GPIO_2[1]~input_o\ & !\Main_Demux_1|rx_state.rx_idle~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GPIO_2[1]~input_o\,
	datab => \Main_Demux_1|count[6]~11_combout\,
	datac => \Main_Demux_1|rx_state.found_start~q\,
	datad => \Main_Demux_1|rx_state.rx_idle~q\,
	combout => \Main_Demux_1|count[6]~12_combout\);

-- Location: LCCOMB_X41_Y28_N2
\Main_Demux_1|count[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|count[6]~13_combout\ = (\Main_Demux_1|Selector8~1_combout\) # ((\GPIO_2[1]~input_o\ & ((!\Main_Demux_1|rx_state.rx_idle~q\))) # (!\GPIO_2[1]~input_o\ & (\Main_Demux_1|rx_state.wait4start~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \GPIO_2[1]~input_o\,
	datab => \Main_Demux_1|rx_state.wait4start~q\,
	datac => \Main_Demux_1|Selector8~1_combout\,
	datad => \Main_Demux_1|rx_state.rx_idle~q\,
	combout => \Main_Demux_1|count[6]~13_combout\);

-- Location: FF_X41_Y28_N9
\Main_Demux_1|count[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|count[0]~7_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \Main_Demux_1|count[6]~12_combout\,
	ena => \Main_Demux_1|count[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|count\(0));

-- Location: LCCOMB_X41_Y28_N10
\Main_Demux_1|count[1]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|count[1]~9_combout\ = (\Main_Demux_1|count\(1) & (!\Main_Demux_1|count[0]~8\)) # (!\Main_Demux_1|count\(1) & ((\Main_Demux_1|count[0]~8\) # (GND)))
-- \Main_Demux_1|count[1]~10\ = CARRY((!\Main_Demux_1|count[0]~8\) # (!\Main_Demux_1|count\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|count\(1),
	datad => VCC,
	cin => \Main_Demux_1|count[0]~8\,
	combout => \Main_Demux_1|count[1]~9_combout\,
	cout => \Main_Demux_1|count[1]~10\);

-- Location: FF_X41_Y28_N11
\Main_Demux_1|count[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|count[1]~9_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \Main_Demux_1|count[6]~12_combout\,
	ena => \Main_Demux_1|count[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|count\(1));

-- Location: LCCOMB_X41_Y28_N12
\Main_Demux_1|count[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|count[2]~14_combout\ = (\Main_Demux_1|count\(2) & (\Main_Demux_1|count[1]~10\ $ (GND))) # (!\Main_Demux_1|count\(2) & (!\Main_Demux_1|count[1]~10\ & VCC))
-- \Main_Demux_1|count[2]~15\ = CARRY((\Main_Demux_1|count\(2) & !\Main_Demux_1|count[1]~10\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|count\(2),
	datad => VCC,
	cin => \Main_Demux_1|count[1]~10\,
	combout => \Main_Demux_1|count[2]~14_combout\,
	cout => \Main_Demux_1|count[2]~15\);

-- Location: FF_X41_Y28_N13
\Main_Demux_1|count[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|count[2]~14_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \Main_Demux_1|count[6]~12_combout\,
	ena => \Main_Demux_1|count[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|count\(2));

-- Location: LCCOMB_X41_Y28_N14
\Main_Demux_1|count[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|count[3]~16_combout\ = (\Main_Demux_1|count\(3) & (!\Main_Demux_1|count[2]~15\)) # (!\Main_Demux_1|count\(3) & ((\Main_Demux_1|count[2]~15\) # (GND)))
-- \Main_Demux_1|count[3]~17\ = CARRY((!\Main_Demux_1|count[2]~15\) # (!\Main_Demux_1|count\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|count\(3),
	datad => VCC,
	cin => \Main_Demux_1|count[2]~15\,
	combout => \Main_Demux_1|count[3]~16_combout\,
	cout => \Main_Demux_1|count[3]~17\);

-- Location: FF_X41_Y28_N15
\Main_Demux_1|count[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|count[3]~16_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \Main_Demux_1|count[6]~12_combout\,
	ena => \Main_Demux_1|count[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|count\(3));

-- Location: LCCOMB_X41_Y28_N16
\Main_Demux_1|count[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|count[4]~18_combout\ = (\Main_Demux_1|count\(4) & (\Main_Demux_1|count[3]~17\ $ (GND))) # (!\Main_Demux_1|count\(4) & (!\Main_Demux_1|count[3]~17\ & VCC))
-- \Main_Demux_1|count[4]~19\ = CARRY((\Main_Demux_1|count\(4) & !\Main_Demux_1|count[3]~17\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|count\(4),
	datad => VCC,
	cin => \Main_Demux_1|count[3]~17\,
	combout => \Main_Demux_1|count[4]~18_combout\,
	cout => \Main_Demux_1|count[4]~19\);

-- Location: FF_X41_Y28_N17
\Main_Demux_1|count[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|count[4]~18_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \Main_Demux_1|count[6]~12_combout\,
	ena => \Main_Demux_1|count[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|count\(4));

-- Location: LCCOMB_X41_Y28_N18
\Main_Demux_1|count[5]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|count[5]~20_combout\ = (\Main_Demux_1|count\(5) & (!\Main_Demux_1|count[4]~19\)) # (!\Main_Demux_1|count\(5) & ((\Main_Demux_1|count[4]~19\) # (GND)))
-- \Main_Demux_1|count[5]~21\ = CARRY((!\Main_Demux_1|count[4]~19\) # (!\Main_Demux_1|count\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|count\(5),
	datad => VCC,
	cin => \Main_Demux_1|count[4]~19\,
	combout => \Main_Demux_1|count[5]~20_combout\,
	cout => \Main_Demux_1|count[5]~21\);

-- Location: FF_X41_Y28_N19
\Main_Demux_1|count[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|count[5]~20_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \Main_Demux_1|count[6]~12_combout\,
	ena => \Main_Demux_1|count[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|count\(5));

-- Location: LCCOMB_X41_Y28_N20
\Main_Demux_1|count[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|count[6]~22_combout\ = \Main_Demux_1|count[5]~21\ $ (!\Main_Demux_1|count\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|count\(6),
	cin => \Main_Demux_1|count[5]~21\,
	combout => \Main_Demux_1|count[6]~22_combout\);

-- Location: FF_X41_Y28_N21
\Main_Demux_1|count[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|count[6]~22_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \Main_Demux_1|count[6]~12_combout\,
	ena => \Main_Demux_1|count[6]~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|count\(6));

-- Location: LCCOMB_X41_Y28_N4
\Main_Demux_1|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Equal4~0_combout\ = (!\Main_Demux_1|count\(2) & (\Main_Demux_1|count\(3) & (!\Main_Demux_1|count\(0) & \Main_Demux_1|count\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|count\(2),
	datab => \Main_Demux_1|count\(3),
	datac => \Main_Demux_1|count\(0),
	datad => \Main_Demux_1|count\(1),
	combout => \Main_Demux_1|Equal4~0_combout\);

-- Location: LCCOMB_X41_Y28_N26
\Main_Demux_1|Equal4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Equal4~1_combout\ = (!\Main_Demux_1|count\(6) & (!\Main_Demux_1|count\(4) & (\Main_Demux_1|Equal4~0_combout\ & !\Main_Demux_1|count\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|count\(6),
	datab => \Main_Demux_1|count\(4),
	datac => \Main_Demux_1|Equal4~0_combout\,
	datad => \Main_Demux_1|count\(5),
	combout => \Main_Demux_1|Equal4~1_combout\);

-- Location: LCCOMB_X44_Y28_N4
\Main_Demux_1|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector9~0_combout\ = (\Main_Demux_1|Equal4~1_combout\ & (\GPIO_2[1]~input_o\ & ((\Main_Demux_1|rx_state.wait4start~q\) # (!\Main_Demux_1|rx_state.rx_idle~q\)))) # (!\Main_Demux_1|Equal4~1_combout\ & 
-- (((\Main_Demux_1|rx_state.wait4start~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|rx_state.rx_idle~q\,
	datab => \Main_Demux_1|Equal4~1_combout\,
	datac => \Main_Demux_1|rx_state.wait4start~q\,
	datad => \GPIO_2[1]~input_o\,
	combout => \Main_Demux_1|Selector9~0_combout\);

-- Location: FF_X44_Y28_N5
\Main_Demux_1|rx_state.wait4start\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Selector9~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|rx_state.wait4start~q\);

-- Location: LCCOMB_X44_Y28_N18
\Main_Demux_1|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector20~0_combout\ = (\Main_Demux_1|rx_state.wait4start~q\ & (\Main_Demux_1|Equal4~1_combout\ & !\GPIO_2[1]~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|rx_state.wait4start~q\,
	datac => \Main_Demux_1|Equal4~1_combout\,
	datad => \GPIO_2[1]~input_o\,
	combout => \Main_Demux_1|Selector20~0_combout\);

-- Location: LCCOMB_X43_Y28_N8
\Main_Demux_1|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector10~0_combout\ = (\Main_Demux_1|Selector20~0_combout\) # ((!\Main_Demux_1|Equal6~1_combout\ & \Main_Demux_1|rx_state.found_start~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Equal6~1_combout\,
	datac => \Main_Demux_1|rx_state.found_start~q\,
	datad => \Main_Demux_1|Selector20~0_combout\,
	combout => \Main_Demux_1|Selector10~0_combout\);

-- Location: FF_X43_Y28_N9
\Main_Demux_1|rx_state.found_start\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Selector10~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|rx_state.found_start~q\);

-- Location: LCCOMB_X43_Y28_N10
\Main_Demux_1|Selector8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector8~1_combout\ = (\Main_Demux_1|rx_state.found_start~q\ & (\GPIO_2[1]~input_o\ & \Main_Demux_1|Equal6~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|rx_state.found_start~q\,
	datac => \GPIO_2[1]~input_o\,
	datad => \Main_Demux_1|Equal6~1_combout\,
	combout => \Main_Demux_1|Selector8~1_combout\);

-- Location: LCCOMB_X44_Y28_N16
\Main_Demux_1|Selector6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector6~1_combout\ = (\Main_Demux_1|rx_state.rx_idle~q\ & (!\Main_Demux_1|rx_state.wait4start~q\ & (\Main_Demux_1|uart_rx:sample_counter[0]~q\ $ (\Main_Demux_1|enable_div_RX~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|rx_state.rx_idle~q\,
	datab => \Main_Demux_1|rx_state.wait4start~q\,
	datac => \Main_Demux_1|uart_rx:sample_counter[0]~q\,
	datad => \Main_Demux_1|enable_div_RX~q\,
	combout => \Main_Demux_1|Selector6~1_combout\);

-- Location: LCCOMB_X44_Y28_N14
\Main_Demux_1|uart_rx:sample_counter[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|uart_rx:sample_counter[1]~0_combout\ = ((\Main_Demux_1|Equal4~1_combout\ & !\GPIO_2[1]~input_o\)) # (!\Main_Demux_1|rx_state.wait4start~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|rx_state.wait4start~q\,
	datac => \Main_Demux_1|Equal4~1_combout\,
	datad => \GPIO_2[1]~input_o\,
	combout => \Main_Demux_1|uart_rx:sample_counter[1]~0_combout\);

-- Location: FF_X44_Y28_N17
\Main_Demux_1|uart_rx:sample_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Selector6~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|uart_rx:sample_counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|uart_rx:sample_counter[0]~q\);

-- Location: LCCOMB_X44_Y28_N30
\Main_Demux_1|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector6~0_combout\ = (!\Main_Demux_1|rx_state.wait4start~q\ & \Main_Demux_1|rx_state.rx_idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|rx_state.wait4start~q\,
	datad => \Main_Demux_1|rx_state.rx_idle~q\,
	combout => \Main_Demux_1|Selector6~0_combout\);

-- Location: LCCOMB_X44_Y28_N22
\Main_Demux_1|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector5~0_combout\ = (\Main_Demux_1|Selector6~0_combout\ & (\Main_Demux_1|uart_rx:sample_counter[1]~q\ $ (((\Main_Demux_1|uart_rx:sample_counter[0]~q\ & \Main_Demux_1|enable_div_RX~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Selector6~0_combout\,
	datab => \Main_Demux_1|uart_rx:sample_counter[0]~q\,
	datac => \Main_Demux_1|uart_rx:sample_counter[1]~q\,
	datad => \Main_Demux_1|enable_div_RX~q\,
	combout => \Main_Demux_1|Selector5~0_combout\);

-- Location: FF_X44_Y28_N23
\Main_Demux_1|uart_rx:sample_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Selector5~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|uart_rx:sample_counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|uart_rx:sample_counter[1]~q\);

-- Location: LCCOMB_X44_Y28_N26
\Main_Demux_1|Add4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Add4~0_combout\ = (\Main_Demux_1|uart_rx:sample_counter[1]~q\ & \Main_Demux_1|uart_rx:sample_counter[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Main_Demux_1|uart_rx:sample_counter[1]~q\,
	datad => \Main_Demux_1|uart_rx:sample_counter[0]~q\,
	combout => \Main_Demux_1|Add4~0_combout\);

-- Location: LCCOMB_X44_Y28_N28
\Main_Demux_1|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector4~0_combout\ = (\Main_Demux_1|Selector6~0_combout\ & (\Main_Demux_1|uart_rx:sample_counter[2]~q\ $ (((\Main_Demux_1|enable_div_RX~q\ & \Main_Demux_1|Add4~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Selector6~0_combout\,
	datab => \Main_Demux_1|enable_div_RX~q\,
	datac => \Main_Demux_1|uart_rx:sample_counter[2]~q\,
	datad => \Main_Demux_1|Add4~0_combout\,
	combout => \Main_Demux_1|Selector4~0_combout\);

-- Location: FF_X44_Y28_N29
\Main_Demux_1|uart_rx:sample_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Selector4~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|uart_rx:sample_counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|uart_rx:sample_counter[2]~q\);

-- Location: LCCOMB_X44_Y28_N20
\Main_Demux_1|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector3~0_combout\ = (\Main_Demux_1|Selector6~0_combout\ & ((\Main_Demux_1|sample_counter~0_combout\) # ((\Main_Demux_1|uart_rx:sample_counter[3]~q\ & !\Main_Demux_1|enable_div_RX~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Selector6~0_combout\,
	datab => \Main_Demux_1|sample_counter~0_combout\,
	datac => \Main_Demux_1|uart_rx:sample_counter[3]~q\,
	datad => \Main_Demux_1|enable_div_RX~q\,
	combout => \Main_Demux_1|Selector3~0_combout\);

-- Location: FF_X44_Y28_N21
\Main_Demux_1|uart_rx:sample_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Selector3~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|uart_rx:sample_counter[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|uart_rx:sample_counter[3]~q\);

-- Location: LCCOMB_X44_Y28_N24
\Main_Demux_1|sample_counter~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|sample_counter~0_combout\ = (\Main_Demux_1|enable_div_RX~q\ & (\Main_Demux_1|uart_rx:sample_counter[3]~q\ $ (((\Main_Demux_1|uart_rx:sample_counter[2]~q\ & \Main_Demux_1|Add4~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|enable_div_RX~q\,
	datab => \Main_Demux_1|uart_rx:sample_counter[2]~q\,
	datac => \Main_Demux_1|Add4~0_combout\,
	datad => \Main_Demux_1|uart_rx:sample_counter[3]~q\,
	combout => \Main_Demux_1|sample_counter~0_combout\);

-- Location: LCCOMB_X44_Y28_N10
\Main_Demux_1|CRC_In[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|CRC_In[0]~0_combout\ = (\Main_Demux_1|uart_rx:sample_counter[0]~q\ & (\Main_Demux_1|uart_rx:sample_counter[2]~q\ & (\Main_Demux_1|uart_rx:sample_counter[1]~q\ & \Main_Demux_1|sample_counter~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|uart_rx:sample_counter[0]~q\,
	datab => \Main_Demux_1|uart_rx:sample_counter[2]~q\,
	datac => \Main_Demux_1|uart_rx:sample_counter[1]~q\,
	datad => \Main_Demux_1|sample_counter~0_combout\,
	combout => \Main_Demux_1|CRC_In[0]~0_combout\);

-- Location: LCCOMB_X43_Y28_N2
\Main_Demux_1|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector12~0_combout\ = (\Main_Demux_1|rx_state~14_combout\ & ((\Main_Demux_1|rx_state.get_data~q\) # ((!\Main_Demux_1|CRC_In[0]~0_combout\ & \Main_Demux_1|rx_state.look4end~q\)))) # (!\Main_Demux_1|rx_state~14_combout\ & 
-- (!\Main_Demux_1|CRC_In[0]~0_combout\ & (\Main_Demux_1|rx_state.look4end~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|rx_state~14_combout\,
	datab => \Main_Demux_1|CRC_In[0]~0_combout\,
	datac => \Main_Demux_1|rx_state.look4end~q\,
	datad => \Main_Demux_1|rx_state.get_data~q\,
	combout => \Main_Demux_1|Selector12~0_combout\);

-- Location: FF_X43_Y28_N3
\Main_Demux_1|rx_state.look4end\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Selector12~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|rx_state.look4end~q\);

-- Location: LCCOMB_X43_Y28_N14
\Main_Demux_1|Selector8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector8~3_combout\ = (!\Main_Demux_1|Selector8~1_combout\ & (!\Main_Demux_1|Selector8~2_combout\ & ((!\Main_Demux_1|CRC_In[0]~0_combout\) # (!\Main_Demux_1|rx_state.look4end~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Selector8~1_combout\,
	datab => \Main_Demux_1|rx_state.look4end~q\,
	datac => \Main_Demux_1|CRC_In[0]~0_combout\,
	datad => \Main_Demux_1|Selector8~2_combout\,
	combout => \Main_Demux_1|Selector8~3_combout\);

-- Location: FF_X43_Y28_N15
\Main_Demux_1|rx_state.rx_idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Selector8~3_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|rx_state.rx_idle~q\);

-- Location: LCCOMB_X44_Y28_N12
\Main_Demux_1|Selector8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector8~2_combout\ = (!\Main_Demux_1|rx_state.rx_idle~q\ & ((!\GPIO_2[1]~input_o\) # (!\Main_Demux_1|Equal4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|rx_state.rx_idle~q\,
	datac => \Main_Demux_1|Equal4~1_combout\,
	datad => \GPIO_2[1]~input_o\,
	combout => \Main_Demux_1|Selector8~2_combout\);

-- Location: LCCOMB_X43_Y28_N6
\Main_Demux_1|Selector20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector20~1_combout\ = (\Main_Demux_1|rx_state.get_data~q\) # ((\Main_Demux_1|rx_state.look4end~q\) # (\Main_Demux_1|rx_state.wait4start~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|rx_state.get_data~q\,
	datab => \Main_Demux_1|rx_state.look4end~q\,
	datac => \Main_Demux_1|rx_state.wait4start~q\,
	combout => \Main_Demux_1|Selector20~1_combout\);

-- Location: LCCOMB_X44_Y28_N0
\Main_Demux_1|Selector20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector20~2_combout\ = (\Main_Demux_1|Selector20~0_combout\) # ((\Main_Demux_1|sync_bit~q\ & ((\Main_Demux_1|Selector8~2_combout\) # (\Main_Demux_1|Selector20~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Selector8~2_combout\,
	datab => \Main_Demux_1|Selector20~1_combout\,
	datac => \Main_Demux_1|sync_bit~q\,
	datad => \Main_Demux_1|Selector20~0_combout\,
	combout => \Main_Demux_1|Selector20~2_combout\);

-- Location: FF_X44_Y28_N1
\Main_Demux_1|sync_bit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Selector20~2_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|sync_bit~q\);

-- Location: LCCOMB_X43_Y29_N0
\Main_Demux_1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Add0~0_combout\ = (((!\Main_Demux_1|baud_rate_gen_rx:sample_div[0]~q\ & !\Main_Demux_1|sync_bit~q\)))
-- \Main_Demux_1|Add0~1\ = CARRY((!\Main_Demux_1|baud_rate_gen_rx:sample_div[0]~q\ & !\Main_Demux_1|sync_bit~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|baud_rate_gen_rx:sample_div[0]~q\,
	datab => \Main_Demux_1|sync_bit~q\,
	datad => VCC,
	combout => \Main_Demux_1|Add0~0_combout\,
	cout => \Main_Demux_1|Add0~1\);

-- Location: LCCOMB_X44_Y29_N6
\Main_Demux_1|baud_rate_gen_rx:sample_div[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|baud_rate_gen_rx:sample_div[0]~0_combout\ = !\Main_Demux_1|Add0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Main_Demux_1|Add0~0_combout\,
	combout => \Main_Demux_1|baud_rate_gen_rx:sample_div[0]~0_combout\);

-- Location: FF_X44_Y29_N7
\Main_Demux_1|baud_rate_gen_rx:sample_div[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|baud_rate_gen_rx:sample_div[0]~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|baud_rate_gen_rx:sample_div[0]~q\);

-- Location: LCCOMB_X43_Y29_N2
\Main_Demux_1|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Add0~2_combout\ = (\Main_Demux_1|Add0~1\ & ((\Main_Demux_1|baud_rate_gen_rx:sample_div[1]~q\) # ((\Main_Demux_1|sync_bit~q\)))) # (!\Main_Demux_1|Add0~1\ & (((!\Main_Demux_1|baud_rate_gen_rx:sample_div[1]~q\ & !\Main_Demux_1|sync_bit~q\)) # 
-- (GND)))
-- \Main_Demux_1|Add0~3\ = CARRY((\Main_Demux_1|baud_rate_gen_rx:sample_div[1]~q\) # ((\Main_Demux_1|sync_bit~q\) # (!\Main_Demux_1|Add0~1\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|baud_rate_gen_rx:sample_div[1]~q\,
	datab => \Main_Demux_1|sync_bit~q\,
	datad => VCC,
	cin => \Main_Demux_1|Add0~1\,
	combout => \Main_Demux_1|Add0~2_combout\,
	cout => \Main_Demux_1|Add0~3\);

-- Location: LCCOMB_X44_Y29_N2
\Main_Demux_1|baud_rate_gen_rx:sample_div[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|baud_rate_gen_rx:sample_div[1]~0_combout\ = !\Main_Demux_1|Add0~2_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|Add0~2_combout\,
	combout => \Main_Demux_1|baud_rate_gen_rx:sample_div[1]~0_combout\);

-- Location: FF_X44_Y29_N3
\Main_Demux_1|baud_rate_gen_rx:sample_div[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|baud_rate_gen_rx:sample_div[1]~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|baud_rate_gen_rx:sample_div[1]~q\);

-- Location: LCCOMB_X43_Y29_N4
\Main_Demux_1|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Add0~4_combout\ = (\Main_Demux_1|Add0~3\ & (\Main_Demux_1|baud_rate_gen_rx:sample_div[2]~q\ & (!\Main_Demux_1|sync_bit~q\ & VCC))) # (!\Main_Demux_1|Add0~3\ & ((((\Main_Demux_1|baud_rate_gen_rx:sample_div[2]~q\ & 
-- !\Main_Demux_1|sync_bit~q\)))))
-- \Main_Demux_1|Add0~5\ = CARRY((\Main_Demux_1|baud_rate_gen_rx:sample_div[2]~q\ & (!\Main_Demux_1|sync_bit~q\ & !\Main_Demux_1|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100000010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|baud_rate_gen_rx:sample_div[2]~q\,
	datab => \Main_Demux_1|sync_bit~q\,
	datad => VCC,
	cin => \Main_Demux_1|Add0~3\,
	combout => \Main_Demux_1|Add0~4_combout\,
	cout => \Main_Demux_1|Add0~5\);

-- Location: LCCOMB_X44_Y29_N4
\Main_Demux_1|sample_div~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|sample_div~2_combout\ = (\Main_Demux_1|Add0~4_combout\ & !\Main_Demux_1|Equal0~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Main_Demux_1|Add0~4_combout\,
	datad => \Main_Demux_1|Equal0~4_combout\,
	combout => \Main_Demux_1|sample_div~2_combout\);

-- Location: FF_X44_Y29_N5
\Main_Demux_1|baud_rate_gen_rx:sample_div[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|sample_div~2_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|baud_rate_gen_rx:sample_div[2]~q\);

-- Location: LCCOMB_X43_Y29_N6
\Main_Demux_1|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Add0~6_combout\ = (\Main_Demux_1|Add0~5\ & ((\Main_Demux_1|baud_rate_gen_rx:sample_div[3]~q\) # ((\Main_Demux_1|sync_bit~q\)))) # (!\Main_Demux_1|Add0~5\ & (((!\Main_Demux_1|baud_rate_gen_rx:sample_div[3]~q\ & !\Main_Demux_1|sync_bit~q\)) # 
-- (GND)))
-- \Main_Demux_1|Add0~7\ = CARRY((\Main_Demux_1|baud_rate_gen_rx:sample_div[3]~q\) # ((\Main_Demux_1|sync_bit~q\) # (!\Main_Demux_1|Add0~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000111101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|baud_rate_gen_rx:sample_div[3]~q\,
	datab => \Main_Demux_1|sync_bit~q\,
	datad => VCC,
	cin => \Main_Demux_1|Add0~5\,
	combout => \Main_Demux_1|Add0~6_combout\,
	cout => \Main_Demux_1|Add0~7\);

-- Location: LCCOMB_X44_Y29_N30
\Main_Demux_1|sample_div~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|sample_div~1_combout\ = (\Main_Demux_1|Equal0~4_combout\) # (!\Main_Demux_1|Add0~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Main_Demux_1|Add0~6_combout\,
	datad => \Main_Demux_1|Equal0~4_combout\,
	combout => \Main_Demux_1|sample_div~1_combout\);

-- Location: FF_X44_Y29_N31
\Main_Demux_1|baud_rate_gen_rx:sample_div[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|sample_div~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|baud_rate_gen_rx:sample_div[3]~q\);

-- Location: LCCOMB_X43_Y29_N8
\Main_Demux_1|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Add0~8_combout\ = (\Main_Demux_1|Add0~7\ & (!\Main_Demux_1|baud_rate_gen_rx:sample_div[4]~q\ & (!\Main_Demux_1|sync_bit~q\ & VCC))) # (!\Main_Demux_1|Add0~7\ & ((((!\Main_Demux_1|baud_rate_gen_rx:sample_div[4]~q\ & 
-- !\Main_Demux_1|sync_bit~q\)))))
-- \Main_Demux_1|Add0~9\ = CARRY((!\Main_Demux_1|baud_rate_gen_rx:sample_div[4]~q\ & (!\Main_Demux_1|sync_bit~q\ & !\Main_Demux_1|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000000001",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|baud_rate_gen_rx:sample_div[4]~q\,
	datab => \Main_Demux_1|sync_bit~q\,
	datad => VCC,
	cin => \Main_Demux_1|Add0~7\,
	combout => \Main_Demux_1|Add0~8_combout\,
	cout => \Main_Demux_1|Add0~9\);

-- Location: LCCOMB_X44_Y29_N20
\Main_Demux_1|sample_div~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|sample_div~0_combout\ = (\Main_Demux_1|Equal0~4_combout\) # (!\Main_Demux_1|Add0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Add0~8_combout\,
	datad => \Main_Demux_1|Equal0~4_combout\,
	combout => \Main_Demux_1|sample_div~0_combout\);

-- Location: FF_X44_Y29_N21
\Main_Demux_1|baud_rate_gen_rx:sample_div[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|sample_div~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|baud_rate_gen_rx:sample_div[4]~q\);

-- Location: LCCOMB_X43_Y29_N10
\Main_Demux_1|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Add0~10_combout\ = (\Main_Demux_1|Add0~9\ & ((\Main_Demux_1|sync_bit~q\) # ((!\Main_Demux_1|baud_rate_gen_rx:sample_div[5]~q\)))) # (!\Main_Demux_1|Add0~9\ & (((!\Main_Demux_1|sync_bit~q\ & \Main_Demux_1|baud_rate_gen_rx:sample_div[5]~q\)) # 
-- (GND)))
-- \Main_Demux_1|Add0~11\ = CARRY((\Main_Demux_1|sync_bit~q\) # ((!\Main_Demux_1|Add0~9\) # (!\Main_Demux_1|baud_rate_gen_rx:sample_div[5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|sync_bit~q\,
	datab => \Main_Demux_1|baud_rate_gen_rx:sample_div[5]~q\,
	datad => VCC,
	cin => \Main_Demux_1|Add0~9\,
	combout => \Main_Demux_1|Add0~10_combout\,
	cout => \Main_Demux_1|Add0~11\);

-- Location: FF_X43_Y29_N11
\Main_Demux_1|baud_rate_gen_rx:sample_div[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Add0~10_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|baud_rate_gen_rx:sample_div[5]~q\);

-- Location: LCCOMB_X43_Y29_N12
\Main_Demux_1|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Add0~12_combout\ = (\Main_Demux_1|Add0~11\ & (\Main_Demux_1|baud_rate_gen_rx:sample_div[6]~q\ & (!\Main_Demux_1|sync_bit~q\ & VCC))) # (!\Main_Demux_1|Add0~11\ & ((((\Main_Demux_1|baud_rate_gen_rx:sample_div[6]~q\ & 
-- !\Main_Demux_1|sync_bit~q\)))))
-- \Main_Demux_1|Add0~13\ = CARRY((\Main_Demux_1|baud_rate_gen_rx:sample_div[6]~q\ & (!\Main_Demux_1|sync_bit~q\ & !\Main_Demux_1|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100000010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|baud_rate_gen_rx:sample_div[6]~q\,
	datab => \Main_Demux_1|sync_bit~q\,
	datad => VCC,
	cin => \Main_Demux_1|Add0~11\,
	combout => \Main_Demux_1|Add0~12_combout\,
	cout => \Main_Demux_1|Add0~13\);

-- Location: FF_X43_Y29_N13
\Main_Demux_1|baud_rate_gen_rx:sample_div[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Add0~12_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|baud_rate_gen_rx:sample_div[6]~q\);

-- Location: LCCOMB_X43_Y29_N14
\Main_Demux_1|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Add0~14_combout\ = (\Main_Demux_1|Add0~13\ & ((\Main_Demux_1|sync_bit~q\) # ((!\Main_Demux_1|baud_rate_gen_rx:sample_div[7]~q\)))) # (!\Main_Demux_1|Add0~13\ & (((!\Main_Demux_1|sync_bit~q\ & \Main_Demux_1|baud_rate_gen_rx:sample_div[7]~q\)) 
-- # (GND)))
-- \Main_Demux_1|Add0~15\ = CARRY((\Main_Demux_1|sync_bit~q\) # ((!\Main_Demux_1|Add0~13\) # (!\Main_Demux_1|baud_rate_gen_rx:sample_div[7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|sync_bit~q\,
	datab => \Main_Demux_1|baud_rate_gen_rx:sample_div[7]~q\,
	datad => VCC,
	cin => \Main_Demux_1|Add0~13\,
	combout => \Main_Demux_1|Add0~14_combout\,
	cout => \Main_Demux_1|Add0~15\);

-- Location: FF_X43_Y29_N15
\Main_Demux_1|baud_rate_gen_rx:sample_div[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Add0~14_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|baud_rate_gen_rx:sample_div[7]~q\);

-- Location: LCCOMB_X43_Y29_N16
\Main_Demux_1|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Add0~16_combout\ = (\Main_Demux_1|Add0~15\ & (!\Main_Demux_1|sync_bit~q\ & (\Main_Demux_1|baud_rate_gen_rx:sample_div[8]~q\ & VCC))) # (!\Main_Demux_1|Add0~15\ & ((((!\Main_Demux_1|sync_bit~q\ & 
-- \Main_Demux_1|baud_rate_gen_rx:sample_div[8]~q\)))))
-- \Main_Demux_1|Add0~17\ = CARRY((!\Main_Demux_1|sync_bit~q\ & (\Main_Demux_1|baud_rate_gen_rx:sample_div[8]~q\ & !\Main_Demux_1|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|sync_bit~q\,
	datab => \Main_Demux_1|baud_rate_gen_rx:sample_div[8]~q\,
	datad => VCC,
	cin => \Main_Demux_1|Add0~15\,
	combout => \Main_Demux_1|Add0~16_combout\,
	cout => \Main_Demux_1|Add0~17\);

-- Location: FF_X43_Y29_N17
\Main_Demux_1|baud_rate_gen_rx:sample_div[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Add0~16_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|baud_rate_gen_rx:sample_div[8]~q\);

-- Location: LCCOMB_X43_Y29_N18
\Main_Demux_1|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Add0~18_combout\ = (\Main_Demux_1|Add0~17\ & ((\Main_Demux_1|sync_bit~q\) # ((!\Main_Demux_1|baud_rate_gen_rx:sample_div[9]~q\)))) # (!\Main_Demux_1|Add0~17\ & (((!\Main_Demux_1|sync_bit~q\ & \Main_Demux_1|baud_rate_gen_rx:sample_div[9]~q\)) 
-- # (GND)))
-- \Main_Demux_1|Add0~19\ = CARRY((\Main_Demux_1|sync_bit~q\) # ((!\Main_Demux_1|Add0~17\) # (!\Main_Demux_1|baud_rate_gen_rx:sample_div[9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|sync_bit~q\,
	datab => \Main_Demux_1|baud_rate_gen_rx:sample_div[9]~q\,
	datad => VCC,
	cin => \Main_Demux_1|Add0~17\,
	combout => \Main_Demux_1|Add0~18_combout\,
	cout => \Main_Demux_1|Add0~19\);

-- Location: FF_X43_Y29_N19
\Main_Demux_1|baud_rate_gen_rx:sample_div[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Add0~18_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|baud_rate_gen_rx:sample_div[9]~q\);

-- Location: LCCOMB_X43_Y29_N20
\Main_Demux_1|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Add0~20_combout\ = (\Main_Demux_1|Add0~19\ & (!\Main_Demux_1|sync_bit~q\ & (\Main_Demux_1|baud_rate_gen_rx:sample_div[10]~q\ & VCC))) # (!\Main_Demux_1|Add0~19\ & ((((!\Main_Demux_1|sync_bit~q\ & 
-- \Main_Demux_1|baud_rate_gen_rx:sample_div[10]~q\)))))
-- \Main_Demux_1|Add0~21\ = CARRY((!\Main_Demux_1|sync_bit~q\ & (\Main_Demux_1|baud_rate_gen_rx:sample_div[10]~q\ & !\Main_Demux_1|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|sync_bit~q\,
	datab => \Main_Demux_1|baud_rate_gen_rx:sample_div[10]~q\,
	datad => VCC,
	cin => \Main_Demux_1|Add0~19\,
	combout => \Main_Demux_1|Add0~20_combout\,
	cout => \Main_Demux_1|Add0~21\);

-- Location: FF_X43_Y29_N21
\Main_Demux_1|baud_rate_gen_rx:sample_div[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Add0~20_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|baud_rate_gen_rx:sample_div[10]~q\);

-- Location: LCCOMB_X43_Y29_N22
\Main_Demux_1|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Add0~22_combout\ = (\Main_Demux_1|Add0~21\ & ((\Main_Demux_1|sync_bit~q\) # ((!\Main_Demux_1|baud_rate_gen_rx:sample_div[11]~q\)))) # (!\Main_Demux_1|Add0~21\ & (((!\Main_Demux_1|sync_bit~q\ & 
-- \Main_Demux_1|baud_rate_gen_rx:sample_div[11]~q\)) # (GND)))
-- \Main_Demux_1|Add0~23\ = CARRY((\Main_Demux_1|sync_bit~q\) # ((!\Main_Demux_1|Add0~21\) # (!\Main_Demux_1|baud_rate_gen_rx:sample_div[11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|sync_bit~q\,
	datab => \Main_Demux_1|baud_rate_gen_rx:sample_div[11]~q\,
	datad => VCC,
	cin => \Main_Demux_1|Add0~21\,
	combout => \Main_Demux_1|Add0~22_combout\,
	cout => \Main_Demux_1|Add0~23\);

-- Location: FF_X43_Y29_N23
\Main_Demux_1|baud_rate_gen_rx:sample_div[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Add0~22_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|baud_rate_gen_rx:sample_div[11]~q\);

-- Location: LCCOMB_X43_Y29_N24
\Main_Demux_1|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Add0~24_combout\ = \Main_Demux_1|Add0~23\ $ (((\Main_Demux_1|sync_bit~q\) # (!\Main_Demux_1|baud_rate_gen_rx:sample_div[12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|baud_rate_gen_rx:sample_div[12]~q\,
	datad => \Main_Demux_1|sync_bit~q\,
	cin => \Main_Demux_1|Add0~23\,
	combout => \Main_Demux_1|Add0~24_combout\);

-- Location: FF_X43_Y29_N25
\Main_Demux_1|baud_rate_gen_rx:sample_div[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Add0~24_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|baud_rate_gen_rx:sample_div[12]~q\);

-- Location: LCCOMB_X43_Y29_N26
\Main_Demux_1|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Equal0~0_combout\ = (!\Main_Demux_1|baud_rate_gen_rx:sample_div[12]~q\ & (!\Main_Demux_1|baud_rate_gen_rx:sample_div[10]~q\ & (!\Main_Demux_1|baud_rate_gen_rx:sample_div[11]~q\ & !\Main_Demux_1|baud_rate_gen_rx:sample_div[9]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|baud_rate_gen_rx:sample_div[12]~q\,
	datab => \Main_Demux_1|baud_rate_gen_rx:sample_div[10]~q\,
	datac => \Main_Demux_1|baud_rate_gen_rx:sample_div[11]~q\,
	datad => \Main_Demux_1|baud_rate_gen_rx:sample_div[9]~q\,
	combout => \Main_Demux_1|Equal0~0_combout\);

-- Location: LCCOMB_X43_Y29_N28
\Main_Demux_1|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Equal0~1_combout\ = (!\Main_Demux_1|baud_rate_gen_rx:sample_div[6]~q\ & (!\Main_Demux_1|baud_rate_gen_rx:sample_div[8]~q\ & (!\Main_Demux_1|baud_rate_gen_rx:sample_div[7]~q\ & !\Main_Demux_1|baud_rate_gen_rx:sample_div[5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|baud_rate_gen_rx:sample_div[6]~q\,
	datab => \Main_Demux_1|baud_rate_gen_rx:sample_div[8]~q\,
	datac => \Main_Demux_1|baud_rate_gen_rx:sample_div[7]~q\,
	datad => \Main_Demux_1|baud_rate_gen_rx:sample_div[5]~q\,
	combout => \Main_Demux_1|Equal0~1_combout\);

-- Location: LCCOMB_X44_Y29_N8
\Main_Demux_1|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Equal0~2_combout\ = (!\Main_Demux_1|baud_rate_gen_rx:sample_div[3]~q\ & (!\Main_Demux_1|baud_rate_gen_rx:sample_div[2]~q\ & (!\Main_Demux_1|baud_rate_gen_rx:sample_div[4]~q\ & !\Main_Demux_1|baud_rate_gen_rx:sample_div[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|baud_rate_gen_rx:sample_div[3]~q\,
	datab => \Main_Demux_1|baud_rate_gen_rx:sample_div[2]~q\,
	datac => \Main_Demux_1|baud_rate_gen_rx:sample_div[4]~q\,
	datad => \Main_Demux_1|baud_rate_gen_rx:sample_div[1]~q\,
	combout => \Main_Demux_1|Equal0~2_combout\);

-- Location: LCCOMB_X43_Y29_N30
\Main_Demux_1|Equal0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Equal0~3_combout\ = (!\Main_Demux_1|sync_bit~q\ & !\Main_Demux_1|baud_rate_gen_rx:sample_div[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|sync_bit~q\,
	datad => \Main_Demux_1|baud_rate_gen_rx:sample_div[0]~q\,
	combout => \Main_Demux_1|Equal0~3_combout\);

-- Location: LCCOMB_X44_Y29_N28
\Main_Demux_1|Equal0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Equal0~4_combout\ = (\Main_Demux_1|Equal0~0_combout\ & (\Main_Demux_1|Equal0~1_combout\ & (\Main_Demux_1|Equal0~2_combout\ & \Main_Demux_1|Equal0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Equal0~0_combout\,
	datab => \Main_Demux_1|Equal0~1_combout\,
	datac => \Main_Demux_1|Equal0~2_combout\,
	datad => \Main_Demux_1|Equal0~3_combout\,
	combout => \Main_Demux_1|Equal0~4_combout\);

-- Location: FF_X44_Y28_N31
\Main_Demux_1|enable_div_RX\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|Equal0~4_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|enable_div_RX~q\);

-- Location: LCCOMB_X44_Y28_N8
\Main_Demux_1|Equal6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Equal6~0_combout\ = (\Main_Demux_1|uart_rx:sample_counter[1]~q\ & (\Main_Demux_1|enable_div_RX~q\ & (\Main_Demux_1|uart_rx:sample_counter[0]~q\ & \Main_Demux_1|uart_rx:sample_counter[2]~q\))) # (!\Main_Demux_1|uart_rx:sample_counter[1]~q\ & 
-- (!\Main_Demux_1|enable_div_RX~q\ & (!\Main_Demux_1|uart_rx:sample_counter[0]~q\ & !\Main_Demux_1|uart_rx:sample_counter[2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|uart_rx:sample_counter[1]~q\,
	datab => \Main_Demux_1|enable_div_RX~q\,
	datac => \Main_Demux_1|uart_rx:sample_counter[0]~q\,
	datad => \Main_Demux_1|uart_rx:sample_counter[2]~q\,
	combout => \Main_Demux_1|Equal6~0_combout\);

-- Location: LCCOMB_X44_Y28_N6
\Main_Demux_1|Equal6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Equal6~1_combout\ = (\Main_Demux_1|Equal6~0_combout\ & ((\Main_Demux_1|sample_counter~0_combout\) # ((!\Main_Demux_1|enable_div_RX~q\ & \Main_Demux_1|uart_rx:sample_counter[3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|enable_div_RX~q\,
	datab => \Main_Demux_1|uart_rx:sample_counter[3]~q\,
	datac => \Main_Demux_1|Equal6~0_combout\,
	datad => \Main_Demux_1|sample_counter~0_combout\,
	combout => \Main_Demux_1|Equal6~1_combout\);

-- Location: LCCOMB_X43_Y28_N12
\Main_Demux_1|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector11~0_combout\ = (!\GPIO_2[1]~input_o\ & \Main_Demux_1|Equal6~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \GPIO_2[1]~input_o\,
	datad => \Main_Demux_1|Equal6~1_combout\,
	combout => \Main_Demux_1|Selector11~0_combout\);

-- Location: LCCOMB_X44_Y28_N2
\Main_Demux_1|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector21~0_combout\ = (\Main_Demux_1|enable_div_RX~q\ & (\Main_Demux_1|Equal6~0_combout\ & \Main_Demux_1|sample_counter~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|enable_div_RX~q\,
	datac => \Main_Demux_1|Equal6~0_combout\,
	datad => \Main_Demux_1|sample_counter~0_combout\,
	combout => \Main_Demux_1|Selector21~0_combout\);

-- Location: LCCOMB_X43_Y28_N18
\Main_Demux_1|uart_rx:data_bit_cnt[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|uart_rx:data_bit_cnt[0]~0_combout\ = (\Main_Demux_1|rx_state.look4end~q\) # ((\Main_Demux_1|rx_state.get_data~q\ & !\Main_Demux_1|Selector21~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|rx_state.look4end~q\,
	datac => \Main_Demux_1|rx_state.get_data~q\,
	datad => \Main_Demux_1|Selector21~0_combout\,
	combout => \Main_Demux_1|uart_rx:data_bit_cnt[0]~0_combout\);

-- Location: LCCOMB_X43_Y28_N0
\Main_Demux_1|uart_rx:data_bit_cnt[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|uart_rx:data_bit_cnt[0]~1_combout\ = (!\Main_Demux_1|rx_state.wait4start~q\ & (!\Main_Demux_1|uart_rx:data_bit_cnt[0]~0_combout\ & ((\Main_Demux_1|Selector11~0_combout\) # (!\Main_Demux_1|rx_state.found_start~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Selector11~0_combout\,
	datab => \Main_Demux_1|rx_state.found_start~q\,
	datac => \Main_Demux_1|rx_state.wait4start~q\,
	datad => \Main_Demux_1|uart_rx:data_bit_cnt[0]~0_combout\,
	combout => \Main_Demux_1|uart_rx:data_bit_cnt[0]~1_combout\);

-- Location: FF_X43_Y28_N5
\Main_Demux_1|uart_rx:data_bit_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Selector2~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|uart_rx:data_bit_cnt[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|uart_rx:data_bit_cnt[0]~q\);

-- Location: LCCOMB_X43_Y28_N22
\Main_Demux_1|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector1~0_combout\ = (\Main_Demux_1|rx_state.get_data~q\ & (\Main_Demux_1|uart_rx:data_bit_cnt[0]~q\ $ (\Main_Demux_1|uart_rx:data_bit_cnt[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|rx_state.get_data~q\,
	datab => \Main_Demux_1|uart_rx:data_bit_cnt[0]~q\,
	datac => \Main_Demux_1|uart_rx:data_bit_cnt[1]~q\,
	combout => \Main_Demux_1|Selector1~0_combout\);

-- Location: FF_X43_Y28_N23
\Main_Demux_1|uart_rx:data_bit_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Selector1~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|uart_rx:data_bit_cnt[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|uart_rx:data_bit_cnt[1]~q\);

-- Location: LCCOMB_X43_Y28_N24
\Main_Demux_1|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector0~0_combout\ = (\Main_Demux_1|rx_state.get_data~q\ & (\Main_Demux_1|uart_rx:data_bit_cnt[2]~q\ $ (((\Main_Demux_1|uart_rx:data_bit_cnt[1]~q\ & \Main_Demux_1|uart_rx:data_bit_cnt[0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|uart_rx:data_bit_cnt[1]~q\,
	datab => \Main_Demux_1|uart_rx:data_bit_cnt[0]~q\,
	datac => \Main_Demux_1|uart_rx:data_bit_cnt[2]~q\,
	datad => \Main_Demux_1|rx_state.get_data~q\,
	combout => \Main_Demux_1|Selector0~0_combout\);

-- Location: FF_X43_Y28_N25
\Main_Demux_1|uart_rx:data_bit_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Selector0~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|uart_rx:data_bit_cnt[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|uart_rx:data_bit_cnt[2]~q\);

-- Location: LCCOMB_X43_Y28_N30
\Main_Demux_1|rx_state~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|rx_state~14_combout\ = (\Main_Demux_1|uart_rx:data_bit_cnt[1]~q\ & (\Main_Demux_1|uart_rx:data_bit_cnt[2]~q\ & (\Main_Demux_1|uart_rx:data_bit_cnt[0]~q\ & \Main_Demux_1|Selector21~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|uart_rx:data_bit_cnt[1]~q\,
	datab => \Main_Demux_1|uart_rx:data_bit_cnt[2]~q\,
	datac => \Main_Demux_1|uart_rx:data_bit_cnt[0]~q\,
	datad => \Main_Demux_1|Selector21~0_combout\,
	combout => \Main_Demux_1|rx_state~14_combout\);

-- Location: LCCOMB_X43_Y28_N26
\Main_Demux_1|Selector11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector11~1_combout\ = (\Main_Demux_1|rx_state~14_combout\ & (\Main_Demux_1|rx_state.found_start~q\ & ((\Main_Demux_1|Selector11~0_combout\)))) # (!\Main_Demux_1|rx_state~14_combout\ & ((\Main_Demux_1|rx_state.get_data~q\) # 
-- ((\Main_Demux_1|rx_state.found_start~q\ & \Main_Demux_1|Selector11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|rx_state~14_combout\,
	datab => \Main_Demux_1|rx_state.found_start~q\,
	datac => \Main_Demux_1|rx_state.get_data~q\,
	datad => \Main_Demux_1|Selector11~0_combout\,
	combout => \Main_Demux_1|Selector11~1_combout\);

-- Location: FF_X43_Y28_N27
\Main_Demux_1|rx_state.get_data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Selector11~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|rx_state.get_data~q\);

-- Location: LCCOMB_X43_Y28_N20
\Main_Demux_1|Selector21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector21~1_combout\ = (\Main_Demux_1|rx_state.get_data~q\ & (((\Main_Demux_1|Selector21~0_combout\)))) # (!\Main_Demux_1|rx_state.get_data~q\ & (!\Main_Demux_1|rx_state.look4end~q\ & (\Main_Demux_1|fifo_enable~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|rx_state.get_data~q\,
	datab => \Main_Demux_1|rx_state.look4end~q\,
	datac => \Main_Demux_1|fifo_enable~q\,
	datad => \Main_Demux_1|Selector21~0_combout\,
	combout => \Main_Demux_1|Selector21~1_combout\);

-- Location: FF_X43_Y28_N21
\Main_Demux_1|fifo_enable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Selector21~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|fifo_enable~q\);

-- Location: FF_X40_Y28_N23
\Main_Demux_1|u1|lpm_shiftreg_component|dffs[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|u1|lpm_shiftreg_component|dffs[7]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|fifo_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|u1|lpm_shiftreg_component|dffs\(7));

-- Location: LCCOMB_X30_Y28_N14
\Main_Demux_1|u1|lpm_shiftreg_component|dffs[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|u1|lpm_shiftreg_component|dffs[6]~feeder_combout\ = \Main_Demux_1|u1|lpm_shiftreg_component|dffs\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|u1|lpm_shiftreg_component|dffs\(7),
	combout => \Main_Demux_1|u1|lpm_shiftreg_component|dffs[6]~feeder_combout\);

-- Location: FF_X30_Y28_N15
\Main_Demux_1|u1|lpm_shiftreg_component|dffs[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|u1|lpm_shiftreg_component|dffs[6]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|fifo_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|u1|lpm_shiftreg_component|dffs\(6));

-- Location: FF_X30_Y28_N5
\Main_Demux_1|u1|lpm_shiftreg_component|dffs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|u1|lpm_shiftreg_component|dffs\(6),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|fifo_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|u1|lpm_shiftreg_component|dffs\(5));

-- Location: FF_X30_Y28_N1
\Main_Demux_1|u1|lpm_shiftreg_component|dffs[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|u1|lpm_shiftreg_component|dffs\(5),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|fifo_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|u1|lpm_shiftreg_component|dffs\(4));

-- Location: LCCOMB_X30_Y28_N28
\Main_Demux_1|u1|lpm_shiftreg_component|dffs[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|u1|lpm_shiftreg_component|dffs[3]~feeder_combout\ = \Main_Demux_1|u1|lpm_shiftreg_component|dffs\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|u1|lpm_shiftreg_component|dffs\(4),
	combout => \Main_Demux_1|u1|lpm_shiftreg_component|dffs[3]~feeder_combout\);

-- Location: FF_X30_Y28_N29
\Main_Demux_1|u1|lpm_shiftreg_component|dffs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|u1|lpm_shiftreg_component|dffs[3]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|fifo_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|u1|lpm_shiftreg_component|dffs\(3));

-- Location: LCCOMB_X30_Y28_N20
\Main_Demux_1|u1|lpm_shiftreg_component|dffs[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|u1|lpm_shiftreg_component|dffs[2]~feeder_combout\ = \Main_Demux_1|u1|lpm_shiftreg_component|dffs\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|u1|lpm_shiftreg_component|dffs\(3),
	combout => \Main_Demux_1|u1|lpm_shiftreg_component|dffs[2]~feeder_combout\);

-- Location: FF_X30_Y28_N21
\Main_Demux_1|u1|lpm_shiftreg_component|dffs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|u1|lpm_shiftreg_component|dffs[2]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|fifo_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|u1|lpm_shiftreg_component|dffs\(2));

-- Location: LCCOMB_X30_Y28_N26
\Main_Demux_1|CRC_In[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|CRC_In[5]~feeder_combout\ = \Main_Demux_1|u1|lpm_shiftreg_component|dffs\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|u1|lpm_shiftreg_component|dffs\(2),
	combout => \Main_Demux_1|CRC_In[5]~feeder_combout\);

-- Location: LCCOMB_X43_Y28_N16
\Main_Demux_1|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector8~0_combout\ = (\Main_Demux_1|rx_state.look4end~q\ & \Main_Demux_1|CRC_In[0]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|rx_state.look4end~q\,
	datac => \Main_Demux_1|CRC_In[0]~0_combout\,
	combout => \Main_Demux_1|Selector8~0_combout\);

-- Location: FF_X30_Y28_N27
\Main_Demux_1|CRC_In[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|CRC_In[5]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Selector8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRC_In\(5));

-- Location: LCCOMB_X43_Y28_N28
\Main_Demux_1|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector7~0_combout\ = (\Main_Demux_1|got_byte~q\ & ((\Main_Demux_1|rx_state.rx_idle~q\) # ((\Main_Demux_1|rx_state.look4end~q\)))) # (!\Main_Demux_1|got_byte~q\ & (((\Main_Demux_1|CRC_In[0]~0_combout\ & 
-- \Main_Demux_1|rx_state.look4end~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|rx_state.rx_idle~q\,
	datab => \Main_Demux_1|CRC_In[0]~0_combout\,
	datac => \Main_Demux_1|got_byte~q\,
	datad => \Main_Demux_1|rx_state.look4end~q\,
	combout => \Main_Demux_1|Selector7~0_combout\);

-- Location: FF_X43_Y28_N29
\Main_Demux_1|got_byte\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Selector7~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|got_byte~q\);

-- Location: LCCOMB_X28_Y29_N12
\Main_Demux_1|watch_dog:Div_cnt[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|watch_dog:Div_cnt[0]~1_combout\ = \Main_Demux_1|watch_dog:Div_cnt[0]~q\ $ (VCC)
-- \Main_Demux_1|watch_dog:Div_cnt[0]~2\ = CARRY(\Main_Demux_1|watch_dog:Div_cnt[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|watch_dog:Div_cnt[0]~q\,
	datad => VCC,
	combout => \Main_Demux_1|watch_dog:Div_cnt[0]~1_combout\,
	cout => \Main_Demux_1|watch_dog:Div_cnt[0]~2\);

-- Location: LCCOMB_X30_Y30_N0
\Main_Demux_1|decode_cmd:got_byte_cnt[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|decode_cmd:got_byte_cnt[0]~2_combout\ = (\Main_Demux_1|got_byte~q\ & (\Main_Demux_1|decode_cmd:got_byte_cnt[0]~q\ $ (VCC))) # (!\Main_Demux_1|got_byte~q\ & (\Main_Demux_1|decode_cmd:got_byte_cnt[0]~q\ & VCC))
-- \Main_Demux_1|decode_cmd:got_byte_cnt[0]~3\ = CARRY((\Main_Demux_1|got_byte~q\ & \Main_Demux_1|decode_cmd:got_byte_cnt[0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|got_byte~q\,
	datab => \Main_Demux_1|decode_cmd:got_byte_cnt[0]~q\,
	datad => VCC,
	combout => \Main_Demux_1|decode_cmd:got_byte_cnt[0]~2_combout\,
	cout => \Main_Demux_1|decode_cmd:got_byte_cnt[0]~3\);

-- Location: LCCOMB_X30_Y30_N6
\Main_Demux_1|decode_cmd:got_byte_cnt[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|decode_cmd:got_byte_cnt[3]~1_combout\ = (\Main_Demux_1|decode_cmd:got_byte_cnt[3]~q\ & (!\Main_Demux_1|decode_cmd:got_byte_cnt[2]~2\)) # (!\Main_Demux_1|decode_cmd:got_byte_cnt[3]~q\ & ((\Main_Demux_1|decode_cmd:got_byte_cnt[2]~2\) # (GND)))
-- \Main_Demux_1|decode_cmd:got_byte_cnt[3]~2\ = CARRY((!\Main_Demux_1|decode_cmd:got_byte_cnt[2]~2\) # (!\Main_Demux_1|decode_cmd:got_byte_cnt[3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|decode_cmd:got_byte_cnt[3]~q\,
	datad => VCC,
	cin => \Main_Demux_1|decode_cmd:got_byte_cnt[2]~2\,
	combout => \Main_Demux_1|decode_cmd:got_byte_cnt[3]~1_combout\,
	cout => \Main_Demux_1|decode_cmd:got_byte_cnt[3]~2\);

-- Location: LCCOMB_X30_Y30_N8
\Main_Demux_1|decode_cmd:got_byte_cnt[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|decode_cmd:got_byte_cnt[4]~1_combout\ = (\Main_Demux_1|decode_cmd:got_byte_cnt[4]~q\ & (\Main_Demux_1|decode_cmd:got_byte_cnt[3]~2\ $ (GND))) # (!\Main_Demux_1|decode_cmd:got_byte_cnt[4]~q\ & (!\Main_Demux_1|decode_cmd:got_byte_cnt[3]~2\ & 
-- VCC))
-- \Main_Demux_1|decode_cmd:got_byte_cnt[4]~2\ = CARRY((\Main_Demux_1|decode_cmd:got_byte_cnt[4]~q\ & !\Main_Demux_1|decode_cmd:got_byte_cnt[3]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|decode_cmd:got_byte_cnt[4]~q\,
	datad => VCC,
	cin => \Main_Demux_1|decode_cmd:got_byte_cnt[3]~2\,
	combout => \Main_Demux_1|decode_cmd:got_byte_cnt[4]~1_combout\,
	cout => \Main_Demux_1|decode_cmd:got_byte_cnt[4]~2\);

-- Location: LCCOMB_X28_Y32_N28
\Main_Demux_1|Selector43~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector43~2_combout\ = (!\Main_Demux_1|got_byte~q\ & !\Main_Demux_1|wd_timer~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Main_Demux_1|got_byte~q\,
	datad => \Main_Demux_1|wd_timer~q\,
	combout => \Main_Demux_1|Selector43~2_combout\);

-- Location: LCCOMB_X30_Y30_N28
\Main_Demux_1|cmd_state~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|cmd_state~56_combout\ = (\Main_Demux_1|decode_cmd:got_byte_cnt[3]~q\ & (!\Main_Demux_1|decode_cmd:got_byte_cnt[1]~q\ & (!\Main_Demux_1|decode_cmd:got_byte_cnt[2]~q\))) # (!\Main_Demux_1|decode_cmd:got_byte_cnt[3]~q\ & 
-- ((\Main_Demux_1|decode_cmd:got_byte_cnt[1]~q\) # ((\Main_Demux_1|decode_cmd:got_byte_cnt[2]~q\) # (\Main_Demux_1|decode_cmd:got_byte_cnt[0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|decode_cmd:got_byte_cnt[3]~q\,
	datab => \Main_Demux_1|decode_cmd:got_byte_cnt[1]~q\,
	datac => \Main_Demux_1|decode_cmd:got_byte_cnt[2]~q\,
	datad => \Main_Demux_1|decode_cmd:got_byte_cnt[0]~q\,
	combout => \Main_Demux_1|cmd_state~56_combout\);

-- Location: LCCOMB_X30_Y30_N22
\Main_Demux_1|Selector41~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector41~1_combout\ = (!\Main_Demux_1|decode_cmd:got_byte_cnt[5]~q\ & (!\Main_Demux_1|decode_cmd:got_byte_cnt[4]~q\ & (\Main_Demux_1|cmd_state.Store_Outputs~q\ & \Main_Demux_1|cmd_state~56_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|decode_cmd:got_byte_cnt[5]~q\,
	datab => \Main_Demux_1|decode_cmd:got_byte_cnt[4]~q\,
	datac => \Main_Demux_1|cmd_state.Store_Outputs~q\,
	datad => \Main_Demux_1|cmd_state~56_combout\,
	combout => \Main_Demux_1|Selector41~1_combout\);

-- Location: LCCOMB_X30_Y28_N18
\Main_Demux_1|u1|lpm_shiftreg_component|dffs[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|u1|lpm_shiftreg_component|dffs[1]~feeder_combout\ = \Main_Demux_1|u1|lpm_shiftreg_component|dffs\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|u1|lpm_shiftreg_component|dffs\(2),
	combout => \Main_Demux_1|u1|lpm_shiftreg_component|dffs[1]~feeder_combout\);

-- Location: FF_X30_Y28_N19
\Main_Demux_1|u1|lpm_shiftreg_component|dffs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|u1|lpm_shiftreg_component|dffs[1]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|fifo_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|u1|lpm_shiftreg_component|dffs\(1));

-- Location: LCCOMB_X30_Y28_N22
\Main_Demux_1|u1|lpm_shiftreg_component|dffs[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|u1|lpm_shiftreg_component|dffs[0]~feeder_combout\ = \Main_Demux_1|u1|lpm_shiftreg_component|dffs\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|u1|lpm_shiftreg_component|dffs\(1),
	combout => \Main_Demux_1|u1|lpm_shiftreg_component|dffs[0]~feeder_combout\);

-- Location: FF_X30_Y28_N23
\Main_Demux_1|u1|lpm_shiftreg_component|dffs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|u1|lpm_shiftreg_component|dffs[0]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|fifo_enable~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|u1|lpm_shiftreg_component|dffs\(0));

-- Location: FF_X30_Y28_N17
\Main_Demux_1|CRC_In[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|u1|lpm_shiftreg_component|dffs\(0),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Selector8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRC_In\(7));

-- Location: FF_X31_Y32_N5
\Main_Demux_1|Mode_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|CRC_In\(7),
	sload => VCC,
	ena => \Main_Demux_1|Mode_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Mode_i\(0));

-- Location: LCCOMB_X30_Y28_N6
\Main_Demux_1|CRC_In[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|CRC_In[3]~feeder_combout\ = \Main_Demux_1|u1|lpm_shiftreg_component|dffs\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|u1|lpm_shiftreg_component|dffs\(4),
	combout => \Main_Demux_1|CRC_In[3]~feeder_combout\);

-- Location: FF_X30_Y28_N7
\Main_Demux_1|CRC_In[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|CRC_In[3]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Selector8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRC_In\(3));

-- Location: FF_X31_Y32_N27
\Main_Demux_1|Mode_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|CRC_In\(3),
	sload => VCC,
	ena => \Main_Demux_1|Mode_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Mode_i\(4));

-- Location: LCCOMB_X28_Y32_N16
\Main_Demux_1|Mode_i[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Mode_i[7]~1_combout\ = (\Main_Demux_1|cmd_state.get_Mode~q\ & \Main_Demux_1|got_byte~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|cmd_state.get_Mode~q\,
	datac => \Main_Demux_1|got_byte~q\,
	combout => \Main_Demux_1|Mode_i[7]~1_combout\);

-- Location: FF_X28_Y32_N17
\Main_Demux_1|cmd_state.branch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Mode_i[7]~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|cmd_state.branch~q\);

-- Location: LCCOMB_X30_Y32_N2
\Main_Demux_1|Selector41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector41~0_combout\ = (\Main_Demux_1|Mode_i\(0) & (!\Main_Demux_1|Mode_i\(4) & (\Main_Demux_1|cmd_state.branch~q\ & \Main_Demux_1|Equal41~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Mode_i\(0),
	datab => \Main_Demux_1|Mode_i\(4),
	datac => \Main_Demux_1|cmd_state.branch~q\,
	datad => \Main_Demux_1|Equal41~0_combout\,
	combout => \Main_Demux_1|Selector41~0_combout\);

-- Location: LCCOMB_X30_Y32_N28
\Main_Demux_1|Selector41~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector41~2_combout\ = (\Main_Demux_1|Selector41~1_combout\) # ((\Main_Demux_1|Selector41~0_combout\) # ((\Main_Demux_1|Selector43~2_combout\ & \Main_Demux_1|cmd_state.Get_Outputs~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Selector43~2_combout\,
	datab => \Main_Demux_1|Selector41~1_combout\,
	datac => \Main_Demux_1|cmd_state.Get_Outputs~q\,
	datad => \Main_Demux_1|Selector41~0_combout\,
	combout => \Main_Demux_1|Selector41~2_combout\);

-- Location: FF_X30_Y32_N29
\Main_Demux_1|cmd_state.Get_Outputs\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Selector41~2_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|cmd_state.Get_Outputs~q\);

-- Location: LCCOMB_X30_Y30_N12
\Main_Demux_1|Equal27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Equal27~0_combout\ = (!\Main_Demux_1|decode_cmd:got_byte_cnt[2]~q\ & (!\Main_Demux_1|decode_cmd:got_byte_cnt[4]~q\ & !\Main_Demux_1|decode_cmd:got_byte_cnt[5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|decode_cmd:got_byte_cnt[2]~q\,
	datac => \Main_Demux_1|decode_cmd:got_byte_cnt[4]~q\,
	datad => \Main_Demux_1|decode_cmd:got_byte_cnt[5]~q\,
	combout => \Main_Demux_1|Equal27~0_combout\);

-- Location: LCCOMB_X30_Y30_N30
\Main_Demux_1|Equal29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Equal29~0_combout\ = (!\Main_Demux_1|decode_cmd:got_byte_cnt[3]~q\ & (\Main_Demux_1|decode_cmd:got_byte_cnt[0]~q\ & (\Main_Demux_1|decode_cmd:got_byte_cnt[1]~q\ & \Main_Demux_1|Equal27~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|decode_cmd:got_byte_cnt[3]~q\,
	datab => \Main_Demux_1|decode_cmd:got_byte_cnt[0]~q\,
	datac => \Main_Demux_1|decode_cmd:got_byte_cnt[1]~q\,
	datad => \Main_Demux_1|Equal27~0_combout\,
	combout => \Main_Demux_1|Equal29~0_combout\);

-- Location: LCCOMB_X30_Y30_N24
\Main_Demux_1|Equal34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Equal34~1_combout\ = (!\Main_Demux_1|decode_cmd:got_byte_cnt[5]~q\ & (\Main_Demux_1|decode_cmd:got_byte_cnt[2]~q\ & (!\Main_Demux_1|decode_cmd:got_byte_cnt[4]~q\ & !\Main_Demux_1|decode_cmd:got_byte_cnt[3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|decode_cmd:got_byte_cnt[5]~q\,
	datab => \Main_Demux_1|decode_cmd:got_byte_cnt[2]~q\,
	datac => \Main_Demux_1|decode_cmd:got_byte_cnt[4]~q\,
	datad => \Main_Demux_1|decode_cmd:got_byte_cnt[3]~q\,
	combout => \Main_Demux_1|Equal34~1_combout\);

-- Location: LCCOMB_X31_Y30_N10
\Main_Demux_1|got_byte_cnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|got_byte_cnt~0_combout\ = (\Main_Demux_1|decode_cmd:got_byte_cnt[1]~q\ & (\Main_Demux_1|decode_cmd:got_byte_cnt[3]~q\ & (!\Main_Demux_1|decode_cmd:got_byte_cnt[0]~q\ & \Main_Demux_1|Equal27~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|decode_cmd:got_byte_cnt[1]~q\,
	datab => \Main_Demux_1|decode_cmd:got_byte_cnt[3]~q\,
	datac => \Main_Demux_1|decode_cmd:got_byte_cnt[0]~q\,
	datad => \Main_Demux_1|Equal27~0_combout\,
	combout => \Main_Demux_1|got_byte_cnt~0_combout\);

-- Location: LCCOMB_X30_Y30_N20
\Main_Demux_1|Selector42~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector42~2_combout\ = (\Main_Demux_1|cmd_state.Store_Outputs~q\ & (((\Main_Demux_1|decode_cmd:got_byte_cnt[1]~q\) # (!\Main_Demux_1|Equal27~0_combout\)) # (!\Main_Demux_1|decode_cmd:got_byte_cnt[3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|decode_cmd:got_byte_cnt[3]~q\,
	datab => \Main_Demux_1|decode_cmd:got_byte_cnt[1]~q\,
	datac => \Main_Demux_1|cmd_state.Store_Outputs~q\,
	datad => \Main_Demux_1|Equal27~0_combout\,
	combout => \Main_Demux_1|Selector42~2_combout\);

-- Location: LCCOMB_X30_Y30_N14
\Main_Demux_1|Selector42~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector42~3_combout\ = (!\Main_Demux_1|Equal29~0_combout\ & (!\Main_Demux_1|Equal34~1_combout\ & (!\Main_Demux_1|got_byte_cnt~0_combout\ & \Main_Demux_1|Selector42~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Equal29~0_combout\,
	datab => \Main_Demux_1|Equal34~1_combout\,
	datac => \Main_Demux_1|got_byte_cnt~0_combout\,
	datad => \Main_Demux_1|Selector42~2_combout\,
	combout => \Main_Demux_1|Selector42~3_combout\);

-- Location: LCCOMB_X29_Y32_N22
\Main_Demux_1|Selector42~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector42~4_combout\ = (\Main_Demux_1|got_byte~q\ & ((\Main_Demux_1|cmd_state.Get_Outputs~q\) # ((\Main_Demux_1|Selector42~3_combout\ & \Main_Demux_1|Selector42~1_combout\)))) # (!\Main_Demux_1|got_byte~q\ & 
-- (((\Main_Demux_1|Selector42~3_combout\ & \Main_Demux_1|Selector42~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|got_byte~q\,
	datab => \Main_Demux_1|cmd_state.Get_Outputs~q\,
	datac => \Main_Demux_1|Selector42~3_combout\,
	datad => \Main_Demux_1|Selector42~1_combout\,
	combout => \Main_Demux_1|Selector42~4_combout\);

-- Location: FF_X29_Y32_N23
\Main_Demux_1|cmd_state.Store_Outputs\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Selector42~4_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|cmd_state.Store_Outputs~q\);

-- Location: LCCOMB_X30_Y32_N20
\Main_Demux_1|Selector46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector46~0_combout\ = (\Main_Demux_1|cmd_state.Active~q\ & (((\Main_Demux_1|Mode_i\(0) & \Main_Demux_1|Mode_i\(4))) # (!\Main_Demux_1|Equal41~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Mode_i\(0),
	datab => \Main_Demux_1|Mode_i\(4),
	datac => \Main_Demux_1|cmd_state.Active~q\,
	datad => \Main_Demux_1|Equal41~0_combout\,
	combout => \Main_Demux_1|Selector46~0_combout\);

-- Location: LCCOMB_X29_Y32_N6
\Main_Demux_1|Selector44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector44~0_combout\ = (\Main_Demux_1|got_byte~q\ & (((\Main_Demux_1|cmd_state.CRC_check~q\)))) # (!\Main_Demux_1|got_byte~q\ & (!\Main_Demux_1|wd_timer~q\ & (\Main_Demux_1|cmd_state.CRC_check_L~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|got_byte~q\,
	datab => \Main_Demux_1|wd_timer~q\,
	datac => \Main_Demux_1|cmd_state.CRC_check_L~q\,
	datad => \Main_Demux_1|cmd_state.CRC_check~q\,
	combout => \Main_Demux_1|Selector44~0_combout\);

-- Location: FF_X29_Y32_N7
\Main_Demux_1|cmd_state.CRC_check_L\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Selector44~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|cmd_state.CRC_check_L~q\);

-- Location: LCCOMB_X30_Y32_N14
\Main_Demux_1|Selector45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector45~0_combout\ = (\Main_Demux_1|cmd_state.CRC_check_L~q\ & \Main_Demux_1|got_byte~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|cmd_state.CRC_check_L~q\,
	datad => \Main_Demux_1|got_byte~q\,
	combout => \Main_Demux_1|Selector45~0_combout\);

-- Location: FF_X30_Y32_N7
\Main_Demux_1|cmd_state.Set_Active\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|Selector45~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|cmd_state.Set_Active~q\);

-- Location: LCCOMB_X29_Y32_N18
\Main_Demux_1|Selector47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector47~0_combout\ = (\Main_Demux_1|cmd_state.Set_Active~q\ & \Main_Demux_1|Equal40~10_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Main_Demux_1|cmd_state.Set_Active~q\,
	datad => \Main_Demux_1|Equal40~10_combout\,
	combout => \Main_Demux_1|Selector47~0_combout\);

-- Location: FF_X29_Y32_N19
\Main_Demux_1|cmd_state.Send_ack\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Selector47~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|cmd_state.Send_ack~q\);

-- Location: LCCOMB_X29_Y32_N28
\Main_Demux_1|Selector46~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector46~1_combout\ = (\Main_Demux_1|cmd_state.Send_ack~q\) # ((\Main_Demux_1|Selector46~0_combout\ & !\Main_Demux_1|wd_timer~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Selector46~0_combout\,
	datab => \Main_Demux_1|cmd_state.Send_ack~q\,
	datac => \Main_Demux_1|wd_timer~q\,
	combout => \Main_Demux_1|Selector46~1_combout\);

-- Location: FF_X29_Y32_N29
\Main_Demux_1|cmd_state.Active\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Selector46~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|cmd_state.Active~q\);

-- Location: LCCOMB_X31_Y32_N30
\Main_Demux_1|Selector49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector49~0_combout\ = (\Main_Demux_1|Equal41~0_combout\ & (!\Main_Demux_1|Mode_i\(0) & (\Main_Demux_1|Mode_i\(4) & \Main_Demux_1|cmd_state.Active~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Equal41~0_combout\,
	datab => \Main_Demux_1|Mode_i\(0),
	datac => \Main_Demux_1|Mode_i\(4),
	datad => \Main_Demux_1|cmd_state.Active~q\,
	combout => \Main_Demux_1|Selector49~0_combout\);

-- Location: FF_X31_Y32_N31
\Main_Demux_1|cmd_state.version_loader\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Selector49~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|cmd_state.version_loader~q\);

-- Location: LCCOMB_X31_Y32_N20
\Main_Demux_1|Selector48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector48~0_combout\ = (\Main_Demux_1|cmd_state.version_loader~q\) # ((\Main_Demux_1|Equal41~0_combout\ & (!\Main_Demux_1|Mode_i\(4) & \Main_Demux_1|cmd_state.Active~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Equal41~0_combout\,
	datab => \Main_Demux_1|cmd_state.version_loader~q\,
	datac => \Main_Demux_1|Mode_i\(4),
	datad => \Main_Demux_1|cmd_state.Active~q\,
	combout => \Main_Demux_1|Selector48~0_combout\);

-- Location: FF_X31_Y32_N21
\Main_Demux_1|cmd_state.Reset_Trigger\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Selector48~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|cmd_state.Reset_Trigger~q\);

-- Location: LCCOMB_X29_Y32_N24
\Main_Demux_1|WideOr6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|WideOr6~2_combout\ = (!\Main_Demux_1|cmd_state.Reset_Trigger~q\ & (\Main_Demux_1|cmd_state.idle~q\ & (!\Main_Demux_1|cmd_state.Store_Outputs~q\ & !\Main_Demux_1|cmd_state.Header_Check~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|cmd_state.Reset_Trigger~q\,
	datab => \Main_Demux_1|cmd_state.idle~q\,
	datac => \Main_Demux_1|cmd_state.Store_Outputs~q\,
	datad => \Main_Demux_1|cmd_state.Header_Check~q\,
	combout => \Main_Demux_1|WideOr6~2_combout\);

-- Location: LCCOMB_X29_Y32_N30
\Main_Demux_1|WideOr6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|WideOr6~4_combout\ = (\Main_Demux_1|WideOr6~2_combout\ & (!\Main_Demux_1|cmd_state.CRC_check~q\ & (!\Main_Demux_1|cmd_state.Wait_Idle~q\ & !\Main_Demux_1|cmd_state.Get_Outputs~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|WideOr6~2_combout\,
	datab => \Main_Demux_1|cmd_state.CRC_check~q\,
	datac => \Main_Demux_1|cmd_state.Wait_Idle~q\,
	datad => \Main_Demux_1|cmd_state.Get_Outputs~q\,
	combout => \Main_Demux_1|WideOr6~4_combout\);

-- Location: LCCOMB_X34_Y30_N22
\Main_Demux_1|Header_1_i[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Header_1_i[4]~feeder_combout\ = \Main_Demux_1|CRC_In\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(3),
	combout => \Main_Demux_1|Header_1_i[4]~feeder_combout\);

-- Location: LCCOMB_X31_Y30_N4
\Main_Demux_1|Header_3_i[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Header_3_i[7]~0_combout\ = (\Main_Demux_1|cmd_state.Header_Check~q\ & \RST_I_i~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Main_Demux_1|cmd_state.Header_Check~q\,
	datad => \RST_I_i~q\,
	combout => \Main_Demux_1|Header_3_i[7]~0_combout\);

-- Location: LCCOMB_X31_Y30_N18
\Main_Demux_1|Equal34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Equal34~0_combout\ = (\Main_Demux_1|decode_cmd:got_byte_cnt[0]~q\ & !\Main_Demux_1|decode_cmd:got_byte_cnt[1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Main_Demux_1|decode_cmd:got_byte_cnt[0]~q\,
	datad => \Main_Demux_1|decode_cmd:got_byte_cnt[1]~q\,
	combout => \Main_Demux_1|Equal34~0_combout\);

-- Location: LCCOMB_X31_Y30_N22
\Main_Demux_1|Header_1_i[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Header_1_i[7]~0_combout\ = (\Main_Demux_1|Equal27~0_combout\ & (\Main_Demux_1|Header_3_i[7]~0_combout\ & (!\Main_Demux_1|decode_cmd:got_byte_cnt[3]~q\ & \Main_Demux_1|Equal34~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Equal27~0_combout\,
	datab => \Main_Demux_1|Header_3_i[7]~0_combout\,
	datac => \Main_Demux_1|decode_cmd:got_byte_cnt[3]~q\,
	datad => \Main_Demux_1|Equal34~0_combout\,
	combout => \Main_Demux_1|Header_1_i[7]~0_combout\);

-- Location: FF_X34_Y30_N23
\Main_Demux_1|Header_1_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Header_1_i[4]~feeder_combout\,
	ena => \Main_Demux_1|Header_1_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Header_1_i\(4));

-- Location: FF_X30_Y28_N3
\Main_Demux_1|CRC_In[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|u1|lpm_shiftreg_component|dffs\(6),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Selector8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRC_In\(1));

-- Location: LCCOMB_X34_Y30_N28
\Main_Demux_1|Header_1_i[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Header_1_i[6]~feeder_combout\ = \Main_Demux_1|CRC_In\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(1),
	combout => \Main_Demux_1|Header_1_i[6]~feeder_combout\);

-- Location: FF_X34_Y30_N29
\Main_Demux_1|Header_1_i[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Header_1_i[6]~feeder_combout\,
	ena => \Main_Demux_1|Header_1_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Header_1_i\(6));

-- Location: FF_X30_Y28_N11
\Main_Demux_1|CRC_In[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|u1|lpm_shiftreg_component|dffs\(7),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Selector8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRC_In\(0));

-- Location: FF_X34_Y30_N9
\Main_Demux_1|Header_1_i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|CRC_In\(0),
	sload => VCC,
	ena => \Main_Demux_1|Header_1_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Header_1_i\(7));

-- Location: FF_X30_Y28_N31
\Main_Demux_1|CRC_In[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|u1|lpm_shiftreg_component|dffs\(5),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Selector8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRC_In\(2));

-- Location: LCCOMB_X34_Y30_N18
\Main_Demux_1|Header_1_i[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Header_1_i[5]~feeder_combout\ = \Main_Demux_1|CRC_In\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(2),
	combout => \Main_Demux_1|Header_1_i[5]~feeder_combout\);

-- Location: FF_X34_Y30_N19
\Main_Demux_1|Header_1_i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Header_1_i[5]~feeder_combout\,
	ena => \Main_Demux_1|Header_1_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Header_1_i\(5));

-- Location: LCCOMB_X34_Y30_N8
\Main_Demux_1|cmd_state~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|cmd_state~48_combout\ = (!\Main_Demux_1|Header_1_i\(4) & (!\Main_Demux_1|Header_1_i\(6) & (\Main_Demux_1|Header_1_i\(7) & \Main_Demux_1|Header_1_i\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Header_1_i\(4),
	datab => \Main_Demux_1|Header_1_i\(6),
	datac => \Main_Demux_1|Header_1_i\(7),
	datad => \Main_Demux_1|Header_1_i\(5),
	combout => \Main_Demux_1|cmd_state~48_combout\);

-- Location: LCCOMB_X30_Y28_N8
\Main_Demux_1|CRC_In[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|CRC_In[6]~feeder_combout\ = \Main_Demux_1|u1|lpm_shiftreg_component|dffs\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|u1|lpm_shiftreg_component|dffs\(1),
	combout => \Main_Demux_1|CRC_In[6]~feeder_combout\);

-- Location: FF_X30_Y28_N9
\Main_Demux_1|CRC_In[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|CRC_In[6]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Selector8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRC_In\(6));

-- Location: LCCOMB_X34_Y30_N6
\Main_Demux_1|Header_1_i[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Header_1_i[1]~feeder_combout\ = \Main_Demux_1|CRC_In\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(6),
	combout => \Main_Demux_1|Header_1_i[1]~feeder_combout\);

-- Location: FF_X34_Y30_N7
\Main_Demux_1|Header_1_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Header_1_i[1]~feeder_combout\,
	ena => \Main_Demux_1|Header_1_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Header_1_i\(1));

-- Location: LCCOMB_X30_Y28_N12
\Main_Demux_1|CRC_In[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|CRC_In[4]~feeder_combout\ = \Main_Demux_1|u1|lpm_shiftreg_component|dffs\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|u1|lpm_shiftreg_component|dffs\(3),
	combout => \Main_Demux_1|CRC_In[4]~feeder_combout\);

-- Location: FF_X30_Y28_N13
\Main_Demux_1|CRC_In[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|CRC_In[4]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Selector8~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRC_In\(4));

-- Location: LCCOMB_X34_Y30_N4
\Main_Demux_1|Header_1_i[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Header_1_i[3]~feeder_combout\ = \Main_Demux_1|CRC_In\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Main_Demux_1|CRC_In\(4),
	combout => \Main_Demux_1|Header_1_i[3]~feeder_combout\);

-- Location: FF_X34_Y30_N5
\Main_Demux_1|Header_1_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Header_1_i[3]~feeder_combout\,
	ena => \Main_Demux_1|Header_1_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Header_1_i\(3));

-- Location: FF_X34_Y30_N13
\Main_Demux_1|Header_1_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|CRC_In\(5),
	sload => VCC,
	ena => \Main_Demux_1|Header_1_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Header_1_i\(2));

-- Location: LCCOMB_X34_Y30_N10
\Main_Demux_1|Header_1_i[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Header_1_i[0]~feeder_combout\ = \Main_Demux_1|CRC_In\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(7),
	combout => \Main_Demux_1|Header_1_i[0]~feeder_combout\);

-- Location: FF_X34_Y30_N11
\Main_Demux_1|Header_1_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Header_1_i[0]~feeder_combout\,
	ena => \Main_Demux_1|Header_1_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Header_1_i\(0));

-- Location: LCCOMB_X34_Y30_N12
\Main_Demux_1|cmd_state~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|cmd_state~49_combout\ = (!\Main_Demux_1|Header_1_i\(1) & (!\Main_Demux_1|Header_1_i\(3) & (\Main_Demux_1|Header_1_i\(2) & \Main_Demux_1|Header_1_i\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Header_1_i\(1),
	datab => \Main_Demux_1|Header_1_i\(3),
	datac => \Main_Demux_1|Header_1_i\(2),
	datad => \Main_Demux_1|Header_1_i\(0),
	combout => \Main_Demux_1|cmd_state~49_combout\);

-- Location: LCCOMB_X32_Y31_N12
\Main_Demux_1|Header_2_i[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Header_2_i[6]~feeder_combout\ = \Main_Demux_1|CRC_In\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(1),
	combout => \Main_Demux_1|Header_2_i[6]~feeder_combout\);

-- Location: LCCOMB_X31_Y30_N16
\Main_Demux_1|Header_2_i[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Header_2_i[7]~0_combout\ = (\Main_Demux_1|Equal28~0_combout\ & (\Main_Demux_1|Header_3_i[7]~0_combout\ & (!\Main_Demux_1|decode_cmd:got_byte_cnt[3]~q\ & \Main_Demux_1|decode_cmd:got_byte_cnt[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Equal28~0_combout\,
	datab => \Main_Demux_1|Header_3_i[7]~0_combout\,
	datac => \Main_Demux_1|decode_cmd:got_byte_cnt[3]~q\,
	datad => \Main_Demux_1|decode_cmd:got_byte_cnt[1]~q\,
	combout => \Main_Demux_1|Header_2_i[7]~0_combout\);

-- Location: FF_X32_Y31_N13
\Main_Demux_1|Header_2_i[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Header_2_i[6]~feeder_combout\,
	ena => \Main_Demux_1|Header_2_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Header_2_i\(6));

-- Location: LCCOMB_X32_Y31_N28
\Main_Demux_1|Header_2_i[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Header_2_i[7]~feeder_combout\ = \Main_Demux_1|CRC_In\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(0),
	combout => \Main_Demux_1|Header_2_i[7]~feeder_combout\);

-- Location: FF_X32_Y31_N29
\Main_Demux_1|Header_2_i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Header_2_i[7]~feeder_combout\,
	ena => \Main_Demux_1|Header_2_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Header_2_i\(7));

-- Location: FF_X32_Y31_N31
\Main_Demux_1|Header_2_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|CRC_In\(3),
	sload => VCC,
	ena => \Main_Demux_1|Header_2_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Header_2_i\(4));

-- Location: LCCOMB_X32_Y31_N18
\Main_Demux_1|Header_2_i[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Header_2_i[5]~feeder_combout\ = \Main_Demux_1|CRC_In\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(2),
	combout => \Main_Demux_1|Header_2_i[5]~feeder_combout\);

-- Location: FF_X32_Y31_N19
\Main_Demux_1|Header_2_i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Header_2_i[5]~feeder_combout\,
	ena => \Main_Demux_1|Header_2_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Header_2_i\(5));

-- Location: LCCOMB_X32_Y31_N30
\Main_Demux_1|cmd_state~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|cmd_state~50_combout\ = (\Main_Demux_1|Header_2_i\(6) & (!\Main_Demux_1|Header_2_i\(7) & (\Main_Demux_1|Header_2_i\(4) & !\Main_Demux_1|Header_2_i\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Header_2_i\(6),
	datab => \Main_Demux_1|Header_2_i\(7),
	datac => \Main_Demux_1|Header_2_i\(4),
	datad => \Main_Demux_1|Header_2_i\(5),
	combout => \Main_Demux_1|cmd_state~50_combout\);

-- Location: LCCOMB_X32_Y30_N30
\Main_Demux_1|Header_3_i[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Header_3_i[0]~feeder_combout\ = \Main_Demux_1|CRC_In\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(7),
	combout => \Main_Demux_1|Header_3_i[0]~feeder_combout\);

-- Location: LCCOMB_X32_Y30_N16
\Main_Demux_1|Header_3_i[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Header_3_i[7]~1_combout\ = (\Main_Demux_1|cmd_state.Header_Check~q\ & (\Main_Demux_1|Equal29~0_combout\ & \RST_I_i~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|cmd_state.Header_Check~q\,
	datab => \Main_Demux_1|Equal29~0_combout\,
	datad => \RST_I_i~q\,
	combout => \Main_Demux_1|Header_3_i[7]~1_combout\);

-- Location: FF_X32_Y30_N31
\Main_Demux_1|Header_3_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Header_3_i[0]~feeder_combout\,
	ena => \Main_Demux_1|Header_3_i[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Header_3_i\(0));

-- Location: LCCOMB_X32_Y30_N14
\Main_Demux_1|Header_3_i[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Header_3_i[2]~feeder_combout\ = \Main_Demux_1|CRC_In\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(5),
	combout => \Main_Demux_1|Header_3_i[2]~feeder_combout\);

-- Location: FF_X32_Y30_N15
\Main_Demux_1|Header_3_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Header_3_i[2]~feeder_combout\,
	ena => \Main_Demux_1|Header_3_i[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Header_3_i\(2));

-- Location: FF_X32_Y30_N25
\Main_Demux_1|Header_3_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|CRC_In\(6),
	sload => VCC,
	ena => \Main_Demux_1|Header_3_i[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Header_3_i\(1));

-- Location: LCCOMB_X32_Y30_N20
\Main_Demux_1|Header_3_i[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Header_3_i[3]~feeder_combout\ = \Main_Demux_1|CRC_In\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Main_Demux_1|CRC_In\(4),
	combout => \Main_Demux_1|Header_3_i[3]~feeder_combout\);

-- Location: FF_X32_Y30_N21
\Main_Demux_1|Header_3_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Header_3_i[3]~feeder_combout\,
	ena => \Main_Demux_1|Header_3_i[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Header_3_i\(3));

-- Location: LCCOMB_X32_Y30_N24
\Main_Demux_1|cmd_state~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|cmd_state~53_combout\ = (!\Main_Demux_1|Header_3_i\(0) & (\Main_Demux_1|Header_3_i\(2) & (\Main_Demux_1|Header_3_i\(1) & \Main_Demux_1|Header_3_i\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Header_3_i\(0),
	datab => \Main_Demux_1|Header_3_i\(2),
	datac => \Main_Demux_1|Header_3_i\(1),
	datad => \Main_Demux_1|Header_3_i\(3),
	combout => \Main_Demux_1|cmd_state~53_combout\);

-- Location: LCCOMB_X32_Y30_N10
\Main_Demux_1|Header_2_i[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Header_2_i[0]~feeder_combout\ = \Main_Demux_1|CRC_In\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(7),
	combout => \Main_Demux_1|Header_2_i[0]~feeder_combout\);

-- Location: FF_X32_Y30_N11
\Main_Demux_1|Header_2_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Header_2_i[0]~feeder_combout\,
	ena => \Main_Demux_1|Header_2_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Header_2_i\(0));

-- Location: LCCOMB_X32_Y30_N4
\Main_Demux_1|Header_2_i[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Header_2_i[2]~feeder_combout\ = \Main_Demux_1|CRC_In\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(5),
	combout => \Main_Demux_1|Header_2_i[2]~feeder_combout\);

-- Location: FF_X32_Y30_N5
\Main_Demux_1|Header_2_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Header_2_i[2]~feeder_combout\,
	ena => \Main_Demux_1|Header_2_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Header_2_i\(2));

-- Location: FF_X32_Y30_N9
\Main_Demux_1|Header_2_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|CRC_In\(4),
	sload => VCC,
	ena => \Main_Demux_1|Header_2_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Header_2_i\(3));

-- Location: LCCOMB_X32_Y30_N18
\Main_Demux_1|Header_2_i[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Header_2_i[1]~feeder_combout\ = \Main_Demux_1|CRC_In\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Main_Demux_1|CRC_In\(6),
	combout => \Main_Demux_1|Header_2_i[1]~feeder_combout\);

-- Location: FF_X32_Y30_N19
\Main_Demux_1|Header_2_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Header_2_i[1]~feeder_combout\,
	ena => \Main_Demux_1|Header_2_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Header_2_i\(1));

-- Location: LCCOMB_X32_Y30_N8
\Main_Demux_1|cmd_state~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|cmd_state~51_combout\ = (!\Main_Demux_1|Header_2_i\(0) & (!\Main_Demux_1|Header_2_i\(2) & (\Main_Demux_1|Header_2_i\(3) & \Main_Demux_1|Header_2_i\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Header_2_i\(0),
	datab => \Main_Demux_1|Header_2_i\(2),
	datac => \Main_Demux_1|Header_2_i\(3),
	datad => \Main_Demux_1|Header_2_i\(1),
	combout => \Main_Demux_1|cmd_state~51_combout\);

-- Location: LCCOMB_X32_Y30_N22
\Main_Demux_1|Header_3_i[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Header_3_i[7]~feeder_combout\ = \Main_Demux_1|CRC_In\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(0),
	combout => \Main_Demux_1|Header_3_i[7]~feeder_combout\);

-- Location: FF_X32_Y30_N23
\Main_Demux_1|Header_3_i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Header_3_i[7]~feeder_combout\,
	ena => \Main_Demux_1|Header_3_i[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Header_3_i\(7));

-- Location: LCCOMB_X32_Y30_N2
\Main_Demux_1|Header_3_i[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Header_3_i[5]~feeder_combout\ = \Main_Demux_1|CRC_In\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Main_Demux_1|CRC_In\(2),
	combout => \Main_Demux_1|Header_3_i[5]~feeder_combout\);

-- Location: FF_X32_Y30_N3
\Main_Demux_1|Header_3_i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Header_3_i[5]~feeder_combout\,
	ena => \Main_Demux_1|Header_3_i[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Header_3_i\(5));

-- Location: FF_X32_Y30_N29
\Main_Demux_1|Header_3_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|CRC_In\(3),
	sload => VCC,
	ena => \Main_Demux_1|Header_3_i[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Header_3_i\(4));

-- Location: FF_X32_Y30_N17
\Main_Demux_1|Header_3_i[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|CRC_In\(1),
	sload => VCC,
	ena => \Main_Demux_1|Header_3_i[7]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Header_3_i\(6));

-- Location: LCCOMB_X32_Y30_N28
\Main_Demux_1|cmd_state~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|cmd_state~52_combout\ = (!\Main_Demux_1|Header_3_i\(7) & (\Main_Demux_1|Header_3_i\(5) & (\Main_Demux_1|Header_3_i\(4) & \Main_Demux_1|Header_3_i\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Header_3_i\(7),
	datab => \Main_Demux_1|Header_3_i\(5),
	datac => \Main_Demux_1|Header_3_i\(4),
	datad => \Main_Demux_1|Header_3_i\(6),
	combout => \Main_Demux_1|cmd_state~52_combout\);

-- Location: LCCOMB_X32_Y30_N0
\Main_Demux_1|cmd_state~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|cmd_state~54_combout\ = (\Main_Demux_1|cmd_state~50_combout\ & (\Main_Demux_1|cmd_state~53_combout\ & (\Main_Demux_1|cmd_state~51_combout\ & \Main_Demux_1|cmd_state~52_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|cmd_state~50_combout\,
	datab => \Main_Demux_1|cmd_state~53_combout\,
	datac => \Main_Demux_1|cmd_state~51_combout\,
	datad => \Main_Demux_1|cmd_state~52_combout\,
	combout => \Main_Demux_1|cmd_state~54_combout\);

-- Location: LCCOMB_X32_Y30_N26
\Main_Demux_1|cmd_state~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|cmd_state~55_combout\ = (\Main_Demux_1|cmd_state~48_combout\ & (\Main_Demux_1|cmd_state~49_combout\ & (\Main_Demux_1|Equal29~0_combout\ & \Main_Demux_1|cmd_state~54_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|cmd_state~48_combout\,
	datab => \Main_Demux_1|cmd_state~49_combout\,
	datac => \Main_Demux_1|Equal29~0_combout\,
	datad => \Main_Demux_1|cmd_state~54_combout\,
	combout => \Main_Demux_1|cmd_state~55_combout\);

-- Location: LCCOMB_X32_Y30_N12
\Main_Demux_1|decode_cmd:got_byte_cnt[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|decode_cmd:got_byte_cnt[0]~1_combout\ = (!\Main_Demux_1|cmd_state~55_combout\ & \Main_Demux_1|cmd_state.Header_Check~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Main_Demux_1|cmd_state~55_combout\,
	datad => \Main_Demux_1|cmd_state.Header_Check~q\,
	combout => \Main_Demux_1|decode_cmd:got_byte_cnt[0]~1_combout\);

-- Location: LCCOMB_X30_Y30_N18
\Main_Demux_1|decode_cmd:got_byte_cnt[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|decode_cmd:got_byte_cnt[0]~5_combout\ = (!\Main_Demux_1|WideOr6~4_combout\ & (!\Main_Demux_1|decode_cmd:got_byte_cnt[0]~1_combout\ & ((\Main_Demux_1|got_byte_cnt~0_combout\) # (!\Main_Demux_1|cmd_state.Store_Outputs~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|cmd_state.Store_Outputs~q\,
	datab => \Main_Demux_1|got_byte_cnt~0_combout\,
	datac => \Main_Demux_1|WideOr6~4_combout\,
	datad => \Main_Demux_1|decode_cmd:got_byte_cnt[0]~1_combout\,
	combout => \Main_Demux_1|decode_cmd:got_byte_cnt[0]~5_combout\);

-- Location: FF_X30_Y30_N9
\Main_Demux_1|decode_cmd:got_byte_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|decode_cmd:got_byte_cnt[4]~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \Main_Demux_1|decode_cmd:got_byte_cnt[0]~4_combout\,
	ena => \Main_Demux_1|decode_cmd:got_byte_cnt[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|decode_cmd:got_byte_cnt[4]~q\);

-- Location: LCCOMB_X30_Y30_N10
\Main_Demux_1|decode_cmd:got_byte_cnt[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|decode_cmd:got_byte_cnt[5]~1_combout\ = \Main_Demux_1|decode_cmd:got_byte_cnt[4]~2\ $ (\Main_Demux_1|decode_cmd:got_byte_cnt[5]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|decode_cmd:got_byte_cnt[5]~q\,
	cin => \Main_Demux_1|decode_cmd:got_byte_cnt[4]~2\,
	combout => \Main_Demux_1|decode_cmd:got_byte_cnt[5]~1_combout\);

-- Location: FF_X30_Y30_N11
\Main_Demux_1|decode_cmd:got_byte_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|decode_cmd:got_byte_cnt[5]~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \Main_Demux_1|decode_cmd:got_byte_cnt[0]~4_combout\,
	ena => \Main_Demux_1|decode_cmd:got_byte_cnt[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|decode_cmd:got_byte_cnt[5]~q\);

-- Location: LCCOMB_X30_Y30_N26
\Main_Demux_1|Equal28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Equal28~0_combout\ = (!\Main_Demux_1|decode_cmd:got_byte_cnt[5]~q\ & (!\Main_Demux_1|decode_cmd:got_byte_cnt[2]~q\ & (!\Main_Demux_1|decode_cmd:got_byte_cnt[4]~q\ & !\Main_Demux_1|decode_cmd:got_byte_cnt[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|decode_cmd:got_byte_cnt[5]~q\,
	datab => \Main_Demux_1|decode_cmd:got_byte_cnt[2]~q\,
	datac => \Main_Demux_1|decode_cmd:got_byte_cnt[4]~q\,
	datad => \Main_Demux_1|decode_cmd:got_byte_cnt[0]~q\,
	combout => \Main_Demux_1|Equal28~0_combout\);

-- Location: LCCOMB_X31_Y30_N30
\Main_Demux_1|Selector43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector43~0_combout\ = (\Main_Demux_1|Equal28~0_combout\ & (\Main_Demux_1|decode_cmd:got_byte_cnt[3]~q\ & (\Main_Demux_1|cmd_state.Store_Outputs~q\ & \Main_Demux_1|decode_cmd:got_byte_cnt[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Equal28~0_combout\,
	datab => \Main_Demux_1|decode_cmd:got_byte_cnt[3]~q\,
	datac => \Main_Demux_1|cmd_state.Store_Outputs~q\,
	datad => \Main_Demux_1|decode_cmd:got_byte_cnt[1]~q\,
	combout => \Main_Demux_1|Selector43~0_combout\);

-- Location: LCCOMB_X30_Y32_N16
\Main_Demux_1|Selector34~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector34~5_combout\ = (!\Main_Demux_1|Mode_i\(0) & (!\Main_Demux_1|Mode_i\(4) & (\Main_Demux_1|cmd_state.branch~q\ & \Main_Demux_1|Equal41~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Mode_i\(0),
	datab => \Main_Demux_1|Mode_i\(4),
	datac => \Main_Demux_1|cmd_state.branch~q\,
	datad => \Main_Demux_1|Equal41~0_combout\,
	combout => \Main_Demux_1|Selector34~5_combout\);

-- Location: LCCOMB_X28_Y32_N10
\Main_Demux_1|Selector31~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector31~2_combout\ = (!\Main_Demux_1|wd_timer~q\ & (\Main_Demux_1|cmd_state.idle~q\ & (!\Main_Demux_1|cmd_state.version_loader~q\ & !\Main_Demux_1|cmd_state.Send_ack~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|wd_timer~q\,
	datab => \Main_Demux_1|cmd_state.idle~q\,
	datac => \Main_Demux_1|cmd_state.version_loader~q\,
	datad => \Main_Demux_1|cmd_state.Send_ack~q\,
	combout => \Main_Demux_1|Selector31~2_combout\);

-- Location: LCCOMB_X30_Y32_N8
\Main_Demux_1|Selector31~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector31~3_combout\ = (!\Main_Demux_1|cmd_state.Reset_Trigger~q\ & (!\Main_Demux_1|cmd_state.branch~q\ & (\Main_Demux_1|Selector31~2_combout\ & !\Main_Demux_1|cmd_state.Set_Active~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|cmd_state.Reset_Trigger~q\,
	datab => \Main_Demux_1|cmd_state.branch~q\,
	datac => \Main_Demux_1|Selector31~2_combout\,
	datad => \Main_Demux_1|cmd_state.Set_Active~q\,
	combout => \Main_Demux_1|Selector31~3_combout\);

-- Location: LCCOMB_X31_Y32_N12
\Main_Demux_1|Selector34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector34~1_combout\ = (\Main_Demux_1|Equal41~0_combout\ & (\Main_Demux_1|cmd_state.Active~q\ & !\Main_Demux_1|Mode_i\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Equal41~0_combout\,
	datab => \Main_Demux_1|cmd_state.Active~q\,
	datad => \Main_Demux_1|Mode_i\(4),
	combout => \Main_Demux_1|Selector34~1_combout\);

-- Location: LCCOMB_X31_Y32_N4
\Main_Demux_1|Selector34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector34~0_combout\ = (!\Main_Demux_1|cmd_state.Active~q\ & \Main_Demux_1|got_byte~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|cmd_state.Active~q\,
	datad => \Main_Demux_1|got_byte~q\,
	combout => \Main_Demux_1|Selector34~0_combout\);

-- Location: LCCOMB_X31_Y32_N26
\Main_Demux_1|Dig_Card1_1_B4[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\ = (\Main_Demux_1|Equal41~0_combout\ & (\Main_Demux_1|Mode_i\(0) & (!\Main_Demux_1|Mode_i\(4) & \Main_Demux_1|cmd_state.Active~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Equal41~0_combout\,
	datab => \Main_Demux_1|Mode_i\(0),
	datac => \Main_Demux_1|Mode_i\(4),
	datad => \Main_Demux_1|cmd_state.Active~q\,
	combout => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\);

-- Location: LCCOMB_X31_Y32_N6
\Main_Demux_1|Selector34~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector34~2_combout\ = (\Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\) # ((\Main_Demux_1|cmd_state~55_combout\) # ((!\Main_Demux_1|Selector42~0_combout\ & !\Main_Demux_1|cmd_state.Active~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Selector42~0_combout\,
	datab => \Main_Demux_1|cmd_state.Active~q\,
	datac => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	datad => \Main_Demux_1|cmd_state~55_combout\,
	combout => \Main_Demux_1|Selector34~2_combout\);

-- Location: LCCOMB_X31_Y32_N16
\Main_Demux_1|Selector34~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector34~3_combout\ = (\Main_Demux_1|cmd_state.Header_Check~q\ & (((\Main_Demux_1|Selector34~2_combout\)))) # (!\Main_Demux_1|cmd_state.Header_Check~q\ & ((\Main_Demux_1|Selector34~0_combout\) # ((\Main_Demux_1|Selector49~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|cmd_state.Header_Check~q\,
	datab => \Main_Demux_1|Selector34~0_combout\,
	datac => \Main_Demux_1|Selector49~0_combout\,
	datad => \Main_Demux_1|Selector34~2_combout\,
	combout => \Main_Demux_1|Selector34~3_combout\);

-- Location: LCCOMB_X31_Y32_N10
\Main_Demux_1|Selector34~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector34~4_combout\ = ((\Main_Demux_1|Selector34~1_combout\) # ((\Main_Demux_1|cmd_state.Store_Outputs~q\) # (\Main_Demux_1|Selector34~3_combout\))) # (!\Main_Demux_1|Selector31~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Selector31~3_combout\,
	datab => \Main_Demux_1|Selector34~1_combout\,
	datac => \Main_Demux_1|cmd_state.Store_Outputs~q\,
	datad => \Main_Demux_1|Selector34~3_combout\,
	combout => \Main_Demux_1|Selector34~4_combout\);

-- Location: FF_X30_Y32_N17
\Main_Demux_1|cmd_state.get_time_sec_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Selector34~5_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Selector34~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|cmd_state.get_time_sec_1~q\);

-- Location: LCCOMB_X30_Y32_N30
\Main_Demux_1|Selector36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector36~0_combout\ = (\Main_Demux_1|got_byte~q\ & (((\Main_Demux_1|cmd_state.get_time_sec_1~q\)))) # (!\Main_Demux_1|got_byte~q\ & (!\Main_Demux_1|wd_timer~q\ & (\Main_Demux_1|cmd_state.get_time_sec_2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|wd_timer~q\,
	datab => \Main_Demux_1|got_byte~q\,
	datac => \Main_Demux_1|cmd_state.get_time_sec_2~q\,
	datad => \Main_Demux_1|cmd_state.get_time_sec_1~q\,
	combout => \Main_Demux_1|Selector36~0_combout\);

-- Location: FF_X30_Y32_N31
\Main_Demux_1|cmd_state.get_time_sec_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Selector36~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|cmd_state.get_time_sec_2~q\);

-- Location: LCCOMB_X30_Y32_N4
\Main_Demux_1|Selector37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector37~0_combout\ = (\Main_Demux_1|got_byte~q\ & (\Main_Demux_1|cmd_state.get_time_sec_2~q\)) # (!\Main_Demux_1|got_byte~q\ & (((\Main_Demux_1|cmd_state.get_time_sec_3~q\ & !\Main_Demux_1|wd_timer~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|cmd_state.get_time_sec_2~q\,
	datab => \Main_Demux_1|got_byte~q\,
	datac => \Main_Demux_1|cmd_state.get_time_sec_3~q\,
	datad => \Main_Demux_1|wd_timer~q\,
	combout => \Main_Demux_1|Selector37~0_combout\);

-- Location: FF_X30_Y32_N5
\Main_Demux_1|cmd_state.get_time_sec_3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Selector37~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|cmd_state.get_time_sec_3~q\);

-- Location: LCCOMB_X30_Y32_N22
\Main_Demux_1|Selector38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector38~0_combout\ = (\Main_Demux_1|got_byte~q\ & (((\Main_Demux_1|cmd_state.get_time_sec_3~q\)))) # (!\Main_Demux_1|got_byte~q\ & (!\Main_Demux_1|wd_timer~q\ & ((\Main_Demux_1|cmd_state.get_time_sec_4~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|wd_timer~q\,
	datab => \Main_Demux_1|cmd_state.get_time_sec_3~q\,
	datac => \Main_Demux_1|cmd_state.get_time_sec_4~q\,
	datad => \Main_Demux_1|got_byte~q\,
	combout => \Main_Demux_1|Selector38~0_combout\);

-- Location: FF_X30_Y32_N23
\Main_Demux_1|cmd_state.get_time_sec_4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Selector38~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|cmd_state.get_time_sec_4~q\);

-- Location: LCCOMB_X30_Y32_N26
\Main_Demux_1|Selector39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector39~0_combout\ = (\Main_Demux_1|got_byte~q\ & (\Main_Demux_1|cmd_state.get_time_sec_4~q\)) # (!\Main_Demux_1|got_byte~q\ & (((\Main_Demux_1|cmd_state.get_time_msec_1~q\ & !\Main_Demux_1|wd_timer~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|cmd_state.get_time_sec_4~q\,
	datab => \Main_Demux_1|got_byte~q\,
	datac => \Main_Demux_1|cmd_state.get_time_msec_1~q\,
	datad => \Main_Demux_1|wd_timer~q\,
	combout => \Main_Demux_1|Selector39~0_combout\);

-- Location: FF_X30_Y32_N27
\Main_Demux_1|cmd_state.get_time_msec_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Selector39~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|cmd_state.get_time_msec_1~q\);

-- Location: LCCOMB_X30_Y32_N12
\Main_Demux_1|Selector40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector40~0_combout\ = (\Main_Demux_1|got_byte~q\ & (\Main_Demux_1|cmd_state.get_time_msec_1~q\)) # (!\Main_Demux_1|got_byte~q\ & (((\Main_Demux_1|cmd_state.get_time_msec_2~q\ & !\Main_Demux_1|wd_timer~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|cmd_state.get_time_msec_1~q\,
	datab => \Main_Demux_1|got_byte~q\,
	datac => \Main_Demux_1|cmd_state.get_time_msec_2~q\,
	datad => \Main_Demux_1|wd_timer~q\,
	combout => \Main_Demux_1|Selector40~0_combout\);

-- Location: FF_X30_Y32_N13
\Main_Demux_1|cmd_state.get_time_msec_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Selector40~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|cmd_state.get_time_msec_2~q\);

-- Location: LCCOMB_X30_Y32_N18
\Main_Demux_1|Selector35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector35~0_combout\ = (!\Main_Demux_1|Mode_i\(0) & (\Main_Demux_1|Mode_i\(4) & (\Main_Demux_1|cmd_state.branch~q\ & \Main_Demux_1|Equal41~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Mode_i\(0),
	datab => \Main_Demux_1|Mode_i\(4),
	datac => \Main_Demux_1|cmd_state.branch~q\,
	datad => \Main_Demux_1|Equal41~0_combout\,
	combout => \Main_Demux_1|Selector35~0_combout\);

-- Location: FF_X30_Y32_N19
\Main_Demux_1|cmd_state.get_version_mod_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Selector35~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Selector34~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|cmd_state.get_version_mod_1~q\);

-- Location: LCCOMB_X30_Y32_N6
\Main_Demux_1|Selector43~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector43~1_combout\ = (\Main_Demux_1|got_byte~q\ & ((\Main_Demux_1|cmd_state.get_time_msec_2~q\) # (\Main_Demux_1|cmd_state.get_version_mod_1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|cmd_state.get_time_msec_2~q\,
	datab => \Main_Demux_1|got_byte~q\,
	datad => \Main_Demux_1|cmd_state.get_version_mod_1~q\,
	combout => \Main_Demux_1|Selector43~1_combout\);

-- Location: LCCOMB_X29_Y32_N16
\Main_Demux_1|Selector43~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector43~3_combout\ = (\Main_Demux_1|Selector43~0_combout\) # ((\Main_Demux_1|Selector43~1_combout\) # ((\Main_Demux_1|Selector43~2_combout\ & \Main_Demux_1|cmd_state.CRC_check~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Selector43~0_combout\,
	datab => \Main_Demux_1|Selector43~2_combout\,
	datac => \Main_Demux_1|cmd_state.CRC_check~q\,
	datad => \Main_Demux_1|Selector43~1_combout\,
	combout => \Main_Demux_1|Selector43~3_combout\);

-- Location: FF_X29_Y32_N17
\Main_Demux_1|cmd_state.CRC_check\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Selector43~3_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|cmd_state.CRC_check~q\);

-- Location: LCCOMB_X29_Y32_N14
\Main_Demux_1|decode_cmd:got_byte_cnt[0]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|decode_cmd:got_byte_cnt[0]~4_combout\ = (\Main_Demux_1|cmd_state.CRC_check~q\) # (!\Main_Demux_1|WideOr6~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|cmd_state.CRC_check~q\,
	datad => \Main_Demux_1|WideOr6~2_combout\,
	combout => \Main_Demux_1|decode_cmd:got_byte_cnt[0]~4_combout\);

-- Location: FF_X30_Y30_N1
\Main_Demux_1|decode_cmd:got_byte_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|decode_cmd:got_byte_cnt[0]~2_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \Main_Demux_1|decode_cmd:got_byte_cnt[0]~4_combout\,
	ena => \Main_Demux_1|decode_cmd:got_byte_cnt[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|decode_cmd:got_byte_cnt[0]~q\);

-- Location: LCCOMB_X30_Y30_N2
\Main_Demux_1|decode_cmd:got_byte_cnt[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|decode_cmd:got_byte_cnt[1]~1_combout\ = (\Main_Demux_1|decode_cmd:got_byte_cnt[1]~q\ & (!\Main_Demux_1|decode_cmd:got_byte_cnt[0]~3\)) # (!\Main_Demux_1|decode_cmd:got_byte_cnt[1]~q\ & ((\Main_Demux_1|decode_cmd:got_byte_cnt[0]~3\) # (GND)))
-- \Main_Demux_1|decode_cmd:got_byte_cnt[1]~2\ = CARRY((!\Main_Demux_1|decode_cmd:got_byte_cnt[0]~3\) # (!\Main_Demux_1|decode_cmd:got_byte_cnt[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|decode_cmd:got_byte_cnt[1]~q\,
	datad => VCC,
	cin => \Main_Demux_1|decode_cmd:got_byte_cnt[0]~3\,
	combout => \Main_Demux_1|decode_cmd:got_byte_cnt[1]~1_combout\,
	cout => \Main_Demux_1|decode_cmd:got_byte_cnt[1]~2\);

-- Location: FF_X30_Y30_N3
\Main_Demux_1|decode_cmd:got_byte_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|decode_cmd:got_byte_cnt[1]~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \Main_Demux_1|decode_cmd:got_byte_cnt[0]~4_combout\,
	ena => \Main_Demux_1|decode_cmd:got_byte_cnt[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|decode_cmd:got_byte_cnt[1]~q\);

-- Location: LCCOMB_X30_Y30_N4
\Main_Demux_1|decode_cmd:got_byte_cnt[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|decode_cmd:got_byte_cnt[2]~1_combout\ = (\Main_Demux_1|decode_cmd:got_byte_cnt[2]~q\ & (\Main_Demux_1|decode_cmd:got_byte_cnt[1]~2\ $ (GND))) # (!\Main_Demux_1|decode_cmd:got_byte_cnt[2]~q\ & (!\Main_Demux_1|decode_cmd:got_byte_cnt[1]~2\ & 
-- VCC))
-- \Main_Demux_1|decode_cmd:got_byte_cnt[2]~2\ = CARRY((\Main_Demux_1|decode_cmd:got_byte_cnt[2]~q\ & !\Main_Demux_1|decode_cmd:got_byte_cnt[1]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|decode_cmd:got_byte_cnt[2]~q\,
	datad => VCC,
	cin => \Main_Demux_1|decode_cmd:got_byte_cnt[1]~2\,
	combout => \Main_Demux_1|decode_cmd:got_byte_cnt[2]~1_combout\,
	cout => \Main_Demux_1|decode_cmd:got_byte_cnt[2]~2\);

-- Location: FF_X30_Y30_N5
\Main_Demux_1|decode_cmd:got_byte_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|decode_cmd:got_byte_cnt[2]~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \Main_Demux_1|decode_cmd:got_byte_cnt[0]~4_combout\,
	ena => \Main_Demux_1|decode_cmd:got_byte_cnt[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|decode_cmd:got_byte_cnt[2]~q\);

-- Location: FF_X30_Y30_N7
\Main_Demux_1|decode_cmd:got_byte_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|decode_cmd:got_byte_cnt[3]~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \Main_Demux_1|decode_cmd:got_byte_cnt[0]~4_combout\,
	ena => \Main_Demux_1|decode_cmd:got_byte_cnt[0]~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|decode_cmd:got_byte_cnt[3]~q\);

-- Location: LCCOMB_X30_Y30_N16
\Main_Demux_1|Selector42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector42~0_combout\ = (\Main_Demux_1|decode_cmd:got_byte_cnt[3]~q\) # ((\Main_Demux_1|decode_cmd:got_byte_cnt[0]~q\ $ (!\Main_Demux_1|decode_cmd:got_byte_cnt[1]~q\)) # (!\Main_Demux_1|Equal27~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|decode_cmd:got_byte_cnt[3]~q\,
	datab => \Main_Demux_1|decode_cmd:got_byte_cnt[0]~q\,
	datac => \Main_Demux_1|decode_cmd:got_byte_cnt[1]~q\,
	datad => \Main_Demux_1|Equal27~0_combout\,
	combout => \Main_Demux_1|Selector42~0_combout\);

-- Location: LCCOMB_X28_Y32_N18
\Main_Demux_1|Selector50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector50~0_combout\ = ((\Main_Demux_1|cmd_state.Wait_Idle~q\ & (!\Main_Demux_1|got_byte~q\ & !\Main_Demux_1|wd_timer~q\))) # (!\Main_Demux_1|cmd_state.idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|cmd_state.Wait_Idle~q\,
	datab => \Main_Demux_1|got_byte~q\,
	datac => \Main_Demux_1|cmd_state.idle~q\,
	datad => \Main_Demux_1|wd_timer~q\,
	combout => \Main_Demux_1|Selector50~0_combout\);

-- Location: LCCOMB_X28_Y32_N6
\Main_Demux_1|Selector50~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector50~1_combout\ = (\Main_Demux_1|Selector50~0_combout\) # ((!\Main_Demux_1|Selector42~0_combout\ & \Main_Demux_1|cmd_state.Header_Check~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Selector42~0_combout\,
	datac => \Main_Demux_1|cmd_state.Header_Check~q\,
	datad => \Main_Demux_1|Selector50~0_combout\,
	combout => \Main_Demux_1|Selector50~1_combout\);

-- Location: FF_X28_Y32_N7
\Main_Demux_1|cmd_state.Wait_Idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Selector50~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|cmd_state.Wait_Idle~q\);

-- Location: LCCOMB_X28_Y32_N8
\Main_Demux_1|Selector52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector52~0_combout\ = (\Main_Demux_1|cmd_state.version_loader~q\) # ((\Main_Demux_1|cmd_state.Active~q\) # ((\Main_Demux_1|cmd_state.Length~q\) # (\Main_Demux_1|cmd_state.Send_ack~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|cmd_state.version_loader~q\,
	datab => \Main_Demux_1|cmd_state.Active~q\,
	datac => \Main_Demux_1|cmd_state.Length~q\,
	datad => \Main_Demux_1|cmd_state.Send_ack~q\,
	combout => \Main_Demux_1|Selector52~0_combout\);

-- Location: LCCOMB_X28_Y32_N22
\Main_Demux_1|Selector52~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector52~1_combout\ = (\Main_Demux_1|CRC_out~q\ & ((\Main_Demux_1|cmd_state.Wait_Idle~q\) # ((\Main_Demux_1|Selector52~0_combout\) # (!\Main_Demux_1|WideOr6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|cmd_state.Wait_Idle~q\,
	datab => \Main_Demux_1|CRC_out~q\,
	datac => \Main_Demux_1|Selector52~0_combout\,
	datad => \Main_Demux_1|WideOr6~2_combout\,
	combout => \Main_Demux_1|Selector52~1_combout\);

-- Location: LCCOMB_X30_Y32_N10
\Main_Demux_1|Selector30~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector30~1_combout\ = (!\Main_Demux_1|cmd_state.get_time_msec_2~q\ & (!\Main_Demux_1|cmd_state.get_version_mod_1~q\ & (!\Main_Demux_1|cmd_state.Length~q\ & !\Main_Demux_1|cmd_state.get_Mode~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|cmd_state.get_time_msec_2~q\,
	datab => \Main_Demux_1|cmd_state.get_version_mod_1~q\,
	datac => \Main_Demux_1|cmd_state.Length~q\,
	datad => \Main_Demux_1|cmd_state.get_Mode~q\,
	combout => \Main_Demux_1|Selector30~1_combout\);

-- Location: LCCOMB_X30_Y32_N24
\Main_Demux_1|Selector30~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector30~2_combout\ = (!\Main_Demux_1|cmd_state.get_time_sec_2~q\ & (!\Main_Demux_1|cmd_state.get_time_sec_3~q\ & (!\Main_Demux_1|cmd_state.get_time_sec_4~q\ & !\Main_Demux_1|cmd_state.get_time_sec_1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|cmd_state.get_time_sec_2~q\,
	datab => \Main_Demux_1|cmd_state.get_time_sec_3~q\,
	datac => \Main_Demux_1|cmd_state.get_time_sec_4~q\,
	datad => \Main_Demux_1|cmd_state.get_time_sec_1~q\,
	combout => \Main_Demux_1|Selector30~2_combout\);

-- Location: LCCOMB_X29_Y32_N26
\Main_Demux_1|Selector30~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector30~3_combout\ = (!\Main_Demux_1|cmd_state.get_time_msec_1~q\ & (!\Main_Demux_1|cmd_state.Get_Outputs~q\ & (\Main_Demux_1|Selector30~1_combout\ & \Main_Demux_1|Selector30~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|cmd_state.get_time_msec_1~q\,
	datab => \Main_Demux_1|cmd_state.Get_Outputs~q\,
	datac => \Main_Demux_1|Selector30~1_combout\,
	datad => \Main_Demux_1|Selector30~2_combout\,
	combout => \Main_Demux_1|Selector30~3_combout\);

-- Location: LCCOMB_X28_Y32_N20
\Main_Demux_1|Selector52~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector52~2_combout\ = (\Main_Demux_1|Selector52~1_combout\) # ((\Main_Demux_1|got_byte~q\ & !\Main_Demux_1|Selector30~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|got_byte~q\,
	datac => \Main_Demux_1|Selector52~1_combout\,
	datad => \Main_Demux_1|Selector30~3_combout\,
	combout => \Main_Demux_1|Selector52~2_combout\);

-- Location: FF_X28_Y32_N21
\Main_Demux_1|CRC_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Selector52~2_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRC_out~q\);

-- Location: LCCOMB_X28_Y31_N20
\Main_Demux_1|Add6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Add6~0_combout\ = (((!\Main_Demux_1|CRC_out~q\ & \Main_Demux_1|CRC16_Bit:data_bit_cnt[0]~q\)))
-- \Main_Demux_1|Add6~1\ = CARRY((!\Main_Demux_1|CRC_out~q\ & \Main_Demux_1|CRC16_Bit:data_bit_cnt[0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|CRC_out~q\,
	datab => \Main_Demux_1|CRC16_Bit:data_bit_cnt[0]~q\,
	datad => VCC,
	combout => \Main_Demux_1|Add6~0_combout\,
	cout => \Main_Demux_1|Add6~1\);

-- Location: LCCOMB_X28_Y31_N18
\Main_Demux_1|data_bit_cnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|data_bit_cnt~1_combout\ = (\Main_Demux_1|CRC16_Bit:data_bit_cnt[0]~q\ & !\Main_Demux_1|CRC_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|CRC16_Bit:data_bit_cnt[0]~q\,
	datac => \Main_Demux_1|CRC_out~q\,
	combout => \Main_Demux_1|data_bit_cnt~1_combout\);

-- Location: LCCOMB_X29_Y31_N20
\Main_Demux_1|data_bit_cnt~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|data_bit_cnt~4_combout\ = (\Main_Demux_1|CRC16_Bit:data_bit_cnt[4]~q\ & !\Main_Demux_1|CRC_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|CRC16_Bit:data_bit_cnt[4]~q\,
	datac => \Main_Demux_1|CRC_out~q\,
	combout => \Main_Demux_1|data_bit_cnt~4_combout\);

-- Location: LCCOMB_X29_Y31_N2
\Main_Demux_1|Calculate_CRC~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Calculate_CRC~0_combout\ = (\Main_Demux_1|Calculate_CRC~q\ & ((!\Main_Demux_1|Equal25~1_combout\))) # (!\Main_Demux_1|Calculate_CRC~q\ & (\Main_Demux_1|CRC_out~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|CRC_out~q\,
	datac => \Main_Demux_1|Calculate_CRC~q\,
	datad => \Main_Demux_1|Equal25~1_combout\,
	combout => \Main_Demux_1|Calculate_CRC~0_combout\);

-- Location: FF_X29_Y31_N3
\Main_Demux_1|Calculate_CRC\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Calculate_CRC~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Calculate_CRC~q\);

-- Location: LCCOMB_X29_Y31_N18
\Main_Demux_1|Add6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Add6~10_combout\ = (\Main_Demux_1|Calculate_CRC~q\ & ((\Main_Demux_1|CRC_out~q\) # ((!\Main_Demux_1|CRC16_Bit:data_bit_cnt[4]~q\ & !\Main_Demux_1|CRC16_Bit:data_bit_cnt[5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|CRC16_Bit:data_bit_cnt[4]~q\,
	datab => \Main_Demux_1|CRC_out~q\,
	datac => \Main_Demux_1|CRC16_Bit:data_bit_cnt[5]~q\,
	datad => \Main_Demux_1|Calculate_CRC~q\,
	combout => \Main_Demux_1|Add6~10_combout\);

-- Location: LCCOMB_X29_Y31_N24
\Main_Demux_1|data_bit_cnt~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|data_bit_cnt~9_combout\ = (\Main_Demux_1|CRC16_Bit:data_bit_cnt[2]~q\ & !\Main_Demux_1|CRC_out~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|CRC16_Bit:data_bit_cnt[2]~q\,
	datac => \Main_Demux_1|CRC_out~q\,
	combout => \Main_Demux_1|data_bit_cnt~9_combout\);

-- Location: LCCOMB_X28_Y31_N12
\Main_Demux_1|data_bit_cnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|data_bit_cnt~0_combout\ = (!\Main_Demux_1|CRC_out~q\ & \Main_Demux_1|CRC16_Bit:data_bit_cnt[1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Main_Demux_1|CRC_out~q\,
	datad => \Main_Demux_1|CRC16_Bit:data_bit_cnt[1]~q\,
	combout => \Main_Demux_1|data_bit_cnt~0_combout\);

-- Location: LCCOMB_X28_Y31_N22
\Main_Demux_1|Add6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Add6~2_combout\ = (\Main_Demux_1|Add6~1\ & ((\Main_Demux_1|CRC_out~q\) # ((!\Main_Demux_1|CRC16_Bit:data_bit_cnt[1]~q\)))) # (!\Main_Demux_1|Add6~1\ & (((!\Main_Demux_1|CRC_out~q\ & \Main_Demux_1|CRC16_Bit:data_bit_cnt[1]~q\)) # (GND)))
-- \Main_Demux_1|Add6~3\ = CARRY((\Main_Demux_1|CRC_out~q\) # ((!\Main_Demux_1|Add6~1\) # (!\Main_Demux_1|CRC16_Bit:data_bit_cnt[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|CRC_out~q\,
	datab => \Main_Demux_1|CRC16_Bit:data_bit_cnt[1]~q\,
	datad => VCC,
	cin => \Main_Demux_1|Add6~1\,
	combout => \Main_Demux_1|Add6~2_combout\,
	cout => \Main_Demux_1|Add6~3\);

-- Location: LCCOMB_X28_Y31_N2
\Main_Demux_1|data_bit_cnt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|data_bit_cnt~11_combout\ = (\Main_Demux_1|data_bit_cnt~0_combout\ & ((\Main_Demux_1|CRC16_Bit:data_bit_cnt[5]~0_combout\) # ((\Main_Demux_1|Add6~2_combout\ & \Main_Demux_1|Add6~10_combout\)))) # (!\Main_Demux_1|data_bit_cnt~0_combout\ & 
-- (((\Main_Demux_1|Add6~2_combout\ & \Main_Demux_1|Add6~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|data_bit_cnt~0_combout\,
	datab => \Main_Demux_1|CRC16_Bit:data_bit_cnt[5]~0_combout\,
	datac => \Main_Demux_1|Add6~2_combout\,
	datad => \Main_Demux_1|Add6~10_combout\,
	combout => \Main_Demux_1|data_bit_cnt~11_combout\);

-- Location: FF_X28_Y31_N3
\Main_Demux_1|CRC16_Bit:data_bit_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|data_bit_cnt~11_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRC16_Bit:data_bit_cnt[1]~q\);

-- Location: LCCOMB_X28_Y31_N24
\Main_Demux_1|Add6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Add6~4_combout\ = (\Main_Demux_1|Add6~3\ & (!\Main_Demux_1|CRC_out~q\ & (\Main_Demux_1|CRC16_Bit:data_bit_cnt[2]~q\ & VCC))) # (!\Main_Demux_1|Add6~3\ & ((((!\Main_Demux_1|CRC_out~q\ & \Main_Demux_1|CRC16_Bit:data_bit_cnt[2]~q\)))))
-- \Main_Demux_1|Add6~5\ = CARRY((!\Main_Demux_1|CRC_out~q\ & (\Main_Demux_1|CRC16_Bit:data_bit_cnt[2]~q\ & !\Main_Demux_1|Add6~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|CRC_out~q\,
	datab => \Main_Demux_1|CRC16_Bit:data_bit_cnt[2]~q\,
	datad => VCC,
	cin => \Main_Demux_1|Add6~3\,
	combout => \Main_Demux_1|Add6~4_combout\,
	cout => \Main_Demux_1|Add6~5\);

-- Location: LCCOMB_X29_Y31_N8
\Main_Demux_1|data_bit_cnt~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|data_bit_cnt~10_combout\ = (\Main_Demux_1|data_bit_cnt~9_combout\ & ((\Main_Demux_1|CRC16_Bit:data_bit_cnt[5]~0_combout\) # ((\Main_Demux_1|Add6~10_combout\ & \Main_Demux_1|Add6~4_combout\)))) # (!\Main_Demux_1|data_bit_cnt~9_combout\ & 
-- (\Main_Demux_1|Add6~10_combout\ & ((\Main_Demux_1|Add6~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|data_bit_cnt~9_combout\,
	datab => \Main_Demux_1|Add6~10_combout\,
	datac => \Main_Demux_1|CRC16_Bit:data_bit_cnt[5]~0_combout\,
	datad => \Main_Demux_1|Add6~4_combout\,
	combout => \Main_Demux_1|data_bit_cnt~10_combout\);

-- Location: FF_X29_Y31_N9
\Main_Demux_1|CRC16_Bit:data_bit_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|data_bit_cnt~10_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRC16_Bit:data_bit_cnt[2]~q\);

-- Location: LCCOMB_X28_Y31_N26
\Main_Demux_1|Add6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Add6~6_combout\ = (\Main_Demux_1|Add6~5\ & ((\Main_Demux_1|CRC_out~q\) # ((!\Main_Demux_1|CRC16_Bit:data_bit_cnt[3]~q\)))) # (!\Main_Demux_1|Add6~5\ & (((!\Main_Demux_1|CRC_out~q\ & \Main_Demux_1|CRC16_Bit:data_bit_cnt[3]~q\)) # (GND)))
-- \Main_Demux_1|Add6~7\ = CARRY((\Main_Demux_1|CRC_out~q\) # ((!\Main_Demux_1|Add6~5\) # (!\Main_Demux_1|CRC16_Bit:data_bit_cnt[3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|CRC_out~q\,
	datab => \Main_Demux_1|CRC16_Bit:data_bit_cnt[3]~q\,
	datad => VCC,
	cin => \Main_Demux_1|Add6~5\,
	combout => \Main_Demux_1|Add6~6_combout\,
	cout => \Main_Demux_1|Add6~7\);

-- Location: LCCOMB_X28_Y31_N8
\Main_Demux_1|data_bit_cnt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|data_bit_cnt~2_combout\ = (!\Main_Demux_1|CRC_out~q\ & \Main_Demux_1|CRC16_Bit:data_bit_cnt[3]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Main_Demux_1|CRC_out~q\,
	datad => \Main_Demux_1|CRC16_Bit:data_bit_cnt[3]~q\,
	combout => \Main_Demux_1|data_bit_cnt~2_combout\);

-- Location: LCCOMB_X28_Y31_N16
\Main_Demux_1|data_bit_cnt~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|data_bit_cnt~8_combout\ = (\Main_Demux_1|Add6~6_combout\ & ((\Main_Demux_1|Add6~10_combout\) # ((\Main_Demux_1|data_bit_cnt~2_combout\ & \Main_Demux_1|CRC16_Bit:data_bit_cnt[5]~0_combout\)))) # (!\Main_Demux_1|Add6~6_combout\ & 
-- (\Main_Demux_1|data_bit_cnt~2_combout\ & (\Main_Demux_1|CRC16_Bit:data_bit_cnt[5]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Add6~6_combout\,
	datab => \Main_Demux_1|data_bit_cnt~2_combout\,
	datac => \Main_Demux_1|CRC16_Bit:data_bit_cnt[5]~0_combout\,
	datad => \Main_Demux_1|Add6~10_combout\,
	combout => \Main_Demux_1|data_bit_cnt~8_combout\);

-- Location: FF_X28_Y31_N17
\Main_Demux_1|CRC16_Bit:data_bit_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|data_bit_cnt~8_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRC16_Bit:data_bit_cnt[3]~q\);

-- Location: LCCOMB_X28_Y31_N28
\Main_Demux_1|Add6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Add6~8_combout\ = (\Main_Demux_1|Add6~7\ & (!\Main_Demux_1|CRC_out~q\ & (\Main_Demux_1|CRC16_Bit:data_bit_cnt[4]~q\ & VCC))) # (!\Main_Demux_1|Add6~7\ & ((((!\Main_Demux_1|CRC_out~q\ & \Main_Demux_1|CRC16_Bit:data_bit_cnt[4]~q\)))))
-- \Main_Demux_1|Add6~9\ = CARRY((!\Main_Demux_1|CRC_out~q\ & (\Main_Demux_1|CRC16_Bit:data_bit_cnt[4]~q\ & !\Main_Demux_1|Add6~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|CRC_out~q\,
	datab => \Main_Demux_1|CRC16_Bit:data_bit_cnt[4]~q\,
	datad => VCC,
	cin => \Main_Demux_1|Add6~7\,
	combout => \Main_Demux_1|Add6~8_combout\,
	cout => \Main_Demux_1|Add6~9\);

-- Location: LCCOMB_X29_Y31_N4
\Main_Demux_1|data_bit_cnt~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|data_bit_cnt~5_combout\ = (\Main_Demux_1|data_bit_cnt~4_combout\ & ((\Main_Demux_1|CRC16_Bit:data_bit_cnt[5]~0_combout\) # ((\Main_Demux_1|Add6~10_combout\ & \Main_Demux_1|Add6~8_combout\)))) # (!\Main_Demux_1|data_bit_cnt~4_combout\ & 
-- (\Main_Demux_1|Add6~10_combout\ & ((\Main_Demux_1|Add6~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|data_bit_cnt~4_combout\,
	datab => \Main_Demux_1|Add6~10_combout\,
	datac => \Main_Demux_1|CRC16_Bit:data_bit_cnt[5]~0_combout\,
	datad => \Main_Demux_1|Add6~8_combout\,
	combout => \Main_Demux_1|data_bit_cnt~5_combout\);

-- Location: FF_X29_Y31_N5
\Main_Demux_1|CRC16_Bit:data_bit_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|data_bit_cnt~5_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRC16_Bit:data_bit_cnt[4]~q\);

-- Location: LCCOMB_X28_Y31_N30
\Main_Demux_1|Add6~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Add6~11_combout\ = \Main_Demux_1|Add6~9\ $ (((!\Main_Demux_1|CRC_out~q\ & \Main_Demux_1|CRC16_Bit:data_bit_cnt[5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|CRC_out~q\,
	datad => \Main_Demux_1|CRC16_Bit:data_bit_cnt[5]~q\,
	cin => \Main_Demux_1|Add6~9\,
	combout => \Main_Demux_1|Add6~11_combout\);

-- Location: LCCOMB_X28_Y31_N6
\Main_Demux_1|data_bit_cnt~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|data_bit_cnt~7_combout\ = (\Main_Demux_1|CRC_out~q\ & (\Main_Demux_1|Add6~11_combout\ & ((\Main_Demux_1|Add6~10_combout\)))) # (!\Main_Demux_1|CRC_out~q\ & ((\Main_Demux_1|CRC16_Bit:data_bit_cnt[5]~q\) # ((\Main_Demux_1|Add6~11_combout\ & 
-- \Main_Demux_1|Add6~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|CRC_out~q\,
	datab => \Main_Demux_1|Add6~11_combout\,
	datac => \Main_Demux_1|CRC16_Bit:data_bit_cnt[5]~q\,
	datad => \Main_Demux_1|Add6~10_combout\,
	combout => \Main_Demux_1|data_bit_cnt~7_combout\);

-- Location: FF_X28_Y31_N7
\Main_Demux_1|CRC16_Bit:data_bit_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|data_bit_cnt~7_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRC16_Bit:data_bit_cnt[5]~q\);

-- Location: LCCOMB_X28_Y31_N10
\Main_Demux_1|Equal25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Equal25~0_combout\ = (!\Main_Demux_1|CRC16_Bit:data_bit_cnt[5]~q\ & (!\Main_Demux_1|CRC16_Bit:data_bit_cnt[2]~q\ & (!\Main_Demux_1|CRC_out~q\ & \Main_Demux_1|CRC16_Bit:data_bit_cnt[4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|CRC16_Bit:data_bit_cnt[5]~q\,
	datab => \Main_Demux_1|CRC16_Bit:data_bit_cnt[2]~q\,
	datac => \Main_Demux_1|CRC_out~q\,
	datad => \Main_Demux_1|CRC16_Bit:data_bit_cnt[4]~q\,
	combout => \Main_Demux_1|Equal25~0_combout\);

-- Location: LCCOMB_X28_Y31_N14
\Main_Demux_1|Equal25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Equal25~1_combout\ = (\Main_Demux_1|Equal25~0_combout\ & (!\Main_Demux_1|data_bit_cnt~1_combout\ & (!\Main_Demux_1|data_bit_cnt~2_combout\ & !\Main_Demux_1|data_bit_cnt~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Equal25~0_combout\,
	datab => \Main_Demux_1|data_bit_cnt~1_combout\,
	datac => \Main_Demux_1|data_bit_cnt~2_combout\,
	datad => \Main_Demux_1|data_bit_cnt~0_combout\,
	combout => \Main_Demux_1|Equal25~1_combout\);

-- Location: LCCOMB_X29_Y31_N28
\Main_Demux_1|data_bit_cnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|data_bit_cnt~3_combout\ = (!\Main_Demux_1|CRC_out~q\ & ((\Main_Demux_1|CRC16_Bit:data_bit_cnt[5]~q\) # (\Main_Demux_1|CRC16_Bit:data_bit_cnt[4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|CRC_out~q\,
	datac => \Main_Demux_1|CRC16_Bit:data_bit_cnt[5]~q\,
	datad => \Main_Demux_1|CRC16_Bit:data_bit_cnt[4]~q\,
	combout => \Main_Demux_1|data_bit_cnt~3_combout\);

-- Location: LCCOMB_X29_Y31_N14
\Main_Demux_1|CRC16_Bit:data_bit_cnt[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|CRC16_Bit:data_bit_cnt[5]~0_combout\ = ((!\Main_Demux_1|Equal25~1_combout\ & \Main_Demux_1|data_bit_cnt~3_combout\)) # (!\Main_Demux_1|Calculate_CRC~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Equal25~1_combout\,
	datab => \Main_Demux_1|data_bit_cnt~3_combout\,
	datad => \Main_Demux_1|Calculate_CRC~q\,
	combout => \Main_Demux_1|CRC16_Bit:data_bit_cnt[5]~0_combout\);

-- Location: LCCOMB_X28_Y31_N4
\Main_Demux_1|data_bit_cnt~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|data_bit_cnt~6_combout\ = (\Main_Demux_1|Add6~0_combout\ & ((\Main_Demux_1|Add6~10_combout\) # ((\Main_Demux_1|data_bit_cnt~1_combout\ & \Main_Demux_1|CRC16_Bit:data_bit_cnt[5]~0_combout\)))) # (!\Main_Demux_1|Add6~0_combout\ & 
-- (\Main_Demux_1|data_bit_cnt~1_combout\ & (\Main_Demux_1|CRC16_Bit:data_bit_cnt[5]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Add6~0_combout\,
	datab => \Main_Demux_1|data_bit_cnt~1_combout\,
	datac => \Main_Demux_1|CRC16_Bit:data_bit_cnt[5]~0_combout\,
	datad => \Main_Demux_1|Add6~10_combout\,
	combout => \Main_Demux_1|data_bit_cnt~6_combout\);

-- Location: FF_X28_Y31_N5
\Main_Demux_1|CRC16_Bit:data_bit_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|data_bit_cnt~6_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRC16_Bit:data_bit_cnt[0]~q\);

-- Location: LCCOMB_X28_Y31_N0
\Main_Demux_1|crc_data_bit~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|crc_data_bit~0_combout\ = \Main_Demux_1|CRC16_Bit:data_bit_cnt[4]~q\ $ (((!\Main_Demux_1|CRC16_Bit:data_bit_cnt[1]~q\ & (!\Main_Demux_1|CRC16_Bit:data_bit_cnt[2]~q\ & !\Main_Demux_1|CRC16_Bit:data_bit_cnt[3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|CRC16_Bit:data_bit_cnt[4]~q\,
	datab => \Main_Demux_1|CRC16_Bit:data_bit_cnt[1]~q\,
	datac => \Main_Demux_1|CRC16_Bit:data_bit_cnt[2]~q\,
	datad => \Main_Demux_1|CRC16_Bit:data_bit_cnt[3]~q\,
	combout => \Main_Demux_1|crc_data_bit~0_combout\);

-- Location: LCCOMB_X29_Y31_N16
\Main_Demux_1|crc_data_bit~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|crc_data_bit~1_combout\ = (!\Main_Demux_1|CRC16_Bit:data_bit_cnt[5]~q\ & (!\Main_Demux_1|CRC_out~q\ & \Main_Demux_1|Calculate_CRC~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|CRC16_Bit:data_bit_cnt[5]~q\,
	datac => \Main_Demux_1|CRC_out~q\,
	datad => \Main_Demux_1|Calculate_CRC~q\,
	combout => \Main_Demux_1|crc_data_bit~1_combout\);

-- Location: LCCOMB_X29_Y31_N26
\Main_Demux_1|crc_data_bit~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|crc_data_bit~2_combout\ = (\Main_Demux_1|crc_data_bit~q\ & ((\Main_Demux_1|CRC16_Bit:data_bit_cnt[0]~q\) # ((\Main_Demux_1|crc_data_bit~0_combout\) # (!\Main_Demux_1|crc_data_bit~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|crc_data_bit~q\,
	datab => \Main_Demux_1|CRC16_Bit:data_bit_cnt[0]~q\,
	datac => \Main_Demux_1|crc_data_bit~0_combout\,
	datad => \Main_Demux_1|crc_data_bit~1_combout\,
	combout => \Main_Demux_1|crc_data_bit~2_combout\);

-- Location: LCCOMB_X29_Y31_N10
\Main_Demux_1|crc_data_bit~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|crc_data_bit~3_combout\ = (\Main_Demux_1|crc_data_bit~2_combout\) # ((\Main_Demux_1|crc_data_bit~1_combout\ & (!\Main_Demux_1|CRC16_Bit:data_bit_cnt[4]~q\ & \Main_Demux_1|CRC16_Bit:data_bit_cnt[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|crc_data_bit~2_combout\,
	datab => \Main_Demux_1|crc_data_bit~1_combout\,
	datac => \Main_Demux_1|CRC16_Bit:data_bit_cnt[4]~q\,
	datad => \Main_Demux_1|CRC16_Bit:data_bit_cnt[0]~q\,
	combout => \Main_Demux_1|crc_data_bit~3_combout\);

-- Location: FF_X29_Y31_N11
\Main_Demux_1|crc_data_bit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|crc_data_bit~3_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|crc_data_bit~q\);

-- Location: LCCOMB_X29_Y31_N30
\Main_Demux_1|CRCIn_Bit~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|CRCIn_Bit~0_combout\ = (\Main_Demux_1|CRC16_Bit:data_bit_cnt[5]~q\) # ((\Main_Demux_1|CRC16_Bit:data_bit_cnt[4]~q\) # (\Main_Demux_1|CRC16_Bit:data_bit_cnt[0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|CRC16_Bit:data_bit_cnt[5]~q\,
	datac => \Main_Demux_1|CRC16_Bit:data_bit_cnt[4]~q\,
	datad => \Main_Demux_1|CRC16_Bit:data_bit_cnt[0]~q\,
	combout => \Main_Demux_1|CRCIn_Bit~0_combout\);

-- Location: LCCOMB_X30_Y28_N10
\Main_Demux_1|CRCIn_Bit~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|CRCIn_Bit~3_combout\ = (\Main_Demux_1|CRC16_Bit:data_bit_cnt[3]~q\ & ((\Main_Demux_1|CRC_In\(4)) # ((\Main_Demux_1|CRC16_Bit:data_bit_cnt[2]~q\)))) # (!\Main_Demux_1|CRC16_Bit:data_bit_cnt[3]~q\ & (((\Main_Demux_1|CRC_In\(0) & 
-- !\Main_Demux_1|CRC16_Bit:data_bit_cnt[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|CRC_In\(4),
	datab => \Main_Demux_1|CRC16_Bit:data_bit_cnt[3]~q\,
	datac => \Main_Demux_1|CRC_In\(0),
	datad => \Main_Demux_1|CRC16_Bit:data_bit_cnt[2]~q\,
	combout => \Main_Demux_1|CRCIn_Bit~3_combout\);

-- Location: LCCOMB_X30_Y28_N24
\Main_Demux_1|CRCIn_Bit~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|CRCIn_Bit~4_combout\ = (\Main_Demux_1|CRC16_Bit:data_bit_cnt[2]~q\ & ((\Main_Demux_1|CRCIn_Bit~3_combout\ & (\Main_Demux_1|CRC_In\(6))) # (!\Main_Demux_1|CRCIn_Bit~3_combout\ & ((\Main_Demux_1|CRC_In\(2)))))) # 
-- (!\Main_Demux_1|CRC16_Bit:data_bit_cnt[2]~q\ & (((\Main_Demux_1|CRCIn_Bit~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|CRC16_Bit:data_bit_cnt[2]~q\,
	datab => \Main_Demux_1|CRC_In\(6),
	datac => \Main_Demux_1|CRC_In\(2),
	datad => \Main_Demux_1|CRCIn_Bit~3_combout\,
	combout => \Main_Demux_1|CRCIn_Bit~4_combout\);

-- Location: LCCOMB_X30_Y28_N2
\Main_Demux_1|CRCIn_Bit~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|CRCIn_Bit~1_combout\ = (\Main_Demux_1|CRC16_Bit:data_bit_cnt[3]~q\ & (((\Main_Demux_1|CRC16_Bit:data_bit_cnt[2]~q\)))) # (!\Main_Demux_1|CRC16_Bit:data_bit_cnt[3]~q\ & ((\Main_Demux_1|CRC16_Bit:data_bit_cnt[2]~q\ & 
-- (\Main_Demux_1|CRC_In\(3))) # (!\Main_Demux_1|CRC16_Bit:data_bit_cnt[2]~q\ & ((\Main_Demux_1|CRC_In\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|CRC_In\(3),
	datab => \Main_Demux_1|CRC16_Bit:data_bit_cnt[3]~q\,
	datac => \Main_Demux_1|CRC_In\(1),
	datad => \Main_Demux_1|CRC16_Bit:data_bit_cnt[2]~q\,
	combout => \Main_Demux_1|CRCIn_Bit~1_combout\);

-- Location: LCCOMB_X30_Y28_N16
\Main_Demux_1|CRCIn_Bit~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|CRCIn_Bit~2_combout\ = (\Main_Demux_1|CRC16_Bit:data_bit_cnt[3]~q\ & ((\Main_Demux_1|CRCIn_Bit~1_combout\ & ((\Main_Demux_1|CRC_In\(7)))) # (!\Main_Demux_1|CRCIn_Bit~1_combout\ & (\Main_Demux_1|CRC_In\(5))))) # 
-- (!\Main_Demux_1|CRC16_Bit:data_bit_cnt[3]~q\ & (((\Main_Demux_1|CRCIn_Bit~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|CRC_In\(5),
	datab => \Main_Demux_1|CRC16_Bit:data_bit_cnt[3]~q\,
	datac => \Main_Demux_1|CRC_In\(7),
	datad => \Main_Demux_1|CRCIn_Bit~1_combout\,
	combout => \Main_Demux_1|CRCIn_Bit~2_combout\);

-- Location: LCCOMB_X30_Y28_N30
\Main_Demux_1|CRCIn_Bit~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|CRCIn_Bit~5_combout\ = (\Main_Demux_1|CRC16_Bit:data_bit_cnt[1]~q\ & ((\Main_Demux_1|CRCIn_Bit~2_combout\))) # (!\Main_Demux_1|CRC16_Bit:data_bit_cnt[1]~q\ & (\Main_Demux_1|CRCIn_Bit~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|CRC16_Bit:data_bit_cnt[1]~q\,
	datab => \Main_Demux_1|CRCIn_Bit~4_combout\,
	datad => \Main_Demux_1|CRCIn_Bit~2_combout\,
	combout => \Main_Demux_1|CRCIn_Bit~5_combout\);

-- Location: LCCOMB_X29_Y31_N6
\Main_Demux_1|CRCIn_Bit~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|CRCIn_Bit~6_combout\ = (\Main_Demux_1|CRCIn_Bit~0_combout\ & (((\Main_Demux_1|CRCIn_Bit~q\)))) # (!\Main_Demux_1|CRCIn_Bit~0_combout\ & ((\Main_Demux_1|Calculate_CRC~q\ & (\Main_Demux_1|CRCIn_Bit~5_combout\)) # 
-- (!\Main_Demux_1|Calculate_CRC~q\ & ((\Main_Demux_1|CRCIn_Bit~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|CRCIn_Bit~0_combout\,
	datab => \Main_Demux_1|Calculate_CRC~q\,
	datac => \Main_Demux_1|CRCIn_Bit~5_combout\,
	datad => \Main_Demux_1|CRCIn_Bit~q\,
	combout => \Main_Demux_1|CRCIn_Bit~6_combout\);

-- Location: LCCOMB_X29_Y31_N12
\Main_Demux_1|CRCIn_Bit~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|CRCIn_Bit~7_combout\ = (\Main_Demux_1|Calculate_CRC~q\ & ((\Main_Demux_1|CRC_out~q\ & (\Main_Demux_1|CRC_In\(0))) # (!\Main_Demux_1|CRC_out~q\ & ((\Main_Demux_1|CRCIn_Bit~6_combout\))))) # (!\Main_Demux_1|Calculate_CRC~q\ & 
-- (((\Main_Demux_1|CRCIn_Bit~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|CRC_In\(0),
	datab => \Main_Demux_1|Calculate_CRC~q\,
	datac => \Main_Demux_1|CRC_out~q\,
	datad => \Main_Demux_1|CRCIn_Bit~6_combout\,
	combout => \Main_Demux_1|CRCIn_Bit~7_combout\);

-- Location: FF_X29_Y31_N13
\Main_Demux_1|CRCIn_Bit\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|CRCIn_Bit~7_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRCIn_Bit~q\);

-- Location: LCCOMB_X30_Y31_N30
\Main_Demux_1|CRX~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|CRX~13_combout\ = (\Main_Demux_1|crc_data_bit~q\ & (\Main_Demux_1|CRCIn_Bit~q\ $ (\Main_Demux_1|CRX\(11) $ (!\Main_Demux_1|CRX\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|crc_data_bit~q\,
	datab => \Main_Demux_1|CRCIn_Bit~q\,
	datac => \Main_Demux_1|CRX\(11),
	datad => \Main_Demux_1|CRX\(15),
	combout => \Main_Demux_1|CRX~13_combout\);

-- Location: LCCOMB_X28_Y32_N26
\Main_Demux_1|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector23~0_combout\ = (!\Main_Demux_1|cmd_state.Wait_Idle~q\ & (\Main_Demux_1|cmd_state.idle~q\ & (!\Main_Demux_1|cmd_state.Length~q\ & !\Main_Demux_1|cmd_state.get_Mode~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|cmd_state.Wait_Idle~q\,
	datab => \Main_Demux_1|cmd_state.idle~q\,
	datac => \Main_Demux_1|cmd_state.Length~q\,
	datad => \Main_Demux_1|cmd_state.get_Mode~q\,
	combout => \Main_Demux_1|Selector23~0_combout\);

-- Location: LCCOMB_X31_Y30_N26
\Main_Demux_1|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector22~0_combout\ = (\Main_Demux_1|decode_cmd:got_byte_cnt[3]~q\) # (((!\Main_Demux_1|decode_cmd:got_byte_cnt[1]~q\ & !\Main_Demux_1|decode_cmd:got_byte_cnt[0]~q\)) # (!\Main_Demux_1|Equal27~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|decode_cmd:got_byte_cnt[1]~q\,
	datab => \Main_Demux_1|decode_cmd:got_byte_cnt[3]~q\,
	datac => \Main_Demux_1|decode_cmd:got_byte_cnt[0]~q\,
	datad => \Main_Demux_1|Equal27~0_combout\,
	combout => \Main_Demux_1|Selector22~0_combout\);

-- Location: LCCOMB_X28_Y32_N30
\Main_Demux_1|Selector23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector23~1_combout\ = (\Main_Demux_1|cmd_state.Header_Check~q\ & (((\Main_Demux_1|CRC_reset~q\) # (!\Main_Demux_1|Selector22~0_combout\)))) # (!\Main_Demux_1|cmd_state.Header_Check~q\ & (\Main_Demux_1|Selector23~0_combout\ & 
-- (\Main_Demux_1|CRC_reset~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Selector23~0_combout\,
	datab => \Main_Demux_1|cmd_state.Header_Check~q\,
	datac => \Main_Demux_1|CRC_reset~q\,
	datad => \Main_Demux_1|Selector22~0_combout\,
	combout => \Main_Demux_1|Selector23~1_combout\);

-- Location: FF_X28_Y32_N31
\Main_Demux_1|CRC_reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Selector23~1_combout\,
	ena => \RST_I_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRC_reset~q\);

-- Location: LCCOMB_X29_Y31_N0
\Main_Demux_1|CRX[12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|CRX[12]~1_combout\ = (\Main_Demux_1|CRC_reset~q\) # (\Main_Demux_1|crc_data_bit~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Main_Demux_1|CRC_reset~q\,
	datad => \Main_Demux_1|crc_data_bit~q\,
	combout => \Main_Demux_1|CRX[12]~1_combout\);

-- Location: FF_X30_Y31_N31
\Main_Demux_1|CRX[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|CRX~13_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|CRX[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRX\(12));

-- Location: LCCOMB_X30_Y31_N10
\Main_Demux_1|CRX~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|CRX~14_combout\ = (\Main_Demux_1|crc_data_bit~q\ & \Main_Demux_1|CRX\(12))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|crc_data_bit~q\,
	datac => \Main_Demux_1|CRX\(12),
	combout => \Main_Demux_1|CRX~14_combout\);

-- Location: FF_X30_Y31_N11
\Main_Demux_1|CRX[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|CRX~14_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|CRX[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRX\(13));

-- Location: LCCOMB_X30_Y31_N22
\Main_Demux_1|CRX~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|CRX~15_combout\ = (\Main_Demux_1|crc_data_bit~q\ & \Main_Demux_1|CRX\(13))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|crc_data_bit~q\,
	datad => \Main_Demux_1|CRX\(13),
	combout => \Main_Demux_1|CRX~15_combout\);

-- Location: FF_X30_Y31_N23
\Main_Demux_1|CRX[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|CRX~15_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|CRX[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRX\(14));

-- Location: LCCOMB_X30_Y31_N6
\Main_Demux_1|CRX~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|CRX~16_combout\ = (\Main_Demux_1|crc_data_bit~q\ & \Main_Demux_1|CRX\(14))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|crc_data_bit~q\,
	datac => \Main_Demux_1|CRX\(14),
	combout => \Main_Demux_1|CRX~16_combout\);

-- Location: FF_X30_Y31_N7
\Main_Demux_1|CRX[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|CRX~16_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|CRX[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRX\(15));

-- Location: LCCOMB_X31_Y31_N22
\Main_Demux_1|CRX~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|CRX~0_combout\ = (\Main_Demux_1|crc_data_bit~q\ & (\Main_Demux_1|CRCIn_Bit~q\ $ (\Main_Demux_1|CRX\(15))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|crc_data_bit~q\,
	datab => \Main_Demux_1|CRCIn_Bit~q\,
	datad => \Main_Demux_1|CRX\(15),
	combout => \Main_Demux_1|CRX~0_combout\);

-- Location: LCCOMB_X32_Y31_N24
\Main_Demux_1|CRX[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|CRX[0]~feeder_combout\ = \Main_Demux_1|CRX~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRX~0_combout\,
	combout => \Main_Demux_1|CRX[0]~feeder_combout\);

-- Location: FF_X32_Y31_N25
\Main_Demux_1|CRX[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|CRX[0]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|CRX[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRX\(0));

-- Location: LCCOMB_X32_Y31_N22
\Main_Demux_1|CRX~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|CRX~2_combout\ = (\Main_Demux_1|crc_data_bit~q\ & \Main_Demux_1|CRX\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|crc_data_bit~q\,
	datad => \Main_Demux_1|CRX\(0),
	combout => \Main_Demux_1|CRX~2_combout\);

-- Location: FF_X32_Y31_N23
\Main_Demux_1|CRX[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|CRX~2_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|CRX[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRX\(1));

-- Location: LCCOMB_X31_Y31_N4
\Main_Demux_1|CRX~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|CRX~3_combout\ = (\Main_Demux_1|crc_data_bit~q\ & \Main_Demux_1|CRX\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|crc_data_bit~q\,
	datad => \Main_Demux_1|CRX\(1),
	combout => \Main_Demux_1|CRX~3_combout\);

-- Location: FF_X31_Y31_N5
\Main_Demux_1|CRX[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|CRX~3_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|CRX[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRX\(2));

-- Location: LCCOMB_X31_Y31_N28
\Main_Demux_1|CRX~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|CRX~4_combout\ = (\Main_Demux_1|crc_data_bit~q\ & \Main_Demux_1|CRX\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|crc_data_bit~q\,
	datac => \Main_Demux_1|CRX\(2),
	combout => \Main_Demux_1|CRX~4_combout\);

-- Location: FF_X31_Y31_N29
\Main_Demux_1|CRX[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|CRX~4_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|CRX[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRX\(3));

-- Location: LCCOMB_X31_Y31_N16
\Main_Demux_1|CRX~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|CRX~5_combout\ = (\Main_Demux_1|crc_data_bit~q\ & \Main_Demux_1|CRX\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|crc_data_bit~q\,
	datad => \Main_Demux_1|CRX\(3),
	combout => \Main_Demux_1|CRX~5_combout\);

-- Location: FF_X31_Y31_N17
\Main_Demux_1|CRX[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|CRX~5_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|CRX[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRX\(4));

-- Location: LCCOMB_X31_Y31_N20
\Main_Demux_1|CRX~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|CRX~6_combout\ = (\Main_Demux_1|crc_data_bit~q\ & (\Main_Demux_1|CRCIn_Bit~q\ $ (\Main_Demux_1|CRX\(15) $ (!\Main_Demux_1|CRX\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|crc_data_bit~q\,
	datab => \Main_Demux_1|CRCIn_Bit~q\,
	datac => \Main_Demux_1|CRX\(15),
	datad => \Main_Demux_1|CRX\(4),
	combout => \Main_Demux_1|CRX~6_combout\);

-- Location: FF_X31_Y31_N21
\Main_Demux_1|CRX[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|CRX~6_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|CRX[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRX\(5));

-- Location: LCCOMB_X31_Y31_N0
\Main_Demux_1|CRX~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|CRX~7_combout\ = (\Main_Demux_1|crc_data_bit~q\ & \Main_Demux_1|CRX\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|crc_data_bit~q\,
	datad => \Main_Demux_1|CRX\(5),
	combout => \Main_Demux_1|CRX~7_combout\);

-- Location: FF_X31_Y31_N1
\Main_Demux_1|CRX[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|CRX~7_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|CRX[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRX\(6));

-- Location: LCCOMB_X31_Y31_N12
\Main_Demux_1|CRX~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|CRX~8_combout\ = (\Main_Demux_1|crc_data_bit~q\ & \Main_Demux_1|CRX\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|crc_data_bit~q\,
	datad => \Main_Demux_1|CRX\(6),
	combout => \Main_Demux_1|CRX~8_combout\);

-- Location: FF_X31_Y31_N13
\Main_Demux_1|CRX[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|CRX~8_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|CRX[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRX\(7));

-- Location: LCCOMB_X31_Y31_N2
\Main_Demux_1|CRX~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|CRX~9_combout\ = (\Main_Demux_1|crc_data_bit~q\ & \Main_Demux_1|CRX\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|crc_data_bit~q\,
	datad => \Main_Demux_1|CRX\(7),
	combout => \Main_Demux_1|CRX~9_combout\);

-- Location: FF_X31_Y31_N3
\Main_Demux_1|CRX[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|CRX~9_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|CRX[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRX\(8));

-- Location: LCCOMB_X30_Y31_N2
\Main_Demux_1|CRX~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|CRX~10_combout\ = (\Main_Demux_1|crc_data_bit~q\ & \Main_Demux_1|CRX\(8))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|crc_data_bit~q\,
	datad => \Main_Demux_1|CRX\(8),
	combout => \Main_Demux_1|CRX~10_combout\);

-- Location: FF_X30_Y31_N3
\Main_Demux_1|CRX[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|CRX~10_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|CRX[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRX\(9));

-- Location: LCCOMB_X30_Y31_N18
\Main_Demux_1|CRX~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|CRX~12_combout\ = (\Main_Demux_1|crc_data_bit~q\ & \Main_Demux_1|CRX\(9))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|crc_data_bit~q\,
	datad => \Main_Demux_1|CRX\(9),
	combout => \Main_Demux_1|CRX~12_combout\);

-- Location: FF_X30_Y31_N19
\Main_Demux_1|CRX[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|CRX~12_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|CRX[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRX\(10));

-- Location: LCCOMB_X30_Y31_N26
\Main_Demux_1|CRX~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|CRX~11_combout\ = (\Main_Demux_1|crc_data_bit~q\ & \Main_Demux_1|CRX\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|crc_data_bit~q\,
	datad => \Main_Demux_1|CRX\(10),
	combout => \Main_Demux_1|CRX~11_combout\);

-- Location: FF_X30_Y31_N27
\Main_Demux_1|CRX[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|CRX~11_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|CRX[12]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRX\(11));

-- Location: LCCOMB_X30_Y31_N4
\Main_Demux_1|CRC_byte_i[15]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|CRC_byte_i[15]~0_combout\ = (\Main_Demux_1|cmd_state.CRC_check~q\ & \Main_Demux_1|got_byte~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|cmd_state.CRC_check~q\,
	datad => \Main_Demux_1|got_byte~q\,
	combout => \Main_Demux_1|CRC_byte_i[15]~0_combout\);

-- Location: FF_X30_Y31_N21
\Main_Demux_1|CRC_byte_i[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|CRC_In\(5),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|CRC_byte_i[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRC_byte_i\(10));

-- Location: LCCOMB_X30_Y31_N20
\Main_Demux_1|Equal40~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Equal40~6_combout\ = \Main_Demux_1|CRC_byte_i\(10) $ (!\Main_Demux_1|CRX\(10))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Main_Demux_1|CRC_byte_i\(10),
	datad => \Main_Demux_1|CRX\(10),
	combout => \Main_Demux_1|Equal40~6_combout\);

-- Location: FF_X30_Y31_N13
\Main_Demux_1|CRC_byte_i[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|CRC_In\(4),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|CRC_byte_i[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRC_byte_i\(11));

-- Location: FF_X30_Y31_N17
\Main_Demux_1|CRC_byte_i[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|CRC_In\(7),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|CRC_byte_i[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRC_byte_i\(8));

-- Location: FF_X30_Y31_N1
\Main_Demux_1|CRC_byte_i[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|CRC_In\(6),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|CRC_byte_i[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRC_byte_i\(9));

-- Location: LCCOMB_X30_Y31_N16
\Main_Demux_1|Equal40~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Equal40~5_combout\ = (\Main_Demux_1|CRX\(8) & (!\Main_Demux_1|CRC_byte_i\(8) & (\Main_Demux_1|CRX\(9) $ (\Main_Demux_1|CRC_byte_i\(9))))) # (!\Main_Demux_1|CRX\(8) & (\Main_Demux_1|CRC_byte_i\(8) & (\Main_Demux_1|CRX\(9) $ 
-- (\Main_Demux_1|CRC_byte_i\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|CRX\(8),
	datab => \Main_Demux_1|CRX\(9),
	datac => \Main_Demux_1|CRC_byte_i\(8),
	datad => \Main_Demux_1|CRC_byte_i\(9),
	combout => \Main_Demux_1|Equal40~5_combout\);

-- Location: LCCOMB_X30_Y31_N12
\Main_Demux_1|Equal40~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Equal40~7_combout\ = (!\Main_Demux_1|Equal40~6_combout\ & (\Main_Demux_1|Equal40~5_combout\ & (\Main_Demux_1|CRX\(11) $ (\Main_Demux_1|CRC_byte_i\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|CRX\(11),
	datab => \Main_Demux_1|Equal40~6_combout\,
	datac => \Main_Demux_1|CRC_byte_i\(11),
	datad => \Main_Demux_1|Equal40~5_combout\,
	combout => \Main_Demux_1|Equal40~7_combout\);

-- Location: LCCOMB_X30_Y31_N28
\Main_Demux_1|CRC_byte_i[12]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|CRC_byte_i[12]~feeder_combout\ = \Main_Demux_1|CRC_In\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(3),
	combout => \Main_Demux_1|CRC_byte_i[12]~feeder_combout\);

-- Location: FF_X30_Y31_N29
\Main_Demux_1|CRC_byte_i[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|CRC_byte_i[12]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|CRC_byte_i[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRC_byte_i\(12));

-- Location: FF_X30_Y31_N25
\Main_Demux_1|CRC_byte_i[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|CRC_In\(2),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|CRC_byte_i[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRC_byte_i\(13));

-- Location: LCCOMB_X30_Y31_N24
\Main_Demux_1|Equal40~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Equal40~8_combout\ = (\Main_Demux_1|CRX\(12) & (!\Main_Demux_1|CRC_byte_i\(12) & (\Main_Demux_1|CRC_byte_i\(13) $ (\Main_Demux_1|CRX\(13))))) # (!\Main_Demux_1|CRX\(12) & (\Main_Demux_1|CRC_byte_i\(12) & (\Main_Demux_1|CRC_byte_i\(13) $ 
-- (\Main_Demux_1|CRX\(13)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|CRX\(12),
	datab => \Main_Demux_1|CRC_byte_i\(12),
	datac => \Main_Demux_1|CRC_byte_i\(13),
	datad => \Main_Demux_1|CRX\(13),
	combout => \Main_Demux_1|Equal40~8_combout\);

-- Location: FF_X30_Y31_N5
\Main_Demux_1|CRC_byte_i[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|CRC_In\(1),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|CRC_byte_i[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRC_byte_i\(14));

-- Location: FF_X30_Y31_N9
\Main_Demux_1|CRC_byte_i[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|CRC_In\(0),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|CRC_byte_i[15]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRC_byte_i\(15));

-- Location: LCCOMB_X30_Y31_N8
\Main_Demux_1|Equal40~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Equal40~9_combout\ = (\Main_Demux_1|CRX\(14) & (!\Main_Demux_1|CRC_byte_i\(14) & (\Main_Demux_1|CRC_byte_i\(15) $ (\Main_Demux_1|CRX\(15))))) # (!\Main_Demux_1|CRX\(14) & (\Main_Demux_1|CRC_byte_i\(14) & (\Main_Demux_1|CRC_byte_i\(15) $ 
-- (\Main_Demux_1|CRX\(15)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|CRX\(14),
	datab => \Main_Demux_1|CRC_byte_i\(14),
	datac => \Main_Demux_1|CRC_byte_i\(15),
	datad => \Main_Demux_1|CRX\(15),
	combout => \Main_Demux_1|Equal40~9_combout\);

-- Location: FF_X31_Y31_N23
\Main_Demux_1|CRC_byte_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|CRC_In\(4),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Selector45~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRC_byte_i\(3));

-- Location: FF_X31_Y31_N27
\Main_Demux_1|CRC_byte_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|CRC_In\(5),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Selector45~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRC_byte_i\(2));

-- Location: LCCOMB_X31_Y31_N26
\Main_Demux_1|Equal40~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Equal40~1_combout\ = (\Main_Demux_1|CRC_byte_i\(3) & (!\Main_Demux_1|CRX\(3) & (\Main_Demux_1|CRX\(2) $ (\Main_Demux_1|CRC_byte_i\(2))))) # (!\Main_Demux_1|CRC_byte_i\(3) & (\Main_Demux_1|CRX\(3) & (\Main_Demux_1|CRX\(2) $ 
-- (\Main_Demux_1|CRC_byte_i\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|CRC_byte_i\(3),
	datab => \Main_Demux_1|CRX\(2),
	datac => \Main_Demux_1|CRC_byte_i\(2),
	datad => \Main_Demux_1|CRX\(3),
	combout => \Main_Demux_1|Equal40~1_combout\);

-- Location: LCCOMB_X31_Y31_N10
\Main_Demux_1|CRC_byte_i[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|CRC_byte_i[1]~feeder_combout\ = \Main_Demux_1|CRC_In\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(6),
	combout => \Main_Demux_1|CRC_byte_i[1]~feeder_combout\);

-- Location: FF_X31_Y31_N11
\Main_Demux_1|CRC_byte_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|CRC_byte_i[1]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Selector45~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRC_byte_i\(1));

-- Location: FF_X31_Y31_N9
\Main_Demux_1|CRC_byte_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|CRC_In\(7),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Selector45~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRC_byte_i\(0));

-- Location: LCCOMB_X31_Y31_N8
\Main_Demux_1|Equal40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Equal40~0_combout\ = (\Main_Demux_1|CRC_byte_i\(1) & (!\Main_Demux_1|CRX\(1) & (\Main_Demux_1|CRC_byte_i\(0) $ (\Main_Demux_1|CRX\(0))))) # (!\Main_Demux_1|CRC_byte_i\(1) & (\Main_Demux_1|CRX\(1) & (\Main_Demux_1|CRC_byte_i\(0) $ 
-- (\Main_Demux_1|CRX\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|CRC_byte_i\(1),
	datab => \Main_Demux_1|CRX\(1),
	datac => \Main_Demux_1|CRC_byte_i\(0),
	datad => \Main_Demux_1|CRX\(0),
	combout => \Main_Demux_1|Equal40~0_combout\);

-- Location: FF_X31_Y31_N7
\Main_Demux_1|CRC_byte_i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|CRC_In\(2),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Selector45~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRC_byte_i\(5));

-- Location: FF_X31_Y31_N31
\Main_Demux_1|CRC_byte_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|CRC_In\(3),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Selector45~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRC_byte_i\(4));

-- Location: LCCOMB_X31_Y31_N30
\Main_Demux_1|Equal40~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Equal40~2_combout\ = (\Main_Demux_1|CRC_byte_i\(5) & (!\Main_Demux_1|CRX\(5) & (\Main_Demux_1|CRC_byte_i\(4) $ (\Main_Demux_1|CRX\(4))))) # (!\Main_Demux_1|CRC_byte_i\(5) & (\Main_Demux_1|CRX\(5) & (\Main_Demux_1|CRC_byte_i\(4) $ 
-- (\Main_Demux_1|CRX\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|CRC_byte_i\(5),
	datab => \Main_Demux_1|CRX\(5),
	datac => \Main_Demux_1|CRC_byte_i\(4),
	datad => \Main_Demux_1|CRX\(4),
	combout => \Main_Demux_1|Equal40~2_combout\);

-- Location: LCCOMB_X31_Y31_N14
\Main_Demux_1|CRC_byte_i[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|CRC_byte_i[6]~feeder_combout\ = \Main_Demux_1|CRC_In\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(1),
	combout => \Main_Demux_1|CRC_byte_i[6]~feeder_combout\);

-- Location: FF_X31_Y31_N15
\Main_Demux_1|CRC_byte_i[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|CRC_byte_i[6]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Selector45~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRC_byte_i\(6));

-- Location: FF_X31_Y31_N19
\Main_Demux_1|CRC_byte_i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|CRC_In\(0),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Selector45~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|CRC_byte_i\(7));

-- Location: LCCOMB_X31_Y31_N18
\Main_Demux_1|Equal40~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Equal40~3_combout\ = (\Main_Demux_1|CRX\(7) & (!\Main_Demux_1|CRC_byte_i\(7) & (\Main_Demux_1|CRC_byte_i\(6) $ (\Main_Demux_1|CRX\(6))))) # (!\Main_Demux_1|CRX\(7) & (\Main_Demux_1|CRC_byte_i\(7) & (\Main_Demux_1|CRC_byte_i\(6) $ 
-- (\Main_Demux_1|CRX\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|CRX\(7),
	datab => \Main_Demux_1|CRC_byte_i\(6),
	datac => \Main_Demux_1|CRC_byte_i\(7),
	datad => \Main_Demux_1|CRX\(6),
	combout => \Main_Demux_1|Equal40~3_combout\);

-- Location: LCCOMB_X31_Y31_N24
\Main_Demux_1|Equal40~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Equal40~4_combout\ = (\Main_Demux_1|Equal40~1_combout\ & (\Main_Demux_1|Equal40~0_combout\ & (\Main_Demux_1|Equal40~2_combout\ & \Main_Demux_1|Equal40~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Equal40~1_combout\,
	datab => \Main_Demux_1|Equal40~0_combout\,
	datac => \Main_Demux_1|Equal40~2_combout\,
	datad => \Main_Demux_1|Equal40~3_combout\,
	combout => \Main_Demux_1|Equal40~4_combout\);

-- Location: LCCOMB_X30_Y31_N14
\Main_Demux_1|Equal40~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Equal40~10_combout\ = (\Main_Demux_1|Equal40~7_combout\ & (\Main_Demux_1|Equal40~8_combout\ & (\Main_Demux_1|Equal40~9_combout\ & \Main_Demux_1|Equal40~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Equal40~7_combout\,
	datab => \Main_Demux_1|Equal40~8_combout\,
	datac => \Main_Demux_1|Equal40~9_combout\,
	datad => \Main_Demux_1|Equal40~4_combout\,
	combout => \Main_Demux_1|Equal40~10_combout\);

-- Location: FF_X31_Y32_N25
\Main_Demux_1|Mode_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|CRC_In\(6),
	sload => VCC,
	ena => \Main_Demux_1|Mode_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Mode_i\(1));

-- Location: LCCOMB_X31_Y32_N18
\Main_Demux_1|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Mux0~0_combout\ = (\Main_Demux_1|Mode_i\(2)) # ((\Main_Demux_1|Mode_i\(1)) # ((\Main_Demux_1|Mode_i\(4) & \Main_Demux_1|Mode_i\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Mode_i\(4),
	datab => \Main_Demux_1|Mode_i\(0),
	datac => \Main_Demux_1|Mode_i\(2),
	datad => \Main_Demux_1|Mode_i\(1),
	combout => \Main_Demux_1|Mux0~0_combout\);

-- Location: FF_X31_Y32_N13
\Main_Demux_1|Mode_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|CRC_In\(4),
	sload => VCC,
	ena => \Main_Demux_1|Mode_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Mode_i\(3));

-- Location: FF_X31_Y32_N15
\Main_Demux_1|Mode_i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|CRC_In\(2),
	sload => VCC,
	ena => \Main_Demux_1|Mode_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Mode_i\(5));

-- Location: FF_X31_Y32_N29
\Main_Demux_1|Mode_i[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|CRC_In\(1),
	sload => VCC,
	ena => \Main_Demux_1|Mode_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Mode_i\(6));

-- Location: FF_X31_Y32_N3
\Main_Demux_1|Mode_i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|CRC_In\(0),
	sload => VCC,
	ena => \Main_Demux_1|Mode_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Mode_i\(7));

-- Location: LCCOMB_X31_Y32_N28
\Main_Demux_1|Selector30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector30~0_combout\ = (!\Main_Demux_1|Mode_i\(3) & (!\Main_Demux_1|Mode_i\(5) & (!\Main_Demux_1|Mode_i\(6) & \Main_Demux_1|Mode_i\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Mode_i\(3),
	datab => \Main_Demux_1|Mode_i\(5),
	datac => \Main_Demux_1|Mode_i\(6),
	datad => \Main_Demux_1|Mode_i\(7),
	combout => \Main_Demux_1|Selector30~0_combout\);

-- Location: LCCOMB_X30_Y32_N0
\Main_Demux_1|Selector30~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector30~7_combout\ = (\Main_Demux_1|cmd_state.Reset_Trigger~q\) # ((\Main_Demux_1|cmd_state.branch~q\ & ((\Main_Demux_1|Mux0~0_combout\) # (!\Main_Demux_1|Selector30~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|cmd_state.Reset_Trigger~q\,
	datab => \Main_Demux_1|Mux0~0_combout\,
	datac => \Main_Demux_1|cmd_state.branch~q\,
	datad => \Main_Demux_1|Selector30~0_combout\,
	combout => \Main_Demux_1|Selector30~7_combout\);

-- Location: LCCOMB_X29_Y32_N4
\Main_Demux_1|WideOr6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|WideOr6~3_combout\ = (!\Main_Demux_1|cmd_state.CRC_check~q\ & !\Main_Demux_1|cmd_state.Wait_Idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|cmd_state.CRC_check~q\,
	datac => \Main_Demux_1|cmd_state.Wait_Idle~q\,
	combout => \Main_Demux_1|WideOr6~3_combout\);

-- Location: LCCOMB_X29_Y32_N12
\Main_Demux_1|Selector30~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector30~4_combout\ = (!\Main_Demux_1|got_byte~q\ & ((\Main_Demux_1|cmd_state.CRC_check_L~q\) # ((!\Main_Demux_1|Selector30~3_combout\) # (!\Main_Demux_1|WideOr6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|cmd_state.CRC_check_L~q\,
	datab => \Main_Demux_1|WideOr6~3_combout\,
	datac => \Main_Demux_1|Selector30~3_combout\,
	datad => \Main_Demux_1|got_byte~q\,
	combout => \Main_Demux_1|Selector30~4_combout\);

-- Location: LCCOMB_X29_Y32_N10
\Main_Demux_1|Selector30~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector30~5_combout\ = (\Main_Demux_1|Selector46~0_combout\) # ((\Main_Demux_1|Selector42~0_combout\ & ((\Main_Demux_1|Selector42~3_combout\) # (\Main_Demux_1|decode_cmd:got_byte_cnt[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Selector46~0_combout\,
	datab => \Main_Demux_1|Selector42~0_combout\,
	datac => \Main_Demux_1|Selector42~3_combout\,
	datad => \Main_Demux_1|decode_cmd:got_byte_cnt[0]~1_combout\,
	combout => \Main_Demux_1|Selector30~5_combout\);

-- Location: LCCOMB_X29_Y32_N20
\Main_Demux_1|Selector30~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector30~6_combout\ = (\Main_Demux_1|Selector30~4_combout\ & (((\Main_Demux_1|wd_timer~q\)) # (!\Main_Demux_1|cmd_state.idle~q\))) # (!\Main_Demux_1|Selector30~4_combout\ & (\Main_Demux_1|Selector30~5_combout\ & 
-- ((\Main_Demux_1|wd_timer~q\) # (!\Main_Demux_1|cmd_state.idle~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Selector30~4_combout\,
	datab => \Main_Demux_1|cmd_state.idle~q\,
	datac => \Main_Demux_1|wd_timer~q\,
	datad => \Main_Demux_1|Selector30~5_combout\,
	combout => \Main_Demux_1|Selector30~6_combout\);

-- Location: LCCOMB_X29_Y32_N8
\Main_Demux_1|Selector30~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector30~8_combout\ = (!\Main_Demux_1|Selector30~7_combout\ & (!\Main_Demux_1|Selector30~6_combout\ & ((\Main_Demux_1|Equal40~10_combout\) # (!\Main_Demux_1|cmd_state.Set_Active~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Equal40~10_combout\,
	datab => \Main_Demux_1|Selector30~7_combout\,
	datac => \Main_Demux_1|cmd_state.Set_Active~q\,
	datad => \Main_Demux_1|Selector30~6_combout\,
	combout => \Main_Demux_1|Selector30~8_combout\);

-- Location: FF_X29_Y32_N9
\Main_Demux_1|cmd_state.idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Selector30~8_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|cmd_state.idle~q\);

-- Location: LCCOMB_X28_Y32_N12
\Main_Demux_1|Selector22~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector22~1_combout\ = (\Main_Demux_1|cmd_state.Header_Check~q\ & (((\Main_Demux_1|Flag_rec~q\) # (!\Main_Demux_1|Selector22~0_combout\)))) # (!\Main_Demux_1|cmd_state.Header_Check~q\ & (\Main_Demux_1|cmd_state.idle~q\ & 
-- (\Main_Demux_1|Flag_rec~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|cmd_state.Header_Check~q\,
	datab => \Main_Demux_1|cmd_state.idle~q\,
	datac => \Main_Demux_1|Flag_rec~q\,
	datad => \Main_Demux_1|Selector22~0_combout\,
	combout => \Main_Demux_1|Selector22~1_combout\);

-- Location: FF_X28_Y32_N13
\Main_Demux_1|Flag_rec\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Selector22~1_combout\,
	ena => \RST_I_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Flag_rec~q\);

-- Location: LCCOMB_X27_Y29_N0
\Main_Demux_1|watch_dog:cnt[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|watch_dog:cnt[0]~1_combout\ = \Main_Demux_1|watch_dog:cnt[0]~q\ $ (VCC)
-- \Main_Demux_1|watch_dog:cnt[0]~2\ = CARRY(\Main_Demux_1|watch_dog:cnt[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|watch_dog:cnt[0]~q\,
	datad => VCC,
	combout => \Main_Demux_1|watch_dog:cnt[0]~1_combout\,
	cout => \Main_Demux_1|watch_dog:cnt[0]~2\);

-- Location: FF_X27_Y29_N1
\Main_Demux_1|watch_dog:cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|watch_dog:cnt[0]~1_combout\,
	sclr => \Main_Demux_1|watch_dog:Div_cnt[8]~1_combout\,
	ena => \RST_I_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|watch_dog:cnt[0]~q\);

-- Location: LCCOMB_X27_Y29_N2
\Main_Demux_1|watch_dog:cnt[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|watch_dog:cnt[1]~1_combout\ = (\Main_Demux_1|watch_dog:cnt[1]~q\ & (!\Main_Demux_1|watch_dog:cnt[0]~2\)) # (!\Main_Demux_1|watch_dog:cnt[1]~q\ & ((\Main_Demux_1|watch_dog:cnt[0]~2\) # (GND)))
-- \Main_Demux_1|watch_dog:cnt[1]~2\ = CARRY((!\Main_Demux_1|watch_dog:cnt[0]~2\) # (!\Main_Demux_1|watch_dog:cnt[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|watch_dog:cnt[1]~q\,
	datad => VCC,
	cin => \Main_Demux_1|watch_dog:cnt[0]~2\,
	combout => \Main_Demux_1|watch_dog:cnt[1]~1_combout\,
	cout => \Main_Demux_1|watch_dog:cnt[1]~2\);

-- Location: FF_X27_Y29_N3
\Main_Demux_1|watch_dog:cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|watch_dog:cnt[1]~1_combout\,
	sclr => \Main_Demux_1|watch_dog:Div_cnt[8]~1_combout\,
	ena => \RST_I_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|watch_dog:cnt[1]~q\);

-- Location: LCCOMB_X27_Y29_N4
\Main_Demux_1|watch_dog:cnt[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|watch_dog:cnt[2]~1_combout\ = (\Main_Demux_1|watch_dog:cnt[2]~q\ & (\Main_Demux_1|watch_dog:cnt[1]~2\ $ (GND))) # (!\Main_Demux_1|watch_dog:cnt[2]~q\ & (!\Main_Demux_1|watch_dog:cnt[1]~2\ & VCC))
-- \Main_Demux_1|watch_dog:cnt[2]~2\ = CARRY((\Main_Demux_1|watch_dog:cnt[2]~q\ & !\Main_Demux_1|watch_dog:cnt[1]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|watch_dog:cnt[2]~q\,
	datad => VCC,
	cin => \Main_Demux_1|watch_dog:cnt[1]~2\,
	combout => \Main_Demux_1|watch_dog:cnt[2]~1_combout\,
	cout => \Main_Demux_1|watch_dog:cnt[2]~2\);

-- Location: FF_X27_Y29_N5
\Main_Demux_1|watch_dog:cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|watch_dog:cnt[2]~1_combout\,
	sclr => \Main_Demux_1|watch_dog:Div_cnt[8]~1_combout\,
	ena => \RST_I_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|watch_dog:cnt[2]~q\);

-- Location: LCCOMB_X27_Y29_N6
\Main_Demux_1|watch_dog:cnt[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|watch_dog:cnt[3]~1_combout\ = (\Main_Demux_1|watch_dog:cnt[3]~q\ & (!\Main_Demux_1|watch_dog:cnt[2]~2\)) # (!\Main_Demux_1|watch_dog:cnt[3]~q\ & ((\Main_Demux_1|watch_dog:cnt[2]~2\) # (GND)))
-- \Main_Demux_1|watch_dog:cnt[3]~2\ = CARRY((!\Main_Demux_1|watch_dog:cnt[2]~2\) # (!\Main_Demux_1|watch_dog:cnt[3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|watch_dog:cnt[3]~q\,
	datad => VCC,
	cin => \Main_Demux_1|watch_dog:cnt[2]~2\,
	combout => \Main_Demux_1|watch_dog:cnt[3]~1_combout\,
	cout => \Main_Demux_1|watch_dog:cnt[3]~2\);

-- Location: FF_X27_Y29_N7
\Main_Demux_1|watch_dog:cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|watch_dog:cnt[3]~1_combout\,
	sclr => \Main_Demux_1|watch_dog:Div_cnt[8]~1_combout\,
	ena => \RST_I_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|watch_dog:cnt[3]~q\);

-- Location: LCCOMB_X27_Y29_N8
\Main_Demux_1|watch_dog:cnt[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|watch_dog:cnt[4]~1_combout\ = (\Main_Demux_1|watch_dog:cnt[4]~q\ & (\Main_Demux_1|watch_dog:cnt[3]~2\ $ (GND))) # (!\Main_Demux_1|watch_dog:cnt[4]~q\ & (!\Main_Demux_1|watch_dog:cnt[3]~2\ & VCC))
-- \Main_Demux_1|watch_dog:cnt[4]~2\ = CARRY((\Main_Demux_1|watch_dog:cnt[4]~q\ & !\Main_Demux_1|watch_dog:cnt[3]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|watch_dog:cnt[4]~q\,
	datad => VCC,
	cin => \Main_Demux_1|watch_dog:cnt[3]~2\,
	combout => \Main_Demux_1|watch_dog:cnt[4]~1_combout\,
	cout => \Main_Demux_1|watch_dog:cnt[4]~2\);

-- Location: FF_X27_Y29_N9
\Main_Demux_1|watch_dog:cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|watch_dog:cnt[4]~1_combout\,
	sclr => \Main_Demux_1|watch_dog:Div_cnt[8]~1_combout\,
	ena => \RST_I_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|watch_dog:cnt[4]~q\);

-- Location: LCCOMB_X27_Y29_N10
\Main_Demux_1|watch_dog:cnt[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|watch_dog:cnt[5]~1_combout\ = (\Main_Demux_1|watch_dog:cnt[5]~q\ & (!\Main_Demux_1|watch_dog:cnt[4]~2\)) # (!\Main_Demux_1|watch_dog:cnt[5]~q\ & ((\Main_Demux_1|watch_dog:cnt[4]~2\) # (GND)))
-- \Main_Demux_1|watch_dog:cnt[5]~2\ = CARRY((!\Main_Demux_1|watch_dog:cnt[4]~2\) # (!\Main_Demux_1|watch_dog:cnt[5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|watch_dog:cnt[5]~q\,
	datad => VCC,
	cin => \Main_Demux_1|watch_dog:cnt[4]~2\,
	combout => \Main_Demux_1|watch_dog:cnt[5]~1_combout\,
	cout => \Main_Demux_1|watch_dog:cnt[5]~2\);

-- Location: FF_X27_Y29_N11
\Main_Demux_1|watch_dog:cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|watch_dog:cnt[5]~1_combout\,
	sclr => \Main_Demux_1|watch_dog:Div_cnt[8]~1_combout\,
	ena => \RST_I_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|watch_dog:cnt[5]~q\);

-- Location: LCCOMB_X27_Y29_N12
\Main_Demux_1|watch_dog:cnt[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|watch_dog:cnt[6]~1_combout\ = (\Main_Demux_1|watch_dog:cnt[6]~q\ & (\Main_Demux_1|watch_dog:cnt[5]~2\ $ (GND))) # (!\Main_Demux_1|watch_dog:cnt[6]~q\ & (!\Main_Demux_1|watch_dog:cnt[5]~2\ & VCC))
-- \Main_Demux_1|watch_dog:cnt[6]~2\ = CARRY((\Main_Demux_1|watch_dog:cnt[6]~q\ & !\Main_Demux_1|watch_dog:cnt[5]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|watch_dog:cnt[6]~q\,
	datad => VCC,
	cin => \Main_Demux_1|watch_dog:cnt[5]~2\,
	combout => \Main_Demux_1|watch_dog:cnt[6]~1_combout\,
	cout => \Main_Demux_1|watch_dog:cnt[6]~2\);

-- Location: FF_X27_Y29_N13
\Main_Demux_1|watch_dog:cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|watch_dog:cnt[6]~1_combout\,
	sclr => \Main_Demux_1|watch_dog:Div_cnt[8]~1_combout\,
	ena => \RST_I_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|watch_dog:cnt[6]~q\);

-- Location: LCCOMB_X27_Y29_N14
\Main_Demux_1|watch_dog:cnt[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|watch_dog:cnt[7]~1_combout\ = (\Main_Demux_1|watch_dog:cnt[7]~q\ & (!\Main_Demux_1|watch_dog:cnt[6]~2\)) # (!\Main_Demux_1|watch_dog:cnt[7]~q\ & ((\Main_Demux_1|watch_dog:cnt[6]~2\) # (GND)))
-- \Main_Demux_1|watch_dog:cnt[7]~2\ = CARRY((!\Main_Demux_1|watch_dog:cnt[6]~2\) # (!\Main_Demux_1|watch_dog:cnt[7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|watch_dog:cnt[7]~q\,
	datad => VCC,
	cin => \Main_Demux_1|watch_dog:cnt[6]~2\,
	combout => \Main_Demux_1|watch_dog:cnt[7]~1_combout\,
	cout => \Main_Demux_1|watch_dog:cnt[7]~2\);

-- Location: FF_X27_Y29_N15
\Main_Demux_1|watch_dog:cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|watch_dog:cnt[7]~1_combout\,
	sclr => \Main_Demux_1|watch_dog:Div_cnt[8]~1_combout\,
	ena => \RST_I_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|watch_dog:cnt[7]~q\);

-- Location: LCCOMB_X27_Y29_N16
\Main_Demux_1|watch_dog:cnt[8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|watch_dog:cnt[8]~1_combout\ = (\Main_Demux_1|watch_dog:cnt[8]~q\ & (\Main_Demux_1|watch_dog:cnt[7]~2\ $ (GND))) # (!\Main_Demux_1|watch_dog:cnt[8]~q\ & (!\Main_Demux_1|watch_dog:cnt[7]~2\ & VCC))
-- \Main_Demux_1|watch_dog:cnt[8]~2\ = CARRY((\Main_Demux_1|watch_dog:cnt[8]~q\ & !\Main_Demux_1|watch_dog:cnt[7]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|watch_dog:cnt[8]~q\,
	datad => VCC,
	cin => \Main_Demux_1|watch_dog:cnt[7]~2\,
	combout => \Main_Demux_1|watch_dog:cnt[8]~1_combout\,
	cout => \Main_Demux_1|watch_dog:cnt[8]~2\);

-- Location: FF_X27_Y29_N17
\Main_Demux_1|watch_dog:cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|watch_dog:cnt[8]~1_combout\,
	sclr => \Main_Demux_1|watch_dog:Div_cnt[8]~1_combout\,
	ena => \RST_I_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|watch_dog:cnt[8]~q\);

-- Location: LCCOMB_X27_Y29_N18
\Main_Demux_1|watch_dog:cnt[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|watch_dog:cnt[9]~1_combout\ = (\Main_Demux_1|watch_dog:cnt[9]~q\ & (!\Main_Demux_1|watch_dog:cnt[8]~2\)) # (!\Main_Demux_1|watch_dog:cnt[9]~q\ & ((\Main_Demux_1|watch_dog:cnt[8]~2\) # (GND)))
-- \Main_Demux_1|watch_dog:cnt[9]~2\ = CARRY((!\Main_Demux_1|watch_dog:cnt[8]~2\) # (!\Main_Demux_1|watch_dog:cnt[9]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|watch_dog:cnt[9]~q\,
	datad => VCC,
	cin => \Main_Demux_1|watch_dog:cnt[8]~2\,
	combout => \Main_Demux_1|watch_dog:cnt[9]~1_combout\,
	cout => \Main_Demux_1|watch_dog:cnt[9]~2\);

-- Location: FF_X27_Y29_N19
\Main_Demux_1|watch_dog:cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|watch_dog:cnt[9]~1_combout\,
	sclr => \Main_Demux_1|watch_dog:Div_cnt[8]~1_combout\,
	ena => \RST_I_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|watch_dog:cnt[9]~q\);

-- Location: LCCOMB_X27_Y29_N20
\Main_Demux_1|watch_dog:cnt[10]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|watch_dog:cnt[10]~1_combout\ = (\Main_Demux_1|watch_dog:cnt[10]~q\ & (\Main_Demux_1|watch_dog:cnt[9]~2\ $ (GND))) # (!\Main_Demux_1|watch_dog:cnt[10]~q\ & (!\Main_Demux_1|watch_dog:cnt[9]~2\ & VCC))
-- \Main_Demux_1|watch_dog:cnt[10]~2\ = CARRY((\Main_Demux_1|watch_dog:cnt[10]~q\ & !\Main_Demux_1|watch_dog:cnt[9]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|watch_dog:cnt[10]~q\,
	datad => VCC,
	cin => \Main_Demux_1|watch_dog:cnt[9]~2\,
	combout => \Main_Demux_1|watch_dog:cnt[10]~1_combout\,
	cout => \Main_Demux_1|watch_dog:cnt[10]~2\);

-- Location: FF_X27_Y29_N21
\Main_Demux_1|watch_dog:cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|watch_dog:cnt[10]~1_combout\,
	sclr => \Main_Demux_1|watch_dog:Div_cnt[8]~1_combout\,
	ena => \RST_I_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|watch_dog:cnt[10]~q\);

-- Location: LCCOMB_X27_Y29_N22
\Main_Demux_1|watch_dog:cnt[11]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|watch_dog:cnt[11]~1_combout\ = (\Main_Demux_1|watch_dog:cnt[11]~q\ & (!\Main_Demux_1|watch_dog:cnt[10]~2\)) # (!\Main_Demux_1|watch_dog:cnt[11]~q\ & ((\Main_Demux_1|watch_dog:cnt[10]~2\) # (GND)))
-- \Main_Demux_1|watch_dog:cnt[11]~2\ = CARRY((!\Main_Demux_1|watch_dog:cnt[10]~2\) # (!\Main_Demux_1|watch_dog:cnt[11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|watch_dog:cnt[11]~q\,
	datad => VCC,
	cin => \Main_Demux_1|watch_dog:cnt[10]~2\,
	combout => \Main_Demux_1|watch_dog:cnt[11]~1_combout\,
	cout => \Main_Demux_1|watch_dog:cnt[11]~2\);

-- Location: FF_X27_Y29_N23
\Main_Demux_1|watch_dog:cnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|watch_dog:cnt[11]~1_combout\,
	sclr => \Main_Demux_1|watch_dog:Div_cnt[8]~1_combout\,
	ena => \RST_I_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|watch_dog:cnt[11]~q\);

-- Location: LCCOMB_X26_Y29_N6
\Main_Demux_1|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Equal3~0_combout\ = (((!\Main_Demux_1|watch_dog:cnt[9]~q\) # (!\Main_Demux_1|watch_dog:cnt[10]~q\)) # (!\Main_Demux_1|watch_dog:cnt[5]~q\)) # (!\Main_Demux_1|watch_dog:cnt[11]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|watch_dog:cnt[11]~q\,
	datab => \Main_Demux_1|watch_dog:cnt[5]~q\,
	datac => \Main_Demux_1|watch_dog:cnt[10]~q\,
	datad => \Main_Demux_1|watch_dog:cnt[9]~q\,
	combout => \Main_Demux_1|Equal3~0_combout\);

-- Location: LCCOMB_X27_Y29_N24
\Main_Demux_1|watch_dog:cnt[12]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|watch_dog:cnt[12]~1_combout\ = (\Main_Demux_1|watch_dog:cnt[12]~q\ & (\Main_Demux_1|watch_dog:cnt[11]~2\ $ (GND))) # (!\Main_Demux_1|watch_dog:cnt[12]~q\ & (!\Main_Demux_1|watch_dog:cnt[11]~2\ & VCC))
-- \Main_Demux_1|watch_dog:cnt[12]~2\ = CARRY((\Main_Demux_1|watch_dog:cnt[12]~q\ & !\Main_Demux_1|watch_dog:cnt[11]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|watch_dog:cnt[12]~q\,
	datad => VCC,
	cin => \Main_Demux_1|watch_dog:cnt[11]~2\,
	combout => \Main_Demux_1|watch_dog:cnt[12]~1_combout\,
	cout => \Main_Demux_1|watch_dog:cnt[12]~2\);

-- Location: FF_X27_Y29_N25
\Main_Demux_1|watch_dog:cnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|watch_dog:cnt[12]~1_combout\,
	sclr => \Main_Demux_1|watch_dog:Div_cnt[8]~1_combout\,
	ena => \RST_I_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|watch_dog:cnt[12]~q\);

-- Location: LCCOMB_X27_Y29_N26
\Main_Demux_1|watch_dog:cnt[13]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|watch_dog:cnt[13]~1_combout\ = (\Main_Demux_1|watch_dog:cnt[13]~q\ & (!\Main_Demux_1|watch_dog:cnt[12]~2\)) # (!\Main_Demux_1|watch_dog:cnt[13]~q\ & ((\Main_Demux_1|watch_dog:cnt[12]~2\) # (GND)))
-- \Main_Demux_1|watch_dog:cnt[13]~2\ = CARRY((!\Main_Demux_1|watch_dog:cnt[12]~2\) # (!\Main_Demux_1|watch_dog:cnt[13]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|watch_dog:cnt[13]~q\,
	datad => VCC,
	cin => \Main_Demux_1|watch_dog:cnt[12]~2\,
	combout => \Main_Demux_1|watch_dog:cnt[13]~1_combout\,
	cout => \Main_Demux_1|watch_dog:cnt[13]~2\);

-- Location: FF_X27_Y29_N27
\Main_Demux_1|watch_dog:cnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|watch_dog:cnt[13]~1_combout\,
	sclr => \Main_Demux_1|watch_dog:Div_cnt[8]~1_combout\,
	ena => \RST_I_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|watch_dog:cnt[13]~q\);

-- Location: LCCOMB_X27_Y29_N28
\Main_Demux_1|watch_dog:cnt[14]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|watch_dog:cnt[14]~1_combout\ = \Main_Demux_1|watch_dog:cnt[13]~2\ $ (!\Main_Demux_1|watch_dog:cnt[14]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|watch_dog:cnt[14]~q\,
	cin => \Main_Demux_1|watch_dog:cnt[13]~2\,
	combout => \Main_Demux_1|watch_dog:cnt[14]~1_combout\);

-- Location: FF_X27_Y29_N29
\Main_Demux_1|watch_dog:cnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|watch_dog:cnt[14]~1_combout\,
	sclr => \Main_Demux_1|watch_dog:Div_cnt[8]~1_combout\,
	ena => \RST_I_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|watch_dog:cnt[14]~q\);

-- Location: LCCOMB_X28_Y29_N8
\Main_Demux_1|watch_dog~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|watch_dog~1_combout\ = (!\Main_Demux_1|watch_dog:cnt[7]~q\ & (!\Main_Demux_1|watch_dog:cnt[4]~q\ & (!\Main_Demux_1|watch_dog:cnt[8]~q\ & !\Main_Demux_1|watch_dog:cnt[6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|watch_dog:cnt[7]~q\,
	datab => \Main_Demux_1|watch_dog:cnt[4]~q\,
	datac => \Main_Demux_1|watch_dog:cnt[8]~q\,
	datad => \Main_Demux_1|watch_dog:cnt[6]~q\,
	combout => \Main_Demux_1|watch_dog~1_combout\);

-- Location: LCCOMB_X27_Y29_N30
\Main_Demux_1|watch_dog~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|watch_dog~0_combout\ = (!\Main_Demux_1|watch_dog:cnt[3]~q\ & (!\Main_Demux_1|watch_dog:cnt[1]~q\ & (!\Main_Demux_1|watch_dog:cnt[2]~q\ & !\Main_Demux_1|watch_dog:cnt[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|watch_dog:cnt[3]~q\,
	datab => \Main_Demux_1|watch_dog:cnt[1]~q\,
	datac => \Main_Demux_1|watch_dog:cnt[2]~q\,
	datad => \Main_Demux_1|watch_dog:cnt[0]~q\,
	combout => \Main_Demux_1|watch_dog~0_combout\);

-- Location: LCCOMB_X28_Y29_N6
\Main_Demux_1|watch_dog~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|watch_dog~2_combout\ = (!\Main_Demux_1|watch_dog:cnt[13]~q\ & (!\Main_Demux_1|watch_dog:cnt[12]~q\ & (\Main_Demux_1|watch_dog~1_combout\ & \Main_Demux_1|watch_dog~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|watch_dog:cnt[13]~q\,
	datab => \Main_Demux_1|watch_dog:cnt[12]~q\,
	datac => \Main_Demux_1|watch_dog~1_combout\,
	datad => \Main_Demux_1|watch_dog~0_combout\,
	combout => \Main_Demux_1|watch_dog~2_combout\);

-- Location: LCCOMB_X28_Y29_N10
\Main_Demux_1|watch_dog:Div_cnt[8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|watch_dog:Div_cnt[8]~1_combout\ = ((!\Main_Demux_1|Equal3~0_combout\ & (\Main_Demux_1|watch_dog:cnt[14]~q\ & \Main_Demux_1|watch_dog~2_combout\))) # (!\Main_Demux_1|Flag_rec~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Equal3~0_combout\,
	datab => \Main_Demux_1|watch_dog:cnt[14]~q\,
	datac => \Main_Demux_1|Flag_rec~q\,
	datad => \Main_Demux_1|watch_dog~2_combout\,
	combout => \Main_Demux_1|watch_dog:Div_cnt[8]~1_combout\);

-- Location: LCCOMB_X28_Y29_N2
\Main_Demux_1|watch_dog:Div_cnt[8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|watch_dog:Div_cnt[8]~2_combout\ = (\RST_I_i~q\ & \Main_Demux_1|watch_dog:Div_cnt[8]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \RST_I_i~q\,
	datad => \Main_Demux_1|watch_dog:Div_cnt[8]~1_combout\,
	combout => \Main_Demux_1|watch_dog:Div_cnt[8]~2_combout\);

-- Location: FF_X28_Y29_N13
\Main_Demux_1|watch_dog:Div_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|watch_dog:Div_cnt[0]~1_combout\,
	sclr => \Main_Demux_1|ALT_INV_Flag_rec~q\,
	ena => \Main_Demux_1|watch_dog:Div_cnt[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|watch_dog:Div_cnt[0]~q\);

-- Location: LCCOMB_X28_Y29_N14
\Main_Demux_1|watch_dog:Div_cnt[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|watch_dog:Div_cnt[1]~1_combout\ = (\Main_Demux_1|watch_dog:Div_cnt[1]~q\ & (!\Main_Demux_1|watch_dog:Div_cnt[0]~2\)) # (!\Main_Demux_1|watch_dog:Div_cnt[1]~q\ & ((\Main_Demux_1|watch_dog:Div_cnt[0]~2\) # (GND)))
-- \Main_Demux_1|watch_dog:Div_cnt[1]~2\ = CARRY((!\Main_Demux_1|watch_dog:Div_cnt[0]~2\) # (!\Main_Demux_1|watch_dog:Div_cnt[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|watch_dog:Div_cnt[1]~q\,
	datad => VCC,
	cin => \Main_Demux_1|watch_dog:Div_cnt[0]~2\,
	combout => \Main_Demux_1|watch_dog:Div_cnt[1]~1_combout\,
	cout => \Main_Demux_1|watch_dog:Div_cnt[1]~2\);

-- Location: FF_X28_Y29_N15
\Main_Demux_1|watch_dog:Div_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|watch_dog:Div_cnt[1]~1_combout\,
	sclr => \Main_Demux_1|ALT_INV_Flag_rec~q\,
	ena => \Main_Demux_1|watch_dog:Div_cnt[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|watch_dog:Div_cnt[1]~q\);

-- Location: LCCOMB_X28_Y29_N16
\Main_Demux_1|watch_dog:Div_cnt[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|watch_dog:Div_cnt[2]~1_combout\ = (\Main_Demux_1|watch_dog:Div_cnt[2]~q\ & (\Main_Demux_1|watch_dog:Div_cnt[1]~2\ $ (GND))) # (!\Main_Demux_1|watch_dog:Div_cnt[2]~q\ & (!\Main_Demux_1|watch_dog:Div_cnt[1]~2\ & VCC))
-- \Main_Demux_1|watch_dog:Div_cnt[2]~2\ = CARRY((\Main_Demux_1|watch_dog:Div_cnt[2]~q\ & !\Main_Demux_1|watch_dog:Div_cnt[1]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|watch_dog:Div_cnt[2]~q\,
	datad => VCC,
	cin => \Main_Demux_1|watch_dog:Div_cnt[1]~2\,
	combout => \Main_Demux_1|watch_dog:Div_cnt[2]~1_combout\,
	cout => \Main_Demux_1|watch_dog:Div_cnt[2]~2\);

-- Location: FF_X28_Y29_N17
\Main_Demux_1|watch_dog:Div_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|watch_dog:Div_cnt[2]~1_combout\,
	sclr => \Main_Demux_1|ALT_INV_Flag_rec~q\,
	ena => \Main_Demux_1|watch_dog:Div_cnt[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|watch_dog:Div_cnt[2]~q\);

-- Location: LCCOMB_X28_Y29_N18
\Main_Demux_1|watch_dog:Div_cnt[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|watch_dog:Div_cnt[3]~1_combout\ = (\Main_Demux_1|watch_dog:Div_cnt[3]~q\ & (!\Main_Demux_1|watch_dog:Div_cnt[2]~2\)) # (!\Main_Demux_1|watch_dog:Div_cnt[3]~q\ & ((\Main_Demux_1|watch_dog:Div_cnt[2]~2\) # (GND)))
-- \Main_Demux_1|watch_dog:Div_cnt[3]~2\ = CARRY((!\Main_Demux_1|watch_dog:Div_cnt[2]~2\) # (!\Main_Demux_1|watch_dog:Div_cnt[3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|watch_dog:Div_cnt[3]~q\,
	datad => VCC,
	cin => \Main_Demux_1|watch_dog:Div_cnt[2]~2\,
	combout => \Main_Demux_1|watch_dog:Div_cnt[3]~1_combout\,
	cout => \Main_Demux_1|watch_dog:Div_cnt[3]~2\);

-- Location: FF_X28_Y29_N19
\Main_Demux_1|watch_dog:Div_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|watch_dog:Div_cnt[3]~1_combout\,
	sclr => \Main_Demux_1|ALT_INV_Flag_rec~q\,
	ena => \Main_Demux_1|watch_dog:Div_cnt[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|watch_dog:Div_cnt[3]~q\);

-- Location: LCCOMB_X28_Y29_N0
\Main_Demux_1|watch_dog~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|watch_dog~3_combout\ = (!\Main_Demux_1|watch_dog:Div_cnt[0]~q\ & (!\Main_Demux_1|watch_dog:Div_cnt[3]~q\ & (!\Main_Demux_1|watch_dog:Div_cnt[1]~q\ & !\Main_Demux_1|watch_dog:Div_cnt[2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|watch_dog:Div_cnt[0]~q\,
	datab => \Main_Demux_1|watch_dog:Div_cnt[3]~q\,
	datac => \Main_Demux_1|watch_dog:Div_cnt[1]~q\,
	datad => \Main_Demux_1|watch_dog:Div_cnt[2]~q\,
	combout => \Main_Demux_1|watch_dog~3_combout\);

-- Location: LCCOMB_X28_Y29_N20
\Main_Demux_1|watch_dog:Div_cnt[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|watch_dog:Div_cnt[4]~1_combout\ = (\Main_Demux_1|watch_dog:Div_cnt[4]~q\ & (\Main_Demux_1|watch_dog:Div_cnt[3]~2\ $ (GND))) # (!\Main_Demux_1|watch_dog:Div_cnt[4]~q\ & (!\Main_Demux_1|watch_dog:Div_cnt[3]~2\ & VCC))
-- \Main_Demux_1|watch_dog:Div_cnt[4]~2\ = CARRY((\Main_Demux_1|watch_dog:Div_cnt[4]~q\ & !\Main_Demux_1|watch_dog:Div_cnt[3]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|watch_dog:Div_cnt[4]~q\,
	datad => VCC,
	cin => \Main_Demux_1|watch_dog:Div_cnt[3]~2\,
	combout => \Main_Demux_1|watch_dog:Div_cnt[4]~1_combout\,
	cout => \Main_Demux_1|watch_dog:Div_cnt[4]~2\);

-- Location: FF_X28_Y29_N21
\Main_Demux_1|watch_dog:Div_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|watch_dog:Div_cnt[4]~1_combout\,
	sclr => \Main_Demux_1|ALT_INV_Flag_rec~q\,
	ena => \Main_Demux_1|watch_dog:Div_cnt[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|watch_dog:Div_cnt[4]~q\);

-- Location: LCCOMB_X28_Y29_N22
\Main_Demux_1|watch_dog:Div_cnt[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|watch_dog:Div_cnt[5]~1_combout\ = (\Main_Demux_1|watch_dog:Div_cnt[5]~q\ & (!\Main_Demux_1|watch_dog:Div_cnt[4]~2\)) # (!\Main_Demux_1|watch_dog:Div_cnt[5]~q\ & ((\Main_Demux_1|watch_dog:Div_cnt[4]~2\) # (GND)))
-- \Main_Demux_1|watch_dog:Div_cnt[5]~2\ = CARRY((!\Main_Demux_1|watch_dog:Div_cnt[4]~2\) # (!\Main_Demux_1|watch_dog:Div_cnt[5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|watch_dog:Div_cnt[5]~q\,
	datad => VCC,
	cin => \Main_Demux_1|watch_dog:Div_cnt[4]~2\,
	combout => \Main_Demux_1|watch_dog:Div_cnt[5]~1_combout\,
	cout => \Main_Demux_1|watch_dog:Div_cnt[5]~2\);

-- Location: FF_X28_Y29_N23
\Main_Demux_1|watch_dog:Div_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|watch_dog:Div_cnt[5]~1_combout\,
	sclr => \Main_Demux_1|ALT_INV_Flag_rec~q\,
	ena => \Main_Demux_1|watch_dog:Div_cnt[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|watch_dog:Div_cnt[5]~q\);

-- Location: LCCOMB_X28_Y29_N24
\Main_Demux_1|watch_dog:Div_cnt[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|watch_dog:Div_cnt[6]~1_combout\ = (\Main_Demux_1|watch_dog:Div_cnt[6]~q\ & (\Main_Demux_1|watch_dog:Div_cnt[5]~2\ $ (GND))) # (!\Main_Demux_1|watch_dog:Div_cnt[6]~q\ & (!\Main_Demux_1|watch_dog:Div_cnt[5]~2\ & VCC))
-- \Main_Demux_1|watch_dog:Div_cnt[6]~2\ = CARRY((\Main_Demux_1|watch_dog:Div_cnt[6]~q\ & !\Main_Demux_1|watch_dog:Div_cnt[5]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|watch_dog:Div_cnt[6]~q\,
	datad => VCC,
	cin => \Main_Demux_1|watch_dog:Div_cnt[5]~2\,
	combout => \Main_Demux_1|watch_dog:Div_cnt[6]~1_combout\,
	cout => \Main_Demux_1|watch_dog:Div_cnt[6]~2\);

-- Location: FF_X28_Y29_N25
\Main_Demux_1|watch_dog:Div_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|watch_dog:Div_cnt[6]~1_combout\,
	sclr => \Main_Demux_1|ALT_INV_Flag_rec~q\,
	ena => \Main_Demux_1|watch_dog:Div_cnt[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|watch_dog:Div_cnt[6]~q\);

-- Location: LCCOMB_X28_Y29_N26
\Main_Demux_1|watch_dog:Div_cnt[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|watch_dog:Div_cnt[7]~1_combout\ = (\Main_Demux_1|watch_dog:Div_cnt[7]~q\ & (!\Main_Demux_1|watch_dog:Div_cnt[6]~2\)) # (!\Main_Demux_1|watch_dog:Div_cnt[7]~q\ & ((\Main_Demux_1|watch_dog:Div_cnt[6]~2\) # (GND)))
-- \Main_Demux_1|watch_dog:Div_cnt[7]~2\ = CARRY((!\Main_Demux_1|watch_dog:Div_cnt[6]~2\) # (!\Main_Demux_1|watch_dog:Div_cnt[7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|watch_dog:Div_cnt[7]~q\,
	datad => VCC,
	cin => \Main_Demux_1|watch_dog:Div_cnt[6]~2\,
	combout => \Main_Demux_1|watch_dog:Div_cnt[7]~1_combout\,
	cout => \Main_Demux_1|watch_dog:Div_cnt[7]~2\);

-- Location: FF_X28_Y29_N27
\Main_Demux_1|watch_dog:Div_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|watch_dog:Div_cnt[7]~1_combout\,
	sclr => \Main_Demux_1|ALT_INV_Flag_rec~q\,
	ena => \Main_Demux_1|watch_dog:Div_cnt[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|watch_dog:Div_cnt[7]~q\);

-- Location: LCCOMB_X28_Y29_N30
\Main_Demux_1|watch_dog~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|watch_dog~4_combout\ = (\Main_Demux_1|watch_dog:Div_cnt[7]~q\ & (!\Main_Demux_1|watch_dog:Div_cnt[6]~q\ & (!\Main_Demux_1|watch_dog:Div_cnt[5]~q\ & \Main_Demux_1|watch_dog:Div_cnt[4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|watch_dog:Div_cnt[7]~q\,
	datab => \Main_Demux_1|watch_dog:Div_cnt[6]~q\,
	datac => \Main_Demux_1|watch_dog:Div_cnt[5]~q\,
	datad => \Main_Demux_1|watch_dog:Div_cnt[4]~q\,
	combout => \Main_Demux_1|watch_dog~4_combout\);

-- Location: LCCOMB_X28_Y29_N28
\Main_Demux_1|watch_dog:Div_cnt[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|watch_dog:Div_cnt[8]~3_combout\ = \Main_Demux_1|watch_dog:Div_cnt[8]~q\ $ (!\Main_Demux_1|watch_dog:Div_cnt[7]~2\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|watch_dog:Div_cnt[8]~q\,
	cin => \Main_Demux_1|watch_dog:Div_cnt[7]~2\,
	combout => \Main_Demux_1|watch_dog:Div_cnt[8]~3_combout\);

-- Location: FF_X28_Y29_N29
\Main_Demux_1|watch_dog:Div_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|watch_dog:Div_cnt[8]~3_combout\,
	sclr => \Main_Demux_1|ALT_INV_Flag_rec~q\,
	ena => \Main_Demux_1|watch_dog:Div_cnt[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|watch_dog:Div_cnt[8]~q\);

-- Location: LCCOMB_X26_Y29_N8
\Main_Demux_1|watch_dog~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|watch_dog~5_combout\ = (!\Main_Demux_1|watch_dog:cnt[10]~q\ & (!\Main_Demux_1|watch_dog:cnt[9]~q\ & (!\Main_Demux_1|watch_dog:cnt[5]~q\ & \Main_Demux_1|watch_dog:Div_cnt[8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|watch_dog:cnt[10]~q\,
	datab => \Main_Demux_1|watch_dog:cnt[9]~q\,
	datac => \Main_Demux_1|watch_dog:cnt[5]~q\,
	datad => \Main_Demux_1|watch_dog:Div_cnt[8]~q\,
	combout => \Main_Demux_1|watch_dog~5_combout\);

-- Location: LCCOMB_X28_Y29_N4
\Main_Demux_1|watch_dog~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|watch_dog~6_combout\ = (\Main_Demux_1|watch_dog~4_combout\ & (!\Main_Demux_1|watch_dog:cnt[11]~q\ & (\Main_Demux_1|watch_dog~5_combout\ & !\Main_Demux_1|watch_dog:cnt[14]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|watch_dog~4_combout\,
	datab => \Main_Demux_1|watch_dog:cnt[11]~q\,
	datac => \Main_Demux_1|watch_dog~5_combout\,
	datad => \Main_Demux_1|watch_dog:cnt[14]~q\,
	combout => \Main_Demux_1|watch_dog~6_combout\);

-- Location: LCCOMB_X29_Y29_N4
\Main_Demux_1|watch_dog~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|watch_dog~7_combout\ = (\Main_Demux_1|watch_dog~3_combout\ & (\Main_Demux_1|watch_dog~2_combout\ & \Main_Demux_1|watch_dog~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|watch_dog~3_combout\,
	datab => \Main_Demux_1|watch_dog~2_combout\,
	datac => \Main_Demux_1|watch_dog~6_combout\,
	combout => \Main_Demux_1|watch_dog~7_combout\);

-- Location: FF_X29_Y29_N5
\Main_Demux_1|wd_timer\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|watch_dog~7_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|wd_timer~q\);

-- Location: LCCOMB_X29_Y32_N2
\Main_Demux_1|Selector42~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector42~1_combout\ = (!\Main_Demux_1|wd_timer~q\ & \Main_Demux_1|Selector42~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|wd_timer~q\,
	datac => \Main_Demux_1|Selector42~0_combout\,
	combout => \Main_Demux_1|Selector42~1_combout\);

-- Location: LCCOMB_X29_Y32_N0
\Main_Demux_1|Selector51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector51~0_combout\ = (\Main_Demux_1|got_byte~q\ & ((\Main_Demux_1|cmd_state.Wait_Idle~q\) # ((\Main_Demux_1|Selector42~1_combout\ & \Main_Demux_1|decode_cmd:got_byte_cnt[0]~1_combout\)))) # (!\Main_Demux_1|got_byte~q\ & 
-- (\Main_Demux_1|Selector42~1_combout\ & ((\Main_Demux_1|decode_cmd:got_byte_cnt[0]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|got_byte~q\,
	datab => \Main_Demux_1|Selector42~1_combout\,
	datac => \Main_Demux_1|cmd_state.Wait_Idle~q\,
	datad => \Main_Demux_1|decode_cmd:got_byte_cnt[0]~1_combout\,
	combout => \Main_Demux_1|Selector51~0_combout\);

-- Location: FF_X29_Y32_N1
\Main_Demux_1|cmd_state.Header_Check\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Selector51~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|cmd_state.Header_Check~q\);

-- Location: LCCOMB_X31_Y32_N2
\Main_Demux_1|Selector31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector31~0_combout\ = (\Main_Demux_1|cmd_state.Header_Check~q\ & \Main_Demux_1|cmd_state~55_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|cmd_state.Header_Check~q\,
	datad => \Main_Demux_1|cmd_state~55_combout\,
	combout => \Main_Demux_1|Selector31~0_combout\);

-- Location: LCCOMB_X32_Y32_N24
\Main_Demux_1|Selector31~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector31~1_combout\ = (\Main_Demux_1|cmd_state.Header_Check~q\ & (\Main_Demux_1|Selector42~0_combout\)) # (!\Main_Demux_1|cmd_state.Header_Check~q\ & (((\Main_Demux_1|cmd_state.Store_Outputs~q\) # (!\Main_Demux_1|Selector34~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Selector42~0_combout\,
	datab => \Main_Demux_1|cmd_state.Store_Outputs~q\,
	datac => \Main_Demux_1|cmd_state.Header_Check~q\,
	datad => \Main_Demux_1|Selector34~0_combout\,
	combout => \Main_Demux_1|Selector31~1_combout\);

-- Location: LCCOMB_X31_Y32_N0
\Main_Demux_1|Selector31~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector31~4_combout\ = (\Main_Demux_1|Selector31~0_combout\) # ((\Main_Demux_1|Selector31~1_combout\ & (\Main_Demux_1|cmd_state.Length~q\ & \Main_Demux_1|Selector31~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Selector31~0_combout\,
	datab => \Main_Demux_1|Selector31~1_combout\,
	datac => \Main_Demux_1|cmd_state.Length~q\,
	datad => \Main_Demux_1|Selector31~3_combout\,
	combout => \Main_Demux_1|Selector31~4_combout\);

-- Location: FF_X31_Y32_N1
\Main_Demux_1|cmd_state.Length\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Selector31~4_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|cmd_state.Length~q\);

-- Location: LCCOMB_X28_Y32_N24
\Main_Demux_1|Selector32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector32~0_combout\ = (\Main_Demux_1|got_byte~q\ & (\Main_Demux_1|cmd_state.Length~q\)) # (!\Main_Demux_1|got_byte~q\ & (((\Main_Demux_1|cmd_state.get_Mode~q\ & !\Main_Demux_1|wd_timer~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|cmd_state.Length~q\,
	datab => \Main_Demux_1|got_byte~q\,
	datac => \Main_Demux_1|cmd_state.get_Mode~q\,
	datad => \Main_Demux_1|wd_timer~q\,
	combout => \Main_Demux_1|Selector32~0_combout\);

-- Location: FF_X28_Y32_N25
\Main_Demux_1|cmd_state.get_Mode\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Selector32~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|cmd_state.get_Mode~q\);

-- Location: LCCOMB_X31_Y32_N14
\Main_Demux_1|Mode_i[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Mode_i[7]~0_combout\ = (\Main_Demux_1|cmd_state.get_Mode~q\ & (\RST_I_i~q\ & \Main_Demux_1|got_byte~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|cmd_state.get_Mode~q\,
	datab => \RST_I_i~q\,
	datad => \Main_Demux_1|got_byte~q\,
	combout => \Main_Demux_1|Mode_i[7]~0_combout\);

-- Location: FF_X31_Y32_N19
\Main_Demux_1|Mode_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|CRC_In\(5),
	sload => VCC,
	ena => \Main_Demux_1|Mode_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Mode_i\(2));

-- Location: LCCOMB_X31_Y32_N24
\Main_Demux_1|Equal41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Equal41~0_combout\ = (!\Main_Demux_1|Mode_i\(2) & (!\Main_Demux_1|Mode_i\(1) & \Main_Demux_1|Selector30~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|Mode_i\(2),
	datac => \Main_Demux_1|Mode_i\(1),
	datad => \Main_Demux_1|Selector30~0_combout\,
	combout => \Main_Demux_1|Equal41~0_combout\);

-- Location: LCCOMB_X31_Y32_N22
\Main_Demux_1|Selector53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector53~0_combout\ = (\Main_Demux_1|Equal41~0_combout\ & (!\Main_Demux_1|Mode_i\(0) & (!\Main_Demux_1|Mode_i\(4) & \Main_Demux_1|cmd_state.Active~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Equal41~0_combout\,
	datab => \Main_Demux_1|Mode_i\(0),
	datac => \Main_Demux_1|Mode_i\(4),
	datad => \Main_Demux_1|cmd_state.Active~q\,
	combout => \Main_Demux_1|Selector53~0_combout\);

-- Location: LCCOMB_X31_Y32_N8
\Main_Demux_1|Selector53~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Selector53~1_combout\ = (\Main_Demux_1|Selector53~0_combout\) # ((\Main_Demux_1|SET_Timer~q\ & ((\Main_Demux_1|cmd_state.Active~q\) # (!\Main_Demux_1|cmd_state.Reset_Trigger~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Selector53~0_combout\,
	datab => \Main_Demux_1|cmd_state.Reset_Trigger~q\,
	datac => \Main_Demux_1|SET_Timer~q\,
	datad => \Main_Demux_1|cmd_state.Active~q\,
	combout => \Main_Demux_1|Selector53~1_combout\);

-- Location: FF_X31_Y32_N9
\Main_Demux_1|SET_Timer\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Selector53~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|SET_Timer~q\);

-- Location: FF_X31_Y29_N1
\Timer_Controller_1|Time_Driver:bit_cnt_OmS[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer_Controller_1|Add2~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|ALT_INV_SET_Timer~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[0]~q\);

-- Location: LCCOMB_X31_Y29_N2
\Timer_Controller_1|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer_Controller_1|Add2~2_combout\ = (\Timer_Controller_1|Time_Driver:bit_cnt_OmS[1]~q\ & (!\Timer_Controller_1|Add2~1\)) # (!\Timer_Controller_1|Time_Driver:bit_cnt_OmS[1]~q\ & ((\Timer_Controller_1|Add2~1\) # (GND)))
-- \Timer_Controller_1|Add2~3\ = CARRY((!\Timer_Controller_1|Add2~1\) # (!\Timer_Controller_1|Time_Driver:bit_cnt_OmS[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[1]~q\,
	datad => VCC,
	cin => \Timer_Controller_1|Add2~1\,
	combout => \Timer_Controller_1|Add2~2_combout\,
	cout => \Timer_Controller_1|Add2~3\);

-- Location: FF_X31_Y29_N3
\Timer_Controller_1|Time_Driver:bit_cnt_OmS[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer_Controller_1|Add2~2_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|ALT_INV_SET_Timer~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[1]~q\);

-- Location: LCCOMB_X31_Y29_N4
\Timer_Controller_1|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer_Controller_1|Add2~4_combout\ = (\Timer_Controller_1|Time_Driver:bit_cnt_OmS[2]~q\ & (\Timer_Controller_1|Add2~3\ $ (GND))) # (!\Timer_Controller_1|Time_Driver:bit_cnt_OmS[2]~q\ & (!\Timer_Controller_1|Add2~3\ & VCC))
-- \Timer_Controller_1|Add2~5\ = CARRY((\Timer_Controller_1|Time_Driver:bit_cnt_OmS[2]~q\ & !\Timer_Controller_1|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[2]~q\,
	datad => VCC,
	cin => \Timer_Controller_1|Add2~3\,
	combout => \Timer_Controller_1|Add2~4_combout\,
	cout => \Timer_Controller_1|Add2~5\);

-- Location: FF_X31_Y29_N5
\Timer_Controller_1|Time_Driver:bit_cnt_OmS[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer_Controller_1|Add2~4_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|ALT_INV_SET_Timer~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[2]~q\);

-- Location: LCCOMB_X31_Y29_N6
\Timer_Controller_1|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer_Controller_1|Add2~6_combout\ = (\Timer_Controller_1|Time_Driver:bit_cnt_OmS[3]~q\ & (!\Timer_Controller_1|Add2~5\)) # (!\Timer_Controller_1|Time_Driver:bit_cnt_OmS[3]~q\ & ((\Timer_Controller_1|Add2~5\) # (GND)))
-- \Timer_Controller_1|Add2~7\ = CARRY((!\Timer_Controller_1|Add2~5\) # (!\Timer_Controller_1|Time_Driver:bit_cnt_OmS[3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[3]~q\,
	datad => VCC,
	cin => \Timer_Controller_1|Add2~5\,
	combout => \Timer_Controller_1|Add2~6_combout\,
	cout => \Timer_Controller_1|Add2~7\);

-- Location: FF_X31_Y29_N7
\Timer_Controller_1|Time_Driver:bit_cnt_OmS[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer_Controller_1|Add2~6_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|ALT_INV_SET_Timer~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[3]~q\);

-- Location: LCCOMB_X31_Y29_N8
\Timer_Controller_1|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer_Controller_1|Add2~8_combout\ = (\Timer_Controller_1|Time_Driver:bit_cnt_OmS[4]~q\ & (\Timer_Controller_1|Add2~7\ $ (GND))) # (!\Timer_Controller_1|Time_Driver:bit_cnt_OmS[4]~q\ & (!\Timer_Controller_1|Add2~7\ & VCC))
-- \Timer_Controller_1|Add2~9\ = CARRY((\Timer_Controller_1|Time_Driver:bit_cnt_OmS[4]~q\ & !\Timer_Controller_1|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[4]~q\,
	datad => VCC,
	cin => \Timer_Controller_1|Add2~7\,
	combout => \Timer_Controller_1|Add2~8_combout\,
	cout => \Timer_Controller_1|Add2~9\);

-- Location: LCCOMB_X30_Y29_N16
\Timer_Controller_1|bit_cnt_OmS~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer_Controller_1|bit_cnt_OmS~5_combout\ = (\Timer_Controller_1|Add2~8_combout\ & !\Timer_Controller_1|Equal2~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Timer_Controller_1|Add2~8_combout\,
	datad => \Timer_Controller_1|Equal2~4_combout\,
	combout => \Timer_Controller_1|bit_cnt_OmS~5_combout\);

-- Location: FF_X30_Y29_N17
\Timer_Controller_1|Time_Driver:bit_cnt_OmS[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer_Controller_1|bit_cnt_OmS~5_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|ALT_INV_SET_Timer~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[4]~q\);

-- Location: LCCOMB_X31_Y29_N10
\Timer_Controller_1|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer_Controller_1|Add2~10_combout\ = (\Timer_Controller_1|Time_Driver:bit_cnt_OmS[5]~q\ & (!\Timer_Controller_1|Add2~9\)) # (!\Timer_Controller_1|Time_Driver:bit_cnt_OmS[5]~q\ & ((\Timer_Controller_1|Add2~9\) # (GND)))
-- \Timer_Controller_1|Add2~11\ = CARRY((!\Timer_Controller_1|Add2~9\) # (!\Timer_Controller_1|Time_Driver:bit_cnt_OmS[5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[5]~q\,
	datad => VCC,
	cin => \Timer_Controller_1|Add2~9\,
	combout => \Timer_Controller_1|Add2~10_combout\,
	cout => \Timer_Controller_1|Add2~11\);

-- Location: FF_X31_Y29_N11
\Timer_Controller_1|Time_Driver:bit_cnt_OmS[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer_Controller_1|Add2~10_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|ALT_INV_SET_Timer~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[5]~q\);

-- Location: LCCOMB_X31_Y29_N12
\Timer_Controller_1|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer_Controller_1|Add2~12_combout\ = (\Timer_Controller_1|Time_Driver:bit_cnt_OmS[6]~q\ & (\Timer_Controller_1|Add2~11\ $ (GND))) # (!\Timer_Controller_1|Time_Driver:bit_cnt_OmS[6]~q\ & (!\Timer_Controller_1|Add2~11\ & VCC))
-- \Timer_Controller_1|Add2~13\ = CARRY((\Timer_Controller_1|Time_Driver:bit_cnt_OmS[6]~q\ & !\Timer_Controller_1|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[6]~q\,
	datad => VCC,
	cin => \Timer_Controller_1|Add2~11\,
	combout => \Timer_Controller_1|Add2~12_combout\,
	cout => \Timer_Controller_1|Add2~13\);

-- Location: LCCOMB_X30_Y29_N22
\Timer_Controller_1|bit_cnt_OmS~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer_Controller_1|bit_cnt_OmS~4_combout\ = (\Timer_Controller_1|Add2~12_combout\ & !\Timer_Controller_1|Equal2~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Timer_Controller_1|Add2~12_combout\,
	datad => \Timer_Controller_1|Equal2~4_combout\,
	combout => \Timer_Controller_1|bit_cnt_OmS~4_combout\);

-- Location: FF_X30_Y29_N23
\Timer_Controller_1|Time_Driver:bit_cnt_OmS[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer_Controller_1|bit_cnt_OmS~4_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|ALT_INV_SET_Timer~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[6]~q\);

-- Location: LCCOMB_X31_Y29_N14
\Timer_Controller_1|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer_Controller_1|Add2~14_combout\ = (\Timer_Controller_1|Time_Driver:bit_cnt_OmS[7]~q\ & (!\Timer_Controller_1|Add2~13\)) # (!\Timer_Controller_1|Time_Driver:bit_cnt_OmS[7]~q\ & ((\Timer_Controller_1|Add2~13\) # (GND)))
-- \Timer_Controller_1|Add2~15\ = CARRY((!\Timer_Controller_1|Add2~13\) # (!\Timer_Controller_1|Time_Driver:bit_cnt_OmS[7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[7]~q\,
	datad => VCC,
	cin => \Timer_Controller_1|Add2~13\,
	combout => \Timer_Controller_1|Add2~14_combout\,
	cout => \Timer_Controller_1|Add2~15\);

-- Location: FF_X31_Y29_N15
\Timer_Controller_1|Time_Driver:bit_cnt_OmS[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer_Controller_1|Add2~14_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|ALT_INV_SET_Timer~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[7]~q\);

-- Location: LCCOMB_X31_Y29_N16
\Timer_Controller_1|Add2~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer_Controller_1|Add2~16_combout\ = (\Timer_Controller_1|Time_Driver:bit_cnt_OmS[8]~q\ & (\Timer_Controller_1|Add2~15\ $ (GND))) # (!\Timer_Controller_1|Time_Driver:bit_cnt_OmS[8]~q\ & (!\Timer_Controller_1|Add2~15\ & VCC))
-- \Timer_Controller_1|Add2~17\ = CARRY((\Timer_Controller_1|Time_Driver:bit_cnt_OmS[8]~q\ & !\Timer_Controller_1|Add2~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[8]~q\,
	datad => VCC,
	cin => \Timer_Controller_1|Add2~15\,
	combout => \Timer_Controller_1|Add2~16_combout\,
	cout => \Timer_Controller_1|Add2~17\);

-- Location: LCCOMB_X30_Y29_N6
\Timer_Controller_1|bit_cnt_OmS~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer_Controller_1|bit_cnt_OmS~3_combout\ = (!\Timer_Controller_1|Equal2~4_combout\ & \Timer_Controller_1|Add2~16_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer_Controller_1|Equal2~4_combout\,
	datac => \Timer_Controller_1|Add2~16_combout\,
	combout => \Timer_Controller_1|bit_cnt_OmS~3_combout\);

-- Location: FF_X30_Y29_N7
\Timer_Controller_1|Time_Driver:bit_cnt_OmS[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer_Controller_1|bit_cnt_OmS~3_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|ALT_INV_SET_Timer~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[8]~q\);

-- Location: LCCOMB_X31_Y29_N18
\Timer_Controller_1|Add2~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer_Controller_1|Add2~18_combout\ = (\Timer_Controller_1|Time_Driver:bit_cnt_OmS[9]~q\ & (!\Timer_Controller_1|Add2~17\)) # (!\Timer_Controller_1|Time_Driver:bit_cnt_OmS[9]~q\ & ((\Timer_Controller_1|Add2~17\) # (GND)))
-- \Timer_Controller_1|Add2~19\ = CARRY((!\Timer_Controller_1|Add2~17\) # (!\Timer_Controller_1|Time_Driver:bit_cnt_OmS[9]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[9]~q\,
	datad => VCC,
	cin => \Timer_Controller_1|Add2~17\,
	combout => \Timer_Controller_1|Add2~18_combout\,
	cout => \Timer_Controller_1|Add2~19\);

-- Location: LCCOMB_X30_Y29_N28
\Timer_Controller_1|bit_cnt_OmS~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer_Controller_1|bit_cnt_OmS~2_combout\ = (!\Timer_Controller_1|Equal2~4_combout\ & \Timer_Controller_1|Add2~18_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer_Controller_1|Equal2~4_combout\,
	datad => \Timer_Controller_1|Add2~18_combout\,
	combout => \Timer_Controller_1|bit_cnt_OmS~2_combout\);

-- Location: FF_X30_Y29_N29
\Timer_Controller_1|Time_Driver:bit_cnt_OmS[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer_Controller_1|bit_cnt_OmS~2_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|ALT_INV_SET_Timer~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[9]~q\);

-- Location: LCCOMB_X31_Y29_N20
\Timer_Controller_1|Add2~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer_Controller_1|Add2~20_combout\ = (\Timer_Controller_1|Time_Driver:bit_cnt_OmS[10]~q\ & (\Timer_Controller_1|Add2~19\ $ (GND))) # (!\Timer_Controller_1|Time_Driver:bit_cnt_OmS[10]~q\ & (!\Timer_Controller_1|Add2~19\ & VCC))
-- \Timer_Controller_1|Add2~21\ = CARRY((\Timer_Controller_1|Time_Driver:bit_cnt_OmS[10]~q\ & !\Timer_Controller_1|Add2~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[10]~q\,
	datad => VCC,
	cin => \Timer_Controller_1|Add2~19\,
	combout => \Timer_Controller_1|Add2~20_combout\,
	cout => \Timer_Controller_1|Add2~21\);

-- Location: FF_X31_Y29_N21
\Timer_Controller_1|Time_Driver:bit_cnt_OmS[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer_Controller_1|Add2~20_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|ALT_INV_SET_Timer~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[10]~q\);

-- Location: LCCOMB_X31_Y29_N22
\Timer_Controller_1|Add2~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer_Controller_1|Add2~22_combout\ = (\Timer_Controller_1|Time_Driver:bit_cnt_OmS[11]~q\ & (!\Timer_Controller_1|Add2~21\)) # (!\Timer_Controller_1|Time_Driver:bit_cnt_OmS[11]~q\ & ((\Timer_Controller_1|Add2~21\) # (GND)))
-- \Timer_Controller_1|Add2~23\ = CARRY((!\Timer_Controller_1|Add2~21\) # (!\Timer_Controller_1|Time_Driver:bit_cnt_OmS[11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[11]~q\,
	datad => VCC,
	cin => \Timer_Controller_1|Add2~21\,
	combout => \Timer_Controller_1|Add2~22_combout\,
	cout => \Timer_Controller_1|Add2~23\);

-- Location: FF_X31_Y29_N23
\Timer_Controller_1|Time_Driver:bit_cnt_OmS[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer_Controller_1|Add2~22_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|ALT_INV_SET_Timer~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[11]~q\);

-- Location: LCCOMB_X31_Y29_N24
\Timer_Controller_1|Add2~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer_Controller_1|Add2~24_combout\ = (\Timer_Controller_1|Time_Driver:bit_cnt_OmS[12]~q\ & (\Timer_Controller_1|Add2~23\ $ (GND))) # (!\Timer_Controller_1|Time_Driver:bit_cnt_OmS[12]~q\ & (!\Timer_Controller_1|Add2~23\ & VCC))
-- \Timer_Controller_1|Add2~25\ = CARRY((\Timer_Controller_1|Time_Driver:bit_cnt_OmS[12]~q\ & !\Timer_Controller_1|Add2~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[12]~q\,
	datad => VCC,
	cin => \Timer_Controller_1|Add2~23\,
	combout => \Timer_Controller_1|Add2~24_combout\,
	cout => \Timer_Controller_1|Add2~25\);

-- Location: FF_X31_Y29_N25
\Timer_Controller_1|Time_Driver:bit_cnt_OmS[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer_Controller_1|Add2~24_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|ALT_INV_SET_Timer~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[12]~q\);

-- Location: LCCOMB_X31_Y29_N26
\Timer_Controller_1|Add2~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer_Controller_1|Add2~26_combout\ = (\Timer_Controller_1|Time_Driver:bit_cnt_OmS[13]~q\ & (!\Timer_Controller_1|Add2~25\)) # (!\Timer_Controller_1|Time_Driver:bit_cnt_OmS[13]~q\ & ((\Timer_Controller_1|Add2~25\) # (GND)))
-- \Timer_Controller_1|Add2~27\ = CARRY((!\Timer_Controller_1|Add2~25\) # (!\Timer_Controller_1|Time_Driver:bit_cnt_OmS[13]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[13]~q\,
	datad => VCC,
	cin => \Timer_Controller_1|Add2~25\,
	combout => \Timer_Controller_1|Add2~26_combout\,
	cout => \Timer_Controller_1|Add2~27\);

-- Location: FF_X31_Y29_N27
\Timer_Controller_1|Time_Driver:bit_cnt_OmS[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer_Controller_1|Add2~26_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|ALT_INV_SET_Timer~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[13]~q\);

-- Location: LCCOMB_X31_Y29_N28
\Timer_Controller_1|Add2~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer_Controller_1|Add2~28_combout\ = (\Timer_Controller_1|Time_Driver:bit_cnt_OmS[14]~q\ & (\Timer_Controller_1|Add2~27\ $ (GND))) # (!\Timer_Controller_1|Time_Driver:bit_cnt_OmS[14]~q\ & (!\Timer_Controller_1|Add2~27\ & VCC))
-- \Timer_Controller_1|Add2~29\ = CARRY((\Timer_Controller_1|Time_Driver:bit_cnt_OmS[14]~q\ & !\Timer_Controller_1|Add2~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[14]~q\,
	datad => VCC,
	cin => \Timer_Controller_1|Add2~27\,
	combout => \Timer_Controller_1|Add2~28_combout\,
	cout => \Timer_Controller_1|Add2~29\);

-- Location: LCCOMB_X30_Y29_N12
\Timer_Controller_1|bit_cnt_OmS~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer_Controller_1|bit_cnt_OmS~1_combout\ = (!\Timer_Controller_1|Equal2~4_combout\ & \Timer_Controller_1|Add2~28_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer_Controller_1|Equal2~4_combout\,
	datad => \Timer_Controller_1|Add2~28_combout\,
	combout => \Timer_Controller_1|bit_cnt_OmS~1_combout\);

-- Location: FF_X30_Y29_N13
\Timer_Controller_1|Time_Driver:bit_cnt_OmS[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer_Controller_1|bit_cnt_OmS~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|ALT_INV_SET_Timer~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[14]~q\);

-- Location: LCCOMB_X31_Y29_N30
\Timer_Controller_1|Add2~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer_Controller_1|Add2~30_combout\ = \Timer_Controller_1|Add2~29\ $ (\Timer_Controller_1|Time_Driver:bit_cnt_OmS[15]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[15]~q\,
	cin => \Timer_Controller_1|Add2~29\,
	combout => \Timer_Controller_1|Add2~30_combout\);

-- Location: LCCOMB_X30_Y29_N14
\Timer_Controller_1|bit_cnt_OmS~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer_Controller_1|bit_cnt_OmS~0_combout\ = (\Timer_Controller_1|Add2~30_combout\ & !\Timer_Controller_1|Equal2~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Timer_Controller_1|Add2~30_combout\,
	datad => \Timer_Controller_1|Equal2~4_combout\,
	combout => \Timer_Controller_1|bit_cnt_OmS~0_combout\);

-- Location: FF_X30_Y29_N15
\Timer_Controller_1|Time_Driver:bit_cnt_OmS[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer_Controller_1|bit_cnt_OmS~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|ALT_INV_SET_Timer~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[15]~q\);

-- Location: LCCOMB_X30_Y29_N26
\Timer_Controller_1|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer_Controller_1|Equal2~0_combout\ = (\Timer_Controller_1|Time_Driver:bit_cnt_OmS[14]~q\ & (!\Timer_Controller_1|Time_Driver:bit_cnt_OmS[13]~q\ & (\Timer_Controller_1|Time_Driver:bit_cnt_OmS[15]~q\ & 
-- !\Timer_Controller_1|Time_Driver:bit_cnt_OmS[12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[14]~q\,
	datab => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[13]~q\,
	datac => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[15]~q\,
	datad => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[12]~q\,
	combout => \Timer_Controller_1|Equal2~0_combout\);

-- Location: LCCOMB_X30_Y29_N20
\Timer_Controller_1|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer_Controller_1|Equal2~1_combout\ = (\Timer_Controller_1|Time_Driver:bit_cnt_OmS[8]~q\ & (\Timer_Controller_1|Time_Driver:bit_cnt_OmS[9]~q\ & (!\Timer_Controller_1|Time_Driver:bit_cnt_OmS[10]~q\ & !\Timer_Controller_1|Time_Driver:bit_cnt_OmS[11]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[8]~q\,
	datab => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[9]~q\,
	datac => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[10]~q\,
	datad => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[11]~q\,
	combout => \Timer_Controller_1|Equal2~1_combout\);

-- Location: LCCOMB_X30_Y29_N4
\Timer_Controller_1|Equal2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer_Controller_1|Equal2~3_combout\ = (!\Timer_Controller_1|Time_Driver:bit_cnt_OmS[2]~q\ & (!\Timer_Controller_1|Time_Driver:bit_cnt_OmS[1]~q\ & (!\Timer_Controller_1|Time_Driver:bit_cnt_OmS[0]~q\ & !\Timer_Controller_1|Time_Driver:bit_cnt_OmS[3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[2]~q\,
	datab => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[1]~q\,
	datac => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[0]~q\,
	datad => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[3]~q\,
	combout => \Timer_Controller_1|Equal2~3_combout\);

-- Location: LCCOMB_X30_Y29_N18
\Timer_Controller_1|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer_Controller_1|Equal2~2_combout\ = (\Timer_Controller_1|Time_Driver:bit_cnt_OmS[6]~q\ & (!\Timer_Controller_1|Time_Driver:bit_cnt_OmS[7]~q\ & (!\Timer_Controller_1|Time_Driver:bit_cnt_OmS[5]~q\ & \Timer_Controller_1|Time_Driver:bit_cnt_OmS[4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[6]~q\,
	datab => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[7]~q\,
	datac => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[5]~q\,
	datad => \Timer_Controller_1|Time_Driver:bit_cnt_OmS[4]~q\,
	combout => \Timer_Controller_1|Equal2~2_combout\);

-- Location: LCCOMB_X30_Y29_N10
\Timer_Controller_1|Equal2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer_Controller_1|Equal2~4_combout\ = (\Timer_Controller_1|Equal2~0_combout\ & (\Timer_Controller_1|Equal2~1_combout\ & (\Timer_Controller_1|Equal2~3_combout\ & \Timer_Controller_1|Equal2~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Timer_Controller_1|Equal2~0_combout\,
	datab => \Timer_Controller_1|Equal2~1_combout\,
	datac => \Timer_Controller_1|Equal2~3_combout\,
	datad => \Timer_Controller_1|Equal2~2_combout\,
	combout => \Timer_Controller_1|Equal2~4_combout\);

-- Location: LCCOMB_X30_Y29_N0
\Timer_Controller_1|One_mSEC_Pulse_i~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Timer_Controller_1|One_mSEC_Pulse_i~feeder_combout\ = \Timer_Controller_1|Equal2~4_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Timer_Controller_1|Equal2~4_combout\,
	combout => \Timer_Controller_1|One_mSEC_Pulse_i~feeder_combout\);

-- Location: FF_X30_Y29_N1
\Timer_Controller_1|One_mSEC_Pulse_i\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Timer_Controller_1|One_mSEC_Pulse_i~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|ALT_INV_SET_Timer~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Timer_Controller_1|One_mSEC_Pulse_i~q\);

-- Location: LCCOMB_X20_Y27_N16
\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[0]~1_combout\ = \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[0]~q\ $ (VCC)
-- \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[0]~2\ = CARRY(\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[0]~q\,
	datad => VCC,
	combout => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[0]~1_combout\,
	cout => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[0]~2\);

-- Location: LCCOMB_X18_Y30_N18
\SPI_Analog_Driver_1|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|Add2~0_combout\ = \SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[0]~q\ $ (VCC)
-- \SPI_Analog_Driver_1|Add2~1\ = CARRY(\SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[0]~q\,
	datad => VCC,
	combout => \SPI_Analog_Driver_1|Add2~0_combout\,
	cout => \SPI_Analog_Driver_1|Add2~1\);

-- Location: LCCOMB_X18_Y30_N20
\SPI_Analog_Driver_1|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|Add2~2_combout\ = (\SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[1]~q\ & (!\SPI_Analog_Driver_1|Add2~1\)) # (!\SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[1]~q\ & ((\SPI_Analog_Driver_1|Add2~1\) # (GND)))
-- \SPI_Analog_Driver_1|Add2~3\ = CARRY((!\SPI_Analog_Driver_1|Add2~1\) # (!\SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[1]~q\,
	datad => VCC,
	cin => \SPI_Analog_Driver_1|Add2~1\,
	combout => \SPI_Analog_Driver_1|Add2~2_combout\,
	cout => \SPI_Analog_Driver_1|Add2~3\);

-- Location: LCCOMB_X18_Y30_N22
\SPI_Analog_Driver_1|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|Add2~4_combout\ = (\SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[2]~q\ & (\SPI_Analog_Driver_1|Add2~3\ $ (GND))) # (!\SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[2]~q\ & (!\SPI_Analog_Driver_1|Add2~3\ & VCC))
-- \SPI_Analog_Driver_1|Add2~5\ = CARRY((\SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[2]~q\ & !\SPI_Analog_Driver_1|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[2]~q\,
	datad => VCC,
	cin => \SPI_Analog_Driver_1|Add2~3\,
	combout => \SPI_Analog_Driver_1|Add2~4_combout\,
	cout => \SPI_Analog_Driver_1|Add2~5\);

-- Location: LCCOMB_X19_Y30_N10
\SPI_Analog_Driver_1|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|Selector15~0_combout\ = (\SPI_Analog_Driver_1|SPI_Drive_state.wait_1~q\ & ((\SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[0]~q\) # ((!\SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[1]~q\) # (!\SPI_Analog_Driver_1|Equal4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[0]~q\,
	datab => \SPI_Analog_Driver_1|Equal4~0_combout\,
	datac => \SPI_Analog_Driver_1|SPI_Drive_state.wait_1~q\,
	datad => \SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[1]~q\,
	combout => \SPI_Analog_Driver_1|Selector15~0_combout\);

-- Location: LCCOMB_X21_Y30_N26
\SPI_Analog_Driver_1|Selector15~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|Selector15~1_combout\ = (\SPI_Analog_Driver_1|Selector15~0_combout\) # ((\SPI_Analog_Driver_1|Equal3~1_combout\ & \SPI_Analog_Driver_1|SPI_Drive_state.Cycle_cnt~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Driver_1|Equal3~1_combout\,
	datac => \SPI_Analog_Driver_1|Selector15~0_combout\,
	datad => \SPI_Analog_Driver_1|SPI_Drive_state.Cycle_cnt~q\,
	combout => \SPI_Analog_Driver_1|Selector15~1_combout\);

-- Location: FF_X21_Y30_N27
\SPI_Analog_Driver_1|SPI_Drive_state.wait_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Driver_1|Selector15~1_combout\,
	ena => \RST_I_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Driver_1|SPI_Drive_state.wait_1~q\);

-- Location: FF_X18_Y30_N23
\SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Driver_1|Add2~4_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Analog_Driver_1|SPI_Drive_state.wait_1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[2]~q\);

-- Location: LCCOMB_X18_Y30_N24
\SPI_Analog_Driver_1|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|Add2~6_combout\ = (\SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[3]~q\ & (!\SPI_Analog_Driver_1|Add2~5\)) # (!\SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[3]~q\ & ((\SPI_Analog_Driver_1|Add2~5\) # (GND)))
-- \SPI_Analog_Driver_1|Add2~7\ = CARRY((!\SPI_Analog_Driver_1|Add2~5\) # (!\SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[3]~q\,
	datad => VCC,
	cin => \SPI_Analog_Driver_1|Add2~5\,
	combout => \SPI_Analog_Driver_1|Add2~6_combout\,
	cout => \SPI_Analog_Driver_1|Add2~7\);

-- Location: FF_X18_Y30_N25
\SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Driver_1|Add2~6_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Analog_Driver_1|SPI_Drive_state.wait_1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[3]~q\);

-- Location: LCCOMB_X18_Y30_N26
\SPI_Analog_Driver_1|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|Add2~8_combout\ = (\SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[4]~q\ & (\SPI_Analog_Driver_1|Add2~7\ $ (GND))) # (!\SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[4]~q\ & (!\SPI_Analog_Driver_1|Add2~7\ & VCC))
-- \SPI_Analog_Driver_1|Add2~9\ = CARRY((\SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[4]~q\ & !\SPI_Analog_Driver_1|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[4]~q\,
	datad => VCC,
	cin => \SPI_Analog_Driver_1|Add2~7\,
	combout => \SPI_Analog_Driver_1|Add2~8_combout\,
	cout => \SPI_Analog_Driver_1|Add2~9\);

-- Location: LCCOMB_X18_Y30_N16
\SPI_Analog_Driver_1|wait_bit_cnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|wait_bit_cnt~1_combout\ = (\SPI_Analog_Driver_1|Add2~8_combout\ & (((\SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[0]~q\) # (!\SPI_Analog_Driver_1|Equal4~0_combout\)) # (!\SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[1]~q\,
	datab => \SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[0]~q\,
	datac => \SPI_Analog_Driver_1|Add2~8_combout\,
	datad => \SPI_Analog_Driver_1|Equal4~0_combout\,
	combout => \SPI_Analog_Driver_1|wait_bit_cnt~1_combout\);

-- Location: FF_X18_Y30_N17
\SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Driver_1|wait_bit_cnt~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Analog_Driver_1|SPI_Drive_state.wait_1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[4]~q\);

-- Location: LCCOMB_X18_Y30_N28
\SPI_Analog_Driver_1|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|Add2~10_combout\ = \SPI_Analog_Driver_1|Add2~9\ $ (\SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[5]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[5]~q\,
	cin => \SPI_Analog_Driver_1|Add2~9\,
	combout => \SPI_Analog_Driver_1|Add2~10_combout\);

-- Location: LCCOMB_X18_Y30_N10
\SPI_Analog_Driver_1|wait_bit_cnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|wait_bit_cnt~0_combout\ = (\SPI_Analog_Driver_1|Add2~10_combout\ & (((\SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[0]~q\) # (!\SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[1]~q\)) # (!\SPI_Analog_Driver_1|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Driver_1|Equal4~0_combout\,
	datab => \SPI_Analog_Driver_1|Add2~10_combout\,
	datac => \SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[1]~q\,
	datad => \SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[0]~q\,
	combout => \SPI_Analog_Driver_1|wait_bit_cnt~0_combout\);

-- Location: FF_X18_Y30_N11
\SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Driver_1|wait_bit_cnt~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Analog_Driver_1|SPI_Drive_state.wait_1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[5]~q\);

-- Location: LCCOMB_X18_Y30_N6
\SPI_Analog_Driver_1|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|Equal4~0_combout\ = (\SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[5]~q\ & (!\SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[3]~q\ & (!\SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[2]~q\ & 
-- \SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[5]~q\,
	datab => \SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[3]~q\,
	datac => \SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[2]~q\,
	datad => \SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[4]~q\,
	combout => \SPI_Analog_Driver_1|Equal4~0_combout\);

-- Location: LCCOMB_X18_Y30_N12
\SPI_Analog_Driver_1|wait_bit_cnt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|wait_bit_cnt~2_combout\ = (\SPI_Analog_Driver_1|Add2~2_combout\ & (((\SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[0]~q\) # (!\SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[1]~q\)) # (!\SPI_Analog_Driver_1|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Driver_1|Equal4~0_combout\,
	datab => \SPI_Analog_Driver_1|Add2~2_combout\,
	datac => \SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[1]~q\,
	datad => \SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[0]~q\,
	combout => \SPI_Analog_Driver_1|wait_bit_cnt~2_combout\);

-- Location: FF_X18_Y30_N13
\SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Driver_1|wait_bit_cnt~2_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Analog_Driver_1|SPI_Drive_state.wait_1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[1]~q\);

-- Location: LCCOMB_X18_Y30_N2
\SPI_Analog_Driver_1|wait_bit_cnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|wait_bit_cnt~3_combout\ = (\SPI_Analog_Driver_1|Add2~0_combout\ & (((\SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[0]~q\) # (!\SPI_Analog_Driver_1|Equal4~0_combout\)) # (!\SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[1]~q\,
	datab => \SPI_Analog_Driver_1|Add2~0_combout\,
	datac => \SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[0]~q\,
	datad => \SPI_Analog_Driver_1|Equal4~0_combout\,
	combout => \SPI_Analog_Driver_1|wait_bit_cnt~3_combout\);

-- Location: FF_X18_Y30_N3
\SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Driver_1|wait_bit_cnt~3_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Analog_Driver_1|SPI_Drive_state.wait_1~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[0]~q\);

-- Location: LCCOMB_X19_Y30_N2
\SPI_Analog_Driver_1|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|Selector9~0_combout\ = (!\SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[0]~q\ & (\SPI_Analog_Driver_1|Equal4~0_combout\ & (\SPI_Analog_Driver_1|SPI_Drive_state.wait_1~q\ & \SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[0]~q\,
	datab => \SPI_Analog_Driver_1|Equal4~0_combout\,
	datac => \SPI_Analog_Driver_1|SPI_Drive_state.wait_1~q\,
	datad => \SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[1]~q\,
	combout => \SPI_Analog_Driver_1|Selector9~0_combout\);

-- Location: LCCOMB_X21_Y30_N18
\SPI_Analog_Driver_1|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|Selector2~0_combout\ = (\SPI_Analog_Driver_1|Selector9~0_combout\) # ((\SPI_Analog_Driver_1|Data_valid~q\ & ((\SPI_Analog_Driver_1|SPI_Drive_state.wait_1~q\) # (\SPI_Analog_Driver_1|SPI_Drive_state.idle~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Driver_1|Selector9~0_combout\,
	datab => \SPI_Analog_Driver_1|SPI_Drive_state.wait_1~q\,
	datac => \SPI_Analog_Driver_1|Data_valid~q\,
	datad => \SPI_Analog_Driver_1|SPI_Drive_state.idle~q\,
	combout => \SPI_Analog_Driver_1|Selector2~0_combout\);

-- Location: FF_X21_Y30_N19
\SPI_Analog_Driver_1|Data_valid\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Driver_1|Selector2~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Driver_1|Data_valid~q\);

-- Location: LCCOMB_X21_Y27_N4
\SPI_Analog_Handler_1|wait_cnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|wait_cnt~1_combout\ = (\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[0]~q\ & !\SPI_Analog_Driver_1|Data_valid~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[0]~q\,
	datac => \SPI_Analog_Driver_1|Data_valid~q\,
	combout => \SPI_Analog_Handler_1|wait_cnt~1_combout\);

-- Location: LCCOMB_X20_Y27_N18
\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[1]~1_combout\ = (\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[1]~q\ & (!\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[0]~2\)) # (!\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[1]~q\ & 
-- ((\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[0]~2\) # (GND)))
-- \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[1]~2\ = CARRY((!\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[0]~2\) # (!\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[1]~q\,
	datad => VCC,
	cin => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[0]~2\,
	combout => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[1]~1_combout\,
	cout => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[1]~2\);

-- Location: LCCOMB_X20_Y27_N4
\SPI_Analog_Handler_1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Add0~0_combout\ = (\SPI_Analog_Handler_1|wait_cnt~1_combout\ & (\SPI_Analog_Handler_1|wait_cnt~2_combout\ $ (GND))) # (!\SPI_Analog_Handler_1|wait_cnt~1_combout\ & (!\SPI_Analog_Handler_1|wait_cnt~2_combout\ & VCC))
-- \SPI_Analog_Handler_1|Add0~1\ = CARRY((\SPI_Analog_Handler_1|wait_cnt~1_combout\ & !\SPI_Analog_Handler_1|wait_cnt~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|wait_cnt~1_combout\,
	datab => \SPI_Analog_Handler_1|wait_cnt~2_combout\,
	datad => VCC,
	combout => \SPI_Analog_Handler_1|Add0~0_combout\,
	cout => \SPI_Analog_Handler_1|Add0~1\);

-- Location: LCCOMB_X20_Y27_N6
\SPI_Analog_Handler_1|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Add0~2_combout\ = (\SPI_Analog_Handler_1|Add0~1\ & ((\SPI_Analog_Driver_1|Data_valid~q\) # ((!\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[1]~q\)))) # (!\SPI_Analog_Handler_1|Add0~1\ & (((!\SPI_Analog_Driver_1|Data_valid~q\ & 
-- \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[1]~q\)) # (GND)))
-- \SPI_Analog_Handler_1|Add0~3\ = CARRY((\SPI_Analog_Driver_1|Data_valid~q\) # ((!\SPI_Analog_Handler_1|Add0~1\) # (!\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010010111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Driver_1|Data_valid~q\,
	datab => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[1]~q\,
	datad => VCC,
	cin => \SPI_Analog_Handler_1|Add0~1\,
	combout => \SPI_Analog_Handler_1|Add0~2_combout\,
	cout => \SPI_Analog_Handler_1|Add0~3\);

-- Location: LCCOMB_X20_Y27_N0
\SPI_Analog_Handler_1|data_ok~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|data_ok~0_combout\ = (\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[3]~q\ & (\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[2]~q\ & (\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[4]~q\ & !\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[3]~q\,
	datab => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[2]~q\,
	datac => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[4]~q\,
	datad => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[1]~q\,
	combout => \SPI_Analog_Handler_1|data_ok~0_combout\);

-- Location: LCCOMB_X19_Y27_N30
\SPI_Analog_Handler_1|data_ok~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|data_ok~3_combout\ = (!\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[0]~q\ & (\SPI_Analog_Handler_1|data_ok~q\ & (\SPI_Analog_Handler_1|data_ok~0_combout\ & \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[0]~q\,
	datab => \SPI_Analog_Handler_1|data_ok~q\,
	datac => \SPI_Analog_Handler_1|data_ok~0_combout\,
	datad => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[5]~q\,
	combout => \SPI_Analog_Handler_1|data_ok~3_combout\);

-- Location: LCCOMB_X27_Y27_N20
\Main_Mux_1|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Add0~10_combout\ = (\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[5]~q\ & (!\Main_Mux_1|Add0~9\)) # (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[5]~q\ & ((\Main_Mux_1|Add0~9\) # (GND)))
-- \Main_Mux_1|Add0~11\ = CARRY((!\Main_Mux_1|Add0~9\) # (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[5]~q\,
	datad => VCC,
	cin => \Main_Mux_1|Add0~9\,
	combout => \Main_Mux_1|Add0~10_combout\,
	cout => \Main_Mux_1|Add0~11\);

-- Location: LCCOMB_X27_Y27_N22
\Main_Mux_1|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Add0~12_combout\ = (\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[6]~q\ & (\Main_Mux_1|Add0~11\ $ (GND))) # (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[6]~q\ & (!\Main_Mux_1|Add0~11\ & VCC))
-- \Main_Mux_1|Add0~13\ = CARRY((\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[6]~q\ & !\Main_Mux_1|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[6]~q\,
	datad => VCC,
	cin => \Main_Mux_1|Add0~11\,
	combout => \Main_Mux_1|Add0~12_combout\,
	cout => \Main_Mux_1|Add0~13\);

-- Location: FF_X27_Y27_N23
\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|Add0~12_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[6]~q\);

-- Location: LCCOMB_X27_Y27_N24
\Main_Mux_1|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Add0~14_combout\ = (\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[7]~q\ & (!\Main_Mux_1|Add0~13\)) # (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[7]~q\ & ((\Main_Mux_1|Add0~13\) # (GND)))
-- \Main_Mux_1|Add0~15\ = CARRY((!\Main_Mux_1|Add0~13\) # (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[7]~q\,
	datad => VCC,
	cin => \Main_Mux_1|Add0~13\,
	combout => \Main_Mux_1|Add0~14_combout\,
	cout => \Main_Mux_1|Add0~15\);

-- Location: LCCOMB_X27_Y27_N26
\Main_Mux_1|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Add0~16_combout\ = (\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[8]~q\ & (\Main_Mux_1|Add0~15\ $ (GND))) # (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[8]~q\ & (!\Main_Mux_1|Add0~15\ & VCC))
-- \Main_Mux_1|Add0~17\ = CARRY((\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[8]~q\ & !\Main_Mux_1|Add0~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[8]~q\,
	datad => VCC,
	cin => \Main_Mux_1|Add0~15\,
	combout => \Main_Mux_1|Add0~16_combout\,
	cout => \Main_Mux_1|Add0~17\);

-- Location: LCCOMB_X27_Y27_N6
\Main_Mux_1|Request_Data_cnt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Request_Data_cnt~2_combout\ = (\Main_Mux_1|Add0~16_combout\ & ((!\Main_Mux_1|Equal1~6_combout\) # (!\Main_Mux_1|Equal1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Main_Mux_1|Equal1~5_combout\,
	datac => \Main_Mux_1|Add0~16_combout\,
	datad => \Main_Mux_1|Equal1~6_combout\,
	combout => \Main_Mux_1|Request_Data_cnt~2_combout\);

-- Location: FF_X27_Y27_N7
\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|Request_Data_cnt~2_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[8]~q\);

-- Location: LCCOMB_X27_Y27_N28
\Main_Mux_1|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Add0~18_combout\ = (\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[9]~q\ & (!\Main_Mux_1|Add0~17\)) # (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[9]~q\ & ((\Main_Mux_1|Add0~17\) # (GND)))
-- \Main_Mux_1|Add0~19\ = CARRY((!\Main_Mux_1|Add0~17\) # (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[9]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[9]~q\,
	datad => VCC,
	cin => \Main_Mux_1|Add0~17\,
	combout => \Main_Mux_1|Add0~18_combout\,
	cout => \Main_Mux_1|Add0~19\);

-- Location: LCCOMB_X27_Y27_N4
\Main_Mux_1|Request_Data_cnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Request_Data_cnt~1_combout\ = (\Main_Mux_1|Add0~18_combout\ & ((!\Main_Mux_1|Equal1~5_combout\) # (!\Main_Mux_1|Equal1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|Equal1~6_combout\,
	datac => \Main_Mux_1|Equal1~5_combout\,
	datad => \Main_Mux_1|Add0~18_combout\,
	combout => \Main_Mux_1|Request_Data_cnt~1_combout\);

-- Location: FF_X27_Y27_N5
\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|Request_Data_cnt~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[9]~q\);

-- Location: LCCOMB_X27_Y27_N30
\Main_Mux_1|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Add0~20_combout\ = (\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[10]~q\ & (\Main_Mux_1|Add0~19\ $ (GND))) # (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[10]~q\ & (!\Main_Mux_1|Add0~19\ & VCC))
-- \Main_Mux_1|Add0~21\ = CARRY((\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[10]~q\ & !\Main_Mux_1|Add0~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[10]~q\,
	datad => VCC,
	cin => \Main_Mux_1|Add0~19\,
	combout => \Main_Mux_1|Add0~20_combout\,
	cout => \Main_Mux_1|Add0~21\);

-- Location: FF_X27_Y27_N31
\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|Add0~20_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[10]~q\);

-- Location: LCCOMB_X27_Y26_N0
\Main_Mux_1|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Add0~22_combout\ = (\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[11]~q\ & (!\Main_Mux_1|Add0~21\)) # (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[11]~q\ & ((\Main_Mux_1|Add0~21\) # (GND)))
-- \Main_Mux_1|Add0~23\ = CARRY((!\Main_Mux_1|Add0~21\) # (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[11]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[11]~q\,
	datad => VCC,
	cin => \Main_Mux_1|Add0~21\,
	combout => \Main_Mux_1|Add0~22_combout\,
	cout => \Main_Mux_1|Add0~23\);

-- Location: FF_X27_Y26_N1
\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|Add0~22_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[11]~q\);

-- Location: LCCOMB_X27_Y26_N2
\Main_Mux_1|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Add0~24_combout\ = (\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[12]~q\ & (\Main_Mux_1|Add0~23\ $ (GND))) # (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[12]~q\ & (!\Main_Mux_1|Add0~23\ & VCC))
-- \Main_Mux_1|Add0~25\ = CARRY((\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[12]~q\ & !\Main_Mux_1|Add0~23\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[12]~q\,
	datad => VCC,
	cin => \Main_Mux_1|Add0~23\,
	combout => \Main_Mux_1|Add0~24_combout\,
	cout => \Main_Mux_1|Add0~25\);

-- Location: LCCOMB_X26_Y27_N0
\Main_Mux_1|Request_Data_cnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Request_Data_cnt~0_combout\ = (\Main_Mux_1|Add0~24_combout\ & ((!\Main_Mux_1|Equal1~6_combout\) # (!\Main_Mux_1|Equal1~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|Equal1~5_combout\,
	datac => \Main_Mux_1|Equal1~6_combout\,
	datad => \Main_Mux_1|Add0~24_combout\,
	combout => \Main_Mux_1|Request_Data_cnt~0_combout\);

-- Location: FF_X26_Y27_N1
\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|Request_Data_cnt~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[12]~q\);

-- Location: LCCOMB_X27_Y26_N4
\Main_Mux_1|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Add0~26_combout\ = (\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[13]~q\ & (!\Main_Mux_1|Add0~25\)) # (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[13]~q\ & ((\Main_Mux_1|Add0~25\) # (GND)))
-- \Main_Mux_1|Add0~27\ = CARRY((!\Main_Mux_1|Add0~25\) # (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[13]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[13]~q\,
	datad => VCC,
	cin => \Main_Mux_1|Add0~25\,
	combout => \Main_Mux_1|Add0~26_combout\,
	cout => \Main_Mux_1|Add0~27\);

-- Location: FF_X27_Y26_N5
\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|Add0~26_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[13]~q\);

-- Location: LCCOMB_X27_Y26_N6
\Main_Mux_1|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Add0~28_combout\ = (\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[14]~q\ & (\Main_Mux_1|Add0~27\ $ (GND))) # (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[14]~q\ & (!\Main_Mux_1|Add0~27\ & VCC))
-- \Main_Mux_1|Add0~29\ = CARRY((\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[14]~q\ & !\Main_Mux_1|Add0~27\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[14]~q\,
	datad => VCC,
	cin => \Main_Mux_1|Add0~27\,
	combout => \Main_Mux_1|Add0~28_combout\,
	cout => \Main_Mux_1|Add0~29\);

-- Location: FF_X27_Y26_N7
\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|Add0~28_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[14]~q\);

-- Location: LCCOMB_X27_Y26_N8
\Main_Mux_1|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Add0~30_combout\ = (\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[15]~q\ & (!\Main_Mux_1|Add0~29\)) # (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[15]~q\ & ((\Main_Mux_1|Add0~29\) # (GND)))
-- \Main_Mux_1|Add0~31\ = CARRY((!\Main_Mux_1|Add0~29\) # (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[15]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[15]~q\,
	datad => VCC,
	cin => \Main_Mux_1|Add0~29\,
	combout => \Main_Mux_1|Add0~30_combout\,
	cout => \Main_Mux_1|Add0~31\);

-- Location: FF_X27_Y26_N9
\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|Add0~30_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[15]~q\);

-- Location: LCCOMB_X27_Y26_N10
\Main_Mux_1|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Add0~32_combout\ = (\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[16]~q\ & (\Main_Mux_1|Add0~31\ $ (GND))) # (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[16]~q\ & (!\Main_Mux_1|Add0~31\ & VCC))
-- \Main_Mux_1|Add0~33\ = CARRY((\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[16]~q\ & !\Main_Mux_1|Add0~31\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[16]~q\,
	datad => VCC,
	cin => \Main_Mux_1|Add0~31\,
	combout => \Main_Mux_1|Add0~32_combout\,
	cout => \Main_Mux_1|Add0~33\);

-- Location: FF_X27_Y26_N11
\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[16]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|Add0~32_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[16]~q\);

-- Location: LCCOMB_X27_Y26_N12
\Main_Mux_1|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Add0~34_combout\ = (\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[17]~q\ & (!\Main_Mux_1|Add0~33\)) # (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[17]~q\ & ((\Main_Mux_1|Add0~33\) # (GND)))
-- \Main_Mux_1|Add0~35\ = CARRY((!\Main_Mux_1|Add0~33\) # (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[17]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[17]~q\,
	datad => VCC,
	cin => \Main_Mux_1|Add0~33\,
	combout => \Main_Mux_1|Add0~34_combout\,
	cout => \Main_Mux_1|Add0~35\);

-- Location: FF_X27_Y26_N13
\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[17]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|Add0~34_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[17]~q\);

-- Location: LCCOMB_X27_Y26_N14
\Main_Mux_1|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Add0~36_combout\ = (\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[18]~q\ & (\Main_Mux_1|Add0~35\ $ (GND))) # (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[18]~q\ & (!\Main_Mux_1|Add0~35\ & VCC))
-- \Main_Mux_1|Add0~37\ = CARRY((\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[18]~q\ & !\Main_Mux_1|Add0~35\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[18]~q\,
	datad => VCC,
	cin => \Main_Mux_1|Add0~35\,
	combout => \Main_Mux_1|Add0~36_combout\,
	cout => \Main_Mux_1|Add0~37\);

-- Location: FF_X27_Y26_N15
\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[18]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|Add0~36_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[18]~q\);

-- Location: LCCOMB_X27_Y26_N26
\Main_Mux_1|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Equal1~1_combout\ = (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[17]~q\ & (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[18]~q\ & (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[15]~q\ & !\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[16]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[17]~q\,
	datab => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[18]~q\,
	datac => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[15]~q\,
	datad => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[16]~q\,
	combout => \Main_Mux_1|Equal1~1_combout\);

-- Location: LCCOMB_X27_Y26_N16
\Main_Mux_1|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Add0~38_combout\ = (\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[19]~q\ & (!\Main_Mux_1|Add0~37\)) # (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[19]~q\ & ((\Main_Mux_1|Add0~37\) # (GND)))
-- \Main_Mux_1|Add0~39\ = CARRY((!\Main_Mux_1|Add0~37\) # (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[19]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[19]~q\,
	datad => VCC,
	cin => \Main_Mux_1|Add0~37\,
	combout => \Main_Mux_1|Add0~38_combout\,
	cout => \Main_Mux_1|Add0~39\);

-- Location: FF_X27_Y26_N17
\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[19]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|Add0~38_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[19]~q\);

-- Location: LCCOMB_X27_Y26_N18
\Main_Mux_1|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Add0~40_combout\ = (\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[20]~q\ & (\Main_Mux_1|Add0~39\ $ (GND))) # (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[20]~q\ & (!\Main_Mux_1|Add0~39\ & VCC))
-- \Main_Mux_1|Add0~41\ = CARRY((\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[20]~q\ & !\Main_Mux_1|Add0~39\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[20]~q\,
	datad => VCC,
	cin => \Main_Mux_1|Add0~39\,
	combout => \Main_Mux_1|Add0~40_combout\,
	cout => \Main_Mux_1|Add0~41\);

-- Location: FF_X27_Y26_N19
\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[20]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|Add0~40_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[20]~q\);

-- Location: LCCOMB_X27_Y26_N20
\Main_Mux_1|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Add0~42_combout\ = (\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[21]~q\ & (!\Main_Mux_1|Add0~41\)) # (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[21]~q\ & ((\Main_Mux_1|Add0~41\) # (GND)))
-- \Main_Mux_1|Add0~43\ = CARRY((!\Main_Mux_1|Add0~41\) # (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[21]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[21]~q\,
	datad => VCC,
	cin => \Main_Mux_1|Add0~41\,
	combout => \Main_Mux_1|Add0~42_combout\,
	cout => \Main_Mux_1|Add0~43\);

-- Location: FF_X27_Y26_N21
\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[21]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|Add0~42_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[21]~q\);

-- Location: LCCOMB_X27_Y26_N22
\Main_Mux_1|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Add0~44_combout\ = \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[22]~q\ $ (!\Main_Mux_1|Add0~43\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110100101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[22]~q\,
	cin => \Main_Mux_1|Add0~43\,
	combout => \Main_Mux_1|Add0~44_combout\);

-- Location: FF_X27_Y26_N23
\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[22]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|Add0~44_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[22]~q\);

-- Location: LCCOMB_X27_Y26_N28
\Main_Mux_1|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Equal1~0_combout\ = (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[19]~q\ & (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[21]~q\ & (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[22]~q\ & !\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[20]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[19]~q\,
	datab => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[21]~q\,
	datac => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[22]~q\,
	datad => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[20]~q\,
	combout => \Main_Mux_1|Equal1~0_combout\);

-- Location: LCCOMB_X27_Y27_N8
\Main_Mux_1|Equal1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Equal1~3_combout\ = (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[6]~q\ & (\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[9]~q\ & (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[10]~q\ & \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[8]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[6]~q\,
	datab => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[9]~q\,
	datac => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[10]~q\,
	datad => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[8]~q\,
	combout => \Main_Mux_1|Equal1~3_combout\);

-- Location: LCCOMB_X27_Y26_N24
\Main_Mux_1|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Equal1~2_combout\ = (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[14]~q\ & (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[11]~q\ & (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[13]~q\ & \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[12]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[14]~q\,
	datab => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[11]~q\,
	datac => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[13]~q\,
	datad => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[12]~q\,
	combout => \Main_Mux_1|Equal1~2_combout\);

-- Location: LCCOMB_X27_Y26_N30
\Main_Mux_1|Equal1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Equal1~4_combout\ = (\Main_Mux_1|Equal1~1_combout\ & (\Main_Mux_1|Equal1~0_combout\ & (\Main_Mux_1|Equal1~3_combout\ & \Main_Mux_1|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|Equal1~1_combout\,
	datab => \Main_Mux_1|Equal1~0_combout\,
	datac => \Main_Mux_1|Equal1~3_combout\,
	datad => \Main_Mux_1|Equal1~2_combout\,
	combout => \Main_Mux_1|Equal1~4_combout\);

-- Location: LCCOMB_X26_Y27_N6
\Main_Mux_1|Equal1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Equal1~5_combout\ = (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[0]~q\ & (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[4]~q\ & (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[1]~q\ & \Main_Mux_1|Equal1~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[0]~q\,
	datab => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[4]~q\,
	datac => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[1]~q\,
	datad => \Main_Mux_1|Equal1~4_combout\,
	combout => \Main_Mux_1|Equal1~5_combout\);

-- Location: LCCOMB_X27_Y27_N0
\Main_Mux_1|Request_Data_cnt~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Request_Data_cnt~4_combout\ = (\Main_Mux_1|Add0~14_combout\ & ((!\Main_Mux_1|Equal1~5_combout\) # (!\Main_Mux_1|Equal1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|Equal1~6_combout\,
	datac => \Main_Mux_1|Equal1~5_combout\,
	datad => \Main_Mux_1|Add0~14_combout\,
	combout => \Main_Mux_1|Request_Data_cnt~4_combout\);

-- Location: FF_X27_Y27_N1
\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|Request_Data_cnt~4_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[7]~q\);

-- Location: LCCOMB_X26_Y27_N8
\Main_Mux_1|Equal1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Equal1~6_combout\ = (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[5]~q\ & (\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[7]~q\ & (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[2]~q\ & \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[5]~q\,
	datab => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[7]~q\,
	datac => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[2]~q\,
	datad => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[3]~q\,
	combout => \Main_Mux_1|Equal1~6_combout\);

-- Location: LCCOMB_X27_Y27_N10
\Main_Mux_1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Add0~0_combout\ = \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[0]~q\ $ (VCC)
-- \Main_Mux_1|Add0~1\ = CARRY(\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[0]~q\,
	datad => VCC,
	combout => \Main_Mux_1|Add0~0_combout\,
	cout => \Main_Mux_1|Add0~1\);

-- Location: LCCOMB_X27_Y27_N2
\Main_Mux_1|Request_Data_cnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Request_Data_cnt~3_combout\ = (\Main_Mux_1|Add0~0_combout\ & ((!\Main_Mux_1|Equal1~5_combout\) # (!\Main_Mux_1|Equal1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|Equal1~6_combout\,
	datac => \Main_Mux_1|Equal1~5_combout\,
	datad => \Main_Mux_1|Add0~0_combout\,
	combout => \Main_Mux_1|Request_Data_cnt~3_combout\);

-- Location: FF_X27_Y27_N3
\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|Request_Data_cnt~3_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[0]~q\);

-- Location: LCCOMB_X27_Y27_N12
\Main_Mux_1|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Add0~2_combout\ = (\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[1]~q\ & (!\Main_Mux_1|Add0~1\)) # (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[1]~q\ & ((\Main_Mux_1|Add0~1\) # (GND)))
-- \Main_Mux_1|Add0~3\ = CARRY((!\Main_Mux_1|Add0~1\) # (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[1]~q\,
	datad => VCC,
	cin => \Main_Mux_1|Add0~1\,
	combout => \Main_Mux_1|Add0~2_combout\,
	cout => \Main_Mux_1|Add0~3\);

-- Location: FF_X27_Y27_N13
\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|Add0~2_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[1]~q\);

-- Location: LCCOMB_X27_Y27_N14
\Main_Mux_1|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Add0~4_combout\ = (\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[2]~q\ & (\Main_Mux_1|Add0~3\ $ (GND))) # (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[2]~q\ & (!\Main_Mux_1|Add0~3\ & VCC))
-- \Main_Mux_1|Add0~5\ = CARRY((\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[2]~q\ & !\Main_Mux_1|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[2]~q\,
	datad => VCC,
	cin => \Main_Mux_1|Add0~3\,
	combout => \Main_Mux_1|Add0~4_combout\,
	cout => \Main_Mux_1|Add0~5\);

-- Location: FF_X27_Y27_N15
\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|Add0~4_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[2]~q\);

-- Location: LCCOMB_X27_Y27_N16
\Main_Mux_1|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Add0~6_combout\ = (\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[3]~q\ & (!\Main_Mux_1|Add0~5\)) # (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[3]~q\ & ((\Main_Mux_1|Add0~5\) # (GND)))
-- \Main_Mux_1|Add0~7\ = CARRY((!\Main_Mux_1|Add0~5\) # (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[3]~q\,
	datad => VCC,
	cin => \Main_Mux_1|Add0~5\,
	combout => \Main_Mux_1|Add0~6_combout\,
	cout => \Main_Mux_1|Add0~7\);

-- Location: LCCOMB_X26_Y27_N16
\Main_Mux_1|Request_Data_cnt~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Request_Data_cnt~5_combout\ = (\Main_Mux_1|Add0~6_combout\ & ((!\Main_Mux_1|Equal1~5_combout\) # (!\Main_Mux_1|Equal1~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|Add0~6_combout\,
	datac => \Main_Mux_1|Equal1~6_combout\,
	datad => \Main_Mux_1|Equal1~5_combout\,
	combout => \Main_Mux_1|Request_Data_cnt~5_combout\);

-- Location: FF_X26_Y27_N17
\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|Request_Data_cnt~5_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[3]~q\);

-- Location: LCCOMB_X27_Y27_N18
\Main_Mux_1|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Add0~8_combout\ = (\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[4]~q\ & (\Main_Mux_1|Add0~7\ $ (GND))) # (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[4]~q\ & (!\Main_Mux_1|Add0~7\ & VCC))
-- \Main_Mux_1|Add0~9\ = CARRY((\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[4]~q\ & !\Main_Mux_1|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[4]~q\,
	datad => VCC,
	cin => \Main_Mux_1|Add0~7\,
	combout => \Main_Mux_1|Add0~8_combout\,
	cout => \Main_Mux_1|Add0~9\);

-- Location: FF_X27_Y27_N19
\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|Add0~8_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[4]~q\);

-- Location: FF_X27_Y27_N21
\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|Add0~10_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[5]~q\);

-- Location: LCCOMB_X26_Y27_N30
\Main_Mux_1|Request_Data_Strobe~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Request_Data_Strobe~0_combout\ = (\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[5]~q\ & (!\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[7]~q\ & (\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[2]~q\ & 
-- !\Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[5]~q\,
	datab => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[7]~q\,
	datac => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[2]~q\,
	datad => \Main_Mux_1|gen_tx_ser_data:Request_Data_cnt[3]~q\,
	combout => \Main_Mux_1|Request_Data_Strobe~0_combout\);

-- Location: LCCOMB_X26_Y27_N10
\Main_Mux_1|Request_Data_Strobe~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Request_Data_Strobe~1_combout\ = (\Main_Mux_1|Equal1~5_combout\ & ((\Main_Mux_1|Request_Data_Strobe~0_combout\) # ((\Main_Mux_1|Equal1~6_combout\ & \Main_Mux_1|Request_Data_Strobe~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|Request_Data_Strobe~0_combout\,
	datab => \Main_Mux_1|Equal1~6_combout\,
	datac => \Main_Mux_1|Request_Data_Strobe~q\,
	datad => \Main_Mux_1|Equal1~5_combout\,
	combout => \Main_Mux_1|Request_Data_Strobe~1_combout\);

-- Location: FF_X26_Y27_N11
\Main_Mux_1|Request_Data_Strobe\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|Request_Data_Strobe~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|Request_Data_Strobe~q\);

-- Location: LCCOMB_X26_Y27_N28
\Main_Mux_1|Dig_In_Request_i~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Mux_1|Dig_In_Request_i~feeder_combout\ = \Main_Mux_1|Request_Data_Strobe~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Mux_1|Request_Data_Strobe~q\,
	combout => \Main_Mux_1|Dig_In_Request_i~feeder_combout\);

-- Location: FF_X26_Y27_N29
\Main_Mux_1|Dig_In_Request_i\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Mux_1|Dig_In_Request_i~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Mux_1|Dig_In_Request_i~q\);

-- Location: LCCOMB_X19_Y28_N24
\SPI_Analog_Handler_1|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector5~0_combout\ = (!\SPI_Analog_Handler_1|SPI_Drive_state.wait_Idle~q\ & ((\Main_Mux_1|Dig_In_Request_i~q\) # (\SPI_Analog_Handler_1|SPI_Drive_state.Idle~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Mux_1|Dig_In_Request_i~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.wait_Idle~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Idle~q\,
	combout => \SPI_Analog_Handler_1|Selector5~0_combout\);

-- Location: FF_X19_Y28_N25
\SPI_Analog_Handler_1|SPI_Drive_state.Idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector5~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Idle~q\);

-- Location: LCCOMB_X19_Y28_N2
\SPI_Analog_Handler_1|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector0~0_combout\ = (\Main_Mux_1|Dig_In_Request_i~q\ & !\SPI_Analog_Handler_1|SPI_Drive_state.Idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Main_Mux_1|Dig_In_Request_i~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Idle~q\,
	combout => \SPI_Analog_Handler_1|Selector0~0_combout\);

-- Location: FF_X19_Y28_N3
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_Dummy_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector0~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_Dummy_1~q\);

-- Location: LCCOMB_X19_Y28_N22
\SPI_Analog_Handler_1|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector7~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_Dummy_1~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_1~q\ & ((!\SPI_Analog_Handler_1|data_ok~1_combout\) # (!\SPI_Analog_Handler_1|data_ok~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_Dummy_1~q\,
	datab => \SPI_Analog_Handler_1|data_ok~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_1~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector7~0_combout\);

-- Location: FF_X19_Y28_N23
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector7~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_1~q\);

-- Location: LCCOMB_X19_Y28_N26
\SPI_Analog_Handler_1|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector8~0_combout\ = (\SPI_Analog_Handler_1|data_ok~q\ & (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_1~q\ & \SPI_Analog_Handler_1|data_ok~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Analog_Handler_1|data_ok~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_1~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector8~0_combout\);

-- Location: FF_X19_Y28_N27
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector8~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH1~q\);

-- Location: LCCOMB_X19_Y28_N4
\SPI_Analog_Handler_1|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector9~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH1~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH1~q\ & ((!\SPI_Analog_Handler_1|data_ok~1_combout\) # (!\SPI_Analog_Handler_1|data_ok~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH1~q\,
	datab => \SPI_Analog_Handler_1|data_ok~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH1~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector9~0_combout\);

-- Location: FF_X19_Y28_N5
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector9~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH1~q\);

-- Location: LCCOMB_X19_Y29_N8
\SPI_Analog_Handler_1|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector10~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH1~q\ & (\SPI_Analog_Handler_1|data_ok~q\ & \SPI_Analog_Handler_1|data_ok~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH1~q\,
	datac => \SPI_Analog_Handler_1|data_ok~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector10~0_combout\);

-- Location: FF_X19_Y29_N9
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector10~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH2~q\);

-- Location: LCCOMB_X19_Y28_N10
\SPI_Analog_Handler_1|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector11~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH2~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH2~q\ & ((!\SPI_Analog_Handler_1|data_ok~1_combout\) # (!\SPI_Analog_Handler_1|data_ok~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH2~q\,
	datab => \SPI_Analog_Handler_1|data_ok~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH2~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector11~0_combout\);

-- Location: FF_X19_Y28_N11
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector11~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH2~q\);

-- Location: LCCOMB_X19_Y28_N0
\SPI_Analog_Handler_1|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector12~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH2~q\ & (\SPI_Analog_Handler_1|data_ok~q\ & \SPI_Analog_Handler_1|data_ok~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH2~q\,
	datab => \SPI_Analog_Handler_1|data_ok~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector12~0_combout\);

-- Location: FF_X19_Y28_N1
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector12~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH3~q\);

-- Location: LCCOMB_X19_Y28_N20
\SPI_Analog_Handler_1|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector13~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH3~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH3~q\ & ((!\SPI_Analog_Handler_1|data_ok~q\) # (!\SPI_Analog_Handler_1|data_ok~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~1_combout\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH3~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH3~q\,
	datad => \SPI_Analog_Handler_1|data_ok~q\,
	combout => \SPI_Analog_Handler_1|Selector13~0_combout\);

-- Location: FF_X19_Y28_N21
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector13~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH3~q\);

-- Location: LCCOMB_X17_Y28_N24
\SPI_Analog_Handler_1|Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector14~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH3~q\ & (\SPI_Analog_Handler_1|data_ok~q\ & \SPI_Analog_Handler_1|data_ok~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH3~q\,
	datac => \SPI_Analog_Handler_1|data_ok~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector14~0_combout\);

-- Location: FF_X17_Y28_N25
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector14~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH4~q\);

-- Location: LCCOMB_X17_Y28_N16
\SPI_Analog_Handler_1|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector15~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH4~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH4~q\ & ((!\SPI_Analog_Handler_1|data_ok~1_combout\) # (!\SPI_Analog_Handler_1|data_ok~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH4~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH4~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector15~0_combout\);

-- Location: FF_X17_Y28_N17
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector15~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH4~q\);

-- Location: LCCOMB_X17_Y28_N30
\SPI_Analog_Handler_1|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector16~0_combout\ = (\SPI_Analog_Handler_1|data_ok~q\ & (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH4~q\ & \SPI_Analog_Handler_1|data_ok~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH4~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector16~0_combout\);

-- Location: FF_X17_Y28_N31
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector16~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH5~q\);

-- Location: LCCOMB_X17_Y28_N18
\SPI_Analog_Handler_1|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector17~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH5~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH5~q\ & ((!\SPI_Analog_Handler_1|data_ok~1_combout\) # (!\SPI_Analog_Handler_1|data_ok~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH5~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH5~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector17~0_combout\);

-- Location: FF_X17_Y28_N19
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector17~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH5~q\);

-- Location: LCCOMB_X21_Y28_N10
\SPI_Analog_Handler_1|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector18~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH5~q\ & (\SPI_Analog_Handler_1|data_ok~q\ & \SPI_Analog_Handler_1|data_ok~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH5~q\,
	datac => \SPI_Analog_Handler_1|data_ok~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector18~0_combout\);

-- Location: FF_X20_Y28_N19
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \SPI_Analog_Handler_1|Selector18~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH6~q\);

-- Location: LCCOMB_X21_Y28_N14
\SPI_Analog_Handler_1|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector19~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH6~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH6~q\ & ((!\SPI_Analog_Handler_1|data_ok~1_combout\) # (!\SPI_Analog_Handler_1|data_ok~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH6~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH6~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector19~0_combout\);

-- Location: FF_X17_Y28_N5
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \SPI_Analog_Handler_1|Selector19~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH6~q\);

-- Location: LCCOMB_X20_Y28_N16
\SPI_Analog_Handler_1|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector20~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH6~q\ & (\SPI_Analog_Handler_1|data_ok~q\ & \SPI_Analog_Handler_1|data_ok~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH6~q\,
	datac => \SPI_Analog_Handler_1|data_ok~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector20~0_combout\);

-- Location: FF_X20_Y28_N17
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector20~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH7~q\);

-- Location: LCCOMB_X17_Y28_N6
\SPI_Analog_Handler_1|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector21~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH7~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH7~q\ & ((!\SPI_Analog_Handler_1|data_ok~1_combout\) # (!\SPI_Analog_Handler_1|data_ok~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH7~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH7~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector21~0_combout\);

-- Location: FF_X17_Y28_N7
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH7\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector21~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH7~q\);

-- Location: LCCOMB_X17_Y28_N2
\SPI_Analog_Handler_1|Selector22~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector22~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH7~q\ & (\SPI_Analog_Handler_1|data_ok~q\ & \SPI_Analog_Handler_1|data_ok~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH7~q\,
	datac => \SPI_Analog_Handler_1|data_ok~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector22~0_combout\);

-- Location: FF_X17_Y28_N3
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector22~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH8~q\);

-- Location: LCCOMB_X17_Y28_N0
\SPI_Analog_Handler_1|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector23~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH8~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH8~q\ & ((!\SPI_Analog_Handler_1|data_ok~1_combout\) # (!\SPI_Analog_Handler_1|data_ok~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH8~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH8~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector23~0_combout\);

-- Location: FF_X17_Y28_N1
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH8\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector23~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH8~q\);

-- Location: LCCOMB_X18_Y28_N26
\SPI_Analog_Handler_1|Selector24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector24~0_combout\ = (\SPI_Analog_Handler_1|data_ok~q\ & (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH8~q\ & \SPI_Analog_Handler_1|data_ok~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH8~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector24~0_combout\);

-- Location: FF_X18_Y28_N27
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_Dummy_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector24~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_Dummy_2~q\);

-- Location: LCCOMB_X18_Y27_N24
\SPI_Analog_Handler_1|Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector25~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_Dummy_2~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_2~q\ & ((!\SPI_Analog_Handler_1|data_ok~q\) # (!\SPI_Analog_Handler_1|data_ok~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~1_combout\,
	datab => \SPI_Analog_Handler_1|data_ok~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_2~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_Dummy_2~q\,
	combout => \SPI_Analog_Handler_1|Selector25~0_combout\);

-- Location: FF_X18_Y27_N25
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector25~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_2~q\);

-- Location: LCCOMB_X18_Y27_N6
\SPI_Analog_Handler_1|Selector26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector26~0_combout\ = (\SPI_Analog_Handler_1|data_ok~q\ & (\SPI_Analog_Handler_1|data_ok~1_combout\ & \SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_2~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Analog_Handler_1|data_ok~q\,
	datac => \SPI_Analog_Handler_1|data_ok~1_combout\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_2~q\,
	combout => \SPI_Analog_Handler_1|Selector26~0_combout\);

-- Location: FF_X18_Y27_N7
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector26~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH9~q\);

-- Location: LCCOMB_X18_Y27_N10
\SPI_Analog_Handler_1|Selector27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector27~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH9~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH9~q\ & ((!\SPI_Analog_Handler_1|data_ok~q\) # (!\SPI_Analog_Handler_1|data_ok~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~1_combout\,
	datab => \SPI_Analog_Handler_1|data_ok~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH9~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH9~q\,
	combout => \SPI_Analog_Handler_1|Selector27~0_combout\);

-- Location: FF_X18_Y27_N11
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH9\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector27~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH9~q\);

-- Location: LCCOMB_X18_Y27_N16
\SPI_Analog_Handler_1|Selector28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector28~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH9~q\ & (\SPI_Analog_Handler_1|data_ok~q\ & \SPI_Analog_Handler_1|data_ok~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH9~q\,
	datab => \SPI_Analog_Handler_1|data_ok~q\,
	datac => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector28~0_combout\);

-- Location: FF_X18_Y27_N17
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector28~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH10~q\);

-- Location: LCCOMB_X18_Y27_N0
\SPI_Analog_Handler_1|Selector29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector29~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH10~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH10~q\ & ((!\SPI_Analog_Handler_1|data_ok~q\) # (!\SPI_Analog_Handler_1|data_ok~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~1_combout\,
	datab => \SPI_Analog_Handler_1|data_ok~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH10~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH10~q\,
	combout => \SPI_Analog_Handler_1|Selector29~0_combout\);

-- Location: FF_X18_Y27_N1
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH10\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector29~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH10~q\);

-- Location: LCCOMB_X20_Y29_N2
\SPI_Analog_Handler_1|Selector30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector30~0_combout\ = (\SPI_Analog_Handler_1|data_ok~q\ & (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH10~q\ & \SPI_Analog_Handler_1|data_ok~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH10~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector30~0_combout\);

-- Location: FF_X20_Y29_N3
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector30~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH11~q\);

-- Location: LCCOMB_X18_Y27_N18
\SPI_Analog_Handler_1|Selector31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector31~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH11~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH11~q\ & ((!\SPI_Analog_Handler_1|data_ok~q\) # (!\SPI_Analog_Handler_1|data_ok~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~1_combout\,
	datab => \SPI_Analog_Handler_1|data_ok~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH11~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH11~q\,
	combout => \SPI_Analog_Handler_1|Selector31~0_combout\);

-- Location: FF_X18_Y27_N19
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH11\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector31~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH11~q\);

-- Location: LCCOMB_X17_Y28_N10
\SPI_Analog_Handler_1|Selector32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector32~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH11~q\ & (\SPI_Analog_Handler_1|data_ok~q\ & \SPI_Analog_Handler_1|data_ok~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH11~q\,
	datac => \SPI_Analog_Handler_1|data_ok~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector32~0_combout\);

-- Location: FF_X17_Y28_N11
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector32~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH12~q\);

-- Location: LCCOMB_X17_Y28_N26
\SPI_Analog_Handler_1|Selector33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector33~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH12~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH12~q\ & ((!\SPI_Analog_Handler_1|data_ok~1_combout\) # (!\SPI_Analog_Handler_1|data_ok~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH12~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH12~q\,
	datac => \SPI_Analog_Handler_1|data_ok~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector33~0_combout\);

-- Location: FF_X20_Y28_N29
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH12\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \SPI_Analog_Handler_1|Selector33~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH12~q\);

-- Location: LCCOMB_X17_Y28_N28
\SPI_Analog_Handler_1|Selector34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector34~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH12~q\ & (\SPI_Analog_Handler_1|data_ok~q\ & \SPI_Analog_Handler_1|data_ok~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH12~q\,
	datac => \SPI_Analog_Handler_1|data_ok~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector34~0_combout\);

-- Location: FF_X17_Y28_N29
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector34~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH13~q\);

-- Location: LCCOMB_X20_Y28_N26
\SPI_Analog_Handler_1|Selector35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector35~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH13~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH13~q\ & ((!\SPI_Analog_Handler_1|data_ok~1_combout\) # (!\SPI_Analog_Handler_1|data_ok~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH13~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH13~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector35~0_combout\);

-- Location: FF_X20_Y28_N27
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH13\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector35~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH13~q\);

-- Location: LCCOMB_X20_Y28_N24
\SPI_Analog_Handler_1|Selector36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector36~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH13~q\ & (\SPI_Analog_Handler_1|data_ok~q\ & \SPI_Analog_Handler_1|data_ok~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH13~q\,
	datac => \SPI_Analog_Handler_1|data_ok~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector36~0_combout\);

-- Location: FF_X20_Y28_N25
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector36~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH14~q\);

-- Location: LCCOMB_X20_Y28_N4
\SPI_Analog_Handler_1|Selector37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector37~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH14~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH14~q\ & ((!\SPI_Analog_Handler_1|data_ok~1_combout\) # (!\SPI_Analog_Handler_1|data_ok~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH14~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH14~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector37~0_combout\);

-- Location: FF_X20_Y28_N5
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH14\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector37~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH14~q\);

-- Location: LCCOMB_X20_Y28_N14
\SPI_Analog_Handler_1|Selector38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector38~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH14~q\ & (\SPI_Analog_Handler_1|data_ok~q\ & \SPI_Analog_Handler_1|data_ok~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH14~q\,
	datac => \SPI_Analog_Handler_1|data_ok~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector38~0_combout\);

-- Location: FF_X20_Y28_N15
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector38~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH15~q\);

-- Location: LCCOMB_X21_Y28_N26
\SPI_Analog_Handler_1|Selector39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector39~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH15~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH15~q\ & ((!\SPI_Analog_Handler_1|data_ok~1_combout\) # (!\SPI_Analog_Handler_1|data_ok~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~q\,
	datab => \SPI_Analog_Handler_1|data_ok~1_combout\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH15~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH15~q\,
	combout => \SPI_Analog_Handler_1|Selector39~0_combout\);

-- Location: FF_X21_Y28_N27
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH15\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector39~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH15~q\);

-- Location: LCCOMB_X21_Y28_N18
\SPI_Analog_Handler_1|Selector40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector40~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH15~q\ & (\SPI_Analog_Handler_1|data_ok~q\ & \SPI_Analog_Handler_1|data_ok~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH15~q\,
	datac => \SPI_Analog_Handler_1|data_ok~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector40~0_combout\);

-- Location: FF_X21_Y28_N19
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector40~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH16~q\);

-- Location: LCCOMB_X21_Y28_N22
\SPI_Analog_Handler_1|Selector41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector41~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH16~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH16~q\ & ((!\SPI_Analog_Handler_1|data_ok~1_combout\) # (!\SPI_Analog_Handler_1|data_ok~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH16~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH16~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector41~0_combout\);

-- Location: FF_X21_Y28_N23
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH16\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector41~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH16~q\);

-- Location: LCCOMB_X19_Y28_N12
\SPI_Analog_Handler_1|Selector42~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector42~0_combout\ = (\SPI_Analog_Handler_1|data_ok~q\ & (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH16~q\ & \SPI_Analog_Handler_1|data_ok~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Analog_Handler_1|data_ok~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH16~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector42~0_combout\);

-- Location: FF_X19_Y28_N13
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_Dummy_3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector42~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_Dummy_3~q\);

-- Location: LCCOMB_X20_Y29_N18
\SPI_Analog_Handler_1|Selector43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector43~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_Dummy_3~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_3~q\ & ((!\SPI_Analog_Handler_1|data_ok~1_combout\) # (!\SPI_Analog_Handler_1|data_ok~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_Dummy_3~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_3~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector43~0_combout\);

-- Location: FF_X20_Y29_N19
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_3\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector43~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_3~q\);

-- Location: LCCOMB_X20_Y29_N26
\SPI_Analog_Handler_1|Selector44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector44~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_3~q\ & (\SPI_Analog_Handler_1|data_ok~q\ & \SPI_Analog_Handler_1|data_ok~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_3~q\,
	datac => \SPI_Analog_Handler_1|data_ok~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector44~0_combout\);

-- Location: FF_X20_Y29_N27
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector44~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH17~q\);

-- Location: LCCOMB_X20_Y29_N8
\SPI_Analog_Handler_1|Selector45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector45~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH17~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH17~q\ & ((!\SPI_Analog_Handler_1|data_ok~1_combout\) # (!\SPI_Analog_Handler_1|data_ok~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH17~q\,
	datab => \SPI_Analog_Handler_1|data_ok~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH17~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector45~0_combout\);

-- Location: FF_X20_Y29_N9
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH17\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector45~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH17~q\);

-- Location: LCCOMB_X20_Y29_N6
\SPI_Analog_Handler_1|Selector46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector46~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH17~q\ & (\SPI_Analog_Handler_1|data_ok~q\ & \SPI_Analog_Handler_1|data_ok~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH17~q\,
	datac => \SPI_Analog_Handler_1|data_ok~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector46~0_combout\);

-- Location: FF_X20_Y29_N7
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector46~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH18~q\);

-- Location: LCCOMB_X20_Y29_N22
\SPI_Analog_Handler_1|Selector47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector47~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH18~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH18~q\ & ((!\SPI_Analog_Handler_1|data_ok~1_combout\) # (!\SPI_Analog_Handler_1|data_ok~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH18~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH18~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector47~0_combout\);

-- Location: FF_X20_Y29_N23
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH18\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector47~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH18~q\);

-- Location: LCCOMB_X20_Y29_N20
\SPI_Analog_Handler_1|Selector48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector48~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH18~q\ & (\SPI_Analog_Handler_1|data_ok~q\ & \SPI_Analog_Handler_1|data_ok~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH18~q\,
	datac => \SPI_Analog_Handler_1|data_ok~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector48~0_combout\);

-- Location: FF_X20_Y29_N21
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector48~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH19~q\);

-- Location: LCCOMB_X20_Y29_N0
\SPI_Analog_Handler_1|Selector49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector49~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH19~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH19~q\ & ((!\SPI_Analog_Handler_1|data_ok~1_combout\) # (!\SPI_Analog_Handler_1|data_ok~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH19~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH19~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector49~0_combout\);

-- Location: FF_X20_Y29_N1
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH19\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector49~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH19~q\);

-- Location: LCCOMB_X17_Y28_N4
\SPI_Analog_Handler_1|Selector50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector50~0_combout\ = (\SPI_Analog_Handler_1|data_ok~q\ & (\SPI_Analog_Handler_1|data_ok~1_combout\ & \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH19~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~q\,
	datab => \SPI_Analog_Handler_1|data_ok~1_combout\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH19~q\,
	combout => \SPI_Analog_Handler_1|Selector50~0_combout\);

-- Location: FF_X17_Y28_N9
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \SPI_Analog_Handler_1|Selector50~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH20~q\);

-- Location: LCCOMB_X20_Y28_N10
\SPI_Analog_Handler_1|Selector51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector51~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH20~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH20~q\ & ((!\SPI_Analog_Handler_1|data_ok~1_combout\) # (!\SPI_Analog_Handler_1|data_ok~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH20~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH20~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector51~0_combout\);

-- Location: FF_X20_Y28_N11
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH20\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector51~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH20~q\);

-- Location: LCCOMB_X17_Y28_N14
\SPI_Analog_Handler_1|Selector52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector52~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH20~q\ & (\SPI_Analog_Handler_1|data_ok~q\ & \SPI_Analog_Handler_1|data_ok~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH20~q\,
	datac => \SPI_Analog_Handler_1|data_ok~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector52~0_combout\);

-- Location: FF_X17_Y28_N15
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector52~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH21~q\);

-- Location: LCCOMB_X20_Y28_N8
\SPI_Analog_Handler_1|Selector53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector53~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH21~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH21~q\ & ((!\SPI_Analog_Handler_1|data_ok~1_combout\) # (!\SPI_Analog_Handler_1|data_ok~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH21~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH21~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector53~0_combout\);

-- Location: FF_X20_Y28_N9
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH21\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector53~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH21~q\);

-- Location: LCCOMB_X20_Y28_N2
\SPI_Analog_Handler_1|Selector54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector54~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH21~q\ & (\SPI_Analog_Handler_1|data_ok~q\ & \SPI_Analog_Handler_1|data_ok~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH21~q\,
	datac => \SPI_Analog_Handler_1|data_ok~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector54~0_combout\);

-- Location: FF_X20_Y28_N3
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector54~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH22~q\);

-- Location: LCCOMB_X20_Y28_N6
\SPI_Analog_Handler_1|Selector55~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector55~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH22~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH22~q\ & ((!\SPI_Analog_Handler_1|data_ok~1_combout\) # (!\SPI_Analog_Handler_1|data_ok~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH22~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH22~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector55~0_combout\);

-- Location: FF_X20_Y28_N7
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH22\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector55~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH22~q\);

-- Location: LCCOMB_X20_Y28_N12
\SPI_Analog_Handler_1|Selector56~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector56~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH22~q\ & (\SPI_Analog_Handler_1|data_ok~q\ & \SPI_Analog_Handler_1|data_ok~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH22~q\,
	datac => \SPI_Analog_Handler_1|data_ok~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector56~0_combout\);

-- Location: FF_X20_Y28_N13
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector56~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH23~q\);

-- Location: LCCOMB_X20_Y28_N20
\SPI_Analog_Handler_1|Selector57~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector57~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH23~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH23~q\ & ((!\SPI_Analog_Handler_1|data_ok~1_combout\) # (!\SPI_Analog_Handler_1|data_ok~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~q\,
	datab => \SPI_Analog_Handler_1|data_ok~1_combout\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH23~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH23~q\,
	combout => \SPI_Analog_Handler_1|Selector57~0_combout\);

-- Location: FF_X20_Y28_N21
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH23\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector57~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH23~q\);

-- Location: LCCOMB_X20_Y28_N0
\SPI_Analog_Handler_1|Selector58~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector58~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH23~q\ & (\SPI_Analog_Handler_1|data_ok~q\ & \SPI_Analog_Handler_1|data_ok~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH23~q\,
	datac => \SPI_Analog_Handler_1|data_ok~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector58~0_combout\);

-- Location: FF_X20_Y28_N1
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH24\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector58~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH24~q\);

-- Location: LCCOMB_X18_Y28_N6
\SPI_Analog_Handler_1|Selector59~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector59~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH24~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH24~q\ & ((!\SPI_Analog_Handler_1|data_ok~1_combout\) # (!\SPI_Analog_Handler_1|data_ok~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH24~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH24~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector59~0_combout\);

-- Location: FF_X18_Y28_N7
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH24\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector59~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH24~q\);

-- Location: LCCOMB_X21_Y29_N28
\SPI_Analog_Handler_1|Selector60~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector60~0_combout\ = (\SPI_Analog_Handler_1|data_ok~q\ & (\SPI_Analog_Handler_1|data_ok~1_combout\ & \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH24~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Analog_Handler_1|data_ok~q\,
	datac => \SPI_Analog_Handler_1|data_ok~1_combout\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH24~q\,
	combout => \SPI_Analog_Handler_1|Selector60~0_combout\);

-- Location: FF_X21_Y29_N29
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_Dummy_4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector60~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_Dummy_4~q\);

-- Location: LCCOMB_X21_Y29_N0
\SPI_Analog_Handler_1|Selector61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector61~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_Dummy_4~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_4~q\ & ((!\SPI_Analog_Handler_1|data_ok~q\) # (!\SPI_Analog_Handler_1|data_ok~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~1_combout\,
	datab => \SPI_Analog_Handler_1|data_ok~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_4~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_Dummy_4~q\,
	combout => \SPI_Analog_Handler_1|Selector61~0_combout\);

-- Location: FF_X21_Y29_N1
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_4\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector61~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_4~q\);

-- Location: LCCOMB_X21_Y29_N24
\SPI_Analog_Handler_1|Selector62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector62~0_combout\ = (\SPI_Analog_Handler_1|data_ok~q\ & (\SPI_Analog_Handler_1|data_ok~1_combout\ & \SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_4~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Analog_Handler_1|data_ok~q\,
	datac => \SPI_Analog_Handler_1|data_ok~1_combout\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_4~q\,
	combout => \SPI_Analog_Handler_1|Selector62~0_combout\);

-- Location: FF_X21_Y29_N25
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH25\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector62~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH25~q\);

-- Location: LCCOMB_X21_Y29_N6
\SPI_Analog_Handler_1|Selector63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector63~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH25~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH25~q\ & ((!\SPI_Analog_Handler_1|data_ok~q\) # (!\SPI_Analog_Handler_1|data_ok~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~1_combout\,
	datab => \SPI_Analog_Handler_1|data_ok~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH25~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH25~q\,
	combout => \SPI_Analog_Handler_1|Selector63~0_combout\);

-- Location: FF_X21_Y29_N7
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH25\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector63~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH25~q\);

-- Location: LCCOMB_X20_Y29_N4
\SPI_Analog_Handler_1|Selector64~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector64~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH25~q\ & (\SPI_Analog_Handler_1|data_ok~q\ & \SPI_Analog_Handler_1|data_ok~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH25~q\,
	datac => \SPI_Analog_Handler_1|data_ok~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector64~0_combout\);

-- Location: FF_X20_Y29_N5
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH26\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector64~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH26~q\);

-- Location: LCCOMB_X20_Y29_N16
\SPI_Analog_Handler_1|Selector65~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector65~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH26~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH26~q\ & ((!\SPI_Analog_Handler_1|data_ok~1_combout\) # (!\SPI_Analog_Handler_1|data_ok~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH26~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH26~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector65~0_combout\);

-- Location: FF_X20_Y29_N17
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH26\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector65~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH26~q\);

-- Location: LCCOMB_X20_Y29_N14
\SPI_Analog_Handler_1|Selector66~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector66~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH26~q\ & (\SPI_Analog_Handler_1|data_ok~q\ & \SPI_Analog_Handler_1|data_ok~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH26~q\,
	datac => \SPI_Analog_Handler_1|data_ok~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector66~0_combout\);

-- Location: FF_X20_Y29_N15
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH27\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector66~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH27~q\);

-- Location: LCCOMB_X21_Y29_N16
\SPI_Analog_Handler_1|Selector67~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector67~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH27~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH27~q\ & ((!\SPI_Analog_Handler_1|data_ok~q\) # (!\SPI_Analog_Handler_1|data_ok~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~1_combout\,
	datab => \SPI_Analog_Handler_1|data_ok~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH27~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH27~q\,
	combout => \SPI_Analog_Handler_1|Selector67~0_combout\);

-- Location: FF_X21_Y29_N17
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH27\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector67~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH27~q\);

-- Location: LCCOMB_X21_Y28_N24
\SPI_Analog_Handler_1|Selector68~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector68~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH27~q\ & (\SPI_Analog_Handler_1|data_ok~q\ & \SPI_Analog_Handler_1|data_ok~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH27~q\,
	datac => \SPI_Analog_Handler_1|data_ok~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector68~0_combout\);

-- Location: FF_X21_Y28_N25
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH28\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector68~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH28~q\);

-- Location: LCCOMB_X21_Y28_N28
\SPI_Analog_Handler_1|Selector69~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector69~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH28~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH28~q\ & ((!\SPI_Analog_Handler_1|data_ok~1_combout\) # (!\SPI_Analog_Handler_1|data_ok~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH28~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH28~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector69~0_combout\);

-- Location: FF_X21_Y28_N29
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH28\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector69~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH28~q\);

-- Location: LCCOMB_X17_Y28_N12
\SPI_Analog_Handler_1|Selector70~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector70~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH28~q\ & (\SPI_Analog_Handler_1|data_ok~q\ & \SPI_Analog_Handler_1|data_ok~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH28~q\,
	datac => \SPI_Analog_Handler_1|data_ok~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector70~0_combout\);

-- Location: FF_X17_Y28_N13
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH29\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector70~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH29~q\);

-- Location: LCCOMB_X21_Y28_N30
\SPI_Analog_Handler_1|Selector71~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector71~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH29~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH29~q\ & ((!\SPI_Analog_Handler_1|data_ok~1_combout\) # (!\SPI_Analog_Handler_1|data_ok~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~q\,
	datab => \SPI_Analog_Handler_1|data_ok~1_combout\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH29~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH29~q\,
	combout => \SPI_Analog_Handler_1|Selector71~0_combout\);

-- Location: FF_X21_Y28_N31
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH29\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector71~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH29~q\);

-- Location: LCCOMB_X21_Y28_N6
\SPI_Analog_Handler_1|Selector72~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector72~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH29~q\ & (\SPI_Analog_Handler_1|data_ok~q\ & \SPI_Analog_Handler_1|data_ok~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH29~q\,
	datac => \SPI_Analog_Handler_1|data_ok~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector72~0_combout\);

-- Location: FF_X21_Y28_N7
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH30\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector72~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH30~q\);

-- Location: LCCOMB_X21_Y28_N8
\SPI_Analog_Handler_1|Selector73~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector73~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH30~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH30~q\ & ((!\SPI_Analog_Handler_1|data_ok~1_combout\) # (!\SPI_Analog_Handler_1|data_ok~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH30~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH30~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector73~0_combout\);

-- Location: FF_X21_Y28_N9
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH30\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector73~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH30~q\);

-- Location: LCCOMB_X21_Y28_N12
\SPI_Analog_Handler_1|Selector74~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector74~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH30~q\ & (\SPI_Analog_Handler_1|data_ok~q\ & \SPI_Analog_Handler_1|data_ok~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH30~q\,
	datac => \SPI_Analog_Handler_1|data_ok~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector74~0_combout\);

-- Location: FF_X20_Y28_N23
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \SPI_Analog_Handler_1|Selector74~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH31~q\);

-- Location: LCCOMB_X21_Y28_N2
\SPI_Analog_Handler_1|Selector75~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector75~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH31~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH31~q\ & ((!\SPI_Analog_Handler_1|data_ok~1_combout\) # (!\SPI_Analog_Handler_1|data_ok~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH31~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH31~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector75~0_combout\);

-- Location: FF_X21_Y28_N3
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH31\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector75~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH31~q\);

-- Location: LCCOMB_X21_Y28_N16
\SPI_Analog_Handler_1|Selector76~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector76~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH31~q\ & (\SPI_Analog_Handler_1|data_ok~q\ & \SPI_Analog_Handler_1|data_ok~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH31~q\,
	datac => \SPI_Analog_Handler_1|data_ok~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector76~0_combout\);

-- Location: FF_X21_Y28_N17
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH32\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector76~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH32~q\);

-- Location: LCCOMB_X21_Y28_N20
\SPI_Analog_Handler_1|Selector77~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector77~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH32~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH32~q\ & ((!\SPI_Analog_Handler_1|data_ok~1_combout\) # (!\SPI_Analog_Handler_1|data_ok~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH32~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH32~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector77~0_combout\);

-- Location: FF_X21_Y28_N21
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH32\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector77~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH32~q\);

-- Location: LCCOMB_X21_Y28_N0
\SPI_Analog_Handler_1|Selector78~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector78~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH32~q\ & (\SPI_Analog_Handler_1|data_ok~q\ & \SPI_Analog_Handler_1|data_ok~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH32~q\,
	datac => \SPI_Analog_Handler_1|data_ok~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector78~0_combout\);

-- Location: FF_X21_Y28_N1
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_Dummy_5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector78~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_Dummy_5~q\);

-- Location: LCCOMB_X21_Y29_N12
\SPI_Analog_Handler_1|Selector79~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector79~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_Dummy_5~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_5~q\ & ((!\SPI_Analog_Handler_1|data_ok~q\) # (!\SPI_Analog_Handler_1|data_ok~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~1_combout\,
	datab => \SPI_Analog_Handler_1|data_ok~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_5~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_Dummy_5~q\,
	combout => \SPI_Analog_Handler_1|Selector79~0_combout\);

-- Location: FF_X21_Y29_N13
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_5\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector79~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_5~q\);

-- Location: LCCOMB_X21_Y29_N26
\SPI_Analog_Handler_1|Selector80~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector80~0_combout\ = (\SPI_Analog_Handler_1|data_ok~q\ & (\SPI_Analog_Handler_1|data_ok~1_combout\ & \SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_5~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Analog_Handler_1|data_ok~q\,
	datac => \SPI_Analog_Handler_1|data_ok~1_combout\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_5~q\,
	combout => \SPI_Analog_Handler_1|Selector80~0_combout\);

-- Location: FF_X21_Y29_N27
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH33\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector80~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH33~q\);

-- Location: LCCOMB_X21_Y29_N22
\SPI_Analog_Handler_1|Selector81~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector81~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH33~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH33~q\ & ((!\SPI_Analog_Handler_1|data_ok~q\) # (!\SPI_Analog_Handler_1|data_ok~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~1_combout\,
	datab => \SPI_Analog_Handler_1|data_ok~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH33~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH33~q\,
	combout => \SPI_Analog_Handler_1|Selector81~0_combout\);

-- Location: FF_X21_Y29_N23
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH33\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector81~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH33~q\);

-- Location: LCCOMB_X21_Y29_N30
\SPI_Analog_Handler_1|Selector82~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector82~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH33~q\ & (\SPI_Analog_Handler_1|data_ok~q\ & \SPI_Analog_Handler_1|data_ok~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH33~q\,
	datab => \SPI_Analog_Handler_1|data_ok~q\,
	datac => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector82~0_combout\);

-- Location: FF_X21_Y29_N31
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH34\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector82~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH34~q\);

-- Location: LCCOMB_X21_Y29_N4
\SPI_Analog_Handler_1|Selector83~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector83~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH34~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH34~q\ & ((!\SPI_Analog_Handler_1|data_ok~q\) # (!\SPI_Analog_Handler_1|data_ok~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~1_combout\,
	datab => \SPI_Analog_Handler_1|data_ok~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH34~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH34~q\,
	combout => \SPI_Analog_Handler_1|Selector83~0_combout\);

-- Location: FF_X21_Y29_N5
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH34\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector83~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH34~q\);

-- Location: LCCOMB_X21_Y29_N14
\SPI_Analog_Handler_1|Selector84~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector84~0_combout\ = (\SPI_Analog_Handler_1|data_ok~1_combout\ & (\SPI_Analog_Handler_1|data_ok~q\ & \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH34~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~1_combout\,
	datab => \SPI_Analog_Handler_1|data_ok~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH34~q\,
	combout => \SPI_Analog_Handler_1|Selector84~0_combout\);

-- Location: FF_X21_Y29_N15
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH35\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector84~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH35~q\);

-- Location: LCCOMB_X21_Y29_N10
\SPI_Analog_Handler_1|Selector85~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector85~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH35~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH35~q\ & ((!\SPI_Analog_Handler_1|data_ok~q\) # (!\SPI_Analog_Handler_1|data_ok~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~1_combout\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH35~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH35~q\,
	datad => \SPI_Analog_Handler_1|data_ok~q\,
	combout => \SPI_Analog_Handler_1|Selector85~0_combout\);

-- Location: FF_X21_Y29_N11
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH35\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector85~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH35~q\);

-- Location: LCCOMB_X21_Y29_N20
\SPI_Analog_Handler_1|Selector86~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector86~0_combout\ = (\SPI_Analog_Handler_1|data_ok~q\ & (\SPI_Analog_Handler_1|data_ok~1_combout\ & \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH35~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Analog_Handler_1|data_ok~q\,
	datac => \SPI_Analog_Handler_1|data_ok~1_combout\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH35~q\,
	combout => \SPI_Analog_Handler_1|Selector86~0_combout\);

-- Location: FF_X21_Y29_N21
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH36\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector86~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH36~q\);

-- Location: LCCOMB_X18_Y29_N26
\SPI_Analog_Handler_1|Selector87~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector87~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH36~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH36~q\ & ((!\SPI_Analog_Handler_1|data_ok~1_combout\) # (!\SPI_Analog_Handler_1|data_ok~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH36~q\,
	datab => \SPI_Analog_Handler_1|data_ok~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH36~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector87~0_combout\);

-- Location: FF_X18_Y29_N27
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH36\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector87~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH36~q\);

-- Location: LCCOMB_X18_Y29_N0
\SPI_Analog_Handler_1|Selector88~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector88~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH36~q\ & (\SPI_Analog_Handler_1|data_ok~q\ & \SPI_Analog_Handler_1|data_ok~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH36~q\,
	datac => \SPI_Analog_Handler_1|data_ok~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector88~0_combout\);

-- Location: FF_X18_Y29_N1
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH37\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector88~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH37~q\);

-- Location: LCCOMB_X18_Y29_N16
\SPI_Analog_Handler_1|Selector89~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector89~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH37~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH37~q\ & ((!\SPI_Analog_Handler_1|data_ok~1_combout\) # (!\SPI_Analog_Handler_1|data_ok~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH37~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH37~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector89~0_combout\);

-- Location: FF_X18_Y29_N17
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH37\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector89~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH37~q\);

-- Location: LCCOMB_X18_Y29_N2
\SPI_Analog_Handler_1|Selector90~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector90~0_combout\ = (\SPI_Analog_Handler_1|data_ok~q\ & (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH37~q\ & \SPI_Analog_Handler_1|data_ok~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH37~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector90~0_combout\);

-- Location: FF_X18_Y29_N3
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector90~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH38~q\);

-- Location: LCCOMB_X18_Y29_N18
\SPI_Analog_Handler_1|Selector91~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector91~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH38~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH38~q\ & ((!\SPI_Analog_Handler_1|data_ok~1_combout\) # (!\SPI_Analog_Handler_1|data_ok~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH38~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH38~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector91~0_combout\);

-- Location: FF_X18_Y29_N19
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH38\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector91~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH38~q\);

-- Location: LCCOMB_X18_Y29_N14
\SPI_Analog_Handler_1|Selector92~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector92~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH38~q\ & (\SPI_Analog_Handler_1|data_ok~q\ & \SPI_Analog_Handler_1|data_ok~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH38~q\,
	datac => \SPI_Analog_Handler_1|data_ok~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector92~0_combout\);

-- Location: FF_X18_Y29_N15
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector92~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH39~q\);

-- Location: LCCOMB_X18_Y29_N20
\SPI_Analog_Handler_1|Selector93~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector93~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH39~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH39~q\ & ((!\SPI_Analog_Handler_1|data_ok~1_combout\) # (!\SPI_Analog_Handler_1|data_ok~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH39~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH39~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector93~0_combout\);

-- Location: FF_X18_Y29_N21
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH39\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector93~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH39~q\);

-- Location: LCCOMB_X18_Y29_N28
\SPI_Analog_Handler_1|Selector94~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector94~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH39~q\ & (\SPI_Analog_Handler_1|data_ok~q\ & \SPI_Analog_Handler_1|data_ok~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH39~q\,
	datac => \SPI_Analog_Handler_1|data_ok~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector94~0_combout\);

-- Location: FF_X18_Y29_N29
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector94~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH40~q\);

-- Location: LCCOMB_X19_Y28_N8
\SPI_Analog_Handler_1|Selector95~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector95~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH40~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH40~q\ & ((!\SPI_Analog_Handler_1|data_ok~1_combout\) # (!\SPI_Analog_Handler_1|data_ok~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH40~q\,
	datab => \SPI_Analog_Handler_1|data_ok~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH40~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector95~0_combout\);

-- Location: FF_X18_Y28_N9
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH40\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \SPI_Analog_Handler_1|Selector95~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH40~q\);

-- Location: LCCOMB_X19_Y28_N14
\SPI_Analog_Handler_1|Selector96~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector96~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH40~q\ & (\SPI_Analog_Handler_1|data_ok~q\ & \SPI_Analog_Handler_1|data_ok~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH40~q\,
	datab => \SPI_Analog_Handler_1|data_ok~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector96~0_combout\);

-- Location: FF_X19_Y28_N15
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_Dummy_6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector96~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_Dummy_6~q\);

-- Location: LCCOMB_X19_Y27_N26
\SPI_Analog_Handler_1|Selector97~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector97~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_Dummy_6~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_6~q\ & ((!\SPI_Analog_Handler_1|data_ok~1_combout\) # (!\SPI_Analog_Handler_1|data_ok~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_Dummy_6~q\,
	datab => \SPI_Analog_Handler_1|data_ok~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_6~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector97~0_combout\);

-- Location: FF_X19_Y27_N27
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_6\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector97~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_6~q\);

-- Location: LCCOMB_X18_Y27_N20
\SPI_Analog_Handler_1|Selector98~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector98~0_combout\ = (\SPI_Analog_Handler_1|data_ok~1_combout\ & (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_6~q\ & \SPI_Analog_Handler_1|data_ok~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~1_combout\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_6~q\,
	datac => \SPI_Analog_Handler_1|data_ok~q\,
	combout => \SPI_Analog_Handler_1|Selector98~0_combout\);

-- Location: FF_X18_Y27_N21
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector98~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH41~q\);

-- Location: LCCOMB_X18_Y27_N26
\SPI_Analog_Handler_1|Selector99~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector99~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH41~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH41~q\ & ((!\SPI_Analog_Handler_1|data_ok~q\) # (!\SPI_Analog_Handler_1|data_ok~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~1_combout\,
	datab => \SPI_Analog_Handler_1|data_ok~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH41~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH41~q\,
	combout => \SPI_Analog_Handler_1|Selector99~0_combout\);

-- Location: FF_X18_Y27_N27
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH41\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector99~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH41~q\);

-- Location: LCCOMB_X18_Y27_N14
\SPI_Analog_Handler_1|Selector100~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector100~0_combout\ = (\SPI_Analog_Handler_1|data_ok~1_combout\ & (\SPI_Analog_Handler_1|data_ok~q\ & \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH41~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~1_combout\,
	datab => \SPI_Analog_Handler_1|data_ok~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH41~q\,
	combout => \SPI_Analog_Handler_1|Selector100~0_combout\);

-- Location: FF_X18_Y27_N15
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector100~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH42~q\);

-- Location: LCCOMB_X18_Y27_N28
\SPI_Analog_Handler_1|Selector101~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector101~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH42~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH42~q\ & ((!\SPI_Analog_Handler_1|data_ok~q\) # (!\SPI_Analog_Handler_1|data_ok~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~1_combout\,
	datab => \SPI_Analog_Handler_1|data_ok~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH42~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH42~q\,
	combout => \SPI_Analog_Handler_1|Selector101~0_combout\);

-- Location: FF_X18_Y27_N29
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH42\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector101~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH42~q\);

-- Location: LCCOMB_X18_Y27_N4
\SPI_Analog_Handler_1|Selector102~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector102~0_combout\ = (\SPI_Analog_Handler_1|data_ok~1_combout\ & (\SPI_Analog_Handler_1|data_ok~q\ & \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH42~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~1_combout\,
	datab => \SPI_Analog_Handler_1|data_ok~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH42~q\,
	combout => \SPI_Analog_Handler_1|Selector102~0_combout\);

-- Location: FF_X18_Y27_N5
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector102~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH43~q\);

-- Location: LCCOMB_X18_Y27_N2
\SPI_Analog_Handler_1|Selector103~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector103~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH43~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH43~q\ & ((!\SPI_Analog_Handler_1|data_ok~q\) # (!\SPI_Analog_Handler_1|data_ok~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~1_combout\,
	datab => \SPI_Analog_Handler_1|data_ok~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH43~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH43~q\,
	combout => \SPI_Analog_Handler_1|Selector103~0_combout\);

-- Location: FF_X18_Y27_N3
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH43\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector103~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH43~q\);

-- Location: LCCOMB_X18_Y29_N22
\SPI_Analog_Handler_1|Selector104~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector104~0_combout\ = (\SPI_Analog_Handler_1|data_ok~q\ & (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH43~q\ & \SPI_Analog_Handler_1|data_ok~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH43~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector104~0_combout\);

-- Location: FF_X18_Y29_N23
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector104~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH44~q\);

-- Location: LCCOMB_X18_Y29_N12
\SPI_Analog_Handler_1|Selector105~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector105~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH44~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH44~q\ & ((!\SPI_Analog_Handler_1|data_ok~1_combout\) # (!\SPI_Analog_Handler_1|data_ok~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH44~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH44~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector105~0_combout\);

-- Location: FF_X18_Y29_N13
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH44\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector105~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH44~q\);

-- Location: LCCOMB_X18_Y29_N10
\SPI_Analog_Handler_1|Selector106~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector106~0_combout\ = (\SPI_Analog_Handler_1|data_ok~q\ & (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH44~q\ & \SPI_Analog_Handler_1|data_ok~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH44~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector106~0_combout\);

-- Location: FF_X18_Y29_N11
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector106~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH45~q\);

-- Location: LCCOMB_X18_Y29_N6
\SPI_Analog_Handler_1|Selector107~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector107~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH45~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH45~q\ & ((!\SPI_Analog_Handler_1|data_ok~1_combout\) # (!\SPI_Analog_Handler_1|data_ok~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~q\,
	datab => \SPI_Analog_Handler_1|data_ok~1_combout\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH45~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH45~q\,
	combout => \SPI_Analog_Handler_1|Selector107~0_combout\);

-- Location: FF_X18_Y29_N7
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH45\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector107~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH45~q\);

-- Location: LCCOMB_X18_Y29_N8
\SPI_Analog_Handler_1|Selector108~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector108~0_combout\ = (\SPI_Analog_Handler_1|data_ok~q\ & (\SPI_Analog_Handler_1|data_ok~1_combout\ & \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH45~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~q\,
	datab => \SPI_Analog_Handler_1|data_ok~1_combout\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH45~q\,
	combout => \SPI_Analog_Handler_1|Selector108~0_combout\);

-- Location: FF_X18_Y29_N9
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector108~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH46~q\);

-- Location: LCCOMB_X19_Y29_N30
\SPI_Analog_Handler_1|Selector109~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector109~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH46~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH46~q\ & ((!\SPI_Analog_Handler_1|data_ok~1_combout\) # (!\SPI_Analog_Handler_1|data_ok~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~q\,
	datab => \SPI_Analog_Handler_1|data_ok~1_combout\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH46~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH46~q\,
	combout => \SPI_Analog_Handler_1|Selector109~0_combout\);

-- Location: FF_X19_Y29_N31
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH46\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector109~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH46~q\);

-- Location: LCCOMB_X19_Y29_N28
\SPI_Analog_Handler_1|Selector110~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector110~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH46~q\ & (\SPI_Analog_Handler_1|data_ok~q\ & \SPI_Analog_Handler_1|data_ok~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH46~q\,
	datac => \SPI_Analog_Handler_1|data_ok~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector110~0_combout\);

-- Location: FF_X19_Y29_N29
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector110~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH47~q\);

-- Location: LCCOMB_X19_Y27_N24
\SPI_Analog_Handler_1|Selector111~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector111~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH47~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH47~q\ & ((!\SPI_Analog_Handler_1|data_ok~1_combout\) # (!\SPI_Analog_Handler_1|data_ok~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH47~q\,
	datab => \SPI_Analog_Handler_1|data_ok~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH47~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector111~0_combout\);

-- Location: FF_X19_Y27_N25
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH47\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector111~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH47~q\);

-- Location: LCCOMB_X19_Y27_N6
\SPI_Analog_Handler_1|Selector112~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector112~0_combout\ = (\SPI_Analog_Handler_1|data_ok~1_combout\ & (\SPI_Analog_Handler_1|data_ok~q\ & \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH47~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~1_combout\,
	datab => \SPI_Analog_Handler_1|data_ok~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH47~q\,
	combout => \SPI_Analog_Handler_1|Selector112~0_combout\);

-- Location: FF_X19_Y27_N7
\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector112~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH48~q\);

-- Location: LCCOMB_X19_Y27_N4
\SPI_Analog_Handler_1|Selector113~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector113~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH48~q\) # ((!\SPI_Analog_Handler_1|data_ok~3_combout\ & \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH48~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~3_combout\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH48~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH48~q\,
	combout => \SPI_Analog_Handler_1|Selector113~0_combout\);

-- Location: FF_X19_Y27_N5
\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH48\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector113~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH48~q\);

-- Location: LCCOMB_X18_Y27_N8
\SPI_Analog_Handler_1|Selector125~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector125~14_combout\ = (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH41~q\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH42~q\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH43~q\ & 
-- !\SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_6~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH41~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH42~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH43~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_6~q\,
	combout => \SPI_Analog_Handler_1|Selector125~14_combout\);

-- Location: LCCOMB_X18_Y29_N30
\SPI_Analog_Handler_1|Selector125~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector125~12_combout\ = (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH36~q\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH39~q\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH37~q\ & 
-- !\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH38~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH36~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH39~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH37~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH38~q\,
	combout => \SPI_Analog_Handler_1|Selector125~12_combout\);

-- Location: LCCOMB_X21_Y29_N8
\SPI_Analog_Handler_1|Selector125~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector125~11_combout\ = (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_5~q\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH34~q\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH33~q\ & 
-- !\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH35~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_5~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH34~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH33~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH35~q\,
	combout => \SPI_Analog_Handler_1|Selector125~11_combout\);

-- Location: LCCOMB_X21_Y28_N4
\SPI_Analog_Handler_1|Selector125~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector125~10_combout\ = (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH29~q\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH31~q\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH30~q\ & 
-- !\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH28~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH29~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH31~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH30~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH28~q\,
	combout => \SPI_Analog_Handler_1|Selector125~10_combout\);

-- Location: LCCOMB_X21_Y29_N2
\SPI_Analog_Handler_1|Selector125~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector125~9_combout\ = (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH25~q\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_4~q\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH26~q\ & 
-- !\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH27~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH25~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_4~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH26~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH27~q\,
	combout => \SPI_Analog_Handler_1|Selector125~9_combout\);

-- Location: LCCOMB_X20_Y29_N30
\SPI_Analog_Handler_1|Selector125~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector125~13_combout\ = (\SPI_Analog_Handler_1|Selector125~12_combout\ & (\SPI_Analog_Handler_1|Selector125~11_combout\ & (\SPI_Analog_Handler_1|Selector125~10_combout\ & \SPI_Analog_Handler_1|Selector125~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|Selector125~12_combout\,
	datab => \SPI_Analog_Handler_1|Selector125~11_combout\,
	datac => \SPI_Analog_Handler_1|Selector125~10_combout\,
	datad => \SPI_Analog_Handler_1|Selector125~9_combout\,
	combout => \SPI_Analog_Handler_1|Selector125~13_combout\);

-- Location: LCCOMB_X19_Y29_N20
\SPI_Analog_Handler_1|Selector125~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector125~15_combout\ = (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH46~q\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH47~q\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH45~q\ & 
-- !\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH44~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH46~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH47~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH45~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH44~q\,
	combout => \SPI_Analog_Handler_1|Selector125~15_combout\);

-- Location: LCCOMB_X19_Y28_N30
\SPI_Analog_Handler_1|Selector125~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector125~1_combout\ = (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH2~q\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH1~q\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_1~q\ & 
-- !\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH3~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH2~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH1~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_1~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH3~q\,
	combout => \SPI_Analog_Handler_1|Selector125~1_combout\);

-- Location: LCCOMB_X18_Y28_N10
\SPI_Analog_Handler_1|Selector2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector2~2_combout\ = (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH40~q\ & !\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH24~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH40~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH24~q\,
	combout => \SPI_Analog_Handler_1|Selector2~2_combout\);

-- Location: LCCOMB_X18_Y28_N30
\SPI_Analog_Handler_1|WideOr0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|WideOr0~0_combout\ = (\SPI_Analog_Handler_1|Selector2~2_combout\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH16~q\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH8~q\ & !\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH32~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|Selector2~2_combout\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH16~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH8~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH32~q\,
	combout => \SPI_Analog_Handler_1|WideOr0~0_combout\);

-- Location: LCCOMB_X17_Y28_N20
\SPI_Analog_Handler_1|Selector125~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector125~2_combout\ = (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH7~q\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH4~q\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH6~q\ & 
-- !\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH5~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH7~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH4~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH6~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH5~q\,
	combout => \SPI_Analog_Handler_1|Selector125~2_combout\);

-- Location: LCCOMB_X18_Y27_N12
\SPI_Analog_Handler_1|Selector125~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector125~3_combout\ = (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH9~q\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH10~q\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH11~q\ & 
-- !\SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH9~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH10~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH11~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_2~q\,
	combout => \SPI_Analog_Handler_1|Selector125~3_combout\);

-- Location: LCCOMB_X20_Y28_N30
\SPI_Analog_Handler_1|Selector125~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector125~6_combout\ = (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH22~q\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH23~q\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH21~q\ & 
-- !\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH20~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH22~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH23~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH21~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH20~q\,
	combout => \SPI_Analog_Handler_1|Selector125~6_combout\);

-- Location: LCCOMB_X20_Y28_N28
\SPI_Analog_Handler_1|Selector125~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector125~4_combout\ = (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH13~q\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH14~q\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH12~q\ & 
-- !\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH15~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH13~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH14~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH12~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH15~q\,
	combout => \SPI_Analog_Handler_1|Selector125~4_combout\);

-- Location: LCCOMB_X20_Y29_N10
\SPI_Analog_Handler_1|Selector125~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector125~5_combout\ = (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH18~q\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_3~q\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH17~q\ & 
-- !\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH19~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH18~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_Dummy_3~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH17~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH19~q\,
	combout => \SPI_Analog_Handler_1|Selector125~5_combout\);

-- Location: LCCOMB_X19_Y27_N2
\SPI_Analog_Handler_1|Selector125~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector125~7_combout\ = (\SPI_Analog_Handler_1|Selector125~3_combout\ & (\SPI_Analog_Handler_1|Selector125~6_combout\ & (\SPI_Analog_Handler_1|Selector125~4_combout\ & \SPI_Analog_Handler_1|Selector125~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|Selector125~3_combout\,
	datab => \SPI_Analog_Handler_1|Selector125~6_combout\,
	datac => \SPI_Analog_Handler_1|Selector125~4_combout\,
	datad => \SPI_Analog_Handler_1|Selector125~5_combout\,
	combout => \SPI_Analog_Handler_1|Selector125~7_combout\);

-- Location: LCCOMB_X19_Y27_N28
\SPI_Analog_Handler_1|Selector125~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector125~8_combout\ = (\SPI_Analog_Handler_1|Selector125~1_combout\ & (\SPI_Analog_Handler_1|WideOr0~0_combout\ & (\SPI_Analog_Handler_1|Selector125~2_combout\ & \SPI_Analog_Handler_1|Selector125~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|Selector125~1_combout\,
	datab => \SPI_Analog_Handler_1|WideOr0~0_combout\,
	datac => \SPI_Analog_Handler_1|Selector125~2_combout\,
	datad => \SPI_Analog_Handler_1|Selector125~7_combout\,
	combout => \SPI_Analog_Handler_1|Selector125~8_combout\);

-- Location: LCCOMB_X19_Y27_N18
\SPI_Analog_Handler_1|Selector125~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector125~16_combout\ = (\SPI_Analog_Handler_1|Selector125~14_combout\ & (\SPI_Analog_Handler_1|Selector125~13_combout\ & (\SPI_Analog_Handler_1|Selector125~15_combout\ & \SPI_Analog_Handler_1|Selector125~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|Selector125~14_combout\,
	datab => \SPI_Analog_Handler_1|Selector125~13_combout\,
	datac => \SPI_Analog_Handler_1|Selector125~15_combout\,
	datad => \SPI_Analog_Handler_1|Selector125~8_combout\,
	combout => \SPI_Analog_Handler_1|Selector125~16_combout\);

-- Location: LCCOMB_X20_Y27_N30
\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[0]~3_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH48~q\ & (!\SPI_Analog_Handler_1|wait_cnt~0_combout\)) # (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH48~q\ & 
-- ((!\SPI_Analog_Handler_1|Selector125~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|wait_cnt~0_combout\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH48~q\,
	datad => \SPI_Analog_Handler_1|Selector125~16_combout\,
	combout => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[0]~3_combout\);

-- Location: FF_X20_Y27_N19
\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[1]~1_combout\,
	asdata => \SPI_Analog_Handler_1|Add0~2_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \SPI_Analog_Handler_1|ALT_INV_SPI_Drive_state.Wait_CH48~q\,
	ena => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[1]~q\);

-- Location: LCCOMB_X20_Y27_N20
\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[2]~1_combout\ = (\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[2]~q\ & (\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[1]~2\ $ (GND))) # (!\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[2]~q\ & 
-- (!\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[1]~2\ & VCC))
-- \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[2]~2\ = CARRY((\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[2]~q\ & !\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[1]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[2]~q\,
	datad => VCC,
	cin => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[1]~2\,
	combout => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[2]~1_combout\,
	cout => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[2]~2\);

-- Location: LCCOMB_X20_Y27_N8
\SPI_Analog_Handler_1|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Add0~4_combout\ = (\SPI_Analog_Handler_1|Add0~3\ & (!\SPI_Analog_Driver_1|Data_valid~q\ & (\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[2]~q\ & VCC))) # (!\SPI_Analog_Handler_1|Add0~3\ & ((((!\SPI_Analog_Driver_1|Data_valid~q\ & 
-- \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[2]~q\)))))
-- \SPI_Analog_Handler_1|Add0~5\ = CARRY((!\SPI_Analog_Driver_1|Data_valid~q\ & (\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[2]~q\ & !\SPI_Analog_Handler_1|Add0~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Driver_1|Data_valid~q\,
	datab => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[2]~q\,
	datad => VCC,
	cin => \SPI_Analog_Handler_1|Add0~3\,
	combout => \SPI_Analog_Handler_1|Add0~4_combout\,
	cout => \SPI_Analog_Handler_1|Add0~5\);

-- Location: FF_X20_Y27_N21
\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[2]~1_combout\,
	asdata => \SPI_Analog_Handler_1|Add0~4_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \SPI_Analog_Handler_1|ALT_INV_SPI_Drive_state.Wait_CH48~q\,
	ena => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[2]~q\);

-- Location: LCCOMB_X20_Y27_N22
\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[3]~1_combout\ = (\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[3]~q\ & (!\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[2]~2\)) # (!\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[3]~q\ & 
-- ((\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[2]~2\) # (GND)))
-- \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[3]~2\ = CARRY((!\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[2]~2\) # (!\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[3]~q\,
	datad => VCC,
	cin => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[2]~2\,
	combout => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[3]~1_combout\,
	cout => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[3]~2\);

-- Location: LCCOMB_X20_Y27_N10
\SPI_Analog_Handler_1|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Add0~6_combout\ = (\SPI_Analog_Handler_1|Add0~5\ & (((\SPI_Analog_Driver_1|Data_valid~q\)) # (!\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[3]~q\))) # (!\SPI_Analog_Handler_1|Add0~5\ & (((\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[3]~q\ 
-- & !\SPI_Analog_Driver_1|Data_valid~q\)) # (GND)))
-- \SPI_Analog_Handler_1|Add0~7\ = CARRY(((\SPI_Analog_Driver_1|Data_valid~q\) # (!\SPI_Analog_Handler_1|Add0~5\)) # (!\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001011011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[3]~q\,
	datab => \SPI_Analog_Driver_1|Data_valid~q\,
	datad => VCC,
	cin => \SPI_Analog_Handler_1|Add0~5\,
	combout => \SPI_Analog_Handler_1|Add0~6_combout\,
	cout => \SPI_Analog_Handler_1|Add0~7\);

-- Location: FF_X20_Y27_N23
\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[3]~1_combout\,
	asdata => \SPI_Analog_Handler_1|Add0~6_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \SPI_Analog_Handler_1|ALT_INV_SPI_Drive_state.Wait_CH48~q\,
	ena => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[3]~q\);

-- Location: LCCOMB_X20_Y27_N24
\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[4]~1_combout\ = (\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[4]~q\ & (\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[3]~2\ $ (GND))) # (!\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[4]~q\ & 
-- (!\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[3]~2\ & VCC))
-- \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[4]~2\ = CARRY((\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[4]~q\ & !\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[3]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[4]~q\,
	datad => VCC,
	cin => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[3]~2\,
	combout => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[4]~1_combout\,
	cout => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[4]~2\);

-- Location: LCCOMB_X20_Y27_N12
\SPI_Analog_Handler_1|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Add0~8_combout\ = (\SPI_Analog_Handler_1|Add0~7\ & (!\SPI_Analog_Driver_1|Data_valid~q\ & (\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[4]~q\ & VCC))) # (!\SPI_Analog_Handler_1|Add0~7\ & ((((!\SPI_Analog_Driver_1|Data_valid~q\ & 
-- \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[4]~q\)))))
-- \SPI_Analog_Handler_1|Add0~9\ = CARRY((!\SPI_Analog_Driver_1|Data_valid~q\ & (\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[4]~q\ & !\SPI_Analog_Handler_1|Add0~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100000100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Driver_1|Data_valid~q\,
	datab => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[4]~q\,
	datad => VCC,
	cin => \SPI_Analog_Handler_1|Add0~7\,
	combout => \SPI_Analog_Handler_1|Add0~8_combout\,
	cout => \SPI_Analog_Handler_1|Add0~9\);

-- Location: FF_X20_Y27_N25
\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[4]~1_combout\,
	asdata => \SPI_Analog_Handler_1|Add0~8_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \SPI_Analog_Handler_1|ALT_INV_SPI_Drive_state.Wait_CH48~q\,
	ena => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[4]~q\);

-- Location: LCCOMB_X20_Y27_N26
\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[5]~1_combout\ = \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[5]~q\ $ (\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[4]~2\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[5]~q\,
	cin => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[4]~2\,
	combout => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[5]~1_combout\);

-- Location: LCCOMB_X20_Y27_N14
\SPI_Analog_Handler_1|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Add0~10_combout\ = \SPI_Analog_Handler_1|Add0~9\ $ (((\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[5]~q\ & !\SPI_Analog_Driver_1|Data_valid~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[5]~q\,
	datad => \SPI_Analog_Driver_1|Data_valid~q\,
	cin => \SPI_Analog_Handler_1|Add0~9\,
	combout => \SPI_Analog_Handler_1|Add0~10_combout\);

-- Location: FF_X20_Y27_N27
\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[5]~1_combout\,
	asdata => \SPI_Analog_Handler_1|Add0~10_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \SPI_Analog_Handler_1|ALT_INV_SPI_Drive_state.Wait_CH48~q\,
	ena => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[5]~q\);

-- Location: LCCOMB_X20_Y27_N2
\SPI_Analog_Handler_1|data_ok~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|data_ok~1_combout\ = (\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[5]~q\ & (!\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[0]~q\ & (!\SPI_Analog_Driver_1|Data_valid~q\ & \SPI_Analog_Handler_1|data_ok~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[5]~q\,
	datab => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[0]~q\,
	datac => \SPI_Analog_Driver_1|Data_valid~q\,
	datad => \SPI_Analog_Handler_1|data_ok~0_combout\,
	combout => \SPI_Analog_Handler_1|data_ok~1_combout\);

-- Location: LCCOMB_X20_Y27_N28
\SPI_Analog_Handler_1|wait_cnt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|wait_cnt~2_combout\ = (\SPI_Analog_Handler_1|data_ok~1_combout\) # (!\SPI_Analog_Handler_1|data_ok~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SPI_Analog_Handler_1|data_ok~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|wait_cnt~2_combout\);

-- Location: FF_X20_Y27_N17
\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[0]~1_combout\,
	asdata => \SPI_Analog_Handler_1|Add0~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \SPI_Analog_Handler_1|ALT_INV_SPI_Drive_state.Wait_CH48~q\,
	ena => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[0]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[0]~q\);

-- Location: LCCOMB_X19_Y27_N14
\SPI_Analog_Handler_1|wait_cnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|wait_cnt~0_combout\ = ((!\SPI_Analog_Handler_1|SPI_Driver:wait_cnt[0]~q\ & (\SPI_Analog_Handler_1|data_ok~0_combout\ & \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[5]~q\))) # (!\SPI_Analog_Handler_1|data_ok~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[0]~q\,
	datab => \SPI_Analog_Handler_1|data_ok~q\,
	datac => \SPI_Analog_Handler_1|data_ok~0_combout\,
	datad => \SPI_Analog_Handler_1|SPI_Driver:wait_cnt[5]~q\,
	combout => \SPI_Analog_Handler_1|wait_cnt~0_combout\);

-- Location: LCCOMB_X19_Y27_N22
\SPI_Analog_Handler_1|Selector125~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector125~18_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH48~q\ & (!\SPI_Analog_Handler_1|wait_cnt~0_combout\)) # (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH48~q\ & ((\SPI_Analog_Handler_1|Selector125~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Analog_Handler_1|wait_cnt~0_combout\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH48~q\,
	datad => \SPI_Analog_Handler_1|Selector125~16_combout\,
	combout => \SPI_Analog_Handler_1|Selector125~18_combout\);

-- Location: LCCOMB_X19_Y27_N8
\SPI_Analog_Handler_1|Selector125~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector125~0_combout\ = (\SPI_Analog_Handler_1|data_ok~q\ & (\SPI_Analog_Handler_1|SPI_Drive_state.wait_Idle~q\)) # (!\SPI_Analog_Handler_1|data_ok~q\ & ((\SPI_Analog_Driver_1|Data_valid~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.wait_Idle~q\,
	datab => \SPI_Analog_Handler_1|data_ok~q\,
	datac => \SPI_Analog_Driver_1|Data_valid~q\,
	combout => \SPI_Analog_Handler_1|Selector125~0_combout\);

-- Location: LCCOMB_X19_Y27_N20
\SPI_Analog_Handler_1|Selector125~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector125~17_combout\ = (\SPI_Analog_Handler_1|Selector125~16_combout\ & (((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH48~q\)))) # (!\SPI_Analog_Handler_1|Selector125~16_combout\ & ((\SPI_Analog_Handler_1|data_ok~1_combout\) # 
-- ((!\SPI_Analog_Handler_1|wait_cnt~0_combout\ & \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH48~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|data_ok~1_combout\,
	datab => \SPI_Analog_Handler_1|wait_cnt~0_combout\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH48~q\,
	datad => \SPI_Analog_Handler_1|Selector125~16_combout\,
	combout => \SPI_Analog_Handler_1|Selector125~17_combout\);

-- Location: LCCOMB_X19_Y27_N0
\SPI_Analog_Handler_1|Selector125~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector125~19_combout\ = (\SPI_Analog_Handler_1|Selector125~18_combout\ & ((\SPI_Analog_Handler_1|Selector125~17_combout\) # ((!\SPI_Analog_Handler_1|Selector125~0_combout\ & \SPI_Analog_Handler_1|data_ok~q\)))) # 
-- (!\SPI_Analog_Handler_1|Selector125~18_combout\ & ((\SPI_Analog_Handler_1|data_ok~q\ & ((!\SPI_Analog_Handler_1|Selector125~17_combout\))) # (!\SPI_Analog_Handler_1|data_ok~q\ & (\SPI_Analog_Handler_1|Selector125~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|Selector125~18_combout\,
	datab => \SPI_Analog_Handler_1|Selector125~0_combout\,
	datac => \SPI_Analog_Handler_1|data_ok~q\,
	datad => \SPI_Analog_Handler_1|Selector125~17_combout\,
	combout => \SPI_Analog_Handler_1|Selector125~19_combout\);

-- Location: FF_X19_Y27_N1
\SPI_Analog_Handler_1|data_ok\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector125~19_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|data_ok~q\);

-- Location: LCCOMB_X19_Y27_N12
\SPI_Analog_Handler_1|SPI_Drive_state.wait_Idle~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|SPI_Drive_state.wait_Idle~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.wait_Idle~q\ & (((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH48~q\) # (!\SPI_Analog_Handler_1|data_ok~1_combout\)) # 
-- (!\SPI_Analog_Handler_1|data_ok~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.wait_Idle~q\,
	datab => \SPI_Analog_Handler_1|data_ok~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH48~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|SPI_Drive_state.wait_Idle~0_combout\);

-- Location: LCCOMB_X19_Y27_N10
\SPI_Analog_Handler_1|SPI_Drive_state.wait_Idle~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|SPI_Drive_state.wait_Idle~1_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.wait_Idle~0_combout\ & ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH48~q\) # ((!\SPI_Analog_Handler_1|Selector125~16_combout\)))) # 
-- (!\SPI_Analog_Handler_1|SPI_Drive_state.wait_Idle~0_combout\ & (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH48~q\ & (\SPI_Analog_Handler_1|data_ok~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.wait_Idle~0_combout\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH48~q\,
	datac => \SPI_Analog_Handler_1|data_ok~3_combout\,
	datad => \SPI_Analog_Handler_1|Selector125~16_combout\,
	combout => \SPI_Analog_Handler_1|SPI_Drive_state.wait_Idle~1_combout\);

-- Location: FF_X19_Y27_N11
\SPI_Analog_Handler_1|SPI_Drive_state.wait_Idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|SPI_Drive_state.wait_Idle~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|SPI_Drive_state.wait_Idle~q\);

-- Location: LCCOMB_X19_Y27_N16
\SPI_Analog_Handler_1|WideOr64~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|WideOr64~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH48~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH40~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_Dummy_6~q\) # 
-- (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_Dummy_5~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH48~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH40~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_Dummy_6~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_Dummy_5~q\,
	combout => \SPI_Analog_Handler_1|WideOr64~0_combout\);

-- Location: LCCOMB_X18_Y27_N30
\SPI_Analog_Handler_1|WideOr64~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|WideOr64~11_combout\ = (!\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH41~q\ & !\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH33~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH41~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH33~q\,
	combout => \SPI_Analog_Handler_1|WideOr64~11_combout\);

-- Location: LCCOMB_X20_Y28_N22
\SPI_Analog_Handler_1|Selector116~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector116~0_combout\ = (!\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH23~q\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH15~q\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH31~q\ & 
-- !\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH7~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH23~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH15~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH31~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH7~q\,
	combout => \SPI_Analog_Handler_1|Selector116~0_combout\);

-- Location: LCCOMB_X19_Y29_N10
\SPI_Analog_Handler_1|Selector116~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector116~1_combout\ = (!\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH39~q\ & (\SPI_Analog_Handler_1|Selector116~0_combout\ & !\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH47~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH39~q\,
	datac => \SPI_Analog_Handler_1|Selector116~0_combout\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH47~q\,
	combout => \SPI_Analog_Handler_1|Selector116~1_combout\);

-- Location: LCCOMB_X20_Y29_N24
\SPI_Analog_Handler_1|Selector116~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector116~2_combout\ = (!\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH3~q\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH19~q\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH27~q\ & 
-- !\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH11~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH3~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH19~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH27~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH11~q\,
	combout => \SPI_Analog_Handler_1|Selector116~2_combout\);

-- Location: LCCOMB_X19_Y29_N16
\SPI_Analog_Handler_1|Selector116~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector116~3_combout\ = (\SPI_Analog_Handler_1|Selector116~1_combout\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH43~q\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH35~q\ & 
-- \SPI_Analog_Handler_1|Selector116~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|Selector116~1_combout\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH43~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH35~q\,
	datad => \SPI_Analog_Handler_1|Selector116~2_combout\,
	combout => \SPI_Analog_Handler_1|Selector116~3_combout\);

-- Location: LCCOMB_X17_Y28_N22
\SPI_Analog_Handler_1|WideOr64~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|WideOr64~8_combout\ = (!\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH5~q\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH13~q\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH21~q\ & 
-- !\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH29~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH5~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH13~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH21~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH29~q\,
	combout => \SPI_Analog_Handler_1|WideOr64~8_combout\);

-- Location: LCCOMB_X18_Y29_N4
\SPI_Analog_Handler_1|WideOr64~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|WideOr64~9_combout\ = (!\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH45~q\ & (\SPI_Analog_Handler_1|WideOr64~8_combout\ & !\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH37~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH45~q\,
	datac => \SPI_Analog_Handler_1|WideOr64~8_combout\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH37~q\,
	combout => \SPI_Analog_Handler_1|WideOr64~9_combout\);

-- Location: LCCOMB_X20_Y29_N28
\SPI_Analog_Handler_1|WideOr64~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|WideOr64~10_combout\ = (!\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH17~q\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH1~q\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH9~q\ & 
-- !\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH25~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH17~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH1~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH9~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH25~q\,
	combout => \SPI_Analog_Handler_1|WideOr64~10_combout\);

-- Location: LCCOMB_X19_Y29_N26
\SPI_Analog_Handler_1|WideOr64~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|WideOr64~12_combout\ = (\SPI_Analog_Handler_1|WideOr64~11_combout\ & (\SPI_Analog_Handler_1|Selector116~3_combout\ & (\SPI_Analog_Handler_1|WideOr64~9_combout\ & \SPI_Analog_Handler_1|WideOr64~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|WideOr64~11_combout\,
	datab => \SPI_Analog_Handler_1|Selector116~3_combout\,
	datac => \SPI_Analog_Handler_1|WideOr64~9_combout\,
	datad => \SPI_Analog_Handler_1|WideOr64~10_combout\,
	combout => \SPI_Analog_Handler_1|WideOr64~12_combout\);

-- Location: LCCOMB_X18_Y28_N4
\SPI_Analog_Handler_1|WideOr64~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|WideOr64~1_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH8~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH16~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_Dummy_2~q\) # 
-- (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_Dummy_1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH8~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH16~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_Dummy_2~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_Dummy_1~q\,
	combout => \SPI_Analog_Handler_1|WideOr64~1_combout\);

-- Location: LCCOMB_X17_Y28_N8
\SPI_Analog_Handler_1|WideOr64~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|WideOr64~5_combout\ = (!\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH12~q\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH4~q\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH20~q\ & 
-- !\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH28~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH12~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH4~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH20~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH28~q\,
	combout => \SPI_Analog_Handler_1|WideOr64~5_combout\);

-- Location: LCCOMB_X18_Y29_N24
\SPI_Analog_Handler_1|WideOr64~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|WideOr64~6_combout\ = (!\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH44~q\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH36~q\ & \SPI_Analog_Handler_1|WideOr64~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH44~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH36~q\,
	datad => \SPI_Analog_Handler_1|WideOr64~5_combout\,
	combout => \SPI_Analog_Handler_1|WideOr64~6_combout\);

-- Location: LCCOMB_X20_Y29_N12
\SPI_Analog_Handler_1|WideOr64~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|WideOr64~2_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH32~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH24~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_Dummy_3~q\) # 
-- (\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_Dummy_4~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH32~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH24~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_Dummy_3~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_Dummy_4~q\,
	combout => \SPI_Analog_Handler_1|WideOr64~2_combout\);

-- Location: LCCOMB_X19_Y29_N22
\SPI_Analog_Handler_1|WideOr64~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|WideOr64~3_combout\ = (!\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH26~q\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH2~q\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH10~q\ & 
-- !\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH18~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH26~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH2~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH10~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH18~q\,
	combout => \SPI_Analog_Handler_1|WideOr64~3_combout\);

-- Location: LCCOMB_X20_Y28_N18
\SPI_Analog_Handler_1|Selector115~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector115~0_combout\ = (!\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH30~q\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH14~q\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH6~q\ & 
-- !\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH22~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH30~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH14~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH6~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH22~q\,
	combout => \SPI_Analog_Handler_1|Selector115~0_combout\);

-- Location: LCCOMB_X19_Y29_N14
\SPI_Analog_Handler_1|Selector115~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector115~1_combout\ = (!\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH38~q\ & (\SPI_Analog_Handler_1|Selector115~0_combout\ & !\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH46~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH38~q\,
	datac => \SPI_Analog_Handler_1|Selector115~0_combout\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH46~q\,
	combout => \SPI_Analog_Handler_1|Selector115~1_combout\);

-- Location: LCCOMB_X19_Y29_N12
\SPI_Analog_Handler_1|WideOr64~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|WideOr64~4_combout\ = (\SPI_Analog_Handler_1|WideOr64~3_combout\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH42~q\ & (\SPI_Analog_Handler_1|Selector115~1_combout\ & 
-- !\SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH34~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|WideOr64~3_combout\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH42~q\,
	datac => \SPI_Analog_Handler_1|Selector115~1_combout\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Convertion_CH34~q\,
	combout => \SPI_Analog_Handler_1|WideOr64~4_combout\);

-- Location: LCCOMB_X19_Y29_N18
\SPI_Analog_Handler_1|WideOr64~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|WideOr64~7_combout\ = (\SPI_Analog_Handler_1|WideOr64~1_combout\) # (((\SPI_Analog_Handler_1|WideOr64~2_combout\) # (!\SPI_Analog_Handler_1|WideOr64~4_combout\)) # (!\SPI_Analog_Handler_1|WideOr64~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|WideOr64~1_combout\,
	datab => \SPI_Analog_Handler_1|WideOr64~6_combout\,
	datac => \SPI_Analog_Handler_1|WideOr64~2_combout\,
	datad => \SPI_Analog_Handler_1|WideOr64~4_combout\,
	combout => \SPI_Analog_Handler_1|WideOr64~7_combout\);

-- Location: LCCOMB_X19_Y29_N24
\SPI_Analog_Handler_1|WideOr64\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|WideOr64~combout\ = (\SPI_Analog_Handler_1|WideOr64~0_combout\) # ((\SPI_Analog_Handler_1|WideOr64~7_combout\) # (!\SPI_Analog_Handler_1|WideOr64~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Analog_Handler_1|WideOr64~0_combout\,
	datac => \SPI_Analog_Handler_1|WideOr64~12_combout\,
	datad => \SPI_Analog_Handler_1|WideOr64~7_combout\,
	combout => \SPI_Analog_Handler_1|WideOr64~combout\);

-- Location: LCCOMB_X19_Y28_N18
\SPI_Analog_Handler_1|Selector118~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector118~0_combout\ = (\SPI_Analog_Handler_1|WideOr64~combout\) # ((\SPI_Analog_Handler_1|convert~q\ & ((\SPI_Analog_Handler_1|SPI_Drive_state.wait_Idle~q\) # (!\SPI_Analog_Handler_1|SPI_Drive_state.Idle~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.wait_Idle~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Idle~q\,
	datac => \SPI_Analog_Handler_1|convert~q\,
	datad => \SPI_Analog_Handler_1|WideOr64~combout\,
	combout => \SPI_Analog_Handler_1|Selector118~0_combout\);

-- Location: FF_X19_Y28_N19
\SPI_Analog_Handler_1|convert\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector118~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|convert~q\);

-- Location: LCCOMB_X21_Y30_N2
\SPI_Analog_Driver_1|Selector9~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|Selector9~1_combout\ = (!\SPI_Analog_Driver_1|Selector9~0_combout\ & ((\SPI_Analog_Handler_1|convert~q\) # (\SPI_Analog_Driver_1|SPI_Drive_state.idle~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Analog_Handler_1|convert~q\,
	datac => \SPI_Analog_Driver_1|SPI_Drive_state.idle~q\,
	datad => \SPI_Analog_Driver_1|Selector9~0_combout\,
	combout => \SPI_Analog_Driver_1|Selector9~1_combout\);

-- Location: FF_X21_Y30_N3
\SPI_Analog_Driver_1|SPI_Drive_state.idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Driver_1|Selector9~1_combout\,
	ena => \RST_I_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Driver_1|SPI_Drive_state.idle~q\);

-- Location: LCCOMB_X23_Y30_N2
\SPI_Analog_Driver_1|bit_cnt~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|bit_cnt~11_combout\ = (\SPI_Analog_Driver_1|Add0~2_combout\ & ((\SPI_Analog_Driver_1|SPI_Drive_state.idle~q\) # (!\SPI_Analog_Handler_1|convert~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Driver_1|SPI_Drive_state.idle~q\,
	datac => \SPI_Analog_Handler_1|convert~q\,
	datad => \SPI_Analog_Driver_1|Add0~2_combout\,
	combout => \SPI_Analog_Driver_1|bit_cnt~11_combout\);

-- Location: FF_X23_Y30_N3
\SPI_Analog_Driver_1|SPI_Driver:bit_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Driver_1|bit_cnt~11_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Driver_1|SPI_Driver:bit_cnt[1]~q\);

-- Location: LCCOMB_X23_Y30_N8
\SPI_Analog_Driver_1|EnableRateGenarator~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|EnableRateGenarator~2_combout\ = (\SPI_Analog_Driver_1|SPI_Drive_state.idle~q\ & (((\SPI_Analog_Driver_1|EnableRateGenarator~q\ & !\SPI_Analog_Driver_1|Selector9~0_combout\)))) # (!\SPI_Analog_Driver_1|SPI_Drive_state.idle~q\ & 
-- ((\SPI_Analog_Handler_1|convert~q\) # ((\SPI_Analog_Driver_1|EnableRateGenarator~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Driver_1|SPI_Drive_state.idle~q\,
	datab => \SPI_Analog_Handler_1|convert~q\,
	datac => \SPI_Analog_Driver_1|EnableRateGenarator~q\,
	datad => \SPI_Analog_Driver_1|Selector9~0_combout\,
	combout => \SPI_Analog_Driver_1|EnableRateGenarator~2_combout\);

-- Location: FF_X23_Y30_N9
\SPI_Analog_Driver_1|EnableRateGenarator\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Driver_1|EnableRateGenarator~2_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Driver_1|EnableRateGenarator~q\);

-- Location: LCCOMB_X23_Y30_N18
\SPI_Analog_Driver_1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|Add0~0_combout\ = (\SPI_Analog_Driver_1|SPI_Driver:bit_cnt[0]~q\ & (\SPI_Analog_Driver_1|EnableRateGenarator~q\ $ (VCC))) # (!\SPI_Analog_Driver_1|SPI_Driver:bit_cnt[0]~q\ & (\SPI_Analog_Driver_1|EnableRateGenarator~q\ & VCC))
-- \SPI_Analog_Driver_1|Add0~1\ = CARRY((\SPI_Analog_Driver_1|SPI_Driver:bit_cnt[0]~q\ & \SPI_Analog_Driver_1|EnableRateGenarator~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Driver_1|SPI_Driver:bit_cnt[0]~q\,
	datab => \SPI_Analog_Driver_1|EnableRateGenarator~q\,
	datad => VCC,
	combout => \SPI_Analog_Driver_1|Add0~0_combout\,
	cout => \SPI_Analog_Driver_1|Add0~1\);

-- Location: LCCOMB_X23_Y30_N6
\SPI_Analog_Driver_1|bit_cnt~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|bit_cnt~12_combout\ = (\SPI_Analog_Driver_1|Add0~0_combout\ & (!\SPI_Analog_Driver_1|Equal1~1_combout\ & ((\SPI_Analog_Driver_1|SPI_Drive_state.idle~q\) # (!\SPI_Analog_Handler_1|convert~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Driver_1|SPI_Drive_state.idle~q\,
	datab => \SPI_Analog_Driver_1|Add0~0_combout\,
	datac => \SPI_Analog_Handler_1|convert~q\,
	datad => \SPI_Analog_Driver_1|Equal1~1_combout\,
	combout => \SPI_Analog_Driver_1|bit_cnt~12_combout\);

-- Location: FF_X23_Y30_N7
\SPI_Analog_Driver_1|SPI_Driver:bit_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Driver_1|bit_cnt~12_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Driver_1|SPI_Driver:bit_cnt[0]~q\);

-- Location: LCCOMB_X23_Y30_N20
\SPI_Analog_Driver_1|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|Add0~2_combout\ = (\SPI_Analog_Driver_1|SPI_Driver:bit_cnt[1]~q\ & (!\SPI_Analog_Driver_1|Add0~1\)) # (!\SPI_Analog_Driver_1|SPI_Driver:bit_cnt[1]~q\ & ((\SPI_Analog_Driver_1|Add0~1\) # (GND)))
-- \SPI_Analog_Driver_1|Add0~3\ = CARRY((!\SPI_Analog_Driver_1|Add0~1\) # (!\SPI_Analog_Driver_1|SPI_Driver:bit_cnt[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Analog_Driver_1|SPI_Driver:bit_cnt[1]~q\,
	datad => VCC,
	cin => \SPI_Analog_Driver_1|Add0~1\,
	combout => \SPI_Analog_Driver_1|Add0~2_combout\,
	cout => \SPI_Analog_Driver_1|Add0~3\);

-- Location: LCCOMB_X23_Y30_N0
\SPI_Analog_Driver_1|bit_cnt~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|bit_cnt~13_combout\ = (\SPI_Analog_Driver_1|Add0~4_combout\ & ((\SPI_Analog_Driver_1|SPI_Drive_state.idle~q\) # (!\SPI_Analog_Handler_1|convert~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Analog_Handler_1|convert~q\,
	datac => \SPI_Analog_Driver_1|Add0~4_combout\,
	datad => \SPI_Analog_Driver_1|SPI_Drive_state.idle~q\,
	combout => \SPI_Analog_Driver_1|bit_cnt~13_combout\);

-- Location: FF_X23_Y30_N1
\SPI_Analog_Driver_1|SPI_Driver:bit_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Driver_1|bit_cnt~13_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Driver_1|SPI_Driver:bit_cnt[2]~q\);

-- Location: LCCOMB_X23_Y30_N22
\SPI_Analog_Driver_1|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|Add0~4_combout\ = (\SPI_Analog_Driver_1|SPI_Driver:bit_cnt[2]~q\ & (\SPI_Analog_Driver_1|Add0~3\ $ (GND))) # (!\SPI_Analog_Driver_1|SPI_Driver:bit_cnt[2]~q\ & (!\SPI_Analog_Driver_1|Add0~3\ & VCC))
-- \SPI_Analog_Driver_1|Add0~5\ = CARRY((\SPI_Analog_Driver_1|SPI_Driver:bit_cnt[2]~q\ & !\SPI_Analog_Driver_1|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Analog_Driver_1|SPI_Driver:bit_cnt[2]~q\,
	datad => VCC,
	cin => \SPI_Analog_Driver_1|Add0~3\,
	combout => \SPI_Analog_Driver_1|Add0~4_combout\,
	cout => \SPI_Analog_Driver_1|Add0~5\);

-- Location: LCCOMB_X23_Y30_N30
\SPI_Analog_Driver_1|bit_cnt~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|bit_cnt~14_combout\ = (!\SPI_Analog_Driver_1|Equal1~1_combout\ & (\SPI_Analog_Driver_1|Add0~6_combout\ & ((\SPI_Analog_Driver_1|SPI_Drive_state.idle~q\) # (!\SPI_Analog_Handler_1|convert~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Driver_1|SPI_Drive_state.idle~q\,
	datab => \SPI_Analog_Driver_1|Equal1~1_combout\,
	datac => \SPI_Analog_Handler_1|convert~q\,
	datad => \SPI_Analog_Driver_1|Add0~6_combout\,
	combout => \SPI_Analog_Driver_1|bit_cnt~14_combout\);

-- Location: FF_X23_Y30_N31
\SPI_Analog_Driver_1|SPI_Driver:bit_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Driver_1|bit_cnt~14_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Driver_1|SPI_Driver:bit_cnt[3]~q\);

-- Location: LCCOMB_X23_Y30_N24
\SPI_Analog_Driver_1|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|Add0~6_combout\ = (\SPI_Analog_Driver_1|SPI_Driver:bit_cnt[3]~q\ & (!\SPI_Analog_Driver_1|Add0~5\)) # (!\SPI_Analog_Driver_1|SPI_Driver:bit_cnt[3]~q\ & ((\SPI_Analog_Driver_1|Add0~5\) # (GND)))
-- \SPI_Analog_Driver_1|Add0~7\ = CARRY((!\SPI_Analog_Driver_1|Add0~5\) # (!\SPI_Analog_Driver_1|SPI_Driver:bit_cnt[3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Driver_1|SPI_Driver:bit_cnt[3]~q\,
	datad => VCC,
	cin => \SPI_Analog_Driver_1|Add0~5\,
	combout => \SPI_Analog_Driver_1|Add0~6_combout\,
	cout => \SPI_Analog_Driver_1|Add0~7\);

-- Location: LCCOMB_X23_Y30_N4
\SPI_Analog_Driver_1|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|Equal1~0_combout\ = (\SPI_Analog_Driver_1|Add0~2_combout\) # (((\SPI_Analog_Driver_1|Add0~4_combout\) # (!\SPI_Analog_Driver_1|Add0~6_combout\)) # (!\SPI_Analog_Driver_1|Add0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Driver_1|Add0~2_combout\,
	datab => \SPI_Analog_Driver_1|Add0~0_combout\,
	datac => \SPI_Analog_Driver_1|Add0~4_combout\,
	datad => \SPI_Analog_Driver_1|Add0~6_combout\,
	combout => \SPI_Analog_Driver_1|Equal1~0_combout\);

-- Location: LCCOMB_X21_Y30_N0
\SPI_Analog_Driver_1|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|Selector10~0_combout\ = (\SPI_Analog_Handler_1|convert~q\ & !\SPI_Analog_Driver_1|SPI_Drive_state.idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SPI_Analog_Handler_1|convert~q\,
	datad => \SPI_Analog_Driver_1|SPI_Drive_state.idle~q\,
	combout => \SPI_Analog_Driver_1|Selector10~0_combout\);

-- Location: LCCOMB_X23_Y30_N10
\SPI_Analog_Driver_1|bit_cnt~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|bit_cnt~15_combout\ = (\SPI_Analog_Driver_1|Add0~10_combout\ & ((\SPI_Analog_Driver_1|SPI_Drive_state.idle~q\) # (!\SPI_Analog_Handler_1|convert~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Driver_1|SPI_Drive_state.idle~q\,
	datac => \SPI_Analog_Handler_1|convert~q\,
	datad => \SPI_Analog_Driver_1|Add0~10_combout\,
	combout => \SPI_Analog_Driver_1|bit_cnt~15_combout\);

-- Location: FF_X23_Y30_N11
\SPI_Analog_Driver_1|SPI_Driver:bit_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Driver_1|bit_cnt~15_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Driver_1|SPI_Driver:bit_cnt[5]~q\);

-- Location: LCCOMB_X23_Y30_N26
\SPI_Analog_Driver_1|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|Add0~8_combout\ = (\SPI_Analog_Driver_1|SPI_Driver:bit_cnt[4]~q\ & (\SPI_Analog_Driver_1|Add0~7\ $ (GND))) # (!\SPI_Analog_Driver_1|SPI_Driver:bit_cnt[4]~q\ & (!\SPI_Analog_Driver_1|Add0~7\ & VCC))
-- \SPI_Analog_Driver_1|Add0~9\ = CARRY((\SPI_Analog_Driver_1|SPI_Driver:bit_cnt[4]~q\ & !\SPI_Analog_Driver_1|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Driver_1|SPI_Driver:bit_cnt[4]~q\,
	datad => VCC,
	cin => \SPI_Analog_Driver_1|Add0~7\,
	combout => \SPI_Analog_Driver_1|Add0~8_combout\,
	cout => \SPI_Analog_Driver_1|Add0~9\);

-- Location: LCCOMB_X23_Y30_N28
\SPI_Analog_Driver_1|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|Add0~10_combout\ = \SPI_Analog_Driver_1|Add0~9\ $ (\SPI_Analog_Driver_1|SPI_Driver:bit_cnt[5]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \SPI_Analog_Driver_1|SPI_Driver:bit_cnt[5]~q\,
	cin => \SPI_Analog_Driver_1|Add0~9\,
	combout => \SPI_Analog_Driver_1|Add0~10_combout\);

-- Location: LCCOMB_X23_Y30_N12
\SPI_Analog_Driver_1|bit_cnt~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|bit_cnt~10_combout\ = (\SPI_Analog_Driver_1|Add0~8_combout\ & (!\SPI_Analog_Driver_1|Selector10~0_combout\ & ((\SPI_Analog_Driver_1|Equal1~0_combout\) # (\SPI_Analog_Driver_1|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Driver_1|Add0~8_combout\,
	datab => \SPI_Analog_Driver_1|Equal1~0_combout\,
	datac => \SPI_Analog_Driver_1|Selector10~0_combout\,
	datad => \SPI_Analog_Driver_1|Add0~10_combout\,
	combout => \SPI_Analog_Driver_1|bit_cnt~10_combout\);

-- Location: FF_X23_Y30_N13
\SPI_Analog_Driver_1|SPI_Driver:bit_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Driver_1|bit_cnt~10_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Driver_1|SPI_Driver:bit_cnt[4]~q\);

-- Location: LCCOMB_X23_Y30_N16
\SPI_Analog_Driver_1|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|Equal1~1_combout\ = (\SPI_Analog_Driver_1|Add0~8_combout\ & (!\SPI_Analog_Driver_1|Equal1~0_combout\ & !\SPI_Analog_Driver_1|Add0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Driver_1|Add0~8_combout\,
	datac => \SPI_Analog_Driver_1|Equal1~0_combout\,
	datad => \SPI_Analog_Driver_1|Add0~10_combout\,
	combout => \SPI_Analog_Driver_1|Equal1~1_combout\);

-- Location: FF_X23_Y30_N17
\SPI_Analog_Driver_1|Bit_Rate_Enable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Driver_1|Equal1~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Driver_1|Bit_Rate_Enable~q\);

-- Location: LCCOMB_X21_Y30_N30
\SPI_Analog_Driver_1|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|Selector17~0_combout\ = (\SPI_Analog_Driver_1|SPI_Drive_state.RE_1~q\) # ((\SPI_Analog_Driver_1|SPI_Drive_state.Wait_Bit_Rate_2~q\ & !\SPI_Analog_Driver_1|Bit_Rate_Enable~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Driver_1|SPI_Drive_state.RE_1~q\,
	datac => \SPI_Analog_Driver_1|SPI_Drive_state.Wait_Bit_Rate_2~q\,
	datad => \SPI_Analog_Driver_1|Bit_Rate_Enable~q\,
	combout => \SPI_Analog_Driver_1|Selector17~0_combout\);

-- Location: FF_X21_Y30_N31
\SPI_Analog_Driver_1|SPI_Drive_state.Wait_Bit_Rate_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Driver_1|Selector17~0_combout\,
	ena => \RST_I_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Driver_1|SPI_Drive_state.Wait_Bit_Rate_2~q\);

-- Location: LCCOMB_X21_Y30_N6
\SPI_Analog_Driver_1|Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|Selector14~0_combout\ = (\SPI_Analog_Driver_1|SPI_Drive_state.Wait_Bit_Rate_2~q\ & \SPI_Analog_Driver_1|Bit_Rate_Enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SPI_Analog_Driver_1|SPI_Drive_state.Wait_Bit_Rate_2~q\,
	datad => \SPI_Analog_Driver_1|Bit_Rate_Enable~q\,
	combout => \SPI_Analog_Driver_1|Selector14~0_combout\);

-- Location: FF_X21_Y30_N7
\SPI_Analog_Driver_1|SPI_Drive_state.Cycle_cnt\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Driver_1|Selector14~0_combout\,
	ena => \RST_I_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Driver_1|SPI_Drive_state.Cycle_cnt~q\);

-- Location: LCCOMB_X20_Y30_N6
\SPI_Analog_Driver_1|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|Selector7~0_combout\ = (!\SPI_Analog_Driver_1|SPI_Driver:bit_number[0]~q\ & \SPI_Analog_Driver_1|SPI_Drive_state.Cycle_cnt~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SPI_Analog_Driver_1|SPI_Driver:bit_number[0]~q\,
	datad => \SPI_Analog_Driver_1|SPI_Drive_state.Cycle_cnt~q\,
	combout => \SPI_Analog_Driver_1|Selector7~0_combout\);

-- Location: LCCOMB_X21_Y30_N4
\SPI_Analog_Driver_1|SPI_Driver:bit_number[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|SPI_Driver:bit_number[0]~0_combout\ = (\SPI_Analog_Driver_1|SPI_Drive_state.idle~q\ & (\SPI_Analog_Driver_1|SPI_Drive_state.Cycle_cnt~q\)) # (!\SPI_Analog_Driver_1|SPI_Drive_state.idle~q\ & ((\SPI_Analog_Handler_1|convert~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Driver_1|SPI_Drive_state.Cycle_cnt~q\,
	datac => \SPI_Analog_Handler_1|convert~q\,
	datad => \SPI_Analog_Driver_1|SPI_Drive_state.idle~q\,
	combout => \SPI_Analog_Driver_1|SPI_Driver:bit_number[0]~0_combout\);

-- Location: FF_X20_Y30_N7
\SPI_Analog_Driver_1|SPI_Driver:bit_number[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Driver_1|Selector7~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Analog_Driver_1|SPI_Driver:bit_number[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Driver_1|SPI_Driver:bit_number[0]~q\);

-- Location: LCCOMB_X20_Y30_N24
\SPI_Analog_Driver_1|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|Selector6~0_combout\ = (\SPI_Analog_Driver_1|SPI_Drive_state.Cycle_cnt~q\ & (\SPI_Analog_Driver_1|SPI_Driver:bit_number[0]~q\ $ (!\SPI_Analog_Driver_1|SPI_Driver:bit_number[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Driver_1|SPI_Driver:bit_number[0]~q\,
	datac => \SPI_Analog_Driver_1|SPI_Driver:bit_number[1]~q\,
	datad => \SPI_Analog_Driver_1|SPI_Drive_state.Cycle_cnt~q\,
	combout => \SPI_Analog_Driver_1|Selector6~0_combout\);

-- Location: FF_X20_Y30_N25
\SPI_Analog_Driver_1|SPI_Driver:bit_number[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Driver_1|Selector6~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Analog_Driver_1|SPI_Driver:bit_number[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Driver_1|SPI_Driver:bit_number[1]~q\);

-- Location: LCCOMB_X20_Y30_N2
\SPI_Analog_Driver_1|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|Selector5~0_combout\ = (\SPI_Analog_Driver_1|SPI_Drive_state.Cycle_cnt~q\ & (\SPI_Analog_Driver_1|SPI_Driver:bit_number[2]~q\ $ (((!\SPI_Analog_Driver_1|SPI_Driver:bit_number[0]~q\ & 
-- !\SPI_Analog_Driver_1|SPI_Driver:bit_number[1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Driver_1|SPI_Driver:bit_number[0]~q\,
	datab => \SPI_Analog_Driver_1|SPI_Driver:bit_number[1]~q\,
	datac => \SPI_Analog_Driver_1|SPI_Driver:bit_number[2]~q\,
	datad => \SPI_Analog_Driver_1|SPI_Drive_state.Cycle_cnt~q\,
	combout => \SPI_Analog_Driver_1|Selector5~0_combout\);

-- Location: FF_X20_Y30_N3
\SPI_Analog_Driver_1|SPI_Driver:bit_number[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Driver_1|Selector5~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Analog_Driver_1|SPI_Driver:bit_number[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Driver_1|SPI_Driver:bit_number[2]~q\);

-- Location: LCCOMB_X20_Y30_N4
\SPI_Analog_Driver_1|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|Add1~1_combout\ = \SPI_Analog_Driver_1|SPI_Driver:bit_number[3]~q\ $ (((\SPI_Analog_Driver_1|SPI_Driver:bit_number[0]~q\) # ((\SPI_Analog_Driver_1|SPI_Driver:bit_number[2]~q\) # (\SPI_Analog_Driver_1|SPI_Driver:bit_number[1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Driver_1|SPI_Driver:bit_number[0]~q\,
	datab => \SPI_Analog_Driver_1|SPI_Driver:bit_number[2]~q\,
	datac => \SPI_Analog_Driver_1|SPI_Driver:bit_number[1]~q\,
	datad => \SPI_Analog_Driver_1|SPI_Driver:bit_number[3]~q\,
	combout => \SPI_Analog_Driver_1|Add1~1_combout\);

-- Location: LCCOMB_X20_Y30_N28
\SPI_Analog_Driver_1|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|Selector4~0_combout\ = (!\SPI_Analog_Driver_1|Add1~1_combout\ & \SPI_Analog_Driver_1|SPI_Drive_state.Cycle_cnt~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SPI_Analog_Driver_1|Add1~1_combout\,
	datad => \SPI_Analog_Driver_1|SPI_Drive_state.Cycle_cnt~q\,
	combout => \SPI_Analog_Driver_1|Selector4~0_combout\);

-- Location: FF_X20_Y30_N29
\SPI_Analog_Driver_1|SPI_Driver:bit_number[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Driver_1|Selector4~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Analog_Driver_1|SPI_Driver:bit_number[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Driver_1|SPI_Driver:bit_number[3]~q\);

-- Location: LCCOMB_X20_Y30_N14
\SPI_Analog_Driver_1|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|Add1~0_combout\ = (\SPI_Analog_Driver_1|SPI_Driver:bit_number[0]~q\) # ((\SPI_Analog_Driver_1|SPI_Driver:bit_number[2]~q\) # ((\SPI_Analog_Driver_1|SPI_Driver:bit_number[1]~q\) # (\SPI_Analog_Driver_1|SPI_Driver:bit_number[3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Driver_1|SPI_Driver:bit_number[0]~q\,
	datab => \SPI_Analog_Driver_1|SPI_Driver:bit_number[2]~q\,
	datac => \SPI_Analog_Driver_1|SPI_Driver:bit_number[1]~q\,
	datad => \SPI_Analog_Driver_1|SPI_Driver:bit_number[3]~q\,
	combout => \SPI_Analog_Driver_1|Add1~0_combout\);

-- Location: LCCOMB_X20_Y30_N0
\SPI_Analog_Driver_1|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|Equal3~0_combout\ = (\SPI_Analog_Driver_1|SPI_Driver:bit_number[0]~q\ & (!\SPI_Analog_Driver_1|SPI_Driver:bit_number[2]~q\ & (!\SPI_Analog_Driver_1|SPI_Driver:bit_number[3]~q\ & !\SPI_Analog_Driver_1|SPI_Driver:bit_number[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Driver_1|SPI_Driver:bit_number[0]~q\,
	datab => \SPI_Analog_Driver_1|SPI_Driver:bit_number[2]~q\,
	datac => \SPI_Analog_Driver_1|SPI_Driver:bit_number[3]~q\,
	datad => \SPI_Analog_Driver_1|SPI_Driver:bit_number[1]~q\,
	combout => \SPI_Analog_Driver_1|Equal3~0_combout\);

-- Location: LCCOMB_X21_Y30_N20
\SPI_Analog_Driver_1|SPI_Driver:bit_number[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|SPI_Driver:bit_number[4]~0_combout\ = (\SPI_Analog_Driver_1|SPI_Driver:bit_number[0]~0_combout\ & (\SPI_Analog_Driver_1|SPI_Drive_state.idle~q\ & (\SPI_Analog_Driver_1|Add1~0_combout\ $ 
-- (!\SPI_Analog_Driver_1|SPI_Driver:bit_number[4]~q\)))) # (!\SPI_Analog_Driver_1|SPI_Driver:bit_number[0]~0_combout\ & (((\SPI_Analog_Driver_1|SPI_Driver:bit_number[4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Driver_1|Add1~0_combout\,
	datab => \SPI_Analog_Driver_1|SPI_Driver:bit_number[0]~0_combout\,
	datac => \SPI_Analog_Driver_1|SPI_Driver:bit_number[4]~q\,
	datad => \SPI_Analog_Driver_1|SPI_Drive_state.idle~q\,
	combout => \SPI_Analog_Driver_1|SPI_Driver:bit_number[4]~0_combout\);

-- Location: FF_X21_Y30_N21
\SPI_Analog_Driver_1|SPI_Driver:bit_number[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Driver_1|SPI_Driver:bit_number[4]~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Driver_1|SPI_Driver:bit_number[4]~q\);

-- Location: LCCOMB_X21_Y30_N12
\SPI_Analog_Driver_1|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|Equal3~1_combout\ = (\SPI_Analog_Driver_1|Equal3~0_combout\ & (\SPI_Analog_Driver_1|Add1~0_combout\ $ (!\SPI_Analog_Driver_1|SPI_Driver:bit_number[4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Driver_1|Add1~0_combout\,
	datac => \SPI_Analog_Driver_1|Equal3~0_combout\,
	datad => \SPI_Analog_Driver_1|SPI_Driver:bit_number[4]~q\,
	combout => \SPI_Analog_Driver_1|Equal3~1_combout\);

-- Location: FF_X21_Y30_N1
\SPI_Analog_Driver_1|SPI_Drive_state.Convertion_Start\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Driver_1|Selector10~0_combout\,
	ena => \RST_I_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Driver_1|SPI_Drive_state.Convertion_Start~q\);

-- Location: LCCOMB_X21_Y30_N16
\SPI_Analog_Driver_1|SPI_Drive_state.CS_on~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|SPI_Drive_state.CS_on~feeder_combout\ = \SPI_Analog_Driver_1|SPI_Drive_state.Convertion_Start~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SPI_Analog_Driver_1|SPI_Drive_state.Convertion_Start~q\,
	combout => \SPI_Analog_Driver_1|SPI_Drive_state.CS_on~feeder_combout\);

-- Location: FF_X21_Y30_N17
\SPI_Analog_Driver_1|SPI_Drive_state.CS_on\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Driver_1|SPI_Drive_state.CS_on~feeder_combout\,
	ena => \RST_I_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Driver_1|SPI_Drive_state.CS_on~q\);

-- Location: LCCOMB_X21_Y30_N28
\SPI_Analog_Driver_1|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|Selector12~0_combout\ = (\SPI_Analog_Driver_1|SPI_Drive_state.CS_on~q\) # ((!\SPI_Analog_Driver_1|Equal3~1_combout\ & \SPI_Analog_Driver_1|SPI_Drive_state.Cycle_cnt~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Driver_1|Equal3~1_combout\,
	datab => \SPI_Analog_Driver_1|SPI_Drive_state.CS_on~q\,
	datad => \SPI_Analog_Driver_1|SPI_Drive_state.Cycle_cnt~q\,
	combout => \SPI_Analog_Driver_1|Selector12~0_combout\);

-- Location: FF_X21_Y30_N29
\SPI_Analog_Driver_1|SPI_Drive_state.FE_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Driver_1|Selector12~0_combout\,
	ena => \RST_I_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Driver_1|SPI_Drive_state.FE_1~q\);

-- Location: LCCOMB_X21_Y30_N22
\SPI_Analog_Driver_1|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|Selector16~0_combout\ = (\SPI_Analog_Driver_1|SPI_Drive_state.FE_1~q\) # ((\SPI_Analog_Driver_1|SPI_Drive_state.Wait_Bit_Rate_1~q\ & !\SPI_Analog_Driver_1|Bit_Rate_Enable~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Analog_Driver_1|SPI_Drive_state.FE_1~q\,
	datac => \SPI_Analog_Driver_1|SPI_Drive_state.Wait_Bit_Rate_1~q\,
	datad => \SPI_Analog_Driver_1|Bit_Rate_Enable~q\,
	combout => \SPI_Analog_Driver_1|Selector16~0_combout\);

-- Location: FF_X21_Y30_N23
\SPI_Analog_Driver_1|SPI_Drive_state.Wait_Bit_Rate_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Driver_1|Selector16~0_combout\,
	ena => \RST_I_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Driver_1|SPI_Drive_state.Wait_Bit_Rate_1~q\);

-- Location: LCCOMB_X21_Y30_N10
\SPI_Analog_Driver_1|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|Selector13~0_combout\ = (\SPI_Analog_Driver_1|SPI_Drive_state.Wait_Bit_Rate_1~q\ & \SPI_Analog_Driver_1|Bit_Rate_Enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SPI_Analog_Driver_1|SPI_Drive_state.Wait_Bit_Rate_1~q\,
	datad => \SPI_Analog_Driver_1|Bit_Rate_Enable~q\,
	combout => \SPI_Analog_Driver_1|Selector13~0_combout\);

-- Location: FF_X21_Y30_N11
\SPI_Analog_Driver_1|SPI_Drive_state.RE_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Driver_1|Selector13~0_combout\,
	ena => \RST_I_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Driver_1|SPI_Drive_state.RE_1~q\);

-- Location: LCCOMB_X21_Y30_N24
\SPI_Analog_Driver_1|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|Selector0~0_combout\ = (!\SPI_Analog_Driver_1|SPI_Drive_state.RE_1~q\ & (\SPI_Analog_Driver_1|SPI_Drive_state.idle~q\ & ((\SPI_Analog_Driver_1|SPI_Drive_state.FE_1~q\) # (\SPI_Analog_Driver_1|Sclk~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Driver_1|SPI_Drive_state.RE_1~q\,
	datab => \SPI_Analog_Driver_1|SPI_Drive_state.FE_1~q\,
	datac => \SPI_Analog_Driver_1|Sclk~q\,
	datad => \SPI_Analog_Driver_1|SPI_Drive_state.idle~q\,
	combout => \SPI_Analog_Driver_1|Selector0~0_combout\);

-- Location: FF_X21_Y30_N25
\SPI_Analog_Driver_1|Sclk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Driver_1|Selector0~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Driver_1|Sclk~q\);

-- Location: LCCOMB_X18_Y30_N0
\SPI_Analog_Driver_1|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|Selector1~1_combout\ = (!\SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[5]~q\ & (!\SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[3]~q\ & (\SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[2]~q\ & 
-- !\SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[5]~q\,
	datab => \SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[3]~q\,
	datac => \SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[2]~q\,
	datad => \SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[4]~q\,
	combout => \SPI_Analog_Driver_1|Selector1~1_combout\);

-- Location: LCCOMB_X18_Y30_N30
\SPI_Analog_Driver_1|Selector1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|Selector1~2_combout\ = (!\SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[1]~q\ & (\SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[0]~q\ & \SPI_Analog_Driver_1|SPI_Drive_state.wait_1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[1]~q\,
	datab => \SPI_Analog_Driver_1|SPI_Driver:wait_bit_cnt[0]~q\,
	datac => \SPI_Analog_Driver_1|SPI_Drive_state.wait_1~q\,
	combout => \SPI_Analog_Driver_1|Selector1~2_combout\);

-- Location: LCCOMB_X19_Y30_N24
\SPI_Analog_Driver_1|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|Selector1~0_combout\ = ((!\SPI_Analog_Driver_1|nCS_i~q\ & ((\SPI_Analog_Driver_1|SPI_Drive_state.wait_1~q\) # (!\SPI_Analog_Driver_1|SPI_Drive_state.Convertion_Start~q\)))) # (!\SPI_Analog_Driver_1|SPI_Drive_state.idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Driver_1|SPI_Drive_state.wait_1~q\,
	datab => \SPI_Analog_Driver_1|SPI_Drive_state.Convertion_Start~q\,
	datac => \SPI_Analog_Driver_1|nCS_i~q\,
	datad => \SPI_Analog_Driver_1|SPI_Drive_state.idle~q\,
	combout => \SPI_Analog_Driver_1|Selector1~0_combout\);

-- Location: LCCOMB_X18_Y30_N4
\SPI_Analog_Driver_1|Selector1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|Selector1~3_combout\ = (!\SPI_Analog_Driver_1|Selector1~0_combout\ & ((!\SPI_Analog_Driver_1|Selector1~2_combout\) # (!\SPI_Analog_Driver_1|Selector1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Analog_Driver_1|Selector1~1_combout\,
	datac => \SPI_Analog_Driver_1|Selector1~2_combout\,
	datad => \SPI_Analog_Driver_1|Selector1~0_combout\,
	combout => \SPI_Analog_Driver_1|Selector1~3_combout\);

-- Location: FF_X18_Y30_N5
\SPI_Analog_Driver_1|nCS_i\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Driver_1|Selector1~3_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Driver_1|nCS_i~q\);

-- Location: LCCOMB_X18_Y28_N8
\SPI_Analog_Handler_1|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector1~1_combout\ = (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH8~q\ & !\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH16~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH8~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH16~q\,
	combout => \SPI_Analog_Handler_1|Selector1~1_combout\);

-- Location: LCCOMB_X18_Y28_N28
\SPI_Analog_Handler_1|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector1~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH32~q\ & (((!\SPI_Analog_Handler_1|data_ok~q\)) # (!\SPI_Analog_Handler_1|data_ok~1_combout\))) # (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH32~q\ & 
-- (!\SPI_Analog_Handler_1|Selector2~2_combout\ & ((!\SPI_Analog_Handler_1|data_ok~q\) # (!\SPI_Analog_Handler_1|data_ok~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH32~q\,
	datab => \SPI_Analog_Handler_1|data_ok~1_combout\,
	datac => \SPI_Analog_Handler_1|data_ok~q\,
	datad => \SPI_Analog_Handler_1|Selector2~2_combout\,
	combout => \SPI_Analog_Handler_1|Selector1~0_combout\);

-- Location: LCCOMB_X18_Y28_N16
\SPI_Analog_Handler_1|Selector1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector1~2_combout\ = (\SPI_Analog_Handler_1|Selector1~0_combout\) # (((\SPI_Analog_Handler_1|WideOr0~0_combout\ & \SPI_Analog_Handler_1|SPI_Drive_state.Idle~q\)) # (!\SPI_Analog_Handler_1|Selector1~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|WideOr0~0_combout\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Idle~q\,
	datac => \SPI_Analog_Handler_1|Selector1~0_combout\,
	datad => \SPI_Analog_Handler_1|Selector1~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector1~2_combout\);

-- Location: LCCOMB_X19_Y28_N6
\SPI_Analog_Handler_1|data_ok~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|data_ok~2_combout\ = (\SPI_Analog_Handler_1|data_ok~q\ & \SPI_Analog_Handler_1|data_ok~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Analog_Handler_1|data_ok~q\,
	datad => \SPI_Analog_Handler_1|data_ok~1_combout\,
	combout => \SPI_Analog_Handler_1|data_ok~2_combout\);

-- Location: LCCOMB_X18_Y28_N0
\SPI_Analog_Handler_1|Selector1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector1~3_combout\ = (\SPI_Analog_Handler_1|Selector1~1_combout\ & (\SPI_Analog_Handler_1|Selector1~2_combout\ & (\SPI_Analog_Handler_1|CS2_i~q\))) # (!\SPI_Analog_Handler_1|Selector1~1_combout\ & 
-- ((\SPI_Analog_Handler_1|data_ok~2_combout\) # ((\SPI_Analog_Handler_1|Selector1~2_combout\ & \SPI_Analog_Handler_1|CS2_i~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|Selector1~1_combout\,
	datab => \SPI_Analog_Handler_1|Selector1~2_combout\,
	datac => \SPI_Analog_Handler_1|CS2_i~q\,
	datad => \SPI_Analog_Handler_1|data_ok~2_combout\,
	combout => \SPI_Analog_Handler_1|Selector1~3_combout\);

-- Location: FF_X18_Y28_N1
\SPI_Analog_Handler_1|CS2_i\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector1~3_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|CS2_i~q\);

-- Location: LCCOMB_X19_Y30_N4
\SPI_Analog_Driver_1|CS2_i~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|CS2_i~0_combout\ = (\SPI_Analog_Driver_1|nCS_i~q\ & \SPI_Analog_Handler_1|CS2_i~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SPI_Analog_Driver_1|nCS_i~q\,
	datad => \SPI_Analog_Handler_1|CS2_i~q\,
	combout => \SPI_Analog_Driver_1|CS2_i~0_combout\);

-- Location: FF_X19_Y30_N5
\SPI_Analog_Driver_1|CS2_i\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Driver_1|CS2_i~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Driver_1|CS2_i~q\);

-- Location: LCCOMB_X18_Y28_N14
\SPI_Analog_Handler_1|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector3~0_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH40~q\) # ((\SPI_Analog_Handler_1|WideOr0~0_combout\ & (\SPI_Analog_Handler_1|CS4_i~q\ & \SPI_Analog_Handler_1|SPI_Drive_state.Idle~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|WideOr0~0_combout\,
	datab => \SPI_Analog_Handler_1|CS4_i~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH40~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Idle~q\,
	combout => \SPI_Analog_Handler_1|Selector3~0_combout\);

-- Location: LCCOMB_X18_Y28_N20
\SPI_Analog_Handler_1|Selector3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector3~1_combout\ = (\SPI_Analog_Handler_1|data_ok~2_combout\) # ((\SPI_Analog_Handler_1|Selector1~1_combout\ & (\SPI_Analog_Handler_1|CS4_i~q\ & !\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH24~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|Selector1~1_combout\,
	datab => \SPI_Analog_Handler_1|CS4_i~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH24~q\,
	datad => \SPI_Analog_Handler_1|data_ok~2_combout\,
	combout => \SPI_Analog_Handler_1|Selector3~1_combout\);

-- Location: LCCOMB_X18_Y28_N18
\SPI_Analog_Handler_1|Selector3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector3~2_combout\ = (\SPI_Analog_Handler_1|Selector3~1_combout\ & ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH32~q\) # ((\SPI_Analog_Handler_1|Selector3~0_combout\)))) # (!\SPI_Analog_Handler_1|Selector3~1_combout\ & 
-- (((\SPI_Analog_Handler_1|CS4_i~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH32~q\,
	datab => \SPI_Analog_Handler_1|Selector3~0_combout\,
	datac => \SPI_Analog_Handler_1|CS4_i~q\,
	datad => \SPI_Analog_Handler_1|Selector3~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector3~2_combout\);

-- Location: FF_X18_Y28_N19
\SPI_Analog_Handler_1|CS4_i\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector3~2_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|CS4_i~q\);

-- Location: LCCOMB_X18_Y30_N8
\SPI_Analog_Driver_1|CS4_i~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|CS4_i~0_combout\ = (\SPI_Analog_Driver_1|nCS_i~q\ & \SPI_Analog_Handler_1|CS4_i~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Analog_Driver_1|nCS_i~q\,
	datac => \SPI_Analog_Handler_1|CS4_i~q\,
	combout => \SPI_Analog_Driver_1|CS4_i~0_combout\);

-- Location: FF_X18_Y30_N9
\SPI_Analog_Driver_1|CS4_i\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Driver_1|CS4_i~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Driver_1|CS4_i~q\);

-- Location: LCCOMB_X18_Y28_N22
\SPI_Analog_Handler_1|Selector2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector2~5_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH24~q\) # ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH40~q\) # ((\SPI_Analog_Handler_1|WideOr0~0_combout\ & \SPI_Analog_Handler_1|SPI_Drive_state.Idle~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH24~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH40~q\,
	datac => \SPI_Analog_Handler_1|WideOr0~0_combout\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Idle~q\,
	combout => \SPI_Analog_Handler_1|Selector2~5_combout\);

-- Location: LCCOMB_X18_Y28_N2
\SPI_Analog_Handler_1|Selector2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector2~3_combout\ = (\SPI_Analog_Handler_1|Selector2~5_combout\) # ((!\SPI_Analog_Handler_1|data_ok~2_combout\ & ((\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH32~q\) # (!\SPI_Analog_Handler_1|Selector1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|Selector1~1_combout\,
	datab => \SPI_Analog_Handler_1|data_ok~2_combout\,
	datac => \SPI_Analog_Handler_1|Selector2~5_combout\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH32~q\,
	combout => \SPI_Analog_Handler_1|Selector2~3_combout\);

-- Location: LCCOMB_X18_Y28_N24
\SPI_Analog_Handler_1|Selector2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector2~4_combout\ = (\SPI_Analog_Handler_1|Selector2~2_combout\ & (\SPI_Analog_Handler_1|Selector2~3_combout\ & (\SPI_Analog_Handler_1|CS3_i~q\))) # (!\SPI_Analog_Handler_1|Selector2~2_combout\ & 
-- ((\SPI_Analog_Handler_1|data_ok~2_combout\) # ((\SPI_Analog_Handler_1|Selector2~3_combout\ & \SPI_Analog_Handler_1|CS3_i~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|Selector2~2_combout\,
	datab => \SPI_Analog_Handler_1|Selector2~3_combout\,
	datac => \SPI_Analog_Handler_1|CS3_i~q\,
	datad => \SPI_Analog_Handler_1|data_ok~2_combout\,
	combout => \SPI_Analog_Handler_1|Selector2~4_combout\);

-- Location: FF_X18_Y28_N25
\SPI_Analog_Handler_1|CS3_i\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector2~4_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|CS3_i~q\);

-- Location: LCCOMB_X18_Y30_N14
\SPI_Analog_Driver_1|CS3_i~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|CS3_i~0_combout\ = (\SPI_Analog_Driver_1|nCS_i~q\ & \SPI_Analog_Handler_1|CS3_i~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Analog_Driver_1|nCS_i~q\,
	datad => \SPI_Analog_Handler_1|CS3_i~q\,
	combout => \SPI_Analog_Driver_1|CS3_i~0_combout\);

-- Location: FF_X18_Y30_N15
\SPI_Analog_Driver_1|CS3_i\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Driver_1|CS3_i~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Driver_1|CS3_i~q\);

-- Location: LCCOMB_X18_Y28_N12
\SPI_Analog_Handler_1|WideOr0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|WideOr0~1_combout\ = (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH24~q\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH40~q\ & (!\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH8~q\ & 
-- !\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH32~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH24~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH40~q\,
	datac => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH8~q\,
	datad => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH32~q\,
	combout => \SPI_Analog_Handler_1|WideOr0~1_combout\);

-- Location: LCCOMB_X19_Y28_N28
\SPI_Analog_Handler_1|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector0~1_combout\ = (\SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH16~q\) # ((\SPI_Analog_Handler_1|WideOr0~1_combout\ & (\SPI_Analog_Handler_1|SPI_Drive_state.Idle~q\)) # (!\SPI_Analog_Handler_1|WideOr0~1_combout\ & 
-- ((!\SPI_Analog_Handler_1|data_ok~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|SPI_Drive_state.Wait_CH16~q\,
	datab => \SPI_Analog_Handler_1|SPI_Drive_state.Idle~q\,
	datac => \SPI_Analog_Handler_1|data_ok~2_combout\,
	datad => \SPI_Analog_Handler_1|WideOr0~1_combout\,
	combout => \SPI_Analog_Handler_1|Selector0~1_combout\);

-- Location: LCCOMB_X19_Y28_N16
\SPI_Analog_Handler_1|Selector0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector0~2_combout\ = (\SPI_Analog_Handler_1|Selector42~0_combout\) # ((\SPI_Analog_Handler_1|Selector0~0_combout\) # ((\SPI_Analog_Handler_1|Selector0~1_combout\ & \SPI_Analog_Handler_1|CS1_i~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|Selector42~0_combout\,
	datab => \SPI_Analog_Handler_1|Selector0~1_combout\,
	datac => \SPI_Analog_Handler_1|CS1_i~q\,
	datad => \SPI_Analog_Handler_1|Selector0~0_combout\,
	combout => \SPI_Analog_Handler_1|Selector0~2_combout\);

-- Location: FF_X19_Y28_N17
\SPI_Analog_Handler_1|CS1_i\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector0~2_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|CS1_i~q\);

-- Location: LCCOMB_X19_Y30_N22
\SPI_Analog_Driver_1|CS1_i~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|CS1_i~0_combout\ = (\SPI_Analog_Driver_1|nCS_i~q\ & \SPI_Analog_Handler_1|CS1_i~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SPI_Analog_Driver_1|nCS_i~q\,
	datad => \SPI_Analog_Handler_1|CS1_i~q\,
	combout => \SPI_Analog_Driver_1|CS1_i~0_combout\);

-- Location: FF_X19_Y30_N23
\SPI_Analog_Driver_1|CS1_i\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Driver_1|CS1_i~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Driver_1|CS1_i~q\);

-- Location: LCCOMB_X39_Y27_N0
\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[0]~1_combout\ = \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[0]~q\ $ (VCC)
-- \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[0]~2\ = CARRY(\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[0]~q\,
	datad => VCC,
	combout => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[0]~1_combout\,
	cout => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[0]~2\);

-- Location: LCCOMB_X40_Y28_N8
\SPI_Output_Handler_1|int_cnt~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~71_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\)))) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & 
-- ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\)) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	combout => \SPI_Output_Handler_1|int_cnt~71_combout\);

-- Location: FF_X39_Y26_N31
\SPI_Output_Handler_1|Trigger\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Mux_1|Dig_In_Request_i~q\,
	sload => VCC,
	ena => \RST_I_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Output_Handler_1|Trigger~q\);

-- Location: LCCOMB_X39_Y25_N16
\SPI_Output_Handler_1|int_cnt~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~79_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & (\SPI_Output_Handler_1|Trigger~q\ & !\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datac => \SPI_Output_Handler_1|Trigger~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	combout => \SPI_Output_Handler_1|int_cnt~79_combout\);

-- Location: LCCOMB_X39_Y26_N14
\SPI_Output_Handler_1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|Add0~0_combout\ = \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\ $ (VCC)
-- \SPI_Output_Handler_1|Add0~1\ = CARRY(\SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datad => VCC,
	combout => \SPI_Output_Handler_1|Add0~0_combout\,
	cout => \SPI_Output_Handler_1|Add0~1\);

-- Location: LCCOMB_X39_Y29_N6
\SPI_Output_Handler_1|int_cnt~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~77_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\)) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & 
-- (((\SPI_Out_1|EnableRateGenarator~q\) # (\SPI_Output_Handler_1|Lock~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datac => \SPI_Out_1|EnableRateGenarator~q\,
	datad => \SPI_Output_Handler_1|Lock~q\,
	combout => \SPI_Output_Handler_1|int_cnt~77_combout\);

-- Location: LCCOMB_X40_Y25_N26
\SPI_Output_Handler_1|int_cnt~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~78_combout\ = (!\SPI_Output_Handler_1|int_cnt~77_combout\ & (!\SPI_Output_Handler_1|Trigger~q\ & !\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Output_Handler_1|int_cnt~77_combout\,
	datac => \SPI_Output_Handler_1|Trigger~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	combout => \SPI_Output_Handler_1|int_cnt~78_combout\);

-- Location: LCCOMB_X39_Y27_N10
\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[5]~1_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[5]~q\ & (!\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[4]~2\)) # (!\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[5]~q\ & 
-- ((\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[4]~2\) # (GND)))
-- \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[5]~2\ = CARRY((!\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[4]~2\) # (!\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[5]~q\,
	datad => VCC,
	cin => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[4]~2\,
	combout => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[5]~1_combout\,
	cout => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[5]~2\);

-- Location: LCCOMB_X39_Y27_N12
\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[6]~1_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[6]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[5]~2\ $ (GND))) # (!\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[6]~q\ 
-- & (!\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[5]~2\ & VCC))
-- \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[6]~2\ = CARRY((\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[6]~q\ & !\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[5]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[6]~q\,
	datad => VCC,
	cin => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[5]~2\,
	combout => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[6]~1_combout\,
	cout => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[6]~2\);

-- Location: LCCOMB_X40_Y28_N6
\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~1_combout\ = (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\ & (!\SPI_Out_1|EnableRateGenarator~q\ & !\SPI_Output_Handler_1|Lock~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	datac => \SPI_Out_1|EnableRateGenarator~q\,
	datad => \SPI_Output_Handler_1|Lock~q\,
	combout => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~1_combout\);

-- Location: LCCOMB_X40_Y28_N4
\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~2_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\))) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ $ (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	combout => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~2_combout\);

-- Location: LCCOMB_X40_Y28_N14
\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~3_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~1_combout\ & (\RST_I_i~q\ & ((!\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~2_combout\) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~1_combout\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~2_combout\,
	datad => \RST_I_i~q\,
	combout => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~3_combout\);

-- Location: LCCOMB_X40_Y28_N28
\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~4_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~3_combout\ & ((!\SPI_Output_Handler_1|Equal41~5_combout\) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~3_combout\,
	datad => \SPI_Output_Handler_1|Equal41~5_combout\,
	combout => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~4_combout\);

-- Location: FF_X39_Y27_N13
\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[6]~1_combout\,
	sclr => \SPI_Output_Handler_1|ALT_INV_SPI_Initialization:int_cnt[0]~q\,
	ena => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[6]~q\);

-- Location: LCCOMB_X39_Y27_N14
\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[7]~1_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[7]~q\ & (!\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[6]~2\)) # (!\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[7]~q\ & 
-- ((\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[6]~2\) # (GND)))
-- \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[7]~2\ = CARRY((!\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[6]~2\) # (!\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[7]~q\,
	datad => VCC,
	cin => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[6]~2\,
	combout => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[7]~1_combout\,
	cout => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[7]~2\);

-- Location: FF_X39_Y27_N15
\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[7]~1_combout\,
	sclr => \SPI_Output_Handler_1|ALT_INV_SPI_Initialization:int_cnt[0]~q\,
	ena => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[7]~q\);

-- Location: LCCOMB_X39_Y27_N16
\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[8]~1_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[8]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[7]~2\ $ (GND))) # (!\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[8]~q\ 
-- & (!\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[7]~2\ & VCC))
-- \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[8]~2\ = CARRY((\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[8]~q\ & !\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[7]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[8]~q\,
	datad => VCC,
	cin => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[7]~2\,
	combout => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[8]~1_combout\,
	cout => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[8]~2\);

-- Location: FF_X39_Y27_N17
\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[8]~1_combout\,
	sclr => \SPI_Output_Handler_1|ALT_INV_SPI_Initialization:int_cnt[0]~q\,
	ena => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[8]~q\);

-- Location: LCCOMB_X39_Y27_N18
\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~5_combout\ = \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~q\ $ (\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[8]~2\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~q\,
	cin => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[8]~2\,
	combout => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~5_combout\);

-- Location: FF_X39_Y27_N19
\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~5_combout\,
	sclr => \SPI_Output_Handler_1|ALT_INV_SPI_Initialization:int_cnt[0]~q\,
	ena => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~q\);

-- Location: LCCOMB_X39_Y27_N28
\SPI_Output_Handler_1|Equal41~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|Equal41~2_combout\ = (!\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[3]~q\ & (!\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[0]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[2]~q\ & 
-- !\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[3]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[0]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[2]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[1]~q\,
	combout => \SPI_Output_Handler_1|Equal41~2_combout\);

-- Location: LCCOMB_X39_Y27_N26
\SPI_Output_Handler_1|Equal41~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|Equal41~5_combout\ = (!\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[8]~q\ & (\SPI_Output_Handler_1|Equal41~3_combout\ & \SPI_Output_Handler_1|Equal41~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[8]~q\,
	datac => \SPI_Output_Handler_1|Equal41~3_combout\,
	datad => \SPI_Output_Handler_1|Equal41~2_combout\,
	combout => \SPI_Output_Handler_1|Equal41~5_combout\);

-- Location: LCCOMB_X40_Y25_N16
\SPI_Output_Handler_1|int_cnt~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~76_combout\ = ((\SPI_Output_Handler_1|Add0~0_combout\) # ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\) # (!\SPI_Output_Handler_1|Equal41~5_combout\))) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datab => \SPI_Output_Handler_1|Add0~0_combout\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datad => \SPI_Output_Handler_1|Equal41~5_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~76_combout\);

-- Location: LCCOMB_X40_Y25_N12
\SPI_Output_Handler_1|int_cnt~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~80_combout\ = (\SPI_Output_Handler_1|int_cnt~79_combout\ & ((\SPI_Output_Handler_1|Add0~0_combout\) # ((\SPI_Output_Handler_1|int_cnt~78_combout\ & \SPI_Output_Handler_1|int_cnt~76_combout\)))) # 
-- (!\SPI_Output_Handler_1|int_cnt~79_combout\ & (((\SPI_Output_Handler_1|int_cnt~78_combout\ & \SPI_Output_Handler_1|int_cnt~76_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~79_combout\,
	datab => \SPI_Output_Handler_1|Add0~0_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~78_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~76_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~80_combout\);

-- Location: LCCOMB_X40_Y25_N4
\SPI_Output_Handler_1|int_cnt~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~74_combout\ = (!\SPI_Output_Handler_1|Add0~0_combout\ & \SPI_Output_Handler_1|Equal41~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Output_Handler_1|Add0~0_combout\,
	datad => \SPI_Output_Handler_1|Equal41~5_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~74_combout\);

-- Location: LCCOMB_X41_Y26_N30
\SPI_Output_Handler_1|int_cnt~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~73_combout\ = (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & \SPI_Output_Handler_1|Trigger~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datad => \SPI_Output_Handler_1|Trigger~q\,
	combout => \SPI_Output_Handler_1|int_cnt~73_combout\);

-- Location: LCCOMB_X41_Y25_N24
\SPI_Output_Handler_1|int_cnt~191\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~191_combout\ = (!\SPI_Out_1|EnableRateGenarator~q\ & !\SPI_Output_Handler_1|Lock~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SPI_Out_1|EnableRateGenarator~q\,
	datad => \SPI_Output_Handler_1|Lock~q\,
	combout => \SPI_Output_Handler_1|int_cnt~191_combout\);

-- Location: LCCOMB_X40_Y25_N2
\SPI_Output_Handler_1|int_cnt~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~75_combout\ = (\SPI_Output_Handler_1|int_cnt~73_combout\ & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\ & ((!\SPI_Output_Handler_1|int_cnt~191_combout\) # (!\SPI_Output_Handler_1|int_cnt~74_combout\))) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\ & ((\SPI_Output_Handler_1|int_cnt~191_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datab => \SPI_Output_Handler_1|int_cnt~74_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~73_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~191_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~75_combout\);

-- Location: LCCOMB_X39_Y25_N2
\SPI_Output_Handler_1|int_cnt~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~81_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & (!\SPI_Output_Handler_1|Lock~q\ & !\SPI_Out_1|EnableRateGenarator~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datac => \SPI_Output_Handler_1|Lock~q\,
	datad => \SPI_Out_1|EnableRateGenarator~q\,
	combout => \SPI_Output_Handler_1|int_cnt~81_combout\);

-- Location: LCCOMB_X39_Y25_N30
\SPI_Output_Handler_1|int_cnt~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~64_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (((!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & !\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\)) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\))) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	combout => \SPI_Output_Handler_1|int_cnt~64_combout\);

-- Location: LCCOMB_X40_Y25_N30
\SPI_Output_Handler_1|int_cnt~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~67_combout\ = (\SPI_Output_Handler_1|int_cnt~64_combout\ & (((\SPI_Output_Handler_1|int_cnt~42_combout\)))) # (!\SPI_Output_Handler_1|int_cnt~64_combout\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & 
-- (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datac => \SPI_Output_Handler_1|int_cnt~42_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~64_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~67_combout\);

-- Location: LCCOMB_X39_Y29_N12
\SPI_Output_Handler_1|int_cnt~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~65_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\ & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\) # ((\SPI_Out_1|EnableRateGenarator~q\) # (\SPI_Output_Handler_1|Lock~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datab => \SPI_Out_1|EnableRateGenarator~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datad => \SPI_Output_Handler_1|Lock~q\,
	combout => \SPI_Output_Handler_1|int_cnt~65_combout\);

-- Location: LCCOMB_X40_Y25_N10
\SPI_Output_Handler_1|int_cnt~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~82_combout\ = (\SPI_Output_Handler_1|int_cnt~64_combout\ & (((\SPI_Output_Handler_1|int_cnt~67_combout\)))) # (!\SPI_Output_Handler_1|int_cnt~64_combout\ & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\ & 
-- (\SPI_Output_Handler_1|int_cnt~67_combout\ & !\SPI_Output_Handler_1|int_cnt~65_combout\)) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\ & ((\SPI_Output_Handler_1|int_cnt~65_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datab => \SPI_Output_Handler_1|int_cnt~64_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~67_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~65_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~82_combout\);

-- Location: LCCOMB_X40_Y25_N0
\SPI_Output_Handler_1|int_cnt~192\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~192_combout\ = ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\) # (!\SPI_Output_Handler_1|int_cnt~82_combout\)))) # 
-- (!\SPI_Output_Handler_1|Equal41~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	datab => \SPI_Output_Handler_1|Equal41~5_combout\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datad => \SPI_Output_Handler_1|int_cnt~82_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~192_combout\);

-- Location: LCCOMB_X40_Y25_N22
\SPI_Output_Handler_1|int_cnt~193\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~193_combout\ = (\SPI_Output_Handler_1|int_cnt~81_combout\ & ((\SPI_Output_Handler_1|Add0~0_combout\) # ((\SPI_Output_Handler_1|int_cnt~192_combout\) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~81_combout\,
	datab => \SPI_Output_Handler_1|Add0~0_combout\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datad => \SPI_Output_Handler_1|int_cnt~192_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~193_combout\);

-- Location: LCCOMB_X39_Y25_N4
\SPI_Output_Handler_1|int_cnt~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~83_combout\ = (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & (!\SPI_Output_Handler_1|Trigger~q\ & \SPI_Output_Handler_1|int_cnt~77_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datac => \SPI_Output_Handler_1|Trigger~q\,
	datad => \SPI_Output_Handler_1|int_cnt~77_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~83_combout\);

-- Location: LCCOMB_X39_Y25_N26
\SPI_Output_Handler_1|int_cnt~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~41_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & !\SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	combout => \SPI_Output_Handler_1|int_cnt~41_combout\);

-- Location: LCCOMB_X40_Y25_N14
\SPI_Output_Handler_1|int_cnt~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~69_combout\ = (\SPI_Output_Handler_1|int_cnt~64_combout\ & (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\ & (\SPI_Output_Handler_1|int_cnt~67_combout\))) # (!\SPI_Output_Handler_1|int_cnt~64_combout\ & 
-- (((\SPI_Output_Handler_1|int_cnt~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datab => \SPI_Output_Handler_1|int_cnt~64_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~67_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~65_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~69_combout\);

-- Location: LCCOMB_X40_Y25_N24
\SPI_Output_Handler_1|int_cnt~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~68_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\ & ((\SPI_Output_Handler_1|Add0~0_combout\) # ((!\SPI_Output_Handler_1|Equal41~5_combout\) # (!\SPI_Output_Handler_1|int_cnt~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datab => \SPI_Output_Handler_1|Add0~0_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~67_combout\,
	datad => \SPI_Output_Handler_1|Equal41~5_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~68_combout\);

-- Location: LCCOMB_X40_Y25_N20
\SPI_Output_Handler_1|int_cnt~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~70_combout\ = (\SPI_Output_Handler_1|int_cnt~41_combout\ & (((\SPI_Output_Handler_1|int_cnt~69_combout\) # (\SPI_Output_Handler_1|int_cnt~68_combout\)))) # (!\SPI_Output_Handler_1|int_cnt~41_combout\ & 
-- (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~41_combout\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datac => \SPI_Output_Handler_1|int_cnt~69_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~68_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~70_combout\);

-- Location: LCCOMB_X40_Y25_N28
\SPI_Output_Handler_1|int_cnt~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~84_combout\ = (\SPI_Output_Handler_1|int_cnt~70_combout\ & ((\SPI_Output_Handler_1|int_cnt~83_combout\) # ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & !\SPI_Output_Handler_1|int_cnt~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datab => \SPI_Output_Handler_1|int_cnt~83_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~42_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~70_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~84_combout\);

-- Location: LCCOMB_X40_Y25_N6
\SPI_Output_Handler_1|int_cnt~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~85_combout\ = (\SPI_Output_Handler_1|int_cnt~80_combout\) # ((\SPI_Output_Handler_1|int_cnt~75_combout\) # ((\SPI_Output_Handler_1|int_cnt~193_combout\) # (\SPI_Output_Handler_1|int_cnt~84_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~80_combout\,
	datab => \SPI_Output_Handler_1|int_cnt~75_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~193_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~84_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~85_combout\);

-- Location: LCCOMB_X40_Y25_N8
\SPI_Output_Handler_1|int_cnt~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~66_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\ & (((\SPI_Output_Handler_1|Add0~0_combout\) # (!\SPI_Output_Handler_1|int_cnt~191_combout\)) # (!\SPI_Output_Handler_1|Equal41~5_combout\))) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\ & (((\SPI_Output_Handler_1|int_cnt~191_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|Equal41~5_combout\,
	datab => \SPI_Output_Handler_1|Add0~0_combout\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datad => \SPI_Output_Handler_1|int_cnt~191_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~66_combout\);

-- Location: LCCOMB_X40_Y25_N18
\SPI_Output_Handler_1|int_cnt~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~72_combout\ = (\SPI_Output_Handler_1|int_cnt~71_combout\ & (!\SPI_Output_Handler_1|SPI_data_i~24_combout\ & ((\SPI_Output_Handler_1|int_cnt~70_combout\)))) # (!\SPI_Output_Handler_1|int_cnt~71_combout\ & 
-- (((\SPI_Output_Handler_1|int_cnt~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~71_combout\,
	datab => \SPI_Output_Handler_1|SPI_data_i~24_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~66_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~70_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~72_combout\);

-- Location: LCCOMB_X39_Y26_N0
\SPI_Output_Handler_1|int_cnt~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~86_combout\ = (\SPI_Output_Handler_1|int_cnt~72_combout\) # ((\SPI_Output_Handler_1|int_cnt~71_combout\ & (\SPI_Output_Handler_1|SPI_data_i~24_combout\ & \SPI_Output_Handler_1|int_cnt~85_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~71_combout\,
	datab => \SPI_Output_Handler_1|SPI_data_i~24_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~85_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~72_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~86_combout\);

-- Location: FF_X39_Y26_N1
\SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Output_Handler_1|int_cnt~86_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Output_Handler_1|ALT_INV_SPI_Initialization:int_cnt[6]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\);

-- Location: FF_X39_Y27_N1
\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[0]~1_combout\,
	sclr => \SPI_Output_Handler_1|ALT_INV_SPI_Initialization:int_cnt[0]~q\,
	ena => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[0]~q\);

-- Location: LCCOMB_X39_Y27_N2
\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[1]~1_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[1]~q\ & (!\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[0]~2\)) # (!\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[1]~q\ & 
-- ((\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[0]~2\) # (GND)))
-- \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[1]~2\ = CARRY((!\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[0]~2\) # (!\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[1]~q\,
	datad => VCC,
	cin => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[0]~2\,
	combout => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[1]~1_combout\,
	cout => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[1]~2\);

-- Location: FF_X39_Y27_N3
\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[1]~1_combout\,
	sclr => \SPI_Output_Handler_1|ALT_INV_SPI_Initialization:int_cnt[0]~q\,
	ena => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[1]~q\);

-- Location: LCCOMB_X39_Y27_N4
\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[2]~1_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[2]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[1]~2\ $ (GND))) # (!\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[2]~q\ 
-- & (!\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[1]~2\ & VCC))
-- \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[2]~2\ = CARRY((\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[2]~q\ & !\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[1]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[2]~q\,
	datad => VCC,
	cin => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[1]~2\,
	combout => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[2]~1_combout\,
	cout => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[2]~2\);

-- Location: FF_X39_Y27_N5
\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[2]~1_combout\,
	sclr => \SPI_Output_Handler_1|ALT_INV_SPI_Initialization:int_cnt[0]~q\,
	ena => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[2]~q\);

-- Location: LCCOMB_X39_Y27_N6
\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[3]~1_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[3]~q\ & (!\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[2]~2\)) # (!\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[3]~q\ & 
-- ((\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[2]~2\) # (GND)))
-- \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[3]~2\ = CARRY((!\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[2]~2\) # (!\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[3]~q\,
	datad => VCC,
	cin => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[2]~2\,
	combout => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[3]~1_combout\,
	cout => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[3]~2\);

-- Location: FF_X39_Y27_N7
\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[3]~1_combout\,
	sclr => \SPI_Output_Handler_1|ALT_INV_SPI_Initialization:int_cnt[0]~q\,
	ena => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[3]~q\);

-- Location: LCCOMB_X39_Y27_N8
\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[4]~1_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[4]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[3]~2\ $ (GND))) # (!\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[4]~q\ 
-- & (!\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[3]~2\ & VCC))
-- \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[4]~2\ = CARRY((\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[4]~q\ & !\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[3]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[4]~q\,
	datad => VCC,
	cin => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[3]~2\,
	combout => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[4]~1_combout\,
	cout => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[4]~2\);

-- Location: FF_X39_Y27_N9
\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[4]~1_combout\,
	sclr => \SPI_Output_Handler_1|ALT_INV_SPI_Initialization:int_cnt[0]~q\,
	ena => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[4]~q\);

-- Location: FF_X39_Y27_N11
\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[5]~1_combout\,
	sclr => \SPI_Output_Handler_1|ALT_INV_SPI_Initialization:int_cnt[0]~q\,
	ena => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[5]~q\);

-- Location: LCCOMB_X39_Y27_N30
\SPI_Output_Handler_1|Equal41~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|Equal41~3_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[5]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[7]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[4]~q\ & 
-- \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[5]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[7]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[4]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[6]~q\,
	combout => \SPI_Output_Handler_1|Equal41~3_combout\);

-- Location: LCCOMB_X39_Y27_N24
\SPI_Output_Handler_1|Equal41~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|Equal41~4_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[8]~q\ & !\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[8]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~q\,
	combout => \SPI_Output_Handler_1|Equal41~4_combout\);

-- Location: LCCOMB_X39_Y27_N22
\SPI_Output_Handler_1|int_cnt~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~43_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\ & (((!\SPI_Output_Handler_1|Equal41~4_combout\) # (!\SPI_Output_Handler_1|Equal41~2_combout\)) # (!\SPI_Output_Handler_1|Equal41~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|Equal41~3_combout\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datac => \SPI_Output_Handler_1|Equal41~2_combout\,
	datad => \SPI_Output_Handler_1|Equal41~4_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~43_combout\);

-- Location: LCCOMB_X38_Y27_N10
\SPI_Output_Handler_1|int_cnt~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~96_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & (((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\)))) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & 
-- ((\SPI_Output_Handler_1|int_cnt~42_combout\ & (\SPI_Output_Handler_1|int_cnt~43_combout\)) # (!\SPI_Output_Handler_1|int_cnt~42_combout\ & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~43_combout\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datac => \SPI_Output_Handler_1|int_cnt~42_combout\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	combout => \SPI_Output_Handler_1|int_cnt~96_combout\);

-- Location: LCCOMB_X37_Y29_N14
\SPI_Output_Handler_1|int_cnt~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~87_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ $ (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\)) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	combout => \SPI_Output_Handler_1|int_cnt~87_combout\);

-- Location: LCCOMB_X39_Y29_N14
\SPI_Output_Handler_1|int_cnt~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~90_combout\ = \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ $ (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	combout => \SPI_Output_Handler_1|int_cnt~90_combout\);

-- Location: LCCOMB_X38_Y29_N8
\SPI_Output_Handler_1|int_cnt~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~89_combout\ = (\SPI_Output_Handler_1|Lock~q\) # ((!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & \SPI_Output_Handler_1|SPI_data_i~24_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datab => \SPI_Output_Handler_1|Lock~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datad => \SPI_Output_Handler_1|SPI_data_i~24_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~89_combout\);

-- Location: LCCOMB_X39_Y29_N16
\SPI_Output_Handler_1|int_cnt~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~91_combout\ = (!\SPI_Output_Handler_1|Lock~q\ & (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Output_Handler_1|Lock~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	combout => \SPI_Output_Handler_1|int_cnt~91_combout\);

-- Location: LCCOMB_X38_Y29_N18
\SPI_Output_Handler_1|int_cnt~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~92_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & (((!\SPI_Output_Handler_1|int_cnt~91_combout\) # (!\SPI_Output_Handler_1|Equal41~5_combout\)) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\))) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datac => \SPI_Output_Handler_1|Equal41~5_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~91_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~92_combout\);

-- Location: LCCOMB_X38_Y29_N28
\SPI_Output_Handler_1|int_cnt~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~93_combout\ = (\SPI_Output_Handler_1|int_cnt~87_combout\ & ((\SPI_Output_Handler_1|int_cnt~89_combout\) # ((!\SPI_Output_Handler_1|int_cnt~90_combout\ & \SPI_Output_Handler_1|int_cnt~92_combout\)))) # 
-- (!\SPI_Output_Handler_1|int_cnt~87_combout\ & (!\SPI_Output_Handler_1|int_cnt~90_combout\ & ((\SPI_Output_Handler_1|int_cnt~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~87_combout\,
	datab => \SPI_Output_Handler_1|int_cnt~90_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~89_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~92_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~93_combout\);

-- Location: LCCOMB_X39_Y26_N20
\SPI_Output_Handler_1|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|Add0~6_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (!\SPI_Output_Handler_1|Add0~5\)) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & ((\SPI_Output_Handler_1|Add0~5\) # (GND)))
-- \SPI_Output_Handler_1|Add0~7\ = CARRY((!\SPI_Output_Handler_1|Add0~5\) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datad => VCC,
	cin => \SPI_Output_Handler_1|Add0~5\,
	combout => \SPI_Output_Handler_1|Add0~6_combout\,
	cout => \SPI_Output_Handler_1|Add0~7\);

-- Location: LCCOMB_X39_Y26_N22
\SPI_Output_Handler_1|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|Add0~8_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (\SPI_Output_Handler_1|Add0~7\ $ (GND))) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (!\SPI_Output_Handler_1|Add0~7\ & VCC))
-- \SPI_Output_Handler_1|Add0~9\ = CARRY((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & !\SPI_Output_Handler_1|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datad => VCC,
	cin => \SPI_Output_Handler_1|Add0~7\,
	combout => \SPI_Output_Handler_1|Add0~8_combout\,
	cout => \SPI_Output_Handler_1|Add0~9\);

-- Location: LCCOMB_X39_Y26_N24
\SPI_Output_Handler_1|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|Add0~10_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & (!\SPI_Output_Handler_1|Add0~9\)) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & ((\SPI_Output_Handler_1|Add0~9\) # (GND)))
-- \SPI_Output_Handler_1|Add0~11\ = CARRY((!\SPI_Output_Handler_1|Add0~9\) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datad => VCC,
	cin => \SPI_Output_Handler_1|Add0~9\,
	combout => \SPI_Output_Handler_1|Add0~10_combout\,
	cout => \SPI_Output_Handler_1|Add0~11\);

-- Location: LCCOMB_X38_Y29_N2
\SPI_Output_Handler_1|int_cnt~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~88_combout\ = (\SPI_Out_1|EnableRateGenarator~q\) # ((\SPI_Output_Handler_1|int_cnt~87_combout\ & \SPI_Output_Handler_1|int_cnt~43_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~87_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~43_combout\,
	datad => \SPI_Out_1|EnableRateGenarator~q\,
	combout => \SPI_Output_Handler_1|int_cnt~88_combout\);

-- Location: LCCOMB_X38_Y29_N10
\SPI_Output_Handler_1|int_cnt~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~94_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & ((\SPI_Output_Handler_1|int_cnt~93_combout\) # ((\SPI_Output_Handler_1|Add0~10_combout\) # (\SPI_Output_Handler_1|int_cnt~88_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datab => \SPI_Output_Handler_1|int_cnt~93_combout\,
	datac => \SPI_Output_Handler_1|Add0~10_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~88_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~94_combout\);

-- Location: LCCOMB_X38_Y29_N0
\SPI_Output_Handler_1|int_cnt~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~95_combout\ = (\SPI_Output_Handler_1|int_cnt~42_combout\ & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & (\SPI_Output_Handler_1|int_cnt~94_combout\)) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & 
-- ((\SPI_Output_Handler_1|Add0~10_combout\))))) # (!\SPI_Output_Handler_1|int_cnt~42_combout\ & (\SPI_Output_Handler_1|int_cnt~94_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~94_combout\,
	datab => \SPI_Output_Handler_1|int_cnt~42_combout\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datad => \SPI_Output_Handler_1|Add0~10_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~95_combout\);

-- Location: LCCOMB_X38_Y29_N24
\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~0_combout\ = (\SPI_Output_Handler_1|int_cnt~96_combout\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\)) # (!\SPI_Output_Handler_1|int_cnt~96_combout\ & 
-- ((\SPI_Output_Handler_1|int_cnt~95_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Output_Handler_1|int_cnt~96_combout\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datad => \SPI_Output_Handler_1|int_cnt~95_combout\,
	combout => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~0_combout\);

-- Location: LCCOMB_X38_Y29_N14
\SPI_Output_Handler_1|int_cnt~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~97_combout\ = (\SPI_Output_Handler_1|int_cnt~42_combout\ & ((\SPI_Output_Handler_1|int_cnt~43_combout\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\)) # (!\SPI_Output_Handler_1|int_cnt~43_combout\ & 
-- ((\SPI_Output_Handler_1|Add0~10_combout\))))) # (!\SPI_Output_Handler_1|int_cnt~42_combout\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datab => \SPI_Output_Handler_1|int_cnt~42_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~43_combout\,
	datad => \SPI_Output_Handler_1|Add0~10_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~97_combout\);

-- Location: LCCOMB_X38_Y29_N20
\SPI_Output_Handler_1|int_cnt~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~98_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\ & (((\SPI_Output_Handler_1|int_cnt~97_combout\)))) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\ & ((\SPI_Output_Handler_1|int_cnt~42_combout\ 
-- & (\SPI_Output_Handler_1|int_cnt~97_combout\)) # (!\SPI_Output_Handler_1|int_cnt~42_combout\ & ((\SPI_Output_Handler_1|int_cnt~94_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	datab => \SPI_Output_Handler_1|int_cnt~42_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~97_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~94_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~98_combout\);

-- Location: LCCOMB_X38_Y29_N26
\SPI_Output_Handler_1|int_cnt~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~103_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\)) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\ & 
-- ((\SPI_Output_Handler_1|int_cnt~94_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datad => \SPI_Output_Handler_1|int_cnt~94_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~103_combout\);

-- Location: LCCOMB_X39_Y28_N12
\SPI_Output_Handler_1|int_cnt~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~51_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\)) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & 
-- ((\SPI_Output_Handler_1|int_cnt~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datac => \SPI_Output_Handler_1|int_cnt~43_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~51_combout\);

-- Location: LCCOMB_X38_Y29_N6
\SPI_Output_Handler_1|int_cnt~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~101_combout\ = (\SPI_Output_Handler_1|int_cnt~51_combout\ & (((\SPI_Output_Handler_1|int_cnt~41_combout\ & \SPI_Output_Handler_1|int_cnt~94_combout\)))) # (!\SPI_Output_Handler_1|int_cnt~51_combout\ & 
-- (\SPI_Output_Handler_1|Add0~10_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|Add0~10_combout\,
	datab => \SPI_Output_Handler_1|int_cnt~41_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~51_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~94_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~101_combout\);

-- Location: LCCOMB_X38_Y29_N12
\SPI_Output_Handler_1|int_cnt~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~102_combout\ = (\SPI_Output_Handler_1|int_cnt~101_combout\) # ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\ & 
-- \SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	datad => \SPI_Output_Handler_1|int_cnt~101_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~102_combout\);

-- Location: LCCOMB_X38_Y29_N4
\SPI_Output_Handler_1|int_cnt~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~104_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & ((\SPI_Output_Handler_1|int_cnt~42_combout\ & ((\SPI_Output_Handler_1|int_cnt~102_combout\))) # (!\SPI_Output_Handler_1|int_cnt~42_combout\ & 
-- (\SPI_Output_Handler_1|int_cnt~103_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datab => \SPI_Output_Handler_1|int_cnt~42_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~103_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~102_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~104_combout\);

-- Location: LCCOMB_X38_Y27_N28
\SPI_Output_Handler_1|Lock~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|Lock~0_combout\ = (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	combout => \SPI_Output_Handler_1|Lock~0_combout\);

-- Location: LCCOMB_X39_Y29_N26
\SPI_Output_Handler_1|SPI_data_i~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~25_combout\ = (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & !\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	combout => \SPI_Output_Handler_1|SPI_data_i~25_combout\);

-- Location: LCCOMB_X39_Y26_N28
\SPI_Output_Handler_1|int_cnt~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~55_combout\ = (!\SPI_Output_Handler_1|Trigger~q\ & \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SPI_Output_Handler_1|Trigger~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	combout => \SPI_Output_Handler_1|int_cnt~55_combout\);

-- Location: LCCOMB_X38_Y29_N22
\SPI_Output_Handler_1|int_cnt~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~99_combout\ = (\SPI_Output_Handler_1|int_cnt~55_combout\ & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\) # ((\SPI_Output_Handler_1|int_cnt~94_combout\)))) # (!\SPI_Output_Handler_1|int_cnt~55_combout\ & 
-- (((\SPI_Output_Handler_1|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	datab => \SPI_Output_Handler_1|int_cnt~55_combout\,
	datac => \SPI_Output_Handler_1|Add0~10_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~94_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~99_combout\);

-- Location: LCCOMB_X38_Y29_N16
\SPI_Output_Handler_1|int_cnt~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~100_combout\ = (\SPI_Output_Handler_1|Lock~0_combout\ & ((\SPI_Output_Handler_1|int_cnt~99_combout\) # ((\SPI_Output_Handler_1|SPI_data_i~25_combout\ & \SPI_Output_Handler_1|int_cnt~98_combout\)))) # 
-- (!\SPI_Output_Handler_1|Lock~0_combout\ & (\SPI_Output_Handler_1|SPI_data_i~25_combout\ & ((\SPI_Output_Handler_1|int_cnt~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|Lock~0_combout\,
	datab => \SPI_Output_Handler_1|SPI_data_i~25_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~99_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~98_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~100_combout\);

-- Location: LCCOMB_X38_Y29_N30
\SPI_Output_Handler_1|int_cnt~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~105_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & (((\SPI_Output_Handler_1|int_cnt~104_combout\) # (\SPI_Output_Handler_1|int_cnt~100_combout\)))) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & (\SPI_Output_Handler_1|int_cnt~98_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datab => \SPI_Output_Handler_1|int_cnt~98_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~104_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~100_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~105_combout\);

-- Location: FF_X38_Y29_N25
\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~0_combout\,
	asdata => \SPI_Output_Handler_1|int_cnt~105_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \SPI_Output_Handler_1|SPI_data_i~24_combout\,
	ena => \SPI_Output_Handler_1|ALT_INV_SPI_Initialization:int_cnt[6]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\);

-- Location: LCCOMB_X37_Y28_N4
\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~1_combout\ = (\SPI_Output_Handler_1|int_cnt~177_combout\ & (((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\)) # (!\SPI_Output_Handler_1|int_cnt~42_combout\))) # 
-- (!\SPI_Output_Handler_1|int_cnt~177_combout\ & (((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~42_combout\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datad => \SPI_Output_Handler_1|int_cnt~177_combout\,
	combout => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~1_combout\);

-- Location: LCCOMB_X39_Y28_N14
\SPI_Output_Handler_1|int_cnt~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~46_combout\ = (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & (\SPI_Output_Handler_1|int_cnt~42_combout\ & ((!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datac => \SPI_Output_Handler_1|int_cnt~42_combout\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	combout => \SPI_Output_Handler_1|int_cnt~46_combout\);

-- Location: LCCOMB_X38_Y28_N0
\SPI_Output_Handler_1|SPI_data_i[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i[1]~23_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	combout => \SPI_Output_Handler_1|SPI_data_i[1]~23_combout\);

-- Location: LCCOMB_X38_Y28_N2
\SPI_Output_Handler_1|int_cnt~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~47_combout\ = (!\SPI_Output_Handler_1|Lock~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\ & (!\SPI_Out_1|EnableRateGenarator~q\ & \SPI_Output_Handler_1|SPI_data_i[1]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|Lock~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datac => \SPI_Out_1|EnableRateGenarator~q\,
	datad => \SPI_Output_Handler_1|SPI_data_i[1]~23_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~47_combout\);

-- Location: LCCOMB_X38_Y28_N24
\SPI_Output_Handler_1|int_cnt~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~48_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\) # ((\SPI_Output_Handler_1|Equal41~5_combout\ & \SPI_Output_Handler_1|int_cnt~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \SPI_Output_Handler_1|Equal41~5_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~47_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~48_combout\);

-- Location: LCCOMB_X38_Y28_N22
\SPI_Output_Handler_1|int_cnt~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~49_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (!\SPI_Output_Handler_1|int_cnt~46_combout\))) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (((\SPI_Output_Handler_1|int_cnt~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datac => \SPI_Output_Handler_1|int_cnt~46_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~48_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~49_combout\);

-- Location: LCCOMB_X38_Y28_N10
\SPI_Output_Handler_1|int_cnt~178\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~178_combout\ = (\SPI_Output_Handler_1|int_cnt~43_combout\) # ((!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & ((\SPI_Out_1|EnableRateGenarator~q\) # (\SPI_Output_Handler_1|Lock~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|EnableRateGenarator~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datac => \SPI_Output_Handler_1|int_cnt~43_combout\,
	datad => \SPI_Output_Handler_1|Lock~q\,
	combout => \SPI_Output_Handler_1|int_cnt~178_combout\);

-- Location: LCCOMB_X38_Y28_N16
\SPI_Output_Handler_1|int_cnt~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~44_combout\ = (\SPI_Output_Handler_1|int_cnt~178_combout\ & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\) # ((!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & \SPI_Output_Handler_1|Add0~8_combout\)))) # 
-- (!\SPI_Output_Handler_1|int_cnt~178_combout\ & (((\SPI_Output_Handler_1|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datac => \SPI_Output_Handler_1|Add0~8_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~178_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~44_combout\);

-- Location: LCCOMB_X38_Y28_N18
\SPI_Output_Handler_1|int_cnt~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~45_combout\ = (\SPI_Output_Handler_1|int_cnt~44_combout\ & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\)) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & ((\SPI_Output_Handler_1|int_cnt~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datac => \SPI_Output_Handler_1|int_cnt~42_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~44_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~45_combout\);

-- Location: LCCOMB_X38_Y28_N28
\SPI_Output_Handler_1|int_cnt~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~50_combout\ = (\SPI_Output_Handler_1|int_cnt~49_combout\ & ((\SPI_Output_Handler_1|int_cnt~44_combout\) # ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\)))) # (!\SPI_Output_Handler_1|int_cnt~49_combout\ & 
-- (((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & \SPI_Output_Handler_1|int_cnt~45_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~49_combout\,
	datab => \SPI_Output_Handler_1|int_cnt~44_combout\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datad => \SPI_Output_Handler_1|int_cnt~45_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~50_combout\);

-- Location: LCCOMB_X38_Y28_N6
\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~0_combout\ = (\SPI_Output_Handler_1|int_cnt~177_combout\ & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~1_combout\ & ((\SPI_Output_Handler_1|int_cnt~50_combout\))) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~1_combout\ & (\SPI_Output_Handler_1|Add0~8_combout\)))) # (!\SPI_Output_Handler_1|int_cnt~177_combout\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~177_combout\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~1_combout\,
	datac => \SPI_Output_Handler_1|Add0~8_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~50_combout\,
	combout => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~0_combout\);

-- Location: LCCOMB_X38_Y28_N8
\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~feeder_combout\ = \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~0_combout\,
	combout => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~feeder_combout\);

-- Location: LCCOMB_X40_Y26_N30
\SPI_Output_Handler_1|int_cnt~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~54_combout\ = (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	combout => \SPI_Output_Handler_1|int_cnt~54_combout\);

-- Location: LCCOMB_X39_Y26_N2
\SPI_Output_Handler_1|int_cnt~180\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~180_combout\ = (\SPI_Output_Handler_1|Trigger~q\ & (((\SPI_Output_Handler_1|Add0~8_combout\)))) # (!\SPI_Output_Handler_1|Trigger~q\ & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\ & 
-- ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\))) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\ & (\SPI_Output_Handler_1|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|Trigger~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datac => \SPI_Output_Handler_1|Add0~8_combout\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	combout => \SPI_Output_Handler_1|int_cnt~180_combout\);

-- Location: LCCOMB_X39_Y26_N10
\SPI_Output_Handler_1|int_cnt~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~56_combout\ = (\SPI_Output_Handler_1|int_cnt~54_combout\ & (\SPI_Output_Handler_1|int_cnt~180_combout\ & ((!\SPI_Output_Handler_1|int_cnt~41_combout\) # (!\SPI_Output_Handler_1|int_cnt~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~54_combout\,
	datab => \SPI_Output_Handler_1|int_cnt~55_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~41_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~180_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~56_combout\);

-- Location: LCCOMB_X38_Y28_N30
\SPI_Output_Handler_1|int_cnt~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~52_combout\ = (\SPI_Output_Handler_1|SPI_data_i[1]~23_combout\ & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\) # ((\SPI_Output_Handler_1|int_cnt~42_combout\ & !\SPI_Output_Handler_1|int_cnt~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_data_i[1]~23_combout\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \SPI_Output_Handler_1|int_cnt~42_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~51_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~52_combout\);

-- Location: LCCOMB_X39_Y26_N4
\SPI_Output_Handler_1|int_cnt~179\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~179_combout\ = (\SPI_Output_Handler_1|int_cnt~51_combout\ & (((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\)) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\))) # 
-- (!\SPI_Output_Handler_1|int_cnt~51_combout\ & (((\SPI_Output_Handler_1|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	datac => \SPI_Output_Handler_1|Add0~8_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~51_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~179_combout\);

-- Location: LCCOMB_X38_Y28_N4
\SPI_Output_Handler_1|int_cnt~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~53_combout\ = (\SPI_Output_Handler_1|int_cnt~52_combout\ & ((\SPI_Output_Handler_1|int_cnt~42_combout\ & ((\SPI_Output_Handler_1|int_cnt~179_combout\))) # (!\SPI_Output_Handler_1|int_cnt~42_combout\ & 
-- (!\SPI_Output_Handler_1|int_cnt~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~42_combout\,
	datab => \SPI_Output_Handler_1|int_cnt~41_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~52_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~179_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~53_combout\);

-- Location: LCCOMB_X39_Y25_N8
\SPI_Output_Handler_1|int_cnt~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~57_combout\ = ((!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & !\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\)) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111101011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	combout => \SPI_Output_Handler_1|int_cnt~57_combout\);

-- Location: LCCOMB_X38_Y26_N30
\SPI_Output_Handler_1|int_cnt~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~58_combout\ = (\SPI_Output_Handler_1|int_cnt~42_combout\ & (((!\SPI_Output_Handler_1|int_cnt~43_combout\)))) # (!\SPI_Output_Handler_1|int_cnt~42_combout\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datab => \SPI_Output_Handler_1|int_cnt~42_combout\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	datad => \SPI_Output_Handler_1|int_cnt~43_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~58_combout\);

-- Location: LCCOMB_X38_Y28_N14
\SPI_Output_Handler_1|int_cnt~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~59_combout\ = (\SPI_Output_Handler_1|int_cnt~58_combout\ & (((\SPI_Output_Handler_1|int_cnt~42_combout\ & \SPI_Output_Handler_1|Add0~8_combout\)))) # (!\SPI_Output_Handler_1|int_cnt~58_combout\ & 
-- (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datab => \SPI_Output_Handler_1|int_cnt~42_combout\,
	datac => \SPI_Output_Handler_1|Add0~8_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~58_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~59_combout\);

-- Location: LCCOMB_X39_Y25_N12
\SPI_Output_Handler_1|int_cnt~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~40_combout\ = (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\ & (!\SPI_Output_Handler_1|Lock~q\ & !\SPI_Out_1|EnableRateGenarator~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datac => \SPI_Output_Handler_1|Lock~q\,
	datad => \SPI_Out_1|EnableRateGenarator~q\,
	combout => \SPI_Output_Handler_1|int_cnt~40_combout\);

-- Location: LCCOMB_X39_Y25_N18
\SPI_Output_Handler_1|int_cnt~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~60_combout\ = (\SPI_Output_Handler_1|int_cnt~40_combout\ & (\SPI_Output_Handler_1|int_cnt~55_combout\ & (\SPI_Output_Handler_1|int_cnt~54_combout\))) # (!\SPI_Output_Handler_1|int_cnt~40_combout\ & 
-- ((\SPI_Output_Handler_1|SPI_data_i[1]~23_combout\) # ((\SPI_Output_Handler_1|int_cnt~55_combout\ & \SPI_Output_Handler_1|int_cnt~54_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~40_combout\,
	datab => \SPI_Output_Handler_1|int_cnt~55_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~54_combout\,
	datad => \SPI_Output_Handler_1|SPI_data_i[1]~23_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~60_combout\);

-- Location: LCCOMB_X39_Y25_N6
\SPI_Output_Handler_1|int_cnt~181\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~181_combout\ = (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & \SPI_Output_Handler_1|int_cnt~60_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datad => \SPI_Output_Handler_1|int_cnt~60_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~181_combout\);

-- Location: LCCOMB_X39_Y25_N0
\SPI_Output_Handler_1|int_cnt~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~61_combout\ = (\SPI_Output_Handler_1|int_cnt~181_combout\) # ((!\SPI_Output_Handler_1|int_cnt~42_combout\ & (\SPI_Output_Handler_1|int_cnt~57_combout\ & \SPI_Output_Handler_1|int_cnt~58_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~42_combout\,
	datab => \SPI_Output_Handler_1|int_cnt~57_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~58_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~181_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~61_combout\);

-- Location: LCCOMB_X38_Y28_N20
\SPI_Output_Handler_1|int_cnt~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~62_combout\ = (\SPI_Output_Handler_1|int_cnt~57_combout\ & ((\SPI_Output_Handler_1|int_cnt~59_combout\) # ((\SPI_Output_Handler_1|int_cnt~61_combout\ & \SPI_Output_Handler_1|int_cnt~50_combout\)))) # 
-- (!\SPI_Output_Handler_1|int_cnt~57_combout\ & (((\SPI_Output_Handler_1|int_cnt~61_combout\ & \SPI_Output_Handler_1|int_cnt~50_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~57_combout\,
	datab => \SPI_Output_Handler_1|int_cnt~59_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~61_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~50_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~62_combout\);

-- Location: LCCOMB_X38_Y28_N26
\SPI_Output_Handler_1|int_cnt~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~63_combout\ = (\SPI_Output_Handler_1|int_cnt~56_combout\) # ((\SPI_Output_Handler_1|int_cnt~53_combout\) # (\SPI_Output_Handler_1|int_cnt~62_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Output_Handler_1|int_cnt~56_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~53_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~62_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~63_combout\);

-- Location: FF_X38_Y28_N9
\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~feeder_combout\,
	asdata => \SPI_Output_Handler_1|int_cnt~63_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \SPI_Output_Handler_1|SPI_data_i~24_combout\,
	ena => \SPI_Output_Handler_1|ALT_INV_SPI_Initialization:int_cnt[6]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\);

-- Location: LCCOMB_X41_Y26_N14
\SPI_Output_Handler_1|int_cnt~182\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~182_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\) # ((\SPI_Out_1|EnableRateGenarator~q\) # (\SPI_Output_Handler_1|Lock~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \SPI_Out_1|EnableRateGenarator~q\,
	datad => \SPI_Output_Handler_1|Lock~q\,
	combout => \SPI_Output_Handler_1|int_cnt~182_combout\);

-- Location: LCCOMB_X39_Y26_N16
\SPI_Output_Handler_1|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|Add0~2_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & (!\SPI_Output_Handler_1|Add0~1\)) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & ((\SPI_Output_Handler_1|Add0~1\) # (GND)))
-- \SPI_Output_Handler_1|Add0~3\ = CARRY((!\SPI_Output_Handler_1|Add0~1\) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datad => VCC,
	cin => \SPI_Output_Handler_1|Add0~1\,
	combout => \SPI_Output_Handler_1|Add0~2_combout\,
	cout => \SPI_Output_Handler_1|Add0~3\);

-- Location: LCCOMB_X38_Y27_N20
\SPI_Output_Handler_1|int_cnt~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~106_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & !\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	combout => \SPI_Output_Handler_1|int_cnt~106_combout\);

-- Location: LCCOMB_X40_Y26_N20
\SPI_Output_Handler_1|int_cnt~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~107_combout\ = (\SPI_Output_Handler_1|int_cnt~42_combout\ & (!\SPI_Output_Handler_1|int_cnt~43_combout\ & (\SPI_Output_Handler_1|Add0~2_combout\ $ (\SPI_Output_Handler_1|int_cnt~106_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|Add0~2_combout\,
	datab => \SPI_Output_Handler_1|int_cnt~42_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~43_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~106_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~107_combout\);

-- Location: LCCOMB_X40_Y26_N4
\SPI_Output_Handler_1|int_cnt~183\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~183_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & ((\SPI_Output_Handler_1|int_cnt~182_combout\) # ((!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & 
-- !\SPI_Output_Handler_1|int_cnt~107_combout\)))) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & (((\SPI_Output_Handler_1|int_cnt~107_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datac => \SPI_Output_Handler_1|int_cnt~182_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~107_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~183_combout\);

-- Location: LCCOMB_X40_Y28_N0
\SPI_Output_Handler_1|int_cnt~185\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~185_combout\ = (!\SPI_Output_Handler_1|Lock~q\ & (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (!\SPI_Out_1|EnableRateGenarator~q\ & !\SPI_Output_Handler_1|int_cnt~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|Lock~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \SPI_Out_1|EnableRateGenarator~q\,
	datad => \SPI_Output_Handler_1|int_cnt~43_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~185_combout\);

-- Location: LCCOMB_X40_Y28_N10
\SPI_Output_Handler_1|int_cnt~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~113_combout\ = (\SPI_Output_Handler_1|int_cnt~185_combout\ & ((\SPI_Output_Handler_1|Add0~2_combout\))) # (!\SPI_Output_Handler_1|int_cnt~185_combout\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datac => \SPI_Output_Handler_1|Add0~2_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~185_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~113_combout\);

-- Location: LCCOMB_X40_Y26_N2
\SPI_Output_Handler_1|int_cnt~184\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~184_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (!\SPI_Output_Handler_1|Lock~q\ & (!\SPI_Output_Handler_1|int_cnt~43_combout\ & !\SPI_Out_1|EnableRateGenarator~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datab => \SPI_Output_Handler_1|Lock~q\,
	datac => \SPI_Output_Handler_1|int_cnt~43_combout\,
	datad => \SPI_Out_1|EnableRateGenarator~q\,
	combout => \SPI_Output_Handler_1|int_cnt~184_combout\);

-- Location: LCCOMB_X40_Y26_N26
\SPI_Output_Handler_1|int_cnt~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~111_combout\ = (\SPI_Output_Handler_1|int_cnt~184_combout\ & ((\SPI_Output_Handler_1|Add0~2_combout\))) # (!\SPI_Output_Handler_1|int_cnt~184_combout\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datac => \SPI_Output_Handler_1|Add0~2_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~184_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~111_combout\);

-- Location: LCCOMB_X39_Y27_N20
\SPI_Output_Handler_1|int_cnt~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~108_combout\ = (\SPI_Output_Handler_1|int_cnt~106_combout\ & (((!\SPI_Output_Handler_1|Equal41~2_combout\) # (!\SPI_Output_Handler_1|Equal41~4_combout\)) # (!\SPI_Output_Handler_1|Equal41~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|Equal41~3_combout\,
	datab => \SPI_Output_Handler_1|Equal41~4_combout\,
	datac => \SPI_Output_Handler_1|Equal41~2_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~106_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~108_combout\);

-- Location: LCCOMB_X40_Y26_N18
\SPI_Output_Handler_1|int_cnt~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~109_combout\ = (\SPI_Output_Handler_1|int_cnt~42_combout\ & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (!\SPI_Output_Handler_1|int_cnt~43_combout\)) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & 
-- ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datab => \SPI_Output_Handler_1|int_cnt~42_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~43_combout\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	combout => \SPI_Output_Handler_1|int_cnt~109_combout\);

-- Location: LCCOMB_X40_Y26_N12
\SPI_Output_Handler_1|int_cnt~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~110_combout\ = (\SPI_Output_Handler_1|int_cnt~108_combout\) # ((\SPI_Output_Handler_1|int_cnt~109_combout\ & (\SPI_Output_Handler_1|Add0~2_combout\)) # (!\SPI_Output_Handler_1|int_cnt~109_combout\ & 
-- ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|Add0~2_combout\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datac => \SPI_Output_Handler_1|int_cnt~108_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~109_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~110_combout\);

-- Location: LCCOMB_X40_Y26_N28
\SPI_Output_Handler_1|int_cnt~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~112_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\) # ((\SPI_Output_Handler_1|int_cnt~110_combout\)))) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (\SPI_Output_Handler_1|int_cnt~111_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datac => \SPI_Output_Handler_1|int_cnt~111_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~110_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~112_combout\);

-- Location: LCCOMB_X40_Y26_N10
\SPI_Output_Handler_1|int_cnt~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~114_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & ((\SPI_Output_Handler_1|int_cnt~112_combout\ & ((\SPI_Output_Handler_1|int_cnt~113_combout\))) # (!\SPI_Output_Handler_1|int_cnt~112_combout\ & 
-- (\SPI_Output_Handler_1|int_cnt~183_combout\)))) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (((\SPI_Output_Handler_1|int_cnt~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datab => \SPI_Output_Handler_1|int_cnt~183_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~113_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~112_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~114_combout\);

-- Location: LCCOMB_X40_Y26_N16
\SPI_Output_Handler_1|int_cnt~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~115_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & (\SPI_Output_Handler_1|int_cnt~114_combout\)) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & ((\SPI_Output_Handler_1|int_cnt~42_combout\ & 
-- ((\SPI_Output_Handler_1|Add0~2_combout\))) # (!\SPI_Output_Handler_1|int_cnt~42_combout\ & (\SPI_Output_Handler_1|int_cnt~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~114_combout\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datac => \SPI_Output_Handler_1|Add0~2_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~42_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~115_combout\);

-- Location: LCCOMB_X40_Y26_N0
\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~0_combout\ = (\SPI_Output_Handler_1|int_cnt~177_combout\ & ((\SPI_Output_Handler_1|int_cnt~115_combout\))) # (!\SPI_Output_Handler_1|int_cnt~177_combout\ & 
-- (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~177_combout\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datad => \SPI_Output_Handler_1|int_cnt~115_combout\,
	combout => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~0_combout\);

-- Location: LCCOMB_X39_Y26_N8
\SPI_Output_Handler_1|int_cnt~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~122_combout\ = (!\SPI_Output_Handler_1|Trigger~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & 
-- !\SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|Trigger~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	combout => \SPI_Output_Handler_1|int_cnt~122_combout\);

-- Location: LCCOMB_X39_Y26_N30
\SPI_Output_Handler_1|int_cnt~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~121_combout\ = (\SPI_Output_Handler_1|Add0~2_combout\ & ((\SPI_Output_Handler_1|Trigger~q\) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datac => \SPI_Output_Handler_1|Trigger~q\,
	datad => \SPI_Output_Handler_1|Add0~2_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~121_combout\);

-- Location: LCCOMB_X40_Y26_N14
\SPI_Output_Handler_1|int_cnt~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~123_combout\ = (\SPI_Output_Handler_1|int_cnt~54_combout\ & ((\SPI_Output_Handler_1|int_cnt~121_combout\) # ((\SPI_Output_Handler_1|int_cnt~122_combout\ & \SPI_Output_Handler_1|int_cnt~114_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~122_combout\,
	datab => \SPI_Output_Handler_1|int_cnt~121_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~54_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~114_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~123_combout\);

-- Location: LCCOMB_X40_Y26_N8
\SPI_Output_Handler_1|int_cnt~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~124_combout\ = (\SPI_Output_Handler_1|int_cnt~57_combout\ & ((\SPI_Output_Handler_1|int_cnt~42_combout\ & (\SPI_Output_Handler_1|Add0~2_combout\)) # (!\SPI_Output_Handler_1|int_cnt~42_combout\ & 
-- ((\SPI_Output_Handler_1|int_cnt~114_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|Add0~2_combout\,
	datab => \SPI_Output_Handler_1|int_cnt~42_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~57_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~114_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~124_combout\);

-- Location: LCCOMB_X39_Y25_N14
\SPI_Output_Handler_1|int_cnt~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~117_combout\ = ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\ & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\) # (!\SPI_Output_Handler_1|Equal41~5_combout\)))) # 
-- (!\SPI_Output_Handler_1|int_cnt~42_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datab => \SPI_Output_Handler_1|int_cnt~42_combout\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datad => \SPI_Output_Handler_1|Equal41~5_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~117_combout\);

-- Location: LCCOMB_X41_Y26_N24
\SPI_Output_Handler_1|int_cnt~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~116_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\ & ((\SPI_Out_1|EnableRateGenarator~q\) # (\SPI_Output_Handler_1|Lock~q\)))) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & (((\SPI_Out_1|EnableRateGenarator~q\) # (\SPI_Output_Handler_1|Lock~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	datac => \SPI_Out_1|EnableRateGenarator~q\,
	datad => \SPI_Output_Handler_1|Lock~q\,
	combout => \SPI_Output_Handler_1|int_cnt~116_combout\);

-- Location: LCCOMB_X39_Y28_N22
\SPI_Output_Handler_1|int_cnt~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~118_combout\ = (\SPI_Output_Handler_1|int_cnt~42_combout\ & ((\SPI_Output_Handler_1|int_cnt~51_combout\ & ((!\SPI_Output_Handler_1|int_cnt~41_combout\))) # (!\SPI_Output_Handler_1|int_cnt~51_combout\ & 
-- (\SPI_Output_Handler_1|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|Add0~2_combout\,
	datab => \SPI_Output_Handler_1|int_cnt~41_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~42_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~51_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~118_combout\);

-- Location: LCCOMB_X40_Y26_N6
\SPI_Output_Handler_1|int_cnt~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~119_combout\ = (\SPI_Output_Handler_1|int_cnt~116_combout\) # ((\SPI_Output_Handler_1|int_cnt~118_combout\) # ((\SPI_Output_Handler_1|int_cnt~117_combout\ & \SPI_Output_Handler_1|int_cnt~114_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~117_combout\,
	datab => \SPI_Output_Handler_1|int_cnt~116_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~118_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~114_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~119_combout\);

-- Location: LCCOMB_X40_Y26_N24
\SPI_Output_Handler_1|int_cnt~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~120_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & ((\SPI_Output_Handler_1|int_cnt~119_combout\))) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & (!\SPI_Output_Handler_1|int_cnt~58_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datac => \SPI_Output_Handler_1|int_cnt~58_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~119_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~120_combout\);

-- Location: LCCOMB_X40_Y26_N22
\SPI_Output_Handler_1|int_cnt~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~125_combout\ = (\SPI_Output_Handler_1|int_cnt~123_combout\) # ((\SPI_Output_Handler_1|int_cnt~120_combout\) # ((\SPI_Output_Handler_1|int_cnt~58_combout\ & \SPI_Output_Handler_1|int_cnt~124_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~58_combout\,
	datab => \SPI_Output_Handler_1|int_cnt~123_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~124_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~120_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~125_combout\);

-- Location: FF_X40_Y26_N1
\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~0_combout\,
	asdata => \SPI_Output_Handler_1|int_cnt~125_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \SPI_Output_Handler_1|SPI_data_i~24_combout\,
	ena => \SPI_Output_Handler_1|ALT_INV_SPI_Initialization:int_cnt[6]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\);

-- Location: LCCOMB_X39_Y26_N18
\SPI_Output_Handler_1|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|Add0~4_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & (\SPI_Output_Handler_1|Add0~3\ $ (GND))) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & (!\SPI_Output_Handler_1|Add0~3\ & VCC))
-- \SPI_Output_Handler_1|Add0~5\ = CARRY((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & !\SPI_Output_Handler_1|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datad => VCC,
	cin => \SPI_Output_Handler_1|Add0~3\,
	combout => \SPI_Output_Handler_1|Add0~4_combout\,
	cout => \SPI_Output_Handler_1|Add0~5\);

-- Location: LCCOMB_X39_Y28_N26
\SPI_Output_Handler_1|int_cnt~186\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~186_combout\ = (\SPI_Output_Handler_1|int_cnt~43_combout\) # ((!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & ((\SPI_Output_Handler_1|Lock~q\) # (\SPI_Out_1|EnableRateGenarator~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datab => \SPI_Output_Handler_1|Lock~q\,
	datac => \SPI_Output_Handler_1|int_cnt~43_combout\,
	datad => \SPI_Out_1|EnableRateGenarator~q\,
	combout => \SPI_Output_Handler_1|int_cnt~186_combout\);

-- Location: LCCOMB_X39_Y28_N24
\SPI_Output_Handler_1|int_cnt~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~126_combout\ = (\SPI_Output_Handler_1|int_cnt~186_combout\ & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\) # ((!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & \SPI_Output_Handler_1|Add0~6_combout\)))) # 
-- (!\SPI_Output_Handler_1|int_cnt~186_combout\ & (((\SPI_Output_Handler_1|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \SPI_Output_Handler_1|int_cnt~186_combout\,
	datad => \SPI_Output_Handler_1|Add0~6_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~126_combout\);

-- Location: LCCOMB_X38_Y28_N12
\SPI_Output_Handler_1|int_cnt~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~128_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\) # ((\SPI_Output_Handler_1|Equal41~5_combout\ & \SPI_Output_Handler_1|int_cnt~47_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datac => \SPI_Output_Handler_1|Equal41~5_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~47_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~128_combout\);

-- Location: LCCOMB_X39_Y28_N4
\SPI_Output_Handler_1|int_cnt~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~129_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (!\SPI_Output_Handler_1|int_cnt~46_combout\))) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (((\SPI_Output_Handler_1|int_cnt~128_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \SPI_Output_Handler_1|int_cnt~46_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~128_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~129_combout\);

-- Location: LCCOMB_X39_Y28_N2
\SPI_Output_Handler_1|int_cnt~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~127_combout\ = (\SPI_Output_Handler_1|int_cnt~126_combout\ & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\)) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & ((\SPI_Output_Handler_1|int_cnt~42_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datac => \SPI_Output_Handler_1|int_cnt~42_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~126_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~127_combout\);

-- Location: LCCOMB_X39_Y28_N6
\SPI_Output_Handler_1|int_cnt~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~130_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (((\SPI_Output_Handler_1|int_cnt~129_combout\) # (\SPI_Output_Handler_1|int_cnt~127_combout\)))) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (\SPI_Output_Handler_1|int_cnt~126_combout\ & (\SPI_Output_Handler_1|int_cnt~129_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datab => \SPI_Output_Handler_1|int_cnt~126_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~129_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~127_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~130_combout\);

-- Location: LCCOMB_X39_Y28_N16
\SPI_Output_Handler_1|int_cnt~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~131_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & (((\SPI_Output_Handler_1|int_cnt~130_combout\)))) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & 
-- ((\SPI_Output_Handler_1|int_cnt~42_combout\ & (\SPI_Output_Handler_1|Add0~6_combout\)) # (!\SPI_Output_Handler_1|int_cnt~42_combout\ & ((\SPI_Output_Handler_1|int_cnt~130_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|Add0~6_combout\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datac => \SPI_Output_Handler_1|int_cnt~42_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~130_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~131_combout\);

-- Location: LCCOMB_X39_Y28_N20
\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~0_combout\ = (\SPI_Output_Handler_1|int_cnt~177_combout\ & ((\SPI_Output_Handler_1|int_cnt~131_combout\))) # (!\SPI_Output_Handler_1|int_cnt~177_combout\ & 
-- (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~177_combout\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datad => \SPI_Output_Handler_1|int_cnt~131_combout\,
	combout => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~0_combout\);

-- Location: LCCOMB_X39_Y26_N12
\SPI_Output_Handler_1|int_cnt~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~138_combout\ = (\SPI_Output_Handler_1|int_cnt~55_combout\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (!\SPI_Output_Handler_1|int_cnt~41_combout\))) # (!\SPI_Output_Handler_1|int_cnt~55_combout\ & 
-- (((\SPI_Output_Handler_1|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datab => \SPI_Output_Handler_1|int_cnt~55_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~41_combout\,
	datad => \SPI_Output_Handler_1|Add0~6_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~138_combout\);

-- Location: LCCOMB_X40_Y28_N20
\SPI_Output_Handler_1|int_cnt~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~137_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\ & ((!\SPI_Output_Handler_1|int_cnt~40_combout\)))) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & (((\SPI_Output_Handler_1|int_cnt~122_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	datac => \SPI_Output_Handler_1|int_cnt~122_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~40_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~137_combout\);

-- Location: LCCOMB_X39_Y28_N30
\SPI_Output_Handler_1|int_cnt~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~139_combout\ = (\SPI_Output_Handler_1|int_cnt~138_combout\ & (((\SPI_Output_Handler_1|int_cnt~137_combout\ & \SPI_Output_Handler_1|int_cnt~130_combout\)) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\))) # 
-- (!\SPI_Output_Handler_1|int_cnt~138_combout\ & (((\SPI_Output_Handler_1|int_cnt~137_combout\ & \SPI_Output_Handler_1|int_cnt~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~138_combout\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datac => \SPI_Output_Handler_1|int_cnt~137_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~130_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~139_combout\);

-- Location: LCCOMB_X39_Y28_N28
\SPI_Output_Handler_1|int_cnt~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~134_combout\ = (\SPI_Output_Handler_1|int_cnt~51_combout\ & (((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & !\SPI_Output_Handler_1|int_cnt~41_combout\)))) # (!\SPI_Output_Handler_1|int_cnt~51_combout\ & 
-- (\SPI_Output_Handler_1|Add0~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|Add0~6_combout\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datac => \SPI_Output_Handler_1|int_cnt~41_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~51_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~134_combout\);

-- Location: LCCOMB_X39_Y28_N18
\SPI_Output_Handler_1|int_cnt~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~135_combout\ = (\SPI_Output_Handler_1|int_cnt~42_combout\ & (((\SPI_Output_Handler_1|int_cnt~134_combout\)))) # (!\SPI_Output_Handler_1|int_cnt~42_combout\ & (!\SPI_Output_Handler_1|int_cnt~41_combout\ & 
-- (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~41_combout\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datac => \SPI_Output_Handler_1|int_cnt~42_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~134_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~135_combout\);

-- Location: LCCOMB_X39_Y26_N6
\SPI_Output_Handler_1|int_cnt~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~132_combout\ = (\SPI_Output_Handler_1|int_cnt~58_combout\ & (\SPI_Output_Handler_1|int_cnt~42_combout\ & (\SPI_Output_Handler_1|Add0~6_combout\))) # (!\SPI_Output_Handler_1|int_cnt~58_combout\ & 
-- (((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~42_combout\,
	datab => \SPI_Output_Handler_1|Add0~6_combout\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datad => \SPI_Output_Handler_1|int_cnt~58_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~132_combout\);

-- Location: LCCOMB_X39_Y28_N10
\SPI_Output_Handler_1|int_cnt~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~133_combout\ = (\SPI_Output_Handler_1|int_cnt~132_combout\) # ((!\SPI_Output_Handler_1|int_cnt~42_combout\ & (\SPI_Output_Handler_1|int_cnt~58_combout\ & \SPI_Output_Handler_1|int_cnt~130_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~42_combout\,
	datab => \SPI_Output_Handler_1|int_cnt~58_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~132_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~130_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~133_combout\);

-- Location: LCCOMB_X39_Y28_N0
\SPI_Output_Handler_1|int_cnt~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~136_combout\ = (\SPI_Output_Handler_1|int_cnt~57_combout\ & ((\SPI_Output_Handler_1|int_cnt~133_combout\) # ((\SPI_Output_Handler_1|int_cnt~135_combout\ & \SPI_Output_Handler_1|SPI_data_i[1]~23_combout\)))) # 
-- (!\SPI_Output_Handler_1|int_cnt~57_combout\ & (\SPI_Output_Handler_1|int_cnt~135_combout\ & (\SPI_Output_Handler_1|SPI_data_i[1]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~57_combout\,
	datab => \SPI_Output_Handler_1|int_cnt~135_combout\,
	datac => \SPI_Output_Handler_1|SPI_data_i[1]~23_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~133_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~136_combout\);

-- Location: LCCOMB_X39_Y28_N8
\SPI_Output_Handler_1|int_cnt~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~140_combout\ = (\SPI_Output_Handler_1|int_cnt~136_combout\) # ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & \SPI_Output_Handler_1|int_cnt~139_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datac => \SPI_Output_Handler_1|int_cnt~139_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~136_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~140_combout\);

-- Location: FF_X39_Y28_N21
\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~0_combout\,
	asdata => \SPI_Output_Handler_1|int_cnt~140_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \SPI_Output_Handler_1|SPI_data_i~24_combout\,
	ena => \SPI_Output_Handler_1|ALT_INV_SPI_Initialization:int_cnt[6]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\);

-- Location: LCCOMB_X39_Y29_N22
\SPI_Output_Handler_1|SPI_data_i~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~24_combout\ = (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & !\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	combout => \SPI_Output_Handler_1|SPI_data_i~24_combout\);

-- Location: LCCOMB_X40_Y27_N6
\SPI_Output_Handler_1|int_cnt~190\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~190_combout\ = (!\SPI_Output_Handler_1|int_cnt~71_combout\ & ((\SPI_Output_Handler_1|Lock~q\) # (\SPI_Out_1|EnableRateGenarator~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Output_Handler_1|Lock~q\,
	datac => \SPI_Out_1|EnableRateGenarator~q\,
	datad => \SPI_Output_Handler_1|int_cnt~71_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~190_combout\);

-- Location: LCCOMB_X40_Y27_N18
\SPI_Output_Handler_1|int_cnt~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~155_combout\ = (!\SPI_Out_1|EnableRateGenarator~q\ & \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SPI_Out_1|EnableRateGenarator~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	combout => \SPI_Output_Handler_1|int_cnt~155_combout\);

-- Location: LCCOMB_X39_Y26_N26
\SPI_Output_Handler_1|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|Add0~12_combout\ = \SPI_Output_Handler_1|Add0~11\ $ (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	cin => \SPI_Output_Handler_1|Add0~11\,
	combout => \SPI_Output_Handler_1|Add0~12_combout\);

-- Location: LCCOMB_X40_Y27_N22
\SPI_Output_Handler_1|int_cnt~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~158_combout\ = (\SPI_Output_Handler_1|Lock~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\)) # (!\SPI_Output_Handler_1|Lock~q\ & ((\SPI_Output_Handler_1|int_cnt~43_combout\ & 
-- (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\)) # (!\SPI_Output_Handler_1|int_cnt~43_combout\ & ((\SPI_Output_Handler_1|Add0~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	datab => \SPI_Output_Handler_1|Lock~q\,
	datac => \SPI_Output_Handler_1|Add0~12_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~43_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~158_combout\);

-- Location: LCCOMB_X39_Y29_N28
\SPI_Output_Handler_1|int_cnt~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~156_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & (!\SPI_Output_Handler_1|int_cnt~90_combout\ & \SPI_Output_Handler_1|int_cnt~91_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datac => \SPI_Output_Handler_1|int_cnt~90_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~91_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~156_combout\);

-- Location: LCCOMB_X40_Y27_N28
\SPI_Output_Handler_1|int_cnt~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~157_combout\ = (\SPI_Output_Handler_1|int_cnt~156_combout\ & ((\SPI_Output_Handler_1|Equal41~5_combout\ & ((\SPI_Output_Handler_1|Add0~12_combout\))) # (!\SPI_Output_Handler_1|Equal41~5_combout\ & 
-- (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|Equal41~5_combout\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	datac => \SPI_Output_Handler_1|Add0~12_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~156_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~157_combout\);

-- Location: LCCOMB_X40_Y27_N24
\SPI_Output_Handler_1|int_cnt~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~159_combout\ = (\SPI_Output_Handler_1|int_cnt~155_combout\ & ((\SPI_Output_Handler_1|int_cnt~157_combout\) # ((\SPI_Output_Handler_1|int_cnt~64_combout\ & \SPI_Output_Handler_1|int_cnt~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~64_combout\,
	datab => \SPI_Output_Handler_1|int_cnt~155_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~158_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~157_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~159_combout\);

-- Location: LCCOMB_X38_Y27_N18
\SPI_Output_Handler_1|int_cnt~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~160_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\) # (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	combout => \SPI_Output_Handler_1|int_cnt~160_combout\);

-- Location: LCCOMB_X40_Y27_N26
\SPI_Output_Handler_1|int_cnt~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~161_combout\ = (\SPI_Output_Handler_1|int_cnt~43_combout\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\)) # (!\SPI_Output_Handler_1|int_cnt~43_combout\ & ((\SPI_Output_Handler_1|int_cnt~42_combout\ & 
-- ((\SPI_Output_Handler_1|Add0~12_combout\))) # (!\SPI_Output_Handler_1|int_cnt~42_combout\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	datab => \SPI_Output_Handler_1|int_cnt~43_combout\,
	datac => \SPI_Output_Handler_1|Add0~12_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~42_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~161_combout\);

-- Location: LCCOMB_X40_Y27_N12
\SPI_Output_Handler_1|int_cnt~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~162_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\ & ((\SPI_Output_Handler_1|int_cnt~160_combout\) # ((!\SPI_Output_Handler_1|int_cnt~71_combout\ & \SPI_Output_Handler_1|int_cnt~161_combout\)))) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\ & (!\SPI_Output_Handler_1|int_cnt~71_combout\ & (\SPI_Output_Handler_1|int_cnt~161_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	datab => \SPI_Output_Handler_1|int_cnt~71_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~161_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~160_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~162_combout\);

-- Location: LCCOMB_X40_Y27_N30
\SPI_Output_Handler_1|int_cnt~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~163_combout\ = (\SPI_Output_Handler_1|int_cnt~162_combout\) # ((\SPI_Output_Handler_1|int_cnt~159_combout\ & ((\SPI_Output_Handler_1|int_cnt~190_combout\) # (\SPI_Output_Handler_1|int_cnt~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~190_combout\,
	datab => \SPI_Output_Handler_1|int_cnt~159_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~160_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~162_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~163_combout\);

-- Location: LCCOMB_X40_Y27_N8
\SPI_Output_Handler_1|int_cnt~168\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~168_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & (((\SPI_Output_Handler_1|Add0~12_combout\)))) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & ((\SPI_Output_Handler_1|int_cnt~43_combout\ & 
-- (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\)) # (!\SPI_Output_Handler_1|int_cnt~43_combout\ & ((\SPI_Output_Handler_1|Add0~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datac => \SPI_Output_Handler_1|Add0~12_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~43_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~168_combout\);

-- Location: LCCOMB_X40_Y27_N10
\SPI_Output_Handler_1|int_cnt~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~165_combout\ = (\SPI_Output_Handler_1|Add0~12_combout\ & ((\SPI_Output_Handler_1|int_cnt~79_combout\) # ((\SPI_Output_Handler_1|int_cnt~81_combout\ & !\SPI_Output_Handler_1|int_cnt~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~79_combout\,
	datab => \SPI_Output_Handler_1|int_cnt~81_combout\,
	datac => \SPI_Output_Handler_1|Add0~12_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~51_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~165_combout\);

-- Location: LCCOMB_X40_Y27_N4
\SPI_Output_Handler_1|int_cnt~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~166_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & (((\SPI_Output_Handler_1|int_cnt~117_combout\)))) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & 
-- (\SPI_Output_Handler_1|int_cnt~77_combout\ & (!\SPI_Output_Handler_1|Trigger~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datab => \SPI_Output_Handler_1|int_cnt~77_combout\,
	datac => \SPI_Output_Handler_1|Trigger~q\,
	datad => \SPI_Output_Handler_1|int_cnt~117_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~166_combout\);

-- Location: LCCOMB_X40_Y27_N14
\SPI_Output_Handler_1|int_cnt~167\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~167_combout\ = (\SPI_Output_Handler_1|int_cnt~165_combout\) # ((\SPI_Output_Handler_1|int_cnt~166_combout\ & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\) # (\SPI_Output_Handler_1|int_cnt~159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~165_combout\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	datac => \SPI_Output_Handler_1|int_cnt~166_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~159_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~167_combout\);

-- Location: LCCOMB_X40_Y27_N0
\SPI_Output_Handler_1|int_cnt~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~164_combout\ = (\SPI_Output_Handler_1|int_cnt~73_combout\ & ((\SPI_Output_Handler_1|int_cnt~161_combout\) # ((!\SPI_Output_Handler_1|int_cnt~42_combout\ & \SPI_Output_Handler_1|int_cnt~159_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~73_combout\,
	datab => \SPI_Output_Handler_1|int_cnt~42_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~161_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~159_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~164_combout\);

-- Location: LCCOMB_X40_Y27_N2
\SPI_Output_Handler_1|int_cnt~169\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~169_combout\ = (\SPI_Output_Handler_1|int_cnt~167_combout\) # ((\SPI_Output_Handler_1|int_cnt~164_combout\) # ((\SPI_Output_Handler_1|int_cnt~78_combout\ & \SPI_Output_Handler_1|int_cnt~168_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~78_combout\,
	datab => \SPI_Output_Handler_1|int_cnt~168_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~167_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~164_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~169_combout\);

-- Location: LCCOMB_X40_Y27_N16
\SPI_Output_Handler_1|int_cnt~170\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~170_combout\ = (\SPI_Output_Handler_1|int_cnt~163_combout\) # ((\SPI_Output_Handler_1|SPI_data_i~24_combout\ & (\SPI_Output_Handler_1|int_cnt~71_combout\ & \SPI_Output_Handler_1|int_cnt~169_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_data_i~24_combout\,
	datab => \SPI_Output_Handler_1|int_cnt~71_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~163_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~169_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~170_combout\);

-- Location: LCCOMB_X40_Y27_N20
\SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~feeder_combout\ = \SPI_Output_Handler_1|int_cnt~170_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SPI_Output_Handler_1|int_cnt~170_combout\,
	combout => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~feeder_combout\);

-- Location: FF_X40_Y27_N21
\SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~feeder_combout\,
	asdata => VCC,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\);

-- Location: LCCOMB_X39_Y29_N0
\SPI_Output_Handler_1|Lock~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|Lock~1_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\)))) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ $ (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	combout => \SPI_Output_Handler_1|Lock~1_combout\);

-- Location: LCCOMB_X39_Y29_N30
\SPI_Output_Handler_1|Lock~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|Lock~2_combout\ = (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\ & (\SPI_Output_Handler_1|int_cnt~40_combout\ & ((!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\) # (!\SPI_Output_Handler_1|Lock~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	datab => \SPI_Output_Handler_1|Lock~1_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~40_combout\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	combout => \SPI_Output_Handler_1|Lock~2_combout\);

-- Location: LCCOMB_X41_Y29_N10
\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[0]~1_combout\ = \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[0]~q\ $ (VCC)
-- \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[0]~2\ = CARRY(\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[0]~q\,
	datad => VCC,
	combout => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[0]~1_combout\,
	cout => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[0]~2\);

-- Location: LCCOMB_X38_Y27_N24
\SPI_Output_Handler_1|Lock~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|Lock~5_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & 
-- \SPI_Output_Handler_1|Lock~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datad => \SPI_Output_Handler_1|Lock~0_combout\,
	combout => \SPI_Output_Handler_1|Lock~5_combout\);

-- Location: LCCOMB_X40_Y29_N24
\SPI_Output_Handler_1|SPI_data_i~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~75_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	combout => \SPI_Output_Handler_1|SPI_data_i~75_combout\);

-- Location: LCCOMB_X41_Y29_N0
\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~1_combout\ = (\SPI_Output_Handler_1|SPI_data_i~75_combout\ & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\) # ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\ & 
-- \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datad => \SPI_Output_Handler_1|SPI_data_i~75_combout\,
	combout => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~1_combout\);

-- Location: LCCOMB_X41_Y29_N26
\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~2_combout\ = (!\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~1_combout\ & (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\ & ((\SPI_Output_Handler_1|int_cnt~42_combout\) # 
-- (\SPI_Output_Handler_1|Lock~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~42_combout\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~1_combout\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	datad => \SPI_Output_Handler_1|Lock~5_combout\,
	combout => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~2_combout\);

-- Location: LCCOMB_X40_Y29_N8
\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~3_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & (((!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\)) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\))) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ $ (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\)) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	combout => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~3_combout\);

-- Location: LCCOMB_X41_Y29_N24
\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~4_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~1_combout\ & 
-- ((\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~3_combout\) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~1_combout\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~3_combout\,
	combout => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~4_combout\);

-- Location: LCCOMB_X41_Y29_N8
\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~5_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\ & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\) # ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & 
-- \SPI_Output_Handler_1|SPI_data_i~75_combout\)))) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\ & (((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & \SPI_Output_Handler_1|SPI_data_i~75_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datad => \SPI_Output_Handler_1|SPI_data_i~75_combout\,
	combout => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~5_combout\);

-- Location: LCCOMB_X41_Y29_N6
\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~6_combout\ = (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\ & ((\SPI_Output_Handler_1|Lock~5_combout\) # ((!\SPI_Out_1|EnableRateGenarator~q\ & !\SPI_Output_Handler_1|Lock~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|EnableRateGenarator~q\,
	datab => \SPI_Output_Handler_1|Lock~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	datad => \SPI_Output_Handler_1|Lock~5_combout\,
	combout => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~6_combout\);

-- Location: LCCOMB_X41_Y29_N28
\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~7_combout\ = (!\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~4_combout\ & (((!\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~5_combout\ & 
-- \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~6_combout\)) # (!\SPI_Output_Handler_1|Equal61~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|Equal61~1_combout\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~4_combout\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~5_combout\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~6_combout\,
	combout => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~7_combout\);

-- Location: FF_X41_Y29_N11
\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[0]~1_combout\,
	asdata => \SPI_Output_Handler_1|Lock~5_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~2_combout\,
	ena => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[0]~q\);

-- Location: LCCOMB_X41_Y29_N12
\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~8_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[0]~2\ & VCC)) # (!\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~q\ & 
-- (!\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[0]~2\))
-- \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~9\ = CARRY((!\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~q\ & !\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[0]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~q\,
	datad => VCC,
	cin => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[0]~2\,
	combout => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~8_combout\,
	cout => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~9\);

-- Location: LCCOMB_X41_Y29_N2
\SPI_Output_Handler_1|Lock~5_wirecell\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|Lock~5_wirecell_combout\ = !\SPI_Output_Handler_1|Lock~5_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SPI_Output_Handler_1|Lock~5_combout\,
	combout => \SPI_Output_Handler_1|Lock~5_wirecell_combout\);

-- Location: FF_X41_Y29_N13
\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~8_combout\,
	asdata => \SPI_Output_Handler_1|Lock~5_wirecell_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~2_combout\,
	ena => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~q\);

-- Location: LCCOMB_X41_Y29_N14
\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[2]~1_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[2]~q\ & ((GND) # (!\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~9\))) # (!\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[2]~q\ 
-- & (\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~9\ $ (GND)))
-- \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[2]~2\ = CARRY((\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[2]~q\) # (!\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[2]~q\,
	datad => VCC,
	cin => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~9\,
	combout => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[2]~1_combout\,
	cout => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[2]~2\);

-- Location: FF_X41_Y29_N15
\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[2]~1_combout\,
	asdata => \SPI_Output_Handler_1|Lock~5_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~2_combout\,
	ena => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[2]~q\);

-- Location: LCCOMB_X41_Y29_N16
\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[3]~1_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[3]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[2]~2\ & VCC)) # (!\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[3]~q\ & 
-- (!\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[2]~2\))
-- \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[3]~2\ = CARRY((!\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[3]~q\ & !\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[2]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[3]~q\,
	datad => VCC,
	cin => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[2]~2\,
	combout => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[3]~1_combout\,
	cout => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[3]~2\);

-- Location: FF_X41_Y29_N17
\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[3]~1_combout\,
	asdata => \~GND~combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~2_combout\,
	ena => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[3]~q\);

-- Location: LCCOMB_X41_Y29_N18
\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[4]~1_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[4]~q\ & ((GND) # (!\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[3]~2\))) # (!\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[4]~q\ 
-- & (\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[3]~2\ $ (GND)))
-- \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[4]~2\ = CARRY((\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[4]~q\) # (!\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[3]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[4]~q\,
	datad => VCC,
	cin => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[3]~2\,
	combout => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[4]~1_combout\,
	cout => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[4]~2\);

-- Location: FF_X41_Y29_N19
\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[4]~1_combout\,
	asdata => \SPI_Output_Handler_1|Lock~5_wirecell_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~2_combout\,
	ena => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[4]~q\);

-- Location: LCCOMB_X41_Y29_N20
\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[5]~1_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[5]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[4]~2\ & VCC)) # (!\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[5]~q\ & 
-- (!\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[4]~2\))
-- \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[5]~2\ = CARRY((!\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[5]~q\ & !\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[4]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[5]~q\,
	datad => VCC,
	cin => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[4]~2\,
	combout => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[5]~1_combout\,
	cout => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[5]~2\);

-- Location: FF_X41_Y29_N21
\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[5]~1_combout\,
	asdata => \SPI_Output_Handler_1|Lock~5_wirecell_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~2_combout\,
	ena => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[5]~q\);

-- Location: LCCOMB_X41_Y29_N22
\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[6]~1_combout\ = \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[6]~q\ $ (\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[5]~2\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[6]~q\,
	cin => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[5]~2\,
	combout => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[6]~1_combout\);

-- Location: FF_X41_Y29_N23
\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[6]~1_combout\,
	asdata => \~GND~combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~2_combout\,
	ena => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[6]~q\);

-- Location: LCCOMB_X41_Y29_N4
\SPI_Output_Handler_1|Equal61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|Equal61~0_combout\ = (!\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~q\ & (!\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[3]~q\ & (!\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[2]~q\ & 
-- !\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[1]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[3]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[2]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[0]~q\,
	combout => \SPI_Output_Handler_1|Equal61~0_combout\);

-- Location: LCCOMB_X41_Y29_N30
\SPI_Output_Handler_1|Equal61~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|Equal61~1_combout\ = (!\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[6]~q\ & (!\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[4]~q\ & (\SPI_Output_Handler_1|Equal61~0_combout\ & 
-- !\SPI_Output_Handler_1|SPI_Initialization:wait_cnt[5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[6]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[4]~q\,
	datac => \SPI_Output_Handler_1|Equal61~0_combout\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:wait_cnt[5]~q\,
	combout => \SPI_Output_Handler_1|Equal61~1_combout\);

-- Location: LCCOMB_X39_Y29_N8
\SPI_Output_Handler_1|Lock~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|Lock~3_combout\ = (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\ & (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (\SPI_Output_Handler_1|int_cnt~54_combout\ & 
-- !\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datac => \SPI_Output_Handler_1|int_cnt~54_combout\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	combout => \SPI_Output_Handler_1|Lock~3_combout\);

-- Location: LCCOMB_X39_Y29_N18
\SPI_Output_Handler_1|Lock~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|Lock~4_combout\ = (\SPI_Output_Handler_1|Lock~2_combout\) # ((\SPI_Output_Handler_1|Lock~q\ & ((\SPI_Output_Handler_1|Lock~3_combout\) # (!\SPI_Output_Handler_1|Equal61~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|Lock~2_combout\,
	datab => \SPI_Output_Handler_1|Equal61~1_combout\,
	datac => \SPI_Output_Handler_1|Lock~q\,
	datad => \SPI_Output_Handler_1|Lock~3_combout\,
	combout => \SPI_Output_Handler_1|Lock~4_combout\);

-- Location: FF_X39_Y29_N19
\SPI_Output_Handler_1|Lock\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Output_Handler_1|Lock~4_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Output_Handler_1|Lock~q\);

-- Location: LCCOMB_X39_Y29_N20
\SPI_Output_Handler_1|int_cnt~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~42_combout\ = (!\SPI_Out_1|EnableRateGenarator~q\ & !\SPI_Output_Handler_1|Lock~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SPI_Out_1|EnableRateGenarator~q\,
	datad => \SPI_Output_Handler_1|Lock~q\,
	combout => \SPI_Output_Handler_1|int_cnt~42_combout\);

-- Location: LCCOMB_X37_Y28_N20
\SPI_Output_Handler_1|int_cnt~177\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~177_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & (((!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\)))) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & 
-- (\SPI_Output_Handler_1|int_cnt~42_combout\ & ((!\SPI_Output_Handler_1|int_cnt~43_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~42_combout\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	datac => \SPI_Output_Handler_1|int_cnt~43_combout\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	combout => \SPI_Output_Handler_1|int_cnt~177_combout\);

-- Location: LCCOMB_X37_Y26_N14
\SPI_Output_Handler_1|int_cnt~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~144_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & 
-- \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	combout => \SPI_Output_Handler_1|int_cnt~144_combout\);

-- Location: LCCOMB_X37_Y26_N4
\SPI_Output_Handler_1|int_cnt~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~145_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\)) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & ((!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	combout => \SPI_Output_Handler_1|int_cnt~145_combout\);

-- Location: LCCOMB_X38_Y26_N22
\SPI_Output_Handler_1|int_cnt~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~146_combout\ = (\SPI_Output_Handler_1|int_cnt~144_combout\) # ((\SPI_Output_Handler_1|Add0~4_combout\ & (!\SPI_Output_Handler_1|int_cnt~145_combout\ & !\SPI_Output_Handler_1|int_cnt~43_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~144_combout\,
	datab => \SPI_Output_Handler_1|Add0~4_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~145_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~43_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~146_combout\);

-- Location: LCCOMB_X38_Y26_N8
\SPI_Output_Handler_1|int_cnt~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~141_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (((!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\)))) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & 
-- ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\) # ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	combout => \SPI_Output_Handler_1|int_cnt~141_combout\);

-- Location: LCCOMB_X38_Y26_N2
\SPI_Output_Handler_1|int_cnt~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~142_combout\ = (!\SPI_Output_Handler_1|Lock~q\ & (!\SPI_Out_1|EnableRateGenarator~q\ & (\SPI_Output_Handler_1|int_cnt~141_combout\ & !\SPI_Output_Handler_1|Add0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|Lock~q\,
	datab => \SPI_Out_1|EnableRateGenarator~q\,
	datac => \SPI_Output_Handler_1|int_cnt~141_combout\,
	datad => \SPI_Output_Handler_1|Add0~4_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~142_combout\);

-- Location: LCCOMB_X38_Y26_N20
\SPI_Output_Handler_1|int_cnt~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~143_combout\ = ((\SPI_Output_Handler_1|int_cnt~90_combout\ & (\SPI_Output_Handler_1|int_cnt~43_combout\)) # (!\SPI_Output_Handler_1|int_cnt~90_combout\ & ((!\SPI_Output_Handler_1|Equal41~5_combout\)))) # 
-- (!\SPI_Output_Handler_1|int_cnt~142_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~43_combout\,
	datab => \SPI_Output_Handler_1|Equal41~5_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~90_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~142_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~143_combout\);

-- Location: LCCOMB_X38_Y26_N28
\SPI_Output_Handler_1|int_cnt~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~147_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & (((\SPI_Output_Handler_1|int_cnt~143_combout\)))) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & 
-- (\SPI_Output_Handler_1|int_cnt~42_combout\ & (\SPI_Output_Handler_1|int_cnt~146_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~42_combout\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datac => \SPI_Output_Handler_1|int_cnt~146_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~143_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~147_combout\);

-- Location: LCCOMB_X38_Y26_N18
\SPI_Output_Handler_1|int_cnt~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~148_combout\ = (\SPI_Output_Handler_1|int_cnt~42_combout\ & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & ((\SPI_Output_Handler_1|int_cnt~147_combout\))) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ 
-- & (\SPI_Output_Handler_1|Add0~4_combout\)))) # (!\SPI_Output_Handler_1|int_cnt~42_combout\ & (((\SPI_Output_Handler_1|int_cnt~147_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~42_combout\,
	datab => \SPI_Output_Handler_1|Add0~4_combout\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datad => \SPI_Output_Handler_1|int_cnt~147_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~148_combout\);

-- Location: LCCOMB_X38_Y26_N16
\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~0_combout\ = (\SPI_Output_Handler_1|int_cnt~177_combout\ & ((\SPI_Output_Handler_1|int_cnt~148_combout\))) # (!\SPI_Output_Handler_1|int_cnt~177_combout\ & 
-- (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Output_Handler_1|int_cnt~177_combout\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datad => \SPI_Output_Handler_1|int_cnt~148_combout\,
	combout => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~0_combout\);

-- Location: LCCOMB_X38_Y26_N12
\SPI_Output_Handler_1|int_cnt~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~149_combout\ = (\SPI_Output_Handler_1|int_cnt~58_combout\ & (\SPI_Output_Handler_1|int_cnt~42_combout\ & ((\SPI_Output_Handler_1|Add0~4_combout\)))) # (!\SPI_Output_Handler_1|int_cnt~58_combout\ & 
-- (((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~42_combout\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datac => \SPI_Output_Handler_1|int_cnt~58_combout\,
	datad => \SPI_Output_Handler_1|Add0~4_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~149_combout\);

-- Location: LCCOMB_X38_Y26_N10
\SPI_Output_Handler_1|int_cnt~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~150_combout\ = (\SPI_Output_Handler_1|int_cnt~149_combout\) # ((!\SPI_Output_Handler_1|int_cnt~42_combout\ & (\SPI_Output_Handler_1|int_cnt~58_combout\ & \SPI_Output_Handler_1|int_cnt~147_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~149_combout\,
	datab => \SPI_Output_Handler_1|int_cnt~42_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~58_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~147_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~150_combout\);

-- Location: LCCOMB_X38_Y26_N24
\SPI_Output_Handler_1|int_cnt~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~151_combout\ = (\SPI_Output_Handler_1|int_cnt~81_combout\ & ((\SPI_Output_Handler_1|int_cnt~51_combout\) # (\SPI_Output_Handler_1|Add0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Output_Handler_1|int_cnt~81_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~51_combout\,
	datad => \SPI_Output_Handler_1|Add0~4_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~151_combout\);

-- Location: LCCOMB_X38_Y26_N26
\SPI_Output_Handler_1|int_cnt~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~152_combout\ = (\SPI_Output_Handler_1|int_cnt~151_combout\ & (((\SPI_Output_Handler_1|int_cnt~147_combout\) # (!\SPI_Output_Handler_1|int_cnt~51_combout\)) # (!\SPI_Output_Handler_1|int_cnt~41_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~41_combout\,
	datab => \SPI_Output_Handler_1|int_cnt~147_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~51_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~151_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~152_combout\);

-- Location: LCCOMB_X38_Y26_N6
\SPI_Output_Handler_1|int_cnt~189\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~189_combout\ = (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & (!\SPI_Output_Handler_1|int_cnt~55_combout\ & \SPI_Output_Handler_1|Add0~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datac => \SPI_Output_Handler_1|int_cnt~55_combout\,
	datad => \SPI_Output_Handler_1|Add0~4_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~189_combout\);

-- Location: LCCOMB_X39_Y29_N2
\SPI_Output_Handler_1|int_cnt~187\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~187_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & (((!\SPI_Output_Handler_1|int_cnt~42_combout\)))) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & 
-- (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & (\SPI_Output_Handler_1|int_cnt~55_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datac => \SPI_Output_Handler_1|int_cnt~55_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~42_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~187_combout\);

-- Location: LCCOMB_X38_Y26_N4
\SPI_Output_Handler_1|int_cnt~188\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~188_combout\ = (\SPI_Output_Handler_1|int_cnt~187_combout\ & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\) # ((\SPI_Output_Handler_1|int_cnt~147_combout\) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datac => \SPI_Output_Handler_1|int_cnt~187_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~147_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~188_combout\);

-- Location: LCCOMB_X38_Y26_N0
\SPI_Output_Handler_1|int_cnt~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~153_combout\ = (\SPI_Output_Handler_1|int_cnt~189_combout\) # ((\SPI_Output_Handler_1|int_cnt~188_combout\) # ((\SPI_Output_Handler_1|SPI_data_i~25_combout\ & \SPI_Output_Handler_1|int_cnt~150_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~189_combout\,
	datab => \SPI_Output_Handler_1|SPI_data_i~25_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~188_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~150_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~153_combout\);

-- Location: LCCOMB_X38_Y26_N14
\SPI_Output_Handler_1|int_cnt~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~154_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & (((\SPI_Output_Handler_1|int_cnt~152_combout\) # (\SPI_Output_Handler_1|int_cnt~153_combout\)))) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & (\SPI_Output_Handler_1|int_cnt~150_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~150_combout\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datac => \SPI_Output_Handler_1|int_cnt~152_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~153_combout\,
	combout => \SPI_Output_Handler_1|int_cnt~154_combout\);

-- Location: FF_X38_Y26_N17
\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~0_combout\,
	asdata => \SPI_Output_Handler_1|int_cnt~154_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \SPI_Output_Handler_1|SPI_data_i~24_combout\,
	ena => \SPI_Output_Handler_1|ALT_INV_SPI_Initialization:int_cnt[6]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\);

-- Location: LCCOMB_X38_Y27_N22
\SPI_Output_Handler_1|Output_Data_Ready_i~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|Output_Data_Ready_i~5_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\) # (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	combout => \SPI_Output_Handler_1|Output_Data_Ready_i~5_combout\);

-- Location: LCCOMB_X38_Y27_N2
\SPI_Output_Handler_1|Output_Data_Ready_i~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|Output_Data_Ready_i~9_combout\ = (\SPI_Output_Handler_1|Output_Data_Ready_i~5_combout\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|Output_Data_Ready_i~5_combout\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	combout => \SPI_Output_Handler_1|Output_Data_Ready_i~9_combout\);

-- Location: LCCOMB_X38_Y27_N0
\SPI_Output_Handler_1|Output_Data_Ready_i~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|Output_Data_Ready_i~4_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	combout => \SPI_Output_Handler_1|Output_Data_Ready_i~4_combout\);

-- Location: LCCOMB_X38_Y27_N26
\SPI_Output_Handler_1|Output_Data_Ready_i~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|Output_Data_Ready_i~6_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & ((\SPI_Output_Handler_1|Output_Data_Ready_i~4_combout\ & (\SPI_Output_Handler_1|Output_Data_Ready_i~5_combout\)) # 
-- (!\SPI_Output_Handler_1|Output_Data_Ready_i~4_combout\ & (!\SPI_Output_Handler_1|Output_Data_Ready_i~5_combout\ & \SPI_Output_Handler_1|Lock~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datab => \SPI_Output_Handler_1|Output_Data_Ready_i~4_combout\,
	datac => \SPI_Output_Handler_1|Output_Data_Ready_i~5_combout\,
	datad => \SPI_Output_Handler_1|Lock~0_combout\,
	combout => \SPI_Output_Handler_1|Output_Data_Ready_i~6_combout\);

-- Location: LCCOMB_X38_Y27_N16
\SPI_Output_Handler_1|Output_Data_Ready_i~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|Output_Data_Ready_i~7_combout\ = (\SPI_Output_Handler_1|int_cnt~42_combout\ & (((\SPI_Output_Handler_1|Output_Data_Ready_i~6_combout\) # (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\)))) # 
-- (!\SPI_Output_Handler_1|int_cnt~42_combout\ & (\SPI_Output_Handler_1|Lock~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~42_combout\,
	datab => \SPI_Output_Handler_1|Lock~5_combout\,
	datac => \SPI_Output_Handler_1|Output_Data_Ready_i~6_combout\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	combout => \SPI_Output_Handler_1|Output_Data_Ready_i~7_combout\);

-- Location: LCCOMB_X37_Y27_N0
\SPI_Output_Handler_1|Output_Data_Ready_i~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|Output_Data_Ready_i~8_combout\ = (\SPI_Output_Handler_1|Output_Data_Ready_i~9_combout\ & (\SPI_Output_Handler_1|Output_Data_Ready_i~q\ & (\SPI_Output_Handler_1|int_cnt~42_combout\ $ 
-- (\SPI_Output_Handler_1|Output_Data_Ready_i~7_combout\)))) # (!\SPI_Output_Handler_1|Output_Data_Ready_i~9_combout\ & ((\SPI_Output_Handler_1|Output_Data_Ready_i~7_combout\ & ((\SPI_Output_Handler_1|Output_Data_Ready_i~q\))) # 
-- (!\SPI_Output_Handler_1|Output_Data_Ready_i~7_combout\ & (\SPI_Output_Handler_1|int_cnt~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|Output_Data_Ready_i~9_combout\,
	datab => \SPI_Output_Handler_1|int_cnt~42_combout\,
	datac => \SPI_Output_Handler_1|Output_Data_Ready_i~q\,
	datad => \SPI_Output_Handler_1|Output_Data_Ready_i~7_combout\,
	combout => \SPI_Output_Handler_1|Output_Data_Ready_i~8_combout\);

-- Location: FF_X37_Y27_N1
\SPI_Output_Handler_1|Output_Data_Ready_i\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Output_Handler_1|Output_Data_Ready_i~8_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Output_Handler_1|Output_Data_Ready_i~q\);

-- Location: FF_X36_Y29_N3
\SPI_Out_1|Load_i\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \SPI_Output_Handler_1|Output_Data_Ready_i~q\,
	sload => VCC,
	ena => \RST_I_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|Load_i~q\);

-- Location: LCCOMB_X36_Y29_N10
\SPI_Out_1|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Add2~0_combout\ = \SPI_Out_1|SPI_Driver:Delay_Timer[0]~q\ $ (VCC)
-- \SPI_Out_1|Add2~1\ = CARRY(\SPI_Out_1|SPI_Driver:Delay_Timer[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|SPI_Driver:Delay_Timer[0]~q\,
	datad => VCC,
	combout => \SPI_Out_1|Add2~0_combout\,
	cout => \SPI_Out_1|Add2~1\);

-- Location: LCCOMB_X36_Y29_N30
\SPI_Out_1|Delay_Timer~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Delay_Timer~1_combout\ = (!\SPI_Out_1|Equal4~1_combout\ & \SPI_Out_1|Add2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SPI_Out_1|Equal4~1_combout\,
	datad => \SPI_Out_1|Add2~0_combout\,
	combout => \SPI_Out_1|Delay_Timer~1_combout\);

-- Location: LCCOMB_X35_Y30_N4
\SPI_Out_1|SPI_Driver:bit_cnt[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|SPI_Driver:bit_cnt[0]~1_combout\ = \SPI_Out_1|SPI_Driver:bit_cnt[0]~q\ $ (VCC)
-- \SPI_Out_1|SPI_Driver:bit_cnt[0]~2\ = CARRY(\SPI_Out_1|SPI_Driver:bit_cnt[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Out_1|SPI_Driver:bit_cnt[0]~q\,
	datad => VCC,
	combout => \SPI_Out_1|SPI_Driver:bit_cnt[0]~1_combout\,
	cout => \SPI_Out_1|SPI_Driver:bit_cnt[0]~2\);

-- Location: LCCOMB_X35_Y30_N26
\SPI_Out_1|SPI_Driver:bit_cnt[8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|SPI_Driver:bit_cnt[8]~1_combout\ = ((\SPI_Out_1|Load_i~q\ & !\SPI_Out_1|SPI_Drive_state.idle~q\)) # (!\SPI_Out_1|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Out_1|Load_i~q\,
	datac => \SPI_Out_1|SPI_Drive_state.idle~q\,
	datad => \SPI_Out_1|Equal1~0_combout\,
	combout => \SPI_Out_1|SPI_Driver:bit_cnt[8]~1_combout\);

-- Location: LCCOMB_X36_Y30_N24
\SPI_Out_1|SPI_Driver:bit_cnt[8]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|SPI_Driver:bit_cnt[8]~2_combout\ = (\SPI_Out_1|EnableRateGenarator~q\) # ((\SPI_Out_1|Load_i~q\ & !\SPI_Out_1|SPI_Drive_state.idle~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Out_1|Load_i~q\,
	datac => \SPI_Out_1|SPI_Drive_state.idle~q\,
	datad => \SPI_Out_1|EnableRateGenarator~q\,
	combout => \SPI_Out_1|SPI_Driver:bit_cnt[8]~2_combout\);

-- Location: FF_X35_Y30_N5
\SPI_Out_1|SPI_Driver:bit_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Out_1|SPI_Driver:bit_cnt[0]~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \SPI_Out_1|SPI_Driver:bit_cnt[8]~1_combout\,
	ena => \SPI_Out_1|SPI_Driver:bit_cnt[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|SPI_Driver:bit_cnt[0]~q\);

-- Location: LCCOMB_X35_Y30_N6
\SPI_Out_1|SPI_Driver:bit_cnt[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|SPI_Driver:bit_cnt[1]~1_combout\ = (\SPI_Out_1|SPI_Driver:bit_cnt[1]~q\ & (!\SPI_Out_1|SPI_Driver:bit_cnt[0]~2\)) # (!\SPI_Out_1|SPI_Driver:bit_cnt[1]~q\ & ((\SPI_Out_1|SPI_Driver:bit_cnt[0]~2\) # (GND)))
-- \SPI_Out_1|SPI_Driver:bit_cnt[1]~2\ = CARRY((!\SPI_Out_1|SPI_Driver:bit_cnt[0]~2\) # (!\SPI_Out_1|SPI_Driver:bit_cnt[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|SPI_Driver:bit_cnt[1]~q\,
	datad => VCC,
	cin => \SPI_Out_1|SPI_Driver:bit_cnt[0]~2\,
	combout => \SPI_Out_1|SPI_Driver:bit_cnt[1]~1_combout\,
	cout => \SPI_Out_1|SPI_Driver:bit_cnt[1]~2\);

-- Location: FF_X35_Y30_N7
\SPI_Out_1|SPI_Driver:bit_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Out_1|SPI_Driver:bit_cnt[1]~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \SPI_Out_1|SPI_Driver:bit_cnt[8]~1_combout\,
	ena => \SPI_Out_1|SPI_Driver:bit_cnt[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|SPI_Driver:bit_cnt[1]~q\);

-- Location: LCCOMB_X35_Y30_N8
\SPI_Out_1|SPI_Driver:bit_cnt[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|SPI_Driver:bit_cnt[2]~1_combout\ = (\SPI_Out_1|SPI_Driver:bit_cnt[2]~q\ & (\SPI_Out_1|SPI_Driver:bit_cnt[1]~2\ $ (GND))) # (!\SPI_Out_1|SPI_Driver:bit_cnt[2]~q\ & (!\SPI_Out_1|SPI_Driver:bit_cnt[1]~2\ & VCC))
-- \SPI_Out_1|SPI_Driver:bit_cnt[2]~2\ = CARRY((\SPI_Out_1|SPI_Driver:bit_cnt[2]~q\ & !\SPI_Out_1|SPI_Driver:bit_cnt[1]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Out_1|SPI_Driver:bit_cnt[2]~q\,
	datad => VCC,
	cin => \SPI_Out_1|SPI_Driver:bit_cnt[1]~2\,
	combout => \SPI_Out_1|SPI_Driver:bit_cnt[2]~1_combout\,
	cout => \SPI_Out_1|SPI_Driver:bit_cnt[2]~2\);

-- Location: FF_X35_Y30_N9
\SPI_Out_1|SPI_Driver:bit_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Out_1|SPI_Driver:bit_cnt[2]~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \SPI_Out_1|SPI_Driver:bit_cnt[8]~1_combout\,
	ena => \SPI_Out_1|SPI_Driver:bit_cnt[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|SPI_Driver:bit_cnt[2]~q\);

-- Location: LCCOMB_X35_Y30_N10
\SPI_Out_1|SPI_Driver:bit_cnt[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|SPI_Driver:bit_cnt[3]~1_combout\ = (\SPI_Out_1|SPI_Driver:bit_cnt[3]~q\ & (!\SPI_Out_1|SPI_Driver:bit_cnt[2]~2\)) # (!\SPI_Out_1|SPI_Driver:bit_cnt[3]~q\ & ((\SPI_Out_1|SPI_Driver:bit_cnt[2]~2\) # (GND)))
-- \SPI_Out_1|SPI_Driver:bit_cnt[3]~2\ = CARRY((!\SPI_Out_1|SPI_Driver:bit_cnt[2]~2\) # (!\SPI_Out_1|SPI_Driver:bit_cnt[3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|SPI_Driver:bit_cnt[3]~q\,
	datad => VCC,
	cin => \SPI_Out_1|SPI_Driver:bit_cnt[2]~2\,
	combout => \SPI_Out_1|SPI_Driver:bit_cnt[3]~1_combout\,
	cout => \SPI_Out_1|SPI_Driver:bit_cnt[3]~2\);

-- Location: FF_X35_Y30_N11
\SPI_Out_1|SPI_Driver:bit_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Out_1|SPI_Driver:bit_cnt[3]~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \SPI_Out_1|SPI_Driver:bit_cnt[8]~1_combout\,
	ena => \SPI_Out_1|SPI_Driver:bit_cnt[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|SPI_Driver:bit_cnt[3]~q\);

-- Location: LCCOMB_X35_Y30_N12
\SPI_Out_1|SPI_Driver:bit_cnt[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|SPI_Driver:bit_cnt[4]~1_combout\ = (\SPI_Out_1|SPI_Driver:bit_cnt[4]~q\ & (\SPI_Out_1|SPI_Driver:bit_cnt[3]~2\ $ (GND))) # (!\SPI_Out_1|SPI_Driver:bit_cnt[4]~q\ & (!\SPI_Out_1|SPI_Driver:bit_cnt[3]~2\ & VCC))
-- \SPI_Out_1|SPI_Driver:bit_cnt[4]~2\ = CARRY((\SPI_Out_1|SPI_Driver:bit_cnt[4]~q\ & !\SPI_Out_1|SPI_Driver:bit_cnt[3]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|SPI_Driver:bit_cnt[4]~q\,
	datad => VCC,
	cin => \SPI_Out_1|SPI_Driver:bit_cnt[3]~2\,
	combout => \SPI_Out_1|SPI_Driver:bit_cnt[4]~1_combout\,
	cout => \SPI_Out_1|SPI_Driver:bit_cnt[4]~2\);

-- Location: FF_X35_Y30_N13
\SPI_Out_1|SPI_Driver:bit_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Out_1|SPI_Driver:bit_cnt[4]~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \SPI_Out_1|SPI_Driver:bit_cnt[8]~1_combout\,
	ena => \SPI_Out_1|SPI_Driver:bit_cnt[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|SPI_Driver:bit_cnt[4]~q\);

-- Location: LCCOMB_X35_Y30_N14
\SPI_Out_1|SPI_Driver:bit_cnt[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|SPI_Driver:bit_cnt[5]~1_combout\ = (\SPI_Out_1|SPI_Driver:bit_cnt[5]~q\ & (!\SPI_Out_1|SPI_Driver:bit_cnt[4]~2\)) # (!\SPI_Out_1|SPI_Driver:bit_cnt[5]~q\ & ((\SPI_Out_1|SPI_Driver:bit_cnt[4]~2\) # (GND)))
-- \SPI_Out_1|SPI_Driver:bit_cnt[5]~2\ = CARRY((!\SPI_Out_1|SPI_Driver:bit_cnt[4]~2\) # (!\SPI_Out_1|SPI_Driver:bit_cnt[5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Out_1|SPI_Driver:bit_cnt[5]~q\,
	datad => VCC,
	cin => \SPI_Out_1|SPI_Driver:bit_cnt[4]~2\,
	combout => \SPI_Out_1|SPI_Driver:bit_cnt[5]~1_combout\,
	cout => \SPI_Out_1|SPI_Driver:bit_cnt[5]~2\);

-- Location: FF_X35_Y30_N15
\SPI_Out_1|SPI_Driver:bit_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Out_1|SPI_Driver:bit_cnt[5]~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \SPI_Out_1|SPI_Driver:bit_cnt[8]~1_combout\,
	ena => \SPI_Out_1|SPI_Driver:bit_cnt[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|SPI_Driver:bit_cnt[5]~q\);

-- Location: LCCOMB_X35_Y30_N16
\SPI_Out_1|SPI_Driver:bit_cnt[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|SPI_Driver:bit_cnt[6]~1_combout\ = (\SPI_Out_1|SPI_Driver:bit_cnt[6]~q\ & (\SPI_Out_1|SPI_Driver:bit_cnt[5]~2\ $ (GND))) # (!\SPI_Out_1|SPI_Driver:bit_cnt[6]~q\ & (!\SPI_Out_1|SPI_Driver:bit_cnt[5]~2\ & VCC))
-- \SPI_Out_1|SPI_Driver:bit_cnt[6]~2\ = CARRY((\SPI_Out_1|SPI_Driver:bit_cnt[6]~q\ & !\SPI_Out_1|SPI_Driver:bit_cnt[5]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Out_1|SPI_Driver:bit_cnt[6]~q\,
	datad => VCC,
	cin => \SPI_Out_1|SPI_Driver:bit_cnt[5]~2\,
	combout => \SPI_Out_1|SPI_Driver:bit_cnt[6]~1_combout\,
	cout => \SPI_Out_1|SPI_Driver:bit_cnt[6]~2\);

-- Location: FF_X35_Y30_N17
\SPI_Out_1|SPI_Driver:bit_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Out_1|SPI_Driver:bit_cnt[6]~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \SPI_Out_1|SPI_Driver:bit_cnt[8]~1_combout\,
	ena => \SPI_Out_1|SPI_Driver:bit_cnt[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|SPI_Driver:bit_cnt[6]~q\);

-- Location: LCCOMB_X35_Y30_N18
\SPI_Out_1|SPI_Driver:bit_cnt[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|SPI_Driver:bit_cnt[7]~1_combout\ = (\SPI_Out_1|SPI_Driver:bit_cnt[7]~q\ & (!\SPI_Out_1|SPI_Driver:bit_cnt[6]~2\)) # (!\SPI_Out_1|SPI_Driver:bit_cnt[7]~q\ & ((\SPI_Out_1|SPI_Driver:bit_cnt[6]~2\) # (GND)))
-- \SPI_Out_1|SPI_Driver:bit_cnt[7]~2\ = CARRY((!\SPI_Out_1|SPI_Driver:bit_cnt[6]~2\) # (!\SPI_Out_1|SPI_Driver:bit_cnt[7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Out_1|SPI_Driver:bit_cnt[7]~q\,
	datad => VCC,
	cin => \SPI_Out_1|SPI_Driver:bit_cnt[6]~2\,
	combout => \SPI_Out_1|SPI_Driver:bit_cnt[7]~1_combout\,
	cout => \SPI_Out_1|SPI_Driver:bit_cnt[7]~2\);

-- Location: FF_X35_Y30_N19
\SPI_Out_1|SPI_Driver:bit_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Out_1|SPI_Driver:bit_cnt[7]~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \SPI_Out_1|SPI_Driver:bit_cnt[8]~1_combout\,
	ena => \SPI_Out_1|SPI_Driver:bit_cnt[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|SPI_Driver:bit_cnt[7]~q\);

-- Location: LCCOMB_X35_Y30_N20
\SPI_Out_1|SPI_Driver:bit_cnt[8]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|SPI_Driver:bit_cnt[8]~3_combout\ = (\SPI_Out_1|SPI_Driver:bit_cnt[8]~q\ & (\SPI_Out_1|SPI_Driver:bit_cnt[7]~2\ $ (GND))) # (!\SPI_Out_1|SPI_Driver:bit_cnt[8]~q\ & (!\SPI_Out_1|SPI_Driver:bit_cnt[7]~2\ & VCC))
-- \SPI_Out_1|SPI_Driver:bit_cnt[8]~4\ = CARRY((\SPI_Out_1|SPI_Driver:bit_cnt[8]~q\ & !\SPI_Out_1|SPI_Driver:bit_cnt[7]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Out_1|SPI_Driver:bit_cnt[8]~q\,
	datad => VCC,
	cin => \SPI_Out_1|SPI_Driver:bit_cnt[7]~2\,
	combout => \SPI_Out_1|SPI_Driver:bit_cnt[8]~3_combout\,
	cout => \SPI_Out_1|SPI_Driver:bit_cnt[8]~4\);

-- Location: FF_X35_Y30_N21
\SPI_Out_1|SPI_Driver:bit_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Out_1|SPI_Driver:bit_cnt[8]~3_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \SPI_Out_1|SPI_Driver:bit_cnt[8]~1_combout\,
	ena => \SPI_Out_1|SPI_Driver:bit_cnt[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|SPI_Driver:bit_cnt[8]~q\);

-- Location: LCCOMB_X35_Y30_N22
\SPI_Out_1|SPI_Driver:bit_cnt[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|SPI_Driver:bit_cnt[9]~1_combout\ = \SPI_Out_1|SPI_Driver:bit_cnt[9]~q\ $ (\SPI_Out_1|SPI_Driver:bit_cnt[8]~4\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|SPI_Driver:bit_cnt[9]~q\,
	cin => \SPI_Out_1|SPI_Driver:bit_cnt[8]~4\,
	combout => \SPI_Out_1|SPI_Driver:bit_cnt[9]~1_combout\);

-- Location: FF_X35_Y30_N23
\SPI_Out_1|SPI_Driver:bit_cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Out_1|SPI_Driver:bit_cnt[9]~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \SPI_Out_1|SPI_Driver:bit_cnt[8]~1_combout\,
	ena => \SPI_Out_1|SPI_Driver:bit_cnt[8]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|SPI_Driver:bit_cnt[9]~q\);

-- Location: LCCOMB_X35_Y30_N28
\SPI_Out_1|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Equal2~0_combout\ = (!\SPI_Out_1|SPI_Driver:bit_cnt[3]~q\ & (!\SPI_Out_1|SPI_Driver:bit_cnt[0]~q\ & (\SPI_Out_1|SPI_Driver:bit_cnt[2]~q\ & !\SPI_Out_1|SPI_Driver:bit_cnt[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|SPI_Driver:bit_cnt[3]~q\,
	datab => \SPI_Out_1|SPI_Driver:bit_cnt[0]~q\,
	datac => \SPI_Out_1|SPI_Driver:bit_cnt[2]~q\,
	datad => \SPI_Out_1|SPI_Driver:bit_cnt[1]~q\,
	combout => \SPI_Out_1|Equal2~0_combout\);

-- Location: LCCOMB_X35_Y30_N30
\SPI_Out_1|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Equal2~1_combout\ = (!\SPI_Out_1|SPI_Driver:bit_cnt[7]~q\ & (!\SPI_Out_1|SPI_Driver:bit_cnt[8]~q\ & (!\SPI_Out_1|SPI_Driver:bit_cnt[9]~q\ & \SPI_Out_1|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|SPI_Driver:bit_cnt[7]~q\,
	datab => \SPI_Out_1|SPI_Driver:bit_cnt[8]~q\,
	datac => \SPI_Out_1|SPI_Driver:bit_cnt[9]~q\,
	datad => \SPI_Out_1|Equal2~0_combout\,
	combout => \SPI_Out_1|Equal2~1_combout\);

-- Location: LCCOMB_X35_Y30_N24
\SPI_Out_1|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Equal1~0_combout\ = (((\SPI_Out_1|SPI_Driver:bit_cnt[4]~q\) # (!\SPI_Out_1|SPI_Driver:bit_cnt[5]~q\)) # (!\SPI_Out_1|SPI_Driver:bit_cnt[6]~q\)) # (!\SPI_Out_1|Equal2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|Equal2~1_combout\,
	datab => \SPI_Out_1|SPI_Driver:bit_cnt[6]~q\,
	datac => \SPI_Out_1|SPI_Driver:bit_cnt[5]~q\,
	datad => \SPI_Out_1|SPI_Driver:bit_cnt[4]~q\,
	combout => \SPI_Out_1|Equal1~0_combout\);

-- Location: LCCOMB_X36_Y30_N14
\SPI_Out_1|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Equal2~2_combout\ = (!\SPI_Out_1|SPI_Driver:bit_cnt[5]~q\ & (\SPI_Out_1|Equal2~1_combout\ & (!\SPI_Out_1|SPI_Driver:bit_cnt[6]~q\ & \SPI_Out_1|SPI_Driver:bit_cnt[4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|SPI_Driver:bit_cnt[5]~q\,
	datab => \SPI_Out_1|Equal2~1_combout\,
	datac => \SPI_Out_1|SPI_Driver:bit_cnt[6]~q\,
	datad => \SPI_Out_1|SPI_Driver:bit_cnt[4]~q\,
	combout => \SPI_Out_1|Equal2~2_combout\);

-- Location: LCCOMB_X37_Y30_N0
\SPI_Out_1|Bit_Rate_Enable~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Bit_Rate_Enable~0_combout\ = ((\SPI_Out_1|Bit_Rate_Enable~q\ & \SPI_Out_1|Equal2~2_combout\)) # (!\SPI_Out_1|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|Equal1~0_combout\,
	datac => \SPI_Out_1|Bit_Rate_Enable~q\,
	datad => \SPI_Out_1|Equal2~2_combout\,
	combout => \SPI_Out_1|Bit_Rate_Enable~0_combout\);

-- Location: FF_X37_Y30_N1
\SPI_Out_1|Bit_Rate_Enable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Out_1|Bit_Rate_Enable~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Out_1|EnableRateGenarator~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|Bit_Rate_Enable~q\);

-- Location: LCCOMB_X37_Y30_N12
\SPI_Out_1|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Selector5~0_combout\ = (\SPI_Out_1|SPI_Drive_state.idle~q\ & (((\SPI_Out_1|SPI_Drive_state.CS_on~q\ & !\SPI_Out_1|Bit_Rate_Enable~q\)))) # (!\SPI_Out_1|SPI_Drive_state.idle~q\ & ((\SPI_Out_1|Load_i~q\) # ((\SPI_Out_1|SPI_Drive_state.CS_on~q\ & 
-- !\SPI_Out_1|Bit_Rate_Enable~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|SPI_Drive_state.idle~q\,
	datab => \SPI_Out_1|Load_i~q\,
	datac => \SPI_Out_1|SPI_Drive_state.CS_on~q\,
	datad => \SPI_Out_1|Bit_Rate_Enable~q\,
	combout => \SPI_Out_1|Selector5~0_combout\);

-- Location: FF_X37_Y30_N13
\SPI_Out_1|SPI_Drive_state.CS_on\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Out_1|Selector5~0_combout\,
	ena => \RST_I_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|SPI_Drive_state.CS_on~q\);

-- Location: LCCOMB_X36_Y31_N4
\SPI_Out_1|Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Selector14~0_combout\ = (\SPI_Out_1|SPI_Drive_state.Cycle_cnt~q\ & (\SPI_Out_1|SPI_Driver:bit_number[0]~q\ $ (!\SPI_Out_1|SPI_Driver:bit_number[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|SPI_Driver:bit_number[0]~q\,
	datab => \SPI_Out_1|SPI_Drive_state.Cycle_cnt~q\,
	datac => \SPI_Out_1|SPI_Driver:bit_number[1]~q\,
	combout => \SPI_Out_1|Selector14~0_combout\);

-- Location: LCCOMB_X36_Y31_N2
\SPI_Out_1|SPI_Driver:bit_number[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|SPI_Driver:bit_number[2]~0_combout\ = (\SPI_Out_1|SPI_Drive_state.CS_on~q\ & ((\SPI_Out_1|Bit_Rate_Enable~q\))) # (!\SPI_Out_1|SPI_Drive_state.CS_on~q\ & (\SPI_Out_1|SPI_Drive_state.Cycle_cnt~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Out_1|SPI_Drive_state.CS_on~q\,
	datac => \SPI_Out_1|SPI_Drive_state.Cycle_cnt~q\,
	datad => \SPI_Out_1|Bit_Rate_Enable~q\,
	combout => \SPI_Out_1|SPI_Driver:bit_number[2]~0_combout\);

-- Location: FF_X36_Y31_N5
\SPI_Out_1|SPI_Driver:bit_number[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Out_1|Selector14~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Out_1|SPI_Driver:bit_number[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|SPI_Driver:bit_number[1]~q\);

-- Location: LCCOMB_X36_Y31_N28
\SPI_Out_1|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Selector13~0_combout\ = (\SPI_Out_1|SPI_Drive_state.Cycle_cnt~q\ & (\SPI_Out_1|SPI_Driver:bit_number[2]~q\ $ (((!\SPI_Out_1|SPI_Driver:bit_number[0]~q\ & !\SPI_Out_1|SPI_Driver:bit_number[1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|SPI_Driver:bit_number[0]~q\,
	datab => \SPI_Out_1|SPI_Drive_state.Cycle_cnt~q\,
	datac => \SPI_Out_1|SPI_Driver:bit_number[2]~q\,
	datad => \SPI_Out_1|SPI_Driver:bit_number[1]~q\,
	combout => \SPI_Out_1|Selector13~0_combout\);

-- Location: FF_X36_Y31_N29
\SPI_Out_1|SPI_Driver:bit_number[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Out_1|Selector13~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Out_1|SPI_Driver:bit_number[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|SPI_Driver:bit_number[2]~q\);

-- Location: LCCOMB_X36_Y31_N12
\SPI_Out_1|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Add1~0_combout\ = \SPI_Out_1|SPI_Driver:bit_number[3]~q\ $ (((\SPI_Out_1|SPI_Driver:bit_number[1]~q\) # ((\SPI_Out_1|SPI_Driver:bit_number[0]~q\) # (\SPI_Out_1|SPI_Driver:bit_number[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100110110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|SPI_Driver:bit_number[1]~q\,
	datab => \SPI_Out_1|SPI_Driver:bit_number[3]~q\,
	datac => \SPI_Out_1|SPI_Driver:bit_number[0]~q\,
	datad => \SPI_Out_1|SPI_Driver:bit_number[2]~q\,
	combout => \SPI_Out_1|Add1~0_combout\);

-- Location: LCCOMB_X36_Y31_N18
\SPI_Out_1|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Selector12~0_combout\ = (!\SPI_Out_1|Add1~0_combout\ & \SPI_Out_1|SPI_Drive_state.Cycle_cnt~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|Add1~0_combout\,
	datac => \SPI_Out_1|SPI_Drive_state.Cycle_cnt~q\,
	combout => \SPI_Out_1|Selector12~0_combout\);

-- Location: FF_X36_Y31_N19
\SPI_Out_1|SPI_Driver:bit_number[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Out_1|Selector12~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Out_1|SPI_Driver:bit_number[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|SPI_Driver:bit_number[3]~q\);

-- Location: LCCOMB_X36_Y31_N6
\SPI_Out_1|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Add1~2_combout\ = (\SPI_Out_1|SPI_Driver:bit_number[0]~q\) # ((\SPI_Out_1|SPI_Driver:bit_number[2]~q\) # ((\SPI_Out_1|SPI_Driver:bit_number[1]~q\) # (\SPI_Out_1|SPI_Driver:bit_number[3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|SPI_Driver:bit_number[0]~q\,
	datab => \SPI_Out_1|SPI_Driver:bit_number[2]~q\,
	datac => \SPI_Out_1|SPI_Driver:bit_number[1]~q\,
	datad => \SPI_Out_1|SPI_Driver:bit_number[3]~q\,
	combout => \SPI_Out_1|Add1~2_combout\);

-- Location: LCCOMB_X36_Y31_N24
\SPI_Out_1|Selector6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Selector6~3_combout\ = (\SPI_Out_1|SPI_Drive_state.CS_on~q\ & \SPI_Out_1|Bit_Rate_Enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SPI_Out_1|SPI_Drive_state.CS_on~q\,
	datad => \SPI_Out_1|Bit_Rate_Enable~q\,
	combout => \SPI_Out_1|Selector6~3_combout\);

-- Location: LCCOMB_X37_Y31_N18
\SPI_Out_1|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Selector11~0_combout\ = (\SPI_Out_1|SPI_Drive_state.Cycle_cnt~q\ & (\SPI_Out_1|Add1~2_combout\ $ ((!\SPI_Out_1|SPI_Driver:bit_number[4]~q\)))) # (!\SPI_Out_1|SPI_Drive_state.Cycle_cnt~q\ & (((\SPI_Out_1|SPI_Driver:bit_number[4]~q\ & 
-- !\SPI_Out_1|Selector6~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|SPI_Drive_state.Cycle_cnt~q\,
	datab => \SPI_Out_1|Add1~2_combout\,
	datac => \SPI_Out_1|SPI_Driver:bit_number[4]~q\,
	datad => \SPI_Out_1|Selector6~3_combout\,
	combout => \SPI_Out_1|Selector11~0_combout\);

-- Location: FF_X37_Y31_N19
\SPI_Out_1|SPI_Driver:bit_number[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Out_1|Selector11~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|SPI_Driver:bit_number[4]~q\);

-- Location: LCCOMB_X37_Y31_N0
\SPI_Out_1|Selector6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Selector6~2_combout\ = (\SPI_Out_1|SPI_Drive_state.Cycle_cnt~q\ & ((\SPI_Out_1|SPI_Driver:bit_number[4]~q\ $ (\SPI_Out_1|Add1~2_combout\)) # (!\SPI_Out_1|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|Equal3~0_combout\,
	datab => \SPI_Out_1|SPI_Driver:bit_number[4]~q\,
	datac => \SPI_Out_1|Add1~2_combout\,
	datad => \SPI_Out_1|SPI_Drive_state.Cycle_cnt~q\,
	combout => \SPI_Out_1|Selector6~2_combout\);

-- Location: LCCOMB_X37_Y30_N2
\SPI_Out_1|Selector6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Selector6~4_combout\ = (\SPI_Out_1|Selector6~2_combout\) # ((\SPI_Out_1|Bit_Rate_Enable~q\ & (\SPI_Out_1|SPI_Drive_state.CS_on~q\)) # (!\SPI_Out_1|Bit_Rate_Enable~q\ & ((\SPI_Out_1|SPI_Drive_state.FE_1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|SPI_Drive_state.CS_on~q\,
	datab => \SPI_Out_1|Bit_Rate_Enable~q\,
	datac => \SPI_Out_1|SPI_Drive_state.FE_1~q\,
	datad => \SPI_Out_1|Selector6~2_combout\,
	combout => \SPI_Out_1|Selector6~4_combout\);

-- Location: FF_X37_Y30_N3
\SPI_Out_1|SPI_Drive_state.FE_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Out_1|Selector6~4_combout\,
	ena => \RST_I_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|SPI_Drive_state.FE_1~q\);

-- Location: LCCOMB_X36_Y30_N6
\SPI_Out_1|SPI_Drive_state.RE_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|SPI_Drive_state.RE_1~0_combout\ = (\RST_I_i~q\ & ((\SPI_Out_1|Bit_Rate_Enable~q\ & ((\SPI_Out_1|SPI_Drive_state.FE_1~q\))) # (!\SPI_Out_1|Bit_Rate_Enable~q\ & (\SPI_Out_1|SPI_Drive_state.RE_1~q\)))) # (!\RST_I_i~q\ & 
-- (((\SPI_Out_1|SPI_Drive_state.RE_1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \RST_I_i~q\,
	datab => \SPI_Out_1|Bit_Rate_Enable~q\,
	datac => \SPI_Out_1|SPI_Drive_state.RE_1~q\,
	datad => \SPI_Out_1|SPI_Drive_state.FE_1~q\,
	combout => \SPI_Out_1|SPI_Drive_state.RE_1~0_combout\);

-- Location: FF_X36_Y30_N7
\SPI_Out_1|SPI_Drive_state.RE_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Out_1|SPI_Drive_state.RE_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|SPI_Drive_state.RE_1~q\);

-- Location: LCCOMB_X37_Y30_N14
\SPI_Out_1|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Selector8~0_combout\ = (\SPI_Out_1|SPI_Drive_state.RE_1~q\ & \SPI_Out_1|Bit_Rate_Enable~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SPI_Out_1|SPI_Drive_state.RE_1~q\,
	datad => \SPI_Out_1|Bit_Rate_Enable~q\,
	combout => \SPI_Out_1|Selector8~0_combout\);

-- Location: FF_X37_Y30_N15
\SPI_Out_1|SPI_Drive_state.Cycle_cnt\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Out_1|Selector8~0_combout\,
	ena => \RST_I_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|SPI_Drive_state.Cycle_cnt~q\);

-- Location: LCCOMB_X36_Y31_N30
\SPI_Out_1|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Selector15~0_combout\ = (\SPI_Out_1|SPI_Drive_state.Cycle_cnt~q\ & !\SPI_Out_1|SPI_Driver:bit_number[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Out_1|SPI_Drive_state.Cycle_cnt~q\,
	datac => \SPI_Out_1|SPI_Driver:bit_number[0]~q\,
	combout => \SPI_Out_1|Selector15~0_combout\);

-- Location: FF_X36_Y31_N31
\SPI_Out_1|SPI_Driver:bit_number[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Out_1|Selector15~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Out_1|SPI_Driver:bit_number[2]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|SPI_Driver:bit_number[0]~q\);

-- Location: LCCOMB_X36_Y31_N16
\SPI_Out_1|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Equal3~0_combout\ = (\SPI_Out_1|SPI_Driver:bit_number[0]~q\ & (!\SPI_Out_1|SPI_Driver:bit_number[2]~q\ & (!\SPI_Out_1|SPI_Driver:bit_number[1]~q\ & !\SPI_Out_1|SPI_Driver:bit_number[3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|SPI_Driver:bit_number[0]~q\,
	datab => \SPI_Out_1|SPI_Driver:bit_number[2]~q\,
	datac => \SPI_Out_1|SPI_Driver:bit_number[1]~q\,
	datad => \SPI_Out_1|SPI_Driver:bit_number[3]~q\,
	combout => \SPI_Out_1|Equal3~0_combout\);

-- Location: LCCOMB_X37_Y31_N8
\SPI_Out_1|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Selector9~0_combout\ = (\SPI_Out_1|Equal3~0_combout\ & (\SPI_Out_1|SPI_Drive_state.Cycle_cnt~q\ & (\SPI_Out_1|SPI_Driver:bit_number[4]~q\ $ (!\SPI_Out_1|Add1~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|Equal3~0_combout\,
	datab => \SPI_Out_1|SPI_Driver:bit_number[4]~q\,
	datac => \SPI_Out_1|Add1~2_combout\,
	datad => \SPI_Out_1|SPI_Drive_state.Cycle_cnt~q\,
	combout => \SPI_Out_1|Selector9~0_combout\);

-- Location: FF_X37_Y31_N9
\SPI_Out_1|SPI_Drive_state.CS_off\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Out_1|Selector9~0_combout\,
	ena => \RST_I_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|SPI_Drive_state.CS_off~q\);

-- Location: LCCOMB_X36_Y29_N0
\SPI_Out_1|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Selector10~0_combout\ = (\SPI_Out_1|SPI_Drive_state.CS_off~q\) # ((!\SPI_Out_1|Equal4~1_combout\ & \SPI_Out_1|SPI_Drive_state.Last_Sclk~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|Equal4~1_combout\,
	datab => \SPI_Out_1|SPI_Drive_state.CS_off~q\,
	datac => \SPI_Out_1|SPI_Drive_state.Last_Sclk~q\,
	combout => \SPI_Out_1|Selector10~0_combout\);

-- Location: FF_X36_Y29_N1
\SPI_Out_1|SPI_Drive_state.Last_Sclk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Out_1|Selector10~0_combout\,
	ena => \RST_I_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|SPI_Drive_state.Last_Sclk~q\);

-- Location: FF_X36_Y29_N31
\SPI_Out_1|SPI_Driver:Delay_Timer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Out_1|Delay_Timer~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Out_1|SPI_Drive_state.Last_Sclk~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|SPI_Driver:Delay_Timer[0]~q\);

-- Location: LCCOMB_X36_Y29_N12
\SPI_Out_1|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Add2~2_combout\ = (\SPI_Out_1|SPI_Driver:Delay_Timer[1]~q\ & (!\SPI_Out_1|Add2~1\)) # (!\SPI_Out_1|SPI_Driver:Delay_Timer[1]~q\ & ((\SPI_Out_1|Add2~1\) # (GND)))
-- \SPI_Out_1|Add2~3\ = CARRY((!\SPI_Out_1|Add2~1\) # (!\SPI_Out_1|SPI_Driver:Delay_Timer[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|SPI_Driver:Delay_Timer[1]~q\,
	datad => VCC,
	cin => \SPI_Out_1|Add2~1\,
	combout => \SPI_Out_1|Add2~2_combout\,
	cout => \SPI_Out_1|Add2~3\);

-- Location: FF_X36_Y29_N13
\SPI_Out_1|SPI_Driver:Delay_Timer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Out_1|Add2~2_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Out_1|SPI_Drive_state.Last_Sclk~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|SPI_Driver:Delay_Timer[1]~q\);

-- Location: LCCOMB_X36_Y29_N14
\SPI_Out_1|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Add2~4_combout\ = (\SPI_Out_1|SPI_Driver:Delay_Timer[2]~q\ & (\SPI_Out_1|Add2~3\ $ (GND))) # (!\SPI_Out_1|SPI_Driver:Delay_Timer[2]~q\ & (!\SPI_Out_1|Add2~3\ & VCC))
-- \SPI_Out_1|Add2~5\ = CARRY((\SPI_Out_1|SPI_Driver:Delay_Timer[2]~q\ & !\SPI_Out_1|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Out_1|SPI_Driver:Delay_Timer[2]~q\,
	datad => VCC,
	cin => \SPI_Out_1|Add2~3\,
	combout => \SPI_Out_1|Add2~4_combout\,
	cout => \SPI_Out_1|Add2~5\);

-- Location: FF_X36_Y29_N15
\SPI_Out_1|SPI_Driver:Delay_Timer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Out_1|Add2~4_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Out_1|SPI_Drive_state.Last_Sclk~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|SPI_Driver:Delay_Timer[2]~q\);

-- Location: LCCOMB_X36_Y29_N16
\SPI_Out_1|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Add2~6_combout\ = (\SPI_Out_1|SPI_Driver:Delay_Timer[3]~q\ & (!\SPI_Out_1|Add2~5\)) # (!\SPI_Out_1|SPI_Driver:Delay_Timer[3]~q\ & ((\SPI_Out_1|Add2~5\) # (GND)))
-- \SPI_Out_1|Add2~7\ = CARRY((!\SPI_Out_1|Add2~5\) # (!\SPI_Out_1|SPI_Driver:Delay_Timer[3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Out_1|SPI_Driver:Delay_Timer[3]~q\,
	datad => VCC,
	cin => \SPI_Out_1|Add2~5\,
	combout => \SPI_Out_1|Add2~6_combout\,
	cout => \SPI_Out_1|Add2~7\);

-- Location: FF_X36_Y29_N17
\SPI_Out_1|SPI_Driver:Delay_Timer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Out_1|Add2~6_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Out_1|SPI_Drive_state.Last_Sclk~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|SPI_Driver:Delay_Timer[3]~q\);

-- Location: LCCOMB_X36_Y29_N18
\SPI_Out_1|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Add2~8_combout\ = (\SPI_Out_1|SPI_Driver:Delay_Timer[4]~q\ & (\SPI_Out_1|Add2~7\ $ (GND))) # (!\SPI_Out_1|SPI_Driver:Delay_Timer[4]~q\ & (!\SPI_Out_1|Add2~7\ & VCC))
-- \SPI_Out_1|Add2~9\ = CARRY((\SPI_Out_1|SPI_Driver:Delay_Timer[4]~q\ & !\SPI_Out_1|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|SPI_Driver:Delay_Timer[4]~q\,
	datad => VCC,
	cin => \SPI_Out_1|Add2~7\,
	combout => \SPI_Out_1|Add2~8_combout\,
	cout => \SPI_Out_1|Add2~9\);

-- Location: LCCOMB_X36_Y29_N6
\SPI_Out_1|Delay_Timer~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Delay_Timer~0_combout\ = (!\SPI_Out_1|Equal4~1_combout\ & \SPI_Out_1|Add2~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SPI_Out_1|Equal4~1_combout\,
	datad => \SPI_Out_1|Add2~8_combout\,
	combout => \SPI_Out_1|Delay_Timer~0_combout\);

-- Location: FF_X36_Y29_N7
\SPI_Out_1|SPI_Driver:Delay_Timer[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Out_1|Delay_Timer~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Out_1|SPI_Drive_state.Last_Sclk~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|SPI_Driver:Delay_Timer[4]~q\);

-- Location: LCCOMB_X36_Y29_N20
\SPI_Out_1|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Add2~10_combout\ = (\SPI_Out_1|SPI_Driver:Delay_Timer[5]~q\ & (!\SPI_Out_1|Add2~9\)) # (!\SPI_Out_1|SPI_Driver:Delay_Timer[5]~q\ & ((\SPI_Out_1|Add2~9\) # (GND)))
-- \SPI_Out_1|Add2~11\ = CARRY((!\SPI_Out_1|Add2~9\) # (!\SPI_Out_1|SPI_Driver:Delay_Timer[5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Out_1|SPI_Driver:Delay_Timer[5]~q\,
	datad => VCC,
	cin => \SPI_Out_1|Add2~9\,
	combout => \SPI_Out_1|Add2~10_combout\,
	cout => \SPI_Out_1|Add2~11\);

-- Location: FF_X36_Y29_N21
\SPI_Out_1|SPI_Driver:Delay_Timer[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Out_1|Add2~10_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Out_1|SPI_Drive_state.Last_Sclk~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|SPI_Driver:Delay_Timer[5]~q\);

-- Location: LCCOMB_X36_Y29_N24
\SPI_Out_1|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Equal4~0_combout\ = (\SPI_Out_1|SPI_Driver:Delay_Timer[4]~q\ & (!\SPI_Out_1|SPI_Driver:Delay_Timer[3]~q\ & (!\SPI_Out_1|SPI_Driver:Delay_Timer[5]~q\ & !\SPI_Out_1|SPI_Driver:Delay_Timer[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|SPI_Driver:Delay_Timer[4]~q\,
	datab => \SPI_Out_1|SPI_Driver:Delay_Timer[3]~q\,
	datac => \SPI_Out_1|SPI_Driver:Delay_Timer[5]~q\,
	datad => \SPI_Out_1|SPI_Driver:Delay_Timer[1]~q\,
	combout => \SPI_Out_1|Equal4~0_combout\);

-- Location: LCCOMB_X36_Y29_N22
\SPI_Out_1|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Add2~12_combout\ = \SPI_Out_1|Add2~11\ $ (!\SPI_Out_1|SPI_Driver:Delay_Timer[6]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \SPI_Out_1|SPI_Driver:Delay_Timer[6]~q\,
	cin => \SPI_Out_1|Add2~11\,
	combout => \SPI_Out_1|Add2~12_combout\);

-- Location: LCCOMB_X36_Y29_N28
\SPI_Out_1|Delay_Timer~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Delay_Timer~2_combout\ = (!\SPI_Out_1|Equal4~1_combout\ & \SPI_Out_1|Add2~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|Equal4~1_combout\,
	datac => \SPI_Out_1|Add2~12_combout\,
	combout => \SPI_Out_1|Delay_Timer~2_combout\);

-- Location: FF_X36_Y29_N29
\SPI_Out_1|SPI_Driver:Delay_Timer[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Out_1|Delay_Timer~2_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Out_1|SPI_Drive_state.Last_Sclk~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|SPI_Driver:Delay_Timer[6]~q\);

-- Location: LCCOMB_X36_Y29_N26
\SPI_Out_1|Equal4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Equal4~1_combout\ = (!\SPI_Out_1|SPI_Driver:Delay_Timer[0]~q\ & (\SPI_Out_1|Equal4~0_combout\ & (!\SPI_Out_1|SPI_Driver:Delay_Timer[2]~q\ & \SPI_Out_1|SPI_Driver:Delay_Timer[6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|SPI_Driver:Delay_Timer[0]~q\,
	datab => \SPI_Out_1|Equal4~0_combout\,
	datac => \SPI_Out_1|SPI_Driver:Delay_Timer[2]~q\,
	datad => \SPI_Out_1|SPI_Driver:Delay_Timer[6]~q\,
	combout => \SPI_Out_1|Equal4~1_combout\);

-- Location: LCCOMB_X36_Y29_N4
\SPI_Out_1|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Selector4~0_combout\ = (\SPI_Out_1|Equal4~1_combout\ & (!\SPI_Out_1|SPI_Drive_state.Last_Sclk~q\ & ((\SPI_Out_1|Load_i~q\) # (\SPI_Out_1|SPI_Drive_state.idle~q\)))) # (!\SPI_Out_1|Equal4~1_combout\ & ((\SPI_Out_1|Load_i~q\) # 
-- ((\SPI_Out_1|SPI_Drive_state.idle~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|Equal4~1_combout\,
	datab => \SPI_Out_1|Load_i~q\,
	datac => \SPI_Out_1|SPI_Drive_state.idle~q\,
	datad => \SPI_Out_1|SPI_Drive_state.Last_Sclk~q\,
	combout => \SPI_Out_1|Selector4~0_combout\);

-- Location: FF_X36_Y29_N5
\SPI_Out_1|SPI_Drive_state.idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Out_1|Selector4~0_combout\,
	ena => \RST_I_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|SPI_Drive_state.idle~q\);

-- Location: LCCOMB_X39_Y29_N4
\SPI_Out_1|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Selector2~0_combout\ = (\SPI_Out_1|SPI_Drive_state.idle~q\ & (((\SPI_Out_1|EnableRateGenarator~q\ & !\SPI_Out_1|SPI_Drive_state.CS_off~q\)))) # (!\SPI_Out_1|SPI_Drive_state.idle~q\ & ((\SPI_Out_1|Load_i~q\) # 
-- ((\SPI_Out_1|EnableRateGenarator~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|Load_i~q\,
	datab => \SPI_Out_1|SPI_Drive_state.idle~q\,
	datac => \SPI_Out_1|EnableRateGenarator~q\,
	datad => \SPI_Out_1|SPI_Drive_state.CS_off~q\,
	combout => \SPI_Out_1|Selector2~0_combout\);

-- Location: FF_X39_Y29_N5
\SPI_Out_1|EnableRateGenarator\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Out_1|Selector2~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|EnableRateGenarator~q\);

-- Location: LCCOMB_X36_Y30_N12
\SPI_Out_1|Write_Data~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Write_Data~0_combout\ = (\SPI_Out_1|EnableRateGenarator~q\ & ((\SPI_Out_1|Equal1~0_combout\ & (\SPI_Out_1|Equal2~2_combout\)) # (!\SPI_Out_1|Equal1~0_combout\ & ((\SPI_Out_1|Write_Data~q\))))) # (!\SPI_Out_1|EnableRateGenarator~q\ & 
-- (((\SPI_Out_1|Write_Data~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|EnableRateGenarator~q\,
	datab => \SPI_Out_1|Equal2~2_combout\,
	datac => \SPI_Out_1|Write_Data~q\,
	datad => \SPI_Out_1|Equal1~0_combout\,
	combout => \SPI_Out_1|Write_Data~0_combout\);

-- Location: FF_X36_Y30_N13
\SPI_Out_1|Write_Data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Out_1|Write_Data~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|Write_Data~q\);

-- Location: LCCOMB_X36_Y30_N0
\SPI_Out_1|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Selector1~0_combout\ = (!\SPI_Out_1|SPI_Drive_state.CS_on~q\ & (((\SPI_Out_1|SPI_Drive_state.CS_off~q\) # (!\SPI_Out_1|SPI_Drive_state.idle~q\)) # (!\SPI_Out_1|ncs~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|ncs~q\,
	datab => \SPI_Out_1|SPI_Drive_state.idle~q\,
	datac => \SPI_Out_1|SPI_Drive_state.CS_on~q\,
	datad => \SPI_Out_1|SPI_Drive_state.CS_off~q\,
	combout => \SPI_Out_1|Selector1~0_combout\);

-- Location: LCCOMB_X36_Y30_N22
\SPI_Out_1|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Selector1~1_combout\ = (!\SPI_Out_1|Selector1~0_combout\ & ((\SPI_Out_1|ncs~q\) # ((\SPI_Out_1|Write_Data~q\ & !\SPI_Out_1|Bit_Rate_Enable~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|Write_Data~q\,
	datab => \SPI_Out_1|Bit_Rate_Enable~q\,
	datac => \SPI_Out_1|ncs~q\,
	datad => \SPI_Out_1|Selector1~0_combout\,
	combout => \SPI_Out_1|Selector1~1_combout\);

-- Location: FF_X36_Y30_N23
\SPI_Out_1|ncs\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Out_1|Selector1~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|ncs~q\);

-- Location: LCCOMB_X40_Y28_N2
\SPI_Output_Handler_1|Card_Select_i~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|Card_Select_i~6_combout\ = ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\) # ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\) # (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\))) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	combout => \SPI_Output_Handler_1|Card_Select_i~6_combout\);

-- Location: LCCOMB_X40_Y28_N30
\SPI_Output_Handler_1|Card_Select_i~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|Card_Select_i~8_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & (((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\)) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\))) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & (((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & \SPI_Output_Handler_1|Card_Select_i~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datad => \SPI_Output_Handler_1|Card_Select_i~6_combout\,
	combout => \SPI_Output_Handler_1|Card_Select_i~8_combout\);

-- Location: LCCOMB_X37_Y28_N28
\SPI_Output_Handler_1|Card_Select_i~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|Card_Select_i~4_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\) # ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & ((!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\))) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	combout => \SPI_Output_Handler_1|Card_Select_i~4_combout\);

-- Location: LCCOMB_X40_Y28_N16
\SPI_Output_Handler_1|Card_Select_i~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|Card_Select_i~5_combout\ = ((!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & ((\SPI_Output_Handler_1|Card_Select_i~4_combout\) # (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\)))) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|Card_Select_i~4_combout\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:Delay_cnt[9]~1_combout\,
	combout => \SPI_Output_Handler_1|Card_Select_i~5_combout\);

-- Location: LCCOMB_X40_Y28_N18
\SPI_Output_Handler_1|Card_Select_i~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|Card_Select_i~2_combout\ = (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ $ 
-- (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	combout => \SPI_Output_Handler_1|Card_Select_i~2_combout\);

-- Location: LCCOMB_X40_Y28_N24
\SPI_Output_Handler_1|Card_Select_i~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|Card_Select_i~3_combout\ = (\SPI_Output_Handler_1|int_cnt~40_combout\ & (\SPI_Output_Handler_1|Card_Select_i~2_combout\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & 
-- !\SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~40_combout\,
	datab => \SPI_Output_Handler_1|Card_Select_i~2_combout\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	combout => \SPI_Output_Handler_1|Card_Select_i~3_combout\);

-- Location: LCCOMB_X40_Y28_N12
\SPI_Output_Handler_1|Card_Select_i~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|Card_Select_i~7_combout\ = (\SPI_Output_Handler_1|Card_Select_i~3_combout\) # ((\SPI_Output_Handler_1|Card_Select_i~q\ & ((\SPI_Output_Handler_1|Card_Select_i~8_combout\) # (\SPI_Output_Handler_1|Card_Select_i~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|Card_Select_i~8_combout\,
	datab => \SPI_Output_Handler_1|Card_Select_i~5_combout\,
	datac => \SPI_Output_Handler_1|Card_Select_i~q\,
	datad => \SPI_Output_Handler_1|Card_Select_i~3_combout\,
	combout => \SPI_Output_Handler_1|Card_Select_i~7_combout\);

-- Location: FF_X40_Y28_N13
\SPI_Output_Handler_1|Card_Select_i\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Output_Handler_1|Card_Select_i~7_combout\,
	ena => \RST_I_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Output_Handler_1|Card_Select_i~q\);

-- Location: LCCOMB_X36_Y30_N16
\SPI_Out_1|nCS_Output_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|nCS_Output_2~0_combout\ = (\SPI_Output_Handler_1|Card_Select_i~q\ & (\SPI_Out_1|ncs~q\)) # (!\SPI_Output_Handler_1|Card_Select_i~q\ & ((\SPI_Out_1|nCS_Output_2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|ncs~q\,
	datab => \SPI_Output_Handler_1|Card_Select_i~q\,
	datac => \SPI_Out_1|nCS_Output_2~q\,
	combout => \SPI_Out_1|nCS_Output_2~0_combout\);

-- Location: FF_X36_Y30_N17
\SPI_Out_1|nCS_Output_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Out_1|nCS_Output_2~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|nCS_Output_2~q\);

-- Location: LCCOMB_X36_Y29_N8
\SPI_Out_1|Sclk~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Sclk~0_combout\ = (!\SPI_Out_1|SPI_Driver:Delay_Timer[0]~q\ & (\SPI_Out_1|Equal4~0_combout\ & (\SPI_Out_1|SPI_Driver:Delay_Timer[2]~q\ & !\SPI_Out_1|SPI_Driver:Delay_Timer[6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|SPI_Driver:Delay_Timer[0]~q\,
	datab => \SPI_Out_1|Equal4~0_combout\,
	datac => \SPI_Out_1|SPI_Driver:Delay_Timer[2]~q\,
	datad => \SPI_Out_1|SPI_Driver:Delay_Timer[6]~q\,
	combout => \SPI_Out_1|Sclk~0_combout\);

-- Location: LCCOMB_X37_Y30_N4
\SPI_Out_1|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Selector0~0_combout\ = (\SPI_Out_1|SPI_Drive_state.CS_off~q\) # ((\SPI_Out_1|SPI_Drive_state.Cycle_cnt~q\) # (\SPI_Out_1|SPI_Drive_state.CS_on~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Out_1|SPI_Drive_state.CS_off~q\,
	datac => \SPI_Out_1|SPI_Drive_state.Cycle_cnt~q\,
	datad => \SPI_Out_1|SPI_Drive_state.CS_on~q\,
	combout => \SPI_Out_1|Selector0~0_combout\);

-- Location: LCCOMB_X36_Y30_N28
\SPI_Out_1|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Selector0~1_combout\ = (!\SPI_Out_1|Sclk~q\ & ((\SPI_Out_1|Selector0~0_combout\) # ((!\SPI_Out_1|Sclk~0_combout\ & \SPI_Out_1|SPI_Drive_state.Last_Sclk~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|Sclk~0_combout\,
	datab => \SPI_Out_1|Sclk~q\,
	datac => \SPI_Out_1|SPI_Drive_state.Last_Sclk~q\,
	datad => \SPI_Out_1|Selector0~0_combout\,
	combout => \SPI_Out_1|Selector0~1_combout\);

-- Location: LCCOMB_X36_Y30_N2
\SPI_Out_1|Selector0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Selector0~2_combout\ = (!\SPI_Out_1|SPI_Drive_state.RE_1~q\ & (!\SPI_Out_1|Selector0~1_combout\ & ((\SPI_Out_1|Load_i~q\) # (\SPI_Out_1|SPI_Drive_state.idle~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|SPI_Drive_state.RE_1~q\,
	datab => \SPI_Out_1|Load_i~q\,
	datac => \SPI_Out_1|SPI_Drive_state.idle~q\,
	datad => \SPI_Out_1|Selector0~1_combout\,
	combout => \SPI_Out_1|Selector0~2_combout\);

-- Location: FF_X36_Y30_N3
\SPI_Out_1|Sclk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Out_1|Selector0~2_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|Sclk~q\);

-- Location: LCCOMB_X36_Y30_N4
\SPI_Out_1|nCS_Output_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|nCS_Output_1~0_combout\ = (\SPI_Output_Handler_1|Card_Select_i~q\ & ((\SPI_Out_1|nCS_Output_1~q\))) # (!\SPI_Output_Handler_1|Card_Select_i~q\ & (\SPI_Out_1|ncs~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|ncs~q\,
	datab => \SPI_Output_Handler_1|Card_Select_i~q\,
	datac => \SPI_Out_1|nCS_Output_1~q\,
	combout => \SPI_Out_1|nCS_Output_1~0_combout\);

-- Location: FF_X36_Y30_N5
\SPI_Out_1|nCS_Output_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Out_1|nCS_Output_1~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|nCS_Output_1~q\);

-- Location: LCCOMB_X29_Y28_N10
\SPI_In_1|SPI_Driver:bit_cnt[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|SPI_Driver:bit_cnt[0]~1_combout\ = \SPI_In_1|SPI_Driver:bit_cnt[0]~q\ $ (VCC)
-- \SPI_In_1|SPI_Driver:bit_cnt[0]~2\ = CARRY(\SPI_In_1|SPI_Driver:bit_cnt[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|SPI_Driver:bit_cnt[0]~q\,
	datad => VCC,
	combout => \SPI_In_1|SPI_Driver:bit_cnt[0]~1_combout\,
	cout => \SPI_In_1|SPI_Driver:bit_cnt[0]~2\);

-- Location: LCCOMB_X30_Y27_N30
\SPI_In_1|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Selector2~0_combout\ = (\SPI_In_1|SPI_Drive_state.idle~q\ & (!\SPI_In_1|SPI_Drive_state.CS_off~q\ & (\SPI_In_1|EnableRateGenarator~q\))) # (!\SPI_In_1|SPI_Drive_state.idle~q\ & (((\SPI_In_1|EnableRateGenarator~q\) # (\SPI_In_1|Load_i~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|SPI_Drive_state.idle~q\,
	datab => \SPI_In_1|SPI_Drive_state.CS_off~q\,
	datac => \SPI_In_1|EnableRateGenarator~q\,
	datad => \SPI_In_1|Load_i~q\,
	combout => \SPI_In_1|Selector2~0_combout\);

-- Location: FF_X30_Y27_N31
\SPI_In_1|EnableRateGenarator\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_In_1|Selector2~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|EnableRateGenarator~q\);

-- Location: LCCOMB_X31_Y25_N24
\SPI_Input_Handler_1|Trigger~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|Trigger~feeder_combout\ = \Main_Mux_1|Dig_In_Request_i~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Main_Mux_1|Dig_In_Request_i~q\,
	combout => \SPI_Input_Handler_1|Trigger~feeder_combout\);

-- Location: FF_X31_Y25_N25
\SPI_Input_Handler_1|Trigger\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Input_Handler_1|Trigger~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Input_Handler_1|Trigger~q\);

-- Location: LCCOMB_X30_Y24_N6
\SPI_Input_Handler_1|Lock~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|Lock~5_combout\ = (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & !\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	combout => \SPI_Input_Handler_1|Lock~5_combout\);

-- Location: LCCOMB_X29_Y25_N12
\SPI_Input_Handler_1|Lock~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|Lock~6_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\ & ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\ & 
-- \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\)) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\ & !\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	combout => \SPI_Input_Handler_1|Lock~6_combout\);

-- Location: LCCOMB_X29_Y25_N4
\SPI_Input_Handler_1|int_cnt~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~53_combout\ = (!\SPI_In_1|EnableRateGenarator~q\ & (!\SPI_Input_Handler_1|Lock~q\ & !\SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|EnableRateGenarator~q\,
	datab => \SPI_Input_Handler_1|Lock~q\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	combout => \SPI_Input_Handler_1|int_cnt~53_combout\);

-- Location: LCCOMB_X29_Y25_N30
\SPI_Input_Handler_1|Lock~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|Lock~7_combout\ = (\SPI_Input_Handler_1|int_cnt~53_combout\ & (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\ & ((!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\) # (!\SPI_Input_Handler_1|Lock~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|Lock~6_combout\,
	datab => \SPI_Input_Handler_1|int_cnt~53_combout\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	combout => \SPI_Input_Handler_1|Lock~7_combout\);

-- Location: LCCOMB_X28_Y26_N6
\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[0]~1_combout\ = \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[0]~q\ $ (VCC)
-- \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[0]~2\ = CARRY(\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[0]~q\,
	datad => VCC,
	combout => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[0]~1_combout\,
	cout => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[0]~2\);

-- Location: LCCOMB_X31_Y26_N16
\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~2_combout\ = ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\ $ (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\)) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\)) # 
-- (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	combout => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~2_combout\);

-- Location: LCCOMB_X29_Y26_N20
\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~5_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\) # (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	combout => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~5_combout\);

-- Location: LCCOMB_X29_Y26_N22
\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~3_combout\ = (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & !\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	combout => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~3_combout\);

-- Location: LCCOMB_X30_Y23_N8
\SPI_Input_Handler_1|Lock~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|Lock~4_combout\ = (!\SPI_Input_Handler_1|Lock~q\ & !\SPI_In_1|EnableRateGenarator~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SPI_Input_Handler_1|Lock~q\,
	datad => \SPI_In_1|EnableRateGenarator~q\,
	combout => \SPI_Input_Handler_1|Lock~4_combout\);

-- Location: LCCOMB_X28_Y26_N0
\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~4_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\) # ((!\SPI_Input_Handler_1|Lock~4_combout\ & ((\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~2_combout\) # 
-- (!\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~3_combout\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~2_combout\,
	datad => \SPI_Input_Handler_1|Lock~4_combout\,
	combout => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~4_combout\);

-- Location: LCCOMB_X28_Y26_N24
\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~6_combout\ = (!\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~4_combout\ & (((\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~2_combout\) # 
-- (!\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~5_combout\)) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~2_combout\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~5_combout\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~4_combout\,
	combout => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~6_combout\);

-- Location: LCCOMB_X29_Y24_N14
\SPI_Input_Handler_1|wait_cnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|wait_cnt~0_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	combout => \SPI_Input_Handler_1|wait_cnt~0_combout\);

-- Location: LCCOMB_X29_Y25_N0
\SPI_Input_Handler_1|wait_cnt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|wait_cnt~2_combout\ = (!\SPI_Input_Handler_1|Lock~q\ & (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\ & !\SPI_In_1|EnableRateGenarator~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Input_Handler_1|Lock~q\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	datad => \SPI_In_1|EnableRateGenarator~q\,
	combout => \SPI_Input_Handler_1|wait_cnt~2_combout\);

-- Location: LCCOMB_X29_Y26_N26
\SPI_Input_Handler_1|wait_cnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|wait_cnt~3_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\ & (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\ $ 
-- (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	combout => \SPI_Input_Handler_1|wait_cnt~3_combout\);

-- Location: LCCOMB_X28_Y26_N2
\SPI_Input_Handler_1|wait_cnt~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|wait_cnt~4_combout\ = (\SPI_Input_Handler_1|Equal65~1_combout\) # ((\SPI_Input_Handler_1|wait_cnt~0_combout\ & (\SPI_Input_Handler_1|wait_cnt~2_combout\ & \SPI_Input_Handler_1|wait_cnt~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|wait_cnt~0_combout\,
	datab => \SPI_Input_Handler_1|wait_cnt~2_combout\,
	datac => \SPI_Input_Handler_1|Equal65~1_combout\,
	datad => \SPI_Input_Handler_1|wait_cnt~3_combout\,
	combout => \SPI_Input_Handler_1|wait_cnt~4_combout\);

-- Location: LCCOMB_X29_Y25_N10
\SPI_Input_Handler_1|Card_Select_i~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|Card_Select_i~0_combout\ = (!\SPI_In_1|EnableRateGenarator~q\ & (!\SPI_Input_Handler_1|Lock~q\ & (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\ & !\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|EnableRateGenarator~q\,
	datab => \SPI_Input_Handler_1|Lock~q\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	combout => \SPI_Input_Handler_1|Card_Select_i~0_combout\);

-- Location: LCCOMB_X28_Y26_N22
\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~9_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (!\SPI_Input_Handler_1|Card_Select_i~0_combout\ & \SPI_Input_Handler_1|wait_cnt~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \SPI_Input_Handler_1|Card_Select_i~0_combout\,
	datad => \SPI_Input_Handler_1|wait_cnt~4_combout\,
	combout => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~9_combout\);

-- Location: LCCOMB_X28_Y26_N4
\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~10_combout\ = (!\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~2_combout\ & ((\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~9_combout\) # 
-- ((!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\ & \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~3_combout\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~9_combout\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~2_combout\,
	combout => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~10_combout\);

-- Location: LCCOMB_X31_Y26_N4
\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~7_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~2_combout\) # ((!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~2_combout\,
	combout => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~7_combout\);

-- Location: LCCOMB_X28_Y26_N20
\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~8_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~7_combout\ & ((\SPI_Input_Handler_1|Lock~4_combout\ & ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\))) # 
-- (!\SPI_Input_Handler_1|Lock~4_combout\ & (\SPI_Input_Handler_1|Equal65~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|Equal65~1_combout\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~7_combout\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datad => \SPI_Input_Handler_1|Lock~4_combout\,
	combout => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~8_combout\);

-- Location: LCCOMB_X28_Y26_N26
\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~11_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\ & (!\SPI_Input_Handler_1|wait_cnt~4_combout\)) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\ & 
-- (((!\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~10_combout\ & !\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	datab => \SPI_Input_Handler_1|wait_cnt~4_combout\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~10_combout\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~8_combout\,
	combout => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~11_combout\);

-- Location: FF_X28_Y26_N7
\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[0]~1_combout\,
	asdata => VCC,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~6_combout\,
	ena => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[0]~q\);

-- Location: LCCOMB_X28_Y26_N8
\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[1]~1_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[1]~q\ & (\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[0]~2\ & VCC)) # (!\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[1]~q\ & 
-- (!\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[0]~2\))
-- \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[1]~2\ = CARRY((!\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[1]~q\ & !\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[0]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[1]~q\,
	datad => VCC,
	cin => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[0]~2\,
	combout => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[1]~1_combout\,
	cout => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[1]~2\);

-- Location: FF_X28_Y26_N9
\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[1]~1_combout\,
	asdata => \~GND~combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~6_combout\,
	ena => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[1]~q\);

-- Location: LCCOMB_X28_Y26_N10
\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[2]~1_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[2]~q\ & ((GND) # (!\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[1]~2\))) # (!\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[2]~q\ & 
-- (\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[1]~2\ $ (GND)))
-- \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[2]~2\ = CARRY((\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[2]~q\) # (!\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[1]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[2]~q\,
	datad => VCC,
	cin => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[1]~2\,
	combout => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[2]~1_combout\,
	cout => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[2]~2\);

-- Location: FF_X28_Y26_N11
\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[2]~1_combout\,
	asdata => VCC,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~6_combout\,
	ena => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[2]~q\);

-- Location: LCCOMB_X28_Y26_N12
\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~12_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~q\ & (\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[2]~2\ & VCC)) # (!\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~q\ & 
-- (!\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[2]~2\))
-- \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~13\ = CARRY((!\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~q\ & !\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[2]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~q\,
	datad => VCC,
	cin => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[2]~2\,
	combout => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~12_combout\,
	cout => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~13\);

-- Location: FF_X28_Y26_N13
\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~12_combout\,
	asdata => \~GND~combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~6_combout\,
	ena => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~q\);

-- Location: LCCOMB_X28_Y26_N14
\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[4]~1_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[4]~q\ & ((GND) # (!\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~13\))) # (!\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[4]~q\ & 
-- (\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~13\ $ (GND)))
-- \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[4]~2\ = CARRY((\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[4]~q\) # (!\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~13\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[4]~q\,
	datad => VCC,
	cin => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~13\,
	combout => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[4]~1_combout\,
	cout => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[4]~2\);

-- Location: FF_X28_Y26_N15
\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[4]~1_combout\,
	asdata => \~GND~combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~6_combout\,
	ena => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[4]~q\);

-- Location: LCCOMB_X28_Y26_N16
\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[5]~1_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[5]~q\ & (\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[4]~2\ & VCC)) # (!\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[5]~q\ & 
-- (!\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[4]~2\))
-- \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[5]~2\ = CARRY((!\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[5]~q\ & !\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[4]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[5]~q\,
	datad => VCC,
	cin => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[4]~2\,
	combout => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[5]~1_combout\,
	cout => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[5]~2\);

-- Location: FF_X28_Y26_N17
\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[5]~1_combout\,
	asdata => \~GND~combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~6_combout\,
	ena => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[5]~q\);

-- Location: LCCOMB_X28_Y26_N18
\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[6]~1_combout\ = \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[5]~2\ $ (\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[6]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[6]~q\,
	cin => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[5]~2\,
	combout => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[6]~1_combout\);

-- Location: FF_X28_Y26_N19
\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[6]~1_combout\,
	asdata => \~GND~combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~6_combout\,
	ena => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[6]~q\);

-- Location: LCCOMB_X28_Y26_N28
\SPI_Input_Handler_1|Equal65~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|Equal65~0_combout\ = (!\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[0]~q\ & (!\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[1]~q\ & (!\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~q\ & 
-- !\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[0]~q\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[1]~q\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~q\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[2]~q\,
	combout => \SPI_Input_Handler_1|Equal65~0_combout\);

-- Location: LCCOMB_X28_Y26_N30
\SPI_Input_Handler_1|Equal65~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|Equal65~1_combout\ = (!\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[5]~q\ & (!\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[6]~q\ & (!\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[4]~q\ & 
-- \SPI_Input_Handler_1|Equal65~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[5]~q\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[6]~q\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[4]~q\,
	datad => \SPI_Input_Handler_1|Equal65~0_combout\,
	combout => \SPI_Input_Handler_1|Equal65~1_combout\);

-- Location: LCCOMB_X30_Y24_N4
\SPI_Input_Handler_1|wait_cnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|wait_cnt~1_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & \SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	combout => \SPI_Input_Handler_1|wait_cnt~1_combout\);

-- Location: LCCOMB_X29_Y24_N0
\SPI_Input_Handler_1|Lock~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|Lock~8_combout\ = (\SPI_Input_Handler_1|Lock~5_combout\ & (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\ & (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\ & \SPI_Input_Handler_1|wait_cnt~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|Lock~5_combout\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datad => \SPI_Input_Handler_1|wait_cnt~1_combout\,
	combout => \SPI_Input_Handler_1|Lock~8_combout\);

-- Location: LCCOMB_X29_Y25_N24
\SPI_Input_Handler_1|Lock~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|Lock~9_combout\ = (\SPI_Input_Handler_1|Lock~7_combout\) # ((\SPI_Input_Handler_1|Lock~q\ & ((\SPI_Input_Handler_1|Lock~8_combout\) # (!\SPI_Input_Handler_1|Equal65~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|Lock~7_combout\,
	datab => \SPI_Input_Handler_1|Equal65~1_combout\,
	datac => \SPI_Input_Handler_1|Lock~q\,
	datad => \SPI_Input_Handler_1|Lock~8_combout\,
	combout => \SPI_Input_Handler_1|Lock~9_combout\);

-- Location: FF_X29_Y25_N25
\SPI_Input_Handler_1|Lock\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Input_Handler_1|Lock~9_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Input_Handler_1|Lock~q\);

-- Location: LCCOMB_X31_Y25_N4
\SPI_Input_Handler_1|int_cnt~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~61_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\ & ((\SPI_Input_Handler_1|Lock~q\) # ((\SPI_In_1|EnableRateGenarator~q\) # (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|Lock~q\,
	datab => \SPI_In_1|EnableRateGenarator~q\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	combout => \SPI_Input_Handler_1|int_cnt~61_combout\);

-- Location: LCCOMB_X30_Y25_N30
\SPI_Input_Handler_1|int_cnt~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~69_combout\ = ((\SPI_Input_Handler_1|int_cnt~61_combout\) # ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\ & !\SPI_Input_Handler_1|Trigger~q\))) # (!\SPI_Input_Handler_1|Lock~5_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datab => \SPI_Input_Handler_1|Trigger~q\,
	datac => \SPI_Input_Handler_1|Lock~5_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~61_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~69_combout\);

-- Location: LCCOMB_X31_Y23_N4
\SPI_Input_Handler_1|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|Add0~4_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\ & (\SPI_Input_Handler_1|Add0~3\ $ (GND))) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\ & (!\SPI_Input_Handler_1|Add0~3\ & VCC))
-- \SPI_Input_Handler_1|Add0~5\ = CARRY((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\ & !\SPI_Input_Handler_1|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datad => VCC,
	cin => \SPI_Input_Handler_1|Add0~3\,
	combout => \SPI_Input_Handler_1|Add0~4_combout\,
	cout => \SPI_Input_Handler_1|Add0~5\);

-- Location: LCCOMB_X31_Y23_N6
\SPI_Input_Handler_1|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|Add0~6_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (!\SPI_Input_Handler_1|Add0~5\)) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & ((\SPI_Input_Handler_1|Add0~5\) # (GND)))
-- \SPI_Input_Handler_1|Add0~7\ = CARRY((!\SPI_Input_Handler_1|Add0~5\) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datad => VCC,
	cin => \SPI_Input_Handler_1|Add0~5\,
	combout => \SPI_Input_Handler_1|Add0~6_combout\,
	cout => \SPI_Input_Handler_1|Add0~7\);

-- Location: LCCOMB_X31_Y23_N8
\SPI_Input_Handler_1|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|Add0~8_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (\SPI_Input_Handler_1|Add0~7\ $ (GND))) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (!\SPI_Input_Handler_1|Add0~7\ & VCC))
-- \SPI_Input_Handler_1|Add0~9\ = CARRY((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & !\SPI_Input_Handler_1|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datad => VCC,
	cin => \SPI_Input_Handler_1|Add0~7\,
	combout => \SPI_Input_Handler_1|Add0~8_combout\,
	cout => \SPI_Input_Handler_1|Add0~9\);

-- Location: LCCOMB_X30_Y24_N18
\SPI_Input_Handler_1|int_cnt~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~80_combout\ = (\SPI_Input_Handler_1|int_cnt~69_combout\ & (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & ((!\SPI_Input_Handler_1|int_cnt~42_combout\)))) # (!\SPI_Input_Handler_1|int_cnt~69_combout\ & 
-- ((\SPI_Input_Handler_1|Add0~8_combout\) # ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & !\SPI_Input_Handler_1|int_cnt~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|int_cnt~69_combout\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \SPI_Input_Handler_1|Add0~8_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~42_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~80_combout\);

-- Location: LCCOMB_X30_Y23_N26
\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~5_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\ & \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	combout => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~5_combout\);

-- Location: LCCOMB_X30_Y23_N18
\SPI_Input_Handler_1|int_cnt~157\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~157_combout\ = ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\ & \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~5_combout\))) # 
-- (!\SPI_Input_Handler_1|Lock~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~5_combout\,
	datad => \SPI_Input_Handler_1|Lock~4_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~157_combout\);

-- Location: LCCOMB_X32_Y23_N2
\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~6_combout\ = \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~q\ $ (VCC)
-- \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~7\ = CARRY(\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~q\,
	datad => VCC,
	combout => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~6_combout\,
	cout => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~7\);

-- Location: LCCOMB_X29_Y24_N30
\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~8_combout\ = ((\SPI_Input_Handler_1|wait_cnt~0_combout\ & (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\ & \SPI_Input_Handler_1|wait_cnt~1_combout\))) # 
-- (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datab => \SPI_Input_Handler_1|wait_cnt~0_combout\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datad => \SPI_Input_Handler_1|wait_cnt~1_combout\,
	combout => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~8_combout\);

-- Location: LCCOMB_X31_Y26_N18
\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~11_combout\ = (!\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~2_combout\ & ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\ & 
-- \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\)) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & ((!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~2_combout\,
	combout => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~11_combout\);

-- Location: LCCOMB_X32_Y23_N26
\SPI_Input_Handler_1|Equal63~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|Equal63~1_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[4]~q\ & (\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[7]~q\ & (\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[6]~q\ & 
-- \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[4]~q\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[7]~q\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[6]~q\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[5]~q\,
	combout => \SPI_Input_Handler_1|Equal63~1_combout\);

-- Location: LCCOMB_X32_Y23_N24
\SPI_Input_Handler_1|Equal63~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|Equal63~2_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[8]~q\ & !\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[9]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[8]~q\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[9]~q\,
	combout => \SPI_Input_Handler_1|Equal63~2_combout\);

-- Location: LCCOMB_X32_Y23_N28
\SPI_Input_Handler_1|Equal63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|Equal63~0_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[2]~q\ & (!\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[3]~q\ & (!\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[1]~q\ & 
-- !\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[2]~q\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[3]~q\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[1]~q\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~q\,
	combout => \SPI_Input_Handler_1|Equal63~0_combout\);

-- Location: LCCOMB_X32_Y23_N22
\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~9_combout\ = (\SPI_Input_Handler_1|Equal63~1_combout\ & (\SPI_Input_Handler_1|Equal63~2_combout\ & (\SPI_Input_Handler_1|Equal63~0_combout\ & \SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|Equal63~1_combout\,
	datab => \SPI_Input_Handler_1|Equal63~2_combout\,
	datac => \SPI_Input_Handler_1|Equal63~0_combout\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	combout => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~9_combout\);

-- Location: LCCOMB_X31_Y26_N22
\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~10_combout\ = (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\ & (!\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~11_combout\ & (\SPI_Input_Handler_1|Lock~4_combout\ & 
-- !\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~9_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~11_combout\,
	datac => \SPI_Input_Handler_1|Lock~4_combout\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~9_combout\,
	combout => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~10_combout\);

-- Location: FF_X32_Y23_N3
\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~6_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~8_combout\,
	ena => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~q\);

-- Location: LCCOMB_X32_Y23_N4
\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[1]~1_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[1]~q\ & (!\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~7\)) # (!\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[1]~q\ & 
-- ((\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~7\) # (GND)))
-- \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[1]~2\ = CARRY((!\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~7\) # (!\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[1]~q\,
	datad => VCC,
	cin => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~7\,
	combout => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[1]~1_combout\,
	cout => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[1]~2\);

-- Location: FF_X32_Y23_N5
\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[1]~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~8_combout\,
	ena => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[1]~q\);

-- Location: LCCOMB_X32_Y23_N6
\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[2]~1_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[2]~q\ & (\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[1]~2\ $ (GND))) # (!\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[2]~q\ & 
-- (!\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[1]~2\ & VCC))
-- \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[2]~2\ = CARRY((\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[2]~q\ & !\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[1]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[2]~q\,
	datad => VCC,
	cin => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[1]~2\,
	combout => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[2]~1_combout\,
	cout => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[2]~2\);

-- Location: FF_X32_Y23_N7
\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[2]~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~8_combout\,
	ena => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[2]~q\);

-- Location: LCCOMB_X32_Y23_N8
\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[3]~1_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[3]~q\ & (!\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[2]~2\)) # (!\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[3]~q\ & 
-- ((\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[2]~2\) # (GND)))
-- \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[3]~2\ = CARRY((!\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[2]~2\) # (!\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[3]~q\,
	datad => VCC,
	cin => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[2]~2\,
	combout => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[3]~1_combout\,
	cout => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[3]~2\);

-- Location: FF_X32_Y23_N9
\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[3]~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~8_combout\,
	ena => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[3]~q\);

-- Location: LCCOMB_X32_Y23_N10
\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[4]~1_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[4]~q\ & (\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[3]~2\ $ (GND))) # (!\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[4]~q\ & 
-- (!\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[3]~2\ & VCC))
-- \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[4]~2\ = CARRY((\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[4]~q\ & !\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[3]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[4]~q\,
	datad => VCC,
	cin => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[3]~2\,
	combout => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[4]~1_combout\,
	cout => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[4]~2\);

-- Location: FF_X32_Y23_N11
\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[4]~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~8_combout\,
	ena => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[4]~q\);

-- Location: LCCOMB_X32_Y23_N12
\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[5]~1_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[5]~q\ & (!\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[4]~2\)) # (!\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[5]~q\ & 
-- ((\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[4]~2\) # (GND)))
-- \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[5]~2\ = CARRY((!\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[4]~2\) # (!\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[5]~q\,
	datad => VCC,
	cin => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[4]~2\,
	combout => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[5]~1_combout\,
	cout => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[5]~2\);

-- Location: FF_X32_Y23_N13
\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[5]~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~8_combout\,
	ena => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[5]~q\);

-- Location: LCCOMB_X32_Y23_N14
\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[6]~1_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[6]~q\ & (\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[5]~2\ $ (GND))) # (!\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[6]~q\ & 
-- (!\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[5]~2\ & VCC))
-- \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[6]~2\ = CARRY((\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[6]~q\ & !\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[5]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[6]~q\,
	datad => VCC,
	cin => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[5]~2\,
	combout => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[6]~1_combout\,
	cout => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[6]~2\);

-- Location: FF_X32_Y23_N15
\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[6]~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~8_combout\,
	ena => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[6]~q\);

-- Location: LCCOMB_X32_Y23_N16
\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[7]~1_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[7]~q\ & (!\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[6]~2\)) # (!\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[7]~q\ & 
-- ((\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[6]~2\) # (GND)))
-- \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[7]~2\ = CARRY((!\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[6]~2\) # (!\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[7]~q\,
	datad => VCC,
	cin => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[6]~2\,
	combout => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[7]~1_combout\,
	cout => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[7]~2\);

-- Location: FF_X32_Y23_N17
\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[7]~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~8_combout\,
	ena => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[7]~q\);

-- Location: LCCOMB_X32_Y23_N18
\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[8]~1_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[8]~q\ & (\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[7]~2\ $ (GND))) # (!\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[8]~q\ & 
-- (!\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[7]~2\ & VCC))
-- \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[8]~2\ = CARRY((\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[8]~q\ & !\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[7]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[8]~q\,
	datad => VCC,
	cin => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[7]~2\,
	combout => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[8]~1_combout\,
	cout => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[8]~2\);

-- Location: FF_X32_Y23_N19
\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[8]~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~8_combout\,
	ena => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[8]~q\);

-- Location: LCCOMB_X32_Y23_N20
\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[9]~1_combout\ = \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[8]~2\ $ (\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[9]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[9]~q\,
	cin => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[8]~2\,
	combout => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[9]~1_combout\);

-- Location: FF_X32_Y23_N21
\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[9]~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~8_combout\,
	ena => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[9]~q\);

-- Location: LCCOMB_X32_Y23_N0
\SPI_Input_Handler_1|Equal63~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|Equal63~3_combout\ = (!\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[9]~q\ & (\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[8]~q\ & (\SPI_Input_Handler_1|Equal63~1_combout\ & \SPI_Input_Handler_1|Equal63~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[9]~q\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[8]~q\,
	datac => \SPI_Input_Handler_1|Equal63~1_combout\,
	datad => \SPI_Input_Handler_1|Equal63~0_combout\,
	combout => \SPI_Input_Handler_1|Equal63~3_combout\);

-- Location: LCCOMB_X30_Y23_N28
\SPI_Input_Handler_1|int_cnt~156\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~156_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~5_combout\ & (!\SPI_Input_Handler_1|Lock~q\ & (\SPI_Input_Handler_1|Equal63~3_combout\ & !\SPI_In_1|EnableRateGenarator~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~5_combout\,
	datab => \SPI_Input_Handler_1|Lock~q\,
	datac => \SPI_Input_Handler_1|Equal63~3_combout\,
	datad => \SPI_In_1|EnableRateGenarator~q\,
	combout => \SPI_Input_Handler_1|int_cnt~156_combout\);

-- Location: LCCOMB_X32_Y23_N30
\SPI_Input_Handler_1|int_cnt~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~44_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\ & (((!\SPI_Input_Handler_1|Equal63~2_combout\) # (!\SPI_Input_Handler_1|Equal63~1_combout\)) # (!\SPI_Input_Handler_1|Equal63~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datab => \SPI_Input_Handler_1|Equal63~0_combout\,
	datac => \SPI_Input_Handler_1|Equal63~1_combout\,
	datad => \SPI_Input_Handler_1|Equal63~2_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~44_combout\);

-- Location: LCCOMB_X30_Y23_N2
\SPI_Input_Handler_1|int_cnt~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~74_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (((!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & \SPI_Input_Handler_1|Lock~4_combout\)) # 
-- (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datac => \SPI_Input_Handler_1|Lock~4_combout\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	combout => \SPI_Input_Handler_1|int_cnt~74_combout\);

-- Location: LCCOMB_X30_Y23_N20
\SPI_Input_Handler_1|int_cnt~75\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~75_combout\ = (\SPI_Input_Handler_1|int_cnt~74_combout\ & ((!\SPI_Input_Handler_1|int_cnt~44_combout\) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datac => \SPI_Input_Handler_1|int_cnt~44_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~74_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~75_combout\);

-- Location: LCCOMB_X30_Y23_N30
\SPI_Input_Handler_1|int_cnt~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~76_combout\ = (\SPI_Input_Handler_1|Add0~8_combout\ & (\SPI_Input_Handler_1|int_cnt~75_combout\ & ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\) # (\SPI_Input_Handler_1|int_cnt~156_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datab => \SPI_Input_Handler_1|int_cnt~156_combout\,
	datac => \SPI_Input_Handler_1|Add0~8_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~75_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~76_combout\);

-- Location: LCCOMB_X30_Y23_N12
\SPI_Input_Handler_1|int_cnt~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~57_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\ & \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	combout => \SPI_Input_Handler_1|int_cnt~57_combout\);

-- Location: LCCOMB_X30_Y23_N24
\SPI_Input_Handler_1|int_cnt~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~77_combout\ = (\SPI_Input_Handler_1|int_cnt~44_combout\ & (((!\SPI_Input_Handler_1|int_cnt~57_combout\)) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\))) # (!\SPI_Input_Handler_1|int_cnt~44_combout\ & 
-- (\SPI_Input_Handler_1|Add0~8_combout\ & ((!\SPI_Input_Handler_1|int_cnt~57_combout\) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|int_cnt~44_combout\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datac => \SPI_Input_Handler_1|Add0~8_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~57_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~77_combout\);

-- Location: LCCOMB_X30_Y23_N6
\SPI_Input_Handler_1|int_cnt~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~78_combout\ = (\SPI_Input_Handler_1|int_cnt~76_combout\) # ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & ((\SPI_Input_Handler_1|int_cnt~157_combout\) # (\SPI_Input_Handler_1|int_cnt~77_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datab => \SPI_Input_Handler_1|int_cnt~157_combout\,
	datac => \SPI_Input_Handler_1|int_cnt~76_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~77_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~78_combout\);

-- Location: LCCOMB_X30_Y24_N0
\SPI_Input_Handler_1|int_cnt~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~81_combout\ = (\SPI_Input_Handler_1|int_cnt~80_combout\) # ((\SPI_Input_Handler_1|int_cnt~42_combout\ & (\SPI_Input_Handler_1|int_cnt~69_combout\ & \SPI_Input_Handler_1|int_cnt~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|int_cnt~42_combout\,
	datab => \SPI_Input_Handler_1|int_cnt~80_combout\,
	datac => \SPI_Input_Handler_1|int_cnt~69_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~78_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~81_combout\);

-- Location: LCCOMB_X29_Y25_N14
\SPI_Input_Handler_1|int_cnt~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~59_combout\ = (\SPI_Input_Handler_1|Lock~q\) # ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\) # (\SPI_In_1|EnableRateGenarator~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Input_Handler_1|Lock~q\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datad => \SPI_In_1|EnableRateGenarator~q\,
	combout => \SPI_Input_Handler_1|int_cnt~59_combout\);

-- Location: LCCOMB_X30_Y23_N0
\SPI_Input_Handler_1|int_cnt~152\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~152_combout\ = (\SPI_Input_Handler_1|int_cnt~59_combout\ & (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\ & (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\))) # (!\SPI_Input_Handler_1|int_cnt~59_combout\ & 
-- (((!\SPI_Input_Handler_1|int_cnt~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datac => \SPI_Input_Handler_1|int_cnt~44_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~59_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~152_combout\);

-- Location: LCCOMB_X30_Y24_N30
\SPI_Input_Handler_1|int_cnt~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~73_combout\ = (\SPI_Input_Handler_1|int_cnt~152_combout\ & (!\SPI_Input_Handler_1|int_cnt~59_combout\ & ((\SPI_Input_Handler_1|Add0~8_combout\)))) # (!\SPI_Input_Handler_1|int_cnt~152_combout\ & 
-- (((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|int_cnt~59_combout\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \SPI_Input_Handler_1|Add0~8_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~152_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~73_combout\);

-- Location: LCCOMB_X30_Y24_N16
\SPI_Input_Handler_1|int_cnt~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~79_combout\ = (\SPI_Input_Handler_1|int_cnt~73_combout\) # ((\SPI_Input_Handler_1|int_cnt~59_combout\ & (\SPI_Input_Handler_1|int_cnt~152_combout\ & \SPI_Input_Handler_1|int_cnt~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|int_cnt~59_combout\,
	datab => \SPI_Input_Handler_1|int_cnt~152_combout\,
	datac => \SPI_Input_Handler_1|int_cnt~73_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~78_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~79_combout\);

-- Location: LCCOMB_X30_Y24_N20
\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~0_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (\SPI_Input_Handler_1|int_cnt~81_combout\)) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & 
-- ((\SPI_Input_Handler_1|int_cnt~79_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datab => \SPI_Input_Handler_1|int_cnt~81_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~79_combout\,
	combout => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~0_combout\);

-- Location: LCCOMB_X29_Y23_N26
\SPI_Input_Handler_1|int_cnt~154\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~154_combout\ = (\SPI_Input_Handler_1|Lock~4_combout\ & (((!\SPI_Input_Handler_1|int_cnt~44_combout\)))) # (!\SPI_Input_Handler_1|Lock~4_combout\ & (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\ & 
-- (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	datab => \SPI_Input_Handler_1|Lock~4_combout\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datad => \SPI_Input_Handler_1|int_cnt~44_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~154_combout\);

-- Location: LCCOMB_X30_Y24_N14
\SPI_Input_Handler_1|int_cnt~158\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~158_combout\ = (\SPI_Input_Handler_1|int_cnt~154_combout\ & ((\SPI_Input_Handler_1|Lock~q\) # ((\SPI_In_1|EnableRateGenarator~q\)))) # (!\SPI_Input_Handler_1|int_cnt~154_combout\ & 
-- (((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|Lock~q\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \SPI_Input_Handler_1|int_cnt~154_combout\,
	datad => \SPI_In_1|EnableRateGenarator~q\,
	combout => \SPI_Input_Handler_1|int_cnt~158_combout\);

-- Location: LCCOMB_X30_Y24_N22
\SPI_Input_Handler_1|int_cnt~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~82_combout\ = (\SPI_Input_Handler_1|int_cnt~154_combout\ & ((\SPI_Input_Handler_1|int_cnt~158_combout\ & ((\SPI_Input_Handler_1|int_cnt~78_combout\))) # (!\SPI_Input_Handler_1|int_cnt~158_combout\ & 
-- (\SPI_Input_Handler_1|Add0~8_combout\)))) # (!\SPI_Input_Handler_1|int_cnt~154_combout\ & (((\SPI_Input_Handler_1|int_cnt~158_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|int_cnt~154_combout\,
	datab => \SPI_Input_Handler_1|Add0~8_combout\,
	datac => \SPI_Input_Handler_1|int_cnt~158_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~78_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~82_combout\);

-- Location: FF_X30_Y24_N21
\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~0_combout\,
	asdata => \SPI_Input_Handler_1|int_cnt~82_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \SPI_Input_Handler_1|ALT_INV_SPI_Initialization:int_cnt[5]~q\,
	ena => \SPI_Input_Handler_1|ALT_INV_SPI_Initialization:int_cnt[6]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\);

-- Location: LCCOMB_X30_Y25_N6
\SPI_Input_Handler_1|int_cnt~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~56_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\ & (((!\SPI_Input_Handler_1|Lock~4_combout\)))) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\ & 
-- ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\)) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & ((!\SPI_Input_Handler_1|Lock~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datac => \SPI_Input_Handler_1|Lock~4_combout\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	combout => \SPI_Input_Handler_1|int_cnt~56_combout\);

-- Location: LCCOMB_X30_Y25_N24
\SPI_Input_Handler_1|int_cnt~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~58_combout\ = (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (!\SPI_Input_Handler_1|int_cnt~57_combout\ & ((\SPI_Input_Handler_1|Trigger~q\) # (!\SPI_Input_Handler_1|int_cnt~56_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datab => \SPI_Input_Handler_1|Trigger~q\,
	datac => \SPI_Input_Handler_1|int_cnt~57_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~56_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~58_combout\);

-- Location: LCCOMB_X31_Y25_N18
\SPI_Input_Handler_1|int_cnt~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~43_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (((!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\)) # 
-- (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\))) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\ & ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	combout => \SPI_Input_Handler_1|int_cnt~43_combout\);

-- Location: LCCOMB_X31_Y23_N0
\SPI_Input_Handler_1|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|Add0~0_combout\ = \SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\ $ (VCC)
-- \SPI_Input_Handler_1|Add0~1\ = CARRY(\SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datad => VCC,
	combout => \SPI_Input_Handler_1|Add0~0_combout\,
	cout => \SPI_Input_Handler_1|Add0~1\);

-- Location: LCCOMB_X31_Y25_N8
\SPI_Input_Handler_1|int_cnt~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~45_combout\ = (\SPI_Input_Handler_1|Lock~4_combout\ & (\SPI_Input_Handler_1|int_cnt~43_combout\ & ((\SPI_Input_Handler_1|int_cnt~44_combout\) # (\SPI_Input_Handler_1|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|Lock~4_combout\,
	datab => \SPI_Input_Handler_1|int_cnt~43_combout\,
	datac => \SPI_Input_Handler_1|int_cnt~44_combout\,
	datad => \SPI_Input_Handler_1|Add0~0_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~45_combout\);

-- Location: LCCOMB_X31_Y25_N14
\SPI_Input_Handler_1|int_cnt~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~46_combout\ = ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\ & \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\))) # 
-- (!\SPI_Input_Handler_1|Lock~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datad => \SPI_Input_Handler_1|Lock~4_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~46_combout\);

-- Location: LCCOMB_X29_Y25_N26
\SPI_Input_Handler_1|int_cnt~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~47_combout\ = (\SPI_Input_Handler_1|Lock~q\) # ((\SPI_In_1|EnableRateGenarator~q\) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Input_Handler_1|Lock~q\,
	datac => \SPI_In_1|EnableRateGenarator~q\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	combout => \SPI_Input_Handler_1|int_cnt~47_combout\);

-- Location: LCCOMB_X31_Y25_N20
\SPI_Input_Handler_1|int_cnt~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~48_combout\ = (\SPI_Input_Handler_1|int_cnt~47_combout\) # ((!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\ & ((!\SPI_Input_Handler_1|Equal63~3_combout\) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datac => \SPI_Input_Handler_1|int_cnt~47_combout\,
	datad => \SPI_Input_Handler_1|Equal63~3_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~48_combout\);

-- Location: LCCOMB_X31_Y25_N10
\SPI_Input_Handler_1|int_cnt~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~49_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\ & ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (\SPI_Input_Handler_1|int_cnt~46_combout\)) # 
-- (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & ((\SPI_Input_Handler_1|int_cnt~48_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datac => \SPI_Input_Handler_1|int_cnt~46_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~48_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~49_combout\);

-- Location: LCCOMB_X31_Y25_N16
\SPI_Input_Handler_1|int_cnt~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~50_combout\ = (\SPI_Input_Handler_1|int_cnt~42_combout\ & (((\SPI_Input_Handler_1|int_cnt~45_combout\) # (\SPI_Input_Handler_1|int_cnt~49_combout\)))) # (!\SPI_Input_Handler_1|int_cnt~42_combout\ & 
-- (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datab => \SPI_Input_Handler_1|int_cnt~42_combout\,
	datac => \SPI_Input_Handler_1|int_cnt~45_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~49_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~50_combout\);

-- Location: LCCOMB_X31_Y25_N12
\SPI_Input_Handler_1|int_cnt~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~54_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\ & ((\SPI_Input_Handler_1|int_cnt~53_combout\) # ((\SPI_Input_Handler_1|int_cnt~50_combout\)))) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\ & 
-- (((\SPI_Input_Handler_1|Add0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|int_cnt~53_combout\,
	datab => \SPI_Input_Handler_1|Add0~0_combout\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datad => \SPI_Input_Handler_1|int_cnt~50_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~54_combout\);

-- Location: LCCOMB_X31_Y25_N30
\SPI_Input_Handler_1|int_cnt~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~51_combout\ = (\SPI_Input_Handler_1|Add0~0_combout\) # ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\ & !\SPI_Input_Handler_1|Equal63~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Input_Handler_1|Add0~0_combout\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datad => \SPI_Input_Handler_1|Equal63~3_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~51_combout\);

-- Location: LCCOMB_X31_Y25_N26
\SPI_Input_Handler_1|int_cnt~150\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~150_combout\ = (\SPI_Input_Handler_1|Lock~q\ & (((\SPI_Input_Handler_1|int_cnt~50_combout\)))) # (!\SPI_Input_Handler_1|Lock~q\ & ((\SPI_In_1|EnableRateGenarator~q\ & ((\SPI_Input_Handler_1|int_cnt~50_combout\))) # 
-- (!\SPI_In_1|EnableRateGenarator~q\ & (\SPI_Input_Handler_1|int_cnt~51_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|Lock~q\,
	datab => \SPI_In_1|EnableRateGenarator~q\,
	datac => \SPI_Input_Handler_1|int_cnt~51_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~50_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~150_combout\);

-- Location: LCCOMB_X31_Y25_N0
\SPI_Input_Handler_1|int_cnt~151\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~151_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & ((\SPI_Input_Handler_1|Trigger~q\) # ((!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\) # 
-- (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\)))) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (!\SPI_Input_Handler_1|Trigger~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101110111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datab => \SPI_Input_Handler_1|Trigger~q\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	combout => \SPI_Input_Handler_1|int_cnt~151_combout\);

-- Location: LCCOMB_X31_Y25_N6
\SPI_Input_Handler_1|int_cnt~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~52_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & ((\SPI_Input_Handler_1|int_cnt~151_combout\) # ((\SPI_Input_Handler_1|int_cnt~50_combout\)))) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & 
-- (\SPI_Input_Handler_1|int_cnt~151_combout\ & (\SPI_Input_Handler_1|int_cnt~51_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datab => \SPI_Input_Handler_1|int_cnt~151_combout\,
	datac => \SPI_Input_Handler_1|int_cnt~51_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~50_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~52_combout\);

-- Location: LCCOMB_X31_Y25_N22
\SPI_Input_Handler_1|int_cnt~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~55_combout\ = (\SPI_Input_Handler_1|Trigger~q\ & ((\SPI_Input_Handler_1|int_cnt~52_combout\ & (\SPI_Input_Handler_1|int_cnt~54_combout\)) # (!\SPI_Input_Handler_1|int_cnt~52_combout\ & 
-- ((\SPI_Input_Handler_1|int_cnt~150_combout\))))) # (!\SPI_Input_Handler_1|Trigger~q\ & (((\SPI_Input_Handler_1|int_cnt~52_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|int_cnt~54_combout\,
	datab => \SPI_Input_Handler_1|Trigger~q\,
	datac => \SPI_Input_Handler_1|int_cnt~150_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~52_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~55_combout\);

-- Location: LCCOMB_X31_Y23_N14
\SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~0_combout\ = (\SPI_Input_Handler_1|int_cnt~58_combout\ & ((\SPI_Input_Handler_1|int_cnt~55_combout\))) # (!\SPI_Input_Handler_1|int_cnt~58_combout\ & (\SPI_Input_Handler_1|int_cnt~50_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|int_cnt~58_combout\,
	datab => \SPI_Input_Handler_1|int_cnt~50_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~55_combout\,
	combout => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~0_combout\);

-- Location: FF_X31_Y23_N15
\SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~0_combout\,
	asdata => \SPI_Input_Handler_1|int_cnt~150_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \SPI_Input_Handler_1|ALT_INV_SPI_Initialization:int_cnt[5]~q\,
	ena => \SPI_Input_Handler_1|ALT_INV_SPI_Initialization:int_cnt[6]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\);

-- Location: LCCOMB_X31_Y23_N2
\SPI_Input_Handler_1|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|Add0~2_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\ & (!\SPI_Input_Handler_1|Add0~1\)) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\ & ((\SPI_Input_Handler_1|Add0~1\) # (GND)))
-- \SPI_Input_Handler_1|Add0~3\ = CARRY((!\SPI_Input_Handler_1|Add0~1\) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datad => VCC,
	cin => \SPI_Input_Handler_1|Add0~1\,
	combout => \SPI_Input_Handler_1|Add0~2_combout\,
	cout => \SPI_Input_Handler_1|Add0~3\);

-- Location: LCCOMB_X29_Y23_N10
\SPI_Input_Handler_1|int_cnt~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~85_combout\ = ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~5_combout\)) # 
-- (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\))) # (!\SPI_Input_Handler_1|Lock~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111100011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datac => \SPI_Input_Handler_1|Lock~4_combout\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~5_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~85_combout\);

-- Location: LCCOMB_X29_Y23_N4
\SPI_Input_Handler_1|int_cnt~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~86_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ $ (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\)) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	combout => \SPI_Input_Handler_1|int_cnt~86_combout\);

-- Location: LCCOMB_X29_Y23_N30
\SPI_Input_Handler_1|int_cnt~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~87_combout\ = (\SPI_Input_Handler_1|int_cnt~85_combout\) # ((\SPI_Input_Handler_1|int_cnt~86_combout\ & ((\SPI_Input_Handler_1|int_cnt~44_combout\) # (\SPI_Input_Handler_1|Add0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|int_cnt~85_combout\,
	datab => \SPI_Input_Handler_1|int_cnt~44_combout\,
	datac => \SPI_Input_Handler_1|int_cnt~86_combout\,
	datad => \SPI_Input_Handler_1|Add0~4_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~87_combout\);

-- Location: LCCOMB_X29_Y23_N18
\SPI_Input_Handler_1|int_cnt~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~83_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\ & (\SPI_Input_Handler_1|Lock~4_combout\ & !\SPI_Input_Handler_1|int_cnt~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datac => \SPI_Input_Handler_1|Lock~4_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~44_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~83_combout\);

-- Location: LCCOMB_X29_Y23_N20
\SPI_Input_Handler_1|int_cnt~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~84_combout\ = (\SPI_Input_Handler_1|int_cnt~83_combout\) # ((!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & \SPI_Input_Handler_1|int_cnt~156_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datab => \SPI_Input_Handler_1|int_cnt~83_combout\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datad => \SPI_Input_Handler_1|int_cnt~156_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~84_combout\);

-- Location: LCCOMB_X29_Y23_N24
\SPI_Input_Handler_1|int_cnt~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~88_combout\ = (\SPI_Input_Handler_1|Add0~4_combout\ & ((\SPI_Input_Handler_1|int_cnt~84_combout\) # ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\ & \SPI_Input_Handler_1|int_cnt~87_combout\)))) # 
-- (!\SPI_Input_Handler_1|Add0~4_combout\ & (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\ & (\SPI_Input_Handler_1|int_cnt~87_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|Add0~4_combout\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datac => \SPI_Input_Handler_1|int_cnt~87_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~84_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~88_combout\);

-- Location: LCCOMB_X29_Y23_N6
\SPI_Input_Handler_1|int_cnt~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~89_combout\ = (\SPI_Input_Handler_1|int_cnt~152_combout\ & ((\SPI_Input_Handler_1|int_cnt~59_combout\))) # (!\SPI_Input_Handler_1|int_cnt~152_combout\ & (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datac => \SPI_Input_Handler_1|int_cnt~152_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~59_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~89_combout\);

-- Location: LCCOMB_X29_Y23_N28
\SPI_Input_Handler_1|int_cnt~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~90_combout\ = (\SPI_Input_Handler_1|int_cnt~152_combout\ & ((\SPI_Input_Handler_1|int_cnt~89_combout\ & ((\SPI_Input_Handler_1|int_cnt~88_combout\))) # (!\SPI_Input_Handler_1|int_cnt~89_combout\ & 
-- (\SPI_Input_Handler_1|Add0~4_combout\)))) # (!\SPI_Input_Handler_1|int_cnt~152_combout\ & (((\SPI_Input_Handler_1|int_cnt~89_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|Add0~4_combout\,
	datab => \SPI_Input_Handler_1|int_cnt~152_combout\,
	datac => \SPI_Input_Handler_1|int_cnt~88_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~89_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~90_combout\);

-- Location: LCCOMB_X29_Y23_N22
\SPI_Input_Handler_1|int_cnt~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~91_combout\ = (\SPI_Input_Handler_1|int_cnt~69_combout\ & ((\SPI_Input_Handler_1|int_cnt~42_combout\ & ((\SPI_Input_Handler_1|int_cnt~88_combout\))) # (!\SPI_Input_Handler_1|int_cnt~42_combout\ & 
-- (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datab => \SPI_Input_Handler_1|int_cnt~69_combout\,
	datac => \SPI_Input_Handler_1|int_cnt~42_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~88_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~91_combout\);

-- Location: LCCOMB_X29_Y23_N0
\SPI_Input_Handler_1|int_cnt~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~92_combout\ = (\SPI_Input_Handler_1|int_cnt~91_combout\) # ((\SPI_Input_Handler_1|Add0~4_combout\ & !\SPI_Input_Handler_1|int_cnt~69_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|Add0~4_combout\,
	datac => \SPI_Input_Handler_1|int_cnt~69_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~91_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~92_combout\);

-- Location: LCCOMB_X29_Y23_N16
\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~0_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & ((\SPI_Input_Handler_1|int_cnt~92_combout\))) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & 
-- (\SPI_Input_Handler_1|int_cnt~90_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datab => \SPI_Input_Handler_1|int_cnt~90_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~92_combout\,
	combout => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~0_combout\);

-- Location: LCCOMB_X29_Y23_N2
\SPI_Input_Handler_1|int_cnt~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~93_combout\ = (\SPI_Input_Handler_1|int_cnt~154_combout\ & ((\SPI_Input_Handler_1|Lock~4_combout\ & (\SPI_Input_Handler_1|Add0~4_combout\)) # (!\SPI_Input_Handler_1|Lock~4_combout\ & 
-- ((\SPI_Input_Handler_1|int_cnt~88_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|Add0~4_combout\,
	datab => \SPI_Input_Handler_1|Lock~4_combout\,
	datac => \SPI_Input_Handler_1|int_cnt~154_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~88_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~93_combout\);

-- Location: LCCOMB_X29_Y23_N8
\SPI_Input_Handler_1|int_cnt~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~94_combout\ = (\SPI_Input_Handler_1|int_cnt~93_combout\) # ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\ & !\SPI_Input_Handler_1|int_cnt~154_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datac => \SPI_Input_Handler_1|int_cnt~154_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~93_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~94_combout\);

-- Location: FF_X29_Y23_N17
\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~0_combout\,
	asdata => \SPI_Input_Handler_1|int_cnt~94_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \SPI_Input_Handler_1|ALT_INV_SPI_Initialization:int_cnt[5]~q\,
	ena => \SPI_Input_Handler_1|ALT_INV_SPI_Initialization:int_cnt[6]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\);

-- Location: LCCOMB_X31_Y24_N10
\SPI_Input_Handler_1|int_cnt~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~118_combout\ = ((!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\ & ((!\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~5_combout\) # (!\SPI_Input_Handler_1|Equal63~3_combout\)))) # 
-- (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datac => \SPI_Input_Handler_1|Equal63~3_combout\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~5_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~118_combout\);

-- Location: LCCOMB_X30_Y24_N24
\SPI_Input_Handler_1|int_cnt~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~117_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\ & \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	combout => \SPI_Input_Handler_1|int_cnt~117_combout\);

-- Location: LCCOMB_X31_Y24_N12
\SPI_Input_Handler_1|int_cnt~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~119_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & \SPI_Input_Handler_1|int_cnt~117_combout\)))) # 
-- (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (\SPI_Input_Handler_1|int_cnt~118_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|int_cnt~118_combout\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datad => \SPI_Input_Handler_1|int_cnt~117_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~119_combout\);

-- Location: LCCOMB_X31_Y23_N10
\SPI_Input_Handler_1|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|Add0~10_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\ & (!\SPI_Input_Handler_1|Add0~9\)) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\ & ((\SPI_Input_Handler_1|Add0~9\) # (GND)))
-- \SPI_Input_Handler_1|Add0~11\ = CARRY((!\SPI_Input_Handler_1|Add0~9\) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datad => VCC,
	cin => \SPI_Input_Handler_1|Add0~9\,
	combout => \SPI_Input_Handler_1|Add0~10_combout\,
	cout => \SPI_Input_Handler_1|Add0~11\);

-- Location: LCCOMB_X31_Y24_N16
\SPI_Input_Handler_1|int_cnt~161\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~161_combout\ = ((\SPI_Input_Handler_1|int_cnt~44_combout\ & ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\) # (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\)))) # (!\SPI_Input_Handler_1|Lock~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \SPI_Input_Handler_1|int_cnt~44_combout\,
	datad => \SPI_Input_Handler_1|Lock~4_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~161_combout\);

-- Location: LCCOMB_X31_Y24_N6
\SPI_Input_Handler_1|int_cnt~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~120_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\ & ((\SPI_Input_Handler_1|int_cnt~119_combout\) # ((\SPI_Input_Handler_1|Add0~10_combout\) # (\SPI_Input_Handler_1|int_cnt~161_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|int_cnt~119_combout\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datac => \SPI_Input_Handler_1|Add0~10_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~161_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~120_combout\);

-- Location: LCCOMB_X31_Y24_N28
\SPI_Input_Handler_1|int_cnt~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~123_combout\ = (\SPI_Input_Handler_1|int_cnt~69_combout\ & (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\ & ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\)))) # (!\SPI_Input_Handler_1|int_cnt~69_combout\ & 
-- (((\SPI_Input_Handler_1|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	datab => \SPI_Input_Handler_1|Add0~10_combout\,
	datac => \SPI_Input_Handler_1|int_cnt~69_combout\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	combout => \SPI_Input_Handler_1|int_cnt~123_combout\);

-- Location: LCCOMB_X31_Y24_N30
\SPI_Input_Handler_1|int_cnt~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~124_combout\ = (\SPI_Input_Handler_1|int_cnt~123_combout\) # ((\SPI_Input_Handler_1|int_cnt~120_combout\ & (\SPI_Input_Handler_1|int_cnt~69_combout\ & !\SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|int_cnt~120_combout\,
	datab => \SPI_Input_Handler_1|int_cnt~69_combout\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	datad => \SPI_Input_Handler_1|int_cnt~123_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~124_combout\);

-- Location: LCCOMB_X31_Y24_N24
\SPI_Input_Handler_1|int_cnt~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~121_combout\ = (\SPI_Input_Handler_1|int_cnt~59_combout\ & (((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\)))) # (!\SPI_Input_Handler_1|int_cnt~59_combout\ & ((\SPI_Input_Handler_1|int_cnt~44_combout\ & 
-- ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\))) # (!\SPI_Input_Handler_1|int_cnt~44_combout\ & (\SPI_Input_Handler_1|Add0~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|int_cnt~59_combout\,
	datab => \SPI_Input_Handler_1|Add0~10_combout\,
	datac => \SPI_Input_Handler_1|int_cnt~44_combout\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	combout => \SPI_Input_Handler_1|int_cnt~121_combout\);

-- Location: LCCOMB_X31_Y24_N18
\SPI_Input_Handler_1|int_cnt~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~122_combout\ = (\SPI_Input_Handler_1|int_cnt~59_combout\ & ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\ & (\SPI_Input_Handler_1|int_cnt~121_combout\)) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\ & 
-- ((\SPI_Input_Handler_1|int_cnt~120_combout\))))) # (!\SPI_Input_Handler_1|int_cnt~59_combout\ & (\SPI_Input_Handler_1|int_cnt~121_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|int_cnt~59_combout\,
	datab => \SPI_Input_Handler_1|int_cnt~121_combout\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	datad => \SPI_Input_Handler_1|int_cnt~120_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~122_combout\);

-- Location: LCCOMB_X31_Y24_N8
\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~0_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (\SPI_Input_Handler_1|int_cnt~124_combout\)) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & 
-- ((\SPI_Input_Handler_1|int_cnt~122_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|int_cnt~124_combout\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datad => \SPI_Input_Handler_1|int_cnt~122_combout\,
	combout => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~0_combout\);

-- Location: LCCOMB_X31_Y24_N20
\SPI_Input_Handler_1|int_cnt~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~125_combout\ = (\SPI_Input_Handler_1|Lock~4_combout\ & ((\SPI_Input_Handler_1|int_cnt~44_combout\ & ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\))) # (!\SPI_Input_Handler_1|int_cnt~44_combout\ & 
-- (\SPI_Input_Handler_1|Add0~10_combout\)))) # (!\SPI_Input_Handler_1|Lock~4_combout\ & (((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|Lock~4_combout\,
	datab => \SPI_Input_Handler_1|int_cnt~44_combout\,
	datac => \SPI_Input_Handler_1|Add0~10_combout\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	combout => \SPI_Input_Handler_1|int_cnt~125_combout\);

-- Location: LCCOMB_X31_Y24_N22
\SPI_Input_Handler_1|int_cnt~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~126_combout\ = (\SPI_Input_Handler_1|Lock~4_combout\ & (\SPI_Input_Handler_1|int_cnt~125_combout\)) # (!\SPI_Input_Handler_1|Lock~4_combout\ & ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\ & 
-- (\SPI_Input_Handler_1|int_cnt~125_combout\)) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\ & ((\SPI_Input_Handler_1|int_cnt~120_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|Lock~4_combout\,
	datab => \SPI_Input_Handler_1|int_cnt~125_combout\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	datad => \SPI_Input_Handler_1|int_cnt~120_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~126_combout\);

-- Location: FF_X31_Y24_N9
\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~0_combout\,
	asdata => \SPI_Input_Handler_1|int_cnt~126_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \SPI_Input_Handler_1|ALT_INV_SPI_Initialization:int_cnt[5]~q\,
	ena => \SPI_Input_Handler_1|ALT_INV_SPI_Initialization:int_cnt[6]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\);

-- Location: LCCOMB_X30_Y25_N28
\SPI_Input_Handler_1|int_cnt~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~115_combout\ = (!\SPI_In_1|EnableRateGenarator~q\ & \SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|EnableRateGenarator~q\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	combout => \SPI_Input_Handler_1|int_cnt~115_combout\);

-- Location: LCCOMB_X30_Y25_N12
\SPI_Input_Handler_1|int_cnt~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~106_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\ & ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	combout => \SPI_Input_Handler_1|int_cnt~106_combout\);

-- Location: LCCOMB_X30_Y25_N26
\SPI_Input_Handler_1|int_cnt~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~107_combout\ = (\SPI_Input_Handler_1|Trigger~q\ & (((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\)))) # (!\SPI_Input_Handler_1|Trigger~q\ & (\SPI_Input_Handler_1|int_cnt~106_combout\ & 
-- ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\) # (!\SPI_Input_Handler_1|Equal63~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|int_cnt~106_combout\,
	datab => \SPI_Input_Handler_1|Trigger~q\,
	datac => \SPI_Input_Handler_1|Equal63~3_combout\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	combout => \SPI_Input_Handler_1|int_cnt~107_combout\);

-- Location: LCCOMB_X30_Y25_N4
\SPI_Input_Handler_1|int_cnt~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~108_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\ & ((\SPI_Input_Handler_1|Trigger~q\ & (!\SPI_Input_Handler_1|int_cnt~107_combout\ & \SPI_Input_Handler_1|int_cnt~44_combout\)) # 
-- (!\SPI_Input_Handler_1|Trigger~q\ & (\SPI_Input_Handler_1|int_cnt~107_combout\)))) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\ & (((\SPI_Input_Handler_1|int_cnt~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datab => \SPI_Input_Handler_1|Trigger~q\,
	datac => \SPI_Input_Handler_1|int_cnt~107_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~44_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~108_combout\);

-- Location: LCCOMB_X30_Y25_N8
\SPI_Input_Handler_1|int_cnt~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~104_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\ & ((!\SPI_Input_Handler_1|int_cnt~61_combout\))) # 
-- (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\ & (\SPI_Input_Handler_1|Lock~4_combout\)))) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (((\SPI_Input_Handler_1|Lock~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datac => \SPI_Input_Handler_1|Lock~4_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~61_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~104_combout\);

-- Location: LCCOMB_X30_Y25_N2
\SPI_Input_Handler_1|int_cnt~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~105_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\ & (((\SPI_Input_Handler_1|Trigger~q\ & !\SPI_Input_Handler_1|int_cnt~104_combout\)) # (!\SPI_Input_Handler_1|int_cnt~58_combout\))) # 
-- (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\ & (((!\SPI_Input_Handler_1|int_cnt~104_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110110101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datab => \SPI_Input_Handler_1|Trigger~q\,
	datac => \SPI_Input_Handler_1|int_cnt~104_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~58_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~105_combout\);

-- Location: LCCOMB_X30_Y25_N16
\SPI_Input_Handler_1|int_cnt~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~110_combout\ = (\SPI_Input_Handler_1|int_cnt~105_combout\) # ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (!\SPI_Input_Handler_1|Trigger~q\ & \SPI_Input_Handler_1|int_cnt~108_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datab => \SPI_Input_Handler_1|Trigger~q\,
	datac => \SPI_Input_Handler_1|int_cnt~108_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~105_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~110_combout\);

-- Location: LCCOMB_X31_Y23_N12
\SPI_Input_Handler_1|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|Add0~12_combout\ = \SPI_Input_Handler_1|Add0~11\ $ (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	cin => \SPI_Input_Handler_1|Add0~11\,
	combout => \SPI_Input_Handler_1|Add0~12_combout\);

-- Location: LCCOMB_X30_Y25_N14
\SPI_Input_Handler_1|int_cnt~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~109_combout\ = (\SPI_Input_Handler_1|int_cnt~108_combout\ & (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\)) # (!\SPI_Input_Handler_1|int_cnt~108_combout\ & ((\SPI_Input_Handler_1|int_cnt~105_combout\ & 
-- (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\)) # (!\SPI_Input_Handler_1|int_cnt~105_combout\ & ((\SPI_Input_Handler_1|Add0~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	datab => \SPI_Input_Handler_1|int_cnt~108_combout\,
	datac => \SPI_Input_Handler_1|Add0~12_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~105_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~109_combout\);

-- Location: LCCOMB_X29_Y25_N16
\SPI_Input_Handler_1|int_cnt~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~113_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (!\SPI_Input_Handler_1|Lock~q\ & (\SPI_Input_Handler_1|Lock~5_combout\ & \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datab => \SPI_Input_Handler_1|Lock~q\,
	datac => \SPI_Input_Handler_1|Lock~5_combout\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~5_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~113_combout\);

-- Location: LCCOMB_X30_Y25_N22
\SPI_Input_Handler_1|int_cnt~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~111_combout\ = (\SPI_Input_Handler_1|Lock~q\ & (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\)) # (!\SPI_Input_Handler_1|Lock~q\ & ((\SPI_Input_Handler_1|int_cnt~44_combout\ & 
-- (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\)) # (!\SPI_Input_Handler_1|int_cnt~44_combout\ & ((\SPI_Input_Handler_1|Add0~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	datab => \SPI_Input_Handler_1|Lock~q\,
	datac => \SPI_Input_Handler_1|Add0~12_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~44_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~111_combout\);

-- Location: LCCOMB_X30_Y25_N20
\SPI_Input_Handler_1|int_cnt~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~112_combout\ = (\SPI_Input_Handler_1|Equal63~3_combout\ & (\SPI_Input_Handler_1|Add0~12_combout\)) # (!\SPI_Input_Handler_1|Equal63~3_combout\ & ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Input_Handler_1|Equal63~3_combout\,
	datac => \SPI_Input_Handler_1|Add0~12_combout\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	combout => \SPI_Input_Handler_1|int_cnt~112_combout\);

-- Location: LCCOMB_X30_Y25_N10
\SPI_Input_Handler_1|int_cnt~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~114_combout\ = (\SPI_Input_Handler_1|int_cnt~113_combout\ & ((\SPI_Input_Handler_1|int_cnt~112_combout\) # ((\SPI_Input_Handler_1|int_cnt~43_combout\ & \SPI_Input_Handler_1|int_cnt~111_combout\)))) # 
-- (!\SPI_Input_Handler_1|int_cnt~113_combout\ & (\SPI_Input_Handler_1|int_cnt~43_combout\ & (\SPI_Input_Handler_1|int_cnt~111_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|int_cnt~113_combout\,
	datab => \SPI_Input_Handler_1|int_cnt~43_combout\,
	datac => \SPI_Input_Handler_1|int_cnt~111_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~112_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~114_combout\);

-- Location: LCCOMB_X30_Y25_N18
\SPI_Input_Handler_1|int_cnt~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~116_combout\ = (\SPI_Input_Handler_1|int_cnt~109_combout\) # ((\SPI_Input_Handler_1|int_cnt~115_combout\ & (\SPI_Input_Handler_1|int_cnt~110_combout\ & \SPI_Input_Handler_1|int_cnt~114_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|int_cnt~115_combout\,
	datab => \SPI_Input_Handler_1|int_cnt~110_combout\,
	datac => \SPI_Input_Handler_1|int_cnt~109_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~114_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~116_combout\);

-- Location: LCCOMB_X30_Y25_N0
\SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~feeder_combout\ = \SPI_Input_Handler_1|int_cnt~116_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SPI_Input_Handler_1|int_cnt~116_combout\,
	combout => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~feeder_combout\);

-- Location: FF_X30_Y25_N1
\SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~feeder_combout\,
	asdata => VCC,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\);

-- Location: LCCOMB_X31_Y25_N28
\SPI_Input_Handler_1|int_cnt~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~42_combout\ = (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\ & \SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	combout => \SPI_Input_Handler_1|int_cnt~42_combout\);

-- Location: LCCOMB_X28_Y23_N10
\SPI_Input_Handler_1|int_cnt~159\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~159_combout\ = (\SPI_Input_Handler_1|Add0~6_combout\) # ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\ & (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\ & 
-- \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datac => \SPI_Input_Handler_1|Add0~6_combout\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	combout => \SPI_Input_Handler_1|int_cnt~159_combout\);

-- Location: LCCOMB_X28_Y23_N6
\SPI_Input_Handler_1|int_cnt~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~97_combout\ = (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\ & (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & ((!\SPI_Input_Handler_1|Equal63~3_combout\) # 
-- (!\SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:Delay_cnt[0]~5_combout\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datac => \SPI_Input_Handler_1|Equal63~3_combout\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	combout => \SPI_Input_Handler_1|int_cnt~97_combout\);

-- Location: LCCOMB_X28_Y23_N8
\SPI_Input_Handler_1|int_cnt~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~98_combout\ = ((\SPI_Input_Handler_1|int_cnt~97_combout\) # ((\SPI_Input_Handler_1|int_cnt~44_combout\ & !\SPI_Input_Handler_1|Lock~5_combout\))) # (!\SPI_Input_Handler_1|Lock~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|Lock~4_combout\,
	datab => \SPI_Input_Handler_1|int_cnt~44_combout\,
	datac => \SPI_Input_Handler_1|Lock~5_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~97_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~98_combout\);

-- Location: LCCOMB_X28_Y23_N16
\SPI_Input_Handler_1|int_cnt~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~96_combout\ = (\SPI_Input_Handler_1|Lock~4_combout\ & (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (\SPI_Input_Handler_1|Add0~6_combout\ & !\SPI_Input_Handler_1|int_cnt~44_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|Lock~4_combout\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \SPI_Input_Handler_1|Add0~6_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~44_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~96_combout\);

-- Location: LCCOMB_X28_Y23_N14
\SPI_Input_Handler_1|int_cnt~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~99_combout\ = (\SPI_Input_Handler_1|int_cnt~96_combout\) # ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & ((\SPI_Input_Handler_1|int_cnt~159_combout\) # (\SPI_Input_Handler_1|int_cnt~98_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|int_cnt~159_combout\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datac => \SPI_Input_Handler_1|int_cnt~98_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~96_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~99_combout\);

-- Location: LCCOMB_X28_Y23_N18
\SPI_Input_Handler_1|int_cnt~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~101_combout\ = (\SPI_Input_Handler_1|int_cnt~69_combout\ & (!\SPI_Input_Handler_1|int_cnt~42_combout\ & (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\))) # (!\SPI_Input_Handler_1|int_cnt~69_combout\ & 
-- (((\SPI_Input_Handler_1|Add0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|int_cnt~42_combout\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datac => \SPI_Input_Handler_1|Add0~6_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~69_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~101_combout\);

-- Location: LCCOMB_X28_Y23_N24
\SPI_Input_Handler_1|int_cnt~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~102_combout\ = (\SPI_Input_Handler_1|int_cnt~101_combout\) # ((\SPI_Input_Handler_1|int_cnt~42_combout\ & (\SPI_Input_Handler_1|int_cnt~69_combout\ & \SPI_Input_Handler_1|int_cnt~99_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|int_cnt~42_combout\,
	datab => \SPI_Input_Handler_1|int_cnt~69_combout\,
	datac => \SPI_Input_Handler_1|int_cnt~99_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~101_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~102_combout\);

-- Location: LCCOMB_X28_Y23_N2
\SPI_Input_Handler_1|int_cnt~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~95_combout\ = (\SPI_Input_Handler_1|int_cnt~152_combout\ & (!\SPI_Input_Handler_1|int_cnt~59_combout\ & (\SPI_Input_Handler_1|Add0~6_combout\))) # (!\SPI_Input_Handler_1|int_cnt~152_combout\ & 
-- (((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|int_cnt~59_combout\,
	datab => \SPI_Input_Handler_1|int_cnt~152_combout\,
	datac => \SPI_Input_Handler_1|Add0~6_combout\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	combout => \SPI_Input_Handler_1|int_cnt~95_combout\);

-- Location: LCCOMB_X28_Y23_N12
\SPI_Input_Handler_1|int_cnt~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~100_combout\ = (\SPI_Input_Handler_1|int_cnt~95_combout\) # ((\SPI_Input_Handler_1|int_cnt~59_combout\ & (\SPI_Input_Handler_1|int_cnt~152_combout\ & \SPI_Input_Handler_1|int_cnt~99_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|int_cnt~59_combout\,
	datab => \SPI_Input_Handler_1|int_cnt~152_combout\,
	datac => \SPI_Input_Handler_1|int_cnt~99_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~95_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~100_combout\);

-- Location: LCCOMB_X28_Y23_N20
\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~0_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (\SPI_Input_Handler_1|int_cnt~102_combout\)) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & 
-- ((\SPI_Input_Handler_1|int_cnt~100_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Input_Handler_1|int_cnt~102_combout\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datad => \SPI_Input_Handler_1|int_cnt~100_combout\,
	combout => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~0_combout\);

-- Location: LCCOMB_X28_Y23_N28
\SPI_Input_Handler_1|int_cnt~160\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~160_combout\ = (\SPI_Input_Handler_1|int_cnt~154_combout\ & ((\SPI_In_1|EnableRateGenarator~q\) # ((\SPI_Input_Handler_1|Lock~q\)))) # (!\SPI_Input_Handler_1|int_cnt~154_combout\ & 
-- (((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|EnableRateGenarator~q\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datac => \SPI_Input_Handler_1|Lock~q\,
	datad => \SPI_Input_Handler_1|int_cnt~154_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~160_combout\);

-- Location: LCCOMB_X28_Y23_N22
\SPI_Input_Handler_1|int_cnt~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~103_combout\ = (\SPI_Input_Handler_1|int_cnt~154_combout\ & ((\SPI_Input_Handler_1|int_cnt~160_combout\ & ((\SPI_Input_Handler_1|int_cnt~99_combout\))) # (!\SPI_Input_Handler_1|int_cnt~160_combout\ & 
-- (\SPI_Input_Handler_1|Add0~6_combout\)))) # (!\SPI_Input_Handler_1|int_cnt~154_combout\ & (((\SPI_Input_Handler_1|int_cnt~160_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|int_cnt~154_combout\,
	datab => \SPI_Input_Handler_1|Add0~6_combout\,
	datac => \SPI_Input_Handler_1|int_cnt~99_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~160_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~103_combout\);

-- Location: FF_X28_Y23_N21
\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~0_combout\,
	asdata => \SPI_Input_Handler_1|int_cnt~103_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \SPI_Input_Handler_1|ALT_INV_SPI_Initialization:int_cnt[5]~q\,
	ena => \SPI_Input_Handler_1|ALT_INV_SPI_Initialization:int_cnt[6]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\);

-- Location: LCCOMB_X31_Y23_N30
\SPI_Input_Handler_1|int_cnt~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~70_combout\ = (\SPI_Input_Handler_1|int_cnt~69_combout\ & (!\SPI_Input_Handler_1|int_cnt~42_combout\ & ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\)))) # (!\SPI_Input_Handler_1|int_cnt~69_combout\ & 
-- (((\SPI_Input_Handler_1|Add0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|int_cnt~42_combout\,
	datab => \SPI_Input_Handler_1|Add0~2_combout\,
	datac => \SPI_Input_Handler_1|int_cnt~69_combout\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	combout => \SPI_Input_Handler_1|int_cnt~70_combout\);

-- Location: LCCOMB_X31_Y25_N2
\SPI_Input_Handler_1|int_cnt~153\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~153_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\ & (\SPI_Input_Handler_1|int_cnt~61_combout\ & 
-- \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datac => \SPI_Input_Handler_1|int_cnt~61_combout\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	combout => \SPI_Input_Handler_1|int_cnt~153_combout\);

-- Location: LCCOMB_X30_Y23_N16
\SPI_Input_Handler_1|int_cnt~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~64_combout\ = ((!\SPI_Input_Handler_1|Equal63~3_combout\ & ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\)))) # 
-- (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datac => \SPI_Input_Handler_1|Equal63~3_combout\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	combout => \SPI_Input_Handler_1|int_cnt~64_combout\);

-- Location: LCCOMB_X30_Y23_N14
\SPI_Input_Handler_1|int_cnt~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~65_combout\ = ((\SPI_Input_Handler_1|Add0~2_combout\) # ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & \SPI_Input_Handler_1|int_cnt~44_combout\))) # (!\SPI_Input_Handler_1|Lock~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datab => \SPI_Input_Handler_1|Lock~4_combout\,
	datac => \SPI_Input_Handler_1|int_cnt~44_combout\,
	datad => \SPI_Input_Handler_1|Add0~2_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~65_combout\);

-- Location: LCCOMB_X30_Y23_N4
\SPI_Input_Handler_1|int_cnt~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~66_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (((\SPI_Input_Handler_1|int_cnt~65_combout\ & !\SPI_Input_Handler_1|int_cnt~57_combout\)))) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & 
-- ((\SPI_Input_Handler_1|int_cnt~64_combout\) # ((\SPI_Input_Handler_1|int_cnt~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datab => \SPI_Input_Handler_1|int_cnt~64_combout\,
	datac => \SPI_Input_Handler_1|int_cnt~65_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~57_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~66_combout\);

-- Location: LCCOMB_X30_Y23_N22
\SPI_Input_Handler_1|int_cnt~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~62_combout\ = (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\ & (\SPI_Input_Handler_1|Add0~2_combout\ & ((\SPI_Input_Handler_1|int_cnt~57_combout\) # (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|int_cnt~57_combout\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datad => \SPI_Input_Handler_1|Add0~2_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~62_combout\);

-- Location: LCCOMB_X31_Y23_N20
\SPI_Input_Handler_1|int_cnt~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~63_combout\ = (\SPI_Input_Handler_1|Lock~4_combout\ & (\SPI_Input_Handler_1|int_cnt~62_combout\ & ((\SPI_Input_Handler_1|Equal63~3_combout\) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|Lock~4_combout\,
	datab => \SPI_Input_Handler_1|Equal63~3_combout\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datad => \SPI_Input_Handler_1|int_cnt~62_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~63_combout\);

-- Location: LCCOMB_X31_Y23_N18
\SPI_Input_Handler_1|int_cnt~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~67_combout\ = (\SPI_Input_Handler_1|int_cnt~153_combout\) # ((\SPI_Input_Handler_1|int_cnt~63_combout\) # ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\ & \SPI_Input_Handler_1|int_cnt~66_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|int_cnt~153_combout\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datac => \SPI_Input_Handler_1|int_cnt~66_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~63_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~67_combout\);

-- Location: LCCOMB_X31_Y23_N24
\SPI_Input_Handler_1|int_cnt~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~71_combout\ = (\SPI_Input_Handler_1|int_cnt~70_combout\) # ((\SPI_Input_Handler_1|int_cnt~42_combout\ & (\SPI_Input_Handler_1|int_cnt~69_combout\ & \SPI_Input_Handler_1|int_cnt~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|int_cnt~70_combout\,
	datab => \SPI_Input_Handler_1|int_cnt~42_combout\,
	datac => \SPI_Input_Handler_1|int_cnt~69_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~67_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~71_combout\);

-- Location: LCCOMB_X31_Y23_N22
\SPI_Input_Handler_1|int_cnt~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~60_combout\ = (\SPI_Input_Handler_1|int_cnt~152_combout\ & (((!\SPI_Input_Handler_1|int_cnt~59_combout\ & \SPI_Input_Handler_1|Add0~2_combout\)))) # (!\SPI_Input_Handler_1|int_cnt~152_combout\ & 
-- (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datab => \SPI_Input_Handler_1|int_cnt~59_combout\,
	datac => \SPI_Input_Handler_1|int_cnt~152_combout\,
	datad => \SPI_Input_Handler_1|Add0~2_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~60_combout\);

-- Location: LCCOMB_X31_Y23_N28
\SPI_Input_Handler_1|int_cnt~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~68_combout\ = (\SPI_Input_Handler_1|int_cnt~60_combout\) # ((\SPI_Input_Handler_1|int_cnt~152_combout\ & (\SPI_Input_Handler_1|int_cnt~59_combout\ & \SPI_Input_Handler_1|int_cnt~67_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|int_cnt~152_combout\,
	datab => \SPI_Input_Handler_1|int_cnt~59_combout\,
	datac => \SPI_Input_Handler_1|int_cnt~60_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~67_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~68_combout\);

-- Location: LCCOMB_X31_Y23_N16
\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~0_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (\SPI_Input_Handler_1|int_cnt~71_combout\)) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & 
-- ((\SPI_Input_Handler_1|int_cnt~68_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datab => \SPI_Input_Handler_1|int_cnt~71_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~68_combout\,
	combout => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~0_combout\);

-- Location: LCCOMB_X30_Y23_N10
\SPI_Input_Handler_1|int_cnt~155\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~155_combout\ = (\SPI_Input_Handler_1|int_cnt~154_combout\ & (((\SPI_In_1|EnableRateGenarator~q\) # (\SPI_Input_Handler_1|Lock~q\)))) # (!\SPI_Input_Handler_1|int_cnt~154_combout\ & 
-- (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datab => \SPI_In_1|EnableRateGenarator~q\,
	datac => \SPI_Input_Handler_1|int_cnt~154_combout\,
	datad => \SPI_Input_Handler_1|Lock~q\,
	combout => \SPI_Input_Handler_1|int_cnt~155_combout\);

-- Location: LCCOMB_X31_Y23_N26
\SPI_Input_Handler_1|int_cnt~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~72_combout\ = (\SPI_Input_Handler_1|int_cnt~155_combout\ & (((\SPI_Input_Handler_1|int_cnt~67_combout\) # (!\SPI_Input_Handler_1|int_cnt~154_combout\)))) # (!\SPI_Input_Handler_1|int_cnt~155_combout\ & 
-- (\SPI_Input_Handler_1|Add0~2_combout\ & (\SPI_Input_Handler_1|int_cnt~154_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|int_cnt~155_combout\,
	datab => \SPI_Input_Handler_1|Add0~2_combout\,
	datac => \SPI_Input_Handler_1|int_cnt~154_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~67_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~72_combout\);

-- Location: FF_X31_Y23_N17
\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~0_combout\,
	asdata => \SPI_Input_Handler_1|int_cnt~72_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => \SPI_Input_Handler_1|ALT_INV_SPI_Initialization:int_cnt[5]~q\,
	ena => \SPI_Input_Handler_1|ALT_INV_SPI_Initialization:int_cnt[6]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\);

-- Location: LCCOMB_X29_Y24_N22
\SPI_Input_Handler_1|Input_Data_ready_i~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|Input_Data_ready_i~2_combout\ = (\SPI_Input_Handler_1|Lock~4_combout\ & (((!\SPI_Input_Handler_1|wait_cnt~1_combout\) # (!\SPI_Input_Handler_1|wait_cnt~0_combout\)) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datab => \SPI_Input_Handler_1|Lock~4_combout\,
	datac => \SPI_Input_Handler_1|wait_cnt~0_combout\,
	datad => \SPI_Input_Handler_1|wait_cnt~1_combout\,
	combout => \SPI_Input_Handler_1|Input_Data_ready_i~2_combout\);

-- Location: LCCOMB_X29_Y24_N16
\SPI_Input_Handler_1|Lock~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|Lock~10_combout\ = (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\ & (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\ & (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & 
-- \SPI_Input_Handler_1|wait_cnt~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datad => \SPI_Input_Handler_1|wait_cnt~1_combout\,
	combout => \SPI_Input_Handler_1|Lock~10_combout\);

-- Location: LCCOMB_X28_Y24_N24
\SPI_Input_Handler_1|Input_Data_ready_i~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|Input_Data_ready_i~0_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\ & ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\ & 
-- \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\)) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\ & !\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	combout => \SPI_Input_Handler_1|Input_Data_ready_i~0_combout\);

-- Location: LCCOMB_X28_Y24_N14
\SPI_Input_Handler_1|Input_Data_ready_i~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|Input_Data_ready_i~1_combout\ = (\SPI_Input_Handler_1|int_cnt~53_combout\ & ((\SPI_Input_Handler_1|Input_Data_ready_i~q\) # ((!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\) # 
-- (!\SPI_Input_Handler_1|Input_Data_ready_i~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|Input_Data_ready_i~q\,
	datab => \SPI_Input_Handler_1|Input_Data_ready_i~0_combout\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datad => \SPI_Input_Handler_1|int_cnt~53_combout\,
	combout => \SPI_Input_Handler_1|Input_Data_ready_i~1_combout\);

-- Location: LCCOMB_X29_Y24_N4
\SPI_Input_Handler_1|Input_Data_ready_i~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|Input_Data_ready_i~3_combout\ = (\SPI_Input_Handler_1|Input_Data_ready_i~1_combout\) # ((\SPI_Input_Handler_1|Input_Data_ready_i~q\ & ((\SPI_Input_Handler_1|Input_Data_ready_i~2_combout\) # (\SPI_Input_Handler_1|Lock~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|Input_Data_ready_i~2_combout\,
	datab => \SPI_Input_Handler_1|Lock~10_combout\,
	datac => \SPI_Input_Handler_1|Input_Data_ready_i~q\,
	datad => \SPI_Input_Handler_1|Input_Data_ready_i~1_combout\,
	combout => \SPI_Input_Handler_1|Input_Data_ready_i~3_combout\);

-- Location: FF_X29_Y24_N5
\SPI_Input_Handler_1|Input_Data_ready_i\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Input_Handler_1|Input_Data_ready_i~3_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Input_Handler_1|Input_Data_ready_i~q\);

-- Location: LCCOMB_X29_Y27_N8
\SPI_In_1|Load_i~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Load_i~feeder_combout\ = \SPI_Input_Handler_1|Input_Data_ready_i~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SPI_Input_Handler_1|Input_Data_ready_i~q\,
	combout => \SPI_In_1|Load_i~feeder_combout\);

-- Location: FF_X29_Y27_N9
\SPI_In_1|Load_i\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_In_1|Load_i~feeder_combout\,
	ena => \RST_I_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|Load_i~q\);

-- Location: LCCOMB_X30_Y27_N14
\SPI_In_1|SPI_Driver:bit_cnt[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|SPI_Driver:bit_cnt[3]~1_combout\ = ((!\SPI_In_1|SPI_Drive_state.idle~q\ & \SPI_In_1|Load_i~q\)) # (!\SPI_In_1|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|SPI_Drive_state.idle~q\,
	datac => \SPI_In_1|Equal1~0_combout\,
	datad => \SPI_In_1|Load_i~q\,
	combout => \SPI_In_1|SPI_Driver:bit_cnt[3]~1_combout\);

-- Location: LCCOMB_X29_Y27_N22
\SPI_In_1|SPI_Driver:bit_cnt[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|SPI_Driver:bit_cnt[3]~2_combout\ = (\SPI_In_1|EnableRateGenarator~q\) # ((\SPI_In_1|Load_i~q\ & !\SPI_In_1|SPI_Drive_state.idle~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_In_1|Load_i~q\,
	datac => \SPI_In_1|EnableRateGenarator~q\,
	datad => \SPI_In_1|SPI_Drive_state.idle~q\,
	combout => \SPI_In_1|SPI_Driver:bit_cnt[3]~2_combout\);

-- Location: FF_X29_Y28_N11
\SPI_In_1|SPI_Driver:bit_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_In_1|SPI_Driver:bit_cnt[0]~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \SPI_In_1|SPI_Driver:bit_cnt[3]~1_combout\,
	ena => \SPI_In_1|SPI_Driver:bit_cnt[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|SPI_Driver:bit_cnt[0]~q\);

-- Location: LCCOMB_X29_Y28_N12
\SPI_In_1|SPI_Driver:bit_cnt[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|SPI_Driver:bit_cnt[1]~1_combout\ = (\SPI_In_1|SPI_Driver:bit_cnt[1]~q\ & (!\SPI_In_1|SPI_Driver:bit_cnt[0]~2\)) # (!\SPI_In_1|SPI_Driver:bit_cnt[1]~q\ & ((\SPI_In_1|SPI_Driver:bit_cnt[0]~2\) # (GND)))
-- \SPI_In_1|SPI_Driver:bit_cnt[1]~2\ = CARRY((!\SPI_In_1|SPI_Driver:bit_cnt[0]~2\) # (!\SPI_In_1|SPI_Driver:bit_cnt[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|SPI_Driver:bit_cnt[1]~q\,
	datad => VCC,
	cin => \SPI_In_1|SPI_Driver:bit_cnt[0]~2\,
	combout => \SPI_In_1|SPI_Driver:bit_cnt[1]~1_combout\,
	cout => \SPI_In_1|SPI_Driver:bit_cnt[1]~2\);

-- Location: FF_X29_Y28_N13
\SPI_In_1|SPI_Driver:bit_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_In_1|SPI_Driver:bit_cnt[1]~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \SPI_In_1|SPI_Driver:bit_cnt[3]~1_combout\,
	ena => \SPI_In_1|SPI_Driver:bit_cnt[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|SPI_Driver:bit_cnt[1]~q\);

-- Location: LCCOMB_X29_Y28_N14
\SPI_In_1|SPI_Driver:bit_cnt[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|SPI_Driver:bit_cnt[2]~1_combout\ = (\SPI_In_1|SPI_Driver:bit_cnt[2]~q\ & (\SPI_In_1|SPI_Driver:bit_cnt[1]~2\ $ (GND))) # (!\SPI_In_1|SPI_Driver:bit_cnt[2]~q\ & (!\SPI_In_1|SPI_Driver:bit_cnt[1]~2\ & VCC))
-- \SPI_In_1|SPI_Driver:bit_cnt[2]~2\ = CARRY((\SPI_In_1|SPI_Driver:bit_cnt[2]~q\ & !\SPI_In_1|SPI_Driver:bit_cnt[1]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_In_1|SPI_Driver:bit_cnt[2]~q\,
	datad => VCC,
	cin => \SPI_In_1|SPI_Driver:bit_cnt[1]~2\,
	combout => \SPI_In_1|SPI_Driver:bit_cnt[2]~1_combout\,
	cout => \SPI_In_1|SPI_Driver:bit_cnt[2]~2\);

-- Location: FF_X29_Y28_N15
\SPI_In_1|SPI_Driver:bit_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_In_1|SPI_Driver:bit_cnt[2]~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \SPI_In_1|SPI_Driver:bit_cnt[3]~1_combout\,
	ena => \SPI_In_1|SPI_Driver:bit_cnt[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|SPI_Driver:bit_cnt[2]~q\);

-- Location: LCCOMB_X29_Y28_N16
\SPI_In_1|SPI_Driver:bit_cnt[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|SPI_Driver:bit_cnt[3]~3_combout\ = (\SPI_In_1|SPI_Driver:bit_cnt[3]~q\ & (!\SPI_In_1|SPI_Driver:bit_cnt[2]~2\)) # (!\SPI_In_1|SPI_Driver:bit_cnt[3]~q\ & ((\SPI_In_1|SPI_Driver:bit_cnt[2]~2\) # (GND)))
-- \SPI_In_1|SPI_Driver:bit_cnt[3]~4\ = CARRY((!\SPI_In_1|SPI_Driver:bit_cnt[2]~2\) # (!\SPI_In_1|SPI_Driver:bit_cnt[3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_In_1|SPI_Driver:bit_cnt[3]~q\,
	datad => VCC,
	cin => \SPI_In_1|SPI_Driver:bit_cnt[2]~2\,
	combout => \SPI_In_1|SPI_Driver:bit_cnt[3]~3_combout\,
	cout => \SPI_In_1|SPI_Driver:bit_cnt[3]~4\);

-- Location: FF_X29_Y28_N17
\SPI_In_1|SPI_Driver:bit_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_In_1|SPI_Driver:bit_cnt[3]~3_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \SPI_In_1|SPI_Driver:bit_cnt[3]~1_combout\,
	ena => \SPI_In_1|SPI_Driver:bit_cnt[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|SPI_Driver:bit_cnt[3]~q\);

-- Location: LCCOMB_X29_Y28_N18
\SPI_In_1|SPI_Driver:bit_cnt[4]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|SPI_Driver:bit_cnt[4]~1_combout\ = (\SPI_In_1|SPI_Driver:bit_cnt[4]~q\ & (\SPI_In_1|SPI_Driver:bit_cnt[3]~4\ $ (GND))) # (!\SPI_In_1|SPI_Driver:bit_cnt[4]~q\ & (!\SPI_In_1|SPI_Driver:bit_cnt[3]~4\ & VCC))
-- \SPI_In_1|SPI_Driver:bit_cnt[4]~2\ = CARRY((\SPI_In_1|SPI_Driver:bit_cnt[4]~q\ & !\SPI_In_1|SPI_Driver:bit_cnt[3]~4\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_In_1|SPI_Driver:bit_cnt[4]~q\,
	datad => VCC,
	cin => \SPI_In_1|SPI_Driver:bit_cnt[3]~4\,
	combout => \SPI_In_1|SPI_Driver:bit_cnt[4]~1_combout\,
	cout => \SPI_In_1|SPI_Driver:bit_cnt[4]~2\);

-- Location: FF_X29_Y28_N19
\SPI_In_1|SPI_Driver:bit_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_In_1|SPI_Driver:bit_cnt[4]~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \SPI_In_1|SPI_Driver:bit_cnt[3]~1_combout\,
	ena => \SPI_In_1|SPI_Driver:bit_cnt[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|SPI_Driver:bit_cnt[4]~q\);

-- Location: LCCOMB_X29_Y28_N20
\SPI_In_1|SPI_Driver:bit_cnt[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|SPI_Driver:bit_cnt[5]~1_combout\ = (\SPI_In_1|SPI_Driver:bit_cnt[5]~q\ & (!\SPI_In_1|SPI_Driver:bit_cnt[4]~2\)) # (!\SPI_In_1|SPI_Driver:bit_cnt[5]~q\ & ((\SPI_In_1|SPI_Driver:bit_cnt[4]~2\) # (GND)))
-- \SPI_In_1|SPI_Driver:bit_cnt[5]~2\ = CARRY((!\SPI_In_1|SPI_Driver:bit_cnt[4]~2\) # (!\SPI_In_1|SPI_Driver:bit_cnt[5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_In_1|SPI_Driver:bit_cnt[5]~q\,
	datad => VCC,
	cin => \SPI_In_1|SPI_Driver:bit_cnt[4]~2\,
	combout => \SPI_In_1|SPI_Driver:bit_cnt[5]~1_combout\,
	cout => \SPI_In_1|SPI_Driver:bit_cnt[5]~2\);

-- Location: FF_X29_Y28_N21
\SPI_In_1|SPI_Driver:bit_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_In_1|SPI_Driver:bit_cnt[5]~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \SPI_In_1|SPI_Driver:bit_cnt[3]~1_combout\,
	ena => \SPI_In_1|SPI_Driver:bit_cnt[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|SPI_Driver:bit_cnt[5]~q\);

-- Location: LCCOMB_X29_Y28_N22
\SPI_In_1|SPI_Driver:bit_cnt[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|SPI_Driver:bit_cnt[6]~1_combout\ = (\SPI_In_1|SPI_Driver:bit_cnt[6]~q\ & (\SPI_In_1|SPI_Driver:bit_cnt[5]~2\ $ (GND))) # (!\SPI_In_1|SPI_Driver:bit_cnt[6]~q\ & (!\SPI_In_1|SPI_Driver:bit_cnt[5]~2\ & VCC))
-- \SPI_In_1|SPI_Driver:bit_cnt[6]~2\ = CARRY((\SPI_In_1|SPI_Driver:bit_cnt[6]~q\ & !\SPI_In_1|SPI_Driver:bit_cnt[5]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|SPI_Driver:bit_cnt[6]~q\,
	datad => VCC,
	cin => \SPI_In_1|SPI_Driver:bit_cnt[5]~2\,
	combout => \SPI_In_1|SPI_Driver:bit_cnt[6]~1_combout\,
	cout => \SPI_In_1|SPI_Driver:bit_cnt[6]~2\);

-- Location: FF_X29_Y28_N23
\SPI_In_1|SPI_Driver:bit_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_In_1|SPI_Driver:bit_cnt[6]~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \SPI_In_1|SPI_Driver:bit_cnt[3]~1_combout\,
	ena => \SPI_In_1|SPI_Driver:bit_cnt[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|SPI_Driver:bit_cnt[6]~q\);

-- Location: LCCOMB_X29_Y28_N24
\SPI_In_1|SPI_Driver:bit_cnt[7]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|SPI_Driver:bit_cnt[7]~1_combout\ = (\SPI_In_1|SPI_Driver:bit_cnt[7]~q\ & (!\SPI_In_1|SPI_Driver:bit_cnt[6]~2\)) # (!\SPI_In_1|SPI_Driver:bit_cnt[7]~q\ & ((\SPI_In_1|SPI_Driver:bit_cnt[6]~2\) # (GND)))
-- \SPI_In_1|SPI_Driver:bit_cnt[7]~2\ = CARRY((!\SPI_In_1|SPI_Driver:bit_cnt[6]~2\) # (!\SPI_In_1|SPI_Driver:bit_cnt[7]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_In_1|SPI_Driver:bit_cnt[7]~q\,
	datad => VCC,
	cin => \SPI_In_1|SPI_Driver:bit_cnt[6]~2\,
	combout => \SPI_In_1|SPI_Driver:bit_cnt[7]~1_combout\,
	cout => \SPI_In_1|SPI_Driver:bit_cnt[7]~2\);

-- Location: FF_X29_Y28_N25
\SPI_In_1|SPI_Driver:bit_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_In_1|SPI_Driver:bit_cnt[7]~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \SPI_In_1|SPI_Driver:bit_cnt[3]~1_combout\,
	ena => \SPI_In_1|SPI_Driver:bit_cnt[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|SPI_Driver:bit_cnt[7]~q\);

-- Location: LCCOMB_X29_Y28_N26
\SPI_In_1|SPI_Driver:bit_cnt[8]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|SPI_Driver:bit_cnt[8]~1_combout\ = (\SPI_In_1|SPI_Driver:bit_cnt[8]~q\ & (\SPI_In_1|SPI_Driver:bit_cnt[7]~2\ $ (GND))) # (!\SPI_In_1|SPI_Driver:bit_cnt[8]~q\ & (!\SPI_In_1|SPI_Driver:bit_cnt[7]~2\ & VCC))
-- \SPI_In_1|SPI_Driver:bit_cnt[8]~2\ = CARRY((\SPI_In_1|SPI_Driver:bit_cnt[8]~q\ & !\SPI_In_1|SPI_Driver:bit_cnt[7]~2\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|SPI_Driver:bit_cnt[8]~q\,
	datad => VCC,
	cin => \SPI_In_1|SPI_Driver:bit_cnt[7]~2\,
	combout => \SPI_In_1|SPI_Driver:bit_cnt[8]~1_combout\,
	cout => \SPI_In_1|SPI_Driver:bit_cnt[8]~2\);

-- Location: FF_X29_Y28_N27
\SPI_In_1|SPI_Driver:bit_cnt[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_In_1|SPI_Driver:bit_cnt[8]~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \SPI_In_1|SPI_Driver:bit_cnt[3]~1_combout\,
	ena => \SPI_In_1|SPI_Driver:bit_cnt[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|SPI_Driver:bit_cnt[8]~q\);

-- Location: LCCOMB_X29_Y28_N28
\SPI_In_1|SPI_Driver:bit_cnt[9]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|SPI_Driver:bit_cnt[9]~1_combout\ = \SPI_In_1|SPI_Driver:bit_cnt[8]~2\ $ (\SPI_In_1|SPI_Driver:bit_cnt[9]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \SPI_In_1|SPI_Driver:bit_cnt[9]~q\,
	cin => \SPI_In_1|SPI_Driver:bit_cnt[8]~2\,
	combout => \SPI_In_1|SPI_Driver:bit_cnt[9]~1_combout\);

-- Location: FF_X29_Y28_N29
\SPI_In_1|SPI_Driver:bit_cnt[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_In_1|SPI_Driver:bit_cnt[9]~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sclr => \SPI_In_1|SPI_Driver:bit_cnt[3]~1_combout\,
	ena => \SPI_In_1|SPI_Driver:bit_cnt[3]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|SPI_Driver:bit_cnt[9]~q\);

-- Location: LCCOMB_X29_Y28_N4
\SPI_In_1|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Equal2~0_combout\ = (!\SPI_In_1|SPI_Driver:bit_cnt[1]~q\ & (!\SPI_In_1|SPI_Driver:bit_cnt[3]~q\ & (\SPI_In_1|SPI_Driver:bit_cnt[2]~q\ & !\SPI_In_1|SPI_Driver:bit_cnt[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|SPI_Driver:bit_cnt[1]~q\,
	datab => \SPI_In_1|SPI_Driver:bit_cnt[3]~q\,
	datac => \SPI_In_1|SPI_Driver:bit_cnt[2]~q\,
	datad => \SPI_In_1|SPI_Driver:bit_cnt[0]~q\,
	combout => \SPI_In_1|Equal2~0_combout\);

-- Location: LCCOMB_X29_Y28_N6
\SPI_In_1|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Equal2~1_combout\ = (!\SPI_In_1|SPI_Driver:bit_cnt[8]~q\ & (!\SPI_In_1|SPI_Driver:bit_cnt[9]~q\ & (\SPI_In_1|Equal2~0_combout\ & !\SPI_In_1|SPI_Driver:bit_cnt[7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|SPI_Driver:bit_cnt[8]~q\,
	datab => \SPI_In_1|SPI_Driver:bit_cnt[9]~q\,
	datac => \SPI_In_1|Equal2~0_combout\,
	datad => \SPI_In_1|SPI_Driver:bit_cnt[7]~q\,
	combout => \SPI_In_1|Equal2~1_combout\);

-- Location: LCCOMB_X29_Y28_N30
\SPI_In_1|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Equal1~0_combout\ = ((\SPI_In_1|SPI_Driver:bit_cnt[4]~q\) # ((!\SPI_In_1|SPI_Driver:bit_cnt[5]~q\) # (!\SPI_In_1|SPI_Driver:bit_cnt[6]~q\))) # (!\SPI_In_1|Equal2~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|Equal2~1_combout\,
	datab => \SPI_In_1|SPI_Driver:bit_cnt[4]~q\,
	datac => \SPI_In_1|SPI_Driver:bit_cnt[6]~q\,
	datad => \SPI_In_1|SPI_Driver:bit_cnt[5]~q\,
	combout => \SPI_In_1|Equal1~0_combout\);

-- Location: LCCOMB_X29_Y28_N8
\SPI_In_1|Equal2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Equal2~2_combout\ = (\SPI_In_1|Equal2~1_combout\ & (\SPI_In_1|SPI_Driver:bit_cnt[4]~q\ & (!\SPI_In_1|SPI_Driver:bit_cnt[6]~q\ & !\SPI_In_1|SPI_Driver:bit_cnt[5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|Equal2~1_combout\,
	datab => \SPI_In_1|SPI_Driver:bit_cnt[4]~q\,
	datac => \SPI_In_1|SPI_Driver:bit_cnt[6]~q\,
	datad => \SPI_In_1|SPI_Driver:bit_cnt[5]~q\,
	combout => \SPI_In_1|Equal2~2_combout\);

-- Location: LCCOMB_X30_Y27_N16
\SPI_In_1|Bit_Rate_Enable~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Bit_Rate_Enable~0_combout\ = ((\SPI_In_1|Bit_Rate_Enable~q\ & \SPI_In_1|Equal2~2_combout\)) # (!\SPI_In_1|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|Bit_Rate_Enable~q\,
	datac => \SPI_In_1|Equal1~0_combout\,
	datad => \SPI_In_1|Equal2~2_combout\,
	combout => \SPI_In_1|Bit_Rate_Enable~0_combout\);

-- Location: LCCOMB_X29_Y27_N16
\SPI_In_1|Bit_Rate_Enable~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Bit_Rate_Enable~feeder_combout\ = \SPI_In_1|Bit_Rate_Enable~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SPI_In_1|Bit_Rate_Enable~0_combout\,
	combout => \SPI_In_1|Bit_Rate_Enable~feeder_combout\);

-- Location: FF_X29_Y27_N17
\SPI_In_1|Bit_Rate_Enable\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_In_1|Bit_Rate_Enable~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_In_1|EnableRateGenarator~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|Bit_Rate_Enable~q\);

-- Location: LCCOMB_X28_Y27_N14
\SPI_In_1|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Selector13~0_combout\ = (\SPI_In_1|SPI_Drive_state.Cycle_cnt~q\ & (\SPI_In_1|SPI_Driver:bit_number[2]~q\ $ (((!\SPI_In_1|SPI_Driver:bit_number[0]~q\ & !\SPI_In_1|SPI_Driver:bit_number[1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|SPI_Driver:bit_number[0]~q\,
	datab => \SPI_In_1|SPI_Driver:bit_number[1]~q\,
	datac => \SPI_In_1|SPI_Driver:bit_number[2]~q\,
	datad => \SPI_In_1|SPI_Drive_state.Cycle_cnt~q\,
	combout => \SPI_In_1|Selector13~0_combout\);

-- Location: LCCOMB_X29_Y27_N28
\SPI_In_1|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Selector5~0_combout\ = (\SPI_In_1|Load_i~q\ & (((!\SPI_In_1|Bit_Rate_Enable~q\ & \SPI_In_1|SPI_Drive_state.CS_on~q\)) # (!\SPI_In_1|SPI_Drive_state.idle~q\))) # (!\SPI_In_1|Load_i~q\ & (!\SPI_In_1|Bit_Rate_Enable~q\ & 
-- (\SPI_In_1|SPI_Drive_state.CS_on~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|Load_i~q\,
	datab => \SPI_In_1|Bit_Rate_Enable~q\,
	datac => \SPI_In_1|SPI_Drive_state.CS_on~q\,
	datad => \SPI_In_1|SPI_Drive_state.idle~q\,
	combout => \SPI_In_1|Selector5~0_combout\);

-- Location: FF_X29_Y27_N29
\SPI_In_1|SPI_Drive_state.CS_on\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_In_1|Selector5~0_combout\,
	ena => \RST_I_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|SPI_Drive_state.CS_on~q\);

-- Location: LCCOMB_X29_Y27_N20
\SPI_In_1|SPI_Driver:bit_number[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|SPI_Driver:bit_number[1]~0_combout\ = (\SPI_In_1|SPI_Drive_state.CS_on~q\ & (\SPI_In_1|Bit_Rate_Enable~q\)) # (!\SPI_In_1|SPI_Drive_state.CS_on~q\ & ((\SPI_In_1|SPI_Drive_state.Cycle_cnt~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_In_1|Bit_Rate_Enable~q\,
	datac => \SPI_In_1|SPI_Drive_state.Cycle_cnt~q\,
	datad => \SPI_In_1|SPI_Drive_state.CS_on~q\,
	combout => \SPI_In_1|SPI_Driver:bit_number[1]~0_combout\);

-- Location: FF_X28_Y27_N15
\SPI_In_1|SPI_Driver:bit_number[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_In_1|Selector13~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_In_1|SPI_Driver:bit_number[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|SPI_Driver:bit_number[2]~q\);

-- Location: LCCOMB_X28_Y27_N10
\SPI_In_1|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Add1~0_combout\ = \SPI_In_1|SPI_Driver:bit_number[3]~q\ $ (((\SPI_In_1|SPI_Driver:bit_number[1]~q\) # ((\SPI_In_1|SPI_Driver:bit_number[2]~q\) # (\SPI_In_1|SPI_Driver:bit_number[0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|SPI_Driver:bit_number[1]~q\,
	datab => \SPI_In_1|SPI_Driver:bit_number[2]~q\,
	datac => \SPI_In_1|SPI_Driver:bit_number[0]~q\,
	datad => \SPI_In_1|SPI_Driver:bit_number[3]~q\,
	combout => \SPI_In_1|Add1~0_combout\);

-- Location: LCCOMB_X28_Y27_N0
\SPI_In_1|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Selector12~0_combout\ = (!\SPI_In_1|Add1~0_combout\ & \SPI_In_1|SPI_Drive_state.Cycle_cnt~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|Add1~0_combout\,
	datad => \SPI_In_1|SPI_Drive_state.Cycle_cnt~q\,
	combout => \SPI_In_1|Selector12~0_combout\);

-- Location: FF_X28_Y27_N1
\SPI_In_1|SPI_Driver:bit_number[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_In_1|Selector12~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_In_1|SPI_Driver:bit_number[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|SPI_Driver:bit_number[3]~q\);

-- Location: LCCOMB_X28_Y27_N22
\SPI_In_1|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Add1~1_combout\ = (\SPI_In_1|SPI_Driver:bit_number[1]~q\) # ((\SPI_In_1|SPI_Driver:bit_number[2]~q\) # ((\SPI_In_1|SPI_Driver:bit_number[0]~q\) # (\SPI_In_1|SPI_Driver:bit_number[3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|SPI_Driver:bit_number[1]~q\,
	datab => \SPI_In_1|SPI_Driver:bit_number[2]~q\,
	datac => \SPI_In_1|SPI_Driver:bit_number[0]~q\,
	datad => \SPI_In_1|SPI_Driver:bit_number[3]~q\,
	combout => \SPI_In_1|Add1~1_combout\);

-- Location: LCCOMB_X29_Y27_N10
\SPI_In_1|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Selector11~0_combout\ = (!\SPI_In_1|SPI_Drive_state.Cycle_cnt~q\ & (((\SPI_In_1|Bit_Rate_Enable~q\ & \SPI_In_1|SPI_Drive_state.CS_on~q\)) # (!\SPI_In_1|SPI_Driver:bit_number[4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|SPI_Driver:bit_number[4]~q\,
	datab => \SPI_In_1|Bit_Rate_Enable~q\,
	datac => \SPI_In_1|SPI_Drive_state.Cycle_cnt~q\,
	datad => \SPI_In_1|SPI_Drive_state.CS_on~q\,
	combout => \SPI_In_1|Selector11~0_combout\);

-- Location: LCCOMB_X29_Y27_N4
\SPI_In_1|Selector11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Selector11~1_combout\ = (!\SPI_In_1|Selector11~0_combout\ & ((\SPI_In_1|Add1~1_combout\ $ (!\SPI_In_1|SPI_Driver:bit_number[4]~q\)) # (!\SPI_In_1|SPI_Drive_state.Cycle_cnt~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|Selector11~0_combout\,
	datab => \SPI_In_1|Add1~1_combout\,
	datac => \SPI_In_1|SPI_Drive_state.Cycle_cnt~q\,
	datad => \SPI_In_1|SPI_Driver:bit_number[4]~q\,
	combout => \SPI_In_1|Selector11~1_combout\);

-- Location: LCCOMB_X30_Y27_N6
\SPI_In_1|SPI_Driver:bit_number[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|SPI_Driver:bit_number[4]~feeder_combout\ = \SPI_In_1|Selector11~1_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SPI_In_1|Selector11~1_combout\,
	combout => \SPI_In_1|SPI_Driver:bit_number[4]~feeder_combout\);

-- Location: FF_X30_Y27_N7
\SPI_In_1|SPI_Driver:bit_number[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_In_1|SPI_Driver:bit_number[4]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|SPI_Driver:bit_number[4]~q\);

-- Location: LCCOMB_X29_Y27_N6
\SPI_In_1|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Selector6~0_combout\ = (\SPI_In_1|SPI_Drive_state.Cycle_cnt~q\ & ((\SPI_In_1|Add1~1_combout\ $ (\SPI_In_1|SPI_Driver:bit_number[4]~q\)) # (!\SPI_In_1|Equal3~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|Equal3~0_combout\,
	datab => \SPI_In_1|Add1~1_combout\,
	datac => \SPI_In_1|SPI_Drive_state.Cycle_cnt~q\,
	datad => \SPI_In_1|SPI_Driver:bit_number[4]~q\,
	combout => \SPI_In_1|Selector6~0_combout\);

-- Location: LCCOMB_X29_Y27_N14
\SPI_In_1|Selector6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Selector6~1_combout\ = (\SPI_In_1|Selector6~0_combout\) # ((\SPI_In_1|Bit_Rate_Enable~q\ & (\SPI_In_1|SPI_Drive_state.CS_on~q\)) # (!\SPI_In_1|Bit_Rate_Enable~q\ & ((\SPI_In_1|SPI_Drive_state.FE_1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|Selector6~0_combout\,
	datab => \SPI_In_1|SPI_Drive_state.CS_on~q\,
	datac => \SPI_In_1|SPI_Drive_state.FE_1~q\,
	datad => \SPI_In_1|Bit_Rate_Enable~q\,
	combout => \SPI_In_1|Selector6~1_combout\);

-- Location: FF_X29_Y27_N15
\SPI_In_1|SPI_Drive_state.FE_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_In_1|Selector6~1_combout\,
	ena => \RST_I_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|SPI_Drive_state.FE_1~q\);

-- Location: LCCOMB_X30_Y27_N28
\SPI_In_1|SPI_Drive_state.RE_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|SPI_Drive_state.RE_1~0_combout\ = (\SPI_In_1|Bit_Rate_Enable~q\ & ((\RST_I_i~q\ & ((\SPI_In_1|SPI_Drive_state.FE_1~q\))) # (!\RST_I_i~q\ & (\SPI_In_1|SPI_Drive_state.RE_1~q\)))) # (!\SPI_In_1|Bit_Rate_Enable~q\ & 
-- (((\SPI_In_1|SPI_Drive_state.RE_1~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|Bit_Rate_Enable~q\,
	datab => \RST_I_i~q\,
	datac => \SPI_In_1|SPI_Drive_state.RE_1~q\,
	datad => \SPI_In_1|SPI_Drive_state.FE_1~q\,
	combout => \SPI_In_1|SPI_Drive_state.RE_1~0_combout\);

-- Location: FF_X30_Y27_N29
\SPI_In_1|SPI_Drive_state.RE_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_In_1|SPI_Drive_state.RE_1~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|SPI_Drive_state.RE_1~q\);

-- Location: LCCOMB_X29_Y27_N26
\SPI_In_1|Selector8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Selector8~0_combout\ = (\SPI_In_1|Bit_Rate_Enable~q\ & \SPI_In_1|SPI_Drive_state.RE_1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_In_1|Bit_Rate_Enable~q\,
	datad => \SPI_In_1|SPI_Drive_state.RE_1~q\,
	combout => \SPI_In_1|Selector8~0_combout\);

-- Location: FF_X29_Y27_N27
\SPI_In_1|SPI_Drive_state.Cycle_cnt\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_In_1|Selector8~0_combout\,
	ena => \RST_I_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|SPI_Drive_state.Cycle_cnt~q\);

-- Location: LCCOMB_X28_Y27_N8
\SPI_In_1|Selector15~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Selector15~0_combout\ = (!\SPI_In_1|SPI_Driver:bit_number[0]~q\ & \SPI_In_1|SPI_Drive_state.Cycle_cnt~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|SPI_Driver:bit_number[0]~q\,
	datad => \SPI_In_1|SPI_Drive_state.Cycle_cnt~q\,
	combout => \SPI_In_1|Selector15~0_combout\);

-- Location: FF_X28_Y27_N27
\SPI_In_1|SPI_Driver:bit_number[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \SPI_In_1|Selector15~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \SPI_In_1|SPI_Driver:bit_number[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|SPI_Driver:bit_number[0]~q\);

-- Location: LCCOMB_X28_Y27_N20
\SPI_In_1|Selector14~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Selector14~0_combout\ = (\SPI_In_1|SPI_Drive_state.Cycle_cnt~q\ & (\SPI_In_1|SPI_Driver:bit_number[0]~q\ $ (!\SPI_In_1|SPI_Driver:bit_number[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|SPI_Driver:bit_number[0]~q\,
	datac => \SPI_In_1|SPI_Driver:bit_number[1]~q\,
	datad => \SPI_In_1|SPI_Drive_state.Cycle_cnt~q\,
	combout => \SPI_In_1|Selector14~0_combout\);

-- Location: FF_X28_Y27_N21
\SPI_In_1|SPI_Driver:bit_number[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_In_1|Selector14~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_In_1|SPI_Driver:bit_number[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|SPI_Driver:bit_number[1]~q\);

-- Location: LCCOMB_X28_Y27_N26
\SPI_In_1|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Equal3~0_combout\ = (!\SPI_In_1|SPI_Driver:bit_number[1]~q\ & (!\SPI_In_1|SPI_Driver:bit_number[2]~q\ & (\SPI_In_1|SPI_Driver:bit_number[0]~q\ & !\SPI_In_1|SPI_Driver:bit_number[3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|SPI_Driver:bit_number[1]~q\,
	datab => \SPI_In_1|SPI_Driver:bit_number[2]~q\,
	datac => \SPI_In_1|SPI_Driver:bit_number[0]~q\,
	datad => \SPI_In_1|SPI_Driver:bit_number[3]~q\,
	combout => \SPI_In_1|Equal3~0_combout\);

-- Location: LCCOMB_X29_Y27_N12
\SPI_In_1|Selector9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Selector9~0_combout\ = (\SPI_In_1|Equal3~0_combout\ & (\SPI_In_1|SPI_Drive_state.Cycle_cnt~q\ & (\SPI_In_1|Add1~1_combout\ $ (!\SPI_In_1|SPI_Driver:bit_number[4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|Equal3~0_combout\,
	datab => \SPI_In_1|Add1~1_combout\,
	datac => \SPI_In_1|SPI_Drive_state.Cycle_cnt~q\,
	datad => \SPI_In_1|SPI_Driver:bit_number[4]~q\,
	combout => \SPI_In_1|Selector9~0_combout\);

-- Location: FF_X29_Y27_N13
\SPI_In_1|SPI_Drive_state.CS_off\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_In_1|Selector9~0_combout\,
	ena => \RST_I_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|SPI_Drive_state.CS_off~q\);

-- Location: LCCOMB_X31_Y27_N0
\SPI_In_1|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Add2~0_combout\ = \SPI_In_1|SPI_Driver:Delay_Timer[0]~q\ $ (VCC)
-- \SPI_In_1|Add2~1\ = CARRY(\SPI_In_1|SPI_Driver:Delay_Timer[0]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_In_1|SPI_Driver:Delay_Timer[0]~q\,
	datad => VCC,
	combout => \SPI_In_1|Add2~0_combout\,
	cout => \SPI_In_1|Add2~1\);

-- Location: LCCOMB_X31_Y27_N28
\SPI_In_1|Delay_Timer~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Delay_Timer~1_combout\ = (!\SPI_In_1|Equal4~1_combout\ & \SPI_In_1|Add2~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_In_1|Equal4~1_combout\,
	datad => \SPI_In_1|Add2~0_combout\,
	combout => \SPI_In_1|Delay_Timer~1_combout\);

-- Location: FF_X31_Y27_N29
\SPI_In_1|SPI_Driver:Delay_Timer[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_In_1|Delay_Timer~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_In_1|SPI_Drive_state.Last_Sclk~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|SPI_Driver:Delay_Timer[0]~q\);

-- Location: LCCOMB_X31_Y27_N2
\SPI_In_1|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Add2~2_combout\ = (\SPI_In_1|SPI_Driver:Delay_Timer[1]~q\ & (!\SPI_In_1|Add2~1\)) # (!\SPI_In_1|SPI_Driver:Delay_Timer[1]~q\ & ((\SPI_In_1|Add2~1\) # (GND)))
-- \SPI_In_1|Add2~3\ = CARRY((!\SPI_In_1|Add2~1\) # (!\SPI_In_1|SPI_Driver:Delay_Timer[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_In_1|SPI_Driver:Delay_Timer[1]~q\,
	datad => VCC,
	cin => \SPI_In_1|Add2~1\,
	combout => \SPI_In_1|Add2~2_combout\,
	cout => \SPI_In_1|Add2~3\);

-- Location: FF_X31_Y27_N3
\SPI_In_1|SPI_Driver:Delay_Timer[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_In_1|Add2~2_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_In_1|SPI_Drive_state.Last_Sclk~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|SPI_Driver:Delay_Timer[1]~q\);

-- Location: LCCOMB_X31_Y27_N4
\SPI_In_1|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Add2~4_combout\ = (\SPI_In_1|SPI_Driver:Delay_Timer[2]~q\ & (\SPI_In_1|Add2~3\ $ (GND))) # (!\SPI_In_1|SPI_Driver:Delay_Timer[2]~q\ & (!\SPI_In_1|Add2~3\ & VCC))
-- \SPI_In_1|Add2~5\ = CARRY((\SPI_In_1|SPI_Driver:Delay_Timer[2]~q\ & !\SPI_In_1|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_In_1|SPI_Driver:Delay_Timer[2]~q\,
	datad => VCC,
	cin => \SPI_In_1|Add2~3\,
	combout => \SPI_In_1|Add2~4_combout\,
	cout => \SPI_In_1|Add2~5\);

-- Location: FF_X31_Y27_N5
\SPI_In_1|SPI_Driver:Delay_Timer[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_In_1|Add2~4_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_In_1|SPI_Drive_state.Last_Sclk~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|SPI_Driver:Delay_Timer[2]~q\);

-- Location: LCCOMB_X31_Y27_N6
\SPI_In_1|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Add2~6_combout\ = (\SPI_In_1|SPI_Driver:Delay_Timer[3]~q\ & (!\SPI_In_1|Add2~5\)) # (!\SPI_In_1|SPI_Driver:Delay_Timer[3]~q\ & ((\SPI_In_1|Add2~5\) # (GND)))
-- \SPI_In_1|Add2~7\ = CARRY((!\SPI_In_1|Add2~5\) # (!\SPI_In_1|SPI_Driver:Delay_Timer[3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|SPI_Driver:Delay_Timer[3]~q\,
	datad => VCC,
	cin => \SPI_In_1|Add2~5\,
	combout => \SPI_In_1|Add2~6_combout\,
	cout => \SPI_In_1|Add2~7\);

-- Location: FF_X31_Y27_N7
\SPI_In_1|SPI_Driver:Delay_Timer[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_In_1|Add2~6_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_In_1|SPI_Drive_state.Last_Sclk~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|SPI_Driver:Delay_Timer[3]~q\);

-- Location: LCCOMB_X31_Y27_N8
\SPI_In_1|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Add2~8_combout\ = (\SPI_In_1|SPI_Driver:Delay_Timer[4]~q\ & (\SPI_In_1|Add2~7\ $ (GND))) # (!\SPI_In_1|SPI_Driver:Delay_Timer[4]~q\ & (!\SPI_In_1|Add2~7\ & VCC))
-- \SPI_In_1|Add2~9\ = CARRY((\SPI_In_1|SPI_Driver:Delay_Timer[4]~q\ & !\SPI_In_1|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SPI_In_1|SPI_Driver:Delay_Timer[4]~q\,
	datad => VCC,
	cin => \SPI_In_1|Add2~7\,
	combout => \SPI_In_1|Add2~8_combout\,
	cout => \SPI_In_1|Add2~9\);

-- Location: LCCOMB_X31_Y27_N16
\SPI_In_1|Delay_Timer~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Delay_Timer~0_combout\ = (\SPI_In_1|Add2~8_combout\ & !\SPI_In_1|Equal4~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SPI_In_1|Add2~8_combout\,
	datad => \SPI_In_1|Equal4~1_combout\,
	combout => \SPI_In_1|Delay_Timer~0_combout\);

-- Location: FF_X31_Y27_N17
\SPI_In_1|SPI_Driver:Delay_Timer[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_In_1|Delay_Timer~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_In_1|SPI_Drive_state.Last_Sclk~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|SPI_Driver:Delay_Timer[4]~q\);

-- Location: LCCOMB_X31_Y27_N10
\SPI_In_1|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Add2~10_combout\ = (\SPI_In_1|SPI_Driver:Delay_Timer[5]~q\ & (!\SPI_In_1|Add2~9\)) # (!\SPI_In_1|SPI_Driver:Delay_Timer[5]~q\ & ((\SPI_In_1|Add2~9\) # (GND)))
-- \SPI_In_1|Add2~11\ = CARRY((!\SPI_In_1|Add2~9\) # (!\SPI_In_1|SPI_Driver:Delay_Timer[5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|SPI_Driver:Delay_Timer[5]~q\,
	datad => VCC,
	cin => \SPI_In_1|Add2~9\,
	combout => \SPI_In_1|Add2~10_combout\,
	cout => \SPI_In_1|Add2~11\);

-- Location: FF_X31_Y27_N11
\SPI_In_1|SPI_Driver:Delay_Timer[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_In_1|Add2~10_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_In_1|SPI_Drive_state.Last_Sclk~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|SPI_Driver:Delay_Timer[5]~q\);

-- Location: LCCOMB_X31_Y27_N26
\SPI_In_1|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Equal4~0_combout\ = (!\SPI_In_1|SPI_Driver:Delay_Timer[5]~q\ & (!\SPI_In_1|SPI_Driver:Delay_Timer[1]~q\ & (!\SPI_In_1|SPI_Driver:Delay_Timer[3]~q\ & \SPI_In_1|SPI_Driver:Delay_Timer[4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|SPI_Driver:Delay_Timer[5]~q\,
	datab => \SPI_In_1|SPI_Driver:Delay_Timer[1]~q\,
	datac => \SPI_In_1|SPI_Driver:Delay_Timer[3]~q\,
	datad => \SPI_In_1|SPI_Driver:Delay_Timer[4]~q\,
	combout => \SPI_In_1|Equal4~0_combout\);

-- Location: LCCOMB_X31_Y27_N12
\SPI_In_1|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Add2~12_combout\ = \SPI_In_1|Add2~11\ $ (!\SPI_In_1|SPI_Driver:Delay_Timer[6]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \SPI_In_1|SPI_Driver:Delay_Timer[6]~q\,
	cin => \SPI_In_1|Add2~11\,
	combout => \SPI_In_1|Add2~12_combout\);

-- Location: LCCOMB_X31_Y27_N18
\SPI_In_1|Delay_Timer~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Delay_Timer~2_combout\ = (!\SPI_In_1|Equal4~1_combout\ & \SPI_In_1|Add2~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_In_1|Equal4~1_combout\,
	datad => \SPI_In_1|Add2~12_combout\,
	combout => \SPI_In_1|Delay_Timer~2_combout\);

-- Location: FF_X31_Y27_N19
\SPI_In_1|SPI_Driver:Delay_Timer[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_In_1|Delay_Timer~2_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_In_1|SPI_Drive_state.Last_Sclk~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|SPI_Driver:Delay_Timer[6]~q\);

-- Location: LCCOMB_X31_Y27_N20
\SPI_In_1|Equal4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Equal4~1_combout\ = (\SPI_In_1|Equal4~0_combout\ & (\SPI_In_1|SPI_Driver:Delay_Timer[6]~q\ & (!\SPI_In_1|SPI_Driver:Delay_Timer[2]~q\ & !\SPI_In_1|SPI_Driver:Delay_Timer[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|Equal4~0_combout\,
	datab => \SPI_In_1|SPI_Driver:Delay_Timer[6]~q\,
	datac => \SPI_In_1|SPI_Driver:Delay_Timer[2]~q\,
	datad => \SPI_In_1|SPI_Driver:Delay_Timer[0]~q\,
	combout => \SPI_In_1|Equal4~1_combout\);

-- Location: LCCOMB_X31_Y27_N30
\SPI_In_1|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Selector10~0_combout\ = (\SPI_In_1|SPI_Drive_state.CS_off~q\) # ((\SPI_In_1|SPI_Drive_state.Last_Sclk~q\ & !\SPI_In_1|Equal4~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_In_1|SPI_Drive_state.CS_off~q\,
	datac => \SPI_In_1|SPI_Drive_state.Last_Sclk~q\,
	datad => \SPI_In_1|Equal4~1_combout\,
	combout => \SPI_In_1|Selector10~0_combout\);

-- Location: FF_X31_Y27_N31
\SPI_In_1|SPI_Drive_state.Last_Sclk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_In_1|Selector10~0_combout\,
	ena => \RST_I_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|SPI_Drive_state.Last_Sclk~q\);

-- Location: LCCOMB_X31_Y27_N22
\SPI_In_1|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Selector4~0_combout\ = (\SPI_In_1|SPI_Drive_state.Last_Sclk~q\ & (!\SPI_In_1|Equal4~1_combout\ & ((\SPI_In_1|SPI_Drive_state.idle~q\) # (\SPI_In_1|Load_i~q\)))) # (!\SPI_In_1|SPI_Drive_state.Last_Sclk~q\ & (((\SPI_In_1|SPI_Drive_state.idle~q\) # 
-- (\SPI_In_1|Load_i~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011101110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|SPI_Drive_state.Last_Sclk~q\,
	datab => \SPI_In_1|Equal4~1_combout\,
	datac => \SPI_In_1|SPI_Drive_state.idle~q\,
	datad => \SPI_In_1|Load_i~q\,
	combout => \SPI_In_1|Selector4~0_combout\);

-- Location: FF_X31_Y27_N23
\SPI_In_1|SPI_Drive_state.idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_In_1|Selector4~0_combout\,
	ena => \RST_I_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|SPI_Drive_state.idle~q\);

-- Location: LCCOMB_X30_Y27_N18
\SPI_In_1|Write_Data~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Write_Data~0_combout\ = (\SPI_In_1|EnableRateGenarator~q\ & ((\SPI_In_1|Equal1~0_combout\ & ((\SPI_In_1|Equal2~2_combout\))) # (!\SPI_In_1|Equal1~0_combout\ & (\SPI_In_1|Write_Data~q\)))) # (!\SPI_In_1|EnableRateGenarator~q\ & 
-- (((\SPI_In_1|Write_Data~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|EnableRateGenarator~q\,
	datab => \SPI_In_1|Equal1~0_combout\,
	datac => \SPI_In_1|Write_Data~q\,
	datad => \SPI_In_1|Equal2~2_combout\,
	combout => \SPI_In_1|Write_Data~0_combout\);

-- Location: FF_X30_Y27_N19
\SPI_In_1|Write_Data\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_In_1|Write_Data~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|Write_Data~q\);

-- Location: LCCOMB_X30_Y27_N20
\SPI_In_1|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Selector1~0_combout\ = (!\SPI_In_1|ncs~q\ & ((\SPI_In_1|Bit_Rate_Enable~q\) # ((!\SPI_In_1|Write_Data~q\) # (!\SPI_In_1|SPI_Drive_state.CS_on~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|Bit_Rate_Enable~q\,
	datab => \SPI_In_1|SPI_Drive_state.CS_on~q\,
	datac => \SPI_In_1|ncs~q\,
	datad => \SPI_In_1|Write_Data~q\,
	combout => \SPI_In_1|Selector1~0_combout\);

-- Location: LCCOMB_X30_Y27_N8
\SPI_In_1|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Selector1~1_combout\ = (!\SPI_In_1|Selector1~0_combout\ & ((\SPI_In_1|SPI_Drive_state.CS_on~q\) # ((\SPI_In_1|SPI_Drive_state.idle~q\ & !\SPI_In_1|SPI_Drive_state.CS_off~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|SPI_Drive_state.idle~q\,
	datab => \SPI_In_1|SPI_Drive_state.CS_on~q\,
	datac => \SPI_In_1|SPI_Drive_state.CS_off~q\,
	datad => \SPI_In_1|Selector1~0_combout\,
	combout => \SPI_In_1|Selector1~1_combout\);

-- Location: FF_X30_Y27_N9
\SPI_In_1|ncs\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_In_1|Selector1~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|ncs~q\);

-- Location: LCCOMB_X29_Y26_N12
\SPI_Input_Handler_1|Card_Select_i~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|Card_Select_i~4_combout\ = ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\) # ((!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & \SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\))) # 
-- (!\SPI_Input_Handler_1|Lock~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|Lock~4_combout\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	combout => \SPI_Input_Handler_1|Card_Select_i~4_combout\);

-- Location: LCCOMB_X29_Y26_N14
\SPI_Input_Handler_1|Card_Select_i~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|Card_Select_i~1_combout\ = (\SPI_Input_Handler_1|Card_Select_i~0_combout\ & (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (\SPI_Input_Handler_1|wait_cnt~0_combout\ & 
-- !\SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|Card_Select_i~0_combout\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datac => \SPI_Input_Handler_1|wait_cnt~0_combout\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	combout => \SPI_Input_Handler_1|Card_Select_i~1_combout\);

-- Location: LCCOMB_X29_Y26_N28
\SPI_Input_Handler_1|Card_Select_i~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|Card_Select_i~2_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\ & ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\) # ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & 
-- !\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\)))) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\ & (((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\) # (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	combout => \SPI_Input_Handler_1|Card_Select_i~2_combout\);

-- Location: LCCOMB_X29_Y26_N2
\SPI_Input_Handler_1|Card_Select_i~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|Card_Select_i~3_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\) # ((\SPI_Input_Handler_1|Card_Select_i~2_combout\) # (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\ $ 
-- (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datad => \SPI_Input_Handler_1|Card_Select_i~2_combout\,
	combout => \SPI_Input_Handler_1|Card_Select_i~3_combout\);

-- Location: LCCOMB_X29_Y26_N8
\SPI_Input_Handler_1|Card_Select_i~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|Card_Select_i~5_combout\ = (\SPI_Input_Handler_1|Card_Select_i~1_combout\) # ((\SPI_Input_Handler_1|Card_Select_i~q\ & ((\SPI_Input_Handler_1|Card_Select_i~4_combout\) # (\SPI_Input_Handler_1|Card_Select_i~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|Card_Select_i~4_combout\,
	datab => \SPI_Input_Handler_1|Card_Select_i~1_combout\,
	datac => \SPI_Input_Handler_1|Card_Select_i~q\,
	datad => \SPI_Input_Handler_1|Card_Select_i~3_combout\,
	combout => \SPI_Input_Handler_1|Card_Select_i~5_combout\);

-- Location: FF_X29_Y26_N9
\SPI_Input_Handler_1|Card_Select_i\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Input_Handler_1|Card_Select_i~5_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Input_Handler_1|Card_Select_i~q\);

-- Location: LCCOMB_X30_Y27_N24
\SPI_In_1|nCS_Output_2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|nCS_Output_2~0_combout\ = (\SPI_Input_Handler_1|Card_Select_i~q\ & (\SPI_In_1|ncs~q\)) # (!\SPI_Input_Handler_1|Card_Select_i~q\ & ((\SPI_In_1|nCS_Output_2~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_In_1|ncs~q\,
	datac => \SPI_In_1|nCS_Output_2~q\,
	datad => \SPI_Input_Handler_1|Card_Select_i~q\,
	combout => \SPI_In_1|nCS_Output_2~0_combout\);

-- Location: FF_X30_Y27_N25
\SPI_In_1|nCS_Output_2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_In_1|nCS_Output_2~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|nCS_Output_2~q\);

-- Location: LCCOMB_X29_Y27_N18
\SPI_In_1|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Selector0~0_combout\ = (\SPI_In_1|SPI_Drive_state.CS_off~q\) # ((\SPI_In_1|SPI_Drive_state.Cycle_cnt~q\) # (\SPI_In_1|SPI_Drive_state.CS_on~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|SPI_Drive_state.CS_off~q\,
	datac => \SPI_In_1|SPI_Drive_state.Cycle_cnt~q\,
	datad => \SPI_In_1|SPI_Drive_state.CS_on~q\,
	combout => \SPI_In_1|Selector0~0_combout\);

-- Location: LCCOMB_X31_Y27_N24
\SPI_In_1|Sclk~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Sclk~0_combout\ = (\SPI_In_1|Equal4~0_combout\ & (!\SPI_In_1|SPI_Driver:Delay_Timer[6]~q\ & (\SPI_In_1|SPI_Driver:Delay_Timer[2]~q\ & !\SPI_In_1|SPI_Driver:Delay_Timer[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|Equal4~0_combout\,
	datab => \SPI_In_1|SPI_Driver:Delay_Timer[6]~q\,
	datac => \SPI_In_1|SPI_Driver:Delay_Timer[2]~q\,
	datad => \SPI_In_1|SPI_Driver:Delay_Timer[0]~q\,
	combout => \SPI_In_1|Sclk~0_combout\);

-- Location: LCCOMB_X30_Y27_N26
\SPI_In_1|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Selector0~1_combout\ = (!\SPI_In_1|Sclk~q\ & ((\SPI_In_1|Selector0~0_combout\) # ((\SPI_In_1|SPI_Drive_state.Last_Sclk~q\ & !\SPI_In_1|Sclk~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|SPI_Drive_state.Last_Sclk~q\,
	datab => \SPI_In_1|Selector0~0_combout\,
	datac => \SPI_In_1|Sclk~q\,
	datad => \SPI_In_1|Sclk~0_combout\,
	combout => \SPI_In_1|Selector0~1_combout\);

-- Location: LCCOMB_X30_Y27_N22
\SPI_In_1|Selector0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Selector0~2_combout\ = (!\SPI_In_1|Selector0~1_combout\ & (!\SPI_In_1|SPI_Drive_state.RE_1~q\ & ((\SPI_In_1|SPI_Drive_state.idle~q\) # (\SPI_In_1|Load_i~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|Selector0~1_combout\,
	datab => \SPI_In_1|SPI_Drive_state.RE_1~q\,
	datac => \SPI_In_1|SPI_Drive_state.idle~q\,
	datad => \SPI_In_1|Load_i~q\,
	combout => \SPI_In_1|Selector0~2_combout\);

-- Location: FF_X30_Y27_N23
\SPI_In_1|Sclk\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_In_1|Selector0~2_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|Sclk~q\);

-- Location: LCCOMB_X28_Y25_N12
\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~1_combout\ = \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ $ (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	combout => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~1_combout\);

-- Location: LCCOMB_X29_Y25_N6
\SPI_Input_Handler_1|int_cnt~148\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~148_combout\ = (\SPI_Input_Handler_1|Card_Select_i~0_combout\ & (!\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~1_combout\ & (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\ & 
-- !\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|Card_Select_i~0_combout\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~1_combout\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	combout => \SPI_Input_Handler_1|int_cnt~148_combout\);

-- Location: LCCOMB_X29_Y25_N8
\SPI_Input_Handler_1|int_cnt~149\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~149_combout\ = (\SPI_Input_Handler_1|int_cnt~148_combout\) # ((!\SPI_Input_Handler_1|int_cnt~53_combout\ & \SPI_Input_Handler_1|SPI_data_i\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|int_cnt~148_combout\,
	datab => \SPI_Input_Handler_1|int_cnt~53_combout\,
	datac => \SPI_Input_Handler_1|SPI_data_i\(0),
	combout => \SPI_Input_Handler_1|int_cnt~149_combout\);

-- Location: LCCOMB_X29_Y25_N28
\SPI_Input_Handler_1|SPI_data_i~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_data_i~7_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & ((!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\))) # 
-- (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\) # (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	combout => \SPI_Input_Handler_1|SPI_data_i~7_combout\);

-- Location: LCCOMB_X29_Y25_N22
\SPI_Input_Handler_1|SPI_data_i~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_data_i~16_combout\ = (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\ & (((\SPI_Input_Handler_1|SPI_data_i~7_combout\) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\)) # 
-- (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datad => \SPI_Input_Handler_1|SPI_data_i~7_combout\,
	combout => \SPI_Input_Handler_1|SPI_data_i~16_combout\);

-- Location: FF_X29_Y25_N9
\SPI_Input_Handler_1|SPI_data_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Input_Handler_1|int_cnt~149_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Input_Handler_1|SPI_data_i~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Input_Handler_1|SPI_data_i\(0));

-- Location: FF_X28_Y27_N25
\SPI_In_1|SPI_data_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \SPI_Input_Handler_1|SPI_data_i\(0),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \SPI_Input_Handler_1|Input_Data_ready_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|SPI_data_i\(0));

-- Location: LCCOMB_X28_Y27_N24
\SPI_In_1|Mux0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Mux0~7_combout\ = (!\SPI_In_1|SPI_Driver:bit_number[2]~q\ & (\SPI_In_1|SPI_data_i\(0) & (\SPI_In_1|SPI_Driver:bit_number[0]~q\ $ (\SPI_In_1|SPI_Driver:bit_number[1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|SPI_Driver:bit_number[0]~q\,
	datab => \SPI_In_1|SPI_Driver:bit_number[2]~q\,
	datac => \SPI_In_1|SPI_data_i\(0),
	datad => \SPI_In_1|SPI_Driver:bit_number[1]~q\,
	combout => \SPI_In_1|Mux0~7_combout\);

-- Location: LCCOMB_X30_Y24_N26
\SPI_Input_Handler_1|SPI_data_i[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_data_i[3]~2_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\) # ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\ & 
-- !\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\)) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	combout => \SPI_Input_Handler_1|SPI_data_i[3]~2_combout\);

-- Location: LCCOMB_X31_Y26_N12
\SPI_Input_Handler_1|SPI_data_i[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_data_i[3]~3_combout\ = (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\ & !\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	combout => \SPI_Input_Handler_1|SPI_data_i[3]~3_combout\);

-- Location: LCCOMB_X30_Y24_N10
\SPI_Input_Handler_1|SPI_data_i[3]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_data_i[3]~4_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\ & (!\SPI_Input_Handler_1|int_cnt~117_combout\ & ((\SPI_Input_Handler_1|SPI_data_i[3]~3_combout\)))) # 
-- (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\ & ((\SPI_Input_Handler_1|SPI_data_i[3]~2_combout\) # ((!\SPI_Input_Handler_1|int_cnt~117_combout\ & \SPI_Input_Handler_1|SPI_data_i[3]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datab => \SPI_Input_Handler_1|int_cnt~117_combout\,
	datac => \SPI_Input_Handler_1|SPI_data_i[3]~2_combout\,
	datad => \SPI_Input_Handler_1|SPI_data_i[3]~3_combout\,
	combout => \SPI_Input_Handler_1|SPI_data_i[3]~4_combout\);

-- Location: LCCOMB_X30_Y24_N28
\SPI_Input_Handler_1|SPI_data_i[3]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_data_i[3]~5_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\ & \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\)) # 
-- (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\ & !\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	combout => \SPI_Input_Handler_1|SPI_data_i[3]~5_combout\);

-- Location: LCCOMB_X30_Y24_N2
\SPI_Input_Handler_1|SPI_data_i[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_data_i[3]~6_combout\ = (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\ & (\SPI_Input_Handler_1|int_cnt~53_combout\ & ((!\SPI_Input_Handler_1|SPI_data_i[3]~5_combout\) # (!\SPI_Input_Handler_1|wait_cnt~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	datab => \SPI_Input_Handler_1|wait_cnt~1_combout\,
	datac => \SPI_Input_Handler_1|int_cnt~53_combout\,
	datad => \SPI_Input_Handler_1|SPI_data_i[3]~5_combout\,
	combout => \SPI_Input_Handler_1|SPI_data_i[3]~6_combout\);

-- Location: FF_X30_Y24_N11
\SPI_Input_Handler_1|SPI_data_i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Input_Handler_1|SPI_data_i[3]~4_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Input_Handler_1|SPI_data_i[3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Input_Handler_1|SPI_data_i\(7));

-- Location: FF_X28_Y27_N29
\SPI_In_1|SPI_data_i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \SPI_Input_Handler_1|SPI_data_i\(7),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \SPI_Input_Handler_1|Input_Data_ready_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|SPI_data_i\(7));

-- Location: LCCOMB_X30_Y24_N12
\SPI_Input_Handler_1|SPI_data_i[15]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_data_i[15]~9_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\))) # 
-- (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (((!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\ & \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\)) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001010110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	combout => \SPI_Input_Handler_1|SPI_data_i[15]~9_combout\);

-- Location: LCCOMB_X30_Y24_N8
\SPI_Input_Handler_1|SPI_data_i[15]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_data_i[15]~10_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\ & !\SPI_Input_Handler_1|SPI_data_i[15]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datad => \SPI_Input_Handler_1|SPI_data_i[15]~9_combout\,
	combout => \SPI_Input_Handler_1|SPI_data_i[15]~10_combout\);

-- Location: FF_X30_Y24_N9
\SPI_Input_Handler_1|SPI_data_i[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Input_Handler_1|SPI_data_i[15]~10_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Input_Handler_1|SPI_data_i[3]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Input_Handler_1|SPI_data_i\(15));

-- Location: FF_X28_Y27_N9
\SPI_In_1|SPI_data_i[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \SPI_Input_Handler_1|SPI_data_i\(15),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \SPI_Input_Handler_1|Input_Data_ready_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|SPI_data_i\(15));

-- Location: LCCOMB_X31_Y26_N6
\SPI_Input_Handler_1|int_cnt~147\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~147_combout\ = \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\ $ (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	combout => \SPI_Input_Handler_1|int_cnt~147_combout\);

-- Location: LCCOMB_X31_Y26_N28
\SPI_Input_Handler_1|SPI_data_i[9]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_data_i[9]~13_combout\ = \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\ $ (((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ $ 
-- (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\))) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & !\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010010110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	combout => \SPI_Input_Handler_1|SPI_data_i[9]~13_combout\);

-- Location: LCCOMB_X31_Y26_N30
\SPI_Input_Handler_1|SPI_data_i[9]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_data_i[9]~14_combout\ = (\SPI_Input_Handler_1|int_cnt~147_combout\ & ((\SPI_Input_Handler_1|SPI_data_i[3]~3_combout\) # ((\SPI_Input_Handler_1|SPI_data_i[9]~13_combout\ & !\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\)))) 
-- # (!\SPI_Input_Handler_1|int_cnt~147_combout\ & (\SPI_Input_Handler_1|SPI_data_i[9]~13_combout\ & (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|int_cnt~147_combout\,
	datab => \SPI_Input_Handler_1|SPI_data_i[9]~13_combout\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datad => \SPI_Input_Handler_1|SPI_data_i[3]~3_combout\,
	combout => \SPI_Input_Handler_1|SPI_data_i[9]~14_combout\);

-- Location: LCCOMB_X29_Y25_N2
\SPI_Input_Handler_1|SPI_data_i[9]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_data_i[9]~15_combout\ = (\SPI_Input_Handler_1|int_cnt~53_combout\ & ((\SPI_Input_Handler_1|SPI_data_i~16_combout\ & (\SPI_Input_Handler_1|SPI_data_i[9]~14_combout\)) # (!\SPI_Input_Handler_1|SPI_data_i~16_combout\ & 
-- ((\SPI_Input_Handler_1|SPI_data_i\(9)))))) # (!\SPI_Input_Handler_1|int_cnt~53_combout\ & (((\SPI_Input_Handler_1|SPI_data_i\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_data_i[9]~14_combout\,
	datab => \SPI_Input_Handler_1|int_cnt~53_combout\,
	datac => \SPI_Input_Handler_1|SPI_data_i\(9),
	datad => \SPI_Input_Handler_1|SPI_data_i~16_combout\,
	combout => \SPI_Input_Handler_1|SPI_data_i[9]~15_combout\);

-- Location: FF_X29_Y25_N3
\SPI_Input_Handler_1|SPI_data_i[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Input_Handler_1|SPI_data_i[9]~15_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Input_Handler_1|SPI_data_i\(9));

-- Location: FF_X28_Y27_N3
\SPI_In_1|SPI_data_i[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \SPI_Input_Handler_1|SPI_data_i\(9),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \SPI_Input_Handler_1|Input_Data_ready_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|SPI_data_i\(9));

-- Location: LCCOMB_X28_Y27_N2
\SPI_In_1|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Mux0~3_combout\ = (\SPI_In_1|SPI_Driver:bit_number[0]~q\ & ((\SPI_In_1|SPI_Driver:bit_number[2]~q\ & ((!\SPI_In_1|SPI_Driver:bit_number[1]~q\))) # (!\SPI_In_1|SPI_Driver:bit_number[2]~q\ & ((\SPI_In_1|SPI_Driver:bit_number[1]~q\) # 
-- (!\SPI_In_1|SPI_data_i\(9)))))) # (!\SPI_In_1|SPI_Driver:bit_number[0]~q\ & ((\SPI_In_1|SPI_Driver:bit_number[2]~q\) # ((!\SPI_In_1|SPI_data_i\(9) & \SPI_In_1|SPI_Driver:bit_number[1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011111001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|SPI_Driver:bit_number[0]~q\,
	datab => \SPI_In_1|SPI_Driver:bit_number[2]~q\,
	datac => \SPI_In_1|SPI_data_i\(9),
	datad => \SPI_In_1|SPI_Driver:bit_number[1]~q\,
	combout => \SPI_In_1|Mux0~3_combout\);

-- Location: LCCOMB_X29_Y24_N6
\SPI_Input_Handler_1|int_cnt~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~140_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\ & (((\SPI_Input_Handler_1|SPI_data_i\(11))))) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\ & ((\SPI_Input_Handler_1|Lock~4_combout\ & 
-- ((!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\))) # (!\SPI_Input_Handler_1|Lock~4_combout\ & (\SPI_Input_Handler_1|SPI_data_i\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datab => \SPI_Input_Handler_1|Lock~4_combout\,
	datac => \SPI_Input_Handler_1|SPI_data_i\(11),
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	combout => \SPI_Input_Handler_1|int_cnt~140_combout\);

-- Location: LCCOMB_X29_Y24_N12
\SPI_Input_Handler_1|int_cnt~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~145_combout\ = (\SPI_Input_Handler_1|SPI_data_i\(11) & !\SPI_Input_Handler_1|Card_Select_i~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \SPI_Input_Handler_1|SPI_data_i\(11),
	datad => \SPI_Input_Handler_1|Card_Select_i~0_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~145_combout\);

-- Location: LCCOMB_X28_Y24_N18
\SPI_Input_Handler_1|int_cnt~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~143_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\) # ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\ & \SPI_Input_Handler_1|int_cnt~53_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datad => \SPI_Input_Handler_1|int_cnt~53_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~143_combout\);

-- Location: LCCOMB_X28_Y24_N10
\SPI_Input_Handler_1|int_cnt~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~144_combout\ = (\SPI_Input_Handler_1|int_cnt~143_combout\ & (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\)) # (!\SPI_Input_Handler_1|int_cnt~143_combout\ & (\SPI_Input_Handler_1|SPI_data_i\(11) & 
-- ((!\SPI_Input_Handler_1|int_cnt~53_combout\) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datab => \SPI_Input_Handler_1|int_cnt~143_combout\,
	datac => \SPI_Input_Handler_1|SPI_data_i\(11),
	datad => \SPI_Input_Handler_1|int_cnt~53_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~144_combout\);

-- Location: LCCOMB_X28_Y24_N6
\SPI_Input_Handler_1|int_cnt~146\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~146_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\ & ((\SPI_Input_Handler_1|int_cnt~144_combout\ & ((\SPI_Input_Handler_1|int_cnt~145_combout\))) # (!\SPI_Input_Handler_1|int_cnt~144_combout\ & 
-- (\SPI_Input_Handler_1|int_cnt~140_combout\)))) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\ & (((\SPI_Input_Handler_1|int_cnt~144_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|int_cnt~140_combout\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datac => \SPI_Input_Handler_1|int_cnt~145_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~144_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~146_combout\);

-- Location: LCCOMB_X28_Y23_N4
\SPI_Input_Handler_1|int_cnt~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~139_combout\ = (\SPI_Input_Handler_1|SPI_data_i\(11)) # ((!\SPI_In_1|EnableRateGenarator~q\ & (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\ & !\SPI_Input_Handler_1|Lock~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|EnableRateGenarator~q\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datac => \SPI_Input_Handler_1|SPI_data_i\(11),
	datad => \SPI_Input_Handler_1|Lock~q\,
	combout => \SPI_Input_Handler_1|int_cnt~139_combout\);

-- Location: LCCOMB_X28_Y24_N22
\SPI_Input_Handler_1|int_cnt~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~138_combout\ = (\SPI_Input_Handler_1|int_cnt~53_combout\ & (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\)) # (!\SPI_Input_Handler_1|int_cnt~53_combout\ & ((\SPI_Input_Handler_1|SPI_data_i\(11))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datac => \SPI_Input_Handler_1|SPI_data_i\(11),
	datad => \SPI_Input_Handler_1|int_cnt~53_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~138_combout\);

-- Location: LCCOMB_X28_Y24_N8
\SPI_Input_Handler_1|int_cnt~163\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~163_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (((\SPI_Input_Handler_1|int_cnt~138_combout\ & \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\)))) # 
-- (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (\SPI_Input_Handler_1|int_cnt~139_combout\ & ((!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datab => \SPI_Input_Handler_1|int_cnt~139_combout\,
	datac => \SPI_Input_Handler_1|int_cnt~138_combout\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	combout => \SPI_Input_Handler_1|int_cnt~163_combout\);

-- Location: LCCOMB_X28_Y24_N4
\SPI_Input_Handler_1|int_cnt~164\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~164_combout\ = (\SPI_Input_Handler_1|int_cnt~163_combout\) # ((\SPI_Input_Handler_1|int_cnt~140_combout\ & (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ $ (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datac => \SPI_Input_Handler_1|int_cnt~163_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~140_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~164_combout\);

-- Location: LCCOMB_X28_Y25_N30
\SPI_Input_Handler_1|int_cnt~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~141_combout\ = (\SPI_Input_Handler_1|int_cnt~53_combout\ & (((!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\)) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\))) # (!\SPI_Input_Handler_1|int_cnt~53_combout\ & 
-- (((\SPI_Input_Handler_1|SPI_data_i\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datab => \SPI_Input_Handler_1|SPI_data_i\(11),
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datad => \SPI_Input_Handler_1|int_cnt~53_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~141_combout\);

-- Location: LCCOMB_X28_Y25_N28
\SPI_Input_Handler_1|int_cnt~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~142_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~1_combout\ & (((\SPI_Input_Handler_1|int_cnt~141_combout\)))) # (!\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~1_combout\ & 
-- (\SPI_Input_Handler_1|SPI_data_i\(11) & ((!\SPI_Input_Handler_1|int_cnt~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~1_combout\,
	datab => \SPI_Input_Handler_1|SPI_data_i\(11),
	datac => \SPI_Input_Handler_1|int_cnt~141_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~53_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~142_combout\);

-- Location: LCCOMB_X28_Y24_N28
\SPI_Input_Handler_1|SPI_data_i~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_data_i~11_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & ((\SPI_Input_Handler_1|int_cnt~139_combout\) # ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\)))) # 
-- (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (((!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\ & \SPI_Input_Handler_1|int_cnt~142_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datab => \SPI_Input_Handler_1|int_cnt~139_combout\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datad => \SPI_Input_Handler_1|int_cnt~142_combout\,
	combout => \SPI_Input_Handler_1|SPI_data_i~11_combout\);

-- Location: LCCOMB_X28_Y24_N0
\SPI_Input_Handler_1|SPI_data_i~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_data_i~12_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\ & ((\SPI_Input_Handler_1|SPI_data_i~11_combout\ & (\SPI_Input_Handler_1|int_cnt~146_combout\)) # (!\SPI_Input_Handler_1|SPI_data_i~11_combout\ & 
-- ((\SPI_Input_Handler_1|int_cnt~164_combout\))))) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\ & (((\SPI_Input_Handler_1|SPI_data_i~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|int_cnt~146_combout\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datac => \SPI_Input_Handler_1|int_cnt~164_combout\,
	datad => \SPI_Input_Handler_1|SPI_data_i~11_combout\,
	combout => \SPI_Input_Handler_1|SPI_data_i~12_combout\);

-- Location: FF_X28_Y24_N1
\SPI_Input_Handler_1|SPI_data_i[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Input_Handler_1|SPI_data_i~12_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Input_Handler_1|ALT_INV_SPI_Initialization:int_cnt[6]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Input_Handler_1|SPI_data_i\(11));

-- Location: FF_X28_Y27_N5
\SPI_In_1|SPI_data_i[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \SPI_Input_Handler_1|SPI_data_i\(11),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \SPI_Input_Handler_1|Input_Data_ready_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|SPI_data_i\(11));

-- Location: LCCOMB_X28_Y27_N12
\SPI_In_1|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Mux0~4_combout\ = (\SPI_In_1|SPI_Driver:bit_number[1]~q\ & (!\SPI_In_1|SPI_Driver:bit_number[2]~q\ & ((\SPI_In_1|SPI_Driver:bit_number[0]~q\) # (\SPI_In_1|SPI_data_i\(9))))) # (!\SPI_In_1|SPI_Driver:bit_number[1]~q\ & 
-- ((\SPI_In_1|SPI_Driver:bit_number[2]~q\ & (!\SPI_In_1|SPI_Driver:bit_number[0]~q\)) # (!\SPI_In_1|SPI_Driver:bit_number[2]~q\ & (\SPI_In_1|SPI_Driver:bit_number[0]~q\ & \SPI_In_1|SPI_data_i\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011000100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|SPI_Driver:bit_number[1]~q\,
	datab => \SPI_In_1|SPI_Driver:bit_number[2]~q\,
	datac => \SPI_In_1|SPI_Driver:bit_number[0]~q\,
	datad => \SPI_In_1|SPI_data_i\(9),
	combout => \SPI_In_1|Mux0~4_combout\);

-- Location: LCCOMB_X28_Y27_N4
\SPI_In_1|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Mux0~5_combout\ = (\SPI_In_1|Mux0~3_combout\ & (((\SPI_In_1|SPI_data_i\(11) & \SPI_In_1|Mux0~4_combout\)))) # (!\SPI_In_1|Mux0~3_combout\ & ((\SPI_In_1|SPI_data_i\(15)) # ((\SPI_In_1|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|SPI_data_i\(15),
	datab => \SPI_In_1|Mux0~3_combout\,
	datac => \SPI_In_1|SPI_data_i\(11),
	datad => \SPI_In_1|Mux0~4_combout\,
	combout => \SPI_In_1|Mux0~5_combout\);

-- Location: LCCOMB_X29_Y26_N4
\SPI_Input_Handler_1|int_cnt~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~137_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\))) # 
-- (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	combout => \SPI_Input_Handler_1|int_cnt~137_combout\);

-- Location: LCCOMB_X29_Y26_N18
\SPI_Input_Handler_1|int_cnt~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~136_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\ & \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\)) # 
-- (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\) # (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	combout => \SPI_Input_Handler_1|int_cnt~136_combout\);

-- Location: LCCOMB_X29_Y26_N0
\SPI_Input_Handler_1|SPI_data_i~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_data_i~17_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\) # ((\SPI_Input_Handler_1|int_cnt~136_combout\)))) # 
-- (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\ & (\SPI_Input_Handler_1|int_cnt~137_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datac => \SPI_Input_Handler_1|int_cnt~137_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~136_combout\,
	combout => \SPI_Input_Handler_1|SPI_data_i~17_combout\);

-- Location: LCCOMB_X29_Y26_N6
\SPI_Input_Handler_1|SPI_data_i~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_data_i~18_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\ & (((\SPI_Input_Handler_1|SPI_data_i~17_combout\)))) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\ & 
-- ((\SPI_Input_Handler_1|int_cnt~53_combout\ & ((\SPI_Input_Handler_1|SPI_data_i~17_combout\))) # (!\SPI_Input_Handler_1|int_cnt~53_combout\ & (\SPI_Input_Handler_1|SPI_data_i\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_data_i\(10),
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datac => \SPI_Input_Handler_1|int_cnt~53_combout\,
	datad => \SPI_Input_Handler_1|SPI_data_i~17_combout\,
	combout => \SPI_Input_Handler_1|SPI_data_i~18_combout\);

-- Location: LCCOMB_X29_Y26_N24
\SPI_Input_Handler_1|int_cnt~165\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~165_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (((!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\)))) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & 
-- ((\SPI_Input_Handler_1|SPI_data_i\(10)) # ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\) # (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_data_i\(10),
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	combout => \SPI_Input_Handler_1|int_cnt~165_combout\);

-- Location: LCCOMB_X29_Y26_N30
\SPI_Input_Handler_1|int_cnt~166\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~166_combout\ = (\SPI_Input_Handler_1|SPI_data_i\(10) & ((\SPI_Input_Handler_1|int_cnt~165_combout\) # ((!\SPI_Input_Handler_1|Card_Select_i~0_combout\)))) # (!\SPI_Input_Handler_1|SPI_data_i\(10) & 
-- (\SPI_Input_Handler_1|int_cnt~165_combout\ & (\SPI_Input_Handler_1|int_cnt~53_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_data_i\(10),
	datab => \SPI_Input_Handler_1|int_cnt~165_combout\,
	datac => \SPI_Input_Handler_1|int_cnt~53_combout\,
	datad => \SPI_Input_Handler_1|Card_Select_i~0_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~166_combout\);

-- Location: LCCOMB_X29_Y26_N16
\SPI_Input_Handler_1|int_cnt~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~135_combout\ = (\SPI_Input_Handler_1|int_cnt~53_combout\ & (((!\SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~1_combout\) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\)))) # 
-- (!\SPI_Input_Handler_1|int_cnt~53_combout\ & (\SPI_Input_Handler_1|SPI_data_i\(10)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_data_i\(10),
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datac => \SPI_Input_Handler_1|int_cnt~53_combout\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:wait_cnt[3]~1_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~135_combout\);

-- Location: LCCOMB_X29_Y26_N10
\SPI_Input_Handler_1|SPI_data_i~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|SPI_data_i~8_combout\ = (\SPI_Input_Handler_1|SPI_data_i~18_combout\ & (((\SPI_Input_Handler_1|int_cnt~166_combout\)) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\))) # (!\SPI_Input_Handler_1|SPI_data_i~18_combout\ & 
-- (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\ & ((\SPI_Input_Handler_1|int_cnt~135_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_data_i~18_combout\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datac => \SPI_Input_Handler_1|int_cnt~166_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~135_combout\,
	combout => \SPI_Input_Handler_1|SPI_data_i~8_combout\);

-- Location: FF_X29_Y26_N11
\SPI_Input_Handler_1|SPI_data_i[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Input_Handler_1|SPI_data_i~8_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Input_Handler_1|ALT_INV_SPI_Initialization:int_cnt[6]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Input_Handler_1|SPI_data_i\(10));

-- Location: FF_X28_Y27_N31
\SPI_In_1|SPI_data_i[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \SPI_Input_Handler_1|SPI_data_i\(10),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \SPI_Input_Handler_1|Input_Data_ready_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|SPI_data_i\(10));

-- Location: LCCOMB_X28_Y27_N30
\SPI_In_1|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Mux0~1_combout\ = (\SPI_In_1|SPI_Driver:bit_number[0]~q\ & ((\SPI_In_1|SPI_Driver:bit_number[2]~q\ & ((\SPI_In_1|SPI_data_i\(15)))) # (!\SPI_In_1|SPI_Driver:bit_number[2]~q\ & (\SPI_In_1|SPI_data_i\(10))))) # 
-- (!\SPI_In_1|SPI_Driver:bit_number[0]~q\ & ((\SPI_In_1|SPI_Driver:bit_number[2]~q\ & (\SPI_In_1|SPI_data_i\(10))) # (!\SPI_In_1|SPI_Driver:bit_number[2]~q\ & ((\SPI_In_1|SPI_data_i\(15))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100101100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|SPI_Driver:bit_number[0]~q\,
	datab => \SPI_In_1|SPI_Driver:bit_number[2]~q\,
	datac => \SPI_In_1|SPI_data_i\(10),
	datad => \SPI_In_1|SPI_data_i\(15),
	combout => \SPI_In_1|Mux0~1_combout\);

-- Location: LCCOMB_X29_Y25_N18
\SPI_Input_Handler_1|int_cnt~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~133_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\)))) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & 
-- (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ $ (((!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\ & !\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datad => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	combout => \SPI_Input_Handler_1|int_cnt~133_combout\);

-- Location: LCCOMB_X29_Y25_N20
\SPI_Input_Handler_1|int_cnt~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~134_combout\ = (\SPI_Input_Handler_1|Card_Select_i~0_combout\ & (((!\SPI_Input_Handler_1|int_cnt~53_combout\ & \SPI_Input_Handler_1|SPI_data_i\(8))) # (!\SPI_Input_Handler_1|int_cnt~133_combout\))) # 
-- (!\SPI_Input_Handler_1|Card_Select_i~0_combout\ & (!\SPI_Input_Handler_1|int_cnt~53_combout\ & (\SPI_Input_Handler_1|SPI_data_i\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000010111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|Card_Select_i~0_combout\,
	datab => \SPI_Input_Handler_1|int_cnt~53_combout\,
	datac => \SPI_Input_Handler_1|SPI_data_i\(8),
	datad => \SPI_Input_Handler_1|int_cnt~133_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~134_combout\);

-- Location: FF_X29_Y25_N21
\SPI_Input_Handler_1|SPI_data_i[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Input_Handler_1|int_cnt~134_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Input_Handler_1|SPI_data_i~16_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Input_Handler_1|SPI_data_i\(8));

-- Location: FF_X28_Y27_N17
\SPI_In_1|SPI_data_i[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \SPI_Input_Handler_1|SPI_data_i\(8),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \SPI_Input_Handler_1|Input_Data_ready_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|SPI_data_i\(8));

-- Location: LCCOMB_X28_Y24_N16
\SPI_Input_Handler_1|int_cnt~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~127_combout\ = (\SPI_Input_Handler_1|SPI_data_i\(12) & ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\) # ((\SPI_Input_Handler_1|Lock~q\) # (\SPI_In_1|EnableRateGenarator~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datab => \SPI_Input_Handler_1|Lock~q\,
	datac => \SPI_Input_Handler_1|SPI_data_i\(12),
	datad => \SPI_In_1|EnableRateGenarator~q\,
	combout => \SPI_Input_Handler_1|int_cnt~127_combout\);

-- Location: LCCOMB_X28_Y24_N30
\SPI_Input_Handler_1|int_cnt~162\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~162_combout\ = (\SPI_Input_Handler_1|int_cnt~53_combout\ & (((\SPI_Input_Handler_1|SPI_data_i\(12) & \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\)) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\))) # 
-- (!\SPI_Input_Handler_1|int_cnt~53_combout\ & (\SPI_Input_Handler_1|SPI_data_i\(12)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_data_i\(12),
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datad => \SPI_Input_Handler_1|int_cnt~53_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~162_combout\);

-- Location: LCCOMB_X28_Y24_N26
\SPI_Input_Handler_1|int_cnt~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~128_combout\ = (\SPI_Input_Handler_1|int_cnt~127_combout\) # ((!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\ & \SPI_Input_Handler_1|Card_Select_i~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datac => \SPI_Input_Handler_1|Card_Select_i~0_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~127_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~128_combout\);

-- Location: LCCOMB_X29_Y24_N24
\SPI_Input_Handler_1|int_cnt~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~129_combout\ = (\SPI_Input_Handler_1|int_cnt~53_combout\ & ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\ & (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\)) # 
-- (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\ & (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\ & \SPI_Input_Handler_1|SPI_data_i\(12))))) # (!\SPI_Input_Handler_1|int_cnt~53_combout\ & (((\SPI_Input_Handler_1|SPI_data_i\(12)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datac => \SPI_Input_Handler_1|int_cnt~53_combout\,
	datad => \SPI_Input_Handler_1|SPI_data_i\(12),
	combout => \SPI_Input_Handler_1|int_cnt~129_combout\);

-- Location: LCCOMB_X28_Y24_N2
\SPI_Input_Handler_1|int_cnt~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~130_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\)))) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & 
-- ((\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & ((\SPI_Input_Handler_1|int_cnt~129_combout\))) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (\SPI_Input_Handler_1|int_cnt~127_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datab => \SPI_Input_Handler_1|int_cnt~127_combout\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datad => \SPI_Input_Handler_1|int_cnt~129_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~130_combout\);

-- Location: LCCOMB_X28_Y24_N20
\SPI_Input_Handler_1|int_cnt~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~131_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & ((\SPI_Input_Handler_1|int_cnt~130_combout\ & (\SPI_Input_Handler_1|int_cnt~162_combout\)) # (!\SPI_Input_Handler_1|int_cnt~130_combout\ & 
-- ((\SPI_Input_Handler_1|int_cnt~128_combout\))))) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (((\SPI_Input_Handler_1|int_cnt~130_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Input_Handler_1|int_cnt~162_combout\,
	datab => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \SPI_Input_Handler_1|int_cnt~128_combout\,
	datad => \SPI_Input_Handler_1|int_cnt~130_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~131_combout\);

-- Location: LCCOMB_X28_Y24_N12
\SPI_Input_Handler_1|int_cnt~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Input_Handler_1|int_cnt~132_combout\ = (\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\ & ((\SPI_Input_Handler_1|int_cnt~131_combout\))) # (!\SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\ & (\SPI_Input_Handler_1|int_cnt~127_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Input_Handler_1|int_cnt~127_combout\,
	datac => \SPI_Input_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datad => \SPI_Input_Handler_1|int_cnt~131_combout\,
	combout => \SPI_Input_Handler_1|int_cnt~132_combout\);

-- Location: FF_X28_Y24_N13
\SPI_Input_Handler_1|SPI_data_i[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Input_Handler_1|int_cnt~132_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Input_Handler_1|ALT_INV_SPI_Initialization:int_cnt[6]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Input_Handler_1|SPI_data_i\(12));

-- Location: FF_X28_Y24_N17
\SPI_In_1|SPI_data_i[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \SPI_Input_Handler_1|SPI_data_i\(12),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \SPI_Input_Handler_1|Input_Data_ready_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|SPI_data_i\(12));

-- Location: LCCOMB_X28_Y27_N16
\SPI_In_1|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Mux0~0_combout\ = (\SPI_In_1|SPI_Driver:bit_number[2]~q\ & ((\SPI_In_1|SPI_data_i\(12)))) # (!\SPI_In_1|SPI_Driver:bit_number[2]~q\ & (\SPI_In_1|SPI_data_i\(8)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_In_1|SPI_Driver:bit_number[2]~q\,
	datac => \SPI_In_1|SPI_data_i\(8),
	datad => \SPI_In_1|SPI_data_i\(12),
	combout => \SPI_In_1|Mux0~0_combout\);

-- Location: LCCOMB_X28_Y27_N18
\SPI_In_1|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Mux0~2_combout\ = (\SPI_In_1|Mux0~1_combout\ & ((\SPI_In_1|Mux0~0_combout\) # (\SPI_In_1|SPI_Driver:bit_number[1]~q\ $ (!\SPI_In_1|SPI_Driver:bit_number[0]~q\)))) # (!\SPI_In_1|Mux0~1_combout\ & (\SPI_In_1|Mux0~0_combout\ & 
-- (\SPI_In_1|SPI_Driver:bit_number[1]~q\ $ (\SPI_In_1|SPI_Driver:bit_number[0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111010000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|Mux0~1_combout\,
	datab => \SPI_In_1|SPI_Driver:bit_number[1]~q\,
	datac => \SPI_In_1|SPI_Driver:bit_number[0]~q\,
	datad => \SPI_In_1|Mux0~0_combout\,
	combout => \SPI_In_1|Mux0~2_combout\);

-- Location: LCCOMB_X28_Y27_N6
\SPI_In_1|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Mux0~6_combout\ = (\SPI_In_1|Add1~0_combout\ & (((\SPI_In_1|SPI_Driver:bit_number[0]~q\)))) # (!\SPI_In_1|Add1~0_combout\ & ((\SPI_In_1|SPI_Driver:bit_number[0]~q\ & ((\SPI_In_1|Mux0~2_combout\))) # (!\SPI_In_1|SPI_Driver:bit_number[0]~q\ & 
-- (\SPI_In_1|Mux0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|Add1~0_combout\,
	datab => \SPI_In_1|Mux0~5_combout\,
	datac => \SPI_In_1|SPI_Driver:bit_number[0]~q\,
	datad => \SPI_In_1|Mux0~2_combout\,
	combout => \SPI_In_1|Mux0~6_combout\);

-- Location: LCCOMB_X28_Y27_N28
\SPI_In_1|Mux0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Mux0~8_combout\ = (\SPI_In_1|Add1~0_combout\ & ((\SPI_In_1|Mux0~6_combout\ & (\SPI_In_1|Mux0~7_combout\)) # (!\SPI_In_1|Mux0~6_combout\ & ((\SPI_In_1|SPI_data_i\(7)))))) # (!\SPI_In_1|Add1~0_combout\ & (((\SPI_In_1|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|Add1~0_combout\,
	datab => \SPI_In_1|Mux0~7_combout\,
	datac => \SPI_In_1|SPI_data_i\(7),
	datad => \SPI_In_1|Mux0~6_combout\,
	combout => \SPI_In_1|Mux0~8_combout\);

-- Location: LCCOMB_X30_Y27_N4
\SPI_In_1|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Selector17~0_combout\ = (\SPI_In_1|SPI_Drive_state.FE_1~q\ & \SPI_In_1|Mux0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|SPI_Drive_state.FE_1~q\,
	datad => \SPI_In_1|Mux0~8_combout\,
	combout => \SPI_In_1|Selector17~0_combout\);

-- Location: LCCOMB_X30_Y27_N12
\SPI_In_1|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Selector18~0_combout\ = ((!\SPI_In_1|Bit_Rate_Enable~q\ & (\SPI_In_1|Write_Data~q\ & \SPI_In_1|SPI_Drive_state.FE_1~q\))) # (!\SPI_In_1|SPI_Drive_state.idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_In_1|Bit_Rate_Enable~q\,
	datab => \SPI_In_1|Write_Data~q\,
	datac => \SPI_In_1|SPI_Drive_state.idle~q\,
	datad => \SPI_In_1|SPI_Drive_state.FE_1~q\,
	combout => \SPI_In_1|Selector18~0_combout\);

-- Location: FF_X30_Y27_N5
\SPI_In_1|Mosi~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_In_1|Selector17~0_combout\,
	ena => \SPI_In_1|Selector18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|Mosi~reg0_q\);

-- Location: LCCOMB_X34_Y31_N4
\SPI_In_1|Mosi~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|Mosi~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \SPI_In_1|Mosi~enfeeder_combout\);

-- Location: FF_X34_Y31_N5
\SPI_In_1|Mosi~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_In_1|Mosi~enfeeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_In_1|Selector18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|Mosi~en_q\);

-- Location: LCCOMB_X30_Y27_N10
\SPI_In_1|nCS_Output_1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_In_1|nCS_Output_1~0_combout\ = (\SPI_Input_Handler_1|Card_Select_i~q\ & ((\SPI_In_1|nCS_Output_1~q\))) # (!\SPI_Input_Handler_1|Card_Select_i~q\ & (\SPI_In_1|ncs~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_In_1|ncs~q\,
	datac => \SPI_In_1|nCS_Output_1~q\,
	datad => \SPI_Input_Handler_1|Card_Select_i~q\,
	combout => \SPI_In_1|nCS_Output_1~0_combout\);

-- Location: FF_X30_Y27_N11
\SPI_In_1|nCS_Output_1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_In_1|nCS_Output_1~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_In_1|nCS_Output_1~q\);

-- Location: LCCOMB_X37_Y28_N2
\SPI_Output_Handler_1|SPI_data_i[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i[6]~26_combout\ = \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ $ (((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	combout => \SPI_Output_Handler_1|SPI_data_i[6]~26_combout\);

-- Location: LCCOMB_X35_Y28_N12
\SPI_Output_Handler_1|SPI_data_i[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i[6]~27_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\)) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & ((\SPI_Output_Handler_1|SPI_data_i[6]~26_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datac => \SPI_Output_Handler_1|SPI_data_i[6]~26_combout\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	combout => \SPI_Output_Handler_1|SPI_data_i[6]~27_combout\);

-- Location: LCCOMB_X35_Y28_N24
\SPI_Output_Handler_1|SPI_data_i[1]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i[1]~31_combout\ = (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & !\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	combout => \SPI_Output_Handler_1|SPI_data_i[1]~31_combout\);

-- Location: LCCOMB_X35_Y28_N28
\SPI_Output_Handler_1|SPI_data_i~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~29_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & ((!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\))) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\)))) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & 
-- ((!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\))) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	combout => \SPI_Output_Handler_1|SPI_data_i~29_combout\);

-- Location: LCCOMB_X35_Y28_N14
\SPI_Output_Handler_1|SPI_data_i~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~28_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & (((!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & !\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\)) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\))) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ $ (((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001111101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	combout => \SPI_Output_Handler_1|SPI_data_i~28_combout\);

-- Location: LCCOMB_X35_Y28_N10
\SPI_Output_Handler_1|SPI_data_i~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~30_combout\ = (!\SPI_Output_Handler_1|SPI_data_i[6]~27_combout\ & (\SPI_Output_Handler_1|SPI_data_i~28_combout\ $ (((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & 
-- !\SPI_Output_Handler_1|SPI_data_i~29_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datab => \SPI_Output_Handler_1|SPI_data_i~29_combout\,
	datac => \SPI_Output_Handler_1|SPI_data_i~28_combout\,
	datad => \SPI_Output_Handler_1|SPI_data_i[6]~27_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~30_combout\);

-- Location: LCCOMB_X31_Y30_N20
\Main_Demux_1|Dig_Card1_1_B5_i[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B5_i[7]~0_combout\ = (\Main_Demux_1|Equal27~0_combout\ & (\Main_Demux_1|decode_cmd:got_byte_cnt[3]~q\ & (\Main_Demux_1|cmd_state.Store_Outputs~q\ & \Main_Demux_1|Equal34~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Equal27~0_combout\,
	datab => \Main_Demux_1|decode_cmd:got_byte_cnt[3]~q\,
	datac => \Main_Demux_1|cmd_state.Store_Outputs~q\,
	datad => \Main_Demux_1|Equal34~0_combout\,
	combout => \Main_Demux_1|Dig_Card1_1_B5_i[7]~0_combout\);

-- Location: FF_X31_Y28_N7
\Main_Demux_1|Dig_Card1_1_B5_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|CRC_In\(5),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B5_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B5_i\(2));

-- Location: FF_X35_Y28_N23
\Main_Demux_1|Dig_Card1_1_B5[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|Dig_Card1_1_B5_i\(2),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B5\(2));

-- Location: LCCOMB_X35_Y28_N22
\SPI_Output_Handler_1|SPI_data_i~109\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~109_combout\ = (\SPI_Output_Handler_1|SPI_data_i~30_combout\) # ((\SPI_Output_Handler_1|SPI_data_i[1]~31_combout\ & (!\Main_Demux_1|Dig_Card1_1_B5\(2) & \SPI_Output_Handler_1|SPI_data_i[6]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_data_i~30_combout\,
	datab => \SPI_Output_Handler_1|SPI_data_i[1]~31_combout\,
	datac => \Main_Demux_1|Dig_Card1_1_B5\(2),
	datad => \SPI_Output_Handler_1|SPI_data_i[6]~27_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~109_combout\);

-- Location: LCCOMB_X34_Y27_N18
\Main_Demux_1|Dig_Card1_1_B2_i[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B2_i[2]~feeder_combout\ = \Main_Demux_1|CRC_In\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Main_Demux_1|CRC_In\(5),
	combout => \Main_Demux_1|Dig_Card1_1_B2_i[2]~feeder_combout\);

-- Location: LCCOMB_X31_Y30_N8
\Main_Demux_1|Dig_Card1_1_B2_i[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B2_i[7]~0_combout\ = (\Main_Demux_1|cmd_state.Store_Outputs~q\ & \Main_Demux_1|Equal29~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Main_Demux_1|cmd_state.Store_Outputs~q\,
	datad => \Main_Demux_1|Equal29~0_combout\,
	combout => \Main_Demux_1|Dig_Card1_1_B2_i[7]~0_combout\);

-- Location: FF_X34_Y27_N19
\Main_Demux_1|Dig_Card1_1_B2_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B2_i[2]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B2_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B2_i\(2));

-- Location: LCCOMB_X35_Y27_N30
\Main_Demux_1|Dig_Card1_1_B2[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B2[2]~feeder_combout\ = \Main_Demux_1|Dig_Card1_1_B2_i\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|Dig_Card1_1_B2_i\(2),
	combout => \Main_Demux_1|Dig_Card1_1_B2[2]~feeder_combout\);

-- Location: FF_X35_Y27_N31
\Main_Demux_1|Dig_Card1_1_B2[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B2[2]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B2\(2));

-- Location: LCCOMB_X35_Y29_N28
\SPI_Output_Handler_1|SPI_data_i[1]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i[1]~33_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\) # (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	combout => \SPI_Output_Handler_1|SPI_data_i[1]~33_combout\);

-- Location: LCCOMB_X34_Y27_N20
\Main_Demux_1|Dig_Card1_1_B3_i[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B3_i[2]~feeder_combout\ = \Main_Demux_1|CRC_In\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Main_Demux_1|CRC_In\(5),
	combout => \Main_Demux_1|Dig_Card1_1_B3_i[2]~feeder_combout\);

-- Location: LCCOMB_X31_Y30_N14
\Main_Demux_1|Dig_Card1_1_B3_i[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B3_i[7]~0_combout\ = (\Main_Demux_1|Equal28~0_combout\ & (!\Main_Demux_1|decode_cmd:got_byte_cnt[3]~q\ & (\Main_Demux_1|cmd_state.Store_Outputs~q\ & \Main_Demux_1|decode_cmd:got_byte_cnt[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Equal28~0_combout\,
	datab => \Main_Demux_1|decode_cmd:got_byte_cnt[3]~q\,
	datac => \Main_Demux_1|cmd_state.Store_Outputs~q\,
	datad => \Main_Demux_1|decode_cmd:got_byte_cnt[1]~q\,
	combout => \Main_Demux_1|Dig_Card1_1_B3_i[7]~0_combout\);

-- Location: FF_X34_Y27_N21
\Main_Demux_1|Dig_Card1_1_B3_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B3_i[2]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B3_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B3_i\(2));

-- Location: FF_X35_Y28_N1
\Main_Demux_1|Dig_Card1_1_B3[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|Dig_Card1_1_B3_i\(2),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B3\(2));

-- Location: LCCOMB_X35_Y29_N14
\SPI_Output_Handler_1|SPI_data_i[1]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i[1]~37_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	combout => \SPI_Output_Handler_1|SPI_data_i[1]~37_combout\);

-- Location: LCCOMB_X32_Y29_N30
\Main_Demux_1|Dig_Card1_1_B1_i[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B1_i[2]~feeder_combout\ = \Main_Demux_1|CRC_In\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(5),
	combout => \Main_Demux_1|Dig_Card1_1_B1_i[2]~feeder_combout\);

-- Location: LCCOMB_X31_Y30_N6
\Main_Demux_1|Dig_Card1_1_B1_i[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B1_i[7]~0_combout\ = (!\Main_Demux_1|decode_cmd:got_byte_cnt[0]~q\ & (\Main_Demux_1|Equal34~1_combout\ & (\Main_Demux_1|cmd_state.Store_Outputs~q\ & !\Main_Demux_1|decode_cmd:got_byte_cnt[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|decode_cmd:got_byte_cnt[0]~q\,
	datab => \Main_Demux_1|Equal34~1_combout\,
	datac => \Main_Demux_1|cmd_state.Store_Outputs~q\,
	datad => \Main_Demux_1|decode_cmd:got_byte_cnt[1]~q\,
	combout => \Main_Demux_1|Dig_Card1_1_B1_i[7]~0_combout\);

-- Location: FF_X32_Y29_N31
\Main_Demux_1|Dig_Card1_1_B1_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B1_i[2]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B1_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B1_i\(2));

-- Location: FF_X35_Y28_N19
\Main_Demux_1|Dig_Card1_1_B1[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|Dig_Card1_1_B1_i\(2),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B1\(2));

-- Location: LCCOMB_X35_Y29_N30
\SPI_Output_Handler_1|SPI_data_i[1]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i[1]~34_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	combout => \SPI_Output_Handler_1|SPI_data_i[1]~34_combout\);

-- Location: LCCOMB_X31_Y30_N12
\Main_Demux_1|Dig_Card1_1_B6_i[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B6_i[7]~0_combout\ = (\Main_Demux_1|Equal28~0_combout\ & (\Main_Demux_1|decode_cmd:got_byte_cnt[3]~q\ & (\Main_Demux_1|cmd_state.Store_Outputs~q\ & !\Main_Demux_1|decode_cmd:got_byte_cnt[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Equal28~0_combout\,
	datab => \Main_Demux_1|decode_cmd:got_byte_cnt[3]~q\,
	datac => \Main_Demux_1|cmd_state.Store_Outputs~q\,
	datad => \Main_Demux_1|decode_cmd:got_byte_cnt[1]~q\,
	combout => \Main_Demux_1|Dig_Card1_1_B6_i[7]~0_combout\);

-- Location: FF_X31_Y28_N25
\Main_Demux_1|Dig_Card1_1_B6_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|CRC_In\(5),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B6_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B6_i\(2));

-- Location: LCCOMB_X32_Y28_N18
\Main_Demux_1|Dig_Card1_1_B6[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B6[2]~feeder_combout\ = \Main_Demux_1|Dig_Card1_1_B6_i\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|Dig_Card1_1_B6_i\(2),
	combout => \Main_Demux_1|Dig_Card1_1_B6[2]~feeder_combout\);

-- Location: FF_X32_Y28_N19
\Main_Demux_1|Dig_Card1_1_B6[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B6[2]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B6\(2));

-- Location: LCCOMB_X32_Y28_N4
\Main_Demux_1|Dig_Card1_1_B7_i[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B7_i[2]~feeder_combout\ = \Main_Demux_1|CRC_In\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(5),
	combout => \Main_Demux_1|Dig_Card1_1_B7_i[2]~feeder_combout\);

-- Location: LCCOMB_X31_Y30_N0
\Main_Demux_1|Dig_Card1_1_B7_i[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B7_i[7]~0_combout\ = (\Main_Demux_1|cmd_state.Store_Outputs~q\ & (\Main_Demux_1|Equal34~1_combout\ & (\Main_Demux_1|decode_cmd:got_byte_cnt[0]~q\ & \Main_Demux_1|decode_cmd:got_byte_cnt[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|cmd_state.Store_Outputs~q\,
	datab => \Main_Demux_1|Equal34~1_combout\,
	datac => \Main_Demux_1|decode_cmd:got_byte_cnt[0]~q\,
	datad => \Main_Demux_1|decode_cmd:got_byte_cnt[1]~q\,
	combout => \Main_Demux_1|Dig_Card1_1_B7_i[7]~0_combout\);

-- Location: FF_X32_Y28_N5
\Main_Demux_1|Dig_Card1_1_B7_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B7_i[2]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B7_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B7_i\(2));

-- Location: FF_X32_Y28_N1
\Main_Demux_1|Dig_Card1_1_B7[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|Dig_Card1_1_B7_i\(2),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B7\(2));

-- Location: LCCOMB_X32_Y29_N28
\Main_Demux_1|Dig_Card1_1_B0_i[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B0_i[2]~feeder_combout\ = \Main_Demux_1|CRC_In\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(5),
	combout => \Main_Demux_1|Dig_Card1_1_B0_i[2]~feeder_combout\);

-- Location: LCCOMB_X31_Y30_N28
\Main_Demux_1|Dig_Card1_1_B0_i[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B0_i[7]~2_combout\ = (\Main_Demux_1|decode_cmd:got_byte_cnt[0]~q\ & (\Main_Demux_1|Equal34~1_combout\ & (\Main_Demux_1|cmd_state.Store_Outputs~q\ & !\Main_Demux_1|decode_cmd:got_byte_cnt[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|decode_cmd:got_byte_cnt[0]~q\,
	datab => \Main_Demux_1|Equal34~1_combout\,
	datac => \Main_Demux_1|cmd_state.Store_Outputs~q\,
	datad => \Main_Demux_1|decode_cmd:got_byte_cnt[1]~q\,
	combout => \Main_Demux_1|Dig_Card1_1_B0_i[7]~2_combout\);

-- Location: FF_X32_Y29_N29
\Main_Demux_1|Dig_Card1_1_B0_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B0_i[2]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B0_i[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B0_i\(2));

-- Location: LCCOMB_X32_Y28_N6
\Main_Demux_1|Dig_Card1_1_B0[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B0[2]~feeder_combout\ = \Main_Demux_1|Dig_Card1_1_B0_i\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|Dig_Card1_1_B0_i\(2),
	combout => \Main_Demux_1|Dig_Card1_1_B0[2]~feeder_combout\);

-- Location: FF_X32_Y28_N7
\Main_Demux_1|Dig_Card1_1_B0[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B0[2]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B0\(2));

-- Location: LCCOMB_X32_Y27_N26
\Main_Demux_1|Dig_Card1_1_B4_i[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B4_i[2]~feeder_combout\ = \Main_Demux_1|CRC_In\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(5),
	combout => \Main_Demux_1|Dig_Card1_1_B4_i[2]~feeder_combout\);

-- Location: FF_X32_Y27_N27
\Main_Demux_1|Dig_Card1_1_B4_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B4_i[2]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Selector43~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B4_i\(2));

-- Location: FF_X32_Y28_N13
\Main_Demux_1|Dig_Card1_1_B4[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|Dig_Card1_1_B4_i\(2),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B4\(2));

-- Location: LCCOMB_X32_Y28_N12
\SPI_Output_Handler_1|SPI_data_i~110\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~110_combout\ = (\SPI_Output_Handler_1|SPI_data_i[1]~34_combout\ & (((\SPI_Output_Handler_1|SPI_data_i[1]~23_combout\)))) # (!\SPI_Output_Handler_1|SPI_data_i[1]~34_combout\ & 
-- ((\SPI_Output_Handler_1|SPI_data_i[1]~23_combout\ & (!\Main_Demux_1|Dig_Card1_1_B0\(2))) # (!\SPI_Output_Handler_1|SPI_data_i[1]~23_combout\ & ((!\Main_Demux_1|Dig_Card1_1_B4\(2))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Dig_Card1_1_B0\(2),
	datab => \SPI_Output_Handler_1|SPI_data_i[1]~34_combout\,
	datac => \Main_Demux_1|Dig_Card1_1_B4\(2),
	datad => \SPI_Output_Handler_1|SPI_data_i[1]~23_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~110_combout\);

-- Location: LCCOMB_X32_Y28_N0
\SPI_Output_Handler_1|SPI_data_i~111\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~111_combout\ = (\SPI_Output_Handler_1|SPI_data_i[1]~34_combout\ & ((\SPI_Output_Handler_1|SPI_data_i~110_combout\ & ((!\Main_Demux_1|Dig_Card1_1_B7\(2)))) # (!\SPI_Output_Handler_1|SPI_data_i~110_combout\ & 
-- (!\Main_Demux_1|Dig_Card1_1_B6\(2))))) # (!\SPI_Output_Handler_1|SPI_data_i[1]~34_combout\ & (((\SPI_Output_Handler_1|SPI_data_i~110_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_data_i[1]~34_combout\,
	datab => \Main_Demux_1|Dig_Card1_1_B6\(2),
	datac => \Main_Demux_1|Dig_Card1_1_B7\(2),
	datad => \SPI_Output_Handler_1|SPI_data_i~110_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~111_combout\);

-- Location: LCCOMB_X35_Y28_N18
\SPI_Output_Handler_1|SPI_data_i~112\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~112_combout\ = (\SPI_Output_Handler_1|SPI_data_i[1]~37_combout\ & ((\SPI_Output_Handler_1|SPI_data_i[1]~33_combout\) # ((\SPI_Output_Handler_1|SPI_data_i~111_combout\)))) # (!\SPI_Output_Handler_1|SPI_data_i[1]~37_combout\ 
-- & (!\SPI_Output_Handler_1|SPI_data_i[1]~33_combout\ & (!\Main_Demux_1|Dig_Card1_1_B1\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_data_i[1]~37_combout\,
	datab => \SPI_Output_Handler_1|SPI_data_i[1]~33_combout\,
	datac => \Main_Demux_1|Dig_Card1_1_B1\(2),
	datad => \SPI_Output_Handler_1|SPI_data_i~111_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~112_combout\);

-- Location: LCCOMB_X35_Y28_N0
\SPI_Output_Handler_1|SPI_data_i~113\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~113_combout\ = (\SPI_Output_Handler_1|SPI_data_i[1]~33_combout\ & ((\SPI_Output_Handler_1|SPI_data_i~112_combout\ & (!\Main_Demux_1|Dig_Card1_1_B2\(2))) # (!\SPI_Output_Handler_1|SPI_data_i~112_combout\ & 
-- ((!\Main_Demux_1|Dig_Card1_1_B3\(2)))))) # (!\SPI_Output_Handler_1|SPI_data_i[1]~33_combout\ & (((\SPI_Output_Handler_1|SPI_data_i~112_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Dig_Card1_1_B2\(2),
	datab => \SPI_Output_Handler_1|SPI_data_i[1]~33_combout\,
	datac => \Main_Demux_1|Dig_Card1_1_B3\(2),
	datad => \SPI_Output_Handler_1|SPI_data_i~112_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~113_combout\);

-- Location: LCCOMB_X35_Y28_N2
\SPI_Output_Handler_1|SPI_data_i~114\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~114_combout\ = (\SPI_Output_Handler_1|SPI_data_i~109_combout\) # ((\SPI_Output_Handler_1|SPI_data_i[6]~27_combout\ & (!\SPI_Output_Handler_1|SPI_data_i[1]~31_combout\ & \SPI_Output_Handler_1|SPI_data_i~113_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_data_i[6]~27_combout\,
	datab => \SPI_Output_Handler_1|SPI_data_i[1]~31_combout\,
	datac => \SPI_Output_Handler_1|SPI_data_i~109_combout\,
	datad => \SPI_Output_Handler_1|SPI_data_i~113_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~114_combout\);

-- Location: LCCOMB_X39_Y29_N24
\SPI_Output_Handler_1|SPI_data_i[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i[1]~16_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & (((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\)))) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ $ (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	combout => \SPI_Output_Handler_1|SPI_data_i[1]~16_combout\);

-- Location: LCCOMB_X39_Y29_N10
\SPI_Output_Handler_1|SPI_data_i[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i[1]~13_combout\ = (\SPI_Output_Handler_1|Lock~q\) # ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & \SPI_Output_Handler_1|SPI_data_i[1]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Output_Handler_1|Lock~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datad => \SPI_Output_Handler_1|SPI_data_i[1]~16_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i[1]~13_combout\);

-- Location: LCCOMB_X40_Y28_N26
\SPI_Output_Handler_1|SPI_data_i[1]~143\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i[1]~143_combout\ = (!\SPI_Out_1|EnableRateGenarator~q\ & (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\ & (!\SPI_Output_Handler_1|SPI_data_i[1]~13_combout\ & 
-- !\SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|EnableRateGenarator~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datac => \SPI_Output_Handler_1|SPI_data_i[1]~13_combout\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[6]~q\,
	combout => \SPI_Output_Handler_1|SPI_data_i[1]~143_combout\);

-- Location: FF_X35_Y28_N3
\SPI_Output_Handler_1|SPI_data_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Output_Handler_1|SPI_data_i~114_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Output_Handler_1|SPI_data_i[1]~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Output_Handler_1|SPI_data_i\(2));

-- Location: LCCOMB_X36_Y28_N18
\SPI_Out_1|SPI_data_i[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|SPI_data_i[2]~feeder_combout\ = \SPI_Output_Handler_1|SPI_data_i\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SPI_Output_Handler_1|SPI_data_i\(2),
	combout => \SPI_Out_1|SPI_data_i[2]~feeder_combout\);

-- Location: FF_X36_Y28_N19
\SPI_Out_1|SPI_data_i[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Out_1|SPI_data_i[2]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Output_Handler_1|Output_Data_Ready_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|SPI_data_i\(2));

-- Location: FF_X31_Y28_N23
\Main_Demux_1|Dig_Card1_1_B5_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|CRC_In\(6),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B5_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B5_i\(1));

-- Location: LCCOMB_X34_Y28_N30
\Main_Demux_1|Dig_Card1_1_B5[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B5[1]~feeder_combout\ = \Main_Demux_1|Dig_Card1_1_B5_i\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|Dig_Card1_1_B5_i\(1),
	combout => \Main_Demux_1|Dig_Card1_1_B5[1]~feeder_combout\);

-- Location: FF_X34_Y28_N31
\Main_Demux_1|Dig_Card1_1_B5[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B5[1]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B5\(1));

-- Location: LCCOMB_X35_Y28_N20
\SPI_Output_Handler_1|SPI_data_i[1]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i[1]~45_combout\ = ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\)) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & 
-- ((!\SPI_Output_Handler_1|SPI_data_i[6]~26_combout\)))) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datac => \SPI_Output_Handler_1|SPI_data_i[6]~26_combout\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	combout => \SPI_Output_Handler_1|SPI_data_i[1]~45_combout\);

-- Location: LCCOMB_X34_Y27_N2
\Main_Demux_1|Dig_Card1_1_B2_i[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B2_i[1]~feeder_combout\ = \Main_Demux_1|CRC_In\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(6),
	combout => \Main_Demux_1|Dig_Card1_1_B2_i[1]~feeder_combout\);

-- Location: FF_X34_Y27_N3
\Main_Demux_1|Dig_Card1_1_B2_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B2_i[1]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B2_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B2_i\(1));

-- Location: LCCOMB_X34_Y28_N12
\Main_Demux_1|Dig_Card1_1_B2[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B2[1]~feeder_combout\ = \Main_Demux_1|Dig_Card1_1_B2_i\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|Dig_Card1_1_B2_i\(1),
	combout => \Main_Demux_1|Dig_Card1_1_B2[1]~feeder_combout\);

-- Location: FF_X34_Y28_N13
\Main_Demux_1|Dig_Card1_1_B2[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B2[1]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B2\(1));

-- Location: LCCOMB_X34_Y27_N8
\Main_Demux_1|Dig_Card1_1_B3_i[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B3_i[1]~feeder_combout\ = \Main_Demux_1|CRC_In\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(6),
	combout => \Main_Demux_1|Dig_Card1_1_B3_i[1]~feeder_combout\);

-- Location: FF_X34_Y27_N9
\Main_Demux_1|Dig_Card1_1_B3_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B3_i[1]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B3_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B3_i\(1));

-- Location: FF_X34_Y28_N17
\Main_Demux_1|Dig_Card1_1_B3[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|Dig_Card1_1_B3_i\(1),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B3\(1));

-- Location: LCCOMB_X32_Y29_N26
\Main_Demux_1|Dig_Card1_1_B1_i[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B1_i[1]~feeder_combout\ = \Main_Demux_1|CRC_In\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(6),
	combout => \Main_Demux_1|Dig_Card1_1_B1_i[1]~feeder_combout\);

-- Location: FF_X32_Y29_N27
\Main_Demux_1|Dig_Card1_1_B1_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B1_i[1]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B1_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B1_i\(1));

-- Location: FF_X34_Y28_N11
\Main_Demux_1|Dig_Card1_1_B1[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|Dig_Card1_1_B1_i\(1),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B1\(1));

-- Location: FF_X31_Y29_N31
\Main_Demux_1|Dig_Card1_1_B6_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|CRC_In\(6),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B6_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B6_i\(1));

-- Location: LCCOMB_X35_Y29_N16
\Main_Demux_1|Dig_Card1_1_B6[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B6[1]~feeder_combout\ = \Main_Demux_1|Dig_Card1_1_B6_i\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|Dig_Card1_1_B6_i\(1),
	combout => \Main_Demux_1|Dig_Card1_1_B6[1]~feeder_combout\);

-- Location: FF_X35_Y29_N17
\Main_Demux_1|Dig_Card1_1_B6[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B6[1]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B6\(1));

-- Location: FF_X35_Y29_N31
\Main_Demux_1|Dig_Card1_1_B7_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|CRC_In\(6),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B7_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B7_i\(1));

-- Location: FF_X35_Y29_N21
\Main_Demux_1|Dig_Card1_1_B7[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|Dig_Card1_1_B7_i\(1),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B7\(1));

-- Location: LCCOMB_X32_Y29_N24
\Main_Demux_1|Dig_Card1_1_B0_i[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B0_i[1]~feeder_combout\ = \Main_Demux_1|CRC_In\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(6),
	combout => \Main_Demux_1|Dig_Card1_1_B0_i[1]~feeder_combout\);

-- Location: FF_X32_Y29_N25
\Main_Demux_1|Dig_Card1_1_B0_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B0_i[1]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B0_i[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B0_i\(1));

-- Location: LCCOMB_X35_Y29_N26
\Main_Demux_1|Dig_Card1_1_B0[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B0[1]~feeder_combout\ = \Main_Demux_1|Dig_Card1_1_B0_i\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|Dig_Card1_1_B0_i\(1),
	combout => \Main_Demux_1|Dig_Card1_1_B0[1]~feeder_combout\);

-- Location: FF_X35_Y29_N27
\Main_Demux_1|Dig_Card1_1_B0[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B0[1]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B0\(1));

-- Location: LCCOMB_X34_Y30_N26
\Main_Demux_1|Dig_Card1_1_B4_i[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B4_i[1]~feeder_combout\ = \Main_Demux_1|CRC_In\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(6),
	combout => \Main_Demux_1|Dig_Card1_1_B4_i[1]~feeder_combout\);

-- Location: FF_X34_Y30_N27
\Main_Demux_1|Dig_Card1_1_B4_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B4_i[1]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Selector43~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B4_i\(1));

-- Location: FF_X35_Y29_N1
\Main_Demux_1|Dig_Card1_1_B4[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|Dig_Card1_1_B4_i\(1),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B4\(1));

-- Location: LCCOMB_X35_Y29_N0
\SPI_Output_Handler_1|SPI_data_i~115\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~115_combout\ = (\SPI_Output_Handler_1|SPI_data_i[1]~34_combout\ & (((\SPI_Output_Handler_1|SPI_data_i[1]~23_combout\)))) # (!\SPI_Output_Handler_1|SPI_data_i[1]~34_combout\ & 
-- ((\SPI_Output_Handler_1|SPI_data_i[1]~23_combout\ & (!\Main_Demux_1|Dig_Card1_1_B0\(1))) # (!\SPI_Output_Handler_1|SPI_data_i[1]~23_combout\ & ((!\Main_Demux_1|Dig_Card1_1_B4\(1))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Dig_Card1_1_B0\(1),
	datab => \SPI_Output_Handler_1|SPI_data_i[1]~34_combout\,
	datac => \Main_Demux_1|Dig_Card1_1_B4\(1),
	datad => \SPI_Output_Handler_1|SPI_data_i[1]~23_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~115_combout\);

-- Location: LCCOMB_X35_Y29_N20
\SPI_Output_Handler_1|SPI_data_i~116\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~116_combout\ = (\SPI_Output_Handler_1|SPI_data_i[1]~34_combout\ & ((\SPI_Output_Handler_1|SPI_data_i~115_combout\ & ((!\Main_Demux_1|Dig_Card1_1_B7\(1)))) # (!\SPI_Output_Handler_1|SPI_data_i~115_combout\ & 
-- (!\Main_Demux_1|Dig_Card1_1_B6\(1))))) # (!\SPI_Output_Handler_1|SPI_data_i[1]~34_combout\ & (((\SPI_Output_Handler_1|SPI_data_i~115_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Dig_Card1_1_B6\(1),
	datab => \SPI_Output_Handler_1|SPI_data_i[1]~34_combout\,
	datac => \Main_Demux_1|Dig_Card1_1_B7\(1),
	datad => \SPI_Output_Handler_1|SPI_data_i~115_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~116_combout\);

-- Location: LCCOMB_X34_Y28_N10
\SPI_Output_Handler_1|SPI_data_i~117\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~117_combout\ = (\SPI_Output_Handler_1|SPI_data_i[1]~37_combout\ & ((\SPI_Output_Handler_1|SPI_data_i[1]~33_combout\) # ((\SPI_Output_Handler_1|SPI_data_i~116_combout\)))) # (!\SPI_Output_Handler_1|SPI_data_i[1]~37_combout\ 
-- & (!\SPI_Output_Handler_1|SPI_data_i[1]~33_combout\ & (!\Main_Demux_1|Dig_Card1_1_B1\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_data_i[1]~37_combout\,
	datab => \SPI_Output_Handler_1|SPI_data_i[1]~33_combout\,
	datac => \Main_Demux_1|Dig_Card1_1_B1\(1),
	datad => \SPI_Output_Handler_1|SPI_data_i~116_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~117_combout\);

-- Location: LCCOMB_X34_Y28_N16
\SPI_Output_Handler_1|SPI_data_i~118\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~118_combout\ = (\SPI_Output_Handler_1|SPI_data_i[1]~33_combout\ & ((\SPI_Output_Handler_1|SPI_data_i~117_combout\ & (!\Main_Demux_1|Dig_Card1_1_B2\(1))) # (!\SPI_Output_Handler_1|SPI_data_i~117_combout\ & 
-- ((!\Main_Demux_1|Dig_Card1_1_B3\(1)))))) # (!\SPI_Output_Handler_1|SPI_data_i[1]~33_combout\ & (((\SPI_Output_Handler_1|SPI_data_i~117_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Dig_Card1_1_B2\(1),
	datab => \SPI_Output_Handler_1|SPI_data_i[1]~33_combout\,
	datac => \Main_Demux_1|Dig_Card1_1_B3\(1),
	datad => \SPI_Output_Handler_1|SPI_data_i~117_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~118_combout\);

-- Location: LCCOMB_X34_Y28_N26
\SPI_Output_Handler_1|SPI_data_i~119\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~119_combout\ = (!\SPI_Output_Handler_1|SPI_data_i[1]~45_combout\ & ((\SPI_Output_Handler_1|SPI_data_i[1]~31_combout\ & (!\Main_Demux_1|Dig_Card1_1_B5\(1))) # (!\SPI_Output_Handler_1|SPI_data_i[1]~31_combout\ & 
-- ((\SPI_Output_Handler_1|SPI_data_i~118_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Dig_Card1_1_B5\(1),
	datab => \SPI_Output_Handler_1|SPI_data_i[1]~31_combout\,
	datac => \SPI_Output_Handler_1|SPI_data_i[1]~45_combout\,
	datad => \SPI_Output_Handler_1|SPI_data_i~118_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~119_combout\);

-- Location: FF_X34_Y28_N27
\SPI_Output_Handler_1|SPI_data_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Output_Handler_1|SPI_data_i~119_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Output_Handler_1|SPI_data_i[1]~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Output_Handler_1|SPI_data_i\(1));

-- Location: FF_X36_Y28_N13
\SPI_Out_1|SPI_data_i[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \SPI_Output_Handler_1|SPI_data_i\(1),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \SPI_Output_Handler_1|Output_Data_Ready_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|SPI_data_i\(1));

-- Location: LCCOMB_X31_Y28_N10
\Main_Demux_1|Dig_Card1_1_B5_i[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B5_i[3]~feeder_combout\ = \Main_Demux_1|CRC_In\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(4),
	combout => \Main_Demux_1|Dig_Card1_1_B5_i[3]~feeder_combout\);

-- Location: FF_X31_Y28_N11
\Main_Demux_1|Dig_Card1_1_B5_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B5_i[3]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B5_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B5_i\(3));

-- Location: LCCOMB_X34_Y28_N22
\Main_Demux_1|Dig_Card1_1_B5[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B5[3]~feeder_combout\ = \Main_Demux_1|Dig_Card1_1_B5_i\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|Dig_Card1_1_B5_i\(3),
	combout => \Main_Demux_1|Dig_Card1_1_B5[3]~feeder_combout\);

-- Location: FF_X34_Y28_N23
\Main_Demux_1|Dig_Card1_1_B5[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B5[3]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B5\(3));

-- Location: LCCOMB_X34_Y27_N0
\Main_Demux_1|Dig_Card1_1_B3_i[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B3_i[3]~feeder_combout\ = \Main_Demux_1|CRC_In\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(4),
	combout => \Main_Demux_1|Dig_Card1_1_B3_i[3]~feeder_combout\);

-- Location: FF_X34_Y27_N1
\Main_Demux_1|Dig_Card1_1_B3_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B3_i[3]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B3_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B3_i\(3));

-- Location: LCCOMB_X34_Y28_N4
\Main_Demux_1|Dig_Card1_1_B3[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B3[3]~feeder_combout\ = \Main_Demux_1|Dig_Card1_1_B3_i\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|Dig_Card1_1_B3_i\(3),
	combout => \Main_Demux_1|Dig_Card1_1_B3[3]~feeder_combout\);

-- Location: FF_X34_Y28_N5
\Main_Demux_1|Dig_Card1_1_B3[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B3[3]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B3\(3));

-- Location: LCCOMB_X32_Y29_N18
\Main_Demux_1|Dig_Card1_1_B1_i[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B1_i[3]~feeder_combout\ = \Main_Demux_1|CRC_In\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Main_Demux_1|CRC_In\(4),
	combout => \Main_Demux_1|Dig_Card1_1_B1_i[3]~feeder_combout\);

-- Location: FF_X32_Y29_N19
\Main_Demux_1|Dig_Card1_1_B1_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B1_i[3]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B1_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B1_i\(3));

-- Location: FF_X34_Y28_N3
\Main_Demux_1|Dig_Card1_1_B1[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|Dig_Card1_1_B1_i\(3),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B1\(3));

-- Location: LCCOMB_X34_Y28_N2
\SPI_Output_Handler_1|SPI_data_i~122\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~122_combout\ = (\SPI_Output_Handler_1|SPI_data_i[1]~37_combout\ & (((\SPI_Output_Handler_1|SPI_data_i[1]~33_combout\)))) # (!\SPI_Output_Handler_1|SPI_data_i[1]~37_combout\ & 
-- ((\SPI_Output_Handler_1|SPI_data_i[1]~33_combout\ & (!\Main_Demux_1|Dig_Card1_1_B3\(3))) # (!\SPI_Output_Handler_1|SPI_data_i[1]~33_combout\ & ((!\Main_Demux_1|Dig_Card1_1_B1\(3))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_data_i[1]~37_combout\,
	datab => \Main_Demux_1|Dig_Card1_1_B3\(3),
	datac => \Main_Demux_1|Dig_Card1_1_B1\(3),
	datad => \SPI_Output_Handler_1|SPI_data_i[1]~33_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~122_combout\);

-- Location: LCCOMB_X34_Y27_N26
\Main_Demux_1|Dig_Card1_1_B2_i[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B2_i[3]~feeder_combout\ = \Main_Demux_1|CRC_In\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(4),
	combout => \Main_Demux_1|Dig_Card1_1_B2_i[3]~feeder_combout\);

-- Location: FF_X34_Y27_N27
\Main_Demux_1|Dig_Card1_1_B2_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B2_i[3]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B2_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B2_i\(3));

-- Location: FF_X34_Y28_N21
\Main_Demux_1|Dig_Card1_1_B2[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|Dig_Card1_1_B2_i\(3),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B2\(3));

-- Location: LCCOMB_X32_Y28_N16
\Main_Demux_1|Dig_Card1_1_B7_i[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B7_i[3]~feeder_combout\ = \Main_Demux_1|CRC_In\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(4),
	combout => \Main_Demux_1|Dig_Card1_1_B7_i[3]~feeder_combout\);

-- Location: FF_X32_Y28_N17
\Main_Demux_1|Dig_Card1_1_B7_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B7_i[3]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B7_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B7_i\(3));

-- Location: LCCOMB_X32_Y28_N10
\Main_Demux_1|Dig_Card1_1_B7[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B7[3]~feeder_combout\ = \Main_Demux_1|Dig_Card1_1_B7_i\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|Dig_Card1_1_B7_i\(3),
	combout => \Main_Demux_1|Dig_Card1_1_B7[3]~feeder_combout\);

-- Location: FF_X32_Y28_N11
\Main_Demux_1|Dig_Card1_1_B7[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B7[3]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B7\(3));

-- Location: LCCOMB_X32_Y29_N0
\Main_Demux_1|Dig_Card1_1_B0_i[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B0_i[3]~feeder_combout\ = \Main_Demux_1|CRC_In\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Main_Demux_1|CRC_In\(4),
	combout => \Main_Demux_1|Dig_Card1_1_B0_i[3]~feeder_combout\);

-- Location: FF_X32_Y29_N1
\Main_Demux_1|Dig_Card1_1_B0_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B0_i[3]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B0_i[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B0_i\(3));

-- Location: FF_X32_Y28_N9
\Main_Demux_1|Dig_Card1_1_B0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|Dig_Card1_1_B0_i\(3),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B0\(3));

-- Location: LCCOMB_X31_Y28_N12
\Main_Demux_1|Dig_Card1_1_B6_i[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B6_i[3]~feeder_combout\ = \Main_Demux_1|CRC_In\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(4),
	combout => \Main_Demux_1|Dig_Card1_1_B6_i[3]~feeder_combout\);

-- Location: FF_X31_Y28_N13
\Main_Demux_1|Dig_Card1_1_B6_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B6_i[3]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B6_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B6_i\(3));

-- Location: LCCOMB_X32_Y28_N26
\Main_Demux_1|Dig_Card1_1_B6[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B6[3]~feeder_combout\ = \Main_Demux_1|Dig_Card1_1_B6_i\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|Dig_Card1_1_B6_i\(3),
	combout => \Main_Demux_1|Dig_Card1_1_B6[3]~feeder_combout\);

-- Location: FF_X32_Y28_N27
\Main_Demux_1|Dig_Card1_1_B6[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B6[3]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B6\(3));

-- Location: LCCOMB_X32_Y27_N0
\Main_Demux_1|Dig_Card1_1_B4_i[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B4_i[3]~feeder_combout\ = \Main_Demux_1|CRC_In\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(4),
	combout => \Main_Demux_1|Dig_Card1_1_B4_i[3]~feeder_combout\);

-- Location: FF_X32_Y27_N1
\Main_Demux_1|Dig_Card1_1_B4_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B4_i[3]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Selector43~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B4_i\(3));

-- Location: FF_X32_Y28_N3
\Main_Demux_1|Dig_Card1_1_B4[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|Dig_Card1_1_B4_i\(3),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B4\(3));

-- Location: LCCOMB_X32_Y28_N2
\SPI_Output_Handler_1|SPI_data_i~120\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~120_combout\ = (\SPI_Output_Handler_1|SPI_data_i[1]~34_combout\ & (((\SPI_Output_Handler_1|SPI_data_i[1]~23_combout\)) # (!\Main_Demux_1|Dig_Card1_1_B6\(3)))) # (!\SPI_Output_Handler_1|SPI_data_i[1]~34_combout\ & 
-- (((!\Main_Demux_1|Dig_Card1_1_B4\(3) & !\SPI_Output_Handler_1|SPI_data_i[1]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Dig_Card1_1_B6\(3),
	datab => \SPI_Output_Handler_1|SPI_data_i[1]~34_combout\,
	datac => \Main_Demux_1|Dig_Card1_1_B4\(3),
	datad => \SPI_Output_Handler_1|SPI_data_i[1]~23_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~120_combout\);

-- Location: LCCOMB_X32_Y28_N8
\SPI_Output_Handler_1|SPI_data_i~121\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~121_combout\ = (\SPI_Output_Handler_1|SPI_data_i[1]~23_combout\ & ((\SPI_Output_Handler_1|SPI_data_i~120_combout\ & (!\Main_Demux_1|Dig_Card1_1_B7\(3))) # (!\SPI_Output_Handler_1|SPI_data_i~120_combout\ & 
-- ((!\Main_Demux_1|Dig_Card1_1_B0\(3)))))) # (!\SPI_Output_Handler_1|SPI_data_i[1]~23_combout\ & (((\SPI_Output_Handler_1|SPI_data_i~120_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Dig_Card1_1_B7\(3),
	datab => \SPI_Output_Handler_1|SPI_data_i[1]~23_combout\,
	datac => \Main_Demux_1|Dig_Card1_1_B0\(3),
	datad => \SPI_Output_Handler_1|SPI_data_i~120_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~121_combout\);

-- Location: LCCOMB_X34_Y28_N20
\SPI_Output_Handler_1|SPI_data_i~123\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~123_combout\ = (\SPI_Output_Handler_1|SPI_data_i[1]~37_combout\ & ((\SPI_Output_Handler_1|SPI_data_i~122_combout\ & (!\Main_Demux_1|Dig_Card1_1_B2\(3))) # (!\SPI_Output_Handler_1|SPI_data_i~122_combout\ & 
-- ((\SPI_Output_Handler_1|SPI_data_i~121_combout\))))) # (!\SPI_Output_Handler_1|SPI_data_i[1]~37_combout\ & (\SPI_Output_Handler_1|SPI_data_i~122_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_data_i[1]~37_combout\,
	datab => \SPI_Output_Handler_1|SPI_data_i~122_combout\,
	datac => \Main_Demux_1|Dig_Card1_1_B2\(3),
	datad => \SPI_Output_Handler_1|SPI_data_i~121_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~123_combout\);

-- Location: LCCOMB_X34_Y28_N8
\SPI_Output_Handler_1|SPI_data_i~124\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~124_combout\ = (!\SPI_Output_Handler_1|SPI_data_i[1]~45_combout\ & ((\SPI_Output_Handler_1|SPI_data_i[1]~31_combout\ & (!\Main_Demux_1|Dig_Card1_1_B5\(3))) # (!\SPI_Output_Handler_1|SPI_data_i[1]~31_combout\ & 
-- ((\SPI_Output_Handler_1|SPI_data_i~123_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Dig_Card1_1_B5\(3),
	datab => \SPI_Output_Handler_1|SPI_data_i[1]~31_combout\,
	datac => \SPI_Output_Handler_1|SPI_data_i[1]~45_combout\,
	datad => \SPI_Output_Handler_1|SPI_data_i~123_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~124_combout\);

-- Location: FF_X34_Y28_N9
\SPI_Output_Handler_1|SPI_data_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Output_Handler_1|SPI_data_i~124_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Output_Handler_1|SPI_data_i[1]~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Output_Handler_1|SPI_data_i\(3));

-- Location: LCCOMB_X36_Y28_N30
\SPI_Out_1|SPI_data_i[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|SPI_data_i[3]~feeder_combout\ = \SPI_Output_Handler_1|SPI_data_i\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SPI_Output_Handler_1|SPI_data_i\(3),
	combout => \SPI_Out_1|SPI_data_i[3]~feeder_combout\);

-- Location: FF_X36_Y28_N31
\SPI_Out_1|SPI_data_i[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Out_1|SPI_data_i[3]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Output_Handler_1|Output_Data_Ready_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|SPI_data_i\(3));

-- Location: LCCOMB_X34_Y27_N22
\Main_Demux_1|Dig_Card1_1_B3_i[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B3_i[0]~feeder_combout\ = \Main_Demux_1|CRC_In\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(7),
	combout => \Main_Demux_1|Dig_Card1_1_B3_i[0]~feeder_combout\);

-- Location: FF_X34_Y27_N23
\Main_Demux_1|Dig_Card1_1_B3_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B3_i[0]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B3_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B3_i\(0));

-- Location: FF_X37_Y28_N13
\Main_Demux_1|Dig_Card1_1_B3[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|Dig_Card1_1_B3_i\(0),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B3\(0));

-- Location: LCCOMB_X37_Y28_N12
\SPI_Output_Handler_1|SPI_data_i~135\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~135_combout\ = ((!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & !\Main_Demux_1|Dig_Card1_1_B3\(0)))) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \Main_Demux_1|Dig_Card1_1_B3\(0),
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	combout => \SPI_Output_Handler_1|SPI_data_i~135_combout\);

-- Location: LCCOMB_X37_Y28_N26
\SPI_Output_Handler_1|SPI_data_i~136\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~136_combout\ = (\SPI_Output_Handler_1|int_cnt~40_combout\ & ((\SPI_Output_Handler_1|SPI_data_i~135_combout\) # ((\SPI_Output_Handler_1|SPI_data_i\(0) & \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\)))) # 
-- (!\SPI_Output_Handler_1|int_cnt~40_combout\ & (\SPI_Output_Handler_1|SPI_data_i\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_data_i\(0),
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \SPI_Output_Handler_1|SPI_data_i~135_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~40_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~136_combout\);

-- Location: FF_X31_Y28_N21
\Main_Demux_1|Dig_Card1_1_B6_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|CRC_In\(7),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B6_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B6_i\(0));

-- Location: FF_X37_Y28_N31
\Main_Demux_1|Dig_Card1_1_B6[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|Dig_Card1_1_B6_i\(0),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B6\(0));

-- Location: LCCOMB_X32_Y29_N10
\Main_Demux_1|Dig_Card1_1_B0_i[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B0_i[0]~feeder_combout\ = \Main_Demux_1|CRC_In\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Main_Demux_1|CRC_In\(7),
	combout => \Main_Demux_1|Dig_Card1_1_B0_i[0]~feeder_combout\);

-- Location: FF_X32_Y29_N11
\Main_Demux_1|Dig_Card1_1_B0_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B0_i[0]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B0_i[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B0_i\(0));

-- Location: FF_X37_Y28_N3
\Main_Demux_1|Dig_Card1_1_B0[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|Dig_Card1_1_B0_i\(0),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B0\(0));

-- Location: FF_X32_Y28_N15
\Main_Demux_1|Dig_Card1_1_B7_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|CRC_In\(7),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B7_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B7_i\(0));

-- Location: FF_X37_Y28_N1
\Main_Demux_1|Dig_Card1_1_B7[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|Dig_Card1_1_B7_i\(0),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B7\(0));

-- Location: LCCOMB_X37_Y28_N0
\SPI_Output_Handler_1|SPI_data_i~128\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~128_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (((\Main_Demux_1|Dig_Card1_1_B7\(0)) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\)))) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (\Main_Demux_1|Dig_Card1_1_B0\(0) & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datab => \Main_Demux_1|Dig_Card1_1_B0\(0),
	datac => \Main_Demux_1|Dig_Card1_1_B7\(0),
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	combout => \SPI_Output_Handler_1|SPI_data_i~128_combout\);

-- Location: LCCOMB_X37_Y28_N30
\SPI_Output_Handler_1|SPI_data_i~129\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~129_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & ((\SPI_Output_Handler_1|SPI_data_i~128_combout\)))) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & ((!\SPI_Output_Handler_1|SPI_data_i~128_combout\) # (!\Main_Demux_1|Dig_Card1_1_B6\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010011001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datac => \Main_Demux_1|Dig_Card1_1_B6\(0),
	datad => \SPI_Output_Handler_1|SPI_data_i~128_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~129_combout\);

-- Location: LCCOMB_X37_Y28_N8
\SPI_Output_Handler_1|SPI_data_i~130\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~130_combout\ = (\SPI_Output_Handler_1|int_cnt~40_combout\ & ((\SPI_Output_Handler_1|SPI_data_i~129_combout\ & ((\SPI_Output_Handler_1|SPI_data_i\(0)) # (\SPI_Output_Handler_1|SPI_data_i~128_combout\))) # 
-- (!\SPI_Output_Handler_1|SPI_data_i~129_combout\ & ((!\SPI_Output_Handler_1|SPI_data_i~128_combout\))))) # (!\SPI_Output_Handler_1|int_cnt~40_combout\ & (\SPI_Output_Handler_1|SPI_data_i\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_data_i\(0),
	datab => \SPI_Output_Handler_1|int_cnt~40_combout\,
	datac => \SPI_Output_Handler_1|SPI_data_i~129_combout\,
	datad => \SPI_Output_Handler_1|SPI_data_i~128_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~130_combout\);

-- Location: LCCOMB_X37_Y26_N12
\SPI_Output_Handler_1|SPI_data_i~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~59_combout\ = (\SPI_Out_1|EnableRateGenarator~q\) # ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\) # (\SPI_Output_Handler_1|Lock~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|EnableRateGenarator~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datad => \SPI_Output_Handler_1|Lock~q\,
	combout => \SPI_Output_Handler_1|SPI_data_i~59_combout\);

-- Location: FF_X31_Y28_N31
\Main_Demux_1|Dig_Card1_1_B5_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|CRC_In\(7),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B5_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B5_i\(0));

-- Location: LCCOMB_X35_Y27_N14
\Main_Demux_1|Dig_Card1_1_B5[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B5[0]~feeder_combout\ = \Main_Demux_1|Dig_Card1_1_B5_i\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|Dig_Card1_1_B5_i\(0),
	combout => \Main_Demux_1|Dig_Card1_1_B5[0]~feeder_combout\);

-- Location: FF_X35_Y27_N15
\Main_Demux_1|Dig_Card1_1_B5[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B5[0]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B5\(0));

-- Location: FF_X32_Y27_N7
\Main_Demux_1|Dig_Card1_1_B4_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|CRC_In\(7),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Selector43~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B4_i\(0));

-- Location: LCCOMB_X35_Y27_N24
\Main_Demux_1|Dig_Card1_1_B4[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B4[0]~feeder_combout\ = \Main_Demux_1|Dig_Card1_1_B4_i\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|Dig_Card1_1_B4_i\(0),
	combout => \Main_Demux_1|Dig_Card1_1_B4[0]~feeder_combout\);

-- Location: FF_X35_Y27_N25
\Main_Demux_1|Dig_Card1_1_B4[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B4[0]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B4\(0));

-- Location: LCCOMB_X36_Y27_N0
\SPI_Output_Handler_1|SPI_data_i~131\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~131_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & (\Main_Demux_1|Dig_Card1_1_B5\(0))) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & ((\Main_Demux_1|Dig_Card1_1_B4\(0)))))) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Dig_Card1_1_B5\(0),
	datab => \Main_Demux_1|Dig_Card1_1_B4\(0),
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	combout => \SPI_Output_Handler_1|SPI_data_i~131_combout\);

-- Location: LCCOMB_X37_Y28_N22
\SPI_Output_Handler_1|SPI_data_i~132\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~132_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (((\SPI_Output_Handler_1|SPI_data_i~131_combout\) # (!\SPI_Output_Handler_1|int_cnt~40_combout\)))) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & ((\SPI_Output_Handler_1|SPI_data_i~131_combout\ & ((!\SPI_Output_Handler_1|int_cnt~40_combout\))) # (!\SPI_Output_Handler_1|SPI_data_i~131_combout\ & 
-- (\SPI_Output_Handler_1|SPI_data_i~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_data_i~59_combout\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \SPI_Output_Handler_1|SPI_data_i~131_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~40_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~132_combout\);

-- Location: LCCOMB_X37_Y28_N10
\SPI_Output_Handler_1|SPI_data_i~142\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~142_combout\ = (!\SPI_Out_1|EnableRateGenarator~q\ & (!\SPI_Output_Handler_1|Lock~q\ & (\SPI_Output_Handler_1|SPI_data_i~131_combout\ & !\SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|EnableRateGenarator~q\,
	datab => \SPI_Output_Handler_1|Lock~q\,
	datac => \SPI_Output_Handler_1|SPI_data_i~131_combout\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	combout => \SPI_Output_Handler_1|SPI_data_i~142_combout\);

-- Location: LCCOMB_X37_Y28_N24
\SPI_Output_Handler_1|SPI_data_i~133\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~133_combout\ = (\SPI_Output_Handler_1|SPI_data_i~142_combout\ & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ $ (\SPI_Output_Handler_1|SPI_data_i~132_combout\)))) # 
-- (!\SPI_Output_Handler_1|SPI_data_i~142_combout\ & ((\SPI_Output_Handler_1|SPI_data_i\(0)) # ((!\SPI_Output_Handler_1|SPI_data_i~132_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110010101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_data_i\(0),
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datac => \SPI_Output_Handler_1|SPI_data_i~132_combout\,
	datad => \SPI_Output_Handler_1|SPI_data_i~142_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~133_combout\);

-- Location: LCCOMB_X37_Y28_N14
\SPI_Output_Handler_1|SPI_data_i~134\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~134_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\) # ((\SPI_Output_Handler_1|SPI_data_i~130_combout\)))) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & ((\SPI_Output_Handler_1|SPI_data_i~133_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datac => \SPI_Output_Handler_1|SPI_data_i~130_combout\,
	datad => \SPI_Output_Handler_1|SPI_data_i~133_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~134_combout\);

-- Location: LCCOMB_X34_Y27_N24
\Main_Demux_1|Dig_Card1_1_B2_i[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B2_i[0]~feeder_combout\ = \Main_Demux_1|CRC_In\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(7),
	combout => \Main_Demux_1|Dig_Card1_1_B2_i[0]~feeder_combout\);

-- Location: FF_X34_Y27_N25
\Main_Demux_1|Dig_Card1_1_B2_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B2_i[0]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B2_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B2_i\(0));

-- Location: LCCOMB_X34_Y29_N30
\Main_Demux_1|Dig_Card1_1_B2[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B2[0]~feeder_combout\ = \Main_Demux_1|Dig_Card1_1_B2_i\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|Dig_Card1_1_B2_i\(0),
	combout => \Main_Demux_1|Dig_Card1_1_B2[0]~feeder_combout\);

-- Location: FF_X34_Y29_N31
\Main_Demux_1|Dig_Card1_1_B2[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B2[0]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B2\(0));

-- Location: LCCOMB_X32_Y29_N8
\Main_Demux_1|Dig_Card1_1_B1_i[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B1_i[0]~feeder_combout\ = \Main_Demux_1|CRC_In\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Main_Demux_1|CRC_In\(7),
	combout => \Main_Demux_1|Dig_Card1_1_B1_i[0]~feeder_combout\);

-- Location: FF_X32_Y29_N9
\Main_Demux_1|Dig_Card1_1_B1_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B1_i[0]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B1_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B1_i\(0));

-- Location: FF_X35_Y29_N13
\Main_Demux_1|Dig_Card1_1_B1[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|Dig_Card1_1_B1_i\(0),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B1\(0));

-- Location: LCCOMB_X35_Y29_N12
\SPI_Output_Handler_1|SPI_data_i~125\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~125_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & (\Main_Demux_1|Dig_Card1_1_B2\(0))) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & ((\Main_Demux_1|Dig_Card1_1_B1\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \Main_Demux_1|Dig_Card1_1_B2\(0),
	datac => \Main_Demux_1|Dig_Card1_1_B1\(0),
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	combout => \SPI_Output_Handler_1|SPI_data_i~125_combout\);

-- Location: LCCOMB_X37_Y28_N16
\SPI_Output_Handler_1|SPI_data_i~126\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~126_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (((!\SPI_Output_Handler_1|SPI_data_i\(0))) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\))) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (((\SPI_Output_Handler_1|SPI_data_i~125_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \SPI_Output_Handler_1|SPI_data_i~125_combout\,
	datad => \SPI_Output_Handler_1|SPI_data_i\(0),
	combout => \SPI_Output_Handler_1|SPI_data_i~126_combout\);

-- Location: LCCOMB_X37_Y28_N18
\SPI_Output_Handler_1|SPI_data_i~127\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~127_combout\ = (\SPI_Output_Handler_1|int_cnt~40_combout\ & (((!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\) # (!\SPI_Output_Handler_1|SPI_data_i~126_combout\)))) # (!\SPI_Output_Handler_1|int_cnt~40_combout\ & 
-- (\SPI_Output_Handler_1|SPI_data_i\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_data_i\(0),
	datab => \SPI_Output_Handler_1|SPI_data_i~126_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~40_combout\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	combout => \SPI_Output_Handler_1|SPI_data_i~127_combout\);

-- Location: LCCOMB_X37_Y28_N6
\SPI_Output_Handler_1|SPI_data_i~137\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~137_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & ((\SPI_Output_Handler_1|SPI_data_i~134_combout\ & (\SPI_Output_Handler_1|SPI_data_i~136_combout\)) # (!\SPI_Output_Handler_1|SPI_data_i~134_combout\ 
-- & ((\SPI_Output_Handler_1|SPI_data_i~127_combout\))))) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (((\SPI_Output_Handler_1|SPI_data_i~134_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_data_i~136_combout\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datac => \SPI_Output_Handler_1|SPI_data_i~134_combout\,
	datad => \SPI_Output_Handler_1|SPI_data_i~127_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~137_combout\);

-- Location: FF_X37_Y28_N7
\SPI_Output_Handler_1|SPI_data_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Output_Handler_1|SPI_data_i~137_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Output_Handler_1|ALT_INV_SPI_Initialization:int_cnt[6]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Output_Handler_1|SPI_data_i\(0));

-- Location: FF_X36_Y28_N17
\SPI_Out_1|SPI_data_i[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \SPI_Output_Handler_1|SPI_data_i\(0),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \SPI_Output_Handler_1|Output_Data_Ready_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|SPI_data_i\(0));

-- Location: LCCOMB_X36_Y28_N16
\SPI_Out_1|Mux0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Mux0~6_combout\ = (\SPI_Out_1|SPI_Driver:bit_number[0]~q\ & (((\SPI_Out_1|SPI_data_i\(0)) # (\SPI_Out_1|SPI_Driver:bit_number[1]~q\)))) # (!\SPI_Out_1|SPI_Driver:bit_number[0]~q\ & (\SPI_Out_1|SPI_data_i\(3) & 
-- ((!\SPI_Out_1|SPI_Driver:bit_number[1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|SPI_data_i\(3),
	datab => \SPI_Out_1|SPI_Driver:bit_number[0]~q\,
	datac => \SPI_Out_1|SPI_data_i\(0),
	datad => \SPI_Out_1|SPI_Driver:bit_number[1]~q\,
	combout => \SPI_Out_1|Mux0~6_combout\);

-- Location: LCCOMB_X36_Y28_N12
\SPI_Out_1|Mux0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Mux0~7_combout\ = (\SPI_Out_1|SPI_Driver:bit_number[1]~q\ & ((\SPI_Out_1|Mux0~6_combout\ & (\SPI_Out_1|SPI_data_i\(2))) # (!\SPI_Out_1|Mux0~6_combout\ & ((\SPI_Out_1|SPI_data_i\(1)))))) # (!\SPI_Out_1|SPI_Driver:bit_number[1]~q\ & 
-- (((\SPI_Out_1|Mux0~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|SPI_Driver:bit_number[1]~q\,
	datab => \SPI_Out_1|SPI_data_i\(2),
	datac => \SPI_Out_1|SPI_data_i\(1),
	datad => \SPI_Out_1|Mux0~6_combout\,
	combout => \SPI_Out_1|Mux0~7_combout\);

-- Location: LCCOMB_X31_Y28_N14
\Main_Demux_1|Dig_Card1_1_B5_i[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B5_i[7]~feeder_combout\ = \Main_Demux_1|CRC_In\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(0),
	combout => \Main_Demux_1|Dig_Card1_1_B5_i[7]~feeder_combout\);

-- Location: FF_X31_Y28_N15
\Main_Demux_1|Dig_Card1_1_B5_i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B5_i[7]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B5_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B5_i\(7));

-- Location: LCCOMB_X34_Y28_N6
\Main_Demux_1|Dig_Card1_1_B5[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B5[7]~feeder_combout\ = \Main_Demux_1|Dig_Card1_1_B5_i\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|Dig_Card1_1_B5_i\(7),
	combout => \Main_Demux_1|Dig_Card1_1_B5[7]~feeder_combout\);

-- Location: FF_X34_Y28_N7
\Main_Demux_1|Dig_Card1_1_B5[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B5[7]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B5\(7));

-- Location: LCCOMB_X34_Y27_N28
\Main_Demux_1|Dig_Card1_1_B3_i[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B3_i[7]~feeder_combout\ = \Main_Demux_1|CRC_In\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Main_Demux_1|CRC_In\(0),
	combout => \Main_Demux_1|Dig_Card1_1_B3_i[7]~feeder_combout\);

-- Location: FF_X34_Y27_N29
\Main_Demux_1|Dig_Card1_1_B3_i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B3_i[7]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B3_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B3_i\(7));

-- Location: LCCOMB_X34_Y28_N28
\Main_Demux_1|Dig_Card1_1_B3[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B3[7]~feeder_combout\ = \Main_Demux_1|Dig_Card1_1_B3_i\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|Dig_Card1_1_B3_i\(7),
	combout => \Main_Demux_1|Dig_Card1_1_B3[7]~feeder_combout\);

-- Location: FF_X34_Y28_N29
\Main_Demux_1|Dig_Card1_1_B3[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B3[7]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B3\(7));

-- Location: LCCOMB_X32_Y29_N14
\Main_Demux_1|Dig_Card1_1_B1_i[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B1_i[7]~feeder_combout\ = \Main_Demux_1|CRC_In\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(0),
	combout => \Main_Demux_1|Dig_Card1_1_B1_i[7]~feeder_combout\);

-- Location: FF_X32_Y29_N15
\Main_Demux_1|Dig_Card1_1_B1_i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B1_i[7]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B1_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B1_i\(7));

-- Location: FF_X34_Y28_N19
\Main_Demux_1|Dig_Card1_1_B1[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|Dig_Card1_1_B1_i\(7),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B1\(7));

-- Location: LCCOMB_X34_Y28_N18
\SPI_Output_Handler_1|SPI_data_i~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~49_combout\ = (\SPI_Output_Handler_1|SPI_data_i[1]~37_combout\ & (((\SPI_Output_Handler_1|SPI_data_i[1]~33_combout\)))) # (!\SPI_Output_Handler_1|SPI_data_i[1]~37_combout\ & 
-- ((\SPI_Output_Handler_1|SPI_data_i[1]~33_combout\ & (!\Main_Demux_1|Dig_Card1_1_B3\(7))) # (!\SPI_Output_Handler_1|SPI_data_i[1]~33_combout\ & ((!\Main_Demux_1|Dig_Card1_1_B1\(7))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_data_i[1]~37_combout\,
	datab => \Main_Demux_1|Dig_Card1_1_B3\(7),
	datac => \Main_Demux_1|Dig_Card1_1_B1\(7),
	datad => \SPI_Output_Handler_1|SPI_data_i[1]~33_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~49_combout\);

-- Location: LCCOMB_X34_Y27_N10
\Main_Demux_1|Dig_Card1_1_B2_i[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B2_i[7]~feeder_combout\ = \Main_Demux_1|CRC_In\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Main_Demux_1|CRC_In\(0),
	combout => \Main_Demux_1|Dig_Card1_1_B2_i[7]~feeder_combout\);

-- Location: FF_X34_Y27_N11
\Main_Demux_1|Dig_Card1_1_B2_i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B2_i[7]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B2_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B2_i\(7));

-- Location: FF_X34_Y28_N1
\Main_Demux_1|Dig_Card1_1_B2[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|Dig_Card1_1_B2_i\(7),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B2\(7));

-- Location: LCCOMB_X32_Y28_N20
\Main_Demux_1|Dig_Card1_1_B7_i[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B7_i[7]~feeder_combout\ = \Main_Demux_1|CRC_In\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(0),
	combout => \Main_Demux_1|Dig_Card1_1_B7_i[7]~feeder_combout\);

-- Location: FF_X32_Y28_N21
\Main_Demux_1|Dig_Card1_1_B7_i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B7_i[7]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B7_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B7_i\(7));

-- Location: LCCOMB_X32_Y28_N22
\Main_Demux_1|Dig_Card1_1_B7[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B7[7]~feeder_combout\ = \Main_Demux_1|Dig_Card1_1_B7_i\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|Dig_Card1_1_B7_i\(7),
	combout => \Main_Demux_1|Dig_Card1_1_B7[7]~feeder_combout\);

-- Location: FF_X32_Y28_N23
\Main_Demux_1|Dig_Card1_1_B7[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B7[7]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B7\(7));

-- Location: LCCOMB_X32_Y29_N12
\Main_Demux_1|Dig_Card1_1_B0_i[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B0_i[7]~feeder_combout\ = \Main_Demux_1|CRC_In\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(0),
	combout => \Main_Demux_1|Dig_Card1_1_B0_i[7]~feeder_combout\);

-- Location: FF_X32_Y29_N13
\Main_Demux_1|Dig_Card1_1_B0_i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B0_i[7]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B0_i[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B0_i\(7));

-- Location: FF_X32_Y28_N29
\Main_Demux_1|Dig_Card1_1_B0[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|Dig_Card1_1_B0_i\(7),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B0\(7));

-- Location: LCCOMB_X31_Y28_N4
\Main_Demux_1|Dig_Card1_1_B6_i[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B6_i[7]~feeder_combout\ = \Main_Demux_1|CRC_In\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(0),
	combout => \Main_Demux_1|Dig_Card1_1_B6_i[7]~feeder_combout\);

-- Location: FF_X31_Y28_N5
\Main_Demux_1|Dig_Card1_1_B6_i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B6_i[7]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B6_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B6_i\(7));

-- Location: FF_X32_Y28_N31
\Main_Demux_1|Dig_Card1_1_B6[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|Dig_Card1_1_B6_i\(7),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B6\(7));

-- Location: LCCOMB_X32_Y27_N12
\Main_Demux_1|Dig_Card1_1_B4_i[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B4_i[7]~feeder_combout\ = \Main_Demux_1|CRC_In\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(0),
	combout => \Main_Demux_1|Dig_Card1_1_B4_i[7]~feeder_combout\);

-- Location: FF_X32_Y27_N13
\Main_Demux_1|Dig_Card1_1_B4_i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B4_i[7]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Selector43~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B4_i\(7));

-- Location: FF_X32_Y28_N25
\Main_Demux_1|Dig_Card1_1_B4[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|Dig_Card1_1_B4_i\(7),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B4\(7));

-- Location: LCCOMB_X32_Y28_N24
\SPI_Output_Handler_1|SPI_data_i~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~47_combout\ = (\SPI_Output_Handler_1|SPI_data_i[1]~34_combout\ & (((\SPI_Output_Handler_1|SPI_data_i[1]~23_combout\)) # (!\Main_Demux_1|Dig_Card1_1_B6\(7)))) # (!\SPI_Output_Handler_1|SPI_data_i[1]~34_combout\ & 
-- (((!\Main_Demux_1|Dig_Card1_1_B4\(7) & !\SPI_Output_Handler_1|SPI_data_i[1]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Dig_Card1_1_B6\(7),
	datab => \SPI_Output_Handler_1|SPI_data_i[1]~34_combout\,
	datac => \Main_Demux_1|Dig_Card1_1_B4\(7),
	datad => \SPI_Output_Handler_1|SPI_data_i[1]~23_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~47_combout\);

-- Location: LCCOMB_X32_Y28_N28
\SPI_Output_Handler_1|SPI_data_i~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~48_combout\ = (\SPI_Output_Handler_1|SPI_data_i[1]~23_combout\ & ((\SPI_Output_Handler_1|SPI_data_i~47_combout\ & (!\Main_Demux_1|Dig_Card1_1_B7\(7))) # (!\SPI_Output_Handler_1|SPI_data_i~47_combout\ & 
-- ((!\Main_Demux_1|Dig_Card1_1_B0\(7)))))) # (!\SPI_Output_Handler_1|SPI_data_i[1]~23_combout\ & (((\SPI_Output_Handler_1|SPI_data_i~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Dig_Card1_1_B7\(7),
	datab => \SPI_Output_Handler_1|SPI_data_i[1]~23_combout\,
	datac => \Main_Demux_1|Dig_Card1_1_B0\(7),
	datad => \SPI_Output_Handler_1|SPI_data_i~47_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~48_combout\);

-- Location: LCCOMB_X34_Y28_N0
\SPI_Output_Handler_1|SPI_data_i~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~50_combout\ = (\SPI_Output_Handler_1|SPI_data_i[1]~37_combout\ & ((\SPI_Output_Handler_1|SPI_data_i~49_combout\ & (!\Main_Demux_1|Dig_Card1_1_B2\(7))) # (!\SPI_Output_Handler_1|SPI_data_i~49_combout\ & 
-- ((\SPI_Output_Handler_1|SPI_data_i~48_combout\))))) # (!\SPI_Output_Handler_1|SPI_data_i[1]~37_combout\ & (\SPI_Output_Handler_1|SPI_data_i~49_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_data_i[1]~37_combout\,
	datab => \SPI_Output_Handler_1|SPI_data_i~49_combout\,
	datac => \Main_Demux_1|Dig_Card1_1_B2\(7),
	datad => \SPI_Output_Handler_1|SPI_data_i~48_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~50_combout\);

-- Location: LCCOMB_X34_Y28_N24
\SPI_Output_Handler_1|SPI_data_i~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~51_combout\ = (!\SPI_Output_Handler_1|SPI_data_i[1]~45_combout\ & ((\SPI_Output_Handler_1|SPI_data_i[1]~31_combout\ & (!\Main_Demux_1|Dig_Card1_1_B5\(7))) # (!\SPI_Output_Handler_1|SPI_data_i[1]~31_combout\ & 
-- ((\SPI_Output_Handler_1|SPI_data_i~50_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Dig_Card1_1_B5\(7),
	datab => \SPI_Output_Handler_1|SPI_data_i[1]~31_combout\,
	datac => \SPI_Output_Handler_1|SPI_data_i[1]~45_combout\,
	datad => \SPI_Output_Handler_1|SPI_data_i~50_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~51_combout\);

-- Location: FF_X34_Y28_N25
\SPI_Output_Handler_1|SPI_data_i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Output_Handler_1|SPI_data_i~51_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Output_Handler_1|SPI_data_i[1]~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Output_Handler_1|SPI_data_i\(7));

-- Location: LCCOMB_X36_Y28_N20
\SPI_Out_1|SPI_data_i[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|SPI_data_i[7]~feeder_combout\ = \SPI_Output_Handler_1|SPI_data_i\(7)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SPI_Output_Handler_1|SPI_data_i\(7),
	combout => \SPI_Out_1|SPI_data_i[7]~feeder_combout\);

-- Location: FF_X36_Y28_N21
\SPI_Out_1|SPI_data_i[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Out_1|SPI_data_i[7]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Output_Handler_1|Output_Data_Ready_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|SPI_data_i\(7));

-- Location: FF_X31_Y28_N17
\Main_Demux_1|Dig_Card1_1_B5_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|CRC_In\(3),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B5_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B5_i\(4));

-- Location: FF_X35_Y28_N27
\Main_Demux_1|Dig_Card1_1_B5[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|Dig_Card1_1_B5_i\(4),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B5\(4));

-- Location: LCCOMB_X35_Y28_N26
\SPI_Output_Handler_1|SPI_data_i~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~52_combout\ = (\SPI_Output_Handler_1|SPI_data_i~30_combout\) # ((\SPI_Output_Handler_1|SPI_data_i[1]~31_combout\ & (!\Main_Demux_1|Dig_Card1_1_B5\(4) & \SPI_Output_Handler_1|SPI_data_i[6]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_data_i~30_combout\,
	datab => \SPI_Output_Handler_1|SPI_data_i[1]~31_combout\,
	datac => \Main_Demux_1|Dig_Card1_1_B5\(4),
	datad => \SPI_Output_Handler_1|SPI_data_i[6]~27_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~52_combout\);

-- Location: LCCOMB_X34_Y27_N14
\Main_Demux_1|Dig_Card1_1_B2_i[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B2_i[4]~feeder_combout\ = \Main_Demux_1|CRC_In\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(3),
	combout => \Main_Demux_1|Dig_Card1_1_B2_i[4]~feeder_combout\);

-- Location: FF_X34_Y27_N15
\Main_Demux_1|Dig_Card1_1_B2_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B2_i[4]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B2_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B2_i\(4));

-- Location: LCCOMB_X35_Y27_N0
\Main_Demux_1|Dig_Card1_1_B2[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B2[4]~feeder_combout\ = \Main_Demux_1|Dig_Card1_1_B2_i\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|Dig_Card1_1_B2_i\(4),
	combout => \Main_Demux_1|Dig_Card1_1_B2[4]~feeder_combout\);

-- Location: FF_X35_Y27_N1
\Main_Demux_1|Dig_Card1_1_B2[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B2[4]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B2\(4));

-- Location: LCCOMB_X34_Y27_N12
\Main_Demux_1|Dig_Card1_1_B3_i[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B3_i[4]~feeder_combout\ = \Main_Demux_1|CRC_In\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(3),
	combout => \Main_Demux_1|Dig_Card1_1_B3_i[4]~feeder_combout\);

-- Location: FF_X34_Y27_N13
\Main_Demux_1|Dig_Card1_1_B3_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B3_i[4]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B3_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B3_i\(4));

-- Location: FF_X35_Y28_N9
\Main_Demux_1|Dig_Card1_1_B3[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|Dig_Card1_1_B3_i\(4),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B3\(4));

-- Location: LCCOMB_X32_Y29_N6
\Main_Demux_1|Dig_Card1_1_B1_i[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B1_i[4]~feeder_combout\ = \Main_Demux_1|CRC_In\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(3),
	combout => \Main_Demux_1|Dig_Card1_1_B1_i[4]~feeder_combout\);

-- Location: FF_X32_Y29_N7
\Main_Demux_1|Dig_Card1_1_B1_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B1_i[4]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B1_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B1_i\(4));

-- Location: FF_X35_Y29_N7
\Main_Demux_1|Dig_Card1_1_B1[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|Dig_Card1_1_B1_i\(4),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B1\(4));

-- Location: FF_X31_Y29_N17
\Main_Demux_1|Dig_Card1_1_B6_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|CRC_In\(3),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B6_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B6_i\(4));

-- Location: LCCOMB_X35_Y29_N22
\Main_Demux_1|Dig_Card1_1_B6[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B6[4]~feeder_combout\ = \Main_Demux_1|Dig_Card1_1_B6_i\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|Dig_Card1_1_B6_i\(4),
	combout => \Main_Demux_1|Dig_Card1_1_B6[4]~feeder_combout\);

-- Location: FF_X35_Y29_N23
\Main_Demux_1|Dig_Card1_1_B6[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B6[4]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B6\(4));

-- Location: FF_X35_Y29_N15
\Main_Demux_1|Dig_Card1_1_B7_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|CRC_In\(3),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B7_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B7_i\(4));

-- Location: FF_X35_Y29_N19
\Main_Demux_1|Dig_Card1_1_B7[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|Dig_Card1_1_B7_i\(4),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B7\(4));

-- Location: LCCOMB_X32_Y29_N20
\Main_Demux_1|Dig_Card1_1_B0_i[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B0_i[4]~feeder_combout\ = \Main_Demux_1|CRC_In\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(3),
	combout => \Main_Demux_1|Dig_Card1_1_B0_i[4]~feeder_combout\);

-- Location: FF_X32_Y29_N21
\Main_Demux_1|Dig_Card1_1_B0_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B0_i[4]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B0_i[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B0_i\(4));

-- Location: LCCOMB_X35_Y29_N4
\Main_Demux_1|Dig_Card1_1_B0[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B0[4]~feeder_combout\ = \Main_Demux_1|Dig_Card1_1_B0_i\(4)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|Dig_Card1_1_B0_i\(4),
	combout => \Main_Demux_1|Dig_Card1_1_B0[4]~feeder_combout\);

-- Location: FF_X35_Y29_N5
\Main_Demux_1|Dig_Card1_1_B0[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B0[4]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B0\(4));

-- Location: LCCOMB_X34_Y30_N20
\Main_Demux_1|Dig_Card1_1_B4_i[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B4_i[4]~feeder_combout\ = \Main_Demux_1|CRC_In\(3)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(3),
	combout => \Main_Demux_1|Dig_Card1_1_B4_i[4]~feeder_combout\);

-- Location: FF_X34_Y30_N21
\Main_Demux_1|Dig_Card1_1_B4_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B4_i[4]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Selector43~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B4_i\(4));

-- Location: FF_X35_Y29_N9
\Main_Demux_1|Dig_Card1_1_B4[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|Dig_Card1_1_B4_i\(4),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B4\(4));

-- Location: LCCOMB_X35_Y29_N8
\SPI_Output_Handler_1|SPI_data_i~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~53_combout\ = (\SPI_Output_Handler_1|SPI_data_i[1]~34_combout\ & (((\SPI_Output_Handler_1|SPI_data_i[1]~23_combout\)))) # (!\SPI_Output_Handler_1|SPI_data_i[1]~34_combout\ & 
-- ((\SPI_Output_Handler_1|SPI_data_i[1]~23_combout\ & (!\Main_Demux_1|Dig_Card1_1_B0\(4))) # (!\SPI_Output_Handler_1|SPI_data_i[1]~23_combout\ & ((!\Main_Demux_1|Dig_Card1_1_B4\(4))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Dig_Card1_1_B0\(4),
	datab => \SPI_Output_Handler_1|SPI_data_i[1]~34_combout\,
	datac => \Main_Demux_1|Dig_Card1_1_B4\(4),
	datad => \SPI_Output_Handler_1|SPI_data_i[1]~23_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~53_combout\);

-- Location: LCCOMB_X35_Y29_N18
\SPI_Output_Handler_1|SPI_data_i~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~54_combout\ = (\SPI_Output_Handler_1|SPI_data_i[1]~34_combout\ & ((\SPI_Output_Handler_1|SPI_data_i~53_combout\ & ((!\Main_Demux_1|Dig_Card1_1_B7\(4)))) # (!\SPI_Output_Handler_1|SPI_data_i~53_combout\ & 
-- (!\Main_Demux_1|Dig_Card1_1_B6\(4))))) # (!\SPI_Output_Handler_1|SPI_data_i[1]~34_combout\ & (((\SPI_Output_Handler_1|SPI_data_i~53_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Dig_Card1_1_B6\(4),
	datab => \SPI_Output_Handler_1|SPI_data_i[1]~34_combout\,
	datac => \Main_Demux_1|Dig_Card1_1_B7\(4),
	datad => \SPI_Output_Handler_1|SPI_data_i~53_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~54_combout\);

-- Location: LCCOMB_X35_Y29_N6
\SPI_Output_Handler_1|SPI_data_i~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~55_combout\ = (\SPI_Output_Handler_1|SPI_data_i[1]~33_combout\ & (\SPI_Output_Handler_1|SPI_data_i[1]~37_combout\)) # (!\SPI_Output_Handler_1|SPI_data_i[1]~33_combout\ & ((\SPI_Output_Handler_1|SPI_data_i[1]~37_combout\ & 
-- ((\SPI_Output_Handler_1|SPI_data_i~54_combout\))) # (!\SPI_Output_Handler_1|SPI_data_i[1]~37_combout\ & (!\Main_Demux_1|Dig_Card1_1_B1\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_data_i[1]~33_combout\,
	datab => \SPI_Output_Handler_1|SPI_data_i[1]~37_combout\,
	datac => \Main_Demux_1|Dig_Card1_1_B1\(4),
	datad => \SPI_Output_Handler_1|SPI_data_i~54_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~55_combout\);

-- Location: LCCOMB_X35_Y28_N8
\SPI_Output_Handler_1|SPI_data_i~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~56_combout\ = (\SPI_Output_Handler_1|SPI_data_i[1]~33_combout\ & ((\SPI_Output_Handler_1|SPI_data_i~55_combout\ & (!\Main_Demux_1|Dig_Card1_1_B2\(4))) # (!\SPI_Output_Handler_1|SPI_data_i~55_combout\ & 
-- ((!\Main_Demux_1|Dig_Card1_1_B3\(4)))))) # (!\SPI_Output_Handler_1|SPI_data_i[1]~33_combout\ & (((\SPI_Output_Handler_1|SPI_data_i~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Dig_Card1_1_B2\(4),
	datab => \SPI_Output_Handler_1|SPI_data_i[1]~33_combout\,
	datac => \Main_Demux_1|Dig_Card1_1_B3\(4),
	datad => \SPI_Output_Handler_1|SPI_data_i~55_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~56_combout\);

-- Location: LCCOMB_X35_Y28_N4
\SPI_Output_Handler_1|SPI_data_i~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~57_combout\ = (\SPI_Output_Handler_1|SPI_data_i~52_combout\) # ((!\SPI_Output_Handler_1|SPI_data_i[1]~31_combout\ & (\SPI_Output_Handler_1|SPI_data_i~56_combout\ & \SPI_Output_Handler_1|SPI_data_i[6]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_data_i~52_combout\,
	datab => \SPI_Output_Handler_1|SPI_data_i[1]~31_combout\,
	datac => \SPI_Output_Handler_1|SPI_data_i~56_combout\,
	datad => \SPI_Output_Handler_1|SPI_data_i[6]~27_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~57_combout\);

-- Location: FF_X35_Y28_N5
\SPI_Output_Handler_1|SPI_data_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Output_Handler_1|SPI_data_i~57_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Output_Handler_1|SPI_data_i[1]~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Output_Handler_1|SPI_data_i\(4));

-- Location: FF_X36_Y28_N11
\SPI_Out_1|SPI_data_i[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \SPI_Output_Handler_1|SPI_data_i\(4),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \SPI_Output_Handler_1|Output_Data_Ready_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|SPI_data_i\(4));

-- Location: LCCOMB_X36_Y28_N10
\SPI_Out_1|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Mux0~0_combout\ = (\SPI_Out_1|SPI_Driver:bit_number[1]~q\ & (((\SPI_Out_1|SPI_Driver:bit_number[0]~q\)))) # (!\SPI_Out_1|SPI_Driver:bit_number[1]~q\ & ((\SPI_Out_1|SPI_Driver:bit_number[0]~q\ & ((\SPI_Out_1|SPI_data_i\(4)))) # 
-- (!\SPI_Out_1|SPI_Driver:bit_number[0]~q\ & (\SPI_Out_1|SPI_data_i\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|SPI_Driver:bit_number[1]~q\,
	datab => \SPI_Out_1|SPI_data_i\(7),
	datac => \SPI_Out_1|SPI_data_i\(4),
	datad => \SPI_Out_1|SPI_Driver:bit_number[0]~q\,
	combout => \SPI_Out_1|Mux0~0_combout\);

-- Location: LCCOMB_X31_Y28_N28
\Main_Demux_1|Dig_Card1_1_B5_i[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B5_i[6]~feeder_combout\ = \Main_Demux_1|CRC_In\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(1),
	combout => \Main_Demux_1|Dig_Card1_1_B5_i[6]~feeder_combout\);

-- Location: FF_X31_Y28_N29
\Main_Demux_1|Dig_Card1_1_B5_i[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B5_i[6]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B5_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B5_i\(6));

-- Location: FF_X35_Y28_N31
\Main_Demux_1|Dig_Card1_1_B5[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|Dig_Card1_1_B5_i\(6),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B5\(6));

-- Location: LCCOMB_X35_Y28_N30
\SPI_Output_Handler_1|SPI_data_i~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~32_combout\ = (\SPI_Output_Handler_1|SPI_data_i~30_combout\) # ((\SPI_Output_Handler_1|SPI_data_i[1]~31_combout\ & (!\Main_Demux_1|Dig_Card1_1_B5\(6) & \SPI_Output_Handler_1|SPI_data_i[6]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_data_i~30_combout\,
	datab => \SPI_Output_Handler_1|SPI_data_i[1]~31_combout\,
	datac => \Main_Demux_1|Dig_Card1_1_B5\(6),
	datad => \SPI_Output_Handler_1|SPI_data_i[6]~27_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~32_combout\);

-- Location: LCCOMB_X34_Y29_N20
\Main_Demux_1|Dig_Card1_1_B3_i[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B3_i[6]~feeder_combout\ = \Main_Demux_1|CRC_In\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Main_Demux_1|CRC_In\(1),
	combout => \Main_Demux_1|Dig_Card1_1_B3_i[6]~feeder_combout\);

-- Location: FF_X34_Y29_N21
\Main_Demux_1|Dig_Card1_1_B3_i[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B3_i[6]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B3_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B3_i\(6));

-- Location: LCCOMB_X34_Y29_N8
\Main_Demux_1|Dig_Card1_1_B3[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B3[6]~feeder_combout\ = \Main_Demux_1|Dig_Card1_1_B3_i\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|Dig_Card1_1_B3_i\(6),
	combout => \Main_Demux_1|Dig_Card1_1_B3[6]~feeder_combout\);

-- Location: FF_X34_Y29_N9
\Main_Demux_1|Dig_Card1_1_B3[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B3[6]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B3\(6));

-- Location: LCCOMB_X30_Y29_N24
\Main_Demux_1|Dig_Card1_1_B2_i[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B2_i[6]~feeder_combout\ = \Main_Demux_1|CRC_In\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(1),
	combout => \Main_Demux_1|Dig_Card1_1_B2_i[6]~feeder_combout\);

-- Location: FF_X30_Y29_N25
\Main_Demux_1|Dig_Card1_1_B2_i[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B2_i[6]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B2_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B2_i\(6));

-- Location: FF_X34_Y29_N29
\Main_Demux_1|Dig_Card1_1_B2[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|Dig_Card1_1_B2_i\(6),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B2\(6));

-- Location: LCCOMB_X32_Y29_N2
\Main_Demux_1|Dig_Card1_1_B1_i[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B1_i[6]~feeder_combout\ = \Main_Demux_1|CRC_In\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Main_Demux_1|CRC_In\(1),
	combout => \Main_Demux_1|Dig_Card1_1_B1_i[6]~feeder_combout\);

-- Location: FF_X32_Y29_N3
\Main_Demux_1|Dig_Card1_1_B1_i[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B1_i[6]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B1_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B1_i\(6));

-- Location: FF_X34_Y29_N11
\Main_Demux_1|Dig_Card1_1_B1[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|Dig_Card1_1_B1_i\(6),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B1\(6));

-- Location: FF_X31_Y29_N29
\Main_Demux_1|Dig_Card1_1_B6_i[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|CRC_In\(1),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B6_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B6_i\(6));

-- Location: FF_X34_Y29_N15
\Main_Demux_1|Dig_Card1_1_B6[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|Dig_Card1_1_B6_i\(6),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B6\(6));

-- Location: LCCOMB_X35_Y29_N10
\Main_Demux_1|Dig_Card1_1_B7_i[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B7_i[6]~feeder_combout\ = \Main_Demux_1|CRC_In\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(1),
	combout => \Main_Demux_1|Dig_Card1_1_B7_i[6]~feeder_combout\);

-- Location: FF_X35_Y29_N11
\Main_Demux_1|Dig_Card1_1_B7_i[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B7_i[6]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B7_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B7_i\(6));

-- Location: FF_X34_Y29_N17
\Main_Demux_1|Dig_Card1_1_B7[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|Dig_Card1_1_B7_i\(6),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B7\(6));

-- Location: LCCOMB_X32_Y29_N16
\Main_Demux_1|Dig_Card1_1_B0_i[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B0_i[6]~feeder_combout\ = \Main_Demux_1|CRC_In\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Main_Demux_1|CRC_In\(1),
	combout => \Main_Demux_1|Dig_Card1_1_B0_i[6]~feeder_combout\);

-- Location: FF_X32_Y29_N17
\Main_Demux_1|Dig_Card1_1_B0_i[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B0_i[6]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B0_i[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B0_i\(6));

-- Location: LCCOMB_X34_Y29_N24
\Main_Demux_1|Dig_Card1_1_B0[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B0[6]~feeder_combout\ = \Main_Demux_1|Dig_Card1_1_B0_i\(6)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|Dig_Card1_1_B0_i\(6),
	combout => \Main_Demux_1|Dig_Card1_1_B0[6]~feeder_combout\);

-- Location: FF_X34_Y29_N25
\Main_Demux_1|Dig_Card1_1_B0[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B0[6]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B0\(6));

-- Location: LCCOMB_X34_Y30_N24
\Main_Demux_1|Dig_Card1_1_B4_i[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B4_i[6]~feeder_combout\ = \Main_Demux_1|CRC_In\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(1),
	combout => \Main_Demux_1|Dig_Card1_1_B4_i[6]~feeder_combout\);

-- Location: FF_X34_Y30_N25
\Main_Demux_1|Dig_Card1_1_B4_i[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B4_i[6]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Selector43~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B4_i\(6));

-- Location: FF_X34_Y29_N19
\Main_Demux_1|Dig_Card1_1_B4[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|Dig_Card1_1_B4_i\(6),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B4\(6));

-- Location: LCCOMB_X34_Y29_N18
\SPI_Output_Handler_1|SPI_data_i~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~35_combout\ = (\SPI_Output_Handler_1|SPI_data_i[1]~34_combout\ & (((\SPI_Output_Handler_1|SPI_data_i[1]~23_combout\)))) # (!\SPI_Output_Handler_1|SPI_data_i[1]~34_combout\ & 
-- ((\SPI_Output_Handler_1|SPI_data_i[1]~23_combout\ & (!\Main_Demux_1|Dig_Card1_1_B0\(6))) # (!\SPI_Output_Handler_1|SPI_data_i[1]~23_combout\ & ((!\Main_Demux_1|Dig_Card1_1_B4\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_data_i[1]~34_combout\,
	datab => \Main_Demux_1|Dig_Card1_1_B0\(6),
	datac => \Main_Demux_1|Dig_Card1_1_B4\(6),
	datad => \SPI_Output_Handler_1|SPI_data_i[1]~23_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~35_combout\);

-- Location: LCCOMB_X34_Y29_N16
\SPI_Output_Handler_1|SPI_data_i~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~36_combout\ = (\SPI_Output_Handler_1|SPI_data_i[1]~34_combout\ & ((\SPI_Output_Handler_1|SPI_data_i~35_combout\ & ((!\Main_Demux_1|Dig_Card1_1_B7\(6)))) # (!\SPI_Output_Handler_1|SPI_data_i~35_combout\ & 
-- (!\Main_Demux_1|Dig_Card1_1_B6\(6))))) # (!\SPI_Output_Handler_1|SPI_data_i[1]~34_combout\ & (((\SPI_Output_Handler_1|SPI_data_i~35_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_data_i[1]~34_combout\,
	datab => \Main_Demux_1|Dig_Card1_1_B6\(6),
	datac => \Main_Demux_1|Dig_Card1_1_B7\(6),
	datad => \SPI_Output_Handler_1|SPI_data_i~35_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~36_combout\);

-- Location: LCCOMB_X34_Y29_N10
\SPI_Output_Handler_1|SPI_data_i~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~38_combout\ = (\SPI_Output_Handler_1|SPI_data_i[1]~37_combout\ & ((\SPI_Output_Handler_1|SPI_data_i[1]~33_combout\) # ((\SPI_Output_Handler_1|SPI_data_i~36_combout\)))) # (!\SPI_Output_Handler_1|SPI_data_i[1]~37_combout\ & 
-- (!\SPI_Output_Handler_1|SPI_data_i[1]~33_combout\ & (!\Main_Demux_1|Dig_Card1_1_B1\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_data_i[1]~37_combout\,
	datab => \SPI_Output_Handler_1|SPI_data_i[1]~33_combout\,
	datac => \Main_Demux_1|Dig_Card1_1_B1\(6),
	datad => \SPI_Output_Handler_1|SPI_data_i~36_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~38_combout\);

-- Location: LCCOMB_X34_Y29_N28
\SPI_Output_Handler_1|SPI_data_i~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~39_combout\ = (\SPI_Output_Handler_1|SPI_data_i[1]~33_combout\ & ((\SPI_Output_Handler_1|SPI_data_i~38_combout\ & ((!\Main_Demux_1|Dig_Card1_1_B2\(6)))) # (!\SPI_Output_Handler_1|SPI_data_i~38_combout\ & 
-- (!\Main_Demux_1|Dig_Card1_1_B3\(6))))) # (!\SPI_Output_Handler_1|SPI_data_i[1]~33_combout\ & (((\SPI_Output_Handler_1|SPI_data_i~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Dig_Card1_1_B3\(6),
	datab => \SPI_Output_Handler_1|SPI_data_i[1]~33_combout\,
	datac => \Main_Demux_1|Dig_Card1_1_B2\(6),
	datad => \SPI_Output_Handler_1|SPI_data_i~38_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~39_combout\);

-- Location: LCCOMB_X35_Y28_N16
\SPI_Output_Handler_1|SPI_data_i~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~40_combout\ = (\SPI_Output_Handler_1|SPI_data_i~32_combout\) # ((!\SPI_Output_Handler_1|SPI_data_i[1]~31_combout\ & (\SPI_Output_Handler_1|SPI_data_i~39_combout\ & \SPI_Output_Handler_1|SPI_data_i[6]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_data_i~32_combout\,
	datab => \SPI_Output_Handler_1|SPI_data_i[1]~31_combout\,
	datac => \SPI_Output_Handler_1|SPI_data_i~39_combout\,
	datad => \SPI_Output_Handler_1|SPI_data_i[6]~27_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~40_combout\);

-- Location: FF_X35_Y28_N17
\SPI_Output_Handler_1|SPI_data_i[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Output_Handler_1|SPI_data_i~40_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Output_Handler_1|SPI_data_i[1]~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Output_Handler_1|SPI_data_i\(6));

-- Location: FF_X36_Y28_N9
\SPI_Out_1|SPI_data_i[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \SPI_Output_Handler_1|SPI_data_i\(6),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \SPI_Output_Handler_1|Output_Data_Ready_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|SPI_data_i\(6));

-- Location: LCCOMB_X31_Y28_N18
\Main_Demux_1|Dig_Card1_1_B5_i[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B5_i[5]~feeder_combout\ = \Main_Demux_1|CRC_In\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(2),
	combout => \Main_Demux_1|Dig_Card1_1_B5_i[5]~feeder_combout\);

-- Location: FF_X31_Y28_N19
\Main_Demux_1|Dig_Card1_1_B5_i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B5_i[5]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B5_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B5_i\(5));

-- Location: LCCOMB_X34_Y28_N14
\Main_Demux_1|Dig_Card1_1_B5[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B5[5]~feeder_combout\ = \Main_Demux_1|Dig_Card1_1_B5_i\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|Dig_Card1_1_B5_i\(5),
	combout => \Main_Demux_1|Dig_Card1_1_B5[5]~feeder_combout\);

-- Location: FF_X34_Y28_N15
\Main_Demux_1|Dig_Card1_1_B5[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B5[5]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B5\(5));

-- Location: LCCOMB_X34_Y29_N22
\Main_Demux_1|Dig_Card1_1_B3_i[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B3_i[5]~feeder_combout\ = \Main_Demux_1|CRC_In\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Main_Demux_1|CRC_In\(2),
	combout => \Main_Demux_1|Dig_Card1_1_B3_i[5]~feeder_combout\);

-- Location: FF_X34_Y29_N23
\Main_Demux_1|Dig_Card1_1_B3_i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B3_i[5]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B3_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B3_i\(5));

-- Location: FF_X34_Y29_N13
\Main_Demux_1|Dig_Card1_1_B3[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|Dig_Card1_1_B3_i\(5),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B3\(5));

-- Location: LCCOMB_X32_Y29_N22
\Main_Demux_1|Dig_Card1_1_B1_i[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B1_i[5]~feeder_combout\ = \Main_Demux_1|CRC_In\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Main_Demux_1|CRC_In\(2),
	combout => \Main_Demux_1|Dig_Card1_1_B1_i[5]~feeder_combout\);

-- Location: FF_X32_Y29_N23
\Main_Demux_1|Dig_Card1_1_B1_i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B1_i[5]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B1_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B1_i\(5));

-- Location: FF_X34_Y29_N27
\Main_Demux_1|Dig_Card1_1_B1[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|Dig_Card1_1_B1_i\(5),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B1\(5));

-- Location: LCCOMB_X34_Y29_N26
\SPI_Output_Handler_1|SPI_data_i~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~43_combout\ = (\SPI_Output_Handler_1|SPI_data_i[1]~37_combout\ & (((\SPI_Output_Handler_1|SPI_data_i[1]~33_combout\)))) # (!\SPI_Output_Handler_1|SPI_data_i[1]~37_combout\ & 
-- ((\SPI_Output_Handler_1|SPI_data_i[1]~33_combout\ & (!\Main_Demux_1|Dig_Card1_1_B3\(5))) # (!\SPI_Output_Handler_1|SPI_data_i[1]~33_combout\ & ((!\Main_Demux_1|Dig_Card1_1_B1\(5))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Dig_Card1_1_B3\(5),
	datab => \SPI_Output_Handler_1|SPI_data_i[1]~37_combout\,
	datac => \Main_Demux_1|Dig_Card1_1_B1\(5),
	datad => \SPI_Output_Handler_1|SPI_data_i[1]~33_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~43_combout\);

-- Location: LCCOMB_X31_Y30_N24
\Main_Demux_1|Dig_Card1_1_B2_i[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B2_i[5]~feeder_combout\ = \Main_Demux_1|CRC_In\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(2),
	combout => \Main_Demux_1|Dig_Card1_1_B2_i[5]~feeder_combout\);

-- Location: FF_X31_Y30_N25
\Main_Demux_1|Dig_Card1_1_B2_i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B2_i[5]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B2_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B2_i\(5));

-- Location: FF_X34_Y29_N5
\Main_Demux_1|Dig_Card1_1_B2[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|Dig_Card1_1_B2_i\(5),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B2\(5));

-- Location: LCCOMB_X35_Y29_N24
\Main_Demux_1|Dig_Card1_1_B7_i[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B7_i[5]~feeder_combout\ = \Main_Demux_1|CRC_In\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Main_Demux_1|CRC_In\(2),
	combout => \Main_Demux_1|Dig_Card1_1_B7_i[5]~feeder_combout\);

-- Location: FF_X35_Y29_N25
\Main_Demux_1|Dig_Card1_1_B7_i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B7_i[5]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B7_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B7_i\(5));

-- Location: FF_X35_Y29_N3
\Main_Demux_1|Dig_Card1_1_B7[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|Dig_Card1_1_B7_i\(5),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B7\(5));

-- Location: LCCOMB_X32_Y29_N4
\Main_Demux_1|Dig_Card1_1_B0_i[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B0_i[5]~feeder_combout\ = \Main_Demux_1|CRC_In\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \Main_Demux_1|CRC_In\(2),
	combout => \Main_Demux_1|Dig_Card1_1_B0_i[5]~feeder_combout\);

-- Location: FF_X32_Y29_N5
\Main_Demux_1|Dig_Card1_1_B0_i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B0_i[5]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B0_i[7]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B0_i\(5));

-- Location: FF_X34_Y29_N7
\Main_Demux_1|Dig_Card1_1_B0[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|Dig_Card1_1_B0_i\(5),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B0\(5));

-- Location: FF_X31_Y29_N9
\Main_Demux_1|Dig_Card1_1_B6_i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|CRC_In\(2),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B6_i[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B6_i\(5));

-- Location: LCCOMB_X34_Y29_N0
\Main_Demux_1|Dig_Card1_1_B6[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B6[5]~feeder_combout\ = \Main_Demux_1|Dig_Card1_1_B6_i\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|Dig_Card1_1_B6_i\(5),
	combout => \Main_Demux_1|Dig_Card1_1_B6[5]~feeder_combout\);

-- Location: FF_X34_Y29_N1
\Main_Demux_1|Dig_Card1_1_B6[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B6[5]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B6\(5));

-- Location: LCCOMB_X34_Y30_N30
\Main_Demux_1|Dig_Card1_1_B4_i[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \Main_Demux_1|Dig_Card1_1_B4_i[5]~feeder_combout\ = \Main_Demux_1|CRC_In\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \Main_Demux_1|CRC_In\(2),
	combout => \Main_Demux_1|Dig_Card1_1_B4_i[5]~feeder_combout\);

-- Location: FF_X34_Y30_N31
\Main_Demux_1|Dig_Card1_1_B4_i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \Main_Demux_1|Dig_Card1_1_B4_i[5]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \Main_Demux_1|Selector43~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B4_i\(5));

-- Location: FF_X34_Y29_N3
\Main_Demux_1|Dig_Card1_1_B4[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \Main_Demux_1|Dig_Card1_1_B4_i\(5),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \Main_Demux_1|Dig_Card1_1_B4[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \Main_Demux_1|Dig_Card1_1_B4\(5));

-- Location: LCCOMB_X34_Y29_N2
\SPI_Output_Handler_1|SPI_data_i~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~41_combout\ = (\SPI_Output_Handler_1|SPI_data_i[1]~34_combout\ & (((\SPI_Output_Handler_1|SPI_data_i[1]~23_combout\)) # (!\Main_Demux_1|Dig_Card1_1_B6\(5)))) # (!\SPI_Output_Handler_1|SPI_data_i[1]~34_combout\ & 
-- (((!\Main_Demux_1|Dig_Card1_1_B4\(5) & !\SPI_Output_Handler_1|SPI_data_i[1]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000100111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_data_i[1]~34_combout\,
	datab => \Main_Demux_1|Dig_Card1_1_B6\(5),
	datac => \Main_Demux_1|Dig_Card1_1_B4\(5),
	datad => \SPI_Output_Handler_1|SPI_data_i[1]~23_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~41_combout\);

-- Location: LCCOMB_X34_Y29_N6
\SPI_Output_Handler_1|SPI_data_i~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~42_combout\ = (\SPI_Output_Handler_1|SPI_data_i[1]~23_combout\ & ((\SPI_Output_Handler_1|SPI_data_i~41_combout\ & (!\Main_Demux_1|Dig_Card1_1_B7\(5))) # (!\SPI_Output_Handler_1|SPI_data_i~41_combout\ & 
-- ((!\Main_Demux_1|Dig_Card1_1_B0\(5)))))) # (!\SPI_Output_Handler_1|SPI_data_i[1]~23_combout\ & (((\SPI_Output_Handler_1|SPI_data_i~41_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Dig_Card1_1_B7\(5),
	datab => \SPI_Output_Handler_1|SPI_data_i[1]~23_combout\,
	datac => \Main_Demux_1|Dig_Card1_1_B0\(5),
	datad => \SPI_Output_Handler_1|SPI_data_i~41_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~42_combout\);

-- Location: LCCOMB_X34_Y29_N4
\SPI_Output_Handler_1|SPI_data_i~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~44_combout\ = (\SPI_Output_Handler_1|SPI_data_i~43_combout\ & (((!\Main_Demux_1|Dig_Card1_1_B2\(5))) # (!\SPI_Output_Handler_1|SPI_data_i[1]~37_combout\))) # (!\SPI_Output_Handler_1|SPI_data_i~43_combout\ & 
-- (\SPI_Output_Handler_1|SPI_data_i[1]~37_combout\ & ((\SPI_Output_Handler_1|SPI_data_i~42_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110111000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_data_i~43_combout\,
	datab => \SPI_Output_Handler_1|SPI_data_i[1]~37_combout\,
	datac => \Main_Demux_1|Dig_Card1_1_B2\(5),
	datad => \SPI_Output_Handler_1|SPI_data_i~42_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~44_combout\);

-- Location: LCCOMB_X35_Y28_N6
\SPI_Output_Handler_1|SPI_data_i~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~46_combout\ = (!\SPI_Output_Handler_1|SPI_data_i[1]~45_combout\ & ((\SPI_Output_Handler_1|SPI_data_i[1]~31_combout\ & (!\Main_Demux_1|Dig_Card1_1_B5\(5))) # (!\SPI_Output_Handler_1|SPI_data_i[1]~31_combout\ & 
-- ((\SPI_Output_Handler_1|SPI_data_i~44_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \Main_Demux_1|Dig_Card1_1_B5\(5),
	datab => \SPI_Output_Handler_1|SPI_data_i[1]~31_combout\,
	datac => \SPI_Output_Handler_1|SPI_data_i~44_combout\,
	datad => \SPI_Output_Handler_1|SPI_data_i[1]~45_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~46_combout\);

-- Location: FF_X35_Y28_N7
\SPI_Output_Handler_1|SPI_data_i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Output_Handler_1|SPI_data_i~46_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Output_Handler_1|SPI_data_i[1]~143_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Output_Handler_1|SPI_data_i\(5));

-- Location: FF_X36_Y28_N27
\SPI_Out_1|SPI_data_i[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \SPI_Output_Handler_1|SPI_data_i\(5),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \SPI_Output_Handler_1|Output_Data_Ready_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|SPI_data_i\(5));

-- Location: LCCOMB_X36_Y28_N26
\SPI_Out_1|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Mux0~1_combout\ = (\SPI_Out_1|Mux0~0_combout\ & ((\SPI_Out_1|SPI_data_i\(6)) # ((!\SPI_Out_1|SPI_Driver:bit_number[1]~q\)))) # (!\SPI_Out_1|Mux0~0_combout\ & (((\SPI_Out_1|SPI_data_i\(5) & \SPI_Out_1|SPI_Driver:bit_number[1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|Mux0~0_combout\,
	datab => \SPI_Out_1|SPI_data_i\(6),
	datac => \SPI_Out_1|SPI_data_i\(5),
	datad => \SPI_Out_1|SPI_Driver:bit_number[1]~q\,
	combout => \SPI_Out_1|Mux0~1_combout\);

-- Location: LCCOMB_X37_Y27_N12
\SPI_Output_Handler_1|SPI_data_i~96\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~96_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\) # ((\SPI_Output_Handler_1|SPI_data_i\(14))))) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ $ (((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datab => \SPI_Output_Handler_1|SPI_data_i\(14),
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	combout => \SPI_Output_Handler_1|SPI_data_i~96_combout\);

-- Location: LCCOMB_X37_Y27_N14
\SPI_Output_Handler_1|SPI_data_i~97\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~97_combout\ = (\SPI_Output_Handler_1|SPI_data_i\(14) & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ $ 
-- (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\)))) # (!\SPI_Output_Handler_1|SPI_data_i\(14) & (((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datab => \SPI_Output_Handler_1|SPI_data_i\(14),
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	combout => \SPI_Output_Handler_1|SPI_data_i~97_combout\);

-- Location: LCCOMB_X37_Y27_N6
\SPI_Output_Handler_1|SPI_data_i~78\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~78_combout\ = (\SPI_Output_Handler_1|int_cnt~40_combout\ & ((!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datac => \SPI_Output_Handler_1|int_cnt~40_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~78_combout\);

-- Location: LCCOMB_X37_Y27_N26
\SPI_Output_Handler_1|SPI_data_i~141\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~141_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\))) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & (((\SPI_Output_Handler_1|SPI_data_i~78_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datad => \SPI_Output_Handler_1|SPI_data_i~78_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~141_combout\);

-- Location: LCCOMB_X37_Y27_N28
\SPI_Output_Handler_1|SPI_data_i~140\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~140_combout\ = (\SPI_Output_Handler_1|int_cnt~40_combout\ & (((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\)))) # (!\SPI_Output_Handler_1|int_cnt~40_combout\ & 
-- (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & ((!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datab => \SPI_Output_Handler_1|int_cnt~40_combout\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	combout => \SPI_Output_Handler_1|SPI_data_i~140_combout\);

-- Location: LCCOMB_X37_Y27_N10
\SPI_Output_Handler_1|SPI_data_i~99\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~99_combout\ = (\SPI_Output_Handler_1|SPI_data_i~97_combout\ & ((\SPI_Output_Handler_1|SPI_data_i~141_combout\ & (!\SPI_Output_Handler_1|SPI_data_i~96_combout\)) # (!\SPI_Output_Handler_1|SPI_data_i~141_combout\ & 
-- ((!\SPI_Output_Handler_1|SPI_data_i~140_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_data_i~96_combout\,
	datab => \SPI_Output_Handler_1|SPI_data_i~97_combout\,
	datac => \SPI_Output_Handler_1|SPI_data_i~141_combout\,
	datad => \SPI_Output_Handler_1|SPI_data_i~140_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~99_combout\);

-- Location: LCCOMB_X37_Y27_N20
\SPI_Output_Handler_1|SPI_data_i~98\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~98_combout\ = (\SPI_Output_Handler_1|SPI_data_i~96_combout\ & (\SPI_Output_Handler_1|SPI_data_i~140_combout\ $ (((\SPI_Output_Handler_1|SPI_data_i~97_combout\ & !\SPI_Output_Handler_1|SPI_data_i~141_combout\))))) # 
-- (!\SPI_Output_Handler_1|SPI_data_i~96_combout\ & (\SPI_Output_Handler_1|SPI_data_i~97_combout\ & ((\SPI_Output_Handler_1|SPI_data_i~141_combout\) # (\SPI_Output_Handler_1|SPI_data_i~140_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011001001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_data_i~96_combout\,
	datab => \SPI_Output_Handler_1|SPI_data_i~97_combout\,
	datac => \SPI_Output_Handler_1|SPI_data_i~141_combout\,
	datad => \SPI_Output_Handler_1|SPI_data_i~140_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~98_combout\);

-- Location: LCCOMB_X37_Y27_N4
\SPI_Output_Handler_1|SPI_data_i~100\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~100_combout\ = (\SPI_Output_Handler_1|SPI_data_i~99_combout\ & (((\SPI_Output_Handler_1|SPI_data_i\(14) & !\SPI_Output_Handler_1|SPI_data_i~98_combout\)))) # (!\SPI_Output_Handler_1|SPI_data_i~99_combout\ & 
-- ((\SPI_Output_Handler_1|int_cnt~40_combout\ & ((\SPI_Output_Handler_1|SPI_data_i~98_combout\))) # (!\SPI_Output_Handler_1|int_cnt~40_combout\ & (\SPI_Output_Handler_1|SPI_data_i\(14)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_data_i~99_combout\,
	datab => \SPI_Output_Handler_1|int_cnt~40_combout\,
	datac => \SPI_Output_Handler_1|SPI_data_i\(14),
	datad => \SPI_Output_Handler_1|SPI_data_i~98_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~100_combout\);

-- Location: FF_X37_Y27_N5
\SPI_Output_Handler_1|SPI_data_i[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Output_Handler_1|SPI_data_i~100_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Output_Handler_1|ALT_INV_SPI_Initialization:int_cnt[6]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Output_Handler_1|SPI_data_i\(14));

-- Location: LCCOMB_X36_Y28_N0
\SPI_Out_1|SPI_data_i[14]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|SPI_data_i[14]~feeder_combout\ = \SPI_Output_Handler_1|SPI_data_i\(14)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SPI_Output_Handler_1|SPI_data_i\(14),
	combout => \SPI_Out_1|SPI_data_i[14]~feeder_combout\);

-- Location: FF_X36_Y28_N1
\SPI_Out_1|SPI_data_i[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Out_1|SPI_data_i[14]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Output_Handler_1|Output_Data_Ready_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|SPI_data_i\(14));

-- Location: LCCOMB_X41_Y26_N8
\SPI_Output_Handler_1|SPI_data_i~103\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~103_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (\SPI_Output_Handler_1|SPI_data_i\(12) & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\) # (!\SPI_Output_Handler_1|int_cnt~40_combout\)))) 
-- # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & ((\SPI_Output_Handler_1|int_cnt~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \SPI_Output_Handler_1|SPI_data_i\(12),
	datad => \SPI_Output_Handler_1|int_cnt~40_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~103_combout\);

-- Location: LCCOMB_X41_Y26_N12
\SPI_Output_Handler_1|int_cnt~176\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~176_combout\ = (\SPI_Output_Handler_1|SPI_data_i\(12) & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\) # ((\SPI_Out_1|EnableRateGenarator~q\) # (\SPI_Output_Handler_1|Lock~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datab => \SPI_Output_Handler_1|SPI_data_i\(12),
	datac => \SPI_Out_1|EnableRateGenarator~q\,
	datad => \SPI_Output_Handler_1|Lock~q\,
	combout => \SPI_Output_Handler_1|int_cnt~176_combout\);

-- Location: LCCOMB_X41_Y26_N18
\SPI_Output_Handler_1|SPI_data_i~104\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~104_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & ((\SPI_Output_Handler_1|SPI_data_i~103_combout\) # ((!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & 
-- \SPI_Output_Handler_1|int_cnt~176_combout\)))) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & (((\SPI_Output_Handler_1|int_cnt~176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \SPI_Output_Handler_1|SPI_data_i~103_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~176_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~104_combout\);

-- Location: LCCOMB_X41_Y26_N20
\SPI_Output_Handler_1|SPI_data_i~105\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~105_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & ((\SPI_Output_Handler_1|SPI_data_i~104_combout\) # ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\)))) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (((!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & \SPI_Output_Handler_1|int_cnt~176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datab => \SPI_Output_Handler_1|SPI_data_i~104_combout\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datad => \SPI_Output_Handler_1|int_cnt~176_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~105_combout\);

-- Location: LCCOMB_X41_Y26_N22
\SPI_Output_Handler_1|SPI_data_i~101\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~101_combout\ = (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (\SPI_Output_Handler_1|SPI_data_i\(12) & ((\SPI_Output_Handler_1|Lock~0_combout\) # (!\SPI_Output_Handler_1|int_cnt~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datab => \SPI_Output_Handler_1|SPI_data_i\(12),
	datac => \SPI_Output_Handler_1|Lock~0_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~40_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~101_combout\);

-- Location: LCCOMB_X41_Y26_N10
\SPI_Output_Handler_1|int_cnt~171\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~171_combout\ = (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\ & (!\SPI_Output_Handler_1|Lock~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & !\SPI_Out_1|EnableRateGenarator~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datab => \SPI_Output_Handler_1|Lock~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datad => \SPI_Out_1|EnableRateGenarator~q\,
	combout => \SPI_Output_Handler_1|int_cnt~171_combout\);

-- Location: LCCOMB_X41_Y26_N26
\SPI_Output_Handler_1|SPI_data_i~102\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~102_combout\ = (\SPI_Output_Handler_1|SPI_data_i~101_combout\) # ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & ((\SPI_Output_Handler_1|int_cnt~171_combout\) # (\SPI_Output_Handler_1|int_cnt~176_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_data_i~101_combout\,
	datab => \SPI_Output_Handler_1|int_cnt~171_combout\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datad => \SPI_Output_Handler_1|int_cnt~176_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~102_combout\);

-- Location: LCCOMB_X41_Y26_N6
\SPI_Output_Handler_1|SPI_data_i~106\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~106_combout\ = (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & ((\SPI_Output_Handler_1|int_cnt~176_combout\) # ((!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & 
-- \SPI_Output_Handler_1|int_cnt~171_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datab => \SPI_Output_Handler_1|int_cnt~171_combout\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datad => \SPI_Output_Handler_1|int_cnt~176_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~106_combout\);

-- Location: LCCOMB_X41_Y26_N0
\SPI_Output_Handler_1|int_cnt~173\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~173_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\) # ((\SPI_Out_1|EnableRateGenarator~q\) # ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\) # (\SPI_Output_Handler_1|Lock~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datab => \SPI_Out_1|EnableRateGenarator~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datad => \SPI_Output_Handler_1|Lock~q\,
	combout => \SPI_Output_Handler_1|int_cnt~173_combout\);

-- Location: LCCOMB_X41_Y26_N16
\SPI_Output_Handler_1|SPI_data_i~107\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~107_combout\ = (\SPI_Output_Handler_1|SPI_data_i~106_combout\) # ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (\SPI_Output_Handler_1|SPI_data_i\(12) & \SPI_Output_Handler_1|int_cnt~173_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_data_i~106_combout\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \SPI_Output_Handler_1|SPI_data_i\(12),
	datad => \SPI_Output_Handler_1|int_cnt~173_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~107_combout\);

-- Location: LCCOMB_X41_Y26_N4
\SPI_Output_Handler_1|SPI_data_i~108\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~108_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & ((\SPI_Output_Handler_1|SPI_data_i~105_combout\ & ((\SPI_Output_Handler_1|SPI_data_i~107_combout\))) # 
-- (!\SPI_Output_Handler_1|SPI_data_i~105_combout\ & (\SPI_Output_Handler_1|SPI_data_i~102_combout\)))) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & (\SPI_Output_Handler_1|SPI_data_i~105_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datab => \SPI_Output_Handler_1|SPI_data_i~105_combout\,
	datac => \SPI_Output_Handler_1|SPI_data_i~102_combout\,
	datad => \SPI_Output_Handler_1|SPI_data_i~107_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~108_combout\);

-- Location: FF_X41_Y26_N5
\SPI_Output_Handler_1|SPI_data_i[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Output_Handler_1|SPI_data_i~108_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Output_Handler_1|ALT_INV_SPI_Initialization:int_cnt[6]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Output_Handler_1|SPI_data_i\(12));

-- Location: FF_X36_Y28_N23
\SPI_Out_1|SPI_data_i[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \SPI_Output_Handler_1|SPI_data_i\(12),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \SPI_Output_Handler_1|Output_Data_Ready_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|SPI_data_i\(12));

-- Location: LCCOMB_X36_Y28_N22
\SPI_Out_1|Mux0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Mux0~4_combout\ = (\SPI_Out_1|SPI_Driver:bit_number[0]~q\ & ((\SPI_Out_1|SPI_Driver:bit_number[1]~q\ & (\SPI_Out_1|SPI_data_i\(14))) # (!\SPI_Out_1|SPI_Driver:bit_number[1]~q\ & ((\SPI_Out_1|SPI_data_i\(12))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|SPI_Driver:bit_number[1]~q\,
	datab => \SPI_Out_1|SPI_data_i\(14),
	datac => \SPI_Out_1|SPI_data_i\(12),
	datad => \SPI_Out_1|SPI_Driver:bit_number[0]~q\,
	combout => \SPI_Out_1|Mux0~4_combout\);

-- Location: LCCOMB_X37_Y26_N20
\SPI_Output_Handler_1|SPI_data_i~138\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~138_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & (((\SPI_Output_Handler_1|SPI_data_i\(10) & \SPI_Output_Handler_1|SPI_data_i~59_combout\)))) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & ((\SPI_Output_Handler_1|SPI_data_i\(10)) # (!\SPI_Output_Handler_1|SPI_data_i~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datab => \SPI_Output_Handler_1|SPI_data_i\(10),
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datad => \SPI_Output_Handler_1|SPI_data_i~59_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~138_combout\);

-- Location: LCCOMB_X37_Y26_N24
\SPI_Output_Handler_1|SPI_data_i~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~66_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & ((\SPI_Output_Handler_1|SPI_data_i\(10)) # ((\SPI_Output_Handler_1|int_cnt~40_combout\ & !\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datab => \SPI_Output_Handler_1|SPI_data_i\(10),
	datac => \SPI_Output_Handler_1|int_cnt~40_combout\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	combout => \SPI_Output_Handler_1|SPI_data_i~66_combout\);

-- Location: LCCOMB_X37_Y26_N22
\SPI_Output_Handler_1|SPI_data_i~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~67_combout\ = (\SPI_Output_Handler_1|SPI_data_i~138_combout\) # ((\SPI_Output_Handler_1|SPI_data_i~66_combout\) # ((!\SPI_Output_Handler_1|int_cnt~173_combout\ & \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~173_combout\,
	datab => \SPI_Output_Handler_1|SPI_data_i~138_combout\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datad => \SPI_Output_Handler_1|SPI_data_i~66_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~67_combout\);

-- Location: LCCOMB_X37_Y26_N16
\SPI_Output_Handler_1|int_cnt~172\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~172_combout\ = (\SPI_Output_Handler_1|SPI_data_i\(10)) # ((!\SPI_Output_Handler_1|Lock~q\ & (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\ & !\SPI_Out_1|EnableRateGenarator~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|Lock~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datac => \SPI_Out_1|EnableRateGenarator~q\,
	datad => \SPI_Output_Handler_1|SPI_data_i\(10),
	combout => \SPI_Output_Handler_1|int_cnt~172_combout\);

-- Location: LCCOMB_X37_Y26_N8
\SPI_Output_Handler_1|SPI_data_i~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~63_combout\ = (\SPI_Output_Handler_1|int_cnt~40_combout\ & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\) # ((\SPI_Output_Handler_1|SPI_data_i\(10) & \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\)))) # 
-- (!\SPI_Output_Handler_1|int_cnt~40_combout\ & (((\SPI_Output_Handler_1|SPI_data_i\(10)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datab => \SPI_Output_Handler_1|SPI_data_i\(10),
	datac => \SPI_Output_Handler_1|int_cnt~40_combout\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	combout => \SPI_Output_Handler_1|SPI_data_i~63_combout\);

-- Location: LCCOMB_X37_Y26_N2
\SPI_Output_Handler_1|SPI_data_i~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~64_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & ((\SPI_Output_Handler_1|int_cnt~171_combout\) # ((\SPI_Output_Handler_1|SPI_data_i~63_combout\ & !\SPI_Output_Handler_1|int_cnt~40_combout\)))) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & (\SPI_Output_Handler_1|SPI_data_i~63_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datab => \SPI_Output_Handler_1|SPI_data_i~63_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~40_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~171_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~64_combout\);

-- Location: LCCOMB_X37_Y26_N26
\SPI_Output_Handler_1|SPI_data_i~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~65_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & (((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\) # (\SPI_Output_Handler_1|SPI_data_i~64_combout\)))) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & (\SPI_Output_Handler_1|int_cnt~172_combout\ & (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datab => \SPI_Output_Handler_1|int_cnt~172_combout\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datad => \SPI_Output_Handler_1|SPI_data_i~64_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~65_combout\);

-- Location: LCCOMB_X37_Y26_N0
\SPI_Output_Handler_1|SPI_data_i~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~61_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & ((!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\) # (!\SPI_Output_Handler_1|SPI_data_i\(10)))) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Output_Handler_1|SPI_data_i\(10),
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	combout => \SPI_Output_Handler_1|SPI_data_i~61_combout\);

-- Location: LCCOMB_X37_Y26_N30
\SPI_Output_Handler_1|SPI_data_i~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~58_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\)) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & 
-- ((\SPI_Output_Handler_1|int_cnt~171_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datad => \SPI_Output_Handler_1|int_cnt~171_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~58_combout\);

-- Location: LCCOMB_X37_Y26_N10
\SPI_Output_Handler_1|SPI_data_i~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~60_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\) # (!\SPI_Output_Handler_1|SPI_data_i~59_combout\)) # 
-- (!\SPI_Output_Handler_1|SPI_data_i\(10)))) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & ((\SPI_Output_Handler_1|SPI_data_i\(10) & (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\)) # (!\SPI_Output_Handler_1|SPI_data_i\(10) & 
-- (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & \SPI_Output_Handler_1|SPI_data_i~59_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011011010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datab => \SPI_Output_Handler_1|SPI_data_i\(10),
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datad => \SPI_Output_Handler_1|SPI_data_i~59_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~60_combout\);

-- Location: LCCOMB_X37_Y26_N18
\SPI_Output_Handler_1|SPI_data_i~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~62_combout\ = (\SPI_Output_Handler_1|SPI_data_i~61_combout\ & (((!\SPI_Output_Handler_1|SPI_data_i~60_combout\)))) # (!\SPI_Output_Handler_1|SPI_data_i~61_combout\ & ((\SPI_Output_Handler_1|SPI_data_i~58_combout\) # 
-- ((!\SPI_Output_Handler_1|int_cnt~40_combout\ & \SPI_Output_Handler_1|SPI_data_i~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~40_combout\,
	datab => \SPI_Output_Handler_1|SPI_data_i~61_combout\,
	datac => \SPI_Output_Handler_1|SPI_data_i~58_combout\,
	datad => \SPI_Output_Handler_1|SPI_data_i~60_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~62_combout\);

-- Location: LCCOMB_X37_Y26_N28
\SPI_Output_Handler_1|SPI_data_i~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~68_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & ((\SPI_Output_Handler_1|SPI_data_i~65_combout\ & (\SPI_Output_Handler_1|SPI_data_i~67_combout\)) # (!\SPI_Output_Handler_1|SPI_data_i~65_combout\ & 
-- ((\SPI_Output_Handler_1|SPI_data_i~62_combout\))))) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (((\SPI_Output_Handler_1|SPI_data_i~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_data_i~67_combout\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datac => \SPI_Output_Handler_1|SPI_data_i~65_combout\,
	datad => \SPI_Output_Handler_1|SPI_data_i~62_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~68_combout\);

-- Location: FF_X37_Y26_N29
\SPI_Output_Handler_1|SPI_data_i[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Output_Handler_1|SPI_data_i~68_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Output_Handler_1|ALT_INV_SPI_Initialization:int_cnt[6]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Output_Handler_1|SPI_data_i\(10));

-- Location: LCCOMB_X36_Y28_N4
\SPI_Out_1|SPI_data_i[10]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|SPI_data_i[10]~feeder_combout\ = \SPI_Output_Handler_1|SPI_data_i\(10)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SPI_Output_Handler_1|SPI_data_i\(10),
	combout => \SPI_Out_1|SPI_data_i[10]~feeder_combout\);

-- Location: FF_X36_Y28_N5
\SPI_Out_1|SPI_data_i[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Out_1|SPI_data_i[10]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Output_Handler_1|Output_Data_Ready_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|SPI_data_i\(10));

-- Location: LCCOMB_X40_Y29_N16
\SPI_Output_Handler_1|SPI_data_i~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~69_combout\ = (\SPI_Output_Handler_1|SPI_data_i\(9) & (((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & !\SPI_Output_Handler_1|int_cnt~90_combout\)) # (!\SPI_Output_Handler_1|int_cnt~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datab => \SPI_Output_Handler_1|SPI_data_i\(9),
	datac => \SPI_Output_Handler_1|int_cnt~40_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~90_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~69_combout\);

-- Location: LCCOMB_X40_Y29_N2
\SPI_Output_Handler_1|SPI_data_i~139\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~139_combout\ = (\SPI_Output_Handler_1|SPI_data_i~69_combout\) # ((!\SPI_Output_Handler_1|int_cnt~173_combout\ & (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & 
-- \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~173_combout\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datad => \SPI_Output_Handler_1|SPI_data_i~69_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~139_combout\);

-- Location: LCCOMB_X40_Y29_N14
\SPI_Output_Handler_1|SPI_data_i~74\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~74_combout\ = (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & \SPI_Output_Handler_1|int_cnt~40_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \SPI_Output_Handler_1|int_cnt~40_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~74_combout\);

-- Location: LCCOMB_X40_Y29_N26
\SPI_Output_Handler_1|SPI_data_i~76\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~76_combout\ = (\SPI_Output_Handler_1|SPI_data_i~74_combout\) # ((\SPI_Output_Handler_1|SPI_data_i\(9) & ((\SPI_Output_Handler_1|SPI_data_i~75_combout\) # (!\SPI_Output_Handler_1|int_cnt~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_data_i\(9),
	datab => \SPI_Output_Handler_1|int_cnt~40_combout\,
	datac => \SPI_Output_Handler_1|SPI_data_i~74_combout\,
	datad => \SPI_Output_Handler_1|SPI_data_i~75_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~76_combout\);

-- Location: LCCOMB_X40_Y29_N18
\SPI_Output_Handler_1|SPI_data_i~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~70_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\)) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & ((!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001101000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	combout => \SPI_Output_Handler_1|SPI_data_i~70_combout\);

-- Location: LCCOMB_X40_Y29_N4
\SPI_Output_Handler_1|SPI_data_i~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~71_combout\ = (\SPI_Output_Handler_1|int_cnt~40_combout\ & ((\SPI_Output_Handler_1|SPI_data_i~70_combout\) # ((!\SPI_Output_Handler_1|int_cnt~90_combout\ & \SPI_Output_Handler_1|SPI_data_i\(9))))) # 
-- (!\SPI_Output_Handler_1|int_cnt~40_combout\ & (((\SPI_Output_Handler_1|SPI_data_i\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~90_combout\,
	datab => \SPI_Output_Handler_1|SPI_data_i~70_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~40_combout\,
	datad => \SPI_Output_Handler_1|SPI_data_i\(9),
	combout => \SPI_Output_Handler_1|SPI_data_i~71_combout\);

-- Location: LCCOMB_X40_Y29_N6
\SPI_Output_Handler_1|SPI_data_i~72\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~72_combout\ = (\SPI_Output_Handler_1|int_cnt~40_combout\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ $ ((!\SPI_Output_Handler_1|SPI_data_i~24_combout\)))) # (!\SPI_Output_Handler_1|int_cnt~40_combout\ & 
-- (((\SPI_Output_Handler_1|SPI_data_i\(9)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001111110010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datab => \SPI_Output_Handler_1|SPI_data_i~24_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~40_combout\,
	datad => \SPI_Output_Handler_1|SPI_data_i\(9),
	combout => \SPI_Output_Handler_1|SPI_data_i~72_combout\);

-- Location: LCCOMB_X40_Y29_N0
\SPI_Output_Handler_1|SPI_data_i~73\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~73_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & ((\SPI_Output_Handler_1|SPI_data_i~71_combout\) # ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\)))) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & (((!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & \SPI_Output_Handler_1|SPI_data_i~72_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datab => \SPI_Output_Handler_1|SPI_data_i~71_combout\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datad => \SPI_Output_Handler_1|SPI_data_i~72_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~73_combout\);

-- Location: LCCOMB_X40_Y29_N20
\SPI_Output_Handler_1|SPI_data_i~77\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~77_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & ((\SPI_Output_Handler_1|SPI_data_i~73_combout\ & ((\SPI_Output_Handler_1|SPI_data_i~76_combout\))) # (!\SPI_Output_Handler_1|SPI_data_i~73_combout\ & 
-- (\SPI_Output_Handler_1|SPI_data_i~139_combout\)))) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & (((\SPI_Output_Handler_1|SPI_data_i~73_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datab => \SPI_Output_Handler_1|SPI_data_i~139_combout\,
	datac => \SPI_Output_Handler_1|SPI_data_i~76_combout\,
	datad => \SPI_Output_Handler_1|SPI_data_i~73_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~77_combout\);

-- Location: FF_X40_Y29_N21
\SPI_Output_Handler_1|SPI_data_i[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Output_Handler_1|SPI_data_i~77_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Output_Handler_1|ALT_INV_SPI_Initialization:int_cnt[6]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Output_Handler_1|SPI_data_i\(9));

-- Location: FF_X36_Y28_N3
\SPI_Out_1|SPI_data_i[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \SPI_Output_Handler_1|SPI_data_i\(9),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \SPI_Output_Handler_1|Output_Data_Ready_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|SPI_data_i\(9));

-- Location: LCCOMB_X39_Y25_N10
\SPI_Output_Handler_1|int_cnt~175\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~175_combout\ = (\SPI_Output_Handler_1|SPI_data_i\(8)) # ((\SPI_Output_Handler_1|int_cnt~40_combout\ & !\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~40_combout\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datad => \SPI_Output_Handler_1|SPI_data_i\(8),
	combout => \SPI_Output_Handler_1|int_cnt~175_combout\);

-- Location: LCCOMB_X39_Y25_N20
\SPI_Output_Handler_1|int_cnt~174\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|int_cnt~174_combout\ = (\SPI_Output_Handler_1|SPI_data_i\(8) & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\) # ((\SPI_Output_Handler_1|Lock~q\) # (\SPI_Out_1|EnableRateGenarator~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[0]~q\,
	datab => \SPI_Output_Handler_1|SPI_data_i\(8),
	datac => \SPI_Output_Handler_1|Lock~q\,
	datad => \SPI_Out_1|EnableRateGenarator~q\,
	combout => \SPI_Output_Handler_1|int_cnt~174_combout\);

-- Location: LCCOMB_X39_Y25_N28
\SPI_Output_Handler_1|SPI_data_i~88\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~88_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\) # (\SPI_Output_Handler_1|int_cnt~174_combout\)))) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & (\SPI_Output_Handler_1|int_cnt~175_combout\ & (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|int_cnt~175_combout\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datad => \SPI_Output_Handler_1|int_cnt~174_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~88_combout\);

-- Location: LCCOMB_X39_Y25_N24
\SPI_Output_Handler_1|SPI_data_i~144\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~144_combout\ = (\SPI_Output_Handler_1|SPI_data_i\(8) & (((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & \SPI_Output_Handler_1|SPI_data_i~88_combout\)) # (!\SPI_Output_Handler_1|int_cnt~40_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datab => \SPI_Output_Handler_1|SPI_data_i\(8),
	datac => \SPI_Output_Handler_1|int_cnt~40_combout\,
	datad => \SPI_Output_Handler_1|SPI_data_i~88_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~144_combout\);

-- Location: LCCOMB_X39_Y25_N22
\SPI_Output_Handler_1|SPI_data_i~145\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~145_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & ((\SPI_Output_Handler_1|SPI_data_i~144_combout\) # ((!\SPI_Output_Handler_1|SPI_data_i~88_combout\ & !\SPI_Output_Handler_1|int_cnt~173_combout\)))) 
-- # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (\SPI_Output_Handler_1|SPI_data_i~88_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datab => \SPI_Output_Handler_1|SPI_data_i~88_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~173_combout\,
	datad => \SPI_Output_Handler_1|SPI_data_i~144_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~145_combout\);

-- Location: LCCOMB_X40_Y29_N28
\SPI_Output_Handler_1|SPI_data_i~89\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~89_combout\ = (\SPI_Output_Handler_1|SPI_data_i\(8)) # ((\SPI_Output_Handler_1|int_cnt~40_combout\ & !\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_data_i\(8),
	datab => \SPI_Output_Handler_1|int_cnt~40_combout\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	combout => \SPI_Output_Handler_1|SPI_data_i~89_combout\);

-- Location: LCCOMB_X40_Y29_N10
\SPI_Output_Handler_1|SPI_data_i~90\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~90_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (\SPI_Output_Handler_1|int_cnt~174_combout\ $ (((\SPI_Output_Handler_1|SPI_data_i~89_combout\))))) # 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (!\SPI_Output_Handler_1|int_cnt~174_combout\ & (\SPI_Output_Handler_1|int_cnt~171_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datab => \SPI_Output_Handler_1|int_cnt~174_combout\,
	datac => \SPI_Output_Handler_1|int_cnt~171_combout\,
	datad => \SPI_Output_Handler_1|SPI_data_i~89_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~90_combout\);

-- Location: LCCOMB_X40_Y29_N12
\SPI_Output_Handler_1|SPI_data_i~91\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~91_combout\ = (\SPI_Output_Handler_1|int_cnt~90_combout\ & (((!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & !\SPI_Output_Handler_1|int_cnt~173_combout\)))) # (!\SPI_Output_Handler_1|int_cnt~90_combout\ & 
-- (\SPI_Output_Handler_1|SPI_data_i~90_combout\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_data_i~90_combout\,
	datab => \SPI_Output_Handler_1|int_cnt~90_combout\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datad => \SPI_Output_Handler_1|int_cnt~173_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~91_combout\);

-- Location: LCCOMB_X40_Y29_N22
\SPI_Output_Handler_1|SPI_data_i~92\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~92_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & (((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\)))) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & 
-- ((\SPI_Output_Handler_1|int_cnt~174_combout\ & ((!\SPI_Output_Handler_1|SPI_data_i~91_combout\) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\))) # (!\SPI_Output_Handler_1|int_cnt~174_combout\ & 
-- ((\SPI_Output_Handler_1|SPI_data_i~91_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010111100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datab => \SPI_Output_Handler_1|int_cnt~174_combout\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datad => \SPI_Output_Handler_1|SPI_data_i~91_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~92_combout\);

-- Location: LCCOMB_X41_Y26_N2
\SPI_Output_Handler_1|SPI_data_i~93\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~93_combout\ = ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (\SPI_Output_Handler_1|SPI_data_i\(8))) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & ((\SPI_Output_Handler_1|int_cnt~174_combout\)))) 
-- # (!\SPI_Output_Handler_1|int_cnt~173_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datab => \SPI_Output_Handler_1|SPI_data_i\(8),
	datac => \SPI_Output_Handler_1|int_cnt~174_combout\,
	datad => \SPI_Output_Handler_1|int_cnt~173_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~93_combout\);

-- Location: LCCOMB_X41_Y26_N28
\SPI_Output_Handler_1|SPI_data_i~94\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~94_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & ((\SPI_Output_Handler_1|SPI_data_i~93_combout\))) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & 
-- (\SPI_Output_Handler_1|int_cnt~174_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \SPI_Output_Handler_1|int_cnt~174_combout\,
	datad => \SPI_Output_Handler_1|SPI_data_i~93_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~94_combout\);

-- Location: LCCOMB_X40_Y29_N30
\SPI_Output_Handler_1|SPI_data_i~95\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~95_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & ((\SPI_Output_Handler_1|SPI_data_i~92_combout\ & ((\SPI_Output_Handler_1|SPI_data_i~94_combout\))) # (!\SPI_Output_Handler_1|SPI_data_i~92_combout\ & 
-- (\SPI_Output_Handler_1|SPI_data_i~145_combout\)))) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & (((\SPI_Output_Handler_1|SPI_data_i~92_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datab => \SPI_Output_Handler_1|SPI_data_i~145_combout\,
	datac => \SPI_Output_Handler_1|SPI_data_i~92_combout\,
	datad => \SPI_Output_Handler_1|SPI_data_i~94_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~95_combout\);

-- Location: FF_X40_Y29_N31
\SPI_Output_Handler_1|SPI_data_i[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Output_Handler_1|SPI_data_i~95_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Output_Handler_1|ALT_INV_SPI_Initialization:int_cnt[6]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Output_Handler_1|SPI_data_i\(8));

-- Location: FF_X36_Y28_N7
\SPI_Out_1|SPI_data_i[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \SPI_Output_Handler_1|SPI_data_i\(8),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \SPI_Output_Handler_1|Output_Data_Ready_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|SPI_data_i\(8));

-- Location: LCCOMB_X38_Y27_N6
\SPI_Output_Handler_1|SPI_data_i~80\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~80_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & ((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\) # 
-- (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\))) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & ((!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\))))) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\ & 
-- (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ $ (((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001101011100110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	combout => \SPI_Output_Handler_1|SPI_data_i~80_combout\);

-- Location: LCCOMB_X38_Y27_N8
\SPI_Output_Handler_1|SPI_data_i~82\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~82_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ $ (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	combout => \SPI_Output_Handler_1|SPI_data_i~82_combout\);

-- Location: LCCOMB_X37_Y27_N2
\SPI_Output_Handler_1|SPI_data_i~81\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~81_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ $ (((!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ & 
-- !\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\))))) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\ & (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\ $ 
-- (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110100100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[1]~q\,
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[4]~q\,
	datad => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[3]~q\,
	combout => \SPI_Output_Handler_1|SPI_data_i~81_combout\);

-- Location: LCCOMB_X37_Y27_N22
\SPI_Output_Handler_1|SPI_data_i~84\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~84_combout\ = (\SPI_Output_Handler_1|SPI_data_i~81_combout\ & (((!\SPI_Output_Handler_1|SPI_data_i~82_combout\ & \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\)) # (!\SPI_Output_Handler_1|SPI_data_i~80_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_data_i~80_combout\,
	datab => \SPI_Output_Handler_1|SPI_data_i~82_combout\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datad => \SPI_Output_Handler_1|SPI_data_i~81_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~84_combout\);

-- Location: LCCOMB_X37_Y27_N16
\SPI_Output_Handler_1|SPI_data_i~83\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~83_combout\ = (\SPI_Output_Handler_1|SPI_data_i~82_combout\ & (\SPI_Output_Handler_1|SPI_data_i~81_combout\ & ((!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\) # (!\SPI_Output_Handler_1|SPI_data_i~80_combout\)))) 
-- # (!\SPI_Output_Handler_1|SPI_data_i~82_combout\ & (((\SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\ & !\SPI_Output_Handler_1|SPI_data_i~81_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_data_i~80_combout\,
	datab => \SPI_Output_Handler_1|SPI_data_i~82_combout\,
	datac => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[5]~q\,
	datad => \SPI_Output_Handler_1|SPI_data_i~81_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~83_combout\);

-- Location: LCCOMB_X37_Y27_N8
\SPI_Output_Handler_1|SPI_data_i~79\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~79_combout\ = (\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & (\SPI_Output_Handler_1|int_cnt~173_combout\)) # (!\SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\ & 
-- ((\SPI_Output_Handler_1|SPI_data_i~78_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Output_Handler_1|SPI_Initialization:int_cnt[2]~q\,
	datac => \SPI_Output_Handler_1|int_cnt~173_combout\,
	datad => \SPI_Output_Handler_1|SPI_data_i~78_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~79_combout\);

-- Location: LCCOMB_X37_Y27_N30
\SPI_Output_Handler_1|SPI_data_i~86\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~86_combout\ = (\SPI_Output_Handler_1|SPI_data_i~84_combout\ & (((!\SPI_Output_Handler_1|SPI_data_i~79_combout\ & !\SPI_Output_Handler_1|SPI_data_i~80_combout\)) # (!\SPI_Output_Handler_1|SPI_data_i~83_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_data_i~84_combout\,
	datab => \SPI_Output_Handler_1|SPI_data_i~83_combout\,
	datac => \SPI_Output_Handler_1|SPI_data_i~79_combout\,
	datad => \SPI_Output_Handler_1|SPI_data_i~80_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~86_combout\);

-- Location: LCCOMB_X37_Y27_N24
\SPI_Output_Handler_1|SPI_data_i~85\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~85_combout\ = \SPI_Output_Handler_1|SPI_data_i~83_combout\ $ (((\SPI_Output_Handler_1|SPI_data_i~84_combout\ & (\SPI_Output_Handler_1|SPI_data_i~79_combout\ & !\SPI_Output_Handler_1|SPI_data_i~80_combout\)) # 
-- (!\SPI_Output_Handler_1|SPI_data_i~84_combout\ & ((\SPI_Output_Handler_1|SPI_data_i~80_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001100101101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_data_i~84_combout\,
	datab => \SPI_Output_Handler_1|SPI_data_i~83_combout\,
	datac => \SPI_Output_Handler_1|SPI_data_i~79_combout\,
	datad => \SPI_Output_Handler_1|SPI_data_i~80_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~85_combout\);

-- Location: LCCOMB_X37_Y27_N18
\SPI_Output_Handler_1|SPI_data_i~87\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Output_Handler_1|SPI_data_i~87_combout\ = (\SPI_Output_Handler_1|SPI_data_i~86_combout\ & (((\SPI_Output_Handler_1|SPI_data_i\(11)) # (\SPI_Output_Handler_1|SPI_data_i~85_combout\)))) # (!\SPI_Output_Handler_1|SPI_data_i~86_combout\ & 
-- ((\SPI_Output_Handler_1|int_cnt~40_combout\ & ((\SPI_Output_Handler_1|SPI_data_i~85_combout\))) # (!\SPI_Output_Handler_1|int_cnt~40_combout\ & (\SPI_Output_Handler_1|SPI_data_i\(11)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Output_Handler_1|SPI_data_i~86_combout\,
	datab => \SPI_Output_Handler_1|int_cnt~40_combout\,
	datac => \SPI_Output_Handler_1|SPI_data_i\(11),
	datad => \SPI_Output_Handler_1|SPI_data_i~85_combout\,
	combout => \SPI_Output_Handler_1|SPI_data_i~87_combout\);

-- Location: FF_X37_Y27_N19
\SPI_Output_Handler_1|SPI_data_i[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Output_Handler_1|SPI_data_i~87_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Output_Handler_1|ALT_INV_SPI_Initialization:int_cnt[6]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Output_Handler_1|SPI_data_i\(11));

-- Location: LCCOMB_X36_Y28_N28
\SPI_Out_1|SPI_data_i[11]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|SPI_data_i[11]~feeder_combout\ = \SPI_Output_Handler_1|SPI_data_i\(11)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SPI_Output_Handler_1|SPI_data_i\(11),
	combout => \SPI_Out_1|SPI_data_i[11]~feeder_combout\);

-- Location: FF_X36_Y28_N29
\SPI_Out_1|SPI_data_i[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Out_1|SPI_data_i[11]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Output_Handler_1|Output_Data_Ready_i~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|SPI_data_i\(11));

-- Location: LCCOMB_X36_Y28_N6
\SPI_Out_1|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Mux0~2_combout\ = (\SPI_Out_1|SPI_Driver:bit_number[1]~q\ & (\SPI_Out_1|SPI_Driver:bit_number[0]~q\)) # (!\SPI_Out_1|SPI_Driver:bit_number[1]~q\ & ((\SPI_Out_1|SPI_Driver:bit_number[0]~q\ & (\SPI_Out_1|SPI_data_i\(8))) # 
-- (!\SPI_Out_1|SPI_Driver:bit_number[0]~q\ & ((\SPI_Out_1|SPI_data_i\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|SPI_Driver:bit_number[1]~q\,
	datab => \SPI_Out_1|SPI_Driver:bit_number[0]~q\,
	datac => \SPI_Out_1|SPI_data_i\(8),
	datad => \SPI_Out_1|SPI_data_i\(11),
	combout => \SPI_Out_1|Mux0~2_combout\);

-- Location: LCCOMB_X36_Y28_N2
\SPI_Out_1|Mux0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Mux0~3_combout\ = (\SPI_Out_1|SPI_Driver:bit_number[1]~q\ & ((\SPI_Out_1|Mux0~2_combout\ & (\SPI_Out_1|SPI_data_i\(10))) # (!\SPI_Out_1|Mux0~2_combout\ & ((\SPI_Out_1|SPI_data_i\(9)))))) # (!\SPI_Out_1|SPI_Driver:bit_number[1]~q\ & 
-- (((\SPI_Out_1|Mux0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|SPI_Driver:bit_number[1]~q\,
	datab => \SPI_Out_1|SPI_data_i\(10),
	datac => \SPI_Out_1|SPI_data_i\(9),
	datad => \SPI_Out_1|Mux0~2_combout\,
	combout => \SPI_Out_1|Mux0~3_combout\);

-- Location: LCCOMB_X36_Y31_N26
\SPI_Out_1|Add1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Add1~1_combout\ = \SPI_Out_1|SPI_Driver:bit_number[2]~q\ $ (((\SPI_Out_1|SPI_Driver:bit_number[0]~q\) # (\SPI_Out_1|SPI_Driver:bit_number[1]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|SPI_Driver:bit_number[0]~q\,
	datac => \SPI_Out_1|SPI_Driver:bit_number[1]~q\,
	datad => \SPI_Out_1|SPI_Driver:bit_number[2]~q\,
	combout => \SPI_Out_1|Add1~1_combout\);

-- Location: LCCOMB_X36_Y28_N24
\SPI_Out_1|Mux0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Mux0~5_combout\ = (\SPI_Out_1|Add1~0_combout\ & (((\SPI_Out_1|Add1~1_combout\)))) # (!\SPI_Out_1|Add1~0_combout\ & ((\SPI_Out_1|Add1~1_combout\ & ((\SPI_Out_1|Mux0~3_combout\))) # (!\SPI_Out_1|Add1~1_combout\ & (\SPI_Out_1|Mux0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|Mux0~4_combout\,
	datab => \SPI_Out_1|Mux0~3_combout\,
	datac => \SPI_Out_1|Add1~0_combout\,
	datad => \SPI_Out_1|Add1~1_combout\,
	combout => \SPI_Out_1|Mux0~5_combout\);

-- Location: LCCOMB_X36_Y28_N14
\SPI_Out_1|Mux0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Mux0~8_combout\ = (\SPI_Out_1|Add1~0_combout\ & ((\SPI_Out_1|Mux0~5_combout\ & (\SPI_Out_1|Mux0~7_combout\)) # (!\SPI_Out_1|Mux0~5_combout\ & ((\SPI_Out_1|Mux0~1_combout\))))) # (!\SPI_Out_1|Add1~0_combout\ & (((\SPI_Out_1|Mux0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|Mux0~7_combout\,
	datab => \SPI_Out_1|Add1~0_combout\,
	datac => \SPI_Out_1|Mux0~1_combout\,
	datad => \SPI_Out_1|Mux0~5_combout\,
	combout => \SPI_Out_1|Mux0~8_combout\);

-- Location: LCCOMB_X36_Y30_N10
\SPI_Out_1|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Selector17~0_combout\ = (\SPI_Out_1|SPI_Drive_state.FE_1~q\ & \SPI_Out_1|Mux0~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|SPI_Drive_state.FE_1~q\,
	datad => \SPI_Out_1|Mux0~8_combout\,
	combout => \SPI_Out_1|Selector17~0_combout\);

-- Location: LCCOMB_X36_Y30_N26
\SPI_Out_1|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Selector18~0_combout\ = ((\SPI_Out_1|Write_Data~q\ & (!\SPI_Out_1|Bit_Rate_Enable~q\ & \SPI_Out_1|SPI_Drive_state.FE_1~q\))) # (!\SPI_Out_1|SPI_Drive_state.idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Out_1|Write_Data~q\,
	datab => \SPI_Out_1|Bit_Rate_Enable~q\,
	datac => \SPI_Out_1|SPI_Drive_state.idle~q\,
	datad => \SPI_Out_1|SPI_Drive_state.FE_1~q\,
	combout => \SPI_Out_1|Selector18~0_combout\);

-- Location: FF_X36_Y30_N11
\SPI_Out_1|Mosi~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Out_1|Selector17~0_combout\,
	ena => \SPI_Out_1|Selector18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|Mosi~reg0_q\);

-- Location: LCCOMB_X36_Y30_N20
\SPI_Out_1|Mosi~enfeeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Out_1|Mosi~enfeeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \SPI_Out_1|Mosi~enfeeder_combout\);

-- Location: FF_X36_Y30_N21
\SPI_Out_1|Mosi~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Out_1|Mosi~enfeeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Out_1|Selector18~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Out_1|Mosi~en_q\);

-- Location: LCCOMB_X19_Y29_N2
\SPI_Analog_Handler_1|Selector115~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector115~2_combout\ = (((!\SPI_Analog_Handler_1|WideOr64~6_combout\) # (!\SPI_Analog_Handler_1|Selector115~1_combout\)) # (!\SPI_Analog_Handler_1|WideOr64~9_combout\)) # (!\SPI_Analog_Handler_1|Selector116~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|Selector116~1_combout\,
	datab => \SPI_Analog_Handler_1|WideOr64~9_combout\,
	datac => \SPI_Analog_Handler_1|Selector115~1_combout\,
	datad => \SPI_Analog_Handler_1|WideOr64~6_combout\,
	combout => \SPI_Analog_Handler_1|Selector115~2_combout\);

-- Location: LCCOMB_X19_Y29_N0
\SPI_Analog_Handler_1|Selector115~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector115~3_combout\ = (\SPI_Analog_Handler_1|Selector115~2_combout\) # ((\SPI_Analog_Handler_1|Address_out\(2) & !\SPI_Analog_Handler_1|WideOr64~combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Analog_Handler_1|Selector115~2_combout\,
	datac => \SPI_Analog_Handler_1|Address_out\(2),
	datad => \SPI_Analog_Handler_1|WideOr64~combout\,
	combout => \SPI_Analog_Handler_1|Selector115~3_combout\);

-- Location: FF_X19_Y29_N1
\SPI_Analog_Handler_1|Address_out[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector115~3_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|Address_out\(2));

-- Location: LCCOMB_X19_Y30_N12
\SPI_Analog_Driver_1|SPI_data_i[13]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|SPI_data_i[13]~feeder_combout\ = \SPI_Analog_Handler_1|Address_out\(2)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SPI_Analog_Handler_1|Address_out\(2),
	combout => \SPI_Analog_Driver_1|SPI_data_i[13]~feeder_combout\);

-- Location: FF_X19_Y30_N13
\SPI_Analog_Driver_1|SPI_data_i[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Driver_1|SPI_data_i[13]~feeder_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Analog_Driver_1|SPI_Drive_state.Convertion_Start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Driver_1|SPI_data_i\(13));

-- Location: LCCOMB_X19_Y29_N6
\SPI_Analog_Handler_1|Selector117~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector117~0_combout\ = ((!\SPI_Analog_Handler_1|WideOr64~0_combout\ & (\SPI_Analog_Handler_1|Address_out\(0) & !\SPI_Analog_Handler_1|WideOr64~7_combout\))) # (!\SPI_Analog_Handler_1|WideOr64~12_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|WideOr64~12_combout\,
	datab => \SPI_Analog_Handler_1|WideOr64~0_combout\,
	datac => \SPI_Analog_Handler_1|Address_out\(0),
	datad => \SPI_Analog_Handler_1|WideOr64~7_combout\,
	combout => \SPI_Analog_Handler_1|Selector117~0_combout\);

-- Location: FF_X19_Y29_N7
\SPI_Analog_Handler_1|Address_out[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector117~0_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|Address_out\(0));

-- Location: FF_X19_Y30_N15
\SPI_Analog_Driver_1|SPI_data_i[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \SPI_Analog_Handler_1|Address_out\(0),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \SPI_Analog_Driver_1|SPI_Drive_state.Convertion_Start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Driver_1|SPI_data_i\(11));

-- Location: LCCOMB_X19_Y30_N14
\SPI_Analog_Driver_1|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|Mux0~0_combout\ = (!\SPI_Analog_Driver_1|SPI_Driver:bit_number[0]~q\ & ((\SPI_Analog_Driver_1|SPI_Driver:bit_number[1]~q\ & (\SPI_Analog_Driver_1|SPI_data_i\(13))) # (!\SPI_Analog_Driver_1|SPI_Driver:bit_number[1]~q\ & 
-- ((\SPI_Analog_Driver_1|SPI_data_i\(11))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Driver_1|SPI_data_i\(13),
	datab => \SPI_Analog_Driver_1|SPI_Driver:bit_number[1]~q\,
	datac => \SPI_Analog_Driver_1|SPI_data_i\(11),
	datad => \SPI_Analog_Driver_1|SPI_Driver:bit_number[0]~q\,
	combout => \SPI_Analog_Driver_1|Mux0~0_combout\);

-- Location: LCCOMB_X19_Y29_N4
\SPI_Analog_Handler_1|Selector116~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Handler_1|Selector116~4_combout\ = (((\SPI_Analog_Handler_1|Address_out\(1) & !\SPI_Analog_Handler_1|WideOr64~combout\)) # (!\SPI_Analog_Handler_1|Selector116~3_combout\)) # (!\SPI_Analog_Handler_1|WideOr64~4_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Handler_1|WideOr64~4_combout\,
	datab => \SPI_Analog_Handler_1|Selector116~3_combout\,
	datac => \SPI_Analog_Handler_1|Address_out\(1),
	datad => \SPI_Analog_Handler_1|WideOr64~combout\,
	combout => \SPI_Analog_Handler_1|Selector116~4_combout\);

-- Location: FF_X19_Y29_N5
\SPI_Analog_Handler_1|Address_out[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Handler_1|Selector116~4_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Handler_1|Address_out\(1));

-- Location: FF_X19_Y30_N17
\SPI_Analog_Driver_1|SPI_data_i[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	asdata => \SPI_Analog_Handler_1|Address_out\(1),
	clrn => \RST_I_i~clkctrl_outclk\,
	sload => VCC,
	ena => \SPI_Analog_Driver_1|SPI_Drive_state.Convertion_Start~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Driver_1|SPI_data_i\(12));

-- Location: LCCOMB_X19_Y30_N16
\SPI_Analog_Driver_1|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|Mux0~1_combout\ = (!\SPI_Analog_Driver_1|SPI_Driver:bit_number[1]~q\ & (\SPI_Analog_Driver_1|SPI_data_i\(12) & \SPI_Analog_Driver_1|SPI_Driver:bit_number[0]~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Analog_Driver_1|SPI_Driver:bit_number[1]~q\,
	datac => \SPI_Analog_Driver_1|SPI_data_i\(12),
	datad => \SPI_Analog_Driver_1|SPI_Driver:bit_number[0]~q\,
	combout => \SPI_Analog_Driver_1|Mux0~1_combout\);

-- Location: LCCOMB_X20_Y30_N12
\SPI_Analog_Driver_1|Mux0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|Mux0~2_combout\ = (\SPI_Analog_Driver_1|SPI_Driver:bit_number[3]~q\ & (\SPI_Analog_Driver_1|SPI_Driver:bit_number[2]~q\ & ((\SPI_Analog_Driver_1|Mux0~0_combout\) # (\SPI_Analog_Driver_1|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Driver_1|Mux0~0_combout\,
	datab => \SPI_Analog_Driver_1|SPI_Driver:bit_number[3]~q\,
	datac => \SPI_Analog_Driver_1|Mux0~1_combout\,
	datad => \SPI_Analog_Driver_1|SPI_Driver:bit_number[2]~q\,
	combout => \SPI_Analog_Driver_1|Mux0~2_combout\);

-- Location: LCCOMB_X20_Y30_N8
\SPI_Analog_Driver_1|WideOr2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|WideOr2~0_combout\ = (\SPI_Analog_Driver_1|SPI_Drive_state.FE_1~q\) # (!\SPI_Analog_Driver_1|SPI_Drive_state.idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SPI_Analog_Driver_1|SPI_Drive_state.FE_1~q\,
	datac => \SPI_Analog_Driver_1|SPI_Drive_state.idle~q\,
	combout => \SPI_Analog_Driver_1|WideOr2~0_combout\);

-- Location: FF_X20_Y30_N13
\SPI_Analog_Driver_1|Mosi~reg0\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Driver_1|Mux0~2_combout\,
	ena => \SPI_Analog_Driver_1|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Driver_1|Mosi~reg0_q\);

-- Location: LCCOMB_X20_Y30_N18
\SPI_Analog_Driver_1|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|Selector20~0_combout\ = (\SPI_Analog_Driver_1|SPI_Driver:bit_number[3]~q\ & ((\SPI_Analog_Driver_1|SPI_Driver:bit_number[0]~q\) # ((\SPI_Analog_Driver_1|SPI_Driver:bit_number[2]~q\) # 
-- (\SPI_Analog_Driver_1|SPI_Driver:bit_number[1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Driver_1|SPI_Driver:bit_number[0]~q\,
	datab => \SPI_Analog_Driver_1|SPI_Driver:bit_number[2]~q\,
	datac => \SPI_Analog_Driver_1|SPI_Driver:bit_number[1]~q\,
	datad => \SPI_Analog_Driver_1|SPI_Driver:bit_number[3]~q\,
	combout => \SPI_Analog_Driver_1|Selector20~0_combout\);

-- Location: LCCOMB_X20_Y30_N10
\SPI_Analog_Driver_1|Selector20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \SPI_Analog_Driver_1|Selector20~1_combout\ = (\SPI_Analog_Driver_1|SPI_Drive_state.FE_1~q\ & (((\SPI_Analog_Driver_1|Selector20~0_combout\)) # (!\SPI_Analog_Driver_1|SPI_Driver:bit_number[4]~q\))) # (!\SPI_Analog_Driver_1|SPI_Drive_state.FE_1~q\ & 
-- (((\SPI_Analog_Driver_1|SPI_Drive_state.idle~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SPI_Analog_Driver_1|SPI_Driver:bit_number[4]~q\,
	datab => \SPI_Analog_Driver_1|SPI_Drive_state.FE_1~q\,
	datac => \SPI_Analog_Driver_1|SPI_Drive_state.idle~q\,
	datad => \SPI_Analog_Driver_1|Selector20~0_combout\,
	combout => \SPI_Analog_Driver_1|Selector20~1_combout\);

-- Location: FF_X20_Y30_N11
\SPI_Analog_Driver_1|Mosi~en\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \CLOCK_50~inputclkctrl_outclk\,
	d => \SPI_Analog_Driver_1|Selector20~1_combout\,
	clrn => \RST_I_i~clkctrl_outclk\,
	ena => \SPI_Analog_Driver_1|WideOr2~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SPI_Analog_Driver_1|Mosi~en_q\);

-- Location: IOIBUF_X53_Y14_N1
\KEY[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(0),
	o => \KEY[0]~input_o\);

-- Location: IOIBUF_X0_Y16_N8
\KEY[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_KEY(1),
	o => \KEY[1]~input_o\);

-- Location: IOIBUF_X0_Y16_N22
\SW[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(0),
	o => \SW[0]~input_o\);

-- Location: IOIBUF_X27_Y0_N15
\SW[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(1),
	o => \SW[1]~input_o\);

-- Location: IOIBUF_X25_Y34_N8
\SW[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(2),
	o => \SW[2]~input_o\);

-- Location: IOIBUF_X53_Y17_N15
\SW[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_SW(3),
	o => \SW[3]~input_o\);

-- Location: IOIBUF_X53_Y17_N1
\GPIO_2_IN[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO_2_IN(0),
	o => \GPIO_2_IN[0]~input_o\);

-- Location: IOIBUF_X53_Y17_N8
\GPIO_2_IN[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO_2_IN(1),
	o => \GPIO_2_IN[1]~input_o\);

-- Location: IOIBUF_X53_Y17_N22
\GPIO_2_IN[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO_2_IN(2),
	o => \GPIO_2_IN[2]~input_o\);

-- Location: IOIBUF_X25_Y34_N15
\GPIO_0_IN[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO_0_IN(0),
	o => \GPIO_0_IN[0]~input_o\);

-- Location: IOIBUF_X25_Y34_N22
\GPIO_0_IN[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO_0_IN(1),
	o => \GPIO_0_IN[1]~input_o\);

-- Location: IOIBUF_X27_Y0_N1
\GPIO_1_IN[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO_1_IN(0),
	o => \GPIO_1_IN[0]~input_o\);

-- Location: IOIBUF_X27_Y0_N8
\GPIO_1_IN[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_GPIO_1_IN(1),
	o => \GPIO_1_IN[1]~input_o\);

-- Location: IOIBUF_X0_Y23_N1
\I2C_SDAT~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => I2C_SDAT,
	o => \I2C_SDAT~input_o\);

-- Location: IOIBUF_X5_Y0_N1
\GPIO_2_UP[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_2_UP(0),
	o => \GPIO_2_UP[0]~input_o\);

-- Location: IOIBUF_X1_Y0_N1
\GPIO_2_UP[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_2_UP(1),
	o => \GPIO_2_UP[1]~input_o\);

-- Location: IOIBUF_X5_Y0_N8
\GPIO_2_UP[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_2_UP(2),
	o => \GPIO_2_UP[2]~input_o\);

-- Location: IOIBUF_X53_Y30_N1
\GPIO_2[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_2(4),
	o => \GPIO_2[4]~input_o\);

-- Location: IOIBUF_X53_Y25_N1
\GPIO_2[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_2(5),
	o => \GPIO_2[5]~input_o\);

-- Location: IOIBUF_X51_Y34_N8
\GPIO_2[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_2(7),
	o => \GPIO_2[7]~input_o\);

-- Location: IOIBUF_X53_Y22_N8
\GPIO_2[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_2(8),
	o => \GPIO_2[8]~input_o\);

-- Location: IOIBUF_X7_Y34_N15
\GPIO_0[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0(3),
	o => \GPIO_0[3]~input_o\);

-- Location: IOIBUF_X3_Y34_N1
\GPIO_0[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0(4),
	o => \GPIO_0[4]~input_o\);

-- Location: IOIBUF_X9_Y34_N22
\GPIO_0[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0(6),
	o => \GPIO_0[6]~input_o\);

-- Location: IOIBUF_X14_Y34_N22
\GPIO_0[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0(8),
	o => \GPIO_0[8]~input_o\);

-- Location: IOIBUF_X20_Y34_N8
\GPIO_0[20]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0(20),
	o => \GPIO_0[20]~input_o\);

-- Location: IOIBUF_X31_Y34_N1
\GPIO_0[24]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0(24),
	o => \GPIO_0[24]~input_o\);

-- Location: IOIBUF_X31_Y34_N8
\GPIO_0[25]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0(25),
	o => \GPIO_0[25]~input_o\);

-- Location: IOIBUF_X40_Y34_N8
\GPIO_0[29]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0(29),
	o => \GPIO_0[29]~input_o\);

-- Location: IOIBUF_X40_Y0_N22
\GPIO_1[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1(4),
	o => \GPIO_1[4]~input_o\);

-- Location: IOIBUF_X47_Y34_N22
\GPIO_2[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_2(0),
	o => \GPIO_2[0]~input_o\);

-- Location: IOIBUF_X51_Y34_N1
\GPIO_2[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_2(2),
	o => \GPIO_2[2]~input_o\);

-- Location: IOIBUF_X53_Y30_N8
\GPIO_2[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_2(3),
	o => \GPIO_2[3]~input_o\);

-- Location: IOIBUF_X53_Y26_N22
\GPIO_2[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_2(6),
	o => \GPIO_2[6]~input_o\);

-- Location: IOIBUF_X1_Y34_N8
\GPIO_0[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0(0),
	o => \GPIO_0[0]~input_o\);

-- Location: IOIBUF_X1_Y34_N1
\GPIO_0[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0(1),
	o => \GPIO_0[1]~input_o\);

-- Location: IOIBUF_X7_Y34_N8
\GPIO_0[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0(2),
	o => \GPIO_0[2]~input_o\);

-- Location: IOIBUF_X7_Y34_N1
\GPIO_0[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0(5),
	o => \GPIO_0[5]~input_o\);

-- Location: IOIBUF_X11_Y34_N1
\GPIO_0[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0(7),
	o => \GPIO_0[7]~input_o\);

-- Location: IOIBUF_X5_Y34_N15
\GPIO_0[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0(9),
	o => \GPIO_0[9]~input_o\);

-- Location: IOIBUF_X16_Y34_N8
\GPIO_0[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0(10),
	o => \GPIO_0[10]~input_o\);

-- Location: IOIBUF_X16_Y34_N1
\GPIO_0[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0(11),
	o => \GPIO_0[11]~input_o\);

-- Location: IOIBUF_X18_Y34_N1
\GPIO_0[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0(12),
	o => \GPIO_0[12]~input_o\);

-- Location: IOIBUF_X9_Y34_N8
\GPIO_0[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0(13),
	o => \GPIO_0[13]~input_o\);

-- Location: IOIBUF_X20_Y34_N22
\GPIO_0[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0(14),
	o => \GPIO_0[14]~input_o\);

-- Location: IOIBUF_X18_Y34_N22
\GPIO_0[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0(15),
	o => \GPIO_0[15]~input_o\);

-- Location: IOIBUF_X23_Y34_N15
\GPIO_0[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0(16),
	o => \GPIO_0[16]~input_o\);

-- Location: IOIBUF_X14_Y34_N15
\GPIO_0[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0(17),
	o => \GPIO_0[17]~input_o\);

-- Location: IOIBUF_X16_Y34_N15
\GPIO_0[18]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0(18),
	o => \GPIO_0[18]~input_o\);

-- Location: IOIBUF_X23_Y34_N22
\GPIO_0[19]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0(19),
	o => \GPIO_0[19]~input_o\);

-- Location: IOIBUF_X20_Y34_N15
\GPIO_0[21]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0(21),
	o => \GPIO_0[21]~input_o\);

-- Location: IOIBUF_X34_Y34_N1
\GPIO_0[22]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0(22),
	o => \GPIO_0[22]~input_o\);

-- Location: IOIBUF_X29_Y34_N15
\GPIO_0[23]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0(23),
	o => \GPIO_0[23]~input_o\);

-- Location: IOIBUF_X45_Y34_N8
\GPIO_0[26]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0(26),
	o => \GPIO_0[26]~input_o\);

-- Location: IOIBUF_X45_Y34_N15
\GPIO_0[27]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0(27),
	o => \GPIO_0[27]~input_o\);

-- Location: IOIBUF_X38_Y34_N1
\GPIO_0[28]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0(28),
	o => \GPIO_0[28]~input_o\);

-- Location: IOIBUF_X43_Y34_N15
\GPIO_0[30]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0(30),
	o => \GPIO_0[30]~input_o\);

-- Location: IOIBUF_X51_Y34_N15
\GPIO_0[31]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0(31),
	o => \GPIO_0[31]~input_o\);

-- Location: IOIBUF_X51_Y34_N22
\GPIO_0[32]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0(32),
	o => \GPIO_0[32]~input_o\);

-- Location: IOIBUF_X43_Y34_N22
\GPIO_0[33]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_0(33),
	o => \GPIO_0[33]~input_o\);

-- Location: IOIBUF_X53_Y21_N22
\GPIO_1[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1(0),
	o => \GPIO_1[0]~input_o\);

-- Location: IOIBUF_X45_Y0_N15
\GPIO_1[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1(1),
	o => \GPIO_1[1]~input_o\);

-- Location: IOIBUF_X45_Y0_N22
\GPIO_1[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1(2),
	o => \GPIO_1[2]~input_o\);

-- Location: IOIBUF_X40_Y0_N15
\GPIO_1[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1(3),
	o => \GPIO_1[3]~input_o\);

-- Location: IOIBUF_X36_Y0_N8
\GPIO_1[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1(5),
	o => \GPIO_1[5]~input_o\);

-- Location: IOIBUF_X36_Y0_N15
\GPIO_1[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1(6),
	o => \GPIO_1[6]~input_o\);

-- Location: IOIBUF_X36_Y0_N22
\GPIO_1[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1(7),
	o => \GPIO_1[7]~input_o\);

-- Location: IOIBUF_X34_Y0_N15
\GPIO_1[8]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1(8),
	o => \GPIO_1[8]~input_o\);

-- Location: IOIBUF_X34_Y0_N1
\GPIO_1[9]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1(9),
	o => \GPIO_1[9]~input_o\);

-- Location: IOIBUF_X38_Y0_N1
\GPIO_1[10]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1(10),
	o => \GPIO_1[10]~input_o\);

-- Location: IOIBUF_X34_Y0_N22
\GPIO_1[11]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1(11),
	o => \GPIO_1[11]~input_o\);

-- Location: IOIBUF_X47_Y0_N22
\GPIO_1[12]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1(12),
	o => \GPIO_1[12]~input_o\);

-- Location: IOIBUF_X38_Y0_N8
\GPIO_1[13]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1(13),
	o => \GPIO_1[13]~input_o\);

-- Location: IOIBUF_X29_Y0_N1
\GPIO_1[14]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1(14),
	o => \GPIO_1[14]~input_o\);

-- Location: IOIBUF_X43_Y0_N15
\GPIO_1[15]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1(15),
	o => \GPIO_1[15]~input_o\);

-- Location: IOIBUF_X53_Y11_N8
\GPIO_1[16]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1(16),
	o => \GPIO_1[16]~input_o\);

-- Location: IOIBUF_X53_Y12_N1
\GPIO_1[17]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1(17),
	o => \GPIO_1[17]~input_o\);

-- Location: IOIBUF_X53_Y8_N22
\GPIO_1[18]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1(18),
	o => \GPIO_1[18]~input_o\);

-- Location: IOIBUF_X53_Y11_N1
\GPIO_1[19]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1(19),
	o => \GPIO_1[19]~input_o\);

-- Location: IOIBUF_X53_Y6_N15
\GPIO_1[20]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1(20),
	o => \GPIO_1[20]~input_o\);

-- Location: IOIBUF_X53_Y7_N8
\GPIO_1[21]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1(21),
	o => \GPIO_1[21]~input_o\);

-- Location: IOIBUF_X49_Y0_N1
\GPIO_1[22]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1(22),
	o => \GPIO_1[22]~input_o\);

-- Location: IOIBUF_X53_Y9_N22
\GPIO_1[23]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1(23),
	o => \GPIO_1[23]~input_o\);

-- Location: IOIBUF_X53_Y9_N15
\GPIO_1[24]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1(24),
	o => \GPIO_1[24]~input_o\);

-- Location: IOIBUF_X49_Y0_N8
\GPIO_1[25]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1(25),
	o => \GPIO_1[25]~input_o\);

-- Location: IOIBUF_X53_Y9_N8
\GPIO_1[26]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1(26),
	o => \GPIO_1[26]~input_o\);

-- Location: IOIBUF_X53_Y6_N22
\GPIO_1[27]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1(27),
	o => \GPIO_1[27]~input_o\);

-- Location: IOIBUF_X43_Y0_N22
\GPIO_1[28]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1(28),
	o => \GPIO_1[28]~input_o\);

-- Location: IOIBUF_X53_Y10_N15
\GPIO_1[29]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1(29),
	o => \GPIO_1[29]~input_o\);

-- Location: IOIBUF_X53_Y14_N8
\GPIO_1[30]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1(30),
	o => \GPIO_1[30]~input_o\);

-- Location: IOIBUF_X53_Y13_N8
\GPIO_1[31]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1(31),
	o => \GPIO_1[31]~input_o\);

-- Location: IOIBUF_X53_Y16_N8
\GPIO_1[32]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1(32),
	o => \GPIO_1[32]~input_o\);

-- Location: IOIBUF_X53_Y15_N8
\GPIO_1[33]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => GPIO_1(33),
	o => \GPIO_1[33]~input_o\);

ww_LED(0) <= \LED[0]~output_o\;

ww_LED(1) <= \LED[1]~output_o\;

ww_LED(2) <= \LED[2]~output_o\;

ww_LED(3) <= \LED[3]~output_o\;

ww_LED(4) <= \LED[4]~output_o\;

ww_LED(5) <= \LED[5]~output_o\;

ww_LED(6) <= \LED[6]~output_o\;

ww_LED(7) <= \LED[7]~output_o\;

ww_I2C_SCLK <= \I2C_SCLK~output_o\;

I2C_SDAT <= \I2C_SDAT~output_o\;

GPIO_2_UP(0) <= \GPIO_2_UP[0]~output_o\;

GPIO_2_UP(1) <= \GPIO_2_UP[1]~output_o\;

GPIO_2_UP(2) <= \GPIO_2_UP[2]~output_o\;

GPIO_2(4) <= \GPIO_2[4]~output_o\;

GPIO_2(5) <= \GPIO_2[5]~output_o\;

GPIO_2(7) <= \GPIO_2[7]~output_o\;

GPIO_2(8) <= \GPIO_2[8]~output_o\;

GPIO_0(3) <= \GPIO_0[3]~output_o\;

GPIO_0(4) <= \GPIO_0[4]~output_o\;

GPIO_0(6) <= \GPIO_0[6]~output_o\;

GPIO_0(8) <= \GPIO_0[8]~output_o\;

GPIO_0(20) <= \GPIO_0[20]~output_o\;

GPIO_0(24) <= \GPIO_0[24]~output_o\;

GPIO_0(25) <= \GPIO_0[25]~output_o\;

GPIO_0(29) <= \GPIO_0[29]~output_o\;

GPIO_1(4) <= \GPIO_1[4]~output_o\;

GPIO_2(0) <= \GPIO_2[0]~output_o\;

GPIO_2(1) <= \GPIO_2[1]~output_o\;

GPIO_2(2) <= \GPIO_2[2]~output_o\;

GPIO_2(3) <= \GPIO_2[3]~output_o\;

GPIO_2(6) <= \GPIO_2[6]~output_o\;

GPIO_0(0) <= \GPIO_0[0]~output_o\;

GPIO_0(1) <= \GPIO_0[1]~output_o\;

GPIO_0(2) <= \GPIO_0[2]~output_o\;

GPIO_0(5) <= \GPIO_0[5]~output_o\;

GPIO_0(7) <= \GPIO_0[7]~output_o\;

GPIO_0(9) <= \GPIO_0[9]~output_o\;

GPIO_0(10) <= \GPIO_0[10]~output_o\;

GPIO_0(11) <= \GPIO_0[11]~output_o\;

GPIO_0(12) <= \GPIO_0[12]~output_o\;

GPIO_0(13) <= \GPIO_0[13]~output_o\;

GPIO_0(14) <= \GPIO_0[14]~output_o\;

GPIO_0(15) <= \GPIO_0[15]~output_o\;

GPIO_0(16) <= \GPIO_0[16]~output_o\;

GPIO_0(17) <= \GPIO_0[17]~output_o\;

GPIO_0(18) <= \GPIO_0[18]~output_o\;

GPIO_0(19) <= \GPIO_0[19]~output_o\;

GPIO_0(21) <= \GPIO_0[21]~output_o\;

GPIO_0(22) <= \GPIO_0[22]~output_o\;

GPIO_0(23) <= \GPIO_0[23]~output_o\;

GPIO_0(26) <= \GPIO_0[26]~output_o\;

GPIO_0(27) <= \GPIO_0[27]~output_o\;

GPIO_0(28) <= \GPIO_0[28]~output_o\;

GPIO_0(30) <= \GPIO_0[30]~output_o\;

GPIO_0(31) <= \GPIO_0[31]~output_o\;

GPIO_0(32) <= \GPIO_0[32]~output_o\;

GPIO_0(33) <= \GPIO_0[33]~output_o\;

GPIO_1(0) <= \GPIO_1[0]~output_o\;

GPIO_1(1) <= \GPIO_1[1]~output_o\;

GPIO_1(2) <= \GPIO_1[2]~output_o\;

GPIO_1(3) <= \GPIO_1[3]~output_o\;

GPIO_1(5) <= \GPIO_1[5]~output_o\;

GPIO_1(6) <= \GPIO_1[6]~output_o\;

GPIO_1(7) <= \GPIO_1[7]~output_o\;

GPIO_1(8) <= \GPIO_1[8]~output_o\;

GPIO_1(9) <= \GPIO_1[9]~output_o\;

GPIO_1(10) <= \GPIO_1[10]~output_o\;

GPIO_1(11) <= \GPIO_1[11]~output_o\;

GPIO_1(12) <= \GPIO_1[12]~output_o\;

GPIO_1(13) <= \GPIO_1[13]~output_o\;

GPIO_1(14) <= \GPIO_1[14]~output_o\;

GPIO_1(15) <= \GPIO_1[15]~output_o\;

GPIO_1(16) <= \GPIO_1[16]~output_o\;

GPIO_1(17) <= \GPIO_1[17]~output_o\;

GPIO_1(18) <= \GPIO_1[18]~output_o\;

GPIO_1(19) <= \GPIO_1[19]~output_o\;

GPIO_1(20) <= \GPIO_1[20]~output_o\;

GPIO_1(21) <= \GPIO_1[21]~output_o\;

GPIO_1(22) <= \GPIO_1[22]~output_o\;

GPIO_1(23) <= \GPIO_1[23]~output_o\;

GPIO_1(24) <= \GPIO_1[24]~output_o\;

GPIO_1(25) <= \GPIO_1[25]~output_o\;

GPIO_1(26) <= \GPIO_1[26]~output_o\;

GPIO_1(27) <= \GPIO_1[27]~output_o\;

GPIO_1(28) <= \GPIO_1[28]~output_o\;

GPIO_1(29) <= \GPIO_1[29]~output_o\;

GPIO_1(30) <= \GPIO_1[30]~output_o\;

GPIO_1(31) <= \GPIO_1[31]~output_o\;

GPIO_1(32) <= \GPIO_1[32]~output_o\;

GPIO_1(33) <= \GPIO_1[33]~output_o\;
END structure;


