<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Wed Jun  7 13:40:10 2023" VIVADOVERSION="2023.1">

  <SYSTEMINFO ARCH="zynq" BOARD="tul.com.tw:pynq-z2:part0:1.0" DEVICE="7z020" NAME="PWM_Over" PACKAGE="clg400" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="O" NAME="PWM_out" SIGIS="undef" SIGNAME="Comparator_0_PWM">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Comparator_0" PORT="PWM"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" LEFT="7" NAME="datain" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_datain">
      <CONNECTIONS>
        <CONNECTION INSTANCE="DataChecker_0" PORT="Datain"/>
        <CONNECTION INSTANCE="Reg_0" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clk" SIGIS="undef" SIGNAME="External_Ports_clk">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Controller_0" PORT="clk"/>
        <CONNECTION INSTANCE="DataChecker_0" PORT="clk"/>
        <CONNECTION INSTANCE="Upcounter_0" PORT="clk"/>
        <CONNECTION INSTANCE="Reg_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="rst" SIGIS="undef" SIGNAME="External_Ports_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="Controller_0" PORT="rst"/>
        <CONNECTION INSTANCE="DataChecker_0" PORT="rst"/>
        <CONNECTION INSTANCE="Upcounter_0" PORT="rst"/>
        <CONNECTION INSTANCE="Reg_0" PORT="info"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES>
    <BUSINTERFACE BUSNAME="__NOC__" NAME="FIXED_IO" TYPE="INITIATOR">
      <PARAMETER NAME="CAN_DEBUG" VALUE="false"/>
      <PORTMAPS/>
    </BUSINTERFACE>
  </EXTERNALINTERFACES>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/Comparator_0" HWVERSION="1.0" INSTANCE="Comparator_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Comparator" VLNV="xilinx.com:module_ref:Comparator:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="PWM_Over_Comparator_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Dutycycle" RIGHT="0" SIGIS="undef" SIGNAME="Reg_0_regout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Reg_0" PORT="regout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="Counter" RIGHT="0" SIGIS="undef" SIGNAME="Upcounter_0_Counterout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Upcounter_0" PORT="Counterout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="PWM" SIGIS="undef" SIGNAME="Comparator_0_PWM">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="PWM_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Controller_0" HWVERSION="1.0" INSTANCE="Controller_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Controller" VLNV="xilinx.com:module_ref:Controller:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="PWM_Over_Controller_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="O" NAME="regld" SIGIS="undef" SIGNAME="Controller_0_regld">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Reg_0" PORT="ld"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="upcounterld" SIGIS="undef" SIGNAME="Controller_0_upcounterld">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Upcounter_0" PORT="ld"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="dataavaibility" SIGIS="undef" SIGNAME="DataChecker_0_senddata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataChecker_0" PORT="senddata"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="ready" SIGIS="undef" SIGNAME="Controller_0_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="DataChecker_0" PORT="Ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/DataChecker_0" HWVERSION="1.0" INSTANCE="DataChecker_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="DataChecker" VLNV="xilinx.com:module_ref:DataChecker:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="PWM_Over_DataChecker_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="7" NAME="Datain" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_datain">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="datain"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="senddata" SIGIS="undef" SIGNAME="DataChecker_0_senddata">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Controller_0" PORT="dataavaibility"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="Ready" SIGIS="undef" SIGNAME="Controller_0_ready">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Controller_0" PORT="ready"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Reg_0" HWVERSION="1.0" INSTANCE="Reg_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Reg" VLNV="xilinx.com:module_ref:Reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="PWM_Over_Reg_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="ld" SIGIS="undef" SIGNAME="Controller_0_regld">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Controller_0" PORT="regld"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_datain">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="datain"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="info" RIGHT="0" SIGIS="undef" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="regout" RIGHT="0" SIGIS="undef" SIGNAME="Reg_0_regout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Comparator_0" PORT="Dutycycle"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/Upcounter_0" HWVERSION="1.0" INSTANCE="Upcounter_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="Upcounter" VLNV="xilinx.com:module_ref:Upcounter:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="PWM_Over_Upcounter_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="ld" SIGIS="undef" SIGNAME="Controller_0_upcounterld">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Controller_0" PORT="upcounterld"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="Counterout" RIGHT="0" SIGIS="undef" SIGNAME="Upcounter_0_Counterout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="Comparator_0" PORT="Counter"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
