<!DOCTYPE HTML PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html class="win firefox firefox3 gecko gecko1" dir="ltr" xmlns="http://www.w3.org/1999/xhtml" lang="en"><head>


<title>Synchronous dynamic random access memory - Wikipedia, the free encyclopedia</title>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta http-equiv="Content-Style-Type" content="text/css">
<meta name="generator" content="MediaWiki 1.16wmf4">
<link rel="alternate" type="application/x-wiki" title="Edit this page" href="http://en.wikipedia.org/w/index.php?title=Synchronous_dynamic_random_access_memory&amp;action=edit">
<link rel="edit" title="Edit this page" href="http://en.wikipedia.org/w/index.php?title=Synchronous_dynamic_random_access_memory&amp;action=edit">
<link rel="stylesheet" type="text/css" href="Synchronous_dynamic_random_access_memory_files/combined.css">
<link rel="stylesheet" type="text/css" href="Synchronous_dynamic_random_access_memory_files/jquery-ui-1.css">
<link rel="apple-touch-icon" href="http://en.wikipedia.org/apple-touch-icon.png">
<link rel="shortcut icon" href="http://en.wikipedia.org/favicon.ico">
<link rel="search" type="application/opensearchdescription+xml" href="http://en.wikipedia.org/w/opensearch_desc.php" title="Wikipedia (en)">
<link rel="copyright" href="http://creativecommons.org/licenses/by-sa/3.0/">
<link rel="alternate" type="application/atom+xml" title="Wikipedia Atom feed" href="http://en.wikipedia.org/w/index.php?title=Special:RecentChanges&amp;feed=atom">
<link rel="stylesheet" href="Synchronous_dynamic_random_access_memory_files/main-ltr.css" type="text/css" media="screen">
<link rel="stylesheet" href="Synchronous_dynamic_random_access_memory_files/shared.css" type="text/css" media="screen">
<link rel="stylesheet" href="Synchronous_dynamic_random_access_memory_files/commonPrint.css" type="text/css" media="print">
<link rel="stylesheet" href="Synchronous_dynamic_random_access_memory_files/index_004.css" type="text/css" media="all">
<link rel="stylesheet" href="Synchronous_dynamic_random_access_memory_files/index_005.css" type="text/css" media="print">
<link rel="stylesheet" href="Synchronous_dynamic_random_access_memory_files/index_002.css" type="text/css" media="handheld">
<link rel="stylesheet" href="Synchronous_dynamic_random_access_memory_files/index_003.css" type="text/css" media="all">
<link rel="stylesheet" href="Synchronous_dynamic_random_access_memory_files/index.css" type="text/css" media="all">
<script type="text/javascript">
var skin="vector",
stylepath="http://bits.wikimedia.org/skins-1.5",
wgUrlProtocols="http\\:\\/\\/|https\\:\\/\\/|ftp\\:\\/\\/|irc\\:\\/\\/|gopher\\:\\/\\/|telnet\\:\\/\\/|nntp\\:\\/\\/|worldwind\\:\\/\\/|mailto\\:|news\\:|svn\\:\\/\\/",
wgArticlePath="/wiki/$1",
wgScriptPath="/w",
wgScriptExtension=".php",
wgScript="/w/index.php",
wgVariantArticlePath=false,
wgActionPaths={},
wgServer="http://en.wikipedia.org",
wgCanonicalNamespace="",
wgCanonicalSpecialPageName=false,
wgNamespaceNumber=0,
wgPageName="Synchronous_dynamic_random_access_memory",
wgTitle="Synchronous dynamic random access memory",
wgAction="view",
wgArticleId=93807,
wgIsArticle=true,
wgUserName=null,
wgUserGroups=null,
wgUserLanguage="en",
wgContentLanguage="en",
wgBreakFrames=false,
wgCurRevisionId=366109267,
wgVersion="1.16wmf4",
wgEnableAPI=true,
wgEnableWriteAPI=true,
wgSeparatorTransformTable=["", ""],
wgDigitTransformTable=["", ""],
wgMainPageTitle="Main Page",
wgFormattedNamespaces={"-2": "Media", "-1": "Special", "0": "", "1": "Talk", "2": "User", "3": "User talk", "4": "Wikipedia", "5": "Wikipedia talk", "6": "File", "7": "File talk", "8": "MediaWiki", "9": "MediaWiki talk", "10": "Template", "11": "Template talk", "12": "Help", "13": "Help talk", "14": "Category", "15": "Category talk", "100": "Portal", "101": "Portal talk", "108": "Book", "109": "Book talk"},
wgNamespaceIds={"media": -2, "special": -1, "": 0, "talk": 1, "user": 2, "user_talk": 3, "wikipedia": 4, "wikipedia_talk": 5, "file": 6, "file_talk": 7, "mediawiki": 8, "mediawiki_talk": 9, "template": 10, "template_talk": 11, "help": 12, "help_talk": 13, "category": 14, "category_talk": 15, "portal": 100, "portal_talk": 101, "book": 108, "book_talk": 109, "wp": 4, "wt": 5, "image": 6, "image_talk": 7},
wgSiteName="Wikipedia",
wgCategories=["Articles containing potentially dated statements from 2007", "All articles containing potentially dated statements", "SDRAM"],
wgMWSuggestTemplate="http://en.wikipedia.org/w/api.php?action=opensearch\x26search={searchTerms}\x26namespace={namespaces}\x26suggest",
wgDBname="enwiki",
wgSearchNamespaces=[0],
wgMWSuggestMessages=["with suggestions", "no suggestions"],
wgRestrictionEdit=[],
wgRestrictionMove=[],
wgNotice="",
wgNoticeLocal="";
</script><script src="Synchronous_dynamic_random_access_memory_files/wikibits.js" type="text/javascript"></script>
<script type="text/javascript" src="Synchronous_dynamic_random_access_memory_files/jquery.js"></script>
<script src="Synchronous_dynamic_random_access_memory_files/ajax.js" type="text/javascript"></script>
<script src="Synchronous_dynamic_random_access_memory_files/mwsuggest.js" type="text/javascript"></script>
<script type="text/javascript">var wgVectorPreferences = {
	"collapsiblenav": {
		"enable": 1
	},
	"editwarning": {
		"enable": 1
	}
};
var wgVectorEnabledModules = {
	"collapsiblenav": true,
	"collapsibletabs": true,
	"editwarning": true,
	"footercleanup": false,
	"simplesearch": true
};</script>
<script src="Synchronous_dynamic_random_access_memory_files/plugins.js" type="text/javascript"></script>
<script src="Synchronous_dynamic_random_access_memory_files/Vector.js" type="text/javascript"></script>
<script type="text/javascript">mw.usability.addMessages({'vector-editwarning-warning':'Leaving this page may cause you to lose any changes you have made.\nIf you are logged in, you can disable this warning in the \"Editing\" section of your preferences.','vector-simplesearch-search':'Search','vector-simplesearch-containing':'containing...'});</script>
<script type="text/javascript" src="Synchronous_dynamic_random_access_memory_files/centralnotice.js"></script><style type="text/css">
#centralNotice .siteNoticeSmall{display:none;}
#centralNotice .siteNoticeSmallAnon{display:none;}
#centralNotice .siteNoticeSmallUser{display:none;}
#centralNotice.collapsed .siteNoticeBig{display:none;}
#centralNotice.collapsed .siteNoticeSmall{display:block;}
#centralNotice.collapsed .siteNoticeSmallUser{display:block;}
#centralNotice.collapsed .siteNoticeSmallAnon{display:block;}
#centralNotice.anonnotice .siteNoticeSmallUser{display:none !important;}
#centralNotice.usernotice .siteNoticeSmallAnon{display:none !important;}
</style>


<!--[if lt IE 7]><style type="text/css">body{behavior:url("/w/skins-1.5/vector/csshover.htc")}</style><![endif]-->
<script src="Synchronous_dynamic_random_access_memory_files/index.php" type="text/javascript"></script><script type="text/javascript" src="Synchronous_dynamic_random_access_memory_files/index_002.php"></script>

</head><body class="mediawiki ltr ns-0 ns-subject page-Synchronous_dynamic_random_access_memory skin-vector">
		<div id="page-base" class="noprint"></div>
		<div id="head-base" class="noprint"></div>
		<!-- content -->
		<div id="content"><div style="border: 1px solid gray; margin: 0px; padding: 0px; visibility: hidden; display: none; width: 602px; height: 402px; background-color: white; position: absolute; right: 2em; top: 1em; z-index: 13;"><iframe style="margin: 0px; padding: 0px; z-index: 14; position: absolute; right: 1px; top: 1px; width: 600px; height: 400px;" frameborder="0" scrolling="no"></iframe><img style="z-index: 15; position: absolute; right: 11px; top: 9px; width: 18px; cursor: pointer;" src="Synchronous_dynamic_random_access_memory_files/Button_hide.png" title="close"></div>
			<a id="top"></a>
			<div id="mw-js-message" style="display: none;"></div>
						<!-- sitenotice -->
			<div id="siteNotice"><script type="text/javascript">if (wgNotice != '') document.writeln(wgNotice);</script></div>
			<!-- /sitenotice -->
						<!-- firstHeading -->
			<h1 id="firstHeading" class="firstHeading">Synchronous dynamic random access memory</h1>
			<!-- /firstHeading -->
			<!-- bodyContent -->
			<div id="bodyContent">
				<!-- tagline -->
				<h3 id="siteSub">From Wikipedia, the free encyclopedia</h3>
				<!-- /tagline -->
				<!-- subtitle -->
				<div id="contentSub"></div>
				<!-- /subtitle -->
																<!-- jumpto -->
				<div id="jump-to-nav">
					Jump to:<a href="#head">navigation</a>,
					<a href="#p-search">search</a>
				</div>
				<!-- /jumpto -->
								<!-- bodytext -->
				<p><b>Synchronous dynamic random access memory</b> (<b>SDRAM</b>) is <a href="http://en.wikipedia.org/wiki/Dynamic_random_access_memory" title="Dynamic random access memory">dynamic random access memory</a> (DRAM) that has a synchronous interface. Traditionally, dynamic random access memory (<a href="http://en.wikipedia.org/wiki/DRAM" title="DRAM" class="mw-redirect">DRAM</a>)
has an asynchronous interface, which means that it responds as quickly
as possible to changes in control inputs. SDRAM has a synchronous
interface, meaning that it waits for a <a href="http://en.wikipedia.org/wiki/Clock_signal" title="Clock signal">clock signal</a>
before responding to control inputs and is therefore synchronized with
the computer's system bus. The clock is used to drive an internal <a href="http://en.wikipedia.org/wiki/Finite_state_machine" title="Finite state machine" class="mw-redirect">finite state machine</a> that pipelines incoming instructions. This allows the chip to have a more complex pattern of operation than an asynchronous <a href="http://en.wikipedia.org/wiki/DRAM" title="DRAM" class="mw-redirect">DRAM</a>, which does not have a synchronized interface.</p>
<p><a href="http://en.wikipedia.org/wiki/Pipeline_%28computing%29" title="Pipeline (computing)">Pipelining</a>
means that the chip can accept a new instruction before it has finished
processing the previous one. In a pipelined write, the write command
can be immediately followed by another instruction without waiting for
the data to be written to the memory array. In a pipelined read, the
requested data appears after a fixed number of clock pulses after the
read instruction, cycles during which additional instructions can be
sent. (This delay is called the <i><a href="http://en.wikipedia.org/wiki/SDRAM_latency" title="SDRAM latency">latency</a></i> and is an important parameter to consider when purchasing SDRAM for a computer.)</p>
<p>SDRAM is widely used in <a href="http://en.wikipedia.org/wiki/Computer" title="Computer">computers</a>; from the original SDRAM, further generations of DDR (or <i>DDR1</i>) and then DDR2 and DDR3 have entered the <a href="http://en.wikipedia.org/wiki/Mass_market" title="Mass market">mass market</a>, with DDR4 currently being designed and anticipated to be available in 2012.</p>
<table id="toc" class="toc">
<tbody><tr>
<td>
<div id="toctitle">
<h2>Contents</h2>
 <span class="toctoggle">[<a href="javascript:toggleToc()" class="internal" id="togglelink">hide</a>]</span></div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#SDRAM_history"><span class="tocnumber">1</span> <span class="toctext">SDRAM history</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#SDRAM_timing"><span class="tocnumber">2</span> <span class="toctext">SDRAM timing</span></a></li>
<li class="toclevel-1 tocsection-3"><a href="#SDR_SDRAM"><span class="tocnumber">3</span> <span class="toctext">SDR SDRAM</span></a>
<ul>
<li class="toclevel-2 tocsection-4"><a href="#SDRAM_control_signals"><span class="tocnumber">3.1</span> <span class="toctext">SDRAM control signals</span></a></li>
<li class="toclevel-2 tocsection-5"><a href="#SDRAM_operation"><span class="tocnumber">3.2</span> <span class="toctext">SDRAM operation</span></a></li>
<li class="toclevel-2 tocsection-6"><a href="#Command_interactions"><span class="tocnumber">3.3</span> <span class="toctext">Command interactions</span></a>
<ul>
<li class="toclevel-3 tocsection-7"><a href="#Interrupting_a_read_burst"><span class="tocnumber">3.3.1</span> <span class="toctext">Interrupting a read burst</span></a></li>
</ul>
</li>
<li class="toclevel-2 tocsection-8"><a href="#SDRAM_burst_ordering"><span class="tocnumber">3.4</span> <span class="toctext">SDRAM burst ordering</span></a></li>
<li class="toclevel-2 tocsection-9"><a href="#SDRAM_mode_register"><span class="tocnumber">3.5</span> <span class="toctext">SDRAM mode register</span></a></li>
<li class="toclevel-2 tocsection-10"><a href="#Auto_refresh"><span class="tocnumber">3.6</span> <span class="toctext">Auto refresh</span></a></li>
<li class="toclevel-2 tocsection-11"><a href="#Low_power_modes"><span class="tocnumber">3.7</span> <span class="toctext">Low power modes</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-12"><a href="#Generations_of_SDRAM"><span class="tocnumber">4</span> <span class="toctext">Generations of SDRAM</span></a>
<ul>
<li class="toclevel-2 tocsection-13"><a href="#SDRAM_.28synchronous_DRAM.29"><span class="tocnumber">4.1</span> <span class="toctext">SDRAM (synchronous DRAM)</span></a></li>
<li class="toclevel-2 tocsection-14"><a href="#DDR_SDRAM_.28sometimes_called_DDR1.29"><span class="tocnumber">4.2</span> <span class="toctext">DDR SDRAM (sometimes called DDR1)</span></a></li>
<li class="toclevel-2 tocsection-15"><a href="#DDR2_SDRAM"><span class="tocnumber">4.3</span> <span class="toctext">DDR2 SDRAM</span></a></li>
<li class="toclevel-2 tocsection-16"><a href="#DDR3_SDRAM"><span class="tocnumber">4.4</span> <span class="toctext">DDR3 SDRAM</span></a></li>
<li class="toclevel-2 tocsection-17"><a href="#DDR4_SDRAM_.28proposed.29"><span class="tocnumber">4.5</span> <span class="toctext">DDR4 SDRAM (proposed)</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-18"><a href="#Failed_successors"><span class="tocnumber">5</span> <span class="toctext">Failed successors</span></a>
<ul>
<li class="toclevel-2 tocsection-19"><a href="#Synchronous-Link_DRAM_.28SLDRAM.29"><span class="tocnumber">5.1</span> <span class="toctext">Synchronous-Link DRAM (SLDRAM)</span></a></li>
<li class="toclevel-2 tocsection-20"><a href="#Virtual_Channel_Memory_.28VCM.29_SDRAM"><span class="tocnumber">5.2</span> <span class="toctext">Virtual Channel Memory (VCM) SDRAM</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-21"><a href="#See_also"><span class="tocnumber">6</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1 tocsection-22"><a href="#References"><span class="tocnumber">7</span> <span class="toctext">References</span></a></li>
</ul>
</td>
</tr>
</tbody></table>
<script type="text/javascript">
//<![CDATA[
if (window.showTocToggle) { var tocShowText = "show"; var tocHideText = "hide"; showTocToggle(); } 
//]]>
</script>
<h2><span class="editsection">[<a href="http://en.wikipedia.org/w/index.php?title=Synchronous_dynamic_random_access_memory&amp;action=edit&amp;section=1" title="Edit section: SDRAM history">edit</a>]</span> <span class="mw-headline" id="SDRAM_history">SDRAM history</span></h2>
<div class="thumb tright">
<div class="thumbinner" style="width: 222px;"><a href="http://en.wikipedia.org/wiki/File:SDR_SDRAM-1.jpg" class="image"><img alt="" src="Synchronous_dynamic_random_access_memory_files/220px-SDR_SDRAM-1.jpg" class="thumbimage" width="220" height="58"></a>
<div class="thumbcaption">
<div class="magnify"><a href="http://en.wikipedia.org/wiki/File:SDR_SDRAM-1.jpg" class="internal" title="Enlarge"><img src="Synchronous_dynamic_random_access_memory_files/magnify-clip.png" alt="" width="15" height="11"></a></div>
Eight SDRAM ICs on a <a href="http://en.wikipedia.org/wiki/PC100" title="PC100">PC100</a> <a href="http://en.wikipedia.org/wiki/DIMM" title="DIMM">DIMM</a> package.</div>
</div>
</div>
<p>Although the concept of synchronous <a href="http://en.wikipedia.org/wiki/DRAM" title="DRAM" class="mw-redirect">DRAM</a>
has been known since at least the 1970s and was used with early Intel
processors, it was only in 1993 that SDRAM began its path to universal
acceptance in the electronics industry. In 1993, Samsung introduced its
KM48SL2000 synchronous DRAM, and by 2000, SDRAM had replaced virtually
all other types of <a href="http://en.wikipedia.org/wiki/DRAM" title="DRAM" class="mw-redirect">DRAM</a> in modern computers, because of its greater performance.</p>
<p>SDRAM latency is not inherently lower (faster) than asynchronous
DRAM. Indeed, early SDRAM was somewhat slower than contemporaneous <a href="http://en.wikipedia.org/wiki/Burst_EDO_DRAM" title="Burst EDO DRAM" class="mw-redirect">burst EDO DRAM</a>
due to the additional logic. The benefits of SDRAM's internal buffering
come from its ability to interleave operations to multiple banks of
memory, thereby increasing effective <a href="http://en.wikipedia.org/wiki/Bandwidth_%28computing%29" title="Bandwidth (computing)">bandwidth</a>.</p>
<p>Today, virtually all SDRAM is manufactured in compliance with standards established by <a href="http://en.wikipedia.org/wiki/JEDEC" title="JEDEC">JEDEC</a>,
an electronics industry association that adopts open standards to
facilitate interoperability of electronic components. JEDEC formally
adopted its first SDRAM standard in 1993 and subsequently adopted other
SDRAM standards, including those for <a href="http://en.wikipedia.org/wiki/DDR_SDRAM" title="DDR SDRAM">DDR</a>, <a href="http://en.wikipedia.org/wiki/DDR2_SDRAM" title="DDR2 SDRAM">DDR2</a> and <a href="http://en.wikipedia.org/wiki/DDR3_SDRAM" title="DDR3 SDRAM">DDR3 SDRAM</a>.</p>
<p>SDRAM is also available in <a href="http://en.wikipedia.org/wiki/Registered_memory" title="Registered memory">registered</a> varieties, for systems that require greater scalability such as <a href="http://en.wikipedia.org/wiki/Server_%28computing%29" title="Server (computing)">servers</a> and <a href="http://en.wikipedia.org/wiki/Workstations" title="Workstations" class="mw-redirect">workstations</a>.</p>
<p>As of 2007<sup class="plainlinks noprint asof-tag update" style="display: none;"><a href="http://en.wikipedia.org/w/index.php?title=Synchronous_dynamic_random_access_memory&amp;action=edit" class="external text" rel="nofollow">[update]</a></sup>, 168-pin SDRAM <a href="http://en.wikipedia.org/wiki/DIMM" title="DIMM">DIMMs</a>
are not used in new PC systems, and 184-pin DDR memory has been mostly
superseded. DDR2 SDRAM is the most common type used with new PCs, and
DDR3 motherboards and memory are widely available, and less expensive
than still-popular DDR2 products.</p>
<p>Today, the world's largest manufacturers of SDRAM include: <a href="http://en.wikipedia.org/wiki/Samsung_Electronics" title="Samsung Electronics">Samsung Electronics</a>, <a href="http://en.wikipedia.org/wiki/Micron_Technology" title="Micron Technology">Micron Technology</a>, and <a href="http://en.wikipedia.org/wiki/Hynix" title="Hynix">Hynix</a>.</p>
<h2><span class="editsection">[<a href="http://en.wikipedia.org/w/index.php?title=Synchronous_dynamic_random_access_memory&amp;action=edit&amp;section=2" title="Edit section: SDRAM timing">edit</a>]</span> <span class="mw-headline" id="SDRAM_timing">SDRAM timing</span></h2>
<p>There are several limits on DRAM performance. Most noted is the read
cycle time, the time between successive read operations to an open row.
This time decreased from 10&nbsp;ns for 100&nbsp;MHz SDRAM to 5&nbsp;ns
for DDR-400, but has remained relatively unchanged through DDR2-800 and
DDR3-1600 generations. However, by operating the interface circuitry at
increasingly higher multiples of the fundamental read rate, the
achievable bandwidth has increased rapidly.</p>
<p>Another limit is the <a href="http://en.wikipedia.org/wiki/CAS_latency" title="CAS latency">CAS latency</a>,
the time between supplying a column address and receiving the
corresponding data. Again, this has remained relatively constant at
10–15 ns through the last few generations of DDR SDRAM.</p>
<p>In operation, CAS latency is a specific number of clock cycles
programmed into the SDRAM's mode register and expected by the DRAM
controller. Any value may be programmed, but the SDRAM will not operate
correctly if it is too low. At higher clock rates, the useful CAS
latency in clock cycles naturally increases. 10–15&nbsp;ns is 2–3
cycles (CL2–3) of the 200&nbsp;MHz clock of DDR-400 SDRAM, CL4-6 for
DDR2-800, and CL8-12 for DDR3-1600. Slower clock cycles will naturally
allow lower numbers of CAS latency cycles.</p>
<p>SDRAM modules have their own timing specifications, which may be
slower than those of the chips on the module. When 100&nbsp;MHz SDRAM
chips first appeared, some manufacturers sold "100&nbsp;MHz" modules
that could not reliably operate at that clock rate. In response, Intel
published the <a href="http://en.wikipedia.org/wiki/PC100" title="PC100">PC100</a>
standard, which outlines requirements and guidelines for producing a
memory module that can operate reliably at 100&nbsp;MHz. This standard
was widely influential, and the term "PC100" quickly became a common
identifier for 100&nbsp;MHz SDRAM modules, and modules are now commonly
designated with "PC"-prefixed numbers (<a href="http://en.wikipedia.org/wiki/PC66" title="PC66">PC66</a>, <a href="http://en.wikipedia.org/wiki/PC100" title="PC100">PC100</a> or <a href="http://en.wikipedia.org/wiki/PC133" title="PC133">PC133</a> - although the actual meaning of the numbers has changed).</p>
<h2><span class="editsection">[<a href="http://en.wikipedia.org/w/index.php?title=Synchronous_dynamic_random_access_memory&amp;action=edit&amp;section=3" title="Edit section: SDR SDRAM">edit</a>]</span> <span class="mw-headline" id="SDR_SDRAM">SDR SDRAM</span></h2>
<div class="thumb tright">
<div class="thumbinner" style="width: 222px;"><a href="http://en.wikipedia.org/wiki/File:Micron_48LC32M8A2-AB.jpg" class="image"><img alt="" src="Synchronous_dynamic_random_access_memory_files/220px-Micron_48LC32M8A2-AB.jpg" class="thumbimage" width="220" height="165"></a>
<div class="thumbcaption">
<div class="magnify"><a href="http://en.wikipedia.org/wiki/File:Micron_48LC32M8A2-AB.jpg" class="internal" title="Enlarge"><img src="Synchronous_dynamic_random_access_memory_files/magnify-clip.png" alt="" width="15" height="11"></a></div>
64 MB sound memory of <a href="http://en.wikipedia.org/wiki/Sound_Blaster_X-Fi" title="Sound Blaster X-Fi">Sound Blaster X-Fi Fatal1ty Pro</a> uses two <a href="http://en.wikipedia.org/wiki/Micron_Technology" title="Micron Technology">Micron</a> 48LC32M8A2-75 C SDRAM chips working at 133&nbsp;MHz (7.5&nbsp;ns) 8-bit wide <sup id="cite_ref-0" class="reference"><a href="#cite_note-0"><span>[</span>1<span>]</span></a></sup></div>
</div>
</div>
<p>Originally simply known as <i>SDRAM</i>, <b>single data rate</b>
SDRAM can accept one command and transfer one word of data per clock
cycle. Typical clock frequencies are 100 and 133&nbsp;MHz. Chips are
made with a variety of data bus sizes (most commonly 4, 8 or 16 bits),
but chips are generally assembled into 168-pin <a href="http://en.wikipedia.org/wiki/DIMM" title="DIMM">DIMMs</a> that read or write 64 (non-ECC) or 72 (<a href="http://en.wikipedia.org/wiki/Error_detection_and_correction#Error-correcting_code" title="Error detection and correction">ECC</a>) bits at a time.</p>
<p>Use of the data bus is intricate and thus requires a complex DRAM
controller circuit. This is because data written to the DRAM must be
presented in the same cycle as the write command, but reads produce
output 2 or 3 cycles after the read command. The DRAM controller must
ensure that the data bus is never required for a read and a write at
the same time.</p>
<p>Typical SDR SDRAM clock rates are 66, 100, and 133&nbsp;MHz (periods
of 15, 10, and 7.5&nbsp;ns). Clock rates up to 150&nbsp;MHz were
available for performance enthusiasts.</p>
<h3><span class="editsection">[<a href="http://en.wikipedia.org/w/index.php?title=Synchronous_dynamic_random_access_memory&amp;action=edit&amp;section=4" title="Edit section: SDRAM control signals">edit</a>]</span> <span class="mw-headline" id="SDRAM_control_signals">SDRAM control signals</span></h3>
<p>All commands are timed relative to the rising edge of a clock
signal. In addition to the clock, there are 6 control signals, mostly <a href="http://en.wikipedia.org/wiki/Logic_level" title="Logic level">active low</a>, which are sampled on the rising edge of the clock:</p>
<ul>
<li><b>CKE</b> Clock Enable. When this signal is low, the chip behaves
as if the clock has stopped. No commands are interpreted and command
latency times do not elapse. The state of other control lines is not
relevant. The effect of this signal is actually delayed by one clock
cycle. That is, the current clock cycle proceeds as usual, but the
following clock cycle is ignored, except for testing the CKE input
again. Normal operations resume on the rising edge of the clock after
the one where CKE is sampled high.<br>
Put another way, all other chip operations are timed relative to the
rising edge of a masked clock. The masked clock is the logical AND of
the input clock and the state of the CKE signal during the previous
rising edge of the input clock.</li>
<li><b>/CS</b> Chip Select. When this signal is high, the chip ignores
all other inputs (except for CKE), and acts as if a NOP command is
received.</li>
<li><b>DQM</b> Data Mask. (The letter Q appears because, following
digital logic conventions, the data lines are known as "DQ" lines.)
When high, these signals suppress data I/O. When accompanying write
data, the data is not actually written to the DRAM. When asserted high
two cycles before a read cycle, the read data is not output from the
chip. There is one DQM line per 8 bits on a x16 memory chip or DIMM.</li>
<li><b>/RAS</b> Row Address Strobe. Despite the name, this is <i>not</i> a strobe, but rather simply a command bit. Along with /CAS and /WE, this selects one of 8 commands.</li>
<li><b>/CAS</b> Column Address Strobe. Despite the name, this is <i>not</i> a strobe, but rather simply a command bit. Along with /RAS and /WE, this selects one of 8 commands.</li>
<li><b>/WE</b> Write enable. Along with /RAS and /CAS, this selects one
of 8 commands. This generally distinguishes read-like commands from
write-like commands.</li>
</ul>
<p>SDRAM devices are internally divided into 2 or 4 independent
internal data banks. One or two bank address inputs (BA0 and BA1)
select which bank a command is directed toward.</p>
<p>Many commands also use an address presented on the address input
pins. Some commands, which either do not use an address, or present a
column address, also use A10 to select variants.</p>
<p>The commands understood are as follows.</p>
<table class="wikitable" style="text-align: center;">
<tbody><tr>
<th>/CS</th>
<th>/RAS</th>
<th>/CAS</th>
<th>/WE</th>
<th>BA<i>n</i></th>
<th>A10</th>
<th>A<i>n</i></th>
<th>Command</th>
</tr>
<tr>
<td>H</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td align="left">Command inhibit (No operation)</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>H</td>
<td>H</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td align="left">No operation</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>H</td>
<td>L</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td align="left">Burst Terminate: stop a burst read or burst write in progress.</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>L</td>
<td>H</td>
<td>bank</td>
<td>L</td>
<td>column</td>
<td align="left">Read: Read a burst of data from the currently active row.</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>L</td>
<td>H</td>
<td>bank</td>
<td>H</td>
<td>column</td>
<td align="left">Read with auto precharge: As above, and precharge (close row) when done.</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>L</td>
<td>L</td>
<td>bank</td>
<td>L</td>
<td>column</td>
<td align="left">Write: Write a burst of data to the currently active row.</td>
</tr>
<tr>
<td>L</td>
<td>H</td>
<td>L</td>
<td>L</td>
<td>bank</td>
<td>H</td>
<td>column</td>
<td align="left">Write with auto precharge: As above, and precharge (close row) when done.</td>
</tr>
<tr>
<td>L</td>
<td>L</td>
<td>H</td>
<td>H</td>
<td>bank</td>
<td colspan="2">row</td>
<td align="left">Active (activate): open a row for Read and Write commands.</td>
</tr>
<tr>
<td>L</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>bank</td>
<td>L</td>
<td>x</td>
<td align="left">Precharge: Deactivate current row of selected bank.</td>
</tr>
<tr>
<td>L</td>
<td>L</td>
<td>H</td>
<td>L</td>
<td>x</td>
<td>H</td>
<td>x</td>
<td align="left">Precharge all: Deactivate current row of all banks.</td>
</tr>
<tr>
<td>L</td>
<td>L</td>
<td>L</td>
<td>H</td>
<td>x</td>
<td>x</td>
<td>x</td>
<td align="left">Auto refresh: Refresh one row of each bank, using an internal counter. All banks must be precharged.</td>
</tr>
<tr>
<td>L</td>
<td>L</td>
<td>L</td>
<td>L</td>
<td>0 0</td>
<td colspan="2">mode</td>
<td align="left">Load mode register: A0 through A9 are loaded to configure the DRAM chip.<br>
The most significant settings are CAS latency (2 or 3 cycles) and burst length (1, 2, 4 or 8 cycles)</td>
</tr>
</tbody></table>
<h3><span class="editsection">[<a href="http://en.wikipedia.org/w/index.php?title=Synchronous_dynamic_random_access_memory&amp;action=edit&amp;section=5" title="Edit section: SDRAM operation">edit</a>]</span> <span class="mw-headline" id="SDRAM_operation">SDRAM operation</span></h3>
<p>A 512&nbsp;<a href="http://en.wikipedia.org/wiki/Megabyte" title="Megabyte">MB</a> SDRAM DIMM might be made of 8 or 9 SDRAM chips, each containing 512&nbsp;<a href="http://en.wikipedia.org/wiki/Megabit" title="Megabit">Mbit</a>
of storage, and each one contributing 8 bits to the DIMM's 64- or
72-bit width. A typical 512&nbsp;Mbit SDRAM chip internally contains 4
independent 16&nbsp;Mbyte memory banks. Each bank is an array of 8,192
rows of 16,384 bits each. A bank is either idle, active, or changing
from one to the other.</p>
<p>The Active command activates an idle bank. It presents a 2-bit bank
address (BA0–BA1) and a 13-bit row address (A0–A12), and causes a read
of that row into the bank's array of all 16,384 column sense
amplifiers. This is also known as "opening" the row. This operation has
the side effect of <a href="http://en.wikipedia.org/wiki/Memory_refresh" title="Memory refresh">refreshing</a> the dynamic (capacitive) memory storage cells of that row.</p>
<p>Once the row has been activated or "opened", Read and Write commands
are possible to that row. Activation requires a minimum amount of time,
called the row-to-column delay, or t<sub>RCD</sub> before reads or
writes to it may occur. This time, rounded up to the next multiple of
the clock period, specifies the minimum number of wait cycles between
an Active command, and a Read or Write command. During these wait
cycles, additional commands may be sent to other banks; because each
bank operates completely independently.</p>
<p>Both Read and Write commands require a column address. Because each
chip accesses 8 bits of data at a time, there are 2048 possible column
addresses thus requiring only 11 address lines (A0–A9, A11).</p>
<p>When a Read command is issued, the SDRAM will produce the
corresponding output data on the DQ lines in time for the rising edge
of the clock 2 or 3 clock cycles later (depending on the configured CAS
latency). Subsequent words of the burst will be produced in time for
subsequent rising clock edges.</p>
<p>A Write command is accompanied by the data to be written driven on
to the DQ lines during the same rising clock edge. It is the duty of
the memory controller to ensure that the SDRAM is not driving read data
on to the DQ lines at the same time that it needs to drive write data
on to those lines. This can be done by waiting until a read burst has
finished, by terminating a read burst, or by using the DQM control line.</p>
<p>When the memory controller needs to access a different row, it must
first return that bank's sense amplifiers to an idle state, ready to
sense the next row. This is known as a "precharge" operation, or
"closing" the row. A precharge may be commanded explicitly, or it may
be performed automatically at the conclusion of a read or write
operation. Again, there is a minimum time, the row precharge delay, t<sub>RP</sub>, which must elapse before that bank is fully idle and it may receive another activate command.</p>
<p>Although refreshing a row is an automatic side effect of activating
it, there is a minimum time for this to happen, which requires a
minimum row access time t<sub>RAS</sub> delay between an Active command
opening a row, and the corresponding precharge command closing it. This
limit is usually dwarfed by desired read and write commands to the row,
so its value has little effect on typical performance.</p>
<h3><span class="editsection">[<a href="http://en.wikipedia.org/w/index.php?title=Synchronous_dynamic_random_access_memory&amp;action=edit&amp;section=6" title="Edit section: Command interactions">edit</a>]</span> <span class="mw-headline" id="Command_interactions">Command interactions</span></h3>
<p>The no operation command is always permitted.</p>
<p>The load mode register command requires that all banks be idle, and a delay afterward for the changes to take effect.</p>
<p>The auto refresh command also requires that all banks be idle, and takes a refresh cycle time t<sub>RFC</sub> to return the chip to the idle state. (This time is usually equal to t<sub>RCD</sub>+t<sub>RP</sub>.)</p>
<p>The only other command that is permitted on an idle bank is the active command. This takes, as mentioned above, t<sub>RCD</sub> before the row is fully open and can accept read and write commands.</p>
<p>When a bank is open, there are four commands permitted: read, write,
burst terminate, and precharge. Read and write commands begin bursts,
which can be interrupted by following commands.</p>
<h4><span class="editsection">[<a href="http://en.wikipedia.org/w/index.php?title=Synchronous_dynamic_random_access_memory&amp;action=edit&amp;section=7" title="Edit section: Interrupting a read burst">edit</a>]</span> <span class="mw-headline" id="Interrupting_a_read_burst">Interrupting a read burst</span></h4>
<p>A read, burst terminate, or precharge command may be issued at any
time after a read command, and will interrupt the read burst after the
configured CAS latency. So if a read command is issued on cycle 0,
another read command is issued on cycle 2, and the CAS latency is 3,
then the first read command will begin bursting data out during cycles
3 and 4, then the results from the second read command will appear
beginning with cycle 5.</p>
<p>If the command issued on cycle 2 were burst terminate, or a
precharge of the active bank, then no output would be generated during
cycle 5.</p>
<p>Although the interrupting read may be to any active bank, a
precharge command will only interrupt the read burst if it is to the
same bank or all banks; a precharge command to a different bank will
not interrupt a read burst.</p>
<p>To interrupt a read burst by a write command is possible, but more
difficult. It can be done, if the DQM signal is used to suppress output
from the SDRAM so that the memory controller may drive data over the DQ
lines to the SDRAM in time for the write operation. Because the effects
of DQM on read data are delayed by 2 cycles, but the effects of DQM on
write data are immediate, DQM must be raised (to mask the read data)
beginning at least two cycles before write command, but must be lowered
for the cycle of the write command (assuming you want the write command
to have an effect).</p>
<p>Doing this in only two clock cycles requires careful coordination
between the time the SDRAM takes to turn off its output on a clock edge
and the time the data must be supplied as input to the SDRAM for the
write on the following clock edge. If the clock frequency is too high
to allow sufficient time, three cycles may be required.</p>
<p>If the read command includes auto-precharge, the precharge begins the same cycle as the interrupting command.</p>
<h3><span class="editsection">[<a href="http://en.wikipedia.org/w/index.php?title=Synchronous_dynamic_random_access_memory&amp;action=edit&amp;section=8" title="Edit section: SDRAM burst ordering">edit</a>]</span> <span class="mw-headline" id="SDRAM_burst_ordering">SDRAM burst ordering</span></h3>
<p>A modern microprocessor with a <a href="http://en.wikipedia.org/wiki/CPU_cache" title="CPU cache">cache</a> will generally access memory in units of <a href="http://en.wikipedia.org/wiki/Cache_line" title="Cache line" class="mw-redirect">cache lines</a>.
To transfer a 64-byte cache line requires 8 consecutive accesses to a
64-bit DIMM, which can all be triggered by a single read or write
command by configuring the SDRAM chips, using the mode register, to
perform 8-word bursts.</p>
<p>A cache line fetch is typically triggered by a read from a
particular address, and SDRAM allows the "critical word" of the cache
line to be transferred first. ("Word" here refers to the width of the
SDRAM chip or DIMM, which is 64 bits for a typical DIMM.) SDRAM chips
support two possible conventions for the ordering of the remaining
words in the cache line.</p>
<p>Bursts always access an aligned block of BL consecutive words
beginning on a multiple of BL. So, for example, a 4-word burst access
to any column address from 4 to 7 will return words 4–7. The ordering,
however, depends on the requested address, and the configured burst
type option: sequential or interleaved. Typically, a memory controller
will require one or the other.</p>
<p>When the burst length is 1 or 2, the burst type does not matter. For
a burst length of 1, the requested word is the only word accessed. For
a burst length of 2, the requested word is accessed first, and the
other word in the aligned block is accessed second. This is the
following word if an even address was specified, and the previous word
if an odd address was specified.</p>
<p>For the sequential burst mode, later words are accessed in
increasing address order, wrapping back to the start of the block when
the end is reached. So, for example, for a burst length of 4, and a
requested column address of 5, the words would be accessed in the order
5-6-7-4. If the burst length were 8, the access order would be
5-6-7-0-1-2-3-4. This is done by adding a counter to the column
address, and ignoring carries past the burst length.</p>
<p>The interleaved burst mode computes the address using an <a href="http://en.wikipedia.org/wiki/Exclusive_or" title="Exclusive or">exclusive or</a>
operation between the counter and the address. Using the same starting
address of 5, a 4-word burst would return words in the order 5-4-7-6.
An 8-word burst would be 5-4-7-6-1-0-3-2. Although more confusing to
humans, this can be easier to implement in hardware, and is preferred
by <a href="http://en.wikipedia.org/wiki/Intel" title="Intel" class="mw-redirect">Intel</a> microprocessors.</p>
<p>If the requested column address is at the start of a block, both
burst modes return data in the same sequential sequence
0-1-2-3-4-5-6-7. The difference only matters if fetching a <a href="http://en.wikipedia.org/wiki/Cache_line" title="Cache line" class="mw-redirect">cache line</a> from memory in critical-word-first order.</p>
<h3><span class="editsection">[<a href="http://en.wikipedia.org/w/index.php?title=Synchronous_dynamic_random_access_memory&amp;action=edit&amp;section=9" title="Edit section: SDRAM mode register">edit</a>]</span> <span class="mw-headline" id="SDRAM_mode_register">SDRAM mode register</span></h3>
<p>Single data rate SDRAM has a single 10-bit programmable mode
register. Later double-data-rate SDRAM standards add additional mode
registers, addressed using the bank address pins. For SDR SDRAM, the
bank address pins and address lines A10 and above are ignored, but
should be zero during a mode register write.</p>
<p>The bits are M9 through M0, presented on address lines A9 through A0 during a load mode register cycle.</p>
<ol>
<li>M9: Write burst mode. If 0, writes use the read burst length and mode. If 1, all writes are non-burst (single location).</li>
<li>M8, M7: Operating mode. Reserved, and must be 00.</li>
<li>M6, M5, M4: CAS latency. Generally only 010 (CL2) and 011 (CL3) are
legal. Specifies the number of cycles between a read command and data
output from the chip. The chip has a fundamental limit on this value in
nanoseconds; during initialization, the memory controller must use its
knowledge of the clock frequency to translate that limit into cycles.</li>
<li>M3: Burst type. 0 - requests sequential burst ordering, while 1 requests interleaved burst ordering.</li>
<li>M2, M1, M0: Burst length. Values of 000, 001, 010 and 011 specify a
burst size of 1, 2, 4 or 8 words, respectively. Each read (and write,
if M9 is 0) will perform that many accesses, unless interrupted by a
burst stop or other command. A value of 111 specifies a full-row burst.
The burst will continue until interrupted. Full-row bursts are only
permitted with the sequential burst type.</li>
</ol>
<h3><span class="editsection">[<a href="http://en.wikipedia.org/w/index.php?title=Synchronous_dynamic_random_access_memory&amp;action=edit&amp;section=10" title="Edit section: Auto refresh">edit</a>]</span> <span class="mw-headline" id="Auto_refresh">Auto refresh</span></h3>
<p>It is possible to refresh a RAM chip by opening and closing
(activating and precharging) each row in each bank. However, to
simplify the memory controller, SDRAM chips support an "auto refresh"
command, which performs these operations to one row in each bank
simultaneously. The SDRAM also maintains an internal counter, which
iterates over all possible rows. The memory controller must simply
issue a sufficient number of auto refresh commands (one per row, 4096
in the example we have been using) every refresh interval (t<sub>REF</sub> = 64 ms is a common value). All banks must be idle (closed, precharged) when this command is issued.</p>
<h3><span class="editsection">[<a href="http://en.wikipedia.org/w/index.php?title=Synchronous_dynamic_random_access_memory&amp;action=edit&amp;section=11" title="Edit section: Low power modes">edit</a>]</span> <span class="mw-headline" id="Low_power_modes">Low power modes</span></h3>
<p>As mentioned, the clock enable (CKE) input can be used to
effectively stop the clock to an SDRAM. The CKE input is sampled each
rising edge of the clock, and if it is low, the following rising edge
of the clock is ignored for all purposes other than checking CKE.</p>
<p>If CKE is lowered while the SDRAM is performing operations, it simply "freezes" in place until CKE is raised again.</p>
<p>If the SDRAM is idle (all banks precharged, no commands in progress)
when CKE is lowered, the SDRAM automatically enters power-down mode,
consuming minimal power until CKE is raised again. This must not last
longer than the maximum refresh interval t<sub>REF</sub>, or memory contents may be lost. It is legal to stop the clock entirely during this time for additional power savings.</p>
<p>Finally, if CKE is lowered at the same time as an auto-refresh
command is sent to the SDRAM, the SDRAM enters self-refresh mode. This
is like power down, but the SDRAM uses an on-chip timer to generate
internal refresh cycles as necessary. The clock may be stopped during
this time. While self-refresh mode consumes slightly more power than
power-down mode, it allows the memory controller to be disabled
entirely, which commonly more than makes up the difference.</p>
<h2><span class="editsection">[<a href="http://en.wikipedia.org/w/index.php?title=Synchronous_dynamic_random_access_memory&amp;action=edit&amp;section=12" title="Edit section: Generations of SDRAM">edit</a>]</span> <span class="mw-headline" id="Generations_of_SDRAM">Generations of SDRAM</span></h2>
<h3><span class="editsection">[<a href="http://en.wikipedia.org/w/index.php?title=Synchronous_dynamic_random_access_memory&amp;action=edit&amp;section=13" title="Edit section: SDRAM (synchronous DRAM)">edit</a>]</span> <span class="mw-headline" id="SDRAM_.28synchronous_DRAM.29">SDRAM (synchronous DRAM)</span></h3>
<p>This type of SDRAM is slower than the DDR variants, because only one
word of data is transmitted per clock cycle (single data rate).</p>
<h3><span class="editsection">[<a href="http://en.wikipedia.org/w/index.php?title=Synchronous_dynamic_random_access_memory&amp;action=edit&amp;section=14" title="Edit section: DDR SDRAM (sometimes called DDR1)">edit</a>]</span> <span class="mw-headline" id="DDR_SDRAM_.28sometimes_called_DDR1.29">DDR SDRAM (sometimes called <i>DDR1</i>)</span></h3>
<div class="rellink relarticle mainarticle">Main article: <a href="http://en.wikipedia.org/wiki/DDR_SDRAM" title="DDR SDRAM">DDR SDRAM</a></div>
<p>While the access latency of DRAM is fundamentally limited by the
DRAM array, DRAM has very high potential bandwidth because each
internal read is actually a row of many thousands of bits. To make more
of this bandwidth available to users, a <a href="http://en.wikipedia.org/wiki/Double_data_rate" title="Double data rate">double data rate</a>
interface was developed. This uses the same commands, accepted once per
cycle, but reads or writes two words of data per clock cycle. The DDR
interface accomplishes this by reading and writing data on both the
rising and falling edges of the clock signal. In addition, some minor
changes to the SDR interface timing were made in hindsight, and the
supply voltage was reduced from 3.3 to 2.5&nbsp;V. As a result, DDR
SDRAM is not backwards compatible with SDR SDRAM.<sup id="cite_ref-1" class="reference"><a href="#cite_note-1"><span>[</span>2<span>]</span></a></sup></p>
<p>DDR SDRAM (sometimes called <i>DDR1</i> for greater clarity) doubles the minimum read or write unit; every access refers to at least two consecutive words.</p>
<p>Typical DDR SDRAM clock rates are 133, 166 and 200&nbsp;MHz (7.5, 6,
and 5 ns/cycle), generally described as DDR-266, DDR-333 and DDR-400
(3.75, 3, and 2.5&nbsp;ns per beat). Corresponding 184-pin DIMMS are
known as PC-2100, PC-2700 and PC-3200. Performance up to DDR-550
(PC-4400) is available for a price.</p>
<h3><span class="editsection">[<a href="http://en.wikipedia.org/w/index.php?title=Synchronous_dynamic_random_access_memory&amp;action=edit&amp;section=15" title="Edit section: DDR2 SDRAM">edit</a>]</span> <span class="mw-headline" id="DDR2_SDRAM">DDR2 SDRAM</span></h3>
<div class="rellink relarticle mainarticle">Main article: <a href="http://en.wikipedia.org/wiki/DDR2_SDRAM" title="DDR2 SDRAM">DDR2 SDRAM</a></div>
<p>DDR2 SDRAM is very similar to DDR SDRAM, but doubles the minimum
read or write unit again, to 4 consecutive words. The bus protocol was
also simplified to allow higher performance operation. (In particular,
the "burst terminate" command is deleted.) This allows the bus rate of
the SDRAM to be doubled without increasing the clock rate of internal
RAM operations; instead, internal operations are performed in units 4
times as wide as SDRAM. Also, an extra bank address pin (BA2) was added
to allow 8 banks on large RAM chips.</p>
<p>Typical DDR2 SDRAM clock rates are 200, 266, 333 or 400&nbsp;MHz
(periods of 5, 3.75, 3 and 2.5&nbsp;ns), generally described as
DDR2-400, DDR2-533, DDR2-667 and DDR2-800 (periods of 2.5, 1.875, 1.5
and 1.25&nbsp;ns). Corresponding 240-pin DIMMS are known as PC2-3200
through PC2-6400. DDR2 SDRAM is now available at a clock rate of
533&nbsp;MHz generally described as DDR2-1066 and the corresponding
DIMMS are known as PC2-8500 (also named PC2-8600 depending on the
manufacturer). Performance up to DDR2-1250 (PC2-10000) is available for
a price.</p>
<p>Note that because internal operations are at 1/2 the clock rate,
DDR2-400 memory (internal clock rate 100&nbsp;MHz) has somewhat higher
latency than DDR-400 (internal clock rate 200&nbsp;MHz).</p>
<h3><span class="editsection">[<a href="http://en.wikipedia.org/w/index.php?title=Synchronous_dynamic_random_access_memory&amp;action=edit&amp;section=16" title="Edit section: DDR3 SDRAM">edit</a>]</span> <span class="mw-headline" id="DDR3_SDRAM">DDR3 SDRAM</span></h3>
<div class="rellink relarticle mainarticle">Main article: <a href="http://en.wikipedia.org/wiki/DDR3_SDRAM" title="DDR3 SDRAM">DDR3 SDRAM</a></div>
<p>DDR3 continues the trend, doubling the minimum read or write unit to
8 consecutive words. This allows another doubling of bandwidth and
external bus rate without having to change the clock rate of internal
operations, just the width. To maintain 800&nbsp;M transfers/s (both
edges of a 400&nbsp;MHz clock), the internal RAM array has to perform
100&nbsp;M fetches per second.</p>
<p>Again, with every doubling, the downside is the increased <a href="http://en.wikipedia.org/wiki/Latency_%28engineering%29" title="Latency (engineering)">latency</a>.
As with all DDR SDRAM generations, commands are still restricted to one
clock edge and command latencies are given in terms of clock cycles,
which are half the speed of the usually quoted transfer rate (a <a href="http://en.wikipedia.org/wiki/CAS_latency" title="CAS latency">CAS latency</a> of 8 with DDR3-800 is 8/(400&nbsp;MHz) = 20 ns, exactly the same latency of CAS2 on <a href="http://en.wikipedia.org/wiki/PC100" title="PC100">PC100</a> SDR SDRAM).</p>
<p>DDR3 memory chips are being made commercially,<sup id="cite_ref-2" class="reference"><a href="#cite_note-2"><span>[</span>3<span>]</span></a></sup> and computer systems are available that use them as of the second half of 2007,<sup id="cite_ref-3" class="reference"><a href="#cite_note-3"><span>[</span>4<span>]</span></a></sup> with expected significant usage in 2008.<sup id="cite_ref-4" class="reference"><a href="#cite_note-4"><span>[</span>5<span>]</span></a></sup>
Initial clock rates were 400 and 533&nbsp;MHz, which are described as
DDR3-800 and DDR3-1066 (PC3-6400 and PC3-8500 modules), but 667 and
800&nbsp;MHz, described as DDR3-1333 and DDR3-1600 (PC3-10600 and
PC3-12800 modules) are now common.<sup id="cite_ref-5" class="reference"><a href="#cite_note-5"><span>[</span>6<span>]</span></a></sup> Performance up to DDR3-2200 is available for a price.<sup id="cite_ref-6" class="reference"><a href="#cite_note-6"><span>[</span>7<span>]</span></a></sup></p>
<h3><span class="editsection">[<a href="http://en.wikipedia.org/w/index.php?title=Synchronous_dynamic_random_access_memory&amp;action=edit&amp;section=17" title="Edit section: DDR4 SDRAM (proposed)">edit</a>]</span> <span class="mw-headline" id="DDR4_SDRAM_.28proposed.29">DDR4 SDRAM (proposed)</span></h3>
<p><b><a href="http://en.wikipedia.org/wiki/DDR4_SDRAM" title="DDR4 SDRAM">DDR4 SDRAM</a></b> will be the successor to <a href="http://en.wikipedia.org/wiki/DDR3_SDRAM" title="DDR3 SDRAM">DDR3 SDRAM</a>. It was revealed at the <a href="http://en.wikipedia.org/wiki/Intel_Developer_Forum" title="Intel Developer Forum">Intel Developer Forum</a> in <a href="http://en.wikipedia.org/wiki/San_Francisco" title="San Francisco">San Francisco</a>, 2008, and is currently in the design state and is expected to be released in <a href="http://en.wikipedia.org/wiki/2012" title="2012">2012</a>.<sup id="cite_ref-7" class="reference"><a href="#cite_note-7"><span>[</span>8<span>]</span></a></sup></p>
<p>The new chips are expected to run at 1.2 <a href="http://en.wikipedia.org/wiki/Volts" title="Volts" class="mw-redirect">V</a> or less,<sup id="cite_ref-8" class="reference"><a href="#cite_note-8"><span>[</span>9<span>]</span></a></sup><sup id="cite_ref-9" class="reference"><a href="#cite_note-9"><span>[</span>10<span>]</span></a></sup> versus the 1.5&nbsp;V of DDR3 chips and have in excess of 2 billion <a href="http://en.wikipedia.org/wiki/Data_transfer" title="Data transfer" class="mw-redirect">data transfers</a>
per second. They are expected to be introduced at transfer rates of
1600 MT/s, estimated to rise to a potential 3200 MT/s (3.2 GT/s) <sup id="cite_ref-10" class="reference"><a href="#cite_note-10"><span>[</span>11<span>]</span></a></sup> and lowered voltage of 1.0&nbsp;V <sup id="cite_ref-11" class="reference"><a href="#cite_note-11"><span>[</span>12<span>]</span></a></sup> by 2013.</p>
<p>In February 2009, <a href="http://en.wikipedia.org/wiki/Samsung" title="Samsung" class="mw-redirect">Samsung</a> validated 40&nbsp;nm DRAM chips, considered a "significant step" towards DDR4 development.<sup id="cite_ref-12" class="reference"><a href="#cite_note-12"><span>[</span>13<span>]</span></a></sup> As of 2009, current DRAM chips are only migrating to a 50&nbsp;nm process.<sup id="cite_ref-13" class="reference"><a href="#cite_note-13"><span>[</span>14<span>]</span></a></sup></p>
<h2><span class="editsection">[<a href="http://en.wikipedia.org/w/index.php?title=Synchronous_dynamic_random_access_memory&amp;action=edit&amp;section=18" title="Edit section: Failed successors">edit</a>]</span> <span class="mw-headline" id="Failed_successors">Failed successors</span></h2>
<p>In addition to DDR, there were several other proposed memory technologies to succeed SDR SDRAM.</p>
<h3><span class="editsection">[<a href="http://en.wikipedia.org/w/index.php?title=Synchronous_dynamic_random_access_memory&amp;action=edit&amp;section=19" title="Edit section: Synchronous-Link DRAM (SLDRAM)">edit</a>]</span> <span class="mw-headline" id="Synchronous-Link_DRAM_.28SLDRAM.29">Synchronous-Link DRAM (SLDRAM)</span></h3>
<p>SLDRAM boasted higher performance and competed against <a href="http://en.wikipedia.org/wiki/RDRAM" title="RDRAM">RDRAM</a>.
It was developed during the late 1990s by the SLDRAM Consortium, which
consisted of about 20 major computer industry manufacturers. It is an <a href="http://en.wikipedia.org/wiki/Open_standard" title="Open standard">open standard</a>
and does not require licensing fees. The specifications called for a
64-bit bus running at a 200&nbsp;MHz clock frequency. This is achieved
by all signals being on the same line and thereby avoiding the
synchronization time of multiple lines. Like <a href="http://en.wikipedia.org/wiki/DDR_SDRAM" title="DDR SDRAM">DDR SDRAM</a>, SLDRAM can operate at twice the system clock rate giving it an effective speed of 400&nbsp;MHz.</p>
<h3><span class="editsection">[<a href="http://en.wikipedia.org/w/index.php?title=Synchronous_dynamic_random_access_memory&amp;action=edit&amp;section=20" title="Edit section: Virtual Channel Memory (VCM) SDRAM">edit</a>]</span> <span class="mw-headline" id="Virtual_Channel_Memory_.28VCM.29_SDRAM">Virtual Channel Memory (VCM) SDRAM</span></h3>
<p>VCM was a proprietary type of SDRAM that was designed by <a href="http://en.wikipedia.org/wiki/NEC" title="NEC">NEC</a>,
but released as an open standard with no licensing fees. VCM creates a
state in which the various system processes can be assigned their own
virtual channel, thus increasing the overall system efficiency by
avoiding the need to have processes share buffer space. This is
accomplished by creating different "blocks" of memory, allowing each
individual memory block to interface separately with the memory
controller and have its own buffer space. VCM has higher performance
than SDRAM because it has significantly lower latencies. The technology
was a potential competitor of <a href="http://en.wikipedia.org/wiki/RDRAM" title="RDRAM">RDRAM</a>
because VCM was not nearly as expensive as RDRAM was. A VCM module is
mechanically and electrically compatible with standard SDRAM, but must
be recognized by the <a href="http://en.wikipedia.org/wiki/Memory_controller" title="Memory controller">memory controller</a>. Few motherboards were ever produced with VCM support.</p>
<h2><span class="editsection">[<a href="http://en.wikipedia.org/w/index.php?title=Synchronous_dynamic_random_access_memory&amp;action=edit&amp;section=21" title="Edit section: See also">edit</a>]</span> <span class="mw-headline" id="See_also">See also</span></h2>
<ul>
<li><a href="http://en.wikipedia.org/wiki/SDRAM_latency" title="SDRAM latency">SDRAM latency</a></li>
<li><a href="http://en.wikipedia.org/wiki/List_of_device_bandwidths" title="List of device bandwidths" class="mw-redirect">List of device bandwidths</a></li>
</ul>
<h2><span class="editsection">[<a href="http://en.wikipedia.org/w/index.php?title=Synchronous_dynamic_random_access_memory&amp;action=edit&amp;section=22" title="Edit section: References">edit</a>]</span> <span class="mw-headline" id="References">References</span></h2>
<div class="references-small">
<ol class="references">
<li id="cite_note-0"><b><a href="#cite_ref-0">^</a></b> <span class="citation web"><a href="http://www.micron.com/products/dram/sdram/partlist" class="external text" rel="nofollow">"SDRAM Part Catalog"</a><span class="printonly">. <a href="http://www.micron.com/products/dram/sdram/partlist" class="external free" rel="nofollow">http://www.micron.com/products/dram/sdram/partlist</a></span>.</span><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.btitle=SDRAM+Part+Catalog&amp;rft.atitle=&amp;rft_id=http%3A%2F%2Fwww.micron.com%2Fproducts%2Fdram%2Fsdram%2Fpartlist&amp;rfr_id=info:sid/en.wikipedia.org:Synchronous_dynamic_random_access_memory"><span style="display: none;">&nbsp;</span></span> 070928 micron.com</li>
<li id="cite_note-1"><b><a href="#cite_ref-1">^</a></b> <a href="http://www.memorysuppliers.com/sam25pc26ecc.html" class="external autonumber" rel="nofollow">[1]</a></li>
<li id="cite_note-2"><b><a href="#cite_ref-2">^</a></b> <span class="citation web"><a href="http://www.simmtester.com/page/news/showpubnews.asp?num=145" class="external text" rel="nofollow">"What is DDR memory?"</a><span class="printonly">. <a href="http://www.simmtester.com/page/news/showpubnews.asp?num=145" class="external free" rel="nofollow">http://www.simmtester.com/page/news/showpubnews.asp?num=145</a></span>.</span><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.btitle=What+is+DDR+memory%3F&amp;rft.atitle=&amp;rft_id=http%3A%2F%2Fwww.simmtester.com%2Fpage%2Fnews%2Fshowpubnews.asp%3Fnum%3D145&amp;rfr_id=info:sid/en.wikipedia.org:Synchronous_dynamic_random_access_memory"><span style="display: none;">&nbsp;</span></span></li>
<li id="cite_note-3"><b><a href="#cite_ref-3">^</a></b> <span class="citation web">Thomas Soderstrom (June 5, 2007). <a href="http://www.tomshardware.com/2007/06/05/pipe_dreams_six_p35-ddr3_motherboards_compared/" class="external text" rel="nofollow">"Pipe Dreams: Six P35-DDR3 Motherboards Compared"</a>. Tom's Hardware<span class="printonly">. <a href="http://www.tomshardware.com/2007/06/05/pipe_dreams_six_p35-ddr3_motherboards_compared/" class="external free" rel="nofollow">http://www.tomshardware.com/2007/06/05/pipe_dreams_six_p35-ddr3_motherboards_compared/</a></span>.</span><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.btitle=Pipe+Dreams%3A+Six+P35-DDR3+Motherboards+Compared&amp;rft.atitle=&amp;rft.aulast=Thomas+Soderstrom&amp;rft.au=Thomas+Soderstrom&amp;rft.date=June+5%2C+2007&amp;rft.pub=Tom%27s+Hardware&amp;rft_id=http%3A%2F%2Fwww.tomshardware.com%2F2007%2F06%2F05%2Fpipe_dreams_six_p35-ddr3_motherboards_compared%2F&amp;rfr_id=info:sid/en.wikipedia.org:Synchronous_dynamic_random_access_memory"><span style="display: none;">&nbsp;</span></span></li>
<li id="cite_note-4"><b><a href="#cite_ref-4">^</a></b> <span class="citation web"><a href="http://news.softpedia.com/news/AMD-to-Adopt-DDR3-in-Three-Years-13486.shtml" class="external text" rel="nofollow">"AMD to Adopt DDR3 in Three Years"</a><span class="printonly">. <a href="http://news.softpedia.com/news/AMD-to-Adopt-DDR3-in-Three-Years-13486.shtml" class="external free" rel="nofollow">http://news.softpedia.com/news/AMD-to-Adopt-DDR3-in-Three-Years-13486.shtml</a></span>.</span><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.btitle=AMD+to+Adopt+DDR3+in+Three+Years&amp;rft.atitle=&amp;rft_id=http%3A%2F%2Fnews.softpedia.com%2Fnews%2FAMD-to-Adopt-DDR3-in-Three-Years-13486.shtml&amp;rfr_id=info:sid/en.wikipedia.org:Synchronous_dynamic_random_access_memory"><span style="display: none;">&nbsp;</span></span></li>
<li id="cite_note-5"><b><a href="#cite_ref-5">^</a></b> <span class="citation web">Wesly Fink (July 20, 2007). <a href="http://www.anandtech.com/printarticle.aspx?i=3045" class="external text" rel="nofollow">"Super Talent &amp; TEAM: DDR3-1600 Is Here!"</a>. Anandtech<span class="printonly">. <a href="http://www.anandtech.com/printarticle.aspx?i=3045" class="external free" rel="nofollow">http://www.anandtech.com/printarticle.aspx?i=3045</a></span>.</span><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.btitle=Super+Talent+%26+TEAM%3A+DDR3-1600+Is+Here%21&amp;rft.atitle=&amp;rft.aulast=Wesly+Fink&amp;rft.au=Wesly+Fink&amp;rft.date=July+20%2C+2007&amp;rft.pub=Anandtech&amp;rft_id=http%3A%2F%2Fwww.anandtech.com%2Fprintarticle.aspx%3Fi%3D3045&amp;rfr_id=info:sid/en.wikipedia.org:Synchronous_dynamic_random_access_memory"><span style="display: none;">&nbsp;</span></span></li>
<li id="cite_note-6"><b><a href="#cite_ref-6">^</a></b> <span class="citation web">Thomas Jørgen Jacobsen (28 July 2009). <a href="http://www.brightsideofnews.com/news/2009/7/28/a-data-launches-ddr3-2200-with-2oz-pcb.aspx" class="external text" rel="nofollow">"A-Data launches DDR3-2200 with 2oz. copper PCB"</a><span class="printonly">. <a href="http://www.brightsideofnews.com/news/2009/7/28/a-data-launches-ddr3-2200-with-2oz-pcb.aspx" class="external free" rel="nofollow">http://www.brightsideofnews.com/news/2009/7/28/a-data-launches-ddr3-2200-with-2oz-pcb.aspx</a></span>.</span><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.btitle=A-Data+launches+DDR3-2200+with+2oz.+copper+PCB&amp;rft.atitle=&amp;rft.aulast=Thomas+J%C3%B8rgen+Jacobsen&amp;rft.au=Thomas+J%C3%B8rgen+Jacobsen&amp;rft.date=28+July+2009&amp;rft_id=http%3A%2F%2Fwww.brightsideofnews.com%2Fnews%2F2009%2F7%2F28%2Fa-data-launches-ddr3-2200-with-2oz-pcb.aspx&amp;rfr_id=info:sid/en.wikipedia.org:Synchronous_dynamic_random_access_memory"><span style="display: none;">&nbsp;</span></span></li>
<li id="cite_note-7"><b><a href="#cite_ref-7">^</a></b> <a href="http://intel.wingateweb.com/US08/published/sessions/MASS006/SF08_MASS006_100s.pdf" class="external text" rel="nofollow">DDR4 PDF page 23</a></li>
<li id="cite_note-8"><b><a href="#cite_ref-8">^</a></b> <a href="http://www.pcpro.co.uk/news/220257/idf-ddr3-wont-catch-up-with-ddr2-during-2009.html" class="external text" rel="nofollow">Looking forward to DDR4</a></li>
<li id="cite_note-9"><b><a href="#cite_ref-9">^</a></b> <a href="http://www.heise-online.co.uk/news/IDF-DDR4-the-successor-to-DDR3-memory--/111367" class="external text" rel="nofollow">DDR3 successor</a></li>
<li id="cite_note-10"><b><a href="#cite_ref-10">^</a></b> <span class="citation web"><a href="http://www.interfacebus.com/Memory_Module_DDR4_DIMM.html" class="external text" rel="nofollow">"DDR4 DIMM"</a>. Interfacebus.com. December 16, 2008<span class="printonly">. <a href="http://www.interfacebus.com/Memory_Module_DDR4_DIMM.html" class="external free" rel="nofollow">http://www.interfacebus.com/Memory_Module_DDR4_DIMM.html</a></span><span class="reference-accessdate">. Retrieved 2009-06-16</span>.</span><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.btitle=DDR4+DIMM&amp;rft.atitle=&amp;rft.date=December+16%2C+2008&amp;rft.pub=Interfacebus.com&amp;rft_id=http%3A%2F%2Fwww.interfacebus.com%2FMemory_Module_DDR4_DIMM.html&amp;rfr_id=info:sid/en.wikipedia.org:Synchronous_dynamic_random_access_memory"><span style="display: none;">&nbsp;</span></span></li>
<li id="cite_note-11"><b><a href="#cite_ref-11">^</a></b> <span class="citation news"><a href="http://www.hardware-infos.com/news.php?news=2332" class="external text" rel="nofollow">"IDF: DDR4 memory targeted for 2012"</a> (in German). hardware-infos.com<span class="printonly">. <a href="http://www.hardware-infos.com/news.php?news=2332" class="external free" rel="nofollow">http://www.hardware-infos.com/news.php?news=2332</a></span><span class="reference-accessdate">. Retrieved 2009-06-16</span>.</span><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.btitle=IDF%3A+DDR4+memory+targeted+for+2012&amp;rft.atitle=&amp;rft.pub=hardware-infos.com&amp;rft_id=http%3A%2F%2Fwww.hardware-infos.com%2Fnews.php%3Fnews%3D2332&amp;rfr_id=info:sid/en.wikipedia.org:Synchronous_dynamic_random_access_memory"><span style="display: none;">&nbsp;</span></span> <i><a href="http://translate.google.com/translate?hl=en&amp;sl=de&amp;u=http://www.hardware-infos.com/news.php%3Fnews%3D2332&amp;ei=bi44Sv_wBouZjAfVzYyjDQ&amp;sa=X&amp;oi=translate&amp;resnum=1&amp;ct=result&amp;prev=/search%3Fq%3Dhttp://www.hardware-infos.com/news.php%253Fnews%253D2332%26hl%3Den%26safe%3Doff%26num%3D100" class="external text" rel="nofollow">English translation</a></i></li>
<li id="cite_note-12"><b><a href="#cite_ref-12">^</a></b> <span class="citation news">Gruener, Wolfgang (February 4, 2009). <a href="http://www.tgdaily.com/content/view/41316/139/" class="external text" rel="nofollow">"Samsung hints to DDR4 with first validated 40 nm DRAM"</a>. tgdaily.com<span class="printonly">. <a href="http://www.tgdaily.com/content/view/41316/139/" class="external free" rel="nofollow">http://www.tgdaily.com/content/view/41316/139/</a></span><span class="reference-accessdate">. Retrieved 2009-06-16</span>.</span><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.btitle=Samsung+hints+to+DDR4+with+first+validated+40+nm+DRAM&amp;rft.atitle=&amp;rft.aulast=Gruener&amp;rft.aufirst=Wolfgang&amp;rft.au=Gruener%2C%26%2332%3BWolfgang&amp;rft.date=February+4%2C+2009&amp;rft.pub=tgdaily.com&amp;rft_id=http%3A%2F%2Fwww.tgdaily.com%2Fcontent%2Fview%2F41316%2F139%2F&amp;rfr_id=info:sid/en.wikipedia.org:Synchronous_dynamic_random_access_memory"><span style="display: none;">&nbsp;</span></span></li>
<li id="cite_note-13"><b><a href="#cite_ref-13">^</a></b> <span class="citation web">Jansen, Ng (January 20, 2009). <a href="http://www.dailytech.com/DDR3+Will+be+Cheaper+Faster+in+2009/article13977.htm" class="external text" rel="nofollow">"DDR3 Will be Cheaper, Faster in 2009"</a>. dailytech.com<span class="printonly">. <a href="http://www.dailytech.com/DDR3+Will+be+Cheaper+Faster+in+2009/article13977.htm" class="external free" rel="nofollow">http://www.dailytech.com/DDR3+Will+be+Cheaper+Faster+in+2009/article13977.htm</a></span><span class="reference-accessdate">. Retrieved 2009-06-17</span>.</span><span class="Z3988" title="ctx_ver=Z39.88-2004&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook&amp;rft.genre=bookitem&amp;rft.btitle=DDR3+Will+be+Cheaper%2C+Faster+in+2009&amp;rft.atitle=&amp;rft.aulast=Jansen&amp;rft.aufirst=Ng&amp;rft.au=Jansen%2C%26%2332%3BNg&amp;rft.date=January+20%2C+2009&amp;rft.pub=dailytech.com&amp;rft_id=http%3A%2F%2Fwww.dailytech.com%2FDDR3%2BWill%2Bbe%2BCheaper%2BFaster%2Bin%2B2009%2Farticle13977.htm&amp;rfr_id=info:sid/en.wikipedia.org:Synchronous_dynamic_random_access_memory"><span style="display: none;">&nbsp;</span></span></li>
</ol>
</div>
<table class="navbox" style="" cellspacing="0">
<tbody><tr>
<td style="padding: 2px;">
<table id="collapsibleTable0" class="nowraplinks collapsible autocollapse" style="background: transparent none repeat scroll 0% 0%; width: 100%; -moz-background-clip: border; -moz-background-origin: padding; -moz-background-inline-policy: continuous; color: inherit;" cellspacing="0">
<tbody><tr>
<th style="" colspan="2" class="navbox-title"><span class="collapseButton">[<a href="javascript:collapseTable(0);" id="collapseButton0">hide</a>]</span>
<div style="float: left; width: 6em; text-align: left;">
<div class="noprint plainlinks navbar" style="border: medium none ; padding: 0pt; background: transparent none repeat scroll 0% 0%; -moz-background-clip: border; -moz-background-origin: padding; -moz-background-inline-policy: continuous; font-weight: normal; font-size: xx-small;"><a href="http://en.wikipedia.org/wiki/Template:DRAM" title="Template:DRAM"><span title="View this template" style="border: medium none ;">v</span></a>&nbsp;<span style="font-size: 80%;">•</span>&nbsp;<a href="http://en.wikipedia.org/w/index.php?title=Template_talk:DRAM&amp;action=edit&amp;redlink=1" class="new" title="Template talk:DRAM (page does not exist)"><span title="Discuss this template" style="border: medium none ;">d</span></a>&nbsp;<span style="font-size: 80%;">•</span>&nbsp;<a href="http://en.wikipedia.org/w/index.php?title=Template:DRAM&amp;action=edit" class="external text" rel="nofollow"><span title="Edit this template" style="border: medium none ;">e</span></a></div>
</div>
<span class="" style="font-size: 110%;">Types of <a href="http://en.wikipedia.org/wiki/Dynamic_random_access_memory" title="Dynamic random access memory">DRAM</a></span></th>
</tr>
<tr style="height: 2px;">
<td></td>
</tr>
<tr>
<td class="navbox-group" style="">Asynchronous</td>
<td style="padding: 0px; text-align: left; border-left-width: 2px; border-left-style: solid; width: 100%;" class="navbox-list navbox-odd">
<div style="padding: 0em 0.25em;"><a href="http://en.wikipedia.org/wiki/FPM_RAM" title="FPM RAM" class="mw-redirect">FPM RAM</a> <span style="font-weight: bold;">&nbsp;·</span>  <a href="http://en.wikipedia.org/wiki/EDO_RAM" title="EDO RAM" class="mw-redirect">EDO RAM</a></div>
</td>
</tr>
<tr style="height: 2px;">
<td></td>
</tr>
<tr>
<td class="navbox-group" style="">Synchronous</td>
<td style="padding: 0px; text-align: left; border-left-width: 2px; border-left-style: solid; width: 100%;" class="navbox-list navbox-even">
<div style="padding: 0em 0.25em;"><a href="http://en.wikipedia.org/wiki/SDRAM" title="SDRAM" class="mw-redirect">SDRAM</a> <span style="font-weight: bold;">&nbsp;·</span>  <a href="http://en.wikipedia.org/wiki/DDR_SDRAM" title="DDR SDRAM">DDR SDRAM</a> <span style="font-weight: bold;">&nbsp;·</span>  <a href="http://en.wikipedia.org/wiki/Mobile_DDR" title="Mobile DDR">Mobile DDR</a> <span style="font-weight: bold;">&nbsp;·</span>  <a href="http://en.wikipedia.org/wiki/DDR2_SDRAM" title="DDR2 SDRAM">DDR2 SDRAM</a> <span style="font-weight: bold;">&nbsp;·</span>  <a href="http://en.wikipedia.org/wiki/DDR3_SDRAM" title="DDR3 SDRAM">DDR3 SDRAM</a></div>
</td>
</tr>
<tr style="height: 2px;">
<td></td>
</tr>
<tr>
<td class="navbox-group" style="">Graphics</td>
<td style="padding: 0px; text-align: left; border-left-width: 2px; border-left-style: solid; width: 100%;" class="navbox-list navbox-odd">
<div style="padding: 0em 0.25em;"><a href="http://en.wikipedia.org/wiki/VRAM" title="VRAM">VRAM</a> <span style="font-weight: bold;">&nbsp;·</span>  <a href="http://en.wikipedia.org/wiki/DDR2_SDRAM" title="DDR2 SDRAM">DDR2</a> <span style="font-weight: bold;">&nbsp;·</span>  <a href="http://en.wikipedia.org/wiki/GDDR3" title="GDDR3">GDDR3</a> <span style="font-weight: bold;">&nbsp;·</span>  <a href="http://en.wikipedia.org/wiki/GDDR4" title="GDDR4">GDDR4</a> <span style="font-weight: bold;">&nbsp;·</span>  <a href="http://en.wikipedia.org/wiki/GDDR5" title="GDDR5">GDDR5</a></div>
</td>
</tr>
<tr style="height: 2px;">
<td></td>
</tr>
<tr>
<td class="navbox-group" style=""><a href="http://en.wikipedia.org/wiki/Rambus" title="Rambus">Rambus</a></td>
<td style="padding: 0px; text-align: left; border-left-width: 2px; border-left-style: solid; width: 100%;" class="navbox-list navbox-even">
<div style="padding: 0em 0.25em;"><a href="http://en.wikipedia.org/wiki/RDRAM" title="RDRAM">RDRAM</a> <span style="font-weight: bold;">&nbsp;·</span>  <a href="http://en.wikipedia.org/wiki/XDR_DRAM" title="XDR DRAM">XDR DRAM</a> <span style="font-weight: bold;">&nbsp;·</span>  <a href="http://en.wikipedia.org/wiki/XDR2_DRAM" title="XDR2 DRAM">XDR2 DRAM</a></div>
</td>
</tr>
</tbody></table>
</td>
</tr>
</tbody></table>


<!-- 
NewPP limit report
Preprocessor node count: 5397/1000000
Post-expand include size: 43404/2048000 bytes
Template argument size: 13408/2048000 bytes
Expensive parser function count: 1/500
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:93807-0!1!0!default!!en!4 and timestamp 20100605194430 -->
<div class="printfooter">
Retrieved from "<a href="http://en.wikipedia.org/wiki/Synchronous_dynamic_random_access_memory">http://en.wikipedia.org/wiki/Synchronous_dynamic_random_access_memory</a>"</div>
				<!-- /bodytext -->
								<!-- catlinks -->
				<div id="catlinks" class="catlinks"><div id="mw-normal-catlinks"><a href="http://en.wikipedia.org/wiki/Special:Categories" title="Special:Categories">Categories</a>: <span dir="ltr"><a href="http://en.wikipedia.org/wiki/Category:SDRAM" title="Category:SDRAM">SDRAM</a></span></div><div id="mw-hidden-catlinks" class="mw-hidden-cats-hidden">Hidden categories: <span dir="ltr"><a href="http://en.wikipedia.org/wiki/Category:Articles_containing_potentially_dated_statements_from_2007" title="Category:Articles containing potentially dated statements from 2007">Articles containing potentially dated statements from 2007</a></span> | <span dir="ltr"><a href="http://en.wikipedia.org/wiki/Category:All_articles_containing_potentially_dated_statements" title="Category:All articles containing potentially dated statements">All articles containing potentially dated statements</a></span></div></div>				<!-- /catlinks -->
												<div class="visualClear"></div>
			</div>
			<!-- /bodyContent -->
		</div>
		<!-- /content -->
		<!-- header -->
		<div id="head" class="noprint">
			
<!-- 0 -->
<div id="p-personal" class="">
	<h5>Personal tools</h5>
	<ul>
					<li id="pt-prefswitch-link-anon"><a href="http://en.wikipedia.org/w/index.php?title=Special:UsabilityInitiativePrefSwitch&amp;from=Synchronous_dynamic_random_access_memory" title="Learn about new features" class="no-text-transform">New features</a></li>
					<li id="pt-login"><a href="http://en.wikipedia.org/w/index.php?title=Special:UserLogin&amp;returnto=Synchronous_dynamic_random_access_memory" title="You are encouraged to log in; however, it is not mandatory. [alt-shift-o]" accesskey="o">Log in / create account</a></li>
			</ul>
</div>

<!-- /0 -->
			<div id="left-navigation">
				
<!-- 0 -->
<div id="p-namespaces" class="vectorTabs">
	<h5>Namespaces</h5>
	<ul>
					<li id="ca-nstab-main" class="selected"><a href="http://en.wikipedia.org/wiki/Synchronous_dynamic_random_access_memory" title="View the content page [alt-shift-c]" accesskey="c"><span>Article</span></a></li>
					<li id="ca-talk"><a href="http://en.wikipedia.org/wiki/Talk:Synchronous_dynamic_random_access_memory" title="Discussion about the content page [alt-shift-t]" accesskey="t"><span>Discussion</span></a></li>
			</ul>
</div>

<!-- /0 -->

<!-- 1 -->
<div id="p-variants" class="vectorMenu emptyPortlet">
		<h5><span>Variants</span><a href="#"></a></h5>
	<div class="menu">
		<ul>
					</ul>
	</div>
</div>

<!-- /1 -->
			</div>
			<div id="right-navigation">
				
<!-- 0 -->
<div id="p-views" class="vectorTabs">
	<h5>Views</h5>
	<ul>
					<li id="ca-view" class="selected"><a href="http://en.wikipedia.org/wiki/Synchronous_dynamic_random_access_memory"><span>Read</span></a></li>
					<li id="ca-edit"><a href="http://en.wikipedia.org/w/index.php?title=Synchronous_dynamic_random_access_memory&amp;action=edit" title="You can edit this page. 
Please use the preview button before saving. [alt-shift-e]" accesskey="e"><span>Edit</span></a></li>
					<li id="ca-history" class="collapsible "><a href="http://en.wikipedia.org/w/index.php?title=Synchronous_dynamic_random_access_memory&amp;action=history" title="Past versions of this page [alt-shift-h]" accesskey="h"><span>View history</span></a></li>
			</ul>
</div>

<!-- /0 -->

<!-- 1 -->
<div id="p-cactions" class="vectorMenu emptyPortlet">
	<h5><span>Actions</span><a href="#"></a></h5>
	<div class="menu">
		<ul>
					</ul>
	</div>
</div>

<!-- /1 -->

<!-- 2 -->
<div id="p-search">
	<h5><label for="searchInput">Search</label></h5>
	<form action="/w/index.php" id="searchform">
		<input name="title" value="Special:Search" type="hidden">
				<div id="simpleSearch">
			<input autocomplete="off" tabindex="1" id="searchInput" name="search" title="Search Wikipedia [alt-shift-f]" accesskey="f" type="text">
			<button id="searchButton" type="submit" name="button" title="Search Wikipedia for this text">&nbsp;</button>
		<label style="padding: 0.25em; position: absolute; bottom: 0px; color: rgb(153, 153, 153); cursor: text; left: 0px;">Search</label></div>
			</form>
</div>

<!-- /2 -->
			</div>
		</div>
		<!-- /header -->
		<!-- panel -->
			<div id="panel" class="noprint collapsible-nav">
				<!-- logo -->
					<div id="p-logo"><a style="background-image: url(http://upload.wikimedia.org/wikipedia/commons/d/d6/Wikipedia-logo-v2-en.png);" href="http://en.wikipedia.org/wiki/Main_Page" title="Visit the main page"></a></div>
				<!-- /logo -->
				
<!-- navigation -->
<div class="portal expanded" id="p-navigation">
	<h5 tabindex="2">Navigation</h5>
	<div style="display: block;" class="body">
				<ul>
					<li id="n-mainpage-description"><a href="http://en.wikipedia.org/wiki/Main_Page" title="Visit the main page [alt-shift-z]" accesskey="z">Main page</a></li>
					<li id="n-contents"><a href="http://en.wikipedia.org/wiki/Portal:Contents" title="Guides to browsing Wikipedia">Contents</a></li>
					<li id="n-featuredcontent"><a href="http://en.wikipedia.org/wiki/Portal:Featured_content" title="Featured content — the best of Wikipedia">Featured content</a></li>
					<li id="n-currentevents"><a href="http://en.wikipedia.org/wiki/Portal:Current_events" title="Find background information on current events">Current events</a></li>
					<li id="n-randompage"><a href="http://en.wikipedia.org/wiki/Special:Random" title="Load a random article [alt-shift-x]" accesskey="x">Random article</a></li>
				</ul>
			</div>
</div>

<!-- /navigation -->

<!-- SEARCH -->

<!-- /SEARCH -->

<!-- interaction -->
<div class="portal expanded" id="p-interaction">
	<h5 tabindex="3">Interaction</h5>
	<div style="display: block;" class="body">
				<ul>
					<li id="n-aboutsite"><a href="http://en.wikipedia.org/wiki/Wikipedia:About" title="Find out about Wikipedia">About Wikipedia</a></li>
					<li id="n-portal"><a href="http://en.wikipedia.org/wiki/Wikipedia:Community_portal" title="About the project, what you can do, where to find things">Community portal</a></li>
					<li id="n-recentchanges"><a href="http://en.wikipedia.org/wiki/Special:RecentChanges" title="The list of recent changes in the wiki [alt-shift-r]" accesskey="r">Recent changes</a></li>
					<li id="n-contact"><a href="http://en.wikipedia.org/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia">Contact Wikipedia</a></li>
					<li id="n-sitesupport"><a href="http://wikimediafoundation.org/wiki/Support_Wikipedia/en" title="Support us">Donate to Wikipedia</a></li>
					<li id="n-help"><a href="http://en.wikipedia.org/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia">Help</a></li>
				</ul>
			</div>
</div>

<!-- /interaction -->

<!-- TOOLBOX -->
<div class="portal collapsed" id="p-tb">
	<h5 tabindex="4">Toolbox</h5>
	<div class="body">
		<ul>
					<li id="t-whatlinkshere"><a href="http://en.wikipedia.org/wiki/Special:WhatLinksHere/Synchronous_dynamic_random_access_memory" title="List of all English Wikipedia pages containing links to this page [alt-shift-j]" accesskey="j">What links here</a></li>
						<li id="t-recentchangeslinked"><a href="http://en.wikipedia.org/wiki/Special:RecentChangesLinked/Synchronous_dynamic_random_access_memory" title="Recent changes in pages linked from this page [alt-shift-k]" accesskey="k">Related changes</a></li>
																																					<li id="t-upload"><a href="http://en.wikipedia.org/wiki/Wikipedia:Upload" title="Upload files [alt-shift-u]" accesskey="u">Upload file</a></li>
											<li id="t-specialpages"><a href="http://en.wikipedia.org/wiki/Special:SpecialPages" title="List of all special pages [alt-shift-q]" accesskey="q">Special pages</a></li>
											<li id="t-permalink"><a href="http://en.wikipedia.org/w/index.php?title=Synchronous_dynamic_random_access_memory&amp;oldid=366109267" title="Permanent link to this revision of the page">Permanent link</a></li>
				<li id="t-cite"><a href="http://en.wikipedia.org/w/index.php?title=Special:Cite&amp;page=Synchronous_dynamic_random_access_memory&amp;id=366109267" title="Information on how to cite this page">Cite this page</a></li>		</ul>
	</div>
</div>

<!-- /TOOLBOX -->

<!-- coll-print_export -->
<div class="portal collapsed" id="p-coll-print_export">
	<h5 tabindex="5">Print/export</h5>
	<div class="body">
				<ul id="collectionPortletList"><li id="coll-create_a_book"><a href="http://en.wikipedia.org/w/index.php?title=Special:Book&amp;bookcmd=book_creator&amp;referer=Synchronous+dynamic+random+access+memory" title="Create a book or page collection" rel="nofollow">Create a book</a></li><li id="coll-download-as-rl"><a href="http://en.wikipedia.org/w/index.php?title=Special:Book&amp;bookcmd=render_article&amp;arttitle=Synchronous+dynamic+random+access+memory&amp;oldid=366109267&amp;writer=rl" title="Download a PDF version of this wiki page" rel="nofollow">Download as PDF</a></li><li id="t-print"><a href="http://en.wikipedia.org/w/index.php?title=Synchronous_dynamic_random_access_memory&amp;printable=yes" title="Printable version of this page [alt-shift-p]" accesskey="p">Printable version</a></li></ul>			</div>
</div>

<!-- /coll-print_export -->

<!-- LANGUAGES -->
<div class="portal expanded" id="p-lang">
	<h5 tabindex="6">Languages</h5>
	<div style="display: block;" class="body">
		<ul>
					<li class="interwiki-ar"><a href="http://ar.wikipedia.org/wiki/%D8%A5%D8%B3_%D8%AF%D9%8A_%D8%B1%D8%A7%D9%85">العربية</a></li>
					<li class="interwiki-ca"><a href="http://ca.wikipedia.org/wiki/SDRAM">Català</a></li>
					<li class="interwiki-cs"><a href="http://cs.wikipedia.org/wiki/SDR_SDRAM">Česky</a></li>
					<li class="interwiki-de"><a href="http://de.wikipedia.org/wiki/Synchronous_Dynamic_Random_Access_Memory">Deutsch</a></li>
					<li class="interwiki-et"><a href="http://et.wikipedia.org/wiki/SDRAM">Eesti</a></li>
					<li class="interwiki-es"><a href="http://es.wikipedia.org/wiki/SDRAM">Español</a></li>
					<li class="interwiki-eu"><a href="http://eu.wikipedia.org/wiki/SDRAM">Euskara</a></li>
					<li class="interwiki-ko"><a href="http://ko.wikipedia.org/wiki/SDR_SDRAM">한국어</a></li>
					<li class="interwiki-id"><a href="http://id.wikipedia.org/wiki/SDRAM">Bahasa Indonesia</a></li>
					<li class="interwiki-it"><a href="http://it.wikipedia.org/wiki/SDRAM">Italiano</a></li>
					<li class="interwiki-he"><a href="http://he.wikipedia.org/wiki/SDRAM">עברית</a></li>
					<li class="interwiki-nl"><a href="http://nl.wikipedia.org/wiki/SDRAM">Nederlands</a></li>
					<li class="interwiki-pl"><a href="http://pl.wikipedia.org/wiki/SDRAM">Polski</a></li>
					<li class="interwiki-pt"><a href="http://pt.wikipedia.org/wiki/SDR_SDRAM">Português</a></li>
					<li class="interwiki-ru"><a href="http://ru.wikipedia.org/wiki/SDRAM">Русский</a></li>
					<li class="interwiki-sk"><a href="http://sk.wikipedia.org/wiki/SDRAM">Slovenčina</a></li>
					<li class="interwiki-fi"><a href="http://fi.wikipedia.org/wiki/DRAM#SDRAM">Suomi</a></li>
					<li class="interwiki-sv"><a href="http://sv.wikipedia.org/wiki/SDRAM">Svenska</a></li>
					<li class="interwiki-tr"><a href="http://tr.wikipedia.org/wiki/SDRAM">Türkçe</a></li>
					<li class="interwiki-uk"><a href="http://uk.wikipedia.org/wiki/SDRAM">Українська</a></li>
					<li class="interwiki-zh"><a href="http://zh.wikipedia.org/wiki/SDRAM">中文</a></li>
				</ul>
	</div>
</div>

<!-- /LANGUAGES -->
			</div>
		<!-- /panel -->
		<!-- footer -->
		<div id="footer">
											<ul id="footer-info">
																	<li id="footer-info-lastmod"> This page was last modified on 5 June 2010 at 00:17.<br></li>
																							<li id="footer-info-copyright">Text is available under the <a rel="license" href="http://en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License">Creative Commons Attribution-ShareAlike License</a><a rel="license" href="http://creativecommons.org/licenses/by-sa/3.0/" style="display: none;"></a>;
additional terms may apply.
See <a href="http://wikimediafoundation.org/wiki/Terms_of_Use">Terms of Use</a> for details.<br>
Wikipedia® is a registered trademark of the <a href="http://www.wikimediafoundation.org/">Wikimedia Foundation, Inc.</a>, a non-profit organization.<br></li><li class="noprint"><a class="internal" href="http://en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact us</a></li>
															</ul>
															<ul id="footer-places">
																	<li id="footer-places-privacy"><a href="http://wikimediafoundation.org/wiki/Privacy_policy" title="wikimedia:Privacy policy">Privacy policy</a></li>
																							<li id="footer-places-about"><a href="http://en.wikipedia.org/wiki/Wikipedia:About" title="Wikipedia:About">About Wikipedia</a></li>
																							<li id="footer-places-disclaimer"><a href="http://en.wikipedia.org/wiki/Wikipedia:General_disclaimer" title="Wikipedia:General disclaimer">Disclaimers</a></li>
															</ul>
										<ul id="footer-icons" class="noprint">
								<li id="footer-icon-poweredby"><a href="http://www.mediawiki.org/"><img src="Synchronous_dynamic_random_access_memory_files/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" width="88" height="31"></a></li>
												<li id="footer-icon-copyright"><a href="http://wikimediafoundation.org/"><img src="Synchronous_dynamic_random_access_memory_files/wikimedia-button.png" alt="Wikimedia Foundation" width="88" height="31"></a></li>
							</ul>
			<div style="clear: both;"></div>
		</div>
		<!-- /footer -->
		<!-- fixalpha -->
		<script type="text/javascript"> if ( window.isMSIE55 ) fixalpha(); </script>
		<!-- /fixalpha -->
		
<script type="text/javascript">if (window.runOnloadHook) runOnloadHook();</script>
		<!-- Served by srv195 in 0.049 secs. -->			<div class="suggestions" style="top: 71px; width: 186px; display: none; left: auto; right: 35.9333px;"><div class="suggestions-results"></div><div class="suggestions-special"></div></div></body></html>