#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
# IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
# Start of session at: Mon Apr 10 08:56:08 2017
# Process ID: 1456
# Current directory: D:/vivado_project/miz701n/7010/2016_4/PS_EMIO_ETH_RGMII/Miz_sys
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3556 D:\vivado_project\miz701n\7010\2016_4\PS_EMIO_ETH_RGMII\Miz_sys\Miz_sys.xpr
# Log file: D:/vivado_project/miz701n/7010/2016_4/PS_EMIO_ETH_RGMII/Miz_sys/vivado.log
# Journal file: D:/vivado_project/miz701n/7010/2016_4/PS_EMIO_ETH_RGMII/Miz_sys\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/vivado_project/miz701n/7010/2016_4/PS_EMIO_ETH_RGMII/Miz_sys/Miz_sys.xpr
open_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
show_objects -name find_1 [get_cells -hierarchical -filter { PRIMITIVE_TYPE =~ CLK.*.* } ]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
set_property target_constrs_file D:/vivado_project/miz701n/7010/2016_4/PS_EMIO_ETH_RGMII/Miz_sys/Miz_sys.srcs/constrs_1/new/system.xdc [current_fileset -constrset]
remove_files  -fileset constrs_1 D:/vivado_project/miz701n/7010/2016_4/PS_EMIO_ETH_RGMII/Miz_sys/Miz_sys.srcs/constrs_1/new/system.xdc
add_files -fileset constrs_1 -norecurse D:/vivado_project/miz701n/7010/2016_4/PS_EMIO_ETH_RGMII/Miz_sys/Miz_sys.srcs/constrs_1/new/miz701n.xdc
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
refresh_design
set_property target_constrs_file D:/vivado_project/miz701n/7010/2016_4/PS_EMIO_ETH_RGMII/Miz_sys/Miz_sys.srcs/constrs_1/new/miz701n.xdc [current_fileset -constrset]
report_timing -from [get_ports [list rgmii_rx_ctl {rgmii_rd[0]} {rgmii_rd[1]} {rgmii_rd[2]} {rgmii_rd[3]}]] -delay_type min_max -max_paths 10 -sort_by group -input_pins -name set_input_delay_17
report_timing -to [get_ports [list rgmii_tx_ctl {rgmii_td[0]} {rgmii_td[1]} {rgmii_td[2]} {rgmii_td[3]}]] -delay_type min_max -max_paths 10 -sort_by group -input_pins -name set_output_delay_32
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
refresh_design
report_timing -from [get_ports {{rgmii_rd[*]} rgmii_rx_ctl}] -delay_type min_max -max_paths 10 -sort_by group -input_pins -name set_input_delay_16
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
report_timing -from [get_ports {{rgmii_rd[*]} rgmii_rx_ctl}] -delay_type min_max -max_paths 10 -sort_by group -input_pins -name set_input_delay_14
close_design
open_run impl_1
open_run synth_1 -name synth_1
report_timing -from [get_ports {{rgmii_rd[*]} rgmii_rx_ctl}] -delay_type min_max -max_paths 10 -sort_by group -input_pins -name set_input_delay_13
report_timing -from [get_ports {{rgmii_rd[*]} rgmii_rx_ctl}] -delay_type min_max -max_paths 10 -sort_by group -input_pins -name set_input_delay_15
report_timing -to [get_ports [list rgmii_tx_ctl {rgmii_td[0]} {rgmii_td[1]} {rgmii_td[2]} {rgmii_td[3]}]] -delay_type min_max -max_paths 10 -sort_by group -input_pins -name set_output_delay_33
report_timing -from [get_ports [list rgmii_rx_ctl {rgmii_rd[0]} {rgmii_rd[1]} {rgmii_rd[2]} {rgmii_rd[3]}]] -delay_type min_max -max_paths 10 -sort_by group -input_pins -name set_input_delay_18
report_timing -to [get_ports [list rgmii_tx_ctl {rgmii_td[0]} {rgmii_td[1]} {rgmii_td[2]} {rgmii_td[3]}]] -delay_type min_max -max_paths 10 -sort_by group -input_pins -name set_output_delay_33
report_timing -from [get_ports [list rgmii_rx_ctl {rgmii_rd[0]} {rgmii_rd[1]} {rgmii_rd[2]} {rgmii_rd[3]}]] -delay_type min_max -max_paths 10 -sort_by group -input_pins -name set_input_delay_18(1)
report_timing -to [get_ports [list rgmii_tx_ctl {rgmii_td[0]} {rgmii_td[1]} {rgmii_td[2]} {rgmii_td[3]}]] -delay_type min_max -max_paths 10 -sort_by group -input_pins -name set_output_delay_33
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
refresh_design
report_timing -to [get_ports {rgmii_tx_ctl {rgmii_td[*]}}] -delay_type min_max -max_paths 10 -sort_by group -input_pins -name set_output_delay_18
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
refresh_design
report_timing -from [get_ports {{rgmii_rd[*]} rgmii_rx_ctl}] -delay_type min_max -max_paths 10 -sort_by group -input_pins -name set_input_delay_14
set_property PROCESSING_ORDER EARLY [get_files d:/vivado_project/miz701n/7010/2016_4/PS_EMIO_ETH_RGMII/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_gmii_to_rgmii_0_0/synth/system_gmii_to_rgmii_0_0_clocks.xdc]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
refresh_design
report_timing -from [get_ports {{rgmii_rd[*]} rgmii_rx_ctl}] -delay_type min_max -max_paths 10 -sort_by group -input_pins -name set_input_delay_29
set_property PROCESSING_ORDER LATE [get_files d:/vivado_project/miz701n/7010/2016_4/PS_EMIO_ETH_RGMII/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_gmii_to_rgmii_0_0/synth/system_gmii_to_rgmii_0_0_clocks.xdc]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
refresh_design
report_timing -from [get_ports {{rgmii_rd[*]} rgmii_rx_ctl}] -delay_type min_max -max_paths 10 -sort_by group -input_pins -name set_input_delay_14
set_property USED_IN_IMPLEMENTATION 0 [get_files d:/vivado_project/miz701n/7010/2016_4/PS_EMIO_ETH_RGMII/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_gmii_to_rgmii_0_0/synth/system_gmii_to_rgmii_0_0_clocks.xdc]
set_property USED_IN_SYNTHESIS 0 [get_files d:/vivado_project/miz701n/7010/2016_4/PS_EMIO_ETH_RGMII/Miz_sys/Miz_sys.srcs/sources_1/bd/system/ip/system_gmii_to_rgmii_0_0/synth/system_gmii_to_rgmii_0_0_clocks.xdc]
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
refresh_design
report_timing -from [get_ports {{rgmii_rd[*]} rgmii_rx_ctl}] -delay_type min_max -max_paths 10 -sort_by group -input_pins -name set_input_delay_15
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
current_design impl_1
refresh_design
reset_run synth_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
refresh_design
remove_files  -fileset constrs_1 D:/vivado_project/miz701n/7010/2016_4/PS_EMIO_ETH_RGMII/Miz_sys/Miz_sys.srcs/constrs_1/new/miz701n.xdc
add_files -fileset constrs_1 -norecurse D:/vivado_project/miz701n/7010/2016_4/PS_EMIO_ETH_RGMII/Miz_sys/Miz_sys.srcs/constrs_1/new/system.xdc
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_bd_design {D:/vivado_project/miz701n/7010/2016_4/PS_EMIO_ETH_RGMII/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
refresh_design
file copy -force D:/vivado_project/miz701n/7010/2016_4/PS_EMIO_ETH_RGMII/Miz_sys/Miz_sys.runs/impl_1/system_wrapper.sysdef D:/vivado_project/miz701n/7010/2016_4/PS_EMIO_ETH_RGMII/Miz_sys/Miz_sys.sdk/system_wrapper.hdf

open_bd_design {D:/vivado_project/miz701n/7010/2016_4/PS_EMIO_ETH_RGMII/Miz_sys/Miz_sys.srcs/sources_1/bd/system/system.bd}
startgroup
set_property -dict [list CONFIG.SupportLevel {Include_Shared_Logic_in_Example_Design}] [get_bd_cells gmii_to_rgmii_0]
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK0]
endgroup
regenerate_bd_layout
undo
undo
