{"Source Block": ["verilog-ethernet/rtl/eth_mac_10g_rx.v@252:262@HdlIdDef", "        detect_error[i] = xgmii_rxc_d0[i] && (xgmii_rxd_d0[i*8 +: 8] == 8'hfe);\n    end\nend\n\n// mask errors to within packet\nreg [7:0] detect_error_masked;\n\nalways @* begin\n    case (detect_term)\n    8'b00000000: begin\n        detect_error_masked = detect_error;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [], "Add": [[257, "reg [7:0] control_masked;\n"]]}}