<module name="VPE_TOP_LEVEL" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="VPE_CLKC_PID" acronym="VPE_CLKC_PID" offset="0x0" width="32" description="">
    <bitfield id="PID" width="32" begin="31" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="VPE_SYSCONFIG" acronym="VPE_SYSCONFIG" offset="0x10" width="32" description="">
    <bitfield id="RESERVED" width="26" begin="31" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="STANDBYMODE" width="2" begin="5" end="4" resetval="0x2" description="Configuration of the local initiator state management mode. By definition, initiator may generate read/write transaction as long as it is out of STANDBY state 0x0: Force-standby mode: local initiator is unconditionally placed in standby state. Backup mode, for debug only 0x1: No-standby mode: local initiator is unconditionally placed out of standby state. Backup mode, for debug only 0x2: Same behavior as bit-field value of 0x1. 0x3: Reserved" range="" rwaccess="RW"/>
    <bitfield id="IDLEMODE" width="2" begin="3" end="2" resetval="0x2" description="Configuration of the local target state management mode. By definition, target can handle read/write transaction as long as it is out of IDLE state 0x0: Force-idle mode: local target's idle state follows (acknowledges) the system's idle requests unconditionally, i.e. regardless of the IP module's internal requirements. Backup mode, for debug only 0x1: No-idle mode: local target never enters idle state. Backup mode, for debug only 0x2: Smart-idle mode: local target's idle state eventually follows (acknowledges) the system's idle requests, depending on the IP module's internal requirements. IP module shall not generate (IRQ- or DMA-request-related) wakeup events 0x3: Smart-idle wakeup-capable mode: local target's idle state eventually follows (acknowledges) the system's idle requests, depending on the IP module's internal requirements. IP module may generate (IRQ- or DMA-request-related) wakeup events when in idle state. Mode is only relevant if the appropriate IP module 'swakeup' output(s) is (are) implemented" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="2" begin="1" end="0" resetval="0x0" description="" range="" rwaccess="R"/>
  </register>
  <register id="VPE_INTC_INTR0_STATUS_RAW0" acronym="VPE_INTC_INTR0_STATUS_RAW0" offset="0x20" width="32" description="">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DEI_FMD_INT_RAW" width="1" begin="18" end="18" resetval="0x0" description="DEI Film Mode Interrupt Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_DESCRIPTOR_RAW" width="1" begin="16" end="16" resetval="0x0" description="VPDMA INT0 Descriptor Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST7_NOTIFY_RAW" width="1" begin="15" end="15" resetval="0x0" description="VPDMA INT0 List7 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST7_COMPLETE_RAW" width="1" begin="14" end="14" resetval="0x0" description="VPDMA INT0 List7 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST6_NOTIFY_RAW" width="1" begin="13" end="13" resetval="0x0" description="VPDMA INT0 List6 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST6_COMPLETE_RAW" width="1" begin="12" end="12" resetval="0x0" description="VPDMA INT0 List6 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST5_NOTIFY_RAW" width="1" begin="11" end="11" resetval="0x0" description="VPDMA INT0 List5 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST5_COMPLETE_RAW" width="1" begin="10" end="10" resetval="0x0" description="VPDMA INT0 List5 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST4_NOTIFY_RAW" width="1" begin="9" end="9" resetval="0x0" description="VPDMA INT0 List4 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST4_COMPLETE_RAW" width="1" begin="8" end="8" resetval="0x0" description="VPDMA INT0 List4 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST3_NOTIFY_RAW" width="1" begin="7" end="7" resetval="0x0" description="VPDMA INT0 List3 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST3_COMPLETE_RAW" width="1" begin="6" end="6" resetval="0x0" description="VPDMA INT0 List3 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST2_NOTIFY_RAW" width="1" begin="5" end="5" resetval="0x0" description="VPDMA INT0 List2 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST2_COMPLETE_RAW" width="1" begin="4" end="4" resetval="0x0" description="VPDMA INT0 List2 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST1_NOTIFY_RAW" width="1" begin="3" end="3" resetval="0x0" description="VPDMA INT0 List1 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST1_COMPLETE_RAW" width="1" begin="2" end="2" resetval="0x0" description="VPDMA INT0 List1 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST0_NOTIFY_RAW" width="1" begin="1" end="1" resetval="0x0" description="VPDMA INT0 List0 Notify Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST0_COMPLETE_RAW" width="1" begin="0" end="0" resetval="0x0" description="VPDMA INT0 List0 Complete Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
  </register>
  <register id="VPE_INTC_INTR0_STATUS_RAW1" acronym="VPE_INTC_INTR0_STATUS_RAW1" offset="0x24" width="32" description="">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIP1_CHR_DS_1_UV_ERR_INT_RAW" width="1" begin="22" end="22" resetval="0x0" description="VIP1 Chroma Downsampler 1 UV Error Interrupt Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="21" end="17" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DEI_ERROR_INT_RAW" width="1" begin="16" end="16" resetval="0x0" description="DEI Error Interrupt Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VPDMA_INT0_CLIENT_RAW" width="1" begin="7" end="7" resetval="0x0" description="VPDMA INT0 Client Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP5_RAW" width="1" begin="5" end="5" resetval="0x0" description="VPDMA INT0 Channel Group5 Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP4_RAW" width="1" begin="4" end="4" resetval="0x0" description="VPDMA INT0 Channel Group4 Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP3_RAW" width="1" begin="3" end="3" resetval="0x0" description="VPDMA INT0 Channel Group3 Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP2_RAW" width="1" begin="2" end="2" resetval="0x0" description="VPDMA INT0 Channel Group2 Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP1_RAW" width="1" begin="1" end="1" resetval="0x0" description="VPDMA INT0 Channel Group1 Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP0_RAW" width="1" begin="0" end="0" resetval="0x0" description="VPDMA INT0 Channel Group0 Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
  </register>
  <register id="VPE_INTC_INTR0_STATUS_ENA0" acronym="VPE_INTC_INTR0_STATUS_ENA0" offset="0x28" width="32" description="">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DEI_FMD_INT_ENA" width="1" begin="18" end="18" resetval="0x0" description="DEI Film Mode Enabled Status Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VPDMA_INT0_DESCRIPTOR_ENA" width="1" begin="16" end="16" resetval="0x0" description="VPDMA INT0 Descriptor Enabled Status Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST7_NOTIFY_ENA" width="1" begin="15" end="15" resetval="0x0" description="VPDMA INT0 List7 Notify Enabled Status Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST7_COMPLETE_ENA" width="1" begin="14" end="14" resetval="0x0" description="VPDMA INT0 List7 Complete Enabled Status Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST6_NOTIFY_ENA" width="1" begin="13" end="13" resetval="0x0" description="VPDMA INT0 List6 Notify Enabled Status Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST6_COMPLETE_ENA" width="1" begin="12" end="12" resetval="0x0" description="VPDMA INT0 List6 Complete Enabled Status Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST5_NOTIFY_ENA" width="1" begin="11" end="11" resetval="0x0" description="VPDMA INT0 List5 Notify Enabled Status Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST5_COMPLETE_ENA" width="1" begin="10" end="10" resetval="0x0" description="VPDMA INT0 List5 Complete Enabled Statust Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST4_NOTIFY_ENA" width="1" begin="9" end="9" resetval="0x0" description="VPDMA INT0 List4 Notify Enabled Statust Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST4_COMPLETE_ENA" width="1" begin="8" end="8" resetval="0x0" description="VPDMA INT0 List4 Complete Enabled Status Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST3_NOTIFY_ENA" width="1" begin="7" end="7" resetval="0x0" description="VPDMA INT0 List3 Notify Enabled Status Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST3_COMPLETE_ENA" width="1" begin="6" end="6" resetval="0x0" description="VPDMA INT0 List3 Complete Enabled Status Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST2_NOTIFY_ENA" width="1" begin="5" end="5" resetval="0x0" description="VPDMA INT0 List2 Notify Enabled Statust Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST2_COMPLETE_ENA" width="1" begin="4" end="4" resetval="0x0" description="VPDMA INT0 List2 Complete Enabled Statust Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST1_NOTIFY_ENA" width="1" begin="3" end="3" resetval="0x0" description="VPDMA INT0 List1 Notify Enabled Status Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST1_COMPLETE_ENA" width="1" begin="2" end="2" resetval="0x0" description="VPDMA INT0 List1 Complete Enabled Status Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST0_NOTIFY_ENA" width="1" begin="1" end="1" resetval="0x0" description="VPDMA INT0 List0 Notify Enabled Status Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST0_COMPLETE_ENA" width="1" begin="0" end="0" resetval="0x0" description="VPDMA INT0 List0 Complete Enabled Status Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
  </register>
  <register id="VPE_INTC_INTR0_STATUS_ENA1" acronym="VPE_INTC_INTR0_STATUS_ENA1" offset="0x2C" width="32" description="">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIP1_CHR_DS_1_UV_ERR_INT_ENA" width="1" begin="22" end="22" resetval="0x0" description="VIP1 Chroma Downsampler 1 UV Error Enabled Interrupt Status Read indicates enabled status 0 = inactive 1 = active Writing 1 will clear interrupt Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="21" end="17" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="DEI_ERROR_INT_ENA" width="1" begin="16" end="16" resetval="0x0" description="DEI Error Enabled Interrupt Status Read indicates enabled status 0 = inactive 1 = active Writing 1 will clear interrupt Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CLIENT_ENA" width="1" begin="7" end="7" resetval="0x0" description="VPDMA INT0 Client Enabled Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP5_ENA" width="1" begin="5" end="5" resetval="0x0" description="VPDMA INT0 Channel Group5 Enabled Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP4_ENA" width="1" begin="4" end="4" resetval="0x0" description="VPDMA INT0 Channel Group4 Enabled Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP3_ENA" width="1" begin="3" end="3" resetval="0x0" description="VPDMA INT0 Channel Group3 Enabled Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP2_ENA" width="1" begin="2" end="2" resetval="0x0" description="VPDMA INT0 Channel Group3 Enabled Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP1_ENA" width="1" begin="1" end="1" resetval="0x0" description="VPDMA INT0 Channel Group1 Enabled Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP0_ENA" width="1" begin="0" end="0" resetval="0x0" description="VPDMA INT0 Channel Group0 Enabled Status Read indicates raw status 0 = inactive 1 = active Writing 1 will set status Writing 0 has no effect" range="" rwaccess="RW"/>
  </register>
  <register id="VPE_INTC_INTR0_ENA_SET0" acronym="VPE_INTC_INTR0_ENA_SET0" offset="0x30" width="32" description="">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DEI_FMD_INT_ENA_SET" width="1" begin="18" end="18" resetval="0x0" description="DEI Film Mode Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VPDMA_INT0_DESCRIPTOR_ENA_SET" width="1" begin="16" end="16" resetval="0x0" description="VPDMA INT0 Descriptor Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST7_NOTIFY_ENA_SET" width="1" begin="15" end="15" resetval="0x0" description="VPDMA INT0 List7 Notify Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST7_COMPLETE_ENA_SET" width="1" begin="14" end="14" resetval="0x0" description="VPDMA INT0 List7 Complete Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST6_NOTIFY_ENA_SET" width="1" begin="13" end="13" resetval="0x0" description="VPDMA INT0 List6 Notify Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST6_COMPLETE_ENA_SET" width="1" begin="12" end="12" resetval="0x0" description="VPDMA INT0 List6 Complete Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST5_NOTIFY_ENA_SET" width="1" begin="11" end="11" resetval="0x0" description="VPDMA INT0 List5 Notify Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST5_COMPLETE_ENA_SET" width="1" begin="10" end="10" resetval="0x0" description="VPDMA INT0 List5 Complete Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST4_NOTIFY_ENA_SET" width="1" begin="9" end="9" resetval="0x0" description="VPDMA INT0 List4 Notify Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST4_COMPLETE_ENA_SET" width="1" begin="8" end="8" resetval="0x0" description="VPDMA INT0 List4 Complete Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST3_NOTIFY_ENA_SET" width="1" begin="7" end="7" resetval="0x0" description="VPDMA INT0 List3 Notify Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST3_COMPLETE_ENA_SET" width="1" begin="6" end="6" resetval="0x0" description="VPDMA INT0 List3 Complete Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST2_NOTIFY_ENA_SET" width="1" begin="5" end="5" resetval="0x0" description="VPDMA INT0 List2 Notify Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST2_COMPLETE_ENA_SET" width="1" begin="4" end="4" resetval="0x0" description="VPDMA INT0 List2 Complete Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST1_NOTIFY_ENA_SET" width="1" begin="3" end="3" resetval="0x0" description="VPDMA INT0 List1 Notify Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST1_COMPLETE_ENA_SET" width="1" begin="2" end="2" resetval="0x0" description="VPDMA INT0 List1 Complete Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST0_NOTIFY_ENA_SET" width="1" begin="1" end="1" resetval="0x0" description="VPDMA INT0 List0 Notify Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST0_COMPLETE_ENA_SET" width="1" begin="0" end="0" resetval="0x0" description="VPDMA INT0 List0 Complete Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
  </register>
  <register id="VPE_INTC_INTR0_ENA_SET1" acronym="VPE_INTC_INTR0_ENA_SET1" offset="0x34" width="32" description="">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIP1_CHR_DS_1_UV_ERR_INT_ENA_SET" width="1" begin="22" end="22" resetval="0x0" description="VIP1 Chroma Downsampler 1 UV Error Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="21" end="17" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DEI_ERROR_INT_ENA_SET" width="1" begin="16" end="16" resetval="0x0" description="DEI Error Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CLIENT_ENA_SET" width="1" begin="7" end="7" resetval="0x0" description="VPDMA INT0 Client Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP5_ENA_SET" width="1" begin="5" end="5" resetval="0x0" description="VPDMA INT0 Channel Group5 Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP4_ENA_SET" width="1" begin="4" end="4" resetval="0x0" description="VPDMA INT0 Channel Group4 Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP3_ENA_SET" width="1" begin="3" end="3" resetval="0x0" description="VPDMA INT0 Channel Group3 Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP2_ENA_SET" width="1" begin="2" end="2" resetval="0x0" description="VPDMA INT0 Channel Group2 Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP1_ENA_SET" width="1" begin="1" end="1" resetval="0x0" description="VPDMA INT0 Channel Group1 Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP0_ENA_SET" width="1" begin="0" end="0" resetval="0x0" description="VPDMA INT0 Channel Group0 Enable/Set Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will set interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
  </register>
  <register id="VPE_INTC_INTR0_ENA_CLR0" acronym="VPE_INTC_INTR0_ENA_CLR0" offset="0x38" width="32" description="">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DEI_FMD_INT_ENA_CLR" width="1" begin="18" end="18" resetval="0x0" description="DEI Film Mode Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VPDMA_INT0_DESCRIPTOR_ENA_CLR" width="1" begin="16" end="16" resetval="0x0" description="VPDMA INT0 Descriptor Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST7_NOTIFY_ENA_CLR" width="1" begin="15" end="15" resetval="0x0" description="VPDMA INT0 List7 Notify Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST7_COMPLETE_ENA_CLR" width="1" begin="14" end="14" resetval="0x0" description="VPDMA INT0 List7 Complete Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST6_NOTIFY_ENA_CLR" width="1" begin="13" end="13" resetval="0x0" description="VPDMA INT0 List6 Notify Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST6_COMPLETE_ENA_CLR" width="1" begin="12" end="12" resetval="0x0" description="VPDMA INT0 List6 Complete Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST5_NOTIFY_ENA_CLR" width="1" begin="11" end="11" resetval="0x0" description="VPDMA INT0 List5 Notify Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST5_COMPLETE_ENA_CLR" width="1" begin="10" end="10" resetval="0x0" description="VPDMA INT0 List5 Complete Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST4_NOTIFY_ENA_CLR" width="1" begin="9" end="9" resetval="0x0" description="VPDMA INT0 List4 Notify Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST4_COMPLETE_ENA_CLR" width="1" begin="8" end="8" resetval="0x0" description="VPDMA INT0 List4 Complete Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST3_NOTIFY_ENA_CLR" width="1" begin="7" end="7" resetval="0x0" description="VPDMA INT0 List3 Notify Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST3_COMPLETE_ENA_CLR" width="1" begin="6" end="6" resetval="0x0" description="VPDMA INT0 List3 Complete Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST2_NOTIFY_ENA_CLR" width="1" begin="5" end="5" resetval="0x0" description="VPDMA INT0 List2 Notify Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST2_COMPLETE_ENA_CLR" width="1" begin="4" end="4" resetval="0x0" description="VPDMA INT0 List2 Complete Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST1_NOTIFY_ENA_CLR" width="1" begin="3" end="3" resetval="0x0" description="VPDMA INT0 List1 Notify Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST1_COMPLETE_ENA_CLR" width="1" begin="2" end="2" resetval="0x0" description="VPDMA INT0 List1 Complete Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST0_NOTIFY_ENA_CLR" width="1" begin="1" end="1" resetval="0x0" description="VPDMA INT0 List0 Notify Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_LIST0_COMPLETE_ENA_CLR" width="1" begin="0" end="0" resetval="0x0" description="VPDMA INT0 List0 Complete Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
  </register>
  <register id="VPE_INTC_INTR0_ENA_CLR1" acronym="VPE_INTC_INTR0_ENA_CLR1" offset="0x3C" width="32" description="">
    <bitfield id="RESERVED" width="9" begin="31" end="23" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VIP1_CHR_DS_1_UV_ERR_INT_ENA_CLR" width="1" begin="22" end="22" resetval="0x0" description="VIP1 Chroma Downsampler 1 UV Error Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="5" begin="21" end="17" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="DEI_ERROR_INT_ENA_CLR" width="1" begin="16" end="16" resetval="0x0" description="DEI Error Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="8" begin="15" end="8" resetval="0x0" description="" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CLIENT_ENA_CLR" width="1" begin="7" end="7" resetval="0x0" description="VPDMA INT0 Client Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="6" end="6" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP5_ENA_CLR" width="1" begin="5" end="5" resetval="0x0" description="VPDMA INT0 Channel Group5 Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP4_ENA_CLR" width="1" begin="4" end="4" resetval="0x0" description="VPDMA INT0 Channel Group4 Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP3_ENA_CLR" width="1" begin="3" end="3" resetval="0x0" description="VPDMA INT0 Channel Group3 Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP2_ENA_CLR" width="1" begin="2" end="2" resetval="0x0" description="VPDMA INT0 Channel Group2 Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP1_ENA_CLR" width="1" begin="1" end="1" resetval="0x0" description="VPDMA INT0 Channel Group1 Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_INT0_CHANNEL_GROUP0_ENA_CLR" width="1" begin="0" end="0" resetval="0x0" description="VPDMA INT0 Channel Group0 Enable/Clear Read indicates interrupt enable 0 = disabled 1 = enabled Writing 1 will clear interrupt enabled Writing 0 has no effect" range="" rwaccess="RW"/>
  </register>
  <register id="VPE_INTC_EOI" acronym="VPE_INTC_EOI" offset="0xA0" width="32" description="INTC EOI Register. This register contains the EOI vector register contents as defined by HL0.8">
    <bitfield id="EOI_VECTOR" width="32" begin="31" end="0" resetval="0x0" description="Number associated with the ipgenericirq for intr output. There are 4 interrupt outputs:Any other write value is ignored. ." range="" rwaccess="RW">
      <bitenum value="0" id="Write_to_intr0_IP_Generic" token="EOI_VECTOR_0" description="Write to intr0 IP Generic"/>
      <bitenum value="1" id="Write_to_intr1_IP_Generic" token="EOI_VECTOR_1" description="Write to intr1 IP Generic"/>
      <bitenum value="2" id="Write_to_intr2_IP_Generic" token="EOI_VECTOR_2" description="Write to intr2 IP Generic"/>
      <bitenum value="3" id="Write_to_intr3_IP_Generic" token="EOI_VECTOR_3" description="Write to intr3 IP Generic"/>
    </bitfield>
  </register>
  <register id="VPE_CLKC_CLKEN" acronym="VPE_CLKC_CLKEN" offset="0x100" width="32" description="">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PRIM_DP_EN" width="1" begin="1" end="1" resetval="0x0" description="Primary Video Data Path Clock Enable" range="" rwaccess="RW">
      <bitenum value="0" id="Clock_Disabled" token="PRIM_DP_EN_0" description="Clock Disabled"/>
      <bitenum value="1" id="Clock_Enabled" token="PRIM_DP_EN_1" description="Clock Enabled"/>
    </bitfield>
    <bitfield id="VPDMA_EN" width="1" begin="0" end="0" resetval="0x0" description="VPDMA Clock Enable" range="" rwaccess="RW">
      <bitenum value="0" id="Clock_Disabled" token="VPDMA_EN_0" description="Clock Disabled"/>
      <bitenum value="1" id="Clock_Enabled" token="VPDMA_EN_1" description="Clock Enabled"/>
    </bitfield>
  </register>
  <register id="VPE_CLKC_RST" acronym="VPE_CLKC_RST" offset="0x104" width="32" description="">
    <bitfield id="MAIN_RST" width="1" begin="31" end="31" resetval="0x0" description="Reset for entire data path in VPE0" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="29" begin="30" end="2" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="PRIM_DP_RST" width="1" begin="1" end="1" resetval="0x0" description="Primary Video Data Path Reset" range="" rwaccess="RW"/>
    <bitfield id="VPDMA_RST" width="1" begin="0" end="0" resetval="0x0" description="VPDMA Reset" range="" rwaccess="RW"/>
  </register>
  <register id="VPE_CLKC_DPS" acronym="VPE_CLKC_DPS" offset="0x10C" width="32" description="">
    <bitfield id="RESERVED" width="13" begin="31" end="19" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="COLOR_SEPARATE_422" width="1" begin="18" end="18" resetval="0x0" description="422 Color Separate SelectThis bit controls whether 422 output will be color separate or interleaved. This bit only applies IF chr_ds_bypass is 1 (means 422 output, not 420) and rgb_out_select is 0 (means 422 output, not RGB or 444). 420 is always coplanar, so this only applies if the output type is 422. . ." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="COLOR_SEPARATE_422_0" description="422 output will be 16 bit interleaved (YCbCr)"/>
      <bitenum value="1" id="(Y,_1" token="COLOR_SEPARATE_422_1" description="422 output will be 8 bit coplanar (Y, CbCr)"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="17" end="17" resetval="0x0" description="RESERVED" range="" rwaccess="R"/>
    <bitfield id="CHR_DS_BYPASS" width="1" begin="16" end="16" resetval="0x0" description="Chroma Downsampler Bypass" range="" rwaccess="RW">
      <bitenum value="0" id="Chroma_Downsampler_selected" token="CHR_DS_BYPASS_0" description="Chroma Downsampler selected"/>
      <bitenum value="1" id="VPE0_1" token="CHR_DS_BYPASS_1" description="Chroma Downsampler Bypassed Chroma Downsampler Bypassed means the output format from VPE0 will be 422 data. Selected means the output format will be 420. This bit is only applicable if rgb_out_select is 0. It is a don't care if rgb_out_select is 1."/>
    </bitfield>
    <bitfield id="RESERVED" width="4" begin="15" end="12" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CHR_DS_SRC_SELECT" width="3" begin="11" end="9" resetval="0x0" description="Chroma Downsampler Source Select" range="" rwaccess="RW">
      <bitenum value="0" id="Path_Disabled_(no_input_to_CHR_DS)" token="CHR_DS_SRC_SELECT_0" description="Path Disabled (no input to CHR_DS)"/>
      <bitenum value="1" id="Reserved_(Path_Disabled)" token="CHR_DS_SRC_SELECT_1" description="Reserved (Path Disabled)"/>
      <bitenum value="10" id="Reserved_(Path_Disabled)" token="CHR_DS_SRC_SELECT_10" description="Reserved (Path Disabled)"/>
      <bitenum value="11" id="Reserved_(Path_Disabled)" token="CHR_DS_SRC_SELECT_11" description="Reserved (Path Disabled)"/>
      <bitenum value="100" id="Reserved_(Path_Disabled)" token="CHR_DS_SRC_SELECT_100" description="Reserved (Path Disabled)"/>
      <bitenum value="101" id="Source_from_DEI_Scaler_(422)" token="CHR_DS_SRC_SELECT_101" description="Source from DEI Scaler (422)"/>
      <bitenum value="110" id="Reserved_(Path_Disabled)" token="CHR_DS_SRC_SELECT_110" description="Reserved (Path Disabled)"/>
      <bitenum value="111" id="Reserved_(Path_Disabled)" token="CHR_DS_SRC_SELECT_111" description="Reserved (Path Disabled)"/>
    </bitfield>
    <bitfield id="RGB_OUT_SELECT" width="1" begin="8" end="8" resetval="0x0" description="RGB Output Select" range="" rwaccess="RW">
      <bitenum value="0" id="Output_Type_is_420/422" token="RGB_OUT_SELECT_0" description="Output Type is 420/422"/>
      <bitenum value="1" id="Output_Type_is_RGB/444" token="RGB_OUT_SELECT_1" description="Output Type is RGB/444"/>
    </bitfield>
    <bitfield id="RESERVED" width="5" begin="7" end="3" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="CSC_SRC_SELECT" width="3" begin="2" end="0" resetval="0x0" description="CSC Source Select:" range="" rwaccess="RW">
      <bitenum value="0" id="Path_Disabled" token="CSC_SRC_SELECT_0" description="Path Disabled"/>
      <bitenum value="1" id="Reserved_(Path_Disabled)" token="CSC_SRC_SELECT_1" description="Reserved (Path Disabled)"/>
      <bitenum value="10" id="Reserved_(Path_Disabled)" token="CSC_SRC_SELECT_10" description="Reserved (Path Disabled)"/>
      <bitenum value="11" id="Source_from_DEI_Scaler_(422)" token="CSC_SRC_SELECT_11" description="Source from DEI Scaler (422)"/>
      <bitenum value="100" id="Reserved_(Path_Disabled)" token="CSC_SRC_SELECT_100" description="Reserved (Path Disabled)"/>
      <bitenum value="101" id="Reserved_(Path_Disabled)" token="CSC_SRC_SELECT_101" description="Reserved (Path Disabled)"/>
      <bitenum value="110" id="Reserved_(Path_Disabled)" token="CSC_SRC_SELECT_110" description="Reserved (Path Disabled)"/>
      <bitenum value="111" id="Reserved_(Path_Disabled)" token="CSC_SRC_SELECT_111" description="Reserved (Path Disabled)"/>
    </bitfield>
  </register>
  <register id="VPE_RANGE_MAP" acronym="VPE_RANGE_MAP" offset="0x11C" width="32" description="">
    <bitfield id="RESERVED" width="3" begin="31" end="29" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RANGE_REDUCTION_PRIM_ON" width="1" begin="28" end="28" resetval="0x0" description="Range Reduction ON for Primary input" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="21" begin="27" end="7" resetval="0x0" description="" range="" rwaccess="R"/>
    <bitfield id="RANGE_MAP_PRIM_ON" width="1" begin="6" end="6" resetval="0x0" description="Range Mapping ON for Primary input" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MAPUV_PRIM" width="3" begin="5" end="3" resetval="0x0" description="Range Map UV for Primary input" range="" rwaccess="RW"/>
    <bitfield id="RANGE_MAPY_PRIM" width="3" begin="2" end="0" resetval="0x0" description="Range Map Y for Primary input" range="" rwaccess="RW"/>
  </register>
</module>
