/*
 * Single-precision vector atan(x) function.
 *
 * Copyright (c) 2021-2025, Arm Limited.
 * SPDX-License-Identifier: MIT OR Apache-2.0 WITH LLVM-exception
 */

#include "v_math.h"
#include "test_sig.h"
#include "test_defs.h"
#include "v_poly_f32.h"

static const struct data
{
  uint32x4_t sign_mask, pi_over_2;
  float32x4_t neg_one;
#if WANT_SIMD_EXCEPT
  float32x4_t poly[8];
} data = {
  .poly = { V4 (-0x1.5554dcp-2), V4 (0x1.9978ecp-3), V4 (-0x1.230a94p-3),
	    V4 (0x1.b4debp-4), V4 (-0x1.3550dap-4), V4 (0x1.61eebp-5),
	    V4 (-0x1.0c17d4p-6), V4 (0x1.7ea694p-9) },
#else
  float32x4_t c0, c2, c4, c6;
  float c1, c3, c5, c7;
} data = {
  /* Coefficients of polynomial P such that atan(x)~x+x*P(x^2) on
     [2**-128, 1.0].
     Generated using fpminimax between FLT_MIN and 1.  */
  .c0 = V4 (-0x1.5554dcp-2),	.c1 = 0x1.9978ecp-3,
  .c2 = V4 (-0x1.230a94p-3),	.c3 = 0x1.b4debp-4,
  .c4 = V4 (-0x1.3550dap-4),	.c5 = 0x1.61eebp-5,
  .c6 = V4 (-0x1.0c17d4p-6),	.c7 = 0x1.7ea694p-9,
#endif
  .pi_over_2 = V4 (0x3fc90fdb),
  .neg_one = V4 (-1.0f),
  .sign_mask = V4 (0x80000000),
};

#if WANT_SIMD_EXCEPT
#define TinyBound 0x30800000 /* asuint(0x1p-30).  */
#define BigBound 0x4e800000  /* asuint(0x1p30).  */

static float32x4_t VPCS_ATTR NOINLINE
special_case (float32x4_t x, float32x4_t y, uint32x4_t special)
{
  return v_call_f32 (atanf, x, y, special);
}
#endif

/* Fast implementation of vector atanf based on
   atan(x) ~ shift + z + z^3 * P(z^2) with reduction to [0,1]
   using z=-1/x and shift = pi/2. Maximum observed error is 2.02 ulps:
   _ZGVnN4v_atanf (0x1.03d4cep+0) got 0x1.95ed3ap-1
				 want 0x1.95ed36p-1.  */
float32x4_t VPCS_ATTR NOINLINE V_NAME_F1 (atan) (float32x4_t x)
{
  const struct data *d = ptr_barrier (&data);

  uint32x4_t ix = vreinterpretq_u32_f32 (x);
  uint32x4_t sign = vandq_u32 (ix, d->sign_mask);

#if WANT_SIMD_EXCEPT
  /* Small cases, infs and nans are supported by our approximation technique,
     but do not set fenv flags correctly. Only trigger special case if we need
     fenv.  */
  uint32x4_t ia = vandq_u32 (ix, v_u32 (0x7ff00000));
  uint32x4_t special = vcgtq_u32 (vsubq_u32 (ia, v_u32 (TinyBound)),
				  v_u32 (BigBound - TinyBound));
  /* If any lane is special, fall back to the scalar routine for all lanes.  */
  if (unlikely (v_any_u32 (special)))
    return special_case (x, x, v_u32 (-1));
#endif
  /* Argument reduction:
     y := arctan(x) for |x| < 1
     y := arctan(-1/x) + pi/2 for x > +1
     y := arctan(-1/x) - pi/2 for x < -1
     Hence, use z=-1/a if x>=|-1|, otherwise z=a.  */
  uint32x4_t red = vcagtq_f32 (x, d->neg_one);

  float32x4_t z = vbslq_f32 (red, vdivq_f32 (d->neg_one, x), x);

  /* Shift is calculated as +-pi/2 or 0, depending on the argument case.  */
  float32x4_t shift = vreinterpretq_f32_u32 (
      vandq_u32 (red, veorq_u32 (d->pi_over_2, sign)));

  float32x4_t z2 = vmulq_f32 (z, z);
  float32x4_t z3 = vmulq_f32 (z, z2);
  float32x4_t z4 = vmulq_f32 (z2, z2);
#if WANT_SIMD_EXCEPT

  /* Calculate the polynomial approximation.
     Use 2-level Estrin scheme for P(z^2) with deg(P)=7. However,
     a standard implementation using z8 creates spurious underflow
     in the very last fma (when z^8 is small enough).
     Therefore, we split the last fma into a mul and an fma.  */
  float32x4_t y = vfmaq_f32 (
      v_pairwise_poly_3_f32 (z2, z4, d->poly), z4,
      vmulq_f32 (z4, v_pairwise_poly_3_f32 (z2, z4, d->poly + 4)));

#else
  float32x4_t z8 = vmulq_f32 (z4, z4);

  /* Uses an Estrin scheme for polynomial approximation.  */
  float32x4_t odd_coeffs = vld1q_f32 (&d->c1);

  float32x4_t p01 = vfmaq_laneq_f32 (d->c0, z2, odd_coeffs, 0);
  float32x4_t p23 = vfmaq_laneq_f32 (d->c2, z2, odd_coeffs, 1);
  float32x4_t p45 = vfmaq_laneq_f32 (d->c4, z2, odd_coeffs, 2);
  float32x4_t p67 = vfmaq_laneq_f32 (d->c6, z2, odd_coeffs, 3);

  float32x4_t p03 = vfmaq_f32 (p01, z4, p23);
  float32x4_t p47 = vfmaq_f32 (p45, z4, p67);

  float32x4_t y = vfmaq_f32 (p03, z8, p47);
#endif

  /* y = shift + z * P(z^2).  */
  return vfmaq_f32 (vaddq_f32 (shift, z), z3, y);
}

HALF_WIDTH_ALIAS_F1 (atan)

TEST_SIG (V, F, 1, atan, -10.0, 10.0)
TEST_ULP (V_NAME_F1 (atan), 1.62)
TEST_DISABLE_FENV_IF_NOT (V_NAME_F1 (atan), WANT_SIMD_EXCEPT)
TEST_SYM_INTERVAL (V_NAME_F1 (atan), 0, 0x1p-30, 5000)
TEST_SYM_INTERVAL (V_NAME_F1 (atan), 0x1p-30, 1, 40000)
TEST_SYM_INTERVAL (V_NAME_F1 (atan), 1, 0x1p30, 40000)
TEST_SYM_INTERVAL (V_NAME_F1 (atan), 0x1p30, inf, 1000)
