-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity mac_ip_encode_top_mac_compute_ipv4_checksum is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    dataStreamBuffer0_dout : IN STD_LOGIC_VECTOR (1023 downto 0);
    dataStreamBuffer0_empty_n : IN STD_LOGIC;
    dataStreamBuffer0_read : OUT STD_LOGIC;
    dataStreamBuffer1_din : OUT STD_LOGIC_VECTOR (1023 downto 0);
    dataStreamBuffer1_full_n : IN STD_LOGIC;
    dataStreamBuffer1_write : OUT STD_LOGIC;
    subSumFifo_din : OUT STD_LOGIC_VECTOR (1023 downto 0);
    subSumFifo_full_n : IN STD_LOGIC;
    subSumFifo_write : OUT STD_LOGIC );
end;


architecture behav of mac_ip_encode_top_mac_compute_ipv4_checksum is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_240 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000001001000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_2F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_27 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_48 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001000";
    constant ap_const_lv32_4F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001111";
    constant ap_const_lv32_40 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000000";
    constant ap_const_lv32_47 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000111";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv32_68 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101000";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_67 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100111";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_78 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_88 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001000";
    constant ap_const_lv32_8F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_87 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000111";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv32_98 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011000";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv32_90 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010000";
    constant ap_const_lv32_97 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010111";
    constant ap_const_lv32_A8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101000";
    constant ap_const_lv32_AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101111";
    constant ap_const_lv32_A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100000";
    constant ap_const_lv32_A7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100111";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv32_B8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111000";
    constant ap_const_lv32_BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010111111";
    constant ap_const_lv32_B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110000";
    constant ap_const_lv32_B7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010110111";
    constant ap_const_lv32_C8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001000";
    constant ap_const_lv32_CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011001111";
    constant ap_const_lv32_C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000000";
    constant ap_const_lv32_C7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011000111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv32_D8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011000";
    constant ap_const_lv32_DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011011111";
    constant ap_const_lv32_D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010000";
    constant ap_const_lv32_D7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011010111";
    constant ap_const_lv32_E8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101000";
    constant ap_const_lv32_EF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101111";
    constant ap_const_lv32_E0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100000";
    constant ap_const_lv32_E7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011100111";
    constant ap_const_lv32_F8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111000";
    constant ap_const_lv32_FF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011111111";
    constant ap_const_lv32_F0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110000";
    constant ap_const_lv32_F7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011110111";
    constant ap_const_lv32_108 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100001000";
    constant ap_const_lv32_10F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100001111";
    constant ap_const_lv32_100 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000000";
    constant ap_const_lv32_107 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100000111";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_118 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011000";
    constant ap_const_lv32_11F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011111";
    constant ap_const_lv32_110 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100010000";
    constant ap_const_lv32_117 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100010111";
    constant ap_const_lv32_128 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101000";
    constant ap_const_lv32_12F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100101111";
    constant ap_const_lv32_120 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100000";
    constant ap_const_lv32_127 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100100111";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv32_138 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111000";
    constant ap_const_lv32_13F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100111111";
    constant ap_const_lv32_130 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110000";
    constant ap_const_lv32_137 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100110111";
    constant ap_const_lv32_148 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101001000";
    constant ap_const_lv32_14F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101001111";
    constant ap_const_lv32_140 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000000";
    constant ap_const_lv32_147 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101000111";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv32_158 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101011000";
    constant ap_const_lv32_15F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101011111";
    constant ap_const_lv32_150 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101010000";
    constant ap_const_lv32_157 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101010111";
    constant ap_const_lv32_168 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101101000";
    constant ap_const_lv32_16F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101101111";
    constant ap_const_lv32_160 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100000";
    constant ap_const_lv32_167 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101100111";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv32_178 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111000";
    constant ap_const_lv32_17F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101111111";
    constant ap_const_lv32_170 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101110000";
    constant ap_const_lv32_177 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000101110111";
    constant ap_const_lv32_188 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110001000";
    constant ap_const_lv32_18F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110001111";
    constant ap_const_lv32_180 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000000";
    constant ap_const_lv32_187 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110000111";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv32_198 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110011000";
    constant ap_const_lv32_19F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110011111";
    constant ap_const_lv32_190 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110010000";
    constant ap_const_lv32_197 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110010111";
    constant ap_const_lv32_1A8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110101000";
    constant ap_const_lv32_1AF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110101111";
    constant ap_const_lv32_1A0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110100000";
    constant ap_const_lv32_1A7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110100111";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv32_1B8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110111000";
    constant ap_const_lv32_1BF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110111111";
    constant ap_const_lv32_1B0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110110000";
    constant ap_const_lv32_1B7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000110110111";
    constant ap_const_lv32_1C8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111001000";
    constant ap_const_lv32_1CF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111001111";
    constant ap_const_lv32_1C0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111000000";
    constant ap_const_lv32_1C7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111000111";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv32_1D8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111011000";
    constant ap_const_lv32_1DF : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111011111";
    constant ap_const_lv32_1D0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111010000";
    constant ap_const_lv32_1D7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000111010111";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv47_0 : STD_LOGIC_VECTOR (46 downto 0) := "00000000000000000000000000000000000000000000000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal tmp_i_nbreadreq_fu_376_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal tmp_i_reg_4447 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal tmp_i_reg_4447_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cics_firstWord_load_reg_4568 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op621_write_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal cics_firstWord : STD_LOGIC_VECTOR (0 downto 0) := "1";
    signal cics_ip_sums_sum_V_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_1 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_2 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_3 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_4 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_6 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_7 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_8 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_9 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_10 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_11 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_12 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_13 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_14 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_15 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_16 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_17 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_18 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_19 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_20 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_21 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_22 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_23 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_24 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_25 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_26 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_27 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_28 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal cics_ip_sums_sum_V_29 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    signal dataStreamBuffer0_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal dataStreamBuffer1_blk_n : STD_LOGIC;
    signal subSumFifo_blk_n : STD_LOGIC;
    signal dataStreamBuffer0_read_reg_4451 : STD_LOGIC_VECTOR (1023 downto 0);
    signal tmp_last_V_reg_4518 : STD_LOGIC_VECTOR (0 downto 0);
    signal cics_firstWord_load_load_fu_1369_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln878_fu_1561_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_reg_4572 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_1_fu_1638_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_1_reg_4577 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_2_fu_1731_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_2_reg_4582 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_3_fu_1808_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_3_reg_4587 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_4_fu_1892_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_4_reg_4592 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_5_fu_1985_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_5_reg_4597 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_6_fu_2062_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_6_reg_4602 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_7_fu_2146_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_7_reg_4607 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_8_fu_2223_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_8_reg_4612 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_9_fu_2307_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_9_reg_4617 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_10_fu_2384_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_10_reg_4622 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_11_fu_2468_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_11_reg_4627 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_12_fu_2545_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_12_reg_4632 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_13_fu_2630_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_13_reg_4637 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_14_fu_2707_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_14_reg_4642 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_15_fu_2791_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_15_reg_4647 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_16_fu_2868_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_16_reg_4652 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_17_fu_2952_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_17_reg_4657 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_18_fu_3029_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_18_reg_4662 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_19_fu_3113_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_19_reg_4667 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_20_fu_3190_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_20_reg_4672 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_21_fu_3274_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_21_reg_4677 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_22_fu_3351_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_22_reg_4682 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_23_fu_3435_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_23_reg_4687 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_24_fu_3512_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_24_reg_4692 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_25_fu_3596_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_25_reg_4697 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_26_fu_3673_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_26_reg_4702 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_27_fu_3757_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_27_reg_4707 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_28_fu_3834_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln878_28_reg_4712 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_407_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_404 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_418_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_fu_1512_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_415 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_428_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_1_i_reg_425 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_438_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_0_i_reg_435 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_448_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_1_fu_1682_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_445 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_458_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_0_i_reg_455 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_468_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_0_i_reg_465 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_478_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_2_fu_1843_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_475 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_488_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_0_i_reg_485 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_498_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_3_fu_1936_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_495 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_508_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_0_i_reg_505 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_518_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_0_i_reg_515 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_528_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_4_fu_2097_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_525 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_538_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_0_i_reg_535 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_548_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_0_i_reg_545 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_558_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_5_fu_2258_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_555 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_568_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_0_i_reg_565 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_578_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_0_i_reg_575 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_588_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_6_fu_2419_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_585 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_598_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_0_i_reg_595 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_608_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_0_i_reg_605 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_618_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_48_fu_2580_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_615 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_628_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_0_i_reg_625 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_638_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_0_i_reg_635 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_648_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_7_fu_2742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_645 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_658_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_0_i_reg_655 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_668_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_0_i_reg_665 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_678_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_8_fu_2903_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_675 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_688_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_0_i_reg_685 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_698_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_0_i_reg_695 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_708_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_9_fu_3064_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_705 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_718_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_0_i_reg_715 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_728_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_0_i_reg_725 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_738_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_10_fu_3225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_735 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_748_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_0_i_reg_745 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_758_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_0_i_reg_755 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_768_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_11_fu_3386_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_765 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_778_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_0_i_reg_775 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_788_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_0_i_reg_785 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_798_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_12_fu_3547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_795 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_808_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_0_i_reg_805 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_818_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_0_i_reg_815 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_828_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln878_13_fu_3708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_825 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_838_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_0_i_reg_835 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_848_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_0_i_reg_845 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_firstWord_flag_1_i_phi_fu_859_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_firstWord_flag_1_i_reg_855 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_firstWord_flag_1_i_reg_855 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln514_fu_3843_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_firstWord_new_1_i_phi_fu_870_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_firstWord_new_1_i_reg_866 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_0_flag_2_i_phi_fu_881_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_0_flag_2_i_reg_877 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_2_i_reg_877 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln514_1_fu_3849_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_0_new_2_i_phi_fu_892_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_fu_3855_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_2_i_reg_888 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_1_new_1_i_phi_fu_903_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_1_fu_3863_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_1_i_reg_899 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_flag_1_i_phi_fu_914_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_flag_1_i_reg_910 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_1_i_reg_910 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln514_2_fu_3871_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_2_new_1_i_phi_fu_925_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_2_fu_3877_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_1_i_reg_921 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_3_new_1_i_phi_fu_936_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_3_fu_3885_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_1_i_reg_932 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_4_flag_1_i_phi_fu_947_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_4_flag_1_i_reg_943 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_1_i_reg_943 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln514_3_fu_3893_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_4_new_1_i_phi_fu_958_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_4_fu_3899_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_1_i_reg_954 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_6_flag_1_i_phi_fu_969_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_6_flag_1_i_reg_965 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_1_i_reg_965 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln514_4_fu_3907_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_6_new_1_i_phi_fu_980_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_5_fu_3913_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_1_i_reg_976 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_7_new_1_i_phi_fu_991_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_6_fu_3921_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_1_i_reg_987 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_8_flag_1_i_phi_fu_1002_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_8_flag_1_i_reg_998 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_1_i_reg_998 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln514_5_fu_3929_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_8_new_1_i_phi_fu_1013_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_7_fu_3935_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_1_i_reg_1009 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_9_new_1_i_phi_fu_1024_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_8_fu_3943_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_1_i_reg_1020 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_10_flag_1_i_phi_fu_1035_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_10_flag_1_i_reg_1031 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_1_i_reg_1031 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln514_6_fu_3951_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_10_new_1_i_phi_fu_1046_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_9_fu_3957_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_1_i_reg_1042 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_11_new_1_i_phi_fu_1057_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_10_fu_3965_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_1_i_reg_1053 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_12_flag_1_i_phi_fu_1068_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_12_flag_1_i_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_1_i_reg_1064 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln514_7_fu_3973_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_12_new_1_i_phi_fu_1079_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_11_fu_3979_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_1_i_reg_1075 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_13_new_1_i_phi_fu_1090_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_12_fu_3987_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_1_i_reg_1086 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_14_flag_1_i_phi_fu_1101_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_14_flag_1_i_reg_1097 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_1_i_reg_1097 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln514_8_fu_3995_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_14_new_1_i_phi_fu_1112_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_13_fu_4001_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_1_i_reg_1108 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_15_new_1_i_phi_fu_1123_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_14_fu_4009_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_1_i_reg_1119 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_16_flag_1_i_phi_fu_1134_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_16_flag_1_i_reg_1130 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_1_i_reg_1130 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln514_9_fu_4017_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_16_new_1_i_phi_fu_1145_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_15_fu_4023_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_1_i_reg_1141 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_17_new_1_i_phi_fu_1156_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_16_fu_4031_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_1_i_reg_1152 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_18_flag_1_i_phi_fu_1167_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_18_flag_1_i_reg_1163 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_1_i_reg_1163 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln514_10_fu_4039_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_18_new_1_i_phi_fu_1178_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_17_fu_4045_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_1_i_reg_1174 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_19_new_1_i_phi_fu_1189_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_18_fu_4053_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_1_i_reg_1185 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_20_flag_1_i_phi_fu_1200_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_20_flag_1_i_reg_1196 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_1_i_reg_1196 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln514_11_fu_4061_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_20_new_1_i_phi_fu_1211_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_19_fu_4067_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_1_i_reg_1207 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_21_new_1_i_phi_fu_1222_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_20_fu_4075_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_1_i_reg_1218 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_22_flag_1_i_phi_fu_1233_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_22_flag_1_i_reg_1229 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_1_i_reg_1229 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln514_12_fu_4083_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_22_new_1_i_phi_fu_1244_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_21_fu_4089_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_1_i_reg_1240 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_23_new_1_i_phi_fu_1255_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_22_fu_4097_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_1_i_reg_1251 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_24_flag_1_i_phi_fu_1266_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_24_flag_1_i_reg_1262 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_1_i_reg_1262 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln514_13_fu_4105_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_24_new_1_i_phi_fu_1277_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_23_fu_4111_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_1_i_reg_1273 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_25_new_1_i_phi_fu_1288_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_24_fu_4119_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_1_i_reg_1284 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_26_flag_1_i_phi_fu_1299_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_26_flag_1_i_reg_1295 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_1_i_reg_1295 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln514_14_fu_4127_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_26_new_1_i_phi_fu_1310_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_25_fu_4133_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_1_i_reg_1306 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_27_new_1_i_phi_fu_1321_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_26_fu_4141_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_1_i_reg_1317 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_28_flag_1_i_phi_fu_1332_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_28_flag_1_i_reg_1328 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_1_i_reg_1328 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln514_15_fu_4149_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_28_new_1_i_phi_fu_1343_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_27_fu_4155_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_1_i_reg_1339 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_mux_cics_ip_sums_sum_V_29_new_1_i_phi_fu_1354_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln514_28_fu_4163_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_1_i_reg_1350 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal trunc_ln674_1_fu_1501_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i_i_fu_1492_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln674_fu_1489_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_s_fu_1504_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_fu_1519_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_fu_1527_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_fu_1533_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_fu_1541_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_79_fu_1545_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_fu_1523_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_fu_1551_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_fu_1557_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i187_i_fu_1579_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i186_i_fu_1570_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_fu_1588_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_29_fu_1596_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_31_fu_1604_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_34_fu_1610_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_32_fu_1618_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_80_fu_1622_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_10_fu_1600_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_51_fu_1628_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_1_fu_1634_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i190_i_fu_1656_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i189_i_fu_1647_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_35_fu_1673_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal p_Result_5_fu_1665_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_30_fu_1689_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_32_fu_1697_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_36_fu_1703_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_33_fu_1711_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_81_fu_1715_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_11_fu_1693_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_52_fu_1721_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_2_fu_1727_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i193_i_fu_1749_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i192_i_fu_1740_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_6_fu_1758_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_31_fu_1766_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_33_fu_1774_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_37_fu_1780_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_34_fu_1788_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_82_fu_1792_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_12_fu_1770_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_53_fu_1798_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_3_fu_1804_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i196_i_fu_1826_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i195_i_fu_1817_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_7_fu_1835_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_32_fu_1850_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_34_fu_1858_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_38_fu_1864_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_35_fu_1872_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_83_fu_1876_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_13_fu_1854_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_54_fu_1882_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_4_fu_1888_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i199_i_fu_1910_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i198_i_fu_1901_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_39_fu_1927_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_8_fu_1919_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_33_fu_1943_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_35_fu_1951_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_40_fu_1957_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_36_fu_1965_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_84_fu_1969_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_14_fu_1947_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_55_fu_1975_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_5_fu_1981_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i202_i_fu_2003_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i201_i_fu_1994_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_9_fu_2012_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_34_fu_2020_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_36_fu_2028_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_41_fu_2034_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_37_fu_2042_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_85_fu_2046_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_15_fu_2024_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_56_fu_2052_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_6_fu_2058_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i205_i_fu_2080_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i204_i_fu_2071_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_10_fu_2089_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_35_fu_2104_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_37_fu_2112_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_42_fu_2118_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_38_fu_2126_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_86_fu_2130_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_16_fu_2108_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_57_fu_2136_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_7_fu_2142_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i208_i_fu_2164_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i207_i_fu_2155_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_11_fu_2173_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_36_fu_2181_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_38_fu_2189_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_43_fu_2195_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_39_fu_2203_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_87_fu_2207_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_17_fu_2185_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_58_fu_2213_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_8_fu_2219_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i211_i_fu_2241_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i210_i_fu_2232_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_12_fu_2250_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_37_fu_2265_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_39_fu_2273_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_44_fu_2279_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_40_fu_2287_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_88_fu_2291_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_18_fu_2269_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_59_fu_2297_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_9_fu_2303_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i214_i_fu_2325_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i213_i_fu_2316_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_13_fu_2334_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_38_fu_2342_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_40_fu_2350_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_45_fu_2356_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_41_fu_2364_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_89_fu_2368_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_19_fu_2346_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_60_fu_2374_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_10_fu_2380_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i217_i_fu_2402_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i216_i_fu_2393_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_14_fu_2411_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_39_fu_2426_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_41_fu_2434_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_46_fu_2440_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_42_fu_2448_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_90_fu_2452_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_20_fu_2430_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_61_fu_2458_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_11_fu_2464_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i220_i_fu_2486_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i219_i_fu_2477_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_15_fu_2495_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_40_fu_2503_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_42_fu_2511_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_47_fu_2517_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_43_fu_2525_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_91_fu_2529_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_21_fu_2507_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_62_fu_2535_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_12_fu_2541_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i223_i_fu_2563_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i222_i_fu_2554_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_16_fu_2572_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_41_fu_2588_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_43_fu_2596_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_49_fu_2602_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_44_fu_2610_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_92_fu_2614_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_22_fu_2592_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_63_fu_2620_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_13_fu_2626_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i226_i_fu_2648_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i225_i_fu_2639_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_17_fu_2657_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_42_fu_2665_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_44_fu_2673_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_50_fu_2679_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_45_fu_2687_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_93_fu_2691_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_23_fu_2669_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_64_fu_2697_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_14_fu_2703_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i229_i_fu_2725_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i228_i_fu_2716_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_18_fu_2734_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_43_fu_2749_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_45_fu_2757_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_51_fu_2763_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_46_fu_2771_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_94_fu_2775_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_24_fu_2753_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_65_fu_2781_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_15_fu_2787_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i232_i_fu_2809_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i231_i_fu_2800_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_19_fu_2818_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_44_fu_2826_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_46_fu_2834_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_52_fu_2840_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_47_fu_2848_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_95_fu_2852_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_25_fu_2830_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_66_fu_2858_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_16_fu_2864_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i235_i_fu_2886_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i234_i_fu_2877_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_20_fu_2895_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_45_fu_2910_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_47_fu_2918_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_53_fu_2924_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_48_fu_2932_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_96_fu_2936_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_26_fu_2914_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_67_fu_2942_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_17_fu_2948_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i238_i_fu_2970_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i237_i_fu_2961_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_21_fu_2979_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_46_fu_2987_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_48_fu_2995_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_54_fu_3001_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_49_fu_3009_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_97_fu_3013_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_27_fu_2991_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_68_fu_3019_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_18_fu_3025_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i241_i_fu_3047_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i240_i_fu_3038_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_22_fu_3056_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_47_fu_3071_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_49_fu_3079_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_55_fu_3085_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_50_fu_3093_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_98_fu_3097_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_28_fu_3075_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_69_fu_3103_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_19_fu_3109_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i244_i_fu_3131_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i243_i_fu_3122_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_23_fu_3140_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_48_fu_3148_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_50_fu_3156_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_56_fu_3162_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_51_fu_3170_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_99_fu_3174_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_29_fu_3152_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_70_fu_3180_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_20_fu_3186_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i247_i_fu_3208_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i246_i_fu_3199_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_24_fu_3217_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_49_fu_3232_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_51_fu_3240_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_57_fu_3246_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_52_fu_3254_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_100_fu_3258_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_30_fu_3236_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_71_fu_3264_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_21_fu_3270_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i250_i_fu_3292_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i249_i_fu_3283_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_25_fu_3301_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_50_fu_3309_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_52_fu_3317_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_58_fu_3323_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_53_fu_3331_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_101_fu_3335_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_31_fu_3313_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_72_fu_3341_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_22_fu_3347_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i253_i_fu_3369_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i252_i_fu_3360_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_26_fu_3378_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_51_fu_3393_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_53_fu_3401_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_59_fu_3407_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_54_fu_3415_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_102_fu_3419_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_32_fu_3397_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_73_fu_3425_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_23_fu_3431_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i256_i_fu_3453_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i255_i_fu_3444_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_27_fu_3462_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_52_fu_3470_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_54_fu_3478_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_60_fu_3484_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_55_fu_3492_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_103_fu_3496_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_33_fu_3474_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_74_fu_3502_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_24_fu_3508_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i259_i_fu_3530_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i258_i_fu_3521_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_28_fu_3539_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_53_fu_3554_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_55_fu_3562_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_61_fu_3568_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_56_fu_3576_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_104_fu_3580_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_34_fu_3558_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_75_fu_3586_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_25_fu_3592_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i262_i_fu_3614_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i261_i_fu_3605_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_29_fu_3623_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_54_fu_3631_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_56_fu_3639_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_62_fu_3645_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_57_fu_3653_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_105_fu_3657_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_35_fu_3635_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_76_fu_3663_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_26_fu_3669_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i265_i_fu_3691_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i264_i_fu_3682_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_30_fu_3700_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_55_fu_3715_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_57_fu_3723_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_63_fu_3729_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_58_fu_3737_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_106_fu_3741_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_36_fu_3719_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_77_fu_3747_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_27_fu_3753_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_i268_i_fu_3775_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_4_i267_i_fu_3766_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_31_fu_3784_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln691_56_fu_3792_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal add_ln691_58_fu_3800_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_64_fu_3806_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1497_59_fu_3814_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_107_fu_3818_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln691_37_fu_3796_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln213_78_fu_3824_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln507_28_fu_3830_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_27_i_fu_4351_p59 : STD_LOGIC_VECTOR (1008 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_83 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_cics_firstWord_flag_1_i_reg_855_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_83)) then
                if ((tmp_i_nbreadreq_fu_376_p3 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_cics_firstWord_flag_1_i_reg_855 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_firstWord_flag_1_i_reg_855 <= ap_phi_reg_pp0_iter0_cics_firstWord_flag_1_i_reg_855;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_2_i_reg_877_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_83)) then
                if ((tmp_i_nbreadreq_fu_376_p3 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_2_i_reg_877 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_2_i_reg_877 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_0_flag_2_i_reg_877;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_1_i_reg_1031_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_83)) then
                if ((tmp_i_nbreadreq_fu_376_p3 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_1_i_reg_1031 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_1_i_reg_1031 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_10_flag_1_i_reg_1031;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_1_i_reg_1064_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_83)) then
                if ((tmp_i_nbreadreq_fu_376_p3 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_1_i_reg_1064 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_1_i_reg_1064 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_12_flag_1_i_reg_1064;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_1_i_reg_1097_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_83)) then
                if ((tmp_i_nbreadreq_fu_376_p3 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_1_i_reg_1097 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_1_i_reg_1097 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_14_flag_1_i_reg_1097;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_1_i_reg_1130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_83)) then
                if ((tmp_i_nbreadreq_fu_376_p3 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_1_i_reg_1130 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_1_i_reg_1130 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_16_flag_1_i_reg_1130;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_1_i_reg_1163_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_83)) then
                if ((tmp_i_nbreadreq_fu_376_p3 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_1_i_reg_1163 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_1_i_reg_1163 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_18_flag_1_i_reg_1163;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_1_i_reg_1196_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_83)) then
                if ((tmp_i_nbreadreq_fu_376_p3 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_1_i_reg_1196 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_1_i_reg_1196 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_20_flag_1_i_reg_1196;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_1_i_reg_1229_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_83)) then
                if ((tmp_i_nbreadreq_fu_376_p3 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_1_i_reg_1229 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_1_i_reg_1229 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_22_flag_1_i_reg_1229;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_1_i_reg_1262_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_83)) then
                if ((tmp_i_nbreadreq_fu_376_p3 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_1_i_reg_1262 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_1_i_reg_1262 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_24_flag_1_i_reg_1262;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_1_i_reg_1295_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_83)) then
                if ((tmp_i_nbreadreq_fu_376_p3 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_1_i_reg_1295 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_1_i_reg_1295 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_26_flag_1_i_reg_1295;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_1_i_reg_1328_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_83)) then
                if ((tmp_i_nbreadreq_fu_376_p3 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_1_i_reg_1328 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_1_i_reg_1328 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_28_flag_1_i_reg_1328;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_1_i_reg_910_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_83)) then
                if ((tmp_i_nbreadreq_fu_376_p3 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_1_i_reg_910 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_1_i_reg_910 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_flag_1_i_reg_910;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_1_i_reg_943_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_83)) then
                if ((tmp_i_nbreadreq_fu_376_p3 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_1_i_reg_943 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_1_i_reg_943 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_4_flag_1_i_reg_943;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_1_i_reg_965_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_83)) then
                if ((tmp_i_nbreadreq_fu_376_p3 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_1_i_reg_965 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_1_i_reg_965 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_6_flag_1_i_reg_965;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_1_i_reg_998_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_83)) then
                if ((tmp_i_nbreadreq_fu_376_p3 = ap_const_lv1_0)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_1_i_reg_998 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_1_i_reg_998 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_8_flag_1_i_reg_998;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_phi_mux_cics_firstWord_flag_1_i_phi_fu_859_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_firstWord <= ap_phi_mux_cics_firstWord_new_1_i_phi_fu_870_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_4447 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_firstWord_load_reg_4568 <= cics_firstWord;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_phi_mux_cics_ip_sums_sum_V_0_flag_2_i_phi_fu_881_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_0 <= ap_phi_mux_cics_ip_sums_sum_V_0_new_2_i_phi_fu_892_p4;
                cics_ip_sums_sum_V_1 <= ap_phi_mux_cics_ip_sums_sum_V_1_new_1_i_phi_fu_903_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_phi_mux_cics_ip_sums_sum_V_10_flag_1_i_phi_fu_1035_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_10 <= ap_phi_mux_cics_ip_sums_sum_V_10_new_1_i_phi_fu_1046_p4;
                cics_ip_sums_sum_V_11 <= ap_phi_mux_cics_ip_sums_sum_V_11_new_1_i_phi_fu_1057_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_phi_mux_cics_ip_sums_sum_V_12_flag_1_i_phi_fu_1068_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_12 <= ap_phi_mux_cics_ip_sums_sum_V_12_new_1_i_phi_fu_1079_p4;
                cics_ip_sums_sum_V_13 <= ap_phi_mux_cics_ip_sums_sum_V_13_new_1_i_phi_fu_1090_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_phi_mux_cics_ip_sums_sum_V_14_flag_1_i_phi_fu_1101_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_14 <= ap_phi_mux_cics_ip_sums_sum_V_14_new_1_i_phi_fu_1112_p4;
                cics_ip_sums_sum_V_15 <= ap_phi_mux_cics_ip_sums_sum_V_15_new_1_i_phi_fu_1123_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_phi_mux_cics_ip_sums_sum_V_16_flag_1_i_phi_fu_1134_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_16 <= ap_phi_mux_cics_ip_sums_sum_V_16_new_1_i_phi_fu_1145_p4;
                cics_ip_sums_sum_V_17 <= ap_phi_mux_cics_ip_sums_sum_V_17_new_1_i_phi_fu_1156_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_phi_mux_cics_ip_sums_sum_V_18_flag_1_i_phi_fu_1167_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_18 <= ap_phi_mux_cics_ip_sums_sum_V_18_new_1_i_phi_fu_1178_p4;
                cics_ip_sums_sum_V_19 <= ap_phi_mux_cics_ip_sums_sum_V_19_new_1_i_phi_fu_1189_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_phi_mux_cics_ip_sums_sum_V_2_flag_1_i_phi_fu_914_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_2 <= ap_phi_mux_cics_ip_sums_sum_V_2_new_1_i_phi_fu_925_p4;
                cics_ip_sums_sum_V_3 <= ap_phi_mux_cics_ip_sums_sum_V_3_new_1_i_phi_fu_936_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_phi_mux_cics_ip_sums_sum_V_20_flag_1_i_phi_fu_1200_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_20 <= ap_phi_mux_cics_ip_sums_sum_V_20_new_1_i_phi_fu_1211_p4;
                cics_ip_sums_sum_V_21 <= ap_phi_mux_cics_ip_sums_sum_V_21_new_1_i_phi_fu_1222_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_phi_mux_cics_ip_sums_sum_V_22_flag_1_i_phi_fu_1233_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_22 <= ap_phi_mux_cics_ip_sums_sum_V_22_new_1_i_phi_fu_1244_p4;
                cics_ip_sums_sum_V_23 <= ap_phi_mux_cics_ip_sums_sum_V_23_new_1_i_phi_fu_1255_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_phi_mux_cics_ip_sums_sum_V_24_flag_1_i_phi_fu_1266_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_24 <= ap_phi_mux_cics_ip_sums_sum_V_24_new_1_i_phi_fu_1277_p4;
                cics_ip_sums_sum_V_25 <= ap_phi_mux_cics_ip_sums_sum_V_25_new_1_i_phi_fu_1288_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_phi_mux_cics_ip_sums_sum_V_26_flag_1_i_phi_fu_1299_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_26 <= ap_phi_mux_cics_ip_sums_sum_V_26_new_1_i_phi_fu_1310_p4;
                cics_ip_sums_sum_V_27 <= ap_phi_mux_cics_ip_sums_sum_V_27_new_1_i_phi_fu_1321_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_phi_mux_cics_ip_sums_sum_V_28_flag_1_i_phi_fu_1332_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_28 <= ap_phi_mux_cics_ip_sums_sum_V_28_new_1_i_phi_fu_1343_p4;
                cics_ip_sums_sum_V_29 <= ap_phi_mux_cics_ip_sums_sum_V_29_new_1_i_phi_fu_1354_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_phi_mux_cics_ip_sums_sum_V_4_flag_1_i_phi_fu_947_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_4 <= ap_phi_mux_cics_ip_sums_sum_V_4_new_1_i_phi_fu_958_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_phi_mux_cics_ip_sums_sum_V_6_flag_1_i_phi_fu_969_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_6 <= ap_phi_mux_cics_ip_sums_sum_V_6_new_1_i_phi_fu_980_p4;
                cics_ip_sums_sum_V_7 <= ap_phi_mux_cics_ip_sums_sum_V_7_new_1_i_phi_fu_991_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_phi_mux_cics_ip_sums_sum_V_8_flag_1_i_phi_fu_1002_p4 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cics_ip_sums_sum_V_8 <= ap_phi_mux_cics_ip_sums_sum_V_8_new_1_i_phi_fu_1013_p4;
                cics_ip_sums_sum_V_9 <= ap_phi_mux_cics_ip_sums_sum_V_9_new_1_i_phi_fu_1024_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_376_p3 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                dataStreamBuffer0_read_reg_4451 <= dataStreamBuffer0_dout;
                tmp_last_V_reg_4518 <= dataStreamBuffer0_dout(576 downto 576);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_4447 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                select_ln878_10_reg_4622 <= select_ln878_10_fu_2384_p3;
                select_ln878_11_reg_4627 <= select_ln878_11_fu_2468_p3;
                select_ln878_12_reg_4632 <= select_ln878_12_fu_2545_p3;
                select_ln878_13_reg_4637 <= select_ln878_13_fu_2630_p3;
                select_ln878_14_reg_4642 <= select_ln878_14_fu_2707_p3;
                select_ln878_15_reg_4647 <= select_ln878_15_fu_2791_p3;
                select_ln878_16_reg_4652 <= select_ln878_16_fu_2868_p3;
                select_ln878_17_reg_4657 <= select_ln878_17_fu_2952_p3;
                select_ln878_18_reg_4662 <= select_ln878_18_fu_3029_p3;
                select_ln878_19_reg_4667 <= select_ln878_19_fu_3113_p3;
                select_ln878_1_reg_4577 <= select_ln878_1_fu_1638_p3;
                select_ln878_20_reg_4672 <= select_ln878_20_fu_3190_p3;
                select_ln878_21_reg_4677 <= select_ln878_21_fu_3274_p3;
                select_ln878_22_reg_4682 <= select_ln878_22_fu_3351_p3;
                select_ln878_23_reg_4687 <= select_ln878_23_fu_3435_p3;
                select_ln878_24_reg_4692 <= select_ln878_24_fu_3512_p3;
                select_ln878_25_reg_4697 <= select_ln878_25_fu_3596_p3;
                select_ln878_26_reg_4702 <= select_ln878_26_fu_3673_p3;
                select_ln878_27_reg_4707 <= select_ln878_27_fu_3757_p3;
                select_ln878_28_reg_4712 <= select_ln878_28_fu_3834_p3;
                select_ln878_2_reg_4582 <= select_ln878_2_fu_1731_p3;
                select_ln878_3_reg_4587 <= select_ln878_3_fu_1808_p3;
                select_ln878_4_reg_4592 <= select_ln878_4_fu_1892_p3;
                select_ln878_5_reg_4597 <= select_ln878_5_fu_1985_p3;
                select_ln878_6_reg_4602 <= select_ln878_6_fu_2062_p3;
                select_ln878_7_reg_4607 <= select_ln878_7_fu_2146_p3;
                select_ln878_8_reg_4612 <= select_ln878_8_fu_2223_p3;
                select_ln878_9_reg_4617 <= select_ln878_9_fu_2307_p3;
                select_ln878_reg_4572 <= select_ln878_fu_1561_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                tmp_i_reg_4447 <= tmp_i_nbreadreq_fu_376_p3;
                tmp_i_reg_4447_pp0_iter1_reg <= tmp_i_reg_4447;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln213_100_fu_3258_p2 <= std_logic_vector(unsigned(p_Result_24_fu_3217_p3) + unsigned(zext_ln1497_52_fu_3254_p1));
    add_ln213_101_fu_3335_p2 <= std_logic_vector(unsigned(p_Result_25_fu_3301_p3) + unsigned(zext_ln1497_53_fu_3331_p1));
    add_ln213_102_fu_3419_p2 <= std_logic_vector(unsigned(p_Result_26_fu_3378_p3) + unsigned(zext_ln1497_54_fu_3415_p1));
    add_ln213_103_fu_3496_p2 <= std_logic_vector(unsigned(p_Result_27_fu_3462_p3) + unsigned(zext_ln1497_55_fu_3492_p1));
    add_ln213_104_fu_3580_p2 <= std_logic_vector(unsigned(p_Result_28_fu_3539_p3) + unsigned(zext_ln1497_56_fu_3576_p1));
    add_ln213_105_fu_3657_p2 <= std_logic_vector(unsigned(p_Result_29_fu_3623_p3) + unsigned(zext_ln1497_57_fu_3653_p1));
    add_ln213_106_fu_3741_p2 <= std_logic_vector(unsigned(p_Result_30_fu_3700_p3) + unsigned(zext_ln1497_58_fu_3737_p1));
    add_ln213_107_fu_3818_p2 <= std_logic_vector(unsigned(p_Result_31_fu_3784_p3) + unsigned(zext_ln1497_59_fu_3814_p1));
    add_ln213_51_fu_1628_p2 <= std_logic_vector(unsigned(add_ln213_80_fu_1622_p2) + unsigned(trunc_ln691_10_fu_1600_p1));
    add_ln213_52_fu_1721_p2 <= std_logic_vector(unsigned(add_ln213_81_fu_1715_p2) + unsigned(trunc_ln691_11_fu_1693_p1));
    add_ln213_53_fu_1798_p2 <= std_logic_vector(unsigned(add_ln213_82_fu_1792_p2) + unsigned(trunc_ln691_12_fu_1770_p1));
    add_ln213_54_fu_1882_p2 <= std_logic_vector(unsigned(add_ln213_83_fu_1876_p2) + unsigned(trunc_ln691_13_fu_1854_p1));
    add_ln213_55_fu_1975_p2 <= std_logic_vector(unsigned(add_ln213_84_fu_1969_p2) + unsigned(trunc_ln691_14_fu_1947_p1));
    add_ln213_56_fu_2052_p2 <= std_logic_vector(unsigned(add_ln213_85_fu_2046_p2) + unsigned(trunc_ln691_15_fu_2024_p1));
    add_ln213_57_fu_2136_p2 <= std_logic_vector(unsigned(add_ln213_86_fu_2130_p2) + unsigned(trunc_ln691_16_fu_2108_p1));
    add_ln213_58_fu_2213_p2 <= std_logic_vector(unsigned(add_ln213_87_fu_2207_p2) + unsigned(trunc_ln691_17_fu_2185_p1));
    add_ln213_59_fu_2297_p2 <= std_logic_vector(unsigned(add_ln213_88_fu_2291_p2) + unsigned(trunc_ln691_18_fu_2269_p1));
    add_ln213_60_fu_2374_p2 <= std_logic_vector(unsigned(add_ln213_89_fu_2368_p2) + unsigned(trunc_ln691_19_fu_2346_p1));
    add_ln213_61_fu_2458_p2 <= std_logic_vector(unsigned(add_ln213_90_fu_2452_p2) + unsigned(trunc_ln691_20_fu_2430_p1));
    add_ln213_62_fu_2535_p2 <= std_logic_vector(unsigned(add_ln213_91_fu_2529_p2) + unsigned(trunc_ln691_21_fu_2507_p1));
    add_ln213_63_fu_2620_p2 <= std_logic_vector(unsigned(add_ln213_92_fu_2614_p2) + unsigned(trunc_ln691_22_fu_2592_p1));
    add_ln213_64_fu_2697_p2 <= std_logic_vector(unsigned(add_ln213_93_fu_2691_p2) + unsigned(trunc_ln691_23_fu_2669_p1));
    add_ln213_65_fu_2781_p2 <= std_logic_vector(unsigned(add_ln213_94_fu_2775_p2) + unsigned(trunc_ln691_24_fu_2753_p1));
    add_ln213_66_fu_2858_p2 <= std_logic_vector(unsigned(add_ln213_95_fu_2852_p2) + unsigned(trunc_ln691_25_fu_2830_p1));
    add_ln213_67_fu_2942_p2 <= std_logic_vector(unsigned(add_ln213_96_fu_2936_p2) + unsigned(trunc_ln691_26_fu_2914_p1));
    add_ln213_68_fu_3019_p2 <= std_logic_vector(unsigned(add_ln213_97_fu_3013_p2) + unsigned(trunc_ln691_27_fu_2991_p1));
    add_ln213_69_fu_3103_p2 <= std_logic_vector(unsigned(add_ln213_98_fu_3097_p2) + unsigned(trunc_ln691_28_fu_3075_p1));
    add_ln213_70_fu_3180_p2 <= std_logic_vector(unsigned(add_ln213_99_fu_3174_p2) + unsigned(trunc_ln691_29_fu_3152_p1));
    add_ln213_71_fu_3264_p2 <= std_logic_vector(unsigned(add_ln213_100_fu_3258_p2) + unsigned(trunc_ln691_30_fu_3236_p1));
    add_ln213_72_fu_3341_p2 <= std_logic_vector(unsigned(add_ln213_101_fu_3335_p2) + unsigned(trunc_ln691_31_fu_3313_p1));
    add_ln213_73_fu_3425_p2 <= std_logic_vector(unsigned(add_ln213_102_fu_3419_p2) + unsigned(trunc_ln691_32_fu_3397_p1));
    add_ln213_74_fu_3502_p2 <= std_logic_vector(unsigned(add_ln213_103_fu_3496_p2) + unsigned(trunc_ln691_33_fu_3474_p1));
    add_ln213_75_fu_3586_p2 <= std_logic_vector(unsigned(add_ln213_104_fu_3580_p2) + unsigned(trunc_ln691_34_fu_3558_p1));
    add_ln213_76_fu_3663_p2 <= std_logic_vector(unsigned(add_ln213_105_fu_3657_p2) + unsigned(trunc_ln691_35_fu_3635_p1));
    add_ln213_77_fu_3747_p2 <= std_logic_vector(unsigned(add_ln213_106_fu_3741_p2) + unsigned(trunc_ln691_36_fu_3719_p1));
    add_ln213_78_fu_3824_p2 <= std_logic_vector(unsigned(add_ln213_107_fu_3818_p2) + unsigned(trunc_ln691_37_fu_3796_p1));
    add_ln213_79_fu_1545_p2 <= std_logic_vector(unsigned(p_Result_s_fu_1504_p3) + unsigned(zext_ln1497_fu_1541_p1));
    add_ln213_80_fu_1622_p2 <= std_logic_vector(unsigned(p_Result_4_fu_1588_p3) + unsigned(zext_ln1497_32_fu_1618_p1));
    add_ln213_81_fu_1715_p2 <= std_logic_vector(unsigned(p_Result_5_fu_1665_p3) + unsigned(zext_ln1497_33_fu_1711_p1));
    add_ln213_82_fu_1792_p2 <= std_logic_vector(unsigned(p_Result_6_fu_1758_p3) + unsigned(zext_ln1497_34_fu_1788_p1));
    add_ln213_83_fu_1876_p2 <= std_logic_vector(unsigned(p_Result_7_fu_1835_p3) + unsigned(zext_ln1497_35_fu_1872_p1));
    add_ln213_84_fu_1969_p2 <= std_logic_vector(unsigned(p_Result_8_fu_1919_p3) + unsigned(zext_ln1497_36_fu_1965_p1));
    add_ln213_85_fu_2046_p2 <= std_logic_vector(unsigned(p_Result_9_fu_2012_p3) + unsigned(zext_ln1497_37_fu_2042_p1));
    add_ln213_86_fu_2130_p2 <= std_logic_vector(unsigned(p_Result_10_fu_2089_p3) + unsigned(zext_ln1497_38_fu_2126_p1));
    add_ln213_87_fu_2207_p2 <= std_logic_vector(unsigned(p_Result_11_fu_2173_p3) + unsigned(zext_ln1497_39_fu_2203_p1));
    add_ln213_88_fu_2291_p2 <= std_logic_vector(unsigned(p_Result_12_fu_2250_p3) + unsigned(zext_ln1497_40_fu_2287_p1));
    add_ln213_89_fu_2368_p2 <= std_logic_vector(unsigned(p_Result_13_fu_2334_p3) + unsigned(zext_ln1497_41_fu_2364_p1));
    add_ln213_90_fu_2452_p2 <= std_logic_vector(unsigned(p_Result_14_fu_2411_p3) + unsigned(zext_ln1497_42_fu_2448_p1));
    add_ln213_91_fu_2529_p2 <= std_logic_vector(unsigned(p_Result_15_fu_2495_p3) + unsigned(zext_ln1497_43_fu_2525_p1));
    add_ln213_92_fu_2614_p2 <= std_logic_vector(unsigned(p_Result_16_fu_2572_p3) + unsigned(zext_ln1497_44_fu_2610_p1));
    add_ln213_93_fu_2691_p2 <= std_logic_vector(unsigned(p_Result_17_fu_2657_p3) + unsigned(zext_ln1497_45_fu_2687_p1));
    add_ln213_94_fu_2775_p2 <= std_logic_vector(unsigned(p_Result_18_fu_2734_p3) + unsigned(zext_ln1497_46_fu_2771_p1));
    add_ln213_95_fu_2852_p2 <= std_logic_vector(unsigned(p_Result_19_fu_2818_p3) + unsigned(zext_ln1497_47_fu_2848_p1));
    add_ln213_96_fu_2936_p2 <= std_logic_vector(unsigned(p_Result_20_fu_2895_p3) + unsigned(zext_ln1497_48_fu_2932_p1));
    add_ln213_97_fu_3013_p2 <= std_logic_vector(unsigned(p_Result_21_fu_2979_p3) + unsigned(zext_ln1497_49_fu_3009_p1));
    add_ln213_98_fu_3097_p2 <= std_logic_vector(unsigned(p_Result_22_fu_3056_p3) + unsigned(zext_ln1497_50_fu_3093_p1));
    add_ln213_99_fu_3174_p2 <= std_logic_vector(unsigned(p_Result_23_fu_3140_p3) + unsigned(zext_ln1497_51_fu_3170_p1));
    add_ln213_fu_1551_p2 <= std_logic_vector(unsigned(add_ln213_79_fu_1545_p2) + unsigned(trunc_ln691_fu_1523_p1));
    add_ln691_31_fu_1604_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_1) + unsigned(zext_ln691_29_fu_1596_p1));
    add_ln691_32_fu_1697_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_2) + unsigned(zext_ln691_30_fu_1689_p1));
    add_ln691_33_fu_1774_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_3) + unsigned(zext_ln691_31_fu_1766_p1));
    add_ln691_34_fu_1858_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_4) + unsigned(zext_ln691_32_fu_1850_p1));
    add_ln691_35_fu_1951_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_6) + unsigned(zext_ln691_33_fu_1943_p1));
    add_ln691_36_fu_2028_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_7) + unsigned(zext_ln691_34_fu_2020_p1));
    add_ln691_37_fu_2112_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_8) + unsigned(zext_ln691_35_fu_2104_p1));
    add_ln691_38_fu_2189_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_9) + unsigned(zext_ln691_36_fu_2181_p1));
    add_ln691_39_fu_2273_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_10) + unsigned(zext_ln691_37_fu_2265_p1));
    add_ln691_40_fu_2350_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_11) + unsigned(zext_ln691_38_fu_2342_p1));
    add_ln691_41_fu_2434_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_12) + unsigned(zext_ln691_39_fu_2426_p1));
    add_ln691_42_fu_2511_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_13) + unsigned(zext_ln691_40_fu_2503_p1));
    add_ln691_43_fu_2596_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_14) + unsigned(zext_ln691_41_fu_2588_p1));
    add_ln691_44_fu_2673_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_15) + unsigned(zext_ln691_42_fu_2665_p1));
    add_ln691_45_fu_2757_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_16) + unsigned(zext_ln691_43_fu_2749_p1));
    add_ln691_46_fu_2834_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_17) + unsigned(zext_ln691_44_fu_2826_p1));
    add_ln691_47_fu_2918_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_18) + unsigned(zext_ln691_45_fu_2910_p1));
    add_ln691_48_fu_2995_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_19) + unsigned(zext_ln691_46_fu_2987_p1));
    add_ln691_49_fu_3079_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_20) + unsigned(zext_ln691_47_fu_3071_p1));
    add_ln691_50_fu_3156_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_21) + unsigned(zext_ln691_48_fu_3148_p1));
    add_ln691_51_fu_3240_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_22) + unsigned(zext_ln691_49_fu_3232_p1));
    add_ln691_52_fu_3317_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_23) + unsigned(zext_ln691_50_fu_3309_p1));
    add_ln691_53_fu_3401_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_24) + unsigned(zext_ln691_51_fu_3393_p1));
    add_ln691_54_fu_3478_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_25) + unsigned(zext_ln691_52_fu_3470_p1));
    add_ln691_55_fu_3562_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_26) + unsigned(zext_ln691_53_fu_3554_p1));
    add_ln691_56_fu_3639_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_27) + unsigned(zext_ln691_54_fu_3631_p1));
    add_ln691_57_fu_3723_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_28) + unsigned(zext_ln691_55_fu_3715_p1));
    add_ln691_58_fu_3800_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_29) + unsigned(zext_ln691_56_fu_3792_p1));
    add_ln691_fu_1527_p2 <= std_logic_vector(unsigned(cics_ip_sums_sum_V_0) + unsigned(zext_ln691_fu_1519_p1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, dataStreamBuffer0_empty_n, tmp_i_nbreadreq_fu_376_p3, dataStreamBuffer1_full_n, tmp_i_reg_4447, subSumFifo_full_n, ap_predicate_op621_write_state3)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op621_write_state3 = ap_const_boolean_1) and (subSumFifo_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_i_reg_4447 = ap_const_lv1_1) and (dataStreamBuffer1_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_376_p3 = ap_const_lv1_1) and (dataStreamBuffer0_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, dataStreamBuffer0_empty_n, tmp_i_nbreadreq_fu_376_p3, dataStreamBuffer1_full_n, tmp_i_reg_4447, subSumFifo_full_n, ap_predicate_op621_write_state3)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op621_write_state3 = ap_const_boolean_1) and (subSumFifo_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_i_reg_4447 = ap_const_lv1_1) and (dataStreamBuffer1_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_376_p3 = ap_const_lv1_1) and (dataStreamBuffer0_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, dataStreamBuffer0_empty_n, tmp_i_nbreadreq_fu_376_p3, dataStreamBuffer1_full_n, tmp_i_reg_4447, subSumFifo_full_n, ap_predicate_op621_write_state3)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_predicate_op621_write_state3 = ap_const_boolean_1) and (subSumFifo_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((tmp_i_reg_4447 = ap_const_lv1_1) and (dataStreamBuffer1_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_start = ap_const_logic_1) and ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_376_p3 = ap_const_lv1_1) and (dataStreamBuffer0_empty_n = ap_const_logic_0)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg, dataStreamBuffer0_empty_n, tmp_i_nbreadreq_fu_376_p3)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_done_reg = ap_const_logic_1) or ((tmp_i_nbreadreq_fu_376_p3 = ap_const_lv1_1) and (dataStreamBuffer0_empty_n = ap_const_logic_0)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(dataStreamBuffer1_full_n, tmp_i_reg_4447)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((tmp_i_reg_4447 = ap_const_lv1_1) and (dataStreamBuffer1_full_n = ap_const_logic_0));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(subSumFifo_full_n, ap_predicate_op621_write_state3)
    begin
                ap_block_state3_pp0_stage0_iter2 <= ((ap_predicate_op621_write_state3 = ap_const_boolean_1) and (subSumFifo_full_n = ap_const_logic_0));
    end process;


    ap_condition_83_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_83 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_407_p4_assign_proc : process(tmp_i_reg_4447, cics_firstWord_load_load_fu_1369_p1, ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_404)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_407_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_407_p4 <= ap_const_lv1_1;
            else 
                ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_407_p4 <= ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_404;
            end if;
        else 
            ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_407_p4 <= ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_404;
        end if; 
    end process;


    ap_phi_mux_cics_firstWord_flag_1_i_phi_fu_859_p4_assign_proc : process(tmp_i_reg_4447, ap_phi_reg_pp0_iter1_cics_firstWord_flag_1_i_reg_855, or_ln514_fu_3843_p2)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_firstWord_flag_1_i_phi_fu_859_p4 <= or_ln514_fu_3843_p2;
        else 
            ap_phi_mux_cics_firstWord_flag_1_i_phi_fu_859_p4 <= ap_phi_reg_pp0_iter1_cics_firstWord_flag_1_i_reg_855;
        end if; 
    end process;


    ap_phi_mux_cics_firstWord_new_1_i_phi_fu_870_p4_assign_proc : process(tmp_i_reg_4447, tmp_last_V_reg_4518, ap_phi_reg_pp0_iter1_cics_firstWord_new_1_i_reg_866)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_firstWord_new_1_i_phi_fu_870_p4 <= tmp_last_V_reg_4518;
        else 
            ap_phi_mux_cics_firstWord_new_1_i_phi_fu_870_p4 <= ap_phi_reg_pp0_iter1_cics_firstWord_new_1_i_reg_866;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_418_p4_assign_proc : process(tmp_i_reg_4447, cics_firstWord_load_load_fu_1369_p1, icmp_ln878_fu_1512_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_415)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_418_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_418_p4 <= icmp_ln878_fu_1512_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_418_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_415;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_418_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_415;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_0_flag_2_i_phi_fu_881_p4_assign_proc : process(tmp_i_reg_4447, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_2_i_reg_877, or_ln514_1_fu_3849_p2)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_0_flag_2_i_phi_fu_881_p4 <= or_ln514_1_fu_3849_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_0_flag_2_i_phi_fu_881_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_2_i_reg_877;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_428_p4_assign_proc : process(tmp_i_reg_4447, cics_firstWord_load_load_fu_1369_p1, select_ln878_fu_1561_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_1_i_reg_425)
    begin
        if (((tmp_i_reg_4447 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_428_p4 <= select_ln878_fu_1561_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_428_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_1_i_reg_425;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_0_new_2_i_phi_fu_892_p4_assign_proc : process(tmp_i_reg_4447, select_ln514_fu_3855_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_2_i_reg_888)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_0_new_2_i_phi_fu_892_p4 <= select_ln514_fu_3855_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_0_new_2_i_phi_fu_892_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_2_i_reg_888;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_558_p4_assign_proc : process(tmp_i_reg_4447, cics_firstWord_load_load_fu_1369_p1, icmp_ln878_5_fu_2258_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_555)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_558_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_558_p4 <= icmp_ln878_5_fu_2258_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_558_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_555;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_558_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_555;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_10_flag_1_i_phi_fu_1035_p4_assign_proc : process(tmp_i_reg_4447, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_1_i_reg_1031, or_ln514_6_fu_3951_p2)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_10_flag_1_i_phi_fu_1035_p4 <= or_ln514_6_fu_3951_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_10_flag_1_i_phi_fu_1035_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_1_i_reg_1031;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_568_p4_assign_proc : process(tmp_i_reg_4447, cics_firstWord_load_load_fu_1369_p1, select_ln878_9_fu_2307_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_0_i_reg_565)
    begin
        if (((tmp_i_reg_4447 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_568_p4 <= select_ln878_9_fu_2307_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_568_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_0_i_reg_565;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_10_new_1_i_phi_fu_1046_p4_assign_proc : process(tmp_i_reg_4447, select_ln514_9_fu_3957_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_1_i_reg_1042)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_10_new_1_i_phi_fu_1046_p4 <= select_ln514_9_fu_3957_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_10_new_1_i_phi_fu_1046_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_1_i_reg_1042;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_578_p4_assign_proc : process(tmp_i_reg_4447, cics_firstWord_load_load_fu_1369_p1, select_ln878_10_fu_2384_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_0_i_reg_575)
    begin
        if (((tmp_i_reg_4447 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_578_p4 <= select_ln878_10_fu_2384_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_578_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_0_i_reg_575;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_11_new_1_i_phi_fu_1057_p4_assign_proc : process(tmp_i_reg_4447, select_ln514_10_fu_3965_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_1_i_reg_1053)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_11_new_1_i_phi_fu_1057_p4 <= select_ln514_10_fu_3965_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_11_new_1_i_phi_fu_1057_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_1_i_reg_1053;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_588_p4_assign_proc : process(tmp_i_reg_4447, cics_firstWord_load_load_fu_1369_p1, icmp_ln878_6_fu_2419_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_585)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_588_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_588_p4 <= icmp_ln878_6_fu_2419_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_588_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_585;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_588_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_585;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_12_flag_1_i_phi_fu_1068_p4_assign_proc : process(tmp_i_reg_4447, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_1_i_reg_1064, or_ln514_7_fu_3973_p2)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_12_flag_1_i_phi_fu_1068_p4 <= or_ln514_7_fu_3973_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_12_flag_1_i_phi_fu_1068_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_1_i_reg_1064;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_598_p4_assign_proc : process(tmp_i_reg_4447, cics_firstWord_load_load_fu_1369_p1, select_ln878_11_fu_2468_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_0_i_reg_595)
    begin
        if (((tmp_i_reg_4447 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_598_p4 <= select_ln878_11_fu_2468_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_598_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_0_i_reg_595;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_12_new_1_i_phi_fu_1079_p4_assign_proc : process(tmp_i_reg_4447, select_ln514_11_fu_3979_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_1_i_reg_1075)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_12_new_1_i_phi_fu_1079_p4 <= select_ln514_11_fu_3979_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_12_new_1_i_phi_fu_1079_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_1_i_reg_1075;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_608_p4_assign_proc : process(tmp_i_reg_4447, cics_firstWord_load_load_fu_1369_p1, select_ln878_12_fu_2545_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_0_i_reg_605)
    begin
        if (((tmp_i_reg_4447 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_608_p4 <= select_ln878_12_fu_2545_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_608_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_0_i_reg_605;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_13_new_1_i_phi_fu_1090_p4_assign_proc : process(tmp_i_reg_4447, select_ln514_12_fu_3987_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_1_i_reg_1086)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_13_new_1_i_phi_fu_1090_p4 <= select_ln514_12_fu_3987_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_13_new_1_i_phi_fu_1090_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_1_i_reg_1086;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_618_p4_assign_proc : process(tmp_i_reg_4447, dataStreamBuffer0_read_reg_4451, cics_firstWord_load_load_fu_1369_p1, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_615)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_618_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_618_p4 <= dataStreamBuffer0_read_reg_4451(3 downto 3);
            else 
                ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_618_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_615;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_618_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_615;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_14_flag_1_i_phi_fu_1101_p4_assign_proc : process(tmp_i_reg_4447, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_1_i_reg_1097, or_ln514_8_fu_3995_p2)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_14_flag_1_i_phi_fu_1101_p4 <= or_ln514_8_fu_3995_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_14_flag_1_i_phi_fu_1101_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_1_i_reg_1097;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_628_p4_assign_proc : process(tmp_i_reg_4447, cics_firstWord_load_load_fu_1369_p1, select_ln878_13_fu_2630_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_0_i_reg_625)
    begin
        if (((tmp_i_reg_4447 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_628_p4 <= select_ln878_13_fu_2630_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_628_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_0_i_reg_625;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_14_new_1_i_phi_fu_1112_p4_assign_proc : process(tmp_i_reg_4447, select_ln514_13_fu_4001_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_1_i_reg_1108)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_14_new_1_i_phi_fu_1112_p4 <= select_ln514_13_fu_4001_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_14_new_1_i_phi_fu_1112_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_1_i_reg_1108;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_638_p4_assign_proc : process(tmp_i_reg_4447, cics_firstWord_load_load_fu_1369_p1, select_ln878_14_fu_2707_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_0_i_reg_635)
    begin
        if (((tmp_i_reg_4447 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_638_p4 <= select_ln878_14_fu_2707_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_638_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_0_i_reg_635;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_15_new_1_i_phi_fu_1123_p4_assign_proc : process(tmp_i_reg_4447, select_ln514_14_fu_4009_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_1_i_reg_1119)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_15_new_1_i_phi_fu_1123_p4 <= select_ln514_14_fu_4009_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_15_new_1_i_phi_fu_1123_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_1_i_reg_1119;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_648_p4_assign_proc : process(tmp_i_reg_4447, cics_firstWord_load_load_fu_1369_p1, icmp_ln878_7_fu_2742_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_645)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_648_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_648_p4 <= icmp_ln878_7_fu_2742_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_648_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_645;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_648_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_645;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_16_flag_1_i_phi_fu_1134_p4_assign_proc : process(tmp_i_reg_4447, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_1_i_reg_1130, or_ln514_9_fu_4017_p2)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_16_flag_1_i_phi_fu_1134_p4 <= or_ln514_9_fu_4017_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_16_flag_1_i_phi_fu_1134_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_1_i_reg_1130;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_658_p4_assign_proc : process(tmp_i_reg_4447, cics_firstWord_load_load_fu_1369_p1, select_ln878_15_fu_2791_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_0_i_reg_655)
    begin
        if (((tmp_i_reg_4447 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_658_p4 <= select_ln878_15_fu_2791_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_658_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_0_i_reg_655;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_16_new_1_i_phi_fu_1145_p4_assign_proc : process(tmp_i_reg_4447, select_ln514_15_fu_4023_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_1_i_reg_1141)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_16_new_1_i_phi_fu_1145_p4 <= select_ln514_15_fu_4023_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_16_new_1_i_phi_fu_1145_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_1_i_reg_1141;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_668_p4_assign_proc : process(tmp_i_reg_4447, cics_firstWord_load_load_fu_1369_p1, select_ln878_16_fu_2868_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_0_i_reg_665)
    begin
        if (((tmp_i_reg_4447 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_668_p4 <= select_ln878_16_fu_2868_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_668_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_0_i_reg_665;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_17_new_1_i_phi_fu_1156_p4_assign_proc : process(tmp_i_reg_4447, select_ln514_16_fu_4031_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_1_i_reg_1152)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_17_new_1_i_phi_fu_1156_p4 <= select_ln514_16_fu_4031_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_17_new_1_i_phi_fu_1156_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_1_i_reg_1152;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_678_p4_assign_proc : process(tmp_i_reg_4447, cics_firstWord_load_load_fu_1369_p1, icmp_ln878_8_fu_2903_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_675)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_678_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_678_p4 <= icmp_ln878_8_fu_2903_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_678_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_675;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_678_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_675;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_18_flag_1_i_phi_fu_1167_p4_assign_proc : process(tmp_i_reg_4447, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_1_i_reg_1163, or_ln514_10_fu_4039_p2)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_18_flag_1_i_phi_fu_1167_p4 <= or_ln514_10_fu_4039_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_18_flag_1_i_phi_fu_1167_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_1_i_reg_1163;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_688_p4_assign_proc : process(tmp_i_reg_4447, cics_firstWord_load_load_fu_1369_p1, select_ln878_17_fu_2952_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_0_i_reg_685)
    begin
        if (((tmp_i_reg_4447 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_688_p4 <= select_ln878_17_fu_2952_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_688_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_0_i_reg_685;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_18_new_1_i_phi_fu_1178_p4_assign_proc : process(tmp_i_reg_4447, select_ln514_17_fu_4045_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_1_i_reg_1174)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_18_new_1_i_phi_fu_1178_p4 <= select_ln514_17_fu_4045_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_18_new_1_i_phi_fu_1178_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_1_i_reg_1174;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_698_p4_assign_proc : process(tmp_i_reg_4447, cics_firstWord_load_load_fu_1369_p1, select_ln878_18_fu_3029_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_0_i_reg_695)
    begin
        if (((tmp_i_reg_4447 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_698_p4 <= select_ln878_18_fu_3029_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_698_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_0_i_reg_695;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_19_new_1_i_phi_fu_1189_p4_assign_proc : process(tmp_i_reg_4447, select_ln514_18_fu_4053_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_1_i_reg_1185)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_19_new_1_i_phi_fu_1189_p4 <= select_ln514_18_fu_4053_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_19_new_1_i_phi_fu_1189_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_1_i_reg_1185;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_438_p4_assign_proc : process(tmp_i_reg_4447, cics_firstWord_load_load_fu_1369_p1, select_ln878_1_fu_1638_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_0_i_reg_435)
    begin
        if (((tmp_i_reg_4447 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_438_p4 <= select_ln878_1_fu_1638_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_438_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_0_i_reg_435;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_1_new_1_i_phi_fu_903_p4_assign_proc : process(tmp_i_reg_4447, select_ln514_1_fu_3863_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_1_i_reg_899)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_1_new_1_i_phi_fu_903_p4 <= select_ln514_1_fu_3863_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_1_new_1_i_phi_fu_903_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_1_i_reg_899;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_708_p4_assign_proc : process(tmp_i_reg_4447, cics_firstWord_load_load_fu_1369_p1, icmp_ln878_9_fu_3064_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_705)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_708_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_708_p4 <= icmp_ln878_9_fu_3064_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_708_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_705;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_708_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_705;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_20_flag_1_i_phi_fu_1200_p4_assign_proc : process(tmp_i_reg_4447, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_1_i_reg_1196, or_ln514_11_fu_4061_p2)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_20_flag_1_i_phi_fu_1200_p4 <= or_ln514_11_fu_4061_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_20_flag_1_i_phi_fu_1200_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_1_i_reg_1196;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_718_p4_assign_proc : process(tmp_i_reg_4447, cics_firstWord_load_load_fu_1369_p1, select_ln878_19_fu_3113_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_0_i_reg_715)
    begin
        if (((tmp_i_reg_4447 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_718_p4 <= select_ln878_19_fu_3113_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_718_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_0_i_reg_715;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_20_new_1_i_phi_fu_1211_p4_assign_proc : process(tmp_i_reg_4447, select_ln514_19_fu_4067_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_1_i_reg_1207)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_20_new_1_i_phi_fu_1211_p4 <= select_ln514_19_fu_4067_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_20_new_1_i_phi_fu_1211_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_1_i_reg_1207;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_728_p4_assign_proc : process(tmp_i_reg_4447, cics_firstWord_load_load_fu_1369_p1, select_ln878_20_fu_3190_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_0_i_reg_725)
    begin
        if (((tmp_i_reg_4447 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_728_p4 <= select_ln878_20_fu_3190_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_728_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_0_i_reg_725;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_21_new_1_i_phi_fu_1222_p4_assign_proc : process(tmp_i_reg_4447, select_ln514_20_fu_4075_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_1_i_reg_1218)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_21_new_1_i_phi_fu_1222_p4 <= select_ln514_20_fu_4075_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_21_new_1_i_phi_fu_1222_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_1_i_reg_1218;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_738_p4_assign_proc : process(tmp_i_reg_4447, cics_firstWord_load_load_fu_1369_p1, icmp_ln878_10_fu_3225_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_735)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_738_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_738_p4 <= icmp_ln878_10_fu_3225_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_738_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_735;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_738_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_735;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_22_flag_1_i_phi_fu_1233_p4_assign_proc : process(tmp_i_reg_4447, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_1_i_reg_1229, or_ln514_12_fu_4083_p2)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_22_flag_1_i_phi_fu_1233_p4 <= or_ln514_12_fu_4083_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_22_flag_1_i_phi_fu_1233_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_1_i_reg_1229;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_748_p4_assign_proc : process(tmp_i_reg_4447, cics_firstWord_load_load_fu_1369_p1, select_ln878_21_fu_3274_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_0_i_reg_745)
    begin
        if (((tmp_i_reg_4447 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_748_p4 <= select_ln878_21_fu_3274_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_748_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_0_i_reg_745;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_22_new_1_i_phi_fu_1244_p4_assign_proc : process(tmp_i_reg_4447, select_ln514_21_fu_4089_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_1_i_reg_1240)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_22_new_1_i_phi_fu_1244_p4 <= select_ln514_21_fu_4089_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_22_new_1_i_phi_fu_1244_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_1_i_reg_1240;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_758_p4_assign_proc : process(tmp_i_reg_4447, cics_firstWord_load_load_fu_1369_p1, select_ln878_22_fu_3351_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_0_i_reg_755)
    begin
        if (((tmp_i_reg_4447 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_758_p4 <= select_ln878_22_fu_3351_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_758_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_0_i_reg_755;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_23_new_1_i_phi_fu_1255_p4_assign_proc : process(tmp_i_reg_4447, select_ln514_22_fu_4097_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_1_i_reg_1251)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_23_new_1_i_phi_fu_1255_p4 <= select_ln514_22_fu_4097_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_23_new_1_i_phi_fu_1255_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_1_i_reg_1251;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_768_p4_assign_proc : process(tmp_i_reg_4447, cics_firstWord_load_load_fu_1369_p1, icmp_ln878_11_fu_3386_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_765)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_768_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_768_p4 <= icmp_ln878_11_fu_3386_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_768_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_765;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_768_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_765;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_24_flag_1_i_phi_fu_1266_p4_assign_proc : process(tmp_i_reg_4447, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_1_i_reg_1262, or_ln514_13_fu_4105_p2)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_24_flag_1_i_phi_fu_1266_p4 <= or_ln514_13_fu_4105_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_24_flag_1_i_phi_fu_1266_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_1_i_reg_1262;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_778_p4_assign_proc : process(tmp_i_reg_4447, cics_firstWord_load_load_fu_1369_p1, select_ln878_23_fu_3435_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_0_i_reg_775)
    begin
        if (((tmp_i_reg_4447 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_778_p4 <= select_ln878_23_fu_3435_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_778_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_0_i_reg_775;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_24_new_1_i_phi_fu_1277_p4_assign_proc : process(tmp_i_reg_4447, select_ln514_23_fu_4111_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_1_i_reg_1273)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_24_new_1_i_phi_fu_1277_p4 <= select_ln514_23_fu_4111_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_24_new_1_i_phi_fu_1277_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_1_i_reg_1273;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_788_p4_assign_proc : process(tmp_i_reg_4447, cics_firstWord_load_load_fu_1369_p1, select_ln878_24_fu_3512_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_0_i_reg_785)
    begin
        if (((tmp_i_reg_4447 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_788_p4 <= select_ln878_24_fu_3512_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_788_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_0_i_reg_785;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_25_new_1_i_phi_fu_1288_p4_assign_proc : process(tmp_i_reg_4447, select_ln514_24_fu_4119_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_1_i_reg_1284)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_25_new_1_i_phi_fu_1288_p4 <= select_ln514_24_fu_4119_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_25_new_1_i_phi_fu_1288_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_1_i_reg_1284;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_798_p4_assign_proc : process(tmp_i_reg_4447, cics_firstWord_load_load_fu_1369_p1, icmp_ln878_12_fu_3547_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_795)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_798_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_798_p4 <= icmp_ln878_12_fu_3547_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_798_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_795;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_798_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_795;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_26_flag_1_i_phi_fu_1299_p4_assign_proc : process(tmp_i_reg_4447, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_1_i_reg_1295, or_ln514_14_fu_4127_p2)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_26_flag_1_i_phi_fu_1299_p4 <= or_ln514_14_fu_4127_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_26_flag_1_i_phi_fu_1299_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_1_i_reg_1295;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_808_p4_assign_proc : process(tmp_i_reg_4447, cics_firstWord_load_load_fu_1369_p1, select_ln878_25_fu_3596_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_0_i_reg_805)
    begin
        if (((tmp_i_reg_4447 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_808_p4 <= select_ln878_25_fu_3596_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_808_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_0_i_reg_805;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_26_new_1_i_phi_fu_1310_p4_assign_proc : process(tmp_i_reg_4447, select_ln514_25_fu_4133_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_1_i_reg_1306)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_26_new_1_i_phi_fu_1310_p4 <= select_ln514_25_fu_4133_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_26_new_1_i_phi_fu_1310_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_1_i_reg_1306;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_818_p4_assign_proc : process(tmp_i_reg_4447, cics_firstWord_load_load_fu_1369_p1, select_ln878_26_fu_3673_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_0_i_reg_815)
    begin
        if (((tmp_i_reg_4447 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_818_p4 <= select_ln878_26_fu_3673_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_818_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_0_i_reg_815;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_27_new_1_i_phi_fu_1321_p4_assign_proc : process(tmp_i_reg_4447, select_ln514_26_fu_4141_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_1_i_reg_1317)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_27_new_1_i_phi_fu_1321_p4 <= select_ln514_26_fu_4141_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_27_new_1_i_phi_fu_1321_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_1_i_reg_1317;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_828_p4_assign_proc : process(tmp_i_reg_4447, cics_firstWord_load_load_fu_1369_p1, icmp_ln878_13_fu_3708_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_825)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_828_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_828_p4 <= icmp_ln878_13_fu_3708_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_828_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_825;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_828_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_825;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_28_flag_1_i_phi_fu_1332_p4_assign_proc : process(tmp_i_reg_4447, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_1_i_reg_1328, or_ln514_15_fu_4149_p2)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_28_flag_1_i_phi_fu_1332_p4 <= or_ln514_15_fu_4149_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_28_flag_1_i_phi_fu_1332_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_1_i_reg_1328;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_838_p4_assign_proc : process(tmp_i_reg_4447, cics_firstWord_load_load_fu_1369_p1, select_ln878_27_fu_3757_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_0_i_reg_835)
    begin
        if (((tmp_i_reg_4447 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_838_p4 <= select_ln878_27_fu_3757_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_838_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_0_i_reg_835;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_28_new_1_i_phi_fu_1343_p4_assign_proc : process(tmp_i_reg_4447, select_ln514_27_fu_4155_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_1_i_reg_1339)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_28_new_1_i_phi_fu_1343_p4 <= select_ln514_27_fu_4155_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_28_new_1_i_phi_fu_1343_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_1_i_reg_1339;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_848_p4_assign_proc : process(tmp_i_reg_4447, cics_firstWord_load_load_fu_1369_p1, select_ln878_28_fu_3834_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_0_i_reg_845)
    begin
        if (((tmp_i_reg_4447 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_848_p4 <= select_ln878_28_fu_3834_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_848_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_0_i_reg_845;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_29_new_1_i_phi_fu_1354_p4_assign_proc : process(tmp_i_reg_4447, select_ln514_28_fu_4163_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_1_i_reg_1350)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_29_new_1_i_phi_fu_1354_p4 <= select_ln514_28_fu_4163_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_29_new_1_i_phi_fu_1354_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_1_i_reg_1350;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_448_p4_assign_proc : process(tmp_i_reg_4447, cics_firstWord_load_load_fu_1369_p1, icmp_ln878_1_fu_1682_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_445)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_448_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_448_p4 <= icmp_ln878_1_fu_1682_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_448_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_445;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_448_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_445;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_flag_1_i_phi_fu_914_p4_assign_proc : process(tmp_i_reg_4447, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_1_i_reg_910, or_ln514_2_fu_3871_p2)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_flag_1_i_phi_fu_914_p4 <= or_ln514_2_fu_3871_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_flag_1_i_phi_fu_914_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_1_i_reg_910;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_458_p4_assign_proc : process(tmp_i_reg_4447, cics_firstWord_load_load_fu_1369_p1, select_ln878_2_fu_1731_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_0_i_reg_455)
    begin
        if (((tmp_i_reg_4447 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_458_p4 <= select_ln878_2_fu_1731_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_458_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_0_i_reg_455;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_2_new_1_i_phi_fu_925_p4_assign_proc : process(tmp_i_reg_4447, select_ln514_2_fu_3877_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_1_i_reg_921)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_2_new_1_i_phi_fu_925_p4 <= select_ln514_2_fu_3877_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_2_new_1_i_phi_fu_925_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_1_i_reg_921;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_468_p4_assign_proc : process(tmp_i_reg_4447, cics_firstWord_load_load_fu_1369_p1, select_ln878_3_fu_1808_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_0_i_reg_465)
    begin
        if (((tmp_i_reg_4447 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_468_p4 <= select_ln878_3_fu_1808_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_468_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_0_i_reg_465;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_3_new_1_i_phi_fu_936_p4_assign_proc : process(tmp_i_reg_4447, select_ln514_3_fu_3885_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_1_i_reg_932)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_3_new_1_i_phi_fu_936_p4 <= select_ln514_3_fu_3885_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_3_new_1_i_phi_fu_936_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_1_i_reg_932;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_478_p4_assign_proc : process(tmp_i_reg_4447, cics_firstWord_load_load_fu_1369_p1, icmp_ln878_2_fu_1843_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_475)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_478_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_478_p4 <= icmp_ln878_2_fu_1843_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_478_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_475;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_478_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_475;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_4_flag_1_i_phi_fu_947_p4_assign_proc : process(tmp_i_reg_4447, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_1_i_reg_943, or_ln514_3_fu_3893_p2)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_4_flag_1_i_phi_fu_947_p4 <= or_ln514_3_fu_3893_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_4_flag_1_i_phi_fu_947_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_1_i_reg_943;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_488_p4_assign_proc : process(tmp_i_reg_4447, cics_firstWord_load_load_fu_1369_p1, select_ln878_4_fu_1892_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_0_i_reg_485)
    begin
        if (((tmp_i_reg_4447 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_488_p4 <= select_ln878_4_fu_1892_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_488_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_0_i_reg_485;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_4_new_1_i_phi_fu_958_p4_assign_proc : process(tmp_i_reg_4447, select_ln514_4_fu_3899_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_1_i_reg_954)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_4_new_1_i_phi_fu_958_p4 <= select_ln514_4_fu_3899_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_4_new_1_i_phi_fu_958_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_1_i_reg_954;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_498_p4_assign_proc : process(tmp_i_reg_4447, cics_firstWord_load_load_fu_1369_p1, icmp_ln878_3_fu_1936_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_495)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_498_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_498_p4 <= icmp_ln878_3_fu_1936_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_498_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_495;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_498_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_495;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_6_flag_1_i_phi_fu_969_p4_assign_proc : process(tmp_i_reg_4447, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_1_i_reg_965, or_ln514_4_fu_3907_p2)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_6_flag_1_i_phi_fu_969_p4 <= or_ln514_4_fu_3907_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_6_flag_1_i_phi_fu_969_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_1_i_reg_965;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_508_p4_assign_proc : process(tmp_i_reg_4447, cics_firstWord_load_load_fu_1369_p1, select_ln878_5_fu_1985_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_0_i_reg_505)
    begin
        if (((tmp_i_reg_4447 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_508_p4 <= select_ln878_5_fu_1985_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_508_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_0_i_reg_505;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_6_new_1_i_phi_fu_980_p4_assign_proc : process(tmp_i_reg_4447, select_ln514_5_fu_3913_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_1_i_reg_976)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_6_new_1_i_phi_fu_980_p4 <= select_ln514_5_fu_3913_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_6_new_1_i_phi_fu_980_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_1_i_reg_976;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_518_p4_assign_proc : process(tmp_i_reg_4447, cics_firstWord_load_load_fu_1369_p1, select_ln878_6_fu_2062_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_0_i_reg_515)
    begin
        if (((tmp_i_reg_4447 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_518_p4 <= select_ln878_6_fu_2062_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_518_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_0_i_reg_515;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_7_new_1_i_phi_fu_991_p4_assign_proc : process(tmp_i_reg_4447, select_ln514_6_fu_3921_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_1_i_reg_987)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_7_new_1_i_phi_fu_991_p4 <= select_ln514_6_fu_3921_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_7_new_1_i_phi_fu_991_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_1_i_reg_987;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_528_p4_assign_proc : process(tmp_i_reg_4447, cics_firstWord_load_load_fu_1369_p1, icmp_ln878_4_fu_2097_p2, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_525)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then
            if ((cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_528_p4 <= ap_const_lv1_0;
            elsif ((cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_528_p4 <= icmp_ln878_4_fu_2097_p2;
            else 
                ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_528_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_525;
            end if;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_528_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_525;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_8_flag_1_i_phi_fu_1002_p4_assign_proc : process(tmp_i_reg_4447, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_1_i_reg_998, or_ln514_5_fu_3929_p2)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_8_flag_1_i_phi_fu_1002_p4 <= or_ln514_5_fu_3929_p2;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_8_flag_1_i_phi_fu_1002_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_1_i_reg_998;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_538_p4_assign_proc : process(tmp_i_reg_4447, cics_firstWord_load_load_fu_1369_p1, select_ln878_7_fu_2146_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_0_i_reg_535)
    begin
        if (((tmp_i_reg_4447 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_538_p4 <= select_ln878_7_fu_2146_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_538_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_0_i_reg_535;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_8_new_1_i_phi_fu_1013_p4_assign_proc : process(tmp_i_reg_4447, select_ln514_7_fu_3935_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_1_i_reg_1009)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_8_new_1_i_phi_fu_1013_p4 <= select_ln514_7_fu_3935_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_8_new_1_i_phi_fu_1013_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_1_i_reg_1009;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_548_p4_assign_proc : process(tmp_i_reg_4447, cics_firstWord_load_load_fu_1369_p1, select_ln878_8_fu_2223_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_0_i_reg_545)
    begin
        if (((tmp_i_reg_4447 = ap_const_lv1_1) and (cics_firstWord_load_load_fu_1369_p1 = ap_const_lv1_1))) then 
            ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_548_p4 <= select_ln878_8_fu_2223_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_548_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_0_i_reg_545;
        end if; 
    end process;


    ap_phi_mux_cics_ip_sums_sum_V_9_new_1_i_phi_fu_1024_p4_assign_proc : process(tmp_i_reg_4447, select_ln514_8_fu_3943_p3, ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_1_i_reg_1020)
    begin
        if ((tmp_i_reg_4447 = ap_const_lv1_1)) then 
            ap_phi_mux_cics_ip_sums_sum_V_9_new_1_i_phi_fu_1024_p4 <= select_ln514_8_fu_3943_p3;
        else 
            ap_phi_mux_cics_ip_sums_sum_V_9_new_1_i_phi_fu_1024_p4 <= ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_1_i_reg_1020;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_cics_firstWord_flag_1_i_reg_855 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_0_flag_2_i_reg_877 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_10_flag_1_i_reg_1031 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_12_flag_1_i_reg_1064 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_14_flag_1_i_reg_1097 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_16_flag_1_i_reg_1130 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_18_flag_1_i_reg_1163 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_20_flag_1_i_reg_1196 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_22_flag_1_i_reg_1229 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_24_flag_1_i_reg_1262 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_26_flag_1_i_reg_1295 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_28_flag_1_i_reg_1328 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_flag_1_i_reg_910 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_4_flag_1_i_reg_943 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_6_flag_1_i_reg_965 <= "X";
    ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_8_flag_1_i_reg_998 <= "X";
    ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_404 <= "X";
    ap_phi_reg_pp0_iter1_cics_firstWord_new_1_i_reg_866 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_415 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_1_i_reg_425 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_2_i_reg_888 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_555 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_0_i_reg_565 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_1_i_reg_1042 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_0_i_reg_575 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_1_i_reg_1053 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_585 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_0_i_reg_595 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_1_i_reg_1075 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_0_i_reg_605 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_1_i_reg_1086 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_615 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_0_i_reg_625 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_1_i_reg_1108 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_0_i_reg_635 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_1_i_reg_1119 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_645 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_0_i_reg_655 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_1_i_reg_1141 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_0_i_reg_665 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_1_i_reg_1152 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_675 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_0_i_reg_685 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_1_i_reg_1174 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_0_i_reg_695 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_1_i_reg_1185 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_0_i_reg_435 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_1_i_reg_899 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_705 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_0_i_reg_715 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_1_i_reg_1207 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_0_i_reg_725 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_1_i_reg_1218 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_735 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_0_i_reg_745 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_1_i_reg_1240 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_0_i_reg_755 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_1_i_reg_1251 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_765 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_0_i_reg_775 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_1_i_reg_1273 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_0_i_reg_785 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_1_i_reg_1284 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_795 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_0_i_reg_805 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_1_i_reg_1306 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_0_i_reg_815 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_1_i_reg_1317 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_825 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_0_i_reg_835 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_1_i_reg_1339 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_0_i_reg_845 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_1_i_reg_1350 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_445 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_0_i_reg_455 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_1_i_reg_921 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_0_i_reg_465 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_1_i_reg_932 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_475 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_0_i_reg_485 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_1_i_reg_954 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_495 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_0_i_reg_505 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_1_i_reg_976 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_0_i_reg_515 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_1_i_reg_987 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_525 <= "X";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_0_i_reg_535 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_1_i_reg_1009 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_0_i_reg_545 <= "XXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_1_i_reg_1020 <= "XXXXXXXXXXXXXXXXX";

    ap_predicate_op621_write_state3_assign_proc : process(tmp_i_reg_4447_pp0_iter1_reg, cics_firstWord_load_reg_4568)
    begin
                ap_predicate_op621_write_state3 <= ((cics_firstWord_load_reg_4568 = ap_const_lv1_1) and (tmp_i_reg_4447_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    cics_firstWord_load_load_fu_1369_p1 <= cics_firstWord;

    dataStreamBuffer0_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, dataStreamBuffer0_empty_n, tmp_i_nbreadreq_fu_376_p3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_i_nbreadreq_fu_376_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_done_reg = ap_const_logic_0))) then 
            dataStreamBuffer0_blk_n <= dataStreamBuffer0_empty_n;
        else 
            dataStreamBuffer0_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    dataStreamBuffer0_read_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_i_nbreadreq_fu_376_p3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_nbreadreq_fu_376_p3 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dataStreamBuffer0_read <= ap_const_logic_1;
        else 
            dataStreamBuffer0_read <= ap_const_logic_0;
        end if; 
    end process;


    dataStreamBuffer1_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, dataStreamBuffer1_full_n, tmp_i_reg_4447, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (tmp_i_reg_4447 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dataStreamBuffer1_blk_n <= dataStreamBuffer1_full_n;
        else 
            dataStreamBuffer1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    dataStreamBuffer1_din <= dataStreamBuffer0_read_reg_4451;

    dataStreamBuffer1_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_i_reg_4447, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (tmp_i_reg_4447 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            dataStreamBuffer1_write <= ap_const_logic_1;
        else 
            dataStreamBuffer1_write <= ap_const_logic_0;
        end if; 
    end process;

    icmp_ln878_10_fu_3225_p2 <= "1" when (unsigned(trunc_ln674_fu_1489_p1) > unsigned(ap_const_lv4_B)) else "0";
    icmp_ln878_11_fu_3386_p2 <= "1" when (unsigned(trunc_ln674_fu_1489_p1) > unsigned(ap_const_lv4_C)) else "0";
    icmp_ln878_12_fu_3547_p2 <= "1" when (unsigned(trunc_ln674_fu_1489_p1) > unsigned(ap_const_lv4_D)) else "0";
    icmp_ln878_13_fu_3708_p2 <= "1" when (trunc_ln674_fu_1489_p1 = ap_const_lv4_F) else "0";
    icmp_ln878_1_fu_1682_p2 <= "0" when (tmp_35_fu_1673_p4 = ap_const_lv3_0) else "1";
    icmp_ln878_2_fu_1843_p2 <= "1" when (unsigned(trunc_ln674_fu_1489_p1) > unsigned(ap_const_lv4_2)) else "0";
    icmp_ln878_3_fu_1936_p2 <= "0" when (tmp_39_fu_1927_p4 = ap_const_lv2_0) else "1";
    icmp_ln878_4_fu_2097_p2 <= "1" when (unsigned(trunc_ln674_fu_1489_p1) > unsigned(ap_const_lv4_4)) else "0";
    icmp_ln878_5_fu_2258_p2 <= "1" when (unsigned(trunc_ln674_fu_1489_p1) > unsigned(ap_const_lv4_5)) else "0";
    icmp_ln878_6_fu_2419_p2 <= "1" when (unsigned(trunc_ln674_fu_1489_p1) > unsigned(ap_const_lv4_6)) else "0";
    icmp_ln878_7_fu_2742_p2 <= "1" when (unsigned(trunc_ln674_fu_1489_p1) > unsigned(ap_const_lv4_8)) else "0";
    icmp_ln878_8_fu_2903_p2 <= "1" when (unsigned(trunc_ln674_fu_1489_p1) > unsigned(ap_const_lv4_9)) else "0";
    icmp_ln878_9_fu_3064_p2 <= "1" when (unsigned(trunc_ln674_fu_1489_p1) > unsigned(ap_const_lv4_A)) else "0";
    icmp_ln878_fu_1512_p2 <= "0" when (trunc_ln674_fu_1489_p1 = ap_const_lv4_0) else "1";
    or_ln514_10_fu_4039_p2 <= (tmp_last_V_reg_4518 or ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_678_p4);
    or_ln514_11_fu_4061_p2 <= (tmp_last_V_reg_4518 or ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_708_p4);
    or_ln514_12_fu_4083_p2 <= (tmp_last_V_reg_4518 or ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_738_p4);
    or_ln514_13_fu_4105_p2 <= (tmp_last_V_reg_4518 or ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_768_p4);
    or_ln514_14_fu_4127_p2 <= (tmp_last_V_reg_4518 or ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_798_p4);
    or_ln514_15_fu_4149_p2 <= (tmp_last_V_reg_4518 or ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_828_p4);
    or_ln514_1_fu_3849_p2 <= (tmp_last_V_reg_4518 or ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_418_p4);
    or_ln514_2_fu_3871_p2 <= (tmp_last_V_reg_4518 or ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_448_p4);
    or_ln514_3_fu_3893_p2 <= (tmp_last_V_reg_4518 or ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_478_p4);
    or_ln514_4_fu_3907_p2 <= (tmp_last_V_reg_4518 or ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_498_p4);
    or_ln514_5_fu_3929_p2 <= (tmp_last_V_reg_4518 or ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_528_p4);
    or_ln514_6_fu_3951_p2 <= (tmp_last_V_reg_4518 or ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_558_p4);
    or_ln514_7_fu_3973_p2 <= (tmp_last_V_reg_4518 or ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_588_p4);
    or_ln514_8_fu_3995_p2 <= (tmp_last_V_reg_4518 or ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_618_p4);
    or_ln514_9_fu_4017_p2 <= (tmp_last_V_reg_4518 or ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_648_p4);
    or_ln514_fu_3843_p2 <= (tmp_last_V_reg_4518 or ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_407_p4);
    p_Result_10_fu_2089_p3 <= (p_Result_6_i205_i_fu_2080_p4 & p_Result_4_i204_i_fu_2071_p4);
    p_Result_11_fu_2173_p3 <= (p_Result_6_i208_i_fu_2164_p4 & p_Result_4_i207_i_fu_2155_p4);
    p_Result_12_fu_2250_p3 <= (p_Result_6_i211_i_fu_2241_p4 & p_Result_4_i210_i_fu_2232_p4);
    p_Result_13_fu_2334_p3 <= (p_Result_6_i214_i_fu_2325_p4 & p_Result_4_i213_i_fu_2316_p4);
    p_Result_14_fu_2411_p3 <= (p_Result_6_i217_i_fu_2402_p4 & p_Result_4_i216_i_fu_2393_p4);
    p_Result_15_fu_2495_p3 <= (p_Result_6_i220_i_fu_2486_p4 & p_Result_4_i219_i_fu_2477_p4);
    p_Result_16_fu_2572_p3 <= (p_Result_6_i223_i_fu_2563_p4 & p_Result_4_i222_i_fu_2554_p4);
    p_Result_17_fu_2657_p3 <= (p_Result_6_i226_i_fu_2648_p4 & p_Result_4_i225_i_fu_2639_p4);
    p_Result_18_fu_2734_p3 <= (p_Result_6_i229_i_fu_2725_p4 & p_Result_4_i228_i_fu_2716_p4);
    p_Result_19_fu_2818_p3 <= (p_Result_6_i232_i_fu_2809_p4 & p_Result_4_i231_i_fu_2800_p4);
    p_Result_20_fu_2895_p3 <= (p_Result_6_i235_i_fu_2886_p4 & p_Result_4_i234_i_fu_2877_p4);
    p_Result_21_fu_2979_p3 <= (p_Result_6_i238_i_fu_2970_p4 & p_Result_4_i237_i_fu_2961_p4);
    p_Result_22_fu_3056_p3 <= (p_Result_6_i241_i_fu_3047_p4 & p_Result_4_i240_i_fu_3038_p4);
    p_Result_23_fu_3140_p3 <= (p_Result_6_i244_i_fu_3131_p4 & p_Result_4_i243_i_fu_3122_p4);
    p_Result_24_fu_3217_p3 <= (p_Result_6_i247_i_fu_3208_p4 & p_Result_4_i246_i_fu_3199_p4);
    p_Result_25_fu_3301_p3 <= (p_Result_6_i250_i_fu_3292_p4 & p_Result_4_i249_i_fu_3283_p4);
    p_Result_26_fu_3378_p3 <= (p_Result_6_i253_i_fu_3369_p4 & p_Result_4_i252_i_fu_3360_p4);
    p_Result_27_fu_3462_p3 <= (p_Result_6_i256_i_fu_3453_p4 & p_Result_4_i255_i_fu_3444_p4);
    p_Result_28_fu_3539_p3 <= (p_Result_6_i259_i_fu_3530_p4 & p_Result_4_i258_i_fu_3521_p4);
    p_Result_29_fu_3623_p3 <= (p_Result_6_i262_i_fu_3614_p4 & p_Result_4_i261_i_fu_3605_p4);
    p_Result_30_fu_3700_p3 <= (p_Result_6_i265_i_fu_3691_p4 & p_Result_4_i264_i_fu_3682_p4);
    p_Result_31_fu_3784_p3 <= (p_Result_6_i268_i_fu_3775_p4 & p_Result_4_i267_i_fu_3766_p4);
    p_Result_4_fu_1588_p3 <= (p_Result_6_i187_i_fu_1579_p4 & p_Result_4_i186_i_fu_1570_p4);
    p_Result_4_i186_i_fu_1570_p4 <= dataStreamBuffer0_read_reg_4451(31 downto 24);
    p_Result_4_i189_i_fu_1647_p4 <= dataStreamBuffer0_read_reg_4451(47 downto 40);
    p_Result_4_i192_i_fu_1740_p4 <= dataStreamBuffer0_read_reg_4451(63 downto 56);
    p_Result_4_i195_i_fu_1817_p4 <= dataStreamBuffer0_read_reg_4451(79 downto 72);
    p_Result_4_i198_i_fu_1901_p4 <= dataStreamBuffer0_read_reg_4451(111 downto 104);
    p_Result_4_i201_i_fu_1994_p4 <= dataStreamBuffer0_read_reg_4451(127 downto 120);
    p_Result_4_i204_i_fu_2071_p4 <= dataStreamBuffer0_read_reg_4451(143 downto 136);
    p_Result_4_i207_i_fu_2155_p4 <= dataStreamBuffer0_read_reg_4451(159 downto 152);
    p_Result_4_i210_i_fu_2232_p4 <= dataStreamBuffer0_read_reg_4451(175 downto 168);
    p_Result_4_i213_i_fu_2316_p4 <= dataStreamBuffer0_read_reg_4451(191 downto 184);
    p_Result_4_i216_i_fu_2393_p4 <= dataStreamBuffer0_read_reg_4451(207 downto 200);
    p_Result_4_i219_i_fu_2477_p4 <= dataStreamBuffer0_read_reg_4451(223 downto 216);
    p_Result_4_i222_i_fu_2554_p4 <= dataStreamBuffer0_read_reg_4451(239 downto 232);
    p_Result_4_i225_i_fu_2639_p4 <= dataStreamBuffer0_read_reg_4451(255 downto 248);
    p_Result_4_i228_i_fu_2716_p4 <= dataStreamBuffer0_read_reg_4451(271 downto 264);
    p_Result_4_i231_i_fu_2800_p4 <= dataStreamBuffer0_read_reg_4451(287 downto 280);
    p_Result_4_i234_i_fu_2877_p4 <= dataStreamBuffer0_read_reg_4451(303 downto 296);
    p_Result_4_i237_i_fu_2961_p4 <= dataStreamBuffer0_read_reg_4451(319 downto 312);
    p_Result_4_i240_i_fu_3038_p4 <= dataStreamBuffer0_read_reg_4451(335 downto 328);
    p_Result_4_i243_i_fu_3122_p4 <= dataStreamBuffer0_read_reg_4451(351 downto 344);
    p_Result_4_i246_i_fu_3199_p4 <= dataStreamBuffer0_read_reg_4451(367 downto 360);
    p_Result_4_i249_i_fu_3283_p4 <= dataStreamBuffer0_read_reg_4451(383 downto 376);
    p_Result_4_i252_i_fu_3360_p4 <= dataStreamBuffer0_read_reg_4451(399 downto 392);
    p_Result_4_i255_i_fu_3444_p4 <= dataStreamBuffer0_read_reg_4451(415 downto 408);
    p_Result_4_i258_i_fu_3521_p4 <= dataStreamBuffer0_read_reg_4451(431 downto 424);
    p_Result_4_i261_i_fu_3605_p4 <= dataStreamBuffer0_read_reg_4451(447 downto 440);
    p_Result_4_i264_i_fu_3682_p4 <= dataStreamBuffer0_read_reg_4451(463 downto 456);
    p_Result_4_i267_i_fu_3766_p4 <= dataStreamBuffer0_read_reg_4451(479 downto 472);
    p_Result_4_i_i_fu_1492_p4 <= dataStreamBuffer0_read_reg_4451(15 downto 8);
    p_Result_5_fu_1665_p3 <= (p_Result_6_i190_i_fu_1656_p4 & p_Result_4_i189_i_fu_1647_p4);
    p_Result_6_fu_1758_p3 <= (p_Result_6_i193_i_fu_1749_p4 & p_Result_4_i192_i_fu_1740_p4);
    p_Result_6_i187_i_fu_1579_p4 <= dataStreamBuffer0_read_reg_4451(23 downto 16);
    p_Result_6_i190_i_fu_1656_p4 <= dataStreamBuffer0_read_reg_4451(39 downto 32);
    p_Result_6_i193_i_fu_1749_p4 <= dataStreamBuffer0_read_reg_4451(55 downto 48);
    p_Result_6_i196_i_fu_1826_p4 <= dataStreamBuffer0_read_reg_4451(71 downto 64);
    p_Result_6_i199_i_fu_1910_p4 <= dataStreamBuffer0_read_reg_4451(103 downto 96);
    p_Result_6_i202_i_fu_2003_p4 <= dataStreamBuffer0_read_reg_4451(119 downto 112);
    p_Result_6_i205_i_fu_2080_p4 <= dataStreamBuffer0_read_reg_4451(135 downto 128);
    p_Result_6_i208_i_fu_2164_p4 <= dataStreamBuffer0_read_reg_4451(151 downto 144);
    p_Result_6_i211_i_fu_2241_p4 <= dataStreamBuffer0_read_reg_4451(167 downto 160);
    p_Result_6_i214_i_fu_2325_p4 <= dataStreamBuffer0_read_reg_4451(183 downto 176);
    p_Result_6_i217_i_fu_2402_p4 <= dataStreamBuffer0_read_reg_4451(199 downto 192);
    p_Result_6_i220_i_fu_2486_p4 <= dataStreamBuffer0_read_reg_4451(215 downto 208);
    p_Result_6_i223_i_fu_2563_p4 <= dataStreamBuffer0_read_reg_4451(231 downto 224);
    p_Result_6_i226_i_fu_2648_p4 <= dataStreamBuffer0_read_reg_4451(247 downto 240);
    p_Result_6_i229_i_fu_2725_p4 <= dataStreamBuffer0_read_reg_4451(263 downto 256);
    p_Result_6_i232_i_fu_2809_p4 <= dataStreamBuffer0_read_reg_4451(279 downto 272);
    p_Result_6_i235_i_fu_2886_p4 <= dataStreamBuffer0_read_reg_4451(295 downto 288);
    p_Result_6_i238_i_fu_2970_p4 <= dataStreamBuffer0_read_reg_4451(311 downto 304);
    p_Result_6_i241_i_fu_3047_p4 <= dataStreamBuffer0_read_reg_4451(327 downto 320);
    p_Result_6_i244_i_fu_3131_p4 <= dataStreamBuffer0_read_reg_4451(343 downto 336);
    p_Result_6_i247_i_fu_3208_p4 <= dataStreamBuffer0_read_reg_4451(359 downto 352);
    p_Result_6_i250_i_fu_3292_p4 <= dataStreamBuffer0_read_reg_4451(375 downto 368);
    p_Result_6_i253_i_fu_3369_p4 <= dataStreamBuffer0_read_reg_4451(391 downto 384);
    p_Result_6_i256_i_fu_3453_p4 <= dataStreamBuffer0_read_reg_4451(407 downto 400);
    p_Result_6_i259_i_fu_3530_p4 <= dataStreamBuffer0_read_reg_4451(423 downto 416);
    p_Result_6_i262_i_fu_3614_p4 <= dataStreamBuffer0_read_reg_4451(439 downto 432);
    p_Result_6_i265_i_fu_3691_p4 <= dataStreamBuffer0_read_reg_4451(455 downto 448);
    p_Result_6_i268_i_fu_3775_p4 <= dataStreamBuffer0_read_reg_4451(471 downto 464);
    p_Result_7_fu_1835_p3 <= (p_Result_6_i196_i_fu_1826_p4 & p_Result_4_i195_i_fu_1817_p4);
    p_Result_8_fu_1919_p3 <= (p_Result_6_i199_i_fu_1910_p4 & p_Result_4_i198_i_fu_1901_p4);
    p_Result_9_fu_2012_p3 <= (p_Result_6_i202_i_fu_2003_p4 & p_Result_4_i201_i_fu_1994_p4);
    p_Result_s_fu_1504_p3 <= (trunc_ln674_1_fu_1501_p1 & p_Result_4_i_i_fu_1492_p4);
    select_ln514_10_fu_3965_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4518(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_578_p4;
    select_ln514_11_fu_3979_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4518(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_598_p4;
    select_ln514_12_fu_3987_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4518(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_608_p4;
    select_ln514_13_fu_4001_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4518(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_628_p4;
    select_ln514_14_fu_4009_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4518(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_638_p4;
    select_ln514_15_fu_4023_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4518(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_658_p4;
    select_ln514_16_fu_4031_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4518(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_668_p4;
    select_ln514_17_fu_4045_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4518(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_688_p4;
    select_ln514_18_fu_4053_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4518(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_698_p4;
    select_ln514_19_fu_4067_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4518(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_718_p4;
    select_ln514_1_fu_3863_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4518(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_438_p4;
    select_ln514_20_fu_4075_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4518(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_728_p4;
    select_ln514_21_fu_4089_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4518(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_748_p4;
    select_ln514_22_fu_4097_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4518(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_758_p4;
    select_ln514_23_fu_4111_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4518(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_778_p4;
    select_ln514_24_fu_4119_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4518(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_788_p4;
    select_ln514_25_fu_4133_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4518(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_808_p4;
    select_ln514_26_fu_4141_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4518(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_818_p4;
    select_ln514_27_fu_4155_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4518(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_838_p4;
    select_ln514_28_fu_4163_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4518(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_848_p4;
    select_ln514_2_fu_3877_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4518(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_458_p4;
    select_ln514_3_fu_3885_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4518(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_468_p4;
    select_ln514_4_fu_3899_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4518(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_488_p4;
    select_ln514_5_fu_3913_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4518(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_508_p4;
    select_ln514_6_fu_3921_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4518(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_518_p4;
    select_ln514_7_fu_3935_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4518(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_538_p4;
    select_ln514_8_fu_3943_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4518(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_548_p4;
    select_ln514_9_fu_3957_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4518(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_568_p4;
    select_ln514_fu_3855_p3 <= 
        ap_const_lv17_0 when (tmp_last_V_reg_4518(0) = '1') else 
        ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_428_p4;
    select_ln878_10_fu_2384_p3 <= 
        zext_ln507_10_fu_2380_p1 when (icmp_ln878_5_fu_2258_p2(0) = '1') else 
        cics_ip_sums_sum_V_11;
    select_ln878_11_fu_2468_p3 <= 
        zext_ln507_11_fu_2464_p1 when (icmp_ln878_6_fu_2419_p2(0) = '1') else 
        cics_ip_sums_sum_V_12;
    select_ln878_12_fu_2545_p3 <= 
        zext_ln507_12_fu_2541_p1 when (icmp_ln878_6_fu_2419_p2(0) = '1') else 
        cics_ip_sums_sum_V_13;
    select_ln878_13_fu_2630_p3 <= 
        zext_ln507_13_fu_2626_p1 when (tmp_48_fu_2580_p3(0) = '1') else 
        cics_ip_sums_sum_V_14;
    select_ln878_14_fu_2707_p3 <= 
        zext_ln507_14_fu_2703_p1 when (tmp_48_fu_2580_p3(0) = '1') else 
        cics_ip_sums_sum_V_15;
    select_ln878_15_fu_2791_p3 <= 
        zext_ln507_15_fu_2787_p1 when (icmp_ln878_7_fu_2742_p2(0) = '1') else 
        cics_ip_sums_sum_V_16;
    select_ln878_16_fu_2868_p3 <= 
        zext_ln507_16_fu_2864_p1 when (icmp_ln878_7_fu_2742_p2(0) = '1') else 
        cics_ip_sums_sum_V_17;
    select_ln878_17_fu_2952_p3 <= 
        zext_ln507_17_fu_2948_p1 when (icmp_ln878_8_fu_2903_p2(0) = '1') else 
        cics_ip_sums_sum_V_18;
    select_ln878_18_fu_3029_p3 <= 
        zext_ln507_18_fu_3025_p1 when (icmp_ln878_8_fu_2903_p2(0) = '1') else 
        cics_ip_sums_sum_V_19;
    select_ln878_19_fu_3113_p3 <= 
        zext_ln507_19_fu_3109_p1 when (icmp_ln878_9_fu_3064_p2(0) = '1') else 
        cics_ip_sums_sum_V_20;
    select_ln878_1_fu_1638_p3 <= 
        zext_ln507_1_fu_1634_p1 when (icmp_ln878_fu_1512_p2(0) = '1') else 
        cics_ip_sums_sum_V_1;
    select_ln878_20_fu_3190_p3 <= 
        zext_ln507_20_fu_3186_p1 when (icmp_ln878_9_fu_3064_p2(0) = '1') else 
        cics_ip_sums_sum_V_21;
    select_ln878_21_fu_3274_p3 <= 
        zext_ln507_21_fu_3270_p1 when (icmp_ln878_10_fu_3225_p2(0) = '1') else 
        cics_ip_sums_sum_V_22;
    select_ln878_22_fu_3351_p3 <= 
        zext_ln507_22_fu_3347_p1 when (icmp_ln878_10_fu_3225_p2(0) = '1') else 
        cics_ip_sums_sum_V_23;
    select_ln878_23_fu_3435_p3 <= 
        zext_ln507_23_fu_3431_p1 when (icmp_ln878_11_fu_3386_p2(0) = '1') else 
        cics_ip_sums_sum_V_24;
    select_ln878_24_fu_3512_p3 <= 
        zext_ln507_24_fu_3508_p1 when (icmp_ln878_11_fu_3386_p2(0) = '1') else 
        cics_ip_sums_sum_V_25;
    select_ln878_25_fu_3596_p3 <= 
        zext_ln507_25_fu_3592_p1 when (icmp_ln878_12_fu_3547_p2(0) = '1') else 
        cics_ip_sums_sum_V_26;
    select_ln878_26_fu_3673_p3 <= 
        zext_ln507_26_fu_3669_p1 when (icmp_ln878_12_fu_3547_p2(0) = '1') else 
        cics_ip_sums_sum_V_27;
    select_ln878_27_fu_3757_p3 <= 
        zext_ln507_27_fu_3753_p1 when (icmp_ln878_13_fu_3708_p2(0) = '1') else 
        cics_ip_sums_sum_V_28;
    select_ln878_28_fu_3834_p3 <= 
        zext_ln507_28_fu_3830_p1 when (icmp_ln878_13_fu_3708_p2(0) = '1') else 
        cics_ip_sums_sum_V_29;
    select_ln878_2_fu_1731_p3 <= 
        zext_ln507_2_fu_1727_p1 when (icmp_ln878_1_fu_1682_p2(0) = '1') else 
        cics_ip_sums_sum_V_2;
    select_ln878_3_fu_1808_p3 <= 
        zext_ln507_3_fu_1804_p1 when (icmp_ln878_1_fu_1682_p2(0) = '1') else 
        cics_ip_sums_sum_V_3;
    select_ln878_4_fu_1892_p3 <= 
        zext_ln507_4_fu_1888_p1 when (icmp_ln878_2_fu_1843_p2(0) = '1') else 
        cics_ip_sums_sum_V_4;
    select_ln878_5_fu_1985_p3 <= 
        zext_ln507_5_fu_1981_p1 when (icmp_ln878_3_fu_1936_p2(0) = '1') else 
        cics_ip_sums_sum_V_6;
    select_ln878_6_fu_2062_p3 <= 
        zext_ln507_6_fu_2058_p1 when (icmp_ln878_3_fu_1936_p2(0) = '1') else 
        cics_ip_sums_sum_V_7;
    select_ln878_7_fu_2146_p3 <= 
        zext_ln507_7_fu_2142_p1 when (icmp_ln878_4_fu_2097_p2(0) = '1') else 
        cics_ip_sums_sum_V_8;
    select_ln878_8_fu_2223_p3 <= 
        zext_ln507_8_fu_2219_p1 when (icmp_ln878_4_fu_2097_p2(0) = '1') else 
        cics_ip_sums_sum_V_9;
    select_ln878_9_fu_2307_p3 <= 
        zext_ln507_9_fu_2303_p1 when (icmp_ln878_5_fu_2258_p2(0) = '1') else 
        cics_ip_sums_sum_V_10;
    select_ln878_fu_1561_p3 <= 
        zext_ln507_fu_1557_p1 when (icmp_ln878_fu_1512_p2(0) = '1') else 
        cics_ip_sums_sum_V_0;

    subSumFifo_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, subSumFifo_full_n, ap_predicate_op621_write_state3, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op621_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            subSumFifo_blk_n <= subSumFifo_full_n;
        else 
            subSumFifo_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    subSumFifo_din <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_27_i_fu_4351_p59),1024));

    subSumFifo_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op621_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op621_write_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            subSumFifo_write <= ap_const_logic_1;
        else 
            subSumFifo_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_27_i_fu_4351_p59 <= (((((((((((((((((((((((((((((((((((((((((((((((((((((((((ap_const_lv64_0 & select_ln878_28_reg_4712) & ap_const_lv15_0) & select_ln878_27_reg_4707) & ap_const_lv15_0) & select_ln878_26_reg_4702) & ap_const_lv15_0) & select_ln878_25_reg_4697) & ap_const_lv15_0) & select_ln878_24_reg_4692) & ap_const_lv15_0) & select_ln878_23_reg_4687) & ap_const_lv15_0) & select_ln878_22_reg_4682) & ap_const_lv15_0) & select_ln878_21_reg_4677) & ap_const_lv15_0) & select_ln878_20_reg_4672) & ap_const_lv15_0) & select_ln878_19_reg_4667) & ap_const_lv15_0) & select_ln878_18_reg_4662) & ap_const_lv15_0) & select_ln878_17_reg_4657) & ap_const_lv15_0) & select_ln878_16_reg_4652) & ap_const_lv15_0) & select_ln878_15_reg_4647) & ap_const_lv15_0) & select_ln878_14_reg_4642) & ap_const_lv15_0) & select_ln878_13_reg_4637) & ap_const_lv15_0) & select_ln878_12_reg_4632) & ap_const_lv15_0) & select_ln878_11_reg_4627) & ap_const_lv15_0) & select_ln878_10_reg_4622) & ap_const_lv15_0) & select_ln878_9_reg_4617) & ap_const_lv15_0) & select_ln878_8_reg_4612) & ap_const_lv15_0) & select_ln878_7_reg_4607) & ap_const_lv15_0) & select_ln878_6_reg_4602) & ap_const_lv15_0) & select_ln878_5_reg_4597) & ap_const_lv47_0) & select_ln878_4_reg_4592) & ap_const_lv15_0) & select_ln878_3_reg_4587) & ap_const_lv15_0) & select_ln878_2_reg_4582) & ap_const_lv15_0) & select_ln878_1_reg_4577) & ap_const_lv15_0) & select_ln878_reg_4572);
    tmp_34_fu_1610_p3 <= add_ln691_31_fu_1604_p2(16 downto 16);
    tmp_35_fu_1673_p4 <= dataStreamBuffer0_read_reg_4451(3 downto 1);
    tmp_36_fu_1703_p3 <= add_ln691_32_fu_1697_p2(16 downto 16);
    tmp_37_fu_1780_p3 <= add_ln691_33_fu_1774_p2(16 downto 16);
    tmp_38_fu_1864_p3 <= add_ln691_34_fu_1858_p2(16 downto 16);
    tmp_39_fu_1927_p4 <= dataStreamBuffer0_read_reg_4451(3 downto 2);
    tmp_40_fu_1957_p3 <= add_ln691_35_fu_1951_p2(16 downto 16);
    tmp_41_fu_2034_p3 <= add_ln691_36_fu_2028_p2(16 downto 16);
    tmp_42_fu_2118_p3 <= add_ln691_37_fu_2112_p2(16 downto 16);
    tmp_43_fu_2195_p3 <= add_ln691_38_fu_2189_p2(16 downto 16);
    tmp_44_fu_2279_p3 <= add_ln691_39_fu_2273_p2(16 downto 16);
    tmp_45_fu_2356_p3 <= add_ln691_40_fu_2350_p2(16 downto 16);
    tmp_46_fu_2440_p3 <= add_ln691_41_fu_2434_p2(16 downto 16);
    tmp_47_fu_2517_p3 <= add_ln691_42_fu_2511_p2(16 downto 16);
    tmp_48_fu_2580_p3 <= dataStreamBuffer0_read_reg_4451(3 downto 3);
    tmp_49_fu_2602_p3 <= add_ln691_43_fu_2596_p2(16 downto 16);
    tmp_50_fu_2679_p3 <= add_ln691_44_fu_2673_p2(16 downto 16);
    tmp_51_fu_2763_p3 <= add_ln691_45_fu_2757_p2(16 downto 16);
    tmp_52_fu_2840_p3 <= add_ln691_46_fu_2834_p2(16 downto 16);
    tmp_53_fu_2924_p3 <= add_ln691_47_fu_2918_p2(16 downto 16);
    tmp_54_fu_3001_p3 <= add_ln691_48_fu_2995_p2(16 downto 16);
    tmp_55_fu_3085_p3 <= add_ln691_49_fu_3079_p2(16 downto 16);
    tmp_56_fu_3162_p3 <= add_ln691_50_fu_3156_p2(16 downto 16);
    tmp_57_fu_3246_p3 <= add_ln691_51_fu_3240_p2(16 downto 16);
    tmp_58_fu_3323_p3 <= add_ln691_52_fu_3317_p2(16 downto 16);
    tmp_59_fu_3407_p3 <= add_ln691_53_fu_3401_p2(16 downto 16);
    tmp_60_fu_3484_p3 <= add_ln691_54_fu_3478_p2(16 downto 16);
    tmp_61_fu_3568_p3 <= add_ln691_55_fu_3562_p2(16 downto 16);
    tmp_62_fu_3645_p3 <= add_ln691_56_fu_3639_p2(16 downto 16);
    tmp_63_fu_3729_p3 <= add_ln691_57_fu_3723_p2(16 downto 16);
    tmp_64_fu_3806_p3 <= add_ln691_58_fu_3800_p2(16 downto 16);
    tmp_fu_1533_p3 <= add_ln691_fu_1527_p2(16 downto 16);
    tmp_i_nbreadreq_fu_376_p3 <= (0=>(dataStreamBuffer0_empty_n), others=>'-');
    trunc_ln674_1_fu_1501_p1 <= dataStreamBuffer0_read_reg_4451(8 - 1 downto 0);
    trunc_ln674_fu_1489_p1 <= dataStreamBuffer0_read_reg_4451(4 - 1 downto 0);
    trunc_ln691_10_fu_1600_p1 <= cics_ip_sums_sum_V_1(16 - 1 downto 0);
    trunc_ln691_11_fu_1693_p1 <= cics_ip_sums_sum_V_2(16 - 1 downto 0);
    trunc_ln691_12_fu_1770_p1 <= cics_ip_sums_sum_V_3(16 - 1 downto 0);
    trunc_ln691_13_fu_1854_p1 <= cics_ip_sums_sum_V_4(16 - 1 downto 0);
    trunc_ln691_14_fu_1947_p1 <= cics_ip_sums_sum_V_6(16 - 1 downto 0);
    trunc_ln691_15_fu_2024_p1 <= cics_ip_sums_sum_V_7(16 - 1 downto 0);
    trunc_ln691_16_fu_2108_p1 <= cics_ip_sums_sum_V_8(16 - 1 downto 0);
    trunc_ln691_17_fu_2185_p1 <= cics_ip_sums_sum_V_9(16 - 1 downto 0);
    trunc_ln691_18_fu_2269_p1 <= cics_ip_sums_sum_V_10(16 - 1 downto 0);
    trunc_ln691_19_fu_2346_p1 <= cics_ip_sums_sum_V_11(16 - 1 downto 0);
    trunc_ln691_20_fu_2430_p1 <= cics_ip_sums_sum_V_12(16 - 1 downto 0);
    trunc_ln691_21_fu_2507_p1 <= cics_ip_sums_sum_V_13(16 - 1 downto 0);
    trunc_ln691_22_fu_2592_p1 <= cics_ip_sums_sum_V_14(16 - 1 downto 0);
    trunc_ln691_23_fu_2669_p1 <= cics_ip_sums_sum_V_15(16 - 1 downto 0);
    trunc_ln691_24_fu_2753_p1 <= cics_ip_sums_sum_V_16(16 - 1 downto 0);
    trunc_ln691_25_fu_2830_p1 <= cics_ip_sums_sum_V_17(16 - 1 downto 0);
    trunc_ln691_26_fu_2914_p1 <= cics_ip_sums_sum_V_18(16 - 1 downto 0);
    trunc_ln691_27_fu_2991_p1 <= cics_ip_sums_sum_V_19(16 - 1 downto 0);
    trunc_ln691_28_fu_3075_p1 <= cics_ip_sums_sum_V_20(16 - 1 downto 0);
    trunc_ln691_29_fu_3152_p1 <= cics_ip_sums_sum_V_21(16 - 1 downto 0);
    trunc_ln691_30_fu_3236_p1 <= cics_ip_sums_sum_V_22(16 - 1 downto 0);
    trunc_ln691_31_fu_3313_p1 <= cics_ip_sums_sum_V_23(16 - 1 downto 0);
    trunc_ln691_32_fu_3397_p1 <= cics_ip_sums_sum_V_24(16 - 1 downto 0);
    trunc_ln691_33_fu_3474_p1 <= cics_ip_sums_sum_V_25(16 - 1 downto 0);
    trunc_ln691_34_fu_3558_p1 <= cics_ip_sums_sum_V_26(16 - 1 downto 0);
    trunc_ln691_35_fu_3635_p1 <= cics_ip_sums_sum_V_27(16 - 1 downto 0);
    trunc_ln691_36_fu_3719_p1 <= cics_ip_sums_sum_V_28(16 - 1 downto 0);
    trunc_ln691_37_fu_3796_p1 <= cics_ip_sums_sum_V_29(16 - 1 downto 0);
    trunc_ln691_fu_1523_p1 <= cics_ip_sums_sum_V_0(16 - 1 downto 0);
    zext_ln1497_32_fu_1618_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_34_fu_1610_p3),16));
    zext_ln1497_33_fu_1711_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_36_fu_1703_p3),16));
    zext_ln1497_34_fu_1788_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_37_fu_1780_p3),16));
    zext_ln1497_35_fu_1872_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_38_fu_1864_p3),16));
    zext_ln1497_36_fu_1965_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_40_fu_1957_p3),16));
    zext_ln1497_37_fu_2042_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_41_fu_2034_p3),16));
    zext_ln1497_38_fu_2126_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_42_fu_2118_p3),16));
    zext_ln1497_39_fu_2203_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_43_fu_2195_p3),16));
    zext_ln1497_40_fu_2287_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_44_fu_2279_p3),16));
    zext_ln1497_41_fu_2364_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_45_fu_2356_p3),16));
    zext_ln1497_42_fu_2448_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_46_fu_2440_p3),16));
    zext_ln1497_43_fu_2525_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_47_fu_2517_p3),16));
    zext_ln1497_44_fu_2610_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_49_fu_2602_p3),16));
    zext_ln1497_45_fu_2687_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_50_fu_2679_p3),16));
    zext_ln1497_46_fu_2771_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_51_fu_2763_p3),16));
    zext_ln1497_47_fu_2848_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_52_fu_2840_p3),16));
    zext_ln1497_48_fu_2932_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_53_fu_2924_p3),16));
    zext_ln1497_49_fu_3009_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_54_fu_3001_p3),16));
    zext_ln1497_50_fu_3093_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_55_fu_3085_p3),16));
    zext_ln1497_51_fu_3170_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_56_fu_3162_p3),16));
    zext_ln1497_52_fu_3254_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_57_fu_3246_p3),16));
    zext_ln1497_53_fu_3331_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_58_fu_3323_p3),16));
    zext_ln1497_54_fu_3415_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_59_fu_3407_p3),16));
    zext_ln1497_55_fu_3492_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_60_fu_3484_p3),16));
    zext_ln1497_56_fu_3576_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_61_fu_3568_p3),16));
    zext_ln1497_57_fu_3653_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_62_fu_3645_p3),16));
    zext_ln1497_58_fu_3737_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_63_fu_3729_p3),16));
    zext_ln1497_59_fu_3814_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_64_fu_3806_p3),16));
    zext_ln1497_fu_1541_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_fu_1533_p3),16));
    zext_ln507_10_fu_2380_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_60_fu_2374_p2),17));
    zext_ln507_11_fu_2464_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_61_fu_2458_p2),17));
    zext_ln507_12_fu_2541_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_62_fu_2535_p2),17));
    zext_ln507_13_fu_2626_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_63_fu_2620_p2),17));
    zext_ln507_14_fu_2703_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_64_fu_2697_p2),17));
    zext_ln507_15_fu_2787_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_65_fu_2781_p2),17));
    zext_ln507_16_fu_2864_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_66_fu_2858_p2),17));
    zext_ln507_17_fu_2948_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_67_fu_2942_p2),17));
    zext_ln507_18_fu_3025_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_68_fu_3019_p2),17));
    zext_ln507_19_fu_3109_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_69_fu_3103_p2),17));
    zext_ln507_1_fu_1634_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_51_fu_1628_p2),17));
    zext_ln507_20_fu_3186_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_70_fu_3180_p2),17));
    zext_ln507_21_fu_3270_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_71_fu_3264_p2),17));
    zext_ln507_22_fu_3347_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_72_fu_3341_p2),17));
    zext_ln507_23_fu_3431_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_73_fu_3425_p2),17));
    zext_ln507_24_fu_3508_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_74_fu_3502_p2),17));
    zext_ln507_25_fu_3592_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_75_fu_3586_p2),17));
    zext_ln507_26_fu_3669_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_76_fu_3663_p2),17));
    zext_ln507_27_fu_3753_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_77_fu_3747_p2),17));
    zext_ln507_28_fu_3830_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_78_fu_3824_p2),17));
    zext_ln507_2_fu_1727_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_52_fu_1721_p2),17));
    zext_ln507_3_fu_1804_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_53_fu_1798_p2),17));
    zext_ln507_4_fu_1888_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_54_fu_1882_p2),17));
    zext_ln507_5_fu_1981_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_55_fu_1975_p2),17));
    zext_ln507_6_fu_2058_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_56_fu_2052_p2),17));
    zext_ln507_7_fu_2142_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_57_fu_2136_p2),17));
    zext_ln507_8_fu_2219_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_58_fu_2213_p2),17));
    zext_ln507_9_fu_2303_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_59_fu_2297_p2),17));
    zext_ln507_fu_1557_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln213_fu_1551_p2),17));
    zext_ln691_29_fu_1596_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_4_fu_1588_p3),17));
    zext_ln691_30_fu_1689_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_5_fu_1665_p3),17));
    zext_ln691_31_fu_1766_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_6_fu_1758_p3),17));
    zext_ln691_32_fu_1850_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_7_fu_1835_p3),17));
    zext_ln691_33_fu_1943_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_8_fu_1919_p3),17));
    zext_ln691_34_fu_2020_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_9_fu_2012_p3),17));
    zext_ln691_35_fu_2104_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_10_fu_2089_p3),17));
    zext_ln691_36_fu_2181_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_11_fu_2173_p3),17));
    zext_ln691_37_fu_2265_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_12_fu_2250_p3),17));
    zext_ln691_38_fu_2342_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_13_fu_2334_p3),17));
    zext_ln691_39_fu_2426_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_14_fu_2411_p3),17));
    zext_ln691_40_fu_2503_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_15_fu_2495_p3),17));
    zext_ln691_41_fu_2588_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_16_fu_2572_p3),17));
    zext_ln691_42_fu_2665_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_17_fu_2657_p3),17));
    zext_ln691_43_fu_2749_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_18_fu_2734_p3),17));
    zext_ln691_44_fu_2826_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_19_fu_2818_p3),17));
    zext_ln691_45_fu_2910_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_20_fu_2895_p3),17));
    zext_ln691_46_fu_2987_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_21_fu_2979_p3),17));
    zext_ln691_47_fu_3071_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_22_fu_3056_p3),17));
    zext_ln691_48_fu_3148_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_23_fu_3140_p3),17));
    zext_ln691_49_fu_3232_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_24_fu_3217_p3),17));
    zext_ln691_50_fu_3309_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_25_fu_3301_p3),17));
    zext_ln691_51_fu_3393_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_26_fu_3378_p3),17));
    zext_ln691_52_fu_3470_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_27_fu_3462_p3),17));
    zext_ln691_53_fu_3554_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_28_fu_3539_p3),17));
    zext_ln691_54_fu_3631_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_29_fu_3623_p3),17));
    zext_ln691_55_fu_3715_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_30_fu_3700_p3),17));
    zext_ln691_56_fu_3792_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_31_fu_3784_p3),17));
    zext_ln691_fu_1519_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_s_fu_1504_p3),17));
end behav;
