{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608529784852 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608529784852 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 21 13:49:44 2020 " "Processing started: Mon Dec 21 13:49:44 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608529784852 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1608529784852 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Top -c Top " "Command: quartus_sta Top -c Top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1608529784852 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1608529785144 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1608529785560 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1608529785560 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608529785607 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608529785607 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Top.sdc " "Synopsys Design Constraints File file not found: 'Top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1608529786112 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1608529786112 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clk clk" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608529786112 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name \{USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name \{USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608529786112 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4675 -multiply_by 24 -duty_cycle 50.00 -name \{USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 4675 -multiply_by 24 -duty_cycle 50.00 -name \{USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1608529786112 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608529786112 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1608529786112 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name DAC_LR_CLK~reg0 DAC_LR_CLK~reg0 " "create_clock -period 1.000 -name DAC_LR_CLK~reg0 DAC_LR_CLK~reg0" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1608529786127 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name I2C_Protocol:I2C\|finish_flag I2C_Protocol:I2C\|finish_flag " "create_clock -period 1.000 -name I2C_Protocol:I2C\|finish_flag I2C_Protocol:I2C\|finish_flag" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1608529786127 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name I2C_Protocol:I2C\|SCLK I2C_Protocol:I2C\|SCLK " "create_clock -period 1.000 -name I2C_Protocol:I2C\|SCLK I2C_Protocol:I2C\|SCLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1608529786127 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608529786127 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1608529786127 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608529786127 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1608529786127 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1608529786206 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1608529786284 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1608529786284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.392 " "Worst-case setup slack is -5.392" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529786284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529786284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.392           -3830.345 clk  " "   -5.392           -3830.345 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529786284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.706             -22.236 USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.706             -22.236 USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529786284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.477             -27.869 DAC_LR_CLK~reg0  " "   -2.477             -27.869 DAC_LR_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529786284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.298             -17.060 I2C_Protocol:I2C\|SCLK  " "   -1.298             -17.060 I2C_Protocol:I2C\|SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529786284 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.262              -0.523 I2C_Protocol:I2C\|finish_flag  " "   -0.262              -0.523 I2C_Protocol:I2C\|finish_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529786284 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608529786284 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.386 " "Worst-case hold slack is 0.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529786299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529786299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 clk  " "    0.386               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529786299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 I2C_Protocol:I2C\|finish_flag  " "    0.406               0.000 I2C_Protocol:I2C\|finish_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529786299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.407               0.000 USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529786299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 I2C_Protocol:I2C\|SCLK  " "    0.442               0.000 I2C_Protocol:I2C\|SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529786299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.664               0.000 DAC_LR_CLK~reg0  " "    0.664               0.000 DAC_LR_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529786299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608529786299 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608529786299 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608529786299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.285 " "Worst-case minimum pulse width slack is -1.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529786299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529786299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -23.130 DAC_LR_CLK~reg0  " "   -1.285             -23.130 DAC_LR_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529786299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -19.275 I2C_Protocol:I2C\|SCLK  " "   -1.285             -19.275 I2C_Protocol:I2C\|SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529786299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 I2C_Protocol:I2C\|finish_flag  " "   -1.285              -5.140 I2C_Protocol:I2C\|finish_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529786299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.622               0.000 clk  " "    9.622               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529786299 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1947.628               0.000 USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " " 1947.628               0.000 USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529786299 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608529786299 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1608529786412 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1608529786428 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1608529786756 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608529786871 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1608529786887 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1608529786887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.819 " "Worst-case setup slack is -4.819" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529786887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529786887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.819           -3442.383 clk  " "   -4.819           -3442.383 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529786887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.198             -19.188 USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -3.198             -19.188 USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529786887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.158             -23.367 DAC_LR_CLK~reg0  " "   -2.158             -23.367 DAC_LR_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529786887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.087             -14.185 I2C_Protocol:I2C\|SCLK  " "   -1.087             -14.185 I2C_Protocol:I2C\|SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529786887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.141              -0.281 I2C_Protocol:I2C\|finish_flag  " "   -0.141              -0.281 I2C_Protocol:I2C\|finish_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529786887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608529786887 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.340 " "Worst-case hold slack is 0.340" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529786902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529786902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 clk  " "    0.340               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529786902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 I2C_Protocol:I2C\|finish_flag  " "    0.355               0.000 I2C_Protocol:I2C\|finish_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529786902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.365               0.000 USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.365               0.000 USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529786902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.407               0.000 I2C_Protocol:I2C\|SCLK  " "    0.407               0.000 I2C_Protocol:I2C\|SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529786902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.606               0.000 DAC_LR_CLK~reg0  " "    0.606               0.000 DAC_LR_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529786902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608529786902 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608529786918 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608529786918 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.285 " "Worst-case minimum pulse width slack is -1.285" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529786918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529786918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -23.130 DAC_LR_CLK~reg0  " "   -1.285             -23.130 DAC_LR_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529786918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -19.275 I2C_Protocol:I2C\|SCLK  " "   -1.285             -19.275 I2C_Protocol:I2C\|SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529786918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -5.140 I2C_Protocol:I2C\|finish_flag  " "   -1.285              -5.140 I2C_Protocol:I2C\|finish_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529786918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.643               0.000 clk  " "    9.643               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529786918 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1947.628               0.000 USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " " 1947.628               0.000 USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529786918 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608529786918 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1608529787046 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1608529787173 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1608529787188 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1608529787188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.370 " "Worst-case setup slack is -2.370" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529787188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529787188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.370           -1588.938 clk  " "   -2.370           -1588.938 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529787188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.602              -9.612 USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   -1.602              -9.612 USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529787188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.721              -4.840 DAC_LR_CLK~reg0  " "   -0.721              -4.840 DAC_LR_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529787188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.100              -0.500 I2C_Protocol:I2C\|SCLK  " "   -0.100              -0.500 I2C_Protocol:I2C\|SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529787188 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.379               0.000 I2C_Protocol:I2C\|finish_flag  " "    0.379               0.000 I2C_Protocol:I2C\|finish_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529787188 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608529787188 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.155 " "Worst-case hold slack is 0.155" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529787204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529787204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.155               0.000 I2C_Protocol:I2C\|SCLK  " "    0.155               0.000 I2C_Protocol:I2C\|SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529787204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 clk  " "    0.175               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529787204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 I2C_Protocol:I2C\|finish_flag  " "    0.183               0.000 I2C_Protocol:I2C\|finish_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529787204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.188               0.000 USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529787204 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 DAC_LR_CLK~reg0  " "    0.302               0.000 DAC_LR_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529787204 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608529787204 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608529787220 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1608529787220 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.000 " "Worst-case minimum pulse width slack is -1.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529787220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529787220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -18.000 DAC_LR_CLK~reg0  " "   -1.000             -18.000 DAC_LR_CLK~reg0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529787220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -15.000 I2C_Protocol:I2C\|SCLK  " "   -1.000             -15.000 I2C_Protocol:I2C\|SCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529787220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -4.000 I2C_Protocol:I2C\|finish_flag  " "   -1.000              -4.000 I2C_Protocol:I2C\|finish_flag " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529787220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.371               0.000 clk  " "    9.371               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529787220 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " 1947.697               0.000 USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " " 1947.697               0.000 USB_Clock_PLL_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1608529787220 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1608529787220 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1608529787687 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1608529787687 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4936 " "Peak virtual memory: 4936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608529787897 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 21 13:49:47 2020 " "Processing ended: Mon Dec 21 13:49:47 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608529787897 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608529787897 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608529787897 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1608529787897 ""}
