{
  "name": "core_arch::x86::avx2::_mm256_sllv_epi64",
  "safe": false,
  "callees": {
    "core_arch::x86::__m256i::as_u64x4": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::u64x4": "Constructor"
      }
    },
    "core_arch::simd::u64x4::splat": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::u64x4": "Constructor"
      }
    },
    "intrinsics::simd::simd_lt": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Tests if `x` is less than `y`, elementwise.\n\n `T` must be a vector of integers or floats.\n\n `U` must be a vector of integers with the same number of elements and element size as `T`.\n\n Returns `0` for false and `!0` for true.\n",
      "adt": {}
    },
    "intrinsics::simd::simd_select": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Selects elements from a mask.\n\n `T` must be a vector.\n\n `M` must be an integer vector with the same length as `T` (but any element size).\n\n For each element, if the corresponding value in `mask` is `!0`, select the element from\n `if_true`.  If the corresponding value in `mask` is `0`, select the element from\n `if_false`.\n\n # Safety\n `mask` must only contain `0` and `!0`.\n",
      "adt": {}
    },
    "intrinsics::simd::simd_shl": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": " Shifts vector left elementwise, with UB on overflow.\n\n Shifts `lhs` left by `rhs`, shifting in sign bits for signed types.\n\n `T` must be a vector of integers.\n\n # Safety\n\n Each element of `rhs` must be less than `<int>::BITS`.\n",
      "adt": {}
    },
    "core_arch::x86::<impl core_arch::simd::u64x4>::as_m256i": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::x86::__m256i": "Constructor"
      }
    }
  },
  "adts": {
    "core_arch::x86::__m256i": [
      "Plain"
    ],
    "core_arch::simd::u64x4": [
      "Plain"
    ]
  },
  "path": 6161,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx2.rs:2842:1: 2849:2",
  "src": "pub fn _mm256_sllv_epi64(a: __m256i, count: __m256i) -> __m256i {\n    unsafe {\n        let count = count.as_u64x4();\n        let no_overflow: u64x4 = simd_lt(count, u64x4::splat(u64::BITS as u64));\n        let count = simd_select(no_overflow, count, u64x4::ZERO);\n        simd_select(no_overflow, simd_shl(a.as_u64x4(), count), u64x4::ZERO).as_m256i()\n    }\n}",
  "mir": "fn core_arch::x86::avx2::_mm256_sllv_epi64(_1: core_arch::x86::__m256i, _2: core_arch::x86::__m256i) -> core_arch::x86::__m256i {\n    let mut _0: core_arch::x86::__m256i;\n    let  _3: core_arch::simd::u64x4;\n    let  _4: core_arch::simd::u64x4;\n    let mut _5: core_arch::simd::u64x4;\n    let mut _6: u64;\n    let  _7: core_arch::simd::u64x4;\n    let mut _8: core_arch::simd::u64x4;\n    let mut _9: core_arch::simd::u64x4;\n    let mut _10: core_arch::simd::u64x4;\n    debug a => _1;\n    debug count => _2;\n    debug count => _3;\n    debug no_overflow => _4;\n    debug count => _7;\n    bb0: {\n        _3 = core_arch::x86::__m256i::as_u64x4(_2) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_5);\n        StorageLive(_6);\n        _6 = num::<impl u64>::BITS as u64;\n        _5 = core_arch::simd::u64x4::splat(move _6) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_6);\n        _4 = intrinsics::simd::simd_lt::<core_arch::simd::u64x4, core_arch::simd::u64x4>(_3, move _5) -> [return: bb3, unwind unreachable];\n    }\n    bb3: {\n        StorageDead(_5);\n        _7 = intrinsics::simd::simd_select::<core_arch::simd::u64x4, core_arch::simd::u64x4>(_4, _3, core_arch::simd::u64x4::ZERO) -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageLive(_8);\n        StorageLive(_9);\n        StorageLive(_10);\n        _10 = core_arch::x86::__m256i::as_u64x4(_1) -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        _9 = intrinsics::simd::simd_shl::<core_arch::simd::u64x4>(move _10, _7) -> [return: bb6, unwind unreachable];\n    }\n    bb6: {\n        StorageDead(_10);\n        _8 = intrinsics::simd::simd_select::<core_arch::simd::u64x4, core_arch::simd::u64x4>(_4, move _9, core_arch::simd::u64x4::ZERO) -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        StorageDead(_9);\n        _0 = core_arch::x86::<impl core_arch::simd::u64x4>::as_m256i(move _8) -> [return: bb8, unwind unreachable];\n    }\n    bb8: {\n        StorageDead(_8);\n        return;\n    }\n}\n",
  "doc": " Shifts packed 64-bit integers in `a` left by the amount\n specified by the corresponding element in `count` while\n shifting in zeros, and returns the result.\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_sllv_epi64)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}