````markdown
# LSP Exam - December 21, 2021

> **CVUT FEL (ƒåVUT) - ƒåesk√© vysok√© uƒçen√≠ technick√© v Praze | Czech Technical University in Prague**
>
> üá®üá≥ [‰∏≠ÊñáÁâà](2021-12-21_Exam_CN.md) | üá¨üáß [English](2021-12-21_Exam_EN.md) | üá®üáø [ƒåe≈°tina](2021-12-21_Exam_CZ.md)

> üß† **AI-Generated Solution** - This exam PDF has no official answers, below is derived analysis
> ‚ö†Ô∏è Note: This exam uses a 4-input (A,B,C,D) RS latch variant

## Exam Information
- Date: December 21, 2021
- Language: Czech
- Total Points: 60 (Part 1: 30 points + Part 2: 30 points)

---

## Question 1 - Equivalent Logic Functions (8 points)
**Question:** Check all logic functions that have an equivalent function:

```vhdl
y1 <= (D and not C) or (not C and A) or (D and B);
y2 <= (D and C) xor (B and A);
y3 <= (D or A) and (not C or B) and (D or not C);
y4 <= (D and B) or (D and not C and not B) or ((D xor A) and not C);
```

**Solution Method:** Use Karnaugh maps to verify if functions are equivalent

---

## Question 2 - RS Latch Simulation (5 points)
**Question:** Given inputs A, B, C, D values at times t0-t4, write the values of X and Y outputs

**Input Sequence:**
```
A = 0 | 1 | 1 | 1 | 1
B = 0 | 0 | 1 | 0 | 0
C = 0 | 0 | 1 | 1 | 0
D = 1 | 1 | 0 | 0 | 1
    t0  t1  t2  t3  t4
```

**Solution Method:** Analyze the RS latch timing behavior

---

## Question 3 - Shannon Expansion (8 points)
**Question:** Decompose the function X=f(A,B,C,D,X) from question 2 using Shannon expansion into:
$$X = (\overline{X} \land f_0(A,B,C,D)) \lor (X \land f_1(A,B,C,D))$$

Write f‚ÇÄ and f‚ÇÅ in Karnaugh map form

**Shannon Expansion Formula:**
- f‚ÇÄ = f(A,B,C,D,0) - Function value when X=0
- f‚ÇÅ = f(A,B,C,D,1) - Function value when X=1

---

## Question 4 - Implement XOR with NAND Gates (3 points)
**Question:** Create an XOR gate using only 2-input NAND gates and wires

**Answer:**
```
Y = A xor B = (A NAND (A NAND B)) NAND (B NAND (A NAND B))
```
Requires 4 NAND gates

---

## Question 5 - Full Adder Circuit (3 points)
**Question:** Complete the circuit diagram of a one-bit full adder

**Full Adder Formulas:**
- Sum = A ‚äï B ‚äï Cin
- Cout = (A ‚àß B) ‚à® (Cin ‚àß (A ‚äï B))

---

## Question 6 - +1 Adder (3 points)
**Question:** Implement a 4-bit binary +1 adder using 6 logic gates

**Design Approach:**
```
Y0 = not A0
Y1 = A1 xor A0
Y2 = A2 xor (A1 and A0)
Y3 = A3 xor (A2 and A1 and A0)
```

---

## Question 7 - VHDL Code Analysis
**Question:** Analyze the given VHDL code and draw the RTL view

---

## Question 8 - State Machine Design
**Question:** Design a Moore/Mealy state machine with specified functionality

````