

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Sun Nov 13 21:43:52 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        dft
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.34 ns|  3.319 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     2851|     2851|  9.522 us|  9.522 us|  2852|  2852|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+---------+---------+----------+----------+------+------+---------+
        |                                   |                        |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
        |              Instance             |         Module         |   min   |   max   |    min   |    max   |  min |  max |   Type  |
        +-----------------------------------+------------------------+---------+---------+----------+----------+------+------+---------+
        |grp_dft_Pipeline_All_Loop_fu_152   |dft_Pipeline_All_Loop   |     1026|     1026|  3.427 us|  3.427 us|  1026|  1026|       no|
        |grp_dft_Pipeline_DFT_Loop_fu_168   |dft_Pipeline_DFT_Loop   |      165|      165|  0.551 us|  0.551 us|   165|   165|       no|
        |grp_dft_Pipeline_DFT_Loop1_fu_188  |dft_Pipeline_DFT_Loop1  |      167|      167|  0.558 us|  0.558 us|   167|   167|       no|
        |grp_dft_Pipeline_DFT_Loop2_fu_208  |dft_Pipeline_DFT_Loop2  |      168|      168|  0.561 us|  0.561 us|   168|   168|       no|
        |grp_dft_Pipeline_DFT_Loop3_fu_228  |dft_Pipeline_DFT_Loop3  |      168|      168|  0.561 us|  0.561 us|   168|   168|       no|
        |grp_dft_Pipeline_DFT_Loop4_fu_252  |dft_Pipeline_DFT_Loop4  |      168|      168|  0.561 us|  0.561 us|   168|   168|       no|
        |grp_dft_Pipeline_DFT_Loop5_fu_276  |dft_Pipeline_DFT_Loop5  |      168|      168|  0.561 us|  0.561 us|   168|   168|       no|
        |grp_dft_Pipeline_DFT_Loop6_fu_300  |dft_Pipeline_DFT_Loop6  |      168|      168|  0.561 us|  0.561 us|   168|   168|       no|
        |grp_dft_Pipeline_DFT_Loop7_fu_324  |dft_Pipeline_DFT_Loop7  |      168|      168|  0.561 us|  0.561 us|   168|   168|       no|
        |grp_dft_Pipeline_DFT_Loop8_fu_348  |dft_Pipeline_DFT_Loop8  |      168|      168|  0.561 us|  0.561 us|   168|   168|       no|
        |grp_dft_Pipeline_DFT_Loop9_fu_372  |dft_Pipeline_DFT_Loop9  |      295|      295|  0.985 us|  0.985 us|   295|   295|       no|
        +-----------------------------------+------------------------+---------+---------+----------+----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      2|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|   48|   48729|  26252|    -|
|Memory           |       44|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|  12800|    -|
|Register         |        -|    -|      38|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       48|   48|   48767|  39054|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       17|   21|      45|     73|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |                Instance                |               Module              | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                         |control_s_axi                      |        4|   0|   196|   180|    0|
    |grp_dft_Pipeline_All_Loop_fu_152        |dft_Pipeline_All_Loop              |        0|   0|    99|    97|    0|
    |grp_dft_Pipeline_DFT_Loop_fu_168        |dft_Pipeline_DFT_Loop              |        0|   0|  2284|   399|    0|
    |grp_dft_Pipeline_DFT_Loop1_fu_188       |dft_Pipeline_DFT_Loop1             |        0|   0|  2728|   720|    0|
    |grp_dft_Pipeline_DFT_Loop2_fu_208       |dft_Pipeline_DFT_Loop2             |        0|   0|  3128|   766|    0|
    |grp_dft_Pipeline_DFT_Loop3_fu_228       |dft_Pipeline_DFT_Loop3             |        0|   0|  3342|   597|    0|
    |grp_dft_Pipeline_DFT_Loop4_fu_252       |dft_Pipeline_DFT_Loop4             |        0|   0|  3344|   600|    0|
    |grp_dft_Pipeline_DFT_Loop5_fu_276       |dft_Pipeline_DFT_Loop5             |        0|   0|  3346|   603|    0|
    |grp_dft_Pipeline_DFT_Loop6_fu_300       |dft_Pipeline_DFT_Loop6             |        0|   0|  3348|   606|    0|
    |grp_dft_Pipeline_DFT_Loop7_fu_324       |dft_Pipeline_DFT_Loop7             |        0|   0|  3350|   609|    0|
    |grp_dft_Pipeline_DFT_Loop8_fu_348       |dft_Pipeline_DFT_Loop8             |        0|   0|  3352|   612|    0|
    |grp_dft_Pipeline_DFT_Loop9_fu_372       |dft_Pipeline_DFT_Loop9             |        0|   0|  2364|  1023|    0|
    |fadd_32ns_32ns_32_13_no_dsp_1_U544      |fadd_32ns_32ns_32_13_no_dsp_1      |        0|   0|   611|   594|    0|
    |fadd_32ns_32ns_32_13_no_dsp_1_U546      |fadd_32ns_32ns_32_13_no_dsp_1      |        0|   0|   611|   594|    0|
    |fadd_32ns_32ns_32_13_no_dsp_1_U550      |fadd_32ns_32ns_32_13_no_dsp_1      |        0|   0|   611|   594|    0|
    |fadd_32ns_32ns_32_13_no_dsp_1_U553      |fadd_32ns_32ns_32_13_no_dsp_1      |        0|   0|   611|   594|    0|
    |fadd_32ns_32ns_32_13_no_dsp_1_U554      |fadd_32ns_32ns_32_13_no_dsp_1      |        0|   0|   611|   594|    0|
    |fadd_32ns_32ns_32_13_no_dsp_1_U557      |fadd_32ns_32ns_32_13_no_dsp_1      |        0|   0|   611|   594|    0|
    |fadd_32ns_32ns_32_13_no_dsp_1_U558      |fadd_32ns_32ns_32_13_no_dsp_1      |        0|   0|   611|   594|    0|
    |fadd_32ns_32ns_32_13_no_dsp_1_U561      |fadd_32ns_32ns_32_13_no_dsp_1      |        0|   0|   611|   594|    0|
    |fadd_32ns_32ns_32_13_no_dsp_1_U562      |fadd_32ns_32ns_32_13_no_dsp_1      |        0|   0|   611|   594|    0|
    |fadd_32ns_32ns_32_13_no_dsp_1_U565      |fadd_32ns_32ns_32_13_no_dsp_1      |        0|   0|   611|   594|    0|
    |fadd_32ns_32ns_32_13_no_dsp_1_U566      |fadd_32ns_32ns_32_13_no_dsp_1      |        0|   0|   611|   594|    0|
    |faddfsub_32ns_32ns_32_13_no_dsp_1_U548  |faddfsub_32ns_32ns_32_13_no_dsp_1  |        0|   0|   611|   594|    0|
    |faddfsub_32ns_32ns_32_13_no_dsp_1_U549  |faddfsub_32ns_32ns_32_13_no_dsp_1  |        0|   0|   611|   594|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U567      |fmul_32ns_32ns_32_8_max_dsp_1      |        0|   3|   199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U568      |fmul_32ns_32ns_32_8_max_dsp_1      |        0|   3|   199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U569      |fmul_32ns_32ns_32_8_max_dsp_1      |        0|   3|   199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U570      |fmul_32ns_32ns_32_8_max_dsp_1      |        0|   3|   199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U571      |fmul_32ns_32ns_32_8_max_dsp_1      |        0|   3|   199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U572      |fmul_32ns_32ns_32_8_max_dsp_1      |        0|   3|   199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U573      |fmul_32ns_32ns_32_8_max_dsp_1      |        0|   3|   199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U574      |fmul_32ns_32ns_32_8_max_dsp_1      |        0|   3|   199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U575      |fmul_32ns_32ns_32_8_max_dsp_1      |        0|   3|   199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U576      |fmul_32ns_32ns_32_8_max_dsp_1      |        0|   3|   199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U577      |fmul_32ns_32ns_32_8_max_dsp_1      |        0|   3|   199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U578      |fmul_32ns_32ns_32_8_max_dsp_1      |        0|   3|   199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U579      |fmul_32ns_32ns_32_8_max_dsp_1      |        0|   3|   199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U580      |fmul_32ns_32ns_32_8_max_dsp_1      |        0|   3|   199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U581      |fmul_32ns_32ns_32_8_max_dsp_1      |        0|   3|   199|   324|    0|
    |fmul_32ns_32ns_32_8_max_dsp_1_U582      |fmul_32ns_32ns_32_8_max_dsp_1      |        0|   3|   199|   324|    0|
    |fsub_32ns_32ns_32_13_no_dsp_1_U543      |fsub_32ns_32ns_32_13_no_dsp_1      |        0|   0|   611|   594|    0|
    |fsub_32ns_32ns_32_13_no_dsp_1_U545      |fsub_32ns_32ns_32_13_no_dsp_1      |        0|   0|   611|   594|    0|
    |fsub_32ns_32ns_32_13_no_dsp_1_U547      |fsub_32ns_32ns_32_13_no_dsp_1      |        0|   0|   611|   594|    0|
    |fsub_32ns_32ns_32_13_no_dsp_1_U551      |fsub_32ns_32ns_32_13_no_dsp_1      |        0|   0|   611|   594|    0|
    |fsub_32ns_32ns_32_13_no_dsp_1_U552      |fsub_32ns_32ns_32_13_no_dsp_1      |        0|   0|   611|   594|    0|
    |fsub_32ns_32ns_32_13_no_dsp_1_U555      |fsub_32ns_32ns_32_13_no_dsp_1      |        0|   0|   611|   594|    0|
    |fsub_32ns_32ns_32_13_no_dsp_1_U556      |fsub_32ns_32ns_32_13_no_dsp_1      |        0|   0|   611|   594|    0|
    |fsub_32ns_32ns_32_13_no_dsp_1_U559      |fsub_32ns_32ns_32_13_no_dsp_1      |        0|   0|   611|   594|    0|
    |fsub_32ns_32ns_32_13_no_dsp_1_U560      |fsub_32ns_32ns_32_13_no_dsp_1      |        0|   0|   611|   594|    0|
    |fsub_32ns_32ns_32_13_no_dsp_1_U563      |fsub_32ns_32ns_32_13_no_dsp_1      |        0|   0|   611|   594|    0|
    |fsub_32ns_32ns_32_13_no_dsp_1_U564      |fsub_32ns_32ns_32_13_no_dsp_1      |        0|   0|   611|   594|    0|
    +----------------------------------------+-----------------------------------+---------+----+------+------+-----+
    |Total                                   |                                   |        4|  48| 48729| 26252|    0|
    +----------------------------------------+-----------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |W_imag_U    |W_imag_ROM_AUTO_1R    |        6|  0|   0|    0|   512|   32|     1|        16384|
    |W_real_U    |W_real_ROM_AUTO_1R    |        6|  0|   0|    0|   512|   32|     1|        16384|
    |buf0_R_U    |buf0_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |buf0_R_1_U  |buf0_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |buf0_R_2_U  |buf0_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |buf0_R_3_U  |buf0_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |buf0_I_U    |buf0_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |buf0_I_1_U  |buf0_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |buf0_I_2_U  |buf0_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |buf0_I_3_U  |buf0_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |buf1_R_U    |buf0_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |buf1_R_1_U  |buf0_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |buf1_R_2_U  |buf0_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |buf1_R_3_U  |buf0_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |buf1_I_U    |buf0_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |buf1_I_1_U  |buf0_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |buf1_I_2_U  |buf0_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    |buf1_I_3_U  |buf0_R_RAM_AUTO_1R1W  |        2|  0|   0|    0|   256|   32|     1|         8192|
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                      |       44|  0|   0|    0|  5120|  576|    18|       163840|
    +------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+-----+-----------+-----+-----------+
    |           Name          | LUT | Input Size| Bits| Total Bits|
    +-------------------------+-----+-----------+-----+-----------+
    |W_imag_address0          |   42|          8|    9|         72|
    |W_imag_address1          |   42|          8|    9|         72|
    |W_imag_address2          |   37|          7|    9|         63|
    |W_imag_address3          |   37|          7|    9|         63|
    |W_imag_ce0               |   42|          8|    1|          8|
    |W_imag_ce1               |   42|          8|    1|          8|
    |W_imag_ce2               |   37|          7|    1|          7|
    |W_imag_ce3               |   37|          7|    1|          7|
    |W_real_address0          |   42|          8|    9|         72|
    |W_real_address1          |   42|          8|    9|         72|
    |W_real_address2          |   37|          7|    9|         63|
    |W_real_address3          |   37|          7|    9|         63|
    |W_real_ce0               |   42|          8|    1|          8|
    |W_real_ce1               |   42|          8|    1|          8|
    |W_real_ce2               |   37|          7|    1|          7|
    |W_real_ce3               |   37|          7|    1|          7|
    |X_I_TREADY_int_regslice  |    9|          2|    1|          2|
    |X_R_TREADY_int_regslice  |    9|          2|    1|          2|
    |ap_NS_fsm                |  113|         24|    1|         24|
    |ap_done                  |    9|          2|    1|          2|
    |buf0_I_1_address0        |   59|         11|    8|         88|
    |buf0_I_1_address1        |   53|         10|    8|         80|
    |buf0_I_1_ce0             |   59|         11|    1|         11|
    |buf0_I_1_ce1             |   53|         10|    1|         10|
    |buf0_I_1_d0              |   31|          6|   32|        192|
    |buf0_I_1_d1              |   25|          5|   32|        160|
    |buf0_I_1_we0             |   31|          6|    1|          6|
    |buf0_I_1_we1             |   25|          5|    1|          5|
    |buf0_I_2_address0        |   59|         11|    8|         88|
    |buf0_I_2_address1        |   53|         10|    8|         80|
    |buf0_I_2_ce0             |   59|         11|    1|         11|
    |buf0_I_2_ce1             |   53|         10|    1|         10|
    |buf0_I_2_d0              |   31|          6|   32|        192|
    |buf0_I_2_d1              |   25|          5|   32|        160|
    |buf0_I_2_we0             |   31|          6|    1|          6|
    |buf0_I_2_we1             |   25|          5|    1|          5|
    |buf0_I_3_address0        |   59|         11|    8|         88|
    |buf0_I_3_address1        |   53|         10|    8|         80|
    |buf0_I_3_ce0             |   59|         11|    1|         11|
    |buf0_I_3_ce1             |   53|         10|    1|         10|
    |buf0_I_3_d0              |   31|          6|   32|        192|
    |buf0_I_3_d1              |   25|          5|   32|        160|
    |buf0_I_3_we0             |   31|          6|    1|          6|
    |buf0_I_3_we1             |   25|          5|    1|          5|
    |buf0_I_address0          |   59|         11|    8|         88|
    |buf0_I_address1          |   53|         10|    8|         80|
    |buf0_I_ce0               |   59|         11|    1|         11|
    |buf0_I_ce1               |   53|         10|    1|         10|
    |buf0_I_d0                |   31|          6|   32|        192|
    |buf0_I_d1                |   25|          5|   32|        160|
    |buf0_I_we0               |   31|          6|    1|          6|
    |buf0_I_we1               |   25|          5|    1|          5|
    |buf0_R_1_address0        |   59|         11|    8|         88|
    |buf0_R_1_address1        |   53|         10|    8|         80|
    |buf0_R_1_ce0             |   59|         11|    1|         11|
    |buf0_R_1_ce1             |   53|         10|    1|         10|
    |buf0_R_1_d0              |   31|          6|   32|        192|
    |buf0_R_1_d1              |   25|          5|   32|        160|
    |buf0_R_1_we0             |   31|          6|    1|          6|
    |buf0_R_1_we1             |   25|          5|    1|          5|
    |buf0_R_2_address0        |   59|         11|    8|         88|
    |buf0_R_2_address1        |   53|         10|    8|         80|
    |buf0_R_2_ce0             |   59|         11|    1|         11|
    |buf0_R_2_ce1             |   53|         10|    1|         10|
    |buf0_R_2_d0              |   31|          6|   32|        192|
    |buf0_R_2_d1              |   25|          5|   32|        160|
    |buf0_R_2_we0             |   31|          6|    1|          6|
    |buf0_R_2_we1             |   25|          5|    1|          5|
    |buf0_R_3_address0        |   59|         11|    8|         88|
    |buf0_R_3_address1        |   53|         10|    8|         80|
    |buf0_R_3_ce0             |   59|         11|    1|         11|
    |buf0_R_3_ce1             |   53|         10|    1|         10|
    |buf0_R_3_d0              |   31|          6|   32|        192|
    |buf0_R_3_d1              |   25|          5|   32|        160|
    |buf0_R_3_we0             |   31|          6|    1|          6|
    |buf0_R_3_we1             |   25|          5|    1|          5|
    |buf0_R_address0          |   59|         11|    8|         88|
    |buf0_R_address1          |   53|         10|    8|         80|
    |buf0_R_ce0               |   59|         11|    1|         11|
    |buf0_R_ce1               |   53|         10|    1|         10|
    |buf0_R_d0                |   31|          6|   32|        192|
    |buf0_R_d1                |   25|          5|   32|        160|
    |buf0_R_we0               |   31|          6|    1|          6|
    |buf0_R_we1               |   25|          5|    1|          5|
    |buf1_I_1_address0        |   59|         11|    8|         88|
    |buf1_I_1_address1        |   59|         11|    8|         88|
    |buf1_I_1_ce0             |   59|         11|    1|         11|
    |buf1_I_1_ce1             |   59|         11|    1|         11|
    |buf1_I_1_d0              |   31|          6|   32|        192|
    |buf1_I_1_d1              |   31|          6|   32|        192|
    |buf1_I_1_we0             |   31|          6|    1|          6|
    |buf1_I_1_we1             |   31|          6|    1|          6|
    |buf1_I_2_address0        |   59|         11|    8|         88|
    |buf1_I_2_address1        |   59|         11|    8|         88|
    |buf1_I_2_ce0             |   59|         11|    1|         11|
    |buf1_I_2_ce1             |   59|         11|    1|         11|
    |buf1_I_2_d0              |   31|          6|   32|        192|
    |buf1_I_2_d1              |   31|          6|   32|        192|
    |buf1_I_2_we0             |   31|          6|    1|          6|
    |buf1_I_2_we1             |   31|          6|    1|          6|
    |buf1_I_3_address0        |   59|         11|    8|         88|
    |buf1_I_3_address1        |   59|         11|    8|         88|
    |buf1_I_3_ce0             |   59|         11|    1|         11|
    |buf1_I_3_ce1             |   59|         11|    1|         11|
    |buf1_I_3_d0              |   31|          6|   32|        192|
    |buf1_I_3_d1              |   31|          6|   32|        192|
    |buf1_I_3_we0             |   31|          6|    1|          6|
    |buf1_I_3_we1             |   31|          6|    1|          6|
    |buf1_I_address0          |   59|         11|    8|         88|
    |buf1_I_address1          |   53|         10|    8|         80|
    |buf1_I_ce0               |   59|         11|    1|         11|
    |buf1_I_ce1               |   53|         10|    1|         10|
    |buf1_I_d0                |   31|          6|   32|        192|
    |buf1_I_d1                |   31|          6|   32|        192|
    |buf1_I_we0               |   31|          6|    1|          6|
    |buf1_I_we1               |   31|          6|    1|          6|
    |buf1_R_1_address0        |   59|         11|    8|         88|
    |buf1_R_1_address1        |   59|         11|    8|         88|
    |buf1_R_1_ce0             |   59|         11|    1|         11|
    |buf1_R_1_ce1             |   59|         11|    1|         11|
    |buf1_R_1_d0              |   31|          6|   32|        192|
    |buf1_R_1_d1              |   31|          6|   32|        192|
    |buf1_R_1_we0             |   31|          6|    1|          6|
    |buf1_R_1_we1             |   31|          6|    1|          6|
    |buf1_R_2_address0        |   59|         11|    8|         88|
    |buf1_R_2_address1        |   59|         11|    8|         88|
    |buf1_R_2_ce0             |   59|         11|    1|         11|
    |buf1_R_2_ce1             |   59|         11|    1|         11|
    |buf1_R_2_d0              |   31|          6|   32|        192|
    |buf1_R_2_d1              |   31|          6|   32|        192|
    |buf1_R_2_we0             |   31|          6|    1|          6|
    |buf1_R_2_we1             |   31|          6|    1|          6|
    |buf1_R_3_address0        |   59|         11|    8|         88|
    |buf1_R_3_address1        |   59|         11|    8|         88|
    |buf1_R_3_ce0             |   59|         11|    1|         11|
    |buf1_R_3_ce1             |   59|         11|    1|         11|
    |buf1_R_3_d0              |   31|          6|   32|        192|
    |buf1_R_3_d1              |   31|          6|   32|        192|
    |buf1_R_3_we0             |   31|          6|    1|          6|
    |buf1_R_3_we1             |   31|          6|    1|          6|
    |buf1_R_address0          |   59|         11|    8|         88|
    |buf1_R_address1          |   53|         10|    8|         80|
    |buf1_R_ce0               |   59|         11|    1|         11|
    |buf1_R_ce1               |   53|         10|    1|         10|
    |buf1_R_d0                |   31|          6|   32|        192|
    |buf1_R_d1                |   31|          6|   32|        192|
    |buf1_R_we0               |   31|          6|    1|          6|
    |buf1_R_we1               |   31|          6|    1|          6|
    |grp_fu_404_ce            |   59|         11|    1|         11|
    |grp_fu_404_p0            |   59|         11|   32|        352|
    |grp_fu_404_p1            |   59|         11|   32|        352|
    |grp_fu_408_ce            |   59|         11|    1|         11|
    |grp_fu_408_p0            |   59|         11|   32|        352|
    |grp_fu_408_p1            |   59|         11|   32|        352|
    |grp_fu_412_ce            |   59|         11|    1|         11|
    |grp_fu_412_p0            |   59|         11|   32|        352|
    |grp_fu_412_p1            |   59|         11|   32|        352|
    |grp_fu_416_ce            |   59|         11|    1|         11|
    |grp_fu_416_p0            |   59|         11|   32|        352|
    |grp_fu_416_p1            |   59|         11|   32|        352|
    |grp_fu_420_ce            |   59|         11|    1|         11|
    |grp_fu_420_p0            |   59|         11|   32|        352|
    |grp_fu_420_p1            |   59|         11|   32|        352|
    |grp_fu_424_ce            |   59|         11|    1|         11|
    |grp_fu_424_opcode        |   59|         11|    2|         22|
    |grp_fu_424_p0            |   59|         11|   32|        352|
    |grp_fu_424_p1            |   59|         11|   32|        352|
    |grp_fu_428_ce            |   59|         11|    1|         11|
    |grp_fu_428_opcode        |   59|         11|    2|         22|
    |grp_fu_428_p0            |   59|         11|   32|        352|
    |grp_fu_428_p1            |   59|         11|   32|        352|
    |grp_fu_432_ce            |   59|         11|    1|         11|
    |grp_fu_432_p0            |   59|         11|   32|        352|
    |grp_fu_432_p1            |   59|         11|   32|        352|
    |grp_fu_436_ce            |   59|         11|    1|         11|
    |grp_fu_436_p0            |   59|         11|   32|        352|
    |grp_fu_436_p1            |   59|         11|   32|        352|
    |grp_fu_440_ce            |   59|         11|    1|         11|
    |grp_fu_440_p0            |   59|         11|   32|        352|
    |grp_fu_440_p1            |   59|         11|   32|        352|
    |grp_fu_444_ce            |   59|         11|    1|         11|
    |grp_fu_444_p0            |   59|         11|   32|        352|
    |grp_fu_444_p1            |   59|         11|   32|        352|
    |grp_fu_448_ce            |   59|         11|    1|         11|
    |grp_fu_448_p0            |   59|         11|   32|        352|
    |grp_fu_448_p1            |   59|         11|   32|        352|
    |grp_fu_452_ce            |   53|         10|    1|         10|
    |grp_fu_452_p0            |   53|         10|   32|        320|
    |grp_fu_452_p1            |   53|         10|   32|        320|
    |grp_fu_456_ce            |   53|         10|    1|         10|
    |grp_fu_456_p0            |   53|         10|   32|        320|
    |grp_fu_456_p1            |   53|         10|   32|        320|
    |grp_fu_460_ce            |   53|         10|    1|         10|
    |grp_fu_460_p0            |   53|         10|   32|        320|
    |grp_fu_460_p1            |   53|         10|   32|        320|
    |grp_fu_464_ce            |   53|         10|    1|         10|
    |grp_fu_464_p0            |   53|         10|   32|        320|
    |grp_fu_464_p1            |   53|         10|   32|        320|
    |grp_fu_468_ce            |   53|         10|    1|         10|
    |grp_fu_468_p0            |   53|         10|   32|        320|
    |grp_fu_468_p1            |   53|         10|   32|        320|
    |grp_fu_472_ce            |   53|         10|    1|         10|
    |grp_fu_472_p0            |   53|         10|   32|        320|
    |grp_fu_472_p1            |   53|         10|   32|        320|
    |grp_fu_476_ce            |   53|         10|    1|         10|
    |grp_fu_476_p0            |   53|         10|   32|        320|
    |grp_fu_476_p1            |   53|         10|   32|        320|
    |grp_fu_480_ce            |   53|         10|    1|         10|
    |grp_fu_480_p0            |   53|         10|   32|        320|
    |grp_fu_480_p1            |   53|         10|   32|        320|
    |grp_fu_484_ce            |   53|         10|    1|         10|
    |grp_fu_484_p0            |   53|         10|   32|        320|
    |grp_fu_484_p1            |   53|         10|   32|        320|
    |grp_fu_488_ce            |   53|         10|    1|         10|
    |grp_fu_488_p0            |   53|         10|   32|        320|
    |grp_fu_488_p1            |   53|         10|   32|        320|
    |grp_fu_492_ce            |   53|         10|    1|         10|
    |grp_fu_492_p0            |   53|         10|   32|        320|
    |grp_fu_492_p1            |   53|         10|   32|        320|
    |grp_fu_496_ce            |   53|         10|    1|         10|
    |grp_fu_496_p0            |   53|         10|   32|        320|
    |grp_fu_496_p1            |   53|         10|   32|        320|
    |grp_fu_500_ce            |   59|         11|    1|         11|
    |grp_fu_500_p0            |   59|         11|   32|        352|
    |grp_fu_500_p1            |   59|         11|   32|        352|
    |grp_fu_504_ce            |   59|         11|    1|         11|
    |grp_fu_504_p0            |   59|         11|   32|        352|
    |grp_fu_504_p1            |   59|         11|   32|        352|
    |grp_fu_508_ce            |   59|         11|    1|         11|
    |grp_fu_508_p0            |   59|         11|   32|        352|
    |grp_fu_508_p1            |   59|         11|   32|        352|
    |grp_fu_512_ce            |   59|         11|    1|         11|
    |grp_fu_512_p0            |   59|         11|   32|        352|
    |grp_fu_512_p1            |   59|         11|   32|        352|
    |grp_fu_516_ce            |   59|         11|    1|         11|
    |grp_fu_516_p0            |   59|         11|   32|        352|
    |grp_fu_516_p1            |   59|         11|   32|        352|
    |grp_fu_520_ce            |   59|         11|    1|         11|
    |grp_fu_520_p0            |   59|         11|   32|        352|
    |grp_fu_520_p1            |   59|         11|   32|        352|
    |grp_fu_524_ce            |   59|         11|    1|         11|
    |grp_fu_524_p0            |   59|         11|   32|        352|
    |grp_fu_524_p1            |   59|         11|   32|        352|
    |grp_fu_528_ce            |   59|         11|    1|         11|
    |grp_fu_528_p0            |   59|         11|   32|        352|
    |grp_fu_528_p1            |   59|         11|   32|        352|
    |grp_fu_532_ce            |   42|          8|    1|          8|
    |grp_fu_532_p0            |   42|          8|   32|        256|
    |grp_fu_532_p1            |   42|          8|   32|        256|
    |grp_fu_536_ce            |   42|          8|    1|          8|
    |grp_fu_536_p0            |   42|          8|   32|        256|
    |grp_fu_536_p1            |   42|          8|   32|        256|
    |grp_fu_540_ce            |   37|          7|    1|          7|
    |grp_fu_540_p0            |   37|          7|   32|        224|
    |grp_fu_540_p1            |   37|          7|   32|        224|
    |grp_fu_544_ce            |   37|          7|    1|          7|
    |grp_fu_544_p0            |   37|          7|   32|        224|
    |grp_fu_544_p1            |   37|          7|   32|        224|
    |grp_fu_548_ce            |   37|          7|    1|          7|
    |grp_fu_548_p0            |   37|          7|   32|        224|
    |grp_fu_548_p1            |   37|          7|   32|        224|
    |grp_fu_552_ce            |   37|          7|    1|          7|
    |grp_fu_552_p0            |   37|          7|   32|        224|
    |grp_fu_552_p1            |   37|          7|   32|        224|
    |grp_fu_556_ce            |   37|          7|    1|          7|
    |grp_fu_556_p0            |   37|          7|   32|        224|
    |grp_fu_556_p1            |   37|          7|   32|        224|
    |grp_fu_560_ce            |   37|          7|    1|          7|
    |grp_fu_560_p0            |   37|          7|   32|        224|
    |grp_fu_560_p1            |   37|          7|   32|        224|
    +-------------------------+-----+-----------+-----+-----------+
    |Total                    |12800|       2418| 4032|      35694|
    +-------------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+----+----+-----+-----------+
    |                      Name                      | FF | LUT| Bits| Const Bits|
    +------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                       |  23|   0|   23|          0|
    |ap_done_reg                                     |   1|   0|    1|          0|
    |ap_rst_n_inv                                    |   1|   0|    1|          0|
    |ap_rst_reg_1                                    |   1|   0|    1|          0|
    |ap_rst_reg_2                                    |   1|   0|    1|          0|
    |grp_dft_Pipeline_All_Loop_fu_152_ap_start_reg   |   1|   0|    1|          0|
    |grp_dft_Pipeline_DFT_Loop1_fu_188_ap_start_reg  |   1|   0|    1|          0|
    |grp_dft_Pipeline_DFT_Loop2_fu_208_ap_start_reg  |   1|   0|    1|          0|
    |grp_dft_Pipeline_DFT_Loop3_fu_228_ap_start_reg  |   1|   0|    1|          0|
    |grp_dft_Pipeline_DFT_Loop4_fu_252_ap_start_reg  |   1|   0|    1|          0|
    |grp_dft_Pipeline_DFT_Loop5_fu_276_ap_start_reg  |   1|   0|    1|          0|
    |grp_dft_Pipeline_DFT_Loop6_fu_300_ap_start_reg  |   1|   0|    1|          0|
    |grp_dft_Pipeline_DFT_Loop7_fu_324_ap_start_reg  |   1|   0|    1|          0|
    |grp_dft_Pipeline_DFT_Loop8_fu_348_ap_start_reg  |   1|   0|    1|          0|
    |grp_dft_Pipeline_DFT_Loop9_fu_372_ap_start_reg  |   1|   0|    1|          0|
    |grp_dft_Pipeline_DFT_Loop_fu_168_ap_start_reg   |   1|   0|    1|          0|
    +------------------------------------------------+----+----+-----+-----------+
    |Total                                           |  38|   0|   38|          0|
    +------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   | Source Object|    C Type    |
+-----------------------+-----+-----+---------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|       control|         array|
|s_axi_control_AWREADY  |  out|    1|          s_axi|       control|         array|
|s_axi_control_AWADDR   |   in|   12|          s_axi|       control|         array|
|s_axi_control_WVALID   |   in|    1|          s_axi|       control|         array|
|s_axi_control_WREADY   |  out|    1|          s_axi|       control|         array|
|s_axi_control_WDATA    |   in|   32|          s_axi|       control|         array|
|s_axi_control_WSTRB    |   in|    4|          s_axi|       control|         array|
|s_axi_control_ARVALID  |   in|    1|          s_axi|       control|         array|
|s_axi_control_ARREADY  |  out|    1|          s_axi|       control|         array|
|s_axi_control_ARADDR   |   in|   12|          s_axi|       control|         array|
|s_axi_control_RVALID   |  out|    1|          s_axi|       control|         array|
|s_axi_control_RREADY   |   in|    1|          s_axi|       control|         array|
|s_axi_control_RDATA    |  out|   32|          s_axi|       control|         array|
|s_axi_control_RRESP    |  out|    2|          s_axi|       control|         array|
|s_axi_control_BVALID   |  out|    1|          s_axi|       control|         array|
|s_axi_control_BREADY   |   in|    1|          s_axi|       control|         array|
|s_axi_control_BRESP    |  out|    2|          s_axi|       control|         array|
|ap_clk                 |   in|    1|  ap_ctrl_chain|           dft|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|           dft|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|           dft|  return value|
|X_R_TDATA              |   in|   32|           axis|           X_R|       pointer|
|X_R_TVALID             |   in|    1|           axis|           X_R|       pointer|
|X_R_TREADY             |  out|    1|           axis|           X_R|       pointer|
|X_I_TDATA              |   in|   32|           axis|           X_I|       pointer|
|X_I_TVALID             |   in|    1|           axis|           X_I|       pointer|
|X_I_TREADY             |  out|    1|           axis|           X_I|       pointer|
|OUT_R_1_address0       |  out|    8|      ap_memory|       OUT_R_1|         array|
|OUT_R_1_ce0            |  out|    1|      ap_memory|       OUT_R_1|         array|
|OUT_R_1_we0            |  out|    1|      ap_memory|       OUT_R_1|         array|
|OUT_R_1_d0             |  out|   32|      ap_memory|       OUT_R_1|         array|
|OUT_R_1_address1       |  out|    8|      ap_memory|       OUT_R_1|         array|
|OUT_R_1_ce1            |  out|    1|      ap_memory|       OUT_R_1|         array|
|OUT_R_1_we1            |  out|    1|      ap_memory|       OUT_R_1|         array|
|OUT_R_1_d1             |  out|   32|      ap_memory|       OUT_R_1|         array|
|OUT_R_2_address0       |  out|    8|      ap_memory|       OUT_R_2|         array|
|OUT_R_2_ce0            |  out|    1|      ap_memory|       OUT_R_2|         array|
|OUT_R_2_we0            |  out|    1|      ap_memory|       OUT_R_2|         array|
|OUT_R_2_d0             |  out|   32|      ap_memory|       OUT_R_2|         array|
|OUT_R_2_address1       |  out|    8|      ap_memory|       OUT_R_2|         array|
|OUT_R_2_ce1            |  out|    1|      ap_memory|       OUT_R_2|         array|
|OUT_R_2_we1            |  out|    1|      ap_memory|       OUT_R_2|         array|
|OUT_R_2_d1             |  out|   32|      ap_memory|       OUT_R_2|         array|
|OUT_R_3_address0       |  out|    8|      ap_memory|       OUT_R_3|         array|
|OUT_R_3_ce0            |  out|    1|      ap_memory|       OUT_R_3|         array|
|OUT_R_3_we0            |  out|    1|      ap_memory|       OUT_R_3|         array|
|OUT_R_3_d0             |  out|   32|      ap_memory|       OUT_R_3|         array|
|OUT_R_3_address1       |  out|    8|      ap_memory|       OUT_R_3|         array|
|OUT_R_3_ce1            |  out|    1|      ap_memory|       OUT_R_3|         array|
|OUT_R_3_we1            |  out|    1|      ap_memory|       OUT_R_3|         array|
|OUT_R_3_d1             |  out|   32|      ap_memory|       OUT_R_3|         array|
|OUT_I_1_address0       |  out|    8|      ap_memory|       OUT_I_1|         array|
|OUT_I_1_ce0            |  out|    1|      ap_memory|       OUT_I_1|         array|
|OUT_I_1_we0            |  out|    1|      ap_memory|       OUT_I_1|         array|
|OUT_I_1_d0             |  out|   32|      ap_memory|       OUT_I_1|         array|
|OUT_I_1_address1       |  out|    8|      ap_memory|       OUT_I_1|         array|
|OUT_I_1_ce1            |  out|    1|      ap_memory|       OUT_I_1|         array|
|OUT_I_1_we1            |  out|    1|      ap_memory|       OUT_I_1|         array|
|OUT_I_1_d1             |  out|   32|      ap_memory|       OUT_I_1|         array|
|OUT_I_2_address0       |  out|    8|      ap_memory|       OUT_I_2|         array|
|OUT_I_2_ce0            |  out|    1|      ap_memory|       OUT_I_2|         array|
|OUT_I_2_we0            |  out|    1|      ap_memory|       OUT_I_2|         array|
|OUT_I_2_d0             |  out|   32|      ap_memory|       OUT_I_2|         array|
|OUT_I_2_address1       |  out|    8|      ap_memory|       OUT_I_2|         array|
|OUT_I_2_ce1            |  out|    1|      ap_memory|       OUT_I_2|         array|
|OUT_I_2_we1            |  out|    1|      ap_memory|       OUT_I_2|         array|
|OUT_I_2_d1             |  out|   32|      ap_memory|       OUT_I_2|         array|
|OUT_I_3_address0       |  out|    8|      ap_memory|       OUT_I_3|         array|
|OUT_I_3_ce0            |  out|    1|      ap_memory|       OUT_I_3|         array|
|OUT_I_3_we0            |  out|    1|      ap_memory|       OUT_I_3|         array|
|OUT_I_3_d0             |  out|   32|      ap_memory|       OUT_I_3|         array|
|OUT_I_3_address1       |  out|    8|      ap_memory|       OUT_I_3|         array|
|OUT_I_3_ce1            |  out|    1|      ap_memory|       OUT_I_3|         array|
|OUT_I_3_we1            |  out|    1|      ap_memory|       OUT_I_3|         array|
|OUT_I_3_d1             |  out|   32|      ap_memory|       OUT_I_3|         array|
+-----------------------+-----+-----+---------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 24 [1/1] (3.25ns)   --->   "%buf0_R = alloca i64 1" [fft.cpp:26]   --->   Operation 24 'alloca' 'buf0_R' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 25 [1/1] (3.25ns)   --->   "%buf0_R_1 = alloca i64 1" [fft.cpp:26]   --->   Operation 25 'alloca' 'buf0_R_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 26 [1/1] (3.25ns)   --->   "%buf0_R_2 = alloca i64 1" [fft.cpp:26]   --->   Operation 26 'alloca' 'buf0_R_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 27 [1/1] (3.25ns)   --->   "%buf0_R_3 = alloca i64 1" [fft.cpp:26]   --->   Operation 27 'alloca' 'buf0_R_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 28 [1/1] (3.25ns)   --->   "%buf0_I = alloca i64 1" [fft.cpp:26]   --->   Operation 28 'alloca' 'buf0_I' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 29 [1/1] (3.25ns)   --->   "%buf0_I_1 = alloca i64 1" [fft.cpp:26]   --->   Operation 29 'alloca' 'buf0_I_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%buf0_I_2 = alloca i64 1" [fft.cpp:26]   --->   Operation 30 'alloca' 'buf0_I_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%buf0_I_3 = alloca i64 1" [fft.cpp:26]   --->   Operation 31 'alloca' 'buf0_I_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 32 [1/1] (3.25ns)   --->   "%buf1_R = alloca i64 1" [fft.cpp:27]   --->   Operation 32 'alloca' 'buf1_R' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 33 [1/1] (3.25ns)   --->   "%buf1_R_1 = alloca i64 1" [fft.cpp:27]   --->   Operation 33 'alloca' 'buf1_R_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 34 [1/1] (3.25ns)   --->   "%buf1_R_2 = alloca i64 1" [fft.cpp:27]   --->   Operation 34 'alloca' 'buf1_R_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 35 [1/1] (3.25ns)   --->   "%buf1_R_3 = alloca i64 1" [fft.cpp:27]   --->   Operation 35 'alloca' 'buf1_R_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 36 [1/1] (3.25ns)   --->   "%buf1_I = alloca i64 1" [fft.cpp:27]   --->   Operation 36 'alloca' 'buf1_I' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 37 [1/1] (3.25ns)   --->   "%buf1_I_1 = alloca i64 1" [fft.cpp:27]   --->   Operation 37 'alloca' 'buf1_I_1' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 38 [1/1] (3.25ns)   --->   "%buf1_I_2 = alloca i64 1" [fft.cpp:27]   --->   Operation 38 'alloca' 'buf1_I_2' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 39 [1/1] (3.25ns)   --->   "%buf1_I_3 = alloca i64 1" [fft.cpp:27]   --->   Operation 39 'alloca' 'buf1_I_3' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 40 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_All_Loop, i32 %X_I, i32 %buf0_I, i32 %X_R, i32 %buf0_R, i32 %buf0_R_1, i32 %buf0_R_2, i32 %buf0_R_3, i32 %buf0_I_1, i32 %buf0_I_2, i32 %buf0_I_3"   --->   Operation 41 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 42 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_All_Loop, i32 %X_I, i32 %buf0_I, i32 %X_R, i32 %buf0_R, i32 %buf0_R_1, i32 %buf0_R_2, i32 %buf0_R_3, i32 %buf0_I_1, i32 %buf0_I_2, i32 %buf0_I_3"   --->   Operation 42 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 43 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_DFT_Loop, i32 %buf1_I_3, i32 %buf1_I_2, i32 %buf1_I_1, i32 %buf1_I, i32 %buf1_R_3, i32 %buf1_R_2, i32 %buf1_R_1, i32 %buf1_R, i32 %buf0_R, i32 %buf0_R_1, i32 %buf0_R_2, i32 %buf0_R_3, i32 %buf0_I, i32 %buf0_I_1, i32 %buf0_I_2, i32 %buf0_I_3"   --->   Operation 43 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 44 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_DFT_Loop, i32 %buf1_I_3, i32 %buf1_I_2, i32 %buf1_I_1, i32 %buf1_I, i32 %buf1_R_3, i32 %buf1_R_2, i32 %buf1_R_1, i32 %buf1_R, i32 %buf0_R, i32 %buf0_R_1, i32 %buf0_R_2, i32 %buf0_R_3, i32 %buf0_I, i32 %buf0_I_1, i32 %buf0_I_2, i32 %buf0_I_3"   --->   Operation 44 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 45 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_DFT_Loop1, i32 %buf0_I_3, i32 %buf0_I_2, i32 %buf0_I_1, i32 %buf0_I, i32 %buf0_R_3, i32 %buf0_R_2, i32 %buf0_R_1, i32 %buf0_R, i32 %buf1_R, i32 %buf1_R_2, i32 %buf1_I, i32 %buf1_I_2, i32 %buf1_R_1, i32 %buf1_R_3, i32 %buf1_I_1, i32 %buf1_I_3"   --->   Operation 45 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 46 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_DFT_Loop1, i32 %buf0_I_3, i32 %buf0_I_2, i32 %buf0_I_1, i32 %buf0_I, i32 %buf0_R_3, i32 %buf0_R_2, i32 %buf0_R_1, i32 %buf0_R, i32 %buf1_R, i32 %buf1_R_2, i32 %buf1_I, i32 %buf1_I_2, i32 %buf1_R_1, i32 %buf1_R_3, i32 %buf1_I_1, i32 %buf1_I_3"   --->   Operation 46 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 47 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_DFT_Loop2, i32 %buf1_I_3, i32 %buf1_I_2, i32 %buf1_I_1, i32 %buf1_I, i32 %buf1_R_3, i32 %buf1_R_2, i32 %buf1_R_1, i32 %buf1_R, i32 %buf0_R, i32 %buf0_I, i32 %buf0_R_1, i32 %buf0_I_1, i32 %buf0_R_2, i32 %buf0_I_2, i32 %buf0_R_3, i32 %buf0_I_3"   --->   Operation 47 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 48 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_DFT_Loop2, i32 %buf1_I_3, i32 %buf1_I_2, i32 %buf1_I_1, i32 %buf1_I, i32 %buf1_R_3, i32 %buf1_R_2, i32 %buf1_R_1, i32 %buf1_R, i32 %buf0_R, i32 %buf0_I, i32 %buf0_R_1, i32 %buf0_I_1, i32 %buf0_R_2, i32 %buf0_I_2, i32 %buf0_R_3, i32 %buf0_I_3"   --->   Operation 48 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 49 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_DFT_Loop3, i32 %buf0_I_3, i32 %buf0_I_2, i32 %buf0_I_1, i32 %buf0_I, i32 %buf0_R_3, i32 %buf0_R_2, i32 %buf0_R_1, i32 %buf0_R, i32 %buf1_R, i32 %buf1_I, i32 %buf1_R_1, i32 %buf1_I_1, i32 %buf1_R_2, i32 %buf1_I_2, i32 %buf1_R_3, i32 %buf1_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 49 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 50 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_DFT_Loop3, i32 %buf0_I_3, i32 %buf0_I_2, i32 %buf0_I_1, i32 %buf0_I, i32 %buf0_R_3, i32 %buf0_R_2, i32 %buf0_R_1, i32 %buf0_R, i32 %buf1_R, i32 %buf1_I, i32 %buf1_R_1, i32 %buf1_I_1, i32 %buf1_R_2, i32 %buf1_I_2, i32 %buf1_R_3, i32 %buf1_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 50 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 51 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_DFT_Loop4, i32 %buf1_I_3, i32 %buf1_I_2, i32 %buf1_I_1, i32 %buf1_I, i32 %buf1_R_3, i32 %buf1_R_2, i32 %buf1_R_1, i32 %buf1_R, i32 %buf0_R, i32 %buf0_I, i32 %buf0_R_1, i32 %buf0_I_1, i32 %buf0_R_2, i32 %buf0_I_2, i32 %buf0_R_3, i32 %buf0_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 51 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 52 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_DFT_Loop4, i32 %buf1_I_3, i32 %buf1_I_2, i32 %buf1_I_1, i32 %buf1_I, i32 %buf1_R_3, i32 %buf1_R_2, i32 %buf1_R_1, i32 %buf1_R, i32 %buf0_R, i32 %buf0_I, i32 %buf0_R_1, i32 %buf0_I_1, i32 %buf0_R_2, i32 %buf0_I_2, i32 %buf0_R_3, i32 %buf0_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 52 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 53 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_DFT_Loop5, i32 %buf0_I_3, i32 %buf0_I_2, i32 %buf0_I_1, i32 %buf0_I, i32 %buf0_R_3, i32 %buf0_R_2, i32 %buf0_R_1, i32 %buf0_R, i32 %buf1_R, i32 %buf1_I, i32 %buf1_R_1, i32 %buf1_I_1, i32 %buf1_R_2, i32 %buf1_I_2, i32 %buf1_R_3, i32 %buf1_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 53 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 54 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_DFT_Loop5, i32 %buf0_I_3, i32 %buf0_I_2, i32 %buf0_I_1, i32 %buf0_I, i32 %buf0_R_3, i32 %buf0_R_2, i32 %buf0_R_1, i32 %buf0_R, i32 %buf1_R, i32 %buf1_I, i32 %buf1_R_1, i32 %buf1_I_1, i32 %buf1_R_2, i32 %buf1_I_2, i32 %buf1_R_3, i32 %buf1_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 54 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 55 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_DFT_Loop6, i32 %buf1_I_3, i32 %buf1_I_2, i32 %buf1_I_1, i32 %buf1_I, i32 %buf1_R_3, i32 %buf1_R_2, i32 %buf1_R_1, i32 %buf1_R, i32 %buf0_R, i32 %buf0_I, i32 %buf0_R_1, i32 %buf0_I_1, i32 %buf0_R_2, i32 %buf0_I_2, i32 %buf0_R_3, i32 %buf0_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 55 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 56 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_DFT_Loop6, i32 %buf1_I_3, i32 %buf1_I_2, i32 %buf1_I_1, i32 %buf1_I, i32 %buf1_R_3, i32 %buf1_R_2, i32 %buf1_R_1, i32 %buf1_R, i32 %buf0_R, i32 %buf0_I, i32 %buf0_R_1, i32 %buf0_I_1, i32 %buf0_R_2, i32 %buf0_I_2, i32 %buf0_R_3, i32 %buf0_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 56 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 57 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_DFT_Loop7, i32 %buf0_I_3, i32 %buf0_I_2, i32 %buf0_I_1, i32 %buf0_I, i32 %buf0_R_3, i32 %buf0_R_2, i32 %buf0_R_1, i32 %buf0_R, i32 %buf1_R, i32 %buf1_I, i32 %buf1_R_1, i32 %buf1_I_1, i32 %buf1_R_2, i32 %buf1_I_2, i32 %buf1_R_3, i32 %buf1_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 57 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_DFT_Loop7, i32 %buf0_I_3, i32 %buf0_I_2, i32 %buf0_I_1, i32 %buf0_I, i32 %buf0_R_3, i32 %buf0_R_2, i32 %buf0_R_1, i32 %buf0_R, i32 %buf1_R, i32 %buf1_I, i32 %buf1_R_1, i32 %buf1_I_1, i32 %buf1_R_2, i32 %buf1_I_2, i32 %buf1_R_3, i32 %buf1_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 58 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 59 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_DFT_Loop8, i32 %buf1_I_3, i32 %buf1_I_2, i32 %buf1_I_1, i32 %buf1_I, i32 %buf1_R_3, i32 %buf1_R_2, i32 %buf1_R_1, i32 %buf1_R, i32 %buf0_R, i32 %buf0_I, i32 %buf0_R_1, i32 %buf0_I_1, i32 %buf0_R_2, i32 %buf0_I_2, i32 %buf0_R_3, i32 %buf0_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 59 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_DFT_Loop8, i32 %buf1_I_3, i32 %buf1_I_2, i32 %buf1_I_1, i32 %buf1_I, i32 %buf1_R_3, i32 %buf1_R_2, i32 %buf1_R_1, i32 %buf1_R, i32 %buf0_R, i32 %buf0_I, i32 %buf0_R_1, i32 %buf0_I_1, i32 %buf0_R_2, i32 %buf0_I_2, i32 %buf0_R_3, i32 %buf0_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 60 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 61 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_DFT_Loop9, i32 %OUT_I_3, i32 %OUT_I_2, i32 %OUT_I_1, i32 %OUT_I_0, i32 %OUT_R_3, i32 %OUT_R_2, i32 %OUT_R_1, i32 %OUT_R_0, i32 %buf1_R, i32 %buf1_I, i32 %buf1_R_1, i32 %buf1_I_1, i32 %buf1_R_2, i32 %buf1_I_2, i32 %buf1_R_3, i32 %buf1_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 61 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 23 <SV = 22> <Delay = 0.00>
ST_23 : Operation 62 [1/1] (0.00ns)   --->   "%spectopmodule_ln18 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_7" [fft.cpp:18]   --->   Operation 62 'spectopmodule' 'spectopmodule_ln18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln18 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_8, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0" [fft.cpp:18]   --->   Operation 63 'specinterface' 'specinterface_ln18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_R, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 65 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_R"   --->   Operation 65 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %X_I, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 67 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %X_I"   --->   Operation 67 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_0, void @empty_5, i32 0, i32 0, void @empty_1, i32 1, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 70 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %OUT_R_0, i64 666, i64 207, i64 1"   --->   Operation 70 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 71 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_R_0"   --->   Operation 71 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_1, void @empty_5, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 73 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_R_1"   --->   Operation 73 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 74 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_2, void @empty_5, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 74 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 75 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_R_2"   --->   Operation 75 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 76 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_3, void @empty_5, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 76 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 77 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_R_3"   --->   Operation 77 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 78 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_6, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 78 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_0, void @empty_5, i32 0, i32 0, void @empty_1, i32 1, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 80 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %OUT_I_0, i64 666, i64 207, i64 1"   --->   Operation 80 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 81 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_I_0"   --->   Operation 81 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 82 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_1, void @empty_5, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 82 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 83 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_I_1"   --->   Operation 83 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 84 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_2, void @empty_5, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 84 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 85 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_I_2"   --->   Operation 85 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 86 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_3, void @empty_5, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 86 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 87 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %OUT_I_3"   --->   Operation 87 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 88 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 88 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 89 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dft_Pipeline_DFT_Loop9, i32 %OUT_I_3, i32 %OUT_I_2, i32 %OUT_I_1, i32 %OUT_I_0, i32 %OUT_R_3, i32 %OUT_R_2, i32 %OUT_R_1, i32 %OUT_R_0, i32 %buf1_R, i32 %buf1_I, i32 %buf1_R_1, i32 %buf1_I_1, i32 %buf1_R_2, i32 %buf1_I_2, i32 %buf1_R_3, i32 %buf1_I_3, i32 %W_real, i32 %W_imag"   --->   Operation 89 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_23 : Operation 90 [1/1] (0.00ns)   --->   "%ret_ln46 = ret" [fft.cpp:46]   --->   Operation 90 'ret' 'ret_ln46' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_chain:ce=0
Port [ X_R]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ X_I]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ OUT_R_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ OUT_R_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_R_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_R_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_I_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=ap_memory:ce=0
Port [ OUT_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ W_real]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1111]; IO mode=ap_memory:ce=0
Port [ W_imag]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buf0_R             (alloca       ) [ 001111111111111111111100]
buf0_R_1           (alloca       ) [ 001111111111111111111100]
buf0_R_2           (alloca       ) [ 001111111111111111111100]
buf0_R_3           (alloca       ) [ 001111111111111111111100]
buf0_I             (alloca       ) [ 001111111111111111111100]
buf0_I_1           (alloca       ) [ 001111111111111111111100]
buf0_I_2           (alloca       ) [ 001111111111111111111100]
buf0_I_3           (alloca       ) [ 001111111111111111111100]
buf1_R             (alloca       ) [ 001111111111111111111111]
buf1_R_1           (alloca       ) [ 001111111111111111111111]
buf1_R_2           (alloca       ) [ 001111111111111111111111]
buf1_R_3           (alloca       ) [ 001111111111111111111111]
buf1_I             (alloca       ) [ 001111111111111111111111]
buf1_I_1           (alloca       ) [ 001111111111111111111111]
buf1_I_2           (alloca       ) [ 001111111111111111111111]
buf1_I_3           (alloca       ) [ 001111111111111111111111]
empty              (wait         ) [ 000000000000000000000000]
call_ln0           (call         ) [ 000000000000000000000000]
call_ln0           (call         ) [ 000000000000000000000000]
call_ln0           (call         ) [ 000000000000000000000000]
call_ln0           (call         ) [ 000000000000000000000000]
call_ln0           (call         ) [ 000000000000000000000000]
call_ln0           (call         ) [ 000000000000000000000000]
call_ln0           (call         ) [ 000000000000000000000000]
call_ln0           (call         ) [ 000000000000000000000000]
call_ln0           (call         ) [ 000000000000000000000000]
call_ln0           (call         ) [ 000000000000000000000000]
spectopmodule_ln18 (spectopmodule) [ 000000000000000000000000]
specinterface_ln18 (specinterface) [ 000000000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000000000]
specmemcore_ln0    (specmemcore  ) [ 000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000000000]
specmemcore_ln0    (specmemcore  ) [ 000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000000000]
specbitsmap_ln0    (specbitsmap  ) [ 000000000000000000000000]
specinterface_ln0  (specinterface) [ 000000000000000000000000]
call_ln0           (call         ) [ 000000000000000000000000]
ret_ln46           (ret          ) [ 000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_I">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="OUT_R_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_0"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="OUT_R_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="OUT_R_2">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="OUT_R_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="OUT_I_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_0"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="OUT_I_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="OUT_I_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="OUT_I_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="W_real">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="W_imag">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag"/><MemPortTyVec>1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dft_Pipeline_All_Loop"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dft_Pipeline_DFT_Loop"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dft_Pipeline_DFT_Loop1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dft_Pipeline_DFT_Loop2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dft_Pipeline_DFT_Loop3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dft_Pipeline_DFT_Loop4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dft_Pipeline_DFT_Loop5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dft_Pipeline_DFT_Loop6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dft_Pipeline_DFT_Loop7"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dft_Pipeline_DFT_Loop8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dft_Pipeline_DFT_Loop9"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="buf0_R_alloca_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf0_R/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="buf0_R_1_alloca_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf0_R_1/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="buf0_R_2_alloca_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf0_R_2/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="buf0_R_3_alloca_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf0_R_3/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="buf0_I_alloca_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf0_I/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="buf0_I_1_alloca_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf0_I_1/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="buf0_I_2_alloca_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf0_I_2/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="buf0_I_3_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf0_I_3/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="buf1_R_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf1_R/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="buf1_R_1_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf1_R_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="buf1_R_2_alloca_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf1_R_2/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="buf1_R_3_alloca_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf1_R_3/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="buf1_I_alloca_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf1_I/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="buf1_I_1_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf1_I_1/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="buf1_I_2_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf1_I_2/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="buf1_I_3_alloca_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf1_I_3/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="grp_dft_Pipeline_All_Loop_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="0" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="156" dir="0" index="3" bw="32" slack="0"/>
<pin id="157" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="158" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="159" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="160" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="161" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="162" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="164" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_dft_Pipeline_DFT_Loop_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="0" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="172" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="173" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="174" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="175" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="176" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="177" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="178" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="179" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="180" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="181" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="182" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="183" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="184" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="185" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="186" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="grp_dft_Pipeline_DFT_Loop1_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="0" slack="0"/>
<pin id="190" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="192" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="193" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="194" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="195" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="196" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="197" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="198" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="199" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="200" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="201" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="202" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="203" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="204" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="205" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="206" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/6 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_dft_Pipeline_DFT_Loop2_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="0" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="212" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="213" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="214" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="215" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="216" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="217" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="218" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="219" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="220" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="221" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="222" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="223" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="224" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="225" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="226" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/8 "/>
</bind>
</comp>

<comp id="228" class="1004" name="grp_dft_Pipeline_DFT_Loop3_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="0" slack="0"/>
<pin id="230" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="231" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="232" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="233" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="234" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="235" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="236" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="237" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="238" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="239" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="240" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="241" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="242" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="243" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="244" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="245" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="246" dir="0" index="17" bw="32" slack="0"/>
<pin id="247" dir="0" index="18" bw="32" slack="0"/>
<pin id="248" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/10 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_dft_Pipeline_DFT_Loop4_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="0" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="256" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="257" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="258" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="259" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="260" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="261" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="262" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="263" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="264" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="265" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="266" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="267" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="268" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="269" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="270" dir="0" index="17" bw="32" slack="0"/>
<pin id="271" dir="0" index="18" bw="32" slack="0"/>
<pin id="272" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/12 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_dft_Pipeline_DFT_Loop5_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="0" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="280" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="281" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="282" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="283" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="284" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="285" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="286" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="287" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="288" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="289" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="290" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="291" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="292" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="293" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="294" dir="0" index="17" bw="32" slack="0"/>
<pin id="295" dir="0" index="18" bw="32" slack="0"/>
<pin id="296" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/14 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_dft_Pipeline_DFT_Loop6_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="0" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="304" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="305" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="306" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="307" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="308" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="309" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="310" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="311" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="312" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="313" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="314" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="315" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="316" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="317" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="318" dir="0" index="17" bw="32" slack="0"/>
<pin id="319" dir="0" index="18" bw="32" slack="0"/>
<pin id="320" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/16 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_dft_Pipeline_DFT_Loop7_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="0" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="328" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="329" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="330" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="331" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="332" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="333" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="334" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="335" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="336" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="337" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="338" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="339" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="340" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="341" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="342" dir="0" index="17" bw="32" slack="0"/>
<pin id="343" dir="0" index="18" bw="32" slack="0"/>
<pin id="344" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/18 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_dft_Pipeline_DFT_Loop8_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="0" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="32" slack="2147483647"/>
<pin id="352" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="353" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="354" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="355" dir="0" index="6" bw="32" slack="2147483647"/>
<pin id="356" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="357" dir="0" index="8" bw="32" slack="2147483647"/>
<pin id="358" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="359" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="360" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="361" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="362" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="363" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="364" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="365" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="366" dir="0" index="17" bw="32" slack="0"/>
<pin id="367" dir="0" index="18" bw="32" slack="0"/>
<pin id="368" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/20 "/>
</bind>
</comp>

<comp id="372" class="1004" name="grp_dft_Pipeline_DFT_Loop9_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="0" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="0"/>
<pin id="375" dir="0" index="2" bw="32" slack="0"/>
<pin id="376" dir="0" index="3" bw="32" slack="0"/>
<pin id="377" dir="0" index="4" bw="32" slack="0"/>
<pin id="378" dir="0" index="5" bw="32" slack="0"/>
<pin id="379" dir="0" index="6" bw="32" slack="0"/>
<pin id="380" dir="0" index="7" bw="32" slack="0"/>
<pin id="381" dir="0" index="8" bw="32" slack="0"/>
<pin id="382" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="383" dir="0" index="10" bw="32" slack="2147483647"/>
<pin id="384" dir="0" index="11" bw="32" slack="2147483647"/>
<pin id="385" dir="0" index="12" bw="32" slack="2147483647"/>
<pin id="386" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="387" dir="0" index="14" bw="32" slack="2147483647"/>
<pin id="388" dir="0" index="15" bw="32" slack="2147483647"/>
<pin id="389" dir="0" index="16" bw="32" slack="2147483647"/>
<pin id="390" dir="0" index="17" bw="32" slack="0"/>
<pin id="391" dir="0" index="18" bw="32" slack="0"/>
<pin id="392" dir="1" index="19" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/22 "/>
</bind>
</comp>

<comp id="404" class="1004" name="grp_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="406" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="407" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="t_R/11 t_R_s/11 t_R_s/11 t_R_3/13 t_R_4/13 t_R_5/13 t_R_6/13 t_R_7/13 t_R_8/13 t_R_9_1/11 t_R_9_2/12 "/>
</bind>
</comp>

<comp id="408" class="1004" name="grp_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="410" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="411" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="t_I/11 t_I_s/11 t_I_s/11 t_I_3/13 t_I_4/13 t_I_5/13 t_I_6/13 t_I_7/13 t_I_8/13 t_I_9_1/11 t_I_9_2/12 "/>
</bind>
</comp>

<comp id="412" class="1004" name="grp_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="414" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="415" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="t_R_s/11 t_R_1_2/11 t_R_2_1/13 t_R_3_1/13 t_R_4_1/13 t_R_5_1/13 t_R_6_1/13 t_R_7_1/13 t_R_8_1/13 t_R_9_3/12 t_R_9/13 "/>
</bind>
</comp>

<comp id="416" class="1004" name="grp_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="418" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="419" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="t_I_s/11 t_I_1_2/11 t_I_2_1/13 t_I_3_1/13 t_I_4_1/13 t_I_5_1/13 t_I_6_1/13 t_I_7_1/13 t_I_8_1/13 t_I_9_3/12 t_I_9/13 "/>
</bind>
</comp>

<comp id="420" class="1004" name="grp_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="422" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="423" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="t_R_1/11 t_R_1_1/12 t_R_2_2/13 t_R_3_2/13 t_R_4_2/13 t_R_5_2/13 t_R_6_2/13 t_R_7_2/13 t_R_8_2/13 sub27_i9_1/24 sub27_i9_2/25 "/>
</bind>
</comp>

<comp id="424" class="1004" name="grp_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="426" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="427" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="t_I_1/11 t_I_1_1/12 t_I_2_2/13 t_I_3_2/13 t_I_4_2/13 t_I_5_2/13 t_I_6_2/13 t_I_7_2/13 t_I_8_2/13 sub30_i9_1/24 sub30_i9_2/25 "/>
</bind>
</comp>

<comp id="428" class="1004" name="grp_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="430" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="431" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) fsub(11) " fcode="fadd"/>
<opset="t_R_2/11 t_R_1_3/13 t_R_2_3/13 t_R_3_3/13 t_R_4_3/13 t_R_5_3/13 t_R_6_3/13 t_R_7_3/13 t_R_8_3/13 add33_i9_1/24 add33_i9_2/25 "/>
</bind>
</comp>

<comp id="432" class="1004" name="grp_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="434" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="435" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="t_I_2/11 t_I_1_3/13 t_I_2_3/13 t_I_3_3/13 t_I_4_3/13 t_I_5_3/13 t_I_6_3/13 t_I_7_3/13 t_I_8_3/13 add36_i9_1/24 add36_i9_2/25 "/>
</bind>
</comp>

<comp id="436" class="1004" name="grp_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="438" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="439" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub27_i/24 sub27_i1/24 sub27_i2/24 sub27_i3/26 sub27_i4/26 sub27_i5/26 sub27_i6/26 sub27_i7/26 sub27_i8/26 sub27_i9_3/25 sub27_i9/26 "/>
</bind>
</comp>

<comp id="440" class="1004" name="grp_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="442" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="443" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub30_i/24 sub30_i1/24 sub30_i2/24 sub30_i3/26 sub30_i4/26 sub30_i5/26 sub30_i6/26 sub30_i7/26 sub30_i8/26 sub30_i9_3/25 sub30_i9/26 "/>
</bind>
</comp>

<comp id="444" class="1004" name="grp_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="446" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="447" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add33_i/24 add33_i1/24 add33_i2/24 add33_i3/26 add33_i4/26 add33_i5/26 add33_i6/26 add33_i7/26 add33_i8/26 add33_i9_3/25 add33_i9/26 "/>
</bind>
</comp>

<comp id="448" class="1004" name="grp_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="450" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="451" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add36_i/24 add36_i1/24 add36_i2/24 add36_i3/26 add36_i4/26 add36_i5/26 add36_i6/26 add36_i7/26 add36_i8/26 add36_i9_3/25 add36_i9/26 "/>
</bind>
</comp>

<comp id="452" class="1004" name="grp_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="454" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="455" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub27_i_1/24 sub27_i1_2/24 sub27_i2_1/26 sub27_i3_1/26 sub27_i4_1/26 sub27_i5_1/26 sub27_i6_1/26 sub27_i7_1/26 sub27_i8_1/26 "/>
</bind>
</comp>

<comp id="456" class="1004" name="grp_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="458" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="459" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub30_i_1/24 sub30_i1_2/24 sub30_i2_1/26 sub30_i3_1/26 sub30_i4_1/26 sub30_i5_1/26 sub30_i6_1/26 sub30_i7_1/26 sub30_i8_1/26 "/>
</bind>
</comp>

<comp id="460" class="1004" name="grp_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="462" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="463" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add33_i_1/24 add33_i1_2/24 add33_i2_1/26 add33_i3_1/26 add33_i4_1/26 add33_i5_1/26 add33_i6_1/26 add33_i7_1/26 add33_i8_1/26 "/>
</bind>
</comp>

<comp id="464" class="1004" name="grp_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="466" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="467" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add36_i_1/24 add36_i1_2/24 add36_i2_1/26 add36_i3_1/26 add36_i4_1/26 add36_i5_1/26 add36_i6_1/26 add36_i7_1/26 add36_i8_1/26 "/>
</bind>
</comp>

<comp id="468" class="1004" name="grp_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="470" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="471" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub27_i_2/24 sub27_i1_1/25 sub27_i2_2/26 sub27_i3_2/26 sub27_i4_2/26 sub27_i5_2/26 sub27_i6_2/26 sub27_i7_2/26 sub27_i8_2/26 "/>
</bind>
</comp>

<comp id="472" class="1004" name="grp_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="474" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="475" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub30_i_2/24 sub30_i1_1/25 sub30_i2_2/26 sub30_i3_2/26 sub30_i4_2/26 sub30_i5_2/26 sub30_i6_2/26 sub30_i7_2/26 sub30_i8_2/26 "/>
</bind>
</comp>

<comp id="476" class="1004" name="grp_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="478" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="479" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add33_i_2/24 add33_i1_1/25 add33_i2_2/26 add33_i3_2/26 add33_i4_2/26 add33_i5_2/26 add33_i6_2/26 add33_i7_2/26 add33_i8_2/26 "/>
</bind>
</comp>

<comp id="480" class="1004" name="grp_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="482" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="483" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add36_i_2/24 add36_i1_1/25 add36_i2_2/26 add36_i3_2/26 add36_i4_2/26 add36_i5_2/26 add36_i6_2/26 add36_i7_2/26 add36_i8_2/26 "/>
</bind>
</comp>

<comp id="484" class="1004" name="grp_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="486" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="487" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub27_i_3/24 sub27_i1_3/26 sub27_i2_3/26 sub27_i3_3/26 sub27_i4_3/26 sub27_i5_3/26 sub27_i6_3/26 sub27_i7_3/26 sub27_i8_3/26 "/>
</bind>
</comp>

<comp id="488" class="1004" name="grp_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="490" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="491" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub30_i_3/24 sub30_i1_3/26 sub30_i2_3/26 sub30_i3_3/26 sub30_i4_3/26 sub30_i5_3/26 sub30_i6_3/26 sub30_i7_3/26 sub30_i8_3/26 "/>
</bind>
</comp>

<comp id="492" class="1004" name="grp_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="494" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="495" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add33_i_3/24 add33_i1_3/26 add33_i2_3/26 add33_i3_3/26 add33_i4_3/26 add33_i5_3/26 add33_i6_3/26 add33_i7_3/26 add33_i8_3/26 "/>
</bind>
</comp>

<comp id="496" class="1004" name="grp_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="498" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="499" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add36_i_3/24 add36_i1_3/26 add36_i2_3/26 add36_i3_3/26 add36_i4_3/26 add36_i5_3/26 add36_i6_3/26 add36_i7_3/26 add36_i8_3/26 "/>
</bind>
</comp>

<comp id="500" class="1004" name="grp_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="502" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="503" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul23_i/3 mul23_i1/3 mul23_i2/3 mul22_i2/5 mul22_i3/5 mul22_i4/5 mul22_i5/5 mul22_i6/5 mul22_i7/5 mul22_i8_1/3 mul22_i8_2/4 "/>
</bind>
</comp>

<comp id="504" class="1004" name="grp_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="506" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="507" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul25_i/3 mul25_i1/3 mul25_i2/3 mul23_i3/5 mul23_i4/5 mul23_i5/5 mul23_i6/5 mul23_i7/5 mul23_i8/5 mul23_i9_1/3 mul23_i9_2/4 "/>
</bind>
</comp>

<comp id="508" class="1004" name="grp_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="510" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="511" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul23_i_1/3 mul23_i1_2/3 mul22_i1_1/5 mul24_i2/5 mul24_i3/5 mul24_i4/5 mul24_i5/5 mul24_i6/5 mul24_i7/5 mul24_i8_1/3 mul24_i8_2/4 "/>
</bind>
</comp>

<comp id="512" class="1004" name="grp_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="514" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="515" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul25_i_1/3 mul25_i1_2/3 mul23_i2_1/5 mul25_i3/5 mul25_i4/5 mul25_i5/5 mul25_i6/5 mul25_i7/5 mul25_i8/5 mul25_i9_1/3 mul25_i9_2/4 "/>
</bind>
</comp>

<comp id="516" class="1004" name="grp_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="518" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="519" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul23_i_2/3 mul22_i_1/4 mul24_i1_1/5 mul22_i2_1/5 mul22_i3_1/5 mul22_i4_1/5 mul22_i5_1/5 mul22_i6_1/5 mul22_i7_1/5 mul22_i8_3/4 mul22_i8/5 "/>
</bind>
</comp>

<comp id="520" class="1004" name="grp_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="522" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="523" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul25_i_2/3 mul24_i_1/4 mul25_i2_1/5 mul23_i3_1/5 mul23_i4_1/5 mul23_i5_1/5 mul23_i6_1/5 mul23_i7_1/5 mul23_i8_1/5 mul23_i9_3/4 mul23_i9/5 "/>
</bind>
</comp>

<comp id="524" class="1004" name="grp_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="526" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="527" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul23_i_3/3 mul22_i_3/5 mul22_i1_2/5 mul24_i2_1/5 mul24_i3_1/5 mul24_i4_1/5 mul24_i5_1/5 mul24_i6_1/5 mul24_i7_1/5 mul24_i8_3/4 mul24_i8/5 "/>
</bind>
</comp>

<comp id="528" class="1004" name="grp_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="530" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="531" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul25_i_3/3 mul24_i_3/5 mul24_i1_2/5 mul25_i3_1/5 mul25_i4_1/5 mul25_i5_1/5 mul25_i6_1/5 mul25_i7_1/5 mul25_i8_1/5 mul25_i9_3/4 mul25_i9/5 "/>
</bind>
</comp>

<comp id="532" class="1004" name="grp_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="534" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="535" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul22_i1_3/5 mul22_i2_2/5 mul22_i3_2/5 mul22_i4_2/5 mul22_i5_2/5 mul22_i6_2/5 mul22_i7_2/5 "/>
</bind>
</comp>

<comp id="536" class="1004" name="grp_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="538" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="539" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul23_i2_3/5 mul23_i3_2/5 mul23_i4_2/5 mul23_i5_2/5 mul23_i6_2/5 mul23_i7_2/5 mul23_i8_2/5 "/>
</bind>
</comp>

<comp id="540" class="1004" name="grp_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="542" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="543" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul24_i2_2/5 mul24_i3_2/5 mul24_i4_2/5 mul24_i5_2/5 mul24_i6_2/5 mul24_i7_2/5 "/>
</bind>
</comp>

<comp id="544" class="1004" name="grp_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="546" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="547" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul25_i3_2/5 mul25_i4_2/5 mul25_i5_2/5 mul25_i6_2/5 mul25_i7_2/5 mul25_i8_2/5 "/>
</bind>
</comp>

<comp id="548" class="1004" name="grp_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="550" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="551" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul22_i2_3/5 mul22_i3_3/5 mul22_i4_3/5 mul22_i5_3/5 mul22_i6_3/5 mul22_i7_3/5 "/>
</bind>
</comp>

<comp id="552" class="1004" name="grp_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="554" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="555" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul23_i3_3/5 mul23_i4_3/5 mul23_i5_3/5 mul23_i6_3/5 mul23_i7_3/5 mul23_i8_3/5 "/>
</bind>
</comp>

<comp id="556" class="1004" name="grp_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="558" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="559" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul24_i2_3/5 mul24_i3_3/5 mul24_i4_3/5 mul24_i5_3/5 mul24_i6_3/5 mul24_i7_3/5 "/>
</bind>
</comp>

<comp id="560" class="1004" name="grp_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="562" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="563" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul25_i3_3/5 mul25_i4_3/5 mul25_i5_3/5 mul25_i6_3/5 mul25_i7_3/5 mul25_i8_3/5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="24" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="24" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="24" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="24" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="24" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="24" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="24" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="24" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="24" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="165"><net_src comp="28" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="166"><net_src comp="2" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="167"><net_src comp="0" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="187"><net_src comp="30" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="207"><net_src comp="32" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="227"><net_src comp="34" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="249"><net_src comp="36" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="250"><net_src comp="20" pin="0"/><net_sink comp="228" pin=17"/></net>

<net id="251"><net_src comp="22" pin="0"/><net_sink comp="228" pin=18"/></net>

<net id="273"><net_src comp="38" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="274"><net_src comp="20" pin="0"/><net_sink comp="252" pin=17"/></net>

<net id="275"><net_src comp="22" pin="0"/><net_sink comp="252" pin=18"/></net>

<net id="297"><net_src comp="40" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="298"><net_src comp="20" pin="0"/><net_sink comp="276" pin=17"/></net>

<net id="299"><net_src comp="22" pin="0"/><net_sink comp="276" pin=18"/></net>

<net id="321"><net_src comp="42" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="322"><net_src comp="20" pin="0"/><net_sink comp="300" pin=17"/></net>

<net id="323"><net_src comp="22" pin="0"/><net_sink comp="300" pin=18"/></net>

<net id="345"><net_src comp="44" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="346"><net_src comp="20" pin="0"/><net_sink comp="324" pin=17"/></net>

<net id="347"><net_src comp="22" pin="0"/><net_sink comp="324" pin=18"/></net>

<net id="369"><net_src comp="46" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="370"><net_src comp="20" pin="0"/><net_sink comp="348" pin=17"/></net>

<net id="371"><net_src comp="22" pin="0"/><net_sink comp="348" pin=18"/></net>

<net id="393"><net_src comp="48" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="394"><net_src comp="18" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="395"><net_src comp="16" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="396"><net_src comp="14" pin="0"/><net_sink comp="372" pin=3"/></net>

<net id="397"><net_src comp="12" pin="0"/><net_sink comp="372" pin=4"/></net>

<net id="398"><net_src comp="10" pin="0"/><net_sink comp="372" pin=5"/></net>

<net id="399"><net_src comp="8" pin="0"/><net_sink comp="372" pin=6"/></net>

<net id="400"><net_src comp="6" pin="0"/><net_sink comp="372" pin=7"/></net>

<net id="401"><net_src comp="4" pin="0"/><net_sink comp="372" pin=8"/></net>

<net id="402"><net_src comp="20" pin="0"/><net_sink comp="372" pin=17"/></net>

<net id="403"><net_src comp="22" pin="0"/><net_sink comp="372" pin=18"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUT_R_0 | {22 23 }
	Port: OUT_R_1 | {22 23 }
	Port: OUT_R_2 | {22 23 }
	Port: OUT_R_3 | {22 23 }
	Port: OUT_I_0 | {22 23 }
	Port: OUT_I_1 | {22 23 }
	Port: OUT_I_2 | {22 23 }
	Port: OUT_I_3 | {22 23 }
 - Input state : 
	Port: dft : X_R | {2 3 }
	Port: dft : X_I | {2 3 }
	Port: dft : W_real | {10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
	Port: dft : W_imag | {10 11 12 13 14 15 16 17 18 19 20 21 22 23 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit          |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |  grp_dft_Pipeline_All_Loop_fu_152 |    0    |    0    |    96   |    23   |
|          |  grp_dft_Pipeline_DFT_Loop_fu_168 |    24   |  25.408 |  18069  |  17016  |
|          | grp_dft_Pipeline_DFT_Loop1_fu_188 |    24   |  31.76  |  18551  |  17220  |
|          | grp_dft_Pipeline_DFT_Loop2_fu_208 |    30   |  28.584 |  19129  |  17824  |
|          | grp_dft_Pipeline_DFT_Loop3_fu_228 |    48   |  38.112 |  20736  |  19787  |
|   call   | grp_dft_Pipeline_DFT_Loop4_fu_252 |    48   |  38.112 |  20737  |  19787  |
|          | grp_dft_Pipeline_DFT_Loop5_fu_276 |    48   |  38.112 |  20738  |  19787  |
|          | grp_dft_Pipeline_DFT_Loop6_fu_300 |    48   |  38.112 |  20739  |  19787  |
|          | grp_dft_Pipeline_DFT_Loop7_fu_324 |    48   |  38.112 |  20740  |  19787  |
|          | grp_dft_Pipeline_DFT_Loop8_fu_348 |    48   |  38.112 |  20741  |  19787  |
|          | grp_dft_Pipeline_DFT_Loop9_fu_372 |    24   | 99.8876 |  11289  |  10376  |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |             grp_fu_404            |    0    |    0    |   611   |   594   |
|          |             grp_fu_408            |    0    |    0    |   611   |   594   |
|          |             grp_fu_412            |    0    |    0    |   611   |   594   |
|          |             grp_fu_416            |    0    |    0    |   611   |   594   |
|          |             grp_fu_420            |    0    |    0    |   611   |   594   |
|          |             grp_fu_424            |    0    |    0    |   611   |   594   |
|          |             grp_fu_428            |    0    |    0    |   611   |   594   |
|          |             grp_fu_432            |    0    |    0    |   611   |   594   |
|          |             grp_fu_436            |    0    |    0    |   611   |   594   |
|          |             grp_fu_440            |    0    |    0    |   611   |   594   |
|          |             grp_fu_444            |    0    |    0    |   611   |   594   |
|   fadd   |             grp_fu_448            |    0    |    0    |   611   |   594   |
|          |             grp_fu_452            |    0    |    0    |   611   |   594   |
|          |             grp_fu_456            |    0    |    0    |   611   |   594   |
|          |             grp_fu_460            |    0    |    0    |   611   |   594   |
|          |             grp_fu_464            |    0    |    0    |   611   |   594   |
|          |             grp_fu_468            |    0    |    0    |   611   |   594   |
|          |             grp_fu_472            |    0    |    0    |   611   |   594   |
|          |             grp_fu_476            |    0    |    0    |   611   |   594   |
|          |             grp_fu_480            |    0    |    0    |   611   |   594   |
|          |             grp_fu_484            |    0    |    0    |   611   |   594   |
|          |             grp_fu_488            |    0    |    0    |   611   |   594   |
|          |             grp_fu_492            |    0    |    0    |   611   |   594   |
|          |             grp_fu_496            |    0    |    0    |   611   |   594   |
|----------|-----------------------------------|---------|---------|---------|---------|
|          |             grp_fu_500            |    3    |    0    |   199   |   324   |
|          |             grp_fu_504            |    3    |    0    |   199   |   324   |
|          |             grp_fu_508            |    3    |    0    |   199   |   324   |
|          |             grp_fu_512            |    3    |    0    |   199   |   324   |
|          |             grp_fu_516            |    3    |    0    |   199   |   324   |
|          |             grp_fu_520            |    3    |    0    |   199   |   324   |
|          |             grp_fu_524            |    3    |    0    |   199   |   324   |
|   fmul   |             grp_fu_528            |    3    |    0    |   199   |   324   |
|          |             grp_fu_532            |    3    |    0    |   199   |   324   |
|          |             grp_fu_536            |    3    |    0    |   199   |   324   |
|          |             grp_fu_540            |    3    |    0    |   199   |   324   |
|          |             grp_fu_544            |    3    |    0    |   199   |   324   |
|          |             grp_fu_548            |    3    |    0    |   199   |   324   |
|          |             grp_fu_552            |    3    |    0    |   199   |   324   |
|          |             grp_fu_556            |    3    |    0    |   199   |   324   |
|          |             grp_fu_560            |    3    |    0    |   199   |   324   |
|----------|-----------------------------------|---------|---------|---------|---------|
|   Total  |                                   |   438   | 414.312 |  209413 |  200621 |
|----------|-----------------------------------|---------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |  URAM  |
+--------+--------+--------+--------+--------+
| W_imag |    6   |    0   |    0   |    -   |
| W_real |    6   |    0   |    0   |    -   |
| buf0_I |    2   |    0   |    0   |    0   |
|buf0_I_1|    2   |    0   |    0   |    0   |
|buf0_I_2|    2   |    0   |    0   |    0   |
|buf0_I_3|    2   |    0   |    0   |    0   |
| buf0_R |    2   |    0   |    0   |    0   |
|buf0_R_1|    2   |    0   |    0   |    0   |
|buf0_R_2|    2   |    0   |    0   |    0   |
|buf0_R_3|    2   |    0   |    0   |    0   |
| buf1_I |    2   |    0   |    0   |    0   |
|buf1_I_1|    2   |    0   |    0   |    0   |
|buf1_I_2|    2   |    0   |    0   |    0   |
|buf1_I_3|    2   |    0   |    0   |    0   |
| buf1_R |    2   |    0   |    0   |    0   |
|buf1_R_1|    2   |    0   |    0   |    0   |
|buf1_R_2|    2   |    0   |    0   |    0   |
|buf1_R_3|    2   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+
|  Total |   44   |    0   |    0   |    0   |
+--------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   438  |   414  | 209413 | 200621 |    -   |
|   Memory  |   44   |    -   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   44   |   438  |   414  | 209413 | 200621 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
