/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [10:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [20:0] celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [5:0] celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire [3:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [6:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [12:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = ~(in_data[56] & in_data[76]);
  assign celloutsig_0_15z = ~(celloutsig_0_1z & celloutsig_0_12z[2]);
  assign celloutsig_0_3z = ~(celloutsig_0_2z & celloutsig_0_1z);
  assign celloutsig_1_13z = !(celloutsig_1_12z ? celloutsig_1_12z : celloutsig_1_10z);
  assign celloutsig_0_13z = ~celloutsig_0_5z;
  assign celloutsig_1_0z = ~((in_data[154] | in_data[190]) & in_data[138]);
  assign celloutsig_1_10z = celloutsig_1_1z ^ celloutsig_1_9z[1];
  assign celloutsig_1_4z = celloutsig_1_2z ^ celloutsig_1_3z[2];
  assign celloutsig_0_20z = ~(celloutsig_0_12z[2] ^ _00_);
  reg [10:0] _11_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _11_ <= 11'h000;
    else _11_ <= { celloutsig_0_7z[3:0], celloutsig_0_7z, celloutsig_0_4z };
  assign { _01_[10:2], _00_, _01_[0] } = _11_;
  reg [13:0] _12_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _12_ <= 14'h0000;
    else _12_ <= { celloutsig_0_9z[11:0], celloutsig_0_5z, celloutsig_0_2z };
  assign out_data[13:0] = _12_;
  assign celloutsig_1_1z = in_data[142:134] == { in_data[131:124], celloutsig_1_0z };
  assign celloutsig_0_6z = { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z } === { celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_2z = { in_data[36:35], celloutsig_0_0z } > { in_data[79:78], celloutsig_0_1z };
  assign celloutsig_1_2z = ! { in_data[145:140], celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_6z = { celloutsig_1_5z[12:9], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z } < { in_data[147:144], celloutsig_1_3z, celloutsig_1_1z };
  assign celloutsig_1_7z = { in_data[146], celloutsig_1_3z } < { celloutsig_1_3z[2], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_1_11z = celloutsig_1_1z & ~(celloutsig_1_9z[10]);
  assign celloutsig_0_5z = celloutsig_0_2z & ~(celloutsig_0_3z);
  assign celloutsig_0_7z = { in_data[49:48], celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_2z } % { 1'h1, in_data[22:18] };
  assign celloutsig_0_9z = { in_data[64:59], celloutsig_0_4z, celloutsig_0_7z } % { 1'h1, celloutsig_0_7z[4:0], celloutsig_0_1z, celloutsig_0_7z[5:1], in_data[0] };
  assign celloutsig_1_9z = celloutsig_1_1z ? { celloutsig_1_5z[12:6], celloutsig_1_3z } : celloutsig_1_5z[10:0];
  assign { celloutsig_1_14z[3:2], celloutsig_1_14z[0] } = celloutsig_1_7z ? { celloutsig_1_6z, celloutsig_1_13z, celloutsig_1_8z } : { celloutsig_1_12z, celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_0_22z = celloutsig_0_4z ? { in_data[40:34], celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_6z, 1'h1 } : { celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_15z, _01_[10:2], _00_, _01_[0], celloutsig_0_3z, celloutsig_0_15z };
  assign celloutsig_0_4z = { in_data[66], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z } !== in_data[64:59];
  assign celloutsig_0_12z = ~ { celloutsig_0_8z[3:1], celloutsig_0_6z };
  assign celloutsig_1_5z = { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z } | in_data[139:127];
  assign celloutsig_1_8z = | { in_data[109], celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_6z };
  assign celloutsig_0_11z = celloutsig_0_1z & in_data[83];
  assign celloutsig_0_19z = | celloutsig_0_7z[5:3];
  assign celloutsig_0_0z = ^ in_data[5:0];
  assign celloutsig_1_12z = ^ in_data[112:109];
  assign celloutsig_0_8z = { celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_4z } << { celloutsig_0_7z[5:3], celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z };
  assign celloutsig_1_15z = celloutsig_1_9z[9:7] >> { celloutsig_1_14z[3:2], celloutsig_1_4z };
  assign celloutsig_1_19z = { celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_2z } >> { celloutsig_1_5z[9:7], celloutsig_1_17z };
  assign celloutsig_1_17z = { celloutsig_1_7z, celloutsig_1_13z, celloutsig_1_0z, celloutsig_1_2z } >>> celloutsig_1_5z[8:5];
  assign celloutsig_1_3z = { in_data[151:149], celloutsig_1_1z } >>> in_data[126:123];
  assign celloutsig_1_18z = ~((celloutsig_1_11z & celloutsig_1_11z) | celloutsig_1_15z[1]);
  assign _01_[1] = _00_;
  assign celloutsig_1_14z[1] = celloutsig_1_4z;
  assign { out_data[128], out_data[102:96], out_data[52:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_22z };
endmodule
