--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Program\Xlinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
sdram_ov5640_lcd.twr -v 3 -l 30 -nodatasheet -fastpaths
sdram_ov5640_lcd_routed.ncd sdram_ov5640_lcd.pcf

Design file:              sdram_ov5640_lcd_routed.ncd
Physical constraint file: sdram_ov5640_lcd.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.948ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: u_system_ctrl/u_sdram_pll/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: u_system_ctrl/u_sdram_pll/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: u_system_ctrl/u_sdram_pll/clkout1
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: u_system_ctrl/u_sdram_pll/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: u_system_ctrl/u_sdram_pll/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: u_system_ctrl/u_sdram_pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: u_system_ctrl/u_sdram_pll/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: u_system_ctrl/u_sdram_pll/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: u_system_ctrl/u_sdram_pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 17.780ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.220ns (450.450MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: u_system_ctrl/u_sdram_pll/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: u_system_ctrl/u_sdram_pll/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: u_system_ctrl/u_sdram_pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 17.780ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.220ns (450.450MHz) (Tpllper_CLKFB)
  Physical resource: u_system_ctrl/u_sdram_pll/pll_base_inst/PLL_ADV/CLKFBOUT
  Logical resource: u_system_ctrl/u_sdram_pll/pll_base_inst/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y0.CLKFBOUT
  Clock network: u_system_ctrl/u_sdram_pll/clkfbout
--------------------------------------------------------------------------------
Slack: 32.630ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: u_system_ctrl/u_sdram_pll/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: u_system_ctrl/u_sdram_pll/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: u_system_ctrl/u_sdram_pll/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 32.630ns (max period limit - period)
  Period: 20.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: u_system_ctrl/u_sdram_pll/pll_base_inst/PLL_ADV/CLKFBOUT
  Logical resource: u_system_ctrl/u_sdram_pll/pll_base_inst/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y0.CLKFBOUT
  Clock network: u_system_ctrl/u_sdram_pll/clkfbout
--------------------------------------------------------------------------------
Slack: 40.615ns (period - min period limit)
  Period: 41.667ns
  Min period limit: 1.052ns (950.570MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: u_system_ctrl/u_sdram_pll/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: u_system_ctrl/u_sdram_pll/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: u_system_ctrl/u_sdram_pll/clkout0
--------------------------------------------------------------------------------
Slack: 109.001ns (period - min period limit)
  Period: 111.667ns
  Min period limit: 2.666ns (375.094MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: u_system_ctrl/u_sdram_pll/pll_base_inst/PLL_ADV/CLKOUT3
  Logical resource: u_system_ctrl/u_sdram_pll/pll_base_inst/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y0.CLKOUT3
  Clock network: u_system_ctrl/u_sdram_pll/clkout3
--------------------------------------------------------------------------------
Slack: 208.333ns (max period limit - period)
  Period: 111.667ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: u_system_ctrl/u_sdram_pll/pll_base_inst/PLL_ADV/CLKOUT3
  Logical resource: u_system_ctrl/u_sdram_pll/pll_base_inst/PLL_ADV/CLKOUT3
  Location pin: PLL_ADV_X0Y0.CLKOUT3
  Clock network: u_system_ctrl/u_sdram_pll/clkout3
--------------------------------------------------------------------------------
Slack: 278.333ns (max period limit - period)
  Period: 41.667ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: u_system_ctrl/u_sdram_pll/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: u_system_ctrl/u_sdram_pll/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: u_system_ctrl/u_sdram_pll/clkout0
--------------------------------------------------------------------------------
Slack: 310.000ns (max period limit - period)
  Period: 10.000ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: u_system_ctrl/u_sdram_pll/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: u_system_ctrl/u_sdram_pll/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: u_system_ctrl/u_sdram_pll/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_system_ctrl_u_sdram_pll_clkout2 = PERIOD TIMEGRP        
 "u_system_ctrl_u_sdram_pll_clkout2" TS_sys_clk_pin * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_system_ctrl_u_sdram_pll_clkout2 = PERIOD TIMEGRP
        "u_system_ctrl_u_sdram_pll_clkout2" TS_sys_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: u_system_ctrl/u_sdram_pll/clkout3_buf/I0
  Logical resource: u_system_ctrl/u_sdram_pll/clkout3_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: u_system_ctrl/u_sdram_pll/clkout2
--------------------------------------------------------------------------------
Slack: 7.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: clk_refout/CLK0
  Logical resource: u_system_ctrl/U_ODDR2_c2/CK0
  Location pin: OLOGIC_X0Y35.CLK0
  Clock network: u_system_ctrl/clk_c2_oddr
--------------------------------------------------------------------------------
Slack: 7.960ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.040ns (490.196MHz) (Tockper)
  Physical resource: clk_refout/CLK1
  Logical resource: u_system_ctrl/U_ODDR2_c2/CK1
  Location pin: OLOGIC_X0Y35.CLK1
  Clock network: u_system_ctrl/clk_c2_oddr
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_system_ctrl_u_sdram_pll_clkout0 = PERIOD TIMEGRP        
 "u_system_ctrl_u_sdram_pll_clkout0" TS_sys_clk_pin * 0.48 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3680 paths analyzed, 320 endpoints analyzed, 2 failing endpoints
 2 timing errors detected. (2 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  75.253ns.
--------------------------------------------------------------------------------
Slack (setup path):     -1.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_system_ctrl/delay_done (FF)
  Destination:          power_on_delay_inst/camera_pwnd_reg_1 (FF)
  Requirement:          1.666ns
  Data Path Delay:      2.640ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.098ns (1.928 - 2.026)
  Source Clock:         clk_ref rising at 40.000ns
  Destination Clock:    clk_camera rising at 41.666ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_system_ctrl/delay_done to power_on_delay_inst/camera_pwnd_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y52.AQ      Tcko                  0.430   u_system_ctrl/delay_done
                                                       u_system_ctrl/delay_done
    OLOGIC_X12Y50.SR     net (fanout=6)        1.188   u_system_ctrl/delay_done
    OLOGIC_X12Y50.CLK0   Tosrck                1.022   power_on_delay_inst/camera_pwnd_reg_1
                                                       power_on_delay_inst/camera_pwnd_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      2.640ns (1.452ns logic, 1.188ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_system_ctrl/delay_done (FF)
  Destination:          power_on_delay_inst/camera_pwnd_reg (FF)
  Requirement:          1.666ns
  Data Path Delay:      1.517ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.646ns (1.380 - 2.026)
  Source Clock:         clk_ref rising at 40.000ns
  Destination Clock:    clk_camera rising at 41.666ns
  Clock Uncertainty:    0.271ns

  Clock Uncertainty:          0.271ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_system_ctrl/delay_done to power_on_delay_inst/camera_pwnd_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y52.AQ      Tcko                  0.430   u_system_ctrl/delay_done
                                                       u_system_ctrl/delay_done
    SLICE_X15Y52.SR      net (fanout=6)        0.677   u_system_ctrl/delay_done
    SLICE_X15Y52.CLK     Tsrck                 0.410   power_on_delay_inst/camera_pwnd_reg
                                                       power_on_delay_inst/camera_pwnd_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.517ns (0.840ns logic, 0.677ns route)
                                                       (55.4% logic, 44.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               power_on_delay_inst/camera_rstn_reg (FF)
  Destination:          power_on_delay_inst/cnt3_19 (FF)
  Requirement:          41.666ns
  Data Path Delay:      5.447ns (Levels of Logic = 1)
  Clock Path Skew:      -0.113ns (0.605 - 0.718)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 41.666ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: power_on_delay_inst/camera_rstn_reg to power_on_delay_inst/cnt3_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.BQ       Tcko                  0.430   power_on_delay_inst/camera_rstn_reg
                                                       power_on_delay_inst/camera_rstn_reg
    SLICE_X9Y49.A5       net (fanout=3)        0.735   power_on_delay_inst/camera_rstn_reg
    SLICE_X9Y49.A        Tilo                  0.259   power_on_delay_inst/camera_rstn_reg_inv
                                                       reg_config_inst/camera_rstn_inv1_INV_0
    SLICE_X20Y33.SR      net (fanout=32)       3.553   power_on_delay_inst/camera_rstn_reg_inv
    SLICE_X20Y33.CLK     Tsrck                 0.470   power_on_delay_inst/cnt3[19]
                                                       power_on_delay_inst/cnt3_19
    -------------------------------------------------  ---------------------------
    Total                                      5.447ns (1.159ns logic, 4.288ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               power_on_delay_inst/camera_rstn_reg (FF)
  Destination:          power_on_delay_inst/cnt3_18 (FF)
  Requirement:          41.666ns
  Data Path Delay:      5.438ns (Levels of Logic = 1)
  Clock Path Skew:      -0.113ns (0.605 - 0.718)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 41.666ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: power_on_delay_inst/camera_rstn_reg to power_on_delay_inst/cnt3_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.BQ       Tcko                  0.430   power_on_delay_inst/camera_rstn_reg
                                                       power_on_delay_inst/camera_rstn_reg
    SLICE_X9Y49.A5       net (fanout=3)        0.735   power_on_delay_inst/camera_rstn_reg
    SLICE_X9Y49.A        Tilo                  0.259   power_on_delay_inst/camera_rstn_reg_inv
                                                       reg_config_inst/camera_rstn_inv1_INV_0
    SLICE_X20Y33.SR      net (fanout=32)       3.553   power_on_delay_inst/camera_rstn_reg_inv
    SLICE_X20Y33.CLK     Tsrck                 0.461   power_on_delay_inst/cnt3[19]
                                                       power_on_delay_inst/cnt3_18
    -------------------------------------------------  ---------------------------
    Total                                      5.438ns (1.150ns logic, 4.288ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               power_on_delay_inst/camera_rstn_reg (FF)
  Destination:          power_on_delay_inst/cnt3_17 (FF)
  Requirement:          41.666ns
  Data Path Delay:      5.427ns (Levels of Logic = 1)
  Clock Path Skew:      -0.113ns (0.605 - 0.718)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 41.666ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: power_on_delay_inst/camera_rstn_reg to power_on_delay_inst/cnt3_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.BQ       Tcko                  0.430   power_on_delay_inst/camera_rstn_reg
                                                       power_on_delay_inst/camera_rstn_reg
    SLICE_X9Y49.A5       net (fanout=3)        0.735   power_on_delay_inst/camera_rstn_reg
    SLICE_X9Y49.A        Tilo                  0.259   power_on_delay_inst/camera_rstn_reg_inv
                                                       reg_config_inst/camera_rstn_inv1_INV_0
    SLICE_X20Y33.SR      net (fanout=32)       3.553   power_on_delay_inst/camera_rstn_reg_inv
    SLICE_X20Y33.CLK     Tsrck                 0.450   power_on_delay_inst/cnt3[19]
                                                       power_on_delay_inst/cnt3_17
    -------------------------------------------------  ---------------------------
    Total                                      5.427ns (1.139ns logic, 4.288ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               power_on_delay_inst/camera_rstn_reg (FF)
  Destination:          power_on_delay_inst/cnt3_16 (FF)
  Requirement:          41.666ns
  Data Path Delay:      5.405ns (Levels of Logic = 1)
  Clock Path Skew:      -0.113ns (0.605 - 0.718)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 41.666ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: power_on_delay_inst/camera_rstn_reg to power_on_delay_inst/cnt3_16
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.BQ       Tcko                  0.430   power_on_delay_inst/camera_rstn_reg
                                                       power_on_delay_inst/camera_rstn_reg
    SLICE_X9Y49.A5       net (fanout=3)        0.735   power_on_delay_inst/camera_rstn_reg
    SLICE_X9Y49.A        Tilo                  0.259   power_on_delay_inst/camera_rstn_reg_inv
                                                       reg_config_inst/camera_rstn_inv1_INV_0
    SLICE_X20Y33.SR      net (fanout=32)       3.553   power_on_delay_inst/camera_rstn_reg_inv
    SLICE_X20Y33.CLK     Tsrck                 0.428   power_on_delay_inst/cnt3[19]
                                                       power_on_delay_inst/cnt3_16
    -------------------------------------------------  ---------------------------
    Total                                      5.405ns (1.117ns logic, 4.288ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               power_on_delay_inst/camera_rstn_reg (FF)
  Destination:          power_on_delay_inst/cnt3_3 (FF)
  Requirement:          41.666ns
  Data Path Delay:      5.253ns (Levels of Logic = 1)
  Clock Path Skew:      -0.118ns (0.693 - 0.811)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 41.666ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: power_on_delay_inst/camera_rstn_reg to power_on_delay_inst/cnt3_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.BQ       Tcko                  0.430   power_on_delay_inst/camera_rstn_reg
                                                       power_on_delay_inst/camera_rstn_reg
    SLICE_X9Y49.A5       net (fanout=3)        0.735   power_on_delay_inst/camera_rstn_reg
    SLICE_X9Y49.A        Tilo                  0.259   power_on_delay_inst/camera_rstn_reg_inv
                                                       reg_config_inst/camera_rstn_inv1_INV_0
    SLICE_X20Y29.SR      net (fanout=32)       3.359   power_on_delay_inst/camera_rstn_reg_inv
    SLICE_X20Y29.CLK     Tsrck                 0.470   power_on_delay_inst/cnt3[3]
                                                       power_on_delay_inst/cnt3_3
    -------------------------------------------------  ---------------------------
    Total                                      5.253ns (1.159ns logic, 4.094ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               power_on_delay_inst/camera_rstn_reg (FF)
  Destination:          power_on_delay_inst/cnt3_2 (FF)
  Requirement:          41.666ns
  Data Path Delay:      5.244ns (Levels of Logic = 1)
  Clock Path Skew:      -0.118ns (0.693 - 0.811)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 41.666ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: power_on_delay_inst/camera_rstn_reg to power_on_delay_inst/cnt3_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.BQ       Tcko                  0.430   power_on_delay_inst/camera_rstn_reg
                                                       power_on_delay_inst/camera_rstn_reg
    SLICE_X9Y49.A5       net (fanout=3)        0.735   power_on_delay_inst/camera_rstn_reg
    SLICE_X9Y49.A        Tilo                  0.259   power_on_delay_inst/camera_rstn_reg_inv
                                                       reg_config_inst/camera_rstn_inv1_INV_0
    SLICE_X20Y29.SR      net (fanout=32)       3.359   power_on_delay_inst/camera_rstn_reg_inv
    SLICE_X20Y29.CLK     Tsrck                 0.461   power_on_delay_inst/cnt3[3]
                                                       power_on_delay_inst/cnt3_2
    -------------------------------------------------  ---------------------------
    Total                                      5.244ns (1.150ns logic, 4.094ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               power_on_delay_inst/camera_rstn_reg (FF)
  Destination:          power_on_delay_inst/cnt3_15 (FF)
  Requirement:          41.666ns
  Data Path Delay:      5.245ns (Levels of Logic = 1)
  Clock Path Skew:      -0.112ns (0.606 - 0.718)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 41.666ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: power_on_delay_inst/camera_rstn_reg to power_on_delay_inst/cnt3_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.BQ       Tcko                  0.430   power_on_delay_inst/camera_rstn_reg
                                                       power_on_delay_inst/camera_rstn_reg
    SLICE_X9Y49.A5       net (fanout=3)        0.735   power_on_delay_inst/camera_rstn_reg
    SLICE_X9Y49.A        Tilo                  0.259   power_on_delay_inst/camera_rstn_reg_inv
                                                       reg_config_inst/camera_rstn_inv1_INV_0
    SLICE_X20Y32.SR      net (fanout=32)       3.351   power_on_delay_inst/camera_rstn_reg_inv
    SLICE_X20Y32.CLK     Tsrck                 0.470   power_on_delay_inst/cnt3[15]
                                                       power_on_delay_inst/cnt3_15
    -------------------------------------------------  ---------------------------
    Total                                      5.245ns (1.159ns logic, 4.086ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               power_on_delay_inst/camera_rstn_reg (FF)
  Destination:          power_on_delay_inst/cnt3_1 (FF)
  Requirement:          41.666ns
  Data Path Delay:      5.233ns (Levels of Logic = 1)
  Clock Path Skew:      -0.118ns (0.693 - 0.811)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 41.666ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: power_on_delay_inst/camera_rstn_reg to power_on_delay_inst/cnt3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.BQ       Tcko                  0.430   power_on_delay_inst/camera_rstn_reg
                                                       power_on_delay_inst/camera_rstn_reg
    SLICE_X9Y49.A5       net (fanout=3)        0.735   power_on_delay_inst/camera_rstn_reg
    SLICE_X9Y49.A        Tilo                  0.259   power_on_delay_inst/camera_rstn_reg_inv
                                                       reg_config_inst/camera_rstn_inv1_INV_0
    SLICE_X20Y29.SR      net (fanout=32)       3.359   power_on_delay_inst/camera_rstn_reg_inv
    SLICE_X20Y29.CLK     Tsrck                 0.450   power_on_delay_inst/cnt3[3]
                                                       power_on_delay_inst/cnt3_1
    -------------------------------------------------  ---------------------------
    Total                                      5.233ns (1.139ns logic, 4.094ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               power_on_delay_inst/camera_rstn_reg (FF)
  Destination:          power_on_delay_inst/cnt3_14 (FF)
  Requirement:          41.666ns
  Data Path Delay:      5.236ns (Levels of Logic = 1)
  Clock Path Skew:      -0.112ns (0.606 - 0.718)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 41.666ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: power_on_delay_inst/camera_rstn_reg to power_on_delay_inst/cnt3_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.BQ       Tcko                  0.430   power_on_delay_inst/camera_rstn_reg
                                                       power_on_delay_inst/camera_rstn_reg
    SLICE_X9Y49.A5       net (fanout=3)        0.735   power_on_delay_inst/camera_rstn_reg
    SLICE_X9Y49.A        Tilo                  0.259   power_on_delay_inst/camera_rstn_reg_inv
                                                       reg_config_inst/camera_rstn_inv1_INV_0
    SLICE_X20Y32.SR      net (fanout=32)       3.351   power_on_delay_inst/camera_rstn_reg_inv
    SLICE_X20Y32.CLK     Tsrck                 0.461   power_on_delay_inst/cnt3[15]
                                                       power_on_delay_inst/cnt3_14
    -------------------------------------------------  ---------------------------
    Total                                      5.236ns (1.150ns logic, 4.086ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               power_on_delay_inst/camera_rstn_reg (FF)
  Destination:          power_on_delay_inst/cnt3_13 (FF)
  Requirement:          41.666ns
  Data Path Delay:      5.225ns (Levels of Logic = 1)
  Clock Path Skew:      -0.112ns (0.606 - 0.718)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 41.666ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: power_on_delay_inst/camera_rstn_reg to power_on_delay_inst/cnt3_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.BQ       Tcko                  0.430   power_on_delay_inst/camera_rstn_reg
                                                       power_on_delay_inst/camera_rstn_reg
    SLICE_X9Y49.A5       net (fanout=3)        0.735   power_on_delay_inst/camera_rstn_reg
    SLICE_X9Y49.A        Tilo                  0.259   power_on_delay_inst/camera_rstn_reg_inv
                                                       reg_config_inst/camera_rstn_inv1_INV_0
    SLICE_X20Y32.SR      net (fanout=32)       3.351   power_on_delay_inst/camera_rstn_reg_inv
    SLICE_X20Y32.CLK     Tsrck                 0.450   power_on_delay_inst/cnt3[15]
                                                       power_on_delay_inst/cnt3_13
    -------------------------------------------------  ---------------------------
    Total                                      5.225ns (1.139ns logic, 4.086ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               power_on_delay_inst/camera_rstn_reg (FF)
  Destination:          power_on_delay_inst/cnt3_0 (FF)
  Requirement:          41.666ns
  Data Path Delay:      5.211ns (Levels of Logic = 1)
  Clock Path Skew:      -0.118ns (0.693 - 0.811)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 41.666ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: power_on_delay_inst/camera_rstn_reg to power_on_delay_inst/cnt3_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.BQ       Tcko                  0.430   power_on_delay_inst/camera_rstn_reg
                                                       power_on_delay_inst/camera_rstn_reg
    SLICE_X9Y49.A5       net (fanout=3)        0.735   power_on_delay_inst/camera_rstn_reg
    SLICE_X9Y49.A        Tilo                  0.259   power_on_delay_inst/camera_rstn_reg_inv
                                                       reg_config_inst/camera_rstn_inv1_INV_0
    SLICE_X20Y29.SR      net (fanout=32)       3.359   power_on_delay_inst/camera_rstn_reg_inv
    SLICE_X20Y29.CLK     Tsrck                 0.428   power_on_delay_inst/cnt3[3]
                                                       power_on_delay_inst/cnt3_0
    -------------------------------------------------  ---------------------------
    Total                                      5.211ns (1.117ns logic, 4.094ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               power_on_delay_inst/camera_rstn_reg (FF)
  Destination:          power_on_delay_inst/cnt3_12 (FF)
  Requirement:          41.666ns
  Data Path Delay:      5.203ns (Levels of Logic = 1)
  Clock Path Skew:      -0.112ns (0.606 - 0.718)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 41.666ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: power_on_delay_inst/camera_rstn_reg to power_on_delay_inst/cnt3_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.BQ       Tcko                  0.430   power_on_delay_inst/camera_rstn_reg
                                                       power_on_delay_inst/camera_rstn_reg
    SLICE_X9Y49.A5       net (fanout=3)        0.735   power_on_delay_inst/camera_rstn_reg
    SLICE_X9Y49.A        Tilo                  0.259   power_on_delay_inst/camera_rstn_reg_inv
                                                       reg_config_inst/camera_rstn_inv1_INV_0
    SLICE_X20Y32.SR      net (fanout=32)       3.351   power_on_delay_inst/camera_rstn_reg_inv
    SLICE_X20Y32.CLK     Tsrck                 0.428   power_on_delay_inst/cnt3[15]
                                                       power_on_delay_inst/cnt3_12
    -------------------------------------------------  ---------------------------
    Total                                      5.203ns (1.117ns logic, 4.086ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               power_on_delay_inst/camera_rstn_reg (FF)
  Destination:          power_on_delay_inst/cnt3_7 (FF)
  Requirement:          41.666ns
  Data Path Delay:      5.186ns (Levels of Logic = 1)
  Clock Path Skew:      -0.117ns (0.694 - 0.811)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 41.666ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: power_on_delay_inst/camera_rstn_reg to power_on_delay_inst/cnt3_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.BQ       Tcko                  0.430   power_on_delay_inst/camera_rstn_reg
                                                       power_on_delay_inst/camera_rstn_reg
    SLICE_X9Y49.A5       net (fanout=3)        0.735   power_on_delay_inst/camera_rstn_reg
    SLICE_X9Y49.A        Tilo                  0.259   power_on_delay_inst/camera_rstn_reg_inv
                                                       reg_config_inst/camera_rstn_inv1_INV_0
    SLICE_X20Y30.SR      net (fanout=32)       3.292   power_on_delay_inst/camera_rstn_reg_inv
    SLICE_X20Y30.CLK     Tsrck                 0.470   power_on_delay_inst/cnt3[7]
                                                       power_on_delay_inst/cnt3_7
    -------------------------------------------------  ---------------------------
    Total                                      5.186ns (1.159ns logic, 4.027ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               power_on_delay_inst/camera_rstn_reg (FF)
  Destination:          power_on_delay_inst/cnt3_6 (FF)
  Requirement:          41.666ns
  Data Path Delay:      5.177ns (Levels of Logic = 1)
  Clock Path Skew:      -0.117ns (0.694 - 0.811)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 41.666ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: power_on_delay_inst/camera_rstn_reg to power_on_delay_inst/cnt3_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.BQ       Tcko                  0.430   power_on_delay_inst/camera_rstn_reg
                                                       power_on_delay_inst/camera_rstn_reg
    SLICE_X9Y49.A5       net (fanout=3)        0.735   power_on_delay_inst/camera_rstn_reg
    SLICE_X9Y49.A        Tilo                  0.259   power_on_delay_inst/camera_rstn_reg_inv
                                                       reg_config_inst/camera_rstn_inv1_INV_0
    SLICE_X20Y30.SR      net (fanout=32)       3.292   power_on_delay_inst/camera_rstn_reg_inv
    SLICE_X20Y30.CLK     Tsrck                 0.461   power_on_delay_inst/cnt3[7]
                                                       power_on_delay_inst/cnt3_6
    -------------------------------------------------  ---------------------------
    Total                                      5.177ns (1.150ns logic, 4.027ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               power_on_delay_inst/camera_rstn_reg (FF)
  Destination:          power_on_delay_inst/cnt3_5 (FF)
  Requirement:          41.666ns
  Data Path Delay:      5.166ns (Levels of Logic = 1)
  Clock Path Skew:      -0.117ns (0.694 - 0.811)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 41.666ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: power_on_delay_inst/camera_rstn_reg to power_on_delay_inst/cnt3_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.BQ       Tcko                  0.430   power_on_delay_inst/camera_rstn_reg
                                                       power_on_delay_inst/camera_rstn_reg
    SLICE_X9Y49.A5       net (fanout=3)        0.735   power_on_delay_inst/camera_rstn_reg
    SLICE_X9Y49.A        Tilo                  0.259   power_on_delay_inst/camera_rstn_reg_inv
                                                       reg_config_inst/camera_rstn_inv1_INV_0
    SLICE_X20Y30.SR      net (fanout=32)       3.292   power_on_delay_inst/camera_rstn_reg_inv
    SLICE_X20Y30.CLK     Tsrck                 0.450   power_on_delay_inst/cnt3[7]
                                                       power_on_delay_inst/cnt3_5
    -------------------------------------------------  ---------------------------
    Total                                      5.166ns (1.139ns logic, 4.027ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.254ns (requirement - (data path - clock path skew + uncertainty))
  Source:               power_on_delay_inst/camera_rstn_reg (FF)
  Destination:          power_on_delay_inst/cnt3_4 (FF)
  Requirement:          41.666ns
  Data Path Delay:      5.144ns (Levels of Logic = 1)
  Clock Path Skew:      -0.117ns (0.694 - 0.811)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 41.666ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: power_on_delay_inst/camera_rstn_reg to power_on_delay_inst/cnt3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.BQ       Tcko                  0.430   power_on_delay_inst/camera_rstn_reg
                                                       power_on_delay_inst/camera_rstn_reg
    SLICE_X9Y49.A5       net (fanout=3)        0.735   power_on_delay_inst/camera_rstn_reg
    SLICE_X9Y49.A        Tilo                  0.259   power_on_delay_inst/camera_rstn_reg_inv
                                                       reg_config_inst/camera_rstn_inv1_INV_0
    SLICE_X20Y30.SR      net (fanout=32)       3.292   power_on_delay_inst/camera_rstn_reg_inv
    SLICE_X20Y30.CLK     Tsrck                 0.428   power_on_delay_inst/cnt3[7]
                                                       power_on_delay_inst/cnt3_4
    -------------------------------------------------  ---------------------------
    Total                                      5.144ns (1.117ns logic, 4.027ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               power_on_delay_inst/camera_rstn_reg (FF)
  Destination:          power_on_delay_inst/cnt3_11 (FF)
  Requirement:          41.666ns
  Data Path Delay:      5.040ns (Levels of Logic = 1)
  Clock Path Skew:      -0.116ns (0.695 - 0.811)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 41.666ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: power_on_delay_inst/camera_rstn_reg to power_on_delay_inst/cnt3_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.BQ       Tcko                  0.430   power_on_delay_inst/camera_rstn_reg
                                                       power_on_delay_inst/camera_rstn_reg
    SLICE_X9Y49.A5       net (fanout=3)        0.735   power_on_delay_inst/camera_rstn_reg
    SLICE_X9Y49.A        Tilo                  0.259   power_on_delay_inst/camera_rstn_reg_inv
                                                       reg_config_inst/camera_rstn_inv1_INV_0
    SLICE_X20Y31.SR      net (fanout=32)       3.146   power_on_delay_inst/camera_rstn_reg_inv
    SLICE_X20Y31.CLK     Tsrck                 0.470   power_on_delay_inst/cnt3[11]
                                                       power_on_delay_inst/cnt3_11
    -------------------------------------------------  ---------------------------
    Total                                      5.040ns (1.159ns logic, 3.881ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               power_on_delay_inst/camera_rstn_reg (FF)
  Destination:          power_on_delay_inst/cnt3_10 (FF)
  Requirement:          41.666ns
  Data Path Delay:      5.031ns (Levels of Logic = 1)
  Clock Path Skew:      -0.116ns (0.695 - 0.811)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 41.666ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: power_on_delay_inst/camera_rstn_reg to power_on_delay_inst/cnt3_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.BQ       Tcko                  0.430   power_on_delay_inst/camera_rstn_reg
                                                       power_on_delay_inst/camera_rstn_reg
    SLICE_X9Y49.A5       net (fanout=3)        0.735   power_on_delay_inst/camera_rstn_reg
    SLICE_X9Y49.A        Tilo                  0.259   power_on_delay_inst/camera_rstn_reg_inv
                                                       reg_config_inst/camera_rstn_inv1_INV_0
    SLICE_X20Y31.SR      net (fanout=32)       3.146   power_on_delay_inst/camera_rstn_reg_inv
    SLICE_X20Y31.CLK     Tsrck                 0.461   power_on_delay_inst/cnt3[11]
                                                       power_on_delay_inst/cnt3_10
    -------------------------------------------------  ---------------------------
    Total                                      5.031ns (1.150ns logic, 3.881ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               power_on_delay_inst/camera_rstn_reg (FF)
  Destination:          power_on_delay_inst/cnt3_9 (FF)
  Requirement:          41.666ns
  Data Path Delay:      5.020ns (Levels of Logic = 1)
  Clock Path Skew:      -0.116ns (0.695 - 0.811)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 41.666ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: power_on_delay_inst/camera_rstn_reg to power_on_delay_inst/cnt3_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.BQ       Tcko                  0.430   power_on_delay_inst/camera_rstn_reg
                                                       power_on_delay_inst/camera_rstn_reg
    SLICE_X9Y49.A5       net (fanout=3)        0.735   power_on_delay_inst/camera_rstn_reg
    SLICE_X9Y49.A        Tilo                  0.259   power_on_delay_inst/camera_rstn_reg_inv
                                                       reg_config_inst/camera_rstn_inv1_INV_0
    SLICE_X20Y31.SR      net (fanout=32)       3.146   power_on_delay_inst/camera_rstn_reg_inv
    SLICE_X20Y31.CLK     Tsrck                 0.450   power_on_delay_inst/cnt3[11]
                                                       power_on_delay_inst/cnt3_9
    -------------------------------------------------  ---------------------------
    Total                                      5.020ns (1.139ns logic, 3.881ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               power_on_delay_inst/camera_rstn_reg (FF)
  Destination:          power_on_delay_inst/cnt3_8 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.998ns (Levels of Logic = 1)
  Clock Path Skew:      -0.116ns (0.695 - 0.811)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 41.666ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: power_on_delay_inst/camera_rstn_reg to power_on_delay_inst/cnt3_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.BQ       Tcko                  0.430   power_on_delay_inst/camera_rstn_reg
                                                       power_on_delay_inst/camera_rstn_reg
    SLICE_X9Y49.A5       net (fanout=3)        0.735   power_on_delay_inst/camera_rstn_reg
    SLICE_X9Y49.A        Tilo                  0.259   power_on_delay_inst/camera_rstn_reg_inv
                                                       reg_config_inst/camera_rstn_inv1_INV_0
    SLICE_X20Y31.SR      net (fanout=32)       3.146   power_on_delay_inst/camera_rstn_reg_inv
    SLICE_X20Y31.CLK     Tsrck                 0.428   power_on_delay_inst/cnt3[11]
                                                       power_on_delay_inst/cnt3_8
    -------------------------------------------------  ---------------------------
    Total                                      4.998ns (1.117ns logic, 3.881ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               power_on_delay_inst/camera_rstn_reg (FF)
  Destination:          power_on_delay_inst/initial_en (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.983ns (Levels of Logic = 1)
  Clock Path Skew:      -0.116ns (0.695 - 0.811)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 41.666ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: power_on_delay_inst/camera_rstn_reg to power_on_delay_inst/initial_en
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y52.BQ       Tcko                  0.430   power_on_delay_inst/camera_rstn_reg
                                                       power_on_delay_inst/camera_rstn_reg
    SLICE_X9Y49.A5       net (fanout=3)        0.735   power_on_delay_inst/camera_rstn_reg
    SLICE_X9Y49.A        Tilo                  0.259   power_on_delay_inst/camera_rstn_reg_inv
                                                       reg_config_inst/camera_rstn_inv1_INV_0
    SLICE_X21Y31.SR      net (fanout=32)       3.146   power_on_delay_inst/camera_rstn_reg_inv
    SLICE_X21Y31.CLK     Tsrck                 0.413   power_on_delay_inst/initial_en
                                                       power_on_delay_inst/initial_en
    -------------------------------------------------  ---------------------------
    Total                                      4.983ns (1.102ns logic, 3.881ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_config_inst/clock_20k_cnt_0 (FF)
  Destination:          reg_config_inst/clock_20k (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.875ns (Levels of Logic = 3)
  Clock Path Skew:      -0.087ns (0.590 - 0.677)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 41.666ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg_config_inst/clock_20k_cnt_0 to reg_config_inst/clock_20k
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y57.AQ      Tcko                  0.525   reg_config_inst/clock_20k_cnt[3]
                                                       reg_config_inst/clock_20k_cnt_0
    SLICE_X17Y58.C1      net (fanout=2)        0.747   reg_config_inst/clock_20k_cnt[0]
    SLICE_X17Y58.C       Tilo                  0.259   reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv21
    SLICE_X17Y58.B4      net (fanout=1)        0.352   reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv2
    SLICE_X17Y58.B       Tilo                  0.259   reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv22
    SLICE_X17Y59.A5      net (fanout=2)        0.420   reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv21
    SLICE_X17Y59.A       Tilo                  0.259   u_sdram_vga_top/u_sdbank_switch/rd_load
                                                       reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1
    SLICE_X17Y41.CE      net (fanout=1)        1.689   reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv
    SLICE_X17Y41.CLK     Tceck                 0.365   reg_config_inst/clock_20k
                                                       reg_config_inst/clock_20k
    -------------------------------------------------  ---------------------------
    Total                                      4.875ns (1.667ns logic, 3.208ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_config_inst/clock_20k_cnt_1 (FF)
  Destination:          reg_config_inst/clock_20k (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.680ns (Levels of Logic = 3)
  Clock Path Skew:      -0.087ns (0.590 - 0.677)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 41.666ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg_config_inst/clock_20k_cnt_1 to reg_config_inst/clock_20k
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y57.BQ      Tcko                  0.525   reg_config_inst/clock_20k_cnt[3]
                                                       reg_config_inst/clock_20k_cnt_1
    SLICE_X17Y58.C3      net (fanout=2)        0.552   reg_config_inst/clock_20k_cnt[1]
    SLICE_X17Y58.C       Tilo                  0.259   reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv21
    SLICE_X17Y58.B4      net (fanout=1)        0.352   reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv2
    SLICE_X17Y58.B       Tilo                  0.259   reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv22
    SLICE_X17Y59.A5      net (fanout=2)        0.420   reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv21
    SLICE_X17Y59.A       Tilo                  0.259   u_sdram_vga_top/u_sdbank_switch/rd_load
                                                       reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1
    SLICE_X17Y41.CE      net (fanout=1)        1.689   reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv
    SLICE_X17Y41.CLK     Tceck                 0.365   reg_config_inst/clock_20k
                                                       reg_config_inst/clock_20k
    -------------------------------------------------  ---------------------------
    Total                                      4.680ns (1.667ns logic, 3.013ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_config_inst/clock_20k_cnt_4 (FF)
  Destination:          reg_config_inst/clock_20k (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.669ns (Levels of Logic = 3)
  Clock Path Skew:      -0.090ns (0.590 - 0.680)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 41.666ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg_config_inst/clock_20k_cnt_4 to reg_config_inst/clock_20k
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y58.AQ      Tcko                  0.525   reg_config_inst/clock_20k_cnt[7]
                                                       reg_config_inst/clock_20k_cnt_4
    SLICE_X17Y58.C2      net (fanout=2)        0.541   reg_config_inst/clock_20k_cnt[4]
    SLICE_X17Y58.C       Tilo                  0.259   reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv21
    SLICE_X17Y58.B4      net (fanout=1)        0.352   reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv2
    SLICE_X17Y58.B       Tilo                  0.259   reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv22
    SLICE_X17Y59.A5      net (fanout=2)        0.420   reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv21
    SLICE_X17Y59.A       Tilo                  0.259   u_sdram_vga_top/u_sdbank_switch/rd_load
                                                       reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1
    SLICE_X17Y41.CE      net (fanout=1)        1.689   reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv
    SLICE_X17Y41.CLK     Tceck                 0.365   reg_config_inst/clock_20k
                                                       reg_config_inst/clock_20k
    -------------------------------------------------  ---------------------------
    Total                                      4.669ns (1.667ns logic, 3.002ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_config_inst/clock_20k_cnt_2 (FF)
  Destination:          reg_config_inst/clock_20k (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.642ns (Levels of Logic = 3)
  Clock Path Skew:      -0.087ns (0.590 - 0.677)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 41.666ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg_config_inst/clock_20k_cnt_2 to reg_config_inst/clock_20k
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y57.CQ      Tcko                  0.525   reg_config_inst/clock_20k_cnt[3]
                                                       reg_config_inst/clock_20k_cnt_2
    SLICE_X17Y58.C4      net (fanout=2)        0.514   reg_config_inst/clock_20k_cnt[2]
    SLICE_X17Y58.C       Tilo                  0.259   reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv21
    SLICE_X17Y58.B4      net (fanout=1)        0.352   reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv2
    SLICE_X17Y58.B       Tilo                  0.259   reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv22
    SLICE_X17Y59.A5      net (fanout=2)        0.420   reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv21
    SLICE_X17Y59.A       Tilo                  0.259   u_sdram_vga_top/u_sdbank_switch/rd_load
                                                       reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1
    SLICE_X17Y41.CE      net (fanout=1)        1.689   reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv
    SLICE_X17Y41.CLK     Tceck                 0.365   reg_config_inst/clock_20k
                                                       reg_config_inst/clock_20k
    -------------------------------------------------  ---------------------------
    Total                                      4.642ns (1.667ns logic, 2.975ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.789ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_config_inst/clock_20k_cnt_0 (FF)
  Destination:          reg_config_inst/clock_20k_cnt_15 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.722ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.192 - 0.196)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 41.666ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg_config_inst/clock_20k_cnt_0 to reg_config_inst/clock_20k_cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y57.AQ      Tcko                  0.525   reg_config_inst/clock_20k_cnt[3]
                                                       reg_config_inst/clock_20k_cnt_0
    SLICE_X17Y58.C1      net (fanout=2)        0.747   reg_config_inst/clock_20k_cnt[0]
    SLICE_X17Y58.C       Tilo                  0.259   reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv21
    SLICE_X17Y58.B4      net (fanout=1)        0.352   reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv2
    SLICE_X17Y58.B       Tilo                  0.259   reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv22
    SLICE_X17Y58.A5      net (fanout=2)        0.236   reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv21
    SLICE_X17Y58.A       Tilo                  0.259   reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv23
    SLICE_X16Y58.A2      net (fanout=17)       1.199   reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv
    SLICE_X16Y58.COUT    Topcya                0.474   reg_config_inst/clock_20k_cnt[7]
                                                       reg_config_inst/Mcount_clock_20k_cnt_lut<4>
                                                       reg_config_inst/Mcount_clock_20k_cnt_cy<7>
    SLICE_X16Y59.CIN     net (fanout=1)        0.003   reg_config_inst/Mcount_clock_20k_cnt_cy[7]
    SLICE_X16Y59.COUT    Tbyp                  0.093   reg_config_inst/clock_20k_cnt[11]
                                                       reg_config_inst/Mcount_clock_20k_cnt_cy<11>
    SLICE_X16Y60.CIN     net (fanout=1)        0.003   reg_config_inst/Mcount_clock_20k_cnt_cy[11]
    SLICE_X16Y60.CLK     Tcinck                0.313   reg_config_inst/clock_20k_cnt[15]
                                                       reg_config_inst/Mcount_clock_20k_cnt_xor<15>
                                                       reg_config_inst/clock_20k_cnt_15
    -------------------------------------------------  ---------------------------
    Total                                      4.722ns (2.182ns logic, 2.540ns route)
                                                       (46.2% logic, 53.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.799ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_config_inst/clock_20k_cnt_0 (FF)
  Destination:          reg_config_inst/clock_20k_cnt_13 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.712ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.192 - 0.196)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 41.666ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg_config_inst/clock_20k_cnt_0 to reg_config_inst/clock_20k_cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y57.AQ      Tcko                  0.525   reg_config_inst/clock_20k_cnt[3]
                                                       reg_config_inst/clock_20k_cnt_0
    SLICE_X17Y58.C1      net (fanout=2)        0.747   reg_config_inst/clock_20k_cnt[0]
    SLICE_X17Y58.C       Tilo                  0.259   reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv21
    SLICE_X17Y58.B4      net (fanout=1)        0.352   reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv2
    SLICE_X17Y58.B       Tilo                  0.259   reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv22
    SLICE_X17Y58.A5      net (fanout=2)        0.236   reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv21
    SLICE_X17Y58.A       Tilo                  0.259   reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv23
    SLICE_X16Y58.A2      net (fanout=17)       1.199   reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv
    SLICE_X16Y58.COUT    Topcya                0.474   reg_config_inst/clock_20k_cnt[7]
                                                       reg_config_inst/Mcount_clock_20k_cnt_lut<4>
                                                       reg_config_inst/Mcount_clock_20k_cnt_cy<7>
    SLICE_X16Y59.CIN     net (fanout=1)        0.003   reg_config_inst/Mcount_clock_20k_cnt_cy[7]
    SLICE_X16Y59.COUT    Tbyp                  0.093   reg_config_inst/clock_20k_cnt[11]
                                                       reg_config_inst/Mcount_clock_20k_cnt_cy<11>
    SLICE_X16Y60.CIN     net (fanout=1)        0.003   reg_config_inst/Mcount_clock_20k_cnt_cy[11]
    SLICE_X16Y60.CLK     Tcinck                0.303   reg_config_inst/clock_20k_cnt[15]
                                                       reg_config_inst/Mcount_clock_20k_cnt_xor<15>
                                                       reg_config_inst/clock_20k_cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      4.712ns (2.172ns logic, 2.540ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     36.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reg_config_inst/clock_20k_cnt_0 (FF)
  Destination:          reg_config_inst/clock_20k_cnt_14 (FF)
  Requirement:          41.666ns
  Data Path Delay:      4.681ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.192 - 0.196)
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 41.666ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.293ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reg_config_inst/clock_20k_cnt_0 to reg_config_inst/clock_20k_cnt_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y57.AQ      Tcko                  0.525   reg_config_inst/clock_20k_cnt[3]
                                                       reg_config_inst/clock_20k_cnt_0
    SLICE_X17Y58.C1      net (fanout=2)        0.747   reg_config_inst/clock_20k_cnt[0]
    SLICE_X17Y58.C       Tilo                  0.259   reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv21
    SLICE_X17Y58.B4      net (fanout=1)        0.352   reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv2
    SLICE_X17Y58.B       Tilo                  0.259   reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv22
    SLICE_X17Y58.A5      net (fanout=2)        0.236   reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv21
    SLICE_X17Y58.A       Tilo                  0.259   reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv2
                                                       reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv23
    SLICE_X16Y58.A2      net (fanout=17)       1.199   reg_config_inst/clock_20k_cnt[15]_GND_32_o_LessThan_1_o_inv1_inv
    SLICE_X16Y58.COUT    Topcya                0.474   reg_config_inst/clock_20k_cnt[7]
                                                       reg_config_inst/Mcount_clock_20k_cnt_lut<4>
                                                       reg_config_inst/Mcount_clock_20k_cnt_cy<7>
    SLICE_X16Y59.CIN     net (fanout=1)        0.003   reg_config_inst/Mcount_clock_20k_cnt_cy[7]
    SLICE_X16Y59.COUT    Tbyp                  0.093   reg_config_inst/clock_20k_cnt[11]
                                                       reg_config_inst/Mcount_clock_20k_cnt_cy<11>
    SLICE_X16Y60.CIN     net (fanout=1)        0.003   reg_config_inst/Mcount_clock_20k_cnt_cy[11]
    SLICE_X16Y60.CLK     Tcinck                0.272   reg_config_inst/clock_20k_cnt[15]
                                                       reg_config_inst/Mcount_clock_20k_cnt_xor<15>
                                                       reg_config_inst/clock_20k_cnt_14
    -------------------------------------------------  ---------------------------
    Total                                      4.681ns (2.141ns logic, 2.540ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_system_ctrl_u_sdram_pll_clkout0 = PERIOD TIMEGRP
        "u_system_ctrl_u_sdram_pll_clkout0" TS_sys_clk_pin * 0.48 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reg_config_inst/clock_20k (FF)
  Destination:          reg_config_inst/clock_20k (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.449ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: reg_config_inst/clock_20k to reg_config_inst/clock_20k
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y41.AQ      Tcko                  0.198   reg_config_inst/clock_20k
                                                       reg_config_inst/clock_20k
    SLICE_X17Y41.A6      net (fanout=3)        0.036   reg_config_inst/clock_20k
    SLICE_X17Y41.CLK     Tah         (-Th)    -0.215   reg_config_inst/clock_20k
                                                       reg_config_inst/clock_20k_INV_933_o1_INV_0
                                                       reg_config_inst/clock_20k
    -------------------------------------------------  ---------------------------
    Total                                      0.449ns (0.413ns logic, 0.036ns route)
                                                       (92.0% logic, 8.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               power_on_delay_inst/cnt2_15 (FF)
  Destination:          power_on_delay_inst/cnt2_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.463ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: power_on_delay_inst/cnt2_15 to power_on_delay_inst/cnt2_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.DQ       Tcko                  0.200   power_on_delay_inst/cnt2[15]
                                                       power_on_delay_inst/cnt2_15
    SLICE_X6Y55.D6       net (fanout=3)        0.026   power_on_delay_inst/cnt2[15]
    SLICE_X6Y55.CLK      Tah         (-Th)    -0.237   power_on_delay_inst/cnt2[15]
                                                       power_on_delay_inst/cnt2[15]_rt
                                                       power_on_delay_inst/Mcount_cnt2_xor<15>
                                                       power_on_delay_inst/cnt2_15
    -------------------------------------------------  ---------------------------
    Total                                      0.463ns (0.437ns logic, 0.026ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               power_on_delay_inst/cnt2_9 (FF)
  Destination:          power_on_delay_inst/cnt2_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.511ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: power_on_delay_inst/cnt2_9 to power_on_delay_inst/cnt2_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y54.BQ       Tcko                  0.200   power_on_delay_inst/cnt2[11]
                                                       power_on_delay_inst/cnt2_9
    SLICE_X6Y54.B5       net (fanout=2)        0.077   power_on_delay_inst/cnt2[9]
    SLICE_X6Y54.CLK      Tah         (-Th)    -0.234   power_on_delay_inst/cnt2[11]
                                                       power_on_delay_inst/cnt2[9]_rt
                                                       power_on_delay_inst/Mcount_cnt2_cy<11>
                                                       power_on_delay_inst/cnt2_9
    -------------------------------------------------  ---------------------------
    Total                                      0.511ns (0.434ns logic, 0.077ns route)
                                                       (84.9% logic, 15.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.511ns (requirement - (clock path skew + uncertainty - data path))
  Source:               power_on_delay_inst/cnt2_5 (FF)
  Destination:          power_on_delay_inst/cnt2_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.511ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: power_on_delay_inst/cnt2_5 to power_on_delay_inst/cnt2_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y53.BQ       Tcko                  0.200   power_on_delay_inst/cnt2[7]
                                                       power_on_delay_inst/cnt2_5
    SLICE_X6Y53.B5       net (fanout=2)        0.077   power_on_delay_inst/cnt2[5]
    SLICE_X6Y53.CLK      Tah         (-Th)    -0.234   power_on_delay_inst/cnt2[7]
                                                       power_on_delay_inst/cnt2[5]_rt
                                                       power_on_delay_inst/Mcount_cnt2_cy<7>
                                                       power_on_delay_inst/cnt2_5
    -------------------------------------------------  ---------------------------
    Total                                      0.511ns (0.434ns logic, 0.077ns route)
                                                       (84.9% logic, 15.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.512ns (requirement - (clock path skew + uncertainty - data path))
  Source:               power_on_delay_inst/cnt2_1 (FF)
  Destination:          power_on_delay_inst/cnt2_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.512ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: power_on_delay_inst/cnt2_1 to power_on_delay_inst/cnt2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y52.BQ       Tcko                  0.200   power_on_delay_inst/cnt2[3]
                                                       power_on_delay_inst/cnt2_1
    SLICE_X6Y52.B5       net (fanout=2)        0.078   power_on_delay_inst/cnt2[1]
    SLICE_X6Y52.CLK      Tah         (-Th)    -0.234   power_on_delay_inst/cnt2[3]
                                                       power_on_delay_inst/cnt2[1]_rt
                                                       power_on_delay_inst/Mcount_cnt2_cy<3>
                                                       power_on_delay_inst/cnt2_1
    -------------------------------------------------  ---------------------------
    Total                                      0.512ns (0.434ns logic, 0.078ns route)
                                                       (84.8% logic, 15.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               power_on_delay_inst/cnt2_13 (FF)
  Destination:          power_on_delay_inst/cnt2_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: power_on_delay_inst/cnt2_13 to power_on_delay_inst/cnt2_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.BQ       Tcko                  0.200   power_on_delay_inst/cnt2[15]
                                                       power_on_delay_inst/cnt2_13
    SLICE_X6Y55.B5       net (fanout=2)        0.079   power_on_delay_inst/cnt2[13]
    SLICE_X6Y55.CLK      Tah         (-Th)    -0.234   power_on_delay_inst/cnt2[15]
                                                       power_on_delay_inst/cnt2[13]_rt
                                                       power_on_delay_inst/Mcount_cnt2_xor<15>
                                                       power_on_delay_inst/cnt2_13
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (0.434ns logic, 0.079ns route)
                                                       (84.6% logic, 15.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.522ns (requirement - (clock path skew + uncertainty - data path))
  Source:               power_on_delay_inst/cnt3_19 (FF)
  Destination:          power_on_delay_inst/cnt3_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.522ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: power_on_delay_inst/cnt3_19 to power_on_delay_inst/cnt3_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y33.DQ      Tcko                  0.234   power_on_delay_inst/cnt3[19]
                                                       power_on_delay_inst/cnt3_19
    SLICE_X20Y33.D6      net (fanout=2)        0.024   power_on_delay_inst/cnt3[19]
    SLICE_X20Y33.CLK     Tah         (-Th)    -0.264   power_on_delay_inst/cnt3[19]
                                                       power_on_delay_inst/cnt3[19]_rt
                                                       power_on_delay_inst/Mcount_cnt3_xor<19>
                                                       power_on_delay_inst/cnt3_19
    -------------------------------------------------  ---------------------------
    Total                                      0.522ns (0.498ns logic, 0.024ns route)
                                                       (95.4% logic, 4.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.531ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reg_config_inst/clock_20k_cnt_15 (FF)
  Destination:          reg_config_inst/clock_20k_cnt_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.531ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: reg_config_inst/clock_20k_cnt_15 to reg_config_inst/clock_20k_cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y60.DQ      Tcko                  0.234   reg_config_inst/clock_20k_cnt[15]
                                                       reg_config_inst/clock_20k_cnt_15
    SLICE_X16Y60.D6      net (fanout=3)        0.033   reg_config_inst/clock_20k_cnt[15]
    SLICE_X16Y60.CLK     Tah         (-Th)    -0.264   reg_config_inst/clock_20k_cnt[15]
                                                       reg_config_inst/Mcount_clock_20k_cnt_lut<15>
                                                       reg_config_inst/Mcount_clock_20k_cnt_xor<15>
                                                       reg_config_inst/clock_20k_cnt_15
    -------------------------------------------------  ---------------------------
    Total                                      0.531ns (0.498ns logic, 0.033ns route)
                                                       (93.8% logic, 6.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.533ns (requirement - (clock path skew + uncertainty - data path))
  Source:               power_on_delay_inst/cnt2_6 (FF)
  Destination:          power_on_delay_inst/cnt2_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.533ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: power_on_delay_inst/cnt2_6 to power_on_delay_inst/cnt2_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y53.CQ       Tcko                  0.200   power_on_delay_inst/cnt2[7]
                                                       power_on_delay_inst/cnt2_6
    SLICE_X6Y53.C5       net (fanout=2)        0.067   power_on_delay_inst/cnt2[6]
    SLICE_X6Y53.CLK      Tah         (-Th)    -0.266   power_on_delay_inst/cnt2[7]
                                                       power_on_delay_inst/cnt2[6]_rt
                                                       power_on_delay_inst/Mcount_cnt2_cy<7>
                                                       power_on_delay_inst/cnt2_6
    -------------------------------------------------  ---------------------------
    Total                                      0.533ns (0.466ns logic, 0.067ns route)
                                                       (87.4% logic, 12.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.533ns (requirement - (clock path skew + uncertainty - data path))
  Source:               power_on_delay_inst/cnt2_2 (FF)
  Destination:          power_on_delay_inst/cnt2_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.533ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: power_on_delay_inst/cnt2_2 to power_on_delay_inst/cnt2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y52.CQ       Tcko                  0.200   power_on_delay_inst/cnt2[3]
                                                       power_on_delay_inst/cnt2_2
    SLICE_X6Y52.C5       net (fanout=2)        0.067   power_on_delay_inst/cnt2[2]
    SLICE_X6Y52.CLK      Tah         (-Th)    -0.266   power_on_delay_inst/cnt2[3]
                                                       power_on_delay_inst/cnt2[2]_rt
                                                       power_on_delay_inst/Mcount_cnt2_cy<3>
                                                       power_on_delay_inst/cnt2_2
    -------------------------------------------------  ---------------------------
    Total                                      0.533ns (0.466ns logic, 0.067ns route)
                                                       (87.4% logic, 12.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.533ns (requirement - (clock path skew + uncertainty - data path))
  Source:               power_on_delay_inst/cnt2_10 (FF)
  Destination:          power_on_delay_inst/cnt2_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.533ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: power_on_delay_inst/cnt2_10 to power_on_delay_inst/cnt2_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y54.CQ       Tcko                  0.200   power_on_delay_inst/cnt2[11]
                                                       power_on_delay_inst/cnt2_10
    SLICE_X6Y54.C5       net (fanout=2)        0.067   power_on_delay_inst/cnt2[10]
    SLICE_X6Y54.CLK      Tah         (-Th)    -0.266   power_on_delay_inst/cnt2[11]
                                                       power_on_delay_inst/cnt2[10]_rt
                                                       power_on_delay_inst/Mcount_cnt2_cy<11>
                                                       power_on_delay_inst/cnt2_10
    -------------------------------------------------  ---------------------------
    Total                                      0.533ns (0.466ns logic, 0.067ns route)
                                                       (87.4% logic, 12.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.535ns (requirement - (clock path skew + uncertainty - data path))
  Source:               power_on_delay_inst/cnt2_14 (FF)
  Destination:          power_on_delay_inst/cnt2_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.535ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: power_on_delay_inst/cnt2_14 to power_on_delay_inst/cnt2_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.CQ       Tcko                  0.200   power_on_delay_inst/cnt2[15]
                                                       power_on_delay_inst/cnt2_14
    SLICE_X6Y55.C5       net (fanout=2)        0.069   power_on_delay_inst/cnt2[14]
    SLICE_X6Y55.CLK      Tah         (-Th)    -0.266   power_on_delay_inst/cnt2[15]
                                                       power_on_delay_inst/cnt2[14]_rt
                                                       power_on_delay_inst/Mcount_cnt2_xor<15>
                                                       power_on_delay_inst/cnt2_14
    -------------------------------------------------  ---------------------------
    Total                                      0.535ns (0.466ns logic, 0.069ns route)
                                                       (87.1% logic, 12.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reg_config_inst/clock_20k_cnt_1 (FF)
  Destination:          reg_config_inst/clock_20k_cnt_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: reg_config_inst/clock_20k_cnt_1 to reg_config_inst/clock_20k_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y57.BQ      Tcko                  0.234   reg_config_inst/clock_20k_cnt[3]
                                                       reg_config_inst/clock_20k_cnt_1
    SLICE_X16Y57.B5      net (fanout=2)        0.065   reg_config_inst/clock_20k_cnt[1]
    SLICE_X16Y57.CLK     Tah         (-Th)    -0.237   reg_config_inst/clock_20k_cnt[3]
                                                       reg_config_inst/Mcount_clock_20k_cnt_lut<1>
                                                       reg_config_inst/Mcount_clock_20k_cnt_cy<3>
                                                       reg_config_inst/clock_20k_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      0.536ns (0.471ns logic, 0.065ns route)
                                                       (87.9% logic, 12.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               power_on_delay_inst/cnt3_13 (FF)
  Destination:          power_on_delay_inst/cnt3_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: power_on_delay_inst/cnt3_13 to power_on_delay_inst/cnt3_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y32.BQ      Tcko                  0.234   power_on_delay_inst/cnt3[15]
                                                       power_on_delay_inst/cnt3_13
    SLICE_X20Y32.B5      net (fanout=2)        0.065   power_on_delay_inst/cnt3[13]
    SLICE_X20Y32.CLK     Tah         (-Th)    -0.237   power_on_delay_inst/cnt3[15]
                                                       power_on_delay_inst/cnt3[13]_rt
                                                       power_on_delay_inst/Mcount_cnt3_cy<15>
                                                       power_on_delay_inst/cnt3_13
    -------------------------------------------------  ---------------------------
    Total                                      0.536ns (0.471ns logic, 0.065ns route)
                                                       (87.9% logic, 12.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               power_on_delay_inst/cnt3_17 (FF)
  Destination:          power_on_delay_inst/cnt3_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: power_on_delay_inst/cnt3_17 to power_on_delay_inst/cnt3_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y33.BQ      Tcko                  0.234   power_on_delay_inst/cnt3[19]
                                                       power_on_delay_inst/cnt3_17
    SLICE_X20Y33.B5      net (fanout=2)        0.065   power_on_delay_inst/cnt3[17]
    SLICE_X20Y33.CLK     Tah         (-Th)    -0.237   power_on_delay_inst/cnt3[19]
                                                       power_on_delay_inst/cnt3[17]_rt
                                                       power_on_delay_inst/Mcount_cnt3_xor<19>
                                                       power_on_delay_inst/cnt3_17
    -------------------------------------------------  ---------------------------
    Total                                      0.536ns (0.471ns logic, 0.065ns route)
                                                       (87.9% logic, 12.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reg_config_inst/clock_20k_cnt_9 (FF)
  Destination:          reg_config_inst/clock_20k_cnt_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: reg_config_inst/clock_20k_cnt_9 to reg_config_inst/clock_20k_cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y59.BQ      Tcko                  0.234   reg_config_inst/clock_20k_cnt[11]
                                                       reg_config_inst/clock_20k_cnt_9
    SLICE_X16Y59.B5      net (fanout=2)        0.065   reg_config_inst/clock_20k_cnt[9]
    SLICE_X16Y59.CLK     Tah         (-Th)    -0.237   reg_config_inst/clock_20k_cnt[11]
                                                       reg_config_inst/Mcount_clock_20k_cnt_lut<9>
                                                       reg_config_inst/Mcount_clock_20k_cnt_cy<11>
                                                       reg_config_inst/clock_20k_cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      0.536ns (0.471ns logic, 0.065ns route)
                                                       (87.9% logic, 12.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.536ns (requirement - (clock path skew + uncertainty - data path))
  Source:               power_on_delay_inst/cnt3_1 (FF)
  Destination:          power_on_delay_inst/cnt3_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.536ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: power_on_delay_inst/cnt3_1 to power_on_delay_inst/cnt3_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y29.BQ      Tcko                  0.234   power_on_delay_inst/cnt3[3]
                                                       power_on_delay_inst/cnt3_1
    SLICE_X20Y29.B5      net (fanout=2)        0.065   power_on_delay_inst/cnt3[1]
    SLICE_X20Y29.CLK     Tah         (-Th)    -0.237   power_on_delay_inst/cnt3[3]
                                                       power_on_delay_inst/cnt3[1]_rt
                                                       power_on_delay_inst/Mcount_cnt3_cy<3>
                                                       power_on_delay_inst/cnt3_1
    -------------------------------------------------  ---------------------------
    Total                                      0.536ns (0.471ns logic, 0.065ns route)
                                                       (87.9% logic, 12.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reg_config_inst/clock_20k_cnt_5 (FF)
  Destination:          reg_config_inst/clock_20k_cnt_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.537ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: reg_config_inst/clock_20k_cnt_5 to reg_config_inst/clock_20k_cnt_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y58.BQ      Tcko                  0.234   reg_config_inst/clock_20k_cnt[7]
                                                       reg_config_inst/clock_20k_cnt_5
    SLICE_X16Y58.B5      net (fanout=2)        0.066   reg_config_inst/clock_20k_cnt[5]
    SLICE_X16Y58.CLK     Tah         (-Th)    -0.237   reg_config_inst/clock_20k_cnt[7]
                                                       reg_config_inst/Mcount_clock_20k_cnt_lut<5>
                                                       reg_config_inst/Mcount_clock_20k_cnt_cy<7>
                                                       reg_config_inst/clock_20k_cnt_5
    -------------------------------------------------  ---------------------------
    Total                                      0.537ns (0.471ns logic, 0.066ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               power_on_delay_inst/cnt3_9 (FF)
  Destination:          power_on_delay_inst/cnt3_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.537ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: power_on_delay_inst/cnt3_9 to power_on_delay_inst/cnt3_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.BQ      Tcko                  0.234   power_on_delay_inst/cnt3[11]
                                                       power_on_delay_inst/cnt3_9
    SLICE_X20Y31.B5      net (fanout=2)        0.066   power_on_delay_inst/cnt3[9]
    SLICE_X20Y31.CLK     Tah         (-Th)    -0.237   power_on_delay_inst/cnt3[11]
                                                       power_on_delay_inst/cnt3[9]_rt
                                                       power_on_delay_inst/Mcount_cnt3_cy<11>
                                                       power_on_delay_inst/cnt3_9
    -------------------------------------------------  ---------------------------
    Total                                      0.537ns (0.471ns logic, 0.066ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.537ns (requirement - (clock path skew + uncertainty - data path))
  Source:               power_on_delay_inst/cnt3_5 (FF)
  Destination:          power_on_delay_inst/cnt3_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.537ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: power_on_delay_inst/cnt3_5 to power_on_delay_inst/cnt3_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y30.BQ      Tcko                  0.234   power_on_delay_inst/cnt3[7]
                                                       power_on_delay_inst/cnt3_5
    SLICE_X20Y30.B5      net (fanout=2)        0.066   power_on_delay_inst/cnt3[5]
    SLICE_X20Y30.CLK     Tah         (-Th)    -0.237   power_on_delay_inst/cnt3[7]
                                                       power_on_delay_inst/cnt3[5]_rt
                                                       power_on_delay_inst/Mcount_cnt3_cy<7>
                                                       power_on_delay_inst/cnt3_5
    -------------------------------------------------  ---------------------------
    Total                                      0.537ns (0.471ns logic, 0.066ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.540ns (requirement - (clock path skew + uncertainty - data path))
  Source:               power_on_delay_inst/cnt2_6 (FF)
  Destination:          power_on_delay_inst/cnt2_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.540ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: power_on_delay_inst/cnt2_6 to power_on_delay_inst/cnt2_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y53.CQ       Tcko                  0.200   power_on_delay_inst/cnt2[7]
                                                       power_on_delay_inst/cnt2_6
    SLICE_X6Y53.C5       net (fanout=2)        0.067   power_on_delay_inst/cnt2[6]
    SLICE_X6Y53.CLK      Tah         (-Th)    -0.273   power_on_delay_inst/cnt2[7]
                                                       power_on_delay_inst/cnt2[6]_rt
                                                       power_on_delay_inst/Mcount_cnt2_cy<7>
                                                       power_on_delay_inst/cnt2_7
    -------------------------------------------------  ---------------------------
    Total                                      0.540ns (0.473ns logic, 0.067ns route)
                                                       (87.6% logic, 12.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.540ns (requirement - (clock path skew + uncertainty - data path))
  Source:               power_on_delay_inst/cnt2_2 (FF)
  Destination:          power_on_delay_inst/cnt2_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.540ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: power_on_delay_inst/cnt2_2 to power_on_delay_inst/cnt2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y52.CQ       Tcko                  0.200   power_on_delay_inst/cnt2[3]
                                                       power_on_delay_inst/cnt2_2
    SLICE_X6Y52.C5       net (fanout=2)        0.067   power_on_delay_inst/cnt2[2]
    SLICE_X6Y52.CLK      Tah         (-Th)    -0.273   power_on_delay_inst/cnt2[3]
                                                       power_on_delay_inst/cnt2[2]_rt
                                                       power_on_delay_inst/Mcount_cnt2_cy<3>
                                                       power_on_delay_inst/cnt2_3
    -------------------------------------------------  ---------------------------
    Total                                      0.540ns (0.473ns logic, 0.067ns route)
                                                       (87.6% logic, 12.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.540ns (requirement - (clock path skew + uncertainty - data path))
  Source:               power_on_delay_inst/cnt2_10 (FF)
  Destination:          power_on_delay_inst/cnt2_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.540ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: power_on_delay_inst/cnt2_10 to power_on_delay_inst/cnt2_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y54.CQ       Tcko                  0.200   power_on_delay_inst/cnt2[11]
                                                       power_on_delay_inst/cnt2_10
    SLICE_X6Y54.C5       net (fanout=2)        0.067   power_on_delay_inst/cnt2[10]
    SLICE_X6Y54.CLK      Tah         (-Th)    -0.273   power_on_delay_inst/cnt2[11]
                                                       power_on_delay_inst/cnt2[10]_rt
                                                       power_on_delay_inst/Mcount_cnt2_cy<11>
                                                       power_on_delay_inst/cnt2_11
    -------------------------------------------------  ---------------------------
    Total                                      0.540ns (0.473ns logic, 0.067ns route)
                                                       (87.6% logic, 12.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.542ns (requirement - (clock path skew + uncertainty - data path))
  Source:               power_on_delay_inst/cnt2_14 (FF)
  Destination:          power_on_delay_inst/cnt2_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.542ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: power_on_delay_inst/cnt2_14 to power_on_delay_inst/cnt2_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y55.CQ       Tcko                  0.200   power_on_delay_inst/cnt2[15]
                                                       power_on_delay_inst/cnt2_14
    SLICE_X6Y55.C5       net (fanout=2)        0.069   power_on_delay_inst/cnt2[14]
    SLICE_X6Y55.CLK      Tah         (-Th)    -0.273   power_on_delay_inst/cnt2[15]
                                                       power_on_delay_inst/cnt2[14]_rt
                                                       power_on_delay_inst/Mcount_cnt2_xor<15>
                                                       power_on_delay_inst/cnt2_15
    -------------------------------------------------  ---------------------------
    Total                                      0.542ns (0.473ns logic, 0.069ns route)
                                                       (87.3% logic, 12.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.545ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reg_config_inst/clock_20k_cnt_13 (FF)
  Destination:          reg_config_inst/clock_20k_cnt_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.545ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: reg_config_inst/clock_20k_cnt_13 to reg_config_inst/clock_20k_cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y60.BQ      Tcko                  0.234   reg_config_inst/clock_20k_cnt[15]
                                                       reg_config_inst/clock_20k_cnt_13
    SLICE_X16Y60.B5      net (fanout=3)        0.074   reg_config_inst/clock_20k_cnt[13]
    SLICE_X16Y60.CLK     Tah         (-Th)    -0.237   reg_config_inst/clock_20k_cnt[15]
                                                       reg_config_inst/Mcount_clock_20k_cnt_lut<13>
                                                       reg_config_inst/Mcount_clock_20k_cnt_xor<15>
                                                       reg_config_inst/clock_20k_cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      0.545ns (0.471ns logic, 0.074ns route)
                                                       (86.4% logic, 13.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.574ns (requirement - (clock path skew + uncertainty - data path))
  Source:               power_on_delay_inst/cnt3_14 (FF)
  Destination:          power_on_delay_inst/cnt3_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.574ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: power_on_delay_inst/cnt3_14 to power_on_delay_inst/cnt3_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y32.CQ      Tcko                  0.234   power_on_delay_inst/cnt3[15]
                                                       power_on_delay_inst/cnt3_14
    SLICE_X20Y32.C5      net (fanout=2)        0.065   power_on_delay_inst/cnt3[14]
    SLICE_X20Y32.CLK     Tah         (-Th)    -0.275   power_on_delay_inst/cnt3[15]
                                                       power_on_delay_inst/cnt3[14]_rt
                                                       power_on_delay_inst/Mcount_cnt3_cy<15>
                                                       power_on_delay_inst/cnt3_14
    -------------------------------------------------  ---------------------------
    Total                                      0.574ns (0.509ns logic, 0.065ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.574ns (requirement - (clock path skew + uncertainty - data path))
  Source:               power_on_delay_inst/cnt3_6 (FF)
  Destination:          power_on_delay_inst/cnt3_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.574ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: power_on_delay_inst/cnt3_6 to power_on_delay_inst/cnt3_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y30.CQ      Tcko                  0.234   power_on_delay_inst/cnt3[7]
                                                       power_on_delay_inst/cnt3_6
    SLICE_X20Y30.C5      net (fanout=2)        0.065   power_on_delay_inst/cnt3[6]
    SLICE_X20Y30.CLK     Tah         (-Th)    -0.275   power_on_delay_inst/cnt3[7]
                                                       power_on_delay_inst/cnt3[6]_rt
                                                       power_on_delay_inst/Mcount_cnt3_cy<7>
                                                       power_on_delay_inst/cnt3_6
    -------------------------------------------------  ---------------------------
    Total                                      0.574ns (0.509ns logic, 0.065ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.574ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reg_config_inst/clock_20k_cnt_2 (FF)
  Destination:          reg_config_inst/clock_20k_cnt_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.574ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: reg_config_inst/clock_20k_cnt_2 to reg_config_inst/clock_20k_cnt_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y57.CQ      Tcko                  0.234   reg_config_inst/clock_20k_cnt[3]
                                                       reg_config_inst/clock_20k_cnt_2
    SLICE_X16Y57.C5      net (fanout=2)        0.065   reg_config_inst/clock_20k_cnt[2]
    SLICE_X16Y57.CLK     Tah         (-Th)    -0.275   reg_config_inst/clock_20k_cnt[3]
                                                       reg_config_inst/Mcount_clock_20k_cnt_lut<2>
                                                       reg_config_inst/Mcount_clock_20k_cnt_cy<3>
                                                       reg_config_inst/clock_20k_cnt_2
    -------------------------------------------------  ---------------------------
    Total                                      0.574ns (0.509ns logic, 0.065ns route)
                                                       (88.7% logic, 11.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.575ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reg_config_inst/clock_20k_cnt_6 (FF)
  Destination:          reg_config_inst/clock_20k_cnt_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.575ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: reg_config_inst/clock_20k_cnt_6 to reg_config_inst/clock_20k_cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y58.CQ      Tcko                  0.234   reg_config_inst/clock_20k_cnt[7]
                                                       reg_config_inst/clock_20k_cnt_6
    SLICE_X16Y58.C5      net (fanout=2)        0.066   reg_config_inst/clock_20k_cnt[6]
    SLICE_X16Y58.CLK     Tah         (-Th)    -0.275   reg_config_inst/clock_20k_cnt[7]
                                                       reg_config_inst/Mcount_clock_20k_cnt_lut<6>
                                                       reg_config_inst/Mcount_clock_20k_cnt_cy<7>
                                                       reg_config_inst/clock_20k_cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      0.575ns (0.509ns logic, 0.066ns route)
                                                       (88.5% logic, 11.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.575ns (requirement - (clock path skew + uncertainty - data path))
  Source:               power_on_delay_inst/cnt3_10 (FF)
  Destination:          power_on_delay_inst/cnt3_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.575ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_camera rising at 0.000ns
  Destination Clock:    clk_camera rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: power_on_delay_inst/cnt3_10 to power_on_delay_inst/cnt3_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y31.CQ      Tcko                  0.234   power_on_delay_inst/cnt3[11]
                                                       power_on_delay_inst/cnt3_10
    SLICE_X20Y31.C5      net (fanout=2)        0.066   power_on_delay_inst/cnt3[10]
    SLICE_X20Y31.CLK     Tah         (-Th)    -0.275   power_on_delay_inst/cnt3[11]
                                                       power_on_delay_inst/cnt3[10]_rt
                                                       power_on_delay_inst/Mcount_cnt3_cy<11>
                                                       power_on_delay_inst/cnt3_10
    -------------------------------------------------  ---------------------------
    Total                                      0.575ns (0.509ns logic, 0.066ns route)
                                                       (88.5% logic, 11.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_system_ctrl_u_sdram_pll_clkout0 = PERIOD TIMEGRP
        "u_system_ctrl_u_sdram_pll_clkout0" TS_sys_clk_pin * 0.48 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 39.000ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: u_system_ctrl/u_sdram_pll/clkout1_buf/I0
  Logical resource: u_system_ctrl/u_sdram_pll/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y8.I0
  Clock network: u_system_ctrl/u_sdram_pll/clkout0
--------------------------------------------------------------------------------
Slack: 39.417ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 2.249ns (444.642MHz) (Tockper)
  Physical resource: power_on_delay_inst/camera_pwnd_reg_1/CLK0
  Logical resource: power_on_delay_inst/camera_pwnd_reg_1/CK0
  Location pin: OLOGIC_X12Y50.CLK0
  Clock network: clk_camera
--------------------------------------------------------------------------------
Slack: 41.186ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: power_on_delay_inst/cnt3[3]/CLK
  Logical resource: power_on_delay_inst/cnt3_0/CK
  Location pin: SLICE_X20Y29.CLK
  Clock network: clk_camera
--------------------------------------------------------------------------------
Slack: 41.186ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: power_on_delay_inst/cnt3[3]/CLK
  Logical resource: power_on_delay_inst/cnt3_1/CK
  Location pin: SLICE_X20Y29.CLK
  Clock network: clk_camera
--------------------------------------------------------------------------------
Slack: 41.186ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: power_on_delay_inst/cnt3[3]/CLK
  Logical resource: power_on_delay_inst/cnt3_2/CK
  Location pin: SLICE_X20Y29.CLK
  Clock network: clk_camera
--------------------------------------------------------------------------------
Slack: 41.186ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: power_on_delay_inst/cnt3[3]/CLK
  Logical resource: power_on_delay_inst/cnt3_3/CK
  Location pin: SLICE_X20Y29.CLK
  Clock network: clk_camera
--------------------------------------------------------------------------------
Slack: 41.186ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: power_on_delay_inst/cnt3[7]/CLK
  Logical resource: power_on_delay_inst/cnt3_4/CK
  Location pin: SLICE_X20Y30.CLK
  Clock network: clk_camera
--------------------------------------------------------------------------------
Slack: 41.186ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: power_on_delay_inst/cnt3[7]/CLK
  Logical resource: power_on_delay_inst/cnt3_5/CK
  Location pin: SLICE_X20Y30.CLK
  Clock network: clk_camera
--------------------------------------------------------------------------------
Slack: 41.186ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: power_on_delay_inst/cnt3[7]/CLK
  Logical resource: power_on_delay_inst/cnt3_6/CK
  Location pin: SLICE_X20Y30.CLK
  Clock network: clk_camera
--------------------------------------------------------------------------------
Slack: 41.186ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: power_on_delay_inst/cnt3[7]/CLK
  Logical resource: power_on_delay_inst/cnt3_7/CK
  Location pin: SLICE_X20Y30.CLK
  Clock network: clk_camera
--------------------------------------------------------------------------------
Slack: 41.186ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: power_on_delay_inst/cnt3[11]/CLK
  Logical resource: power_on_delay_inst/cnt3_8/CK
  Location pin: SLICE_X20Y31.CLK
  Clock network: clk_camera
--------------------------------------------------------------------------------
Slack: 41.186ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: power_on_delay_inst/cnt3[11]/CLK
  Logical resource: power_on_delay_inst/cnt3_9/CK
  Location pin: SLICE_X20Y31.CLK
  Clock network: clk_camera
--------------------------------------------------------------------------------
Slack: 41.186ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: power_on_delay_inst/cnt3[11]/CLK
  Logical resource: power_on_delay_inst/cnt3_10/CK
  Location pin: SLICE_X20Y31.CLK
  Clock network: clk_camera
--------------------------------------------------------------------------------
Slack: 41.186ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: power_on_delay_inst/cnt3[11]/CLK
  Logical resource: power_on_delay_inst/cnt3_11/CK
  Location pin: SLICE_X20Y31.CLK
  Clock network: clk_camera
--------------------------------------------------------------------------------
Slack: 41.186ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: power_on_delay_inst/cnt3[15]/CLK
  Logical resource: power_on_delay_inst/cnt3_12/CK
  Location pin: SLICE_X20Y32.CLK
  Clock network: clk_camera
--------------------------------------------------------------------------------
Slack: 41.186ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: power_on_delay_inst/cnt3[15]/CLK
  Logical resource: power_on_delay_inst/cnt3_13/CK
  Location pin: SLICE_X20Y32.CLK
  Clock network: clk_camera
--------------------------------------------------------------------------------
Slack: 41.186ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: power_on_delay_inst/cnt3[15]/CLK
  Logical resource: power_on_delay_inst/cnt3_14/CK
  Location pin: SLICE_X20Y32.CLK
  Clock network: clk_camera
--------------------------------------------------------------------------------
Slack: 41.186ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: power_on_delay_inst/cnt3[15]/CLK
  Logical resource: power_on_delay_inst/cnt3_15/CK
  Location pin: SLICE_X20Y32.CLK
  Clock network: clk_camera
--------------------------------------------------------------------------------
Slack: 41.186ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: power_on_delay_inst/cnt3[19]/CLK
  Logical resource: power_on_delay_inst/cnt3_16/CK
  Location pin: SLICE_X20Y33.CLK
  Clock network: clk_camera
--------------------------------------------------------------------------------
Slack: 41.186ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: power_on_delay_inst/cnt3[19]/CLK
  Logical resource: power_on_delay_inst/cnt3_17/CK
  Location pin: SLICE_X20Y33.CLK
  Clock network: clk_camera
--------------------------------------------------------------------------------
Slack: 41.186ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: power_on_delay_inst/cnt3[19]/CLK
  Logical resource: power_on_delay_inst/cnt3_18/CK
  Location pin: SLICE_X20Y33.CLK
  Clock network: clk_camera
--------------------------------------------------------------------------------
Slack: 41.186ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: power_on_delay_inst/cnt3[19]/CLK
  Logical resource: power_on_delay_inst/cnt3_19/CK
  Location pin: SLICE_X20Y33.CLK
  Clock network: clk_camera
--------------------------------------------------------------------------------
Slack: 41.186ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reg_config_inst/clock_20k_cnt[3]/CLK
  Logical resource: reg_config_inst/clock_20k_cnt_0/CK
  Location pin: SLICE_X16Y57.CLK
  Clock network: clk_camera
--------------------------------------------------------------------------------
Slack: 41.186ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.666ns
  High pulse: 20.833ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: reg_config_inst/clock_20k_cnt[3]/SR
  Logical resource: reg_config_inst/clock_20k_cnt_0/SR
  Location pin: SLICE_X16Y57.SR
  Clock network: power_on_delay_inst/camera_rstn_reg_inv
--------------------------------------------------------------------------------
Slack: 41.186ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reg_config_inst/clock_20k_cnt[3]/CLK
  Logical resource: reg_config_inst/clock_20k_cnt_1/CK
  Location pin: SLICE_X16Y57.CLK
  Clock network: clk_camera
--------------------------------------------------------------------------------
Slack: 41.186ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.666ns
  High pulse: 20.833ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: reg_config_inst/clock_20k_cnt[3]/SR
  Logical resource: reg_config_inst/clock_20k_cnt_1/SR
  Location pin: SLICE_X16Y57.SR
  Clock network: power_on_delay_inst/camera_rstn_reg_inv
--------------------------------------------------------------------------------
Slack: 41.186ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reg_config_inst/clock_20k_cnt[3]/CLK
  Logical resource: reg_config_inst/clock_20k_cnt_2/CK
  Location pin: SLICE_X16Y57.CLK
  Clock network: clk_camera
--------------------------------------------------------------------------------
Slack: 41.186ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.666ns
  High pulse: 20.833ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: reg_config_inst/clock_20k_cnt[3]/SR
  Logical resource: reg_config_inst/clock_20k_cnt_2/SR
  Location pin: SLICE_X16Y57.SR
  Clock network: power_on_delay_inst/camera_rstn_reg_inv
--------------------------------------------------------------------------------
Slack: 41.186ns (period - min period limit)
  Period: 41.666ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reg_config_inst/clock_20k_cnt[3]/CLK
  Logical resource: reg_config_inst/clock_20k_cnt_3/CK
  Location pin: SLICE_X16Y57.CLK
  Clock network: clk_camera
--------------------------------------------------------------------------------
Slack: 41.186ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.666ns
  High pulse: 20.833ns
  High pulse limit: 0.240ns (Trpw)
  Physical resource: reg_config_inst/clock_20k_cnt[3]/SR
  Logical resource: reg_config_inst/clock_20k_cnt_3/SR
  Location pin: SLICE_X16Y57.SR
  Clock network: power_on_delay_inst/camera_rstn_reg_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_system_ctrl_u_sdram_pll_clkout1 = PERIOD TIMEGRP        
 "u_system_ctrl_u_sdram_pll_clkout1" TS_sys_clk_pin * 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 13731 paths analyzed, 2668 endpoints analyzed, 15 failing endpoints
 15 timing errors detected. (15 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 33930.000ns.
--------------------------------------------------------------------------------
Slack (setup path):     -3.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_3 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r (FF)
  Requirement:          0.001ns
  Data Path Delay:      2.449ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.644ns (1.384 - 2.028)
  Source Clock:         clk_vga rising at 461964.999ns
  Destination Clock:    clk_ref falling at 461965.000ns
  Clock Uncertainty:    0.300ns

  Clock Uncertainty:          0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_3 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y51.DQ      Tcko                  0.525   u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt[3]
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_3
    SLICE_X17Y51.D1      net (fanout=3)        0.749   u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt[3]
    SLICE_X17Y51.D       Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/lcd_vs1_SW0
    SLICE_X17Y51.B2      net (fanout=1)        0.543   N76
    SLICE_X17Y51.CLK     Tas                   0.373   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/lcd_vs1
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
    -------------------------------------------------  ---------------------------
    Total                                      2.449ns (1.157ns logic, 1.292ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -3.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_1 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r (FF)
  Requirement:          0.001ns
  Data Path Delay:      2.239ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.644ns (1.384 - 2.028)
  Source Clock:         clk_vga rising at 461964.999ns
  Destination Clock:    clk_ref falling at 461965.000ns
  Clock Uncertainty:    0.300ns

  Clock Uncertainty:          0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_1 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y51.BQ      Tcko                  0.525   u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt[3]
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_1
    SLICE_X17Y51.D2      net (fanout=2)        0.539   u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt[1]
    SLICE_X17Y51.D       Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/lcd_vs1_SW0
    SLICE_X17Y51.B2      net (fanout=1)        0.543   N76
    SLICE_X17Y51.CLK     Tas                   0.373   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/lcd_vs1
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
    -------------------------------------------------  ---------------------------
    Total                                      2.239ns (1.157ns logic, 1.082ns route)
                                                       (51.7% logic, 48.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_2 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r (FF)
  Requirement:          0.001ns
  Data Path Delay:      1.954ns (Levels of Logic = 2)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.644ns (1.384 - 2.028)
  Source Clock:         clk_vga rising at 461964.999ns
  Destination Clock:    clk_ref falling at 461965.000ns
  Clock Uncertainty:    0.300ns

  Clock Uncertainty:          0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_2 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y51.CQ      Tcko                  0.525   u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt[3]
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_2
    SLICE_X17Y51.D5      net (fanout=3)        0.254   u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt[2]
    SLICE_X17Y51.D       Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/lcd_vs1_SW0
    SLICE_X17Y51.B2      net (fanout=1)        0.543   N76
    SLICE_X17Y51.CLK     Tas                   0.373   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/lcd_vs1
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
    -------------------------------------------------  ---------------------------
    Total                                      1.954ns (1.157ns logic, 0.797ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_7 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r (FF)
  Requirement:          0.001ns
  Data Path Delay:      1.667ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.642ns (1.384 - 2.026)
  Source Clock:         clk_vga rising at 461964.999ns
  Destination Clock:    clk_ref falling at 461965.000ns
  Clock Uncertainty:    0.300ns

  Clock Uncertainty:          0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_7 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y52.DQ      Tcko                  0.525   u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt[7]
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_7
    SLICE_X17Y51.B1      net (fanout=7)        0.769   u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt[7]
    SLICE_X17Y51.CLK     Tas                   0.373   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/lcd_vs1
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
    -------------------------------------------------  ---------------------------
    Total                                      1.667ns (0.898ns logic, 0.769ns route)
                                                       (53.9% logic, 46.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_6 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r (FF)
  Requirement:          0.001ns
  Data Path Delay:      1.498ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.642ns (1.384 - 2.026)
  Source Clock:         clk_vga rising at 461964.999ns
  Destination Clock:    clk_ref falling at 461965.000ns
  Clock Uncertainty:    0.300ns

  Clock Uncertainty:          0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_6 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y52.CQ      Tcko                  0.525   u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt[7]
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_6
    SLICE_X17Y51.B3      net (fanout=7)        0.600   u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt[6]
    SLICE_X17Y51.CLK     Tas                   0.373   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/lcd_vs1
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
    -------------------------------------------------  ---------------------------
    Total                                      1.498ns (0.898ns logic, 0.600ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.421ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_5 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r (FF)
  Requirement:          0.001ns
  Data Path Delay:      1.480ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.642ns (1.384 - 2.026)
  Source Clock:         clk_vga rising at 461964.999ns
  Destination Clock:    clk_ref falling at 461965.000ns
  Clock Uncertainty:    0.300ns

  Clock Uncertainty:          0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_5 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y52.BQ      Tcko                  0.525   u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt[7]
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_5
    SLICE_X17Y51.B4      net (fanout=7)        0.582   u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt[5]
    SLICE_X17Y51.CLK     Tas                   0.373   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/lcd_vs1
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
    -------------------------------------------------  ---------------------------
    Total                                      1.480ns (0.898ns logic, 0.582ns route)
                                                       (60.7% logic, 39.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_4 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r (FF)
  Requirement:          0.001ns
  Data Path Delay:      1.345ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.642ns (1.384 - 2.026)
  Source Clock:         clk_vga rising at 461964.999ns
  Destination Clock:    clk_ref falling at 461965.000ns
  Clock Uncertainty:    0.300ns

  Clock Uncertainty:          0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_4 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y52.AQ      Tcko                  0.525   u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt[7]
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_4
    SLICE_X17Y51.B5      net (fanout=6)        0.447   u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt[4]
    SLICE_X17Y51.CLK     Tas                   0.373   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/lcd_vs1
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
    -------------------------------------------------  ---------------------------
    Total                                      1.345ns (0.898ns logic, 0.447ns route)
                                                       (66.8% logic, 33.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -2.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_8 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r (FF)
  Requirement:          0.001ns
  Data Path Delay:      1.289ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.639ns (1.384 - 2.023)
  Source Clock:         clk_vga rising at 461964.999ns
  Destination Clock:    clk_ref falling at 461965.000ns
  Clock Uncertainty:    0.300ns

  Clock Uncertainty:          0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_8 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y53.AQ      Tcko                  0.525   u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt[8]
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt_8
    SLICE_X17Y51.B6      net (fanout=9)        0.391   u_sdram_vga_top/u_lcd_top/u_lcd_driver/vcnt[8]
    SLICE_X17Y51.CLK     Tas                   0.373   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/lcd_vs1
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/data_valid_r
    -------------------------------------------------  ---------------------------
    Total                                      1.289ns (0.898ns logic, 0.391ns route)
                                                       (69.7% logic, 30.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1 (FF)
  Requirement:          0.834ns
  Data Path Delay:      1.398ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.643ns (1.389 - 2.032)
  Source Clock:         clk_vga falling at 279.166ns
  Destination Clock:    clk_ref rising at 280.000ns
  Clock Uncertainty:    0.300ns

  Clock Uncertainty:          0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y60.AMUX    Tshcko                0.518   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[6]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_1
    SLICE_X22Y60.BX      net (fanout=1)        0.766   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[1]
    SLICE_X22Y60.CLK     Tdick                 0.114   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[3]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      1.398ns (0.632ns logic, 0.766ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5 (FF)
  Requirement:          0.834ns
  Data Path Delay:      1.281ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.643ns (1.389 - 2.032)
  Source Clock:         clk_vga falling at 279.166ns
  Destination Clock:    clk_ref rising at 280.000ns
  Clock Uncertainty:    0.300ns

  Clock Uncertainty:          0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y60.CMUX    Tshcko                0.518   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[6]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_5
    SLICE_X22Y60.B2      net (fanout=1)        0.542   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[5]
    SLICE_X22Y60.CLK     Tas                   0.221   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[3]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[5]_rt
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_5
    -------------------------------------------------  ---------------------------
    Total                                      1.281ns (0.739ns logic, 0.542ns route)
                                                       (57.7% logic, 42.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.296ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4 (FF)
  Requirement:          0.834ns
  Data Path Delay:      1.187ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.643ns (1.389 - 2.032)
  Source Clock:         clk_vga falling at 279.166ns
  Destination Clock:    clk_ref rising at 280.000ns
  Clock Uncertainty:    0.300ns

  Clock Uncertainty:          0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y60.CQ      Tcko                  0.430   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[6]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_4
    SLICE_X22Y60.A1      net (fanout=1)        0.536   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[4]
    SLICE_X22Y60.CLK     Tas                   0.221   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[3]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[4]_rt
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_4
    -------------------------------------------------  ---------------------------
    Total                                      1.187ns (0.651ns logic, 0.536ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0 (FF)
  Requirement:          0.834ns
  Data Path Delay:      1.120ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.643ns (1.389 - 2.032)
  Source Clock:         clk_vga falling at 279.166ns
  Destination Clock:    clk_ref rising at 280.000ns
  Clock Uncertainty:    0.300ns

  Clock Uncertainty:          0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y60.AQ      Tcko                  0.430   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[6]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0
    SLICE_X22Y60.AX      net (fanout=1)        0.576   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[0]
    SLICE_X22Y60.CLK     Tdick                 0.114   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[3]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      1.120ns (0.544ns logic, 0.576ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.195ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6 (FF)
  Requirement:          0.834ns
  Data Path Delay:      1.086ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.643ns (1.389 - 2.032)
  Source Clock:         clk_vga falling at 279.166ns
  Destination Clock:    clk_ref rising at 280.000ns
  Clock Uncertainty:    0.300ns

  Clock Uncertainty:          0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y60.DQ      Tcko                  0.430   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[6]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_6
    SLICE_X22Y60.C5      net (fanout=1)        0.435   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[6]
    SLICE_X22Y60.CLK     Tas                   0.221   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[3]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[6]_rt
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      1.086ns (0.651ns logic, 0.435ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7 (FF)
  Requirement:          0.834ns
  Data Path Delay:      1.020ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.643ns (1.389 - 2.032)
  Source Clock:         clk_vga falling at 279.166ns
  Destination Clock:    clk_ref rising at 280.000ns
  Clock Uncertainty:    0.300ns

  Clock Uncertainty:          0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y60.DMUX    Tshcko                0.518   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[6]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_7
    SLICE_X22Y60.D4      net (fanout=1)        0.281   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[7]
    SLICE_X22Y60.CLK     Tas                   0.221   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[3]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[7]_rt
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_7
    -------------------------------------------------  ---------------------------
    Total                                      1.020ns (0.739ns logic, 0.281ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.116ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2 (FF)
  Requirement:          0.834ns
  Data Path Delay:      1.007ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.643ns (1.389 - 2.032)
  Source Clock:         clk_vga falling at 279.166ns
  Destination Clock:    clk_ref rising at 280.000ns
  Clock Uncertainty:    0.300ns

  Clock Uncertainty:          0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y60.BQ      Tcko                  0.430   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[6]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_2
    SLICE_X22Y60.CX      net (fanout=1)        0.463   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[2]
    SLICE_X22Y60.CLK     Tdick                 0.114   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[3]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      1.007ns (0.544ns logic, 0.463ns route)
                                                       (54.0% logic, 46.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -1.106ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8 (FF)
  Requirement:          0.834ns
  Data Path Delay:      0.993ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.647ns (1.390 - 2.037)
  Source Clock:         clk_vga falling at 279.166ns
  Destination Clock:    clk_ref rising at 280.000ns
  Clock Uncertainty:    0.300ns

  Clock Uncertainty:          0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y49.AQ      Tcko                  0.430   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[8]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_8
    SLICE_X21Y50.AX      net (fanout=1)        0.449   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[8]
    SLICE_X21Y50.CLK     Tdick                 0.114   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[8]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.993ns (0.544ns logic, 0.449ns route)
                                                       (54.8% logic, 45.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3 (FF)
  Requirement:          0.834ns
  Data Path Delay:      0.885ns (Levels of Logic = 0)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.643ns (1.389 - 2.032)
  Source Clock:         clk_vga falling at 279.166ns
  Destination Clock:    clk_ref rising at 280.000ns
  Clock Uncertainty:    0.300ns

  Clock Uncertainty:          0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y60.BMUX    Tshcko                0.518   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[6]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_3
    SLICE_X22Y60.DX      net (fanout=1)        0.253   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D[3]
    SLICE_X22Y60.CLK     Tdick                 0.114   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D[3]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      0.885ns (0.632ns logic, 0.253ns route)
                                                       (71.4% logic, 28.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_7 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.254ns (Levels of Logic = 4)
  Clock Path Skew:      0.021ns (0.791 - 0.770)
  Source Clock:         clk_ref rising at 0.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_7 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y57.DQ      Tcko                  0.476   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r[7]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_7
    SLICE_X17Y56.C4      net (fanout=4)        0.780   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r[7]
    SLICE_X17Y56.CMUX    Tilo                  0.337   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/GND_41_o_GND_41_o_equal_33_o
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In31
    SLICE_X17Y56.A6      net (fanout=7)        0.691   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In3
    SLICE_X17Y56.A       Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/GND_41_o_GND_41_o_equal_33_o
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n1211
    SLICE_X17Y36.A6      net (fanout=2)        1.782   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n121
    SLICE_X17Y36.A       Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/sdram_rd_ackr2
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/sdram_rd_ack1
    SLICE_X17Y36.C2      net (fanout=5)        0.559   u_sdram_vga_top/u_sdram_2fifo_top/sdram_rd_ack
    SLICE_X17Y36.CMUX    Tilo                  0.337   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/sdram_rd_ackr2
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl4
    SLICE_X0Y3.CE        net (fanout=6)        3.405   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl4
    SLICE_X0Y3.CLK       Tceck                 0.369   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_O
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      9.254ns (2.037ns logic, 7.217ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_7 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.254ns (Levels of Logic = 4)
  Clock Path Skew:      0.021ns (0.791 - 0.770)
  Source Clock:         clk_ref rising at 0.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_7 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y57.DQ      Tcko                  0.476   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r[7]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_7
    SLICE_X17Y56.C4      net (fanout=4)        0.780   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r[7]
    SLICE_X17Y56.CMUX    Tilo                  0.337   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/GND_41_o_GND_41_o_equal_33_o
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In31
    SLICE_X17Y56.A6      net (fanout=7)        0.691   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In3
    SLICE_X17Y56.A       Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/GND_41_o_GND_41_o_equal_33_o
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n1211
    SLICE_X17Y36.A6      net (fanout=2)        1.782   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n121
    SLICE_X17Y36.A       Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/sdram_rd_ackr2
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/sdram_rd_ack1
    SLICE_X17Y36.C2      net (fanout=5)        0.559   u_sdram_vga_top/u_sdram_2fifo_top/sdram_rd_ack
    SLICE_X17Y36.CMUX    Tilo                  0.337   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/sdram_rd_ackr2
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl4
    SLICE_X0Y3.CE        net (fanout=6)        3.405   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl4
    SLICE_X0Y3.CLK       Tceck                 0.369   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_O
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      9.254ns (2.037ns logic, 7.217ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_7 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.254ns (Levels of Logic = 4)
  Clock Path Skew:      0.021ns (0.791 - 0.770)
  Source Clock:         clk_ref rising at 0.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_7 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y57.DQ      Tcko                  0.476   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r[7]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_7
    SLICE_X17Y56.C4      net (fanout=4)        0.780   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r[7]
    SLICE_X17Y56.CMUX    Tilo                  0.337   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/GND_41_o_GND_41_o_equal_33_o
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In31
    SLICE_X17Y56.A6      net (fanout=7)        0.691   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In3
    SLICE_X17Y56.A       Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/GND_41_o_GND_41_o_equal_33_o
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n1211
    SLICE_X17Y36.A6      net (fanout=2)        1.782   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n121
    SLICE_X17Y36.A       Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/sdram_rd_ackr2
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/sdram_rd_ack1
    SLICE_X17Y36.C2      net (fanout=5)        0.559   u_sdram_vga_top/u_sdram_2fifo_top/sdram_rd_ack
    SLICE_X17Y36.CMUX    Tilo                  0.337   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/sdram_rd_ackr2
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl4
    SLICE_X0Y3.CE        net (fanout=6)        3.405   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl4
    SLICE_X0Y3.CLK       Tceck                 0.369   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_O
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      9.254ns (2.037ns logic, 7.217ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_7 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.254ns (Levels of Logic = 4)
  Clock Path Skew:      0.021ns (0.791 - 0.770)
  Source Clock:         clk_ref rising at 0.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_7 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y57.DQ      Tcko                  0.476   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r[7]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_7
    SLICE_X17Y56.C4      net (fanout=4)        0.780   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r[7]
    SLICE_X17Y56.CMUX    Tilo                  0.337   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/GND_41_o_GND_41_o_equal_33_o
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In31
    SLICE_X17Y56.A6      net (fanout=7)        0.691   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In3
    SLICE_X17Y56.A       Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/GND_41_o_GND_41_o_equal_33_o
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n1211
    SLICE_X17Y36.A6      net (fanout=2)        1.782   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n121
    SLICE_X17Y36.A       Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/sdram_rd_ackr2
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/sdram_rd_ack1
    SLICE_X17Y36.C2      net (fanout=5)        0.559   u_sdram_vga_top/u_sdram_2fifo_top/sdram_rd_ack
    SLICE_X17Y36.CMUX    Tilo                  0.337   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/sdram_rd_ackr2
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl4
    SLICE_X0Y3.CE        net (fanout=6)        3.405   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl4
    SLICE_X0Y3.CLK       Tceck                 0.369   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_O
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      9.254ns (2.037ns logic, 7.217ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_5 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.229ns (Levels of Logic = 4)
  Clock Path Skew:      0.021ns (0.791 - 0.770)
  Source Clock:         clk_ref rising at 0.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_5 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y57.BQ      Tcko                  0.476   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r[7]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_5
    SLICE_X17Y56.C1      net (fanout=6)        0.755   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r[5]
    SLICE_X17Y56.CMUX    Tilo                  0.337   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/GND_41_o_GND_41_o_equal_33_o
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In31
    SLICE_X17Y56.A6      net (fanout=7)        0.691   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In3
    SLICE_X17Y56.A       Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/GND_41_o_GND_41_o_equal_33_o
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n1211
    SLICE_X17Y36.A6      net (fanout=2)        1.782   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n121
    SLICE_X17Y36.A       Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/sdram_rd_ackr2
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/sdram_rd_ack1
    SLICE_X17Y36.C2      net (fanout=5)        0.559   u_sdram_vga_top/u_sdram_2fifo_top/sdram_rd_ack
    SLICE_X17Y36.CMUX    Tilo                  0.337   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/sdram_rd_ackr2
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl4
    SLICE_X0Y3.CE        net (fanout=6)        3.405   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl4
    SLICE_X0Y3.CLK       Tceck                 0.369   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_O
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      9.229ns (2.037ns logic, 7.192ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_5 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.229ns (Levels of Logic = 4)
  Clock Path Skew:      0.021ns (0.791 - 0.770)
  Source Clock:         clk_ref rising at 0.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_5 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y57.BQ      Tcko                  0.476   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r[7]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_5
    SLICE_X17Y56.C1      net (fanout=6)        0.755   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r[5]
    SLICE_X17Y56.CMUX    Tilo                  0.337   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/GND_41_o_GND_41_o_equal_33_o
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In31
    SLICE_X17Y56.A6      net (fanout=7)        0.691   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In3
    SLICE_X17Y56.A       Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/GND_41_o_GND_41_o_equal_33_o
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n1211
    SLICE_X17Y36.A6      net (fanout=2)        1.782   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n121
    SLICE_X17Y36.A       Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/sdram_rd_ackr2
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/sdram_rd_ack1
    SLICE_X17Y36.C2      net (fanout=5)        0.559   u_sdram_vga_top/u_sdram_2fifo_top/sdram_rd_ack
    SLICE_X17Y36.CMUX    Tilo                  0.337   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/sdram_rd_ackr2
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl4
    SLICE_X0Y3.CE        net (fanout=6)        3.405   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl4
    SLICE_X0Y3.CLK       Tceck                 0.369   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_O
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      9.229ns (2.037ns logic, 7.192ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_5 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.229ns (Levels of Logic = 4)
  Clock Path Skew:      0.021ns (0.791 - 0.770)
  Source Clock:         clk_ref rising at 0.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_5 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y57.BQ      Tcko                  0.476   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r[7]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_5
    SLICE_X17Y56.C1      net (fanout=6)        0.755   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r[5]
    SLICE_X17Y56.CMUX    Tilo                  0.337   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/GND_41_o_GND_41_o_equal_33_o
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In31
    SLICE_X17Y56.A6      net (fanout=7)        0.691   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In3
    SLICE_X17Y56.A       Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/GND_41_o_GND_41_o_equal_33_o
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n1211
    SLICE_X17Y36.A6      net (fanout=2)        1.782   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n121
    SLICE_X17Y36.A       Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/sdram_rd_ackr2
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/sdram_rd_ack1
    SLICE_X17Y36.C2      net (fanout=5)        0.559   u_sdram_vga_top/u_sdram_2fifo_top/sdram_rd_ack
    SLICE_X17Y36.CMUX    Tilo                  0.337   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/sdram_rd_ackr2
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl4
    SLICE_X0Y3.CE        net (fanout=6)        3.405   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl4
    SLICE_X0Y3.CLK       Tceck                 0.369   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_O
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      9.229ns (2.037ns logic, 7.192ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_5 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.229ns (Levels of Logic = 4)
  Clock Path Skew:      0.021ns (0.791 - 0.770)
  Source Clock:         clk_ref rising at 0.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_5 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y57.BQ      Tcko                  0.476   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r[7]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_5
    SLICE_X17Y56.C1      net (fanout=6)        0.755   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r[5]
    SLICE_X17Y56.CMUX    Tilo                  0.337   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/GND_41_o_GND_41_o_equal_33_o
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In31
    SLICE_X17Y56.A6      net (fanout=7)        0.691   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In3
    SLICE_X17Y56.A       Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/GND_41_o_GND_41_o_equal_33_o
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n1211
    SLICE_X17Y36.A6      net (fanout=2)        1.782   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n121
    SLICE_X17Y36.A       Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/sdram_rd_ackr2
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/sdram_rd_ack1
    SLICE_X17Y36.C2      net (fanout=5)        0.559   u_sdram_vga_top/u_sdram_2fifo_top/sdram_rd_ack
    SLICE_X17Y36.CMUX    Tilo                  0.337   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/sdram_rd_ackr2
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl4
    SLICE_X0Y3.CE        net (fanout=6)        3.405   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl4
    SLICE_X0Y3.CLK       Tceck                 0.369   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_O
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      9.229ns (2.037ns logic, 7.192ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_3 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.225ns (Levels of Logic = 4)
  Clock Path Skew:      0.023ns (0.791 - 0.768)
  Source Clock:         clk_ref rising at 0.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_3 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y56.DQ      Tcko                  0.476   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r[3]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_3
    SLICE_X17Y56.C2      net (fanout=3)        0.751   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r[3]
    SLICE_X17Y56.CMUX    Tilo                  0.337   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/GND_41_o_GND_41_o_equal_33_o
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In31
    SLICE_X17Y56.A6      net (fanout=7)        0.691   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In3
    SLICE_X17Y56.A       Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/GND_41_o_GND_41_o_equal_33_o
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n1211
    SLICE_X17Y36.A6      net (fanout=2)        1.782   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n121
    SLICE_X17Y36.A       Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/sdram_rd_ackr2
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/sdram_rd_ack1
    SLICE_X17Y36.C2      net (fanout=5)        0.559   u_sdram_vga_top/u_sdram_2fifo_top/sdram_rd_ack
    SLICE_X17Y36.CMUX    Tilo                  0.337   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/sdram_rd_ackr2
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl4
    SLICE_X0Y3.CE        net (fanout=6)        3.405   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl4
    SLICE_X0Y3.CLK       Tceck                 0.369   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_O
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      9.225ns (2.037ns logic, 7.188ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_3 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.225ns (Levels of Logic = 4)
  Clock Path Skew:      0.023ns (0.791 - 0.768)
  Source Clock:         clk_ref rising at 0.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_3 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y56.DQ      Tcko                  0.476   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r[3]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_3
    SLICE_X17Y56.C2      net (fanout=3)        0.751   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r[3]
    SLICE_X17Y56.CMUX    Tilo                  0.337   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/GND_41_o_GND_41_o_equal_33_o
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In31
    SLICE_X17Y56.A6      net (fanout=7)        0.691   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In3
    SLICE_X17Y56.A       Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/GND_41_o_GND_41_o_equal_33_o
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n1211
    SLICE_X17Y36.A6      net (fanout=2)        1.782   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n121
    SLICE_X17Y36.A       Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/sdram_rd_ackr2
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/sdram_rd_ack1
    SLICE_X17Y36.C2      net (fanout=5)        0.559   u_sdram_vga_top/u_sdram_2fifo_top/sdram_rd_ack
    SLICE_X17Y36.CMUX    Tilo                  0.337   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/sdram_rd_ackr2
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl4
    SLICE_X0Y3.CE        net (fanout=6)        3.405   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl4
    SLICE_X0Y3.CLK       Tceck                 0.369   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_O
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      9.225ns (2.037ns logic, 7.188ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_3 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.225ns (Levels of Logic = 4)
  Clock Path Skew:      0.023ns (0.791 - 0.768)
  Source Clock:         clk_ref rising at 0.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_3 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y56.DQ      Tcko                  0.476   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r[3]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_3
    SLICE_X17Y56.C2      net (fanout=3)        0.751   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r[3]
    SLICE_X17Y56.CMUX    Tilo                  0.337   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/GND_41_o_GND_41_o_equal_33_o
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In31
    SLICE_X17Y56.A6      net (fanout=7)        0.691   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In3
    SLICE_X17Y56.A       Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/GND_41_o_GND_41_o_equal_33_o
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n1211
    SLICE_X17Y36.A6      net (fanout=2)        1.782   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n121
    SLICE_X17Y36.A       Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/sdram_rd_ackr2
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/sdram_rd_ack1
    SLICE_X17Y36.C2      net (fanout=5)        0.559   u_sdram_vga_top/u_sdram_2fifo_top/sdram_rd_ack
    SLICE_X17Y36.CMUX    Tilo                  0.337   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/sdram_rd_ackr2
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl4
    SLICE_X0Y3.CE        net (fanout=6)        3.405   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl4
    SLICE_X0Y3.CLK       Tceck                 0.369   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_O
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      9.225ns (2.037ns logic, 7.188ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_3 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.225ns (Levels of Logic = 4)
  Clock Path Skew:      0.023ns (0.791 - 0.768)
  Source Clock:         clk_ref rising at 0.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_3 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y56.DQ      Tcko                  0.476   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r[3]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_3
    SLICE_X17Y56.C2      net (fanout=3)        0.751   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r[3]
    SLICE_X17Y56.CMUX    Tilo                  0.337   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/GND_41_o_GND_41_o_equal_33_o
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In31
    SLICE_X17Y56.A6      net (fanout=7)        0.691   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In3
    SLICE_X17Y56.A       Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/GND_41_o_GND_41_o_equal_33_o
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n1211
    SLICE_X17Y36.A6      net (fanout=2)        1.782   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n121
    SLICE_X17Y36.A       Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/sdram_rd_ackr2
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/sdram_rd_ack1
    SLICE_X17Y36.C2      net (fanout=5)        0.559   u_sdram_vga_top/u_sdram_2fifo_top/sdram_rd_ack
    SLICE_X17Y36.CMUX    Tilo                  0.337   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/sdram_rd_ackr2
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl4
    SLICE_X0Y3.CE        net (fanout=6)        3.405   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl4
    SLICE_X0Y3.CLK       Tceck                 0.369   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_O
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      9.225ns (2.037ns logic, 7.188ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_4 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD (RAM)
  Requirement:          10.000ns
  Data Path Delay:      9.084ns (Levels of Logic = 4)
  Clock Path Skew:      0.021ns (0.791 - 0.770)
  Source Clock:         clk_ref rising at 0.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_4 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y57.AQ      Tcko                  0.476   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r[7]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r_4
    SLICE_X17Y56.C3      net (fanout=3)        0.610   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/cnt_clk_r[4]
    SLICE_X17Y56.CMUX    Tilo                  0.337   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/GND_41_o_GND_41_o_equal_33_o
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In31
    SLICE_X17Y56.A6      net (fanout=7)        0.691   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/work_state_r_FSM_FFd4-In3
    SLICE_X17Y56.A       Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/GND_41_o_GND_41_o_equal_33_o
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n1211
    SLICE_X17Y36.A6      net (fanout=2)        1.782   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/Mmux_cnt_rst_n121
    SLICE_X17Y36.A       Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/sdram_rd_ackr2
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_001/sdram_rd_ack1
    SLICE_X17Y36.C2      net (fanout=5)        0.559   u_sdram_vga_top/u_sdram_2fifo_top/sdram_rd_ack
    SLICE_X17Y36.CMUX    Tilo                  0.337   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/sdram_rd_ackr2
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl4
    SLICE_X0Y3.CE        net (fanout=6)        3.405   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/write_ctrl4
    SLICE_X0Y3.CLK       Tceck                 0.369   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_O
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      9.084ns (2.037ns logic, 7.047ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_system_ctrl_u_sdram_pll_clkout1 = PERIOD TIMEGRP
        "u_system_ctrl_u_sdram_pll_clkout1" TS_sys_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.305ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.372ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (0.364 - 0.297)
  Source Clock:         clk_ref rising at 10.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y47.DQ      Tcko                  0.198   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[5]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5
    SLICE_X16Y48.D6      net (fanout=52)       0.163   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[5]
    SLICE_X16Y48.CLK     Tah         (-Th)    -0.011   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD_O
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      0.372ns (0.209ns logic, 0.163ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.305ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.372ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (0.364 - 0.297)
  Source Clock:         clk_ref rising at 10.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y47.DQ      Tcko                  0.198   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[5]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5
    SLICE_X16Y48.D6      net (fanout=52)       0.163   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[5]
    SLICE_X16Y48.CLK     Tah         (-Th)    -0.011   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD_O
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.372ns (0.209ns logic, 0.163ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.305ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.372ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (0.364 - 0.297)
  Source Clock:         clk_ref rising at 10.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y47.DQ      Tcko                  0.198   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[5]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5
    SLICE_X16Y48.D6      net (fanout=52)       0.163   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[5]
    SLICE_X16Y48.CLK     Tah         (-Th)    -0.011   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD_O
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.372ns (0.209ns logic, 0.163ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.305ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.372ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (0.364 - 0.297)
  Source Clock:         clk_ref rising at 10.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y47.DQ      Tcko                  0.198   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[5]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5
    SLICE_X16Y48.D6      net (fanout=52)       0.163   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[5]
    SLICE_X16Y48.CLK     Tah         (-Th)    -0.011   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMD_O
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM34_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.372ns (0.209ns logic, 0.163ns route)
                                                       (56.2% logic, 43.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.327ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.328ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.044 - 0.043)
  Source Clock:         clk_ref rising at 10.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y47.AQ      Tcko                  0.198   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[5]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2
    SLICE_X16Y46.D3      net (fanout=52)       0.302   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[2]
    SLICE_X16Y46.CLK     Tah         (-Th)     0.172   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD_O
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.328ns (0.026ns logic, 0.302ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.327ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.328ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.044 - 0.043)
  Source Clock:         clk_ref rising at 10.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y47.AQ      Tcko                  0.198   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[5]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2
    SLICE_X16Y46.D3      net (fanout=52)       0.302   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[2]
    SLICE_X16Y46.CLK     Tah         (-Th)     0.172   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD_O
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.328ns (0.026ns logic, 0.302ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.327ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.328ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.044 - 0.043)
  Source Clock:         clk_ref rising at 10.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y47.AQ      Tcko                  0.198   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[5]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2
    SLICE_X16Y46.D3      net (fanout=52)       0.302   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[2]
    SLICE_X16Y46.CLK     Tah         (-Th)     0.172   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD_O
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      0.328ns (0.026ns logic, 0.302ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.327ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.328ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.044 - 0.043)
  Source Clock:         clk_ref rising at 10.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y47.AQ      Tcko                  0.198   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[5]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2
    SLICE_X16Y46.D3      net (fanout=52)       0.302   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[2]
    SLICE_X16Y46.CLK     Tah         (-Th)     0.172   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD_O
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.328ns (0.026ns logic, 0.302ns route)
                                                       (7.9% logic, 92.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.361ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.427ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (0.363 - 0.297)
  Source Clock:         clk_ref rising at 10.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y47.BQ      Tcko                  0.198   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[5]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    SLICE_X16Y50.D4      net (fanout=52)       0.357   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[3]
    SLICE_X16Y50.CLK     Tah         (-Th)     0.128   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.427ns (0.070ns logic, 0.357ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.361ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.427ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (0.363 - 0.297)
  Source Clock:         clk_ref rising at 10.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y47.BQ      Tcko                  0.198   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[5]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_3
    SLICE_X16Y50.D4      net (fanout=52)       0.357   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[3]
    SLICE_X16Y50.CLK     Tah         (-Th)     0.128   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.427ns (0.070ns logic, 0.357ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.370ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.371ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.044 - 0.043)
  Source Clock:         clk_ref rising at 10.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y47.CQ      Tcko                  0.198   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[5]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4
    SLICE_X16Y46.D5      net (fanout=51)       0.230   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[4]
    SLICE_X16Y46.CLK     Tah         (-Th)     0.057   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD_O
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      0.371ns (0.141ns logic, 0.230ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.370ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.371ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.044 - 0.043)
  Source Clock:         clk_ref rising at 10.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y47.CQ      Tcko                  0.198   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[5]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4
    SLICE_X16Y46.D5      net (fanout=51)       0.230   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[4]
    SLICE_X16Y46.CLK     Tah         (-Th)     0.057   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD_O
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.371ns (0.141ns logic, 0.230ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.370ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.371ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.044 - 0.043)
  Source Clock:         clk_ref rising at 10.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y47.CQ      Tcko                  0.198   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[5]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4
    SLICE_X16Y46.D5      net (fanout=51)       0.230   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[4]
    SLICE_X16Y46.CLK     Tah         (-Th)     0.057   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD_O
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.371ns (0.141ns logic, 0.230ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.370ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.371ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.044 - 0.043)
  Source Clock:         clk_ref rising at 10.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y47.CQ      Tcko                  0.198   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[5]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4
    SLICE_X16Y46.D5      net (fanout=51)       0.230   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[4]
    SLICE_X16Y46.CLK     Tah         (-Th)     0.057   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD_O
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.371ns (0.141ns logic, 0.230ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.374ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (0.363 - 0.297)
  Source Clock:         clk_ref rising at 10.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y47.AQ      Tcko                  0.198   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[5]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2
    SLICE_X16Y50.D3      net (fanout=52)       0.414   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[2]
    SLICE_X16Y50.CLK     Tah         (-Th)     0.172   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.026ns logic, 0.414ns route)
                                                       (5.9% logic, 94.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.374ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.440ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (0.363 - 0.297)
  Source Clock:         clk_ref rising at 10.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y47.AQ      Tcko                  0.198   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[5]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_2
    SLICE_X16Y50.D3      net (fanout=52)       0.414   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[2]
    SLICE_X16Y50.CLK     Tah         (-Th)     0.172   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.440ns (0.026ns logic, 0.414ns route)
                                                       (5.9% logic, 94.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.377ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.378ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.044 - 0.043)
  Source Clock:         clk_ref rising at 10.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y47.DQ      Tcko                  0.198   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[5]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5
    SLICE_X16Y46.D6      net (fanout=52)       0.169   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[5]
    SLICE_X16Y46.CLK     Tah         (-Th)    -0.011   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD_O
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD
    -------------------------------------------------  ---------------------------
    Total                                      0.378ns (0.209ns logic, 0.169ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.377ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMC (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.378ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.044 - 0.043)
  Source Clock:         clk_ref rising at 10.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y47.DQ      Tcko                  0.198   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[5]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5
    SLICE_X16Y46.D6      net (fanout=52)       0.169   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[5]
    SLICE_X16Y46.CLK     Tah         (-Th)    -0.011   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD_O
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMC
    -------------------------------------------------  ---------------------------
    Total                                      0.378ns (0.209ns logic, 0.169ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.377ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMB (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.378ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.044 - 0.043)
  Source Clock:         clk_ref rising at 10.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y47.DQ      Tcko                  0.198   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[5]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5
    SLICE_X16Y46.D6      net (fanout=52)       0.169   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[5]
    SLICE_X16Y46.CLK     Tah         (-Th)    -0.011   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD_O
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMB
    -------------------------------------------------  ---------------------------
    Total                                      0.378ns (0.209ns logic, 0.169ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.377ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMA (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.378ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.044 - 0.043)
  Source Clock:         clk_ref rising at 10.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMA
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y47.DQ      Tcko                  0.198   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[5]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5
    SLICE_X16Y46.D6      net (fanout=52)       0.169   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[5]
    SLICE_X16Y46.CLK     Tah         (-Th)    -0.011   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMD_O
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM39_RAMA
    -------------------------------------------------  ---------------------------
    Total                                      0.378ns (0.209ns logic, 0.169ns route)
                                                       (55.3% logic, 44.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ref rising at 10.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y61.CQ       Tcko                  0.200   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[3]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    SLICE_X2Y61.C5       net (fanout=1)        0.061   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[2]
    SLICE_X2Y61.CLK      Tah         (-Th)    -0.121   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[3]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[2]_rt
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      0.382ns (0.321ns logic, 0.061ns route)
                                                       (84.0% logic, 16.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ref rising at 10.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y61.BQ       Tcko                  0.200   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[3]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    SLICE_X2Y61.B5       net (fanout=1)        0.071   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[1]
    SLICE_X2Y61.CLK      Tah         (-Th)    -0.121   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[3]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D[1]_rt
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.321ns logic, 0.071ns route)
                                                       (81.9% logic, 18.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.478ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (0.363 - 0.297)
  Source Clock:         clk_ref rising at 10.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y47.CQ      Tcko                  0.198   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[5]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4
    SLICE_X16Y50.D5      net (fanout=51)       0.337   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[4]
    SLICE_X16Y50.CLK     Tah         (-Th)     0.057   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.478ns (0.141ns logic, 0.337ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.478ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (0.363 - 0.297)
  Source Clock:         clk_ref rising at 10.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y47.CQ      Tcko                  0.198   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[5]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_4
    SLICE_X16Y50.D5      net (fanout=51)       0.337   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[4]
    SLICE_X16Y50.CLK     Tah         (-Th)     0.057   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.478ns (0.141ns logic, 0.337ns route)
                                                       (29.5% logic, 70.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ref rising at 10.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y53.CQ      Tcko                  0.198   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[7]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_7
    SLICE_X19Y53.C5      net (fanout=3)        0.064   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[7]
    SLICE_X19Y53.CLK     Tah         (-Th)    -0.155   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[7]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[8]_GND_36_o_add_0_OUT_xor<8>11
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_8
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.353ns logic, 0.064ns route)
                                                       (84.7% logic, 15.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdbank_switch/rd_bank_1 (FF)
  Destination:          u_sdram_vga_top/u_sdbank_switch/rd_bank_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.422ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ref falling at 15.000ns
  Destination Clock:    clk_ref falling at 15.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdbank_switch/rd_bank_1 to u_sdram_vga_top/u_sdbank_switch/rd_bank_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y54.DQ      Tcko                  0.200   u_sdram_vga_top/u_sdbank_switch/rd_bank[1]
                                                       u_sdram_vga_top/u_sdbank_switch/rd_bank_1
    SLICE_X18Y54.D6      net (fanout=3)        0.032   u_sdram_vga_top/u_sdbank_switch/rd_bank[1]
    SLICE_X18Y54.CLK     Tah         (-Th)    -0.190   u_sdram_vga_top/u_sdbank_switch/rd_bank[1]
                                                       u_sdram_vga_top/u_sdbank_switch/rd_bank[1]_inv_10_OUT<1>1_INV_0
                                                       u_sdram_vga_top/u_sdbank_switch/rd_bank_1
    -------------------------------------------------  ---------------------------
    Total                                      0.422ns (0.390ns logic, 0.032ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42/SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.492ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (0.363 - 0.297)
  Source Clock:         clk_ref rising at 10.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y47.DQ      Tcko                  0.198   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[5]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5
    SLICE_X16Y50.D6      net (fanout=52)       0.283   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[5]
    SLICE_X16Y50.CLK     Tah         (-Th)    -0.011   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42/SP
    -------------------------------------------------  ---------------------------
    Total                                      0.492ns (0.209ns logic, 0.283ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42/DP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.492ns (Levels of Logic = 0)
  Clock Path Skew:      0.066ns (0.363 - 0.297)
  Source Clock:         clk_ref rising at 10.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y47.DQ      Tcko                  0.198   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[5]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_5
    SLICE_X16Y50.D6      net (fanout=52)       0.283   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2[5]
    SLICE_X16Y50.CLK     Tah         (-Th)    -0.011   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/RST_FULL_GEN
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM42/DP
    -------------------------------------------------  ---------------------------
    Total                                      0.492ns (0.209ns logic, 0.283ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.434ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.434ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ref rising at 10.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y51.CQ      Tcko                  0.198   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_3
    SLICE_X19Y51.C5      net (fanout=5)        0.081   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[3]
    SLICE_X19Y51.CLK     Tah         (-Th)    -0.155   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count[5]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Madd_gic0.gc0.count[8]_GND_36_o_add_0_OUT_xor<4>11
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.353ns logic, 0.081ns route)
                                                       (81.3% logic, 18.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_ref rising at 10.000ns
  Destination Clock:    clk_ref rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y56.AQ       Tcko                  0.198   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    SLICE_X3Y56.A6       net (fanout=2)        0.025   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    SLICE_X3Y56.CLK      Tah         (-Th)    -0.215   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/comp0_comp1_OR_6_o1
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_system_ctrl_u_sdram_pll_clkout1 = PERIOD TIMEGRP
        "u_system_ctrl_u_sdram_pll_clkout1" TS_sys_clk_pin * 2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_wrfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y20.CLKBRDCLK
  Clock network: clk_ref
--------------------------------------------------------------------------------
Slack: 7.334ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: u_system_ctrl/u_sdram_pll/clkout2_buf/I0
  Logical resource: u_system_ctrl/u_sdram_pll/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y12.I0
  Clock network: u_system_ctrl/u_sdram_pll/clkout1
--------------------------------------------------------------------------------
Slack: 8.743ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_O/CLK
  Logical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMA/CLK
  Location pin: SLICE_X0Y3.CLK
  Clock network: clk_ref
--------------------------------------------------------------------------------
Slack: 8.743ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_O/CLK
  Logical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMB/CLK
  Location pin: SLICE_X0Y3.CLK
  Clock network: clk_ref
--------------------------------------------------------------------------------
Slack: 8.743ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_O/CLK
  Logical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMC/CLK
  Location pin: SLICE_X0Y3.CLK
  Clock network: clk_ref
--------------------------------------------------------------------------------
Slack: 8.743ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_O/CLK
  Logical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD/CLK
  Location pin: SLICE_X0Y3.CLK
  Clock network: clk_ref
--------------------------------------------------------------------------------
Slack: 8.743ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMD_O/CLK
  Logical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMA/CLK
  Location pin: SLICE_X0Y20.CLK
  Clock network: clk_ref
--------------------------------------------------------------------------------
Slack: 8.743ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMD_O/CLK
  Logical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMB/CLK
  Location pin: SLICE_X0Y20.CLK
  Clock network: clk_ref
--------------------------------------------------------------------------------
Slack: 8.743ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMD_O/CLK
  Logical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMC/CLK
  Location pin: SLICE_X0Y20.CLK
  Clock network: clk_ref
--------------------------------------------------------------------------------
Slack: 8.743ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMD_O/CLK
  Logical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM19_RAMD/CLK
  Location pin: SLICE_X0Y20.CLK
  Clock network: clk_ref
--------------------------------------------------------------------------------
Slack: 8.743ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMD_O/CLK
  Logical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMA/CLK
  Location pin: SLICE_X0Y23.CLK
  Clock network: clk_ref
--------------------------------------------------------------------------------
Slack: 8.743ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMD_O/CLK
  Logical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMB/CLK
  Location pin: SLICE_X0Y23.CLK
  Clock network: clk_ref
--------------------------------------------------------------------------------
Slack: 8.743ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMD_O/CLK
  Logical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMC/CLK
  Location pin: SLICE_X0Y23.CLK
  Clock network: clk_ref
--------------------------------------------------------------------------------
Slack: 8.743ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMD_O/CLK
  Logical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM21_RAMD/CLK
  Location pin: SLICE_X0Y23.CLK
  Clock network: clk_ref
--------------------------------------------------------------------------------
Slack: 8.743ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_O/CLK
  Logical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMA/CLK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_ref
--------------------------------------------------------------------------------
Slack: 8.743ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_O/CLK
  Logical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMB/CLK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_ref
--------------------------------------------------------------------------------
Slack: 8.743ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_O/CLK
  Logical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMC/CLK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_ref
--------------------------------------------------------------------------------
Slack: 8.743ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_O/CLK
  Logical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD/CLK
  Location pin: SLICE_X0Y33.CLK
  Clock network: clk_ref
--------------------------------------------------------------------------------
Slack: 8.743ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_O/CLK
  Logical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMA/CLK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_ref
--------------------------------------------------------------------------------
Slack: 8.743ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_O/CLK
  Logical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMB/CLK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_ref
--------------------------------------------------------------------------------
Slack: 8.743ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_O/CLK
  Logical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMC/CLK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_ref
--------------------------------------------------------------------------------
Slack: 8.743ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD_O/CLK
  Logical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM14_RAMD/CLK
  Location pin: SLICE_X0Y41.CLK
  Clock network: clk_ref
--------------------------------------------------------------------------------
Slack: 8.743ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_O/CLK
  Logical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMA/CLK
  Location pin: SLICE_X4Y2.CLK
  Clock network: clk_ref
--------------------------------------------------------------------------------
Slack: 8.743ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_O/CLK
  Logical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMB/CLK
  Location pin: SLICE_X4Y2.CLK
  Clock network: clk_ref
--------------------------------------------------------------------------------
Slack: 8.743ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_O/CLK
  Logical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMC/CLK
  Location pin: SLICE_X4Y2.CLK
  Clock network: clk_ref
--------------------------------------------------------------------------------
Slack: 8.743ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_O/CLK
  Logical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD/CLK
  Location pin: SLICE_X4Y2.CLK
  Clock network: clk_ref
--------------------------------------------------------------------------------
Slack: 8.743ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_O/CLK
  Logical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMA/CLK
  Location pin: SLICE_X4Y9.CLK
  Clock network: clk_ref
--------------------------------------------------------------------------------
Slack: 8.743ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_O/CLK
  Logical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMB/CLK
  Location pin: SLICE_X4Y9.CLK
  Clock network: clk_ref
--------------------------------------------------------------------------------
Slack: 8.743ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_O/CLK
  Logical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMC/CLK
  Location pin: SLICE_X4Y9.CLK
  Clock network: clk_ref
--------------------------------------------------------------------------------
Slack: 8.743ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.257ns (795.545MHz) (Tcp)
  Physical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_O/CLK
  Logical resource: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD/CLK
  Location pin: SLICE_X4Y9.CLK
  Clock network: clk_ref
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_u_system_ctrl_u_sdram_pll_clkout3 = PERIOD TIMEGRP        
 "u_system_ctrl_u_sdram_pll_clkout3" TS_sys_clk_pin * 0.179104478 HIGH         
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 47666285080553112000000000000000 paths analyzed, 3536 endpoints analyzed, 274 failing endpoints
 274 timing errors detected. (274 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is 647.689ns.
--------------------------------------------------------------------------------
Slack (setup path):     -14.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 (FF)
  Destination:          top/RGB1_10 (FF)
  Requirement:          55.833ns
  Data Path Delay:      69.809ns (Levels of Logic = 69)
  Clock Path Skew:      -0.010ns (0.324 - 0.334)
  Source Clock:         clk_vga falling at 55.833ns
  Destination Clock:    clk_vga rising at 111.666ns
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 to top/RGB1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   u_sdram_vga_top/sys_data_out[7]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
    SLICE_X11Y26.D5      net (fanout=1)        0.238   u_sdram_vga_top/sys_data_out[7]
    SLICE_X11Y26.D       Tilo                  0.259   top/cg/sr0/o1[1]
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/Mmux_lcd_rgb141
    SLICE_X12Y31.B3      net (fanout=2)        1.141   lcd_green[2]
    SLICE_X12Y31.BMUX    Tilo                  0.326   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y31.C4      net (fanout=2)        0.559   top/cg/ADDERTREE_INTERNAL_Madd21
    SLICE_X12Y31.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X12Y32.AQ      Tito_logic            0.698   top/cg/ADDERTREE_INTERNAL_Madd_42
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_xor<0>_5
                                                       top/cg/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X14Y34.A4      net (fanout=1)        0.709   top/cg/ADDERTREE_INTERNAL_Madd_42
    SLICE_X14Y34.AMUX    Tilo                  0.298   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.BX      net (fanout=2)        0.958   top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.CQ      Tito_logic            0.814   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd11_cy<0>_6
                                                       top/cg/ADDERTREE_INTERNAL_Madd_611_rt
    SLICE_X12Y35.C6      net (fanout=2)        0.587   top/cg/ADDERTREE_INTERNAL_Madd_611
    SLICE_X12Y35.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_lut<6>
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<7>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
    SLICE_X12Y36.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<11>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
    SLICE_X12Y37.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<15>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
    SLICE_X12Y38.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<19>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
    SLICE_X12Y39.BMUX    Tcinb                 0.310   top/cg/ADDERTREE_INTERNAL_Madd23_cy[23]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<23>
    SLICE_X16Y37.D2      net (fanout=18)       1.337   top/cg/ADDERTREE_INTERNAL_Madd_2127
    SLICE_X16Y37.COUT    Topcyd                0.312   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_lut<3>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy<3>
    SLICE_X16Y38.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
    SLICE_X16Y38.BMUX    Tcinb                 0.286   top/cb/sr1/o2[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_262_o11_cy
    SLICE_X18Y39.A4      net (fanout=1)        0.547   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_262_o
    SLICE_X18Y39.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<3>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
    SLICE_X18Y40.BMUX    Tcinb                 0.239   u_sdram_vga_top/sys_data_out[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<5>
    SLICE_X15Y37.B6      net (fanout=10)       0.650   top/cg/n0069[17:0][15]
    SLICE_X15Y37.B       Tilo                  0.259   top/cb/sr0/o4[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_356_o111
    SLICE_X10Y35.A5      net (fanout=4)        0.928   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_357_o
    SLICE_X10Y35.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
    SLICE_X10Y36.BMUX    Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_cy[14]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<5>
    SLICE_X13Y37.C6      net (fanout=12)       0.712   top/cg/n0069[17:0][14]
    SLICE_X13Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_lut[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_448_o121
    SLICE_X16Y35.A4      net (fanout=3)        0.804   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_450_o
    SLICE_X16Y35.COUT    Topcya                0.482   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<3>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
    SLICE_X16Y36.BMUX    Tcinb                 0.286   u_sdram_vga_top/sys_data_out[11]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<5>
    SLICE_X11Y37.C6      net (fanout=13)       0.987   top/cg/n0069[17:0][13]
    SLICE_X11Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_448_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_538_o11
    SLICE_X8Y39.C3       net (fanout=4)        0.852   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_538_o
    SLICE_X8Y39.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_lutdi2
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
    SLICE_X8Y40.CMUX     Tcinc                 0.302   top/cg/n0069[17:0][12]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<6>
    SLICE_X11Y38.D4      net (fanout=18)       0.824   top/cg/n0069[17:0][12]
    SLICE_X11Y38.D       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_626_o121
    SLICE_X16Y39.B4      net (fanout=5)        1.172   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
    SLICE_X16Y39.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<3>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
    SLICE_X16Y40.CMUX    Tcinc                 0.302   top/cb/sr1/o3[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<6>
    SLICE_X11Y42.B6      net (fanout=25)       0.937   top/cg/n0069[17:0][11]
    SLICE_X11Y42.B       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_712_o16
    SLICE_X14Y43.D5      net (fanout=5)        0.933   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_712_o
    SLICE_X14Y43.COUT    Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy<3>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
    SLICE_X14Y44.CMUX    Tcinc                 0.296   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_802_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o161_cy
    SLICE_X9Y43.D6       net (fanout=21)       1.047   top/cg/n0069[17:0][10]
    SLICE_X9Y43.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o111
    SLICE_X12Y43.D4      net (fanout=6)        1.062   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
    SLICE_X12Y43.COUT    Topcyd                0.343   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy<3>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
    SLICE_X12Y44.CMUX    Tcinc                 0.302   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_885_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o171_cy
    SLICE_X11Y42.A4      net (fanout=33)       1.050   top/cg/n0069[17:0][9]
    SLICE_X11Y42.A       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o18
    SLICE_X10Y44.A5      net (fanout=5)        0.705   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_878_o
    SLICE_X10Y44.COUT    Topcya                0.495   top/cg/n0069[17:0][8]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_lutdi4
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_cy<7>
    SLICE_X9Y46.A5       net (fanout=27)       0.915   top/cg/n0069[17:0][8]
    SLICE_X9Y46.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_958_o161
    SLICE_X12Y46.B5      net (fanout=6)        0.960   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_964_o
    SLICE_X12Y46.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<3>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
    SLICE_X12Y47.COUT    Tbyp                  0.093   top/cg/n0069[17:0][7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<7>
    SLICE_X7Y48.A6       net (fanout=42)       1.146   top/cg/n0069[17:0][7]
    SLICE_X7Y48.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1190_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1036_o110
    SLICE_X8Y48.B5       net (fanout=5)        0.726   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1036_o
    SLICE_X8Y48.COUT     Topcyb                0.483   top/cg/n0069[17:0][6]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_cy<7>
    SLICE_X3Y47.A6       net (fanout=31)       1.066   top/cg/n0069[17:0][6]
    SLICE_X3Y47.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1471_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1112_o191
    SLICE_X4Y49.B5       net (fanout=5)        1.060   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1121_o
    SLICE_X4Y49.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<3>
    SLICE_X4Y50.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
    SLICE_X4Y50.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<7>
    SLICE_X4Y51.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
    SLICE_X4Y51.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1197_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o1111_cy
    SLICE_X7Y49.A4       net (fanout=49)       0.857   top/cg/n0069[17:0][5]
    SLICE_X7Y49.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dlink
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o191
    SLICE_X0Y45.B5       net (fanout=2)        1.042   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1195_o
    SLICE_X0Y45.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<3>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
    SLICE_X0Y46.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<7>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
    SLICE_X0Y47.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1404_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o1121_cy
    SLICE_X5Y50.D5       net (fanout=34)       0.963   top/cg/n0069[17:0][4]
    SLICE_X5Y50.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o131
    SLICE_X2Y44.B4       net (fanout=6)        1.258   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
    SLICE_X2Y44.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy<7>
    SLICE_X2Y45.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
    SLICE_X2Y45.AMUX     Tcina                 0.240   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1470_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o1131_cy
    SLICE_X3Y49.A6       net (fanout=57)       0.968   top/cg/n0069[17:0][3]
    SLICE_X3Y49.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1465_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o121
    SLICE_X0Y43.C4       net (fanout=3)        1.054   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1330_o
    SLICE_X0Y43.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_lutdi6
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy<7>
    SLICE_X0Y44.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
    SLICE_X0Y44.BMUX     Tcinb                 0.286   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1410_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o1141_cy
    SLICE_X3Y50.A4       net (fanout=47)       1.123   top/cg/n0069[17:0][2]
    SLICE_X3Y50.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dout[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o116
    SLICE_X2Y41.D4       net (fanout=2)        1.277   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1397_o
    SLICE_X2Y41.COUT     Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_lutdi7
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy<7>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
    SLICE_X2Y42.BMUX     Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1477_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o1151_cy
    SLICE_X1Y49.B4       net (fanout=18)       1.125   top/cg/n0069[17:0][1]
    SLICE_X1Y49.B        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o161
    SLICE_X2Y51.B4       net (fanout=1)        0.773   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
    SLICE_X2Y51.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<7>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
    SLICE_X2Y52.BMUX     Tcinb                 0.239   top/cg/n0069[17:0][0]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<9>
    SLICE_X6Y31.A4       net (fanout=1)        2.128   top/cg/n0069[17:0][0]
    SLICE_X6Y31.COUT     Topcya                0.472   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
                                                       top/cg/n0069[17:0][0]_rt
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
    SLICE_X6Y33.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<11>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
    SLICE_X6Y34.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<15>
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
    SLICE_X6Y35.AMUX     Tcina                 0.210   top/cg/quantify[31]_GND_9_o_sub_28_OUT[18]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_xor<18>
    SLICE_X6Y30.B4       net (fanout=1)        0.804   top/cg/quantify[31]_GND_9_o_sub_28_OUT[16]
    SLICE_X6Y30.B        Tilo                  0.235   top/cg/mult[16]
                                                       top/cg/Mmux_mult81
    DSP48_X0Y4.A16       net (fanout=1)        1.185   top/cg/mult[16]
    DSP48_X0Y4.P33       Tdspdo_A_P            3.926   top/cg/Mmult_n0097
                                                       top/cg/Mmult_n0097
    DSP48_X0Y5.C16       net (fanout=1)        1.131   top/cg/Mmult_n0097_P33_to_Mmult_n00971
    DSP48_X0Y5.P14       Tdspdo_C_P            3.141   top/cg/Mmult_n00971
                                                       top/cg/Mmult_n00971
    SLICE_X9Y18.C4       net (fanout=8)        0.999   top/cg/n0097[31]
    SLICE_X9Y18.CLK      Tas                   0.373   top/RGB1[10]
                                                       top/cg/Mmux_y3
                                                       top/RGB1_10
    -------------------------------------------------  ---------------------------
    Total                                     69.809ns (27.931ns logic, 41.878ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 (FF)
  Destination:          top/RGB1_10 (FF)
  Requirement:          55.833ns
  Data Path Delay:      69.809ns (Levels of Logic = 69)
  Clock Path Skew:      -0.010ns (0.324 - 0.334)
  Source Clock:         clk_vga falling at 55.833ns
  Destination Clock:    clk_vga rising at 111.666ns
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 to top/RGB1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   u_sdram_vga_top/sys_data_out[7]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
    SLICE_X11Y26.D5      net (fanout=1)        0.238   u_sdram_vga_top/sys_data_out[7]
    SLICE_X11Y26.D       Tilo                  0.259   top/cg/sr0/o1[1]
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/Mmux_lcd_rgb141
    SLICE_X12Y31.B3      net (fanout=2)        1.141   lcd_green[2]
    SLICE_X12Y31.BMUX    Tilo                  0.326   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y31.C4      net (fanout=2)        0.559   top/cg/ADDERTREE_INTERNAL_Madd21
    SLICE_X12Y31.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X12Y32.AQ      Tito_logic            0.698   top/cg/ADDERTREE_INTERNAL_Madd_42
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_xor<0>_5
                                                       top/cg/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X14Y34.A4      net (fanout=1)        0.709   top/cg/ADDERTREE_INTERNAL_Madd_42
    SLICE_X14Y34.AMUX    Tilo                  0.298   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.BX      net (fanout=2)        0.958   top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.CQ      Tito_logic            0.814   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd11_cy<0>_6
                                                       top/cg/ADDERTREE_INTERNAL_Madd_611_rt
    SLICE_X12Y35.C6      net (fanout=2)        0.587   top/cg/ADDERTREE_INTERNAL_Madd_611
    SLICE_X12Y35.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_lut<6>
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<7>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
    SLICE_X12Y36.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<11>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
    SLICE_X12Y37.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<15>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
    SLICE_X12Y38.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<19>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
    SLICE_X12Y39.BMUX    Tcinb                 0.310   top/cg/ADDERTREE_INTERNAL_Madd23_cy[23]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<23>
    SLICE_X16Y37.D2      net (fanout=18)       1.337   top/cg/ADDERTREE_INTERNAL_Madd_2127
    SLICE_X16Y37.COUT    Topcyd                0.312   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_lut<3>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy<3>
    SLICE_X16Y38.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
    SLICE_X16Y38.BMUX    Tcinb                 0.286   top/cb/sr1/o2[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_262_o11_cy
    SLICE_X18Y39.A4      net (fanout=1)        0.547   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_262_o
    SLICE_X18Y39.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<3>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
    SLICE_X18Y40.BMUX    Tcinb                 0.239   u_sdram_vga_top/sys_data_out[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<5>
    SLICE_X15Y37.B6      net (fanout=10)       0.650   top/cg/n0069[17:0][15]
    SLICE_X15Y37.B       Tilo                  0.259   top/cb/sr0/o4[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_356_o111
    SLICE_X10Y35.A5      net (fanout=4)        0.928   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_357_o
    SLICE_X10Y35.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
    SLICE_X10Y36.BMUX    Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_cy[14]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<5>
    SLICE_X13Y37.C6      net (fanout=12)       0.712   top/cg/n0069[17:0][14]
    SLICE_X13Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_lut[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_448_o121
    SLICE_X16Y35.A4      net (fanout=3)        0.804   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_450_o
    SLICE_X16Y35.COUT    Topcya                0.482   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<3>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
    SLICE_X16Y36.BMUX    Tcinb                 0.286   u_sdram_vga_top/sys_data_out[11]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<5>
    SLICE_X11Y37.C6      net (fanout=13)       0.987   top/cg/n0069[17:0][13]
    SLICE_X11Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_448_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_538_o11
    SLICE_X8Y39.C3       net (fanout=4)        0.852   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_538_o
    SLICE_X8Y39.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_lutdi2
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
    SLICE_X8Y40.CMUX     Tcinc                 0.302   top/cg/n0069[17:0][12]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<6>
    SLICE_X11Y38.D4      net (fanout=18)       0.824   top/cg/n0069[17:0][12]
    SLICE_X11Y38.D       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_626_o121
    SLICE_X16Y39.B4      net (fanout=5)        1.172   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
    SLICE_X16Y39.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<3>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
    SLICE_X16Y40.CMUX    Tcinc                 0.302   top/cb/sr1/o3[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<6>
    SLICE_X11Y42.B6      net (fanout=25)       0.937   top/cg/n0069[17:0][11]
    SLICE_X11Y42.B       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_712_o16
    SLICE_X14Y43.D5      net (fanout=5)        0.933   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_712_o
    SLICE_X14Y43.COUT    Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy<3>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
    SLICE_X14Y44.CMUX    Tcinc                 0.296   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_802_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o161_cy
    SLICE_X9Y43.D6       net (fanout=21)       1.047   top/cg/n0069[17:0][10]
    SLICE_X9Y43.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o111
    SLICE_X12Y43.D4      net (fanout=6)        1.062   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
    SLICE_X12Y43.COUT    Topcyd                0.343   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy<3>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
    SLICE_X12Y44.CMUX    Tcinc                 0.302   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_885_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o171_cy
    SLICE_X11Y42.A4      net (fanout=33)       1.050   top/cg/n0069[17:0][9]
    SLICE_X11Y42.A       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o18
    SLICE_X10Y44.A5      net (fanout=5)        0.705   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_878_o
    SLICE_X10Y44.COUT    Topcya                0.495   top/cg/n0069[17:0][8]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_lutdi4
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_cy<7>
    SLICE_X9Y46.A5       net (fanout=27)       0.915   top/cg/n0069[17:0][8]
    SLICE_X9Y46.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_958_o161
    SLICE_X12Y46.B5      net (fanout=6)        0.960   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_964_o
    SLICE_X12Y46.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<3>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
    SLICE_X12Y47.COUT    Tbyp                  0.093   top/cg/n0069[17:0][7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<7>
    SLICE_X7Y48.A6       net (fanout=42)       1.146   top/cg/n0069[17:0][7]
    SLICE_X7Y48.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1190_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1036_o110
    SLICE_X8Y48.B5       net (fanout=5)        0.726   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1036_o
    SLICE_X8Y48.COUT     Topcyb                0.483   top/cg/n0069[17:0][6]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_cy<7>
    SLICE_X3Y47.A6       net (fanout=31)       1.066   top/cg/n0069[17:0][6]
    SLICE_X3Y47.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1471_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1112_o191
    SLICE_X4Y49.B5       net (fanout=5)        1.060   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1121_o
    SLICE_X4Y49.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<3>
    SLICE_X4Y50.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
    SLICE_X4Y50.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<7>
    SLICE_X4Y51.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
    SLICE_X4Y51.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1197_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o1111_cy
    SLICE_X7Y49.A4       net (fanout=49)       0.857   top/cg/n0069[17:0][5]
    SLICE_X7Y49.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dlink
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o191
    SLICE_X0Y45.B5       net (fanout=2)        1.042   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1195_o
    SLICE_X0Y45.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<3>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
    SLICE_X0Y46.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<7>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
    SLICE_X0Y47.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1404_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o1121_cy
    SLICE_X5Y50.D5       net (fanout=34)       0.963   top/cg/n0069[17:0][4]
    SLICE_X5Y50.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o131
    SLICE_X2Y44.B4       net (fanout=6)        1.258   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
    SLICE_X2Y44.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy<7>
    SLICE_X2Y45.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
    SLICE_X2Y45.AMUX     Tcina                 0.240   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1470_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o1131_cy
    SLICE_X3Y49.A6       net (fanout=57)       0.968   top/cg/n0069[17:0][3]
    SLICE_X3Y49.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1465_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o121
    SLICE_X0Y43.C4       net (fanout=3)        1.054   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1330_o
    SLICE_X0Y43.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_lutdi6
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy<7>
    SLICE_X0Y44.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
    SLICE_X0Y44.BMUX     Tcinb                 0.286   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1410_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o1141_cy
    SLICE_X3Y50.A4       net (fanout=47)       1.123   top/cg/n0069[17:0][2]
    SLICE_X3Y50.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dout[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o116
    SLICE_X2Y41.D4       net (fanout=2)        1.277   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1397_o
    SLICE_X2Y41.COUT     Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_lutdi7
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy<7>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
    SLICE_X2Y42.BMUX     Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1477_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o1151_cy
    SLICE_X1Y49.B4       net (fanout=18)       1.125   top/cg/n0069[17:0][1]
    SLICE_X1Y49.B        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o161
    SLICE_X2Y51.B4       net (fanout=1)        0.773   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
    SLICE_X2Y51.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<7>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
    SLICE_X2Y52.BMUX     Tcinb                 0.239   top/cg/n0069[17:0][0]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<9>
    SLICE_X6Y31.A4       net (fanout=1)        2.128   top/cg/n0069[17:0][0]
    SLICE_X6Y31.COUT     Topcya                0.472   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
                                                       top/cg/n0069[17:0][0]_rt
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
    SLICE_X6Y33.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<11>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
    SLICE_X6Y34.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<15>
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
    SLICE_X6Y35.AMUX     Tcina                 0.210   top/cg/quantify[31]_GND_9_o_sub_28_OUT[18]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_xor<18>
    SLICE_X6Y30.B4       net (fanout=1)        0.804   top/cg/quantify[31]_GND_9_o_sub_28_OUT[16]
    SLICE_X6Y30.B        Tilo                  0.235   top/cg/mult[16]
                                                       top/cg/Mmux_mult81
    DSP48_X0Y4.A16       net (fanout=1)        1.185   top/cg/mult[16]
    DSP48_X0Y4.P31       Tdspdo_A_P            3.926   top/cg/Mmult_n0097
                                                       top/cg/Mmult_n0097
    DSP48_X0Y5.C14       net (fanout=1)        1.131   top/cg/Mmult_n0097_P31_to_Mmult_n00971
    DSP48_X0Y5.P14       Tdspdo_C_P            3.141   top/cg/Mmult_n00971
                                                       top/cg/Mmult_n00971
    SLICE_X9Y18.C4       net (fanout=8)        0.999   top/cg/n0097[31]
    SLICE_X9Y18.CLK      Tas                   0.373   top/RGB1[10]
                                                       top/cg/Mmux_y3
                                                       top/RGB1_10
    -------------------------------------------------  ---------------------------
    Total                                     69.809ns (27.931ns logic, 41.878ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 (FF)
  Destination:          top/RGB1_10 (FF)
  Requirement:          55.833ns
  Data Path Delay:      69.809ns (Levels of Logic = 69)
  Clock Path Skew:      -0.010ns (0.324 - 0.334)
  Source Clock:         clk_vga falling at 55.833ns
  Destination Clock:    clk_vga rising at 111.666ns
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 to top/RGB1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   u_sdram_vga_top/sys_data_out[7]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
    SLICE_X11Y26.D5      net (fanout=1)        0.238   u_sdram_vga_top/sys_data_out[7]
    SLICE_X11Y26.D       Tilo                  0.259   top/cg/sr0/o1[1]
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/Mmux_lcd_rgb141
    SLICE_X12Y31.B3      net (fanout=2)        1.141   lcd_green[2]
    SLICE_X12Y31.BMUX    Tilo                  0.326   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y31.C4      net (fanout=2)        0.559   top/cg/ADDERTREE_INTERNAL_Madd21
    SLICE_X12Y31.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X12Y32.AQ      Tito_logic            0.698   top/cg/ADDERTREE_INTERNAL_Madd_42
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_xor<0>_5
                                                       top/cg/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X14Y34.A4      net (fanout=1)        0.709   top/cg/ADDERTREE_INTERNAL_Madd_42
    SLICE_X14Y34.AMUX    Tilo                  0.298   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.BX      net (fanout=2)        0.958   top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.CQ      Tito_logic            0.814   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd11_cy<0>_6
                                                       top/cg/ADDERTREE_INTERNAL_Madd_611_rt
    SLICE_X12Y35.C6      net (fanout=2)        0.587   top/cg/ADDERTREE_INTERNAL_Madd_611
    SLICE_X12Y35.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_lut<6>
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<7>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
    SLICE_X12Y36.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<11>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
    SLICE_X12Y37.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<15>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
    SLICE_X12Y38.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<19>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
    SLICE_X12Y39.BMUX    Tcinb                 0.310   top/cg/ADDERTREE_INTERNAL_Madd23_cy[23]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<23>
    SLICE_X16Y37.D2      net (fanout=18)       1.337   top/cg/ADDERTREE_INTERNAL_Madd_2127
    SLICE_X16Y37.COUT    Topcyd                0.312   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_lut<3>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy<3>
    SLICE_X16Y38.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
    SLICE_X16Y38.BMUX    Tcinb                 0.286   top/cb/sr1/o2[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_262_o11_cy
    SLICE_X18Y39.A4      net (fanout=1)        0.547   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_262_o
    SLICE_X18Y39.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<3>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
    SLICE_X18Y40.BMUX    Tcinb                 0.239   u_sdram_vga_top/sys_data_out[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<5>
    SLICE_X15Y37.B6      net (fanout=10)       0.650   top/cg/n0069[17:0][15]
    SLICE_X15Y37.B       Tilo                  0.259   top/cb/sr0/o4[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_356_o111
    SLICE_X10Y35.A5      net (fanout=4)        0.928   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_357_o
    SLICE_X10Y35.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
    SLICE_X10Y36.BMUX    Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_cy[14]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<5>
    SLICE_X13Y37.C6      net (fanout=12)       0.712   top/cg/n0069[17:0][14]
    SLICE_X13Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_lut[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_448_o121
    SLICE_X16Y35.A4      net (fanout=3)        0.804   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_450_o
    SLICE_X16Y35.COUT    Topcya                0.482   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<3>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
    SLICE_X16Y36.BMUX    Tcinb                 0.286   u_sdram_vga_top/sys_data_out[11]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<5>
    SLICE_X11Y37.C6      net (fanout=13)       0.987   top/cg/n0069[17:0][13]
    SLICE_X11Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_448_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_538_o11
    SLICE_X8Y39.C3       net (fanout=4)        0.852   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_538_o
    SLICE_X8Y39.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_lutdi2
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
    SLICE_X8Y40.CMUX     Tcinc                 0.302   top/cg/n0069[17:0][12]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<6>
    SLICE_X11Y38.D4      net (fanout=18)       0.824   top/cg/n0069[17:0][12]
    SLICE_X11Y38.D       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_626_o121
    SLICE_X16Y39.B4      net (fanout=5)        1.172   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
    SLICE_X16Y39.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<3>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
    SLICE_X16Y40.CMUX    Tcinc                 0.302   top/cb/sr1/o3[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<6>
    SLICE_X11Y42.B6      net (fanout=25)       0.937   top/cg/n0069[17:0][11]
    SLICE_X11Y42.B       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_712_o16
    SLICE_X14Y43.D5      net (fanout=5)        0.933   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_712_o
    SLICE_X14Y43.COUT    Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy<3>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
    SLICE_X14Y44.CMUX    Tcinc                 0.296   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_802_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o161_cy
    SLICE_X9Y43.D6       net (fanout=21)       1.047   top/cg/n0069[17:0][10]
    SLICE_X9Y43.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o111
    SLICE_X12Y43.D4      net (fanout=6)        1.062   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
    SLICE_X12Y43.COUT    Topcyd                0.343   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy<3>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
    SLICE_X12Y44.CMUX    Tcinc                 0.302   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_885_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o171_cy
    SLICE_X11Y42.A4      net (fanout=33)       1.050   top/cg/n0069[17:0][9]
    SLICE_X11Y42.A       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o18
    SLICE_X10Y44.A5      net (fanout=5)        0.705   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_878_o
    SLICE_X10Y44.COUT    Topcya                0.495   top/cg/n0069[17:0][8]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_lutdi4
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_cy<7>
    SLICE_X9Y46.A5       net (fanout=27)       0.915   top/cg/n0069[17:0][8]
    SLICE_X9Y46.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_958_o161
    SLICE_X12Y46.B5      net (fanout=6)        0.960   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_964_o
    SLICE_X12Y46.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<3>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
    SLICE_X12Y47.COUT    Tbyp                  0.093   top/cg/n0069[17:0][7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<7>
    SLICE_X7Y48.A6       net (fanout=42)       1.146   top/cg/n0069[17:0][7]
    SLICE_X7Y48.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1190_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1036_o110
    SLICE_X8Y48.B5       net (fanout=5)        0.726   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1036_o
    SLICE_X8Y48.COUT     Topcyb                0.483   top/cg/n0069[17:0][6]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_cy<7>
    SLICE_X3Y47.A6       net (fanout=31)       1.066   top/cg/n0069[17:0][6]
    SLICE_X3Y47.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1471_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1112_o191
    SLICE_X4Y49.B5       net (fanout=5)        1.060   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1121_o
    SLICE_X4Y49.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<3>
    SLICE_X4Y50.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
    SLICE_X4Y50.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<7>
    SLICE_X4Y51.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
    SLICE_X4Y51.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1197_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o1111_cy
    SLICE_X7Y49.A4       net (fanout=49)       0.857   top/cg/n0069[17:0][5]
    SLICE_X7Y49.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dlink
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o191
    SLICE_X0Y45.B5       net (fanout=2)        1.042   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1195_o
    SLICE_X0Y45.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<3>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
    SLICE_X0Y46.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<7>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
    SLICE_X0Y47.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1404_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o1121_cy
    SLICE_X5Y50.D5       net (fanout=34)       0.963   top/cg/n0069[17:0][4]
    SLICE_X5Y50.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o131
    SLICE_X2Y44.B4       net (fanout=6)        1.258   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
    SLICE_X2Y44.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy<7>
    SLICE_X2Y45.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
    SLICE_X2Y45.AMUX     Tcina                 0.240   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1470_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o1131_cy
    SLICE_X3Y49.A6       net (fanout=57)       0.968   top/cg/n0069[17:0][3]
    SLICE_X3Y49.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1465_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o121
    SLICE_X0Y43.C4       net (fanout=3)        1.054   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1330_o
    SLICE_X0Y43.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_lutdi6
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy<7>
    SLICE_X0Y44.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
    SLICE_X0Y44.BMUX     Tcinb                 0.286   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1410_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o1141_cy
    SLICE_X3Y50.A4       net (fanout=47)       1.123   top/cg/n0069[17:0][2]
    SLICE_X3Y50.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dout[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o116
    SLICE_X2Y41.D4       net (fanout=2)        1.277   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1397_o
    SLICE_X2Y41.COUT     Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_lutdi7
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy<7>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
    SLICE_X2Y42.BMUX     Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1477_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o1151_cy
    SLICE_X1Y49.B4       net (fanout=18)       1.125   top/cg/n0069[17:0][1]
    SLICE_X1Y49.B        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o161
    SLICE_X2Y51.B4       net (fanout=1)        0.773   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
    SLICE_X2Y51.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<7>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
    SLICE_X2Y52.BMUX     Tcinb                 0.239   top/cg/n0069[17:0][0]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<9>
    SLICE_X6Y31.A4       net (fanout=1)        2.128   top/cg/n0069[17:0][0]
    SLICE_X6Y31.COUT     Topcya                0.472   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
                                                       top/cg/n0069[17:0][0]_rt
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
    SLICE_X6Y33.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<11>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
    SLICE_X6Y34.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<15>
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
    SLICE_X6Y35.AMUX     Tcina                 0.210   top/cg/quantify[31]_GND_9_o_sub_28_OUT[18]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_xor<18>
    SLICE_X6Y30.B4       net (fanout=1)        0.804   top/cg/quantify[31]_GND_9_o_sub_28_OUT[16]
    SLICE_X6Y30.B        Tilo                  0.235   top/cg/mult[16]
                                                       top/cg/Mmux_mult81
    DSP48_X0Y4.A16       net (fanout=1)        1.185   top/cg/mult[16]
    DSP48_X0Y4.P21       Tdspdo_A_P            3.926   top/cg/Mmult_n0097
                                                       top/cg/Mmult_n0097
    DSP48_X0Y5.C4        net (fanout=1)        1.131   top/cg/Mmult_n0097_P21_to_Mmult_n00971
    DSP48_X0Y5.P14       Tdspdo_C_P            3.141   top/cg/Mmult_n00971
                                                       top/cg/Mmult_n00971
    SLICE_X9Y18.C4       net (fanout=8)        0.999   top/cg/n0097[31]
    SLICE_X9Y18.CLK      Tas                   0.373   top/RGB1[10]
                                                       top/cg/Mmux_y3
                                                       top/RGB1_10
    -------------------------------------------------  ---------------------------
    Total                                     69.809ns (27.931ns logic, 41.878ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 (FF)
  Destination:          top/RGB1_10 (FF)
  Requirement:          55.833ns
  Data Path Delay:      69.801ns (Levels of Logic = 69)
  Clock Path Skew:      -0.010ns (0.324 - 0.334)
  Source Clock:         clk_vga falling at 55.833ns
  Destination Clock:    clk_vga rising at 111.666ns
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 to top/RGB1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   u_sdram_vga_top/sys_data_out[7]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
    SLICE_X11Y26.D5      net (fanout=1)        0.238   u_sdram_vga_top/sys_data_out[7]
    SLICE_X11Y26.D       Tilo                  0.259   top/cg/sr0/o1[1]
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/Mmux_lcd_rgb141
    SLICE_X12Y31.B3      net (fanout=2)        1.141   lcd_green[2]
    SLICE_X12Y31.BMUX    Tilo                  0.326   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y31.C4      net (fanout=2)        0.559   top/cg/ADDERTREE_INTERNAL_Madd21
    SLICE_X12Y31.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X12Y32.AQ      Tito_logic            0.698   top/cg/ADDERTREE_INTERNAL_Madd_42
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_xor<0>_5
                                                       top/cg/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X14Y34.A4      net (fanout=1)        0.709   top/cg/ADDERTREE_INTERNAL_Madd_42
    SLICE_X14Y34.AMUX    Tilo                  0.298   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.BX      net (fanout=2)        0.958   top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.CQ      Tito_logic            0.814   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd11_cy<0>_6
                                                       top/cg/ADDERTREE_INTERNAL_Madd_611_rt
    SLICE_X12Y35.C6      net (fanout=2)        0.587   top/cg/ADDERTREE_INTERNAL_Madd_611
    SLICE_X12Y35.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_lut<6>
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<7>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
    SLICE_X12Y36.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<11>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
    SLICE_X12Y37.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<15>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
    SLICE_X12Y38.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<19>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
    SLICE_X12Y39.BMUX    Tcinb                 0.310   top/cg/ADDERTREE_INTERNAL_Madd23_cy[23]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<23>
    SLICE_X16Y37.D2      net (fanout=18)       1.337   top/cg/ADDERTREE_INTERNAL_Madd_2127
    SLICE_X16Y37.COUT    Topcyd                0.312   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_lut<3>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy<3>
    SLICE_X16Y38.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
    SLICE_X16Y38.BMUX    Tcinb                 0.286   top/cb/sr1/o2[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_262_o11_cy
    SLICE_X18Y39.A4      net (fanout=1)        0.547   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_262_o
    SLICE_X18Y39.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<3>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
    SLICE_X18Y40.BMUX    Tcinb                 0.239   u_sdram_vga_top/sys_data_out[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<5>
    SLICE_X15Y37.B6      net (fanout=10)       0.650   top/cg/n0069[17:0][15]
    SLICE_X15Y37.B       Tilo                  0.259   top/cb/sr0/o4[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_356_o111
    SLICE_X10Y35.A5      net (fanout=4)        0.928   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_357_o
    SLICE_X10Y35.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
    SLICE_X10Y36.BMUX    Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_cy[14]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<5>
    SLICE_X13Y37.C6      net (fanout=12)       0.712   top/cg/n0069[17:0][14]
    SLICE_X13Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_lut[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_448_o121
    SLICE_X16Y35.A4      net (fanout=3)        0.804   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_450_o
    SLICE_X16Y35.COUT    Topcya                0.474   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_lut<0>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<3>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
    SLICE_X16Y36.BMUX    Tcinb                 0.286   u_sdram_vga_top/sys_data_out[11]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<5>
    SLICE_X11Y37.C6      net (fanout=13)       0.987   top/cg/n0069[17:0][13]
    SLICE_X11Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_448_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_538_o11
    SLICE_X8Y39.C3       net (fanout=4)        0.852   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_538_o
    SLICE_X8Y39.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_lutdi2
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
    SLICE_X8Y40.CMUX     Tcinc                 0.302   top/cg/n0069[17:0][12]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<6>
    SLICE_X11Y38.D4      net (fanout=18)       0.824   top/cg/n0069[17:0][12]
    SLICE_X11Y38.D       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_626_o121
    SLICE_X16Y39.B4      net (fanout=5)        1.172   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
    SLICE_X16Y39.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<3>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
    SLICE_X16Y40.CMUX    Tcinc                 0.302   top/cb/sr1/o3[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<6>
    SLICE_X11Y42.B6      net (fanout=25)       0.937   top/cg/n0069[17:0][11]
    SLICE_X11Y42.B       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_712_o16
    SLICE_X14Y43.D5      net (fanout=5)        0.933   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_712_o
    SLICE_X14Y43.COUT    Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy<3>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
    SLICE_X14Y44.CMUX    Tcinc                 0.296   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_802_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o161_cy
    SLICE_X9Y43.D6       net (fanout=21)       1.047   top/cg/n0069[17:0][10]
    SLICE_X9Y43.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o111
    SLICE_X12Y43.D4      net (fanout=6)        1.062   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
    SLICE_X12Y43.COUT    Topcyd                0.343   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy<3>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
    SLICE_X12Y44.CMUX    Tcinc                 0.302   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_885_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o171_cy
    SLICE_X11Y42.A4      net (fanout=33)       1.050   top/cg/n0069[17:0][9]
    SLICE_X11Y42.A       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o18
    SLICE_X10Y44.A5      net (fanout=5)        0.705   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_878_o
    SLICE_X10Y44.COUT    Topcya                0.495   top/cg/n0069[17:0][8]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_lutdi4
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_cy<7>
    SLICE_X9Y46.A5       net (fanout=27)       0.915   top/cg/n0069[17:0][8]
    SLICE_X9Y46.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_958_o161
    SLICE_X12Y46.B5      net (fanout=6)        0.960   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_964_o
    SLICE_X12Y46.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<3>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
    SLICE_X12Y47.COUT    Tbyp                  0.093   top/cg/n0069[17:0][7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<7>
    SLICE_X7Y48.A6       net (fanout=42)       1.146   top/cg/n0069[17:0][7]
    SLICE_X7Y48.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1190_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1036_o110
    SLICE_X8Y48.B5       net (fanout=5)        0.726   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1036_o
    SLICE_X8Y48.COUT     Topcyb                0.483   top/cg/n0069[17:0][6]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_cy<7>
    SLICE_X3Y47.A6       net (fanout=31)       1.066   top/cg/n0069[17:0][6]
    SLICE_X3Y47.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1471_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1112_o191
    SLICE_X4Y49.B5       net (fanout=5)        1.060   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1121_o
    SLICE_X4Y49.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<3>
    SLICE_X4Y50.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
    SLICE_X4Y50.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<7>
    SLICE_X4Y51.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
    SLICE_X4Y51.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1197_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o1111_cy
    SLICE_X7Y49.A4       net (fanout=49)       0.857   top/cg/n0069[17:0][5]
    SLICE_X7Y49.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dlink
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o191
    SLICE_X0Y45.B5       net (fanout=2)        1.042   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1195_o
    SLICE_X0Y45.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<3>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
    SLICE_X0Y46.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<7>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
    SLICE_X0Y47.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1404_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o1121_cy
    SLICE_X5Y50.D5       net (fanout=34)       0.963   top/cg/n0069[17:0][4]
    SLICE_X5Y50.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o131
    SLICE_X2Y44.B4       net (fanout=6)        1.258   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
    SLICE_X2Y44.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy<7>
    SLICE_X2Y45.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
    SLICE_X2Y45.AMUX     Tcina                 0.240   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1470_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o1131_cy
    SLICE_X3Y49.A6       net (fanout=57)       0.968   top/cg/n0069[17:0][3]
    SLICE_X3Y49.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1465_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o121
    SLICE_X0Y43.C4       net (fanout=3)        1.054   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1330_o
    SLICE_X0Y43.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_lutdi6
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy<7>
    SLICE_X0Y44.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
    SLICE_X0Y44.BMUX     Tcinb                 0.286   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1410_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o1141_cy
    SLICE_X3Y50.A4       net (fanout=47)       1.123   top/cg/n0069[17:0][2]
    SLICE_X3Y50.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dout[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o116
    SLICE_X2Y41.D4       net (fanout=2)        1.277   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1397_o
    SLICE_X2Y41.COUT     Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_lutdi7
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy<7>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
    SLICE_X2Y42.BMUX     Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1477_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o1151_cy
    SLICE_X1Y49.B4       net (fanout=18)       1.125   top/cg/n0069[17:0][1]
    SLICE_X1Y49.B        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o161
    SLICE_X2Y51.B4       net (fanout=1)        0.773   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
    SLICE_X2Y51.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<7>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
    SLICE_X2Y52.BMUX     Tcinb                 0.239   top/cg/n0069[17:0][0]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<9>
    SLICE_X6Y31.A4       net (fanout=1)        2.128   top/cg/n0069[17:0][0]
    SLICE_X6Y31.COUT     Topcya                0.472   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
                                                       top/cg/n0069[17:0][0]_rt
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
    SLICE_X6Y33.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<11>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
    SLICE_X6Y34.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<15>
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
    SLICE_X6Y35.AMUX     Tcina                 0.210   top/cg/quantify[31]_GND_9_o_sub_28_OUT[18]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_xor<18>
    SLICE_X6Y30.B4       net (fanout=1)        0.804   top/cg/quantify[31]_GND_9_o_sub_28_OUT[16]
    SLICE_X6Y30.B        Tilo                  0.235   top/cg/mult[16]
                                                       top/cg/Mmux_mult81
    DSP48_X0Y4.A16       net (fanout=1)        1.185   top/cg/mult[16]
    DSP48_X0Y4.P33       Tdspdo_A_P            3.926   top/cg/Mmult_n0097
                                                       top/cg/Mmult_n0097
    DSP48_X0Y5.C16       net (fanout=1)        1.131   top/cg/Mmult_n0097_P33_to_Mmult_n00971
    DSP48_X0Y5.P14       Tdspdo_C_P            3.141   top/cg/Mmult_n00971
                                                       top/cg/Mmult_n00971
    SLICE_X9Y18.C4       net (fanout=8)        0.999   top/cg/n0097[31]
    SLICE_X9Y18.CLK      Tas                   0.373   top/RGB1[10]
                                                       top/cg/Mmux_y3
                                                       top/RGB1_10
    -------------------------------------------------  ---------------------------
    Total                                     69.801ns (27.923ns logic, 41.878ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 (FF)
  Destination:          top/RGB1_10 (FF)
  Requirement:          55.833ns
  Data Path Delay:      69.801ns (Levels of Logic = 69)
  Clock Path Skew:      -0.010ns (0.324 - 0.334)
  Source Clock:         clk_vga falling at 55.833ns
  Destination Clock:    clk_vga rising at 111.666ns
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 to top/RGB1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   u_sdram_vga_top/sys_data_out[7]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
    SLICE_X11Y26.D5      net (fanout=1)        0.238   u_sdram_vga_top/sys_data_out[7]
    SLICE_X11Y26.D       Tilo                  0.259   top/cg/sr0/o1[1]
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/Mmux_lcd_rgb141
    SLICE_X12Y31.B3      net (fanout=2)        1.141   lcd_green[2]
    SLICE_X12Y31.BMUX    Tilo                  0.326   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y31.C4      net (fanout=2)        0.559   top/cg/ADDERTREE_INTERNAL_Madd21
    SLICE_X12Y31.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X12Y32.AQ      Tito_logic            0.698   top/cg/ADDERTREE_INTERNAL_Madd_42
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_xor<0>_5
                                                       top/cg/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X14Y34.A4      net (fanout=1)        0.709   top/cg/ADDERTREE_INTERNAL_Madd_42
    SLICE_X14Y34.AMUX    Tilo                  0.298   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.BX      net (fanout=2)        0.958   top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.CQ      Tito_logic            0.814   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd11_cy<0>_6
                                                       top/cg/ADDERTREE_INTERNAL_Madd_611_rt
    SLICE_X12Y35.C6      net (fanout=2)        0.587   top/cg/ADDERTREE_INTERNAL_Madd_611
    SLICE_X12Y35.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_lut<6>
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<7>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
    SLICE_X12Y36.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<11>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
    SLICE_X12Y37.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<15>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
    SLICE_X12Y38.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<19>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
    SLICE_X12Y39.BMUX    Tcinb                 0.310   top/cg/ADDERTREE_INTERNAL_Madd23_cy[23]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<23>
    SLICE_X16Y37.D2      net (fanout=18)       1.337   top/cg/ADDERTREE_INTERNAL_Madd_2127
    SLICE_X16Y37.COUT    Topcyd                0.312   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_lut<3>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy<3>
    SLICE_X16Y38.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
    SLICE_X16Y38.BMUX    Tcinb                 0.286   top/cb/sr1/o2[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_262_o11_cy
    SLICE_X18Y39.A4      net (fanout=1)        0.547   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_262_o
    SLICE_X18Y39.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<3>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
    SLICE_X18Y40.BMUX    Tcinb                 0.239   u_sdram_vga_top/sys_data_out[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<5>
    SLICE_X15Y37.B6      net (fanout=10)       0.650   top/cg/n0069[17:0][15]
    SLICE_X15Y37.B       Tilo                  0.259   top/cb/sr0/o4[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_356_o111
    SLICE_X10Y35.A5      net (fanout=4)        0.928   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_357_o
    SLICE_X10Y35.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
    SLICE_X10Y36.BMUX    Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_cy[14]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<5>
    SLICE_X13Y37.C6      net (fanout=12)       0.712   top/cg/n0069[17:0][14]
    SLICE_X13Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_lut[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_448_o121
    SLICE_X16Y35.A4      net (fanout=3)        0.804   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_450_o
    SLICE_X16Y35.COUT    Topcya                0.474   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_lut<0>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<3>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
    SLICE_X16Y36.BMUX    Tcinb                 0.286   u_sdram_vga_top/sys_data_out[11]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<5>
    SLICE_X11Y37.C6      net (fanout=13)       0.987   top/cg/n0069[17:0][13]
    SLICE_X11Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_448_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_538_o11
    SLICE_X8Y39.C3       net (fanout=4)        0.852   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_538_o
    SLICE_X8Y39.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_lutdi2
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
    SLICE_X8Y40.CMUX     Tcinc                 0.302   top/cg/n0069[17:0][12]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<6>
    SLICE_X11Y38.D4      net (fanout=18)       0.824   top/cg/n0069[17:0][12]
    SLICE_X11Y38.D       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_626_o121
    SLICE_X16Y39.B4      net (fanout=5)        1.172   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
    SLICE_X16Y39.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<3>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
    SLICE_X16Y40.CMUX    Tcinc                 0.302   top/cb/sr1/o3[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<6>
    SLICE_X11Y42.B6      net (fanout=25)       0.937   top/cg/n0069[17:0][11]
    SLICE_X11Y42.B       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_712_o16
    SLICE_X14Y43.D5      net (fanout=5)        0.933   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_712_o
    SLICE_X14Y43.COUT    Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy<3>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
    SLICE_X14Y44.CMUX    Tcinc                 0.296   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_802_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o161_cy
    SLICE_X9Y43.D6       net (fanout=21)       1.047   top/cg/n0069[17:0][10]
    SLICE_X9Y43.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o111
    SLICE_X12Y43.D4      net (fanout=6)        1.062   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
    SLICE_X12Y43.COUT    Topcyd                0.343   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy<3>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
    SLICE_X12Y44.CMUX    Tcinc                 0.302   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_885_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o171_cy
    SLICE_X11Y42.A4      net (fanout=33)       1.050   top/cg/n0069[17:0][9]
    SLICE_X11Y42.A       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o18
    SLICE_X10Y44.A5      net (fanout=5)        0.705   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_878_o
    SLICE_X10Y44.COUT    Topcya                0.495   top/cg/n0069[17:0][8]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_lutdi4
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_cy<7>
    SLICE_X9Y46.A5       net (fanout=27)       0.915   top/cg/n0069[17:0][8]
    SLICE_X9Y46.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_958_o161
    SLICE_X12Y46.B5      net (fanout=6)        0.960   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_964_o
    SLICE_X12Y46.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<3>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
    SLICE_X12Y47.COUT    Tbyp                  0.093   top/cg/n0069[17:0][7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<7>
    SLICE_X7Y48.A6       net (fanout=42)       1.146   top/cg/n0069[17:0][7]
    SLICE_X7Y48.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1190_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1036_o110
    SLICE_X8Y48.B5       net (fanout=5)        0.726   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1036_o
    SLICE_X8Y48.COUT     Topcyb                0.483   top/cg/n0069[17:0][6]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_cy<7>
    SLICE_X3Y47.A6       net (fanout=31)       1.066   top/cg/n0069[17:0][6]
    SLICE_X3Y47.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1471_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1112_o191
    SLICE_X4Y49.B5       net (fanout=5)        1.060   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1121_o
    SLICE_X4Y49.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<3>
    SLICE_X4Y50.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
    SLICE_X4Y50.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<7>
    SLICE_X4Y51.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
    SLICE_X4Y51.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1197_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o1111_cy
    SLICE_X7Y49.A4       net (fanout=49)       0.857   top/cg/n0069[17:0][5]
    SLICE_X7Y49.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dlink
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o191
    SLICE_X0Y45.B5       net (fanout=2)        1.042   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1195_o
    SLICE_X0Y45.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<3>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
    SLICE_X0Y46.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<7>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
    SLICE_X0Y47.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1404_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o1121_cy
    SLICE_X5Y50.D5       net (fanout=34)       0.963   top/cg/n0069[17:0][4]
    SLICE_X5Y50.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o131
    SLICE_X2Y44.B4       net (fanout=6)        1.258   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
    SLICE_X2Y44.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy<7>
    SLICE_X2Y45.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
    SLICE_X2Y45.AMUX     Tcina                 0.240   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1470_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o1131_cy
    SLICE_X3Y49.A6       net (fanout=57)       0.968   top/cg/n0069[17:0][3]
    SLICE_X3Y49.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1465_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o121
    SLICE_X0Y43.C4       net (fanout=3)        1.054   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1330_o
    SLICE_X0Y43.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_lutdi6
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy<7>
    SLICE_X0Y44.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
    SLICE_X0Y44.BMUX     Tcinb                 0.286   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1410_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o1141_cy
    SLICE_X3Y50.A4       net (fanout=47)       1.123   top/cg/n0069[17:0][2]
    SLICE_X3Y50.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dout[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o116
    SLICE_X2Y41.D4       net (fanout=2)        1.277   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1397_o
    SLICE_X2Y41.COUT     Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_lutdi7
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy<7>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
    SLICE_X2Y42.BMUX     Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1477_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o1151_cy
    SLICE_X1Y49.B4       net (fanout=18)       1.125   top/cg/n0069[17:0][1]
    SLICE_X1Y49.B        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o161
    SLICE_X2Y51.B4       net (fanout=1)        0.773   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
    SLICE_X2Y51.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<7>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
    SLICE_X2Y52.BMUX     Tcinb                 0.239   top/cg/n0069[17:0][0]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<9>
    SLICE_X6Y31.A4       net (fanout=1)        2.128   top/cg/n0069[17:0][0]
    SLICE_X6Y31.COUT     Topcya                0.472   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
                                                       top/cg/n0069[17:0][0]_rt
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
    SLICE_X6Y33.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<11>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
    SLICE_X6Y34.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<15>
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
    SLICE_X6Y35.AMUX     Tcina                 0.210   top/cg/quantify[31]_GND_9_o_sub_28_OUT[18]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_xor<18>
    SLICE_X6Y30.B4       net (fanout=1)        0.804   top/cg/quantify[31]_GND_9_o_sub_28_OUT[16]
    SLICE_X6Y30.B        Tilo                  0.235   top/cg/mult[16]
                                                       top/cg/Mmux_mult81
    DSP48_X0Y4.A16       net (fanout=1)        1.185   top/cg/mult[16]
    DSP48_X0Y4.P31       Tdspdo_A_P            3.926   top/cg/Mmult_n0097
                                                       top/cg/Mmult_n0097
    DSP48_X0Y5.C14       net (fanout=1)        1.131   top/cg/Mmult_n0097_P31_to_Mmult_n00971
    DSP48_X0Y5.P14       Tdspdo_C_P            3.141   top/cg/Mmult_n00971
                                                       top/cg/Mmult_n00971
    SLICE_X9Y18.C4       net (fanout=8)        0.999   top/cg/n0097[31]
    SLICE_X9Y18.CLK      Tas                   0.373   top/RGB1[10]
                                                       top/cg/Mmux_y3
                                                       top/RGB1_10
    -------------------------------------------------  ---------------------------
    Total                                     69.801ns (27.923ns logic, 41.878ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 (FF)
  Destination:          top/RGB1_10 (FF)
  Requirement:          55.833ns
  Data Path Delay:      69.801ns (Levels of Logic = 69)
  Clock Path Skew:      -0.010ns (0.324 - 0.334)
  Source Clock:         clk_vga falling at 55.833ns
  Destination Clock:    clk_vga rising at 111.666ns
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 to top/RGB1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   u_sdram_vga_top/sys_data_out[7]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
    SLICE_X11Y26.D5      net (fanout=1)        0.238   u_sdram_vga_top/sys_data_out[7]
    SLICE_X11Y26.D       Tilo                  0.259   top/cg/sr0/o1[1]
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/Mmux_lcd_rgb141
    SLICE_X12Y31.B3      net (fanout=2)        1.141   lcd_green[2]
    SLICE_X12Y31.BMUX    Tilo                  0.326   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y31.C4      net (fanout=2)        0.559   top/cg/ADDERTREE_INTERNAL_Madd21
    SLICE_X12Y31.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X12Y32.AQ      Tito_logic            0.698   top/cg/ADDERTREE_INTERNAL_Madd_42
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_xor<0>_5
                                                       top/cg/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X14Y34.A4      net (fanout=1)        0.709   top/cg/ADDERTREE_INTERNAL_Madd_42
    SLICE_X14Y34.AMUX    Tilo                  0.298   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.BX      net (fanout=2)        0.958   top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.CQ      Tito_logic            0.814   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd11_cy<0>_6
                                                       top/cg/ADDERTREE_INTERNAL_Madd_611_rt
    SLICE_X12Y35.C6      net (fanout=2)        0.587   top/cg/ADDERTREE_INTERNAL_Madd_611
    SLICE_X12Y35.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_lut<6>
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<7>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
    SLICE_X12Y36.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<11>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
    SLICE_X12Y37.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<15>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
    SLICE_X12Y38.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<19>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
    SLICE_X12Y39.BMUX    Tcinb                 0.310   top/cg/ADDERTREE_INTERNAL_Madd23_cy[23]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<23>
    SLICE_X16Y37.D2      net (fanout=18)       1.337   top/cg/ADDERTREE_INTERNAL_Madd_2127
    SLICE_X16Y37.COUT    Topcyd                0.312   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_lut<3>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy<3>
    SLICE_X16Y38.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
    SLICE_X16Y38.BMUX    Tcinb                 0.286   top/cb/sr1/o2[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_262_o11_cy
    SLICE_X18Y39.A4      net (fanout=1)        0.547   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_262_o
    SLICE_X18Y39.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<3>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
    SLICE_X18Y40.BMUX    Tcinb                 0.239   u_sdram_vga_top/sys_data_out[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<5>
    SLICE_X15Y37.B6      net (fanout=10)       0.650   top/cg/n0069[17:0][15]
    SLICE_X15Y37.B       Tilo                  0.259   top/cb/sr0/o4[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_356_o111
    SLICE_X10Y35.A5      net (fanout=4)        0.928   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_357_o
    SLICE_X10Y35.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
    SLICE_X10Y36.BMUX    Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_cy[14]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<5>
    SLICE_X13Y37.C6      net (fanout=12)       0.712   top/cg/n0069[17:0][14]
    SLICE_X13Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_lut[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_448_o121
    SLICE_X16Y35.A4      net (fanout=3)        0.804   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_450_o
    SLICE_X16Y35.COUT    Topcya                0.474   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_lut<0>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<3>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
    SLICE_X16Y36.BMUX    Tcinb                 0.286   u_sdram_vga_top/sys_data_out[11]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<5>
    SLICE_X11Y37.C6      net (fanout=13)       0.987   top/cg/n0069[17:0][13]
    SLICE_X11Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_448_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_538_o11
    SLICE_X8Y39.C3       net (fanout=4)        0.852   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_538_o
    SLICE_X8Y39.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_lutdi2
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
    SLICE_X8Y40.CMUX     Tcinc                 0.302   top/cg/n0069[17:0][12]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<6>
    SLICE_X11Y38.D4      net (fanout=18)       0.824   top/cg/n0069[17:0][12]
    SLICE_X11Y38.D       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_626_o121
    SLICE_X16Y39.B4      net (fanout=5)        1.172   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
    SLICE_X16Y39.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<3>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
    SLICE_X16Y40.CMUX    Tcinc                 0.302   top/cb/sr1/o3[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<6>
    SLICE_X11Y42.B6      net (fanout=25)       0.937   top/cg/n0069[17:0][11]
    SLICE_X11Y42.B       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_712_o16
    SLICE_X14Y43.D5      net (fanout=5)        0.933   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_712_o
    SLICE_X14Y43.COUT    Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy<3>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
    SLICE_X14Y44.CMUX    Tcinc                 0.296   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_802_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o161_cy
    SLICE_X9Y43.D6       net (fanout=21)       1.047   top/cg/n0069[17:0][10]
    SLICE_X9Y43.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o111
    SLICE_X12Y43.D4      net (fanout=6)        1.062   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
    SLICE_X12Y43.COUT    Topcyd                0.343   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy<3>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
    SLICE_X12Y44.CMUX    Tcinc                 0.302   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_885_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o171_cy
    SLICE_X11Y42.A4      net (fanout=33)       1.050   top/cg/n0069[17:0][9]
    SLICE_X11Y42.A       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o18
    SLICE_X10Y44.A5      net (fanout=5)        0.705   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_878_o
    SLICE_X10Y44.COUT    Topcya                0.495   top/cg/n0069[17:0][8]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_lutdi4
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_cy<7>
    SLICE_X9Y46.A5       net (fanout=27)       0.915   top/cg/n0069[17:0][8]
    SLICE_X9Y46.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_958_o161
    SLICE_X12Y46.B5      net (fanout=6)        0.960   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_964_o
    SLICE_X12Y46.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<3>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
    SLICE_X12Y47.COUT    Tbyp                  0.093   top/cg/n0069[17:0][7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<7>
    SLICE_X7Y48.A6       net (fanout=42)       1.146   top/cg/n0069[17:0][7]
    SLICE_X7Y48.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1190_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1036_o110
    SLICE_X8Y48.B5       net (fanout=5)        0.726   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1036_o
    SLICE_X8Y48.COUT     Topcyb                0.483   top/cg/n0069[17:0][6]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_cy<7>
    SLICE_X3Y47.A6       net (fanout=31)       1.066   top/cg/n0069[17:0][6]
    SLICE_X3Y47.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1471_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1112_o191
    SLICE_X4Y49.B5       net (fanout=5)        1.060   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1121_o
    SLICE_X4Y49.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<3>
    SLICE_X4Y50.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
    SLICE_X4Y50.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<7>
    SLICE_X4Y51.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
    SLICE_X4Y51.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1197_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o1111_cy
    SLICE_X7Y49.A4       net (fanout=49)       0.857   top/cg/n0069[17:0][5]
    SLICE_X7Y49.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dlink
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o191
    SLICE_X0Y45.B5       net (fanout=2)        1.042   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1195_o
    SLICE_X0Y45.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<3>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
    SLICE_X0Y46.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<7>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
    SLICE_X0Y47.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1404_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o1121_cy
    SLICE_X5Y50.D5       net (fanout=34)       0.963   top/cg/n0069[17:0][4]
    SLICE_X5Y50.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o131
    SLICE_X2Y44.B4       net (fanout=6)        1.258   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
    SLICE_X2Y44.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy<7>
    SLICE_X2Y45.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
    SLICE_X2Y45.AMUX     Tcina                 0.240   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1470_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o1131_cy
    SLICE_X3Y49.A6       net (fanout=57)       0.968   top/cg/n0069[17:0][3]
    SLICE_X3Y49.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1465_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o121
    SLICE_X0Y43.C4       net (fanout=3)        1.054   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1330_o
    SLICE_X0Y43.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_lutdi6
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy<7>
    SLICE_X0Y44.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
    SLICE_X0Y44.BMUX     Tcinb                 0.286   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1410_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o1141_cy
    SLICE_X3Y50.A4       net (fanout=47)       1.123   top/cg/n0069[17:0][2]
    SLICE_X3Y50.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dout[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o116
    SLICE_X2Y41.D4       net (fanout=2)        1.277   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1397_o
    SLICE_X2Y41.COUT     Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_lutdi7
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy<7>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
    SLICE_X2Y42.BMUX     Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1477_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o1151_cy
    SLICE_X1Y49.B4       net (fanout=18)       1.125   top/cg/n0069[17:0][1]
    SLICE_X1Y49.B        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o161
    SLICE_X2Y51.B4       net (fanout=1)        0.773   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
    SLICE_X2Y51.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<7>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
    SLICE_X2Y52.BMUX     Tcinb                 0.239   top/cg/n0069[17:0][0]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<9>
    SLICE_X6Y31.A4       net (fanout=1)        2.128   top/cg/n0069[17:0][0]
    SLICE_X6Y31.COUT     Topcya                0.472   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
                                                       top/cg/n0069[17:0][0]_rt
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
    SLICE_X6Y33.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<11>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
    SLICE_X6Y34.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<15>
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
    SLICE_X6Y35.AMUX     Tcina                 0.210   top/cg/quantify[31]_GND_9_o_sub_28_OUT[18]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_xor<18>
    SLICE_X6Y30.B4       net (fanout=1)        0.804   top/cg/quantify[31]_GND_9_o_sub_28_OUT[16]
    SLICE_X6Y30.B        Tilo                  0.235   top/cg/mult[16]
                                                       top/cg/Mmux_mult81
    DSP48_X0Y4.A16       net (fanout=1)        1.185   top/cg/mult[16]
    DSP48_X0Y4.P21       Tdspdo_A_P            3.926   top/cg/Mmult_n0097
                                                       top/cg/Mmult_n0097
    DSP48_X0Y5.C4        net (fanout=1)        1.131   top/cg/Mmult_n0097_P21_to_Mmult_n00971
    DSP48_X0Y5.P14       Tdspdo_C_P            3.141   top/cg/Mmult_n00971
                                                       top/cg/Mmult_n00971
    SLICE_X9Y18.C4       net (fanout=8)        0.999   top/cg/n0097[31]
    SLICE_X9Y18.CLK      Tas                   0.373   top/RGB1[10]
                                                       top/cg/Mmux_y3
                                                       top/RGB1_10
    -------------------------------------------------  ---------------------------
    Total                                     69.801ns (27.923ns logic, 41.878ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 (FF)
  Destination:          top/RGB1_10 (FF)
  Requirement:          55.833ns
  Data Path Delay:      69.794ns (Levels of Logic = 70)
  Clock Path Skew:      -0.010ns (0.324 - 0.334)
  Source Clock:         clk_vga falling at 55.833ns
  Destination Clock:    clk_vga rising at 111.666ns
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 to top/RGB1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   u_sdram_vga_top/sys_data_out[7]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
    SLICE_X11Y26.D5      net (fanout=1)        0.238   u_sdram_vga_top/sys_data_out[7]
    SLICE_X11Y26.D       Tilo                  0.259   top/cg/sr0/o1[1]
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/Mmux_lcd_rgb141
    SLICE_X12Y31.B3      net (fanout=2)        1.141   lcd_green[2]
    SLICE_X12Y31.BMUX    Tilo                  0.326   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y31.C4      net (fanout=2)        0.559   top/cg/ADDERTREE_INTERNAL_Madd21
    SLICE_X12Y31.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X12Y32.AQ      Tito_logic            0.698   top/cg/ADDERTREE_INTERNAL_Madd_42
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_xor<0>_5
                                                       top/cg/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X14Y34.A4      net (fanout=1)        0.709   top/cg/ADDERTREE_INTERNAL_Madd_42
    SLICE_X14Y34.AMUX    Tilo                  0.298   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.BX      net (fanout=2)        0.958   top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.CQ      Tito_logic            0.814   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd11_cy<0>_6
                                                       top/cg/ADDERTREE_INTERNAL_Madd_611_rt
    SLICE_X12Y35.C6      net (fanout=2)        0.587   top/cg/ADDERTREE_INTERNAL_Madd_611
    SLICE_X12Y35.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_lut<6>
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<7>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
    SLICE_X12Y36.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<11>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
    SLICE_X12Y37.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<15>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
    SLICE_X12Y38.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<19>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
    SLICE_X12Y39.BMUX    Tcinb                 0.310   top/cg/ADDERTREE_INTERNAL_Madd23_cy[23]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<23>
    SLICE_X16Y37.D2      net (fanout=18)       1.337   top/cg/ADDERTREE_INTERNAL_Madd_2127
    SLICE_X16Y37.COUT    Topcyd                0.312   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_lut<3>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy<3>
    SLICE_X16Y38.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
    SLICE_X16Y38.BMUX    Tcinb                 0.286   top/cb/sr1/o2[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_262_o11_cy
    SLICE_X18Y39.A4      net (fanout=1)        0.547   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_262_o
    SLICE_X18Y39.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<3>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
    SLICE_X18Y40.BMUX    Tcinb                 0.239   u_sdram_vga_top/sys_data_out[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<5>
    SLICE_X15Y37.B6      net (fanout=10)       0.650   top/cg/n0069[17:0][15]
    SLICE_X15Y37.B       Tilo                  0.259   top/cb/sr0/o4[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_356_o111
    SLICE_X10Y35.A5      net (fanout=4)        0.928   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_357_o
    SLICE_X10Y35.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
    SLICE_X10Y36.BMUX    Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_cy[14]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<5>
    SLICE_X13Y37.C6      net (fanout=12)       0.712   top/cg/n0069[17:0][14]
    SLICE_X13Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_lut[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_448_o121
    SLICE_X16Y35.A4      net (fanout=3)        0.804   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_450_o
    SLICE_X16Y35.COUT    Topcya                0.482   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<3>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
    SLICE_X16Y36.BMUX    Tcinb                 0.286   u_sdram_vga_top/sys_data_out[11]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<5>
    SLICE_X11Y37.C6      net (fanout=13)       0.987   top/cg/n0069[17:0][13]
    SLICE_X11Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_448_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_538_o11
    SLICE_X8Y39.C3       net (fanout=4)        0.852   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_538_o
    SLICE_X8Y39.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_lutdi2
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
    SLICE_X8Y40.CMUX     Tcinc                 0.302   top/cg/n0069[17:0][12]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<6>
    SLICE_X11Y38.D4      net (fanout=18)       0.824   top/cg/n0069[17:0][12]
    SLICE_X11Y38.D       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_626_o121
    SLICE_X16Y39.B4      net (fanout=5)        1.172   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
    SLICE_X16Y39.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<3>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
    SLICE_X16Y40.CMUX    Tcinc                 0.302   top/cb/sr1/o3[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<6>
    SLICE_X11Y42.B6      net (fanout=25)       0.937   top/cg/n0069[17:0][11]
    SLICE_X11Y42.B       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_712_o16
    SLICE_X14Y43.D5      net (fanout=5)        0.933   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_712_o
    SLICE_X14Y43.COUT    Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy<3>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
    SLICE_X14Y44.CMUX    Tcinc                 0.296   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_802_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o161_cy
    SLICE_X9Y43.D6       net (fanout=21)       1.047   top/cg/n0069[17:0][10]
    SLICE_X9Y43.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o111
    SLICE_X12Y43.D4      net (fanout=6)        1.062   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
    SLICE_X12Y43.COUT    Topcyd                0.343   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy<3>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
    SLICE_X12Y44.CMUX    Tcinc                 0.302   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_885_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o171_cy
    SLICE_X11Y42.A4      net (fanout=33)       1.050   top/cg/n0069[17:0][9]
    SLICE_X11Y42.A       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o18
    SLICE_X10Y44.A5      net (fanout=5)        0.705   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_878_o
    SLICE_X10Y44.COUT    Topcya                0.495   top/cg/n0069[17:0][8]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_lutdi4
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_cy<7>
    SLICE_X9Y46.A5       net (fanout=27)       0.915   top/cg/n0069[17:0][8]
    SLICE_X9Y46.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_958_o161
    SLICE_X12Y46.B5      net (fanout=6)        0.960   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_964_o
    SLICE_X12Y46.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<3>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
    SLICE_X12Y47.COUT    Tbyp                  0.093   top/cg/n0069[17:0][7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<7>
    SLICE_X7Y48.A6       net (fanout=42)       1.146   top/cg/n0069[17:0][7]
    SLICE_X7Y48.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1190_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1036_o110
    SLICE_X8Y48.B5       net (fanout=5)        0.726   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1036_o
    SLICE_X8Y48.COUT     Topcyb                0.483   top/cg/n0069[17:0][6]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_cy<7>
    SLICE_X3Y47.A6       net (fanout=31)       1.066   top/cg/n0069[17:0][6]
    SLICE_X3Y47.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1471_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1112_o191
    SLICE_X4Y49.B5       net (fanout=5)        1.060   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1121_o
    SLICE_X4Y49.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<3>
    SLICE_X4Y50.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
    SLICE_X4Y50.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<7>
    SLICE_X4Y51.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
    SLICE_X4Y51.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1197_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o1111_cy
    SLICE_X7Y49.A4       net (fanout=49)       0.857   top/cg/n0069[17:0][5]
    SLICE_X7Y49.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dlink
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o191
    SLICE_X0Y45.B5       net (fanout=2)        1.042   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1195_o
    SLICE_X0Y45.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<3>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
    SLICE_X0Y46.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<7>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
    SLICE_X0Y47.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1404_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o1121_cy
    SLICE_X5Y50.D5       net (fanout=34)       0.963   top/cg/n0069[17:0][4]
    SLICE_X5Y50.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o131
    SLICE_X2Y44.B4       net (fanout=6)        1.258   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
    SLICE_X2Y44.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy<7>
    SLICE_X2Y45.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
    SLICE_X2Y45.AMUX     Tcina                 0.240   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1470_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o1131_cy
    SLICE_X3Y49.A6       net (fanout=57)       0.968   top/cg/n0069[17:0][3]
    SLICE_X3Y49.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1465_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o121
    SLICE_X0Y43.C4       net (fanout=3)        1.054   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1330_o
    SLICE_X0Y43.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_lutdi6
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy<7>
    SLICE_X0Y44.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
    SLICE_X0Y44.BMUX     Tcinb                 0.286   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1410_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o1141_cy
    SLICE_X3Y50.A4       net (fanout=47)       1.123   top/cg/n0069[17:0][2]
    SLICE_X3Y50.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dout[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o116
    SLICE_X2Y41.D4       net (fanout=2)        1.277   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1397_o
    SLICE_X2Y41.COUT     Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_lutdi7
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy<7>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
    SLICE_X2Y42.BMUX     Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1477_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o1151_cy
    SLICE_X1Y43.A3       net (fanout=18)       0.659   top/cg/n0069[17:0][1]
    SLICE_X1Y43.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dout[11]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o1141
    SLICE_X2Y50.B5       net (fanout=1)        1.130   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1476_o
    SLICE_X2Y50.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<3>
    SLICE_X2Y51.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[3]
    SLICE_X2Y51.COUT     Tbyp                  0.091   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<7>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
    SLICE_X2Y52.BMUX     Tcinb                 0.239   top/cg/n0069[17:0][0]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<9>
    SLICE_X6Y31.A4       net (fanout=1)        2.128   top/cg/n0069[17:0][0]
    SLICE_X6Y31.COUT     Topcya                0.472   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
                                                       top/cg/n0069[17:0][0]_rt
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
    SLICE_X6Y33.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<11>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
    SLICE_X6Y34.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<15>
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
    SLICE_X6Y35.AMUX     Tcina                 0.210   top/cg/quantify[31]_GND_9_o_sub_28_OUT[18]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_xor<18>
    SLICE_X6Y30.B4       net (fanout=1)        0.804   top/cg/quantify[31]_GND_9_o_sub_28_OUT[16]
    SLICE_X6Y30.B        Tilo                  0.235   top/cg/mult[16]
                                                       top/cg/Mmux_mult81
    DSP48_X0Y4.A16       net (fanout=1)        1.185   top/cg/mult[16]
    DSP48_X0Y4.P31       Tdspdo_A_P            3.926   top/cg/Mmult_n0097
                                                       top/cg/Mmult_n0097
    DSP48_X0Y5.C14       net (fanout=1)        1.131   top/cg/Mmult_n0097_P31_to_Mmult_n00971
    DSP48_X0Y5.P14       Tdspdo_C_P            3.141   top/cg/Mmult_n00971
                                                       top/cg/Mmult_n00971
    SLICE_X9Y18.C4       net (fanout=8)        0.999   top/cg/n0097[31]
    SLICE_X9Y18.CLK      Tas                   0.373   top/RGB1[10]
                                                       top/cg/Mmux_y3
                                                       top/RGB1_10
    -------------------------------------------------  ---------------------------
    Total                                     69.794ns (28.022ns logic, 41.772ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 (FF)
  Destination:          top/RGB1_10 (FF)
  Requirement:          55.833ns
  Data Path Delay:      69.794ns (Levels of Logic = 69)
  Clock Path Skew:      -0.010ns (0.324 - 0.334)
  Source Clock:         clk_vga falling at 55.833ns
  Destination Clock:    clk_vga rising at 111.666ns
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 to top/RGB1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   u_sdram_vga_top/sys_data_out[7]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
    SLICE_X11Y26.D5      net (fanout=1)        0.238   u_sdram_vga_top/sys_data_out[7]
    SLICE_X11Y26.D       Tilo                  0.259   top/cg/sr0/o1[1]
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/Mmux_lcd_rgb141
    SLICE_X12Y31.B3      net (fanout=2)        1.141   lcd_green[2]
    SLICE_X12Y31.BMUX    Tilo                  0.326   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y31.C4      net (fanout=2)        0.559   top/cg/ADDERTREE_INTERNAL_Madd21
    SLICE_X12Y31.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X12Y32.AQ      Tito_logic            0.698   top/cg/ADDERTREE_INTERNAL_Madd_42
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_xor<0>_5
                                                       top/cg/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X14Y34.A4      net (fanout=1)        0.709   top/cg/ADDERTREE_INTERNAL_Madd_42
    SLICE_X14Y34.AMUX    Tilo                  0.298   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.BX      net (fanout=2)        0.958   top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.CQ      Tito_logic            0.814   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd11_cy<0>_6
                                                       top/cg/ADDERTREE_INTERNAL_Madd_611_rt
    SLICE_X12Y35.C6      net (fanout=2)        0.587   top/cg/ADDERTREE_INTERNAL_Madd_611
    SLICE_X12Y35.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_lut<6>
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<7>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
    SLICE_X12Y36.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<11>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
    SLICE_X12Y37.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<15>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
    SLICE_X12Y38.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<19>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
    SLICE_X12Y39.BMUX    Tcinb                 0.310   top/cg/ADDERTREE_INTERNAL_Madd23_cy[23]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<23>
    SLICE_X16Y37.D2      net (fanout=18)       1.337   top/cg/ADDERTREE_INTERNAL_Madd_2127
    SLICE_X16Y37.COUT    Topcyd                0.312   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_lut<3>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy<3>
    SLICE_X16Y38.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
    SLICE_X16Y38.BMUX    Tcinb                 0.286   top/cb/sr1/o2[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_262_o11_cy
    SLICE_X18Y39.A4      net (fanout=1)        0.547   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_262_o
    SLICE_X18Y39.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<3>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
    SLICE_X18Y40.BMUX    Tcinb                 0.239   u_sdram_vga_top/sys_data_out[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<5>
    SLICE_X15Y37.B6      net (fanout=10)       0.650   top/cg/n0069[17:0][15]
    SLICE_X15Y37.B       Tilo                  0.259   top/cb/sr0/o4[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_356_o111
    SLICE_X10Y35.A5      net (fanout=4)        0.928   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_357_o
    SLICE_X10Y35.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
    SLICE_X10Y36.BMUX    Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_cy[14]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<5>
    SLICE_X13Y37.C6      net (fanout=12)       0.712   top/cg/n0069[17:0][14]
    SLICE_X13Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_lut[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_448_o121
    SLICE_X16Y35.A4      net (fanout=3)        0.804   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_450_o
    SLICE_X16Y35.COUT    Topcya                0.482   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<3>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
    SLICE_X16Y36.BMUX    Tcinb                 0.286   u_sdram_vga_top/sys_data_out[11]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<5>
    SLICE_X11Y37.C6      net (fanout=13)       0.987   top/cg/n0069[17:0][13]
    SLICE_X11Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_448_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_538_o11
    SLICE_X8Y39.C3       net (fanout=4)        0.852   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_538_o
    SLICE_X8Y39.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_lutdi2
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
    SLICE_X8Y40.CMUX     Tcinc                 0.302   top/cg/n0069[17:0][12]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<6>
    SLICE_X11Y38.D4      net (fanout=18)       0.824   top/cg/n0069[17:0][12]
    SLICE_X11Y38.D       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_626_o121
    SLICE_X16Y39.B4      net (fanout=5)        1.172   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
    SLICE_X16Y39.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<3>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
    SLICE_X16Y40.CMUX    Tcinc                 0.302   top/cb/sr1/o3[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<6>
    SLICE_X11Y42.B6      net (fanout=25)       0.937   top/cg/n0069[17:0][11]
    SLICE_X11Y42.B       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_712_o16
    SLICE_X14Y43.D5      net (fanout=5)        0.933   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_712_o
    SLICE_X14Y43.COUT    Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy<3>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
    SLICE_X14Y44.CMUX    Tcinc                 0.296   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_802_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o161_cy
    SLICE_X11Y46.B6      net (fanout=21)       1.028   top/cg/n0069[17:0][10]
    SLICE_X11Y46.B       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1040_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o121
    SLICE_X12Y43.C4      net (fanout=6)        1.058   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_798_o
    SLICE_X12Y43.COUT    Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_lutdi2
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy<3>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
    SLICE_X12Y44.CMUX    Tcinc                 0.302   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_885_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o171_cy
    SLICE_X11Y42.A4      net (fanout=33)       1.050   top/cg/n0069[17:0][9]
    SLICE_X11Y42.A       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o18
    SLICE_X10Y44.A5      net (fanout=5)        0.705   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_878_o
    SLICE_X10Y44.COUT    Topcya                0.495   top/cg/n0069[17:0][8]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_lutdi4
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_cy<7>
    SLICE_X9Y46.A5       net (fanout=27)       0.915   top/cg/n0069[17:0][8]
    SLICE_X9Y46.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_958_o161
    SLICE_X12Y46.B5      net (fanout=6)        0.960   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_964_o
    SLICE_X12Y46.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<3>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
    SLICE_X12Y47.COUT    Tbyp                  0.093   top/cg/n0069[17:0][7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<7>
    SLICE_X7Y48.A6       net (fanout=42)       1.146   top/cg/n0069[17:0][7]
    SLICE_X7Y48.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1190_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1036_o110
    SLICE_X8Y48.B5       net (fanout=5)        0.726   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1036_o
    SLICE_X8Y48.COUT     Topcyb                0.483   top/cg/n0069[17:0][6]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_cy<7>
    SLICE_X3Y47.A6       net (fanout=31)       1.066   top/cg/n0069[17:0][6]
    SLICE_X3Y47.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1471_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1112_o191
    SLICE_X4Y49.B5       net (fanout=5)        1.060   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1121_o
    SLICE_X4Y49.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<3>
    SLICE_X4Y50.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
    SLICE_X4Y50.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<7>
    SLICE_X4Y51.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
    SLICE_X4Y51.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1197_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o1111_cy
    SLICE_X7Y49.A4       net (fanout=49)       0.857   top/cg/n0069[17:0][5]
    SLICE_X7Y49.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dlink
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o191
    SLICE_X0Y45.B5       net (fanout=2)        1.042   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1195_o
    SLICE_X0Y45.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<3>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
    SLICE_X0Y46.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<7>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
    SLICE_X0Y47.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1404_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o1121_cy
    SLICE_X5Y50.D5       net (fanout=34)       0.963   top/cg/n0069[17:0][4]
    SLICE_X5Y50.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o131
    SLICE_X2Y44.B4       net (fanout=6)        1.258   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
    SLICE_X2Y44.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy<7>
    SLICE_X2Y45.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
    SLICE_X2Y45.AMUX     Tcina                 0.240   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1470_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o1131_cy
    SLICE_X3Y49.A6       net (fanout=57)       0.968   top/cg/n0069[17:0][3]
    SLICE_X3Y49.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1465_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o121
    SLICE_X0Y43.C4       net (fanout=3)        1.054   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1330_o
    SLICE_X0Y43.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_lutdi6
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy<7>
    SLICE_X0Y44.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
    SLICE_X0Y44.BMUX     Tcinb                 0.286   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1410_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o1141_cy
    SLICE_X3Y50.A4       net (fanout=47)       1.123   top/cg/n0069[17:0][2]
    SLICE_X3Y50.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dout[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o116
    SLICE_X2Y41.D4       net (fanout=2)        1.277   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1397_o
    SLICE_X2Y41.COUT     Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_lutdi7
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy<7>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
    SLICE_X2Y42.BMUX     Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1477_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o1151_cy
    SLICE_X1Y49.B4       net (fanout=18)       1.125   top/cg/n0069[17:0][1]
    SLICE_X1Y49.B        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o161
    SLICE_X2Y51.B4       net (fanout=1)        0.773   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
    SLICE_X2Y51.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<7>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
    SLICE_X2Y52.BMUX     Tcinb                 0.239   top/cg/n0069[17:0][0]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<9>
    SLICE_X6Y31.A4       net (fanout=1)        2.128   top/cg/n0069[17:0][0]
    SLICE_X6Y31.COUT     Topcya                0.472   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
                                                       top/cg/n0069[17:0][0]_rt
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
    SLICE_X6Y33.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<11>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
    SLICE_X6Y34.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<15>
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
    SLICE_X6Y35.AMUX     Tcina                 0.210   top/cg/quantify[31]_GND_9_o_sub_28_OUT[18]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_xor<18>
    SLICE_X6Y30.B4       net (fanout=1)        0.804   top/cg/quantify[31]_GND_9_o_sub_28_OUT[16]
    SLICE_X6Y30.B        Tilo                  0.235   top/cg/mult[16]
                                                       top/cg/Mmux_mult81
    DSP48_X0Y4.A16       net (fanout=1)        1.185   top/cg/mult[16]
    DSP48_X0Y4.P33       Tdspdo_A_P            3.926   top/cg/Mmult_n0097
                                                       top/cg/Mmult_n0097
    DSP48_X0Y5.C16       net (fanout=1)        1.131   top/cg/Mmult_n0097_P33_to_Mmult_n00971
    DSP48_X0Y5.P14       Tdspdo_C_P            3.141   top/cg/Mmult_n00971
                                                       top/cg/Mmult_n00971
    SLICE_X9Y18.C4       net (fanout=8)        0.999   top/cg/n0097[31]
    SLICE_X9Y18.CLK      Tas                   0.373   top/RGB1[10]
                                                       top/cg/Mmux_y3
                                                       top/RGB1_10
    -------------------------------------------------  ---------------------------
    Total                                     69.794ns (27.939ns logic, 41.855ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 (FF)
  Destination:          top/RGB1_10 (FF)
  Requirement:          55.833ns
  Data Path Delay:      69.794ns (Levels of Logic = 70)
  Clock Path Skew:      -0.010ns (0.324 - 0.334)
  Source Clock:         clk_vga falling at 55.833ns
  Destination Clock:    clk_vga rising at 111.666ns
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 to top/RGB1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   u_sdram_vga_top/sys_data_out[7]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
    SLICE_X11Y26.D5      net (fanout=1)        0.238   u_sdram_vga_top/sys_data_out[7]
    SLICE_X11Y26.D       Tilo                  0.259   top/cg/sr0/o1[1]
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/Mmux_lcd_rgb141
    SLICE_X12Y31.B3      net (fanout=2)        1.141   lcd_green[2]
    SLICE_X12Y31.BMUX    Tilo                  0.326   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y31.C4      net (fanout=2)        0.559   top/cg/ADDERTREE_INTERNAL_Madd21
    SLICE_X12Y31.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X12Y32.AQ      Tito_logic            0.698   top/cg/ADDERTREE_INTERNAL_Madd_42
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_xor<0>_5
                                                       top/cg/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X14Y34.A4      net (fanout=1)        0.709   top/cg/ADDERTREE_INTERNAL_Madd_42
    SLICE_X14Y34.AMUX    Tilo                  0.298   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.BX      net (fanout=2)        0.958   top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.CQ      Tito_logic            0.814   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd11_cy<0>_6
                                                       top/cg/ADDERTREE_INTERNAL_Madd_611_rt
    SLICE_X12Y35.C6      net (fanout=2)        0.587   top/cg/ADDERTREE_INTERNAL_Madd_611
    SLICE_X12Y35.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_lut<6>
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<7>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
    SLICE_X12Y36.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<11>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
    SLICE_X12Y37.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<15>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
    SLICE_X12Y38.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<19>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
    SLICE_X12Y39.BMUX    Tcinb                 0.310   top/cg/ADDERTREE_INTERNAL_Madd23_cy[23]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<23>
    SLICE_X16Y37.D2      net (fanout=18)       1.337   top/cg/ADDERTREE_INTERNAL_Madd_2127
    SLICE_X16Y37.COUT    Topcyd                0.312   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_lut<3>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy<3>
    SLICE_X16Y38.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
    SLICE_X16Y38.BMUX    Tcinb                 0.286   top/cb/sr1/o2[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_262_o11_cy
    SLICE_X18Y39.A4      net (fanout=1)        0.547   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_262_o
    SLICE_X18Y39.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<3>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
    SLICE_X18Y40.BMUX    Tcinb                 0.239   u_sdram_vga_top/sys_data_out[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<5>
    SLICE_X15Y37.B6      net (fanout=10)       0.650   top/cg/n0069[17:0][15]
    SLICE_X15Y37.B       Tilo                  0.259   top/cb/sr0/o4[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_356_o111
    SLICE_X10Y35.A5      net (fanout=4)        0.928   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_357_o
    SLICE_X10Y35.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
    SLICE_X10Y36.BMUX    Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_cy[14]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<5>
    SLICE_X13Y37.C6      net (fanout=12)       0.712   top/cg/n0069[17:0][14]
    SLICE_X13Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_lut[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_448_o121
    SLICE_X16Y35.A4      net (fanout=3)        0.804   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_450_o
    SLICE_X16Y35.COUT    Topcya                0.482   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<3>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
    SLICE_X16Y36.BMUX    Tcinb                 0.286   u_sdram_vga_top/sys_data_out[11]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<5>
    SLICE_X11Y37.C6      net (fanout=13)       0.987   top/cg/n0069[17:0][13]
    SLICE_X11Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_448_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_538_o11
    SLICE_X8Y39.C3       net (fanout=4)        0.852   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_538_o
    SLICE_X8Y39.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_lutdi2
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
    SLICE_X8Y40.CMUX     Tcinc                 0.302   top/cg/n0069[17:0][12]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<6>
    SLICE_X11Y38.D4      net (fanout=18)       0.824   top/cg/n0069[17:0][12]
    SLICE_X11Y38.D       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_626_o121
    SLICE_X16Y39.B4      net (fanout=5)        1.172   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
    SLICE_X16Y39.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<3>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
    SLICE_X16Y40.CMUX    Tcinc                 0.302   top/cb/sr1/o3[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<6>
    SLICE_X11Y42.B6      net (fanout=25)       0.937   top/cg/n0069[17:0][11]
    SLICE_X11Y42.B       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_712_o16
    SLICE_X14Y43.D5      net (fanout=5)        0.933   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_712_o
    SLICE_X14Y43.COUT    Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy<3>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
    SLICE_X14Y44.CMUX    Tcinc                 0.296   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_802_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o161_cy
    SLICE_X9Y43.D6       net (fanout=21)       1.047   top/cg/n0069[17:0][10]
    SLICE_X9Y43.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o111
    SLICE_X12Y43.D4      net (fanout=6)        1.062   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
    SLICE_X12Y43.COUT    Topcyd                0.343   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy<3>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
    SLICE_X12Y44.CMUX    Tcinc                 0.302   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_885_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o171_cy
    SLICE_X11Y42.A4      net (fanout=33)       1.050   top/cg/n0069[17:0][9]
    SLICE_X11Y42.A       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o18
    SLICE_X10Y44.A5      net (fanout=5)        0.705   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_878_o
    SLICE_X10Y44.COUT    Topcya                0.495   top/cg/n0069[17:0][8]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_lutdi4
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_cy<7>
    SLICE_X9Y46.A5       net (fanout=27)       0.915   top/cg/n0069[17:0][8]
    SLICE_X9Y46.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_958_o161
    SLICE_X12Y46.B5      net (fanout=6)        0.960   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_964_o
    SLICE_X12Y46.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<3>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
    SLICE_X12Y47.COUT    Tbyp                  0.093   top/cg/n0069[17:0][7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<7>
    SLICE_X7Y48.A6       net (fanout=42)       1.146   top/cg/n0069[17:0][7]
    SLICE_X7Y48.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1190_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1036_o110
    SLICE_X8Y48.B5       net (fanout=5)        0.726   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1036_o
    SLICE_X8Y48.COUT     Topcyb                0.483   top/cg/n0069[17:0][6]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_cy<7>
    SLICE_X3Y47.A6       net (fanout=31)       1.066   top/cg/n0069[17:0][6]
    SLICE_X3Y47.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1471_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1112_o191
    SLICE_X4Y49.B5       net (fanout=5)        1.060   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1121_o
    SLICE_X4Y49.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<3>
    SLICE_X4Y50.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
    SLICE_X4Y50.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<7>
    SLICE_X4Y51.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
    SLICE_X4Y51.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1197_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o1111_cy
    SLICE_X7Y49.A4       net (fanout=49)       0.857   top/cg/n0069[17:0][5]
    SLICE_X7Y49.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dlink
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o191
    SLICE_X0Y45.B5       net (fanout=2)        1.042   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1195_o
    SLICE_X0Y45.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<3>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
    SLICE_X0Y46.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<7>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
    SLICE_X0Y47.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1404_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o1121_cy
    SLICE_X5Y50.D5       net (fanout=34)       0.963   top/cg/n0069[17:0][4]
    SLICE_X5Y50.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o131
    SLICE_X2Y44.B4       net (fanout=6)        1.258   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
    SLICE_X2Y44.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy<7>
    SLICE_X2Y45.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
    SLICE_X2Y45.AMUX     Tcina                 0.240   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1470_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o1131_cy
    SLICE_X3Y49.A6       net (fanout=57)       0.968   top/cg/n0069[17:0][3]
    SLICE_X3Y49.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1465_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o121
    SLICE_X0Y43.C4       net (fanout=3)        1.054   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1330_o
    SLICE_X0Y43.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_lutdi6
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy<7>
    SLICE_X0Y44.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
    SLICE_X0Y44.BMUX     Tcinb                 0.286   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1410_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o1141_cy
    SLICE_X3Y50.A4       net (fanout=47)       1.123   top/cg/n0069[17:0][2]
    SLICE_X3Y50.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dout[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o116
    SLICE_X2Y41.D4       net (fanout=2)        1.277   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1397_o
    SLICE_X2Y41.COUT     Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_lutdi7
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy<7>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
    SLICE_X2Y42.BMUX     Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1477_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o1151_cy
    SLICE_X1Y43.A3       net (fanout=18)       0.659   top/cg/n0069[17:0][1]
    SLICE_X1Y43.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dout[11]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o1141
    SLICE_X2Y50.B5       net (fanout=1)        1.130   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1476_o
    SLICE_X2Y50.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<3>
    SLICE_X2Y51.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[3]
    SLICE_X2Y51.COUT     Tbyp                  0.091   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<7>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
    SLICE_X2Y52.BMUX     Tcinb                 0.239   top/cg/n0069[17:0][0]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<9>
    SLICE_X6Y31.A4       net (fanout=1)        2.128   top/cg/n0069[17:0][0]
    SLICE_X6Y31.COUT     Topcya                0.472   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
                                                       top/cg/n0069[17:0][0]_rt
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
    SLICE_X6Y33.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<11>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
    SLICE_X6Y34.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<15>
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
    SLICE_X6Y35.AMUX     Tcina                 0.210   top/cg/quantify[31]_GND_9_o_sub_28_OUT[18]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_xor<18>
    SLICE_X6Y30.B4       net (fanout=1)        0.804   top/cg/quantify[31]_GND_9_o_sub_28_OUT[16]
    SLICE_X6Y30.B        Tilo                  0.235   top/cg/mult[16]
                                                       top/cg/Mmux_mult81
    DSP48_X0Y4.A16       net (fanout=1)        1.185   top/cg/mult[16]
    DSP48_X0Y4.P33       Tdspdo_A_P            3.926   top/cg/Mmult_n0097
                                                       top/cg/Mmult_n0097
    DSP48_X0Y5.C16       net (fanout=1)        1.131   top/cg/Mmult_n0097_P33_to_Mmult_n00971
    DSP48_X0Y5.P14       Tdspdo_C_P            3.141   top/cg/Mmult_n00971
                                                       top/cg/Mmult_n00971
    SLICE_X9Y18.C4       net (fanout=8)        0.999   top/cg/n0097[31]
    SLICE_X9Y18.CLK      Tas                   0.373   top/RGB1[10]
                                                       top/cg/Mmux_y3
                                                       top/RGB1_10
    -------------------------------------------------  ---------------------------
    Total                                     69.794ns (28.022ns logic, 41.772ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 (FF)
  Destination:          top/RGB1_10 (FF)
  Requirement:          55.833ns
  Data Path Delay:      69.794ns (Levels of Logic = 69)
  Clock Path Skew:      -0.010ns (0.324 - 0.334)
  Source Clock:         clk_vga falling at 55.833ns
  Destination Clock:    clk_vga rising at 111.666ns
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 to top/RGB1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   u_sdram_vga_top/sys_data_out[7]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
    SLICE_X11Y26.D5      net (fanout=1)        0.238   u_sdram_vga_top/sys_data_out[7]
    SLICE_X11Y26.D       Tilo                  0.259   top/cg/sr0/o1[1]
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/Mmux_lcd_rgb141
    SLICE_X12Y31.B3      net (fanout=2)        1.141   lcd_green[2]
    SLICE_X12Y31.BMUX    Tilo                  0.326   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y31.C4      net (fanout=2)        0.559   top/cg/ADDERTREE_INTERNAL_Madd21
    SLICE_X12Y31.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X12Y32.AQ      Tito_logic            0.698   top/cg/ADDERTREE_INTERNAL_Madd_42
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_xor<0>_5
                                                       top/cg/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X14Y34.A4      net (fanout=1)        0.709   top/cg/ADDERTREE_INTERNAL_Madd_42
    SLICE_X14Y34.AMUX    Tilo                  0.298   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.BX      net (fanout=2)        0.958   top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.CQ      Tito_logic            0.814   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd11_cy<0>_6
                                                       top/cg/ADDERTREE_INTERNAL_Madd_611_rt
    SLICE_X12Y35.C6      net (fanout=2)        0.587   top/cg/ADDERTREE_INTERNAL_Madd_611
    SLICE_X12Y35.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_lut<6>
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<7>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
    SLICE_X12Y36.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<11>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
    SLICE_X12Y37.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<15>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
    SLICE_X12Y38.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<19>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
    SLICE_X12Y39.BMUX    Tcinb                 0.310   top/cg/ADDERTREE_INTERNAL_Madd23_cy[23]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<23>
    SLICE_X16Y37.D2      net (fanout=18)       1.337   top/cg/ADDERTREE_INTERNAL_Madd_2127
    SLICE_X16Y37.COUT    Topcyd                0.312   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_lut<3>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy<3>
    SLICE_X16Y38.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
    SLICE_X16Y38.BMUX    Tcinb                 0.286   top/cb/sr1/o2[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_262_o11_cy
    SLICE_X18Y39.A4      net (fanout=1)        0.547   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_262_o
    SLICE_X18Y39.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<3>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
    SLICE_X18Y40.BMUX    Tcinb                 0.239   u_sdram_vga_top/sys_data_out[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<5>
    SLICE_X15Y37.B6      net (fanout=10)       0.650   top/cg/n0069[17:0][15]
    SLICE_X15Y37.B       Tilo                  0.259   top/cb/sr0/o4[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_356_o111
    SLICE_X10Y35.A5      net (fanout=4)        0.928   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_357_o
    SLICE_X10Y35.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
    SLICE_X10Y36.BMUX    Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_cy[14]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<5>
    SLICE_X13Y37.C6      net (fanout=12)       0.712   top/cg/n0069[17:0][14]
    SLICE_X13Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_lut[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_448_o121
    SLICE_X16Y35.A4      net (fanout=3)        0.804   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_450_o
    SLICE_X16Y35.COUT    Topcya                0.482   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<3>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
    SLICE_X16Y36.BMUX    Tcinb                 0.286   u_sdram_vga_top/sys_data_out[11]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<5>
    SLICE_X11Y37.C6      net (fanout=13)       0.987   top/cg/n0069[17:0][13]
    SLICE_X11Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_448_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_538_o11
    SLICE_X8Y39.C3       net (fanout=4)        0.852   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_538_o
    SLICE_X8Y39.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_lutdi2
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
    SLICE_X8Y40.CMUX     Tcinc                 0.302   top/cg/n0069[17:0][12]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<6>
    SLICE_X11Y38.D4      net (fanout=18)       0.824   top/cg/n0069[17:0][12]
    SLICE_X11Y38.D       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_626_o121
    SLICE_X16Y39.B4      net (fanout=5)        1.172   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
    SLICE_X16Y39.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<3>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
    SLICE_X16Y40.CMUX    Tcinc                 0.302   top/cb/sr1/o3[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<6>
    SLICE_X11Y42.B6      net (fanout=25)       0.937   top/cg/n0069[17:0][11]
    SLICE_X11Y42.B       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_712_o16
    SLICE_X14Y43.D5      net (fanout=5)        0.933   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_712_o
    SLICE_X14Y43.COUT    Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy<3>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
    SLICE_X14Y44.CMUX    Tcinc                 0.296   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_802_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o161_cy
    SLICE_X11Y46.B6      net (fanout=21)       1.028   top/cg/n0069[17:0][10]
    SLICE_X11Y46.B       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1040_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o121
    SLICE_X12Y43.C4      net (fanout=6)        1.058   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_798_o
    SLICE_X12Y43.COUT    Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_lutdi2
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy<3>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
    SLICE_X12Y44.CMUX    Tcinc                 0.302   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_885_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o171_cy
    SLICE_X11Y42.A4      net (fanout=33)       1.050   top/cg/n0069[17:0][9]
    SLICE_X11Y42.A       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o18
    SLICE_X10Y44.A5      net (fanout=5)        0.705   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_878_o
    SLICE_X10Y44.COUT    Topcya                0.495   top/cg/n0069[17:0][8]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_lutdi4
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_cy<7>
    SLICE_X9Y46.A5       net (fanout=27)       0.915   top/cg/n0069[17:0][8]
    SLICE_X9Y46.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_958_o161
    SLICE_X12Y46.B5      net (fanout=6)        0.960   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_964_o
    SLICE_X12Y46.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<3>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
    SLICE_X12Y47.COUT    Tbyp                  0.093   top/cg/n0069[17:0][7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<7>
    SLICE_X7Y48.A6       net (fanout=42)       1.146   top/cg/n0069[17:0][7]
    SLICE_X7Y48.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1190_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1036_o110
    SLICE_X8Y48.B5       net (fanout=5)        0.726   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1036_o
    SLICE_X8Y48.COUT     Topcyb                0.483   top/cg/n0069[17:0][6]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_cy<7>
    SLICE_X3Y47.A6       net (fanout=31)       1.066   top/cg/n0069[17:0][6]
    SLICE_X3Y47.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1471_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1112_o191
    SLICE_X4Y49.B5       net (fanout=5)        1.060   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1121_o
    SLICE_X4Y49.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<3>
    SLICE_X4Y50.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
    SLICE_X4Y50.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<7>
    SLICE_X4Y51.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
    SLICE_X4Y51.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1197_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o1111_cy
    SLICE_X7Y49.A4       net (fanout=49)       0.857   top/cg/n0069[17:0][5]
    SLICE_X7Y49.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dlink
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o191
    SLICE_X0Y45.B5       net (fanout=2)        1.042   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1195_o
    SLICE_X0Y45.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<3>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
    SLICE_X0Y46.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<7>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
    SLICE_X0Y47.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1404_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o1121_cy
    SLICE_X5Y50.D5       net (fanout=34)       0.963   top/cg/n0069[17:0][4]
    SLICE_X5Y50.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o131
    SLICE_X2Y44.B4       net (fanout=6)        1.258   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
    SLICE_X2Y44.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy<7>
    SLICE_X2Y45.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
    SLICE_X2Y45.AMUX     Tcina                 0.240   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1470_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o1131_cy
    SLICE_X3Y49.A6       net (fanout=57)       0.968   top/cg/n0069[17:0][3]
    SLICE_X3Y49.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1465_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o121
    SLICE_X0Y43.C4       net (fanout=3)        1.054   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1330_o
    SLICE_X0Y43.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_lutdi6
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy<7>
    SLICE_X0Y44.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
    SLICE_X0Y44.BMUX     Tcinb                 0.286   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1410_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o1141_cy
    SLICE_X3Y50.A4       net (fanout=47)       1.123   top/cg/n0069[17:0][2]
    SLICE_X3Y50.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dout[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o116
    SLICE_X2Y41.D4       net (fanout=2)        1.277   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1397_o
    SLICE_X2Y41.COUT     Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_lutdi7
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy<7>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
    SLICE_X2Y42.BMUX     Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1477_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o1151_cy
    SLICE_X1Y49.B4       net (fanout=18)       1.125   top/cg/n0069[17:0][1]
    SLICE_X1Y49.B        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o161
    SLICE_X2Y51.B4       net (fanout=1)        0.773   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
    SLICE_X2Y51.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<7>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
    SLICE_X2Y52.BMUX     Tcinb                 0.239   top/cg/n0069[17:0][0]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<9>
    SLICE_X6Y31.A4       net (fanout=1)        2.128   top/cg/n0069[17:0][0]
    SLICE_X6Y31.COUT     Topcya                0.472   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
                                                       top/cg/n0069[17:0][0]_rt
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
    SLICE_X6Y33.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<11>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
    SLICE_X6Y34.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<15>
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
    SLICE_X6Y35.AMUX     Tcina                 0.210   top/cg/quantify[31]_GND_9_o_sub_28_OUT[18]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_xor<18>
    SLICE_X6Y30.B4       net (fanout=1)        0.804   top/cg/quantify[31]_GND_9_o_sub_28_OUT[16]
    SLICE_X6Y30.B        Tilo                  0.235   top/cg/mult[16]
                                                       top/cg/Mmux_mult81
    DSP48_X0Y4.A16       net (fanout=1)        1.185   top/cg/mult[16]
    DSP48_X0Y4.P31       Tdspdo_A_P            3.926   top/cg/Mmult_n0097
                                                       top/cg/Mmult_n0097
    DSP48_X0Y5.C14       net (fanout=1)        1.131   top/cg/Mmult_n0097_P31_to_Mmult_n00971
    DSP48_X0Y5.P14       Tdspdo_C_P            3.141   top/cg/Mmult_n00971
                                                       top/cg/Mmult_n00971
    SLICE_X9Y18.C4       net (fanout=8)        0.999   top/cg/n0097[31]
    SLICE_X9Y18.CLK      Tas                   0.373   top/RGB1[10]
                                                       top/cg/Mmux_y3
                                                       top/RGB1_10
    -------------------------------------------------  ---------------------------
    Total                                     69.794ns (27.939ns logic, 41.855ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 (FF)
  Destination:          top/RGB1_10 (FF)
  Requirement:          55.833ns
  Data Path Delay:      69.794ns (Levels of Logic = 69)
  Clock Path Skew:      -0.010ns (0.324 - 0.334)
  Source Clock:         clk_vga falling at 55.833ns
  Destination Clock:    clk_vga rising at 111.666ns
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 to top/RGB1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   u_sdram_vga_top/sys_data_out[7]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
    SLICE_X11Y26.D5      net (fanout=1)        0.238   u_sdram_vga_top/sys_data_out[7]
    SLICE_X11Y26.D       Tilo                  0.259   top/cg/sr0/o1[1]
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/Mmux_lcd_rgb141
    SLICE_X12Y31.B3      net (fanout=2)        1.141   lcd_green[2]
    SLICE_X12Y31.BMUX    Tilo                  0.326   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y31.C4      net (fanout=2)        0.559   top/cg/ADDERTREE_INTERNAL_Madd21
    SLICE_X12Y31.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X12Y32.AQ      Tito_logic            0.698   top/cg/ADDERTREE_INTERNAL_Madd_42
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_xor<0>_5
                                                       top/cg/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X14Y34.A4      net (fanout=1)        0.709   top/cg/ADDERTREE_INTERNAL_Madd_42
    SLICE_X14Y34.AMUX    Tilo                  0.298   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.BX      net (fanout=2)        0.958   top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.CQ      Tito_logic            0.814   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd11_cy<0>_6
                                                       top/cg/ADDERTREE_INTERNAL_Madd_611_rt
    SLICE_X12Y35.C6      net (fanout=2)        0.587   top/cg/ADDERTREE_INTERNAL_Madd_611
    SLICE_X12Y35.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_lut<6>
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<7>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
    SLICE_X12Y36.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<11>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
    SLICE_X12Y37.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<15>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
    SLICE_X12Y38.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<19>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
    SLICE_X12Y39.BMUX    Tcinb                 0.310   top/cg/ADDERTREE_INTERNAL_Madd23_cy[23]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<23>
    SLICE_X16Y37.D2      net (fanout=18)       1.337   top/cg/ADDERTREE_INTERNAL_Madd_2127
    SLICE_X16Y37.COUT    Topcyd                0.312   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_lut<3>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy<3>
    SLICE_X16Y38.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
    SLICE_X16Y38.BMUX    Tcinb                 0.286   top/cb/sr1/o2[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_262_o11_cy
    SLICE_X18Y39.A4      net (fanout=1)        0.547   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_262_o
    SLICE_X18Y39.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<3>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
    SLICE_X18Y40.BMUX    Tcinb                 0.239   u_sdram_vga_top/sys_data_out[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<5>
    SLICE_X15Y37.B6      net (fanout=10)       0.650   top/cg/n0069[17:0][15]
    SLICE_X15Y37.B       Tilo                  0.259   top/cb/sr0/o4[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_356_o111
    SLICE_X10Y35.A5      net (fanout=4)        0.928   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_357_o
    SLICE_X10Y35.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
    SLICE_X10Y36.BMUX    Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_cy[14]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<5>
    SLICE_X13Y37.C6      net (fanout=12)       0.712   top/cg/n0069[17:0][14]
    SLICE_X13Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_lut[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_448_o121
    SLICE_X16Y35.A4      net (fanout=3)        0.804   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_450_o
    SLICE_X16Y35.COUT    Topcya                0.482   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<3>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
    SLICE_X16Y36.BMUX    Tcinb                 0.286   u_sdram_vga_top/sys_data_out[11]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<5>
    SLICE_X11Y37.C6      net (fanout=13)       0.987   top/cg/n0069[17:0][13]
    SLICE_X11Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_448_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_538_o11
    SLICE_X8Y39.C3       net (fanout=4)        0.852   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_538_o
    SLICE_X8Y39.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_lutdi2
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
    SLICE_X8Y40.CMUX     Tcinc                 0.302   top/cg/n0069[17:0][12]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<6>
    SLICE_X11Y38.D4      net (fanout=18)       0.824   top/cg/n0069[17:0][12]
    SLICE_X11Y38.D       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_626_o121
    SLICE_X16Y39.B4      net (fanout=5)        1.172   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
    SLICE_X16Y39.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<3>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
    SLICE_X16Y40.CMUX    Tcinc                 0.302   top/cb/sr1/o3[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<6>
    SLICE_X11Y42.B6      net (fanout=25)       0.937   top/cg/n0069[17:0][11]
    SLICE_X11Y42.B       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_712_o16
    SLICE_X14Y43.D5      net (fanout=5)        0.933   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_712_o
    SLICE_X14Y43.COUT    Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy<3>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
    SLICE_X14Y44.CMUX    Tcinc                 0.296   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_802_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o161_cy
    SLICE_X11Y46.B6      net (fanout=21)       1.028   top/cg/n0069[17:0][10]
    SLICE_X11Y46.B       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1040_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o121
    SLICE_X12Y43.C4      net (fanout=6)        1.058   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_798_o
    SLICE_X12Y43.COUT    Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_lutdi2
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy<3>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
    SLICE_X12Y44.CMUX    Tcinc                 0.302   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_885_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o171_cy
    SLICE_X11Y42.A4      net (fanout=33)       1.050   top/cg/n0069[17:0][9]
    SLICE_X11Y42.A       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o18
    SLICE_X10Y44.A5      net (fanout=5)        0.705   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_878_o
    SLICE_X10Y44.COUT    Topcya                0.495   top/cg/n0069[17:0][8]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_lutdi4
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_cy<7>
    SLICE_X9Y46.A5       net (fanout=27)       0.915   top/cg/n0069[17:0][8]
    SLICE_X9Y46.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_958_o161
    SLICE_X12Y46.B5      net (fanout=6)        0.960   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_964_o
    SLICE_X12Y46.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<3>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
    SLICE_X12Y47.COUT    Tbyp                  0.093   top/cg/n0069[17:0][7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<7>
    SLICE_X7Y48.A6       net (fanout=42)       1.146   top/cg/n0069[17:0][7]
    SLICE_X7Y48.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1190_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1036_o110
    SLICE_X8Y48.B5       net (fanout=5)        0.726   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1036_o
    SLICE_X8Y48.COUT     Topcyb                0.483   top/cg/n0069[17:0][6]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_cy<7>
    SLICE_X3Y47.A6       net (fanout=31)       1.066   top/cg/n0069[17:0][6]
    SLICE_X3Y47.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1471_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1112_o191
    SLICE_X4Y49.B5       net (fanout=5)        1.060   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1121_o
    SLICE_X4Y49.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<3>
    SLICE_X4Y50.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
    SLICE_X4Y50.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<7>
    SLICE_X4Y51.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
    SLICE_X4Y51.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1197_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o1111_cy
    SLICE_X7Y49.A4       net (fanout=49)       0.857   top/cg/n0069[17:0][5]
    SLICE_X7Y49.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dlink
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o191
    SLICE_X0Y45.B5       net (fanout=2)        1.042   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1195_o
    SLICE_X0Y45.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<3>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
    SLICE_X0Y46.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<7>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
    SLICE_X0Y47.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1404_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o1121_cy
    SLICE_X5Y50.D5       net (fanout=34)       0.963   top/cg/n0069[17:0][4]
    SLICE_X5Y50.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o131
    SLICE_X2Y44.B4       net (fanout=6)        1.258   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
    SLICE_X2Y44.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy<7>
    SLICE_X2Y45.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
    SLICE_X2Y45.AMUX     Tcina                 0.240   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1470_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o1131_cy
    SLICE_X3Y49.A6       net (fanout=57)       0.968   top/cg/n0069[17:0][3]
    SLICE_X3Y49.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1465_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o121
    SLICE_X0Y43.C4       net (fanout=3)        1.054   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1330_o
    SLICE_X0Y43.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_lutdi6
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy<7>
    SLICE_X0Y44.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
    SLICE_X0Y44.BMUX     Tcinb                 0.286   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1410_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o1141_cy
    SLICE_X3Y50.A4       net (fanout=47)       1.123   top/cg/n0069[17:0][2]
    SLICE_X3Y50.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dout[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o116
    SLICE_X2Y41.D4       net (fanout=2)        1.277   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1397_o
    SLICE_X2Y41.COUT     Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_lutdi7
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy<7>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
    SLICE_X2Y42.BMUX     Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1477_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o1151_cy
    SLICE_X1Y49.B4       net (fanout=18)       1.125   top/cg/n0069[17:0][1]
    SLICE_X1Y49.B        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o161
    SLICE_X2Y51.B4       net (fanout=1)        0.773   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
    SLICE_X2Y51.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<7>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
    SLICE_X2Y52.BMUX     Tcinb                 0.239   top/cg/n0069[17:0][0]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<9>
    SLICE_X6Y31.A4       net (fanout=1)        2.128   top/cg/n0069[17:0][0]
    SLICE_X6Y31.COUT     Topcya                0.472   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
                                                       top/cg/n0069[17:0][0]_rt
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
    SLICE_X6Y33.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<11>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
    SLICE_X6Y34.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<15>
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
    SLICE_X6Y35.AMUX     Tcina                 0.210   top/cg/quantify[31]_GND_9_o_sub_28_OUT[18]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_xor<18>
    SLICE_X6Y30.B4       net (fanout=1)        0.804   top/cg/quantify[31]_GND_9_o_sub_28_OUT[16]
    SLICE_X6Y30.B        Tilo                  0.235   top/cg/mult[16]
                                                       top/cg/Mmux_mult81
    DSP48_X0Y4.A16       net (fanout=1)        1.185   top/cg/mult[16]
    DSP48_X0Y4.P21       Tdspdo_A_P            3.926   top/cg/Mmult_n0097
                                                       top/cg/Mmult_n0097
    DSP48_X0Y5.C4        net (fanout=1)        1.131   top/cg/Mmult_n0097_P21_to_Mmult_n00971
    DSP48_X0Y5.P14       Tdspdo_C_P            3.141   top/cg/Mmult_n00971
                                                       top/cg/Mmult_n00971
    SLICE_X9Y18.C4       net (fanout=8)        0.999   top/cg/n0097[31]
    SLICE_X9Y18.CLK      Tas                   0.373   top/RGB1[10]
                                                       top/cg/Mmux_y3
                                                       top/RGB1_10
    -------------------------------------------------  ---------------------------
    Total                                     69.794ns (27.939ns logic, 41.855ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.151ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 (FF)
  Destination:          top/RGB1_10 (FF)
  Requirement:          55.833ns
  Data Path Delay:      69.794ns (Levels of Logic = 70)
  Clock Path Skew:      -0.010ns (0.324 - 0.334)
  Source Clock:         clk_vga falling at 55.833ns
  Destination Clock:    clk_vga rising at 111.666ns
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 to top/RGB1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   u_sdram_vga_top/sys_data_out[7]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
    SLICE_X11Y26.D5      net (fanout=1)        0.238   u_sdram_vga_top/sys_data_out[7]
    SLICE_X11Y26.D       Tilo                  0.259   top/cg/sr0/o1[1]
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/Mmux_lcd_rgb141
    SLICE_X12Y31.B3      net (fanout=2)        1.141   lcd_green[2]
    SLICE_X12Y31.BMUX    Tilo                  0.326   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y31.C4      net (fanout=2)        0.559   top/cg/ADDERTREE_INTERNAL_Madd21
    SLICE_X12Y31.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X12Y32.AQ      Tito_logic            0.698   top/cg/ADDERTREE_INTERNAL_Madd_42
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_xor<0>_5
                                                       top/cg/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X14Y34.A4      net (fanout=1)        0.709   top/cg/ADDERTREE_INTERNAL_Madd_42
    SLICE_X14Y34.AMUX    Tilo                  0.298   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.BX      net (fanout=2)        0.958   top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.CQ      Tito_logic            0.814   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd11_cy<0>_6
                                                       top/cg/ADDERTREE_INTERNAL_Madd_611_rt
    SLICE_X12Y35.C6      net (fanout=2)        0.587   top/cg/ADDERTREE_INTERNAL_Madd_611
    SLICE_X12Y35.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_lut<6>
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<7>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
    SLICE_X12Y36.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<11>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
    SLICE_X12Y37.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<15>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
    SLICE_X12Y38.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<19>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
    SLICE_X12Y39.BMUX    Tcinb                 0.310   top/cg/ADDERTREE_INTERNAL_Madd23_cy[23]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<23>
    SLICE_X16Y37.D2      net (fanout=18)       1.337   top/cg/ADDERTREE_INTERNAL_Madd_2127
    SLICE_X16Y37.COUT    Topcyd                0.312   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_lut<3>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy<3>
    SLICE_X16Y38.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
    SLICE_X16Y38.BMUX    Tcinb                 0.286   top/cb/sr1/o2[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_262_o11_cy
    SLICE_X18Y39.A4      net (fanout=1)        0.547   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_262_o
    SLICE_X18Y39.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<3>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
    SLICE_X18Y40.BMUX    Tcinb                 0.239   u_sdram_vga_top/sys_data_out[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<5>
    SLICE_X15Y37.B6      net (fanout=10)       0.650   top/cg/n0069[17:0][15]
    SLICE_X15Y37.B       Tilo                  0.259   top/cb/sr0/o4[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_356_o111
    SLICE_X10Y35.A5      net (fanout=4)        0.928   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_357_o
    SLICE_X10Y35.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
    SLICE_X10Y36.BMUX    Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_cy[14]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<5>
    SLICE_X13Y37.C6      net (fanout=12)       0.712   top/cg/n0069[17:0][14]
    SLICE_X13Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_lut[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_448_o121
    SLICE_X16Y35.A4      net (fanout=3)        0.804   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_450_o
    SLICE_X16Y35.COUT    Topcya                0.482   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<3>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
    SLICE_X16Y36.BMUX    Tcinb                 0.286   u_sdram_vga_top/sys_data_out[11]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<5>
    SLICE_X11Y37.C6      net (fanout=13)       0.987   top/cg/n0069[17:0][13]
    SLICE_X11Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_448_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_538_o11
    SLICE_X8Y39.C3       net (fanout=4)        0.852   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_538_o
    SLICE_X8Y39.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_lutdi2
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
    SLICE_X8Y40.CMUX     Tcinc                 0.302   top/cg/n0069[17:0][12]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<6>
    SLICE_X11Y38.D4      net (fanout=18)       0.824   top/cg/n0069[17:0][12]
    SLICE_X11Y38.D       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_626_o121
    SLICE_X16Y39.B4      net (fanout=5)        1.172   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
    SLICE_X16Y39.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<3>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
    SLICE_X16Y40.CMUX    Tcinc                 0.302   top/cb/sr1/o3[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<6>
    SLICE_X11Y42.B6      net (fanout=25)       0.937   top/cg/n0069[17:0][11]
    SLICE_X11Y42.B       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_712_o16
    SLICE_X14Y43.D5      net (fanout=5)        0.933   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_712_o
    SLICE_X14Y43.COUT    Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy<3>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
    SLICE_X14Y44.CMUX    Tcinc                 0.296   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_802_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o161_cy
    SLICE_X9Y43.D6       net (fanout=21)       1.047   top/cg/n0069[17:0][10]
    SLICE_X9Y43.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o111
    SLICE_X12Y43.D4      net (fanout=6)        1.062   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
    SLICE_X12Y43.COUT    Topcyd                0.343   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy<3>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
    SLICE_X12Y44.CMUX    Tcinc                 0.302   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_885_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o171_cy
    SLICE_X11Y42.A4      net (fanout=33)       1.050   top/cg/n0069[17:0][9]
    SLICE_X11Y42.A       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o18
    SLICE_X10Y44.A5      net (fanout=5)        0.705   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_878_o
    SLICE_X10Y44.COUT    Topcya                0.495   top/cg/n0069[17:0][8]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_lutdi4
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_cy<7>
    SLICE_X9Y46.A5       net (fanout=27)       0.915   top/cg/n0069[17:0][8]
    SLICE_X9Y46.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_958_o161
    SLICE_X12Y46.B5      net (fanout=6)        0.960   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_964_o
    SLICE_X12Y46.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<3>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
    SLICE_X12Y47.COUT    Tbyp                  0.093   top/cg/n0069[17:0][7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<7>
    SLICE_X7Y48.A6       net (fanout=42)       1.146   top/cg/n0069[17:0][7]
    SLICE_X7Y48.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1190_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1036_o110
    SLICE_X8Y48.B5       net (fanout=5)        0.726   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1036_o
    SLICE_X8Y48.COUT     Topcyb                0.483   top/cg/n0069[17:0][6]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_cy<7>
    SLICE_X3Y47.A6       net (fanout=31)       1.066   top/cg/n0069[17:0][6]
    SLICE_X3Y47.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1471_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1112_o191
    SLICE_X4Y49.B5       net (fanout=5)        1.060   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1121_o
    SLICE_X4Y49.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<3>
    SLICE_X4Y50.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
    SLICE_X4Y50.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<7>
    SLICE_X4Y51.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
    SLICE_X4Y51.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1197_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o1111_cy
    SLICE_X7Y49.A4       net (fanout=49)       0.857   top/cg/n0069[17:0][5]
    SLICE_X7Y49.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dlink
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o191
    SLICE_X0Y45.B5       net (fanout=2)        1.042   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1195_o
    SLICE_X0Y45.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<3>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
    SLICE_X0Y46.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<7>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
    SLICE_X0Y47.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1404_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o1121_cy
    SLICE_X5Y50.D5       net (fanout=34)       0.963   top/cg/n0069[17:0][4]
    SLICE_X5Y50.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o131
    SLICE_X2Y44.B4       net (fanout=6)        1.258   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
    SLICE_X2Y44.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy<7>
    SLICE_X2Y45.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
    SLICE_X2Y45.AMUX     Tcina                 0.240   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1470_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o1131_cy
    SLICE_X3Y49.A6       net (fanout=57)       0.968   top/cg/n0069[17:0][3]
    SLICE_X3Y49.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1465_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o121
    SLICE_X0Y43.C4       net (fanout=3)        1.054   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1330_o
    SLICE_X0Y43.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_lutdi6
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy<7>
    SLICE_X0Y44.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
    SLICE_X0Y44.BMUX     Tcinb                 0.286   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1410_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o1141_cy
    SLICE_X3Y50.A4       net (fanout=47)       1.123   top/cg/n0069[17:0][2]
    SLICE_X3Y50.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dout[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o116
    SLICE_X2Y41.D4       net (fanout=2)        1.277   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1397_o
    SLICE_X2Y41.COUT     Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_lutdi7
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy<7>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
    SLICE_X2Y42.BMUX     Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1477_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o1151_cy
    SLICE_X1Y43.A3       net (fanout=18)       0.659   top/cg/n0069[17:0][1]
    SLICE_X1Y43.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dout[11]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o1141
    SLICE_X2Y50.B5       net (fanout=1)        1.130   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1476_o
    SLICE_X2Y50.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<3>
    SLICE_X2Y51.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[3]
    SLICE_X2Y51.COUT     Tbyp                  0.091   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<7>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
    SLICE_X2Y52.BMUX     Tcinb                 0.239   top/cg/n0069[17:0][0]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<9>
    SLICE_X6Y31.A4       net (fanout=1)        2.128   top/cg/n0069[17:0][0]
    SLICE_X6Y31.COUT     Topcya                0.472   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
                                                       top/cg/n0069[17:0][0]_rt
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
    SLICE_X6Y33.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<11>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
    SLICE_X6Y34.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<15>
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
    SLICE_X6Y35.AMUX     Tcina                 0.210   top/cg/quantify[31]_GND_9_o_sub_28_OUT[18]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_xor<18>
    SLICE_X6Y30.B4       net (fanout=1)        0.804   top/cg/quantify[31]_GND_9_o_sub_28_OUT[16]
    SLICE_X6Y30.B        Tilo                  0.235   top/cg/mult[16]
                                                       top/cg/Mmux_mult81
    DSP48_X0Y4.A16       net (fanout=1)        1.185   top/cg/mult[16]
    DSP48_X0Y4.P21       Tdspdo_A_P            3.926   top/cg/Mmult_n0097
                                                       top/cg/Mmult_n0097
    DSP48_X0Y5.C4        net (fanout=1)        1.131   top/cg/Mmult_n0097_P21_to_Mmult_n00971
    DSP48_X0Y5.P14       Tdspdo_C_P            3.141   top/cg/Mmult_n00971
                                                       top/cg/Mmult_n00971
    SLICE_X9Y18.C4       net (fanout=8)        0.999   top/cg/n0097[31]
    SLICE_X9Y18.CLK      Tas                   0.373   top/RGB1[10]
                                                       top/cg/Mmux_y3
                                                       top/RGB1_10
    -------------------------------------------------  ---------------------------
    Total                                     69.794ns (28.022ns logic, 41.772ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 (FF)
  Destination:          top/RGB1_10 (FF)
  Requirement:          55.833ns
  Data Path Delay:      69.787ns (Levels of Logic = 69)
  Clock Path Skew:      -0.010ns (0.324 - 0.334)
  Source Clock:         clk_vga falling at 55.833ns
  Destination Clock:    clk_vga rising at 111.666ns
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 to top/RGB1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   u_sdram_vga_top/sys_data_out[7]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
    SLICE_X11Y26.D5      net (fanout=1)        0.238   u_sdram_vga_top/sys_data_out[7]
    SLICE_X11Y26.D       Tilo                  0.259   top/cg/sr0/o1[1]
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/Mmux_lcd_rgb141
    SLICE_X12Y31.B3      net (fanout=2)        1.141   lcd_green[2]
    SLICE_X12Y31.BMUX    Tilo                  0.326   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y31.C4      net (fanout=2)        0.559   top/cg/ADDERTREE_INTERNAL_Madd21
    SLICE_X12Y31.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X12Y32.AQ      Tito_logic            0.698   top/cg/ADDERTREE_INTERNAL_Madd_42
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_xor<0>_5
                                                       top/cg/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X14Y34.A4      net (fanout=1)        0.709   top/cg/ADDERTREE_INTERNAL_Madd_42
    SLICE_X14Y34.AMUX    Tilo                  0.298   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.BX      net (fanout=2)        0.958   top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.CQ      Tito_logic            0.814   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd11_cy<0>_6
                                                       top/cg/ADDERTREE_INTERNAL_Madd_611_rt
    SLICE_X12Y35.C6      net (fanout=2)        0.587   top/cg/ADDERTREE_INTERNAL_Madd_611
    SLICE_X12Y35.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_lut<6>
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<7>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
    SLICE_X12Y36.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<11>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
    SLICE_X12Y37.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<15>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
    SLICE_X12Y38.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<19>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
    SLICE_X12Y39.BMUX    Tcinb                 0.310   top/cg/ADDERTREE_INTERNAL_Madd23_cy[23]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<23>
    SLICE_X16Y37.D2      net (fanout=18)       1.337   top/cg/ADDERTREE_INTERNAL_Madd_2127
    SLICE_X16Y37.COUT    Topcyd                0.312   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_lut<3>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy<3>
    SLICE_X16Y38.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
    SLICE_X16Y38.BMUX    Tcinb                 0.286   top/cb/sr1/o2[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_262_o11_cy
    SLICE_X18Y39.A4      net (fanout=1)        0.547   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_262_o
    SLICE_X18Y39.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<3>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
    SLICE_X18Y40.BMUX    Tcinb                 0.239   u_sdram_vga_top/sys_data_out[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<5>
    SLICE_X15Y36.D6      net (fanout=10)       0.667   top/cg/n0069[17:0][15]
    SLICE_X15Y36.D       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_356_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_356_o12
    SLICE_X10Y35.B5      net (fanout=2)        0.936   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_356_o
    SLICE_X10Y35.COUT    Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
    SLICE_X10Y36.BMUX    Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_cy[14]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<5>
    SLICE_X13Y37.C6      net (fanout=12)       0.712   top/cg/n0069[17:0][14]
    SLICE_X13Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_lut[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_448_o121
    SLICE_X16Y35.A4      net (fanout=3)        0.804   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_450_o
    SLICE_X16Y35.COUT    Topcya                0.482   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<3>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
    SLICE_X16Y36.BMUX    Tcinb                 0.286   u_sdram_vga_top/sys_data_out[11]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<5>
    SLICE_X11Y37.C6      net (fanout=13)       0.987   top/cg/n0069[17:0][13]
    SLICE_X11Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_448_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_538_o11
    SLICE_X8Y39.C3       net (fanout=4)        0.852   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_538_o
    SLICE_X8Y39.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_lutdi2
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
    SLICE_X8Y40.CMUX     Tcinc                 0.302   top/cg/n0069[17:0][12]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<6>
    SLICE_X11Y38.D4      net (fanout=18)       0.824   top/cg/n0069[17:0][12]
    SLICE_X11Y38.D       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_626_o121
    SLICE_X16Y39.B4      net (fanout=5)        1.172   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
    SLICE_X16Y39.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<3>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
    SLICE_X16Y40.CMUX    Tcinc                 0.302   top/cb/sr1/o3[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<6>
    SLICE_X11Y42.B6      net (fanout=25)       0.937   top/cg/n0069[17:0][11]
    SLICE_X11Y42.B       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_712_o16
    SLICE_X14Y43.D5      net (fanout=5)        0.933   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_712_o
    SLICE_X14Y43.COUT    Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy<3>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
    SLICE_X14Y44.CMUX    Tcinc                 0.296   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_802_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o161_cy
    SLICE_X9Y43.D6       net (fanout=21)       1.047   top/cg/n0069[17:0][10]
    SLICE_X9Y43.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o111
    SLICE_X12Y43.D4      net (fanout=6)        1.062   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
    SLICE_X12Y43.COUT    Topcyd                0.343   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy<3>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
    SLICE_X12Y44.CMUX    Tcinc                 0.302   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_885_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o171_cy
    SLICE_X11Y42.A4      net (fanout=33)       1.050   top/cg/n0069[17:0][9]
    SLICE_X11Y42.A       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o18
    SLICE_X10Y44.A5      net (fanout=5)        0.705   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_878_o
    SLICE_X10Y44.COUT    Topcya                0.495   top/cg/n0069[17:0][8]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_lutdi4
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_cy<7>
    SLICE_X9Y46.A5       net (fanout=27)       0.915   top/cg/n0069[17:0][8]
    SLICE_X9Y46.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_958_o161
    SLICE_X12Y46.B5      net (fanout=6)        0.960   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_964_o
    SLICE_X12Y46.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<3>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
    SLICE_X12Y47.COUT    Tbyp                  0.093   top/cg/n0069[17:0][7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<7>
    SLICE_X7Y48.A6       net (fanout=42)       1.146   top/cg/n0069[17:0][7]
    SLICE_X7Y48.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1190_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1036_o110
    SLICE_X8Y48.B5       net (fanout=5)        0.726   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1036_o
    SLICE_X8Y48.COUT     Topcyb                0.483   top/cg/n0069[17:0][6]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_cy<7>
    SLICE_X3Y47.A6       net (fanout=31)       1.066   top/cg/n0069[17:0][6]
    SLICE_X3Y47.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1471_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1112_o191
    SLICE_X4Y49.B5       net (fanout=5)        1.060   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1121_o
    SLICE_X4Y49.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<3>
    SLICE_X4Y50.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
    SLICE_X4Y50.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<7>
    SLICE_X4Y51.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
    SLICE_X4Y51.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1197_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o1111_cy
    SLICE_X7Y49.A4       net (fanout=49)       0.857   top/cg/n0069[17:0][5]
    SLICE_X7Y49.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dlink
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o191
    SLICE_X0Y45.B5       net (fanout=2)        1.042   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1195_o
    SLICE_X0Y45.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<3>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
    SLICE_X0Y46.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<7>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
    SLICE_X0Y47.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1404_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o1121_cy
    SLICE_X5Y50.D5       net (fanout=34)       0.963   top/cg/n0069[17:0][4]
    SLICE_X5Y50.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o131
    SLICE_X2Y44.B4       net (fanout=6)        1.258   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
    SLICE_X2Y44.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy<7>
    SLICE_X2Y45.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
    SLICE_X2Y45.AMUX     Tcina                 0.240   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1470_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o1131_cy
    SLICE_X3Y49.A6       net (fanout=57)       0.968   top/cg/n0069[17:0][3]
    SLICE_X3Y49.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1465_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o121
    SLICE_X0Y43.C4       net (fanout=3)        1.054   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1330_o
    SLICE_X0Y43.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_lutdi6
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy<7>
    SLICE_X0Y44.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
    SLICE_X0Y44.BMUX     Tcinb                 0.286   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1410_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o1141_cy
    SLICE_X3Y50.A4       net (fanout=47)       1.123   top/cg/n0069[17:0][2]
    SLICE_X3Y50.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dout[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o116
    SLICE_X2Y41.D4       net (fanout=2)        1.277   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1397_o
    SLICE_X2Y41.COUT     Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_lutdi7
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy<7>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
    SLICE_X2Y42.BMUX     Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1477_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o1151_cy
    SLICE_X1Y49.B4       net (fanout=18)       1.125   top/cg/n0069[17:0][1]
    SLICE_X1Y49.B        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o161
    SLICE_X2Y51.B4       net (fanout=1)        0.773   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
    SLICE_X2Y51.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<7>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
    SLICE_X2Y52.BMUX     Tcinb                 0.239   top/cg/n0069[17:0][0]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<9>
    SLICE_X6Y31.A4       net (fanout=1)        2.128   top/cg/n0069[17:0][0]
    SLICE_X6Y31.COUT     Topcya                0.472   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
                                                       top/cg/n0069[17:0][0]_rt
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
    SLICE_X6Y33.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<11>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
    SLICE_X6Y34.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<15>
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
    SLICE_X6Y35.AMUX     Tcina                 0.210   top/cg/quantify[31]_GND_9_o_sub_28_OUT[18]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_xor<18>
    SLICE_X6Y30.B4       net (fanout=1)        0.804   top/cg/quantify[31]_GND_9_o_sub_28_OUT[16]
    SLICE_X6Y30.B        Tilo                  0.235   top/cg/mult[16]
                                                       top/cg/Mmux_mult81
    DSP48_X0Y4.A16       net (fanout=1)        1.185   top/cg/mult[16]
    DSP48_X0Y4.P33       Tdspdo_A_P            3.926   top/cg/Mmult_n0097
                                                       top/cg/Mmult_n0097
    DSP48_X0Y5.C16       net (fanout=1)        1.131   top/cg/Mmult_n0097_P33_to_Mmult_n00971
    DSP48_X0Y5.P14       Tdspdo_C_P            3.141   top/cg/Mmult_n00971
                                                       top/cg/Mmult_n00971
    SLICE_X9Y18.C4       net (fanout=8)        0.999   top/cg/n0097[31]
    SLICE_X9Y18.CLK      Tas                   0.373   top/RGB1[10]
                                                       top/cg/Mmux_y3
                                                       top/RGB1_10
    -------------------------------------------------  ---------------------------
    Total                                     69.787ns (27.884ns logic, 41.903ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 (FF)
  Destination:          top/RGB1_10 (FF)
  Requirement:          55.833ns
  Data Path Delay:      69.787ns (Levels of Logic = 69)
  Clock Path Skew:      -0.010ns (0.324 - 0.334)
  Source Clock:         clk_vga falling at 55.833ns
  Destination Clock:    clk_vga rising at 111.666ns
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 to top/RGB1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   u_sdram_vga_top/sys_data_out[7]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
    SLICE_X11Y26.D5      net (fanout=1)        0.238   u_sdram_vga_top/sys_data_out[7]
    SLICE_X11Y26.D       Tilo                  0.259   top/cg/sr0/o1[1]
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/Mmux_lcd_rgb141
    SLICE_X12Y31.B3      net (fanout=2)        1.141   lcd_green[2]
    SLICE_X12Y31.BMUX    Tilo                  0.326   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y31.C4      net (fanout=2)        0.559   top/cg/ADDERTREE_INTERNAL_Madd21
    SLICE_X12Y31.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X12Y32.AQ      Tito_logic            0.698   top/cg/ADDERTREE_INTERNAL_Madd_42
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_xor<0>_5
                                                       top/cg/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X14Y34.A4      net (fanout=1)        0.709   top/cg/ADDERTREE_INTERNAL_Madd_42
    SLICE_X14Y34.AMUX    Tilo                  0.298   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.BX      net (fanout=2)        0.958   top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.CQ      Tito_logic            0.814   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd11_cy<0>_6
                                                       top/cg/ADDERTREE_INTERNAL_Madd_611_rt
    SLICE_X12Y35.C6      net (fanout=2)        0.587   top/cg/ADDERTREE_INTERNAL_Madd_611
    SLICE_X12Y35.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_lut<6>
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<7>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
    SLICE_X12Y36.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<11>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
    SLICE_X12Y37.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<15>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
    SLICE_X12Y38.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<19>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
    SLICE_X12Y39.BMUX    Tcinb                 0.310   top/cg/ADDERTREE_INTERNAL_Madd23_cy[23]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<23>
    SLICE_X16Y37.D2      net (fanout=18)       1.337   top/cg/ADDERTREE_INTERNAL_Madd_2127
    SLICE_X16Y37.COUT    Topcyd                0.312   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_lut<3>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy<3>
    SLICE_X16Y38.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
    SLICE_X16Y38.BMUX    Tcinb                 0.286   top/cb/sr1/o2[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_262_o11_cy
    SLICE_X18Y39.A4      net (fanout=1)        0.547   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_262_o
    SLICE_X18Y39.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<3>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
    SLICE_X18Y40.BMUX    Tcinb                 0.239   u_sdram_vga_top/sys_data_out[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<5>
    SLICE_X15Y36.D6      net (fanout=10)       0.667   top/cg/n0069[17:0][15]
    SLICE_X15Y36.D       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_356_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_356_o12
    SLICE_X10Y35.B5      net (fanout=2)        0.936   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_356_o
    SLICE_X10Y35.COUT    Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
    SLICE_X10Y36.BMUX    Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_cy[14]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<5>
    SLICE_X13Y37.C6      net (fanout=12)       0.712   top/cg/n0069[17:0][14]
    SLICE_X13Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_lut[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_448_o121
    SLICE_X16Y35.A4      net (fanout=3)        0.804   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_450_o
    SLICE_X16Y35.COUT    Topcya                0.482   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<3>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
    SLICE_X16Y36.BMUX    Tcinb                 0.286   u_sdram_vga_top/sys_data_out[11]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<5>
    SLICE_X11Y37.C6      net (fanout=13)       0.987   top/cg/n0069[17:0][13]
    SLICE_X11Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_448_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_538_o11
    SLICE_X8Y39.C3       net (fanout=4)        0.852   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_538_o
    SLICE_X8Y39.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_lutdi2
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
    SLICE_X8Y40.CMUX     Tcinc                 0.302   top/cg/n0069[17:0][12]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<6>
    SLICE_X11Y38.D4      net (fanout=18)       0.824   top/cg/n0069[17:0][12]
    SLICE_X11Y38.D       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_626_o121
    SLICE_X16Y39.B4      net (fanout=5)        1.172   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
    SLICE_X16Y39.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<3>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
    SLICE_X16Y40.CMUX    Tcinc                 0.302   top/cb/sr1/o3[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<6>
    SLICE_X11Y42.B6      net (fanout=25)       0.937   top/cg/n0069[17:0][11]
    SLICE_X11Y42.B       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_712_o16
    SLICE_X14Y43.D5      net (fanout=5)        0.933   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_712_o
    SLICE_X14Y43.COUT    Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy<3>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
    SLICE_X14Y44.CMUX    Tcinc                 0.296   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_802_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o161_cy
    SLICE_X9Y43.D6       net (fanout=21)       1.047   top/cg/n0069[17:0][10]
    SLICE_X9Y43.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o111
    SLICE_X12Y43.D4      net (fanout=6)        1.062   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
    SLICE_X12Y43.COUT    Topcyd                0.343   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy<3>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
    SLICE_X12Y44.CMUX    Tcinc                 0.302   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_885_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o171_cy
    SLICE_X11Y42.A4      net (fanout=33)       1.050   top/cg/n0069[17:0][9]
    SLICE_X11Y42.A       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o18
    SLICE_X10Y44.A5      net (fanout=5)        0.705   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_878_o
    SLICE_X10Y44.COUT    Topcya                0.495   top/cg/n0069[17:0][8]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_lutdi4
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_cy<7>
    SLICE_X9Y46.A5       net (fanout=27)       0.915   top/cg/n0069[17:0][8]
    SLICE_X9Y46.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_958_o161
    SLICE_X12Y46.B5      net (fanout=6)        0.960   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_964_o
    SLICE_X12Y46.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<3>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
    SLICE_X12Y47.COUT    Tbyp                  0.093   top/cg/n0069[17:0][7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<7>
    SLICE_X7Y48.A6       net (fanout=42)       1.146   top/cg/n0069[17:0][7]
    SLICE_X7Y48.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1190_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1036_o110
    SLICE_X8Y48.B5       net (fanout=5)        0.726   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1036_o
    SLICE_X8Y48.COUT     Topcyb                0.483   top/cg/n0069[17:0][6]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_cy<7>
    SLICE_X3Y47.A6       net (fanout=31)       1.066   top/cg/n0069[17:0][6]
    SLICE_X3Y47.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1471_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1112_o191
    SLICE_X4Y49.B5       net (fanout=5)        1.060   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1121_o
    SLICE_X4Y49.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<3>
    SLICE_X4Y50.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
    SLICE_X4Y50.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<7>
    SLICE_X4Y51.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
    SLICE_X4Y51.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1197_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o1111_cy
    SLICE_X7Y49.A4       net (fanout=49)       0.857   top/cg/n0069[17:0][5]
    SLICE_X7Y49.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dlink
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o191
    SLICE_X0Y45.B5       net (fanout=2)        1.042   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1195_o
    SLICE_X0Y45.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<3>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
    SLICE_X0Y46.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<7>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
    SLICE_X0Y47.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1404_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o1121_cy
    SLICE_X5Y50.D5       net (fanout=34)       0.963   top/cg/n0069[17:0][4]
    SLICE_X5Y50.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o131
    SLICE_X2Y44.B4       net (fanout=6)        1.258   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
    SLICE_X2Y44.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy<7>
    SLICE_X2Y45.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
    SLICE_X2Y45.AMUX     Tcina                 0.240   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1470_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o1131_cy
    SLICE_X3Y49.A6       net (fanout=57)       0.968   top/cg/n0069[17:0][3]
    SLICE_X3Y49.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1465_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o121
    SLICE_X0Y43.C4       net (fanout=3)        1.054   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1330_o
    SLICE_X0Y43.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_lutdi6
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy<7>
    SLICE_X0Y44.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
    SLICE_X0Y44.BMUX     Tcinb                 0.286   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1410_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o1141_cy
    SLICE_X3Y50.A4       net (fanout=47)       1.123   top/cg/n0069[17:0][2]
    SLICE_X3Y50.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dout[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o116
    SLICE_X2Y41.D4       net (fanout=2)        1.277   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1397_o
    SLICE_X2Y41.COUT     Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_lutdi7
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy<7>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
    SLICE_X2Y42.BMUX     Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1477_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o1151_cy
    SLICE_X1Y49.B4       net (fanout=18)       1.125   top/cg/n0069[17:0][1]
    SLICE_X1Y49.B        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o161
    SLICE_X2Y51.B4       net (fanout=1)        0.773   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
    SLICE_X2Y51.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<7>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
    SLICE_X2Y52.BMUX     Tcinb                 0.239   top/cg/n0069[17:0][0]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<9>
    SLICE_X6Y31.A4       net (fanout=1)        2.128   top/cg/n0069[17:0][0]
    SLICE_X6Y31.COUT     Topcya                0.472   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
                                                       top/cg/n0069[17:0][0]_rt
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
    SLICE_X6Y33.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<11>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
    SLICE_X6Y34.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<15>
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
    SLICE_X6Y35.AMUX     Tcina                 0.210   top/cg/quantify[31]_GND_9_o_sub_28_OUT[18]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_xor<18>
    SLICE_X6Y30.B4       net (fanout=1)        0.804   top/cg/quantify[31]_GND_9_o_sub_28_OUT[16]
    SLICE_X6Y30.B        Tilo                  0.235   top/cg/mult[16]
                                                       top/cg/Mmux_mult81
    DSP48_X0Y4.A16       net (fanout=1)        1.185   top/cg/mult[16]
    DSP48_X0Y4.P31       Tdspdo_A_P            3.926   top/cg/Mmult_n0097
                                                       top/cg/Mmult_n0097
    DSP48_X0Y5.C14       net (fanout=1)        1.131   top/cg/Mmult_n0097_P31_to_Mmult_n00971
    DSP48_X0Y5.P14       Tdspdo_C_P            3.141   top/cg/Mmult_n00971
                                                       top/cg/Mmult_n00971
    SLICE_X9Y18.C4       net (fanout=8)        0.999   top/cg/n0097[31]
    SLICE_X9Y18.CLK      Tas                   0.373   top/RGB1[10]
                                                       top/cg/Mmux_y3
                                                       top/RGB1_10
    -------------------------------------------------  ---------------------------
    Total                                     69.787ns (27.884ns logic, 41.903ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 (FF)
  Destination:          top/RGB1_10 (FF)
  Requirement:          55.833ns
  Data Path Delay:      69.787ns (Levels of Logic = 69)
  Clock Path Skew:      -0.010ns (0.324 - 0.334)
  Source Clock:         clk_vga falling at 55.833ns
  Destination Clock:    clk_vga rising at 111.666ns
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 to top/RGB1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   u_sdram_vga_top/sys_data_out[7]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
    SLICE_X11Y26.D5      net (fanout=1)        0.238   u_sdram_vga_top/sys_data_out[7]
    SLICE_X11Y26.D       Tilo                  0.259   top/cg/sr0/o1[1]
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/Mmux_lcd_rgb141
    SLICE_X12Y31.B3      net (fanout=2)        1.141   lcd_green[2]
    SLICE_X12Y31.BMUX    Tilo                  0.326   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y31.C4      net (fanout=2)        0.559   top/cg/ADDERTREE_INTERNAL_Madd21
    SLICE_X12Y31.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X12Y32.AQ      Tito_logic            0.698   top/cg/ADDERTREE_INTERNAL_Madd_42
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_xor<0>_5
                                                       top/cg/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X14Y34.A4      net (fanout=1)        0.709   top/cg/ADDERTREE_INTERNAL_Madd_42
    SLICE_X14Y34.AMUX    Tilo                  0.298   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.BX      net (fanout=2)        0.958   top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.CQ      Tito_logic            0.814   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd11_cy<0>_6
                                                       top/cg/ADDERTREE_INTERNAL_Madd_611_rt
    SLICE_X12Y35.C6      net (fanout=2)        0.587   top/cg/ADDERTREE_INTERNAL_Madd_611
    SLICE_X12Y35.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_lut<6>
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<7>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
    SLICE_X12Y36.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<11>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
    SLICE_X12Y37.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<15>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
    SLICE_X12Y38.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<19>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
    SLICE_X12Y39.BMUX    Tcinb                 0.310   top/cg/ADDERTREE_INTERNAL_Madd23_cy[23]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<23>
    SLICE_X16Y37.D2      net (fanout=18)       1.337   top/cg/ADDERTREE_INTERNAL_Madd_2127
    SLICE_X16Y37.COUT    Topcyd                0.312   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_lut<3>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy<3>
    SLICE_X16Y38.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
    SLICE_X16Y38.BMUX    Tcinb                 0.286   top/cb/sr1/o2[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_262_o11_cy
    SLICE_X18Y39.A4      net (fanout=1)        0.547   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_262_o
    SLICE_X18Y39.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<3>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
    SLICE_X18Y40.BMUX    Tcinb                 0.239   u_sdram_vga_top/sys_data_out[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<5>
    SLICE_X15Y36.D6      net (fanout=10)       0.667   top/cg/n0069[17:0][15]
    SLICE_X15Y36.D       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_356_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_356_o12
    SLICE_X10Y35.B5      net (fanout=2)        0.936   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_356_o
    SLICE_X10Y35.COUT    Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
    SLICE_X10Y36.BMUX    Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_cy[14]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<5>
    SLICE_X13Y37.C6      net (fanout=12)       0.712   top/cg/n0069[17:0][14]
    SLICE_X13Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_lut[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_448_o121
    SLICE_X16Y35.A4      net (fanout=3)        0.804   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_450_o
    SLICE_X16Y35.COUT    Topcya                0.482   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<3>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
    SLICE_X16Y36.BMUX    Tcinb                 0.286   u_sdram_vga_top/sys_data_out[11]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<5>
    SLICE_X11Y37.C6      net (fanout=13)       0.987   top/cg/n0069[17:0][13]
    SLICE_X11Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_448_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_538_o11
    SLICE_X8Y39.C3       net (fanout=4)        0.852   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_538_o
    SLICE_X8Y39.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_lutdi2
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
    SLICE_X8Y40.CMUX     Tcinc                 0.302   top/cg/n0069[17:0][12]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<6>
    SLICE_X11Y38.D4      net (fanout=18)       0.824   top/cg/n0069[17:0][12]
    SLICE_X11Y38.D       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_626_o121
    SLICE_X16Y39.B4      net (fanout=5)        1.172   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
    SLICE_X16Y39.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<3>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
    SLICE_X16Y40.CMUX    Tcinc                 0.302   top/cb/sr1/o3[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<6>
    SLICE_X11Y42.B6      net (fanout=25)       0.937   top/cg/n0069[17:0][11]
    SLICE_X11Y42.B       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_712_o16
    SLICE_X14Y43.D5      net (fanout=5)        0.933   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_712_o
    SLICE_X14Y43.COUT    Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy<3>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
    SLICE_X14Y44.CMUX    Tcinc                 0.296   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_802_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o161_cy
    SLICE_X9Y43.D6       net (fanout=21)       1.047   top/cg/n0069[17:0][10]
    SLICE_X9Y43.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o111
    SLICE_X12Y43.D4      net (fanout=6)        1.062   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
    SLICE_X12Y43.COUT    Topcyd                0.343   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy<3>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
    SLICE_X12Y44.CMUX    Tcinc                 0.302   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_885_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o171_cy
    SLICE_X11Y42.A4      net (fanout=33)       1.050   top/cg/n0069[17:0][9]
    SLICE_X11Y42.A       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o18
    SLICE_X10Y44.A5      net (fanout=5)        0.705   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_878_o
    SLICE_X10Y44.COUT    Topcya                0.495   top/cg/n0069[17:0][8]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_lutdi4
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_cy<7>
    SLICE_X9Y46.A5       net (fanout=27)       0.915   top/cg/n0069[17:0][8]
    SLICE_X9Y46.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_958_o161
    SLICE_X12Y46.B5      net (fanout=6)        0.960   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_964_o
    SLICE_X12Y46.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<3>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
    SLICE_X12Y47.COUT    Tbyp                  0.093   top/cg/n0069[17:0][7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<7>
    SLICE_X7Y48.A6       net (fanout=42)       1.146   top/cg/n0069[17:0][7]
    SLICE_X7Y48.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1190_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1036_o110
    SLICE_X8Y48.B5       net (fanout=5)        0.726   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1036_o
    SLICE_X8Y48.COUT     Topcyb                0.483   top/cg/n0069[17:0][6]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_cy<7>
    SLICE_X3Y47.A6       net (fanout=31)       1.066   top/cg/n0069[17:0][6]
    SLICE_X3Y47.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1471_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1112_o191
    SLICE_X4Y49.B5       net (fanout=5)        1.060   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1121_o
    SLICE_X4Y49.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<3>
    SLICE_X4Y50.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
    SLICE_X4Y50.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<7>
    SLICE_X4Y51.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
    SLICE_X4Y51.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1197_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o1111_cy
    SLICE_X7Y49.A4       net (fanout=49)       0.857   top/cg/n0069[17:0][5]
    SLICE_X7Y49.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dlink
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o191
    SLICE_X0Y45.B5       net (fanout=2)        1.042   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1195_o
    SLICE_X0Y45.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<3>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
    SLICE_X0Y46.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<7>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
    SLICE_X0Y47.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1404_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o1121_cy
    SLICE_X5Y50.D5       net (fanout=34)       0.963   top/cg/n0069[17:0][4]
    SLICE_X5Y50.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o131
    SLICE_X2Y44.B4       net (fanout=6)        1.258   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
    SLICE_X2Y44.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy<7>
    SLICE_X2Y45.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
    SLICE_X2Y45.AMUX     Tcina                 0.240   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1470_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o1131_cy
    SLICE_X3Y49.A6       net (fanout=57)       0.968   top/cg/n0069[17:0][3]
    SLICE_X3Y49.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1465_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o121
    SLICE_X0Y43.C4       net (fanout=3)        1.054   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1330_o
    SLICE_X0Y43.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_lutdi6
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy<7>
    SLICE_X0Y44.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
    SLICE_X0Y44.BMUX     Tcinb                 0.286   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1410_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o1141_cy
    SLICE_X3Y50.A4       net (fanout=47)       1.123   top/cg/n0069[17:0][2]
    SLICE_X3Y50.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dout[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o116
    SLICE_X2Y41.D4       net (fanout=2)        1.277   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1397_o
    SLICE_X2Y41.COUT     Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_lutdi7
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy<7>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
    SLICE_X2Y42.BMUX     Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1477_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o1151_cy
    SLICE_X1Y49.B4       net (fanout=18)       1.125   top/cg/n0069[17:0][1]
    SLICE_X1Y49.B        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o161
    SLICE_X2Y51.B4       net (fanout=1)        0.773   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
    SLICE_X2Y51.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<7>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
    SLICE_X2Y52.BMUX     Tcinb                 0.239   top/cg/n0069[17:0][0]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<9>
    SLICE_X6Y31.A4       net (fanout=1)        2.128   top/cg/n0069[17:0][0]
    SLICE_X6Y31.COUT     Topcya                0.472   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
                                                       top/cg/n0069[17:0][0]_rt
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
    SLICE_X6Y33.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<11>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
    SLICE_X6Y34.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<15>
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
    SLICE_X6Y35.AMUX     Tcina                 0.210   top/cg/quantify[31]_GND_9_o_sub_28_OUT[18]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_xor<18>
    SLICE_X6Y30.B4       net (fanout=1)        0.804   top/cg/quantify[31]_GND_9_o_sub_28_OUT[16]
    SLICE_X6Y30.B        Tilo                  0.235   top/cg/mult[16]
                                                       top/cg/Mmux_mult81
    DSP48_X0Y4.A16       net (fanout=1)        1.185   top/cg/mult[16]
    DSP48_X0Y4.P21       Tdspdo_A_P            3.926   top/cg/Mmult_n0097
                                                       top/cg/Mmult_n0097
    DSP48_X0Y5.C4        net (fanout=1)        1.131   top/cg/Mmult_n0097_P21_to_Mmult_n00971
    DSP48_X0Y5.P14       Tdspdo_C_P            3.141   top/cg/Mmult_n00971
                                                       top/cg/Mmult_n00971
    SLICE_X9Y18.C4       net (fanout=8)        0.999   top/cg/n0097[31]
    SLICE_X9Y18.CLK      Tas                   0.373   top/RGB1[10]
                                                       top/cg/Mmux_y3
                                                       top/RGB1_10
    -------------------------------------------------  ---------------------------
    Total                                     69.787ns (27.884ns logic, 41.903ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 (FF)
  Destination:          top/RGB1_10 (FF)
  Requirement:          55.833ns
  Data Path Delay:      69.786ns (Levels of Logic = 69)
  Clock Path Skew:      -0.010ns (0.324 - 0.334)
  Source Clock:         clk_vga falling at 55.833ns
  Destination Clock:    clk_vga rising at 111.666ns
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 to top/RGB1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   u_sdram_vga_top/sys_data_out[7]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
    SLICE_X11Y26.D5      net (fanout=1)        0.238   u_sdram_vga_top/sys_data_out[7]
    SLICE_X11Y26.D       Tilo                  0.259   top/cg/sr0/o1[1]
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/Mmux_lcd_rgb141
    SLICE_X12Y31.B3      net (fanout=2)        1.141   lcd_green[2]
    SLICE_X12Y31.BMUX    Tilo                  0.326   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y31.C4      net (fanout=2)        0.559   top/cg/ADDERTREE_INTERNAL_Madd21
    SLICE_X12Y31.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X12Y32.AQ      Tito_logic            0.698   top/cg/ADDERTREE_INTERNAL_Madd_42
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_xor<0>_5
                                                       top/cg/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X14Y34.A4      net (fanout=1)        0.709   top/cg/ADDERTREE_INTERNAL_Madd_42
    SLICE_X14Y34.AMUX    Tilo                  0.298   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.BX      net (fanout=2)        0.958   top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.CQ      Tito_logic            0.814   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd11_cy<0>_6
                                                       top/cg/ADDERTREE_INTERNAL_Madd_611_rt
    SLICE_X12Y35.C6      net (fanout=2)        0.587   top/cg/ADDERTREE_INTERNAL_Madd_611
    SLICE_X12Y35.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_lut<6>
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<7>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
    SLICE_X12Y36.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<11>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
    SLICE_X12Y37.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<15>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
    SLICE_X12Y38.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<19>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
    SLICE_X12Y39.BMUX    Tcinb                 0.310   top/cg/ADDERTREE_INTERNAL_Madd23_cy[23]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<23>
    SLICE_X16Y37.D2      net (fanout=18)       1.337   top/cg/ADDERTREE_INTERNAL_Madd_2127
    SLICE_X16Y37.COUT    Topcyd                0.312   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_lut<3>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy<3>
    SLICE_X16Y38.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
    SLICE_X16Y38.BMUX    Tcinb                 0.286   top/cb/sr1/o2[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_262_o11_cy
    SLICE_X18Y39.A4      net (fanout=1)        0.547   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_262_o
    SLICE_X18Y39.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<3>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
    SLICE_X18Y40.BMUX    Tcinb                 0.239   u_sdram_vga_top/sys_data_out[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<5>
    SLICE_X15Y37.B6      net (fanout=10)       0.650   top/cg/n0069[17:0][15]
    SLICE_X15Y37.B       Tilo                  0.259   top/cb/sr0/o4[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_356_o111
    SLICE_X10Y35.A5      net (fanout=4)        0.928   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_357_o
    SLICE_X10Y35.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
    SLICE_X10Y36.BMUX    Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_cy[14]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<5>
    SLICE_X13Y37.C6      net (fanout=12)       0.712   top/cg/n0069[17:0][14]
    SLICE_X13Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_lut[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_448_o121
    SLICE_X16Y35.A4      net (fanout=3)        0.804   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_450_o
    SLICE_X16Y35.COUT    Topcya                0.482   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<3>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
    SLICE_X16Y36.BMUX    Tcinb                 0.286   u_sdram_vga_top/sys_data_out[11]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<5>
    SLICE_X11Y37.C6      net (fanout=13)       0.987   top/cg/n0069[17:0][13]
    SLICE_X11Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_448_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_538_o11
    SLICE_X8Y39.C3       net (fanout=4)        0.852   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_538_o
    SLICE_X8Y39.COUT     Topcyc                0.328   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_lut<2>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
    SLICE_X8Y40.CMUX     Tcinc                 0.302   top/cg/n0069[17:0][12]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<6>
    SLICE_X11Y38.D4      net (fanout=18)       0.824   top/cg/n0069[17:0][12]
    SLICE_X11Y38.D       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_626_o121
    SLICE_X16Y39.B4      net (fanout=5)        1.172   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
    SLICE_X16Y39.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<3>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
    SLICE_X16Y40.CMUX    Tcinc                 0.302   top/cb/sr1/o3[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<6>
    SLICE_X11Y42.B6      net (fanout=25)       0.937   top/cg/n0069[17:0][11]
    SLICE_X11Y42.B       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_712_o16
    SLICE_X14Y43.D5      net (fanout=5)        0.933   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_712_o
    SLICE_X14Y43.COUT    Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy<3>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
    SLICE_X14Y44.CMUX    Tcinc                 0.296   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_802_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o161_cy
    SLICE_X9Y43.D6       net (fanout=21)       1.047   top/cg/n0069[17:0][10]
    SLICE_X9Y43.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o111
    SLICE_X12Y43.D4      net (fanout=6)        1.062   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
    SLICE_X12Y43.COUT    Topcyd                0.343   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy<3>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
    SLICE_X12Y44.CMUX    Tcinc                 0.302   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_885_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o171_cy
    SLICE_X11Y42.A4      net (fanout=33)       1.050   top/cg/n0069[17:0][9]
    SLICE_X11Y42.A       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o18
    SLICE_X10Y44.A5      net (fanout=5)        0.705   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_878_o
    SLICE_X10Y44.COUT    Topcya                0.495   top/cg/n0069[17:0][8]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_lutdi4
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_cy<7>
    SLICE_X9Y46.A5       net (fanout=27)       0.915   top/cg/n0069[17:0][8]
    SLICE_X9Y46.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_958_o161
    SLICE_X12Y46.B5      net (fanout=6)        0.960   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_964_o
    SLICE_X12Y46.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<3>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
    SLICE_X12Y47.COUT    Tbyp                  0.093   top/cg/n0069[17:0][7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<7>
    SLICE_X7Y48.A6       net (fanout=42)       1.146   top/cg/n0069[17:0][7]
    SLICE_X7Y48.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1190_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1036_o110
    SLICE_X8Y48.B5       net (fanout=5)        0.726   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1036_o
    SLICE_X8Y48.COUT     Topcyb                0.483   top/cg/n0069[17:0][6]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_cy<7>
    SLICE_X3Y47.A6       net (fanout=31)       1.066   top/cg/n0069[17:0][6]
    SLICE_X3Y47.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1471_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1112_o191
    SLICE_X4Y49.B5       net (fanout=5)        1.060   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1121_o
    SLICE_X4Y49.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<3>
    SLICE_X4Y50.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
    SLICE_X4Y50.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<7>
    SLICE_X4Y51.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
    SLICE_X4Y51.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1197_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o1111_cy
    SLICE_X7Y49.A4       net (fanout=49)       0.857   top/cg/n0069[17:0][5]
    SLICE_X7Y49.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dlink
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o191
    SLICE_X0Y45.B5       net (fanout=2)        1.042   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1195_o
    SLICE_X0Y45.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<3>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
    SLICE_X0Y46.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<7>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
    SLICE_X0Y47.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1404_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o1121_cy
    SLICE_X5Y50.D5       net (fanout=34)       0.963   top/cg/n0069[17:0][4]
    SLICE_X5Y50.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o131
    SLICE_X2Y44.B4       net (fanout=6)        1.258   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
    SLICE_X2Y44.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy<7>
    SLICE_X2Y45.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
    SLICE_X2Y45.AMUX     Tcina                 0.240   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1470_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o1131_cy
    SLICE_X3Y49.A6       net (fanout=57)       0.968   top/cg/n0069[17:0][3]
    SLICE_X3Y49.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1465_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o121
    SLICE_X0Y43.C4       net (fanout=3)        1.054   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1330_o
    SLICE_X0Y43.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_lutdi6
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy<7>
    SLICE_X0Y44.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
    SLICE_X0Y44.BMUX     Tcinb                 0.286   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1410_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o1141_cy
    SLICE_X3Y50.A4       net (fanout=47)       1.123   top/cg/n0069[17:0][2]
    SLICE_X3Y50.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dout[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o116
    SLICE_X2Y41.D4       net (fanout=2)        1.277   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1397_o
    SLICE_X2Y41.COUT     Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_lutdi7
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy<7>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
    SLICE_X2Y42.BMUX     Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1477_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o1151_cy
    SLICE_X1Y49.B4       net (fanout=18)       1.125   top/cg/n0069[17:0][1]
    SLICE_X1Y49.B        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o161
    SLICE_X2Y51.B4       net (fanout=1)        0.773   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
    SLICE_X2Y51.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<7>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
    SLICE_X2Y52.BMUX     Tcinb                 0.239   top/cg/n0069[17:0][0]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<9>
    SLICE_X6Y31.A4       net (fanout=1)        2.128   top/cg/n0069[17:0][0]
    SLICE_X6Y31.COUT     Topcya                0.472   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
                                                       top/cg/n0069[17:0][0]_rt
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
    SLICE_X6Y33.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<11>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
    SLICE_X6Y34.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<15>
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
    SLICE_X6Y35.AMUX     Tcina                 0.210   top/cg/quantify[31]_GND_9_o_sub_28_OUT[18]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_xor<18>
    SLICE_X6Y30.B4       net (fanout=1)        0.804   top/cg/quantify[31]_GND_9_o_sub_28_OUT[16]
    SLICE_X6Y30.B        Tilo                  0.235   top/cg/mult[16]
                                                       top/cg/Mmux_mult81
    DSP48_X0Y4.A16       net (fanout=1)        1.185   top/cg/mult[16]
    DSP48_X0Y4.P31       Tdspdo_A_P            3.926   top/cg/Mmult_n0097
                                                       top/cg/Mmult_n0097
    DSP48_X0Y5.C14       net (fanout=1)        1.131   top/cg/Mmult_n0097_P31_to_Mmult_n00971
    DSP48_X0Y5.P14       Tdspdo_C_P            3.141   top/cg/Mmult_n00971
                                                       top/cg/Mmult_n00971
    SLICE_X9Y18.C4       net (fanout=8)        0.999   top/cg/n0097[31]
    SLICE_X9Y18.CLK      Tas                   0.373   top/RGB1[10]
                                                       top/cg/Mmux_y3
                                                       top/RGB1_10
    -------------------------------------------------  ---------------------------
    Total                                     69.786ns (27.908ns logic, 41.878ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 (FF)
  Destination:          top/RGB1_10 (FF)
  Requirement:          55.833ns
  Data Path Delay:      69.786ns (Levels of Logic = 69)
  Clock Path Skew:      -0.010ns (0.324 - 0.334)
  Source Clock:         clk_vga falling at 55.833ns
  Destination Clock:    clk_vga rising at 111.666ns
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 to top/RGB1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   u_sdram_vga_top/sys_data_out[7]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
    SLICE_X11Y26.D5      net (fanout=1)        0.238   u_sdram_vga_top/sys_data_out[7]
    SLICE_X11Y26.D       Tilo                  0.259   top/cg/sr0/o1[1]
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/Mmux_lcd_rgb141
    SLICE_X12Y31.B3      net (fanout=2)        1.141   lcd_green[2]
    SLICE_X12Y31.BMUX    Tilo                  0.326   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y31.C4      net (fanout=2)        0.559   top/cg/ADDERTREE_INTERNAL_Madd21
    SLICE_X12Y31.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X12Y32.AQ      Tito_logic            0.698   top/cg/ADDERTREE_INTERNAL_Madd_42
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_xor<0>_5
                                                       top/cg/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X14Y34.A4      net (fanout=1)        0.709   top/cg/ADDERTREE_INTERNAL_Madd_42
    SLICE_X14Y34.AMUX    Tilo                  0.298   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.BX      net (fanout=2)        0.958   top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.CQ      Tito_logic            0.814   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd11_cy<0>_6
                                                       top/cg/ADDERTREE_INTERNAL_Madd_611_rt
    SLICE_X12Y35.C6      net (fanout=2)        0.587   top/cg/ADDERTREE_INTERNAL_Madd_611
    SLICE_X12Y35.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_lut<6>
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<7>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
    SLICE_X12Y36.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<11>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
    SLICE_X12Y37.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<15>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
    SLICE_X12Y38.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<19>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
    SLICE_X12Y39.BMUX    Tcinb                 0.310   top/cg/ADDERTREE_INTERNAL_Madd23_cy[23]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<23>
    SLICE_X16Y37.D2      net (fanout=18)       1.337   top/cg/ADDERTREE_INTERNAL_Madd_2127
    SLICE_X16Y37.COUT    Topcyd                0.312   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_lut<3>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy<3>
    SLICE_X16Y38.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
    SLICE_X16Y38.BMUX    Tcinb                 0.286   top/cb/sr1/o2[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_262_o11_cy
    SLICE_X18Y39.A4      net (fanout=1)        0.547   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_262_o
    SLICE_X18Y39.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<3>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
    SLICE_X18Y40.BMUX    Tcinb                 0.239   u_sdram_vga_top/sys_data_out[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<5>
    SLICE_X15Y37.B6      net (fanout=10)       0.650   top/cg/n0069[17:0][15]
    SLICE_X15Y37.B       Tilo                  0.259   top/cb/sr0/o4[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_356_o111
    SLICE_X10Y35.A5      net (fanout=4)        0.928   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_357_o
    SLICE_X10Y35.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
    SLICE_X10Y36.BMUX    Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_cy[14]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<5>
    SLICE_X13Y37.C6      net (fanout=12)       0.712   top/cg/n0069[17:0][14]
    SLICE_X13Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_lut[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_448_o121
    SLICE_X16Y35.A4      net (fanout=3)        0.804   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_450_o
    SLICE_X16Y35.COUT    Topcya                0.482   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<3>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
    SLICE_X16Y36.BMUX    Tcinb                 0.286   u_sdram_vga_top/sys_data_out[11]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<5>
    SLICE_X11Y37.C6      net (fanout=13)       0.987   top/cg/n0069[17:0][13]
    SLICE_X11Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_448_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_538_o11
    SLICE_X8Y39.C3       net (fanout=4)        0.852   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_538_o
    SLICE_X8Y39.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_lutdi2
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
    SLICE_X8Y40.CMUX     Tcinc                 0.302   top/cg/n0069[17:0][12]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<6>
    SLICE_X11Y38.D4      net (fanout=18)       0.824   top/cg/n0069[17:0][12]
    SLICE_X11Y38.D       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_626_o121
    SLICE_X16Y39.B4      net (fanout=5)        1.172   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
    SLICE_X16Y39.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<3>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
    SLICE_X16Y40.CMUX    Tcinc                 0.302   top/cb/sr1/o3[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<6>
    SLICE_X11Y42.B6      net (fanout=25)       0.937   top/cg/n0069[17:0][11]
    SLICE_X11Y42.B       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_712_o16
    SLICE_X14Y43.D5      net (fanout=5)        0.933   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_712_o
    SLICE_X14Y43.COUT    Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy<3>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
    SLICE_X14Y44.CMUX    Tcinc                 0.296   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_802_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o161_cy
    SLICE_X9Y43.D6       net (fanout=21)       1.047   top/cg/n0069[17:0][10]
    SLICE_X9Y43.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o111
    SLICE_X12Y43.D4      net (fanout=6)        1.062   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
    SLICE_X12Y43.COUT    Topcyd                0.343   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy<3>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
    SLICE_X12Y44.CMUX    Tcinc                 0.302   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_885_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o171_cy
    SLICE_X11Y42.A4      net (fanout=33)       1.050   top/cg/n0069[17:0][9]
    SLICE_X11Y42.A       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o18
    SLICE_X10Y44.A5      net (fanout=5)        0.705   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_878_o
    SLICE_X10Y44.COUT    Topcya                0.472   top/cg/n0069[17:0][8]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_lut<4>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_cy<7>
    SLICE_X9Y46.A5       net (fanout=27)       0.915   top/cg/n0069[17:0][8]
    SLICE_X9Y46.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_958_o161
    SLICE_X12Y46.B5      net (fanout=6)        0.960   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_964_o
    SLICE_X12Y46.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<3>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
    SLICE_X12Y47.COUT    Tbyp                  0.093   top/cg/n0069[17:0][7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<7>
    SLICE_X7Y48.A6       net (fanout=42)       1.146   top/cg/n0069[17:0][7]
    SLICE_X7Y48.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1190_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1036_o110
    SLICE_X8Y48.B5       net (fanout=5)        0.726   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1036_o
    SLICE_X8Y48.COUT     Topcyb                0.483   top/cg/n0069[17:0][6]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_cy<7>
    SLICE_X3Y47.A6       net (fanout=31)       1.066   top/cg/n0069[17:0][6]
    SLICE_X3Y47.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1471_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1112_o191
    SLICE_X4Y49.B5       net (fanout=5)        1.060   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1121_o
    SLICE_X4Y49.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<3>
    SLICE_X4Y50.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
    SLICE_X4Y50.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<7>
    SLICE_X4Y51.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
    SLICE_X4Y51.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1197_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o1111_cy
    SLICE_X7Y49.A4       net (fanout=49)       0.857   top/cg/n0069[17:0][5]
    SLICE_X7Y49.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dlink
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o191
    SLICE_X0Y45.B5       net (fanout=2)        1.042   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1195_o
    SLICE_X0Y45.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<3>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
    SLICE_X0Y46.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<7>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
    SLICE_X0Y47.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1404_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o1121_cy
    SLICE_X5Y50.D5       net (fanout=34)       0.963   top/cg/n0069[17:0][4]
    SLICE_X5Y50.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o131
    SLICE_X2Y44.B4       net (fanout=6)        1.258   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
    SLICE_X2Y44.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy<7>
    SLICE_X2Y45.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
    SLICE_X2Y45.AMUX     Tcina                 0.240   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1470_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o1131_cy
    SLICE_X3Y49.A6       net (fanout=57)       0.968   top/cg/n0069[17:0][3]
    SLICE_X3Y49.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1465_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o121
    SLICE_X0Y43.C4       net (fanout=3)        1.054   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1330_o
    SLICE_X0Y43.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_lutdi6
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy<7>
    SLICE_X0Y44.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
    SLICE_X0Y44.BMUX     Tcinb                 0.286   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1410_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o1141_cy
    SLICE_X3Y50.A4       net (fanout=47)       1.123   top/cg/n0069[17:0][2]
    SLICE_X3Y50.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dout[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o116
    SLICE_X2Y41.D4       net (fanout=2)        1.277   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1397_o
    SLICE_X2Y41.COUT     Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_lutdi7
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy<7>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
    SLICE_X2Y42.BMUX     Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1477_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o1151_cy
    SLICE_X1Y49.B4       net (fanout=18)       1.125   top/cg/n0069[17:0][1]
    SLICE_X1Y49.B        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o161
    SLICE_X2Y51.B4       net (fanout=1)        0.773   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
    SLICE_X2Y51.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<7>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
    SLICE_X2Y52.BMUX     Tcinb                 0.239   top/cg/n0069[17:0][0]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<9>
    SLICE_X6Y31.A4       net (fanout=1)        2.128   top/cg/n0069[17:0][0]
    SLICE_X6Y31.COUT     Topcya                0.472   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
                                                       top/cg/n0069[17:0][0]_rt
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
    SLICE_X6Y33.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<11>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
    SLICE_X6Y34.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<15>
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
    SLICE_X6Y35.AMUX     Tcina                 0.210   top/cg/quantify[31]_GND_9_o_sub_28_OUT[18]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_xor<18>
    SLICE_X6Y30.B4       net (fanout=1)        0.804   top/cg/quantify[31]_GND_9_o_sub_28_OUT[16]
    SLICE_X6Y30.B        Tilo                  0.235   top/cg/mult[16]
                                                       top/cg/Mmux_mult81
    DSP48_X0Y4.A16       net (fanout=1)        1.185   top/cg/mult[16]
    DSP48_X0Y4.P33       Tdspdo_A_P            3.926   top/cg/Mmult_n0097
                                                       top/cg/Mmult_n0097
    DSP48_X0Y5.C16       net (fanout=1)        1.131   top/cg/Mmult_n0097_P33_to_Mmult_n00971
    DSP48_X0Y5.P14       Tdspdo_C_P            3.141   top/cg/Mmult_n00971
                                                       top/cg/Mmult_n00971
    SLICE_X9Y18.C4       net (fanout=8)        0.999   top/cg/n0097[31]
    SLICE_X9Y18.CLK      Tas                   0.373   top/RGB1[10]
                                                       top/cg/Mmux_y3
                                                       top/RGB1_10
    -------------------------------------------------  ---------------------------
    Total                                     69.786ns (27.908ns logic, 41.878ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 (FF)
  Destination:          top/RGB1_10 (FF)
  Requirement:          55.833ns
  Data Path Delay:      69.786ns (Levels of Logic = 69)
  Clock Path Skew:      -0.010ns (0.324 - 0.334)
  Source Clock:         clk_vga falling at 55.833ns
  Destination Clock:    clk_vga rising at 111.666ns
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 to top/RGB1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   u_sdram_vga_top/sys_data_out[7]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
    SLICE_X11Y26.D5      net (fanout=1)        0.238   u_sdram_vga_top/sys_data_out[7]
    SLICE_X11Y26.D       Tilo                  0.259   top/cg/sr0/o1[1]
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/Mmux_lcd_rgb141
    SLICE_X12Y31.B3      net (fanout=2)        1.141   lcd_green[2]
    SLICE_X12Y31.BMUX    Tilo                  0.326   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y31.C4      net (fanout=2)        0.559   top/cg/ADDERTREE_INTERNAL_Madd21
    SLICE_X12Y31.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X12Y32.AQ      Tito_logic            0.698   top/cg/ADDERTREE_INTERNAL_Madd_42
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_xor<0>_5
                                                       top/cg/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X14Y34.A4      net (fanout=1)        0.709   top/cg/ADDERTREE_INTERNAL_Madd_42
    SLICE_X14Y34.AMUX    Tilo                  0.298   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.BX      net (fanout=2)        0.958   top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.CQ      Tito_logic            0.814   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd11_cy<0>_6
                                                       top/cg/ADDERTREE_INTERNAL_Madd_611_rt
    SLICE_X12Y35.C6      net (fanout=2)        0.587   top/cg/ADDERTREE_INTERNAL_Madd_611
    SLICE_X12Y35.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_lut<6>
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<7>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
    SLICE_X12Y36.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<11>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
    SLICE_X12Y37.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<15>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
    SLICE_X12Y38.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<19>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
    SLICE_X12Y39.BMUX    Tcinb                 0.310   top/cg/ADDERTREE_INTERNAL_Madd23_cy[23]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<23>
    SLICE_X16Y37.D2      net (fanout=18)       1.337   top/cg/ADDERTREE_INTERNAL_Madd_2127
    SLICE_X16Y37.COUT    Topcyd                0.312   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_lut<3>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy<3>
    SLICE_X16Y38.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
    SLICE_X16Y38.BMUX    Tcinb                 0.286   top/cb/sr1/o2[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_262_o11_cy
    SLICE_X18Y39.A4      net (fanout=1)        0.547   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_262_o
    SLICE_X18Y39.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<3>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
    SLICE_X18Y40.BMUX    Tcinb                 0.239   u_sdram_vga_top/sys_data_out[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<5>
    SLICE_X15Y37.B6      net (fanout=10)       0.650   top/cg/n0069[17:0][15]
    SLICE_X15Y37.B       Tilo                  0.259   top/cb/sr0/o4[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_356_o111
    SLICE_X10Y35.A5      net (fanout=4)        0.928   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_357_o
    SLICE_X10Y35.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
    SLICE_X10Y36.BMUX    Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_cy[14]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<5>
    SLICE_X13Y37.C6      net (fanout=12)       0.712   top/cg/n0069[17:0][14]
    SLICE_X13Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_lut[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_448_o121
    SLICE_X16Y35.A4      net (fanout=3)        0.804   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_450_o
    SLICE_X16Y35.COUT    Topcya                0.482   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<3>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
    SLICE_X16Y36.BMUX    Tcinb                 0.286   u_sdram_vga_top/sys_data_out[11]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<5>
    SLICE_X11Y37.C6      net (fanout=13)       0.987   top/cg/n0069[17:0][13]
    SLICE_X11Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_448_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_538_o11
    SLICE_X8Y39.C3       net (fanout=4)        0.852   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_538_o
    SLICE_X8Y39.COUT     Topcyc                0.328   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_lut<2>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
    SLICE_X8Y40.CMUX     Tcinc                 0.302   top/cg/n0069[17:0][12]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<6>
    SLICE_X11Y38.D4      net (fanout=18)       0.824   top/cg/n0069[17:0][12]
    SLICE_X11Y38.D       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_626_o121
    SLICE_X16Y39.B4      net (fanout=5)        1.172   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
    SLICE_X16Y39.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<3>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
    SLICE_X16Y40.CMUX    Tcinc                 0.302   top/cb/sr1/o3[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<6>
    SLICE_X11Y42.B6      net (fanout=25)       0.937   top/cg/n0069[17:0][11]
    SLICE_X11Y42.B       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_712_o16
    SLICE_X14Y43.D5      net (fanout=5)        0.933   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_712_o
    SLICE_X14Y43.COUT    Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy<3>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
    SLICE_X14Y44.CMUX    Tcinc                 0.296   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_802_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o161_cy
    SLICE_X9Y43.D6       net (fanout=21)       1.047   top/cg/n0069[17:0][10]
    SLICE_X9Y43.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o111
    SLICE_X12Y43.D4      net (fanout=6)        1.062   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
    SLICE_X12Y43.COUT    Topcyd                0.343   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy<3>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
    SLICE_X12Y44.CMUX    Tcinc                 0.302   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_885_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o171_cy
    SLICE_X11Y42.A4      net (fanout=33)       1.050   top/cg/n0069[17:0][9]
    SLICE_X11Y42.A       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o18
    SLICE_X10Y44.A5      net (fanout=5)        0.705   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_878_o
    SLICE_X10Y44.COUT    Topcya                0.495   top/cg/n0069[17:0][8]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_lutdi4
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_cy<7>
    SLICE_X9Y46.A5       net (fanout=27)       0.915   top/cg/n0069[17:0][8]
    SLICE_X9Y46.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_958_o161
    SLICE_X12Y46.B5      net (fanout=6)        0.960   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_964_o
    SLICE_X12Y46.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<3>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
    SLICE_X12Y47.COUT    Tbyp                  0.093   top/cg/n0069[17:0][7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<7>
    SLICE_X7Y48.A6       net (fanout=42)       1.146   top/cg/n0069[17:0][7]
    SLICE_X7Y48.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1190_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1036_o110
    SLICE_X8Y48.B5       net (fanout=5)        0.726   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1036_o
    SLICE_X8Y48.COUT     Topcyb                0.483   top/cg/n0069[17:0][6]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_cy<7>
    SLICE_X3Y47.A6       net (fanout=31)       1.066   top/cg/n0069[17:0][6]
    SLICE_X3Y47.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1471_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1112_o191
    SLICE_X4Y49.B5       net (fanout=5)        1.060   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1121_o
    SLICE_X4Y49.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<3>
    SLICE_X4Y50.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
    SLICE_X4Y50.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<7>
    SLICE_X4Y51.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
    SLICE_X4Y51.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1197_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o1111_cy
    SLICE_X7Y49.A4       net (fanout=49)       0.857   top/cg/n0069[17:0][5]
    SLICE_X7Y49.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dlink
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o191
    SLICE_X0Y45.B5       net (fanout=2)        1.042   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1195_o
    SLICE_X0Y45.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<3>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
    SLICE_X0Y46.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<7>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
    SLICE_X0Y47.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1404_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o1121_cy
    SLICE_X5Y50.D5       net (fanout=34)       0.963   top/cg/n0069[17:0][4]
    SLICE_X5Y50.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o131
    SLICE_X2Y44.B4       net (fanout=6)        1.258   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
    SLICE_X2Y44.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy<7>
    SLICE_X2Y45.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
    SLICE_X2Y45.AMUX     Tcina                 0.240   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1470_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o1131_cy
    SLICE_X3Y49.A6       net (fanout=57)       0.968   top/cg/n0069[17:0][3]
    SLICE_X3Y49.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1465_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o121
    SLICE_X0Y43.C4       net (fanout=3)        1.054   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1330_o
    SLICE_X0Y43.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_lutdi6
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy<7>
    SLICE_X0Y44.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
    SLICE_X0Y44.BMUX     Tcinb                 0.286   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1410_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o1141_cy
    SLICE_X3Y50.A4       net (fanout=47)       1.123   top/cg/n0069[17:0][2]
    SLICE_X3Y50.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dout[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o116
    SLICE_X2Y41.D4       net (fanout=2)        1.277   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1397_o
    SLICE_X2Y41.COUT     Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_lutdi7
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy<7>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
    SLICE_X2Y42.BMUX     Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1477_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o1151_cy
    SLICE_X1Y49.B4       net (fanout=18)       1.125   top/cg/n0069[17:0][1]
    SLICE_X1Y49.B        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o161
    SLICE_X2Y51.B4       net (fanout=1)        0.773   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
    SLICE_X2Y51.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<7>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
    SLICE_X2Y52.BMUX     Tcinb                 0.239   top/cg/n0069[17:0][0]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<9>
    SLICE_X6Y31.A4       net (fanout=1)        2.128   top/cg/n0069[17:0][0]
    SLICE_X6Y31.COUT     Topcya                0.472   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
                                                       top/cg/n0069[17:0][0]_rt
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
    SLICE_X6Y33.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<11>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
    SLICE_X6Y34.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<15>
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
    SLICE_X6Y35.AMUX     Tcina                 0.210   top/cg/quantify[31]_GND_9_o_sub_28_OUT[18]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_xor<18>
    SLICE_X6Y30.B4       net (fanout=1)        0.804   top/cg/quantify[31]_GND_9_o_sub_28_OUT[16]
    SLICE_X6Y30.B        Tilo                  0.235   top/cg/mult[16]
                                                       top/cg/Mmux_mult81
    DSP48_X0Y4.A16       net (fanout=1)        1.185   top/cg/mult[16]
    DSP48_X0Y4.P33       Tdspdo_A_P            3.926   top/cg/Mmult_n0097
                                                       top/cg/Mmult_n0097
    DSP48_X0Y5.C16       net (fanout=1)        1.131   top/cg/Mmult_n0097_P33_to_Mmult_n00971
    DSP48_X0Y5.P14       Tdspdo_C_P            3.141   top/cg/Mmult_n00971
                                                       top/cg/Mmult_n00971
    SLICE_X9Y18.C4       net (fanout=8)        0.999   top/cg/n0097[31]
    SLICE_X9Y18.CLK      Tas                   0.373   top/RGB1[10]
                                                       top/cg/Mmux_y3
                                                       top/RGB1_10
    -------------------------------------------------  ---------------------------
    Total                                     69.786ns (27.908ns logic, 41.878ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 (FF)
  Destination:          top/RGB1_10 (FF)
  Requirement:          55.833ns
  Data Path Delay:      69.786ns (Levels of Logic = 69)
  Clock Path Skew:      -0.010ns (0.324 - 0.334)
  Source Clock:         clk_vga falling at 55.833ns
  Destination Clock:    clk_vga rising at 111.666ns
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 to top/RGB1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   u_sdram_vga_top/sys_data_out[7]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
    SLICE_X11Y26.D5      net (fanout=1)        0.238   u_sdram_vga_top/sys_data_out[7]
    SLICE_X11Y26.D       Tilo                  0.259   top/cg/sr0/o1[1]
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/Mmux_lcd_rgb141
    SLICE_X12Y31.B3      net (fanout=2)        1.141   lcd_green[2]
    SLICE_X12Y31.BMUX    Tilo                  0.326   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y31.C4      net (fanout=2)        0.559   top/cg/ADDERTREE_INTERNAL_Madd21
    SLICE_X12Y31.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X12Y32.AQ      Tito_logic            0.698   top/cg/ADDERTREE_INTERNAL_Madd_42
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_xor<0>_5
                                                       top/cg/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X14Y34.A4      net (fanout=1)        0.709   top/cg/ADDERTREE_INTERNAL_Madd_42
    SLICE_X14Y34.AMUX    Tilo                  0.298   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.BX      net (fanout=2)        0.958   top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.CQ      Tito_logic            0.814   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd11_cy<0>_6
                                                       top/cg/ADDERTREE_INTERNAL_Madd_611_rt
    SLICE_X12Y35.C6      net (fanout=2)        0.587   top/cg/ADDERTREE_INTERNAL_Madd_611
    SLICE_X12Y35.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_lut<6>
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<7>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
    SLICE_X12Y36.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<11>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
    SLICE_X12Y37.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<15>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
    SLICE_X12Y38.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<19>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
    SLICE_X12Y39.BMUX    Tcinb                 0.310   top/cg/ADDERTREE_INTERNAL_Madd23_cy[23]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<23>
    SLICE_X16Y37.D2      net (fanout=18)       1.337   top/cg/ADDERTREE_INTERNAL_Madd_2127
    SLICE_X16Y37.COUT    Topcyd                0.312   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_lut<3>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy<3>
    SLICE_X16Y38.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
    SLICE_X16Y38.BMUX    Tcinb                 0.286   top/cb/sr1/o2[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_262_o11_cy
    SLICE_X18Y39.A4      net (fanout=1)        0.547   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_262_o
    SLICE_X18Y39.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<3>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
    SLICE_X18Y40.BMUX    Tcinb                 0.239   u_sdram_vga_top/sys_data_out[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<5>
    SLICE_X15Y37.B6      net (fanout=10)       0.650   top/cg/n0069[17:0][15]
    SLICE_X15Y37.B       Tilo                  0.259   top/cb/sr0/o4[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_356_o111
    SLICE_X10Y35.A5      net (fanout=4)        0.928   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_357_o
    SLICE_X10Y35.COUT    Topcya                0.472   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_lut<0>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
    SLICE_X10Y36.BMUX    Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_cy[14]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<5>
    SLICE_X13Y37.C6      net (fanout=12)       0.712   top/cg/n0069[17:0][14]
    SLICE_X13Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_lut[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_448_o121
    SLICE_X16Y35.A4      net (fanout=3)        0.804   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_450_o
    SLICE_X16Y35.COUT    Topcya                0.482   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<3>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
    SLICE_X16Y36.BMUX    Tcinb                 0.286   u_sdram_vga_top/sys_data_out[11]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<5>
    SLICE_X11Y37.C6      net (fanout=13)       0.987   top/cg/n0069[17:0][13]
    SLICE_X11Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_448_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_538_o11
    SLICE_X8Y39.C3       net (fanout=4)        0.852   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_538_o
    SLICE_X8Y39.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_lutdi2
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
    SLICE_X8Y40.CMUX     Tcinc                 0.302   top/cg/n0069[17:0][12]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<6>
    SLICE_X11Y38.D4      net (fanout=18)       0.824   top/cg/n0069[17:0][12]
    SLICE_X11Y38.D       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_626_o121
    SLICE_X16Y39.B4      net (fanout=5)        1.172   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
    SLICE_X16Y39.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<3>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
    SLICE_X16Y40.CMUX    Tcinc                 0.302   top/cb/sr1/o3[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<6>
    SLICE_X11Y42.B6      net (fanout=25)       0.937   top/cg/n0069[17:0][11]
    SLICE_X11Y42.B       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_712_o16
    SLICE_X14Y43.D5      net (fanout=5)        0.933   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_712_o
    SLICE_X14Y43.COUT    Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy<3>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
    SLICE_X14Y44.CMUX    Tcinc                 0.296   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_802_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o161_cy
    SLICE_X9Y43.D6       net (fanout=21)       1.047   top/cg/n0069[17:0][10]
    SLICE_X9Y43.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o111
    SLICE_X12Y43.D4      net (fanout=6)        1.062   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
    SLICE_X12Y43.COUT    Topcyd                0.343   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy<3>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
    SLICE_X12Y44.CMUX    Tcinc                 0.302   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_885_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o171_cy
    SLICE_X11Y42.A4      net (fanout=33)       1.050   top/cg/n0069[17:0][9]
    SLICE_X11Y42.A       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o18
    SLICE_X10Y44.A5      net (fanout=5)        0.705   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_878_o
    SLICE_X10Y44.COUT    Topcya                0.495   top/cg/n0069[17:0][8]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_lutdi4
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_cy<7>
    SLICE_X9Y46.A5       net (fanout=27)       0.915   top/cg/n0069[17:0][8]
    SLICE_X9Y46.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_958_o161
    SLICE_X12Y46.B5      net (fanout=6)        0.960   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_964_o
    SLICE_X12Y46.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<3>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
    SLICE_X12Y47.COUT    Tbyp                  0.093   top/cg/n0069[17:0][7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<7>
    SLICE_X7Y48.A6       net (fanout=42)       1.146   top/cg/n0069[17:0][7]
    SLICE_X7Y48.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1190_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1036_o110
    SLICE_X8Y48.B5       net (fanout=5)        0.726   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1036_o
    SLICE_X8Y48.COUT     Topcyb                0.483   top/cg/n0069[17:0][6]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_cy<7>
    SLICE_X3Y47.A6       net (fanout=31)       1.066   top/cg/n0069[17:0][6]
    SLICE_X3Y47.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1471_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1112_o191
    SLICE_X4Y49.B5       net (fanout=5)        1.060   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1121_o
    SLICE_X4Y49.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<3>
    SLICE_X4Y50.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
    SLICE_X4Y50.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<7>
    SLICE_X4Y51.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
    SLICE_X4Y51.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1197_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o1111_cy
    SLICE_X7Y49.A4       net (fanout=49)       0.857   top/cg/n0069[17:0][5]
    SLICE_X7Y49.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dlink
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o191
    SLICE_X0Y45.B5       net (fanout=2)        1.042   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1195_o
    SLICE_X0Y45.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<3>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
    SLICE_X0Y46.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<7>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
    SLICE_X0Y47.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1404_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o1121_cy
    SLICE_X5Y50.D5       net (fanout=34)       0.963   top/cg/n0069[17:0][4]
    SLICE_X5Y50.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o131
    SLICE_X2Y44.B4       net (fanout=6)        1.258   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
    SLICE_X2Y44.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy<7>
    SLICE_X2Y45.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
    SLICE_X2Y45.AMUX     Tcina                 0.240   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1470_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o1131_cy
    SLICE_X3Y49.A6       net (fanout=57)       0.968   top/cg/n0069[17:0][3]
    SLICE_X3Y49.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1465_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o121
    SLICE_X0Y43.C4       net (fanout=3)        1.054   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1330_o
    SLICE_X0Y43.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_lutdi6
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy<7>
    SLICE_X0Y44.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
    SLICE_X0Y44.BMUX     Tcinb                 0.286   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1410_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o1141_cy
    SLICE_X3Y50.A4       net (fanout=47)       1.123   top/cg/n0069[17:0][2]
    SLICE_X3Y50.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dout[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o116
    SLICE_X2Y41.D4       net (fanout=2)        1.277   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1397_o
    SLICE_X2Y41.COUT     Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_lutdi7
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy<7>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
    SLICE_X2Y42.BMUX     Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1477_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o1151_cy
    SLICE_X1Y49.B4       net (fanout=18)       1.125   top/cg/n0069[17:0][1]
    SLICE_X1Y49.B        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o161
    SLICE_X2Y51.B4       net (fanout=1)        0.773   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
    SLICE_X2Y51.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<7>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
    SLICE_X2Y52.BMUX     Tcinb                 0.239   top/cg/n0069[17:0][0]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<9>
    SLICE_X6Y31.A4       net (fanout=1)        2.128   top/cg/n0069[17:0][0]
    SLICE_X6Y31.COUT     Topcya                0.472   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
                                                       top/cg/n0069[17:0][0]_rt
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
    SLICE_X6Y33.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<11>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
    SLICE_X6Y34.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<15>
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
    SLICE_X6Y35.AMUX     Tcina                 0.210   top/cg/quantify[31]_GND_9_o_sub_28_OUT[18]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_xor<18>
    SLICE_X6Y30.B4       net (fanout=1)        0.804   top/cg/quantify[31]_GND_9_o_sub_28_OUT[16]
    SLICE_X6Y30.B        Tilo                  0.235   top/cg/mult[16]
                                                       top/cg/Mmux_mult81
    DSP48_X0Y4.A16       net (fanout=1)        1.185   top/cg/mult[16]
    DSP48_X0Y4.P33       Tdspdo_A_P            3.926   top/cg/Mmult_n0097
                                                       top/cg/Mmult_n0097
    DSP48_X0Y5.C16       net (fanout=1)        1.131   top/cg/Mmult_n0097_P33_to_Mmult_n00971
    DSP48_X0Y5.P14       Tdspdo_C_P            3.141   top/cg/Mmult_n00971
                                                       top/cg/Mmult_n00971
    SLICE_X9Y18.C4       net (fanout=8)        0.999   top/cg/n0097[31]
    SLICE_X9Y18.CLK      Tas                   0.373   top/RGB1[10]
                                                       top/cg/Mmux_y3
                                                       top/RGB1_10
    -------------------------------------------------  ---------------------------
    Total                                     69.786ns (27.908ns logic, 41.878ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 (FF)
  Destination:          top/RGB1_10 (FF)
  Requirement:          55.833ns
  Data Path Delay:      69.786ns (Levels of Logic = 69)
  Clock Path Skew:      -0.010ns (0.324 - 0.334)
  Source Clock:         clk_vga falling at 55.833ns
  Destination Clock:    clk_vga rising at 111.666ns
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 to top/RGB1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   u_sdram_vga_top/sys_data_out[7]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
    SLICE_X11Y26.D5      net (fanout=1)        0.238   u_sdram_vga_top/sys_data_out[7]
    SLICE_X11Y26.D       Tilo                  0.259   top/cg/sr0/o1[1]
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/Mmux_lcd_rgb141
    SLICE_X12Y31.B3      net (fanout=2)        1.141   lcd_green[2]
    SLICE_X12Y31.BMUX    Tilo                  0.326   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y31.C4      net (fanout=2)        0.559   top/cg/ADDERTREE_INTERNAL_Madd21
    SLICE_X12Y31.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X12Y32.AQ      Tito_logic            0.698   top/cg/ADDERTREE_INTERNAL_Madd_42
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_xor<0>_5
                                                       top/cg/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X14Y34.A4      net (fanout=1)        0.709   top/cg/ADDERTREE_INTERNAL_Madd_42
    SLICE_X14Y34.AMUX    Tilo                  0.298   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.BX      net (fanout=2)        0.958   top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.CQ      Tito_logic            0.814   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd11_cy<0>_6
                                                       top/cg/ADDERTREE_INTERNAL_Madd_611_rt
    SLICE_X12Y35.C6      net (fanout=2)        0.587   top/cg/ADDERTREE_INTERNAL_Madd_611
    SLICE_X12Y35.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_lut<6>
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<7>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
    SLICE_X12Y36.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<11>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
    SLICE_X12Y37.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<15>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
    SLICE_X12Y38.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<19>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
    SLICE_X12Y39.BMUX    Tcinb                 0.310   top/cg/ADDERTREE_INTERNAL_Madd23_cy[23]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<23>
    SLICE_X16Y37.D2      net (fanout=18)       1.337   top/cg/ADDERTREE_INTERNAL_Madd_2127
    SLICE_X16Y37.COUT    Topcyd                0.312   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_lut<3>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy<3>
    SLICE_X16Y38.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
    SLICE_X16Y38.BMUX    Tcinb                 0.286   top/cb/sr1/o2[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_262_o11_cy
    SLICE_X18Y39.A4      net (fanout=1)        0.547   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_262_o
    SLICE_X18Y39.COUT    Topcya                0.472   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_lut<0>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<3>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
    SLICE_X18Y40.BMUX    Tcinb                 0.239   u_sdram_vga_top/sys_data_out[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<5>
    SLICE_X15Y37.B6      net (fanout=10)       0.650   top/cg/n0069[17:0][15]
    SLICE_X15Y37.B       Tilo                  0.259   top/cb/sr0/o4[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_356_o111
    SLICE_X10Y35.A5      net (fanout=4)        0.928   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_357_o
    SLICE_X10Y35.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
    SLICE_X10Y36.BMUX    Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_cy[14]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<5>
    SLICE_X13Y37.C6      net (fanout=12)       0.712   top/cg/n0069[17:0][14]
    SLICE_X13Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_lut[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_448_o121
    SLICE_X16Y35.A4      net (fanout=3)        0.804   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_450_o
    SLICE_X16Y35.COUT    Topcya                0.482   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<3>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
    SLICE_X16Y36.BMUX    Tcinb                 0.286   u_sdram_vga_top/sys_data_out[11]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<5>
    SLICE_X11Y37.C6      net (fanout=13)       0.987   top/cg/n0069[17:0][13]
    SLICE_X11Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_448_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_538_o11
    SLICE_X8Y39.C3       net (fanout=4)        0.852   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_538_o
    SLICE_X8Y39.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_lutdi2
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
    SLICE_X8Y40.CMUX     Tcinc                 0.302   top/cg/n0069[17:0][12]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<6>
    SLICE_X11Y38.D4      net (fanout=18)       0.824   top/cg/n0069[17:0][12]
    SLICE_X11Y38.D       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_626_o121
    SLICE_X16Y39.B4      net (fanout=5)        1.172   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
    SLICE_X16Y39.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<3>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
    SLICE_X16Y40.CMUX    Tcinc                 0.302   top/cb/sr1/o3[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<6>
    SLICE_X11Y42.B6      net (fanout=25)       0.937   top/cg/n0069[17:0][11]
    SLICE_X11Y42.B       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_712_o16
    SLICE_X14Y43.D5      net (fanout=5)        0.933   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_712_o
    SLICE_X14Y43.COUT    Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy<3>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
    SLICE_X14Y44.CMUX    Tcinc                 0.296   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_802_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o161_cy
    SLICE_X9Y43.D6       net (fanout=21)       1.047   top/cg/n0069[17:0][10]
    SLICE_X9Y43.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o111
    SLICE_X12Y43.D4      net (fanout=6)        1.062   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
    SLICE_X12Y43.COUT    Topcyd                0.343   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy<3>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
    SLICE_X12Y44.CMUX    Tcinc                 0.302   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_885_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o171_cy
    SLICE_X11Y42.A4      net (fanout=33)       1.050   top/cg/n0069[17:0][9]
    SLICE_X11Y42.A       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o18
    SLICE_X10Y44.A5      net (fanout=5)        0.705   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_878_o
    SLICE_X10Y44.COUT    Topcya                0.495   top/cg/n0069[17:0][8]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_lutdi4
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_cy<7>
    SLICE_X9Y46.A5       net (fanout=27)       0.915   top/cg/n0069[17:0][8]
    SLICE_X9Y46.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_958_o161
    SLICE_X12Y46.B5      net (fanout=6)        0.960   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_964_o
    SLICE_X12Y46.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<3>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
    SLICE_X12Y47.COUT    Tbyp                  0.093   top/cg/n0069[17:0][7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<7>
    SLICE_X7Y48.A6       net (fanout=42)       1.146   top/cg/n0069[17:0][7]
    SLICE_X7Y48.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1190_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1036_o110
    SLICE_X8Y48.B5       net (fanout=5)        0.726   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1036_o
    SLICE_X8Y48.COUT     Topcyb                0.483   top/cg/n0069[17:0][6]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_cy<7>
    SLICE_X3Y47.A6       net (fanout=31)       1.066   top/cg/n0069[17:0][6]
    SLICE_X3Y47.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1471_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1112_o191
    SLICE_X4Y49.B5       net (fanout=5)        1.060   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1121_o
    SLICE_X4Y49.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<3>
    SLICE_X4Y50.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
    SLICE_X4Y50.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<7>
    SLICE_X4Y51.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
    SLICE_X4Y51.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1197_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o1111_cy
    SLICE_X7Y49.A4       net (fanout=49)       0.857   top/cg/n0069[17:0][5]
    SLICE_X7Y49.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dlink
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o191
    SLICE_X0Y45.B5       net (fanout=2)        1.042   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1195_o
    SLICE_X0Y45.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<3>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
    SLICE_X0Y46.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<7>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
    SLICE_X0Y47.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1404_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o1121_cy
    SLICE_X5Y50.D5       net (fanout=34)       0.963   top/cg/n0069[17:0][4]
    SLICE_X5Y50.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o131
    SLICE_X2Y44.B4       net (fanout=6)        1.258   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
    SLICE_X2Y44.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy<7>
    SLICE_X2Y45.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
    SLICE_X2Y45.AMUX     Tcina                 0.240   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1470_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o1131_cy
    SLICE_X3Y49.A6       net (fanout=57)       0.968   top/cg/n0069[17:0][3]
    SLICE_X3Y49.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1465_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o121
    SLICE_X0Y43.C4       net (fanout=3)        1.054   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1330_o
    SLICE_X0Y43.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_lutdi6
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy<7>
    SLICE_X0Y44.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
    SLICE_X0Y44.BMUX     Tcinb                 0.286   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1410_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o1141_cy
    SLICE_X3Y50.A4       net (fanout=47)       1.123   top/cg/n0069[17:0][2]
    SLICE_X3Y50.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dout[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o116
    SLICE_X2Y41.D4       net (fanout=2)        1.277   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1397_o
    SLICE_X2Y41.COUT     Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_lutdi7
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy<7>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
    SLICE_X2Y42.BMUX     Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1477_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o1151_cy
    SLICE_X1Y49.B4       net (fanout=18)       1.125   top/cg/n0069[17:0][1]
    SLICE_X1Y49.B        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o161
    SLICE_X2Y51.B4       net (fanout=1)        0.773   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
    SLICE_X2Y51.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<7>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
    SLICE_X2Y52.BMUX     Tcinb                 0.239   top/cg/n0069[17:0][0]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<9>
    SLICE_X6Y31.A4       net (fanout=1)        2.128   top/cg/n0069[17:0][0]
    SLICE_X6Y31.COUT     Topcya                0.472   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
                                                       top/cg/n0069[17:0][0]_rt
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
    SLICE_X6Y33.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<11>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
    SLICE_X6Y34.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<15>
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
    SLICE_X6Y35.AMUX     Tcina                 0.210   top/cg/quantify[31]_GND_9_o_sub_28_OUT[18]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_xor<18>
    SLICE_X6Y30.B4       net (fanout=1)        0.804   top/cg/quantify[31]_GND_9_o_sub_28_OUT[16]
    SLICE_X6Y30.B        Tilo                  0.235   top/cg/mult[16]
                                                       top/cg/Mmux_mult81
    DSP48_X0Y4.A16       net (fanout=1)        1.185   top/cg/mult[16]
    DSP48_X0Y4.P33       Tdspdo_A_P            3.926   top/cg/Mmult_n0097
                                                       top/cg/Mmult_n0097
    DSP48_X0Y5.C16       net (fanout=1)        1.131   top/cg/Mmult_n0097_P33_to_Mmult_n00971
    DSP48_X0Y5.P14       Tdspdo_C_P            3.141   top/cg/Mmult_n00971
                                                       top/cg/Mmult_n00971
    SLICE_X9Y18.C4       net (fanout=8)        0.999   top/cg/n0097[31]
    SLICE_X9Y18.CLK      Tas                   0.373   top/RGB1[10]
                                                       top/cg/Mmux_y3
                                                       top/RGB1_10
    -------------------------------------------------  ---------------------------
    Total                                     69.786ns (27.908ns logic, 41.878ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 (FF)
  Destination:          top/RGB1_10 (FF)
  Requirement:          55.833ns
  Data Path Delay:      69.786ns (Levels of Logic = 69)
  Clock Path Skew:      -0.010ns (0.324 - 0.334)
  Source Clock:         clk_vga falling at 55.833ns
  Destination Clock:    clk_vga rising at 111.666ns
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 to top/RGB1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   u_sdram_vga_top/sys_data_out[7]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
    SLICE_X11Y26.D5      net (fanout=1)        0.238   u_sdram_vga_top/sys_data_out[7]
    SLICE_X11Y26.D       Tilo                  0.259   top/cg/sr0/o1[1]
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/Mmux_lcd_rgb141
    SLICE_X12Y31.B3      net (fanout=2)        1.141   lcd_green[2]
    SLICE_X12Y31.BMUX    Tilo                  0.326   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y31.C4      net (fanout=2)        0.559   top/cg/ADDERTREE_INTERNAL_Madd21
    SLICE_X12Y31.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X12Y32.AQ      Tito_logic            0.698   top/cg/ADDERTREE_INTERNAL_Madd_42
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_xor<0>_5
                                                       top/cg/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X14Y34.A4      net (fanout=1)        0.709   top/cg/ADDERTREE_INTERNAL_Madd_42
    SLICE_X14Y34.AMUX    Tilo                  0.298   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.BX      net (fanout=2)        0.958   top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.CQ      Tito_logic            0.814   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd11_cy<0>_6
                                                       top/cg/ADDERTREE_INTERNAL_Madd_611_rt
    SLICE_X12Y35.C6      net (fanout=2)        0.587   top/cg/ADDERTREE_INTERNAL_Madd_611
    SLICE_X12Y35.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_lut<6>
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<7>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
    SLICE_X12Y36.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<11>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
    SLICE_X12Y37.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<15>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
    SLICE_X12Y38.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<19>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
    SLICE_X12Y39.BMUX    Tcinb                 0.310   top/cg/ADDERTREE_INTERNAL_Madd23_cy[23]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<23>
    SLICE_X16Y37.D2      net (fanout=18)       1.337   top/cg/ADDERTREE_INTERNAL_Madd_2127
    SLICE_X16Y37.COUT    Topcyd                0.312   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_lut<3>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy<3>
    SLICE_X16Y38.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
    SLICE_X16Y38.BMUX    Tcinb                 0.286   top/cb/sr1/o2[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_262_o11_cy
    SLICE_X18Y39.A4      net (fanout=1)        0.547   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_262_o
    SLICE_X18Y39.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<3>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
    SLICE_X18Y40.BMUX    Tcinb                 0.239   u_sdram_vga_top/sys_data_out[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<5>
    SLICE_X15Y37.B6      net (fanout=10)       0.650   top/cg/n0069[17:0][15]
    SLICE_X15Y37.B       Tilo                  0.259   top/cb/sr0/o4[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_356_o111
    SLICE_X10Y35.A5      net (fanout=4)        0.928   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_357_o
    SLICE_X10Y35.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
    SLICE_X10Y36.BMUX    Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_cy[14]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<5>
    SLICE_X13Y37.C6      net (fanout=12)       0.712   top/cg/n0069[17:0][14]
    SLICE_X13Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_lut[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_448_o121
    SLICE_X16Y35.A4      net (fanout=3)        0.804   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_450_o
    SLICE_X16Y35.COUT    Topcya                0.482   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<3>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
    SLICE_X16Y36.BMUX    Tcinb                 0.286   u_sdram_vga_top/sys_data_out[11]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<5>
    SLICE_X11Y37.C6      net (fanout=13)       0.987   top/cg/n0069[17:0][13]
    SLICE_X11Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_448_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_538_o11
    SLICE_X8Y39.C3       net (fanout=4)        0.852   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_538_o
    SLICE_X8Y39.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_lutdi2
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
    SLICE_X8Y40.CMUX     Tcinc                 0.302   top/cg/n0069[17:0][12]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<6>
    SLICE_X11Y38.D4      net (fanout=18)       0.824   top/cg/n0069[17:0][12]
    SLICE_X11Y38.D       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_626_o121
    SLICE_X16Y39.B4      net (fanout=5)        1.172   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
    SLICE_X16Y39.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<3>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
    SLICE_X16Y40.CMUX    Tcinc                 0.302   top/cb/sr1/o3[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<6>
    SLICE_X11Y42.B6      net (fanout=25)       0.937   top/cg/n0069[17:0][11]
    SLICE_X11Y42.B       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_712_o16
    SLICE_X14Y43.D5      net (fanout=5)        0.933   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_712_o
    SLICE_X14Y43.COUT    Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy<3>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
    SLICE_X14Y44.CMUX    Tcinc                 0.296   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_802_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o161_cy
    SLICE_X9Y43.D6       net (fanout=21)       1.047   top/cg/n0069[17:0][10]
    SLICE_X9Y43.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o111
    SLICE_X12Y43.D4      net (fanout=6)        1.062   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
    SLICE_X12Y43.COUT    Topcyd                0.343   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy<3>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
    SLICE_X12Y44.CMUX    Tcinc                 0.302   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_885_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o171_cy
    SLICE_X11Y42.A4      net (fanout=33)       1.050   top/cg/n0069[17:0][9]
    SLICE_X11Y42.A       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o18
    SLICE_X10Y44.A5      net (fanout=5)        0.705   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_878_o
    SLICE_X10Y44.COUT    Topcya                0.495   top/cg/n0069[17:0][8]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_lutdi4
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_cy<7>
    SLICE_X9Y46.A5       net (fanout=27)       0.915   top/cg/n0069[17:0][8]
    SLICE_X9Y46.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_958_o161
    SLICE_X12Y46.B5      net (fanout=6)        0.960   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_964_o
    SLICE_X12Y46.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<3>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
    SLICE_X12Y47.COUT    Tbyp                  0.093   top/cg/n0069[17:0][7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<7>
    SLICE_X7Y48.A6       net (fanout=42)       1.146   top/cg/n0069[17:0][7]
    SLICE_X7Y48.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1190_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1036_o110
    SLICE_X8Y48.B5       net (fanout=5)        0.726   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1036_o
    SLICE_X8Y48.COUT     Topcyb                0.483   top/cg/n0069[17:0][6]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_cy<7>
    SLICE_X3Y47.A6       net (fanout=31)       1.066   top/cg/n0069[17:0][6]
    SLICE_X3Y47.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1471_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1112_o191
    SLICE_X4Y49.B5       net (fanout=5)        1.060   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1121_o
    SLICE_X4Y49.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<3>
    SLICE_X4Y50.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
    SLICE_X4Y50.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<7>
    SLICE_X4Y51.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
    SLICE_X4Y51.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1197_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o1111_cy
    SLICE_X7Y49.A4       net (fanout=49)       0.857   top/cg/n0069[17:0][5]
    SLICE_X7Y49.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dlink
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o191
    SLICE_X0Y45.B5       net (fanout=2)        1.042   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1195_o
    SLICE_X0Y45.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<3>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
    SLICE_X0Y46.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<7>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
    SLICE_X0Y47.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1404_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o1121_cy
    SLICE_X5Y50.D5       net (fanout=34)       0.963   top/cg/n0069[17:0][4]
    SLICE_X5Y50.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o131
    SLICE_X2Y44.B4       net (fanout=6)        1.258   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
    SLICE_X2Y44.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy<7>
    SLICE_X2Y45.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
    SLICE_X2Y45.AMUX     Tcina                 0.240   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1470_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o1131_cy
    SLICE_X3Y49.A6       net (fanout=57)       0.968   top/cg/n0069[17:0][3]
    SLICE_X3Y49.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1465_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o121
    SLICE_X0Y43.C4       net (fanout=3)        1.054   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1330_o
    SLICE_X0Y43.COUT     Topcyc                0.328   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_lut<6>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy<7>
    SLICE_X0Y44.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
    SLICE_X0Y44.BMUX     Tcinb                 0.286   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1410_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o1141_cy
    SLICE_X3Y50.A4       net (fanout=47)       1.123   top/cg/n0069[17:0][2]
    SLICE_X3Y50.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dout[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o116
    SLICE_X2Y41.D4       net (fanout=2)        1.277   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1397_o
    SLICE_X2Y41.COUT     Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_lutdi7
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy<7>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
    SLICE_X2Y42.BMUX     Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1477_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o1151_cy
    SLICE_X1Y49.B4       net (fanout=18)       1.125   top/cg/n0069[17:0][1]
    SLICE_X1Y49.B        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o161
    SLICE_X2Y51.B4       net (fanout=1)        0.773   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
    SLICE_X2Y51.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<7>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
    SLICE_X2Y52.BMUX     Tcinb                 0.239   top/cg/n0069[17:0][0]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<9>
    SLICE_X6Y31.A4       net (fanout=1)        2.128   top/cg/n0069[17:0][0]
    SLICE_X6Y31.COUT     Topcya                0.472   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
                                                       top/cg/n0069[17:0][0]_rt
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
    SLICE_X6Y33.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<11>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
    SLICE_X6Y34.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<15>
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
    SLICE_X6Y35.AMUX     Tcina                 0.210   top/cg/quantify[31]_GND_9_o_sub_28_OUT[18]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_xor<18>
    SLICE_X6Y30.B4       net (fanout=1)        0.804   top/cg/quantify[31]_GND_9_o_sub_28_OUT[16]
    SLICE_X6Y30.B        Tilo                  0.235   top/cg/mult[16]
                                                       top/cg/Mmux_mult81
    DSP48_X0Y4.A16       net (fanout=1)        1.185   top/cg/mult[16]
    DSP48_X0Y4.P31       Tdspdo_A_P            3.926   top/cg/Mmult_n0097
                                                       top/cg/Mmult_n0097
    DSP48_X0Y5.C14       net (fanout=1)        1.131   top/cg/Mmult_n0097_P31_to_Mmult_n00971
    DSP48_X0Y5.P14       Tdspdo_C_P            3.141   top/cg/Mmult_n00971
                                                       top/cg/Mmult_n00971
    SLICE_X9Y18.C4       net (fanout=8)        0.999   top/cg/n0097[31]
    SLICE_X9Y18.CLK      Tas                   0.373   top/RGB1[10]
                                                       top/cg/Mmux_y3
                                                       top/RGB1_10
    -------------------------------------------------  ---------------------------
    Total                                     69.786ns (27.908ns logic, 41.878ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 (FF)
  Destination:          top/RGB1_10 (FF)
  Requirement:          55.833ns
  Data Path Delay:      69.786ns (Levels of Logic = 69)
  Clock Path Skew:      -0.010ns (0.324 - 0.334)
  Source Clock:         clk_vga falling at 55.833ns
  Destination Clock:    clk_vga rising at 111.666ns
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 to top/RGB1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   u_sdram_vga_top/sys_data_out[7]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
    SLICE_X11Y26.D5      net (fanout=1)        0.238   u_sdram_vga_top/sys_data_out[7]
    SLICE_X11Y26.D       Tilo                  0.259   top/cg/sr0/o1[1]
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/Mmux_lcd_rgb141
    SLICE_X12Y31.B3      net (fanout=2)        1.141   lcd_green[2]
    SLICE_X12Y31.BMUX    Tilo                  0.326   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y31.C4      net (fanout=2)        0.559   top/cg/ADDERTREE_INTERNAL_Madd21
    SLICE_X12Y31.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X12Y32.AQ      Tito_logic            0.698   top/cg/ADDERTREE_INTERNAL_Madd_42
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_xor<0>_5
                                                       top/cg/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X14Y34.A4      net (fanout=1)        0.709   top/cg/ADDERTREE_INTERNAL_Madd_42
    SLICE_X14Y34.AMUX    Tilo                  0.298   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.BX      net (fanout=2)        0.958   top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.CQ      Tito_logic            0.814   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd11_cy<0>_6
                                                       top/cg/ADDERTREE_INTERNAL_Madd_611_rt
    SLICE_X12Y35.C6      net (fanout=2)        0.587   top/cg/ADDERTREE_INTERNAL_Madd_611
    SLICE_X12Y35.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_lut<6>
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<7>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
    SLICE_X12Y36.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<11>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
    SLICE_X12Y37.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<15>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
    SLICE_X12Y38.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<19>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
    SLICE_X12Y39.BMUX    Tcinb                 0.310   top/cg/ADDERTREE_INTERNAL_Madd23_cy[23]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<23>
    SLICE_X16Y37.D2      net (fanout=18)       1.337   top/cg/ADDERTREE_INTERNAL_Madd_2127
    SLICE_X16Y37.COUT    Topcyd                0.312   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_lut<3>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy<3>
    SLICE_X16Y38.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
    SLICE_X16Y38.BMUX    Tcinb                 0.286   top/cb/sr1/o2[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_262_o11_cy
    SLICE_X18Y39.A4      net (fanout=1)        0.547   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_262_o
    SLICE_X18Y39.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<3>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
    SLICE_X18Y40.BMUX    Tcinb                 0.239   u_sdram_vga_top/sys_data_out[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<5>
    SLICE_X15Y37.B6      net (fanout=10)       0.650   top/cg/n0069[17:0][15]
    SLICE_X15Y37.B       Tilo                  0.259   top/cb/sr0/o4[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_356_o111
    SLICE_X10Y35.A5      net (fanout=4)        0.928   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_357_o
    SLICE_X10Y35.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
    SLICE_X10Y36.BMUX    Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_cy[14]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<5>
    SLICE_X13Y37.C6      net (fanout=12)       0.712   top/cg/n0069[17:0][14]
    SLICE_X13Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_lut[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_448_o121
    SLICE_X16Y35.A4      net (fanout=3)        0.804   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_450_o
    SLICE_X16Y35.COUT    Topcya                0.482   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<3>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
    SLICE_X16Y36.BMUX    Tcinb                 0.286   u_sdram_vga_top/sys_data_out[11]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<5>
    SLICE_X11Y37.C6      net (fanout=13)       0.987   top/cg/n0069[17:0][13]
    SLICE_X11Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_448_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_538_o11
    SLICE_X8Y39.C3       net (fanout=4)        0.852   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_538_o
    SLICE_X8Y39.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_lutdi2
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
    SLICE_X8Y40.CMUX     Tcinc                 0.302   top/cg/n0069[17:0][12]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<6>
    SLICE_X11Y38.D4      net (fanout=18)       0.824   top/cg/n0069[17:0][12]
    SLICE_X11Y38.D       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_626_o121
    SLICE_X16Y39.B4      net (fanout=5)        1.172   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
    SLICE_X16Y39.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<3>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
    SLICE_X16Y40.CMUX    Tcinc                 0.302   top/cb/sr1/o3[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<6>
    SLICE_X11Y42.B6      net (fanout=25)       0.937   top/cg/n0069[17:0][11]
    SLICE_X11Y42.B       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_712_o16
    SLICE_X14Y43.D5      net (fanout=5)        0.933   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_712_o
    SLICE_X14Y43.COUT    Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy<3>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
    SLICE_X14Y44.CMUX    Tcinc                 0.296   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_802_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o161_cy
    SLICE_X9Y43.D6       net (fanout=21)       1.047   top/cg/n0069[17:0][10]
    SLICE_X9Y43.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o111
    SLICE_X12Y43.D4      net (fanout=6)        1.062   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
    SLICE_X12Y43.COUT    Topcyd                0.343   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy<3>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
    SLICE_X12Y44.CMUX    Tcinc                 0.302   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_885_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o171_cy
    SLICE_X11Y42.A4      net (fanout=33)       1.050   top/cg/n0069[17:0][9]
    SLICE_X11Y42.A       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o18
    SLICE_X10Y44.A5      net (fanout=5)        0.705   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_878_o
    SLICE_X10Y44.COUT    Topcya                0.472   top/cg/n0069[17:0][8]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_lut<4>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_cy<7>
    SLICE_X9Y46.A5       net (fanout=27)       0.915   top/cg/n0069[17:0][8]
    SLICE_X9Y46.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_958_o161
    SLICE_X12Y46.B5      net (fanout=6)        0.960   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_964_o
    SLICE_X12Y46.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<3>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
    SLICE_X12Y47.COUT    Tbyp                  0.093   top/cg/n0069[17:0][7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<7>
    SLICE_X7Y48.A6       net (fanout=42)       1.146   top/cg/n0069[17:0][7]
    SLICE_X7Y48.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1190_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1036_o110
    SLICE_X8Y48.B5       net (fanout=5)        0.726   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1036_o
    SLICE_X8Y48.COUT     Topcyb                0.483   top/cg/n0069[17:0][6]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_cy<7>
    SLICE_X3Y47.A6       net (fanout=31)       1.066   top/cg/n0069[17:0][6]
    SLICE_X3Y47.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1471_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1112_o191
    SLICE_X4Y49.B5       net (fanout=5)        1.060   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1121_o
    SLICE_X4Y49.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<3>
    SLICE_X4Y50.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
    SLICE_X4Y50.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<7>
    SLICE_X4Y51.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
    SLICE_X4Y51.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1197_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o1111_cy
    SLICE_X7Y49.A4       net (fanout=49)       0.857   top/cg/n0069[17:0][5]
    SLICE_X7Y49.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dlink
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o191
    SLICE_X0Y45.B5       net (fanout=2)        1.042   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1195_o
    SLICE_X0Y45.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<3>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
    SLICE_X0Y46.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<7>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
    SLICE_X0Y47.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1404_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o1121_cy
    SLICE_X5Y50.D5       net (fanout=34)       0.963   top/cg/n0069[17:0][4]
    SLICE_X5Y50.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o131
    SLICE_X2Y44.B4       net (fanout=6)        1.258   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
    SLICE_X2Y44.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy<7>
    SLICE_X2Y45.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
    SLICE_X2Y45.AMUX     Tcina                 0.240   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1470_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o1131_cy
    SLICE_X3Y49.A6       net (fanout=57)       0.968   top/cg/n0069[17:0][3]
    SLICE_X3Y49.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1465_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o121
    SLICE_X0Y43.C4       net (fanout=3)        1.054   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1330_o
    SLICE_X0Y43.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_lutdi6
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy<7>
    SLICE_X0Y44.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
    SLICE_X0Y44.BMUX     Tcinb                 0.286   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1410_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o1141_cy
    SLICE_X3Y50.A4       net (fanout=47)       1.123   top/cg/n0069[17:0][2]
    SLICE_X3Y50.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dout[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o116
    SLICE_X2Y41.D4       net (fanout=2)        1.277   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1397_o
    SLICE_X2Y41.COUT     Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_lutdi7
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy<7>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
    SLICE_X2Y42.BMUX     Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1477_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o1151_cy
    SLICE_X1Y49.B4       net (fanout=18)       1.125   top/cg/n0069[17:0][1]
    SLICE_X1Y49.B        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o161
    SLICE_X2Y51.B4       net (fanout=1)        0.773   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
    SLICE_X2Y51.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<7>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
    SLICE_X2Y52.BMUX     Tcinb                 0.239   top/cg/n0069[17:0][0]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<9>
    SLICE_X6Y31.A4       net (fanout=1)        2.128   top/cg/n0069[17:0][0]
    SLICE_X6Y31.COUT     Topcya                0.472   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
                                                       top/cg/n0069[17:0][0]_rt
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
    SLICE_X6Y33.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<11>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
    SLICE_X6Y34.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<15>
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
    SLICE_X6Y35.AMUX     Tcina                 0.210   top/cg/quantify[31]_GND_9_o_sub_28_OUT[18]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_xor<18>
    SLICE_X6Y30.B4       net (fanout=1)        0.804   top/cg/quantify[31]_GND_9_o_sub_28_OUT[16]
    SLICE_X6Y30.B        Tilo                  0.235   top/cg/mult[16]
                                                       top/cg/Mmux_mult81
    DSP48_X0Y4.A16       net (fanout=1)        1.185   top/cg/mult[16]
    DSP48_X0Y4.P31       Tdspdo_A_P            3.926   top/cg/Mmult_n0097
                                                       top/cg/Mmult_n0097
    DSP48_X0Y5.C14       net (fanout=1)        1.131   top/cg/Mmult_n0097_P31_to_Mmult_n00971
    DSP48_X0Y5.P14       Tdspdo_C_P            3.141   top/cg/Mmult_n00971
                                                       top/cg/Mmult_n00971
    SLICE_X9Y18.C4       net (fanout=8)        0.999   top/cg/n0097[31]
    SLICE_X9Y18.CLK      Tas                   0.373   top/RGB1[10]
                                                       top/cg/Mmux_y3
                                                       top/RGB1_10
    -------------------------------------------------  ---------------------------
    Total                                     69.786ns (27.908ns logic, 41.878ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 (FF)
  Destination:          top/RGB1_10 (FF)
  Requirement:          55.833ns
  Data Path Delay:      69.786ns (Levels of Logic = 69)
  Clock Path Skew:      -0.010ns (0.324 - 0.334)
  Source Clock:         clk_vga falling at 55.833ns
  Destination Clock:    clk_vga rising at 111.666ns
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 to top/RGB1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   u_sdram_vga_top/sys_data_out[7]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
    SLICE_X11Y26.D5      net (fanout=1)        0.238   u_sdram_vga_top/sys_data_out[7]
    SLICE_X11Y26.D       Tilo                  0.259   top/cg/sr0/o1[1]
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/Mmux_lcd_rgb141
    SLICE_X12Y31.B3      net (fanout=2)        1.141   lcd_green[2]
    SLICE_X12Y31.BMUX    Tilo                  0.326   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y31.C4      net (fanout=2)        0.559   top/cg/ADDERTREE_INTERNAL_Madd21
    SLICE_X12Y31.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X12Y32.AQ      Tito_logic            0.698   top/cg/ADDERTREE_INTERNAL_Madd_42
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_xor<0>_5
                                                       top/cg/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X14Y34.A4      net (fanout=1)        0.709   top/cg/ADDERTREE_INTERNAL_Madd_42
    SLICE_X14Y34.AMUX    Tilo                  0.298   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.BX      net (fanout=2)        0.958   top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.CQ      Tito_logic            0.814   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd11_cy<0>_6
                                                       top/cg/ADDERTREE_INTERNAL_Madd_611_rt
    SLICE_X12Y35.C6      net (fanout=2)        0.587   top/cg/ADDERTREE_INTERNAL_Madd_611
    SLICE_X12Y35.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_lut<6>
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<7>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
    SLICE_X12Y36.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<11>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
    SLICE_X12Y37.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<15>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
    SLICE_X12Y38.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<19>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
    SLICE_X12Y39.BMUX    Tcinb                 0.310   top/cg/ADDERTREE_INTERNAL_Madd23_cy[23]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<23>
    SLICE_X16Y37.D2      net (fanout=18)       1.337   top/cg/ADDERTREE_INTERNAL_Madd_2127
    SLICE_X16Y37.COUT    Topcyd                0.312   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_lut<3>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy<3>
    SLICE_X16Y38.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
    SLICE_X16Y38.BMUX    Tcinb                 0.286   top/cb/sr1/o2[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_262_o11_cy
    SLICE_X18Y39.A4      net (fanout=1)        0.547   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_262_o
    SLICE_X18Y39.COUT    Topcya                0.472   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_lut<0>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<3>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
    SLICE_X18Y40.BMUX    Tcinb                 0.239   u_sdram_vga_top/sys_data_out[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<5>
    SLICE_X15Y37.B6      net (fanout=10)       0.650   top/cg/n0069[17:0][15]
    SLICE_X15Y37.B       Tilo                  0.259   top/cb/sr0/o4[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_356_o111
    SLICE_X10Y35.A5      net (fanout=4)        0.928   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_357_o
    SLICE_X10Y35.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
    SLICE_X10Y36.BMUX    Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_cy[14]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<5>
    SLICE_X13Y37.C6      net (fanout=12)       0.712   top/cg/n0069[17:0][14]
    SLICE_X13Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_lut[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_448_o121
    SLICE_X16Y35.A4      net (fanout=3)        0.804   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_450_o
    SLICE_X16Y35.COUT    Topcya                0.482   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<3>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
    SLICE_X16Y36.BMUX    Tcinb                 0.286   u_sdram_vga_top/sys_data_out[11]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<5>
    SLICE_X11Y37.C6      net (fanout=13)       0.987   top/cg/n0069[17:0][13]
    SLICE_X11Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_448_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_538_o11
    SLICE_X8Y39.C3       net (fanout=4)        0.852   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_538_o
    SLICE_X8Y39.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_lutdi2
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
    SLICE_X8Y40.CMUX     Tcinc                 0.302   top/cg/n0069[17:0][12]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<6>
    SLICE_X11Y38.D4      net (fanout=18)       0.824   top/cg/n0069[17:0][12]
    SLICE_X11Y38.D       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_626_o121
    SLICE_X16Y39.B4      net (fanout=5)        1.172   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
    SLICE_X16Y39.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<3>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
    SLICE_X16Y40.CMUX    Tcinc                 0.302   top/cb/sr1/o3[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<6>
    SLICE_X11Y42.B6      net (fanout=25)       0.937   top/cg/n0069[17:0][11]
    SLICE_X11Y42.B       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_712_o16
    SLICE_X14Y43.D5      net (fanout=5)        0.933   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_712_o
    SLICE_X14Y43.COUT    Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy<3>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
    SLICE_X14Y44.CMUX    Tcinc                 0.296   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_802_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o161_cy
    SLICE_X9Y43.D6       net (fanout=21)       1.047   top/cg/n0069[17:0][10]
    SLICE_X9Y43.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o111
    SLICE_X12Y43.D4      net (fanout=6)        1.062   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
    SLICE_X12Y43.COUT    Topcyd                0.343   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy<3>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
    SLICE_X12Y44.CMUX    Tcinc                 0.302   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_885_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o171_cy
    SLICE_X11Y42.A4      net (fanout=33)       1.050   top/cg/n0069[17:0][9]
    SLICE_X11Y42.A       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o18
    SLICE_X10Y44.A5      net (fanout=5)        0.705   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_878_o
    SLICE_X10Y44.COUT    Topcya                0.495   top/cg/n0069[17:0][8]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_lutdi4
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_cy<7>
    SLICE_X9Y46.A5       net (fanout=27)       0.915   top/cg/n0069[17:0][8]
    SLICE_X9Y46.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_958_o161
    SLICE_X12Y46.B5      net (fanout=6)        0.960   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_964_o
    SLICE_X12Y46.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<3>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
    SLICE_X12Y47.COUT    Tbyp                  0.093   top/cg/n0069[17:0][7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<7>
    SLICE_X7Y48.A6       net (fanout=42)       1.146   top/cg/n0069[17:0][7]
    SLICE_X7Y48.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1190_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1036_o110
    SLICE_X8Y48.B5       net (fanout=5)        0.726   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1036_o
    SLICE_X8Y48.COUT     Topcyb                0.483   top/cg/n0069[17:0][6]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_cy<7>
    SLICE_X3Y47.A6       net (fanout=31)       1.066   top/cg/n0069[17:0][6]
    SLICE_X3Y47.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1471_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1112_o191
    SLICE_X4Y49.B5       net (fanout=5)        1.060   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1121_o
    SLICE_X4Y49.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<3>
    SLICE_X4Y50.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
    SLICE_X4Y50.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<7>
    SLICE_X4Y51.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
    SLICE_X4Y51.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1197_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o1111_cy
    SLICE_X7Y49.A4       net (fanout=49)       0.857   top/cg/n0069[17:0][5]
    SLICE_X7Y49.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dlink
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o191
    SLICE_X0Y45.B5       net (fanout=2)        1.042   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1195_o
    SLICE_X0Y45.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<3>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
    SLICE_X0Y46.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<7>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
    SLICE_X0Y47.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1404_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o1121_cy
    SLICE_X5Y50.D5       net (fanout=34)       0.963   top/cg/n0069[17:0][4]
    SLICE_X5Y50.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o131
    SLICE_X2Y44.B4       net (fanout=6)        1.258   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
    SLICE_X2Y44.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy<7>
    SLICE_X2Y45.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
    SLICE_X2Y45.AMUX     Tcina                 0.240   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1470_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o1131_cy
    SLICE_X3Y49.A6       net (fanout=57)       0.968   top/cg/n0069[17:0][3]
    SLICE_X3Y49.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1465_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o121
    SLICE_X0Y43.C4       net (fanout=3)        1.054   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1330_o
    SLICE_X0Y43.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_lutdi6
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy<7>
    SLICE_X0Y44.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
    SLICE_X0Y44.BMUX     Tcinb                 0.286   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1410_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o1141_cy
    SLICE_X3Y50.A4       net (fanout=47)       1.123   top/cg/n0069[17:0][2]
    SLICE_X3Y50.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dout[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o116
    SLICE_X2Y41.D4       net (fanout=2)        1.277   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1397_o
    SLICE_X2Y41.COUT     Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_lutdi7
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy<7>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
    SLICE_X2Y42.BMUX     Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1477_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o1151_cy
    SLICE_X1Y49.B4       net (fanout=18)       1.125   top/cg/n0069[17:0][1]
    SLICE_X1Y49.B        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o161
    SLICE_X2Y51.B4       net (fanout=1)        0.773   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
    SLICE_X2Y51.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<7>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
    SLICE_X2Y52.BMUX     Tcinb                 0.239   top/cg/n0069[17:0][0]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<9>
    SLICE_X6Y31.A4       net (fanout=1)        2.128   top/cg/n0069[17:0][0]
    SLICE_X6Y31.COUT     Topcya                0.472   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
                                                       top/cg/n0069[17:0][0]_rt
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
    SLICE_X6Y33.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<11>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
    SLICE_X6Y34.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<15>
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
    SLICE_X6Y35.AMUX     Tcina                 0.210   top/cg/quantify[31]_GND_9_o_sub_28_OUT[18]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_xor<18>
    SLICE_X6Y30.B4       net (fanout=1)        0.804   top/cg/quantify[31]_GND_9_o_sub_28_OUT[16]
    SLICE_X6Y30.B        Tilo                  0.235   top/cg/mult[16]
                                                       top/cg/Mmux_mult81
    DSP48_X0Y4.A16       net (fanout=1)        1.185   top/cg/mult[16]
    DSP48_X0Y4.P21       Tdspdo_A_P            3.926   top/cg/Mmult_n0097
                                                       top/cg/Mmult_n0097
    DSP48_X0Y5.C4        net (fanout=1)        1.131   top/cg/Mmult_n0097_P21_to_Mmult_n00971
    DSP48_X0Y5.P14       Tdspdo_C_P            3.141   top/cg/Mmult_n00971
                                                       top/cg/Mmult_n00971
    SLICE_X9Y18.C4       net (fanout=8)        0.999   top/cg/n0097[31]
    SLICE_X9Y18.CLK      Tas                   0.373   top/RGB1[10]
                                                       top/cg/Mmux_y3
                                                       top/RGB1_10
    -------------------------------------------------  ---------------------------
    Total                                     69.786ns (27.908ns logic, 41.878ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 (FF)
  Destination:          top/RGB1_10 (FF)
  Requirement:          55.833ns
  Data Path Delay:      69.786ns (Levels of Logic = 69)
  Clock Path Skew:      -0.010ns (0.324 - 0.334)
  Source Clock:         clk_vga falling at 55.833ns
  Destination Clock:    clk_vga rising at 111.666ns
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 to top/RGB1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   u_sdram_vga_top/sys_data_out[7]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
    SLICE_X11Y26.D5      net (fanout=1)        0.238   u_sdram_vga_top/sys_data_out[7]
    SLICE_X11Y26.D       Tilo                  0.259   top/cg/sr0/o1[1]
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/Mmux_lcd_rgb141
    SLICE_X12Y31.B3      net (fanout=2)        1.141   lcd_green[2]
    SLICE_X12Y31.BMUX    Tilo                  0.326   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y31.C4      net (fanout=2)        0.559   top/cg/ADDERTREE_INTERNAL_Madd21
    SLICE_X12Y31.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X12Y32.AQ      Tito_logic            0.698   top/cg/ADDERTREE_INTERNAL_Madd_42
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_xor<0>_5
                                                       top/cg/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X14Y34.A4      net (fanout=1)        0.709   top/cg/ADDERTREE_INTERNAL_Madd_42
    SLICE_X14Y34.AMUX    Tilo                  0.298   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.BX      net (fanout=2)        0.958   top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.CQ      Tito_logic            0.814   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd11_cy<0>_6
                                                       top/cg/ADDERTREE_INTERNAL_Madd_611_rt
    SLICE_X12Y35.C6      net (fanout=2)        0.587   top/cg/ADDERTREE_INTERNAL_Madd_611
    SLICE_X12Y35.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_lut<6>
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<7>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
    SLICE_X12Y36.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<11>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
    SLICE_X12Y37.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<15>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
    SLICE_X12Y38.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<19>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
    SLICE_X12Y39.BMUX    Tcinb                 0.310   top/cg/ADDERTREE_INTERNAL_Madd23_cy[23]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<23>
    SLICE_X16Y37.D2      net (fanout=18)       1.337   top/cg/ADDERTREE_INTERNAL_Madd_2127
    SLICE_X16Y37.COUT    Topcyd                0.312   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_lut<3>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy<3>
    SLICE_X16Y38.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
    SLICE_X16Y38.BMUX    Tcinb                 0.286   top/cb/sr1/o2[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_262_o11_cy
    SLICE_X18Y39.A4      net (fanout=1)        0.547   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_262_o
    SLICE_X18Y39.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<3>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
    SLICE_X18Y40.BMUX    Tcinb                 0.239   u_sdram_vga_top/sys_data_out[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<5>
    SLICE_X15Y37.B6      net (fanout=10)       0.650   top/cg/n0069[17:0][15]
    SLICE_X15Y37.B       Tilo                  0.259   top/cb/sr0/o4[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_356_o111
    SLICE_X10Y35.A5      net (fanout=4)        0.928   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_357_o
    SLICE_X10Y35.COUT    Topcya                0.472   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_lut<0>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
    SLICE_X10Y36.BMUX    Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_cy[14]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<5>
    SLICE_X13Y37.C6      net (fanout=12)       0.712   top/cg/n0069[17:0][14]
    SLICE_X13Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_lut[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_448_o121
    SLICE_X16Y35.A4      net (fanout=3)        0.804   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_450_o
    SLICE_X16Y35.COUT    Topcya                0.482   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<3>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
    SLICE_X16Y36.BMUX    Tcinb                 0.286   u_sdram_vga_top/sys_data_out[11]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<5>
    SLICE_X11Y37.C6      net (fanout=13)       0.987   top/cg/n0069[17:0][13]
    SLICE_X11Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_448_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_538_o11
    SLICE_X8Y39.C3       net (fanout=4)        0.852   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_538_o
    SLICE_X8Y39.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_lutdi2
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
    SLICE_X8Y40.CMUX     Tcinc                 0.302   top/cg/n0069[17:0][12]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<6>
    SLICE_X11Y38.D4      net (fanout=18)       0.824   top/cg/n0069[17:0][12]
    SLICE_X11Y38.D       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_626_o121
    SLICE_X16Y39.B4      net (fanout=5)        1.172   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
    SLICE_X16Y39.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<3>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
    SLICE_X16Y40.CMUX    Tcinc                 0.302   top/cb/sr1/o3[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<6>
    SLICE_X11Y42.B6      net (fanout=25)       0.937   top/cg/n0069[17:0][11]
    SLICE_X11Y42.B       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_712_o16
    SLICE_X14Y43.D5      net (fanout=5)        0.933   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_712_o
    SLICE_X14Y43.COUT    Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy<3>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
    SLICE_X14Y44.CMUX    Tcinc                 0.296   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_802_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o161_cy
    SLICE_X9Y43.D6       net (fanout=21)       1.047   top/cg/n0069[17:0][10]
    SLICE_X9Y43.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o111
    SLICE_X12Y43.D4      net (fanout=6)        1.062   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
    SLICE_X12Y43.COUT    Topcyd                0.343   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy<3>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
    SLICE_X12Y44.CMUX    Tcinc                 0.302   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_885_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o171_cy
    SLICE_X11Y42.A4      net (fanout=33)       1.050   top/cg/n0069[17:0][9]
    SLICE_X11Y42.A       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o18
    SLICE_X10Y44.A5      net (fanout=5)        0.705   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_878_o
    SLICE_X10Y44.COUT    Topcya                0.495   top/cg/n0069[17:0][8]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_lutdi4
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_cy<7>
    SLICE_X9Y46.A5       net (fanout=27)       0.915   top/cg/n0069[17:0][8]
    SLICE_X9Y46.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_958_o161
    SLICE_X12Y46.B5      net (fanout=6)        0.960   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_964_o
    SLICE_X12Y46.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<3>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
    SLICE_X12Y47.COUT    Tbyp                  0.093   top/cg/n0069[17:0][7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<7>
    SLICE_X7Y48.A6       net (fanout=42)       1.146   top/cg/n0069[17:0][7]
    SLICE_X7Y48.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1190_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1036_o110
    SLICE_X8Y48.B5       net (fanout=5)        0.726   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1036_o
    SLICE_X8Y48.COUT     Topcyb                0.483   top/cg/n0069[17:0][6]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_cy<7>
    SLICE_X3Y47.A6       net (fanout=31)       1.066   top/cg/n0069[17:0][6]
    SLICE_X3Y47.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1471_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1112_o191
    SLICE_X4Y49.B5       net (fanout=5)        1.060   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1121_o
    SLICE_X4Y49.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<3>
    SLICE_X4Y50.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
    SLICE_X4Y50.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<7>
    SLICE_X4Y51.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
    SLICE_X4Y51.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1197_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o1111_cy
    SLICE_X7Y49.A4       net (fanout=49)       0.857   top/cg/n0069[17:0][5]
    SLICE_X7Y49.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dlink
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o191
    SLICE_X0Y45.B5       net (fanout=2)        1.042   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1195_o
    SLICE_X0Y45.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<3>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
    SLICE_X0Y46.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<7>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
    SLICE_X0Y47.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1404_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o1121_cy
    SLICE_X5Y50.D5       net (fanout=34)       0.963   top/cg/n0069[17:0][4]
    SLICE_X5Y50.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o131
    SLICE_X2Y44.B4       net (fanout=6)        1.258   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
    SLICE_X2Y44.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy<7>
    SLICE_X2Y45.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
    SLICE_X2Y45.AMUX     Tcina                 0.240   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1470_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o1131_cy
    SLICE_X3Y49.A6       net (fanout=57)       0.968   top/cg/n0069[17:0][3]
    SLICE_X3Y49.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1465_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o121
    SLICE_X0Y43.C4       net (fanout=3)        1.054   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1330_o
    SLICE_X0Y43.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_lutdi6
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy<7>
    SLICE_X0Y44.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
    SLICE_X0Y44.BMUX     Tcinb                 0.286   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1410_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o1141_cy
    SLICE_X3Y50.A4       net (fanout=47)       1.123   top/cg/n0069[17:0][2]
    SLICE_X3Y50.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dout[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o116
    SLICE_X2Y41.D4       net (fanout=2)        1.277   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1397_o
    SLICE_X2Y41.COUT     Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_lutdi7
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy<7>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
    SLICE_X2Y42.BMUX     Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1477_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o1151_cy
    SLICE_X1Y49.B4       net (fanout=18)       1.125   top/cg/n0069[17:0][1]
    SLICE_X1Y49.B        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o161
    SLICE_X2Y51.B4       net (fanout=1)        0.773   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
    SLICE_X2Y51.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<7>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
    SLICE_X2Y52.BMUX     Tcinb                 0.239   top/cg/n0069[17:0][0]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<9>
    SLICE_X6Y31.A4       net (fanout=1)        2.128   top/cg/n0069[17:0][0]
    SLICE_X6Y31.COUT     Topcya                0.472   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
                                                       top/cg/n0069[17:0][0]_rt
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
    SLICE_X6Y33.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<11>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
    SLICE_X6Y34.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<15>
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
    SLICE_X6Y35.AMUX     Tcina                 0.210   top/cg/quantify[31]_GND_9_o_sub_28_OUT[18]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_xor<18>
    SLICE_X6Y30.B4       net (fanout=1)        0.804   top/cg/quantify[31]_GND_9_o_sub_28_OUT[16]
    SLICE_X6Y30.B        Tilo                  0.235   top/cg/mult[16]
                                                       top/cg/Mmux_mult81
    DSP48_X0Y4.A16       net (fanout=1)        1.185   top/cg/mult[16]
    DSP48_X0Y4.P31       Tdspdo_A_P            3.926   top/cg/Mmult_n0097
                                                       top/cg/Mmult_n0097
    DSP48_X0Y5.C14       net (fanout=1)        1.131   top/cg/Mmult_n0097_P31_to_Mmult_n00971
    DSP48_X0Y5.P14       Tdspdo_C_P            3.141   top/cg/Mmult_n00971
                                                       top/cg/Mmult_n00971
    SLICE_X9Y18.C4       net (fanout=8)        0.999   top/cg/n0097[31]
    SLICE_X9Y18.CLK      Tas                   0.373   top/RGB1[10]
                                                       top/cg/Mmux_y3
                                                       top/RGB1_10
    -------------------------------------------------  ---------------------------
    Total                                     69.786ns (27.908ns logic, 41.878ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 (FF)
  Destination:          top/RGB1_10 (FF)
  Requirement:          55.833ns
  Data Path Delay:      69.786ns (Levels of Logic = 69)
  Clock Path Skew:      -0.010ns (0.324 - 0.334)
  Source Clock:         clk_vga falling at 55.833ns
  Destination Clock:    clk_vga rising at 111.666ns
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 to top/RGB1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   u_sdram_vga_top/sys_data_out[7]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
    SLICE_X11Y26.D5      net (fanout=1)        0.238   u_sdram_vga_top/sys_data_out[7]
    SLICE_X11Y26.D       Tilo                  0.259   top/cg/sr0/o1[1]
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/Mmux_lcd_rgb141
    SLICE_X12Y31.B3      net (fanout=2)        1.141   lcd_green[2]
    SLICE_X12Y31.BMUX    Tilo                  0.326   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y31.C4      net (fanout=2)        0.559   top/cg/ADDERTREE_INTERNAL_Madd21
    SLICE_X12Y31.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X12Y32.AQ      Tito_logic            0.698   top/cg/ADDERTREE_INTERNAL_Madd_42
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_xor<0>_5
                                                       top/cg/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X14Y34.A4      net (fanout=1)        0.709   top/cg/ADDERTREE_INTERNAL_Madd_42
    SLICE_X14Y34.AMUX    Tilo                  0.298   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.BX      net (fanout=2)        0.958   top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.CQ      Tito_logic            0.814   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd11_cy<0>_6
                                                       top/cg/ADDERTREE_INTERNAL_Madd_611_rt
    SLICE_X12Y35.C6      net (fanout=2)        0.587   top/cg/ADDERTREE_INTERNAL_Madd_611
    SLICE_X12Y35.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_lut<6>
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<7>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
    SLICE_X12Y36.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<11>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
    SLICE_X12Y37.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<15>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
    SLICE_X12Y38.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<19>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
    SLICE_X12Y39.BMUX    Tcinb                 0.310   top/cg/ADDERTREE_INTERNAL_Madd23_cy[23]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<23>
    SLICE_X16Y37.D2      net (fanout=18)       1.337   top/cg/ADDERTREE_INTERNAL_Madd_2127
    SLICE_X16Y37.COUT    Topcyd                0.312   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_lut<3>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy<3>
    SLICE_X16Y38.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
    SLICE_X16Y38.BMUX    Tcinb                 0.286   top/cb/sr1/o2[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_262_o11_cy
    SLICE_X18Y39.A4      net (fanout=1)        0.547   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_262_o
    SLICE_X18Y39.COUT    Topcya                0.472   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_lut<0>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<3>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
    SLICE_X18Y40.BMUX    Tcinb                 0.239   u_sdram_vga_top/sys_data_out[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<5>
    SLICE_X15Y37.B6      net (fanout=10)       0.650   top/cg/n0069[17:0][15]
    SLICE_X15Y37.B       Tilo                  0.259   top/cb/sr0/o4[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_356_o111
    SLICE_X10Y35.A5      net (fanout=4)        0.928   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_357_o
    SLICE_X10Y35.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
    SLICE_X10Y36.BMUX    Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_cy[14]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<5>
    SLICE_X13Y37.C6      net (fanout=12)       0.712   top/cg/n0069[17:0][14]
    SLICE_X13Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_lut[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_448_o121
    SLICE_X16Y35.A4      net (fanout=3)        0.804   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_450_o
    SLICE_X16Y35.COUT    Topcya                0.482   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<3>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
    SLICE_X16Y36.BMUX    Tcinb                 0.286   u_sdram_vga_top/sys_data_out[11]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<5>
    SLICE_X11Y37.C6      net (fanout=13)       0.987   top/cg/n0069[17:0][13]
    SLICE_X11Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_448_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_538_o11
    SLICE_X8Y39.C3       net (fanout=4)        0.852   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_538_o
    SLICE_X8Y39.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_lutdi2
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
    SLICE_X8Y40.CMUX     Tcinc                 0.302   top/cg/n0069[17:0][12]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<6>
    SLICE_X11Y38.D4      net (fanout=18)       0.824   top/cg/n0069[17:0][12]
    SLICE_X11Y38.D       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_626_o121
    SLICE_X16Y39.B4      net (fanout=5)        1.172   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
    SLICE_X16Y39.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<3>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
    SLICE_X16Y40.CMUX    Tcinc                 0.302   top/cb/sr1/o3[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<6>
    SLICE_X11Y42.B6      net (fanout=25)       0.937   top/cg/n0069[17:0][11]
    SLICE_X11Y42.B       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_712_o16
    SLICE_X14Y43.D5      net (fanout=5)        0.933   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_712_o
    SLICE_X14Y43.COUT    Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy<3>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
    SLICE_X14Y44.CMUX    Tcinc                 0.296   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_802_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o161_cy
    SLICE_X9Y43.D6       net (fanout=21)       1.047   top/cg/n0069[17:0][10]
    SLICE_X9Y43.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o111
    SLICE_X12Y43.D4      net (fanout=6)        1.062   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
    SLICE_X12Y43.COUT    Topcyd                0.343   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy<3>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
    SLICE_X12Y44.CMUX    Tcinc                 0.302   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_885_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o171_cy
    SLICE_X11Y42.A4      net (fanout=33)       1.050   top/cg/n0069[17:0][9]
    SLICE_X11Y42.A       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o18
    SLICE_X10Y44.A5      net (fanout=5)        0.705   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_878_o
    SLICE_X10Y44.COUT    Topcya                0.495   top/cg/n0069[17:0][8]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_lutdi4
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_cy<7>
    SLICE_X9Y46.A5       net (fanout=27)       0.915   top/cg/n0069[17:0][8]
    SLICE_X9Y46.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_958_o161
    SLICE_X12Y46.B5      net (fanout=6)        0.960   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_964_o
    SLICE_X12Y46.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<3>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
    SLICE_X12Y47.COUT    Tbyp                  0.093   top/cg/n0069[17:0][7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<7>
    SLICE_X7Y48.A6       net (fanout=42)       1.146   top/cg/n0069[17:0][7]
    SLICE_X7Y48.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1190_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1036_o110
    SLICE_X8Y48.B5       net (fanout=5)        0.726   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1036_o
    SLICE_X8Y48.COUT     Topcyb                0.483   top/cg/n0069[17:0][6]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_cy<7>
    SLICE_X3Y47.A6       net (fanout=31)       1.066   top/cg/n0069[17:0][6]
    SLICE_X3Y47.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1471_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1112_o191
    SLICE_X4Y49.B5       net (fanout=5)        1.060   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1121_o
    SLICE_X4Y49.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<3>
    SLICE_X4Y50.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
    SLICE_X4Y50.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<7>
    SLICE_X4Y51.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
    SLICE_X4Y51.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1197_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o1111_cy
    SLICE_X7Y49.A4       net (fanout=49)       0.857   top/cg/n0069[17:0][5]
    SLICE_X7Y49.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dlink
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o191
    SLICE_X0Y45.B5       net (fanout=2)        1.042   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1195_o
    SLICE_X0Y45.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<3>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
    SLICE_X0Y46.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<7>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
    SLICE_X0Y47.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1404_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o1121_cy
    SLICE_X5Y50.D5       net (fanout=34)       0.963   top/cg/n0069[17:0][4]
    SLICE_X5Y50.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o131
    SLICE_X2Y44.B4       net (fanout=6)        1.258   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
    SLICE_X2Y44.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy<7>
    SLICE_X2Y45.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
    SLICE_X2Y45.AMUX     Tcina                 0.240   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1470_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o1131_cy
    SLICE_X3Y49.A6       net (fanout=57)       0.968   top/cg/n0069[17:0][3]
    SLICE_X3Y49.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1465_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o121
    SLICE_X0Y43.C4       net (fanout=3)        1.054   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1330_o
    SLICE_X0Y43.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_lutdi6
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy<7>
    SLICE_X0Y44.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
    SLICE_X0Y44.BMUX     Tcinb                 0.286   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1410_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o1141_cy
    SLICE_X3Y50.A4       net (fanout=47)       1.123   top/cg/n0069[17:0][2]
    SLICE_X3Y50.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dout[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o116
    SLICE_X2Y41.D4       net (fanout=2)        1.277   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1397_o
    SLICE_X2Y41.COUT     Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_lutdi7
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy<7>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
    SLICE_X2Y42.BMUX     Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1477_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o1151_cy
    SLICE_X1Y49.B4       net (fanout=18)       1.125   top/cg/n0069[17:0][1]
    SLICE_X1Y49.B        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o161
    SLICE_X2Y51.B4       net (fanout=1)        0.773   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
    SLICE_X2Y51.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<7>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
    SLICE_X2Y52.BMUX     Tcinb                 0.239   top/cg/n0069[17:0][0]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<9>
    SLICE_X6Y31.A4       net (fanout=1)        2.128   top/cg/n0069[17:0][0]
    SLICE_X6Y31.COUT     Topcya                0.472   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
                                                       top/cg/n0069[17:0][0]_rt
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
    SLICE_X6Y33.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<11>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
    SLICE_X6Y34.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<15>
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
    SLICE_X6Y35.AMUX     Tcina                 0.210   top/cg/quantify[31]_GND_9_o_sub_28_OUT[18]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_xor<18>
    SLICE_X6Y30.B4       net (fanout=1)        0.804   top/cg/quantify[31]_GND_9_o_sub_28_OUT[16]
    SLICE_X6Y30.B        Tilo                  0.235   top/cg/mult[16]
                                                       top/cg/Mmux_mult81
    DSP48_X0Y4.A16       net (fanout=1)        1.185   top/cg/mult[16]
    DSP48_X0Y4.P31       Tdspdo_A_P            3.926   top/cg/Mmult_n0097
                                                       top/cg/Mmult_n0097
    DSP48_X0Y5.C14       net (fanout=1)        1.131   top/cg/Mmult_n0097_P31_to_Mmult_n00971
    DSP48_X0Y5.P14       Tdspdo_C_P            3.141   top/cg/Mmult_n00971
                                                       top/cg/Mmult_n00971
    SLICE_X9Y18.C4       net (fanout=8)        0.999   top/cg/n0097[31]
    SLICE_X9Y18.CLK      Tas                   0.373   top/RGB1[10]
                                                       top/cg/Mmux_y3
                                                       top/RGB1_10
    -------------------------------------------------  ---------------------------
    Total                                     69.786ns (27.908ns logic, 41.878ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 (FF)
  Destination:          top/RGB1_10 (FF)
  Requirement:          55.833ns
  Data Path Delay:      69.786ns (Levels of Logic = 69)
  Clock Path Skew:      -0.010ns (0.324 - 0.334)
  Source Clock:         clk_vga falling at 55.833ns
  Destination Clock:    clk_vga rising at 111.666ns
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 to top/RGB1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   u_sdram_vga_top/sys_data_out[7]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
    SLICE_X11Y26.D5      net (fanout=1)        0.238   u_sdram_vga_top/sys_data_out[7]
    SLICE_X11Y26.D       Tilo                  0.259   top/cg/sr0/o1[1]
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/Mmux_lcd_rgb141
    SLICE_X12Y31.B3      net (fanout=2)        1.141   lcd_green[2]
    SLICE_X12Y31.BMUX    Tilo                  0.326   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y31.C4      net (fanout=2)        0.559   top/cg/ADDERTREE_INTERNAL_Madd21
    SLICE_X12Y31.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X12Y32.AQ      Tito_logic            0.698   top/cg/ADDERTREE_INTERNAL_Madd_42
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_xor<0>_5
                                                       top/cg/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X14Y34.A4      net (fanout=1)        0.709   top/cg/ADDERTREE_INTERNAL_Madd_42
    SLICE_X14Y34.AMUX    Tilo                  0.298   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.BX      net (fanout=2)        0.958   top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.CQ      Tito_logic            0.814   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd11_cy<0>_6
                                                       top/cg/ADDERTREE_INTERNAL_Madd_611_rt
    SLICE_X12Y35.C6      net (fanout=2)        0.587   top/cg/ADDERTREE_INTERNAL_Madd_611
    SLICE_X12Y35.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_lut<6>
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<7>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
    SLICE_X12Y36.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<11>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
    SLICE_X12Y37.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<15>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
    SLICE_X12Y38.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<19>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
    SLICE_X12Y39.BMUX    Tcinb                 0.310   top/cg/ADDERTREE_INTERNAL_Madd23_cy[23]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<23>
    SLICE_X16Y37.D2      net (fanout=18)       1.337   top/cg/ADDERTREE_INTERNAL_Madd_2127
    SLICE_X16Y37.COUT    Topcyd                0.312   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_lut<3>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy<3>
    SLICE_X16Y38.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
    SLICE_X16Y38.BMUX    Tcinb                 0.286   top/cb/sr1/o2[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_262_o11_cy
    SLICE_X18Y39.A4      net (fanout=1)        0.547   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_262_o
    SLICE_X18Y39.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<3>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
    SLICE_X18Y40.BMUX    Tcinb                 0.239   u_sdram_vga_top/sys_data_out[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<5>
    SLICE_X15Y37.B6      net (fanout=10)       0.650   top/cg/n0069[17:0][15]
    SLICE_X15Y37.B       Tilo                  0.259   top/cb/sr0/o4[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_356_o111
    SLICE_X10Y35.A5      net (fanout=4)        0.928   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_357_o
    SLICE_X10Y35.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
    SLICE_X10Y36.BMUX    Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_cy[14]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<5>
    SLICE_X13Y37.C6      net (fanout=12)       0.712   top/cg/n0069[17:0][14]
    SLICE_X13Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_lut[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_448_o121
    SLICE_X16Y35.A4      net (fanout=3)        0.804   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_450_o
    SLICE_X16Y35.COUT    Topcya                0.482   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<3>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
    SLICE_X16Y36.BMUX    Tcinb                 0.286   u_sdram_vga_top/sys_data_out[11]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<5>
    SLICE_X11Y37.C6      net (fanout=13)       0.987   top/cg/n0069[17:0][13]
    SLICE_X11Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_448_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_538_o11
    SLICE_X8Y39.C3       net (fanout=4)        0.852   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_538_o
    SLICE_X8Y39.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_lutdi2
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
    SLICE_X8Y40.CMUX     Tcinc                 0.302   top/cg/n0069[17:0][12]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<6>
    SLICE_X11Y38.D4      net (fanout=18)       0.824   top/cg/n0069[17:0][12]
    SLICE_X11Y38.D       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_626_o121
    SLICE_X16Y39.B4      net (fanout=5)        1.172   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
    SLICE_X16Y39.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<3>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
    SLICE_X16Y40.CMUX    Tcinc                 0.302   top/cb/sr1/o3[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<6>
    SLICE_X11Y42.B6      net (fanout=25)       0.937   top/cg/n0069[17:0][11]
    SLICE_X11Y42.B       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_712_o16
    SLICE_X14Y43.D5      net (fanout=5)        0.933   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_712_o
    SLICE_X14Y43.COUT    Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy<3>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
    SLICE_X14Y44.CMUX    Tcinc                 0.296   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_802_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o161_cy
    SLICE_X9Y43.D6       net (fanout=21)       1.047   top/cg/n0069[17:0][10]
    SLICE_X9Y43.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o111
    SLICE_X12Y43.D4      net (fanout=6)        1.062   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
    SLICE_X12Y43.COUT    Topcyd                0.343   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy<3>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
    SLICE_X12Y44.CMUX    Tcinc                 0.302   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_885_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o171_cy
    SLICE_X11Y42.A4      net (fanout=33)       1.050   top/cg/n0069[17:0][9]
    SLICE_X11Y42.A       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o18
    SLICE_X10Y44.A5      net (fanout=5)        0.705   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_878_o
    SLICE_X10Y44.COUT    Topcya                0.495   top/cg/n0069[17:0][8]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_lutdi4
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_cy<7>
    SLICE_X9Y46.A5       net (fanout=27)       0.915   top/cg/n0069[17:0][8]
    SLICE_X9Y46.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_958_o161
    SLICE_X12Y46.B5      net (fanout=6)        0.960   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_964_o
    SLICE_X12Y46.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<3>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
    SLICE_X12Y47.COUT    Tbyp                  0.093   top/cg/n0069[17:0][7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<7>
    SLICE_X7Y48.A6       net (fanout=42)       1.146   top/cg/n0069[17:0][7]
    SLICE_X7Y48.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1190_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1036_o110
    SLICE_X8Y48.B5       net (fanout=5)        0.726   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1036_o
    SLICE_X8Y48.COUT     Topcyb                0.483   top/cg/n0069[17:0][6]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_cy<7>
    SLICE_X3Y47.A6       net (fanout=31)       1.066   top/cg/n0069[17:0][6]
    SLICE_X3Y47.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1471_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1112_o191
    SLICE_X4Y49.B5       net (fanout=5)        1.060   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1121_o
    SLICE_X4Y49.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<3>
    SLICE_X4Y50.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
    SLICE_X4Y50.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<7>
    SLICE_X4Y51.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
    SLICE_X4Y51.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1197_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o1111_cy
    SLICE_X7Y49.A4       net (fanout=49)       0.857   top/cg/n0069[17:0][5]
    SLICE_X7Y49.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dlink
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o191
    SLICE_X0Y45.B5       net (fanout=2)        1.042   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1195_o
    SLICE_X0Y45.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<3>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
    SLICE_X0Y46.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<7>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
    SLICE_X0Y47.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1404_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o1121_cy
    SLICE_X5Y50.D5       net (fanout=34)       0.963   top/cg/n0069[17:0][4]
    SLICE_X5Y50.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o131
    SLICE_X2Y44.B4       net (fanout=6)        1.258   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
    SLICE_X2Y44.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy<7>
    SLICE_X2Y45.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
    SLICE_X2Y45.AMUX     Tcina                 0.240   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1470_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o1131_cy
    SLICE_X3Y49.A6       net (fanout=57)       0.968   top/cg/n0069[17:0][3]
    SLICE_X3Y49.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1465_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o121
    SLICE_X0Y43.C4       net (fanout=3)        1.054   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1330_o
    SLICE_X0Y43.COUT     Topcyc                0.328   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_lut<6>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy<7>
    SLICE_X0Y44.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
    SLICE_X0Y44.BMUX     Tcinb                 0.286   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1410_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o1141_cy
    SLICE_X3Y50.A4       net (fanout=47)       1.123   top/cg/n0069[17:0][2]
    SLICE_X3Y50.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dout[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o116
    SLICE_X2Y41.D4       net (fanout=2)        1.277   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1397_o
    SLICE_X2Y41.COUT     Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_lutdi7
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy<7>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
    SLICE_X2Y42.BMUX     Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1477_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o1151_cy
    SLICE_X1Y49.B4       net (fanout=18)       1.125   top/cg/n0069[17:0][1]
    SLICE_X1Y49.B        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o161
    SLICE_X2Y51.B4       net (fanout=1)        0.773   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
    SLICE_X2Y51.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<7>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
    SLICE_X2Y52.BMUX     Tcinb                 0.239   top/cg/n0069[17:0][0]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<9>
    SLICE_X6Y31.A4       net (fanout=1)        2.128   top/cg/n0069[17:0][0]
    SLICE_X6Y31.COUT     Topcya                0.472   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
                                                       top/cg/n0069[17:0][0]_rt
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
    SLICE_X6Y33.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<11>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
    SLICE_X6Y34.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<15>
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
    SLICE_X6Y35.AMUX     Tcina                 0.210   top/cg/quantify[31]_GND_9_o_sub_28_OUT[18]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_xor<18>
    SLICE_X6Y30.B4       net (fanout=1)        0.804   top/cg/quantify[31]_GND_9_o_sub_28_OUT[16]
    SLICE_X6Y30.B        Tilo                  0.235   top/cg/mult[16]
                                                       top/cg/Mmux_mult81
    DSP48_X0Y4.A16       net (fanout=1)        1.185   top/cg/mult[16]
    DSP48_X0Y4.P21       Tdspdo_A_P            3.926   top/cg/Mmult_n0097
                                                       top/cg/Mmult_n0097
    DSP48_X0Y5.C4        net (fanout=1)        1.131   top/cg/Mmult_n0097_P21_to_Mmult_n00971
    DSP48_X0Y5.P14       Tdspdo_C_P            3.141   top/cg/Mmult_n00971
                                                       top/cg/Mmult_n00971
    SLICE_X9Y18.C4       net (fanout=8)        0.999   top/cg/n0097[31]
    SLICE_X9Y18.CLK      Tas                   0.373   top/RGB1[10]
                                                       top/cg/Mmux_y3
                                                       top/RGB1_10
    -------------------------------------------------  ---------------------------
    Total                                     69.786ns (27.908ns logic, 41.878ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 (FF)
  Destination:          top/RGB1_10 (FF)
  Requirement:          55.833ns
  Data Path Delay:      69.786ns (Levels of Logic = 69)
  Clock Path Skew:      -0.010ns (0.324 - 0.334)
  Source Clock:         clk_vga falling at 55.833ns
  Destination Clock:    clk_vga rising at 111.666ns
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 to top/RGB1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   u_sdram_vga_top/sys_data_out[7]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
    SLICE_X11Y26.D5      net (fanout=1)        0.238   u_sdram_vga_top/sys_data_out[7]
    SLICE_X11Y26.D       Tilo                  0.259   top/cg/sr0/o1[1]
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/Mmux_lcd_rgb141
    SLICE_X12Y31.B3      net (fanout=2)        1.141   lcd_green[2]
    SLICE_X12Y31.BMUX    Tilo                  0.326   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y31.C4      net (fanout=2)        0.559   top/cg/ADDERTREE_INTERNAL_Madd21
    SLICE_X12Y31.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X12Y32.AQ      Tito_logic            0.698   top/cg/ADDERTREE_INTERNAL_Madd_42
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_xor<0>_5
                                                       top/cg/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X14Y34.A4      net (fanout=1)        0.709   top/cg/ADDERTREE_INTERNAL_Madd_42
    SLICE_X14Y34.AMUX    Tilo                  0.298   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.BX      net (fanout=2)        0.958   top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.CQ      Tito_logic            0.814   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd11_cy<0>_6
                                                       top/cg/ADDERTREE_INTERNAL_Madd_611_rt
    SLICE_X12Y35.C6      net (fanout=2)        0.587   top/cg/ADDERTREE_INTERNAL_Madd_611
    SLICE_X12Y35.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_lut<6>
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<7>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
    SLICE_X12Y36.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<11>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
    SLICE_X12Y37.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<15>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
    SLICE_X12Y38.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<19>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
    SLICE_X12Y39.BMUX    Tcinb                 0.310   top/cg/ADDERTREE_INTERNAL_Madd23_cy[23]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<23>
    SLICE_X16Y37.D2      net (fanout=18)       1.337   top/cg/ADDERTREE_INTERNAL_Madd_2127
    SLICE_X16Y37.COUT    Topcyd                0.312   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_lut<3>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy<3>
    SLICE_X16Y38.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
    SLICE_X16Y38.BMUX    Tcinb                 0.286   top/cb/sr1/o2[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_262_o11_cy
    SLICE_X18Y39.A4      net (fanout=1)        0.547   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_262_o
    SLICE_X18Y39.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<3>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
    SLICE_X18Y40.BMUX    Tcinb                 0.239   u_sdram_vga_top/sys_data_out[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<5>
    SLICE_X15Y37.B6      net (fanout=10)       0.650   top/cg/n0069[17:0][15]
    SLICE_X15Y37.B       Tilo                  0.259   top/cb/sr0/o4[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_356_o111
    SLICE_X10Y35.A5      net (fanout=4)        0.928   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_357_o
    SLICE_X10Y35.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
    SLICE_X10Y36.BMUX    Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_cy[14]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<5>
    SLICE_X13Y37.C6      net (fanout=12)       0.712   top/cg/n0069[17:0][14]
    SLICE_X13Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_lut[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_448_o121
    SLICE_X16Y35.A4      net (fanout=3)        0.804   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_450_o
    SLICE_X16Y35.COUT    Topcya                0.482   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<3>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
    SLICE_X16Y36.BMUX    Tcinb                 0.286   u_sdram_vga_top/sys_data_out[11]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<5>
    SLICE_X11Y37.C6      net (fanout=13)       0.987   top/cg/n0069[17:0][13]
    SLICE_X11Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_448_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_538_o11
    SLICE_X8Y39.C3       net (fanout=4)        0.852   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_538_o
    SLICE_X8Y39.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_lutdi2
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
    SLICE_X8Y40.CMUX     Tcinc                 0.302   top/cg/n0069[17:0][12]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<6>
    SLICE_X11Y38.D4      net (fanout=18)       0.824   top/cg/n0069[17:0][12]
    SLICE_X11Y38.D       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_626_o121
    SLICE_X16Y39.B4      net (fanout=5)        1.172   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
    SLICE_X16Y39.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<3>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
    SLICE_X16Y40.CMUX    Tcinc                 0.302   top/cb/sr1/o3[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<6>
    SLICE_X11Y42.B6      net (fanout=25)       0.937   top/cg/n0069[17:0][11]
    SLICE_X11Y42.B       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_712_o16
    SLICE_X14Y43.D5      net (fanout=5)        0.933   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_712_o
    SLICE_X14Y43.COUT    Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy<3>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
    SLICE_X14Y44.CMUX    Tcinc                 0.296   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_802_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o161_cy
    SLICE_X9Y43.D6       net (fanout=21)       1.047   top/cg/n0069[17:0][10]
    SLICE_X9Y43.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o111
    SLICE_X12Y43.D4      net (fanout=6)        1.062   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
    SLICE_X12Y43.COUT    Topcyd                0.343   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy<3>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
    SLICE_X12Y44.CMUX    Tcinc                 0.302   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_885_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o171_cy
    SLICE_X11Y42.A4      net (fanout=33)       1.050   top/cg/n0069[17:0][9]
    SLICE_X11Y42.A       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o18
    SLICE_X10Y44.A5      net (fanout=5)        0.705   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_878_o
    SLICE_X10Y44.COUT    Topcya                0.472   top/cg/n0069[17:0][8]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_lut<4>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_cy<7>
    SLICE_X9Y46.A5       net (fanout=27)       0.915   top/cg/n0069[17:0][8]
    SLICE_X9Y46.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_958_o161
    SLICE_X12Y46.B5      net (fanout=6)        0.960   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_964_o
    SLICE_X12Y46.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<3>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
    SLICE_X12Y47.COUT    Tbyp                  0.093   top/cg/n0069[17:0][7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<7>
    SLICE_X7Y48.A6       net (fanout=42)       1.146   top/cg/n0069[17:0][7]
    SLICE_X7Y48.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1190_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1036_o110
    SLICE_X8Y48.B5       net (fanout=5)        0.726   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1036_o
    SLICE_X8Y48.COUT     Topcyb                0.483   top/cg/n0069[17:0][6]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_cy<7>
    SLICE_X3Y47.A6       net (fanout=31)       1.066   top/cg/n0069[17:0][6]
    SLICE_X3Y47.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1471_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1112_o191
    SLICE_X4Y49.B5       net (fanout=5)        1.060   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1121_o
    SLICE_X4Y49.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<3>
    SLICE_X4Y50.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
    SLICE_X4Y50.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<7>
    SLICE_X4Y51.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
    SLICE_X4Y51.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1197_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o1111_cy
    SLICE_X7Y49.A4       net (fanout=49)       0.857   top/cg/n0069[17:0][5]
    SLICE_X7Y49.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dlink
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o191
    SLICE_X0Y45.B5       net (fanout=2)        1.042   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1195_o
    SLICE_X0Y45.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<3>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
    SLICE_X0Y46.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<7>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
    SLICE_X0Y47.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1404_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o1121_cy
    SLICE_X5Y50.D5       net (fanout=34)       0.963   top/cg/n0069[17:0][4]
    SLICE_X5Y50.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o131
    SLICE_X2Y44.B4       net (fanout=6)        1.258   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
    SLICE_X2Y44.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy<7>
    SLICE_X2Y45.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
    SLICE_X2Y45.AMUX     Tcina                 0.240   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1470_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o1131_cy
    SLICE_X3Y49.A6       net (fanout=57)       0.968   top/cg/n0069[17:0][3]
    SLICE_X3Y49.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1465_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o121
    SLICE_X0Y43.C4       net (fanout=3)        1.054   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1330_o
    SLICE_X0Y43.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_lutdi6
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy<7>
    SLICE_X0Y44.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
    SLICE_X0Y44.BMUX     Tcinb                 0.286   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1410_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o1141_cy
    SLICE_X3Y50.A4       net (fanout=47)       1.123   top/cg/n0069[17:0][2]
    SLICE_X3Y50.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dout[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o116
    SLICE_X2Y41.D4       net (fanout=2)        1.277   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1397_o
    SLICE_X2Y41.COUT     Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_lutdi7
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy<7>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
    SLICE_X2Y42.BMUX     Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1477_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o1151_cy
    SLICE_X1Y49.B4       net (fanout=18)       1.125   top/cg/n0069[17:0][1]
    SLICE_X1Y49.B        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o161
    SLICE_X2Y51.B4       net (fanout=1)        0.773   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
    SLICE_X2Y51.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<7>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
    SLICE_X2Y52.BMUX     Tcinb                 0.239   top/cg/n0069[17:0][0]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<9>
    SLICE_X6Y31.A4       net (fanout=1)        2.128   top/cg/n0069[17:0][0]
    SLICE_X6Y31.COUT     Topcya                0.472   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
                                                       top/cg/n0069[17:0][0]_rt
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
    SLICE_X6Y33.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<11>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
    SLICE_X6Y34.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<15>
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
    SLICE_X6Y35.AMUX     Tcina                 0.210   top/cg/quantify[31]_GND_9_o_sub_28_OUT[18]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_xor<18>
    SLICE_X6Y30.B4       net (fanout=1)        0.804   top/cg/quantify[31]_GND_9_o_sub_28_OUT[16]
    SLICE_X6Y30.B        Tilo                  0.235   top/cg/mult[16]
                                                       top/cg/Mmux_mult81
    DSP48_X0Y4.A16       net (fanout=1)        1.185   top/cg/mult[16]
    DSP48_X0Y4.P21       Tdspdo_A_P            3.926   top/cg/Mmult_n0097
                                                       top/cg/Mmult_n0097
    DSP48_X0Y5.C4        net (fanout=1)        1.131   top/cg/Mmult_n0097_P21_to_Mmult_n00971
    DSP48_X0Y5.P14       Tdspdo_C_P            3.141   top/cg/Mmult_n00971
                                                       top/cg/Mmult_n00971
    SLICE_X9Y18.C4       net (fanout=8)        0.999   top/cg/n0097[31]
    SLICE_X9Y18.CLK      Tas                   0.373   top/RGB1[10]
                                                       top/cg/Mmux_y3
                                                       top/RGB1_10
    -------------------------------------------------  ---------------------------
    Total                                     69.786ns (27.908ns logic, 41.878ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 (FF)
  Destination:          top/RGB1_10 (FF)
  Requirement:          55.833ns
  Data Path Delay:      69.786ns (Levels of Logic = 69)
  Clock Path Skew:      -0.010ns (0.324 - 0.334)
  Source Clock:         clk_vga falling at 55.833ns
  Destination Clock:    clk_vga rising at 111.666ns
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 to top/RGB1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   u_sdram_vga_top/sys_data_out[7]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
    SLICE_X11Y26.D5      net (fanout=1)        0.238   u_sdram_vga_top/sys_data_out[7]
    SLICE_X11Y26.D       Tilo                  0.259   top/cg/sr0/o1[1]
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/Mmux_lcd_rgb141
    SLICE_X12Y31.B3      net (fanout=2)        1.141   lcd_green[2]
    SLICE_X12Y31.BMUX    Tilo                  0.326   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y31.C4      net (fanout=2)        0.559   top/cg/ADDERTREE_INTERNAL_Madd21
    SLICE_X12Y31.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X12Y32.AQ      Tito_logic            0.698   top/cg/ADDERTREE_INTERNAL_Madd_42
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_xor<0>_5
                                                       top/cg/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X14Y34.A4      net (fanout=1)        0.709   top/cg/ADDERTREE_INTERNAL_Madd_42
    SLICE_X14Y34.AMUX    Tilo                  0.298   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.BX      net (fanout=2)        0.958   top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.CQ      Tito_logic            0.814   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd11_cy<0>_6
                                                       top/cg/ADDERTREE_INTERNAL_Madd_611_rt
    SLICE_X12Y35.C6      net (fanout=2)        0.587   top/cg/ADDERTREE_INTERNAL_Madd_611
    SLICE_X12Y35.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_lut<6>
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<7>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
    SLICE_X12Y36.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<11>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
    SLICE_X12Y37.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<15>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
    SLICE_X12Y38.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<19>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
    SLICE_X12Y39.BMUX    Tcinb                 0.310   top/cg/ADDERTREE_INTERNAL_Madd23_cy[23]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<23>
    SLICE_X16Y37.D2      net (fanout=18)       1.337   top/cg/ADDERTREE_INTERNAL_Madd_2127
    SLICE_X16Y37.COUT    Topcyd                0.312   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_lut<3>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy<3>
    SLICE_X16Y38.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
    SLICE_X16Y38.BMUX    Tcinb                 0.286   top/cb/sr1/o2[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_262_o11_cy
    SLICE_X18Y39.A4      net (fanout=1)        0.547   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_262_o
    SLICE_X18Y39.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<3>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
    SLICE_X18Y40.BMUX    Tcinb                 0.239   u_sdram_vga_top/sys_data_out[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<5>
    SLICE_X15Y37.B6      net (fanout=10)       0.650   top/cg/n0069[17:0][15]
    SLICE_X15Y37.B       Tilo                  0.259   top/cb/sr0/o4[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_356_o111
    SLICE_X10Y35.A5      net (fanout=4)        0.928   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_357_o
    SLICE_X10Y35.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
    SLICE_X10Y36.BMUX    Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_cy[14]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<5>
    SLICE_X13Y37.C6      net (fanout=12)       0.712   top/cg/n0069[17:0][14]
    SLICE_X13Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_lut[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_448_o121
    SLICE_X16Y35.A4      net (fanout=3)        0.804   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_450_o
    SLICE_X16Y35.COUT    Topcya                0.482   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<3>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
    SLICE_X16Y36.BMUX    Tcinb                 0.286   u_sdram_vga_top/sys_data_out[11]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<5>
    SLICE_X11Y37.C6      net (fanout=13)       0.987   top/cg/n0069[17:0][13]
    SLICE_X11Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_448_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_538_o11
    SLICE_X8Y39.C3       net (fanout=4)        0.852   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_538_o
    SLICE_X8Y39.COUT     Topcyc                0.328   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_lut<2>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
    SLICE_X8Y40.CMUX     Tcinc                 0.302   top/cg/n0069[17:0][12]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<6>
    SLICE_X11Y38.D4      net (fanout=18)       0.824   top/cg/n0069[17:0][12]
    SLICE_X11Y38.D       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_626_o121
    SLICE_X16Y39.B4      net (fanout=5)        1.172   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
    SLICE_X16Y39.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<3>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
    SLICE_X16Y40.CMUX    Tcinc                 0.302   top/cb/sr1/o3[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<6>
    SLICE_X11Y42.B6      net (fanout=25)       0.937   top/cg/n0069[17:0][11]
    SLICE_X11Y42.B       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_712_o16
    SLICE_X14Y43.D5      net (fanout=5)        0.933   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_712_o
    SLICE_X14Y43.COUT    Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy<3>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
    SLICE_X14Y44.CMUX    Tcinc                 0.296   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_802_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o161_cy
    SLICE_X9Y43.D6       net (fanout=21)       1.047   top/cg/n0069[17:0][10]
    SLICE_X9Y43.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o111
    SLICE_X12Y43.D4      net (fanout=6)        1.062   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
    SLICE_X12Y43.COUT    Topcyd                0.343   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy<3>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
    SLICE_X12Y44.CMUX    Tcinc                 0.302   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_885_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o171_cy
    SLICE_X11Y42.A4      net (fanout=33)       1.050   top/cg/n0069[17:0][9]
    SLICE_X11Y42.A       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o18
    SLICE_X10Y44.A5      net (fanout=5)        0.705   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_878_o
    SLICE_X10Y44.COUT    Topcya                0.495   top/cg/n0069[17:0][8]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_lutdi4
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_cy<7>
    SLICE_X9Y46.A5       net (fanout=27)       0.915   top/cg/n0069[17:0][8]
    SLICE_X9Y46.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_958_o161
    SLICE_X12Y46.B5      net (fanout=6)        0.960   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_964_o
    SLICE_X12Y46.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<3>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
    SLICE_X12Y47.COUT    Tbyp                  0.093   top/cg/n0069[17:0][7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<7>
    SLICE_X7Y48.A6       net (fanout=42)       1.146   top/cg/n0069[17:0][7]
    SLICE_X7Y48.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1190_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1036_o110
    SLICE_X8Y48.B5       net (fanout=5)        0.726   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1036_o
    SLICE_X8Y48.COUT     Topcyb                0.483   top/cg/n0069[17:0][6]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_cy<7>
    SLICE_X3Y47.A6       net (fanout=31)       1.066   top/cg/n0069[17:0][6]
    SLICE_X3Y47.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1471_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1112_o191
    SLICE_X4Y49.B5       net (fanout=5)        1.060   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1121_o
    SLICE_X4Y49.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<3>
    SLICE_X4Y50.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
    SLICE_X4Y50.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<7>
    SLICE_X4Y51.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
    SLICE_X4Y51.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1197_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o1111_cy
    SLICE_X7Y49.A4       net (fanout=49)       0.857   top/cg/n0069[17:0][5]
    SLICE_X7Y49.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dlink
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o191
    SLICE_X0Y45.B5       net (fanout=2)        1.042   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1195_o
    SLICE_X0Y45.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<3>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
    SLICE_X0Y46.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<7>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
    SLICE_X0Y47.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1404_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o1121_cy
    SLICE_X5Y50.D5       net (fanout=34)       0.963   top/cg/n0069[17:0][4]
    SLICE_X5Y50.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o131
    SLICE_X2Y44.B4       net (fanout=6)        1.258   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
    SLICE_X2Y44.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy<7>
    SLICE_X2Y45.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
    SLICE_X2Y45.AMUX     Tcina                 0.240   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1470_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o1131_cy
    SLICE_X3Y49.A6       net (fanout=57)       0.968   top/cg/n0069[17:0][3]
    SLICE_X3Y49.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1465_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o121
    SLICE_X0Y43.C4       net (fanout=3)        1.054   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1330_o
    SLICE_X0Y43.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_lutdi6
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy<7>
    SLICE_X0Y44.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
    SLICE_X0Y44.BMUX     Tcinb                 0.286   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1410_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o1141_cy
    SLICE_X3Y50.A4       net (fanout=47)       1.123   top/cg/n0069[17:0][2]
    SLICE_X3Y50.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dout[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o116
    SLICE_X2Y41.D4       net (fanout=2)        1.277   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1397_o
    SLICE_X2Y41.COUT     Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_lutdi7
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy<7>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
    SLICE_X2Y42.BMUX     Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1477_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o1151_cy
    SLICE_X1Y49.B4       net (fanout=18)       1.125   top/cg/n0069[17:0][1]
    SLICE_X1Y49.B        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o161
    SLICE_X2Y51.B4       net (fanout=1)        0.773   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
    SLICE_X2Y51.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<7>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
    SLICE_X2Y52.BMUX     Tcinb                 0.239   top/cg/n0069[17:0][0]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<9>
    SLICE_X6Y31.A4       net (fanout=1)        2.128   top/cg/n0069[17:0][0]
    SLICE_X6Y31.COUT     Topcya                0.472   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
                                                       top/cg/n0069[17:0][0]_rt
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
    SLICE_X6Y33.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<11>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
    SLICE_X6Y34.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<15>
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
    SLICE_X6Y35.AMUX     Tcina                 0.210   top/cg/quantify[31]_GND_9_o_sub_28_OUT[18]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_xor<18>
    SLICE_X6Y30.B4       net (fanout=1)        0.804   top/cg/quantify[31]_GND_9_o_sub_28_OUT[16]
    SLICE_X6Y30.B        Tilo                  0.235   top/cg/mult[16]
                                                       top/cg/Mmux_mult81
    DSP48_X0Y4.A16       net (fanout=1)        1.185   top/cg/mult[16]
    DSP48_X0Y4.P21       Tdspdo_A_P            3.926   top/cg/Mmult_n0097
                                                       top/cg/Mmult_n0097
    DSP48_X0Y5.C4        net (fanout=1)        1.131   top/cg/Mmult_n0097_P21_to_Mmult_n00971
    DSP48_X0Y5.P14       Tdspdo_C_P            3.141   top/cg/Mmult_n00971
                                                       top/cg/Mmult_n00971
    SLICE_X9Y18.C4       net (fanout=8)        0.999   top/cg/n0097[31]
    SLICE_X9Y18.CLK      Tas                   0.373   top/RGB1[10]
                                                       top/cg/Mmux_y3
                                                       top/RGB1_10
    -------------------------------------------------  ---------------------------
    Total                                     69.786ns (27.908ns logic, 41.878ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 (FF)
  Destination:          top/RGB1_10 (FF)
  Requirement:          55.833ns
  Data Path Delay:      69.786ns (Levels of Logic = 69)
  Clock Path Skew:      -0.010ns (0.324 - 0.334)
  Source Clock:         clk_vga falling at 55.833ns
  Destination Clock:    clk_vga rising at 111.666ns
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 to top/RGB1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   u_sdram_vga_top/sys_data_out[7]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
    SLICE_X11Y26.D5      net (fanout=1)        0.238   u_sdram_vga_top/sys_data_out[7]
    SLICE_X11Y26.D       Tilo                  0.259   top/cg/sr0/o1[1]
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/Mmux_lcd_rgb141
    SLICE_X12Y31.B3      net (fanout=2)        1.141   lcd_green[2]
    SLICE_X12Y31.BMUX    Tilo                  0.326   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y31.C4      net (fanout=2)        0.559   top/cg/ADDERTREE_INTERNAL_Madd21
    SLICE_X12Y31.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X12Y32.AQ      Tito_logic            0.698   top/cg/ADDERTREE_INTERNAL_Madd_42
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_xor<0>_5
                                                       top/cg/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X14Y34.A4      net (fanout=1)        0.709   top/cg/ADDERTREE_INTERNAL_Madd_42
    SLICE_X14Y34.AMUX    Tilo                  0.298   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.BX      net (fanout=2)        0.958   top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.CQ      Tito_logic            0.814   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd11_cy<0>_6
                                                       top/cg/ADDERTREE_INTERNAL_Madd_611_rt
    SLICE_X12Y35.C6      net (fanout=2)        0.587   top/cg/ADDERTREE_INTERNAL_Madd_611
    SLICE_X12Y35.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_lut<6>
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<7>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
    SLICE_X12Y36.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<11>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
    SLICE_X12Y37.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<15>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
    SLICE_X12Y38.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<19>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
    SLICE_X12Y39.BMUX    Tcinb                 0.310   top/cg/ADDERTREE_INTERNAL_Madd23_cy[23]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<23>
    SLICE_X16Y37.D2      net (fanout=18)       1.337   top/cg/ADDERTREE_INTERNAL_Madd_2127
    SLICE_X16Y37.COUT    Topcyd                0.312   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_lut<3>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy<3>
    SLICE_X16Y38.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
    SLICE_X16Y38.BMUX    Tcinb                 0.286   top/cb/sr1/o2[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_262_o11_cy
    SLICE_X18Y39.A4      net (fanout=1)        0.547   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_262_o
    SLICE_X18Y39.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<3>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
    SLICE_X18Y40.BMUX    Tcinb                 0.239   u_sdram_vga_top/sys_data_out[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<5>
    SLICE_X15Y37.B6      net (fanout=10)       0.650   top/cg/n0069[17:0][15]
    SLICE_X15Y37.B       Tilo                  0.259   top/cb/sr0/o4[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_356_o111
    SLICE_X10Y35.A5      net (fanout=4)        0.928   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_357_o
    SLICE_X10Y35.COUT    Topcya                0.472   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_lut<0>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
    SLICE_X10Y36.BMUX    Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_cy[14]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<5>
    SLICE_X13Y37.C6      net (fanout=12)       0.712   top/cg/n0069[17:0][14]
    SLICE_X13Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_lut[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_448_o121
    SLICE_X16Y35.A4      net (fanout=3)        0.804   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_450_o
    SLICE_X16Y35.COUT    Topcya                0.482   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<3>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
    SLICE_X16Y36.BMUX    Tcinb                 0.286   u_sdram_vga_top/sys_data_out[11]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<5>
    SLICE_X11Y37.C6      net (fanout=13)       0.987   top/cg/n0069[17:0][13]
    SLICE_X11Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_448_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_538_o11
    SLICE_X8Y39.C3       net (fanout=4)        0.852   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_538_o
    SLICE_X8Y39.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_lutdi2
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
    SLICE_X8Y40.CMUX     Tcinc                 0.302   top/cg/n0069[17:0][12]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<6>
    SLICE_X11Y38.D4      net (fanout=18)       0.824   top/cg/n0069[17:0][12]
    SLICE_X11Y38.D       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_626_o121
    SLICE_X16Y39.B4      net (fanout=5)        1.172   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
    SLICE_X16Y39.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<3>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
    SLICE_X16Y40.CMUX    Tcinc                 0.302   top/cb/sr1/o3[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<6>
    SLICE_X11Y42.B6      net (fanout=25)       0.937   top/cg/n0069[17:0][11]
    SLICE_X11Y42.B       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_712_o16
    SLICE_X14Y43.D5      net (fanout=5)        0.933   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_712_o
    SLICE_X14Y43.COUT    Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy<3>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
    SLICE_X14Y44.CMUX    Tcinc                 0.296   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_802_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o161_cy
    SLICE_X9Y43.D6       net (fanout=21)       1.047   top/cg/n0069[17:0][10]
    SLICE_X9Y43.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o111
    SLICE_X12Y43.D4      net (fanout=6)        1.062   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
    SLICE_X12Y43.COUT    Topcyd                0.343   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy<3>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
    SLICE_X12Y44.CMUX    Tcinc                 0.302   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_885_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o171_cy
    SLICE_X11Y42.A4      net (fanout=33)       1.050   top/cg/n0069[17:0][9]
    SLICE_X11Y42.A       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o18
    SLICE_X10Y44.A5      net (fanout=5)        0.705   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_878_o
    SLICE_X10Y44.COUT    Topcya                0.495   top/cg/n0069[17:0][8]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_lutdi4
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_cy<7>
    SLICE_X9Y46.A5       net (fanout=27)       0.915   top/cg/n0069[17:0][8]
    SLICE_X9Y46.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_958_o161
    SLICE_X12Y46.B5      net (fanout=6)        0.960   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_964_o
    SLICE_X12Y46.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<3>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
    SLICE_X12Y47.COUT    Tbyp                  0.093   top/cg/n0069[17:0][7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<7>
    SLICE_X7Y48.A6       net (fanout=42)       1.146   top/cg/n0069[17:0][7]
    SLICE_X7Y48.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1190_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1036_o110
    SLICE_X8Y48.B5       net (fanout=5)        0.726   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1036_o
    SLICE_X8Y48.COUT     Topcyb                0.483   top/cg/n0069[17:0][6]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_cy<7>
    SLICE_X3Y47.A6       net (fanout=31)       1.066   top/cg/n0069[17:0][6]
    SLICE_X3Y47.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1471_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1112_o191
    SLICE_X4Y49.B5       net (fanout=5)        1.060   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1121_o
    SLICE_X4Y49.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<3>
    SLICE_X4Y50.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
    SLICE_X4Y50.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<7>
    SLICE_X4Y51.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
    SLICE_X4Y51.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1197_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o1111_cy
    SLICE_X7Y49.A4       net (fanout=49)       0.857   top/cg/n0069[17:0][5]
    SLICE_X7Y49.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dlink
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o191
    SLICE_X0Y45.B5       net (fanout=2)        1.042   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1195_o
    SLICE_X0Y45.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<3>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
    SLICE_X0Y46.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<7>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
    SLICE_X0Y47.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1404_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o1121_cy
    SLICE_X5Y50.D5       net (fanout=34)       0.963   top/cg/n0069[17:0][4]
    SLICE_X5Y50.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o131
    SLICE_X2Y44.B4       net (fanout=6)        1.258   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
    SLICE_X2Y44.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy<7>
    SLICE_X2Y45.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
    SLICE_X2Y45.AMUX     Tcina                 0.240   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1470_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o1131_cy
    SLICE_X3Y49.A6       net (fanout=57)       0.968   top/cg/n0069[17:0][3]
    SLICE_X3Y49.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1465_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o121
    SLICE_X0Y43.C4       net (fanout=3)        1.054   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1330_o
    SLICE_X0Y43.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_lutdi6
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy<7>
    SLICE_X0Y44.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
    SLICE_X0Y44.BMUX     Tcinb                 0.286   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1410_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o1141_cy
    SLICE_X3Y50.A4       net (fanout=47)       1.123   top/cg/n0069[17:0][2]
    SLICE_X3Y50.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dout[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o116
    SLICE_X2Y41.D4       net (fanout=2)        1.277   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1397_o
    SLICE_X2Y41.COUT     Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_lutdi7
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy<7>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
    SLICE_X2Y42.BMUX     Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1477_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o1151_cy
    SLICE_X1Y49.B4       net (fanout=18)       1.125   top/cg/n0069[17:0][1]
    SLICE_X1Y49.B        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o161
    SLICE_X2Y51.B4       net (fanout=1)        0.773   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
    SLICE_X2Y51.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<7>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
    SLICE_X2Y52.BMUX     Tcinb                 0.239   top/cg/n0069[17:0][0]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<9>
    SLICE_X6Y31.A4       net (fanout=1)        2.128   top/cg/n0069[17:0][0]
    SLICE_X6Y31.COUT     Topcya                0.472   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
                                                       top/cg/n0069[17:0][0]_rt
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
    SLICE_X6Y33.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<11>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
    SLICE_X6Y34.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<15>
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
    SLICE_X6Y35.AMUX     Tcina                 0.210   top/cg/quantify[31]_GND_9_o_sub_28_OUT[18]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_xor<18>
    SLICE_X6Y30.B4       net (fanout=1)        0.804   top/cg/quantify[31]_GND_9_o_sub_28_OUT[16]
    SLICE_X6Y30.B        Tilo                  0.235   top/cg/mult[16]
                                                       top/cg/Mmux_mult81
    DSP48_X0Y4.A16       net (fanout=1)        1.185   top/cg/mult[16]
    DSP48_X0Y4.P21       Tdspdo_A_P            3.926   top/cg/Mmult_n0097
                                                       top/cg/Mmult_n0097
    DSP48_X0Y5.C4        net (fanout=1)        1.131   top/cg/Mmult_n0097_P21_to_Mmult_n00971
    DSP48_X0Y5.P14       Tdspdo_C_P            3.141   top/cg/Mmult_n00971
                                                       top/cg/Mmult_n00971
    SLICE_X9Y18.C4       net (fanout=8)        0.999   top/cg/n0097[31]
    SLICE_X9Y18.CLK      Tas                   0.373   top/RGB1[10]
                                                       top/cg/Mmux_y3
                                                       top/RGB1_10
    -------------------------------------------------  ---------------------------
    Total                                     69.786ns (27.908ns logic, 41.878ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     -14.143ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 (FF)
  Destination:          top/RGB1_10 (FF)
  Requirement:          55.833ns
  Data Path Delay:      69.786ns (Levels of Logic = 69)
  Clock Path Skew:      -0.010ns (0.324 - 0.334)
  Source Clock:         clk_vga falling at 55.833ns
  Destination Clock:    clk_vga rising at 111.666ns
  Clock Uncertainty:    0.180ns

  Clock Uncertainty:          0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.353ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7 to top/RGB1_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y26.CQ      Tcko                  0.476   u_sdram_vga_top/sys_data_out[7]
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/dout_i_7
    SLICE_X11Y26.D5      net (fanout=1)        0.238   u_sdram_vga_top/sys_data_out[7]
    SLICE_X11Y26.D       Tilo                  0.259   top/cg/sr0/o1[1]
                                                       u_sdram_vga_top/u_lcd_top/u_lcd_driver/Mmux_lcd_rgb141
    SLICE_X12Y31.B3      net (fanout=2)        1.141   lcd_green[2]
    SLICE_X12Y31.BMUX    Tilo                  0.326   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd24
    SLICE_X12Y31.C4      net (fanout=2)        0.559   top/cg/ADDERTREE_INTERNAL_Madd21
    SLICE_X12Y31.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd_32
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_lut<0>2
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>_2
    SLICE_X12Y32.CIN     net (fanout=1)        0.135   top/cg/ADDERTREE_INTERNAL_Madd2_cy<0>3
    SLICE_X12Y32.AQ      Tito_logic            0.698   top/cg/ADDERTREE_INTERNAL_Madd_42
                                                       top/cg/ADDERTREE_INTERNAL_Madd2_xor<0>_5
                                                       top/cg/ADDERTREE_INTERNAL_Madd_42_rt
    SLICE_X14Y34.A4      net (fanout=1)        0.709   top/cg/ADDERTREE_INTERNAL_Madd_42
    SLICE_X14Y34.AMUX    Tilo                  0.298   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.BX      net (fanout=2)        0.958   top/cg/ADDERTREE_INTERNAL_Madd114
    SLICE_X14Y34.CQ      Tito_logic            0.814   top/cg/ADDERTREE_INTERNAL_Madd_611
                                                       top/cg/ADDERTREE_INTERNAL_Madd11_cy<0>_6
                                                       top/cg/ADDERTREE_INTERNAL_Madd_611_rt
    SLICE_X12Y35.C6      net (fanout=2)        0.587   top/cg/ADDERTREE_INTERNAL_Madd_611
    SLICE_X12Y35.COUT    Topcyc                0.328   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_lut<6>
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<7>
    SLICE_X12Y36.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[7]
    SLICE_X12Y36.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<11>
    SLICE_X12Y37.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[11]
    SLICE_X12Y37.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<15>
    SLICE_X12Y38.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[15]
    SLICE_X12Y38.COUT    Tbyp                  0.093   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<19>
    SLICE_X12Y39.CIN     net (fanout=1)        0.003   top/cg/ADDERTREE_INTERNAL_Madd23_cy[19]
    SLICE_X12Y39.BMUX    Tcinb                 0.310   top/cg/ADDERTREE_INTERNAL_Madd23_cy[23]
                                                       top/cg/ADDERTREE_INTERNAL_Madd23_cy<23>
    SLICE_X16Y37.D2      net (fanout=18)       1.337   top/cg/ADDERTREE_INTERNAL_Madd_2127
    SLICE_X16Y37.COUT    Topcyd                0.312   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_lut<3>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy<3>
    SLICE_X16Y38.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0002_INV_817_o_cy[3]
    SLICE_X16Y38.BMUX    Tcinb                 0.286   top/cb/sr1/o2[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_262_o11_cy
    SLICE_X18Y39.A4      net (fanout=1)        0.547   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_262_o
    SLICE_X18Y39.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<3>
    SLICE_X18Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy[3]
    SLICE_X18Y40.BMUX    Tcinb                 0.239   u_sdram_vga_top/sys_data_out[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0003_INV_816_o_cy<5>
    SLICE_X15Y37.B6      net (fanout=10)       0.650   top/cg/n0069[17:0][15]
    SLICE_X15Y37.B       Tilo                  0.259   top/cb/sr0/o4[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_356_o111
    SLICE_X10Y35.A5      net (fanout=4)        0.928   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_357_o
    SLICE_X10Y35.COUT    Topcya                0.495   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<3>
    SLICE_X10Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy[3]
    SLICE_X10Y36.BMUX    Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_cy[14]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0004_INV_815_o_cy<5>
    SLICE_X13Y37.C6      net (fanout=12)       0.712   top/cg/n0069[17:0][14]
    SLICE_X13Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/Madd_GND_21_o_b[31]_add_11_OUT_Madd_Madd_lut[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_448_o121
    SLICE_X16Y35.A4      net (fanout=3)        0.804   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_450_o
    SLICE_X16Y35.COUT    Topcya                0.482   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_lutdi
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<3>
    SLICE_X16Y36.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy[3]
    SLICE_X16Y36.BMUX    Tcinb                 0.286   u_sdram_vga_top/sys_data_out[11]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0005_INV_814_o_cy<5>
    SLICE_X11Y37.C6      net (fanout=13)       0.987   top/cg/n0069[17:0][13]
    SLICE_X11Y37.C       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_448_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_538_o11
    SLICE_X8Y39.C3       net (fanout=4)        0.852   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_538_o
    SLICE_X8Y39.COUT     Topcyc                0.351   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_lutdi2
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<3>
    SLICE_X8Y40.CIN      net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy[3]
    SLICE_X8Y40.CMUX     Tcinc                 0.302   top/cg/n0069[17:0][12]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0006_INV_813_o_cy<6>
    SLICE_X11Y38.D4      net (fanout=18)       0.824   top/cg/n0069[17:0][12]
    SLICE_X11Y38.D       Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_626_o121
    SLICE_X16Y39.B4      net (fanout=5)        1.172   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_628_o
    SLICE_X16Y39.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<3>
    SLICE_X16Y40.CIN     net (fanout=1)        0.082   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy[3]
    SLICE_X16Y40.CMUX    Tcinc                 0.302   top/cb/sr1/o3[4]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0007_INV_812_o_cy<6>
    SLICE_X11Y42.B6      net (fanout=25)       0.937   top/cg/n0069[17:0][11]
    SLICE_X11Y42.B       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_712_o16
    SLICE_X14Y43.D5      net (fanout=5)        0.933   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_712_o
    SLICE_X14Y43.COUT    Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy<3>
    SLICE_X14Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0008_INV_811_o_cy[3]
    SLICE_X14Y44.CMUX    Tcinc                 0.296   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_802_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o161_cy
    SLICE_X9Y43.D6       net (fanout=21)       1.047   top/cg/n0069[17:0][10]
    SLICE_X9Y43.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_796_o111
    SLICE_X12Y43.D4      net (fanout=6)        1.062   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_797_o
    SLICE_X12Y43.COUT    Topcyd                0.343   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_lutdi3
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy<3>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0009_INV_810_o_cy[3]
    SLICE_X12Y44.CMUX    Tcinc                 0.302   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_885_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o171_cy
    SLICE_X11Y42.A4      net (fanout=33)       1.050   top/cg/n0069[17:0][9]
    SLICE_X11Y42.A       Tilo                  0.259   top/cb/sr1/o4[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_878_o18
    SLICE_X10Y44.A5      net (fanout=5)        0.705   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_878_o
    SLICE_X10Y44.COUT    Topcya                0.495   top/cg/n0069[17:0][8]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_lutdi4
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0010_INV_809_o_cy<7>
    SLICE_X9Y46.A5       net (fanout=27)       0.915   top/cg/n0069[17:0][8]
    SLICE_X9Y46.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_958_o161
    SLICE_X12Y46.B5      net (fanout=6)        0.960   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_964_o
    SLICE_X12Y46.COUT    Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<3>
    SLICE_X12Y47.CIN     net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy[3]
    SLICE_X12Y47.COUT    Tbyp                  0.093   top/cg/n0069[17:0][7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0011_INV_808_o_cy<7>
    SLICE_X7Y48.A6       net (fanout=42)       1.146   top/cg/n0069[17:0][7]
    SLICE_X7Y48.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1190_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1036_o110
    SLICE_X8Y48.B5       net (fanout=5)        0.726   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1036_o
    SLICE_X8Y48.COUT     Topcyb                0.483   top/cg/n0069[17:0][6]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0012_INV_807_o_cy<7>
    SLICE_X3Y47.A6       net (fanout=31)       1.066   top/cg/n0069[17:0][6]
    SLICE_X3Y47.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1471_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1112_o191
    SLICE_X4Y49.B5       net (fanout=5)        1.060   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1121_o
    SLICE_X4Y49.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<3>
    SLICE_X4Y50.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[3]
    SLICE_X4Y50.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy<7>
    SLICE_X4Y51.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0013_INV_806_o_cy[7]
    SLICE_X4Y51.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1197_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o1111_cy
    SLICE_X7Y49.A4       net (fanout=49)       0.857   top/cg/n0069[17:0][5]
    SLICE_X7Y49.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dlink
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1186_o191
    SLICE_X0Y45.B5       net (fanout=2)        1.042   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1195_o
    SLICE_X0Y45.COUT     Topcyb                0.483   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_lut<1>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<3>
    SLICE_X0Y46.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[3]
    SLICE_X0Y46.COUT     Tbyp                  0.093   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy<7>
    SLICE_X0Y47.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0014_INV_805_o_cy[7]
    SLICE_X0Y47.AMUX     Tcina                 0.230   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1404_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o1121_cy
    SLICE_X5Y50.D5       net (fanout=34)       0.963   top/cg/n0069[17:0][4]
    SLICE_X5Y50.D        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1258_o131
    SLICE_X2Y44.B4       net (fanout=6)        1.258   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1261_o
    SLICE_X2Y44.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy<7>
    SLICE_X2Y45.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0015_INV_804_o_cy[7]
    SLICE_X2Y45.AMUX     Tcina                 0.240   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1470_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o1131_cy
    SLICE_X3Y49.A6       net (fanout=57)       0.968   top/cg/n0069[17:0][3]
    SLICE_X3Y49.A        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1465_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1328_o121
    SLICE_X0Y43.C4       net (fanout=3)        1.054   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1330_o
    SLICE_X0Y43.COUT     Topcyc                0.328   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_lut<6>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy<7>
    SLICE_X0Y44.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0016_INV_803_o_cy[7]
    SLICE_X0Y44.BMUX     Tcinb                 0.286   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1410_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o1141_cy
    SLICE_X3Y50.A4       net (fanout=47)       1.123   top/cg/n0069[17:0][2]
    SLICE_X3Y50.A        Tilo                  0.259   u_sdram_vga_top/u_sdram_2fifo_top/u_sdramtop/module_003/sdr_dout[15]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1396_o116
    SLICE_X2Y41.D4       net (fanout=2)        1.277   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1397_o
    SLICE_X2Y41.COUT     Topcyd                0.335   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_lutdi7
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy<7>
    SLICE_X2Y42.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0017_INV_802_o_cy[7]
    SLICE_X2Y42.BMUX     Tcinb                 0.239   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1477_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o1151_cy
    SLICE_X1Y49.B4       net (fanout=18)       1.125   top/cg/n0069[17:0][1]
    SLICE_X1Y49.B        Tilo                  0.259   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
                                                       top/cg/GND_9_o_filter[31]_div_25/Mmux_a[16]_GND_21_o_MUX_1462_o161
    SLICE_X2Y51.B4       net (fanout=1)        0.773   top/cg/GND_9_o_filter[31]_div_25/a[16]_GND_21_o_MUX_1468_o
    SLICE_X2Y51.COUT     Topcyb                0.448   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_lut<5>
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<7>
    SLICE_X2Y52.CIN      net (fanout=1)        0.003   top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy[7]
    SLICE_X2Y52.BMUX     Tcinb                 0.239   top/cg/n0069[17:0][0]
                                                       top/cg/GND_9_o_filter[31]_div_25/Mcompar_BUS_0018_INV_801_o_cy<9>
    SLICE_X6Y31.A4       net (fanout=1)        2.128   top/cg/n0069[17:0][0]
    SLICE_X6Y31.COUT     Topcya                0.472   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
                                                       top/cg/n0069[17:0][0]_rt
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<3>
    SLICE_X6Y32.CIN      net (fanout=1)        0.135   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[3]
    SLICE_X6Y32.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<7>
    SLICE_X6Y33.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[7]
    SLICE_X6Y33.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<11>
    SLICE_X6Y34.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[11]
    SLICE_X6Y34.COUT     Tbyp                  0.091   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy<15>
    SLICE_X6Y35.CIN      net (fanout=1)        0.003   top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_cy[15]
    SLICE_X6Y35.AMUX     Tcina                 0.210   top/cg/quantify[31]_GND_9_o_sub_28_OUT[18]
                                                       top/cg/Msub_quantify[31]_GND_9_o_sub_28_OUT<31:0>_xor<18>
    SLICE_X6Y30.B4       net (fanout=1)        0.804   top/cg/quantify[31]_GND_9_o_sub_28_OUT[16]
    SLICE_X6Y30.B        Tilo                  0.235   top/cg/mult[16]
                                                       top/cg/Mmux_mult81
    DSP48_X0Y4.A16       net (fanout=1)        1.185   top/cg/mult[16]
    DSP48_X0Y4.P33       Tdspdo_A_P            3.926   top/cg/Mmult_n0097
                                                       top/cg/Mmult_n0097
    DSP48_X0Y5.C16       net (fanout=1)        1.131   top/cg/Mmult_n0097_P33_to_Mmult_n00971
    DSP48_X0Y5.P14       Tdspdo_C_P            3.141   top/cg/Mmult_n00971
                                                       top/cg/Mmult_n00971
    SLICE_X9Y18.C4       net (fanout=8)        0.999   top/cg/n0097[31]
    SLICE_X9Y18.CLK      Tas                   0.373   top/RGB1[10]
                                                       top/cg/Mmux_y3
                                                       top/RGB1_10
    -------------------------------------------------  ---------------------------
    Total                                     69.786ns (27.908ns logic, 41.878ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_u_system_ctrl_u_sdram_pll_clkout3 = PERIOD TIMEGRP
        "u_system_ctrl_u_sdram_pll_clkout3" TS_sys_clk_pin * 0.179104478 HIGH
        50%;
--------------------------------------------------------------------------------
Slack (hold path):      0.298ns (requirement - (clock path skew + uncertainty - data path))
  Source:               top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5 (FF)
  Destination:          top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.305ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.070 - 0.063)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5 to top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X17Y54.BQ          Tcko                  0.198   top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[7]
                                                           top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5
    RAMB8_X1Y26.ADDRBRDADDR9 net (fanout=4)        0.173   top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[5]
    RAMB8_X1Y26.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                           top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.305ns (0.132ns logic, 0.173ns route)
                                                           (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.352ns (requirement - (clock path skew + uncertainty - data path))
  Source:               top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 (FF)
  Destination:          top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.361ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.070 - 0.061)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 to top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X19Y55.BQ          Tcko                  0.198   top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                           top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1
    RAMB8_X1Y26.ADDRBRDADDR5 net (fanout=4)        0.229   top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[1]
    RAMB8_X1Y26.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                           top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.361ns (0.132ns logic, 0.229ns route)
                                                           (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.365ns (requirement - (clock path skew + uncertainty - data path))
  Source:               top/cb/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 (FF)
  Destination:          top/cb/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.368ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.078 - 0.075)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: top/cb/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 to top/cb/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X19Y47.BQ          Tcko                  0.198   top/cb/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                           top/cb/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1
    RAMB8_X1Y23.ADDRBRDADDR5 net (fanout=4)        0.236   top/cb/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[1]
    RAMB8_X1Y23.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   top/cb/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                           top/cb/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.368ns (0.132ns logic, 0.236ns route)
                                                           (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.368ns (requirement - (clock path skew + uncertainty - data path))
  Source:               top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2 (FF)
  Destination:          top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.377ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.070 - 0.061)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2 to top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X19Y55.CQ          Tcko                  0.198   top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                           top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2
    RAMB8_X1Y26.ADDRBRDADDR6 net (fanout=4)        0.245   top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[2]
    RAMB8_X1Y26.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                           top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.377ns (0.132ns logic, 0.245ns route)
                                                           (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.368ns (requirement - (clock path skew + uncertainty - data path))
  Source:               top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2 (FF)
  Destination:          top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.369ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.120 - 0.119)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2 to top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X3Y30.CQ           Tcko                  0.198   top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1[3]
                                                           top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2
    RAMB8_X0Y14.ADDRAWRADDR6 net (fanout=4)        0.237   top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1[2]
    RAMB8_X0Y14.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                           top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.369ns (0.132ns logic, 0.237ns route)
                                                           (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.382ns (requirement - (clock path skew + uncertainty - data path))
  Source:               top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1 (FF)
  Destination:          top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.383ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.120 - 0.119)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1 to top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X3Y30.BQ           Tcko                  0.198   top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1[3]
                                                           top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1
    RAMB8_X0Y14.ADDRAWRADDR5 net (fanout=4)        0.251   top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1[1]
    RAMB8_X0Y14.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                           top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.383ns (0.132ns logic, 0.251ns route)
                                                           (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.390ns (requirement - (clock path skew + uncertainty - data path))
  Source:               top/cr/sr3/o2_4 (FF)
  Destination:          top/cr/sr3/o3_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.390ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: top/cr/sr3/o2_4 to top/cr/sr3/o3_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y3.CQ        Tcko                  0.200   top/cr/sr3/o3[4]
                                                       top/cr/sr3/o2_4
    SLICE_X6Y3.DX        net (fanout=2)        0.142   top/cr/sr3/o2[4]
    SLICE_X6Y3.CLK       Tckdi       (-Th)    -0.048   top/cr/sr3/o3[4]
                                                       top/cr/sr3/o3_4
    -------------------------------------------------  ---------------------------
    Total                                      0.390ns (0.248ns logic, 0.142ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.396ns (requirement - (clock path skew + uncertainty - data path))
  Source:               top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8 (FF)
  Destination:          top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.070 - 0.061)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8 to top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X18Y56.DQ           Tcko                  0.200   top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[8]
                                                            top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8
    RAMB8_X1Y26.ADDRBRDADDR12 net (fanout=4)        0.271   top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[8]
    RAMB8_X1Y26.CLKBRDCLK     Trckc_ADDRB (-Th)     0.066   top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                            top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    ------------------------------------------------------  ---------------------------
    Total                                           0.405ns (0.134ns logic, 0.271ns route)
                                                            (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.402ns (requirement - (clock path skew + uncertainty - data path))
  Source:               top/cg/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1 (FF)
  Destination:          top/cg/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.405ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.076 - 0.073)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: top/cg/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1 to top/cg/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X17Y14.BQ         Tcko                  0.198   top/cg/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1[3]
                                                          top/cg/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_1
    RAMB8_X1Y6.ADDRAWRADDR5 net (fanout=4)        0.273   top/cg/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1[1]
    RAMB8_X1Y6.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   top/cg/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                          top/cg/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.405ns (0.132ns logic, 0.273ns route)
                                                          (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.404ns (requirement - (clock path skew + uncertainty - data path))
  Source:               top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_7 (FF)
  Destination:          top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.406ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.120 - 0.118)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_7 to top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X3Y29.DQ            Tcko                  0.198   top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1[7]
                                                            top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_7
    RAMB8_X0Y14.ADDRAWRADDR11 net (fanout=4)        0.274   top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1[7]
    RAMB8_X0Y14.CLKAWRCLK     Trckc_ADDRA (-Th)     0.066   top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                            top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    ------------------------------------------------------  ---------------------------
    Total                                           0.406ns (0.132ns logic, 0.274ns route)
                                                            (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               top/cr/fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8 (FF)
  Destination:          top/cr/fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.407ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.042 - 0.040)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: top/cr/fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8 to top/cr/fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y28.AQ       Tcko                  0.200   top/cr/fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[8]
                                                       top/cr/fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8
    SLICE_X7Y28.AX       net (fanout=3)        0.148   top/cr/fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[8]
    SLICE_X7Y28.CLK      Tckdi       (-Th)    -0.059   top/cr/fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[8]
                                                       top/cr/fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_8
    -------------------------------------------------  ---------------------------
    Total                                      0.407ns (0.259ns logic, 0.148ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6 (FF)
  Destination:          top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.373 - 0.367)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6 to top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                  Delay type         Delay(ns)  Physical Resource
                                                            Logical Resource(s)
    ------------------------------------------------------  -------------------
    SLICE_X3Y32.CQ            Tcko                  0.198   top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[7]
                                                            top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_6
    RAMB8_X0Y14.ADDRBRDADDR10 net (fanout=4)        0.279   top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[6]
    RAMB8_X0Y14.CLKBRDCLK     Trckc_ADDRB (-Th)     0.066   top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                            top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    ------------------------------------------------------  ---------------------------
    Total                                           0.411ns (0.132ns logic, 0.279ns route)
                                                            (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               top/cb/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 (FF)
  Destination:          top/cb/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.078 - 0.075)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: top/cb/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 to top/cb/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X19Y47.DQ          Tcko                  0.198   top/cb/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                           top/cb/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3
    RAMB8_X1Y23.ADDRBRDADDR7 net (fanout=4)        0.279   top/cb/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
    RAMB8_X1Y23.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   top/cb/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                           top/cb/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.411ns (0.132ns logic, 0.279ns route)
                                                           (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.408ns (requirement - (clock path skew + uncertainty - data path))
  Source:               top/cb/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0 (FF)
  Destination:          top/cb/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.078 - 0.075)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: top/cb/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0 to top/cb/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X19Y47.AQ          Tcko                  0.198   top/cb/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                           top/cb/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0
    RAMB8_X1Y23.ADDRBRDADDR4 net (fanout=4)        0.279   top/cb/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[0]
    RAMB8_X1Y23.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   top/cb/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                           top/cb/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.411ns (0.132ns logic, 0.279ns route)
                                                           (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4 (FF)
  Destination:          top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4 to top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.AQ       Tcko                  0.200   top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[7]
                                                       top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_4
    SLICE_X3Y29.AX       net (fanout=3)        0.152   top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[4]
    SLICE_X3Y29.CLK      Tckdi       (-Th)    -0.059   top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1[7]
                                                       top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.259ns logic, 0.152ns route)
                                                       (63.0% logic, 37.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               top/cr/sr2/o3_2 (FF)
  Destination:          top/cr/sr2/o4_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: top/cr/sr2/o3_2 to top/cr/sr2/o4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y14.CQ       Tcko                  0.200   top/cr/sr2/o3[3]
                                                       top/cr/sr2/o3_2
    SLICE_X3Y14.CX       net (fanout=3)        0.153   top/cr/sr2/o3[2]
    SLICE_X3Y14.CLK      Tckdi       (-Th)    -0.059   top/cr/sr2/o4[3]
                                                       top/cr/sr2/o4_2
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.259ns logic, 0.153ns route)
                                                       (62.9% logic, 37.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.416ns (requirement - (clock path skew + uncertainty - data path))
  Source:               top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 (FF)
  Destination:          top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.070 - 0.061)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3 to top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X19Y55.DQ          Tcko                  0.198   top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                           top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_3
    RAMB8_X1Y26.ADDRBRDADDR7 net (fanout=4)        0.293   top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
    RAMB8_X1Y26.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                           top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.425ns (0.132ns logic, 0.293ns route)
                                                           (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               top/cb/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4 (FF)
  Destination:          top/cb/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.423ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.078 - 0.072)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: top/cb/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4 to top/cb/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X17Y45.AQ          Tcko                  0.198   top/cb/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1[7]
                                                           top/cb/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4
    RAMB8_X1Y23.ADDRAWRADDR8 net (fanout=4)        0.291   top/cb/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1[4]
    RAMB8_X1Y23.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   top/cb/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                           top/cb/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.423ns (0.132ns logic, 0.291ns route)
                                                           (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.418ns (requirement - (clock path skew + uncertainty - data path))
  Source:               top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6 (FF)
  Destination:          top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.420ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6 to top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y29.CQ       Tcko                  0.200   top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[7]
                                                       top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_6
    SLICE_X3Y29.CX       net (fanout=3)        0.161   top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count[6]
    SLICE_X3Y29.CLK      Tckdi       (-Th)    -0.059   top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1[7]
                                                       top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6
    -------------------------------------------------  ---------------------------
    Total                                      0.420ns (0.259ns logic, 0.161ns route)
                                                       (61.7% logic, 38.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               top/cg/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 (FF)
  Destination:          top/cg/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.427ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.070 - 0.063)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: top/cg/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1 to top/cg/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X14Y25.BQ          Tcko                  0.200   top/cg/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                           top/cg/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_1
    RAMB8_X1Y13.ADDRBRDADDR5 net (fanout=4)        0.293   top/cg/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[1]
    RAMB8_X1Y13.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   top/cg/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                           top/cg/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.427ns (0.134ns logic, 0.293ns route)
                                                           (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.421ns (requirement - (clock path skew + uncertainty - data path))
  Source:               top/cg/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4 (FF)
  Destination:          top/cg/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.424ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.076 - 0.073)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: top/cg/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4 to top/cg/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X17Y14.AMUX       Tshcko                0.244   top/cg/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1[3]
                                                          top/cg/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_4
    RAMB8_X1Y6.ADDRAWRADDR8 net (fanout=4)        0.246   top/cg/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1[4]
    RAMB8_X1Y6.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   top/cg/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                          top/cg/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.424ns (0.178ns logic, 0.246ns route)
                                                          (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               top/cg/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2 (FF)
  Destination:          top/cg/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 0)
  Clock Path Skew:      0.007ns (0.070 - 0.063)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: top/cg/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2 to top/cg/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X14Y25.CQ          Tcko                  0.200   top/cg/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[3]
                                                           top/cg/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_2
    RAMB8_X1Y13.ADDRBRDADDR6 net (fanout=4)        0.295   top/cg/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[2]
    RAMB8_X1Y13.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   top/cg/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                           top/cg/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.429ns (0.134ns logic, 0.295ns route)
                                                           (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.422ns (requirement - (clock path skew + uncertainty - data path))
  Source:               top/cg/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2 (FF)
  Destination:          top/cg/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.076 - 0.073)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: top/cg/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2 to top/cg/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X17Y14.CQ         Tcko                  0.198   top/cg/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1[3]
                                                          top/cg/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_2
    RAMB8_X1Y6.ADDRAWRADDR6 net (fanout=4)        0.293   top/cg/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1[2]
    RAMB8_X1Y6.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   top/cg/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                          top/cg/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.425ns (0.132ns logic, 0.293ns route)
                                                          (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7 (FF)
  Destination:          u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.423ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_vga falling at 55.833ns
  Destination Clock:    clk_vga falling at 55.833ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7 to u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y46.CQ      Tcko                  0.198   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_1
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_7
    SLICE_X13Y46.C5      net (fanout=3)        0.070   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count[7]
    SLICE_X13Y46.CLK     Tah         (-Th)    -0.155   u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_0_1
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Madd_gc0.count[8]_GND_23_o_add_0_OUT_xor<8>11
                                                       u_sdram_vga_top/u_sdram_2fifo_top/u_dcfifo_ctrl/u_rdfifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_8
    -------------------------------------------------  ---------------------------
    Total                                      0.423ns (0.353ns logic, 0.070ns route)
                                                       (83.5% logic, 16.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.425ns (requirement - (clock path skew + uncertainty - data path))
  Source:               top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4 (FF)
  Destination:          top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.431ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.373 - 0.367)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4 to top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X3Y32.AQ           Tcko                  0.198   top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[7]
                                                           top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4
    RAMB8_X0Y14.ADDRBRDADDR8 net (fanout=4)        0.299   top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[4]
    RAMB8_X0Y14.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                           top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.431ns (0.132ns logic, 0.299ns route)
                                                           (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5 (FF)
  Destination:          top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.432ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.373 - 0.367)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5 to top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X3Y32.BQ           Tcko                  0.198   top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[7]
                                                           top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_5
    RAMB8_X0Y14.ADDRBRDADDR9 net (fanout=4)        0.300   top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1[5]
    RAMB8_X0Y14.CLKBRDCLK    Trckc_ADDRB (-Th)     0.066   top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                           top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -----------------------------------------------------  ---------------------------
    Total                                          0.432ns (0.132ns logic, 0.300ns route)
                                                           (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.428ns (requirement - (clock path skew + uncertainty - data path))
  Source:               top/cg/sr0/o4_2 (FF)
  Destination:          top/cg/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.430ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.070 - 0.068)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: top/cg/sr0/o4_2 to top/cg/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y27.CQ      Tcko                  0.198   top/cg/sr0/o4[3]
                                                       top/cg/sr0/o4_2
    RAMB8_X1Y13.DIADI2   net (fanout=3)        0.285   top/cg/sr0/o4[2]
    RAMB8_X1Y13.CLKAWRCLKTrckd_DIA   (-Th)     0.053   top/cg/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                       top/cg/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.430ns (0.145ns logic, 0.285ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               top/d1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3 (FF)
  Destination:          top/d1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.425ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.068 - 0.072)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: top/d1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3 to top/d1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y12.DQ      Tcko                  0.198   top/d1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1[3]
                                                       top/d1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_3
    RAMB16_X1Y4.ADDRA8   net (fanout=4)        0.293   top/d1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1[3]
    RAMB16_X1Y4.CLKA     Trckc_ADDRA (-Th)     0.066   top/d1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       top/d1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.425ns (0.132ns logic, 0.293ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.430ns (requirement - (clock path skew + uncertainty - data path))
  Source:               top/d1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6 (FF)
  Destination:          top/d1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.426ns (Levels of Logic = 0)
  Clock Path Skew:      -0.004ns (0.068 - 0.072)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: top/d1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6 to top/d1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y12.CQ      Tcko                  0.200   top/d1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1[7]
                                                       top/d1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_6
    RAMB16_X1Y4.ADDRA11  net (fanout=4)        0.292   top/d1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1[6]
    RAMB16_X1Y4.CLKA     Trckc_ADDRA (-Th)     0.066   top/d1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       top/d1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.426ns (0.134ns logic, 0.292ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               top/cg/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0 (FF)
  Destination:          top/cg/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.076 - 0.073)
  Source Clock:         clk_vga rising at 0.000ns
  Destination Clock:    clk_vga rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: top/cg/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0 to top/cg/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X17Y14.AQ         Tcko                  0.198   top/cg/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1[3]
                                                          top/cg/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_0
    RAMB8_X1Y6.ADDRAWRADDR4 net (fanout=4)        0.304   top/cg/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1[0]
    RAMB8_X1Y6.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   top/cg/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
                                                          top/cg/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.436ns (0.132ns logic, 0.304ns route)
                                                          (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_u_system_ctrl_u_sdram_pll_clkout3 = PERIOD TIMEGRP
        "u_system_ctrl_u_sdram_pll_clkout3" TS_sys_clk_pin * 0.179104478 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 108.096ns (period - min period limit)
  Period: 111.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: top/cg/fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: top/cg/fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y3.CLKAWRCLK
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 108.096ns (period - min period limit)
  Period: 111.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: top/cg/fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: top/cg/fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y3.CLKBRDCLK
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 108.096ns (period - min period limit)
  Period: 111.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: top/cg/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: top/cg/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y5.CLKAWRCLK
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 108.096ns (period - min period limit)
  Period: 111.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: top/cg/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: top/cg/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y5.CLKBRDCLK
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 108.096ns (period - min period limit)
  Period: 111.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: top/cg/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: top/cg/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y6.CLKAWRCLK
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 108.096ns (period - min period limit)
  Period: 111.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: top/cg/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: top/cg/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y6.CLKBRDCLK
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 108.096ns (period - min period limit)
  Period: 111.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: top/cg/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: top/cg/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y13.CLKAWRCLK
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 108.096ns (period - min period limit)
  Period: 111.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: top/cg/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: top/cg/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y13.CLKBRDCLK
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 108.096ns (period - min period limit)
  Period: 111.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: top/cr/fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: top/cr/fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y10.CLKAWRCLK
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 108.096ns (period - min period limit)
  Period: 111.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: top/cr/fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: top/cr/fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y10.CLKBRDCLK
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 108.096ns (period - min period limit)
  Period: 111.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: top/cr/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: top/cr/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y12.CLKAWRCLK
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 108.096ns (period - min period limit)
  Period: 111.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: top/cr/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: top/cr/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y12.CLKBRDCLK
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 108.096ns (period - min period limit)
  Period: 111.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y14.CLKAWRCLK
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 108.096ns (period - min period limit)
  Period: 111.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: top/cr/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y14.CLKBRDCLK
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 108.096ns (period - min period limit)
  Period: 111.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: top/cr/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: top/cr/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y13.CLKAWRCLK
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 108.096ns (period - min period limit)
  Period: 111.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: top/cr/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: top/cr/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y13.CLKBRDCLK
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 108.096ns (period - min period limit)
  Period: 111.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: top/cb/fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: top/cb/fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y22.CLKAWRCLK
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 108.096ns (period - min period limit)
  Period: 111.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: top/cb/fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: top/cb/fifo3/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y22.CLKBRDCLK
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 108.096ns (period - min period limit)
  Period: 111.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: top/cb/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: top/cb/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y24.CLKAWRCLK
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 108.096ns (period - min period limit)
  Period: 111.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: top/cb/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: top/cb/fifo2/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y24.CLKBRDCLK
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 108.096ns (period - min period limit)
  Period: 111.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y26.CLKAWRCLK
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 108.096ns (period - min period limit)
  Period: 111.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: top/cb/fifo1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y26.CLKBRDCLK
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 108.096ns (period - min period limit)
  Period: 111.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: top/cb/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: top/cb/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X1Y23.CLKAWRCLK
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 108.096ns (period - min period limit)
  Period: 111.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: top/cb/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: top/cb/fifo0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X1Y23.CLKBRDCLK
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 108.096ns (period - min period limit)
  Period: 111.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: top/d1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: top/d1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X1Y4.CLKA
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 108.096ns (period - min period limit)
  Period: 111.666ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: top/d1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: top/d1/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y4.CLKB
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 109.000ns (period - min period limit)
  Period: 111.666ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: u_system_ctrl/u_sdram_pll/clkout4_buf/I0
  Logical resource: u_system_ctrl/u_sdram_pll/clkout4_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: u_system_ctrl/u_sdram_pll/clkout3
--------------------------------------------------------------------------------
Slack: 111.066ns (period - min period limit)
  Period: 111.666ns
  Min period limit: 0.600ns (1666.667MHz) (Tdspper_BREG)
  Physical resource: top/cr/Mmult_n0097/CLK
  Logical resource: top/cr/Mmult_n0097/CLK
  Location pin: DSP48_X0Y0.CLK
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 111.066ns (period - min period limit)
  Period: 111.666ns
  Min period limit: 0.600ns (1666.667MHz) (Tdspper_BREG)
  Physical resource: top/cb/Mmult_n0097/CLK
  Logical resource: top/cb/Mmult_n0097/CLK
  Location pin: DSP48_X0Y2.CLK
  Clock network: clk_vga
--------------------------------------------------------------------------------
Slack: 111.066ns (period - min period limit)
  Period: 111.666ns
  Min period limit: 0.600ns (1666.667MHz) (Tdspper_BREG)
  Physical resource: top/cg/Mmult_n0097/CLK
  Logical resource: top/cg/Mmult_n0097/CLK
  Location pin: DSP48_X0Y4.CLK
  Clock network: clk_vga
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     20.000ns|      5.000ns|  67860.000ns|            0|          291|            0|47666285080553112000000000000000|
| TS_u_system_ctrl_u_sdram_pll_c|     10.000ns|      2.666ns|          N/A|            0|            0|            0|            0|
| lkout2                        |             |             |             |             |             |             |             |
| TS_u_system_ctrl_u_sdram_pll_c|     41.667ns|     75.253ns|          N/A|            2|            0|         3680|            0|
| lkout0                        |             |             |             |             |             |             |             |
| TS_u_system_ctrl_u_sdram_pll_c|     10.000ns|  33930.000ns|          N/A|           15|            0|        13731|            0|
| lkout1                        |             |             |             |             |             |             |             |
| TS_u_system_ctrl_u_sdram_pll_c|    111.667ns|    647.689ns|          N/A|          274|            0|47666285080553112000000000000000|            0|
| lkout3                        |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

3 constraints not met.


Timing summary:
---------------

Timing errors: 291  Score: 1459393  (Setup/Max: 1459393, Hold: 0)

Constraints cover 47666285080553112000000000000000 paths, 0 nets, and 15512 connections

Design statistics:
   Minimum period: 33930.000ns{1}   (Maximum frequency:   0.029MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Jan 04 16:41:52 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 242 MB



