// Seed: 963238390
module module_0 (
    output tri id_0,
    input tri1 id_1,
    output wand id_2,
    output supply0 id_3,
    output wand id_4,
    input wor id_5,
    output uwire id_6,
    output uwire id_7,
    output tri1 id_8,
    input wand id_9,
    input uwire id_10,
    output wire id_11,
    output wand id_12,
    input tri0 id_13,
    output wand id_14,
    output tri1 id_15,
    input tri1 id_16,
    output tri0 id_17,
    output tri0 id_18,
    input wire id_19,
    output uwire id_20,
    input supply1 id_21
);
endmodule
module module_1 (
    input uwire id_0,
    input tri1 id_1,
    input tri id_2,
    input tri1 id_3,
    output supply0 id_4,
    input tri id_5,
    input supply0 id_6,
    output supply0 id_7,
    output supply0 id_8,
    input supply1 id_9,
    input supply1 id_10,
    input wor id_11,
    output tri0 id_12
);
  assign id_12 = (id_11);
  module_0 modCall_1 (
      id_8,
      id_5,
      id_8,
      id_7,
      id_8,
      id_9,
      id_7,
      id_12,
      id_4,
      id_5,
      id_1,
      id_7,
      id_12,
      id_5,
      id_8,
      id_12,
      id_1,
      id_8,
      id_7,
      id_2,
      id_12,
      id_1
  );
  assign id_8 = 1;
  logic id_14 = {(id_2 == -1) {-1}};
  logic id_15;
  ;
endmodule
