
----------------------------------------------------------------------------
--                            Design Analysis                             --
----------------------------------------------------------------------------
Analyze pcore plb_vision ...

INFO:EDK:3195 - leave in port Bus_Burst from component rdpfifo_top grounded as
   corresponding feature UseSlaveBurst not enabled...
INFO:EDK:3196 - leave interrupt source FIFO2IRPT_DeadLock out from component
   rdpfifo_top open as there is no interrupt controller included...

----------------------------------------------------------------------------
--                            File Generation                             --
----------------------------------------------------------------------------
Creating HDL source directory ...
Generating top peripheral VHDL template ...
Generating stub user logic VHDL template ...
HDL templates successfully generated ...
Creating data directory ...
Generating XPS inteface files ...
Compiling vhdl file
"/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhd
l/family_support.vhd" in Library proc_common_v3_00_a.
Package <family_support> compiled.
Package body <family_support> compiled.
Compiling vhdl file
"/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhd
l/proc_common_pkg.vhd" in Library proc_common_v3_00_a.
Package <proc_common_pkg> compiled.
Package body <proc_common_pkg> compiled.
Compiling vhdl file
"/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhd
l/inferred_lut4.vhd" in Library proc_common_v3_00_a.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhd
l/muxf_struct_f.vhd" in Library proc_common_v3_00_a.
Entity <muxf_struct> compiled.
Entity <muxf_struct> (Architecture <imp>) compiled.
Entity <muxf_struct_f> compiled.
Entity <muxf_struct_f> (Architecture <imp>) compiled.
Compiling vhdl file
"/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhd
l/pf_counter_bit.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhd
l/cntr_incr_decr_addn_f.vhd" in Library proc_common_v3_00_a.
Entity <cntr_incr_decr_addn_f> compiled.
Entity <cntr_incr_decr_addn_f> (Architecture <imp>) compiled.
Compiling vhdl file
"/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhd
l/dynshreg_f.vhd" in Library proc_common_v3_00_a.
Entity <dynshreg_f> compiled.
Entity <dynshreg_f> (Architecture <behavioral>) compiled.
Compiling vhdl file
"/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhd
l/pf_adder_bit.vhd" in Library proc_common_v3_00_a.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhd
l/pf_counter.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhd
l/pf_occ_counter.vhd" in Library proc_common_v3_00_a.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhd
l/srl_fifo_rbu_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_rbu_f> compiled.
Entity <srl_fifo_rbu_f> (Architecture <imp>) compiled.
Compiling vhdl file
"/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhd
l/pf_occ_counter_top.vhd" in Library proc_common_v3_00_a.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhd
l/pf_counter_top.vhd" in Library proc_common_v3_00_a.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhd
l/pf_adder.vhd" in Library proc_common_v3_00_a.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhd
l/or_muxcy.vhd" in Library proc_common_v3_00_a.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhd
l/ipif_pkg.vhd" in Library proc_common_v3_00_a.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file
"/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhd
l/or_gate128.vhd" in Library proc_common_v3_00_a.
Entity <or_gate128> compiled.
Entity <or_gate128> (Architecture <imp>) compiled.
Compiling vhdl file
"/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhd
l/pselect_f.vhd" in Library proc_common_v3_00_a.
Entity <pselect_f> compiled.
Entity <pselect_f> (Architecture <imp>) compiled.
Compiling vhdl file
"/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhd
l/counter_f.vhd" in Library proc_common_v3_00_a.
Entity <counter_f> compiled.
Entity <counter_f> (Architecture <imp>) compiled.
Compiling vhdl file
"/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhd
l/family.vhd" in Library proc_common_v3_00_a.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file
"/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhd
l/pf_dpram_select.vhd" in Library proc_common_v3_00_a.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhd
l/srl16_fifo.vhd" in Library proc_common_v3_00_a.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v3_00_a/hdl/vhd
l/srl_fifo_f.vhd" in Library proc_common_v3_00_a.
Entity <srl_fifo_f> compiled.
Entity <srl_fifo_f> (Architecture <imp>) compiled.
Compiling vhdl file
"/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a
/hdl/vhdl/plb_mstr_addr_gen.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <plb_mstr_addr_gen> compiled.
Entity <plb_mstr_addr_gen> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a
/hdl/vhdl/rd_wr_calc_burst.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <rd_wr_calc_burst> compiled.
Entity <rd_wr_calc_burst> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a
/hdl/vhdl/plb_address_decoder.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plb_address_decoder> compiled.
Entity <plb_address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file
"/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a
/hdl/vhdl/cc_brst_exp_adptr.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <cc_brst_exp_adptr> compiled.
Entity <cc_brst_exp_adptr> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a
/hdl/vhdl/data_width_adapter.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <data_width_adapter> compiled.
Entity <data_width_adapter> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a
/hdl/vhdl/data_mirror_128.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <data_mirror_128> compiled.
Entity <data_mirror_128> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a
/hdl/vhdl/rd_wr_controller.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <rd_wr_controller> compiled.
Entity <rd_wr_controller> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a
/hdl/vhdl/llink_rd_backend_no_fifo.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <llink_rd_backend_no_fifo> compiled.
Entity <llink_rd_backend_no_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a
/hdl/vhdl/llink_wr_backend_no_fifo.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <llink_wr_backend_no_fifo> compiled.
Entity <llink_wr_backend_no_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a
/hdl/vhdl/plb_slave_attachment.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plb_slave_attachment> compiled.
Entity <plb_slave_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v4_01_a/hdl/vhdl/ip
if_control_rd.vhd" in Library rdpfifo_v4_01_a.
Entity <ipif_control_rd> compiled.
Entity <ipif_control_rd> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v4_01_a/hdl/vhdl/rd
pfifo_dp_cntl.vhd" in Library rdpfifo_v4_01_a.
Entity <rdpfifo_dp_cntl> compiled.
Entity <rdpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/rdpfifo_v4_01_a/hdl/vhdl/rd
pfifo_top.vhd" in Library rdpfifo_v4_01_a.
Entity <rdpfifo_top> compiled.
Entity <rdpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_01_a
/hdl/vhdl/plbv46_slave_single.vhd" in Library plbv46_slave_single_v1_01_a.
Entity <plbv46_slave_single> compiled.
Entity <plbv46_slave_single> (Architecture <implementation>) compiled.
Compiling vhdl file
"/opt/Xilinx/11.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_burst_v1_01_a
/hdl/vhdl/plbv46_master_burst.vhd" in Library plbv46_master_burst_v1_01_a.
Entity <plbv46_master_burst> compiled.
Entity <plbv46_master_burst> (Architecture <implementation>) compiled.
Compiling vhdl file
"/data/projects/SpencerBranch/pcores/plb_vision_v1_00_a/data/../hdl/vhdl/user_lo
gic.vhd" in Library plb_vision_v1_00_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <IMP>) compiled.
Compiling vhdl file
"/data/projects/SpencerBranch/pcores/plb_vision_v1_00_a/data/../hdl/vhdl/plb_vis
ion.vhd" in Library plb_vision_v1_00_a.
Entity <plb_vision> compiled.
Entity <plb_vision> (Architecture <IMP>) compiled.


Analyzing HDL attributes ...
Entity name = plb_vision
INFO:EDK:1607 - IPTYPE set to value : PERIPHERAL
INFO:EDK:1511 - IMP_NETLIST set to value : TRUE
INFO:EDK:1486 - HDL set to value : VHDL
XPS interface files successfully generated ...
Creating development directory ...
Generating command option file ...
Generating readme file ...
Development misc files successfully generated ...
Creating projnav directory ...
Generating ProjNav support files ...
ProjNav support files successfully generated ...
Creating synthesis directory ...
Generating XST synthesis support files ...
XST synthesis support files successfully generated ...
Creating BFM simulation XPS project directory ...
Creating BFM simulation pcores directory ...
Generating BFM simulation testbench pcore ...
Creating testbench pcore plb_vision_tb vhdl source directory ...
Testbench pcore plb_vision_tb vhdl source successfully generated ...
Creating testbench pcore plb_vision_tb data directory ...
Testbench pcore plb_vision_tb pao file successfully generated ...
BFM simulation testbench pcore plb_vision_tb mpd file successfully generated ...
BFM simulation testbench pcore plb_vision_tb successfully generated ...
Generating BFM simulation platform hardware description file (.mhs) ...
BFM simulation test platform successfully generated ...
Creating BFM simulation scripts directory ...
Generating BFM simulation script files ...
BFM simulation script file (run.do) successfully generated ...
BFM simulation script file (wave.do) successfully generated ...
BFM simulation BFL script file (sample.bfl) successfully generated ...
Generating other BFM simulation project files ...
Empty .mss file successfully generated ...
Custom makefile for EDK BFM simulation successfully generated ...
Custom makefile for BFM simulation through command line successfully generated
...
BFM simulation README file successfully generated ...
BFM simulation XPS project file successfully generated ...
BFM simulation files successfully generated ...
Creating software driver data directory ...
Generating software driver XPS interface (mdd/tcl) files ...
Software driver data definition file (.mdd) successfully generated ...
Software driver data generation file (.tcl) successfully generated ...
Creating software driver src directory ...
Generating software driver template files ...
Software driver compile file (Makefile) successfully generated ...
output user slave register(s) offset to software driver header ...
output user master register(s) offset to software driver header ...
output read packet FIFO register(s) offset to software driver header ...
Software driver header file (.h) successfully generated ...
Software driver source file (.c) successfully generated ...
Software driver SelfTest file (.c) successfully generated ...
Software driver template files successfully generated ...

----------------------------------------------------------------------------
--                              Final Report                              --
----------------------------------------------------------------------------
Thank you for using Create and Import Peripheral Wizard! Please find your
peripheral hardware templates under
/data/projects/SpencerBranch/pcores/plb_vision_v1_00_a and peripheral software
templates under /data/projects/SpencerBranch/drivers/plb_vision_v1_00_a
respectively.

Peripheral Summary:

  top name       : plb_vision
  version        : 1.00.a
  type           : PLB (v4.6) master slave
  features       : slave attachment
                   master attachment
                   read fifo
                   user s/w registers
                   user master model

Address Block Summary:

  user logic slv : C_BASEADDR + 0x00000000
                 : C_BASEADDR + 0x000000FF
  user logic mst : C_BASEADDR + 0x00000100
                 : C_BASEADDR + 0x000001FF
  rdfifo reg     : C_BASEADDR + 0x00000200
                 : C_BASEADDR + 0x000002FF
  rdfifo data    : C_BASEADDR + 0x00000300
                 : C_BASEADDR + 0x000003FF

File Summary

  - HDL source -
  /data/projects/SpencerBranch/pcores/plb_vision_v1_00_a/hdl
  top entity     : vhdl/plb_vision.vhd
  user logic     : vhdl/user_logic.vhd

  - XPS interface -
  /data/projects/SpencerBranch/pcores/plb_vision_v1_00_a/data
  mpd            : plb_vision_v2_1_0.mpd
  pao            : plb_vision_v2_1_0.pao

  - ISE project -
  /data/projects/SpencerBranch/pcores/plb_vision_v1_00_a/devl/projnav
  ise project    : plb_vision.ise
  cli command    : plb_vision.cli


  - XST synthesis -
  /data/projects/SpencerBranch/pcores/plb_vision_v1_00_a/devl/synthesis
  xst script     : plb_vision_xst.scr
  xst project    : plb_vision_xst.prj

  - BFM simulation project -
  /data/projects/SpencerBranch/pcores/plb_vision_v1_00_a/devl/bfmsim
  bfm sim help   : README.txt
  bfm platform   : bfm_system.mhs
  dummy mss      : bfm_system.mss
  xps project    : bfm_system.xmp
  xps makefile   : bfm_sim_xps.make
  cmd makefile   : bfm_sim_cmd.make
  run script     : scripts/run.do
  wave script    : scripts/wave.do
  bfl command    : scripts/sample.bfl

  - BFM simulation IP testbench -
/data/projects/SpencerBranch/pcores/plb_vision_v1_00_a/devl/bfmsim/pcores/plb_vi
sion_tb_v1_00_a
  tb mpd         : data/plb_vision_v2_1_0.mpd
  tb pao         : data/plb_vision_v2_1_0.pao
  testbench      : hdl/vhdl/plb_vision_tb.vhd

  - Misc file -
  /data/projects/SpencerBranch/pcores/plb_vision_v1_00_a/devl
  help           : README.txt
  option         : ipwiz.opt
  log            : ipwiz.log

  - Driver source -
  /data/projects/SpencerBranch/drivers/plb_vision_v1_00_a/src
  makefile       : Makefile
  header         : plb_vision.h
  source         : plb_vision.c
  selftest       : plb_vision_selftest.c

  - Driver interface -
  /data/projects/SpencerBranch/drivers/plb_vision_v1_00_a/data
  mdd            : plb_vision_v2_1_0.mdd
  tcl            : plb_vision_v2_1_0.tcl


