
art_pi2_exp_Boot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000002b0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e954  080002b0  080002b0  000012b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008bc  0800ec08  0800ec08  0000fc08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f4c4  0800f4c4  000116f0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800f4c4  0800f4c4  000104c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f4cc  0800f4cc  000116f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   0000000c  0800f4cc  0800f4cc  000104cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800f4d8  0800f4d8  000104d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000006f0  24000000  0800f4dc  00011000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000568  240006f0  0800fbcc  000116f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000000  20000000  00012000  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000116f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000216e9  00000000  00000000  0001171e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004e71  00000000  00000000  00032e07  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a40  00000000  00000000  00037c78  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001409  00000000  00000000  000396b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003787c  00000000  00000000  0003aac1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002303e  00000000  00000000  0007233d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00153c54  00000000  00000000  0009537b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001e8fcf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007ca4  00000000  00000000  001e9014  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004a  00000000  00000000  001f0cb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002b0 <__do_global_dtors_aux>:
 80002b0:	b510      	push	{r4, lr}
 80002b2:	4c05      	ldr	r4, [pc, #20]	@ (80002c8 <__do_global_dtors_aux+0x18>)
 80002b4:	7823      	ldrb	r3, [r4, #0]
 80002b6:	b933      	cbnz	r3, 80002c6 <__do_global_dtors_aux+0x16>
 80002b8:	4b04      	ldr	r3, [pc, #16]	@ (80002cc <__do_global_dtors_aux+0x1c>)
 80002ba:	b113      	cbz	r3, 80002c2 <__do_global_dtors_aux+0x12>
 80002bc:	4804      	ldr	r0, [pc, #16]	@ (80002d0 <__do_global_dtors_aux+0x20>)
 80002be:	f3af 8000 	nop.w
 80002c2:	2301      	movs	r3, #1
 80002c4:	7023      	strb	r3, [r4, #0]
 80002c6:	bd10      	pop	{r4, pc}
 80002c8:	240006f0 	.word	0x240006f0
 80002cc:	00000000 	.word	0x00000000
 80002d0:	0800ebec 	.word	0x0800ebec

080002d4 <frame_dummy>:
 80002d4:	b508      	push	{r3, lr}
 80002d6:	4b03      	ldr	r3, [pc, #12]	@ (80002e4 <frame_dummy+0x10>)
 80002d8:	b11b      	cbz	r3, 80002e2 <frame_dummy+0xe>
 80002da:	4903      	ldr	r1, [pc, #12]	@ (80002e8 <frame_dummy+0x14>)
 80002dc:	4803      	ldr	r0, [pc, #12]	@ (80002ec <frame_dummy+0x18>)
 80002de:	f3af 8000 	nop.w
 80002e2:	bd08      	pop	{r3, pc}
 80002e4:	00000000 	.word	0x00000000
 80002e8:	240006f4 	.word	0x240006f4
 80002ec:	0800ebec 	.word	0x0800ebec

080002f0 <strlen>:
 80002f0:	4603      	mov	r3, r0
 80002f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002f6:	2a00      	cmp	r2, #0
 80002f8:	d1fb      	bne.n	80002f2 <strlen+0x2>
 80002fa:	1a18      	subs	r0, r3, r0
 80002fc:	3801      	subs	r0, #1
 80002fe:	4770      	bx	lr

08000300 <memchr>:
 8000300:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000304:	2a10      	cmp	r2, #16
 8000306:	db2b      	blt.n	8000360 <memchr+0x60>
 8000308:	f010 0f07 	tst.w	r0, #7
 800030c:	d008      	beq.n	8000320 <memchr+0x20>
 800030e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000312:	3a01      	subs	r2, #1
 8000314:	428b      	cmp	r3, r1
 8000316:	d02d      	beq.n	8000374 <memchr+0x74>
 8000318:	f010 0f07 	tst.w	r0, #7
 800031c:	b342      	cbz	r2, 8000370 <memchr+0x70>
 800031e:	d1f6      	bne.n	800030e <memchr+0xe>
 8000320:	b4f0      	push	{r4, r5, r6, r7}
 8000322:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000326:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800032a:	f022 0407 	bic.w	r4, r2, #7
 800032e:	f07f 0700 	mvns.w	r7, #0
 8000332:	2300      	movs	r3, #0
 8000334:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000338:	3c08      	subs	r4, #8
 800033a:	ea85 0501 	eor.w	r5, r5, r1
 800033e:	ea86 0601 	eor.w	r6, r6, r1
 8000342:	fa85 f547 	uadd8	r5, r5, r7
 8000346:	faa3 f587 	sel	r5, r3, r7
 800034a:	fa86 f647 	uadd8	r6, r6, r7
 800034e:	faa5 f687 	sel	r6, r5, r7
 8000352:	b98e      	cbnz	r6, 8000378 <memchr+0x78>
 8000354:	d1ee      	bne.n	8000334 <memchr+0x34>
 8000356:	bcf0      	pop	{r4, r5, r6, r7}
 8000358:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800035c:	f002 0207 	and.w	r2, r2, #7
 8000360:	b132      	cbz	r2, 8000370 <memchr+0x70>
 8000362:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000366:	3a01      	subs	r2, #1
 8000368:	ea83 0301 	eor.w	r3, r3, r1
 800036c:	b113      	cbz	r3, 8000374 <memchr+0x74>
 800036e:	d1f8      	bne.n	8000362 <memchr+0x62>
 8000370:	2000      	movs	r0, #0
 8000372:	4770      	bx	lr
 8000374:	3801      	subs	r0, #1
 8000376:	4770      	bx	lr
 8000378:	2d00      	cmp	r5, #0
 800037a:	bf06      	itte	eq
 800037c:	4635      	moveq	r5, r6
 800037e:	3803      	subeq	r0, #3
 8000380:	3807      	subne	r0, #7
 8000382:	f015 0f01 	tst.w	r5, #1
 8000386:	d107      	bne.n	8000398 <memchr+0x98>
 8000388:	3001      	adds	r0, #1
 800038a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800038e:	bf02      	ittt	eq
 8000390:	3001      	addeq	r0, #1
 8000392:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000396:	3001      	addeq	r0, #1
 8000398:	bcf0      	pop	{r4, r5, r6, r7}
 800039a:	3801      	subs	r0, #1
 800039c:	4770      	bx	lr
 800039e:	bf00      	nop

080003a0 <__aeabi_uldivmod>:
 80003a0:	b953      	cbnz	r3, 80003b8 <__aeabi_uldivmod+0x18>
 80003a2:	b94a      	cbnz	r2, 80003b8 <__aeabi_uldivmod+0x18>
 80003a4:	2900      	cmp	r1, #0
 80003a6:	bf08      	it	eq
 80003a8:	2800      	cmpeq	r0, #0
 80003aa:	bf1c      	itt	ne
 80003ac:	f04f 31ff 	movne.w	r1, #4294967295
 80003b0:	f04f 30ff 	movne.w	r0, #4294967295
 80003b4:	f000 b988 	b.w	80006c8 <__aeabi_idiv0>
 80003b8:	f1ad 0c08 	sub.w	ip, sp, #8
 80003bc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80003c0:	f000 f806 	bl	80003d0 <__udivmoddi4>
 80003c4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80003c8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80003cc:	b004      	add	sp, #16
 80003ce:	4770      	bx	lr

080003d0 <__udivmoddi4>:
 80003d0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80003d4:	9d08      	ldr	r5, [sp, #32]
 80003d6:	468e      	mov	lr, r1
 80003d8:	4604      	mov	r4, r0
 80003da:	4688      	mov	r8, r1
 80003dc:	2b00      	cmp	r3, #0
 80003de:	d14a      	bne.n	8000476 <__udivmoddi4+0xa6>
 80003e0:	428a      	cmp	r2, r1
 80003e2:	4617      	mov	r7, r2
 80003e4:	d962      	bls.n	80004ac <__udivmoddi4+0xdc>
 80003e6:	fab2 f682 	clz	r6, r2
 80003ea:	b14e      	cbz	r6, 8000400 <__udivmoddi4+0x30>
 80003ec:	f1c6 0320 	rsb	r3, r6, #32
 80003f0:	fa01 f806 	lsl.w	r8, r1, r6
 80003f4:	fa20 f303 	lsr.w	r3, r0, r3
 80003f8:	40b7      	lsls	r7, r6
 80003fa:	ea43 0808 	orr.w	r8, r3, r8
 80003fe:	40b4      	lsls	r4, r6
 8000400:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000404:	fa1f fc87 	uxth.w	ip, r7
 8000408:	fbb8 f1fe 	udiv	r1, r8, lr
 800040c:	0c23      	lsrs	r3, r4, #16
 800040e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000412:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000416:	fb01 f20c 	mul.w	r2, r1, ip
 800041a:	429a      	cmp	r2, r3
 800041c:	d909      	bls.n	8000432 <__udivmoddi4+0x62>
 800041e:	18fb      	adds	r3, r7, r3
 8000420:	f101 30ff 	add.w	r0, r1, #4294967295
 8000424:	f080 80ea 	bcs.w	80005fc <__udivmoddi4+0x22c>
 8000428:	429a      	cmp	r2, r3
 800042a:	f240 80e7 	bls.w	80005fc <__udivmoddi4+0x22c>
 800042e:	3902      	subs	r1, #2
 8000430:	443b      	add	r3, r7
 8000432:	1a9a      	subs	r2, r3, r2
 8000434:	b2a3      	uxth	r3, r4
 8000436:	fbb2 f0fe 	udiv	r0, r2, lr
 800043a:	fb0e 2210 	mls	r2, lr, r0, r2
 800043e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000442:	fb00 fc0c 	mul.w	ip, r0, ip
 8000446:	459c      	cmp	ip, r3
 8000448:	d909      	bls.n	800045e <__udivmoddi4+0x8e>
 800044a:	18fb      	adds	r3, r7, r3
 800044c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000450:	f080 80d6 	bcs.w	8000600 <__udivmoddi4+0x230>
 8000454:	459c      	cmp	ip, r3
 8000456:	f240 80d3 	bls.w	8000600 <__udivmoddi4+0x230>
 800045a:	443b      	add	r3, r7
 800045c:	3802      	subs	r0, #2
 800045e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000462:	eba3 030c 	sub.w	r3, r3, ip
 8000466:	2100      	movs	r1, #0
 8000468:	b11d      	cbz	r5, 8000472 <__udivmoddi4+0xa2>
 800046a:	40f3      	lsrs	r3, r6
 800046c:	2200      	movs	r2, #0
 800046e:	e9c5 3200 	strd	r3, r2, [r5]
 8000472:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000476:	428b      	cmp	r3, r1
 8000478:	d905      	bls.n	8000486 <__udivmoddi4+0xb6>
 800047a:	b10d      	cbz	r5, 8000480 <__udivmoddi4+0xb0>
 800047c:	e9c5 0100 	strd	r0, r1, [r5]
 8000480:	2100      	movs	r1, #0
 8000482:	4608      	mov	r0, r1
 8000484:	e7f5      	b.n	8000472 <__udivmoddi4+0xa2>
 8000486:	fab3 f183 	clz	r1, r3
 800048a:	2900      	cmp	r1, #0
 800048c:	d146      	bne.n	800051c <__udivmoddi4+0x14c>
 800048e:	4573      	cmp	r3, lr
 8000490:	d302      	bcc.n	8000498 <__udivmoddi4+0xc8>
 8000492:	4282      	cmp	r2, r0
 8000494:	f200 8105 	bhi.w	80006a2 <__udivmoddi4+0x2d2>
 8000498:	1a84      	subs	r4, r0, r2
 800049a:	eb6e 0203 	sbc.w	r2, lr, r3
 800049e:	2001      	movs	r0, #1
 80004a0:	4690      	mov	r8, r2
 80004a2:	2d00      	cmp	r5, #0
 80004a4:	d0e5      	beq.n	8000472 <__udivmoddi4+0xa2>
 80004a6:	e9c5 4800 	strd	r4, r8, [r5]
 80004aa:	e7e2      	b.n	8000472 <__udivmoddi4+0xa2>
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	f000 8090 	beq.w	80005d2 <__udivmoddi4+0x202>
 80004b2:	fab2 f682 	clz	r6, r2
 80004b6:	2e00      	cmp	r6, #0
 80004b8:	f040 80a4 	bne.w	8000604 <__udivmoddi4+0x234>
 80004bc:	1a8a      	subs	r2, r1, r2
 80004be:	0c03      	lsrs	r3, r0, #16
 80004c0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004c4:	b280      	uxth	r0, r0
 80004c6:	b2bc      	uxth	r4, r7
 80004c8:	2101      	movs	r1, #1
 80004ca:	fbb2 fcfe 	udiv	ip, r2, lr
 80004ce:	fb0e 221c 	mls	r2, lr, ip, r2
 80004d2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80004d6:	fb04 f20c 	mul.w	r2, r4, ip
 80004da:	429a      	cmp	r2, r3
 80004dc:	d907      	bls.n	80004ee <__udivmoddi4+0x11e>
 80004de:	18fb      	adds	r3, r7, r3
 80004e0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80004e4:	d202      	bcs.n	80004ec <__udivmoddi4+0x11c>
 80004e6:	429a      	cmp	r2, r3
 80004e8:	f200 80e0 	bhi.w	80006ac <__udivmoddi4+0x2dc>
 80004ec:	46c4      	mov	ip, r8
 80004ee:	1a9b      	subs	r3, r3, r2
 80004f0:	fbb3 f2fe 	udiv	r2, r3, lr
 80004f4:	fb0e 3312 	mls	r3, lr, r2, r3
 80004f8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80004fc:	fb02 f404 	mul.w	r4, r2, r4
 8000500:	429c      	cmp	r4, r3
 8000502:	d907      	bls.n	8000514 <__udivmoddi4+0x144>
 8000504:	18fb      	adds	r3, r7, r3
 8000506:	f102 30ff 	add.w	r0, r2, #4294967295
 800050a:	d202      	bcs.n	8000512 <__udivmoddi4+0x142>
 800050c:	429c      	cmp	r4, r3
 800050e:	f200 80ca 	bhi.w	80006a6 <__udivmoddi4+0x2d6>
 8000512:	4602      	mov	r2, r0
 8000514:	1b1b      	subs	r3, r3, r4
 8000516:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800051a:	e7a5      	b.n	8000468 <__udivmoddi4+0x98>
 800051c:	f1c1 0620 	rsb	r6, r1, #32
 8000520:	408b      	lsls	r3, r1
 8000522:	fa22 f706 	lsr.w	r7, r2, r6
 8000526:	431f      	orrs	r7, r3
 8000528:	fa0e f401 	lsl.w	r4, lr, r1
 800052c:	fa20 f306 	lsr.w	r3, r0, r6
 8000530:	fa2e fe06 	lsr.w	lr, lr, r6
 8000534:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000538:	4323      	orrs	r3, r4
 800053a:	fa00 f801 	lsl.w	r8, r0, r1
 800053e:	fa1f fc87 	uxth.w	ip, r7
 8000542:	fbbe f0f9 	udiv	r0, lr, r9
 8000546:	0c1c      	lsrs	r4, r3, #16
 8000548:	fb09 ee10 	mls	lr, r9, r0, lr
 800054c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000550:	fb00 fe0c 	mul.w	lr, r0, ip
 8000554:	45a6      	cmp	lr, r4
 8000556:	fa02 f201 	lsl.w	r2, r2, r1
 800055a:	d909      	bls.n	8000570 <__udivmoddi4+0x1a0>
 800055c:	193c      	adds	r4, r7, r4
 800055e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000562:	f080 809c 	bcs.w	800069e <__udivmoddi4+0x2ce>
 8000566:	45a6      	cmp	lr, r4
 8000568:	f240 8099 	bls.w	800069e <__udivmoddi4+0x2ce>
 800056c:	3802      	subs	r0, #2
 800056e:	443c      	add	r4, r7
 8000570:	eba4 040e 	sub.w	r4, r4, lr
 8000574:	fa1f fe83 	uxth.w	lr, r3
 8000578:	fbb4 f3f9 	udiv	r3, r4, r9
 800057c:	fb09 4413 	mls	r4, r9, r3, r4
 8000580:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000584:	fb03 fc0c 	mul.w	ip, r3, ip
 8000588:	45a4      	cmp	ip, r4
 800058a:	d908      	bls.n	800059e <__udivmoddi4+0x1ce>
 800058c:	193c      	adds	r4, r7, r4
 800058e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000592:	f080 8082 	bcs.w	800069a <__udivmoddi4+0x2ca>
 8000596:	45a4      	cmp	ip, r4
 8000598:	d97f      	bls.n	800069a <__udivmoddi4+0x2ca>
 800059a:	3b02      	subs	r3, #2
 800059c:	443c      	add	r4, r7
 800059e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80005a2:	eba4 040c 	sub.w	r4, r4, ip
 80005a6:	fba0 ec02 	umull	lr, ip, r0, r2
 80005aa:	4564      	cmp	r4, ip
 80005ac:	4673      	mov	r3, lr
 80005ae:	46e1      	mov	r9, ip
 80005b0:	d362      	bcc.n	8000678 <__udivmoddi4+0x2a8>
 80005b2:	d05f      	beq.n	8000674 <__udivmoddi4+0x2a4>
 80005b4:	b15d      	cbz	r5, 80005ce <__udivmoddi4+0x1fe>
 80005b6:	ebb8 0203 	subs.w	r2, r8, r3
 80005ba:	eb64 0409 	sbc.w	r4, r4, r9
 80005be:	fa04 f606 	lsl.w	r6, r4, r6
 80005c2:	fa22 f301 	lsr.w	r3, r2, r1
 80005c6:	431e      	orrs	r6, r3
 80005c8:	40cc      	lsrs	r4, r1
 80005ca:	e9c5 6400 	strd	r6, r4, [r5]
 80005ce:	2100      	movs	r1, #0
 80005d0:	e74f      	b.n	8000472 <__udivmoddi4+0xa2>
 80005d2:	fbb1 fcf2 	udiv	ip, r1, r2
 80005d6:	0c01      	lsrs	r1, r0, #16
 80005d8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80005dc:	b280      	uxth	r0, r0
 80005de:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80005e2:	463b      	mov	r3, r7
 80005e4:	4638      	mov	r0, r7
 80005e6:	463c      	mov	r4, r7
 80005e8:	46b8      	mov	r8, r7
 80005ea:	46be      	mov	lr, r7
 80005ec:	2620      	movs	r6, #32
 80005ee:	fbb1 f1f7 	udiv	r1, r1, r7
 80005f2:	eba2 0208 	sub.w	r2, r2, r8
 80005f6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80005fa:	e766      	b.n	80004ca <__udivmoddi4+0xfa>
 80005fc:	4601      	mov	r1, r0
 80005fe:	e718      	b.n	8000432 <__udivmoddi4+0x62>
 8000600:	4610      	mov	r0, r2
 8000602:	e72c      	b.n	800045e <__udivmoddi4+0x8e>
 8000604:	f1c6 0220 	rsb	r2, r6, #32
 8000608:	fa2e f302 	lsr.w	r3, lr, r2
 800060c:	40b7      	lsls	r7, r6
 800060e:	40b1      	lsls	r1, r6
 8000610:	fa20 f202 	lsr.w	r2, r0, r2
 8000614:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000618:	430a      	orrs	r2, r1
 800061a:	fbb3 f8fe 	udiv	r8, r3, lr
 800061e:	b2bc      	uxth	r4, r7
 8000620:	fb0e 3318 	mls	r3, lr, r8, r3
 8000624:	0c11      	lsrs	r1, r2, #16
 8000626:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800062a:	fb08 f904 	mul.w	r9, r8, r4
 800062e:	40b0      	lsls	r0, r6
 8000630:	4589      	cmp	r9, r1
 8000632:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000636:	b280      	uxth	r0, r0
 8000638:	d93e      	bls.n	80006b8 <__udivmoddi4+0x2e8>
 800063a:	1879      	adds	r1, r7, r1
 800063c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000640:	d201      	bcs.n	8000646 <__udivmoddi4+0x276>
 8000642:	4589      	cmp	r9, r1
 8000644:	d81f      	bhi.n	8000686 <__udivmoddi4+0x2b6>
 8000646:	eba1 0109 	sub.w	r1, r1, r9
 800064a:	fbb1 f9fe 	udiv	r9, r1, lr
 800064e:	fb09 f804 	mul.w	r8, r9, r4
 8000652:	fb0e 1119 	mls	r1, lr, r9, r1
 8000656:	b292      	uxth	r2, r2
 8000658:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800065c:	4542      	cmp	r2, r8
 800065e:	d229      	bcs.n	80006b4 <__udivmoddi4+0x2e4>
 8000660:	18ba      	adds	r2, r7, r2
 8000662:	f109 31ff 	add.w	r1, r9, #4294967295
 8000666:	d2c4      	bcs.n	80005f2 <__udivmoddi4+0x222>
 8000668:	4542      	cmp	r2, r8
 800066a:	d2c2      	bcs.n	80005f2 <__udivmoddi4+0x222>
 800066c:	f1a9 0102 	sub.w	r1, r9, #2
 8000670:	443a      	add	r2, r7
 8000672:	e7be      	b.n	80005f2 <__udivmoddi4+0x222>
 8000674:	45f0      	cmp	r8, lr
 8000676:	d29d      	bcs.n	80005b4 <__udivmoddi4+0x1e4>
 8000678:	ebbe 0302 	subs.w	r3, lr, r2
 800067c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000680:	3801      	subs	r0, #1
 8000682:	46e1      	mov	r9, ip
 8000684:	e796      	b.n	80005b4 <__udivmoddi4+0x1e4>
 8000686:	eba7 0909 	sub.w	r9, r7, r9
 800068a:	4449      	add	r1, r9
 800068c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000690:	fbb1 f9fe 	udiv	r9, r1, lr
 8000694:	fb09 f804 	mul.w	r8, r9, r4
 8000698:	e7db      	b.n	8000652 <__udivmoddi4+0x282>
 800069a:	4673      	mov	r3, lr
 800069c:	e77f      	b.n	800059e <__udivmoddi4+0x1ce>
 800069e:	4650      	mov	r0, sl
 80006a0:	e766      	b.n	8000570 <__udivmoddi4+0x1a0>
 80006a2:	4608      	mov	r0, r1
 80006a4:	e6fd      	b.n	80004a2 <__udivmoddi4+0xd2>
 80006a6:	443b      	add	r3, r7
 80006a8:	3a02      	subs	r2, #2
 80006aa:	e733      	b.n	8000514 <__udivmoddi4+0x144>
 80006ac:	f1ac 0c02 	sub.w	ip, ip, #2
 80006b0:	443b      	add	r3, r7
 80006b2:	e71c      	b.n	80004ee <__udivmoddi4+0x11e>
 80006b4:	4649      	mov	r1, r9
 80006b6:	e79c      	b.n	80005f2 <__udivmoddi4+0x222>
 80006b8:	eba1 0109 	sub.w	r1, r1, r9
 80006bc:	46c4      	mov	ip, r8
 80006be:	fbb1 f9fe 	udiv	r9, r1, lr
 80006c2:	fb09 f804 	mul.w	r8, r9, r4
 80006c6:	e7c4      	b.n	8000652 <__udivmoddi4+0x282>

080006c8 <__aeabi_idiv0>:
 80006c8:	4770      	bx	lr
 80006ca:	bf00      	nop

080006cc <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80006cc:	b580      	push	{r7, lr}
 80006ce:	b08c      	sub	sp, #48	@ 0x30
 80006d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80006d2:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006d6:	2200      	movs	r2, #0
 80006d8:	601a      	str	r2, [r3, #0]
 80006da:	605a      	str	r2, [r3, #4]
 80006dc:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 80006de:	1d3b      	adds	r3, r7, #4
 80006e0:	2220      	movs	r2, #32
 80006e2:	2100      	movs	r1, #0
 80006e4:	4618      	mov	r0, r3
 80006e6:	f00a f8ce 	bl	800a886 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 80006ea:	4b31      	ldr	r3, [pc, #196]	@ (80007b0 <MX_ADC1_Init+0xe4>)
 80006ec:	4a31      	ldr	r2, [pc, #196]	@ (80007b4 <MX_ADC1_Init+0xe8>)
 80006ee:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80006f0:	4b2f      	ldr	r3, [pc, #188]	@ (80007b0 <MX_ADC1_Init+0xe4>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80006f6:	4b2e      	ldr	r3, [pc, #184]	@ (80007b0 <MX_ADC1_Init+0xe4>)
 80006f8:	2200      	movs	r2, #0
 80006fa:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80006fc:	4b2c      	ldr	r3, [pc, #176]	@ (80007b0 <MX_ADC1_Init+0xe4>)
 80006fe:	2200      	movs	r2, #0
 8000700:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8000702:	4b2b      	ldr	r3, [pc, #172]	@ (80007b0 <MX_ADC1_Init+0xe4>)
 8000704:	2200      	movs	r2, #0
 8000706:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000708:	4b29      	ldr	r3, [pc, #164]	@ (80007b0 <MX_ADC1_Init+0xe4>)
 800070a:	2204      	movs	r2, #4
 800070c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800070e:	4b28      	ldr	r3, [pc, #160]	@ (80007b0 <MX_ADC1_Init+0xe4>)
 8000710:	2200      	movs	r2, #0
 8000712:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000714:	4b26      	ldr	r3, [pc, #152]	@ (80007b0 <MX_ADC1_Init+0xe4>)
 8000716:	2200      	movs	r2, #0
 8000718:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 800071a:	4b25      	ldr	r3, [pc, #148]	@ (80007b0 <MX_ADC1_Init+0xe4>)
 800071c:	2201      	movs	r2, #1
 800071e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000720:	4b23      	ldr	r3, [pc, #140]	@ (80007b0 <MX_ADC1_Init+0xe4>)
 8000722:	2200      	movs	r2, #0
 8000724:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000728:	4b21      	ldr	r3, [pc, #132]	@ (80007b0 <MX_ADC1_Init+0xe4>)
 800072a:	2200      	movs	r2, #0
 800072c:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800072e:	4b20      	ldr	r3, [pc, #128]	@ (80007b0 <MX_ADC1_Init+0xe4>)
 8000730:	2200      	movs	r2, #0
 8000732:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.SamplingMode = ADC_SAMPLING_MODE_NORMAL;
 8000734:	4b1e      	ldr	r3, [pc, #120]	@ (80007b0 <MX_ADC1_Init+0xe4>)
 8000736:	2200      	movs	r2, #0
 8000738:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 800073a:	4b1d      	ldr	r3, [pc, #116]	@ (80007b0 <MX_ADC1_Init+0xe4>)
 800073c:	2200      	movs	r2, #0
 800073e:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000740:	4b1b      	ldr	r3, [pc, #108]	@ (80007b0 <MX_ADC1_Init+0xe4>)
 8000742:	2200      	movs	r2, #0
 8000744:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 8000746:	4b1a      	ldr	r3, [pc, #104]	@ (80007b0 <MX_ADC1_Init+0xe4>)
 8000748:	2200      	movs	r2, #0
 800074a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800074e:	4818      	ldr	r0, [pc, #96]	@ (80007b0 <MX_ADC1_Init+0xe4>)
 8000750:	f001 f9aa 	bl	8001aa8 <HAL_ADC_Init>
 8000754:	4603      	mov	r3, r0
 8000756:	2b00      	cmp	r3, #0
 8000758:	d001      	beq.n	800075e <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 800075a:	f000 fa8b 	bl	8000c74 <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 800075e:	2300      	movs	r3, #0
 8000760:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8000762:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000766:	4619      	mov	r1, r3
 8000768:	4811      	ldr	r0, [pc, #68]	@ (80007b0 <MX_ADC1_Init+0xe4>)
 800076a:	f001 ff13 	bl	8002594 <HAL_ADCEx_MultiModeConfigChannel>
 800076e:	4603      	mov	r3, r0
 8000770:	2b00      	cmp	r3, #0
 8000772:	d001      	beq.n	8000778 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8000774:	f000 fa7e 	bl	8000c74 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8000778:	4b0f      	ldr	r3, [pc, #60]	@ (80007b8 <MX_ADC1_Init+0xec>)
 800077a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800077c:	2306      	movs	r3, #6
 800077e:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000780:	2300      	movs	r3, #0
 8000782:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000784:	237f      	movs	r3, #127	@ 0x7f
 8000786:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000788:	2304      	movs	r3, #4
 800078a:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800078c:	2300      	movs	r3, #0
 800078e:	61bb      	str	r3, [r7, #24]
  sConfig.OffsetSign = ADC_OFFSET_SIGN_NEGATIVE;
 8000790:	2300      	movs	r3, #0
 8000792:	61fb      	str	r3, [r7, #28]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000794:	1d3b      	adds	r3, r7, #4
 8000796:	4619      	mov	r1, r3
 8000798:	4805      	ldr	r0, [pc, #20]	@ (80007b0 <MX_ADC1_Init+0xe4>)
 800079a:	f001 fad7 	bl	8001d4c <HAL_ADC_ConfigChannel>
 800079e:	4603      	mov	r3, r0
 80007a0:	2b00      	cmp	r3, #0
 80007a2:	d001      	beq.n	80007a8 <MX_ADC1_Init+0xdc>
  {
    Error_Handler();
 80007a4:	f000 fa66 	bl	8000c74 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80007a8:	bf00      	nop
 80007aa:	3730      	adds	r7, #48	@ 0x30
 80007ac:	46bd      	mov	sp, r7
 80007ae:	bd80      	pop	{r7, pc}
 80007b0:	2400070c 	.word	0x2400070c
 80007b4:	40022000 	.word	0x40022000
 80007b8:	3ef08000 	.word	0x3ef08000

080007bc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80007bc:	b580      	push	{r7, lr}
 80007be:	b0aa      	sub	sp, #168	@ 0xa8
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80007c4:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80007c8:	2200      	movs	r2, #0
 80007ca:	601a      	str	r2, [r3, #0]
 80007cc:	605a      	str	r2, [r3, #4]
 80007ce:	609a      	str	r2, [r3, #8]
 80007d0:	60da      	str	r2, [r3, #12]
 80007d2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80007d4:	f107 0310 	add.w	r3, r7, #16
 80007d8:	2284      	movs	r2, #132	@ 0x84
 80007da:	2100      	movs	r1, #0
 80007dc:	4618      	mov	r0, r3
 80007de:	f00a f852 	bl	800a886 <memset>
  if(adcHandle->Instance==ADC1)
 80007e2:	687b      	ldr	r3, [r7, #4]
 80007e4:	681b      	ldr	r3, [r3, #0]
 80007e6:	4a1f      	ldr	r2, [pc, #124]	@ (8000864 <HAL_ADC_MspInit+0xa8>)
 80007e8:	4293      	cmp	r3, r2
 80007ea:	d136      	bne.n	800085a <HAL_ADC_MspInit+0x9e>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80007ec:	2310      	movs	r3, #16
 80007ee:	613b      	str	r3, [r7, #16]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLL2P;
 80007f0:	2300      	movs	r3, #0
 80007f2:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80007f4:	f107 0310 	add.w	r3, r7, #16
 80007f8:	4618      	mov	r0, r3
 80007fa:	f004 f95b 	bl	8004ab4 <HAL_RCCEx_PeriphCLKConfig>
 80007fe:	4603      	mov	r3, r0
 8000800:	2b00      	cmp	r3, #0
 8000802:	d001      	beq.n	8000808 <HAL_ADC_MspInit+0x4c>
    {
      Error_Handler();
 8000804:	f000 fa36 	bl	8000c74 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8000808:	4b17      	ldr	r3, [pc, #92]	@ (8000868 <HAL_ADC_MspInit+0xac>)
 800080a:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 800080e:	4a16      	ldr	r2, [pc, #88]	@ (8000868 <HAL_ADC_MspInit+0xac>)
 8000810:	f043 0320 	orr.w	r3, r3, #32
 8000814:	f8c2 3138 	str.w	r3, [r2, #312]	@ 0x138
 8000818:	4b13      	ldr	r3, [pc, #76]	@ (8000868 <HAL_ADC_MspInit+0xac>)
 800081a:	f8d3 3138 	ldr.w	r3, [r3, #312]	@ 0x138
 800081e:	60fb      	str	r3, [r7, #12]
 8000820:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000822:	4b11      	ldr	r3, [pc, #68]	@ (8000868 <HAL_ADC_MspInit+0xac>)
 8000824:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000828:	4a0f      	ldr	r2, [pc, #60]	@ (8000868 <HAL_ADC_MspInit+0xac>)
 800082a:	f043 0301 	orr.w	r3, r3, #1
 800082e:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000832:	4b0d      	ldr	r3, [pc, #52]	@ (8000868 <HAL_ADC_MspInit+0xac>)
 8000834:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000838:	60bb      	str	r3, [r7, #8]
 800083a:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_INP15
    */
    GPIO_InitStruct.Pin = PIN_HW_VER_ADC_Pin;
 800083c:	2308      	movs	r3, #8
 800083e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000842:	2303      	movs	r3, #3
 8000844:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000848:	2300      	movs	r3, #0
 800084a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    HAL_GPIO_Init(PIN_HW_VER_ADC_GPIO_Port, &GPIO_InitStruct);
 800084e:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8000852:	4619      	mov	r1, r3
 8000854:	4805      	ldr	r0, [pc, #20]	@ (800086c <HAL_ADC_MspInit+0xb0>)
 8000856:	f002 fbd1 	bl	8002ffc <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800085a:	bf00      	nop
 800085c:	37a8      	adds	r7, #168	@ 0xa8
 800085e:	46bd      	mov	sp, r7
 8000860:	bd80      	pop	{r7, pc}
 8000862:	bf00      	nop
 8000864:	40022000 	.word	0x40022000
 8000868:	58024400 	.word	0x58024400
 800086c:	58020000 	.word	0x58020000

08000870 <MX_DTS_Init>:

DTS_HandleTypeDef hdts;

/* DTS init function */
void MX_DTS_Init(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	af00      	add	r7, sp, #0
  /* USER CODE END DTS_Init 0 */

  /* USER CODE BEGIN DTS_Init 1 */

  /* USER CODE END DTS_Init 1 */
  hdts.Instance = DTS;
 8000874:	4b11      	ldr	r3, [pc, #68]	@ (80008bc <MX_DTS_Init+0x4c>)
 8000876:	4a12      	ldr	r2, [pc, #72]	@ (80008c0 <MX_DTS_Init+0x50>)
 8000878:	601a      	str	r2, [r3, #0]
  hdts.Init.QuickMeasure = DTS_QUICKMEAS_DISABLE;
 800087a:	4b10      	ldr	r3, [pc, #64]	@ (80008bc <MX_DTS_Init+0x4c>)
 800087c:	2200      	movs	r2, #0
 800087e:	605a      	str	r2, [r3, #4]
  hdts.Init.RefClock = DTS_REFCLKSEL_PCLK;
 8000880:	4b0e      	ldr	r3, [pc, #56]	@ (80008bc <MX_DTS_Init+0x4c>)
 8000882:	2200      	movs	r2, #0
 8000884:	609a      	str	r2, [r3, #8]
  hdts.Init.TriggerInput = DTS_TRIGGER_HW_NONE;
 8000886:	4b0d      	ldr	r3, [pc, #52]	@ (80008bc <MX_DTS_Init+0x4c>)
 8000888:	2200      	movs	r2, #0
 800088a:	60da      	str	r2, [r3, #12]
  hdts.Init.SamplingTime = DTS_SMP_TIME_1_CYCLE;
 800088c:	4b0b      	ldr	r3, [pc, #44]	@ (80008bc <MX_DTS_Init+0x4c>)
 800088e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000892:	611a      	str	r2, [r3, #16]
  hdts.Init.Divider = 0;
 8000894:	4b09      	ldr	r3, [pc, #36]	@ (80008bc <MX_DTS_Init+0x4c>)
 8000896:	2200      	movs	r2, #0
 8000898:	615a      	str	r2, [r3, #20]
  hdts.Init.HighThreshold = 0x0;
 800089a:	4b08      	ldr	r3, [pc, #32]	@ (80008bc <MX_DTS_Init+0x4c>)
 800089c:	2200      	movs	r2, #0
 800089e:	619a      	str	r2, [r3, #24]
  hdts.Init.LowThreshold = 0x0;
 80008a0:	4b06      	ldr	r3, [pc, #24]	@ (80008bc <MX_DTS_Init+0x4c>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	61da      	str	r2, [r3, #28]
  if (HAL_DTS_Init(&hdts) != HAL_OK)
 80008a6:	4805      	ldr	r0, [pc, #20]	@ (80008bc <MX_DTS_Init+0x4c>)
 80008a8:	f002 f878 	bl	800299c <HAL_DTS_Init>
 80008ac:	4603      	mov	r3, r0
 80008ae:	2b00      	cmp	r3, #0
 80008b0:	d001      	beq.n	80008b6 <MX_DTS_Init+0x46>
  {
    Error_Handler();
 80008b2:	f000 f9df 	bl	8000c74 <Error_Handler>
  }
  /* USER CODE BEGIN DTS_Init 2 */

  /* USER CODE END DTS_Init 2 */

}
 80008b6:	bf00      	nop
 80008b8:	bd80      	pop	{r7, pc}
 80008ba:	bf00      	nop
 80008bc:	24000774 	.word	0x24000774
 80008c0:	58006800 	.word	0x58006800

080008c4 <HAL_DTS_MspInit>:

void HAL_DTS_MspInit(DTS_HandleTypeDef* dtsHandle)
{
 80008c4:	b480      	push	{r7}
 80008c6:	b085      	sub	sp, #20
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]

  if(dtsHandle->Instance==DTS)
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	4a0a      	ldr	r2, [pc, #40]	@ (80008fc <HAL_DTS_MspInit+0x38>)
 80008d2:	4293      	cmp	r3, r2
 80008d4:	d10c      	bne.n	80008f0 <HAL_DTS_MspInit+0x2c>
  {
  /* USER CODE BEGIN DTS_MspInit 0 */

  /* USER CODE END DTS_MspInit 0 */
    /* DTS clock enable */
    __HAL_RCC_DTS_CLK_ENABLE();
 80008d6:	4b0a      	ldr	r3, [pc, #40]	@ (8000900 <HAL_DTS_MspInit+0x3c>)
 80008d8:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 80008dc:	4a08      	ldr	r2, [pc, #32]	@ (8000900 <HAL_DTS_MspInit+0x3c>)
 80008de:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80008e2:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 80008e6:	4b06      	ldr	r3, [pc, #24]	@ (8000900 <HAL_DTS_MspInit+0x3c>)
 80008e8:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 80008ec:	60fb      	str	r3, [r7, #12]
 80008ee:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN DTS_MspInit 1 */

  /* USER CODE END DTS_MspInit 1 */
  }
}
 80008f0:	bf00      	nop
 80008f2:	3714      	adds	r7, #20
 80008f4:	46bd      	mov	sp, r7
 80008f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fa:	4770      	bx	lr
 80008fc:	58006800 	.word	0x58006800
 8000900:	58024400 	.word	0x58024400

08000904 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8000904:	b480      	push	{r7}
 8000906:	b087      	sub	sp, #28
 8000908:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOM_CLK_ENABLE();
 800090a:	4b2a      	ldr	r3, [pc, #168]	@ (80009b4 <MX_GPIO_Init+0xb0>)
 800090c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000910:	4a28      	ldr	r2, [pc, #160]	@ (80009b4 <MX_GPIO_Init+0xb0>)
 8000912:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000916:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 800091a:	4b26      	ldr	r3, [pc, #152]	@ (80009b4 <MX_GPIO_Init+0xb0>)
 800091c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000920:	617b      	str	r3, [r7, #20]
 8000922:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000924:	4b23      	ldr	r3, [pc, #140]	@ (80009b4 <MX_GPIO_Init+0xb0>)
 8000926:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800092a:	4a22      	ldr	r2, [pc, #136]	@ (80009b4 <MX_GPIO_Init+0xb0>)
 800092c:	f043 0308 	orr.w	r3, r3, #8
 8000930:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000934:	4b1f      	ldr	r3, [pc, #124]	@ (80009b4 <MX_GPIO_Init+0xb0>)
 8000936:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800093a:	613b      	str	r3, [r7, #16]
 800093c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPION_CLK_ENABLE();
 800093e:	4b1d      	ldr	r3, [pc, #116]	@ (80009b4 <MX_GPIO_Init+0xb0>)
 8000940:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000944:	4a1b      	ldr	r2, [pc, #108]	@ (80009b4 <MX_GPIO_Init+0xb0>)
 8000946:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800094a:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 800094e:	4b19      	ldr	r3, [pc, #100]	@ (80009b4 <MX_GPIO_Init+0xb0>)
 8000950:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000954:	60fb      	str	r3, [r7, #12]
 8000956:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOO_CLK_ENABLE();
 8000958:	4b16      	ldr	r3, [pc, #88]	@ (80009b4 <MX_GPIO_Init+0xb0>)
 800095a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800095e:	4a15      	ldr	r2, [pc, #84]	@ (80009b4 <MX_GPIO_Init+0xb0>)
 8000960:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000964:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000968:	4b12      	ldr	r3, [pc, #72]	@ (80009b4 <MX_GPIO_Init+0xb0>)
 800096a:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 800096e:	60bb      	str	r3, [r7, #8]
 8000970:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOP_CLK_ENABLE();
 8000972:	4b10      	ldr	r3, [pc, #64]	@ (80009b4 <MX_GPIO_Init+0xb0>)
 8000974:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000978:	4a0e      	ldr	r2, [pc, #56]	@ (80009b4 <MX_GPIO_Init+0xb0>)
 800097a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800097e:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 8000982:	4b0c      	ldr	r3, [pc, #48]	@ (80009b4 <MX_GPIO_Init+0xb0>)
 8000984:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000988:	607b      	str	r3, [r7, #4]
 800098a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800098c:	4b09      	ldr	r3, [pc, #36]	@ (80009b4 <MX_GPIO_Init+0xb0>)
 800098e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8000992:	4a08      	ldr	r2, [pc, #32]	@ (80009b4 <MX_GPIO_Init+0xb0>)
 8000994:	f043 0301 	orr.w	r3, r3, #1
 8000998:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 800099c:	4b05      	ldr	r3, [pc, #20]	@ (80009b4 <MX_GPIO_Init+0xb0>)
 800099e:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80009a2:	603b      	str	r3, [r7, #0]
 80009a4:	683b      	ldr	r3, [r7, #0]

}
 80009a6:	bf00      	nop
 80009a8:	371c      	adds	r7, #28
 80009aa:	46bd      	mov	sp, r7
 80009ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b0:	4770      	bx	lr
 80009b2:	bf00      	nop
 80009b4:	58024400 	.word	0x58024400

080009b8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	b084      	sub	sp, #16
 80009bc:	af00      	add	r7, sp, #0
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80009be:	4b40      	ldr	r3, [pc, #256]	@ (8000ac0 <main+0x108>)
 80009c0:	695b      	ldr	r3, [r3, #20]
 80009c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d11b      	bne.n	8000a02 <main+0x4a>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 80009ca:	f3bf 8f4f 	dsb	sy
}
 80009ce:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80009d0:	f3bf 8f6f 	isb	sy
}
 80009d4:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80009d6:	4b3a      	ldr	r3, [pc, #232]	@ (8000ac0 <main+0x108>)
 80009d8:	2200      	movs	r2, #0
 80009da:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80009de:	f3bf 8f4f 	dsb	sy
}
 80009e2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80009e4:	f3bf 8f6f 	isb	sy
}
 80009e8:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80009ea:	4b35      	ldr	r3, [pc, #212]	@ (8000ac0 <main+0x108>)
 80009ec:	695b      	ldr	r3, [r3, #20]
 80009ee:	4a34      	ldr	r2, [pc, #208]	@ (8000ac0 <main+0x108>)
 80009f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80009f4:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80009f6:	f3bf 8f4f 	dsb	sy
}
 80009fa:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80009fc:	f3bf 8f6f 	isb	sy
}
 8000a00:	e000      	b.n	8000a04 <main+0x4c>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 8000a02:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000a04:	4b2e      	ldr	r3, [pc, #184]	@ (8000ac0 <main+0x108>)
 8000a06:	695b      	ldr	r3, [r3, #20]
 8000a08:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d138      	bne.n	8000a82 <main+0xca>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 8000a10:	4b2b      	ldr	r3, [pc, #172]	@ (8000ac0 <main+0x108>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8000a18:	f3bf 8f4f 	dsb	sy
}
 8000a1c:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8000a1e:	4b28      	ldr	r3, [pc, #160]	@ (8000ac0 <main+0x108>)
 8000a20:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8000a24:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8000a26:	68fb      	ldr	r3, [r7, #12]
 8000a28:	0b5b      	lsrs	r3, r3, #13
 8000a2a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000a2e:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 8000a30:	68fb      	ldr	r3, [r7, #12]
 8000a32:	08db      	lsrs	r3, r3, #3
 8000a34:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000a38:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000a3a:	68bb      	ldr	r3, [r7, #8]
 8000a3c:	015a      	lsls	r2, r3, #5
 8000a3e:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 8000a42:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000a44:	687a      	ldr	r2, [r7, #4]
 8000a46:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000a48:	491d      	ldr	r1, [pc, #116]	@ (8000ac0 <main+0x108>)
 8000a4a:	4313      	orrs	r3, r2
 8000a4c:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	1e5a      	subs	r2, r3, #1
 8000a54:	607a      	str	r2, [r7, #4]
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d1ef      	bne.n	8000a3a <main+0x82>
    } while(sets-- != 0U);
 8000a5a:	68bb      	ldr	r3, [r7, #8]
 8000a5c:	1e5a      	subs	r2, r3, #1
 8000a5e:	60ba      	str	r2, [r7, #8]
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d1e5      	bne.n	8000a30 <main+0x78>
  __ASM volatile ("dsb 0xF":::"memory");
 8000a64:	f3bf 8f4f 	dsb	sy
}
 8000a68:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000a6a:	4b15      	ldr	r3, [pc, #84]	@ (8000ac0 <main+0x108>)
 8000a6c:	695b      	ldr	r3, [r3, #20]
 8000a6e:	4a14      	ldr	r2, [pc, #80]	@ (8000ac0 <main+0x108>)
 8000a70:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000a74:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000a76:	f3bf 8f4f 	dsb	sy
}
 8000a7a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000a7c:	f3bf 8f6f 	isb	sy
}
 8000a80:	e000      	b.n	8000a84 <main+0xcc>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 8000a82:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a84:	f000 fcd7 	bl	8001436 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a88:	f000 f81c 	bl	8000ac4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a8c:	f7ff ff3a 	bl	8000904 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000a90:	f7ff fe1c 	bl	80006cc <MX_ADC1_Init>
  MX_UART4_Init();
 8000a94:	f000 fa82 	bl	8000f9c <MX_UART4_Init>
  MX_DTS_Init();
 8000a98:	f7ff feea 	bl	8000870 <MX_DTS_Init>
  MX_SBS_Init();
 8000a9c:	f000 f8f0 	bl	8000c80 <MX_SBS_Init>
  /* USER CODE BEGIN 2 */
  std_cio_init();
 8000aa0:	f009 f924 	bl	8009cec <std_cio_init>

  clock_information();
 8000aa4:	f000 f8a6 	bl	8000bf4 <clock_information>

  bsp_flash_OB_init();
 8000aa8:	f008 f9e4 	bl	8008e74 <bsp_flash_OB_init>
  bsp_xspi_memory_init();
 8000aac:	f008 fb08 	bl	80090c0 <bsp_xspi_memory_init>
  bsp_xspi_memory_mapped();
 8000ab0:	f008 fd0e 	bl	80094d0 <bsp_xspi_memory_mapped>

  app_boot_jump_to( APPLICATION_ADDRESS );
 8000ab4:	f04f 40e0 	mov.w	r0, #1879048192	@ 0x70000000
 8000ab8:	f009 fc28 	bl	800a30c <app_boot_jump_to>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000abc:	bf00      	nop
 8000abe:	e7fd      	b.n	8000abc <main+0x104>
 8000ac0:	e000ed00 	.word	0xe000ed00

08000ac4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b0b0      	sub	sp, #192	@ 0xc0
 8000ac8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000aca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ace:	229c      	movs	r2, #156	@ 0x9c
 8000ad0:	2100      	movs	r1, #0
 8000ad2:	4618      	mov	r0, r3
 8000ad4:	f009 fed7 	bl	800a886 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000ad8:	1d3b      	adds	r3, r7, #4
 8000ada:	2220      	movs	r2, #32
 8000adc:	2100      	movs	r1, #0
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f009 fed1 	bl	800a886 <memset>

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE0) != HAL_OK)
 8000ae4:	2001      	movs	r0, #1
 8000ae6:	f002 fcff 	bl	80034e8 <HAL_PWREx_ControlVoltageScaling>
 8000aea:	4603      	mov	r3, r0
 8000aec:	2b00      	cmp	r3, #0
 8000aee:	d001      	beq.n	8000af4 <SystemClock_Config+0x30>
  {
    Error_Handler();
 8000af0:	f000 f8c0 	bl	8000c74 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8000af4:	2321      	movs	r3, #33	@ 0x21
 8000af6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000af8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000afc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000afe:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000b02:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL1.PLLState = RCC_PLL_ON;
 8000b04:	2302      	movs	r3, #2
 8000b06:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL1.PLLSource = RCC_PLLSOURCE_HSE;
 8000b08:	2302      	movs	r3, #2
 8000b0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL1.PLLM = 12;
 8000b0c:	230c      	movs	r3, #12
 8000b0e:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL1.PLLN = 300;
 8000b10:	f44f 7396 	mov.w	r3, #300	@ 0x12c
 8000b14:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL1.PLLP = 1;
 8000b16:	2301      	movs	r3, #1
 8000b18:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL1.PLLQ = 9;
 8000b1a:	2309      	movs	r3, #9
 8000b1c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL1.PLLR = 2;
 8000b1e:	2302      	movs	r3, #2
 8000b20:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL1.PLLS = 2;
 8000b22:	2302      	movs	r3, #2
 8000b24:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL1.PLLT = 2;
 8000b26:	2302      	movs	r3, #2
 8000b28:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL1.PLLFractional = 0;
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL2.PLLState = RCC_PLL_ON;
 8000b2e:	2302      	movs	r3, #2
 8000b30:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL2.PLLSource = RCC_PLLSOURCE_HSE;
 8000b32:	2302      	movs	r3, #2
 8000b34:	677b      	str	r3, [r7, #116]	@ 0x74
  RCC_OscInitStruct.PLL2.PLLM = 6;
 8000b36:	2306      	movs	r3, #6
 8000b38:	67bb      	str	r3, [r7, #120]	@ 0x78
  RCC_OscInitStruct.PLL2.PLLN = 100;
 8000b3a:	2364      	movs	r3, #100	@ 0x64
 8000b3c:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.PLL2.PLLP = 2;
 8000b3e:	2302      	movs	r3, #2
 8000b40:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  RCC_OscInitStruct.PLL2.PLLQ = 2;
 8000b44:	2302      	movs	r3, #2
 8000b46:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  RCC_OscInitStruct.PLL2.PLLR = 2;
 8000b4a:	2302      	movs	r3, #2
 8000b4c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL2.PLLS = 2;
 8000b50:	2302      	movs	r3, #2
 8000b52:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL2.PLLT = 3;
 8000b56:	2303      	movs	r3, #3
 8000b58:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL2.PLLFractional = 0;
 8000b5c:	2300      	movs	r3, #0
 8000b5e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  RCC_OscInitStruct.PLL3.PLLState = RCC_PLL_ON;
 8000b62:	2302      	movs	r3, #2
 8000b64:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  RCC_OscInitStruct.PLL3.PLLSource = RCC_PLLSOURCE_HSE;
 8000b68:	2302      	movs	r3, #2
 8000b6a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  RCC_OscInitStruct.PLL3.PLLM = 2;
 8000b6e:	2302      	movs	r3, #2
 8000b70:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  RCC_OscInitStruct.PLL3.PLLN = 50;
 8000b74:	2332      	movs	r3, #50	@ 0x32
 8000b76:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  RCC_OscInitStruct.PLL3.PLLP = 2;
 8000b7a:	2302      	movs	r3, #2
 8000b7c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  RCC_OscInitStruct.PLL3.PLLQ = 2;
 8000b80:	2302      	movs	r3, #2
 8000b82:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  RCC_OscInitStruct.PLL3.PLLR = 24;
 8000b86:	2318      	movs	r3, #24
 8000b88:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  RCC_OscInitStruct.PLL3.PLLS = 2;
 8000b8c:	2302      	movs	r3, #2
 8000b8e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  RCC_OscInitStruct.PLL3.PLLT = 2;
 8000b92:	2302      	movs	r3, #2
 8000b94:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  RCC_OscInitStruct.PLL3.PLLFractional = 0;
 8000b98:	2300      	movs	r3, #0
 8000b9a:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc

  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b9e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	f002 fd0c 	bl	80035c0 <HAL_RCC_OscConfig>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d001      	beq.n	8000bb2 <SystemClock_Config+0xee>
  {
    Error_Handler();
 8000bae:	f000 f861 	bl	8000c74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bb2:	233f      	movs	r3, #63	@ 0x3f
 8000bb4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK4|RCC_CLOCKTYPE_PCLK5;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000bb6:	2303      	movs	r3, #3
 8000bb8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 8000bbe:	2308      	movs	r3, #8
 8000bc0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000bc2:	2304      	movs	r3, #4
 8000bc4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000bc6:	2340      	movs	r3, #64	@ 0x40
 8000bc8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 8000bca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000bce:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB5CLKDivider = RCC_APB5_DIV2;
 8000bd0:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000bd4:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 8000bd6:	1d3b      	adds	r3, r7, #4
 8000bd8:	2137      	movs	r1, #55	@ 0x37
 8000bda:	4618      	mov	r0, r3
 8000bdc:	f003 f82a 	bl	8003c34 <HAL_RCC_ClockConfig>
 8000be0:	4603      	mov	r3, r0
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d001      	beq.n	8000bea <SystemClock_Config+0x126>
  {
    Error_Handler();
 8000be6:	f000 f845 	bl	8000c74 <Error_Handler>
  }
}
 8000bea:	bf00      	nop
 8000bec:	37c0      	adds	r7, #192	@ 0xc0
 8000bee:	46bd      	mov	sp, r7
 8000bf0:	bd80      	pop	{r7, pc}
	...

08000bf4 <clock_information>:
  * @brief  Display clock information
  * @param  None
  * @retval None
  */
void clock_information(void)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	af00      	add	r7, sp, #0
    printf("System Clock information\r\n");
 8000bf8:	4817      	ldr	r0, [pc, #92]	@ (8000c58 <clock_information+0x64>)
 8000bfa:	f009 fdf9 	bl	800a7f0 <puts>
    printf("SYSCLK_Frequency = %ld\r\n", HAL_RCC_GetSysClockFreq());
 8000bfe:	f003 f9b1 	bl	8003f64 <HAL_RCC_GetSysClockFreq>
 8000c02:	4603      	mov	r3, r0
 8000c04:	4619      	mov	r1, r3
 8000c06:	4815      	ldr	r0, [pc, #84]	@ (8000c5c <clock_information+0x68>)
 8000c08:	f009 fd96 	bl	800a738 <printf>
    printf("HCLK_Frequency   = %ld\r\n", HAL_RCC_GetHCLKFreq());
 8000c0c:	f003 fb10 	bl	8004230 <HAL_RCC_GetHCLKFreq>
 8000c10:	4603      	mov	r3, r0
 8000c12:	4619      	mov	r1, r3
 8000c14:	4812      	ldr	r0, [pc, #72]	@ (8000c60 <clock_information+0x6c>)
 8000c16:	f009 fd8f 	bl	800a738 <printf>
    printf("PCLK1_Frequency  = %ld\r\n", HAL_RCC_GetPCLK1Freq());
 8000c1a:	f003 fb31 	bl	8004280 <HAL_RCC_GetPCLK1Freq>
 8000c1e:	4603      	mov	r3, r0
 8000c20:	4619      	mov	r1, r3
 8000c22:	4810      	ldr	r0, [pc, #64]	@ (8000c64 <clock_information+0x70>)
 8000c24:	f009 fd88 	bl	800a738 <printf>
    printf("PCLK2_Frequency  = %ld\r\n", HAL_RCC_GetPCLK2Freq());
 8000c28:	f003 fb46 	bl	80042b8 <HAL_RCC_GetPCLK2Freq>
 8000c2c:	4603      	mov	r3, r0
 8000c2e:	4619      	mov	r1, r3
 8000c30:	480d      	ldr	r0, [pc, #52]	@ (8000c68 <clock_information+0x74>)
 8000c32:	f009 fd81 	bl	800a738 <printf>
    printf("PLL2S_XSPI1_2_Frequency  = %ld\r\n", HAL_RCC_GetPLL2SFreq());
 8000c36:	f003 fbcf 	bl	80043d8 <HAL_RCC_GetPLL2SFreq>
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	4619      	mov	r1, r3
 8000c3e:	480b      	ldr	r0, [pc, #44]	@ (8000c6c <clock_information+0x78>)
 8000c40:	f009 fd7a 	bl	800a738 <printf>
    printf("PLL2T_Frequency  = %ld\r\n", HAL_RCC_GetPLL2TFreq());
 8000c44:	f003 fbde 	bl	8004404 <HAL_RCC_GetPLL2TFreq>
 8000c48:	4603      	mov	r3, r0
 8000c4a:	4619      	mov	r1, r3
 8000c4c:	4808      	ldr	r0, [pc, #32]	@ (8000c70 <clock_information+0x7c>)
 8000c4e:	f009 fd73 	bl	800a738 <printf>
}
 8000c52:	bf00      	nop
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	bf00      	nop
 8000c58:	0800ec08 	.word	0x0800ec08
 8000c5c:	0800ec24 	.word	0x0800ec24
 8000c60:	0800ec40 	.word	0x0800ec40
 8000c64:	0800ec5c 	.word	0x0800ec5c
 8000c68:	0800ec78 	.word	0x0800ec78
 8000c6c:	0800ec94 	.word	0x0800ec94
 8000c70:	0800ecb8 	.word	0x0800ecb8

08000c74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c74:	b480      	push	{r7}
 8000c76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c78:	b672      	cpsid	i
}
 8000c7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c7c:	bf00      	nop
 8000c7e:	e7fd      	b.n	8000c7c <Error_Handler+0x8>

08000c80 <MX_SBS_Init>:

/* USER CODE END 0 */

/* SBS init function */
void MX_SBS_Init(void)
{
 8000c80:	b480      	push	{r7}
 8000c82:	af00      	add	r7, sp, #0
  /* USER CODE END SBS_Init 1 */
  /* USER CODE BEGIN SBS_Init 2 */

  /* USER CODE END SBS_Init 2 */

}
 8000c84:	bf00      	nop
 8000c86:	46bd      	mov	sp, r7
 8000c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8c:	4770      	bx	lr
	...

08000c90 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b0aa      	sub	sp, #168	@ 0xa8
 8000c94:	af00      	add	r7, sp, #0
RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c96:	f107 030c 	add.w	r3, r7, #12
 8000c9a:	229c      	movs	r2, #156	@ 0x9c
 8000c9c:	2100      	movs	r1, #0
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	f009 fdf1 	bl	800a886 <memset>

  /* Configure the system Power Supply */

  if (HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY) != HAL_OK)
 8000ca4:	2004      	movs	r0, #4
 8000ca6:	f002 fbcd 	bl	8003444 <HAL_PWREx_ConfigSupply>
 8000caa:	4603      	mov	r3, r0
 8000cac:	2b00      	cmp	r3, #0
 8000cae:	d001      	beq.n	8000cb4 <HAL_MspInit+0x24>
  {
    /* Initialization error */
    Error_Handler();
 8000cb0:	f7ff ffe0 	bl	8000c74 <Error_Handler>

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SBS_CLK_ENABLE();
 8000cb4:	4b32      	ldr	r3, [pc, #200]	@ (8000d80 <HAL_MspInit+0xf0>)
 8000cb6:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8000cba:	4a31      	ldr	r2, [pc, #196]	@ (8000d80 <HAL_MspInit+0xf0>)
 8000cbc:	f043 0302 	orr.w	r3, r3, #2
 8000cc0:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 8000cc4:	4b2e      	ldr	r3, [pc, #184]	@ (8000d80 <HAL_MspInit+0xf0>)
 8000cc6:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8000cca:	60bb      	str	r3, [r7, #8]
 8000ccc:	68bb      	ldr	r3, [r7, #8]

  /* System interrupt init*/

  /* Enable the XSPIM_P1 interface */
  HAL_PWREx_EnableXSPIM1();
 8000cce:	f002 fc57 	bl	8003580 <HAL_PWREx_EnableXSPIM1>

  /* Enable the XSPIM_P2 interface */
  HAL_PWREx_EnableXSPIM2();
 8000cd2:	f002 fc65 	bl	80035a0 <HAL_PWREx_EnableXSPIM2>

  /* Enable USB Voltage detector */
  if(HAL_PWREx_EnableUSBVoltageDetector() != HAL_OK)
 8000cd6:	f002 fc2f 	bl	8003538 <HAL_PWREx_EnableUSBVoltageDetector>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d001      	beq.n	8000ce4 <HAL_MspInit+0x54>
  {
   /* Initialization error */
   Error_Handler();
 8000ce0:	f7ff ffc8 	bl	8000c74 <Error_Handler>
  }

  /** Enable the VREF clock
  */
  __HAL_RCC_VREF_CLK_ENABLE();
 8000ce4:	4b26      	ldr	r3, [pc, #152]	@ (8000d80 <HAL_MspInit+0xf0>)
 8000ce6:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8000cea:	4a25      	ldr	r2, [pc, #148]	@ (8000d80 <HAL_MspInit+0xf0>)
 8000cec:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000cf0:	f8c2 3154 	str.w	r3, [r2, #340]	@ 0x154
 8000cf4:	4b22      	ldr	r3, [pc, #136]	@ (8000d80 <HAL_MspInit+0xf0>)
 8000cf6:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8000cfa:	607b      	str	r3, [r7, #4]
 8000cfc:	687b      	ldr	r3, [r7, #4]

  /** Disable the Internal Voltage Reference buffer
  */
  HAL_VREFBUF_Disable();
 8000cfe:	f000 fcd9 	bl	80016b4 <HAL_VREFBUF_Disable>

  /** Configure the internal voltage reference buffer high impedance mode
  */
  HAL_VREFBUF_HighImpedanceConfig(VREFBUF_HIGH_IMPEDANCE_ENABLE);
 8000d02:	2002      	movs	r0, #2
 8000d04:	f000 fcc2 	bl	800168c <HAL_VREFBUF_HighImpedanceConfig>

  /* The CSI is used by the compensation cells and must be enabled before enabling the
     compensation cells.
     For more details refer to RM0477 [SBS I/O compensation cell management] chapter.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_CSI;
 8000d08:	2310      	movs	r3, #16
 8000d0a:	60fb      	str	r3, [r7, #12]
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 8000d0c:	2380      	movs	r3, #128	@ 0x80
 8000d0e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000d10:	f107 030c 	add.w	r3, r7, #12
 8000d14:	4618      	mov	r0, r3
 8000d16:	f002 fc53 	bl	80035c0 <HAL_RCC_OscConfig>
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	2b00      	cmp	r3, #0
 8000d1e:	d001      	beq.n	8000d24 <HAL_MspInit+0x94>
  {
    Error_Handler();
 8000d20:	f7ff ffa8 	bl	8000c74 <Error_Handler>
  }

  /* Configure the compensation cell */
  HAL_SBS_ConfigCompensationCell(SBS_IO_XSPI1_CELL, SBS_IO_CELL_CODE, 0U, 0U);
 8000d24:	2300      	movs	r3, #0
 8000d26:	2200      	movs	r2, #0
 8000d28:	2100      	movs	r1, #0
 8000d2a:	2004      	movs	r0, #4
 8000d2c:	f000 fc46 	bl	80015bc <HAL_SBS_ConfigCompensationCell>
  HAL_SBS_ConfigCompensationCell(SBS_IO_XSPI2_CELL, SBS_IO_CELL_CODE, 0U, 0U);
 8000d30:	2300      	movs	r3, #0
 8000d32:	2200      	movs	r2, #0
 8000d34:	2100      	movs	r1, #0
 8000d36:	2010      	movs	r0, #16
 8000d38:	f000 fc40 	bl	80015bc <HAL_SBS_ConfigCompensationCell>

  /* Enable compensation cell */
  HAL_SBS_EnableCompensationCell(SBS_IO_XSPI1_CELL);
 8000d3c:	2004      	movs	r0, #4
 8000d3e:	f000 fc13 	bl	8001568 <HAL_SBS_EnableCompensationCell>
  HAL_SBS_EnableCompensationCell(SBS_IO_XSPI2_CELL);
 8000d42:	2010      	movs	r0, #16
 8000d44:	f000 fc10 	bl	8001568 <HAL_SBS_EnableCompensationCell>

  /* wait ready before enabled IO */
  while(HAL_SBS_GetCompensationCellReadyStatus(SBS_IO_XSPI1_CELL_READY) != 1U);
 8000d48:	bf00      	nop
 8000d4a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000d4e:	f000 fc1f 	bl	8001590 <HAL_SBS_GetCompensationCellReadyStatus>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b01      	cmp	r3, #1
 8000d56:	d1f8      	bne.n	8000d4a <HAL_MspInit+0xba>
  while(HAL_SBS_GetCompensationCellReadyStatus(SBS_IO_XSPI2_CELL_READY) != 1U);
 8000d58:	bf00      	nop
 8000d5a:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8000d5e:	f000 fc17 	bl	8001590 <HAL_SBS_GetCompensationCellReadyStatus>
 8000d62:	4603      	mov	r3, r0
 8000d64:	2b01      	cmp	r3, #1
 8000d66:	d1f8      	bne.n	8000d5a <HAL_MspInit+0xca>

  /* high speed low voltage config */
  HAL_SBS_EnableIOSpeedOptimize(SBS_IO_XSPI1_HSLV);
 8000d68:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8000d6c:	f000 fc7a 	bl	8001664 <HAL_SBS_EnableIOSpeedOptimize>
  HAL_SBS_EnableIOSpeedOptimize(SBS_IO_XSPI2_HSLV);
 8000d70:	f44f 2080 	mov.w	r0, #262144	@ 0x40000
 8000d74:	f000 fc76 	bl	8001664 <HAL_SBS_EnableIOSpeedOptimize>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d78:	bf00      	nop
 8000d7a:	37a8      	adds	r7, #168	@ 0xa8
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	58024400 	.word	0x58024400

08000d84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000d84:	b480      	push	{r7}
 8000d86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000d88:	bf00      	nop
 8000d8a:	e7fd      	b.n	8000d88 <NMI_Handler+0x4>

08000d8c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000d8c:	b480      	push	{r7}
 8000d8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000d90:	bf00      	nop
 8000d92:	e7fd      	b.n	8000d90 <HardFault_Handler+0x4>

08000d94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000d98:	bf00      	nop
 8000d9a:	e7fd      	b.n	8000d98 <MemManage_Handler+0x4>

08000d9c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000da0:	bf00      	nop
 8000da2:	e7fd      	b.n	8000da0 <BusFault_Handler+0x4>

08000da4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000da4:	b480      	push	{r7}
 8000da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000da8:	bf00      	nop
 8000daa:	e7fd      	b.n	8000da8 <UsageFault_Handler+0x4>

08000dac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000dac:	b480      	push	{r7}
 8000dae:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000db0:	bf00      	nop
 8000db2:	46bd      	mov	sp, r7
 8000db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db8:	4770      	bx	lr

08000dba <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000dba:	b480      	push	{r7}
 8000dbc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000dbe:	bf00      	nop
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc6:	4770      	bx	lr

08000dc8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000dc8:	b480      	push	{r7}
 8000dca:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000dcc:	bf00      	nop
 8000dce:	46bd      	mov	sp, r7
 8000dd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd4:	4770      	bx	lr

08000dd6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000dd6:	b580      	push	{r7, lr}
 8000dd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000dda:	f000 fb81 	bl	80014e0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000dde:	bf00      	nop
 8000de0:	bd80      	pop	{r7, pc}

08000de2 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000de2:	b480      	push	{r7}
 8000de4:	af00      	add	r7, sp, #0
  return 1;
 8000de6:	2301      	movs	r3, #1
}
 8000de8:	4618      	mov	r0, r3
 8000dea:	46bd      	mov	sp, r7
 8000dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df0:	4770      	bx	lr

08000df2 <_kill>:

int _kill(int pid, int sig)
{
 8000df2:	b580      	push	{r7, lr}
 8000df4:	b082      	sub	sp, #8
 8000df6:	af00      	add	r7, sp, #0
 8000df8:	6078      	str	r0, [r7, #4]
 8000dfa:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000dfc:	f009 fd92 	bl	800a924 <__errno>
 8000e00:	4603      	mov	r3, r0
 8000e02:	2216      	movs	r2, #22
 8000e04:	601a      	str	r2, [r3, #0]
  return -1;
 8000e06:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	3708      	adds	r7, #8
 8000e0e:	46bd      	mov	sp, r7
 8000e10:	bd80      	pop	{r7, pc}

08000e12 <_exit>:

void _exit (int status)
{
 8000e12:	b580      	push	{r7, lr}
 8000e14:	b082      	sub	sp, #8
 8000e16:	af00      	add	r7, sp, #0
 8000e18:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000e1a:	f04f 31ff 	mov.w	r1, #4294967295
 8000e1e:	6878      	ldr	r0, [r7, #4]
 8000e20:	f7ff ffe7 	bl	8000df2 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000e24:	bf00      	nop
 8000e26:	e7fd      	b.n	8000e24 <_exit+0x12>

08000e28 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000e28:	b580      	push	{r7, lr}
 8000e2a:	b086      	sub	sp, #24
 8000e2c:	af00      	add	r7, sp, #0
 8000e2e:	60f8      	str	r0, [r7, #12]
 8000e30:	60b9      	str	r1, [r7, #8]
 8000e32:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e34:	2300      	movs	r3, #0
 8000e36:	617b      	str	r3, [r7, #20]
 8000e38:	e00a      	b.n	8000e50 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000e3a:	f3af 8000 	nop.w
 8000e3e:	4601      	mov	r1, r0
 8000e40:	68bb      	ldr	r3, [r7, #8]
 8000e42:	1c5a      	adds	r2, r3, #1
 8000e44:	60ba      	str	r2, [r7, #8]
 8000e46:	b2ca      	uxtb	r2, r1
 8000e48:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e4a:	697b      	ldr	r3, [r7, #20]
 8000e4c:	3301      	adds	r3, #1
 8000e4e:	617b      	str	r3, [r7, #20]
 8000e50:	697a      	ldr	r2, [r7, #20]
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	429a      	cmp	r2, r3
 8000e56:	dbf0      	blt.n	8000e3a <_read+0x12>
  }

  return len;
 8000e58:	687b      	ldr	r3, [r7, #4]
}
 8000e5a:	4618      	mov	r0, r3
 8000e5c:	3718      	adds	r7, #24
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}

08000e62 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000e62:	b580      	push	{r7, lr}
 8000e64:	b086      	sub	sp, #24
 8000e66:	af00      	add	r7, sp, #0
 8000e68:	60f8      	str	r0, [r7, #12]
 8000e6a:	60b9      	str	r1, [r7, #8]
 8000e6c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e6e:	2300      	movs	r3, #0
 8000e70:	617b      	str	r3, [r7, #20]
 8000e72:	e009      	b.n	8000e88 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000e74:	68bb      	ldr	r3, [r7, #8]
 8000e76:	1c5a      	adds	r2, r3, #1
 8000e78:	60ba      	str	r2, [r7, #8]
 8000e7a:	781b      	ldrb	r3, [r3, #0]
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f008 ff23 	bl	8009cc8 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000e82:	697b      	ldr	r3, [r7, #20]
 8000e84:	3301      	adds	r3, #1
 8000e86:	617b      	str	r3, [r7, #20]
 8000e88:	697a      	ldr	r2, [r7, #20]
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	429a      	cmp	r2, r3
 8000e8e:	dbf1      	blt.n	8000e74 <_write+0x12>
  }
  return len;
 8000e90:	687b      	ldr	r3, [r7, #4]
}
 8000e92:	4618      	mov	r0, r3
 8000e94:	3718      	adds	r7, #24
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}

08000e9a <_close>:

int _close(int file)
{
 8000e9a:	b480      	push	{r7}
 8000e9c:	b083      	sub	sp, #12
 8000e9e:	af00      	add	r7, sp, #0
 8000ea0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ea2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	370c      	adds	r7, #12
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb0:	4770      	bx	lr

08000eb2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000eb2:	b480      	push	{r7}
 8000eb4:	b083      	sub	sp, #12
 8000eb6:	af00      	add	r7, sp, #0
 8000eb8:	6078      	str	r0, [r7, #4]
 8000eba:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ebc:	683b      	ldr	r3, [r7, #0]
 8000ebe:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ec2:	605a      	str	r2, [r3, #4]
  return 0;
 8000ec4:	2300      	movs	r3, #0
}
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	370c      	adds	r7, #12
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr

08000ed2 <_isatty>:

int _isatty(int file)
{
 8000ed2:	b480      	push	{r7}
 8000ed4:	b083      	sub	sp, #12
 8000ed6:	af00      	add	r7, sp, #0
 8000ed8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000eda:	2301      	movs	r3, #1
}
 8000edc:	4618      	mov	r0, r3
 8000ede:	370c      	adds	r7, #12
 8000ee0:	46bd      	mov	sp, r7
 8000ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee6:	4770      	bx	lr

08000ee8 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000ee8:	b480      	push	{r7}
 8000eea:	b085      	sub	sp, #20
 8000eec:	af00      	add	r7, sp, #0
 8000eee:	60f8      	str	r0, [r7, #12]
 8000ef0:	60b9      	str	r1, [r7, #8]
 8000ef2:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000ef4:	2300      	movs	r3, #0
}
 8000ef6:	4618      	mov	r0, r3
 8000ef8:	3714      	adds	r7, #20
 8000efa:	46bd      	mov	sp, r7
 8000efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f00:	4770      	bx	lr
	...

08000f04 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b086      	sub	sp, #24
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000f0c:	4a14      	ldr	r2, [pc, #80]	@ (8000f60 <_sbrk+0x5c>)
 8000f0e:	4b15      	ldr	r3, [pc, #84]	@ (8000f64 <_sbrk+0x60>)
 8000f10:	1ad3      	subs	r3, r2, r3
 8000f12:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000f14:	697b      	ldr	r3, [r7, #20]
 8000f16:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000f18:	4b13      	ldr	r3, [pc, #76]	@ (8000f68 <_sbrk+0x64>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d102      	bne.n	8000f26 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000f20:	4b11      	ldr	r3, [pc, #68]	@ (8000f68 <_sbrk+0x64>)
 8000f22:	4a12      	ldr	r2, [pc, #72]	@ (8000f6c <_sbrk+0x68>)
 8000f24:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000f26:	4b10      	ldr	r3, [pc, #64]	@ (8000f68 <_sbrk+0x64>)
 8000f28:	681a      	ldr	r2, [r3, #0]
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	4413      	add	r3, r2
 8000f2e:	693a      	ldr	r2, [r7, #16]
 8000f30:	429a      	cmp	r2, r3
 8000f32:	d207      	bcs.n	8000f44 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000f34:	f009 fcf6 	bl	800a924 <__errno>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	220c      	movs	r2, #12
 8000f3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000f3e:	f04f 33ff 	mov.w	r3, #4294967295
 8000f42:	e009      	b.n	8000f58 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000f44:	4b08      	ldr	r3, [pc, #32]	@ (8000f68 <_sbrk+0x64>)
 8000f46:	681b      	ldr	r3, [r3, #0]
 8000f48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000f4a:	4b07      	ldr	r3, [pc, #28]	@ (8000f68 <_sbrk+0x64>)
 8000f4c:	681a      	ldr	r2, [r3, #0]
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	4413      	add	r3, r2
 8000f52:	4a05      	ldr	r2, [pc, #20]	@ (8000f68 <_sbrk+0x64>)
 8000f54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000f56:	68fb      	ldr	r3, [r7, #12]
}
 8000f58:	4618      	mov	r0, r3
 8000f5a:	3718      	adds	r7, #24
 8000f5c:	46bd      	mov	sp, r7
 8000f5e:	bd80      	pop	{r7, pc}
 8000f60:	20010000 	.word	0x20010000
 8000f64:	00000400 	.word	0x00000400
 8000f68:	24000798 	.word	0x24000798
 8000f6c:	20000000 	.word	0x20000000

08000f70 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
  SCB->VTOR = INTVECT_START;
 8000f74:	4b07      	ldr	r3, [pc, #28]	@ (8000f94 <SystemInit+0x24>)
 8000f76:	4a08      	ldr	r2, [pc, #32]	@ (8000f98 <SystemInit+0x28>)
 8000f78:	609a      	str	r2, [r3, #8]

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8000f7a:	4b06      	ldr	r3, [pc, #24]	@ (8000f94 <SystemInit+0x24>)
 8000f7c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000f80:	4a04      	ldr	r2, [pc, #16]	@ (8000f94 <SystemInit+0x24>)
 8000f82:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000f86:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8000f8a:	bf00      	nop
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f92:	4770      	bx	lr
 8000f94:	e000ed00 	.word	0xe000ed00
 8000f98:	08000000 	.word	0x08000000

08000f9c <MX_UART4_Init>:

UART_HandleTypeDef huart4;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8000fa0:	4b22      	ldr	r3, [pc, #136]	@ (800102c <MX_UART4_Init+0x90>)
 8000fa2:	4a23      	ldr	r2, [pc, #140]	@ (8001030 <MX_UART4_Init+0x94>)
 8000fa4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8000fa6:	4b21      	ldr	r3, [pc, #132]	@ (800102c <MX_UART4_Init+0x90>)
 8000fa8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000fac:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000fae:	4b1f      	ldr	r3, [pc, #124]	@ (800102c <MX_UART4_Init+0x90>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8000fb4:	4b1d      	ldr	r3, [pc, #116]	@ (800102c <MX_UART4_Init+0x90>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000fba:	4b1c      	ldr	r3, [pc, #112]	@ (800102c <MX_UART4_Init+0x90>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8000fc0:	4b1a      	ldr	r3, [pc, #104]	@ (800102c <MX_UART4_Init+0x90>)
 8000fc2:	220c      	movs	r2, #12
 8000fc4:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000fc6:	4b19      	ldr	r3, [pc, #100]	@ (800102c <MX_UART4_Init+0x90>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000fcc:	4b17      	ldr	r3, [pc, #92]	@ (800102c <MX_UART4_Init+0x90>)
 8000fce:	2200      	movs	r2, #0
 8000fd0:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000fd2:	4b16      	ldr	r3, [pc, #88]	@ (800102c <MX_UART4_Init+0x90>)
 8000fd4:	2200      	movs	r2, #0
 8000fd6:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000fd8:	4b14      	ldr	r3, [pc, #80]	@ (800102c <MX_UART4_Init+0x90>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000fde:	4b13      	ldr	r3, [pc, #76]	@ (800102c <MX_UART4_Init+0x90>)
 8000fe0:	2200      	movs	r2, #0
 8000fe2:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8000fe4:	4811      	ldr	r0, [pc, #68]	@ (800102c <MX_UART4_Init+0x90>)
 8000fe6:	f005 fff5 	bl	8006fd4 <HAL_UART_Init>
 8000fea:	4603      	mov	r3, r0
 8000fec:	2b00      	cmp	r3, #0
 8000fee:	d001      	beq.n	8000ff4 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8000ff0:	f7ff fe40 	bl	8000c74 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ff4:	2100      	movs	r1, #0
 8000ff6:	480d      	ldr	r0, [pc, #52]	@ (800102c <MX_UART4_Init+0x90>)
 8000ff8:	f006 feb9 	bl	8007d6e <HAL_UARTEx_SetTxFifoThreshold>
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d001      	beq.n	8001006 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8001002:	f7ff fe37 	bl	8000c74 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001006:	2100      	movs	r1, #0
 8001008:	4808      	ldr	r0, [pc, #32]	@ (800102c <MX_UART4_Init+0x90>)
 800100a:	f006 feee 	bl	8007dea <HAL_UARTEx_SetRxFifoThreshold>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d001      	beq.n	8001018 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8001014:	f7ff fe2e 	bl	8000c74 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8001018:	4804      	ldr	r0, [pc, #16]	@ (800102c <MX_UART4_Init+0x90>)
 800101a:	f006 fe6f 	bl	8007cfc <HAL_UARTEx_DisableFifoMode>
 800101e:	4603      	mov	r3, r0
 8001020:	2b00      	cmp	r3, #0
 8001022:	d001      	beq.n	8001028 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8001024:	f7ff fe26 	bl	8000c74 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8001028:	bf00      	nop
 800102a:	bd80      	pop	{r7, pc}
 800102c:	2400079c 	.word	0x2400079c
 8001030:	40004c00 	.word	0x40004c00

08001034 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b0aa      	sub	sp, #168	@ 0xa8
 8001038:	af00      	add	r7, sp, #0
 800103a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800103c:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8001040:	2200      	movs	r2, #0
 8001042:	601a      	str	r2, [r3, #0]
 8001044:	605a      	str	r2, [r3, #4]
 8001046:	609a      	str	r2, [r3, #8]
 8001048:	60da      	str	r2, [r3, #12]
 800104a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800104c:	f107 0310 	add.w	r3, r7, #16
 8001050:	2284      	movs	r2, #132	@ 0x84
 8001052:	2100      	movs	r1, #0
 8001054:	4618      	mov	r0, r3
 8001056:	f009 fc16 	bl	800a886 <memset>
  if(uartHandle->Instance==UART4)
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	4a23      	ldr	r2, [pc, #140]	@ (80010ec <HAL_UART_MspInit+0xb8>)
 8001060:	4293      	cmp	r3, r2
 8001062:	d13e      	bne.n	80010e2 <HAL_UART_MspInit+0xae>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART234578;
 8001064:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8001068:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_PCLK1;
 800106a:	2300      	movs	r3, #0
 800106c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001070:	f107 0310 	add.w	r3, r7, #16
 8001074:	4618      	mov	r0, r3
 8001076:	f003 fd1d 	bl	8004ab4 <HAL_RCCEx_PeriphCLKConfig>
 800107a:	4603      	mov	r3, r0
 800107c:	2b00      	cmp	r3, #0
 800107e:	d001      	beq.n	8001084 <HAL_UART_MspInit+0x50>
    {
      Error_Handler();
 8001080:	f7ff fdf8 	bl	8000c74 <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8001084:	4b1a      	ldr	r3, [pc, #104]	@ (80010f0 <HAL_UART_MspInit+0xbc>)
 8001086:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 800108a:	4a19      	ldr	r2, [pc, #100]	@ (80010f0 <HAL_UART_MspInit+0xbc>)
 800108c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001090:	f8c2 3148 	str.w	r3, [r2, #328]	@ 0x148
 8001094:	4b16      	ldr	r3, [pc, #88]	@ (80010f0 <HAL_UART_MspInit+0xbc>)
 8001096:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 800109a:	60fb      	str	r3, [r7, #12]
 800109c:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800109e:	4b14      	ldr	r3, [pc, #80]	@ (80010f0 <HAL_UART_MspInit+0xbc>)
 80010a0:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80010a4:	4a12      	ldr	r2, [pc, #72]	@ (80010f0 <HAL_UART_MspInit+0xbc>)
 80010a6:	f043 0308 	orr.w	r3, r3, #8
 80010aa:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 80010ae:	4b10      	ldr	r3, [pc, #64]	@ (80010f0 <HAL_UART_MspInit+0xbc>)
 80010b0:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80010b4:	60bb      	str	r3, [r7, #8]
 80010b6:	68bb      	ldr	r3, [r7, #8]
    /**UART4 GPIO Configuration
    PD1     ------> UART4_TX
    PD0     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_0;
 80010b8:	2303      	movs	r3, #3
 80010ba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010be:	2302      	movs	r3, #2
 80010c0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010c4:	2300      	movs	r3, #0
 80010c6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010ca:	2300      	movs	r3, #0
 80010cc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80010d0:	2308      	movs	r3, #8
 80010d2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80010d6:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80010da:	4619      	mov	r1, r3
 80010dc:	4805      	ldr	r0, [pc, #20]	@ (80010f4 <HAL_UART_MspInit+0xc0>)
 80010de:	f001 ff8d 	bl	8002ffc <HAL_GPIO_Init>

  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }
}
 80010e2:	bf00      	nop
 80010e4:	37a8      	adds	r7, #168	@ 0xa8
 80010e6:	46bd      	mov	sp, r7
 80010e8:	bd80      	pop	{r7, pc}
 80010ea:	bf00      	nop
 80010ec:	40004c00 	.word	0x40004c00
 80010f0:	58024400 	.word	0x58024400
 80010f4:	58020c00 	.word	0x58020c00

080010f8 <HAL_XSPI_MspInit>:

static uint32_t HAL_RCC_XSPIM_CLK_ENABLED=0;
static uint32_t HAL_RCC_XSPI2_CLK_CHANGE=0;

void HAL_XSPI_MspInit(XSPI_HandleTypeDef* xspiHandle)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	b0b0      	sub	sp, #192	@ 0xc0
 80010fc:	af00      	add	r7, sp, #0
 80010fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001100:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8001104:	2200      	movs	r2, #0
 8001106:	601a      	str	r2, [r3, #0]
 8001108:	605a      	str	r2, [r3, #4]
 800110a:	609a      	str	r2, [r3, #8]
 800110c:	60da      	str	r2, [r3, #12]
 800110e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001110:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001114:	2284      	movs	r2, #132	@ 0x84
 8001116:	2100      	movs	r1, #0
 8001118:	4618      	mov	r0, r3
 800111a:	f009 fbb4 	bl	800a886 <memset>
  if(xspiHandle->Instance==XSPI1)
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	4a77      	ldr	r2, [pc, #476]	@ (8001300 <HAL_XSPI_MspInit+0x208>)
 8001124:	4293      	cmp	r3, r2
 8001126:	d176      	bne.n	8001216 <HAL_XSPI_MspInit+0x11e>

  /* USER CODE END XSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_XSPI1;
 8001128:	2302      	movs	r3, #2
 800112a:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.Xspi1ClockSelection = RCC_XSPI1CLKSOURCE_PLL2S;
 800112c:	2310      	movs	r3, #16
 800112e:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001130:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001134:	4618      	mov	r0, r3
 8001136:	f003 fcbd 	bl	8004ab4 <HAL_RCCEx_PeriphCLKConfig>
 800113a:	4603      	mov	r3, r0
 800113c:	2b00      	cmp	r3, #0
 800113e:	d001      	beq.n	8001144 <HAL_XSPI_MspInit+0x4c>
    {
      Error_Handler();
 8001140:	f7ff fd98 	bl	8000c74 <Error_Handler>
    }

    /* XSPI1 clock enable */
    HAL_RCC_XSPIM_CLK_ENABLED++;
 8001144:	4b6f      	ldr	r3, [pc, #444]	@ (8001304 <HAL_XSPI_MspInit+0x20c>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	3301      	adds	r3, #1
 800114a:	4a6e      	ldr	r2, [pc, #440]	@ (8001304 <HAL_XSPI_MspInit+0x20c>)
 800114c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_XSPIM_CLK_ENABLED==1){
 800114e:	4b6d      	ldr	r3, [pc, #436]	@ (8001304 <HAL_XSPI_MspInit+0x20c>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	2b01      	cmp	r3, #1
 8001154:	d10c      	bne.n	8001170 <HAL_XSPI_MspInit+0x78>
      __HAL_RCC_XSPIM_CLK_ENABLE();
 8001156:	4b6c      	ldr	r3, [pc, #432]	@ (8001308 <HAL_XSPI_MspInit+0x210>)
 8001158:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 800115c:	4a6a      	ldr	r2, [pc, #424]	@ (8001308 <HAL_XSPI_MspInit+0x210>)
 800115e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001162:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
 8001166:	4b68      	ldr	r3, [pc, #416]	@ (8001308 <HAL_XSPI_MspInit+0x210>)
 8001168:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 800116c:	627b      	str	r3, [r7, #36]	@ 0x24
 800116e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    __HAL_RCC_XSPI1_CLK_ENABLE();
 8001170:	4b65      	ldr	r3, [pc, #404]	@ (8001308 <HAL_XSPI_MspInit+0x210>)
 8001172:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8001176:	4a64      	ldr	r2, [pc, #400]	@ (8001308 <HAL_XSPI_MspInit+0x210>)
 8001178:	f043 0320 	orr.w	r3, r3, #32
 800117c:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
 8001180:	4b61      	ldr	r3, [pc, #388]	@ (8001308 <HAL_XSPI_MspInit+0x210>)
 8001182:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8001186:	623b      	str	r3, [r7, #32]
 8001188:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOO_CLK_ENABLE();
 800118a:	4b5f      	ldr	r3, [pc, #380]	@ (8001308 <HAL_XSPI_MspInit+0x210>)
 800118c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 8001190:	4a5d      	ldr	r2, [pc, #372]	@ (8001308 <HAL_XSPI_MspInit+0x210>)
 8001192:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001196:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 800119a:	4b5b      	ldr	r3, [pc, #364]	@ (8001308 <HAL_XSPI_MspInit+0x210>)
 800119c:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80011a0:	61fb      	str	r3, [r7, #28]
 80011a2:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOP_CLK_ENABLE();
 80011a4:	4b58      	ldr	r3, [pc, #352]	@ (8001308 <HAL_XSPI_MspInit+0x210>)
 80011a6:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80011aa:	4a57      	ldr	r2, [pc, #348]	@ (8001308 <HAL_XSPI_MspInit+0x210>)
 80011ac:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80011b0:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 80011b4:	4b54      	ldr	r3, [pc, #336]	@ (8001308 <HAL_XSPI_MspInit+0x210>)
 80011b6:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80011ba:	61bb      	str	r3, [r7, #24]
 80011bc:	69bb      	ldr	r3, [r7, #24]
    PO4     ------> XSPIM_P1_CLK
    PP6     ------> XSPIM_P1_IO6
    PO0     ------> XSPIM_P1_NCS1
    PP9     ------> XSPIM_P1_IO9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_0;
 80011be:	231d      	movs	r3, #29
 80011c0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011c4:	2302      	movs	r3, #2
 80011c6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ca:	2300      	movs	r3, #0
 80011cc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011d0:	2303      	movs	r3, #3
 80011d2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF9_XSPIM_P1;
 80011d6:	2309      	movs	r3, #9
 80011d8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOO, &GPIO_InitStruct);
 80011dc:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80011e0:	4619      	mov	r1, r3
 80011e2:	484a      	ldr	r0, [pc, #296]	@ (800130c <HAL_XSPI_MspInit+0x214>)
 80011e4:	f001 ff0a 	bl	8002ffc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_2
 80011e8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80011ec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
                          |GPIO_PIN_5|GPIO_PIN_1|GPIO_PIN_11|GPIO_PIN_15
                          |GPIO_PIN_3|GPIO_PIN_0|GPIO_PIN_7|GPIO_PIN_8
                          |GPIO_PIN_13|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011f0:	2302      	movs	r3, #2
 80011f2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f6:	2300      	movs	r3, #0
 80011f8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011fc:	2303      	movs	r3, #3
 80011fe:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF9_XSPIM_P1;
 8001202:	2309      	movs	r3, #9
 8001204:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOP, &GPIO_InitStruct);
 8001208:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800120c:	4619      	mov	r1, r3
 800120e:	4840      	ldr	r0, [pc, #256]	@ (8001310 <HAL_XSPI_MspInit+0x218>)
 8001210:	f001 fef4 	bl	8002ffc <HAL_GPIO_Init>

  /* USER CODE BEGIN XSPI2_MspInit 1 */

  /* USER CODE END XSPI2_MspInit 1 */
  }
}
 8001214:	e070      	b.n	80012f8 <HAL_XSPI_MspInit+0x200>
  else if(xspiHandle->Instance==XSPI2)
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	4a3e      	ldr	r2, [pc, #248]	@ (8001314 <HAL_XSPI_MspInit+0x21c>)
 800121c:	4293      	cmp	r3, r2
 800121e:	d16b      	bne.n	80012f8 <HAL_XSPI_MspInit+0x200>
    if (HAL_RCC_XSPI2_CLK_CHANGE == 0)
 8001220:	4b3d      	ldr	r3, [pc, #244]	@ (8001318 <HAL_XSPI_MspInit+0x220>)
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d113      	bne.n	8001250 <HAL_XSPI_MspInit+0x158>
      PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_XSPI2;
 8001228:	2304      	movs	r3, #4
 800122a:	62bb      	str	r3, [r7, #40]	@ 0x28
      PeriphClkInit.Xspi2ClockSelection = RCC_XSPI2CLKSOURCE_PLL2T;
 800122c:	2380      	movs	r3, #128	@ 0x80
 800122e:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001230:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001234:	4618      	mov	r0, r3
 8001236:	f003 fc3d 	bl	8004ab4 <HAL_RCCEx_PeriphCLKConfig>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d001      	beq.n	8001244 <HAL_XSPI_MspInit+0x14c>
        Error_Handler();
 8001240:	f7ff fd18 	bl	8000c74 <Error_Handler>
      HAL_RCC_XSPI2_CLK_CHANGE++;
 8001244:	4b34      	ldr	r3, [pc, #208]	@ (8001318 <HAL_XSPI_MspInit+0x220>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	3301      	adds	r3, #1
 800124a:	4a33      	ldr	r2, [pc, #204]	@ (8001318 <HAL_XSPI_MspInit+0x220>)
 800124c:	6013      	str	r3, [r2, #0]
 800124e:	e00d      	b.n	800126c <HAL_XSPI_MspInit+0x174>
      PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_XSPI2;
 8001250:	2304      	movs	r3, #4
 8001252:	62bb      	str	r3, [r7, #40]	@ 0x28
      PeriphClkInit.Xspi2ClockSelection = RCC_XSPI2CLKSOURCE_PLL2S;
 8001254:	2340      	movs	r3, #64	@ 0x40
 8001256:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001258:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800125c:	4618      	mov	r0, r3
 800125e:	f003 fc29 	bl	8004ab4 <HAL_RCCEx_PeriphCLKConfig>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d001      	beq.n	800126c <HAL_XSPI_MspInit+0x174>
        Error_Handler();
 8001268:	f7ff fd04 	bl	8000c74 <Error_Handler>
    HAL_RCC_XSPIM_CLK_ENABLED++;
 800126c:	4b25      	ldr	r3, [pc, #148]	@ (8001304 <HAL_XSPI_MspInit+0x20c>)
 800126e:	681b      	ldr	r3, [r3, #0]
 8001270:	3301      	adds	r3, #1
 8001272:	4a24      	ldr	r2, [pc, #144]	@ (8001304 <HAL_XSPI_MspInit+0x20c>)
 8001274:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_XSPIM_CLK_ENABLED==1){
 8001276:	4b23      	ldr	r3, [pc, #140]	@ (8001304 <HAL_XSPI_MspInit+0x20c>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	2b01      	cmp	r3, #1
 800127c:	d10c      	bne.n	8001298 <HAL_XSPI_MspInit+0x1a0>
      __HAL_RCC_XSPIM_CLK_ENABLE();
 800127e:	4b22      	ldr	r3, [pc, #136]	@ (8001308 <HAL_XSPI_MspInit+0x210>)
 8001280:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8001284:	4a20      	ldr	r2, [pc, #128]	@ (8001308 <HAL_XSPI_MspInit+0x210>)
 8001286:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800128a:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
 800128e:	4b1e      	ldr	r3, [pc, #120]	@ (8001308 <HAL_XSPI_MspInit+0x210>)
 8001290:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8001294:	617b      	str	r3, [r7, #20]
 8001296:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_XSPI2_CLK_ENABLE();
 8001298:	4b1b      	ldr	r3, [pc, #108]	@ (8001308 <HAL_XSPI_MspInit+0x210>)
 800129a:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 800129e:	4a1a      	ldr	r2, [pc, #104]	@ (8001308 <HAL_XSPI_MspInit+0x210>)
 80012a0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80012a4:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
 80012a8:	4b17      	ldr	r3, [pc, #92]	@ (8001308 <HAL_XSPI_MspInit+0x210>)
 80012aa:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 80012ae:	613b      	str	r3, [r7, #16]
 80012b0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPION_CLK_ENABLE();
 80012b2:	4b15      	ldr	r3, [pc, #84]	@ (8001308 <HAL_XSPI_MspInit+0x210>)
 80012b4:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80012b8:	4a13      	ldr	r2, [pc, #76]	@ (8001308 <HAL_XSPI_MspInit+0x210>)
 80012ba:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80012be:	f8c2 3140 	str.w	r3, [r2, #320]	@ 0x140
 80012c2:	4b11      	ldr	r3, [pc, #68]	@ (8001308 <HAL_XSPI_MspInit+0x210>)
 80012c4:	f8d3 3140 	ldr.w	r3, [r3, #320]	@ 0x140
 80012c8:	60fb      	str	r3, [r7, #12]
 80012ca:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_0|GPIO_PIN_11
 80012cc:	f640 737f 	movw	r3, #3967	@ 0xf7f
 80012d0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012d4:	2302      	movs	r3, #2
 80012d6:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012da:	2300      	movs	r3, #0
 80012dc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012e0:	2303      	movs	r3, #3
 80012e2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF9_XSPIM_P2;
 80012e6:	2309      	movs	r3, #9
 80012e8:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPION, &GPIO_InitStruct);
 80012ec:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80012f0:	4619      	mov	r1, r3
 80012f2:	480a      	ldr	r0, [pc, #40]	@ (800131c <HAL_XSPI_MspInit+0x224>)
 80012f4:	f001 fe82 	bl	8002ffc <HAL_GPIO_Init>
}
 80012f8:	bf00      	nop
 80012fa:	37c0      	adds	r7, #192	@ 0xc0
 80012fc:	46bd      	mov	sp, r7
 80012fe:	bd80      	pop	{r7, pc}
 8001300:	52005000 	.word	0x52005000
 8001304:	240008f0 	.word	0x240008f0
 8001308:	58024400 	.word	0x58024400
 800130c:	58023800 	.word	0x58023800
 8001310:	58023c00 	.word	0x58023c00
 8001314:	5200a000 	.word	0x5200a000
 8001318:	240008f4 	.word	0x240008f4
 800131c:	58023400 	.word	0x58023400

08001320 <HAL_XSPI_MspDeInit>:

void HAL_XSPI_MspDeInit(XSPI_HandleTypeDef* xspiHandle)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b082      	sub	sp, #8
 8001324:	af00      	add	r7, sp, #0
 8001326:	6078      	str	r0, [r7, #4]

  if(xspiHandle->Instance==XSPI1)
 8001328:	687b      	ldr	r3, [r7, #4]
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	4a26      	ldr	r2, [pc, #152]	@ (80013c8 <HAL_XSPI_MspDeInit+0xa8>)
 800132e:	4293      	cmp	r3, r2
 8001330:	d122      	bne.n	8001378 <HAL_XSPI_MspDeInit+0x58>
  {
  /* USER CODE BEGIN XSPI1_MspDeInit 0 */

  /* USER CODE END XSPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    HAL_RCC_XSPIM_CLK_ENABLED--;
 8001332:	4b26      	ldr	r3, [pc, #152]	@ (80013cc <HAL_XSPI_MspDeInit+0xac>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	3b01      	subs	r3, #1
 8001338:	4a24      	ldr	r2, [pc, #144]	@ (80013cc <HAL_XSPI_MspDeInit+0xac>)
 800133a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_XSPIM_CLK_ENABLED==0){
 800133c:	4b23      	ldr	r3, [pc, #140]	@ (80013cc <HAL_XSPI_MspDeInit+0xac>)
 800133e:	681b      	ldr	r3, [r3, #0]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d107      	bne.n	8001354 <HAL_XSPI_MspDeInit+0x34>
      __HAL_RCC_XSPIM_CLK_DISABLE();
 8001344:	4b22      	ldr	r3, [pc, #136]	@ (80013d0 <HAL_XSPI_MspDeInit+0xb0>)
 8001346:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 800134a:	4a21      	ldr	r2, [pc, #132]	@ (80013d0 <HAL_XSPI_MspDeInit+0xb0>)
 800134c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001350:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
    }
    __HAL_RCC_XSPI1_CLK_DISABLE();
 8001354:	4b1e      	ldr	r3, [pc, #120]	@ (80013d0 <HAL_XSPI_MspDeInit+0xb0>)
 8001356:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 800135a:	4a1d      	ldr	r2, [pc, #116]	@ (80013d0 <HAL_XSPI_MspDeInit+0xb0>)
 800135c:	f023 0320 	bic.w	r3, r3, #32
 8001360:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
    PO4     ------> XSPIM_P1_CLK
    PP6     ------> XSPIM_P1_IO6
    PO0     ------> XSPIM_P1_NCS1
    PP9     ------> XSPIM_P1_IO9
    */
    HAL_GPIO_DeInit(GPIOO, GPIO_PIN_3|GPIO_PIN_2|GPIO_PIN_4|GPIO_PIN_0);
 8001364:	211d      	movs	r1, #29
 8001366:	481b      	ldr	r0, [pc, #108]	@ (80013d4 <HAL_XSPI_MspDeInit+0xb4>)
 8001368:	f001 ffa8 	bl	80032bc <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOP, GPIO_PIN_10|GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_2
 800136c:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 8001370:	4819      	ldr	r0, [pc, #100]	@ (80013d8 <HAL_XSPI_MspDeInit+0xb8>)
 8001372:	f001 ffa3 	bl	80032bc <HAL_GPIO_DeInit>

  /* USER CODE BEGIN XSPI2_MspDeInit 1 */

  /* USER CODE END XSPI2_MspDeInit 1 */
  }
}
 8001376:	e022      	b.n	80013be <HAL_XSPI_MspDeInit+0x9e>
  else if(xspiHandle->Instance==XSPI2)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	4a17      	ldr	r2, [pc, #92]	@ (80013dc <HAL_XSPI_MspDeInit+0xbc>)
 800137e:	4293      	cmp	r3, r2
 8001380:	d11d      	bne.n	80013be <HAL_XSPI_MspDeInit+0x9e>
    HAL_RCC_XSPIM_CLK_ENABLED--;
 8001382:	4b12      	ldr	r3, [pc, #72]	@ (80013cc <HAL_XSPI_MspDeInit+0xac>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	3b01      	subs	r3, #1
 8001388:	4a10      	ldr	r2, [pc, #64]	@ (80013cc <HAL_XSPI_MspDeInit+0xac>)
 800138a:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_XSPIM_CLK_ENABLED==0){
 800138c:	4b0f      	ldr	r3, [pc, #60]	@ (80013cc <HAL_XSPI_MspDeInit+0xac>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	2b00      	cmp	r3, #0
 8001392:	d107      	bne.n	80013a4 <HAL_XSPI_MspDeInit+0x84>
      __HAL_RCC_XSPIM_CLK_DISABLE();
 8001394:	4b0e      	ldr	r3, [pc, #56]	@ (80013d0 <HAL_XSPI_MspDeInit+0xb0>)
 8001396:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 800139a:	4a0d      	ldr	r2, [pc, #52]	@ (80013d0 <HAL_XSPI_MspDeInit+0xb0>)
 800139c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80013a0:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
    __HAL_RCC_XSPI2_CLK_DISABLE();
 80013a4:	4b0a      	ldr	r3, [pc, #40]	@ (80013d0 <HAL_XSPI_MspDeInit+0xb0>)
 80013a6:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 80013aa:	4a09      	ldr	r2, [pc, #36]	@ (80013d0 <HAL_XSPI_MspDeInit+0xb0>)
 80013ac:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80013b0:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
    HAL_GPIO_DeInit(GPION, GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_0|GPIO_PIN_11
 80013b4:	f640 717f 	movw	r1, #3967	@ 0xf7f
 80013b8:	4809      	ldr	r0, [pc, #36]	@ (80013e0 <HAL_XSPI_MspDeInit+0xc0>)
 80013ba:	f001 ff7f 	bl	80032bc <HAL_GPIO_DeInit>
}
 80013be:	bf00      	nop
 80013c0:	3708      	adds	r7, #8
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bd80      	pop	{r7, pc}
 80013c6:	bf00      	nop
 80013c8:	52005000 	.word	0x52005000
 80013cc:	240008f0 	.word	0x240008f0
 80013d0:	58024400 	.word	0x58024400
 80013d4:	58023800 	.word	0x58023800
 80013d8:	58023c00 	.word	0x58023c00
 80013dc:	5200a000 	.word	0x5200a000
 80013e0:	58023400 	.word	0x58023400

080013e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80013e4:	480d      	ldr	r0, [pc, #52]	@ (800141c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80013e6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80013e8:	f7ff fdc2 	bl	8000f70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80013ec:	480c      	ldr	r0, [pc, #48]	@ (8001420 <LoopForever+0x6>)
  ldr r1, =_edata
 80013ee:	490d      	ldr	r1, [pc, #52]	@ (8001424 <LoopForever+0xa>)
  ldr r2, =_sidata
 80013f0:	4a0d      	ldr	r2, [pc, #52]	@ (8001428 <LoopForever+0xe>)
  movs r3, #0
 80013f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80013f4:	e002      	b.n	80013fc <LoopCopyDataInit>

080013f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80013f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80013f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80013fa:	3304      	adds	r3, #4

080013fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80013fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80013fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001400:	d3f9      	bcc.n	80013f6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001402:	4a0a      	ldr	r2, [pc, #40]	@ (800142c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001404:	4c0a      	ldr	r4, [pc, #40]	@ (8001430 <LoopForever+0x16>)
  movs r3, #0
 8001406:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001408:	e001      	b.n	800140e <LoopFillZerobss>

0800140a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800140a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800140c:	3204      	adds	r2, #4

0800140e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800140e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001410:	d3fb      	bcc.n	800140a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001412:	f009 fa8d 	bl	800a930 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001416:	f7ff facf 	bl	80009b8 <main>

0800141a <LoopForever>:

LoopForever:
  b LoopForever
 800141a:	e7fe      	b.n	800141a <LoopForever>
  ldr   r0, =_estack
 800141c:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8001420:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001424:	240006f0 	.word	0x240006f0
  ldr r2, =_sidata
 8001428:	0800f4dc 	.word	0x0800f4dc
  ldr r2, =_sbss
 800142c:	240006f0 	.word	0x240006f0
  ldr r4, =_ebss
 8001430:	24000c58 	.word	0x24000c58

08001434 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001434:	e7fe      	b.n	8001434 <ADC1_2_IRQHandler>

08001436 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001436:	b580      	push	{r7, lr}
 8001438:	b082      	sub	sp, #8
 800143a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 800143c:	2300      	movs	r3, #0
 800143e:	71fb      	strb	r3, [r7, #7]

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001440:	2003      	movs	r0, #3
 8001442:	f001 f9fd 	bl	8002840 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001446:	200f      	movs	r0, #15
 8001448:	f000 f80e 	bl	8001468 <HAL_InitTick>
 800144c:	4603      	mov	r3, r0
 800144e:	2b00      	cmp	r3, #0
 8001450:	d002      	beq.n	8001458 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001452:	2301      	movs	r3, #1
 8001454:	71fb      	strb	r3, [r7, #7]
 8001456:	e001      	b.n	800145c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001458:	f7ff fc1a 	bl	8000c90 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800145c:	79fb      	ldrb	r3, [r7, #7]
}
 800145e:	4618      	mov	r0, r3
 8001460:	3708      	adds	r7, #8
 8001462:	46bd      	mov	sp, r7
 8001464:	bd80      	pop	{r7, pc}
	...

08001468 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001468:	b580      	push	{r7, lr}
 800146a:	b084      	sub	sp, #16
 800146c:	af00      	add	r7, sp, #0
 800146e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001470:	2300      	movs	r3, #0
 8001472:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001474:	4b17      	ldr	r3, [pc, #92]	@ (80014d4 <HAL_InitTick+0x6c>)
 8001476:	781b      	ldrb	r3, [r3, #0]
 8001478:	2b00      	cmp	r3, #0
 800147a:	d023      	beq.n	80014c4 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 800147c:	4b16      	ldr	r3, [pc, #88]	@ (80014d8 <HAL_InitTick+0x70>)
 800147e:	681a      	ldr	r2, [r3, #0]
 8001480:	4b14      	ldr	r3, [pc, #80]	@ (80014d4 <HAL_InitTick+0x6c>)
 8001482:	781b      	ldrb	r3, [r3, #0]
 8001484:	4619      	mov	r1, r3
 8001486:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800148a:	fbb3 f3f1 	udiv	r3, r3, r1
 800148e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001492:	4618      	mov	r0, r3
 8001494:	f001 f9f9 	bl	800288a <HAL_SYSTICK_Config>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d10f      	bne.n	80014be <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800149e:	687b      	ldr	r3, [r7, #4]
 80014a0:	2b0f      	cmp	r3, #15
 80014a2:	d809      	bhi.n	80014b8 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80014a4:	2200      	movs	r2, #0
 80014a6:	6879      	ldr	r1, [r7, #4]
 80014a8:	f04f 30ff 	mov.w	r0, #4294967295
 80014ac:	f001 f9d3 	bl	8002856 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80014b0:	4a0a      	ldr	r2, [pc, #40]	@ (80014dc <HAL_InitTick+0x74>)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	6013      	str	r3, [r2, #0]
 80014b6:	e007      	b.n	80014c8 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80014b8:	2301      	movs	r3, #1
 80014ba:	73fb      	strb	r3, [r7, #15]
 80014bc:	e004      	b.n	80014c8 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80014be:	2301      	movs	r3, #1
 80014c0:	73fb      	strb	r3, [r7, #15]
 80014c2:	e001      	b.n	80014c8 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80014c4:	2301      	movs	r3, #1
 80014c6:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80014c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	3710      	adds	r7, #16
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	24000008 	.word	0x24000008
 80014d8:	24000000 	.word	0x24000000
 80014dc:	24000004 	.word	0x24000004

080014e0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80014e0:	b480      	push	{r7}
 80014e2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80014e4:	4b06      	ldr	r3, [pc, #24]	@ (8001500 <HAL_IncTick+0x20>)
 80014e6:	781b      	ldrb	r3, [r3, #0]
 80014e8:	461a      	mov	r2, r3
 80014ea:	4b06      	ldr	r3, [pc, #24]	@ (8001504 <HAL_IncTick+0x24>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4413      	add	r3, r2
 80014f0:	4a04      	ldr	r2, [pc, #16]	@ (8001504 <HAL_IncTick+0x24>)
 80014f2:	6013      	str	r3, [r2, #0]
}
 80014f4:	bf00      	nop
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr
 80014fe:	bf00      	nop
 8001500:	24000008 	.word	0x24000008
 8001504:	240008f8 	.word	0x240008f8

08001508 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001508:	b480      	push	{r7}
 800150a:	af00      	add	r7, sp, #0
  return uwTick;
 800150c:	4b03      	ldr	r3, [pc, #12]	@ (800151c <HAL_GetTick+0x14>)
 800150e:	681b      	ldr	r3, [r3, #0]
}
 8001510:	4618      	mov	r0, r3
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	240008f8 	.word	0x240008f8

08001520 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b084      	sub	sp, #16
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001528:	f7ff ffee 	bl	8001508 <HAL_GetTick>
 800152c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800152e:	687b      	ldr	r3, [r7, #4]
 8001530:	60fb      	str	r3, [r7, #12]

  /* Add a period to ensure minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001538:	d005      	beq.n	8001546 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 800153a:	4b0a      	ldr	r3, [pc, #40]	@ (8001564 <HAL_Delay+0x44>)
 800153c:	781b      	ldrb	r3, [r3, #0]
 800153e:	461a      	mov	r2, r3
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	4413      	add	r3, r2
 8001544:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001546:	bf00      	nop
 8001548:	f7ff ffde 	bl	8001508 <HAL_GetTick>
 800154c:	4602      	mov	r2, r0
 800154e:	68bb      	ldr	r3, [r7, #8]
 8001550:	1ad3      	subs	r3, r2, r3
 8001552:	68fa      	ldr	r2, [r7, #12]
 8001554:	429a      	cmp	r2, r3
 8001556:	d8f7      	bhi.n	8001548 <HAL_Delay+0x28>
  {
  }
}
 8001558:	bf00      	nop
 800155a:	bf00      	nop
 800155c:	3710      	adds	r7, #16
 800155e:	46bd      	mov	sp, r7
 8001560:	bd80      	pop	{r7, pc}
 8001562:	bf00      	nop
 8001564:	24000008 	.word	0x24000008

08001568 <HAL_SBS_EnableCompensationCell>:
  *            @arg SBS_IO_XSPI1_CELL Compensation cell for the I/O of the XSPI1
  *            @arg SBS_IO_XSPI2_CELL Compensation cell for the I/O of the XSPI2
  * @retval None
  */
void HAL_SBS_EnableCompensationCell(uint32_t Selection)
{
 8001568:	b480      	push	{r7}
 800156a:	b083      	sub	sp, #12
 800156c:	af00      	add	r7, sp, #0
 800156e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SBS_COMPENSATION_CELL(Selection));

  SET_BIT(SBS->CCCSR, Selection);
 8001570:	4b06      	ldr	r3, [pc, #24]	@ (800158c <HAL_SBS_EnableCompensationCell+0x24>)
 8001572:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8001576:	4905      	ldr	r1, [pc, #20]	@ (800158c <HAL_SBS_EnableCompensationCell+0x24>)
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	4313      	orrs	r3, r2
 800157c:	f8c1 3110 	str.w	r3, [r1, #272]	@ 0x110
}
 8001580:	bf00      	nop
 8001582:	370c      	adds	r7, #12
 8001584:	46bd      	mov	sp, r7
 8001586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158a:	4770      	bx	lr
 800158c:	58000400 	.word	0x58000400

08001590 <HAL_SBS_GetCompensationCellReadyStatus>:
  *            @arg SBS_IO_XSPI1_CELL_READY Compensation cell for the I/O of the XSPI1
  *            @arg SBS_IO_XSPI2_CELL_READY Compensation cell for the I/O of the XSPI2
  * @retval Ready status (1 or 0)
  */
uint32_t HAL_SBS_GetCompensationCellReadyStatus(uint32_t Selection)
{
 8001590:	b480      	push	{r7}
 8001592:	b083      	sub	sp, #12
 8001594:	af00      	add	r7, sp, #0
 8001596:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SBS_COMPENSATION_CELL_READY(Selection));

  return (((SBS->CCCSR & Selection) == 0U) ? 0UL : 1UL);
 8001598:	4b07      	ldr	r3, [pc, #28]	@ (80015b8 <HAL_SBS_GetCompensationCellReadyStatus+0x28>)
 800159a:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	4013      	ands	r3, r2
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	bf14      	ite	ne
 80015a6:	2301      	movne	r3, #1
 80015a8:	2300      	moveq	r3, #0
 80015aa:	b2db      	uxtb	r3, r3
}
 80015ac:	4618      	mov	r0, r3
 80015ae:	370c      	adds	r7, #12
 80015b0:	46bd      	mov	sp, r7
 80015b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b6:	4770      	bx	lr
 80015b8:	58000400 	.word	0x58000400

080015bc <HAL_SBS_ConfigCompensationCell>:
  * @param  PmosValue In case SBS_IO_REGISTER_CODE is selected, it  provides the Pmos value
  *                   to apply in range 0 to 15 else this parameter is not used
  * @retval None
  */
void HAL_SBS_ConfigCompensationCell(uint32_t Selection, uint32_t Code, uint32_t NmosValue, uint32_t PmosValue)
{
 80015bc:	b480      	push	{r7}
 80015be:	b089      	sub	sp, #36	@ 0x24
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	60f8      	str	r0, [r7, #12]
 80015c4:	60b9      	str	r1, [r7, #8]
 80015c6:	607a      	str	r2, [r7, #4]
 80015c8:	603b      	str	r3, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SBS_COMPENSATION_CELL(Selection));
  assert_param(IS_SBS_IO_COMPENSATION_CODE(Code));

  if (Code == SBS_IO_REGISTER_CODE)
 80015ca:	68bb      	ldr	r3, [r7, #8]
 80015cc:	2b01      	cmp	r3, #1
 80015ce:	d121      	bne.n	8001614 <HAL_SBS_ConfigCompensationCell+0x58>
  {
    /* Check the parameters */
    assert_param(IS_SBS_IO_COMPENSATION_CELL_NMOS_VALUE(NmosValue));
    assert_param(IS_SBS_IO_COMPENSATION_CELL_PMOS_VALUE(PmosValue));

    offset = ((Selection == SBS_IO_ANALOG_CELL) ? 0U : ((Selection == SBS_IO_XSPI1_CELL) ? 8U : 16U));
 80015d0:	68fb      	ldr	r3, [r7, #12]
 80015d2:	2b01      	cmp	r3, #1
 80015d4:	d006      	beq.n	80015e4 <HAL_SBS_ConfigCompensationCell+0x28>
 80015d6:	68fb      	ldr	r3, [r7, #12]
 80015d8:	2b04      	cmp	r3, #4
 80015da:	d101      	bne.n	80015e0 <HAL_SBS_ConfigCompensationCell+0x24>
 80015dc:	2308      	movs	r3, #8
 80015de:	e002      	b.n	80015e6 <HAL_SBS_ConfigCompensationCell+0x2a>
 80015e0:	2310      	movs	r3, #16
 80015e2:	e000      	b.n	80015e6 <HAL_SBS_ConfigCompensationCell+0x2a>
 80015e4:	2300      	movs	r3, #0
 80015e6:	61fb      	str	r3, [r7, #28]

    MODIFY_REG(SBS->CCSWVALR, (0xFFU << offset), ((NmosValue << offset) | (PmosValue << (offset + 4U))));
 80015e8:	4b1d      	ldr	r3, [pc, #116]	@ (8001660 <HAL_SBS_ConfigCompensationCell+0xa4>)
 80015ea:	f8d3 2118 	ldr.w	r2, [r3, #280]	@ 0x118
 80015ee:	21ff      	movs	r1, #255	@ 0xff
 80015f0:	69fb      	ldr	r3, [r7, #28]
 80015f2:	fa01 f303 	lsl.w	r3, r1, r3
 80015f6:	43db      	mvns	r3, r3
 80015f8:	401a      	ands	r2, r3
 80015fa:	6879      	ldr	r1, [r7, #4]
 80015fc:	69fb      	ldr	r3, [r7, #28]
 80015fe:	4099      	lsls	r1, r3
 8001600:	69fb      	ldr	r3, [r7, #28]
 8001602:	3304      	adds	r3, #4
 8001604:	6838      	ldr	r0, [r7, #0]
 8001606:	fa00 f303 	lsl.w	r3, r0, r3
 800160a:	430b      	orrs	r3, r1
 800160c:	4914      	ldr	r1, [pc, #80]	@ (8001660 <HAL_SBS_ConfigCompensationCell+0xa4>)
 800160e:	4313      	orrs	r3, r2
 8001610:	f8c1 3118 	str.w	r3, [r1, #280]	@ 0x118
  }

  MODIFY_REG(SBS->CCCSR, (Selection << 1U), (Code << (POSITION_VAL(Selection) + 1U)));
 8001614:	4b12      	ldr	r3, [pc, #72]	@ (8001660 <HAL_SBS_ConfigCompensationCell+0xa4>)
 8001616:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 800161a:	68fb      	ldr	r3, [r7, #12]
 800161c:	005b      	lsls	r3, r3, #1
 800161e:	43db      	mvns	r3, r3
 8001620:	401a      	ands	r2, r3
 8001622:	68fb      	ldr	r3, [r7, #12]
 8001624:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001626:	697b      	ldr	r3, [r7, #20]
 8001628:	fa93 f3a3 	rbit	r3, r3
 800162c:	613b      	str	r3, [r7, #16]
  return result;
 800162e:	693b      	ldr	r3, [r7, #16]
 8001630:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8001632:	69bb      	ldr	r3, [r7, #24]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d101      	bne.n	800163c <HAL_SBS_ConfigCompensationCell+0x80>
    return 32U;
 8001638:	2320      	movs	r3, #32
 800163a:	e003      	b.n	8001644 <HAL_SBS_ConfigCompensationCell+0x88>
  return __builtin_clz(value);
 800163c:	69bb      	ldr	r3, [r7, #24]
 800163e:	fab3 f383 	clz	r3, r3
 8001642:	b2db      	uxtb	r3, r3
 8001644:	3301      	adds	r3, #1
 8001646:	68b9      	ldr	r1, [r7, #8]
 8001648:	fa01 f303 	lsl.w	r3, r1, r3
 800164c:	4904      	ldr	r1, [pc, #16]	@ (8001660 <HAL_SBS_ConfigCompensationCell+0xa4>)
 800164e:	4313      	orrs	r3, r2
 8001650:	f8c1 3110 	str.w	r3, [r1, #272]	@ 0x110
}
 8001654:	bf00      	nop
 8001656:	3724      	adds	r7, #36	@ 0x24
 8001658:	46bd      	mov	sp, r7
 800165a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800165e:	4770      	bx	lr
 8001660:	58000400 	.word	0x58000400

08001664 <HAL_SBS_EnableIOSpeedOptimize>:
  *            @arg SBS_IO_XSPI1_HSLV High speed at low voltage for the I/O of the XSPI1
  *            @arg SBS_IO_XSPI2_HSLV High speed at low voltage for the I/O of the XSPI2
  * @retval None
  */
void HAL_SBS_EnableIOSpeedOptimize(uint32_t Selection)
{
 8001664:	b480      	push	{r7}
 8001666:	b083      	sub	sp, #12
 8001668:	af00      	add	r7, sp, #0
 800166a:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SBS_IOHSLV(Selection));

  SET_BIT(SBS->CCCSR, Selection);
 800166c:	4b06      	ldr	r3, [pc, #24]	@ (8001688 <HAL_SBS_EnableIOSpeedOptimize+0x24>)
 800166e:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 8001672:	4905      	ldr	r1, [pc, #20]	@ (8001688 <HAL_SBS_EnableIOSpeedOptimize+0x24>)
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	4313      	orrs	r3, r2
 8001678:	f8c1 3110 	str.w	r3, [r1, #272]	@ 0x110
}
 800167c:	bf00      	nop
 800167e:	370c      	adds	r7, #12
 8001680:	46bd      	mov	sp, r7
 8001682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001686:	4770      	bx	lr
 8001688:	58000400 	.word	0x58000400

0800168c <HAL_VREFBUF_HighImpedanceConfig>:
  *            @arg VREFBUF_HIGH_IMPEDANCE_DISABLE: VREF+ pin is internally connect to VREFINT output.
  *            @arg VREFBUF_HIGH_IMPEDANCE_ENABLE: VREF+ pin is high impedance.
  * @retval None
  */
void HAL_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
 800168c:	b480      	push	{r7}
 800168e:	b083      	sub	sp, #12
 8001690:	af00      	add	r7, sp, #0
 8001692:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 8001694:	4b06      	ldr	r3, [pc, #24]	@ (80016b0 <HAL_VREFBUF_HighImpedanceConfig+0x24>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	f023 0202 	bic.w	r2, r3, #2
 800169c:	4904      	ldr	r1, [pc, #16]	@ (80016b0 <HAL_VREFBUF_HighImpedanceConfig+0x24>)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	4313      	orrs	r3, r2
 80016a2:	600b      	str	r3, [r1, #0]
}
 80016a4:	bf00      	nop
 80016a6:	370c      	adds	r7, #12
 80016a8:	46bd      	mov	sp, r7
 80016aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ae:	4770      	bx	lr
 80016b0:	58003c00 	.word	0x58003c00

080016b4 <HAL_VREFBUF_Disable>:
  * @brief  Disable the Internal Voltage Reference buffer (VREFBUF).
  *
  * @retval None
  */
void HAL_VREFBUF_Disable(void)
{
 80016b4:	b480      	push	{r7}
 80016b6:	af00      	add	r7, sp, #0
  CLEAR_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 80016b8:	4b05      	ldr	r3, [pc, #20]	@ (80016d0 <HAL_VREFBUF_Disable+0x1c>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4a04      	ldr	r2, [pc, #16]	@ (80016d0 <HAL_VREFBUF_Disable+0x1c>)
 80016be:	f023 0301 	bic.w	r3, r3, #1
 80016c2:	6013      	str	r3, [r2, #0]
}
 80016c4:	bf00      	nop
 80016c6:	46bd      	mov	sp, r7
 80016c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016cc:	4770      	bx	lr
 80016ce:	bf00      	nop
 80016d0:	58003c00 	.word	0x58003c00

080016d4 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80016d4:	b480      	push	{r7}
 80016d6:	b083      	sub	sp, #12
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
 80016dc:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	689b      	ldr	r3, [r3, #8]
 80016e2:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80016e6:	683b      	ldr	r3, [r7, #0]
 80016e8:	431a      	orrs	r2, r3
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	609a      	str	r2, [r3, #8]
}
 80016ee:	bf00      	nop
 80016f0:	370c      	adds	r7, #12
 80016f2:	46bd      	mov	sp, r7
 80016f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f8:	4770      	bx	lr

080016fa <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80016fa:	b480      	push	{r7}
 80016fc:	b083      	sub	sp, #12
 80016fe:	af00      	add	r7, sp, #0
 8001700:	6078      	str	r0, [r7, #4]
 8001702:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	689b      	ldr	r3, [r3, #8]
 8001708:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	431a      	orrs	r2, r3
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	609a      	str	r2, [r3, #8]
}
 8001714:	bf00      	nop
 8001716:	370c      	adds	r7, #12
 8001718:	46bd      	mov	sp, r7
 800171a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171e:	4770      	bx	lr

08001720 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001720:	b480      	push	{r7}
 8001722:	b083      	sub	sp, #12
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	689b      	ldr	r3, [r3, #8]
 800172c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8001730:	4618      	mov	r0, r3
 8001732:	370c      	adds	r7, #12
 8001734:	46bd      	mov	sp, r7
 8001736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173a:	4770      	bx	lr

0800173c <LL_ADC_SetPathInternalChAdd>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_NONE
  *         @arg @ref LL_ADC_PATH_INTERNAL_VDDCORE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetPathInternalChAdd(ADC_TypeDef *ADCx, uint32_t PathInternal)
{
 800173c:	b480      	push	{r7}
 800173e:	b083      	sub	sp, #12
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
 8001744:	6039      	str	r1, [r7, #0]
  SET_BIT(ADCx->OR, PathInternal);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	f8d3 20c8 	ldr.w	r2, [r3, #200]	@ 0xc8
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	431a      	orrs	r2, r3
 8001750:	687b      	ldr	r3, [r7, #4]
 8001752:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
}
 8001756:	bf00      	nop
 8001758:	370c      	adds	r7, #12
 800175a:	46bd      	mov	sp, r7
 800175c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001760:	4770      	bx	lr
	...

08001764 <LL_ADC_SetOffset>:
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001764:	b480      	push	{r7}
 8001766:	b087      	sub	sp, #28
 8001768:	af00      	add	r7, sp, #0
 800176a:	60f8      	str	r0, [r7, #12]
 800176c:	60b9      	str	r1, [r7, #8]
 800176e:	607a      	str	r2, [r7, #4]
 8001770:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001772:	68fb      	ldr	r3, [r7, #12]
 8001774:	3360      	adds	r3, #96	@ 0x60
 8001776:	461a      	mov	r2, r3
 8001778:	68bb      	ldr	r3, [r7, #8]
 800177a:	009b      	lsls	r3, r3, #2
 800177c:	4413      	add	r3, r2
 800177e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001780:	697b      	ldr	r3, [r7, #20]
 8001782:	681a      	ldr	r2, [r3, #0]
 8001784:	4b08      	ldr	r3, [pc, #32]	@ (80017a8 <LL_ADC_SetOffset+0x44>)
 8001786:	4013      	ands	r3, r2
 8001788:	687a      	ldr	r2, [r7, #4]
 800178a:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800178e:	683a      	ldr	r2, [r7, #0]
 8001790:	430a      	orrs	r2, r1
 8001792:	4313      	orrs	r3, r2
 8001794:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001798:	697b      	ldr	r3, [r7, #20]
 800179a:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 800179c:	bf00      	nop
 800179e:	371c      	adds	r7, #28
 80017a0:	46bd      	mov	sp, r7
 80017a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a6:	4770      	bx	lr
 80017a8:	03fff000 	.word	0x03fff000

080017ac <LL_ADC_GetOffsetChannel>:
  *         (3) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b085      	sub	sp, #20
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
 80017b4:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	3360      	adds	r3, #96	@ 0x60
 80017ba:	461a      	mov	r2, r3
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	009b      	lsls	r3, r3, #2
 80017c0:	4413      	add	r3, r2
 80017c2:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80017cc:	4618      	mov	r0, r3
 80017ce:	3714      	adds	r7, #20
 80017d0:	46bd      	mov	sp, r7
 80017d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d6:	4770      	bx	lr

080017d8 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80017d8:	b480      	push	{r7}
 80017da:	b087      	sub	sp, #28
 80017dc:	af00      	add	r7, sp, #0
 80017de:	60f8      	str	r0, [r7, #12]
 80017e0:	60b9      	str	r1, [r7, #8]
 80017e2:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	3360      	adds	r3, #96	@ 0x60
 80017e8:	461a      	mov	r2, r3
 80017ea:	68bb      	ldr	r3, [r7, #8]
 80017ec:	009b      	lsls	r3, r3, #2
 80017ee:	4413      	add	r3, r2
 80017f0:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80017f2:	697b      	ldr	r3, [r7, #20]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	431a      	orrs	r2, r3
 80017fe:	697b      	ldr	r3, [r7, #20]
 8001800:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001802:	bf00      	nop
 8001804:	371c      	adds	r7, #28
 8001806:	46bd      	mov	sp, r7
 8001808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800180c:	4770      	bx	lr

0800180e <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 800180e:	b480      	push	{r7}
 8001810:	b087      	sub	sp, #28
 8001812:	af00      	add	r7, sp, #0
 8001814:	60f8      	str	r0, [r7, #12]
 8001816:	60b9      	str	r1, [r7, #8]
 8001818:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800181a:	68fb      	ldr	r3, [r7, #12]
 800181c:	3360      	adds	r3, #96	@ 0x60
 800181e:	461a      	mov	r2, r3
 8001820:	68bb      	ldr	r3, [r7, #8]
 8001822:	009b      	lsls	r3, r3, #2
 8001824:	4413      	add	r3, r2
 8001826:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001828:	697b      	ldr	r3, [r7, #20]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	431a      	orrs	r2, r3
 8001834:	697b      	ldr	r3, [r7, #20]
 8001836:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001838:	bf00      	nop
 800183a:	371c      	adds	r7, #28
 800183c:	46bd      	mov	sp, r7
 800183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001842:	4770      	bx	lr

08001844 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001844:	b480      	push	{r7}
 8001846:	b087      	sub	sp, #28
 8001848:	af00      	add	r7, sp, #0
 800184a:	60f8      	str	r0, [r7, #12]
 800184c:	60b9      	str	r1, [r7, #8]
 800184e:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001850:	68fb      	ldr	r3, [r7, #12]
 8001852:	3360      	adds	r3, #96	@ 0x60
 8001854:	461a      	mov	r2, r3
 8001856:	68bb      	ldr	r3, [r7, #8]
 8001858:	009b      	lsls	r3, r3, #2
 800185a:	4413      	add	r3, r2
 800185c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800185e:	697b      	ldr	r3, [r7, #20]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	431a      	orrs	r2, r3
 800186a:	697b      	ldr	r3, [r7, #20]
 800186c:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800186e:	bf00      	nop
 8001870:	371c      	adds	r7, #28
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr

0800187a <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 800187a:	b480      	push	{r7}
 800187c:	b083      	sub	sp, #12
 800187e:	af00      	add	r7, sp, #0
 8001880:	6078      	str	r0, [r7, #4]
 8001882:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	695b      	ldr	r3, [r3, #20]
 8001888:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800188c:	683b      	ldr	r3, [r7, #0]
 800188e:	431a      	orrs	r2, r3
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	615a      	str	r2, [r3, #20]
}
 8001894:	bf00      	nop
 8001896:	370c      	adds	r7, #12
 8001898:	46bd      	mov	sp, r7
 800189a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189e:	4770      	bx	lr

080018a0 <LL_ADC_REG_SetSequencerRanks>:
  *         (3) On STM32H7RS, fast channel allows: 2.5 (sampling) + 12.5 (conversion 12b) = 15 ADC clock cycles (fADC)
  *             Other channels are slow channels: 6.5 (sampling) + 12.5 (conversion 12b) = 19 ADC clock cycles (fADC)
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80018a0:	b480      	push	{r7}
 80018a2:	b087      	sub	sp, #28
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	60f8      	str	r0, [r7, #12]
 80018a8:	60b9      	str	r1, [r7, #8]
 80018aa:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80018ac:	68fb      	ldr	r3, [r7, #12]
 80018ae:	3330      	adds	r3, #48	@ 0x30
 80018b0:	461a      	mov	r2, r3
 80018b2:	68bb      	ldr	r3, [r7, #8]
 80018b4:	0a1b      	lsrs	r3, r3, #8
 80018b6:	009b      	lsls	r3, r3, #2
 80018b8:	f003 030c 	and.w	r3, r3, #12
 80018bc:	4413      	add	r3, r2
 80018be:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	681a      	ldr	r2, [r3, #0]
 80018c4:	68bb      	ldr	r3, [r7, #8]
 80018c6:	f003 031f 	and.w	r3, r3, #31
 80018ca:	211f      	movs	r1, #31
 80018cc:	fa01 f303 	lsl.w	r3, r1, r3
 80018d0:	43db      	mvns	r3, r3
 80018d2:	401a      	ands	r2, r3
 80018d4:	687b      	ldr	r3, [r7, #4]
 80018d6:	0e9b      	lsrs	r3, r3, #26
 80018d8:	f003 011f 	and.w	r1, r3, #31
 80018dc:	68bb      	ldr	r3, [r7, #8]
 80018de:	f003 031f 	and.w	r3, r3, #31
 80018e2:	fa01 f303 	lsl.w	r3, r1, r3
 80018e6:	431a      	orrs	r2, r3
 80018e8:	697b      	ldr	r3, [r7, #20]
 80018ea:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80018ec:	bf00      	nop
 80018ee:	371c      	adds	r7, #28
 80018f0:	46bd      	mov	sp, r7
 80018f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f6:	4770      	bx	lr

080018f8 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b087      	sub	sp, #28
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	60f8      	str	r0, [r7, #12]
 8001900:	60b9      	str	r1, [r7, #8]
 8001902:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8001904:	68fb      	ldr	r3, [r7, #12]
 8001906:	3314      	adds	r3, #20
 8001908:	461a      	mov	r2, r3
 800190a:	68bb      	ldr	r3, [r7, #8]
 800190c:	0e5b      	lsrs	r3, r3, #25
 800190e:	009b      	lsls	r3, r3, #2
 8001910:	f003 0304 	and.w	r3, r3, #4
 8001914:	4413      	add	r3, r2
 8001916:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 8001918:	697b      	ldr	r3, [r7, #20]
 800191a:	681a      	ldr	r2, [r3, #0]
 800191c:	68bb      	ldr	r3, [r7, #8]
 800191e:	0d1b      	lsrs	r3, r3, #20
 8001920:	f003 031f 	and.w	r3, r3, #31
 8001924:	2107      	movs	r1, #7
 8001926:	fa01 f303 	lsl.w	r3, r1, r3
 800192a:	43db      	mvns	r3, r3
 800192c:	401a      	ands	r2, r3
 800192e:	68bb      	ldr	r3, [r7, #8]
 8001930:	0d1b      	lsrs	r3, r3, #20
 8001932:	f003 031f 	and.w	r3, r3, #31
 8001936:	6879      	ldr	r1, [r7, #4]
 8001938:	fa01 f303 	lsl.w	r3, r1, r3
 800193c:	431a      	orrs	r2, r3
 800193e:	697b      	ldr	r3, [r7, #20]
 8001940:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001942:	bf00      	nop
 8001944:	371c      	adds	r7, #28
 8001946:	46bd      	mov	sp, r7
 8001948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194c:	4770      	bx	lr
	...

08001950 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001950:	b480      	push	{r7}
 8001952:	b085      	sub	sp, #20
 8001954:	af00      	add	r7, sp, #0
 8001956:	60f8      	str	r0, [r7, #12]
 8001958:	60b9      	str	r1, [r7, #8]
 800195a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001962:	68bb      	ldr	r3, [r7, #8]
 8001964:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001968:	43db      	mvns	r3, r3
 800196a:	401a      	ands	r2, r3
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	f003 0318 	and.w	r3, r3, #24
 8001972:	4908      	ldr	r1, [pc, #32]	@ (8001994 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001974:	40d9      	lsrs	r1, r3
 8001976:	68bb      	ldr	r3, [r7, #8]
 8001978:	400b      	ands	r3, r1
 800197a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800197e:	431a      	orrs	r2, r3
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001986:	bf00      	nop
 8001988:	3714      	adds	r7, #20
 800198a:	46bd      	mov	sp, r7
 800198c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001990:	4770      	bx	lr
 8001992:	bf00      	nop
 8001994:	0007ffff 	.word	0x0007ffff

08001998 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001998:	b480      	push	{r7}
 800199a:	b083      	sub	sp, #12
 800199c:	af00      	add	r7, sp, #0
 800199e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	689a      	ldr	r2, [r3, #8]
 80019a4:	4b04      	ldr	r3, [pc, #16]	@ (80019b8 <LL_ADC_DisableDeepPowerDown+0x20>)
 80019a6:	4013      	ands	r3, r2
 80019a8:	687a      	ldr	r2, [r7, #4]
 80019aa:	6093      	str	r3, [r2, #8]
}
 80019ac:	bf00      	nop
 80019ae:	370c      	adds	r7, #12
 80019b0:	46bd      	mov	sp, r7
 80019b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019b6:	4770      	bx	lr
 80019b8:	5fffffc0 	.word	0x5fffffc0

080019bc <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80019bc:	b480      	push	{r7}
 80019be:	b083      	sub	sp, #12
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	689b      	ldr	r3, [r3, #8]
 80019c8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80019cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80019d0:	d101      	bne.n	80019d6 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80019d2:	2301      	movs	r3, #1
 80019d4:	e000      	b.n	80019d8 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 80019d6:	2300      	movs	r3, #0
}
 80019d8:	4618      	mov	r0, r3
 80019da:	370c      	adds	r7, #12
 80019dc:	46bd      	mov	sp, r7
 80019de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e2:	4770      	bx	lr

080019e4 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80019e4:	b480      	push	{r7}
 80019e6:	b083      	sub	sp, #12
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	689a      	ldr	r2, [r3, #8]
 80019f0:	4b05      	ldr	r3, [pc, #20]	@ (8001a08 <LL_ADC_EnableInternalRegulator+0x24>)
 80019f2:	4013      	ands	r3, r2
 80019f4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80019fc:	bf00      	nop
 80019fe:	370c      	adds	r7, #12
 8001a00:	46bd      	mov	sp, r7
 8001a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a06:	4770      	bx	lr
 8001a08:	6fffffc0 	.word	0x6fffffc0

08001a0c <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001a0c:	b480      	push	{r7}
 8001a0e:	b083      	sub	sp, #12
 8001a10:	af00      	add	r7, sp, #0
 8001a12:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	689b      	ldr	r3, [r3, #8]
 8001a18:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a1c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8001a20:	d101      	bne.n	8001a26 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001a22:	2301      	movs	r3, #1
 8001a24:	e000      	b.n	8001a28 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001a26:	2300      	movs	r3, #0
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	370c      	adds	r7, #12
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a32:	4770      	bx	lr

08001a34 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b083      	sub	sp, #12
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	689b      	ldr	r3, [r3, #8]
 8001a40:	f003 0301 	and.w	r3, r3, #1
 8001a44:	2b01      	cmp	r3, #1
 8001a46:	d101      	bne.n	8001a4c <LL_ADC_IsEnabled+0x18>
 8001a48:	2301      	movs	r3, #1
 8001a4a:	e000      	b.n	8001a4e <LL_ADC_IsEnabled+0x1a>
 8001a4c:	2300      	movs	r3, #0
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	370c      	adds	r7, #12
 8001a52:	46bd      	mov	sp, r7
 8001a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a58:	4770      	bx	lr

08001a5a <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001a5a:	b480      	push	{r7}
 8001a5c:	b083      	sub	sp, #12
 8001a5e:	af00      	add	r7, sp, #0
 8001a60:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	689b      	ldr	r3, [r3, #8]
 8001a66:	f003 0304 	and.w	r3, r3, #4
 8001a6a:	2b04      	cmp	r3, #4
 8001a6c:	d101      	bne.n	8001a72 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001a6e:	2301      	movs	r3, #1
 8001a70:	e000      	b.n	8001a74 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001a72:	2300      	movs	r3, #0
}
 8001a74:	4618      	mov	r0, r3
 8001a76:	370c      	adds	r7, #12
 8001a78:	46bd      	mov	sp, r7
 8001a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a7e:	4770      	bx	lr

08001a80 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8001a80:	b480      	push	{r7}
 8001a82:	b083      	sub	sp, #12
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	689b      	ldr	r3, [r3, #8]
 8001a8c:	f003 0308 	and.w	r3, r3, #8
 8001a90:	2b08      	cmp	r3, #8
 8001a92:	d101      	bne.n	8001a98 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001a94:	2301      	movs	r3, #1
 8001a96:	e000      	b.n	8001a9a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001a98:	2300      	movs	r3, #0
}
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	370c      	adds	r7, #12
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa4:	4770      	bx	lr
	...

08001aa8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001aa8:	b590      	push	{r4, r7, lr}
 8001aaa:	b089      	sub	sp, #36	@ 0x24
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d101      	bne.n	8001ac2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001abe:	2301      	movs	r3, #1
 8001ac0:	e130      	b.n	8001d24 <HAL_ADC_Init+0x27c>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	691b      	ldr	r3, [r3, #16]
 8001ac6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d109      	bne.n	8001ae4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001ad0:	6878      	ldr	r0, [r7, #4]
 8001ad2:	f7fe fe73 	bl	80007bc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2200      	movs	r2, #0
 8001ada:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2200      	movs	r2, #0
 8001ae0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f7ff ff67 	bl	80019bc <LL_ADC_IsDeepPowerDownEnabled>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	d004      	beq.n	8001afe <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4618      	mov	r0, r3
 8001afa:	f7ff ff4d 	bl	8001998 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4618      	mov	r0, r3
 8001b04:	f7ff ff82 	bl	8001a0c <LL_ADC_IsInternalRegulatorEnabled>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d115      	bne.n	8001b3a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	4618      	mov	r0, r3
 8001b14:	f7ff ff66 	bl	80019e4 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001b18:	4b84      	ldr	r3, [pc, #528]	@ (8001d2c <HAL_ADC_Init+0x284>)
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	099b      	lsrs	r3, r3, #6
 8001b1e:	4a84      	ldr	r2, [pc, #528]	@ (8001d30 <HAL_ADC_Init+0x288>)
 8001b20:	fba2 2303 	umull	r2, r3, r2, r3
 8001b24:	099b      	lsrs	r3, r3, #6
 8001b26:	3301      	adds	r3, #1
 8001b28:	005b      	lsls	r3, r3, #1
 8001b2a:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001b2c:	e002      	b.n	8001b34 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 8001b2e:	68fb      	ldr	r3, [r7, #12]
 8001b30:	3b01      	subs	r3, #1
 8001b32:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001b34:	68fb      	ldr	r3, [r7, #12]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d1f9      	bne.n	8001b2e <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f7ff ff64 	bl	8001a0c <LL_ADC_IsInternalRegulatorEnabled>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d10d      	bne.n	8001b66 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b4e:	f043 0210 	orr.w	r2, r3, #16
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b5a:	f043 0201 	orr.w	r2, r3, #1
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001b62:	2301      	movs	r3, #1
 8001b64:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	681b      	ldr	r3, [r3, #0]
 8001b6a:	4618      	mov	r0, r3
 8001b6c:	f7ff ff75 	bl	8001a5a <LL_ADC_REG_IsConversionOngoing>
 8001b70:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b76:	f003 0310 	and.w	r3, r3, #16
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	f040 80c9 	bne.w	8001d12 <HAL_ADC_Init+0x26a>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8001b80:	697b      	ldr	r3, [r7, #20]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	f040 80c5 	bne.w	8001d12 <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b8c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8001b90:	f043 0202 	orr.w	r2, r3, #2
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f7ff ff49 	bl	8001a34 <LL_ADC_IsEnabled>
 8001ba2:	4603      	mov	r3, r0
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d110      	bne.n	8001bca <HAL_ADC_Init+0x122>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001ba8:	4862      	ldr	r0, [pc, #392]	@ (8001d34 <HAL_ADC_Init+0x28c>)
 8001baa:	f7ff ff43 	bl	8001a34 <LL_ADC_IsEnabled>
 8001bae:	4604      	mov	r4, r0
 8001bb0:	4861      	ldr	r0, [pc, #388]	@ (8001d38 <HAL_ADC_Init+0x290>)
 8001bb2:	f7ff ff3f 	bl	8001a34 <LL_ADC_IsEnabled>
 8001bb6:	4603      	mov	r3, r0
 8001bb8:	4323      	orrs	r3, r4
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d105      	bne.n	8001bca <HAL_ADC_Init+0x122>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	685b      	ldr	r3, [r3, #4]
 8001bc2:	4619      	mov	r1, r3
 8001bc4:	485d      	ldr	r0, [pc, #372]	@ (8001d3c <HAL_ADC_Init+0x294>)
 8001bc6:	f7ff fd85 	bl	80016d4 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	7e5b      	ldrb	r3, [r3, #25]
 8001bce:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001bd4:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8001bda:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8001be0:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001be8:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001bea:	4313      	orrs	r3, r2
 8001bec:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001bf4:	2b01      	cmp	r3, #1
 8001bf6:	d106      	bne.n	8001c06 <HAL_ADC_Init+0x15e>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001bfc:	3b01      	subs	r3, #1
 8001bfe:	045b      	lsls	r3, r3, #17
 8001c00:	69ba      	ldr	r2, [r7, #24]
 8001c02:	4313      	orrs	r3, r2
 8001c04:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d009      	beq.n	8001c22 <HAL_ADC_Init+0x17a>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c12:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c1a:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001c1c:	69ba      	ldr	r2, [r7, #24]
 8001c1e:	4313      	orrs	r3, r2
 8001c20:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	68da      	ldr	r2, [r3, #12]
 8001c28:	4b45      	ldr	r3, [pc, #276]	@ (8001d40 <HAL_ADC_Init+0x298>)
 8001c2a:	4013      	ands	r3, r2
 8001c2c:	687a      	ldr	r2, [r7, #4]
 8001c2e:	6812      	ldr	r2, [r2, #0]
 8001c30:	69b9      	ldr	r1, [r7, #24]
 8001c32:	430b      	orrs	r3, r1
 8001c34:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	691b      	ldr	r3, [r3, #16]
 8001c3c:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	681b      	ldr	r3, [r3, #0]
 8001c48:	430a      	orrs	r2, r1
 8001c4a:	611a      	str	r2, [r3, #16]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4618      	mov	r0, r3
 8001c52:	f7ff ff15 	bl	8001a80 <LL_ADC_INJ_IsConversionOngoing>
 8001c56:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001c58:	697b      	ldr	r3, [r7, #20]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d137      	bne.n	8001cce <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001c5e:	693b      	ldr	r3, [r7, #16]
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d134      	bne.n	8001cce <HAL_ADC_Init+0x226>
       )
    {
      tmp_cfgr = (
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	7e1b      	ldrb	r3, [r3, #24]
 8001c68:	039a      	lsls	r2, r3, #14
                   hadc->Init.ConversionDataManagement);
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      tmp_cfgr = (
 8001c6e:	4313      	orrs	r3, r2
 8001c70:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	68da      	ldr	r2, [r3, #12]
 8001c78:	4b32      	ldr	r3, [pc, #200]	@ (8001d44 <HAL_ADC_Init+0x29c>)
 8001c7a:	4013      	ands	r3, r2
 8001c7c:	687a      	ldr	r2, [r7, #4]
 8001c7e:	6812      	ldr	r2, [r2, #0]
 8001c80:	69b9      	ldr	r1, [r7, #24]
 8001c82:	430b      	orrs	r3, r1
 8001c84:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001c8c:	2b01      	cmp	r3, #1
 8001c8e:	d116      	bne.n	8001cbe <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	691a      	ldr	r2, [r3, #16]
 8001c96:	4b2c      	ldr	r3, [pc, #176]	@ (8001d48 <HAL_ADC_Init+0x2a0>)
 8001c98:	4013      	ands	r3, r2
 8001c9a:	687a      	ldr	r2, [r7, #4]
 8001c9c:	6c11      	ldr	r1, [r2, #64]	@ 0x40
 8001c9e:	687a      	ldr	r2, [r7, #4]
 8001ca0:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001ca2:	4311      	orrs	r1, r2
 8001ca4:	687a      	ldr	r2, [r7, #4]
 8001ca6:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8001ca8:	4311      	orrs	r1, r2
 8001caa:	687a      	ldr	r2, [r7, #4]
 8001cac:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001cae:	430a      	orrs	r2, r1
 8001cb0:	431a      	orrs	r2, r3
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	f042 0201 	orr.w	r2, r2, #1
 8001cba:	611a      	str	r2, [r3, #16]
 8001cbc:	e007      	b.n	8001cce <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	681b      	ldr	r3, [r3, #0]
 8001cc2:	691a      	ldr	r2, [r3, #16]
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	f022 0201 	bic.w	r2, r2, #1
 8001ccc:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	691b      	ldr	r3, [r3, #16]
 8001cd2:	2b01      	cmp	r3, #1
 8001cd4:	d10c      	bne.n	8001cf0 <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001cdc:	f023 010f 	bic.w	r1, r3, #15
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	69db      	ldr	r3, [r3, #28]
 8001ce4:	1e5a      	subs	r2, r3, #1
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	430a      	orrs	r2, r1
 8001cec:	631a      	str	r2, [r3, #48]	@ 0x30
 8001cee:	e007      	b.n	8001d00 <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	f022 020f 	bic.w	r2, r2, #15
 8001cfe:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d04:	f023 0303 	bic.w	r3, r3, #3
 8001d08:	f043 0201 	orr.w	r2, r3, #1
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	659a      	str	r2, [r3, #88]	@ 0x58
 8001d10:	e007      	b.n	8001d22 <HAL_ADC_Init+0x27a>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d16:	f043 0210 	orr.w	r2, r3, #16
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001d1e:	2301      	movs	r3, #1
 8001d20:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001d22:	7ffb      	ldrb	r3, [r7, #31]
}
 8001d24:	4618      	mov	r0, r3
 8001d26:	3724      	adds	r7, #36	@ 0x24
 8001d28:	46bd      	mov	sp, r7
 8001d2a:	bd90      	pop	{r4, r7, pc}
 8001d2c:	24000000 	.word	0x24000000
 8001d30:	053e2d63 	.word	0x053e2d63
 8001d34:	40022000 	.word	0x40022000
 8001d38:	40022100 	.word	0x40022100
 8001d3c:	40022300 	.word	0x40022300
 8001d40:	fff04007 	.word	0xfff04007
 8001d44:	ffffbff9 	.word	0xffffbff9
 8001d48:	fffff803 	.word	0xfffff803

08001d4c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	b0b6      	sub	sp, #216	@ 0xd8
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	6078      	str	r0, [r7, #4]
 8001d54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001d56:	2300      	movs	r3, #0
 8001d58:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001d66:	2b01      	cmp	r3, #1
 8001d68:	d101      	bne.n	8001d6e <HAL_ADC_ConfigChannel+0x22>
 8001d6a:	2302      	movs	r3, #2
 8001d6c:	e3d4      	b.n	8002518 <HAL_ADC_ConfigChannel+0x7cc>
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	2201      	movs	r2, #1
 8001d72:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	4618      	mov	r0, r3
 8001d7c:	f7ff fe6d 	bl	8001a5a <LL_ADC_REG_IsConversionOngoing>
 8001d80:	4603      	mov	r3, r0
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	f040 83b9 	bne.w	80024fa <HAL_ADC_ConfigChannel+0x7ae>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	6818      	ldr	r0, [r3, #0]
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	6859      	ldr	r1, [r3, #4]
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	461a      	mov	r2, r3
 8001d96:	f7ff fd83 	bl	80018a0 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	681b      	ldr	r3, [r3, #0]
 8001d9e:	4618      	mov	r0, r3
 8001da0:	f7ff fe5b 	bl	8001a5a <LL_ADC_REG_IsConversionOngoing>
 8001da4:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	681b      	ldr	r3, [r3, #0]
 8001dac:	4618      	mov	r0, r3
 8001dae:	f7ff fe67 	bl	8001a80 <LL_ADC_INJ_IsConversionOngoing>
 8001db2:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001db6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	f040 81d9 	bne.w	8002172 <HAL_ADC_ConfigChannel+0x426>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001dc0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	f040 81d4 	bne.w	8002172 <HAL_ADC_ConfigChannel+0x426>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	689b      	ldr	r3, [r3, #8]
 8001dce:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001dd2:	d10f      	bne.n	8001df4 <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6818      	ldr	r0, [r3, #0]
 8001dd8:	683b      	ldr	r3, [r7, #0]
 8001dda:	681b      	ldr	r3, [r3, #0]
 8001ddc:	2200      	movs	r2, #0
 8001dde:	4619      	mov	r1, r3
 8001de0:	f7ff fd8a 	bl	80018f8 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8001dec:	4618      	mov	r0, r3
 8001dee:	f7ff fd44 	bl	800187a <LL_ADC_SetSamplingTimeCommonConfig>
 8001df2:	e00e      	b.n	8001e12 <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	6818      	ldr	r0, [r3, #0]
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	6819      	ldr	r1, [r3, #0]
 8001dfc:	683b      	ldr	r3, [r7, #0]
 8001dfe:	689b      	ldr	r3, [r3, #8]
 8001e00:	461a      	mov	r2, r3
 8001e02:	f7ff fd79 	bl	80018f8 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	2100      	movs	r1, #0
 8001e0c:	4618      	mov	r0, r3
 8001e0e:	f7ff fd34 	bl	800187a <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	695a      	ldr	r2, [r3, #20]
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	68db      	ldr	r3, [r3, #12]
 8001e1c:	08db      	lsrs	r3, r3, #3
 8001e1e:	f003 0303 	and.w	r3, r3, #3
 8001e22:	005b      	lsls	r3, r3, #1
 8001e24:	fa02 f303 	lsl.w	r3, r2, r3
 8001e28:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001e2c:	683b      	ldr	r3, [r7, #0]
 8001e2e:	691b      	ldr	r3, [r3, #16]
 8001e30:	2b04      	cmp	r3, #4
 8001e32:	d022      	beq.n	8001e7a <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	6818      	ldr	r0, [r3, #0]
 8001e38:	683b      	ldr	r3, [r7, #0]
 8001e3a:	6919      	ldr	r1, [r3, #16]
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	681a      	ldr	r2, [r3, #0]
 8001e40:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8001e44:	f7ff fc8e 	bl	8001764 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	6818      	ldr	r0, [r3, #0]
 8001e4c:	683b      	ldr	r3, [r7, #0]
 8001e4e:	6919      	ldr	r1, [r3, #16]
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	699b      	ldr	r3, [r3, #24]
 8001e54:	461a      	mov	r2, r3
 8001e56:	f7ff fcda 	bl	800180e <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	6818      	ldr	r0, [r3, #0]
 8001e5e:	683b      	ldr	r3, [r7, #0]
 8001e60:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8001e66:	2b01      	cmp	r3, #1
 8001e68:	d102      	bne.n	8001e70 <HAL_ADC_ConfigChannel+0x124>
 8001e6a:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001e6e:	e000      	b.n	8001e72 <HAL_ADC_ConfigChannel+0x126>
 8001e70:	2300      	movs	r3, #0
 8001e72:	461a      	mov	r2, r3
 8001e74:	f7ff fce6 	bl	8001844 <LL_ADC_SetOffsetSaturation>
 8001e78:	e17b      	b.n	8002172 <HAL_ADC_ConfigChannel+0x426>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	2100      	movs	r1, #0
 8001e80:	4618      	mov	r0, r3
 8001e82:	f7ff fc93 	bl	80017ac <LL_ADC_GetOffsetChannel>
 8001e86:	4603      	mov	r3, r0
 8001e88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	d10a      	bne.n	8001ea6 <HAL_ADC_ConfigChannel+0x15a>
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	2100      	movs	r1, #0
 8001e96:	4618      	mov	r0, r3
 8001e98:	f7ff fc88 	bl	80017ac <LL_ADC_GetOffsetChannel>
 8001e9c:	4603      	mov	r3, r0
 8001e9e:	0e9b      	lsrs	r3, r3, #26
 8001ea0:	f003 021f 	and.w	r2, r3, #31
 8001ea4:	e01e      	b.n	8001ee4 <HAL_ADC_ConfigChannel+0x198>
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	2100      	movs	r1, #0
 8001eac:	4618      	mov	r0, r3
 8001eae:	f7ff fc7d 	bl	80017ac <LL_ADC_GetOffsetChannel>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001eb8:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8001ebc:	fa93 f3a3 	rbit	r3, r3
 8001ec0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
  return result;
 8001ec4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8001ec8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  if (value == 0U)
 8001ecc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d101      	bne.n	8001ed8 <HAL_ADC_ConfigChannel+0x18c>
    return 32U;
 8001ed4:	2320      	movs	r3, #32
 8001ed6:	e004      	b.n	8001ee2 <HAL_ADC_ConfigChannel+0x196>
  return __builtin_clz(value);
 8001ed8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8001edc:	fab3 f383 	clz	r3, r3
 8001ee0:	b2db      	uxtb	r3, r3
 8001ee2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001ee4:	683b      	ldr	r3, [r7, #0]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d105      	bne.n	8001efc <HAL_ADC_ConfigChannel+0x1b0>
 8001ef0:	683b      	ldr	r3, [r7, #0]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	0e9b      	lsrs	r3, r3, #26
 8001ef6:	f003 031f 	and.w	r3, r3, #31
 8001efa:	e018      	b.n	8001f2e <HAL_ADC_ConfigChannel+0x1e2>
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f04:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001f08:	fa93 f3a3 	rbit	r3, r3
 8001f0c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8001f10:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8001f14:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8001f18:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d101      	bne.n	8001f24 <HAL_ADC_ConfigChannel+0x1d8>
    return 32U;
 8001f20:	2320      	movs	r3, #32
 8001f22:	e004      	b.n	8001f2e <HAL_ADC_ConfigChannel+0x1e2>
  return __builtin_clz(value);
 8001f24:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8001f28:	fab3 f383 	clz	r3, r3
 8001f2c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001f2e:	429a      	cmp	r2, r3
 8001f30:	d106      	bne.n	8001f40 <HAL_ADC_ConfigChannel+0x1f4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	2200      	movs	r2, #0
 8001f38:	2100      	movs	r1, #0
 8001f3a:	4618      	mov	r0, r3
 8001f3c:	f7ff fc4c 	bl	80017d8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	2101      	movs	r1, #1
 8001f46:	4618      	mov	r0, r3
 8001f48:	f7ff fc30 	bl	80017ac <LL_ADC_GetOffsetChannel>
 8001f4c:	4603      	mov	r3, r0
 8001f4e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d10a      	bne.n	8001f6c <HAL_ADC_ConfigChannel+0x220>
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	2101      	movs	r1, #1
 8001f5c:	4618      	mov	r0, r3
 8001f5e:	f7ff fc25 	bl	80017ac <LL_ADC_GetOffsetChannel>
 8001f62:	4603      	mov	r3, r0
 8001f64:	0e9b      	lsrs	r3, r3, #26
 8001f66:	f003 021f 	and.w	r2, r3, #31
 8001f6a:	e01e      	b.n	8001faa <HAL_ADC_ConfigChannel+0x25e>
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	2101      	movs	r1, #1
 8001f72:	4618      	mov	r0, r3
 8001f74:	f7ff fc1a 	bl	80017ac <LL_ADC_GetOffsetChannel>
 8001f78:	4603      	mov	r3, r0
 8001f7a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f7e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001f82:	fa93 f3a3 	rbit	r3, r3
 8001f86:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8001f8a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001f8e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8001f92:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d101      	bne.n	8001f9e <HAL_ADC_ConfigChannel+0x252>
    return 32U;
 8001f9a:	2320      	movs	r3, #32
 8001f9c:	e004      	b.n	8001fa8 <HAL_ADC_ConfigChannel+0x25c>
  return __builtin_clz(value);
 8001f9e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001fa2:	fab3 f383 	clz	r3, r3
 8001fa6:	b2db      	uxtb	r3, r3
 8001fa8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d105      	bne.n	8001fc2 <HAL_ADC_ConfigChannel+0x276>
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	681b      	ldr	r3, [r3, #0]
 8001fba:	0e9b      	lsrs	r3, r3, #26
 8001fbc:	f003 031f 	and.w	r3, r3, #31
 8001fc0:	e018      	b.n	8001ff4 <HAL_ADC_ConfigChannel+0x2a8>
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fca:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001fce:	fa93 f3a3 	rbit	r3, r3
 8001fd2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8001fd6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001fda:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8001fde:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	d101      	bne.n	8001fea <HAL_ADC_ConfigChannel+0x29e>
    return 32U;
 8001fe6:	2320      	movs	r3, #32
 8001fe8:	e004      	b.n	8001ff4 <HAL_ADC_ConfigChannel+0x2a8>
  return __builtin_clz(value);
 8001fea:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001fee:	fab3 f383 	clz	r3, r3
 8001ff2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001ff4:	429a      	cmp	r2, r3
 8001ff6:	d106      	bne.n	8002006 <HAL_ADC_ConfigChannel+0x2ba>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	2101      	movs	r1, #1
 8002000:	4618      	mov	r0, r3
 8002002:	f7ff fbe9 	bl	80017d8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	2102      	movs	r1, #2
 800200c:	4618      	mov	r0, r3
 800200e:	f7ff fbcd 	bl	80017ac <LL_ADC_GetOffsetChannel>
 8002012:	4603      	mov	r3, r0
 8002014:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002018:	2b00      	cmp	r3, #0
 800201a:	d10a      	bne.n	8002032 <HAL_ADC_ConfigChannel+0x2e6>
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	2102      	movs	r1, #2
 8002022:	4618      	mov	r0, r3
 8002024:	f7ff fbc2 	bl	80017ac <LL_ADC_GetOffsetChannel>
 8002028:	4603      	mov	r3, r0
 800202a:	0e9b      	lsrs	r3, r3, #26
 800202c:	f003 021f 	and.w	r2, r3, #31
 8002030:	e01e      	b.n	8002070 <HAL_ADC_ConfigChannel+0x324>
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	2102      	movs	r1, #2
 8002038:	4618      	mov	r0, r3
 800203a:	f7ff fbb7 	bl	80017ac <LL_ADC_GetOffsetChannel>
 800203e:	4603      	mov	r3, r0
 8002040:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002044:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002048:	fa93 f3a3 	rbit	r3, r3
 800204c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8002050:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002054:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8002058:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800205c:	2b00      	cmp	r3, #0
 800205e:	d101      	bne.n	8002064 <HAL_ADC_ConfigChannel+0x318>
    return 32U;
 8002060:	2320      	movs	r3, #32
 8002062:	e004      	b.n	800206e <HAL_ADC_ConfigChannel+0x322>
  return __builtin_clz(value);
 8002064:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8002068:	fab3 f383 	clz	r3, r3
 800206c:	b2db      	uxtb	r3, r3
 800206e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002070:	683b      	ldr	r3, [r7, #0]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002078:	2b00      	cmp	r3, #0
 800207a:	d105      	bne.n	8002088 <HAL_ADC_ConfigChannel+0x33c>
 800207c:	683b      	ldr	r3, [r7, #0]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	0e9b      	lsrs	r3, r3, #26
 8002082:	f003 031f 	and.w	r3, r3, #31
 8002086:	e016      	b.n	80020b6 <HAL_ADC_ConfigChannel+0x36a>
 8002088:	683b      	ldr	r3, [r7, #0]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002090:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8002094:	fa93 f3a3 	rbit	r3, r3
 8002098:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 800209a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800209c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 80020a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80020a4:	2b00      	cmp	r3, #0
 80020a6:	d101      	bne.n	80020ac <HAL_ADC_ConfigChannel+0x360>
    return 32U;
 80020a8:	2320      	movs	r3, #32
 80020aa:	e004      	b.n	80020b6 <HAL_ADC_ConfigChannel+0x36a>
  return __builtin_clz(value);
 80020ac:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80020b0:	fab3 f383 	clz	r3, r3
 80020b4:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 80020b6:	429a      	cmp	r2, r3
 80020b8:	d106      	bne.n	80020c8 <HAL_ADC_ConfigChannel+0x37c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	2200      	movs	r2, #0
 80020c0:	2102      	movs	r1, #2
 80020c2:	4618      	mov	r0, r3
 80020c4:	f7ff fb88 	bl	80017d8 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	2103      	movs	r1, #3
 80020ce:	4618      	mov	r0, r3
 80020d0:	f7ff fb6c 	bl	80017ac <LL_ADC_GetOffsetChannel>
 80020d4:	4603      	mov	r3, r0
 80020d6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d10a      	bne.n	80020f4 <HAL_ADC_ConfigChannel+0x3a8>
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	681b      	ldr	r3, [r3, #0]
 80020e2:	2103      	movs	r1, #3
 80020e4:	4618      	mov	r0, r3
 80020e6:	f7ff fb61 	bl	80017ac <LL_ADC_GetOffsetChannel>
 80020ea:	4603      	mov	r3, r0
 80020ec:	0e9b      	lsrs	r3, r3, #26
 80020ee:	f003 021f 	and.w	r2, r3, #31
 80020f2:	e017      	b.n	8002124 <HAL_ADC_ConfigChannel+0x3d8>
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	2103      	movs	r1, #3
 80020fa:	4618      	mov	r0, r3
 80020fc:	f7ff fb56 	bl	80017ac <LL_ADC_GetOffsetChannel>
 8002100:	4603      	mov	r3, r0
 8002102:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002104:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002106:	fa93 f3a3 	rbit	r3, r3
 800210a:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 800210c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800210e:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8002110:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002112:	2b00      	cmp	r3, #0
 8002114:	d101      	bne.n	800211a <HAL_ADC_ConfigChannel+0x3ce>
    return 32U;
 8002116:	2320      	movs	r3, #32
 8002118:	e003      	b.n	8002122 <HAL_ADC_ConfigChannel+0x3d6>
  return __builtin_clz(value);
 800211a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800211c:	fab3 f383 	clz	r3, r3
 8002120:	b2db      	uxtb	r3, r3
 8002122:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800212c:	2b00      	cmp	r3, #0
 800212e:	d105      	bne.n	800213c <HAL_ADC_ConfigChannel+0x3f0>
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	0e9b      	lsrs	r3, r3, #26
 8002136:	f003 031f 	and.w	r3, r3, #31
 800213a:	e011      	b.n	8002160 <HAL_ADC_ConfigChannel+0x414>
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002142:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002144:	fa93 f3a3 	rbit	r3, r3
 8002148:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 800214a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800214c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 800214e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002150:	2b00      	cmp	r3, #0
 8002152:	d101      	bne.n	8002158 <HAL_ADC_ConfigChannel+0x40c>
    return 32U;
 8002154:	2320      	movs	r3, #32
 8002156:	e003      	b.n	8002160 <HAL_ADC_ConfigChannel+0x414>
  return __builtin_clz(value);
 8002158:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800215a:	fab3 f383 	clz	r3, r3
 800215e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002160:	429a      	cmp	r2, r3
 8002162:	d106      	bne.n	8002172 <HAL_ADC_ConfigChannel+0x426>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	2200      	movs	r2, #0
 800216a:	2103      	movs	r1, #3
 800216c:	4618      	mov	r0, r3
 800216e:	f7ff fb33 	bl	80017d8 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	4618      	mov	r0, r3
 8002178:	f7ff fc5c 	bl	8001a34 <LL_ADC_IsEnabled>
 800217c:	4603      	mov	r3, r0
 800217e:	2b00      	cmp	r3, #0
 8002180:	f040 8140 	bne.w	8002404 <HAL_ADC_ConfigChannel+0x6b8>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6818      	ldr	r0, [r3, #0]
 8002188:	683b      	ldr	r3, [r7, #0]
 800218a:	6819      	ldr	r1, [r3, #0]
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	68db      	ldr	r3, [r3, #12]
 8002190:	461a      	mov	r2, r3
 8002192:	f7ff fbdd 	bl	8001950 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	68db      	ldr	r3, [r3, #12]
 800219a:	4a8f      	ldr	r2, [pc, #572]	@ (80023d8 <HAL_ADC_ConfigChannel+0x68c>)
 800219c:	4293      	cmp	r3, r2
 800219e:	f040 8131 	bne.w	8002404 <HAL_ADC_ConfigChannel+0x6b8>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	681b      	ldr	r3, [r3, #0]
 80021aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d10b      	bne.n	80021ca <HAL_ADC_ConfigChannel+0x47e>
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	0e9b      	lsrs	r3, r3, #26
 80021b8:	3301      	adds	r3, #1
 80021ba:	f003 031f 	and.w	r3, r3, #31
 80021be:	2b09      	cmp	r3, #9
 80021c0:	bf94      	ite	ls
 80021c2:	2301      	movls	r3, #1
 80021c4:	2300      	movhi	r3, #0
 80021c6:	b2db      	uxtb	r3, r3
 80021c8:	e019      	b.n	80021fe <HAL_ADC_ConfigChannel+0x4b2>
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021d0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80021d2:	fa93 f3a3 	rbit	r3, r3
 80021d6:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80021d8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80021da:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80021dc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d101      	bne.n	80021e6 <HAL_ADC_ConfigChannel+0x49a>
    return 32U;
 80021e2:	2320      	movs	r3, #32
 80021e4:	e003      	b.n	80021ee <HAL_ADC_ConfigChannel+0x4a2>
  return __builtin_clz(value);
 80021e6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80021e8:	fab3 f383 	clz	r3, r3
 80021ec:	b2db      	uxtb	r3, r3
 80021ee:	3301      	adds	r3, #1
 80021f0:	f003 031f 	and.w	r3, r3, #31
 80021f4:	2b09      	cmp	r3, #9
 80021f6:	bf94      	ite	ls
 80021f8:	2301      	movls	r3, #1
 80021fa:	2300      	movhi	r3, #0
 80021fc:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80021fe:	2b00      	cmp	r3, #0
 8002200:	d079      	beq.n	80022f6 <HAL_ADC_ConfigChannel+0x5aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8002202:	683b      	ldr	r3, [r7, #0]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800220a:	2b00      	cmp	r3, #0
 800220c:	d107      	bne.n	800221e <HAL_ADC_ConfigChannel+0x4d2>
 800220e:	683b      	ldr	r3, [r7, #0]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	0e9b      	lsrs	r3, r3, #26
 8002214:	3301      	adds	r3, #1
 8002216:	069b      	lsls	r3, r3, #26
 8002218:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800221c:	e015      	b.n	800224a <HAL_ADC_ConfigChannel+0x4fe>
 800221e:	683b      	ldr	r3, [r7, #0]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002224:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002226:	fa93 f3a3 	rbit	r3, r3
 800222a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 800222c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800222e:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8002230:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002232:	2b00      	cmp	r3, #0
 8002234:	d101      	bne.n	800223a <HAL_ADC_ConfigChannel+0x4ee>
    return 32U;
 8002236:	2320      	movs	r3, #32
 8002238:	e003      	b.n	8002242 <HAL_ADC_ConfigChannel+0x4f6>
  return __builtin_clz(value);
 800223a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800223c:	fab3 f383 	clz	r3, r3
 8002240:	b2db      	uxtb	r3, r3
 8002242:	3301      	adds	r3, #1
 8002244:	069b      	lsls	r3, r3, #26
 8002246:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002252:	2b00      	cmp	r3, #0
 8002254:	d109      	bne.n	800226a <HAL_ADC_ConfigChannel+0x51e>
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	0e9b      	lsrs	r3, r3, #26
 800225c:	3301      	adds	r3, #1
 800225e:	f003 031f 	and.w	r3, r3, #31
 8002262:	2101      	movs	r1, #1
 8002264:	fa01 f303 	lsl.w	r3, r1, r3
 8002268:	e017      	b.n	800229a <HAL_ADC_ConfigChannel+0x54e>
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002270:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002272:	fa93 f3a3 	rbit	r3, r3
 8002276:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8002278:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800227a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 800227c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800227e:	2b00      	cmp	r3, #0
 8002280:	d101      	bne.n	8002286 <HAL_ADC_ConfigChannel+0x53a>
    return 32U;
 8002282:	2320      	movs	r3, #32
 8002284:	e003      	b.n	800228e <HAL_ADC_ConfigChannel+0x542>
  return __builtin_clz(value);
 8002286:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002288:	fab3 f383 	clz	r3, r3
 800228c:	b2db      	uxtb	r3, r3
 800228e:	3301      	adds	r3, #1
 8002290:	f003 031f 	and.w	r3, r3, #31
 8002294:	2101      	movs	r1, #1
 8002296:	fa01 f303 	lsl.w	r3, r1, r3
 800229a:	ea42 0103 	orr.w	r1, r2, r3
 800229e:	683b      	ldr	r3, [r7, #0]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d10a      	bne.n	80022c0 <HAL_ADC_ConfigChannel+0x574>
 80022aa:	683b      	ldr	r3, [r7, #0]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	0e9b      	lsrs	r3, r3, #26
 80022b0:	3301      	adds	r3, #1
 80022b2:	f003 021f 	and.w	r2, r3, #31
 80022b6:	4613      	mov	r3, r2
 80022b8:	005b      	lsls	r3, r3, #1
 80022ba:	4413      	add	r3, r2
 80022bc:	051b      	lsls	r3, r3, #20
 80022be:	e018      	b.n	80022f2 <HAL_ADC_ConfigChannel+0x5a6>
 80022c0:	683b      	ldr	r3, [r7, #0]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80022c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80022c8:	fa93 f3a3 	rbit	r3, r3
 80022cc:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 80022ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 80022d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d101      	bne.n	80022dc <HAL_ADC_ConfigChannel+0x590>
    return 32U;
 80022d8:	2320      	movs	r3, #32
 80022da:	e003      	b.n	80022e4 <HAL_ADC_ConfigChannel+0x598>
  return __builtin_clz(value);
 80022dc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80022de:	fab3 f383 	clz	r3, r3
 80022e2:	b2db      	uxtb	r3, r3
 80022e4:	3301      	adds	r3, #1
 80022e6:	f003 021f 	and.w	r2, r3, #31
 80022ea:	4613      	mov	r3, r2
 80022ec:	005b      	lsls	r3, r3, #1
 80022ee:	4413      	add	r3, r2
 80022f0:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80022f2:	430b      	orrs	r3, r1
 80022f4:	e081      	b.n	80023fa <HAL_ADC_ConfigChannel+0x6ae>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022fe:	2b00      	cmp	r3, #0
 8002300:	d107      	bne.n	8002312 <HAL_ADC_ConfigChannel+0x5c6>
 8002302:	683b      	ldr	r3, [r7, #0]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	0e9b      	lsrs	r3, r3, #26
 8002308:	3301      	adds	r3, #1
 800230a:	069b      	lsls	r3, r3, #26
 800230c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8002310:	e015      	b.n	800233e <HAL_ADC_ConfigChannel+0x5f2>
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002318:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800231a:	fa93 f3a3 	rbit	r3, r3
 800231e:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8002320:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002322:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 8002324:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002326:	2b00      	cmp	r3, #0
 8002328:	d101      	bne.n	800232e <HAL_ADC_ConfigChannel+0x5e2>
    return 32U;
 800232a:	2320      	movs	r3, #32
 800232c:	e003      	b.n	8002336 <HAL_ADC_ConfigChannel+0x5ea>
  return __builtin_clz(value);
 800232e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002330:	fab3 f383 	clz	r3, r3
 8002334:	b2db      	uxtb	r3, r3
 8002336:	3301      	adds	r3, #1
 8002338:	069b      	lsls	r3, r3, #26
 800233a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002346:	2b00      	cmp	r3, #0
 8002348:	d109      	bne.n	800235e <HAL_ADC_ConfigChannel+0x612>
 800234a:	683b      	ldr	r3, [r7, #0]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	0e9b      	lsrs	r3, r3, #26
 8002350:	3301      	adds	r3, #1
 8002352:	f003 031f 	and.w	r3, r3, #31
 8002356:	2101      	movs	r1, #1
 8002358:	fa01 f303 	lsl.w	r3, r1, r3
 800235c:	e017      	b.n	800238e <HAL_ADC_ConfigChannel+0x642>
 800235e:	683b      	ldr	r3, [r7, #0]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002364:	6a3b      	ldr	r3, [r7, #32]
 8002366:	fa93 f3a3 	rbit	r3, r3
 800236a:	61fb      	str	r3, [r7, #28]
  return result;
 800236c:	69fb      	ldr	r3, [r7, #28]
 800236e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8002370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002372:	2b00      	cmp	r3, #0
 8002374:	d101      	bne.n	800237a <HAL_ADC_ConfigChannel+0x62e>
    return 32U;
 8002376:	2320      	movs	r3, #32
 8002378:	e003      	b.n	8002382 <HAL_ADC_ConfigChannel+0x636>
  return __builtin_clz(value);
 800237a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800237c:	fab3 f383 	clz	r3, r3
 8002380:	b2db      	uxtb	r3, r3
 8002382:	3301      	adds	r3, #1
 8002384:	f003 031f 	and.w	r3, r3, #31
 8002388:	2101      	movs	r1, #1
 800238a:	fa01 f303 	lsl.w	r3, r1, r3
 800238e:	ea42 0103 	orr.w	r1, r2, r3
 8002392:	683b      	ldr	r3, [r7, #0]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800239a:	2b00      	cmp	r3, #0
 800239c:	d10d      	bne.n	80023ba <HAL_ADC_ConfigChannel+0x66e>
 800239e:	683b      	ldr	r3, [r7, #0]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	0e9b      	lsrs	r3, r3, #26
 80023a4:	3301      	adds	r3, #1
 80023a6:	f003 021f 	and.w	r2, r3, #31
 80023aa:	4613      	mov	r3, r2
 80023ac:	005b      	lsls	r3, r3, #1
 80023ae:	4413      	add	r3, r2
 80023b0:	3b1e      	subs	r3, #30
 80023b2:	051b      	lsls	r3, r3, #20
 80023b4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80023b8:	e01e      	b.n	80023f8 <HAL_ADC_ConfigChannel+0x6ac>
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023c0:	697b      	ldr	r3, [r7, #20]
 80023c2:	fa93 f3a3 	rbit	r3, r3
 80023c6:	613b      	str	r3, [r7, #16]
  return result;
 80023c8:	693b      	ldr	r3, [r7, #16]
 80023ca:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80023cc:	69bb      	ldr	r3, [r7, #24]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d104      	bne.n	80023dc <HAL_ADC_ConfigChannel+0x690>
    return 32U;
 80023d2:	2320      	movs	r3, #32
 80023d4:	e006      	b.n	80023e4 <HAL_ADC_ConfigChannel+0x698>
 80023d6:	bf00      	nop
 80023d8:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80023dc:	69bb      	ldr	r3, [r7, #24]
 80023de:	fab3 f383 	clz	r3, r3
 80023e2:	b2db      	uxtb	r3, r3
 80023e4:	3301      	adds	r3, #1
 80023e6:	f003 021f 	and.w	r2, r3, #31
 80023ea:	4613      	mov	r3, r2
 80023ec:	005b      	lsls	r3, r3, #1
 80023ee:	4413      	add	r3, r2
 80023f0:	3b1e      	subs	r3, #30
 80023f2:	051b      	lsls	r3, r3, #20
 80023f4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80023f8:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 80023fa:	683a      	ldr	r2, [r7, #0]
 80023fc:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80023fe:	4619      	mov	r1, r3
 8002400:	f7ff fa7a 	bl	80018f8 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002404:	683b      	ldr	r3, [r7, #0]
 8002406:	681a      	ldr	r2, [r3, #0]
 8002408:	4b45      	ldr	r3, [pc, #276]	@ (8002520 <HAL_ADC_ConfigChannel+0x7d4>)
 800240a:	4013      	ands	r3, r2
 800240c:	2b00      	cmp	r3, #0
 800240e:	d07d      	beq.n	800250c <HAL_ADC_ConfigChannel+0x7c0>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002410:	4844      	ldr	r0, [pc, #272]	@ (8002524 <HAL_ADC_ConfigChannel+0x7d8>)
 8002412:	f7ff f985 	bl	8001720 <LL_ADC_GetCommonPathInternalCh>
 8002416:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4a42      	ldr	r2, [pc, #264]	@ (8002528 <HAL_ADC_ConfigChannel+0x7dc>)
 8002420:	4293      	cmp	r3, r2
 8002422:	d127      	bne.n	8002474 <HAL_ADC_ConfigChannel+0x728>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002424:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002428:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800242c:	2b00      	cmp	r3, #0
 800242e:	d121      	bne.n	8002474 <HAL_ADC_ConfigChannel+0x728>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	4a3d      	ldr	r2, [pc, #244]	@ (800252c <HAL_ADC_ConfigChannel+0x7e0>)
 8002436:	4293      	cmp	r3, r2
 8002438:	d168      	bne.n	800250c <HAL_ADC_ConfigChannel+0x7c0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800243a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800243e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002442:	4619      	mov	r1, r3
 8002444:	4837      	ldr	r0, [pc, #220]	@ (8002524 <HAL_ADC_ConfigChannel+0x7d8>)
 8002446:	f7ff f958 	bl	80016fa <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800244a:	4b39      	ldr	r3, [pc, #228]	@ (8002530 <HAL_ADC_ConfigChannel+0x7e4>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	099b      	lsrs	r3, r3, #6
 8002450:	4a38      	ldr	r2, [pc, #224]	@ (8002534 <HAL_ADC_ConfigChannel+0x7e8>)
 8002452:	fba2 2303 	umull	r2, r3, r2, r3
 8002456:	099b      	lsrs	r3, r3, #6
 8002458:	1c5a      	adds	r2, r3, #1
 800245a:	4613      	mov	r3, r2
 800245c:	005b      	lsls	r3, r3, #1
 800245e:	4413      	add	r3, r2
 8002460:	009b      	lsls	r3, r3, #2
 8002462:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002464:	e002      	b.n	800246c <HAL_ADC_ConfigChannel+0x720>
          {
            wait_loop_index--;
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	3b01      	subs	r3, #1
 800246a:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800246c:	68fb      	ldr	r3, [r7, #12]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d1f9      	bne.n	8002466 <HAL_ADC_ConfigChannel+0x71a>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002472:	e04b      	b.n	800250c <HAL_ADC_ConfigChannel+0x7c0>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a2f      	ldr	r2, [pc, #188]	@ (8002538 <HAL_ADC_ConfigChannel+0x7ec>)
 800247a:	4293      	cmp	r3, r2
 800247c:	d113      	bne.n	80024a6 <HAL_ADC_ConfigChannel+0x75a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800247e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002482:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002486:	2b00      	cmp	r3, #0
 8002488:	d10d      	bne.n	80024a6 <HAL_ADC_ConfigChannel+0x75a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	4a2b      	ldr	r2, [pc, #172]	@ (800253c <HAL_ADC_ConfigChannel+0x7f0>)
 8002490:	4293      	cmp	r3, r2
 8002492:	d13b      	bne.n	800250c <HAL_ADC_ConfigChannel+0x7c0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002494:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8002498:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800249c:	4619      	mov	r1, r3
 800249e:	4821      	ldr	r0, [pc, #132]	@ (8002524 <HAL_ADC_ConfigChannel+0x7d8>)
 80024a0:	f7ff f92b 	bl	80016fa <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80024a4:	e032      	b.n	800250c <HAL_ADC_ConfigChannel+0x7c0>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 80024a6:	683b      	ldr	r3, [r7, #0]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4a25      	ldr	r2, [pc, #148]	@ (8002540 <HAL_ADC_ConfigChannel+0x7f4>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d113      	bne.n	80024d8 <HAL_ADC_ConfigChannel+0x78c>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80024b0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80024b4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80024b8:	2b00      	cmp	r3, #0
 80024ba:	d10d      	bne.n	80024d8 <HAL_ADC_ConfigChannel+0x78c>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a1a      	ldr	r2, [pc, #104]	@ (800252c <HAL_ADC_ConfigChannel+0x7e0>)
 80024c2:	4293      	cmp	r3, r2
 80024c4:	d122      	bne.n	800250c <HAL_ADC_ConfigChannel+0x7c0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80024c6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80024ca:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80024ce:	4619      	mov	r1, r3
 80024d0:	4814      	ldr	r0, [pc, #80]	@ (8002524 <HAL_ADC_ConfigChannel+0x7d8>)
 80024d2:	f7ff f912 	bl	80016fa <LL_ADC_SetCommonPathInternalCh>
        if (ADC_VREFINT_INSTANCE(hadc))
 80024d6:	e019      	b.n	800250c <HAL_ADC_ConfigChannel+0x7c0>
                                         LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
        }
      }
      else if (pConfig->Channel == ADC_CHANNEL_VDDCORE)
 80024d8:	683b      	ldr	r3, [r7, #0]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	4a19      	ldr	r2, [pc, #100]	@ (8002544 <HAL_ADC_ConfigChannel+0x7f8>)
 80024de:	4293      	cmp	r3, r2
 80024e0:	d114      	bne.n	800250c <HAL_ADC_ConfigChannel+0x7c0>
      {
        if (ADC_VDDCORE_INSTANCE(hadc))
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	4a15      	ldr	r2, [pc, #84]	@ (800253c <HAL_ADC_ConfigChannel+0x7f0>)
 80024e8:	4293      	cmp	r3, r2
 80024ea:	d10f      	bne.n	800250c <HAL_ADC_ConfigChannel+0x7c0>
        {
          LL_ADC_SetPathInternalChAdd(hadc->Instance, LL_ADC_PATH_INTERNAL_VDDCORE);
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	2101      	movs	r1, #1
 80024f2:	4618      	mov	r0, r3
 80024f4:	f7ff f922 	bl	800173c <LL_ADC_SetPathInternalChAdd>
 80024f8:	e008      	b.n	800250c <HAL_ADC_ConfigChannel+0x7c0>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80024fe:	f043 0220 	orr.w	r2, r3, #32
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8002506:	2301      	movs	r3, #1
 8002508:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2200      	movs	r2, #0
 8002510:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8002514:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8002518:	4618      	mov	r0, r3
 800251a:	37d8      	adds	r7, #216	@ 0xd8
 800251c:	46bd      	mov	sp, r7
 800251e:	bd80      	pop	{r7, pc}
 8002520:	80080000 	.word	0x80080000
 8002524:	40022300 	.word	0x40022300
 8002528:	c3210000 	.word	0xc3210000
 800252c:	40022000 	.word	0x40022000
 8002530:	24000000 	.word	0x24000000
 8002534:	053e2d63 	.word	0x053e2d63
 8002538:	43290000 	.word	0x43290000
 800253c:	40022100 	.word	0x40022100
 8002540:	c7520000 	.word	0xc7520000
 8002544:	475a0000 	.word	0x475a0000

08002548 <LL_ADC_IsEnabled>:
{
 8002548:	b480      	push	{r7}
 800254a:	b083      	sub	sp, #12
 800254c:	af00      	add	r7, sp, #0
 800254e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	689b      	ldr	r3, [r3, #8]
 8002554:	f003 0301 	and.w	r3, r3, #1
 8002558:	2b01      	cmp	r3, #1
 800255a:	d101      	bne.n	8002560 <LL_ADC_IsEnabled+0x18>
 800255c:	2301      	movs	r3, #1
 800255e:	e000      	b.n	8002562 <LL_ADC_IsEnabled+0x1a>
 8002560:	2300      	movs	r3, #0
}
 8002562:	4618      	mov	r0, r3
 8002564:	370c      	adds	r7, #12
 8002566:	46bd      	mov	sp, r7
 8002568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256c:	4770      	bx	lr

0800256e <LL_ADC_REG_IsConversionOngoing>:
{
 800256e:	b480      	push	{r7}
 8002570:	b083      	sub	sp, #12
 8002572:	af00      	add	r7, sp, #0
 8002574:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	689b      	ldr	r3, [r3, #8]
 800257a:	f003 0304 	and.w	r3, r3, #4
 800257e:	2b04      	cmp	r3, #4
 8002580:	d101      	bne.n	8002586 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002582:	2301      	movs	r3, #1
 8002584:	e000      	b.n	8002588 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002586:	2300      	movs	r3, #0
}
 8002588:	4618      	mov	r0, r3
 800258a:	370c      	adds	r7, #12
 800258c:	46bd      	mov	sp, r7
 800258e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002592:	4770      	bx	lr

08002594 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 8002594:	b590      	push	{r4, r7, lr}
 8002596:	b0a1      	sub	sp, #132	@ 0x84
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
 800259c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800259e:	2300      	movs	r3, #0
 80025a0:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80025aa:	2b01      	cmp	r3, #1
 80025ac:	d101      	bne.n	80025b2 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80025ae:	2302      	movs	r3, #2
 80025b0:	e087      	b.n	80026c2 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	2201      	movs	r2, #1
 80025b6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80025ba:	2300      	movs	r3, #0
 80025bc:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80025be:	2300      	movs	r3, #0
 80025c0:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	4a41      	ldr	r2, [pc, #260]	@ (80026cc <HAL_ADCEx_MultiModeConfigChannel+0x138>)
 80025c8:	4293      	cmp	r3, r2
 80025ca:	d102      	bne.n	80025d2 <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80025cc:	4b40      	ldr	r3, [pc, #256]	@ (80026d0 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 80025ce:	60fb      	str	r3, [r7, #12]
 80025d0:	e001      	b.n	80025d6 <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80025d2:	2300      	movs	r3, #0
 80025d4:	60fb      	str	r3, [r7, #12]

  if (tmp_hadc_slave.Instance == NULL)
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d10b      	bne.n	80025f4 <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80025e0:	f043 0220 	orr.w	r2, r3, #32
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	2200      	movs	r2, #0
 80025ec:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    return HAL_ERROR;
 80025f0:	2301      	movs	r3, #1
 80025f2:	e066      	b.n	80026c2 <HAL_ADCEx_MultiModeConfigChannel+0x12e>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	4618      	mov	r0, r3
 80025f8:	f7ff ffb9 	bl	800256e <LL_ADC_REG_IsConversionOngoing>
 80025fc:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	4618      	mov	r0, r3
 8002604:	f7ff ffb3 	bl	800256e <LL_ADC_REG_IsConversionOngoing>
 8002608:	4603      	mov	r3, r0
 800260a:	2b00      	cmp	r3, #0
 800260c:	d148      	bne.n	80026a0 <HAL_ADCEx_MultiModeConfigChannel+0x10c>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800260e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002610:	2b00      	cmp	r3, #0
 8002612:	d145      	bne.n	80026a0 <HAL_ADCEx_MultiModeConfigChannel+0x10c>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002614:	4b2f      	ldr	r3, [pc, #188]	@ (80026d4 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8002616:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8002618:	683b      	ldr	r3, [r7, #0]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	2b00      	cmp	r3, #0
 800261e:	d027      	beq.n	8002670 <HAL_ADCEx_MultiModeConfigChannel+0xdc>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002620:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002622:	689b      	ldr	r3, [r3, #8]
 8002624:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	6859      	ldr	r1, [r3, #4]
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002630:	085b      	lsrs	r3, r3, #1
 8002632:	035b      	lsls	r3, r3, #13
 8002634:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002638:	430b      	orrs	r3, r1
 800263a:	431a      	orrs	r2, r3
 800263c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800263e:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002640:	4822      	ldr	r0, [pc, #136]	@ (80026cc <HAL_ADCEx_MultiModeConfigChannel+0x138>)
 8002642:	f7ff ff81 	bl	8002548 <LL_ADC_IsEnabled>
 8002646:	4604      	mov	r4, r0
 8002648:	4821      	ldr	r0, [pc, #132]	@ (80026d0 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 800264a:	f7ff ff7d 	bl	8002548 <LL_ADC_IsEnabled>
 800264e:	4603      	mov	r3, r0
 8002650:	4323      	orrs	r3, r4
 8002652:	2b00      	cmp	r3, #0
 8002654:	d12e      	bne.n	80026b4 <HAL_ADCEx_MultiModeConfigChannel+0x120>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002656:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002658:	689a      	ldr	r2, [r3, #8]
 800265a:	4b1f      	ldr	r3, [pc, #124]	@ (80026d8 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 800265c:	4013      	ands	r3, r2
 800265e:	683a      	ldr	r2, [r7, #0]
 8002660:	6811      	ldr	r1, [r2, #0]
 8002662:	683a      	ldr	r2, [r7, #0]
 8002664:	6892      	ldr	r2, [r2, #8]
 8002666:	430a      	orrs	r2, r1
 8002668:	431a      	orrs	r2, r3
 800266a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800266c:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800266e:	e021      	b.n	80026b4 <HAL_ADCEx_MultiModeConfigChannel+0x120>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002670:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002672:	689b      	ldr	r3, [r3, #8]
 8002674:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002678:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800267a:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800267c:	4813      	ldr	r0, [pc, #76]	@ (80026cc <HAL_ADCEx_MultiModeConfigChannel+0x138>)
 800267e:	f7ff ff63 	bl	8002548 <LL_ADC_IsEnabled>
 8002682:	4604      	mov	r4, r0
 8002684:	4812      	ldr	r0, [pc, #72]	@ (80026d0 <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8002686:	f7ff ff5f 	bl	8002548 <LL_ADC_IsEnabled>
 800268a:	4603      	mov	r3, r0
 800268c:	4323      	orrs	r3, r4
 800268e:	2b00      	cmp	r3, #0
 8002690:	d110      	bne.n	80026b4 <HAL_ADCEx_MultiModeConfigChannel+0x120>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002692:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002694:	689a      	ldr	r2, [r3, #8]
 8002696:	4b10      	ldr	r3, [pc, #64]	@ (80026d8 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8002698:	4013      	ands	r3, r2
 800269a:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 800269c:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800269e:	e009      	b.n	80026b4 <HAL_ADCEx_MultiModeConfigChannel+0x120>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026a4:	f043 0220 	orr.w	r2, r3, #32
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 80026ac:	2301      	movs	r3, #1
 80026ae:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 80026b2:	e000      	b.n	80026b6 <HAL_ADCEx_MultiModeConfigChannel+0x122>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80026b4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	2200      	movs	r2, #0
 80026ba:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 80026be:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	3784      	adds	r7, #132	@ 0x84
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd90      	pop	{r4, r7, pc}
 80026ca:	bf00      	nop
 80026cc:	40022000 	.word	0x40022000
 80026d0:	40022100 	.word	0x40022100
 80026d4:	40022300 	.word	0x40022300
 80026d8:	fffff0e0 	.word	0xfffff0e0

080026dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80026dc:	b480      	push	{r7}
 80026de:	b085      	sub	sp, #20
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	f003 0307 	and.w	r3, r3, #7
 80026ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80026ec:	4b0b      	ldr	r3, [pc, #44]	@ (800271c <__NVIC_SetPriorityGrouping+0x40>)
 80026ee:	68db      	ldr	r3, [r3, #12]
 80026f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80026f2:	68ba      	ldr	r2, [r7, #8]
 80026f4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80026f8:	4013      	ands	r3, r2
 80026fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002700:	68bb      	ldr	r3, [r7, #8]
 8002702:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002704:	4b06      	ldr	r3, [pc, #24]	@ (8002720 <__NVIC_SetPriorityGrouping+0x44>)
 8002706:	4313      	orrs	r3, r2
 8002708:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800270a:	4a04      	ldr	r2, [pc, #16]	@ (800271c <__NVIC_SetPriorityGrouping+0x40>)
 800270c:	68bb      	ldr	r3, [r7, #8]
 800270e:	60d3      	str	r3, [r2, #12]
}
 8002710:	bf00      	nop
 8002712:	3714      	adds	r7, #20
 8002714:	46bd      	mov	sp, r7
 8002716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271a:	4770      	bx	lr
 800271c:	e000ed00 	.word	0xe000ed00
 8002720:	05fa0000 	.word	0x05fa0000

08002724 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002724:	b480      	push	{r7}
 8002726:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002728:	4b04      	ldr	r3, [pc, #16]	@ (800273c <__NVIC_GetPriorityGrouping+0x18>)
 800272a:	68db      	ldr	r3, [r3, #12]
 800272c:	0a1b      	lsrs	r3, r3, #8
 800272e:	f003 0307 	and.w	r3, r3, #7
}
 8002732:	4618      	mov	r0, r3
 8002734:	46bd      	mov	sp, r7
 8002736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800273a:	4770      	bx	lr
 800273c:	e000ed00 	.word	0xe000ed00

08002740 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002740:	b480      	push	{r7}
 8002742:	b083      	sub	sp, #12
 8002744:	af00      	add	r7, sp, #0
 8002746:	4603      	mov	r3, r0
 8002748:	6039      	str	r1, [r7, #0]
 800274a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 800274c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002750:	2b00      	cmp	r3, #0
 8002752:	db0a      	blt.n	800276a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002754:	683b      	ldr	r3, [r7, #0]
 8002756:	b2da      	uxtb	r2, r3
 8002758:	490c      	ldr	r1, [pc, #48]	@ (800278c <__NVIC_SetPriority+0x4c>)
 800275a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800275e:	0112      	lsls	r2, r2, #4
 8002760:	b2d2      	uxtb	r2, r2
 8002762:	440b      	add	r3, r1
 8002764:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002768:	e00a      	b.n	8002780 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	b2da      	uxtb	r2, r3
 800276e:	4908      	ldr	r1, [pc, #32]	@ (8002790 <__NVIC_SetPriority+0x50>)
 8002770:	88fb      	ldrh	r3, [r7, #6]
 8002772:	f003 030f 	and.w	r3, r3, #15
 8002776:	3b04      	subs	r3, #4
 8002778:	0112      	lsls	r2, r2, #4
 800277a:	b2d2      	uxtb	r2, r2
 800277c:	440b      	add	r3, r1
 800277e:	761a      	strb	r2, [r3, #24]
}
 8002780:	bf00      	nop
 8002782:	370c      	adds	r7, #12
 8002784:	46bd      	mov	sp, r7
 8002786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800278a:	4770      	bx	lr
 800278c:	e000e100 	.word	0xe000e100
 8002790:	e000ed00 	.word	0xe000ed00

08002794 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002794:	b480      	push	{r7}
 8002796:	b089      	sub	sp, #36	@ 0x24
 8002798:	af00      	add	r7, sp, #0
 800279a:	60f8      	str	r0, [r7, #12]
 800279c:	60b9      	str	r1, [r7, #8]
 800279e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	f003 0307 	and.w	r3, r3, #7
 80027a6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80027a8:	69fb      	ldr	r3, [r7, #28]
 80027aa:	f1c3 0307 	rsb	r3, r3, #7
 80027ae:	2b04      	cmp	r3, #4
 80027b0:	bf28      	it	cs
 80027b2:	2304      	movcs	r3, #4
 80027b4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80027b6:	69fb      	ldr	r3, [r7, #28]
 80027b8:	3304      	adds	r3, #4
 80027ba:	2b06      	cmp	r3, #6
 80027bc:	d902      	bls.n	80027c4 <NVIC_EncodePriority+0x30>
 80027be:	69fb      	ldr	r3, [r7, #28]
 80027c0:	3b03      	subs	r3, #3
 80027c2:	e000      	b.n	80027c6 <NVIC_EncodePriority+0x32>
 80027c4:	2300      	movs	r3, #0
 80027c6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027c8:	f04f 32ff 	mov.w	r2, #4294967295
 80027cc:	69bb      	ldr	r3, [r7, #24]
 80027ce:	fa02 f303 	lsl.w	r3, r2, r3
 80027d2:	43da      	mvns	r2, r3
 80027d4:	68bb      	ldr	r3, [r7, #8]
 80027d6:	401a      	ands	r2, r3
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80027dc:	f04f 31ff 	mov.w	r1, #4294967295
 80027e0:	697b      	ldr	r3, [r7, #20]
 80027e2:	fa01 f303 	lsl.w	r3, r1, r3
 80027e6:	43d9      	mvns	r1, r3
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80027ec:	4313      	orrs	r3, r2
         );
}
 80027ee:	4618      	mov	r0, r3
 80027f0:	3724      	adds	r7, #36	@ 0x24
 80027f2:	46bd      	mov	sp, r7
 80027f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f8:	4770      	bx	lr
	...

080027fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b082      	sub	sp, #8
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	3b01      	subs	r3, #1
 8002808:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800280c:	d301      	bcc.n	8002812 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800280e:	2301      	movs	r3, #1
 8002810:	e00f      	b.n	8002832 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002812:	4a0a      	ldr	r2, [pc, #40]	@ (800283c <SysTick_Config+0x40>)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	3b01      	subs	r3, #1
 8002818:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800281a:	210f      	movs	r1, #15
 800281c:	f04f 30ff 	mov.w	r0, #4294967295
 8002820:	f7ff ff8e 	bl	8002740 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002824:	4b05      	ldr	r3, [pc, #20]	@ (800283c <SysTick_Config+0x40>)
 8002826:	2200      	movs	r2, #0
 8002828:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800282a:	4b04      	ldr	r3, [pc, #16]	@ (800283c <SysTick_Config+0x40>)
 800282c:	2207      	movs	r2, #7
 800282e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002830:	2300      	movs	r3, #0
}
 8002832:	4618      	mov	r0, r3
 8002834:	3708      	adds	r7, #8
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}
 800283a:	bf00      	nop
 800283c:	e000e010 	.word	0xe000e010

08002840 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b082      	sub	sp, #8
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002848:	6878      	ldr	r0, [r7, #4]
 800284a:	f7ff ff47 	bl	80026dc <__NVIC_SetPriorityGrouping>
}
 800284e:	bf00      	nop
 8002850:	3708      	adds	r7, #8
 8002852:	46bd      	mov	sp, r7
 8002854:	bd80      	pop	{r7, pc}

08002856 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002856:	b580      	push	{r7, lr}
 8002858:	b086      	sub	sp, #24
 800285a:	af00      	add	r7, sp, #0
 800285c:	4603      	mov	r3, r0
 800285e:	60b9      	str	r1, [r7, #8]
 8002860:	607a      	str	r2, [r7, #4]
 8002862:	81fb      	strh	r3, [r7, #14]
  uint32_t prioritygroup;

  /* Check the parameters */
  assert_param(IS_NVIC_PRIO_INTERRUPT(IRQn));
  prioritygroup = NVIC_GetPriorityGrouping();
 8002864:	f7ff ff5e 	bl	8002724 <__NVIC_GetPriorityGrouping>
 8002868:	6178      	str	r0, [r7, #20]
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority, prioritygroup));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority, prioritygroup));

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800286a:	687a      	ldr	r2, [r7, #4]
 800286c:	68b9      	ldr	r1, [r7, #8]
 800286e:	6978      	ldr	r0, [r7, #20]
 8002870:	f7ff ff90 	bl	8002794 <NVIC_EncodePriority>
 8002874:	4602      	mov	r2, r0
 8002876:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800287a:	4611      	mov	r1, r2
 800287c:	4618      	mov	r0, r3
 800287e:	f7ff ff5f 	bl	8002740 <__NVIC_SetPriority>
}
 8002882:	bf00      	nop
 8002884:	3718      	adds	r7, #24
 8002886:	46bd      	mov	sp, r7
 8002888:	bd80      	pop	{r7, pc}

0800288a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800288a:	b580      	push	{r7, lr}
 800288c:	b082      	sub	sp, #8
 800288e:	af00      	add	r7, sp, #0
 8002890:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002892:	6878      	ldr	r0, [r7, #4]
 8002894:	f7ff ffb2 	bl	80027fc <SysTick_Config>
 8002898:	4603      	mov	r3, r0
}
 800289a:	4618      	mov	r0, r3
 800289c:	3708      	adds	r7, #8
 800289e:	46bd      	mov	sp, r7
 80028a0:	bd80      	pop	{r7, pc}

080028a2 <HAL_DMA_Abort>:
  *         is suspended while a data transfer is on-going, the current data will be transferred and the channel will be
  *         effectively suspended only after the transfer of any on-going data is finished.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *const hdma)
{
 80028a2:	b580      	push	{r7, lr}
 80028a4:	b084      	sub	sp, #16
 80028a6:	af00      	add	r7, sp, #0
 80028a8:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart =  HAL_GetTick();
 80028aa:	f7fe fe2d 	bl	8001508 <HAL_GetTick>
 80028ae:	60f8      	str	r0, [r7, #12]

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d101      	bne.n	80028ba <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 80028b6:	2301      	movs	r3, #1
 80028b8:	e06b      	b.n	8002992 <HAL_DMA_Abort+0xf0>
  }

  /* Check DMA channel state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80028c0:	b2db      	uxtb	r3, r3
 80028c2:	2b02      	cmp	r3, #2
 80028c4:	d008      	beq.n	80028d8 <HAL_DMA_Abort+0x36>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	2220      	movs	r2, #32
 80028ca:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	2200      	movs	r2, #0
 80028d0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 80028d4:	2301      	movs	r3, #1
 80028d6:	e05c      	b.n	8002992 <HAL_DMA_Abort+0xf0>
  }
  else
  {
    /* Suspend the channel */
    hdma->Instance->CCR |= DMA_CCR_SUSP;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	695a      	ldr	r2, [r3, #20]
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f042 0204 	orr.w	r2, r2, #4
 80028e6:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_SUSPEND;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	2205      	movs	r2, #5
 80028ec:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check if the DMA Channel is suspended */
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 80028f0:	e020      	b.n	8002934 <HAL_DMA_Abort+0x92>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 80028f2:	f7fe fe09 	bl	8001508 <HAL_GetTick>
 80028f6:	4602      	mov	r2, r0
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	1ad3      	subs	r3, r2, r3
 80028fc:	2b05      	cmp	r3, #5
 80028fe:	d919      	bls.n	8002934 <HAL_DMA_Abort+0x92>
      {
        /* Update the DMA channel error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TIMEOUT;
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002904:	f043 0210 	orr.w	r2, r3, #16
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	659a      	str	r2, [r3, #88]	@ 0x58

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_ERROR;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	2203      	movs	r2, #3
 8002910:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002918:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800291c:	2b00      	cmp	r3, #0
 800291e:	d003      	beq.n	8002928 <HAL_DMA_Abort+0x86>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002924:	2201      	movs	r2, #1
 8002926:	731a      	strb	r2, [r3, #12]
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	2200      	movs	r2, #0
 800292c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        return HAL_ERROR;
 8002930:	2301      	movs	r3, #1
 8002932:	e02e      	b.n	8002992 <HAL_DMA_Abort+0xf0>
    while ((hdma->Instance->CSR & DMA_CSR_SUSPF) == 0U)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	691b      	ldr	r3, [r3, #16]
 800293a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800293e:	2b00      	cmp	r3, #0
 8002940:	d0d7      	beq.n	80028f2 <HAL_DMA_Abort+0x50>
      }
    }

    /* Reset the channel */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	695a      	ldr	r2, [r3, #20]
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f042 0202 	orr.w	r2, r2, #2
 8002950:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2204      	movs	r2, #4
 8002956:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Clear all status flags */
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT | DMA_FLAG_DTE | DMA_FLAG_ULE | DMA_FLAG_USE | DMA_FLAG_SUSP |
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f44f 42fe 	mov.w	r2, #32512	@ 0x7f00
 8002962:	60da      	str	r2, [r3, #12]
                                DMA_FLAG_TO));

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2201      	movs	r2, #1
 8002968:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002970:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002974:	2b00      	cmp	r3, #0
 8002976:	d007      	beq.n	8002988 <HAL_DMA_Abort+0xe6>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800297c:	2201      	movs	r2, #1
 800297e:	731a      	strb	r2, [r3, #12]

      /* Clear remaining data size to ensure loading linked-list from memory next start */
      hdma->Instance->CBR1 = 0U;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	2200      	movs	r2, #0
 8002986:	649a      	str	r2, [r3, #72]	@ 0x48
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	2200      	movs	r2, #0
 800298c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8002990:	2300      	movs	r3, #0
}
 8002992:	4618      	mov	r0, r3
 8002994:	3710      	adds	r7, #16
 8002996:	46bd      	mov	sp, r7
 8002998:	bd80      	pop	{r7, pc}
	...

0800299c <HAL_DTS_Init>:
  *         parameters in the DTS_InitTypeDef and initialize the associated handle.
  * @param  hdts  DTS handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DTS_Init(DTS_HandleTypeDef *hdts)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b082      	sub	sp, #8
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
  /* Check the DTS handle allocation */
  if (hdts == NULL)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d101      	bne.n	80029ae <HAL_DTS_Init+0x12>
  {
    return HAL_ERROR;
 80029aa:	2301      	movs	r3, #1
 80029ac:	e089      	b.n	8002ac2 <HAL_DTS_Init+0x126>
  assert_param(IS_DTS_TRIGGERINPUT(hdts->Init.TriggerInput));
  assert_param(IS_DTS_SAMPLINGTIME(hdts->Init.SamplingTime));
  assert_param(IS_DTS_THRESHOLD(hdts->Init.HighThreshold));
  assert_param(IS_DTS_THRESHOLD(hdts->Init.LowThreshold));

  if (hdts->State == HAL_DTS_STATE_RESET)
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80029b4:	b2db      	uxtb	r3, r3
 80029b6:	2b00      	cmp	r3, #0
 80029b8:	d102      	bne.n	80029c0 <HAL_DTS_Init+0x24>

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hdts->MspInitCallback(hdts);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_DTS_MspInit(hdts);
 80029ba:	6878      	ldr	r0, [r7, #4]
 80029bc:	f7fd ff82 	bl	80008c4 <HAL_DTS_MspInit>
#endif /* USE_HAL_DTS_REGISTER_CALLBACKS */
  }

  /* Change the DTS state */
  hdts->State = HAL_DTS_STATE_BUSY;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2202      	movs	r2, #2
 80029c4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check ramp coefficient */
  if (hdts->Instance->RAMPVALR == 0UL)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	691b      	ldr	r3, [r3, #16]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d101      	bne.n	80029d6 <HAL_DTS_Init+0x3a>
  {
    return HAL_ERROR;
 80029d2:	2301      	movs	r3, #1
 80029d4:	e075      	b.n	8002ac2 <HAL_DTS_Init+0x126>
  }

  /* Check factory calibration temperature  */
  if (hdts->Instance->T0VALR1 == 0UL)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	689b      	ldr	r3, [r3, #8]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d101      	bne.n	80029e4 <HAL_DTS_Init+0x48>
  {
    return HAL_ERROR;
 80029e0:	2301      	movs	r3, #1
 80029e2:	e06e      	b.n	8002ac2 <HAL_DTS_Init+0x126>
  }

  /* Check Quick Measure option is enabled or disabled */
  if (hdts->Init.QuickMeasure == DTS_QUICKMEAS_DISABLE)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d108      	bne.n	80029fe <HAL_DTS_Init+0x62>
    if (hdts->Init.RefClock == DTS_REFCLKSEL_PCLK)
    {
      assert_param(IS_DTS_DIVIDER_RATIO_NUMBER(hdts->Init.Divider));
    }
    /* Quick measurement mode disabled */
    CLEAR_BIT(hdts->Instance->CFGR1, DTS_CFGR1_Q_MEAS_OPT);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	681a      	ldr	r2, [r3, #0]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f422 1200 	bic.w	r2, r2, #2097152	@ 0x200000
 80029fa:	601a      	str	r2, [r3, #0]
 80029fc:	e00e      	b.n	8002a1c <HAL_DTS_Init+0x80>
  }
  else
  {
    /* DTS_QUICKMEAS_ENABLE shall be used only when the LSE clock is
       selected as reference clock */
    if (hdts->Init.RefClock != DTS_REFCLKSEL_LSE)
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002a06:	d001      	beq.n	8002a0c <HAL_DTS_Init+0x70>
    {
      return HAL_ERROR;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	e05a      	b.n	8002ac2 <HAL_DTS_Init+0x126>
    }

    /* Quick measurement mode enabled - no calibration needed */
    SET_BIT(hdts->Instance->CFGR1, DTS_CFGR1_Q_MEAS_OPT);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	681a      	ldr	r2, [r3, #0]
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	f442 1200 	orr.w	r2, r2, #2097152	@ 0x200000
 8002a1a:	601a      	str	r2, [r3, #0]
  }

  /* set the DTS clk source */
  if (hdts->Init.RefClock == DTS_REFCLKSEL_LSE)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	689b      	ldr	r3, [r3, #8]
 8002a20:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002a24:	d108      	bne.n	8002a38 <HAL_DTS_Init+0x9c>
  {
    SET_BIT(hdts->Instance->CFGR1, DTS_CFGR1_REFCLK_SEL);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	681a      	ldr	r2, [r3, #0]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8002a34:	601a      	str	r2, [r3, #0]
 8002a36:	e007      	b.n	8002a48 <HAL_DTS_Init+0xac>
  }
  else
  {
    CLEAR_BIT(hdts->Instance->CFGR1, DTS_CFGR1_REFCLK_SEL);
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	681a      	ldr	r2, [r3, #0]
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	681b      	ldr	r3, [r3, #0]
 8002a42:	f422 1280 	bic.w	r2, r2, #1048576	@ 0x100000
 8002a46:	601a      	str	r2, [r3, #0]
  }

  MODIFY_REG(hdts->Instance->CFGR1, DTS_CFGR1_HSREF_CLK_DIV, (hdts->Init.Divider << DTS_CFGR1_HSREF_CLK_DIV_Pos));
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	f023 41fe 	bic.w	r1, r3, #2130706432	@ 0x7f000000
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	695b      	ldr	r3, [r3, #20]
 8002a56:	061a      	lsls	r2, r3, #24
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	681b      	ldr	r3, [r3, #0]
 8002a5c:	430a      	orrs	r2, r1
 8002a5e:	601a      	str	r2, [r3, #0]
  MODIFY_REG(hdts->Instance->CFGR1, DTS_CFGR1_TS1_SMP_TIME, hdts->Init.SamplingTime);
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	f423 2170 	bic.w	r1, r3, #983040	@ 0xf0000
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	691a      	ldr	r2, [r3, #16]
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	430a      	orrs	r2, r1
 8002a74:	601a      	str	r2, [r3, #0]
  MODIFY_REG(hdts->Instance->CFGR1, DTS_CFGR1_TS1_INTRIG_SEL, hdts->Init.TriggerInput);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f423 6170 	bic.w	r1, r3, #3840	@ 0xf00
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	68da      	ldr	r2, [r3, #12]
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	430a      	orrs	r2, r1
 8002a8a:	601a      	str	r2, [r3, #0]
  MODIFY_REG(hdts->Instance->ITR1, DTS_ITR1_TS1_HITTHD, (hdts->Init.HighThreshold << DTS_ITR1_TS1_HITTHD_Pos));
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	695b      	ldr	r3, [r3, #20]
 8002a92:	b299      	uxth	r1, r3
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	699b      	ldr	r3, [r3, #24]
 8002a98:	041a      	lsls	r2, r3, #16
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	430a      	orrs	r2, r1
 8002aa0:	615a      	str	r2, [r3, #20]
  MODIFY_REG(hdts->Instance->ITR1, DTS_ITR1_TS1_LITTHD, hdts->Init.LowThreshold);
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	695a      	ldr	r2, [r3, #20]
 8002aa8:	4b08      	ldr	r3, [pc, #32]	@ (8002acc <HAL_DTS_Init+0x130>)
 8002aaa:	4013      	ands	r3, r2
 8002aac:	687a      	ldr	r2, [r7, #4]
 8002aae:	69d1      	ldr	r1, [r2, #28]
 8002ab0:	687a      	ldr	r2, [r7, #4]
 8002ab2:	6812      	ldr	r2, [r2, #0]
 8002ab4:	430b      	orrs	r3, r1
 8002ab6:	6153      	str	r3, [r2, #20]

  /* Change the DTS state */
  hdts->State = HAL_DTS_STATE_READY;
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	2201      	movs	r2, #1
 8002abc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  return HAL_OK;
 8002ac0:	2300      	movs	r3, #0
}
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	3708      	adds	r7, #8
 8002ac6:	46bd      	mov	sp, r7
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	ffff0000 	.word	0xffff0000

08002ad0 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	af00      	add	r7, sp, #0
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8002ad4:	4b0c      	ldr	r3, [pc, #48]	@ (8002b08 <HAL_FLASH_Unlock+0x38>)
 8002ad6:	691b      	ldr	r3, [r3, #16]
 8002ad8:	f003 0301 	and.w	r3, r3, #1
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d00d      	beq.n	8002afc <HAL_FLASH_Unlock+0x2c>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8002ae0:	4b09      	ldr	r3, [pc, #36]	@ (8002b08 <HAL_FLASH_Unlock+0x38>)
 8002ae2:	4a0a      	ldr	r2, [pc, #40]	@ (8002b0c <HAL_FLASH_Unlock+0x3c>)
 8002ae4:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8002ae6:	4b08      	ldr	r3, [pc, #32]	@ (8002b08 <HAL_FLASH_Unlock+0x38>)
 8002ae8:	4a09      	ldr	r2, [pc, #36]	@ (8002b10 <HAL_FLASH_Unlock+0x40>)
 8002aea:	605a      	str	r2, [r3, #4]

    /* verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8002aec:	4b06      	ldr	r3, [pc, #24]	@ (8002b08 <HAL_FLASH_Unlock+0x38>)
 8002aee:	691b      	ldr	r3, [r3, #16]
 8002af0:	f003 0301 	and.w	r3, r3, #1
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d001      	beq.n	8002afc <HAL_FLASH_Unlock+0x2c>
    {
      return HAL_ERROR;
 8002af8:	2301      	movs	r3, #1
 8002afa:	e000      	b.n	8002afe <HAL_FLASH_Unlock+0x2e>
    }
  }

  return HAL_OK;
 8002afc:	2300      	movs	r3, #0
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	46bd      	mov	sp, r7
 8002b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b06:	4770      	bx	lr
 8002b08:	52002000 	.word	0x52002000
 8002b0c:	45670123 	.word	0x45670123
 8002b10:	cdef89ab 	.word	0xcdef89ab

08002b14 <HAL_FLASH_Lock>:
/**
  * @brief  Lock the FLASH control register access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8002b14:	b480      	push	{r7}
 8002b16:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  SET_BIT(FLASH->CR, FLASH_CR_LOCK);
 8002b18:	4b09      	ldr	r3, [pc, #36]	@ (8002b40 <HAL_FLASH_Lock+0x2c>)
 8002b1a:	691b      	ldr	r3, [r3, #16]
 8002b1c:	4a08      	ldr	r2, [pc, #32]	@ (8002b40 <HAL_FLASH_Lock+0x2c>)
 8002b1e:	f043 0301 	orr.w	r3, r3, #1
 8002b22:	6113      	str	r3, [r2, #16]

  /* verify Flash is locked */
  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != 0U)
 8002b24:	4b06      	ldr	r3, [pc, #24]	@ (8002b40 <HAL_FLASH_Lock+0x2c>)
 8002b26:	691b      	ldr	r3, [r3, #16]
 8002b28:	f003 0301 	and.w	r3, r3, #1
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d001      	beq.n	8002b34 <HAL_FLASH_Lock+0x20>
  {
    return HAL_OK;
 8002b30:	2300      	movs	r3, #0
 8002b32:	e000      	b.n	8002b36 <HAL_FLASH_Lock+0x22>
  }

  return HAL_ERROR;
 8002b34:	2301      	movs	r3, #1
}
 8002b36:	4618      	mov	r0, r3
 8002b38:	46bd      	mov	sp, r7
 8002b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3e:	4770      	bx	lr
 8002b40:	52002000 	.word	0x52002000

08002b44 <HAL_FLASH_OB_Unlock>:
/**
  * @brief  Unlock the FLASH Option Bytes Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Unlock(void)
{
 8002b44:	b480      	push	{r7}
 8002b46:	af00      	add	r7, sp, #0
  if (READ_BIT(FLASH->OPTCR, FLASH_OPTCR_OPTLOCK) != 0U)
 8002b48:	4b0e      	ldr	r3, [pc, #56]	@ (8002b84 <HAL_FLASH_OB_Unlock+0x40>)
 8002b4a:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8002b4e:	f003 0301 	and.w	r3, r3, #1
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d010      	beq.n	8002b78 <HAL_FLASH_OB_Unlock+0x34>
  {
    /* Authorizes the Option Byte register programming */
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPT_KEY1);
 8002b56:	4b0b      	ldr	r3, [pc, #44]	@ (8002b84 <HAL_FLASH_OB_Unlock+0x40>)
 8002b58:	4a0b      	ldr	r2, [pc, #44]	@ (8002b88 <HAL_FLASH_OB_Unlock+0x44>)
 8002b5a:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100
    WRITE_REG(FLASH->OPTKEYR, FLASH_OPT_KEY2);
 8002b5e:	4b09      	ldr	r3, [pc, #36]	@ (8002b84 <HAL_FLASH_OB_Unlock+0x40>)
 8002b60:	4a0a      	ldr	r2, [pc, #40]	@ (8002b8c <HAL_FLASH_OB_Unlock+0x48>)
 8002b62:	f8c3 2100 	str.w	r2, [r3, #256]	@ 0x100

    /* Verify that the Option Bytes are unlocked */
    if (READ_BIT(FLASH->OPTCR, FLASH_OPTCR_OPTLOCK) != 0U)
 8002b66:	4b07      	ldr	r3, [pc, #28]	@ (8002b84 <HAL_FLASH_OB_Unlock+0x40>)
 8002b68:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8002b6c:	f003 0301 	and.w	r3, r3, #1
 8002b70:	2b00      	cmp	r3, #0
 8002b72:	d001      	beq.n	8002b78 <HAL_FLASH_OB_Unlock+0x34>
    {
      return HAL_ERROR;
 8002b74:	2301      	movs	r3, #1
 8002b76:	e000      	b.n	8002b7a <HAL_FLASH_OB_Unlock+0x36>
    }
  }

  return HAL_OK;
 8002b78:	2300      	movs	r3, #0
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	46bd      	mov	sp, r7
 8002b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b82:	4770      	bx	lr
 8002b84:	52002000 	.word	0x52002000
 8002b88:	08192a3b 	.word	0x08192a3b
 8002b8c:	4c5d6e7f 	.word	0x4c5d6e7f

08002b90 <HAL_FLASH_OB_Lock>:
/**
  * @brief  Lock the FLASH Option Bytes Registers access.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_OB_Lock(void)
{
 8002b90:	b480      	push	{r7}
 8002b92:	af00      	add	r7, sp, #0
  /* Set the OPTLOCK Bit to lock the FLASH Option Byte Registers access */
  SET_BIT(FLASH->OPTCR, FLASH_OPTCR_OPTLOCK);
 8002b94:	4b0b      	ldr	r3, [pc, #44]	@ (8002bc4 <HAL_FLASH_OB_Lock+0x34>)
 8002b96:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8002b9a:	4a0a      	ldr	r2, [pc, #40]	@ (8002bc4 <HAL_FLASH_OB_Lock+0x34>)
 8002b9c:	f043 0301 	orr.w	r3, r3, #1
 8002ba0:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

  /* Verify that the Option Bytes are locked */
  if (READ_BIT(FLASH->OPTCR, FLASH_OPTCR_OPTLOCK) != 0U)
 8002ba4:	4b07      	ldr	r3, [pc, #28]	@ (8002bc4 <HAL_FLASH_OB_Lock+0x34>)
 8002ba6:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8002baa:	f003 0301 	and.w	r3, r3, #1
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d001      	beq.n	8002bb6 <HAL_FLASH_OB_Lock+0x26>
  {
    return HAL_OK;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	e000      	b.n	8002bb8 <HAL_FLASH_OB_Lock+0x28>
  }

  return HAL_ERROR;
 8002bb6:	2301      	movs	r3, #1
}
 8002bb8:	4618      	mov	r0, r3
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc0:	4770      	bx	lr
 8002bc2:	bf00      	nop
 8002bc4:	52002000 	.word	0x52002000

08002bc8 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operation timeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 8002bc8:	b580      	push	{r7, lr}
 8002bca:	b084      	sub	sp, #16
 8002bcc:	af00      	add	r7, sp, #0
 8002bce:	6078      	str	r0, [r7, #4]
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */

  uint32_t timeout = HAL_GetTick() + Timeout;
 8002bd0:	f7fe fc9a 	bl	8001508 <HAL_GetTick>
 8002bd4:	4602      	mov	r2, r0
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	4413      	add	r3, r2
 8002bda:	60fb      	str	r3, [r7, #12]
  uint32_t error;

  while ((FLASH->SR & FLASH_SR_QW) != 0U)
 8002bdc:	e00b      	b.n	8002bf6 <FLASH_WaitForLastOperation+0x2e>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002be4:	d007      	beq.n	8002bf6 <FLASH_WaitForLastOperation+0x2e>
    {
      if (HAL_GetTick() >= timeout)
 8002be6:	f7fe fc8f 	bl	8001508 <HAL_GetTick>
 8002bea:	4602      	mov	r2, r0
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d801      	bhi.n	8002bf6 <FLASH_WaitForLastOperation+0x2e>
      {
        return HAL_TIMEOUT;
 8002bf2:	2303      	movs	r3, #3
 8002bf4:	e033      	b.n	8002c5e <FLASH_WaitForLastOperation+0x96>
  while ((FLASH->SR & FLASH_SR_QW) != 0U)
 8002bf6:	4b1c      	ldr	r3, [pc, #112]	@ (8002c68 <FLASH_WaitForLastOperation+0xa0>)
 8002bf8:	695b      	ldr	r3, [r3, #20]
 8002bfa:	f003 0304 	and.w	r3, r3, #4
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d1ed      	bne.n	8002bde <FLASH_WaitForLastOperation+0x16>
      }
    }
  }

  /* Check FLASH operation error flags */
  error = (FLASH->ISR & FLASH_FLAG_ISR_ERRORS);
 8002c02:	4b19      	ldr	r3, [pc, #100]	@ (8002c68 <FLASH_WaitForLastOperation+0xa0>)
 8002c04:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002c06:	4b19      	ldr	r3, [pc, #100]	@ (8002c6c <FLASH_WaitForLastOperation+0xa4>)
 8002c08:	4013      	ands	r3, r2
 8002c0a:	60bb      	str	r3, [r7, #8]
  error |= (FLASH->OPTISR & FLASH_FLAG_OPTISR_ERRORS);
 8002c0c:	4b16      	ldr	r3, [pc, #88]	@ (8002c68 <FLASH_WaitForLastOperation+0xa0>)
 8002c0e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002c12:	f003 43b0 	and.w	r3, r3, #1476395008	@ 0x58000000
 8002c16:	68ba      	ldr	r2, [r7, #8]
 8002c18:	4313      	orrs	r3, r2
 8002c1a:	60bb      	str	r3, [r7, #8]

  if (error != 0U)
 8002c1c:	68bb      	ldr	r3, [r7, #8]
 8002c1e:	2b00      	cmp	r3, #0
 8002c20:	d012      	beq.n	8002c48 <FLASH_WaitForLastOperation+0x80>
  {
    /*Save the error code*/
    pFlash.ErrorCode |= error;
 8002c22:	4b13      	ldr	r3, [pc, #76]	@ (8002c70 <FLASH_WaitForLastOperation+0xa8>)
 8002c24:	685a      	ldr	r2, [r3, #4]
 8002c26:	68bb      	ldr	r3, [r7, #8]
 8002c28:	4313      	orrs	r3, r2
 8002c2a:	4a11      	ldr	r2, [pc, #68]	@ (8002c70 <FLASH_WaitForLastOperation+0xa8>)
 8002c2c:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    FLASH->ICR = (error & FLASH_FLAG_ISR_ERRORS);
 8002c2e:	490e      	ldr	r1, [pc, #56]	@ (8002c68 <FLASH_WaitForLastOperation+0xa0>)
 8002c30:	68ba      	ldr	r2, [r7, #8]
 8002c32:	4b0e      	ldr	r3, [pc, #56]	@ (8002c6c <FLASH_WaitForLastOperation+0xa4>)
 8002c34:	4013      	ands	r3, r2
 8002c36:	628b      	str	r3, [r1, #40]	@ 0x28
    FLASH->OPTICR = (error & FLASH_FLAG_OPTISR_ERRORS);
 8002c38:	4a0b      	ldr	r2, [pc, #44]	@ (8002c68 <FLASH_WaitForLastOperation+0xa0>)
 8002c3a:	68bb      	ldr	r3, [r7, #8]
 8002c3c:	f003 43b0 	and.w	r3, r3, #1476395008	@ 0x58000000
 8002c40:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c

    return HAL_ERROR;
 8002c44:	2301      	movs	r3, #1
 8002c46:	e00a      	b.n	8002c5e <FLASH_WaitForLastOperation+0x96>
  }

  /* Check FLASH End of Operation flag  */
  if ((FLASH->ISR & FLASH_FLAG_EOP) != 0U)
 8002c48:	4b07      	ldr	r3, [pc, #28]	@ (8002c68 <FLASH_WaitForLastOperation+0xa0>)
 8002c4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c4c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d003      	beq.n	8002c5c <FLASH_WaitForLastOperation+0x94>
  {
    /* Clear FLASH End of Operation pending bit */
    FLASH->ICR = FLASH_FLAG_EOP;
 8002c54:	4b04      	ldr	r3, [pc, #16]	@ (8002c68 <FLASH_WaitForLastOperation+0xa0>)
 8002c56:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8002c5a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* If there is no error flag set */
  return HAL_OK;
 8002c5c:	2300      	movs	r3, #0
}
 8002c5e:	4618      	mov	r0, r3
 8002c60:	3710      	adds	r7, #16
 8002c62:	46bd      	mov	sp, r7
 8002c64:	bd80      	pop	{r7, pc}
 8002c66:	bf00      	nop
 8002c68:	52002000 	.word	0x52002000
 8002c6c:	113e0000 	.word	0x113e0000
 8002c70:	240008fc 	.word	0x240008fc

08002c74 <HAL_FLASHEx_OBProgram>:
  *         - after a power reset (BOR reset or exit from Standby/Shutdown modes)
  *
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_OBProgram(const FLASH_OBProgramInitTypeDef *pOBInit)
{
 8002c74:	b580      	push	{r7, lr}
 8002c76:	b084      	sub	sp, #16
 8002c78:	af00      	add	r7, sp, #0
 8002c7a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_OPTIONBYTE(pOBInit->OptionType));

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8002c7c:	4b36      	ldr	r3, [pc, #216]	@ (8002d58 <HAL_FLASHEx_OBProgram+0xe4>)
 8002c7e:	781b      	ldrb	r3, [r3, #0]
 8002c80:	2b01      	cmp	r3, #1
 8002c82:	d101      	bne.n	8002c88 <HAL_FLASHEx_OBProgram+0x14>
 8002c84:	2302      	movs	r3, #2
 8002c86:	e062      	b.n	8002d4e <HAL_FLASHEx_OBProgram+0xda>
 8002c88:	4b33      	ldr	r3, [pc, #204]	@ (8002d58 <HAL_FLASHEx_OBProgram+0xe4>)
 8002c8a:	2201      	movs	r2, #1
 8002c8c:	701a      	strb	r2, [r3, #0]

  /* Reset error code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8002c8e:	4b32      	ldr	r3, [pc, #200]	@ (8002d58 <HAL_FLASHEx_OBProgram+0xe4>)
 8002c90:	2200      	movs	r2, #0
 8002c92:	605a      	str	r2, [r3, #4]

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002c94:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002c98:	f7ff ff96 	bl	8002bc8 <FLASH_WaitForLastOperation>
 8002c9c:	4603      	mov	r3, r0
 8002c9e:	73fb      	strb	r3, [r7, #15]

  if ((status == HAL_OK) && (pOBInit->OptionType != 0U))
 8002ca0:	7bfb      	ldrb	r3, [r7, #15]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d14f      	bne.n	8002d46 <HAL_FLASHEx_OBProgram+0xd2>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d04b      	beq.n	8002d46 <HAL_FLASHEx_OBProgram+0xd2>
  {
    /* Set PG_OPT Bit */
    SET_BIT(FLASH->OPTCR, FLASH_OPTCR_PG_OPT);
 8002cae:	4b2b      	ldr	r3, [pc, #172]	@ (8002d5c <HAL_FLASHEx_OBProgram+0xe8>)
 8002cb0:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8002cb4:	4a29      	ldr	r2, [pc, #164]	@ (8002d5c <HAL_FLASHEx_OBProgram+0xe8>)
 8002cb6:	f043 0302 	orr.w	r3, r3, #2
 8002cba:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

    /* Write protection configuration */
    if ((pOBInit->OptionType & OPTIONBYTE_WRP) != 0U)
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f003 0301 	and.w	r3, r3, #1
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d007      	beq.n	8002cda <HAL_FLASHEx_OBProgram+0x66>
    {
      /* Configure of Write protection on the selected area */
      FLASH_OB_WRPConfig(pOBInit->WRPState, pOBInit->WRPSector);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	685a      	ldr	r2, [r3, #4]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	689b      	ldr	r3, [r3, #8]
 8002cd2:	4619      	mov	r1, r3
 8002cd4:	4610      	mov	r0, r2
 8002cd6:	f000 f843 	bl	8002d60 <FLASH_OB_WRPConfig>
    }

    /* User Configuration */
    if ((pOBInit->OptionType & OPTIONBYTE_USER) != 0U)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f003 0302 	and.w	r3, r3, #2
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d008      	beq.n	8002cf8 <HAL_FLASHEx_OBProgram+0x84>
    {
      /* Configure the user option bytes */
      FLASH_OB_UserConfig(pOBInit->USERType, pOBInit->USERConfig1, pOBInit->USERConfig2);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	68d8      	ldr	r0, [r3, #12]
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	6919      	ldr	r1, [r3, #16]
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	695b      	ldr	r3, [r3, #20]
 8002cf2:	461a      	mov	r2, r3
 8002cf4:	f000 f85c 	bl	8002db0 <FLASH_OB_UserConfig>
    }

    /* HDP configuration */
    if ((pOBInit->OptionType & OPTIONBYTE_HDP) != 0U)
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f003 0304 	and.w	r3, r3, #4
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d007      	beq.n	8002d14 <HAL_FLASHEx_OBProgram+0xa0>
    {
      /* Configure the HDP Protection */
      FLASH_OB_HDPConfig(pOBInit->HDPStartPage, pOBInit->HDPEndPage);
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	699a      	ldr	r2, [r3, #24]
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	69db      	ldr	r3, [r3, #28]
 8002d0c:	4619      	mov	r1, r3
 8002d0e:	4610      	mov	r0, r2
 8002d10:	f000 f944 	bl	8002f9c <FLASH_OB_HDPConfig>
    }

    /* Non-volatile state configuration */
    if ((pOBInit->OptionType & OPTIONBYTE_NV) != 0U)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f003 0308 	and.w	r3, r3, #8
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d004      	beq.n	8002d2a <HAL_FLASHEx_OBProgram+0xb6>
    {
      /* Configure the non-volatile state */
      FLASH_OB_NVConfig(pOBInit->NVState);
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6a1b      	ldr	r3, [r3, #32]
 8002d24:	4618      	mov	r0, r3
 8002d26:	f000 f953 	bl	8002fd0 <FLASH_OB_NVConfig>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation(FLASH_TIMEOUT_VALUE);
 8002d2a:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002d2e:	f7ff ff4b 	bl	8002bc8 <FLASH_WaitForLastOperation>
 8002d32:	4603      	mov	r3, r0
 8002d34:	73fb      	strb	r3, [r7, #15]

    /* Clear PG_OPT Bit */
    CLEAR_BIT(FLASH->OPTCR, FLASH_OPTCR_PG_OPT);
 8002d36:	4b09      	ldr	r3, [pc, #36]	@ (8002d5c <HAL_FLASHEx_OBProgram+0xe8>)
 8002d38:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8002d3c:	4a07      	ldr	r2, [pc, #28]	@ (8002d5c <HAL_FLASHEx_OBProgram+0xe8>)
 8002d3e:	f023 0302 	bic.w	r3, r3, #2
 8002d42:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8002d46:	4b04      	ldr	r3, [pc, #16]	@ (8002d58 <HAL_FLASHEx_OBProgram+0xe4>)
 8002d48:	2200      	movs	r2, #0
 8002d4a:	701a      	strb	r2, [r3, #0]

  return status;
 8002d4c:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d4e:	4618      	mov	r0, r3
 8002d50:	3710      	adds	r7, #16
 8002d52:	46bd      	mov	sp, r7
 8002d54:	bd80      	pop	{r7, pc}
 8002d56:	bf00      	nop
 8002d58:	240008fc 	.word	0x240008fc
 8002d5c:	52002000 	.word	0x52002000

08002d60 <FLASH_OB_WRPConfig>:
  * @param  WRPSector
  *
  * @retval None
  */
static void FLASH_OB_WRPConfig(uint32_t WRPState, uint32_t WRPSector)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b083      	sub	sp, #12
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
 8002d68:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_OB_WRPSTATE(WRPState));

  /* Configure the write protected area */
  if (WRPState == OB_WRPSTATE_DISABLE)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d109      	bne.n	8002d84 <FLASH_OB_WRPConfig+0x24>
  {
    FLASH->WRPSRP |= (WRPSector & FLASH_WRPSRP_WRPS);
 8002d70:	4b0e      	ldr	r3, [pc, #56]	@ (8002dac <FLASH_OB_WRPConfig+0x4c>)
 8002d72:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002d76:	683b      	ldr	r3, [r7, #0]
 8002d78:	b2db      	uxtb	r3, r3
 8002d7a:	490c      	ldr	r1, [pc, #48]	@ (8002dac <FLASH_OB_WRPConfig+0x4c>)
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	f8c1 321c 	str.w	r3, [r1, #540]	@ 0x21c
  }
  else
  {
    /* Empty statement (to be compliant MISRA 15.7) */
  }
}
 8002d82:	e00c      	b.n	8002d9e <FLASH_OB_WRPConfig+0x3e>
  else if (WRPState == OB_WRPSTATE_ENABLE)
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2b01      	cmp	r3, #1
 8002d88:	d109      	bne.n	8002d9e <FLASH_OB_WRPConfig+0x3e>
    FLASH->WRPSRP &= (~(WRPSector & FLASH_WRPSRP_WRPS));
 8002d8a:	4b08      	ldr	r3, [pc, #32]	@ (8002dac <FLASH_OB_WRPConfig+0x4c>)
 8002d8c:	f8d3 221c 	ldr.w	r2, [r3, #540]	@ 0x21c
 8002d90:	683b      	ldr	r3, [r7, #0]
 8002d92:	b2db      	uxtb	r3, r3
 8002d94:	43db      	mvns	r3, r3
 8002d96:	4905      	ldr	r1, [pc, #20]	@ (8002dac <FLASH_OB_WRPConfig+0x4c>)
 8002d98:	4013      	ands	r3, r2
 8002d9a:	f8c1 321c 	str.w	r3, [r1, #540]	@ 0x21c
}
 8002d9e:	bf00      	nop
 8002da0:	370c      	adds	r7, #12
 8002da2:	46bd      	mov	sp, r7
 8002da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da8:	4770      	bx	lr
 8002daa:	bf00      	nop
 8002dac:	52002000 	.word	0x52002000

08002db0 <FLASH_OB_UserConfig>:
  * @param  UserConfig1 The selected User Option Bytes values
  * @param  UserConfig2 The selected User Option Bytes values
  * @retval None
  */
static void FLASH_OB_UserConfig(uint32_t UserType, uint32_t UserConfig1, uint32_t UserConfig2)
{
 8002db0:	b480      	push	{r7}
 8002db2:	b087      	sub	sp, #28
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	60f8      	str	r0, [r7, #12]
 8002db8:	60b9      	str	r1, [r7, #8]
 8002dba:	607a      	str	r2, [r7, #4]
  uint32_t optr_reg_val = 0;
 8002dbc:	2300      	movs	r3, #0
 8002dbe:	617b      	str	r3, [r7, #20]
  uint32_t optr_reg_mask = 0;
 8002dc0:	2300      	movs	r3, #0
 8002dc2:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_OB_USER_TYPE(UserType));

  if ((UserType & OB_USER_BOR_LEV) != 0U)
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	f003 0301 	and.w	r3, r3, #1
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d009      	beq.n	8002de2 <FLASH_OB_UserConfig+0x32>
  {
    /* BOR level option byte should be modified */
    assert_param(IS_OB_USER_BOR_LEVEL(UserConfig1 & FLASH_OBW1SR_BOR_LEVEL));

    /* Set value and mask for BOR level option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_BOR_LEVEL);
 8002dce:	68bb      	ldr	r3, [r7, #8]
 8002dd0:	f003 030c 	and.w	r3, r3, #12
 8002dd4:	697a      	ldr	r2, [r7, #20]
 8002dd6:	4313      	orrs	r3, r2
 8002dd8:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_BOR_LEVEL;
 8002dda:	693b      	ldr	r3, [r7, #16]
 8002ddc:	f043 030c 	orr.w	r3, r3, #12
 8002de0:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_IWDG_SW) != 0U)
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	f003 0302 	and.w	r3, r3, #2
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d009      	beq.n	8002e00 <FLASH_OB_UserConfig+0x50>
  {
    /* IWDG1_HW option byte should be modified */
    assert_param(IS_OB_USER_IWDG(UserConfig1 & FLASH_OBW1SR_IWDG_HW));

    /* Set value and mask for IWDG1_HW option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_IWDG_HW);
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	f003 0310 	and.w	r3, r3, #16
 8002df2:	697a      	ldr	r2, [r7, #20]
 8002df4:	4313      	orrs	r3, r2
 8002df6:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_IWDG_HW;
 8002df8:	693b      	ldr	r3, [r7, #16]
 8002dfa:	f043 0310 	orr.w	r3, r3, #16
 8002dfe:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_NRST_STOP) != 0U)
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	f003 0304 	and.w	r3, r3, #4
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d009      	beq.n	8002e1e <FLASH_OB_UserConfig+0x6e>
  {
    /* NRST_STOP_D1 option byte should be modified */
    assert_param(IS_OB_USER_STOP(UserConfig1 & FLASH_OBW1SR_NRST_STOP));

    /* Set value and mask for NRST_STOP_D1 option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_NRST_STOP);
 8002e0a:	68bb      	ldr	r3, [r7, #8]
 8002e0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e10:	697a      	ldr	r2, [r7, #20]
 8002e12:	4313      	orrs	r3, r2
 8002e14:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_NRST_STOP;
 8002e16:	693b      	ldr	r3, [r7, #16]
 8002e18:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002e1c:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_NRST_STDBY) != 0U)
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	f003 0308 	and.w	r3, r3, #8
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d009      	beq.n	8002e3c <FLASH_OB_UserConfig+0x8c>
  {
    /* NRST_STBY_D1 option byte should be modified */
    assert_param(IS_OB_USER_STANDBY(UserConfig1 & FLASH_OBW1SR_NRST_STBY));

    /* Set value and mask for NRST_STBY_D1 option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_NRST_STBY);
 8002e28:	68bb      	ldr	r3, [r7, #8]
 8002e2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e2e:	697a      	ldr	r2, [r7, #20]
 8002e30:	4313      	orrs	r3, r2
 8002e32:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_NRST_STBY;
 8002e34:	693b      	ldr	r3, [r7, #16]
 8002e36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002e3a:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_XSPI1_HSLV) != 0U)
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	f003 0310 	and.w	r3, r3, #16
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d009      	beq.n	8002e5a <FLASH_OB_UserConfig+0xaa>
  {
    /* XSPI1_HSLV option byte should be modified */
    assert_param(IS_OB_USER_XSPI1_HSLV(UserConfig1 & FLASH_OBW1SR_XSPI1_HSLV));

    /* Set value and mask for XSPI1_HSLV option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_XSPI1_HSLV);
 8002e46:	68bb      	ldr	r3, [r7, #8]
 8002e48:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002e4c:	697a      	ldr	r2, [r7, #20]
 8002e4e:	4313      	orrs	r3, r2
 8002e50:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_XSPI1_HSLV;
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e58:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_XSPI2_HSLV) != 0U)
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	f003 0320 	and.w	r3, r3, #32
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d009      	beq.n	8002e78 <FLASH_OB_UserConfig+0xc8>
  {
    /* XSPI2_HSLV option byte should be modified */
    assert_param(IS_OB_USER_XSPI2_HSLV(UserConfig1 & FLASH_OBW1SR_XSPI2_HSLV));

    /* Set value and mask for XSPI2_HSLV option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_XSPI2_HSLV);
 8002e64:	68bb      	ldr	r3, [r7, #8]
 8002e66:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002e6a:	697a      	ldr	r2, [r7, #20]
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_XSPI2_HSLV;
 8002e70:	693b      	ldr	r3, [r7, #16]
 8002e72:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002e76:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_IWDG_STOP) != 0U)
 8002e78:	68fb      	ldr	r3, [r7, #12]
 8002e7a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d009      	beq.n	8002e96 <FLASH_OB_UserConfig+0xe6>
  {
    /* IWDG_FZ_STOP option byte should be modified */
    assert_param(IS_OB_USER_IWDG_STOP(UserConfig1 & FLASH_OBW1SR_IWDG_FZ_STOP));

    /* Set value and mask for IWDG_FZ_STOP option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_IWDG_FZ_STOP);
 8002e82:	68bb      	ldr	r3, [r7, #8]
 8002e84:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e88:	697a      	ldr	r2, [r7, #20]
 8002e8a:	4313      	orrs	r3, r2
 8002e8c:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_IWDG_FZ_STOP;
 8002e8e:	693b      	ldr	r3, [r7, #16]
 8002e90:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e94:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_IWDG_STDBY) != 0U)
 8002e96:	68fb      	ldr	r3, [r7, #12]
 8002e98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d009      	beq.n	8002eb4 <FLASH_OB_UserConfig+0x104>
  {
    /* IWDG_FZ_SDBY option byte should be modified */
    assert_param(IS_OB_USER_IWDG_STDBY(UserConfig1 & FLASH_OBW1SR_IWDG_FZ_STBY));

    /* Set value and mask for IWDG_FZ_SDBY option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_IWDG_FZ_STBY);
 8002ea0:	68bb      	ldr	r3, [r7, #8]
 8002ea2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ea6:	697a      	ldr	r2, [r7, #20]
 8002ea8:	4313      	orrs	r3, r2
 8002eaa:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_IWDG_FZ_STBY;
 8002eac:	693b      	ldr	r3, [r7, #16]
 8002eae:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002eb2:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_VDDIO_HSLV) != 0U)
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002eba:	2b00      	cmp	r3, #0
 8002ebc:	d009      	beq.n	8002ed2 <FLASH_OB_UserConfig+0x122>
  {
    /* VDDIO_HSLV option byte should be modified */
    assert_param(IS_OB_USER_VDDIO_HSLV(UserConfig1 & FLASH_OBW1SR_VDDIO_HSLV));

    /* Set value and mask for VDDIO_HSLV option byte */
    optr_reg_val |= (UserConfig1 & FLASH_OBW1SR_VDDIO_HSLV);
 8002ebe:	68bb      	ldr	r3, [r7, #8]
 8002ec0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002ec4:	697a      	ldr	r2, [r7, #20]
 8002ec6:	4313      	orrs	r3, r2
 8002ec8:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW1SR_VDDIO_HSLV;
 8002eca:	693b      	ldr	r3, [r7, #16]
 8002ecc:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002ed0:	613b      	str	r3, [r7, #16]
  }

  /* Configure the option bytes register 1 if necessary */
  if (optr_reg_mask != 0U)
 8002ed2:	693b      	ldr	r3, [r7, #16]
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d00a      	beq.n	8002eee <FLASH_OB_UserConfig+0x13e>
  {
    MODIFY_REG(FLASH->OBW1SRP, optr_reg_mask, optr_reg_val);
 8002ed8:	4b2f      	ldr	r3, [pc, #188]	@ (8002f98 <FLASH_OB_UserConfig+0x1e8>)
 8002eda:	f8d3 2264 	ldr.w	r2, [r3, #612]	@ 0x264
 8002ede:	693b      	ldr	r3, [r7, #16]
 8002ee0:	43db      	mvns	r3, r3
 8002ee2:	401a      	ands	r2, r3
 8002ee4:	492c      	ldr	r1, [pc, #176]	@ (8002f98 <FLASH_OB_UserConfig+0x1e8>)
 8002ee6:	697b      	ldr	r3, [r7, #20]
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	f8c1 3264 	str.w	r3, [r1, #612]	@ 0x264
  }

  optr_reg_val = 0;
 8002eee:	2300      	movs	r3, #0
 8002ef0:	617b      	str	r3, [r7, #20]
  optr_reg_mask = 0;
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	613b      	str	r3, [r7, #16]

  if ((UserType & OB_USER_ITCM_AXI_SHARE) != 0U)
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d009      	beq.n	8002f14 <FLASH_OB_UserConfig+0x164>
  {
    /* ITCM_AXI_SHARE option byte should be modified */
    assert_param(IS_OB_USER_ITCM_AXI_SHARE(UserConfig2 & FLASH_OBW2SR_ITCM_AXI_SHARE));

    /* Set value and mask for ITCM_AXI_SHARE option byte */
    optr_reg_val |= (UserConfig2 & FLASH_OBW2SR_ITCM_AXI_SHARE);
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	f003 0307 	and.w	r3, r3, #7
 8002f06:	697a      	ldr	r2, [r7, #20]
 8002f08:	4313      	orrs	r3, r2
 8002f0a:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW2SR_ITCM_AXI_SHARE;
 8002f0c:	693b      	ldr	r3, [r7, #16]
 8002f0e:	f043 0307 	orr.w	r3, r3, #7
 8002f12:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_DTCM_AXI_SHARE) != 0U)
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f1a:	2b00      	cmp	r3, #0
 8002f1c:	d009      	beq.n	8002f32 <FLASH_OB_UserConfig+0x182>
  {
    /* DTCM_AXI_SHARE option byte should be modified */
    assert_param(IS_OB_USER_DTCM_AXI_SHARE(UserConfig2 & FLASH_OBW2SR_DTCM_AXI_SHARE));

    /* Set value and mask for DTCM_AXI_SHARE option byte */
    optr_reg_val |= (UserConfig2 & FLASH_OBW2SR_DTCM_AXI_SHARE);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002f24:	697a      	ldr	r2, [r7, #20]
 8002f26:	4313      	orrs	r3, r2
 8002f28:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW2SR_DTCM_AXI_SHARE;
 8002f2a:	693b      	ldr	r3, [r7, #16]
 8002f2c:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8002f30:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_SRAM_ECC) != 0U)
 8002f32:	68fb      	ldr	r3, [r7, #12]
 8002f34:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f38:	2b00      	cmp	r3, #0
 8002f3a:	d009      	beq.n	8002f50 <FLASH_OB_UserConfig+0x1a0>
  {
    /* SRAM_ECC option byte should be modified */
    assert_param(IS_OB_USER_AXISRAM_ECC(UserConfig2 & FLASH_OBW2SR_ECC_ON_SRAM));

    /* Set value and mask for SRAM_ECC option byte */
    optr_reg_val |= (UserConfig2 & FLASH_OBW2SR_ECC_ON_SRAM);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f42:	697a      	ldr	r2, [r7, #20]
 8002f44:	4313      	orrs	r3, r2
 8002f46:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW2SR_ECC_ON_SRAM;
 8002f48:	693b      	ldr	r3, [r7, #16]
 8002f4a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f4e:	613b      	str	r3, [r7, #16]
  }

  if ((UserType & OB_USER_I2C_NI3C) != 0U)
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d009      	beq.n	8002f6e <FLASH_OB_UserConfig+0x1be>
  {
    /* I2C_NI3C option byte should be modified */
    assert_param(IS_OB_USER_I2C_NI3C(UserConfig2 & FLASH_OBW2SR_I2C_NI3C));

    /* Set value and mask for I2C_NI3C option byte */
    optr_reg_val |= (UserConfig2 & FLASH_OBW2SR_I2C_NI3C);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002f60:	697a      	ldr	r2, [r7, #20]
 8002f62:	4313      	orrs	r3, r2
 8002f64:	617b      	str	r3, [r7, #20]
    optr_reg_mask |= FLASH_OBW2SR_I2C_NI3C;
 8002f66:	693b      	ldr	r3, [r7, #16]
 8002f68:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002f6c:	613b      	str	r3, [r7, #16]
  }

  /* Configure the option bytes register 2 if necessary */
  if (optr_reg_mask != 0U)
 8002f6e:	693b      	ldr	r3, [r7, #16]
 8002f70:	2b00      	cmp	r3, #0
 8002f72:	d00a      	beq.n	8002f8a <FLASH_OB_UserConfig+0x1da>
  {
    MODIFY_REG(FLASH->OBW2SRP, optr_reg_mask, optr_reg_val);
 8002f74:	4b08      	ldr	r3, [pc, #32]	@ (8002f98 <FLASH_OB_UserConfig+0x1e8>)
 8002f76:	f8d3 226c 	ldr.w	r2, [r3, #620]	@ 0x26c
 8002f7a:	693b      	ldr	r3, [r7, #16]
 8002f7c:	43db      	mvns	r3, r3
 8002f7e:	401a      	ands	r2, r3
 8002f80:	4905      	ldr	r1, [pc, #20]	@ (8002f98 <FLASH_OB_UserConfig+0x1e8>)
 8002f82:	697b      	ldr	r3, [r7, #20]
 8002f84:	4313      	orrs	r3, r2
 8002f86:	f8c1 326c 	str.w	r3, [r1, #620]	@ 0x26c
  }
}
 8002f8a:	bf00      	nop
 8002f8c:	371c      	adds	r7, #28
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f94:	4770      	bx	lr
 8002f96:	bf00      	nop
 8002f98:	52002000 	.word	0x52002000

08002f9c <FLASH_OB_HDPConfig>:
  * @param  HDPEndPage
  *
  * @retval None
  */
static void FLASH_OB_HDPConfig(uint32_t HDPStartPage, uint32_t HDPEndPage)
{
 8002f9c:	b480      	push	{r7}
 8002f9e:	b083      	sub	sp, #12
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
 8002fa4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_OB_HDP_PAGE(HDPStartPage));
  assert_param(IS_OB_HDP_PAGE(HDPEndPage));

  MODIFY_REG(FLASH->HDPSRP, (FLASH_HDPSRP_HDP_AREA_START | FLASH_HDPSRP_HDP_AREA_END), \
 8002fa6:	4b09      	ldr	r3, [pc, #36]	@ (8002fcc <FLASH_OB_HDPConfig+0x30>)
 8002fa8:	f8d3 3234 	ldr.w	r3, [r3, #564]	@ 0x234
 8002fac:	f003 22ff 	and.w	r2, r3, #4278255360	@ 0xff00ff00
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	0419      	lsls	r1, r3, #16
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	430b      	orrs	r3, r1
 8002fb8:	4904      	ldr	r1, [pc, #16]	@ (8002fcc <FLASH_OB_HDPConfig+0x30>)
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	f8c1 3234 	str.w	r3, [r1, #564]	@ 0x234
             (HDPStartPage | (HDPEndPage << FLASH_HDPSRP_HDP_AREA_END_Pos)));
}
 8002fc0:	bf00      	nop
 8002fc2:	370c      	adds	r7, #12
 8002fc4:	46bd      	mov	sp, r7
 8002fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fca:	4770      	bx	lr
 8002fcc:	52002000 	.word	0x52002000

08002fd0 <FLASH_OB_NVConfig>:
  * @param  NVState
  *
  * @retval None
  */
static void FLASH_OB_NVConfig(uint32_t NVState)
{
 8002fd0:	b480      	push	{r7}
 8002fd2:	b083      	sub	sp, #12
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_OB_NVSTATE(NVState));

  MODIFY_REG(FLASH->NVSRP, FLASH_NVSRP_NVSTATE, NVState);
 8002fd8:	4b07      	ldr	r3, [pc, #28]	@ (8002ff8 <FLASH_OB_NVConfig+0x28>)
 8002fda:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8002fde:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8002fe2:	4905      	ldr	r1, [pc, #20]	@ (8002ff8 <FLASH_OB_NVConfig+0x28>)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	4313      	orrs	r3, r2
 8002fe8:	f8c1 3204 	str.w	r3, [r1, #516]	@ 0x204
}
 8002fec:	bf00      	nop
 8002fee:	370c      	adds	r7, #12
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff6:	4770      	bx	lr
 8002ff8:	52002000 	.word	0x52002000

08002ffc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	b087      	sub	sp, #28
 8003000:	af00      	add	r7, sp, #0
 8003002:	6078      	str	r0, [r7, #4]
 8003004:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003006:	2300      	movs	r3, #0
 8003008:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800300a:	e143      	b.n	8003294 <HAL_GPIO_Init+0x298>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	681a      	ldr	r2, [r3, #0]
 8003010:	2101      	movs	r1, #1
 8003012:	697b      	ldr	r3, [r7, #20]
 8003014:	fa01 f303 	lsl.w	r3, r1, r3
 8003018:	4013      	ands	r3, r2
 800301a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	2b00      	cmp	r3, #0
 8003020:	f000 8135 	beq.w	800328e <HAL_GPIO_Init+0x292>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003024:	683b      	ldr	r3, [r7, #0]
 8003026:	685b      	ldr	r3, [r3, #4]
 8003028:	f003 0303 	and.w	r3, r3, #3
 800302c:	2b01      	cmp	r3, #1
 800302e:	d005      	beq.n	800303c <HAL_GPIO_Init+0x40>
 8003030:	683b      	ldr	r3, [r7, #0]
 8003032:	685b      	ldr	r3, [r3, #4]
 8003034:	f003 0303 	and.w	r3, r3, #3
 8003038:	2b02      	cmp	r3, #2
 800303a:	d130      	bne.n	800309e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	689b      	ldr	r3, [r3, #8]
 8003040:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8003042:	697b      	ldr	r3, [r7, #20]
 8003044:	005b      	lsls	r3, r3, #1
 8003046:	2203      	movs	r2, #3
 8003048:	fa02 f303 	lsl.w	r3, r2, r3
 800304c:	43db      	mvns	r3, r3
 800304e:	693a      	ldr	r2, [r7, #16]
 8003050:	4013      	ands	r3, r2
 8003052:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	68da      	ldr	r2, [r3, #12]
 8003058:	697b      	ldr	r3, [r7, #20]
 800305a:	005b      	lsls	r3, r3, #1
 800305c:	fa02 f303 	lsl.w	r3, r2, r3
 8003060:	693a      	ldr	r2, [r7, #16]
 8003062:	4313      	orrs	r3, r2
 8003064:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	693a      	ldr	r2, [r7, #16]
 800306a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	685b      	ldr	r3, [r3, #4]
 8003070:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003072:	2201      	movs	r2, #1
 8003074:	697b      	ldr	r3, [r7, #20]
 8003076:	fa02 f303 	lsl.w	r3, r2, r3
 800307a:	43db      	mvns	r3, r3
 800307c:	693a      	ldr	r2, [r7, #16]
 800307e:	4013      	ands	r3, r2
 8003080:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003082:	683b      	ldr	r3, [r7, #0]
 8003084:	685b      	ldr	r3, [r3, #4]
 8003086:	091b      	lsrs	r3, r3, #4
 8003088:	f003 0201 	and.w	r2, r3, #1
 800308c:	697b      	ldr	r3, [r7, #20]
 800308e:	fa02 f303 	lsl.w	r3, r2, r3
 8003092:	693a      	ldr	r2, [r7, #16]
 8003094:	4313      	orrs	r3, r2
 8003096:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	693a      	ldr	r2, [r7, #16]
 800309c:	605a      	str	r2, [r3, #4]
      }

      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	685b      	ldr	r3, [r3, #4]
 80030a2:	f003 0303 	and.w	r3, r3, #3
 80030a6:	2b03      	cmp	r3, #3
 80030a8:	d109      	bne.n	80030be <HAL_GPIO_Init+0xc2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
 80030aa:	683b      	ldr	r3, [r7, #0]
 80030ac:	685b      	ldr	r3, [r3, #4]
 80030ae:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG) ||
 80030b2:	2b03      	cmp	r3, #3
 80030b4:	d11b      	bne.n	80030ee <HAL_GPIO_Init+0xf2>
          (((GPIO_Init->Mode & GPIO_MODE) == MODE_ANALOG) && (GPIO_Init->Pull != GPIO_PULLUP)))
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	689b      	ldr	r3, [r3, #8]
 80030ba:	2b01      	cmp	r3, #1
 80030bc:	d017      	beq.n	80030ee <HAL_GPIO_Init+0xf2>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	68db      	ldr	r3, [r3, #12]
 80030c2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 80030c4:	697b      	ldr	r3, [r7, #20]
 80030c6:	005b      	lsls	r3, r3, #1
 80030c8:	2203      	movs	r2, #3
 80030ca:	fa02 f303 	lsl.w	r3, r2, r3
 80030ce:	43db      	mvns	r3, r3
 80030d0:	693a      	ldr	r2, [r7, #16]
 80030d2:	4013      	ands	r3, r2
 80030d4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 80030d6:	683b      	ldr	r3, [r7, #0]
 80030d8:	689a      	ldr	r2, [r3, #8]
 80030da:	697b      	ldr	r3, [r7, #20]
 80030dc:	005b      	lsls	r3, r3, #1
 80030de:	fa02 f303 	lsl.w	r3, r2, r3
 80030e2:	693a      	ldr	r2, [r7, #16]
 80030e4:	4313      	orrs	r3, r2
 80030e6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	693a      	ldr	r2, [r7, #16]
 80030ec:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80030ee:	683b      	ldr	r3, [r7, #0]
 80030f0:	685b      	ldr	r3, [r3, #4]
 80030f2:	f003 0303 	and.w	r3, r3, #3
 80030f6:	2b02      	cmp	r3, #2
 80030f8:	d123      	bne.n	8003142 <HAL_GPIO_Init+0x146>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80030fa:	697b      	ldr	r3, [r7, #20]
 80030fc:	08da      	lsrs	r2, r3, #3
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	3208      	adds	r2, #8
 8003102:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003106:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 8003108:	697b      	ldr	r3, [r7, #20]
 800310a:	f003 0307 	and.w	r3, r3, #7
 800310e:	009b      	lsls	r3, r3, #2
 8003110:	220f      	movs	r2, #15
 8003112:	fa02 f303 	lsl.w	r3, r2, r3
 8003116:	43db      	mvns	r3, r3
 8003118:	693a      	ldr	r2, [r7, #16]
 800311a:	4013      	ands	r3, r2
 800311c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos));
 800311e:	683b      	ldr	r3, [r7, #0]
 8003120:	691a      	ldr	r2, [r3, #16]
 8003122:	697b      	ldr	r3, [r7, #20]
 8003124:	f003 0307 	and.w	r3, r3, #7
 8003128:	009b      	lsls	r3, r3, #2
 800312a:	fa02 f303 	lsl.w	r3, r2, r3
 800312e:	693a      	ldr	r2, [r7, #16]
 8003130:	4313      	orrs	r3, r2
 8003132:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003134:	697b      	ldr	r3, [r7, #20]
 8003136:	08da      	lsrs	r2, r3, #3
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	3208      	adds	r2, #8
 800313c:	6939      	ldr	r1, [r7, #16]
 800313e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 8003148:	697b      	ldr	r3, [r7, #20]
 800314a:	005b      	lsls	r3, r3, #1
 800314c:	2203      	movs	r2, #3
 800314e:	fa02 f303 	lsl.w	r3, r2, r3
 8003152:	43db      	mvns	r3, r3
 8003154:	693a      	ldr	r2, [r7, #16]
 8003156:	4013      	ands	r3, r2
 8003158:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 800315a:	683b      	ldr	r3, [r7, #0]
 800315c:	685b      	ldr	r3, [r3, #4]
 800315e:	f003 0203 	and.w	r2, r3, #3
 8003162:	697b      	ldr	r3, [r7, #20]
 8003164:	005b      	lsls	r3, r3, #1
 8003166:	fa02 f303 	lsl.w	r3, r2, r3
 800316a:	693a      	ldr	r2, [r7, #16]
 800316c:	4313      	orrs	r3, r2
 800316e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	693a      	ldr	r2, [r7, #16]
 8003174:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003176:	683b      	ldr	r3, [r7, #0]
 8003178:	685b      	ldr	r3, [r3, #4]
 800317a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800317e:	2b00      	cmp	r3, #0
 8003180:	f000 8085 	beq.w	800328e <HAL_GPIO_Init+0x292>
      {
        temp = SBS->EXTICR[position >> 2u];
 8003184:	4a4b      	ldr	r2, [pc, #300]	@ (80032b4 <HAL_GPIO_Init+0x2b8>)
 8003186:	697b      	ldr	r3, [r7, #20]
 8003188:	089b      	lsrs	r3, r3, #2
 800318a:	334c      	adds	r3, #76	@ 0x4c
 800318c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003190:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << ((position & 0x03u) * SBS_EXTICR1_PC_EXTI1_Pos));
 8003192:	697b      	ldr	r3, [r7, #20]
 8003194:	f003 0303 	and.w	r3, r3, #3
 8003198:	009b      	lsls	r3, r3, #2
 800319a:	220f      	movs	r2, #15
 800319c:	fa02 f303 	lsl.w	r3, r2, r3
 80031a0:	43db      	mvns	r3, r3
 80031a2:	693a      	ldr	r2, [r7, #16]
 80031a4:	4013      	ands	r3, r2
 80031a6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03u) * SBS_EXTICR1_PC_EXTI1_Pos));
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	0a9a      	lsrs	r2, r3, #10
 80031ac:	4b42      	ldr	r3, [pc, #264]	@ (80032b8 <HAL_GPIO_Init+0x2bc>)
 80031ae:	4013      	ands	r3, r2
 80031b0:	697a      	ldr	r2, [r7, #20]
 80031b2:	f002 0203 	and.w	r2, r2, #3
 80031b6:	0092      	lsls	r2, r2, #2
 80031b8:	4093      	lsls	r3, r2
 80031ba:	693a      	ldr	r2, [r7, #16]
 80031bc:	4313      	orrs	r3, r2
 80031be:	613b      	str	r3, [r7, #16]
        SBS->EXTICR[position >> 2u] = temp;
 80031c0:	493c      	ldr	r1, [pc, #240]	@ (80032b4 <HAL_GPIO_Init+0x2b8>)
 80031c2:	697b      	ldr	r3, [r7, #20]
 80031c4:	089b      	lsrs	r3, r3, #2
 80031c6:	334c      	adds	r3, #76	@ 0x4c
 80031c8:	693a      	ldr	r2, [r7, #16]
 80031ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80031ce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	43db      	mvns	r3, r3
 80031da:	693a      	ldr	r2, [r7, #16]
 80031dc:	4013      	ands	r3, r2
 80031de:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80031e0:	683b      	ldr	r3, [r7, #0]
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d003      	beq.n	80031f4 <HAL_GPIO_Init+0x1f8>
        {
          temp |= iocurrent;
 80031ec:	693a      	ldr	r2, [r7, #16]
 80031ee:	68fb      	ldr	r3, [r7, #12]
 80031f0:	4313      	orrs	r3, r2
 80031f2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80031f4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80031f8:	693b      	ldr	r3, [r7, #16]
 80031fa:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80031fc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003200:	685b      	ldr	r3, [r3, #4]
 8003202:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	43db      	mvns	r3, r3
 8003208:	693a      	ldr	r2, [r7, #16]
 800320a:	4013      	ands	r3, r2
 800320c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800320e:	683b      	ldr	r3, [r7, #0]
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003216:	2b00      	cmp	r3, #0
 8003218:	d003      	beq.n	8003222 <HAL_GPIO_Init+0x226>
        {
          temp |= iocurrent;
 800321a:	693a      	ldr	r2, [r7, #16]
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	4313      	orrs	r3, r2
 8003220:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003222:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003226:	693b      	ldr	r3, [r7, #16]
 8003228:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 800322a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800322e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003232:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	43db      	mvns	r3, r3
 8003238:	693a      	ldr	r2, [r7, #16]
 800323a:	4013      	ands	r3, r2
 800323c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800323e:	683b      	ldr	r3, [r7, #0]
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003246:	2b00      	cmp	r3, #0
 8003248:	d003      	beq.n	8003252 <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 800324a:	693a      	ldr	r2, [r7, #16]
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	4313      	orrs	r3, r2
 8003250:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003252:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003256:	693b      	ldr	r3, [r7, #16]
 8003258:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        temp = EXTI->IMR1;
 800325c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003260:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8003264:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	43db      	mvns	r3, r3
 800326a:	693a      	ldr	r2, [r7, #16]
 800326c:	4013      	ands	r3, r2
 800326e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8003270:	683b      	ldr	r3, [r7, #0]
 8003272:	685b      	ldr	r3, [r3, #4]
 8003274:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003278:	2b00      	cmp	r3, #0
 800327a:	d003      	beq.n	8003284 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 800327c:	693a      	ldr	r2, [r7, #16]
 800327e:	68fb      	ldr	r3, [r7, #12]
 8003280:	4313      	orrs	r3, r2
 8003282:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003284:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003288:	693b      	ldr	r3, [r7, #16]
 800328a:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }

    position++;
 800328e:	697b      	ldr	r3, [r7, #20]
 8003290:	3301      	adds	r3, #1
 8003292:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	681a      	ldr	r2, [r3, #0]
 8003298:	697b      	ldr	r3, [r7, #20]
 800329a:	fa22 f303 	lsr.w	r3, r2, r3
 800329e:	2b00      	cmp	r3, #0
 80032a0:	f47f aeb4 	bne.w	800300c <HAL_GPIO_Init+0x10>
  }
}
 80032a4:	bf00      	nop
 80032a6:	bf00      	nop
 80032a8:	371c      	adds	r7, #28
 80032aa:	46bd      	mov	sp, r7
 80032ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b0:	4770      	bx	lr
 80032b2:	bf00      	nop
 80032b4:	58000400 	.word	0x58000400
 80032b8:	0029ff7f 	.word	0x0029ff7f

080032bc <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 80032bc:	b480      	push	{r7}
 80032be:	b087      	sub	sp, #28
 80032c0:	af00      	add	r7, sp, #0
 80032c2:	6078      	str	r0, [r7, #4]
 80032c4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80032c6:	2300      	movs	r3, #0
 80032c8:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 80032ca:	e0a8      	b.n	800341e <HAL_GPIO_DeInit+0x162>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80032cc:	2201      	movs	r2, #1
 80032ce:	697b      	ldr	r3, [r7, #20]
 80032d0:	fa02 f303 	lsl.w	r3, r2, r3
 80032d4:	683a      	ldr	r2, [r7, #0]
 80032d6:	4013      	ands	r3, r2
 80032d8:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	f000 809b 	beq.w	8003418 <HAL_GPIO_DeInit+0x15c>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SBS->EXTICR[position >> 2u];
 80032e2:	4a56      	ldr	r2, [pc, #344]	@ (800343c <HAL_GPIO_DeInit+0x180>)
 80032e4:	697b      	ldr	r3, [r7, #20]
 80032e6:	089b      	lsrs	r3, r3, #2
 80032e8:	334c      	adds	r3, #76	@ 0x4c
 80032ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032ee:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << ((position & 0x03u) * SBS_EXTICR1_PC_EXTI1_Pos));
 80032f0:	697b      	ldr	r3, [r7, #20]
 80032f2:	f003 0303 	and.w	r3, r3, #3
 80032f6:	009b      	lsls	r3, r3, #2
 80032f8:	220f      	movs	r2, #15
 80032fa:	fa02 f303 	lsl.w	r3, r2, r3
 80032fe:	68fa      	ldr	r2, [r7, #12]
 8003300:	4013      	ands	r3, r2
 8003302:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << ((position & 0x03u) * SBS_EXTICR1_PC_EXTI1_Pos)))
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	0a9a      	lsrs	r2, r3, #10
 8003308:	4b4d      	ldr	r3, [pc, #308]	@ (8003440 <HAL_GPIO_DeInit+0x184>)
 800330a:	4013      	ands	r3, r2
 800330c:	697a      	ldr	r2, [r7, #20]
 800330e:	f002 0203 	and.w	r2, r2, #3
 8003312:	0092      	lsls	r2, r2, #2
 8003314:	4093      	lsls	r3, r2
 8003316:	68fa      	ldr	r2, [r7, #12]
 8003318:	429a      	cmp	r2, r3
 800331a:	d13e      	bne.n	800339a <HAL_GPIO_DeInit+0xde>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800331c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003320:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8003324:	693b      	ldr	r3, [r7, #16]
 8003326:	43db      	mvns	r3, r3
 8003328:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800332c:	4013      	ands	r3, r2
 800332e:	f8c1 3080 	str.w	r3, [r1, #128]	@ 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8003332:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003336:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 800333a:	693b      	ldr	r3, [r7, #16]
 800333c:	43db      	mvns	r3, r3
 800333e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003342:	4013      	ands	r3, r2
 8003344:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8003348:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800334c:	685a      	ldr	r2, [r3, #4]
 800334e:	693b      	ldr	r3, [r7, #16]
 8003350:	43db      	mvns	r3, r3
 8003352:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003356:	4013      	ands	r3, r2
 8003358:	604b      	str	r3, [r1, #4]
        EXTI->RTSR1 &= ~(iocurrent);
 800335a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800335e:	681a      	ldr	r2, [r3, #0]
 8003360:	693b      	ldr	r3, [r7, #16]
 8003362:	43db      	mvns	r3, r3
 8003364:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003368:	4013      	ands	r3, r2
 800336a:	600b      	str	r3, [r1, #0]

        /* Clear EXTICR configuration */
        tmp = 0x0FuL << ((position & 0x03u) * SBS_EXTICR1_PC_EXTI1_Pos);
 800336c:	697b      	ldr	r3, [r7, #20]
 800336e:	f003 0303 	and.w	r3, r3, #3
 8003372:	009b      	lsls	r3, r3, #2
 8003374:	220f      	movs	r2, #15
 8003376:	fa02 f303 	lsl.w	r3, r2, r3
 800337a:	60fb      	str	r3, [r7, #12]
        SBS->EXTICR[position >> 2u] &= ~tmp;
 800337c:	4a2f      	ldr	r2, [pc, #188]	@ (800343c <HAL_GPIO_DeInit+0x180>)
 800337e:	697b      	ldr	r3, [r7, #20]
 8003380:	089b      	lsrs	r3, r3, #2
 8003382:	334c      	adds	r3, #76	@ 0x4c
 8003384:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	43da      	mvns	r2, r3
 800338c:	482b      	ldr	r0, [pc, #172]	@ (800343c <HAL_GPIO_DeInit+0x180>)
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	089b      	lsrs	r3, r3, #2
 8003392:	400a      	ands	r2, r1
 8003394:	334c      	adds	r3, #76	@ 0x4c
 8003396:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681a      	ldr	r2, [r3, #0]
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	005b      	lsls	r3, r3, #1
 80033a2:	2103      	movs	r1, #3
 80033a4:	fa01 f303 	lsl.w	r3, r1, r3
 80033a8:	431a      	orrs	r2, r3
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * GPIO_AFRL_AFSEL1_Pos)) ;
 80033ae:	697b      	ldr	r3, [r7, #20]
 80033b0:	08da      	lsrs	r2, r3, #3
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	3208      	adds	r2, #8
 80033b6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80033ba:	697b      	ldr	r3, [r7, #20]
 80033bc:	f003 0307 	and.w	r3, r3, #7
 80033c0:	009b      	lsls	r3, r3, #2
 80033c2:	220f      	movs	r2, #15
 80033c4:	fa02 f303 	lsl.w	r3, r2, r3
 80033c8:	43db      	mvns	r3, r3
 80033ca:	697a      	ldr	r2, [r7, #20]
 80033cc:	08d2      	lsrs	r2, r2, #3
 80033ce:	4019      	ands	r1, r3
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	3208      	adds	r2, #8
 80033d4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	689a      	ldr	r2, [r3, #8]
 80033dc:	697b      	ldr	r3, [r7, #20]
 80033de:	005b      	lsls	r3, r3, #1
 80033e0:	2103      	movs	r1, #3
 80033e2:	fa01 f303 	lsl.w	r3, r1, r3
 80033e6:	43db      	mvns	r3, r3
 80033e8:	401a      	ands	r2, r3
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	685a      	ldr	r2, [r3, #4]
 80033f2:	2101      	movs	r1, #1
 80033f4:	697b      	ldr	r3, [r7, #20]
 80033f6:	fa01 f303 	lsl.w	r3, r1, r3
 80033fa:	43db      	mvns	r3, r3
 80033fc:	401a      	ands	r2, r3
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	68da      	ldr	r2, [r3, #12]
 8003406:	697b      	ldr	r3, [r7, #20]
 8003408:	005b      	lsls	r3, r3, #1
 800340a:	2103      	movs	r1, #3
 800340c:	fa01 f303 	lsl.w	r3, r1, r3
 8003410:	43db      	mvns	r3, r3
 8003412:	401a      	ands	r2, r3
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	60da      	str	r2, [r3, #12]
    }

    position++;
 8003418:	697b      	ldr	r3, [r7, #20]
 800341a:	3301      	adds	r3, #1
 800341c:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 800341e:	683a      	ldr	r2, [r7, #0]
 8003420:	697b      	ldr	r3, [r7, #20]
 8003422:	fa22 f303 	lsr.w	r3, r2, r3
 8003426:	2b00      	cmp	r3, #0
 8003428:	f47f af50 	bne.w	80032cc <HAL_GPIO_DeInit+0x10>
  }
}
 800342c:	bf00      	nop
 800342e:	bf00      	nop
 8003430:	371c      	adds	r7, #28
 8003432:	46bd      	mov	sp, r7
 8003434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003438:	4770      	bx	lr
 800343a:	bf00      	nop
 800343c:	58000400 	.word	0x58000400
 8003440:	0029ff7f 	.word	0x0029ff7f

08003444 <HAL_PWREx_ConfigSupply>:
  *        PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO and PWR_SMPS_1V8_SUPPLIES_EXT are used
  *        only for lines that supports SMPS regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	b084      	sub	sp, #16
 8003448:	af00      	add	r7, sp, #0
 800344a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Check if supply source was configured */
  if ((PWR->CSR2 & (PWR_CSR2_SDEN | PWR_CSR2_LDOEN | PWR_CSR2_BYPASS)) != (PWR_CSR2_SDEN | PWR_CSR2_LDOEN))
 800344c:	4b25      	ldr	r3, [pc, #148]	@ (80034e4 <HAL_PWREx_ConfigSupply+0xa0>)
 800344e:	68db      	ldr	r3, [r3, #12]
 8003450:	f003 0307 	and.w	r3, r3, #7
 8003454:	2b06      	cmp	r3, #6
 8003456:	d00a      	beq.n	800346e <HAL_PWREx_ConfigSupply+0x2a>
  {
    /* Check supply configuration */
    if ((PWR->CSR2 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8003458:	4b22      	ldr	r3, [pc, #136]	@ (80034e4 <HAL_PWREx_ConfigSupply+0xa0>)
 800345a:	68db      	ldr	r3, [r3, #12]
 800345c:	f003 031f 	and.w	r3, r3, #31
 8003460:	687a      	ldr	r2, [r7, #4]
 8003462:	429a      	cmp	r2, r3
 8003464:	d001      	beq.n	800346a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8003466:	2301      	movs	r3, #1
 8003468:	e038      	b.n	80034dc <HAL_PWREx_ConfigSupply+0x98>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800346a:	2300      	movs	r3, #0
 800346c:	e036      	b.n	80034dc <HAL_PWREx_ConfigSupply+0x98>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG(PWR->CSR2, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800346e:	4b1d      	ldr	r3, [pc, #116]	@ (80034e4 <HAL_PWREx_ConfigSupply+0xa0>)
 8003470:	68db      	ldr	r3, [r3, #12]
 8003472:	f023 021f 	bic.w	r2, r3, #31
 8003476:	491b      	ldr	r1, [pc, #108]	@ (80034e4 <HAL_PWREx_ConfigSupply+0xa0>)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	4313      	orrs	r3, r2
 800347c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800347e:	f7fe f843 	bl	8001508 <HAL_GetTick>
 8003482:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while ((PWR->SR1 & PWR_SR1_ACTVOSRDY) == 0U)
 8003484:	e009      	b.n	800349a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick() - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003486:	f7fe f83f 	bl	8001508 <HAL_GetTick>
 800348a:	4602      	mov	r2, r0
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	1ad3      	subs	r3, r2, r3
 8003490:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003494:	d901      	bls.n	800349a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8003496:	2301      	movs	r3, #1
 8003498:	e020      	b.n	80034dc <HAL_PWREx_ConfigSupply+0x98>
  while ((PWR->SR1 & PWR_SR1_ACTVOSRDY) == 0U)
 800349a:	4b12      	ldr	r3, [pc, #72]	@ (80034e4 <HAL_PWREx_ConfigSupply+0xa0>)
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	f003 0302 	and.w	r3, r3, #2
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d0ef      	beq.n	8003486 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2b1e      	cmp	r3, #30
 80034aa:	d002      	beq.n	80034b2 <HAL_PWREx_ConfigSupply+0x6e>
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	2b1d      	cmp	r3, #29
 80034b0:	d113      	bne.n	80034da <HAL_PWREx_ConfigSupply+0x96>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick();
 80034b2:	f7fe f829 	bl	8001508 <HAL_GetTick>
 80034b6:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while ((PWR->CSR2 & PWR_CSR2_SDEXTRDY) == 0U)
 80034b8:	e009      	b.n	80034ce <HAL_PWREx_ConfigSupply+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PWR_FLAG_SETTING_DELAY)
 80034ba:	f7fe f825 	bl	8001508 <HAL_GetTick>
 80034be:	4602      	mov	r2, r0
 80034c0:	68fb      	ldr	r3, [r7, #12]
 80034c2:	1ad3      	subs	r3, r2, r3
 80034c4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80034c8:	d901      	bls.n	80034ce <HAL_PWREx_ConfigSupply+0x8a>
      {
        return HAL_ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	e006      	b.n	80034dc <HAL_PWREx_ConfigSupply+0x98>
    while ((PWR->CSR2 & PWR_CSR2_SDEXTRDY) == 0U)
 80034ce:	4b05      	ldr	r3, [pc, #20]	@ (80034e4 <HAL_PWREx_ConfigSupply+0xa0>)
 80034d0:	68db      	ldr	r3, [r3, #12]
 80034d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d0ef      	beq.n	80034ba <HAL_PWREx_ConfigSupply+0x76>
      }
    }
  }
  return HAL_OK;
 80034da:	2300      	movs	r3, #0
}
 80034dc:	4618      	mov	r0, r3
 80034de:	3710      	adds	r7, #16
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd80      	pop	{r7, pc}
 80034e4:	58024800 	.word	0x58024800

080034e8 <HAL_PWREx_ControlVoltageScaling>:
  * @note When exiting from Stop mode or Standby mode, the Run mode voltage
  *       scaling is reset to the default VOS low value.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b084      	sub	sp, #16
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR_VOLTAGE(VoltageScaling));

  /* Set the voltage range */
  MODIFY_REG(PWR->CSR4, PWR_CSR4_VOS, VoltageScaling);
 80034f0:	4b10      	ldr	r3, [pc, #64]	@ (8003534 <HAL_PWREx_ControlVoltageScaling+0x4c>)
 80034f2:	695b      	ldr	r3, [r3, #20]
 80034f4:	f023 0201 	bic.w	r2, r3, #1
 80034f8:	490e      	ldr	r1, [pc, #56]	@ (8003534 <HAL_PWREx_ControlVoltageScaling+0x4c>)
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	4313      	orrs	r3, r2
 80034fe:	614b      	str	r3, [r1, #20]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003500:	f7fe f802 	bl	8001508 <HAL_GetTick>
 8003504:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while ((PWR->CSR4 & PWR_CSR4_VOSRDY) == 0U)
 8003506:	e009      	b.n	800351c <HAL_PWREx_ControlVoltageScaling+0x34>
  {
    if ((HAL_GetTick() - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003508:	f7fd fffe 	bl	8001508 <HAL_GetTick>
 800350c:	4602      	mov	r2, r0
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	1ad3      	subs	r3, r2, r3
 8003512:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003516:	d901      	bls.n	800351c <HAL_PWREx_ControlVoltageScaling+0x34>
    {
      return HAL_ERROR;
 8003518:	2301      	movs	r3, #1
 800351a:	e006      	b.n	800352a <HAL_PWREx_ControlVoltageScaling+0x42>
  while ((PWR->CSR4 & PWR_CSR4_VOSRDY) == 0U)
 800351c:	4b05      	ldr	r3, [pc, #20]	@ (8003534 <HAL_PWREx_ControlVoltageScaling+0x4c>)
 800351e:	695b      	ldr	r3, [r3, #20]
 8003520:	f003 0302 	and.w	r3, r3, #2
 8003524:	2b00      	cmp	r3, #0
 8003526:	d0ef      	beq.n	8003508 <HAL_PWREx_ControlVoltageScaling+0x20>
    }
  }

  return HAL_OK;
 8003528:	2300      	movs	r3, #0
}
 800352a:	4618      	mov	r0, r3
 800352c:	3710      	adds	r7, #16
 800352e:	46bd      	mov	sp, r7
 8003530:	bd80      	pop	{r7, pc}
 8003532:	bf00      	nop
 8003534:	58024800 	.word	0x58024800

08003538 <HAL_PWREx_EnableUSBVoltageDetector>:
/**
  * @brief Enable the USB voltage level detector.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_EnableUSBVoltageDetector(void)
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b082      	sub	sp, #8
 800353c:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Enable the USB voltage detector */
  SET_BIT(PWR->CSR2, PWR_CSR2_USB33DEN);
 800353e:	4b0f      	ldr	r3, [pc, #60]	@ (800357c <HAL_PWREx_EnableUSBVoltageDetector+0x44>)
 8003540:	68db      	ldr	r3, [r3, #12]
 8003542:	4a0e      	ldr	r2, [pc, #56]	@ (800357c <HAL_PWREx_EnableUSBVoltageDetector+0x44>)
 8003544:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003548:	60d3      	str	r3, [r2, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800354a:	f7fd ffdd 	bl	8001508 <HAL_GetTick>
 800354e:	6078      	str	r0, [r7, #4]

  /* Wait till the USB regulator ready flag is set */
  while ((PWR->CSR2 & PWR_CSR2_USB33RDY) == 0U)
 8003550:	e009      	b.n	8003566 <HAL_PWREx_EnableUSBVoltageDetector+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PWR_FLAG_SETTING_DELAY)
 8003552:	f7fd ffd9 	bl	8001508 <HAL_GetTick>
 8003556:	4602      	mov	r2, r0
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	1ad3      	subs	r3, r2, r3
 800355c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8003560:	d901      	bls.n	8003566 <HAL_PWREx_EnableUSBVoltageDetector+0x2e>
    {
      return HAL_ERROR;
 8003562:	2301      	movs	r3, #1
 8003564:	e006      	b.n	8003574 <HAL_PWREx_EnableUSBVoltageDetector+0x3c>
  while ((PWR->CSR2 & PWR_CSR2_USB33RDY) == 0U)
 8003566:	4b05      	ldr	r3, [pc, #20]	@ (800357c <HAL_PWREx_EnableUSBVoltageDetector+0x44>)
 8003568:	68db      	ldr	r3, [r3, #12]
 800356a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800356e:	2b00      	cmp	r3, #0
 8003570:	d0ef      	beq.n	8003552 <HAL_PWREx_EnableUSBVoltageDetector+0x1a>
    }
  }
  return HAL_OK;
 8003572:	2300      	movs	r3, #0
}
 8003574:	4618      	mov	r0, r3
 8003576:	3708      	adds	r7, #8
 8003578:	46bd      	mov	sp, r7
 800357a:	bd80      	pop	{r7, pc}
 800357c:	58024800 	.word	0x58024800

08003580 <HAL_PWREx_EnableXSPIM1>:
  * @note   The XSPIM_P1 supply must be stable prior to setting
            this bit.
  * @retval None.
  */
void HAL_PWREx_EnableXSPIM1(void)
{
 8003580:	b480      	push	{r7}
 8003582:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CSR2, PWR_CSR2_EN_XSPIM1);
 8003584:	4b05      	ldr	r3, [pc, #20]	@ (800359c <HAL_PWREx_EnableXSPIM1+0x1c>)
 8003586:	68db      	ldr	r3, [r3, #12]
 8003588:	4a04      	ldr	r2, [pc, #16]	@ (800359c <HAL_PWREx_EnableXSPIM1+0x1c>)
 800358a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800358e:	60d3      	str	r3, [r2, #12]
}
 8003590:	bf00      	nop
 8003592:	46bd      	mov	sp, r7
 8003594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003598:	4770      	bx	lr
 800359a:	bf00      	nop
 800359c:	58024800 	.word	0x58024800

080035a0 <HAL_PWREx_EnableXSPIM2>:
  * @note   The XSPIM_P2 supply must be stable prior to setting
            this bit.
  * @retval None.
  */
void HAL_PWREx_EnableXSPIM2(void)
{
 80035a0:	b480      	push	{r7}
 80035a2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CSR2, PWR_CSR2_EN_XSPIM2);
 80035a4:	4b05      	ldr	r3, [pc, #20]	@ (80035bc <HAL_PWREx_EnableXSPIM2+0x1c>)
 80035a6:	68db      	ldr	r3, [r3, #12]
 80035a8:	4a04      	ldr	r2, [pc, #16]	@ (80035bc <HAL_PWREx_EnableXSPIM2+0x1c>)
 80035aa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80035ae:	60d3      	str	r3, [r2, #12]
}
 80035b0:	bf00      	nop
 80035b2:	46bd      	mov	sp, r7
 80035b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b8:	4770      	bx	lr
 80035ba:	bf00      	nop
 80035bc:	58024800 	.word	0x58024800

080035c0 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80035c0:	b580      	push	{r7, lr}
 80035c2:	b088      	sub	sp, #32
 80035c4:	af00      	add	r7, sp, #0
 80035c6:	6078      	str	r0, [r7, #4]
  uint32_t pllsrc;
  uint32_t pllrdy;
  uint32_t tmpreg1;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d101      	bne.n	80035d2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80035ce:	2301      	movs	r3, #1
 80035d0:	e328      	b.n	8003c24 <HAL_RCC_OscConfig+0x664>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80035d2:	4b97      	ldr	r3, [pc, #604]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 80035d4:	691b      	ldr	r3, [r3, #16]
 80035d6:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80035da:	61fb      	str	r3, [r7, #28]
  pllsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 80035dc:	4b94      	ldr	r3, [pc, #592]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 80035de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035e0:	f003 0303 	and.w	r3, r3, #3
 80035e4:	61bb      	str	r3, [r7, #24]
  pllrdy = RCC->CR & (RCC_CR_PLL1RDY | RCC_CR_PLL2RDY | RCC_CR_PLL3RDY);
 80035e6:	4b92      	ldr	r3, [pc, #584]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	f003 5328 	and.w	r3, r3, #704643072	@ 0x2a000000
 80035ee:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	f003 0301 	and.w	r3, r3, #1
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	f000 809c 	beq.w	8003736 <HAL_RCC_OscConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80035fe:	69fb      	ldr	r3, [r7, #28]
 8003600:	2b10      	cmp	r3, #16
 8003602:	d005      	beq.n	8003610 <HAL_RCC_OscConfig+0x50>
 8003604:	697b      	ldr	r3, [r7, #20]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d009      	beq.n	800361e <HAL_RCC_OscConfig+0x5e>
        ((pllrdy != 0U) && (pllsrc == RCC_PLLSOURCE_HSE)))
 800360a:	69bb      	ldr	r3, [r7, #24]
 800360c:	2b02      	cmp	r3, #2
 800360e:	d106      	bne.n	800361e <HAL_RCC_OscConfig+0x5e>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	685b      	ldr	r3, [r3, #4]
 8003614:	2b00      	cmp	r3, #0
 8003616:	f040 808e 	bne.w	8003736 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800361a:	2301      	movs	r3, #1
 800361c:	e302      	b.n	8003c24 <HAL_RCC_OscConfig+0x664>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003626:	d106      	bne.n	8003636 <HAL_RCC_OscConfig+0x76>
 8003628:	4b81      	ldr	r3, [pc, #516]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a80      	ldr	r2, [pc, #512]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 800362e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003632:	6013      	str	r3, [r2, #0]
 8003634:	e058      	b.n	80036e8 <HAL_RCC_OscConfig+0x128>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d112      	bne.n	8003664 <HAL_RCC_OscConfig+0xa4>
 800363e:	4b7c      	ldr	r3, [pc, #496]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	4a7b      	ldr	r2, [pc, #492]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 8003644:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003648:	6013      	str	r3, [r2, #0]
 800364a:	4b79      	ldr	r3, [pc, #484]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	4a78      	ldr	r2, [pc, #480]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 8003650:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8003654:	6013      	str	r3, [r2, #0]
 8003656:	4b76      	ldr	r3, [pc, #472]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4a75      	ldr	r2, [pc, #468]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 800365c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003660:	6013      	str	r3, [r2, #0]
 8003662:	e041      	b.n	80036e8 <HAL_RCC_OscConfig+0x128>
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	685b      	ldr	r3, [r3, #4]
 8003668:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800366c:	d112      	bne.n	8003694 <HAL_RCC_OscConfig+0xd4>
 800366e:	4b70      	ldr	r3, [pc, #448]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	4a6f      	ldr	r2, [pc, #444]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 8003674:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003678:	6013      	str	r3, [r2, #0]
 800367a:	4b6d      	ldr	r3, [pc, #436]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	4a6c      	ldr	r2, [pc, #432]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 8003680:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 8003684:	6013      	str	r3, [r2, #0]
 8003686:	4b6a      	ldr	r3, [pc, #424]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4a69      	ldr	r2, [pc, #420]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 800368c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003690:	6013      	str	r3, [r2, #0]
 8003692:	e029      	b.n	80036e8 <HAL_RCC_OscConfig+0x128>
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	685b      	ldr	r3, [r3, #4]
 8003698:	f5b3 2f50 	cmp.w	r3, #851968	@ 0xd0000
 800369c:	d112      	bne.n	80036c4 <HAL_RCC_OscConfig+0x104>
 800369e:	4b64      	ldr	r3, [pc, #400]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	4a63      	ldr	r2, [pc, #396]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 80036a4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80036a8:	6013      	str	r3, [r2, #0]
 80036aa:	4b61      	ldr	r3, [pc, #388]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	4a60      	ldr	r2, [pc, #384]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 80036b0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80036b4:	6013      	str	r3, [r2, #0]
 80036b6:	4b5e      	ldr	r3, [pc, #376]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4a5d      	ldr	r2, [pc, #372]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 80036bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80036c0:	6013      	str	r3, [r2, #0]
 80036c2:	e011      	b.n	80036e8 <HAL_RCC_OscConfig+0x128>
 80036c4:	4b5a      	ldr	r3, [pc, #360]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	4a59      	ldr	r2, [pc, #356]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 80036ca:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80036ce:	6013      	str	r3, [r2, #0]
 80036d0:	4b57      	ldr	r3, [pc, #348]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	4a56      	ldr	r2, [pc, #344]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 80036d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80036da:	6013      	str	r3, [r2, #0]
 80036dc:	4b54      	ldr	r3, [pc, #336]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	4a53      	ldr	r2, [pc, #332]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 80036e2:	f423 2300 	bic.w	r3, r3, #524288	@ 0x80000
 80036e6:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80036e8:	f7fd ff0e 	bl	8001508 <HAL_GetTick>
 80036ec:	6138      	str	r0, [r7, #16]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	685b      	ldr	r3, [r3, #4]
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d019      	beq.n	800372a <HAL_RCC_OscConfig+0x16a>
      {
        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80036f6:	e008      	b.n	800370a <HAL_RCC_OscConfig+0x14a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 80036f8:	f7fd ff06 	bl	8001508 <HAL_GetTick>
 80036fc:	4602      	mov	r2, r0
 80036fe:	693b      	ldr	r3, [r7, #16]
 8003700:	1ad3      	subs	r3, r2, r3
 8003702:	2b64      	cmp	r3, #100	@ 0x64
 8003704:	d901      	bls.n	800370a <HAL_RCC_OscConfig+0x14a>
          {
            return HAL_TIMEOUT;
 8003706:	2303      	movs	r3, #3
 8003708:	e28c      	b.n	8003c24 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800370a:	4b49      	ldr	r3, [pc, #292]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003712:	2b00      	cmp	r3, #0
 8003714:	d0f0      	beq.n	80036f8 <HAL_RCC_OscConfig+0x138>
 8003716:	e00e      	b.n	8003736 <HAL_RCC_OscConfig+0x176>
      else
      {
        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8003718:	f7fd fef6 	bl	8001508 <HAL_GetTick>
 800371c:	4602      	mov	r2, r0
 800371e:	693b      	ldr	r3, [r7, #16]
 8003720:	1ad3      	subs	r3, r2, r3
 8003722:	2b64      	cmp	r3, #100	@ 0x64
 8003724:	d901      	bls.n	800372a <HAL_RCC_OscConfig+0x16a>
          {
            return HAL_TIMEOUT;
 8003726:	2303      	movs	r3, #3
 8003728:	e27c      	b.n	8003c24 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800372a:	4b41      	ldr	r3, [pc, #260]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003732:	2b00      	cmp	r3, #0
 8003734:	d1f0      	bne.n	8003718 <HAL_RCC_OscConfig+0x158>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f003 0302 	and.w	r3, r3, #2
 800373e:	2b00      	cmp	r3, #0
 8003740:	f000 809e 	beq.w	8003880 <HAL_RCC_OscConfig+0x2c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL1 source when PLL1 is selected as system clock */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8003744:	69fb      	ldr	r3, [r7, #28]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d005      	beq.n	8003756 <HAL_RCC_OscConfig+0x196>
 800374a:	697b      	ldr	r3, [r7, #20]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d047      	beq.n	80037e0 <HAL_RCC_OscConfig+0x220>
        ((pllrdy != 0U) && (pllsrc == RCC_PLLSOURCE_HSI)))
 8003750:	69bb      	ldr	r3, [r7, #24]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d144      	bne.n	80037e0 <HAL_RCC_OscConfig+0x220>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	68db      	ldr	r3, [r3, #12]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d101      	bne.n	8003762 <HAL_RCC_OscConfig+0x1a2>
      {
        return HAL_ERROR;
 800375e:	2301      	movs	r3, #1
 8003760:	e260      	b.n	8003c24 <HAL_RCC_OscConfig+0x664>
      }
      /* Otherwise, calibration is allowed, divider update also unless used for any enabled PLL */
      else
      {
        /* HSI must not be used as reference clock for any enabled PLL clock source */
        tmpreg1 = (RCC->CR & RCC_CR_HSIDIV);
 8003762:	4b33      	ldr	r3, [pc, #204]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f003 0318 	and.w	r3, r3, #24
 800376a:	60fb      	str	r3, [r7, #12]
        if ((pllsrc == RCC_PLLSOURCE_HSI) && (pllrdy != 0U) && \
 800376c:	69bb      	ldr	r3, [r7, #24]
 800376e:	2b00      	cmp	r3, #0
 8003770:	d109      	bne.n	8003786 <HAL_RCC_OscConfig+0x1c6>
 8003772:	697b      	ldr	r3, [r7, #20]
 8003774:	2b00      	cmp	r3, #0
 8003776:	d006      	beq.n	8003786 <HAL_RCC_OscConfig+0x1c6>
            (tmpreg1 != RCC_OscInitStruct->HSIDiv))
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	691b      	ldr	r3, [r3, #16]
        if ((pllsrc == RCC_PLLSOURCE_HSI) && (pllrdy != 0U) && \
 800377c:	68fa      	ldr	r2, [r7, #12]
 800377e:	429a      	cmp	r2, r3
 8003780:	d001      	beq.n	8003786 <HAL_RCC_OscConfig+0x1c6>
        {
          return HAL_ERROR;
 8003782:	2301      	movs	r3, #1
 8003784:	e24e      	b.n	8003c24 <HAL_RCC_OscConfig+0x664>
        }

        assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

        /* Set the Internal High Speed oscillator new divider */
        __HAL_RCC_HSI_CONFIG(RCC_HSI_ON | RCC_OscInitStruct->HSIDiv);
 8003786:	4b2a      	ldr	r3, [pc, #168]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f023 0219 	bic.w	r2, r3, #25
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	691b      	ldr	r3, [r3, #16]
 8003792:	4313      	orrs	r3, r2
 8003794:	4a26      	ldr	r2, [pc, #152]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 8003796:	f043 0301 	orr.w	r3, r3, #1
 800379a:	6013      	str	r3, [r2, #0]

        if (sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800379c:	69fb      	ldr	r3, [r7, #28]
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d109      	bne.n	80037b6 <HAL_RCC_OscConfig+0x1f6>
        {
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 80037a2:	4b23      	ldr	r3, [pc, #140]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	08db      	lsrs	r3, r3, #3
 80037a8:	f003 0303 	and.w	r3, r3, #3
 80037ac:	4a21      	ldr	r2, [pc, #132]	@ (8003834 <HAL_RCC_OscConfig+0x274>)
 80037ae:	fa22 f303 	lsr.w	r3, r2, r3
 80037b2:	4a21      	ldr	r2, [pc, #132]	@ (8003838 <HAL_RCC_OscConfig+0x278>)
 80037b4:	6013      	str	r3, [r2, #0]
        }
        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80037b6:	4b21      	ldr	r3, [pc, #132]	@ (800383c <HAL_RCC_OscConfig+0x27c>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	4618      	mov	r0, r3
 80037bc:	f7fd fe54 	bl	8001468 <HAL_InitTick>
 80037c0:	4603      	mov	r3, r0
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d001      	beq.n	80037ca <HAL_RCC_OscConfig+0x20a>
        {
          return HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	e22c      	b.n	8003c24 <HAL_RCC_OscConfig+0x664>
        }
      }
      /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
      __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037ca:	4b19      	ldr	r3, [pc, #100]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 80037cc:	685b      	ldr	r3, [r3, #4]
 80037ce:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	695b      	ldr	r3, [r3, #20]
 80037d6:	061b      	lsls	r3, r3, #24
 80037d8:	4915      	ldr	r1, [pc, #84]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 80037da:	4313      	orrs	r3, r2
 80037dc:	604b      	str	r3, [r1, #4]
 80037de:	e04f      	b.n	8003880 <HAL_RCC_OscConfig+0x2c0>
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	68db      	ldr	r3, [r3, #12]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d032      	beq.n	800384e <HAL_RCC_OscConfig+0x28e>
      {
        /* Enable the Internal High Speed oscillator */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState | RCC_OscInitStruct->HSIDiv);
 80037e8:	4b11      	ldr	r3, [pc, #68]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f023 0219 	bic.w	r2, r3, #25
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	68d9      	ldr	r1, [r3, #12]
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	691b      	ldr	r3, [r3, #16]
 80037f8:	430b      	orrs	r3, r1
 80037fa:	490d      	ldr	r1, [pc, #52]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 80037fc:	4313      	orrs	r3, r2
 80037fe:	600b      	str	r3, [r1, #0]

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003800:	4b0b      	ldr	r3, [pc, #44]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 8003802:	685b      	ldr	r3, [r3, #4]
 8003804:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	695b      	ldr	r3, [r3, #20]
 800380c:	061b      	lsls	r3, r3, #24
 800380e:	4908      	ldr	r1, [pc, #32]	@ (8003830 <HAL_RCC_OscConfig+0x270>)
 8003810:	4313      	orrs	r3, r2
 8003812:	604b      	str	r3, [r1, #4]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003814:	f7fd fe78 	bl	8001508 <HAL_GetTick>
 8003818:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800381a:	e011      	b.n	8003840 <HAL_RCC_OscConfig+0x280>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 800381c:	f7fd fe74 	bl	8001508 <HAL_GetTick>
 8003820:	4602      	mov	r2, r0
 8003822:	693b      	ldr	r3, [r7, #16]
 8003824:	1ad3      	subs	r3, r2, r3
 8003826:	2b01      	cmp	r3, #1
 8003828:	d90a      	bls.n	8003840 <HAL_RCC_OscConfig+0x280>
          {
            return HAL_TIMEOUT;
 800382a:	2303      	movs	r3, #3
 800382c:	e1fa      	b.n	8003c24 <HAL_RCC_OscConfig+0x664>
 800382e:	bf00      	nop
 8003830:	58024400 	.word	0x58024400
 8003834:	03d09000 	.word	0x03d09000
 8003838:	24000000 	.word	0x24000000
 800383c:	24000004 	.word	0x24000004
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003840:	4b95      	ldr	r3, [pc, #596]	@ (8003a98 <HAL_RCC_OscConfig+0x4d8>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f003 0304 	and.w	r3, r3, #4
 8003848:	2b00      	cmp	r3, #0
 800384a:	d0e7      	beq.n	800381c <HAL_RCC_OscConfig+0x25c>
 800384c:	e018      	b.n	8003880 <HAL_RCC_OscConfig+0x2c0>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800384e:	4b92      	ldr	r3, [pc, #584]	@ (8003a98 <HAL_RCC_OscConfig+0x4d8>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	4a91      	ldr	r2, [pc, #580]	@ (8003a98 <HAL_RCC_OscConfig+0x4d8>)
 8003854:	f023 0301 	bic.w	r3, r3, #1
 8003858:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800385a:	f7fd fe55 	bl	8001508 <HAL_GetTick>
 800385e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003860:	e008      	b.n	8003874 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8003862:	f7fd fe51 	bl	8001508 <HAL_GetTick>
 8003866:	4602      	mov	r2, r0
 8003868:	693b      	ldr	r3, [r7, #16]
 800386a:	1ad3      	subs	r3, r2, r3
 800386c:	2b01      	cmp	r3, #1
 800386e:	d901      	bls.n	8003874 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8003870:	2303      	movs	r3, #3
 8003872:	e1d7      	b.n	8003c24 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003874:	4b88      	ldr	r3, [pc, #544]	@ (8003a98 <HAL_RCC_OscConfig+0x4d8>)
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f003 0304 	and.w	r3, r3, #4
 800387c:	2b00      	cmp	r3, #0
 800387e:	d1f0      	bne.n	8003862 <HAL_RCC_OscConfig+0x2a2>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	f003 0310 	and.w	r3, r3, #16
 8003888:	2b00      	cmp	r3, #0
 800388a:	d045      	beq.n	8003918 <HAL_RCC_OscConfig+0x358>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));

    /* When the CSI is used as system clock it will not disabled */
    if ((sysclksrc == RCC_SYSCLKSOURCE_STATUS_CSI) ||
 800388c:	69fb      	ldr	r3, [r7, #28]
 800388e:	2b08      	cmp	r3, #8
 8003890:	d005      	beq.n	800389e <HAL_RCC_OscConfig+0x2de>
 8003892:	697b      	ldr	r3, [r7, #20]
 8003894:	2b00      	cmp	r3, #0
 8003896:	d008      	beq.n	80038aa <HAL_RCC_OscConfig+0x2ea>
        ((pllrdy != 0U) && (pllsrc == RCC_PLLSOURCE_CSI)))
 8003898:	69bb      	ldr	r3, [r7, #24]
 800389a:	2b01      	cmp	r3, #1
 800389c:	d105      	bne.n	80038aa <HAL_RCC_OscConfig+0x2ea>
    {
      /* When CSI is used as system clock it will not disabled */
      if (RCC_OscInitStruct->CSIState == RCC_CSI_OFF)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6a1b      	ldr	r3, [r3, #32]
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d138      	bne.n	8003918 <HAL_RCC_OscConfig+0x358>
      {
        return HAL_ERROR;
 80038a6:	2301      	movs	r3, #1
 80038a8:	e1bc      	b.n	8003c24 <HAL_RCC_OscConfig+0x664>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6a1b      	ldr	r3, [r3, #32]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d019      	beq.n	80038e6 <HAL_RCC_OscConfig+0x326>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80038b2:	4b79      	ldr	r3, [pc, #484]	@ (8003a98 <HAL_RCC_OscConfig+0x4d8>)
 80038b4:	681b      	ldr	r3, [r3, #0]
 80038b6:	4a78      	ldr	r2, [pc, #480]	@ (8003a98 <HAL_RCC_OscConfig+0x4d8>)
 80038b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80038bc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038be:	f7fd fe23 	bl	8001508 <HAL_GetTick>
 80038c2:	6138      	str	r0, [r7, #16]

        /* Wait till CSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80038c4:	e008      	b.n	80038d8 <HAL_RCC_OscConfig+0x318>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 80038c6:	f7fd fe1f 	bl	8001508 <HAL_GetTick>
 80038ca:	4602      	mov	r2, r0
 80038cc:	693b      	ldr	r3, [r7, #16]
 80038ce:	1ad3      	subs	r3, r2, r3
 80038d0:	2b01      	cmp	r3, #1
 80038d2:	d901      	bls.n	80038d8 <HAL_RCC_OscConfig+0x318>
          {
            return HAL_TIMEOUT;
 80038d4:	2303      	movs	r3, #3
 80038d6:	e1a5      	b.n	8003c24 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 80038d8:	4b6f      	ldr	r3, [pc, #444]	@ (8003a98 <HAL_RCC_OscConfig+0x4d8>)
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	d0f0      	beq.n	80038c6 <HAL_RCC_OscConfig+0x306>
 80038e4:	e018      	b.n	8003918 <HAL_RCC_OscConfig+0x358>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80038e6:	4b6c      	ldr	r3, [pc, #432]	@ (8003a98 <HAL_RCC_OscConfig+0x4d8>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	4a6b      	ldr	r2, [pc, #428]	@ (8003a98 <HAL_RCC_OscConfig+0x4d8>)
 80038ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80038f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038f2:	f7fd fe09 	bl	8001508 <HAL_GetTick>
 80038f6:	6138      	str	r0, [r7, #16]

        /* Wait till CSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80038f8:	e008      	b.n	800390c <HAL_RCC_OscConfig+0x34c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_CSI_TIMEOUT_VALUE)
 80038fa:	f7fd fe05 	bl	8001508 <HAL_GetTick>
 80038fe:	4602      	mov	r2, r0
 8003900:	693b      	ldr	r3, [r7, #16]
 8003902:	1ad3      	subs	r3, r2, r3
 8003904:	2b01      	cmp	r3, #1
 8003906:	d901      	bls.n	800390c <HAL_RCC_OscConfig+0x34c>
          {
            return HAL_TIMEOUT;
 8003908:	2303      	movs	r3, #3
 800390a:	e18b      	b.n	8003c24 <HAL_RCC_OscConfig+0x664>
        while (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 800390c:	4b62      	ldr	r3, [pc, #392]	@ (8003a98 <HAL_RCC_OscConfig+0x4d8>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003914:	2b00      	cmp	r3, #0
 8003916:	d1f0      	bne.n	80038fa <HAL_RCC_OscConfig+0x33a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f003 0308 	and.w	r3, r3, #8
 8003920:	2b00      	cmp	r3, #0
 8003922:	d036      	beq.n	8003992 <HAL_RCC_OscConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	699b      	ldr	r3, [r3, #24]
 8003928:	2b00      	cmp	r3, #0
 800392a:	d019      	beq.n	8003960 <HAL_RCC_OscConfig+0x3a0>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800392c:	4b5a      	ldr	r3, [pc, #360]	@ (8003a98 <HAL_RCC_OscConfig+0x4d8>)
 800392e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003930:	4a59      	ldr	r2, [pc, #356]	@ (8003a98 <HAL_RCC_OscConfig+0x4d8>)
 8003932:	f043 0301 	orr.w	r3, r3, #1
 8003936:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003938:	f7fd fde6 	bl	8001508 <HAL_GetTick>
 800393c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800393e:	e008      	b.n	8003952 <HAL_RCC_OscConfig+0x392>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8003940:	f7fd fde2 	bl	8001508 <HAL_GetTick>
 8003944:	4602      	mov	r2, r0
 8003946:	693b      	ldr	r3, [r7, #16]
 8003948:	1ad3      	subs	r3, r2, r3
 800394a:	2b01      	cmp	r3, #1
 800394c:	d901      	bls.n	8003952 <HAL_RCC_OscConfig+0x392>
        {
          return HAL_TIMEOUT;
 800394e:	2303      	movs	r3, #3
 8003950:	e168      	b.n	8003c24 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003952:	4b51      	ldr	r3, [pc, #324]	@ (8003a98 <HAL_RCC_OscConfig+0x4d8>)
 8003954:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003956:	f003 0302 	and.w	r3, r3, #2
 800395a:	2b00      	cmp	r3, #0
 800395c:	d0f0      	beq.n	8003940 <HAL_RCC_OscConfig+0x380>
 800395e:	e018      	b.n	8003992 <HAL_RCC_OscConfig+0x3d2>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003960:	4b4d      	ldr	r3, [pc, #308]	@ (8003a98 <HAL_RCC_OscConfig+0x4d8>)
 8003962:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003964:	4a4c      	ldr	r2, [pc, #304]	@ (8003a98 <HAL_RCC_OscConfig+0x4d8>)
 8003966:	f023 0301 	bic.w	r3, r3, #1
 800396a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800396c:	f7fd fdcc 	bl	8001508 <HAL_GetTick>
 8003970:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003972:	e008      	b.n	8003986 <HAL_RCC_OscConfig+0x3c6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8003974:	f7fd fdc8 	bl	8001508 <HAL_GetTick>
 8003978:	4602      	mov	r2, r0
 800397a:	693b      	ldr	r3, [r7, #16]
 800397c:	1ad3      	subs	r3, r2, r3
 800397e:	2b01      	cmp	r3, #1
 8003980:	d901      	bls.n	8003986 <HAL_RCC_OscConfig+0x3c6>
        {
          return HAL_TIMEOUT;
 8003982:	2303      	movs	r3, #3
 8003984:	e14e      	b.n	8003c24 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003986:	4b44      	ldr	r3, [pc, #272]	@ (8003a98 <HAL_RCC_OscConfig+0x4d8>)
 8003988:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800398a:	f003 0302 	and.w	r3, r3, #2
 800398e:	2b00      	cmp	r3, #0
 8003990:	d1f0      	bne.n	8003974 <HAL_RCC_OscConfig+0x3b4>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f003 0320 	and.w	r3, r3, #32
 800399a:	2b00      	cmp	r3, #0
 800399c:	d036      	beq.n	8003a0c <HAL_RCC_OscConfig+0x44c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	69db      	ldr	r3, [r3, #28]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d019      	beq.n	80039da <HAL_RCC_OscConfig+0x41a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80039a6:	4b3c      	ldr	r3, [pc, #240]	@ (8003a98 <HAL_RCC_OscConfig+0x4d8>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a3b      	ldr	r2, [pc, #236]	@ (8003a98 <HAL_RCC_OscConfig+0x4d8>)
 80039ac:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80039b0:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80039b2:	f7fd fda9 	bl	8001508 <HAL_GetTick>
 80039b6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80039b8:	e008      	b.n	80039cc <HAL_RCC_OscConfig+0x40c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 80039ba:	f7fd fda5 	bl	8001508 <HAL_GetTick>
 80039be:	4602      	mov	r2, r0
 80039c0:	693b      	ldr	r3, [r7, #16]
 80039c2:	1ad3      	subs	r3, r2, r3
 80039c4:	2b01      	cmp	r3, #1
 80039c6:	d901      	bls.n	80039cc <HAL_RCC_OscConfig+0x40c>
        {
          return HAL_TIMEOUT;
 80039c8:	2303      	movs	r3, #3
 80039ca:	e12b      	b.n	8003c24 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 80039cc:	4b32      	ldr	r3, [pc, #200]	@ (8003a98 <HAL_RCC_OscConfig+0x4d8>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d0f0      	beq.n	80039ba <HAL_RCC_OscConfig+0x3fa>
 80039d8:	e018      	b.n	8003a0c <HAL_RCC_OscConfig+0x44c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80039da:	4b2f      	ldr	r3, [pc, #188]	@ (8003a98 <HAL_RCC_OscConfig+0x4d8>)
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	4a2e      	ldr	r2, [pc, #184]	@ (8003a98 <HAL_RCC_OscConfig+0x4d8>)
 80039e0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80039e4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80039e6:	f7fd fd8f 	bl	8001508 <HAL_GetTick>
 80039ea:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80039ec:	e008      	b.n	8003a00 <HAL_RCC_OscConfig+0x440>
      {
        if ((HAL_GetTick() - tickstart) > RCC_HSI48_TIMEOUT_VALUE)
 80039ee:	f7fd fd8b 	bl	8001508 <HAL_GetTick>
 80039f2:	4602      	mov	r2, r0
 80039f4:	693b      	ldr	r3, [r7, #16]
 80039f6:	1ad3      	subs	r3, r2, r3
 80039f8:	2b01      	cmp	r3, #1
 80039fa:	d901      	bls.n	8003a00 <HAL_RCC_OscConfig+0x440>
        {
          return HAL_TIMEOUT;
 80039fc:	2303      	movs	r3, #3
 80039fe:	e111      	b.n	8003c24 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8003a00:	4b25      	ldr	r3, [pc, #148]	@ (8003a98 <HAL_RCC_OscConfig+0x4d8>)
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d1f0      	bne.n	80039ee <HAL_RCC_OscConfig+0x42e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f003 0304 	and.w	r3, r3, #4
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	f000 809b 	beq.w	8003b50 <HAL_RCC_OscConfig+0x590>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8003a1a:	4b20      	ldr	r3, [pc, #128]	@ (8003a9c <HAL_RCC_OscConfig+0x4dc>)
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4a1f      	ldr	r2, [pc, #124]	@ (8003a9c <HAL_RCC_OscConfig+0x4dc>)
 8003a20:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a24:	6013      	str	r3, [r2, #0]

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	689b      	ldr	r3, [r3, #8]
 8003a2a:	2b01      	cmp	r3, #1
 8003a2c:	d106      	bne.n	8003a3c <HAL_RCC_OscConfig+0x47c>
 8003a2e:	4b1a      	ldr	r3, [pc, #104]	@ (8003a98 <HAL_RCC_OscConfig+0x4d8>)
 8003a30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a32:	4a19      	ldr	r2, [pc, #100]	@ (8003a98 <HAL_RCC_OscConfig+0x4d8>)
 8003a34:	f043 0301 	orr.w	r3, r3, #1
 8003a38:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a3a:	e05a      	b.n	8003af2 <HAL_RCC_OscConfig+0x532>
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	689b      	ldr	r3, [r3, #8]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d112      	bne.n	8003a6a <HAL_RCC_OscConfig+0x4aa>
 8003a44:	4b14      	ldr	r3, [pc, #80]	@ (8003a98 <HAL_RCC_OscConfig+0x4d8>)
 8003a46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a48:	4a13      	ldr	r2, [pc, #76]	@ (8003a98 <HAL_RCC_OscConfig+0x4d8>)
 8003a4a:	f023 0301 	bic.w	r3, r3, #1
 8003a4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a50:	4b11      	ldr	r3, [pc, #68]	@ (8003a98 <HAL_RCC_OscConfig+0x4d8>)
 8003a52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a54:	4a10      	ldr	r2, [pc, #64]	@ (8003a98 <HAL_RCC_OscConfig+0x4d8>)
 8003a56:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003a5a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a5c:	4b0e      	ldr	r3, [pc, #56]	@ (8003a98 <HAL_RCC_OscConfig+0x4d8>)
 8003a5e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a60:	4a0d      	ldr	r2, [pc, #52]	@ (8003a98 <HAL_RCC_OscConfig+0x4d8>)
 8003a62:	f023 0304 	bic.w	r3, r3, #4
 8003a66:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a68:	e043      	b.n	8003af2 <HAL_RCC_OscConfig+0x532>
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	689b      	ldr	r3, [r3, #8]
 8003a6e:	2b05      	cmp	r3, #5
 8003a70:	d116      	bne.n	8003aa0 <HAL_RCC_OscConfig+0x4e0>
 8003a72:	4b09      	ldr	r3, [pc, #36]	@ (8003a98 <HAL_RCC_OscConfig+0x4d8>)
 8003a74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a76:	4a08      	ldr	r2, [pc, #32]	@ (8003a98 <HAL_RCC_OscConfig+0x4d8>)
 8003a78:	f043 0304 	orr.w	r3, r3, #4
 8003a7c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a7e:	4b06      	ldr	r3, [pc, #24]	@ (8003a98 <HAL_RCC_OscConfig+0x4d8>)
 8003a80:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a82:	4a05      	ldr	r2, [pc, #20]	@ (8003a98 <HAL_RCC_OscConfig+0x4d8>)
 8003a84:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003a88:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a8a:	4b03      	ldr	r3, [pc, #12]	@ (8003a98 <HAL_RCC_OscConfig+0x4d8>)
 8003a8c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a8e:	4a02      	ldr	r2, [pc, #8]	@ (8003a98 <HAL_RCC_OscConfig+0x4d8>)
 8003a90:	f043 0301 	orr.w	r3, r3, #1
 8003a94:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a96:	e02c      	b.n	8003af2 <HAL_RCC_OscConfig+0x532>
 8003a98:	58024400 	.word	0x58024400
 8003a9c:	58024800 	.word	0x58024800
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	689b      	ldr	r3, [r3, #8]
 8003aa4:	2b85      	cmp	r3, #133	@ 0x85
 8003aa6:	d112      	bne.n	8003ace <HAL_RCC_OscConfig+0x50e>
 8003aa8:	4b60      	ldr	r3, [pc, #384]	@ (8003c2c <HAL_RCC_OscConfig+0x66c>)
 8003aaa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003aac:	4a5f      	ldr	r2, [pc, #380]	@ (8003c2c <HAL_RCC_OscConfig+0x66c>)
 8003aae:	f043 0304 	orr.w	r3, r3, #4
 8003ab2:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ab4:	4b5d      	ldr	r3, [pc, #372]	@ (8003c2c <HAL_RCC_OscConfig+0x66c>)
 8003ab6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ab8:	4a5c      	ldr	r2, [pc, #368]	@ (8003c2c <HAL_RCC_OscConfig+0x66c>)
 8003aba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003abe:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ac0:	4b5a      	ldr	r3, [pc, #360]	@ (8003c2c <HAL_RCC_OscConfig+0x66c>)
 8003ac2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ac4:	4a59      	ldr	r2, [pc, #356]	@ (8003c2c <HAL_RCC_OscConfig+0x66c>)
 8003ac6:	f043 0301 	orr.w	r3, r3, #1
 8003aca:	6713      	str	r3, [r2, #112]	@ 0x70
 8003acc:	e011      	b.n	8003af2 <HAL_RCC_OscConfig+0x532>
 8003ace:	4b57      	ldr	r3, [pc, #348]	@ (8003c2c <HAL_RCC_OscConfig+0x66c>)
 8003ad0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ad2:	4a56      	ldr	r2, [pc, #344]	@ (8003c2c <HAL_RCC_OscConfig+0x66c>)
 8003ad4:	f023 0301 	bic.w	r3, r3, #1
 8003ad8:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ada:	4b54      	ldr	r3, [pc, #336]	@ (8003c2c <HAL_RCC_OscConfig+0x66c>)
 8003adc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ade:	4a53      	ldr	r2, [pc, #332]	@ (8003c2c <HAL_RCC_OscConfig+0x66c>)
 8003ae0:	f023 0304 	bic.w	r3, r3, #4
 8003ae4:	6713      	str	r3, [r2, #112]	@ 0x70
 8003ae6:	4b51      	ldr	r3, [pc, #324]	@ (8003c2c <HAL_RCC_OscConfig+0x66c>)
 8003ae8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003aea:	4a50      	ldr	r2, [pc, #320]	@ (8003c2c <HAL_RCC_OscConfig+0x66c>)
 8003aec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003af0:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	689b      	ldr	r3, [r3, #8]
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d015      	beq.n	8003b26 <HAL_RCC_OscConfig+0x566>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003afa:	f7fd fd05 	bl	8001508 <HAL_GetTick>
 8003afe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b00:	e00a      	b.n	8003b18 <HAL_RCC_OscConfig+0x558>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b02:	f7fd fd01 	bl	8001508 <HAL_GetTick>
 8003b06:	4602      	mov	r2, r0
 8003b08:	693b      	ldr	r3, [r7, #16]
 8003b0a:	1ad3      	subs	r3, r2, r3
 8003b0c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b10:	4293      	cmp	r3, r2
 8003b12:	d901      	bls.n	8003b18 <HAL_RCC_OscConfig+0x558>
        {
          return HAL_TIMEOUT;
 8003b14:	2303      	movs	r3, #3
 8003b16:	e085      	b.n	8003c24 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b18:	4b44      	ldr	r3, [pc, #272]	@ (8003c2c <HAL_RCC_OscConfig+0x66c>)
 8003b1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b1c:	f003 0302 	and.w	r3, r3, #2
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d0ee      	beq.n	8003b02 <HAL_RCC_OscConfig+0x542>
 8003b24:	e014      	b.n	8003b50 <HAL_RCC_OscConfig+0x590>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b26:	f7fd fcef 	bl	8001508 <HAL_GetTick>
 8003b2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b2c:	e00a      	b.n	8003b44 <HAL_RCC_OscConfig+0x584>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003b2e:	f7fd fceb 	bl	8001508 <HAL_GetTick>
 8003b32:	4602      	mov	r2, r0
 8003b34:	693b      	ldr	r3, [r7, #16]
 8003b36:	1ad3      	subs	r3, r2, r3
 8003b38:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b3c:	4293      	cmp	r3, r2
 8003b3e:	d901      	bls.n	8003b44 <HAL_RCC_OscConfig+0x584>
        {
          return HAL_TIMEOUT;
 8003b40:	2303      	movs	r3, #3
 8003b42:	e06f      	b.n	8003c24 <HAL_RCC_OscConfig+0x664>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003b44:	4b39      	ldr	r3, [pc, #228]	@ (8003c2c <HAL_RCC_OscConfig+0x66c>)
 8003b46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003b48:	f003 0302 	and.w	r3, r3, #2
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	d1ee      	bne.n	8003b2e <HAL_RCC_OscConfig+0x56e>

  /*-------------------------------- PLL1 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL1.PLLState));

  if (RCC_OscInitStruct->PLL1.PLLState != RCC_PLL_NONE)
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d042      	beq.n	8003bde <HAL_RCC_OscConfig+0x61e>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003b58:	69fb      	ldr	r3, [r7, #28]
 8003b5a:	2b18      	cmp	r3, #24
 8003b5c:	d131      	bne.n	8003bc2 <HAL_RCC_OscConfig+0x602>
    {
      /* No PLL off possible */
      if (RCC_OscInitStruct->PLL1.PLLState == RCC_PLL_OFF)
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b62:	2b01      	cmp	r3, #1
 8003b64:	d101      	bne.n	8003b6a <HAL_RCC_OscConfig+0x5aa>
      {
        return HAL_ERROR;
 8003b66:	2301      	movs	r3, #1
 8003b68:	e05c      	b.n	8003c24 <HAL_RCC_OscConfig+0x664>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        tmpreg1 = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN) >> RCC_PLL1FRACR_FRACN_Pos);
 8003b6a:	4b30      	ldr	r3, [pc, #192]	@ (8003c2c <HAL_RCC_OscConfig+0x66c>)
 8003b6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b6e:	08db      	lsrs	r3, r3, #3
 8003b70:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003b74:	60fb      	str	r3, [r7, #12]

        if (RCC_OscInitStruct->PLL1.PLLFractional != tmpreg1)
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b7a:	68fa      	ldr	r2, [r7, #12]
 8003b7c:	429a      	cmp	r2, r3
 8003b7e:	d02e      	beq.n	8003bde <HAL_RCC_OscConfig+0x61e>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL1.PLLFractional));

          /* Disable PLL1FRACLE */
          __HAL_RCC_PLL1_FRACN_DISABLE();
 8003b80:	4b2a      	ldr	r3, [pc, #168]	@ (8003c2c <HAL_RCC_OscConfig+0x66c>)
 8003b82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b84:	4a29      	ldr	r2, [pc, #164]	@ (8003c2c <HAL_RCC_OscConfig+0x66c>)
 8003b86:	f023 0301 	bic.w	r3, r3, #1
 8003b8a:	62d3      	str	r3, [r2, #44]	@ 0x2c

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003b8c:	f7fd fcbc 	bl	8001508 <HAL_GetTick>
 8003b90:	6138      	str	r0, [r7, #16]

          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < RCC_PLL_FRAC_WAIT_VALUE)
 8003b92:	bf00      	nop
 8003b94:	f7fd fcb8 	bl	8001508 <HAL_GetTick>
 8003b98:	4602      	mov	r2, r0
 8003b9a:	693b      	ldr	r3, [r7, #16]
 8003b9c:	4293      	cmp	r3, r2
 8003b9e:	d0f9      	beq.n	8003b94 <HAL_RCC_OscConfig+0x5d4>
          {
            /* Do nothing */
          }

          /* Configure PLL1FRACN */
          __HAL_RCC_PLL1_FRACN_CONFIG(RCC_OscInitStruct->PLL1.PLLFractional);
 8003ba0:	4b22      	ldr	r3, [pc, #136]	@ (8003c2c <HAL_RCC_OscConfig+0x66c>)
 8003ba2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003ba4:	4b22      	ldr	r3, [pc, #136]	@ (8003c30 <HAL_RCC_OscConfig+0x670>)
 8003ba6:	4013      	ands	r3, r2
 8003ba8:	687a      	ldr	r2, [r7, #4]
 8003baa:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003bac:	00d2      	lsls	r2, r2, #3
 8003bae:	491f      	ldr	r1, [pc, #124]	@ (8003c2c <HAL_RCC_OscConfig+0x66c>)
 8003bb0:	4313      	orrs	r3, r2
 8003bb2:	634b      	str	r3, [r1, #52]	@ 0x34

          /* Enable PLL1FRACLE to latch new value . */
          __HAL_RCC_PLL1_FRACN_ENABLE();
 8003bb4:	4b1d      	ldr	r3, [pc, #116]	@ (8003c2c <HAL_RCC_OscConfig+0x66c>)
 8003bb6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bb8:	4a1c      	ldr	r2, [pc, #112]	@ (8003c2c <HAL_RCC_OscConfig+0x66c>)
 8003bba:	f043 0301 	orr.w	r3, r3, #1
 8003bbe:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8003bc0:	e00d      	b.n	8003bde <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Initialize PLL1T to 1 to use common PLL initialization function */
      RCC_OscInitStruct->PLL1.PLLT = 1U;
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	2201      	movs	r2, #1
 8003bc6:	645a      	str	r2, [r3, #68]	@ 0x44
      if (RCC_PLL_Config(RCC_PLL1_CONFIG, &(RCC_OscInitStruct->PLL1)) != HAL_OK)
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	3324      	adds	r3, #36	@ 0x24
 8003bcc:	4619      	mov	r1, r3
 8003bce:	2000      	movs	r0, #0
 8003bd0:	f000 fc88 	bl	80044e4 <RCC_PLL_Config>
 8003bd4:	4603      	mov	r3, r0
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d001      	beq.n	8003bde <HAL_RCC_OscConfig+0x61e>
      {
        return HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	e022      	b.n	8003c24 <HAL_RCC_OscConfig+0x664>

  /*-------------------------------- PLL2 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL2.PLLState));

  if (RCC_OscInitStruct->PLL2.PLLState != RCC_PLL_NONE)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d00a      	beq.n	8003bfc <HAL_RCC_OscConfig+0x63c>
  {
    if (RCC_PLL_Config(RCC_PLL2_CONFIG, &(RCC_OscInitStruct->PLL2)) != HAL_OK)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	334c      	adds	r3, #76	@ 0x4c
 8003bea:	4619      	mov	r1, r3
 8003bec:	2001      	movs	r0, #1
 8003bee:	f000 fc79 	bl	80044e4 <RCC_PLL_Config>
 8003bf2:	4603      	mov	r3, r0
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d001      	beq.n	8003bfc <HAL_RCC_OscConfig+0x63c>
    {
      return HAL_ERROR;
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	e013      	b.n	8003c24 <HAL_RCC_OscConfig+0x664>

  /*-------------------------------- PLL3 Configuration ----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL3.PLLState));

  if (RCC_OscInitStruct->PLL3.PLLState != RCC_PLL_NONE)
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d00e      	beq.n	8003c22 <HAL_RCC_OscConfig+0x662>
  {
    /* Initialize PLL3T to 1 to use common PLL initialization function */
    RCC_OscInitStruct->PLL3.PLLT = 1U;
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2201      	movs	r2, #1
 8003c08:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    if (RCC_PLL_Config(RCC_PLL3_CONFIG, &(RCC_OscInitStruct->PLL3)) != HAL_OK)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	3374      	adds	r3, #116	@ 0x74
 8003c10:	4619      	mov	r1, r3
 8003c12:	2002      	movs	r0, #2
 8003c14:	f000 fc66 	bl	80044e4 <RCC_PLL_Config>
 8003c18:	4603      	mov	r3, r0
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d001      	beq.n	8003c22 <HAL_RCC_OscConfig+0x662>
    {
      return HAL_ERROR;
 8003c1e:	2301      	movs	r3, #1
 8003c20:	e000      	b.n	8003c24 <HAL_RCC_OscConfig+0x664>
    }
  }

  return HAL_OK;
 8003c22:	2300      	movs	r3, #0
}
 8003c24:	4618      	mov	r0, r3
 8003c26:	3720      	adds	r7, #32
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bd80      	pop	{r7, pc}
 8003c2c:	58024400 	.word	0x58024400
 8003c30:	ffff0007 	.word	0xffff0007

08003c34 <HAL_RCC_ClockConfig>:
  *         currently used as system clock source.
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	b084      	sub	sp, #16
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
 8003c3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d101      	bne.n	8003c48 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c44:	2301      	movs	r3, #1
 8003c46:	e182      	b.n	8003f4e <HAL_RCC_ClockConfig+0x31a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003c48:	4b8a      	ldr	r3, [pc, #552]	@ (8003e74 <HAL_RCC_ClockConfig+0x240>)
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003c50:	683a      	ldr	r2, [r7, #0]
 8003c52:	429a      	cmp	r2, r3
 8003c54:	d910      	bls.n	8003c78 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c56:	4b87      	ldr	r3, [pc, #540]	@ (8003e74 <HAL_RCC_ClockConfig+0x240>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8003c5e:	4985      	ldr	r1, [pc, #532]	@ (8003e74 <HAL_RCC_ClockConfig+0x240>)
 8003c60:	683b      	ldr	r3, [r7, #0]
 8003c62:	4313      	orrs	r3, r2
 8003c64:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c66:	4b83      	ldr	r3, [pc, #524]	@ (8003e74 <HAL_RCC_ClockConfig+0x240>)
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003c6e:	683a      	ldr	r2, [r7, #0]
 8003c70:	429a      	cmp	r2, r3
 8003c72:	d001      	beq.n	8003c78 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003c74:	2301      	movs	r3, #1
 8003c76:	e16a      	b.n	8003f4e <HAL_RCC_ClockConfig+0x31a>
  }

  /* Increasing the BUS frequency divider ? */

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	f003 0304 	and.w	r3, r3, #4
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d010      	beq.n	8003ca6 <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->APBCFGR & RCC_APBCFGR_PPRE1))
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	691a      	ldr	r2, [r3, #16]
 8003c88:	4b7b      	ldr	r3, [pc, #492]	@ (8003e78 <HAL_RCC_ClockConfig+0x244>)
 8003c8a:	6a1b      	ldr	r3, [r3, #32]
 8003c8c:	f003 0307 	and.w	r3, r3, #7
 8003c90:	429a      	cmp	r2, r3
 8003c92:	d908      	bls.n	8003ca6 <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003c94:	4b78      	ldr	r3, [pc, #480]	@ (8003e78 <HAL_RCC_ClockConfig+0x244>)
 8003c96:	6a1b      	ldr	r3, [r3, #32]
 8003c98:	f023 0207 	bic.w	r2, r3, #7
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	691b      	ldr	r3, [r3, #16]
 8003ca0:	4975      	ldr	r1, [pc, #468]	@ (8003e78 <HAL_RCC_ClockConfig+0x244>)
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f003 0308 	and.w	r3, r3, #8
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d010      	beq.n	8003cd4 <HAL_RCC_ClockConfig+0xa0>
  {
    assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->APBCFGR & RCC_APBCFGR_PPRE2))
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	695a      	ldr	r2, [r3, #20]
 8003cb6:	4b70      	ldr	r3, [pc, #448]	@ (8003e78 <HAL_RCC_ClockConfig+0x244>)
 8003cb8:	6a1b      	ldr	r3, [r3, #32]
 8003cba:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003cbe:	429a      	cmp	r2, r3
 8003cc0:	d908      	bls.n	8003cd4 <HAL_RCC_ClockConfig+0xa0>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003cc2:	4b6d      	ldr	r3, [pc, #436]	@ (8003e78 <HAL_RCC_ClockConfig+0x244>)
 8003cc4:	6a1b      	ldr	r3, [r3, #32]
 8003cc6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	695b      	ldr	r3, [r3, #20]
 8003cce:	496a      	ldr	r1, [pc, #424]	@ (8003e78 <HAL_RCC_ClockConfig+0x244>)
 8003cd0:	4313      	orrs	r3, r2
 8003cd2:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK4 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK4) == RCC_CLOCKTYPE_PCLK4)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f003 0310 	and.w	r3, r3, #16
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d010      	beq.n	8003d02 <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_PCLK4(RCC_ClkInitStruct->APB4CLKDivider));
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->APBCFGR & RCC_APBCFGR_PPRE4))
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	699a      	ldr	r2, [r3, #24]
 8003ce4:	4b64      	ldr	r3, [pc, #400]	@ (8003e78 <HAL_RCC_ClockConfig+0x244>)
 8003ce6:	6a1b      	ldr	r3, [r3, #32]
 8003ce8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003cec:	429a      	cmp	r2, r3
 8003cee:	d908      	bls.n	8003d02 <HAL_RCC_ClockConfig+0xce>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE4, (RCC_ClkInitStruct->APB4CLKDivider));
 8003cf0:	4b61      	ldr	r3, [pc, #388]	@ (8003e78 <HAL_RCC_ClockConfig+0x244>)
 8003cf2:	6a1b      	ldr	r3, [r3, #32]
 8003cf4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	699b      	ldr	r3, [r3, #24]
 8003cfc:	495e      	ldr	r1, [pc, #376]	@ (8003e78 <HAL_RCC_ClockConfig+0x244>)
 8003cfe:	4313      	orrs	r3, r2
 8003d00:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK5 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK5) == RCC_CLOCKTYPE_PCLK5)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f003 0320 	and.w	r3, r3, #32
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d010      	beq.n	8003d30 <HAL_RCC_ClockConfig+0xfc>
  {
    assert_param(IS_RCC_PCLK5(RCC_ClkInitStruct->APB5CLKDivider));
    if ((RCC_ClkInitStruct->APB5CLKDivider) > (RCC->APBCFGR & RCC_APBCFGR_PPRE5))
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	69da      	ldr	r2, [r3, #28]
 8003d12:	4b59      	ldr	r3, [pc, #356]	@ (8003e78 <HAL_RCC_ClockConfig+0x244>)
 8003d14:	6a1b      	ldr	r3, [r3, #32]
 8003d16:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8003d1a:	429a      	cmp	r2, r3
 8003d1c:	d908      	bls.n	8003d30 <HAL_RCC_ClockConfig+0xfc>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE5, (RCC_ClkInitStruct->APB5CLKDivider));
 8003d1e:	4b56      	ldr	r3, [pc, #344]	@ (8003e78 <HAL_RCC_ClockConfig+0x244>)
 8003d20:	6a1b      	ldr	r3, [r3, #32]
 8003d22:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	69db      	ldr	r3, [r3, #28]
 8003d2a:	4953      	ldr	r1, [pc, #332]	@ (8003e78 <HAL_RCC_ClockConfig+0x244>)
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f003 0302 	and.w	r3, r3, #2
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d010      	beq.n	8003d5e <HAL_RCC_ClockConfig+0x12a>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->BMCFGR & RCC_BMCFGR_BMPRE))
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	68da      	ldr	r2, [r3, #12]
 8003d40:	4b4d      	ldr	r3, [pc, #308]	@ (8003e78 <HAL_RCC_ClockConfig+0x244>)
 8003d42:	69db      	ldr	r3, [r3, #28]
 8003d44:	f003 030f 	and.w	r3, r3, #15
 8003d48:	429a      	cmp	r2, r3
 8003d4a:	d908      	bls.n	8003d5e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      MODIFY_REG(RCC->BMCFGR, RCC_BMCFGR_BMPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003d4c:	4b4a      	ldr	r3, [pc, #296]	@ (8003e78 <HAL_RCC_ClockConfig+0x244>)
 8003d4e:	69db      	ldr	r3, [r3, #28]
 8003d50:	f023 020f 	bic.w	r2, r3, #15
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	68db      	ldr	r3, [r3, #12]
 8003d58:	4947      	ldr	r1, [pc, #284]	@ (8003e78 <HAL_RCC_ClockConfig+0x244>)
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	61cb      	str	r3, [r1, #28]
    }
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if ((RCC_ClkInitStruct->ClockType & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f003 0301 	and.w	r3, r3, #1
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d055      	beq.n	8003e16 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    MODIFY_REG(RCC->CDCFGR, RCC_CDCFGR_CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003d6a:	4b43      	ldr	r3, [pc, #268]	@ (8003e78 <HAL_RCC_ClockConfig+0x244>)
 8003d6c:	699b      	ldr	r3, [r3, #24]
 8003d6e:	f023 020f 	bic.w	r2, r3, #15
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	689b      	ldr	r3, [r3, #8]
 8003d76:	4940      	ldr	r1, [pc, #256]	@ (8003e78 <HAL_RCC_ClockConfig+0x244>)
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	618b      	str	r3, [r1, #24]

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	2b02      	cmp	r3, #2
 8003d82:	d107      	bne.n	8003d94 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003d84:	4b3c      	ldr	r3, [pc, #240]	@ (8003e78 <HAL_RCC_ClockConfig+0x244>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	d121      	bne.n	8003dd4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003d90:	2301      	movs	r3, #1
 8003d92:	e0dc      	b.n	8003f4e <HAL_RCC_ClockConfig+0x31a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	685b      	ldr	r3, [r3, #4]
 8003d98:	2b03      	cmp	r3, #3
 8003d9a:	d107      	bne.n	8003dac <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003d9c:	4b36      	ldr	r3, [pc, #216]	@ (8003e78 <HAL_RCC_ClockConfig+0x244>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d115      	bne.n	8003dd4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003da8:	2301      	movs	r3, #1
 8003daa:	e0d0      	b.n	8003f4e <HAL_RCC_ClockConfig+0x31a>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	685b      	ldr	r3, [r3, #4]
 8003db0:	2b01      	cmp	r3, #1
 8003db2:	d107      	bne.n	8003dc4 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) == 0U)
 8003db4:	4b30      	ldr	r3, [pc, #192]	@ (8003e78 <HAL_RCC_ClockConfig+0x244>)
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d109      	bne.n	8003dd4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003dc0:	2301      	movs	r3, #1
 8003dc2:	e0c4      	b.n	8003f4e <HAL_RCC_ClockConfig+0x31a>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003dc4:	4b2c      	ldr	r3, [pc, #176]	@ (8003e78 <HAL_RCC_ClockConfig+0x244>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f003 0304 	and.w	r3, r3, #4
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d101      	bne.n	8003dd4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003dd0:	2301      	movs	r3, #1
 8003dd2:	e0bc      	b.n	8003f4e <HAL_RCC_ClockConfig+0x31a>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003dd4:	4b28      	ldr	r3, [pc, #160]	@ (8003e78 <HAL_RCC_ClockConfig+0x244>)
 8003dd6:	691b      	ldr	r3, [r3, #16]
 8003dd8:	f023 0207 	bic.w	r2, r3, #7
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	685b      	ldr	r3, [r3, #4]
 8003de0:	4925      	ldr	r1, [pc, #148]	@ (8003e78 <HAL_RCC_ClockConfig+0x244>)
 8003de2:	4313      	orrs	r3, r2
 8003de4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003de6:	f7fd fb8f 	bl	8001508 <HAL_GetTick>
 8003dea:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003dec:	e00a      	b.n	8003e04 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003dee:	f7fd fb8b 	bl	8001508 <HAL_GetTick>
 8003df2:	4602      	mov	r2, r0
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	1ad3      	subs	r3, r2, r3
 8003df8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003dfc:	4293      	cmp	r3, r2
 8003dfe:	d901      	bls.n	8003e04 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003e00:	2303      	movs	r3, #3
 8003e02:	e0a4      	b.n	8003f4e <HAL_RCC_ClockConfig+0x31a>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003e04:	4b1c      	ldr	r3, [pc, #112]	@ (8003e78 <HAL_RCC_ClockConfig+0x244>)
 8003e06:	691b      	ldr	r3, [r3, #16]
 8003e08:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	00db      	lsls	r3, r3, #3
 8003e12:	429a      	cmp	r2, r3
 8003e14:	d1eb      	bne.n	8003dee <HAL_RCC_ClockConfig+0x1ba>
  }

  /* Decreasing the BUS frequency divider ? */

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f003 0302 	and.w	r3, r3, #2
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d010      	beq.n	8003e44 <HAL_RCC_ClockConfig+0x210>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->BMCFGR & RCC_BMCFGR_BMPRE))
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	68da      	ldr	r2, [r3, #12]
 8003e26:	4b14      	ldr	r3, [pc, #80]	@ (8003e78 <HAL_RCC_ClockConfig+0x244>)
 8003e28:	69db      	ldr	r3, [r3, #28]
 8003e2a:	f003 030f 	and.w	r3, r3, #15
 8003e2e:	429a      	cmp	r2, r3
 8003e30:	d208      	bcs.n	8003e44 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      MODIFY_REG(RCC->BMCFGR, RCC_BMCFGR_BMPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e32:	4b11      	ldr	r3, [pc, #68]	@ (8003e78 <HAL_RCC_ClockConfig+0x244>)
 8003e34:	69db      	ldr	r3, [r3, #28]
 8003e36:	f023 020f 	bic.w	r2, r3, #15
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	68db      	ldr	r3, [r3, #12]
 8003e3e:	490e      	ldr	r1, [pc, #56]	@ (8003e78 <HAL_RCC_ClockConfig+0x244>)
 8003e40:	4313      	orrs	r3, r2
 8003e42:	61cb      	str	r3, [r1, #28]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003e44:	4b0b      	ldr	r3, [pc, #44]	@ (8003e74 <HAL_RCC_ClockConfig+0x240>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003e4c:	683a      	ldr	r2, [r7, #0]
 8003e4e:	429a      	cmp	r2, r3
 8003e50:	d214      	bcs.n	8003e7c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e52:	4b08      	ldr	r3, [pc, #32]	@ (8003e74 <HAL_RCC_ClockConfig+0x240>)
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8003e5a:	4906      	ldr	r1, [pc, #24]	@ (8003e74 <HAL_RCC_ClockConfig+0x240>)
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	4313      	orrs	r3, r2
 8003e60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e62:	4b04      	ldr	r3, [pc, #16]	@ (8003e74 <HAL_RCC_ClockConfig+0x240>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003e6a:	683a      	ldr	r2, [r7, #0]
 8003e6c:	429a      	cmp	r2, r3
 8003e6e:	d005      	beq.n	8003e7c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003e70:	2301      	movs	r3, #1
 8003e72:	e06c      	b.n	8003f4e <HAL_RCC_ClockConfig+0x31a>
 8003e74:	52002000 	.word	0x52002000
 8003e78:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f003 0304 	and.w	r3, r3, #4
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d010      	beq.n	8003eaa <HAL_RCC_ClockConfig+0x276>
  {
    assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->APBCFGR & RCC_APBCFGR_PPRE1))
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	691a      	ldr	r2, [r3, #16]
 8003e8c:	4b32      	ldr	r3, [pc, #200]	@ (8003f58 <HAL_RCC_ClockConfig+0x324>)
 8003e8e:	6a1b      	ldr	r3, [r3, #32]
 8003e90:	f003 0307 	and.w	r3, r3, #7
 8003e94:	429a      	cmp	r2, r3
 8003e96:	d208      	bcs.n	8003eaa <HAL_RCC_ClockConfig+0x276>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003e98:	4b2f      	ldr	r3, [pc, #188]	@ (8003f58 <HAL_RCC_ClockConfig+0x324>)
 8003e9a:	6a1b      	ldr	r3, [r3, #32]
 8003e9c:	f023 0207 	bic.w	r2, r3, #7
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	691b      	ldr	r3, [r3, #16]
 8003ea4:	492c      	ldr	r1, [pc, #176]	@ (8003f58 <HAL_RCC_ClockConfig+0x324>)
 8003ea6:	4313      	orrs	r3, r2
 8003ea8:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f003 0308 	and.w	r3, r3, #8
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d010      	beq.n	8003ed8 <HAL_RCC_ClockConfig+0x2a4>
  {
    assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->APBCFGR & RCC_APBCFGR_PPRE2))
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	695a      	ldr	r2, [r3, #20]
 8003eba:	4b27      	ldr	r3, [pc, #156]	@ (8003f58 <HAL_RCC_ClockConfig+0x324>)
 8003ebc:	6a1b      	ldr	r3, [r3, #32]
 8003ebe:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003ec2:	429a      	cmp	r2, r3
 8003ec4:	d208      	bcs.n	8003ed8 <HAL_RCC_ClockConfig+0x2a4>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003ec6:	4b24      	ldr	r3, [pc, #144]	@ (8003f58 <HAL_RCC_ClockConfig+0x324>)
 8003ec8:	6a1b      	ldr	r3, [r3, #32]
 8003eca:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	695b      	ldr	r3, [r3, #20]
 8003ed2:	4921      	ldr	r1, [pc, #132]	@ (8003f58 <HAL_RCC_ClockConfig+0x324>)
 8003ed4:	4313      	orrs	r3, r2
 8003ed6:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK4 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK4) == RCC_CLOCKTYPE_PCLK4)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f003 0310 	and.w	r3, r3, #16
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d010      	beq.n	8003f06 <HAL_RCC_ClockConfig+0x2d2>
  {
    assert_param(IS_RCC_PCLK4(RCC_ClkInitStruct->APB4CLKDivider));
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->APBCFGR & RCC_APBCFGR_PPRE4))
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	699a      	ldr	r2, [r3, #24]
 8003ee8:	4b1b      	ldr	r3, [pc, #108]	@ (8003f58 <HAL_RCC_ClockConfig+0x324>)
 8003eea:	6a1b      	ldr	r3, [r3, #32]
 8003eec:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003ef0:	429a      	cmp	r2, r3
 8003ef2:	d208      	bcs.n	8003f06 <HAL_RCC_ClockConfig+0x2d2>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE4, (RCC_ClkInitStruct->APB4CLKDivider));
 8003ef4:	4b18      	ldr	r3, [pc, #96]	@ (8003f58 <HAL_RCC_ClockConfig+0x324>)
 8003ef6:	6a1b      	ldr	r3, [r3, #32]
 8003ef8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	699b      	ldr	r3, [r3, #24]
 8003f00:	4915      	ldr	r1, [pc, #84]	@ (8003f58 <HAL_RCC_ClockConfig+0x324>)
 8003f02:	4313      	orrs	r3, r2
 8003f04:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK5 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK5) == RCC_CLOCKTYPE_PCLK5)
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f003 0320 	and.w	r3, r3, #32
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d010      	beq.n	8003f34 <HAL_RCC_ClockConfig+0x300>
  {
    assert_param(IS_RCC_PCLK5(RCC_ClkInitStruct->APB5CLKDivider));
    if ((RCC_ClkInitStruct->APB5CLKDivider) < (RCC->APBCFGR & RCC_APBCFGR_PPRE5))
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	69da      	ldr	r2, [r3, #28]
 8003f16:	4b10      	ldr	r3, [pc, #64]	@ (8003f58 <HAL_RCC_ClockConfig+0x324>)
 8003f18:	6a1b      	ldr	r3, [r3, #32]
 8003f1a:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8003f1e:	429a      	cmp	r2, r3
 8003f20:	d208      	bcs.n	8003f34 <HAL_RCC_ClockConfig+0x300>
    {
      MODIFY_REG(RCC->APBCFGR, RCC_APBCFGR_PPRE5, (RCC_ClkInitStruct->APB5CLKDivider));
 8003f22:	4b0d      	ldr	r3, [pc, #52]	@ (8003f58 <HAL_RCC_ClockConfig+0x324>)
 8003f24:	6a1b      	ldr	r3, [r3, #32]
 8003f26:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	69db      	ldr	r3, [r3, #28]
 8003f2e:	490a      	ldr	r1, [pc, #40]	@ (8003f58 <HAL_RCC_ClockConfig+0x324>)
 8003f30:	4313      	orrs	r3, r2
 8003f32:	620b      	str	r3, [r1, #32]
    }
  }

  /* Update the SystemCoreClock global variable with the System CPU clock */
  SystemCoreClock = HAL_RCC_GetSysClockFreq();
 8003f34:	f000 f816 	bl	8003f64 <HAL_RCC_GetSysClockFreq>
 8003f38:	4603      	mov	r3, r0
 8003f3a:	4a08      	ldr	r2, [pc, #32]	@ (8003f5c <HAL_RCC_ClockConfig+0x328>)
 8003f3c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003f3e:	4b08      	ldr	r3, [pc, #32]	@ (8003f60 <HAL_RCC_ClockConfig+0x32c>)
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	4618      	mov	r0, r3
 8003f44:	f7fd fa90 	bl	8001468 <HAL_InitTick>
 8003f48:	4603      	mov	r3, r0
 8003f4a:	72fb      	strb	r3, [r7, #11]

  return halstatus;
 8003f4c:	7afb      	ldrb	r3, [r7, #11]
}
 8003f4e:	4618      	mov	r0, r3
 8003f50:	3710      	adds	r7, #16
 8003f52:	46bd      	mov	sp, r7
 8003f54:	bd80      	pop	{r7, pc}
 8003f56:	bf00      	nop
 8003f58:	58024400 	.word	0x58024400
 8003f5c:	24000000 	.word	0x24000000
 8003f60:	24000004 	.word	0x24000004

08003f64 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003f64:	b480      	push	{r7}
 8003f66:	b08b      	sub	sp, #44	@ 0x2c
 8003f68:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;
  uint32_t prescaler;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003f6a:	4baa      	ldr	r3, [pc, #680]	@ (8004214 <HAL_RCC_GetSysClockFreq+0x2b0>)
 8003f6c:	691b      	ldr	r3, [r3, #16]
 8003f6e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003f72:	2b18      	cmp	r3, #24
 8003f74:	f200 8136 	bhi.w	80041e4 <HAL_RCC_GetSysClockFreq+0x280>
 8003f78:	a201      	add	r2, pc, #4	@ (adr r2, 8003f80 <HAL_RCC_GetSysClockFreq+0x1c>)
 8003f7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003f7e:	bf00      	nop
 8003f80:	08003fe5 	.word	0x08003fe5
 8003f84:	080041e5 	.word	0x080041e5
 8003f88:	080041e5 	.word	0x080041e5
 8003f8c:	080041e5 	.word	0x080041e5
 8003f90:	080041e5 	.word	0x080041e5
 8003f94:	080041e5 	.word	0x080041e5
 8003f98:	080041e5 	.word	0x080041e5
 8003f9c:	080041e5 	.word	0x080041e5
 8003fa0:	0800400b 	.word	0x0800400b
 8003fa4:	080041e5 	.word	0x080041e5
 8003fa8:	080041e5 	.word	0x080041e5
 8003fac:	080041e5 	.word	0x080041e5
 8003fb0:	080041e5 	.word	0x080041e5
 8003fb4:	080041e5 	.word	0x080041e5
 8003fb8:	080041e5 	.word	0x080041e5
 8003fbc:	080041e5 	.word	0x080041e5
 8003fc0:	08004011 	.word	0x08004011
 8003fc4:	080041e5 	.word	0x080041e5
 8003fc8:	080041e5 	.word	0x080041e5
 8003fcc:	080041e5 	.word	0x080041e5
 8003fd0:	080041e5 	.word	0x080041e5
 8003fd4:	080041e5 	.word	0x080041e5
 8003fd8:	080041e5 	.word	0x080041e5
 8003fdc:	080041e5 	.word	0x080041e5
 8003fe0:	08004017 	.word	0x08004017
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */

      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8003fe4:	4b8b      	ldr	r3, [pc, #556]	@ (8004214 <HAL_RCC_GetSysClockFreq+0x2b0>)
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f003 0320 	and.w	r3, r3, #32
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d009      	beq.n	8004004 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8003ff0:	4b88      	ldr	r3, [pc, #544]	@ (8004214 <HAL_RCC_GetSysClockFreq+0x2b0>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	08db      	lsrs	r3, r3, #3
 8003ff6:	f003 0303 	and.w	r3, r3, #3
 8003ffa:	4a87      	ldr	r2, [pc, #540]	@ (8004218 <HAL_RCC_GetSysClockFreq+0x2b4>)
 8003ffc:	fa22 f303 	lsr.w	r3, r2, r3
 8004000:	623b      	str	r3, [r7, #32]
      {
        /* Can't retrieve HSIDIV value */
        sysclockfreq = 0U;
      }

      break;
 8004002:	e0f2      	b.n	80041ea <HAL_RCC_GetSysClockFreq+0x286>
        sysclockfreq = 0U;
 8004004:	2300      	movs	r3, #0
 8004006:	623b      	str	r3, [r7, #32]
      break;
 8004008:	e0ef      	b.n	80041ea <HAL_RCC_GetSysClockFreq+0x286>

    case RCC_SYSCLKSOURCE_STATUS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 800400a:	4b84      	ldr	r3, [pc, #528]	@ (800421c <HAL_RCC_GetSysClockFreq+0x2b8>)
 800400c:	623b      	str	r3, [r7, #32]
      break;
 800400e:	e0ec      	b.n	80041ea <HAL_RCC_GetSysClockFreq+0x286>

    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8004010:	4b83      	ldr	r3, [pc, #524]	@ (8004220 <HAL_RCC_GetSysClockFreq+0x2bc>)
 8004012:	623b      	str	r3, [r7, #32]
      break;
 8004014:	e0e9      	b.n	80041ea <HAL_RCC_GetSysClockFreq+0x286>
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004016:	4b7f      	ldr	r3, [pc, #508]	@ (8004214 <HAL_RCC_GetSysClockFreq+0x2b0>)
 8004018:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800401a:	f003 0303 	and.w	r3, r3, #3
 800401e:	61fb      	str	r3, [r7, #28]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos)  ;
 8004020:	4b7c      	ldr	r3, [pc, #496]	@ (8004214 <HAL_RCC_GetSysClockFreq+0x2b0>)
 8004022:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004024:	091b      	lsrs	r3, r3, #4
 8004026:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800402a:	61bb      	str	r3, [r7, #24]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 800402c:	4b79      	ldr	r3, [pc, #484]	@ (8004214 <HAL_RCC_GetSysClockFreq+0x2b0>)
 800402e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004030:	f003 0301 	and.w	r3, r3, #1
 8004034:	617b      	str	r3, [r7, #20]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN) >> 3));
 8004036:	4b77      	ldr	r3, [pc, #476]	@ (8004214 <HAL_RCC_GetSysClockFreq+0x2b0>)
 8004038:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800403a:	08db      	lsrs	r3, r3, #3
 800403c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004040:	697a      	ldr	r2, [r7, #20]
 8004042:	fb02 f303 	mul.w	r3, r2, r3
 8004046:	ee07 3a90 	vmov	s15, r3
 800404a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800404e:	edc7 7a04 	vstr	s15, [r7, #16]

      if (pllm != 0U)
 8004052:	69bb      	ldr	r3, [r7, #24]
 8004054:	2b00      	cmp	r3, #0
 8004056:	f000 80c2 	beq.w	80041de <HAL_RCC_GetSysClockFreq+0x27a>
      {
        switch (pllsource)
 800405a:	69fb      	ldr	r3, [r7, #28]
 800405c:	2b02      	cmp	r3, #2
 800405e:	d064      	beq.n	800412a <HAL_RCC_GetSysClockFreq+0x1c6>
 8004060:	69fb      	ldr	r3, [r7, #28]
 8004062:	2b02      	cmp	r3, #2
 8004064:	f200 8083 	bhi.w	800416e <HAL_RCC_GetSysClockFreq+0x20a>
 8004068:	69fb      	ldr	r3, [r7, #28]
 800406a:	2b00      	cmp	r3, #0
 800406c:	d003      	beq.n	8004076 <HAL_RCC_GetSysClockFreq+0x112>
 800406e:	69fb      	ldr	r3, [r7, #28]
 8004070:	2b01      	cmp	r3, #1
 8004072:	d038      	beq.n	80040e6 <HAL_RCC_GetSysClockFreq+0x182>
 8004074:	e07b      	b.n	800416e <HAL_RCC_GetSysClockFreq+0x20a>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8004076:	4b67      	ldr	r3, [pc, #412]	@ (8004214 <HAL_RCC_GetSysClockFreq+0x2b0>)
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	f003 0320 	and.w	r3, r3, #32
 800407e:	2b00      	cmp	r3, #0
 8004080:	d02d      	beq.n	80040de <HAL_RCC_GetSysClockFreq+0x17a>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8004082:	4b64      	ldr	r3, [pc, #400]	@ (8004214 <HAL_RCC_GetSysClockFreq+0x2b0>)
 8004084:	681b      	ldr	r3, [r3, #0]
 8004086:	08db      	lsrs	r3, r3, #3
 8004088:	f003 0303 	and.w	r3, r3, #3
 800408c:	4a62      	ldr	r2, [pc, #392]	@ (8004218 <HAL_RCC_GetSysClockFreq+0x2b4>)
 800408e:	fa22 f303 	lsr.w	r3, r2, r3
 8004092:	60fb      	str	r3, [r7, #12]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	ee07 3a90 	vmov	s15, r3
 800409a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800409e:	69bb      	ldr	r3, [r7, #24]
 80040a0:	ee07 3a90 	vmov	s15, r3
 80040a4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040a8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80040ac:	4b59      	ldr	r3, [pc, #356]	@ (8004214 <HAL_RCC_GetSysClockFreq+0x2b0>)
 80040ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80040b4:	ee07 3a90 	vmov	s15, r3
 80040b8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80040bc:	ed97 6a04 	vldr	s12, [r7, #16]
 80040c0:	eddf 5a58 	vldr	s11, [pc, #352]	@ 8004224 <HAL_RCC_GetSysClockFreq+0x2c0>
 80040c4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80040c8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80040cc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80040d0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80040d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80040d8:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            else
            {
              /* Can't retrieve HSIDIV value */
              pllvco = (float_t)0;
            }
            break;
 80040dc:	e069      	b.n	80041b2 <HAL_RCC_GetSysClockFreq+0x24e>
              pllvco = (float_t)0;
 80040de:	f04f 0300 	mov.w	r3, #0
 80040e2:	627b      	str	r3, [r7, #36]	@ 0x24
            break;
 80040e4:	e065      	b.n	80041b2 <HAL_RCC_GetSysClockFreq+0x24e>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80040e6:	69bb      	ldr	r3, [r7, #24]
 80040e8:	ee07 3a90 	vmov	s15, r3
 80040ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040f0:	eddf 6a4d 	vldr	s13, [pc, #308]	@ 8004228 <HAL_RCC_GetSysClockFreq+0x2c4>
 80040f4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80040f8:	4b46      	ldr	r3, [pc, #280]	@ (8004214 <HAL_RCC_GetSysClockFreq+0x2b0>)
 80040fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004100:	ee07 3a90 	vmov	s15, r3
 8004104:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004108:	ed97 6a04 	vldr	s12, [r7, #16]
 800410c:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004224 <HAL_RCC_GetSysClockFreq+0x2c0>
 8004110:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004114:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004118:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800411c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004120:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004124:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
 8004128:	e043      	b.n	80041b2 <HAL_RCC_GetSysClockFreq+0x24e>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800412a:	69bb      	ldr	r3, [r7, #24]
 800412c:	ee07 3a90 	vmov	s15, r3
 8004130:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004134:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800422c <HAL_RCC_GetSysClockFreq+0x2c8>
 8004138:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800413c:	4b35      	ldr	r3, [pc, #212]	@ (8004214 <HAL_RCC_GetSysClockFreq+0x2b0>)
 800413e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004140:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004144:	ee07 3a90 	vmov	s15, r3
 8004148:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800414c:	ed97 6a04 	vldr	s12, [r7, #16]
 8004150:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004224 <HAL_RCC_GetSysClockFreq+0x2c0>
 8004154:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004158:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800415c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004160:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004164:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004168:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
 800416c:	e021      	b.n	80041b2 <HAL_RCC_GetSysClockFreq+0x24e>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVN) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800416e:	69bb      	ldr	r3, [r7, #24]
 8004170:	ee07 3a90 	vmov	s15, r3
 8004174:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004178:	eddf 6a2b 	vldr	s13, [pc, #172]	@ 8004228 <HAL_RCC_GetSysClockFreq+0x2c4>
 800417c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004180:	4b24      	ldr	r3, [pc, #144]	@ (8004214 <HAL_RCC_GetSysClockFreq+0x2b0>)
 8004182:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004184:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004188:	ee07 3a90 	vmov	s15, r3
 800418c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004190:	ed97 6a04 	vldr	s12, [r7, #16]
 8004194:	eddf 5a23 	vldr	s11, [pc, #140]	@ 8004224 <HAL_RCC_GetSysClockFreq+0x2c0>
 8004198:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800419c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80041a0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80041a4:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80041a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041ac:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            break;
 80041b0:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVP) >> RCC_PLL1DIVR1_DIVP_Pos) + 1U) ;
 80041b2:	4b18      	ldr	r3, [pc, #96]	@ (8004214 <HAL_RCC_GetSysClockFreq+0x2b0>)
 80041b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041b6:	0a5b      	lsrs	r3, r3, #9
 80041b8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80041bc:	3301      	adds	r3, #1
 80041be:	60bb      	str	r3, [r7, #8]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80041c0:	68bb      	ldr	r3, [r7, #8]
 80041c2:	ee07 3a90 	vmov	s15, r3
 80041c6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80041ca:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80041ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80041d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80041d6:	ee17 3a90 	vmov	r3, s15
 80041da:	623b      	str	r3, [r7, #32]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 80041dc:	e005      	b.n	80041ea <HAL_RCC_GetSysClockFreq+0x286>
        sysclockfreq = 0U;
 80041de:	2300      	movs	r3, #0
 80041e0:	623b      	str	r3, [r7, #32]
      break;
 80041e2:	e002      	b.n	80041ea <HAL_RCC_GetSysClockFreq+0x286>

    default:
      sysclockfreq = CSI_VALUE;
 80041e4:	4b0d      	ldr	r3, [pc, #52]	@ (800421c <HAL_RCC_GetSysClockFreq+0x2b8>)
 80041e6:	623b      	str	r3, [r7, #32]
      break;
 80041e8:	bf00      	nop
  }

  prescaler = RCC->CDCFGR & RCC_CDCFGR_CPRE;
 80041ea:	4b0a      	ldr	r3, [pc, #40]	@ (8004214 <HAL_RCC_GetSysClockFreq+0x2b0>)
 80041ec:	699b      	ldr	r3, [r3, #24]
 80041ee:	f003 030f 	and.w	r3, r3, #15
 80041f2:	607b      	str	r3, [r7, #4]
  if (prescaler >= 8U)
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	2b07      	cmp	r3, #7
 80041f8:	d905      	bls.n	8004206 <HAL_RCC_GetSysClockFreq+0x2a2>
  {
    sysclockfreq = sysclockfreq >> (prescaler - RCC_CDCFGR_CPRE_3 + 1U);
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	3b07      	subs	r3, #7
 80041fe:	6a3a      	ldr	r2, [r7, #32]
 8004200:	fa22 f303 	lsr.w	r3, r2, r3
 8004204:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8004206:	6a3b      	ldr	r3, [r7, #32]
}
 8004208:	4618      	mov	r0, r3
 800420a:	372c      	adds	r7, #44	@ 0x2c
 800420c:	46bd      	mov	sp, r7
 800420e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004212:	4770      	bx	lr
 8004214:	58024400 	.word	0x58024400
 8004218:	03d09000 	.word	0x03d09000
 800421c:	003d0900 	.word	0x003d0900
 8004220:	016e3600 	.word	0x016e3600
 8004224:	46000000 	.word	0x46000000
 8004228:	4a742400 	.word	0x4a742400
 800422c:	4bb71b00 	.word	0x4bb71b00

08004230 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004230:	b580      	push	{r7, lr}
 8004232:	b084      	sub	sp, #16
 8004234:	af00      	add	r7, sp, #0
  uint32_t clock;
  uint32_t prescaler;
  const uint8_t AHBPrescTable[8] = {1U, 2U, 3U, 4U, 6U, 7U, 8U, 9U};
 8004236:	4a10      	ldr	r2, [pc, #64]	@ (8004278 <HAL_RCC_GetHCLKFreq+0x48>)
 8004238:	463b      	mov	r3, r7
 800423a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800423e:	e883 0003 	stmia.w	r3, {r0, r1}

  /* SysClk */
  clock = HAL_RCC_GetSysClockFreq();
 8004242:	f7ff fe8f 	bl	8003f64 <HAL_RCC_GetSysClockFreq>
 8004246:	60f8      	str	r0, [r7, #12]
  /* Bus matrix divider */
  prescaler = (RCC->BMCFGR & RCC_BMCFGR_BMPRE) >> RCC_BMCFGR_BMPRE_Pos;
 8004248:	4b0c      	ldr	r3, [pc, #48]	@ (800427c <HAL_RCC_GetHCLKFreq+0x4c>)
 800424a:	69db      	ldr	r3, [r3, #28]
 800424c:	f003 030f 	and.w	r3, r3, #15
 8004250:	60bb      	str	r3, [r7, #8]
  if (prescaler >= 8U)
 8004252:	68bb      	ldr	r3, [r7, #8]
 8004254:	2b07      	cmp	r3, #7
 8004256:	d909      	bls.n	800426c <HAL_RCC_GetHCLKFreq+0x3c>
  {
    clock = clock >> AHBPrescTable[prescaler - 8U];
 8004258:	68bb      	ldr	r3, [r7, #8]
 800425a:	3b08      	subs	r3, #8
 800425c:	3310      	adds	r3, #16
 800425e:	443b      	add	r3, r7
 8004260:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8004264:	461a      	mov	r2, r3
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	40d3      	lsrs	r3, r2
 800426a:	60fb      	str	r3, [r7, #12]
  }
  return (clock);
 800426c:	68fb      	ldr	r3, [r7, #12]
}
 800426e:	4618      	mov	r0, r3
 8004270:	3710      	adds	r7, #16
 8004272:	46bd      	mov	sp, r7
 8004274:	bd80      	pop	{r7, pc}
 8004276:	bf00      	nop
 8004278:	0800ecd4 	.word	0x0800ecd4
 800427c:	58024400 	.word	0x58024400

08004280 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	b082      	sub	sp, #8
 8004284:	af00      	add	r7, sp, #0
  uint32_t clock;
  uint32_t prescaler;
  /* Get HCLK source and compute PCLK1 frequency ---------------------------*/
  clock = HAL_RCC_GetHCLKFreq();
 8004286:	f7ff ffd3 	bl	8004230 <HAL_RCC_GetHCLKFreq>
 800428a:	6078      	str	r0, [r7, #4]
  /* APB1 prescaler */
  prescaler = (RCC->APBCFGR & RCC_APBCFGR_PPRE1) >> RCC_APBCFGR_PPRE1_Pos;
 800428c:	4b09      	ldr	r3, [pc, #36]	@ (80042b4 <HAL_RCC_GetPCLK1Freq+0x34>)
 800428e:	6a1b      	ldr	r3, [r3, #32]
 8004290:	f003 0307 	and.w	r3, r3, #7
 8004294:	603b      	str	r3, [r7, #0]
  if (prescaler >= 4U)
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	2b03      	cmp	r3, #3
 800429a:	d905      	bls.n	80042a8 <HAL_RCC_GetPCLK1Freq+0x28>
  {
    clock = clock >> (prescaler - 3U);
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	3b03      	subs	r3, #3
 80042a0:	687a      	ldr	r2, [r7, #4]
 80042a2:	fa22 f303 	lsr.w	r3, r2, r3
 80042a6:	607b      	str	r3, [r7, #4]
  }
  return (clock);
 80042a8:	687b      	ldr	r3, [r7, #4]
}
 80042aa:	4618      	mov	r0, r3
 80042ac:	3708      	adds	r7, #8
 80042ae:	46bd      	mov	sp, r7
 80042b0:	bd80      	pop	{r7, pc}
 80042b2:	bf00      	nop
 80042b4:	58024400 	.word	0x58024400

080042b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80042b8:	b580      	push	{r7, lr}
 80042ba:	b082      	sub	sp, #8
 80042bc:	af00      	add	r7, sp, #0
  uint32_t clock;
  uint32_t prescaler;
  /* Get HCLK source and compute PCLK2 frequency ---------------------------*/
  clock = HAL_RCC_GetHCLKFreq();
 80042be:	f7ff ffb7 	bl	8004230 <HAL_RCC_GetHCLKFreq>
 80042c2:	6078      	str	r0, [r7, #4]
  /* APB2 prescaler */
  prescaler = (RCC->APBCFGR & RCC_APBCFGR_PPRE2) >> RCC_APBCFGR_PPRE2_Pos;
 80042c4:	4b09      	ldr	r3, [pc, #36]	@ (80042ec <HAL_RCC_GetPCLK2Freq+0x34>)
 80042c6:	6a1b      	ldr	r3, [r3, #32]
 80042c8:	091b      	lsrs	r3, r3, #4
 80042ca:	f003 0307 	and.w	r3, r3, #7
 80042ce:	603b      	str	r3, [r7, #0]
  if (prescaler >= 4U)
 80042d0:	683b      	ldr	r3, [r7, #0]
 80042d2:	2b03      	cmp	r3, #3
 80042d4:	d905      	bls.n	80042e2 <HAL_RCC_GetPCLK2Freq+0x2a>
  {
    clock = clock >> (prescaler - 3U);
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	3b03      	subs	r3, #3
 80042da:	687a      	ldr	r2, [r7, #4]
 80042dc:	fa22 f303 	lsr.w	r3, r2, r3
 80042e0:	607b      	str	r3, [r7, #4]
  }
  return (clock);
 80042e2:	687b      	ldr	r3, [r7, #4]
}
 80042e4:	4618      	mov	r0, r3
 80042e6:	3708      	adds	r7, #8
 80042e8:	46bd      	mov	sp, r7
 80042ea:	bd80      	pop	{r7, pc}
 80042ec:	58024400 	.word	0x58024400

080042f0 <HAL_RCC_GetPCLK4Freq>:
  * @note   Each time PCLK4 changes, this function must be called to update the
  *         right PCLK4 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK4 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK4Freq(void)
{
 80042f0:	b580      	push	{r7, lr}
 80042f2:	b082      	sub	sp, #8
 80042f4:	af00      	add	r7, sp, #0
  uint32_t clock;
  uint32_t prescaler;
  /* Get HCLK source and compute PCLK4 frequency ---------------------------*/
  clock = HAL_RCC_GetHCLKFreq();
 80042f6:	f7ff ff9b 	bl	8004230 <HAL_RCC_GetHCLKFreq>
 80042fa:	6078      	str	r0, [r7, #4]
  /* APB4 prescaler */
  prescaler = (RCC->APBCFGR & RCC_APBCFGR_PPRE4) >> RCC_APBCFGR_PPRE4_Pos;
 80042fc:	4b09      	ldr	r3, [pc, #36]	@ (8004324 <HAL_RCC_GetPCLK4Freq+0x34>)
 80042fe:	6a1b      	ldr	r3, [r3, #32]
 8004300:	0a1b      	lsrs	r3, r3, #8
 8004302:	f003 0307 	and.w	r3, r3, #7
 8004306:	603b      	str	r3, [r7, #0]
  if (prescaler >= 4U)
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	2b03      	cmp	r3, #3
 800430c:	d905      	bls.n	800431a <HAL_RCC_GetPCLK4Freq+0x2a>
  {
    clock = clock >> (prescaler - 3U);
 800430e:	683b      	ldr	r3, [r7, #0]
 8004310:	3b03      	subs	r3, #3
 8004312:	687a      	ldr	r2, [r7, #4]
 8004314:	fa22 f303 	lsr.w	r3, r2, r3
 8004318:	607b      	str	r3, [r7, #4]
  }
  return (clock);
 800431a:	687b      	ldr	r3, [r7, #4]
}
 800431c:	4618      	mov	r0, r3
 800431e:	3708      	adds	r7, #8
 8004320:	46bd      	mov	sp, r7
 8004322:	bd80      	pop	{r7, pc}
 8004324:	58024400 	.word	0x58024400

08004328 <HAL_RCC_GetPLL1QFreq>:
/**
  * @brief  Return the PLL1Q frequency.
  * @retval PLL1Q frequency in Hz
  */
uint32_t HAL_RCC_GetPLL1QFreq(void)
{
 8004328:	b580      	push	{r7, lr}
 800432a:	b082      	sub	sp, #8
 800432c:	af00      	add	r7, sp, #0
  uint32_t pllq;

  /* PLL1Q divider */
  pllq = ((RCC->PLL1DIVR1 & RCC_PLL1DIVR1_DIVQ) >> RCC_PLL1DIVR1_DIVQ_Pos) + 1U;
 800432e:	4b08      	ldr	r3, [pc, #32]	@ (8004350 <HAL_RCC_GetPLL1QFreq+0x28>)
 8004330:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004332:	0c1b      	lsrs	r3, r3, #16
 8004334:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004338:	3301      	adds	r3, #1
 800433a:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL1Q one */
  return ((uint32_t)RCC_PLL1_GetVCOOutputFreq() / pllq);
 800433c:	f000 fa28 	bl	8004790 <RCC_PLL1_GetVCOOutputFreq>
 8004340:	4602      	mov	r2, r0
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8004348:	4618      	mov	r0, r3
 800434a:	3708      	adds	r7, #8
 800434c:	46bd      	mov	sp, r7
 800434e:	bd80      	pop	{r7, pc}
 8004350:	58024400 	.word	0x58024400

08004354 <HAL_RCC_GetPLL2PFreq>:
/**
  * @brief  Return the PLL2P frequency.
  * @retval PLL2P frequency in Hz
  */
uint32_t HAL_RCC_GetPLL2PFreq(void)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b082      	sub	sp, #8
 8004358:	af00      	add	r7, sp, #0
  uint32_t pllp;

  /* PLL2P divider */
  pllp = ((RCC->PLL2DIVR1 & RCC_PLL2DIVR1_DIVP) >> RCC_PLL2DIVR1_DIVP_Pos) + 1U;
 800435a:	4b08      	ldr	r3, [pc, #32]	@ (800437c <HAL_RCC_GetPLL2PFreq+0x28>)
 800435c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800435e:	0a5b      	lsrs	r3, r3, #9
 8004360:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004364:	3301      	adds	r3, #1
 8004366:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL2P one */
  return ((uint32_t)RCC_PLL2_GetVCOOutputFreq() / pllp);
 8004368:	f000 fa98 	bl	800489c <RCC_PLL2_GetVCOOutputFreq>
 800436c:	4602      	mov	r2, r0
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8004374:	4618      	mov	r0, r3
 8004376:	3708      	adds	r7, #8
 8004378:	46bd      	mov	sp, r7
 800437a:	bd80      	pop	{r7, pc}
 800437c:	58024400 	.word	0x58024400

08004380 <HAL_RCC_GetPLL2QFreq>:
/**
  * @brief  Return the PLL2Q frequency.
  * @retval PLL2Q frequency in Hz
  */
uint32_t HAL_RCC_GetPLL2QFreq(void)
{
 8004380:	b580      	push	{r7, lr}
 8004382:	b082      	sub	sp, #8
 8004384:	af00      	add	r7, sp, #0
  uint32_t pllq;

  /* PLL2Q divider */
  pllq = ((RCC->PLL2DIVR1 & RCC_PLL2DIVR1_DIVQ) >> RCC_PLL2DIVR1_DIVQ_Pos) + 1U;
 8004386:	4b08      	ldr	r3, [pc, #32]	@ (80043a8 <HAL_RCC_GetPLL2QFreq+0x28>)
 8004388:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800438a:	0c1b      	lsrs	r3, r3, #16
 800438c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004390:	3301      	adds	r3, #1
 8004392:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL2Q one */
  return ((uint32_t)RCC_PLL2_GetVCOOutputFreq() / pllq);
 8004394:	f000 fa82 	bl	800489c <RCC_PLL2_GetVCOOutputFreq>
 8004398:	4602      	mov	r2, r0
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80043a0:	4618      	mov	r0, r3
 80043a2:	3708      	adds	r7, #8
 80043a4:	46bd      	mov	sp, r7
 80043a6:	bd80      	pop	{r7, pc}
 80043a8:	58024400 	.word	0x58024400

080043ac <HAL_RCC_GetPLL2RFreq>:
/**
  * @brief  Return the PLL2R frequency.
  * @retval PLL2R frequency in Hz
  */
uint32_t HAL_RCC_GetPLL2RFreq(void)
{
 80043ac:	b580      	push	{r7, lr}
 80043ae:	b082      	sub	sp, #8
 80043b0:	af00      	add	r7, sp, #0
  uint32_t pllr;

  /* PLL2R divider */
  pllr = ((RCC->PLL2DIVR1 & RCC_PLL2DIVR1_DIVR) >> RCC_PLL2DIVR1_DIVR_Pos) + 1U;
 80043b2:	4b08      	ldr	r3, [pc, #32]	@ (80043d4 <HAL_RCC_GetPLL2RFreq+0x28>)
 80043b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80043b6:	0e1b      	lsrs	r3, r3, #24
 80043b8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80043bc:	3301      	adds	r3, #1
 80043be:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL2R one */
  return ((uint32_t)RCC_PLL2_GetVCOOutputFreq() / pllr);
 80043c0:	f000 fa6c 	bl	800489c <RCC_PLL2_GetVCOOutputFreq>
 80043c4:	4602      	mov	r2, r0
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80043cc:	4618      	mov	r0, r3
 80043ce:	3708      	adds	r7, #8
 80043d0:	46bd      	mov	sp, r7
 80043d2:	bd80      	pop	{r7, pc}
 80043d4:	58024400 	.word	0x58024400

080043d8 <HAL_RCC_GetPLL2SFreq>:
/**
  * @brief  Return the PLL2S frequency.
  * @retval PLL2S frequency in Hz
  */
uint32_t HAL_RCC_GetPLL2SFreq(void)
{
 80043d8:	b580      	push	{r7, lr}
 80043da:	b082      	sub	sp, #8
 80043dc:	af00      	add	r7, sp, #0
  uint32_t plls;

  /* PLL2S divider */
  plls = ((RCC->PLL2DIVR2 & RCC_PLL2DIVR2_DIVS) >> RCC_PLL2DIVR2_DIVS_Pos) + 1U;
 80043de:	4b08      	ldr	r3, [pc, #32]	@ (8004400 <HAL_RCC_GetPLL2SFreq+0x28>)
 80043e0:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 80043e4:	f003 0307 	and.w	r3, r3, #7
 80043e8:	3301      	adds	r3, #1
 80043ea:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL2R one */
  return ((uint32_t)RCC_PLL2_GetVCOOutputFreq() / plls);
 80043ec:	f000 fa56 	bl	800489c <RCC_PLL2_GetVCOOutputFreq>
 80043f0:	4602      	mov	r2, r0
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80043f8:	4618      	mov	r0, r3
 80043fa:	3708      	adds	r7, #8
 80043fc:	46bd      	mov	sp, r7
 80043fe:	bd80      	pop	{r7, pc}
 8004400:	58024400 	.word	0x58024400

08004404 <HAL_RCC_GetPLL2TFreq>:
/**
  * @brief  Return the PLL2T frequency.
  * @retval PLL2T frequency in Hz
  */
uint32_t HAL_RCC_GetPLL2TFreq(void)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b082      	sub	sp, #8
 8004408:	af00      	add	r7, sp, #0
  uint32_t pllt;

  /* PLL2T divider */
  pllt = ((RCC->PLL2DIVR2 & RCC_PLL2DIVR2_DIVT) >> RCC_PLL2DIVR2_DIVT_Pos) + 1U;
 800440a:	4b09      	ldr	r3, [pc, #36]	@ (8004430 <HAL_RCC_GetPLL2TFreq+0x2c>)
 800440c:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8004410:	0a1b      	lsrs	r3, r3, #8
 8004412:	f003 0307 	and.w	r3, r3, #7
 8004416:	3301      	adds	r3, #1
 8004418:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL2T one */
  return ((uint32_t)RCC_PLL2_GetVCOOutputFreq() / pllt);
 800441a:	f000 fa3f 	bl	800489c <RCC_PLL2_GetVCOOutputFreq>
 800441e:	4602      	mov	r2, r0
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8004426:	4618      	mov	r0, r3
 8004428:	3708      	adds	r7, #8
 800442a:	46bd      	mov	sp, r7
 800442c:	bd80      	pop	{r7, pc}
 800442e:	bf00      	nop
 8004430:	58024400 	.word	0x58024400

08004434 <HAL_RCC_GetPLL3PFreq>:
/**
  * @brief  Return the PLL3P frequency.
  * @retval PLL3P frequency in Hz
  */
uint32_t HAL_RCC_GetPLL3PFreq(void)
{
 8004434:	b580      	push	{r7, lr}
 8004436:	b082      	sub	sp, #8
 8004438:	af00      	add	r7, sp, #0
  uint32_t pllp;

  /* PLL3P divider */
  pllp = ((RCC->PLL3DIVR1 & RCC_PLL3DIVR1_DIVP) >> RCC_PLL3DIVR1_DIVP_Pos) + 1U;
 800443a:	4b08      	ldr	r3, [pc, #32]	@ (800445c <HAL_RCC_GetPLL3PFreq+0x28>)
 800443c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800443e:	0a5b      	lsrs	r3, r3, #9
 8004440:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004444:	3301      	adds	r3, #1
 8004446:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL3P one */
  return ((uint32_t)RCC_PLL3_GetVCOOutputFreq() / pllp);
 8004448:	f000 faae 	bl	80049a8 <RCC_PLL3_GetVCOOutputFreq>
 800444c:	4602      	mov	r2, r0
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8004454:	4618      	mov	r0, r3
 8004456:	3708      	adds	r7, #8
 8004458:	46bd      	mov	sp, r7
 800445a:	bd80      	pop	{r7, pc}
 800445c:	58024400 	.word	0x58024400

08004460 <HAL_RCC_GetPLL3QFreq>:
/**
  * @brief  Return the PLL3Q frequency.
  * @retval PLL3Q frequency in Hz
  */
uint32_t HAL_RCC_GetPLL3QFreq(void)
{
 8004460:	b580      	push	{r7, lr}
 8004462:	b082      	sub	sp, #8
 8004464:	af00      	add	r7, sp, #0
  uint32_t pllq;

  /* PLL3Q divider */
  pllq = ((RCC->PLL3DIVR1 & RCC_PLL3DIVR1_DIVQ) >> RCC_PLL3DIVR1_DIVQ_Pos) + 1U;
 8004466:	4b08      	ldr	r3, [pc, #32]	@ (8004488 <HAL_RCC_GetPLL3QFreq+0x28>)
 8004468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800446a:	0c1b      	lsrs	r3, r3, #16
 800446c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004470:	3301      	adds	r3, #1
 8004472:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL3Q one */
  return ((uint32_t)RCC_PLL3_GetVCOOutputFreq() / pllq);
 8004474:	f000 fa98 	bl	80049a8 <RCC_PLL3_GetVCOOutputFreq>
 8004478:	4602      	mov	r2, r0
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8004480:	4618      	mov	r0, r3
 8004482:	3708      	adds	r7, #8
 8004484:	46bd      	mov	sp, r7
 8004486:	bd80      	pop	{r7, pc}
 8004488:	58024400 	.word	0x58024400

0800448c <HAL_RCC_GetPLL3RFreq>:
/**
  * @brief  Return the PLL3R frequency.
  * @retval PLL3R frequency in Hz
  */
uint32_t HAL_RCC_GetPLL3RFreq(void)
{
 800448c:	b580      	push	{r7, lr}
 800448e:	b082      	sub	sp, #8
 8004490:	af00      	add	r7, sp, #0
  uint32_t pllr;

  /* PLL3R divider */
  pllr = ((RCC->PLL3DIVR1 & RCC_PLL3DIVR1_DIVR) >> RCC_PLL3DIVR1_DIVR_Pos) + 1U;
 8004492:	4b08      	ldr	r3, [pc, #32]	@ (80044b4 <HAL_RCC_GetPLL3RFreq+0x28>)
 8004494:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004496:	0e1b      	lsrs	r3, r3, #24
 8004498:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800449c:	3301      	adds	r3, #1
 800449e:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL3R one */
  return ((uint32_t)RCC_PLL3_GetVCOOutputFreq() / pllr);
 80044a0:	f000 fa82 	bl	80049a8 <RCC_PLL3_GetVCOOutputFreq>
 80044a4:	4602      	mov	r2, r0
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80044ac:	4618      	mov	r0, r3
 80044ae:	3708      	adds	r7, #8
 80044b0:	46bd      	mov	sp, r7
 80044b2:	bd80      	pop	{r7, pc}
 80044b4:	58024400 	.word	0x58024400

080044b8 <HAL_RCC_GetPLL3SFreq>:
/**
  * @brief  Return the PLL3S frequency.
  * @retval PLL3S frequency in Hz
  */
uint32_t HAL_RCC_GetPLL3SFreq(void)
{
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b082      	sub	sp, #8
 80044bc:	af00      	add	r7, sp, #0
  uint32_t plls;

  /* PLL3S divider */
  plls = ((RCC->PLL3DIVR2 & RCC_PLL3DIVR2_DIVS) >> RCC_PLL3DIVR2_DIVS_Pos) + 1U;
 80044be:	4b08      	ldr	r3, [pc, #32]	@ (80044e0 <HAL_RCC_GetPLL3SFreq+0x28>)
 80044c0:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80044c4:	f003 0307 	and.w	r3, r3, #7
 80044c8:	3301      	adds	r3, #1
 80044ca:	607b      	str	r3, [r7, #4]

  /* Compute VCO output frequency and return PLL3S one */
  return ((uint32_t)RCC_PLL3_GetVCOOutputFreq() / plls);
 80044cc:	f000 fa6c 	bl	80049a8 <RCC_PLL3_GetVCOOutputFreq>
 80044d0:	4602      	mov	r2, r0
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	fbb2 f3f3 	udiv	r3, r2, r3
}
 80044d8:	4618      	mov	r0, r3
 80044da:	3708      	adds	r7, #8
 80044dc:	46bd      	mov	sp, r7
 80044de:	bd80      	pop	{r7, pc}
 80044e0:	58024400 	.word	0x58024400

080044e4 <RCC_PLL_Config>:
  * @note   PLL is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_PLL_Config(uint32_t PLLnumber, const RCC_PLLInitTypeDef *pPLLInit)
{
 80044e4:	b580      	push	{r7, lr}
 80044e6:	b08a      	sub	sp, #40	@ 0x28
 80044e8:	af00      	add	r7, sp, #0
 80044ea:	6078      	str	r0, [r7, #4]
 80044ec:	6039      	str	r1, [r7, #0]
  __IO uint32_t *p_rcc_pll_divr1_reg;
  __IO uint32_t *p_rcc_pll_divr2_reg;
  __IO uint32_t *p_rcc_pll_fracr_reg;
  HAL_StatusTypeDef ret = HAL_OK;
 80044ee:	2300      	movs	r3, #0
 80044f0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint32_t tickstart;
  uint32_t pllsrc;
  uint32_t pllvco;

  p_rcc_pll_divr1_reg = &(RCC->PLL1DIVR1) + (((uint32_t)0x02) * PLLnumber);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	00da      	lsls	r2, r3, #3
 80044f8:	4b9a      	ldr	r3, [pc, #616]	@ (8004764 <RCC_PLL_Config+0x280>)
 80044fa:	4413      	add	r3, r2
 80044fc:	61fb      	str	r3, [r7, #28]
  p_rcc_pll_divr2_reg = &(RCC->PLL1DIVR2) + (((uint32_t)0x01) * PLLnumber);
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	009a      	lsls	r2, r3, #2
 8004502:	4b99      	ldr	r3, [pc, #612]	@ (8004768 <RCC_PLL_Config+0x284>)
 8004504:	4413      	add	r3, r2
 8004506:	61bb      	str	r3, [r7, #24]

  /* Disable the post-dividers */
  CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLL1PEN | RCC_PLLCFGR_PLL1QEN | RCC_PLLCFGR_PLL1REN | RCC_PLLCFGR_PLL1SEN |
 8004508:	4b98      	ldr	r3, [pc, #608]	@ (800476c <RCC_PLL_Config+0x288>)
 800450a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800450c:	687a      	ldr	r2, [r7, #4]
 800450e:	4613      	mov	r3, r2
 8004510:	009b      	lsls	r3, r3, #2
 8004512:	4413      	add	r3, r2
 8004514:	005b      	lsls	r3, r3, #1
 8004516:	4413      	add	r3, r2
 8004518:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 800451c:	fa02 f303 	lsl.w	r3, r2, r3
 8004520:	43db      	mvns	r3, r3
 8004522:	4a92      	ldr	r2, [pc, #584]	@ (800476c <RCC_PLL_Config+0x288>)
 8004524:	400b      	ands	r3, r1
 8004526:	62d3      	str	r3, [r2, #44]	@ 0x2c
                           0x00000200U) /* Hardcoded because no definition in CMSIS */
            << ((RCC_PLLCFGR_PLL2PEN_Pos - RCC_PLLCFGR_PLL1PEN_Pos)*PLLnumber));

  /* Ensure PLLx is disabled */
  CLEAR_BIT(RCC->CR, RCC_CR_PLL1ON << ((RCC_CR_PLL2ON_Pos - RCC_CR_PLL1ON_Pos)*PLLnumber));
 8004528:	4b90      	ldr	r3, [pc, #576]	@ (800476c <RCC_PLL_Config+0x288>)
 800452a:	681a      	ldr	r2, [r3, #0]
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	005b      	lsls	r3, r3, #1
 8004530:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 8004534:	fa01 f303 	lsl.w	r3, r1, r3
 8004538:	43db      	mvns	r3, r3
 800453a:	498c      	ldr	r1, [pc, #560]	@ (800476c <RCC_PLL_Config+0x288>)
 800453c:	4013      	ands	r3, r2
 800453e:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8004540:	f7fc ffe2 	bl	8001508 <HAL_GetTick>
 8004544:	6178      	str	r0, [r7, #20]

  /* Wait till PLLx is disabled */
  while (READ_BIT(RCC->CR, (RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber))) != 0U)
 8004546:	e008      	b.n	800455a <RCC_PLL_Config+0x76>
  {
    if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 8004548:	f7fc ffde 	bl	8001508 <HAL_GetTick>
 800454c:	4602      	mov	r2, r0
 800454e:	697b      	ldr	r3, [r7, #20]
 8004550:	1ad3      	subs	r3, r2, r3
 8004552:	2b32      	cmp	r3, #50	@ 0x32
 8004554:	d901      	bls.n	800455a <RCC_PLL_Config+0x76>
    {
      return HAL_TIMEOUT;
 8004556:	2303      	movs	r3, #3
 8004558:	e0ff      	b.n	800475a <RCC_PLL_Config+0x276>
  while (READ_BIT(RCC->CR, (RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber))) != 0U)
 800455a:	4b84      	ldr	r3, [pc, #528]	@ (800476c <RCC_PLL_Config+0x288>)
 800455c:	681a      	ldr	r2, [r3, #0]
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	005b      	lsls	r3, r3, #1
 8004562:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004566:	fa01 f303 	lsl.w	r3, r1, r3
 800456a:	4013      	ands	r3, r2
 800456c:	2b00      	cmp	r3, #0
 800456e:	d1eb      	bne.n	8004548 <RCC_PLL_Config+0x64>
    }
  }

  if (pPLLInit->PLLState == RCC_PLL_ON)
 8004570:	683b      	ldr	r3, [r7, #0]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	2b02      	cmp	r3, #2
 8004576:	f040 80dd 	bne.w	8004734 <RCC_PLL_Config+0x250>
    assert_param(IS_RCC_PLLQ_VALUE(pPLLInit->PLLQ));
    assert_param(IS_RCC_PLLR_VALUE(pPLLInit->PLLR));
    assert_param(IS_RCC_PLLS_VALUE(pPLLInit->PLLS));
    assert_param(IS_RCC_PLLT_VALUE(pPLLInit->PLLT));

    pllsrc = pPLLInit->PLLSource;
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	685b      	ldr	r3, [r3, #4]
 800457e:	613b      	str	r3, [r7, #16]

    /* Compute VCO input frequency and define range accordingly. First check clock source frequency */
    if (pllsrc == RCC_PLLSOURCE_HSI)
 8004580:	693b      	ldr	r3, [r7, #16]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d109      	bne.n	800459a <RCC_PLL_Config+0xb6>
    {
      /* Clock source is HSI or HSI/HSIDIV */
      pllvco = HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos);
 8004586:	4b79      	ldr	r3, [pc, #484]	@ (800476c <RCC_PLL_Config+0x288>)
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	08db      	lsrs	r3, r3, #3
 800458c:	f003 0303 	and.w	r3, r3, #3
 8004590:	4a77      	ldr	r2, [pc, #476]	@ (8004770 <RCC_PLL_Config+0x28c>)
 8004592:	fa22 f303 	lsr.w	r3, r2, r3
 8004596:	627b      	str	r3, [r7, #36]	@ 0x24
 8004598:	e007      	b.n	80045aa <RCC_PLL_Config+0xc6>
    }
    else if (pllsrc == RCC_PLLSOURCE_HSE)
 800459a:	693b      	ldr	r3, [r7, #16]
 800459c:	2b02      	cmp	r3, #2
 800459e:	d102      	bne.n	80045a6 <RCC_PLL_Config+0xc2>
    {
      /* Clock source is HSE */
      pllvco = HSE_VALUE;
 80045a0:	4b74      	ldr	r3, [pc, #464]	@ (8004774 <RCC_PLL_Config+0x290>)
 80045a2:	627b      	str	r3, [r7, #36]	@ 0x24
 80045a4:	e001      	b.n	80045aa <RCC_PLL_Config+0xc6>
    }
    else
    {
      /* Clock source is CSI */
      pllvco = CSI_VALUE;
 80045a6:	4b74      	ldr	r3, [pc, #464]	@ (8004778 <RCC_PLL_Config+0x294>)
 80045a8:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    /* Compute VCO input frequency depending on M divider */
    pllvco = (pllvco / pPLLInit->PLLM);
 80045aa:	683b      	ldr	r3, [r7, #0]
 80045ac:	689b      	ldr	r3, [r3, #8]
 80045ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80045b4:	627b      	str	r3, [r7, #36]	@ 0x24
    assert_param(IS_RCC_PLL_VCOINPUTFREQ(pllvco));

    if (pllvco >= RCC_PLL_INPUTRANGE2_FREQMAX)
 80045b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045b8:	4a70      	ldr	r2, [pc, #448]	@ (800477c <RCC_PLL_Config+0x298>)
 80045ba:	4293      	cmp	r3, r2
 80045bc:	d302      	bcc.n	80045c4 <RCC_PLL_Config+0xe0>
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE3 | RCC_PLL_VCO_HIGH;
 80045be:	2318      	movs	r3, #24
 80045c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80045c2:	e00f      	b.n	80045e4 <RCC_PLL_Config+0x100>
    }
    else if (pllvco >= RCC_PLL_INPUTRANGE1_FREQMAX)
 80045c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045c6:	4a6e      	ldr	r2, [pc, #440]	@ (8004780 <RCC_PLL_Config+0x29c>)
 80045c8:	4293      	cmp	r3, r2
 80045ca:	d902      	bls.n	80045d2 <RCC_PLL_Config+0xee>
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE2 | RCC_PLL_VCO_HIGH;
 80045cc:	2310      	movs	r3, #16
 80045ce:	627b      	str	r3, [r7, #36]	@ 0x24
 80045d0:	e008      	b.n	80045e4 <RCC_PLL_Config+0x100>
    }
    else if (pllvco >= RCC_PLL_INPUTRANGE0_FREQMAX)
 80045d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045d4:	4a6b      	ldr	r2, [pc, #428]	@ (8004784 <RCC_PLL_Config+0x2a0>)
 80045d6:	4293      	cmp	r3, r2
 80045d8:	d902      	bls.n	80045e0 <RCC_PLL_Config+0xfc>
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE1 | RCC_PLL_VCO_HIGH;
 80045da:	2308      	movs	r3, #8
 80045dc:	627b      	str	r3, [r7, #36]	@ 0x24
 80045de:	e001      	b.n	80045e4 <RCC_PLL_Config+0x100>
    }
    else
    {
      pllvco = RCC_PLL_VCOINPUT_RANGE0 | RCC_PLL_VCO_LOW;
 80045e0:	2302      	movs	r3, #2
 80045e2:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    pllvco = (pllvco << ((RCC_PLLCFGR_PLL2RGE_Pos - RCC_PLLCFGR_PLL1RGE_Pos) * PLLnumber));
 80045e4:	687a      	ldr	r2, [r7, #4]
 80045e6:	4613      	mov	r3, r2
 80045e8:	009b      	lsls	r3, r3, #2
 80045ea:	4413      	add	r3, r2
 80045ec:	005b      	lsls	r3, r3, #1
 80045ee:	4413      	add	r3, r2
 80045f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045f2:	fa02 f303 	lsl.w	r3, r2, r3
 80045f6:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Configure PLL source and PLLM divider */
    MODIFY_REG(RCC->PLLCKSELR, (RCC_PLLCKSELR_PLLSRC | (RCC_PLLCKSELR_DIVM1 << ((RCC_PLLCKSELR_DIVM2_Pos - RCC_PLLCKSELR_DIVM1_Pos)*PLLnumber))), \
 80045f8:	4b5c      	ldr	r3, [pc, #368]	@ (800476c <RCC_PLL_Config+0x288>)
 80045fa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	00db      	lsls	r3, r3, #3
 8004600:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
 8004604:	fa01 f303 	lsl.w	r3, r1, r3
 8004608:	f043 0303 	orr.w	r3, r3, #3
 800460c:	43db      	mvns	r3, r3
 800460e:	401a      	ands	r2, r3
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	6899      	ldr	r1, [r3, #8]
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	00db      	lsls	r3, r3, #3
 8004618:	3304      	adds	r3, #4
 800461a:	4099      	lsls	r1, r3
 800461c:	693b      	ldr	r3, [r7, #16]
 800461e:	430b      	orrs	r3, r1
 8004620:	4952      	ldr	r1, [pc, #328]	@ (800476c <RCC_PLL_Config+0x288>)
 8004622:	4313      	orrs	r3, r2
 8004624:	628b      	str	r3, [r1, #40]	@ 0x28
               pllsrc | (pPLLInit->PLLM << (RCC_PLLCKSELR_DIVM1_Pos + ((RCC_PLLCKSELR_DIVM2_Pos - RCC_PLLCKSELR_DIVM1_Pos)*PLLnumber))));

    if ((RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC) != pllsrc)
 8004626:	4b51      	ldr	r3, [pc, #324]	@ (800476c <RCC_PLL_Config+0x288>)
 8004628:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800462a:	f003 0303 	and.w	r3, r3, #3
 800462e:	693a      	ldr	r2, [r7, #16]
 8004630:	429a      	cmp	r2, r3
 8004632:	d001      	beq.n	8004638 <RCC_PLL_Config+0x154>
    {
      /* There is another PLL activated with another source */
      return HAL_ERROR;
 8004634:	2301      	movs	r3, #1
 8004636:	e090      	b.n	800475a <RCC_PLL_Config+0x276>
    }

    /* Configure VCO input range, VCO selection and clear FRACEN */
    MODIFY_REG(RCC->PLLCFGR, (RCC_PLLCFGR_PLL1RGE | RCC_PLLCFGR_PLL1VCOSEL | RCC_PLLCFGR_PLL1FRACEN) << (((RCC_PLLCFGR_PLL2RGE_Pos - RCC_PLLCFGR_PLL1RGE_Pos)*PLLnumber)), \
 8004638:	4b4c      	ldr	r3, [pc, #304]	@ (800476c <RCC_PLL_Config+0x288>)
 800463a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800463c:	687a      	ldr	r2, [r7, #4]
 800463e:	4613      	mov	r3, r2
 8004640:	009b      	lsls	r3, r3, #2
 8004642:	4413      	add	r3, r2
 8004644:	005b      	lsls	r3, r3, #1
 8004646:	4413      	add	r3, r2
 8004648:	221b      	movs	r2, #27
 800464a:	fa02 f303 	lsl.w	r3, r2, r3
 800464e:	43db      	mvns	r3, r3
 8004650:	ea01 0203 	and.w	r2, r1, r3
 8004654:	4945      	ldr	r1, [pc, #276]	@ (800476c <RCC_PLL_Config+0x288>)
 8004656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004658:	4313      	orrs	r3, r2
 800465a:	62cb      	str	r3, [r1, #44]	@ 0x2c
               pllvco);

    /* Configure PLLN, PLLP, PLLQ, PLLR, PLLS and PLLT dividers */
    WRITE_REG(*p_rcc_pll_divr1_reg, ((pPLLInit->PLLN - 1U) |
 800465c:	683b      	ldr	r3, [r7, #0]
 800465e:	68db      	ldr	r3, [r3, #12]
 8004660:	1e5a      	subs	r2, r3, #1
 8004662:	683b      	ldr	r3, [r7, #0]
 8004664:	691b      	ldr	r3, [r3, #16]
 8004666:	3b01      	subs	r3, #1
 8004668:	025b      	lsls	r3, r3, #9
 800466a:	431a      	orrs	r2, r3
 800466c:	683b      	ldr	r3, [r7, #0]
 800466e:	695b      	ldr	r3, [r3, #20]
 8004670:	3b01      	subs	r3, #1
 8004672:	041b      	lsls	r3, r3, #16
 8004674:	431a      	orrs	r2, r3
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	699b      	ldr	r3, [r3, #24]
 800467a:	3b01      	subs	r3, #1
 800467c:	061b      	lsls	r3, r3, #24
 800467e:	431a      	orrs	r2, r3
 8004680:	69fb      	ldr	r3, [r7, #28]
 8004682:	601a      	str	r2, [r3, #0]
                                     ((pPLLInit->PLLP - 1U) << RCC_PLL1DIVR1_DIVP_Pos) |
                                     ((pPLLInit->PLLQ - 1U) << RCC_PLL1DIVR1_DIVQ_Pos) |
                                     ((pPLLInit->PLLR - 1U) << RCC_PLL1DIVR1_DIVR_Pos)));
    WRITE_REG(*p_rcc_pll_divr2_reg, ((pPLLInit->PLLS - 1U) |
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	69db      	ldr	r3, [r3, #28]
 8004688:	1e5a      	subs	r2, r3, #1
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	6a1b      	ldr	r3, [r3, #32]
 800468e:	3b01      	subs	r3, #1
 8004690:	021b      	lsls	r3, r3, #8
 8004692:	431a      	orrs	r2, r3
 8004694:	69bb      	ldr	r3, [r7, #24]
 8004696:	601a      	str	r2, [r3, #0]
                                     ((pPLLInit->PLLT - 1U) << RCC_PLL2DIVR2_DIVT_Pos)));

    if (PLLnumber == RCC_PLL1_CONFIG)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d105      	bne.n	80046aa <RCC_PLL_Config+0x1c6>
    {
      SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1PEN);
 800469e:	4b33      	ldr	r3, [pc, #204]	@ (800476c <RCC_PLL_Config+0x288>)
 80046a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046a2:	4a32      	ldr	r2, [pc, #200]	@ (800476c <RCC_PLL_Config+0x288>)
 80046a4:	f043 0320 	orr.w	r3, r3, #32
 80046a8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    if (pPLLInit->PLLFractional != 0U)
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d01c      	beq.n	80046ec <RCC_PLL_Config+0x208>
    {
      assert_param(IS_RCC_PLLFRACN_VALUE(pPLLInit->PLLFractional));

      p_rcc_pll_fracr_reg = &(RCC->PLL1FRACR) + (((uint32_t)0x02) * PLLnumber);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	00da      	lsls	r2, r3, #3
 80046b6:	4b34      	ldr	r3, [pc, #208]	@ (8004788 <RCC_PLL_Config+0x2a4>)
 80046b8:	4413      	add	r3, r2
 80046ba:	60fb      	str	r3, [r7, #12]

      /* Configure PLLFRACN */
      MODIFY_REG(*p_rcc_pll_fracr_reg, RCC_PLL1FRACR_FRACN, pPLLInit->PLLFractional << RCC_PLL1FRACR_FRACN_Pos);
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	681a      	ldr	r2, [r3, #0]
 80046c0:	4b32      	ldr	r3, [pc, #200]	@ (800478c <RCC_PLL_Config+0x2a8>)
 80046c2:	4013      	ands	r3, r2
 80046c4:	683a      	ldr	r2, [r7, #0]
 80046c6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80046c8:	00d2      	lsls	r2, r2, #3
 80046ca:	431a      	orrs	r2, r3
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	601a      	str	r2, [r3, #0]

      /* Enable PLLFRACLE */
      SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLL1FRACEN << ((RCC_PLLCFGR_PLL2FRACEN_Pos - RCC_PLLCFGR_PLL1FRACEN_Pos)*PLLnumber));
 80046d0:	4b26      	ldr	r3, [pc, #152]	@ (800476c <RCC_PLL_Config+0x288>)
 80046d2:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80046d4:	687a      	ldr	r2, [r7, #4]
 80046d6:	4613      	mov	r3, r2
 80046d8:	009b      	lsls	r3, r3, #2
 80046da:	4413      	add	r3, r2
 80046dc:	005b      	lsls	r3, r3, #1
 80046de:	4413      	add	r3, r2
 80046e0:	2201      	movs	r2, #1
 80046e2:	fa02 f303 	lsl.w	r3, r2, r3
 80046e6:	4a21      	ldr	r2, [pc, #132]	@ (800476c <RCC_PLL_Config+0x288>)
 80046e8:	430b      	orrs	r3, r1
 80046ea:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable the PLLx */
    SET_BIT(RCC->CR, RCC_CR_PLL1ON << ((RCC_CR_PLL2ON_Pos - RCC_CR_PLL1ON_Pos)*PLLnumber));
 80046ec:	4b1f      	ldr	r3, [pc, #124]	@ (800476c <RCC_PLL_Config+0x288>)
 80046ee:	681a      	ldr	r2, [r3, #0]
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	005b      	lsls	r3, r3, #1
 80046f4:	f04f 7180 	mov.w	r1, #16777216	@ 0x1000000
 80046f8:	fa01 f303 	lsl.w	r3, r1, r3
 80046fc:	491b      	ldr	r1, [pc, #108]	@ (800476c <RCC_PLL_Config+0x288>)
 80046fe:	4313      	orrs	r3, r2
 8004700:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004702:	f7fc ff01 	bl	8001508 <HAL_GetTick>
 8004706:	6178      	str	r0, [r7, #20]

    /* Wait till PLLx is ready */
    while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber)) == 0U)
 8004708:	e008      	b.n	800471c <RCC_PLL_Config+0x238>
    {
      if ((HAL_GetTick() - tickstart) > RCC_PLL_TIMEOUT_VALUE)
 800470a:	f7fc fefd 	bl	8001508 <HAL_GetTick>
 800470e:	4602      	mov	r2, r0
 8004710:	697b      	ldr	r3, [r7, #20]
 8004712:	1ad3      	subs	r3, r2, r3
 8004714:	2b32      	cmp	r3, #50	@ 0x32
 8004716:	d901      	bls.n	800471c <RCC_PLL_Config+0x238>
      {
        return HAL_TIMEOUT;
 8004718:	2303      	movs	r3, #3
 800471a:	e01e      	b.n	800475a <RCC_PLL_Config+0x276>
    while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY << ((RCC_CR_PLL2RDY_Pos - RCC_CR_PLL1RDY_Pos)*PLLnumber)) == 0U)
 800471c:	4b13      	ldr	r3, [pc, #76]	@ (800476c <RCC_PLL_Config+0x288>)
 800471e:	681a      	ldr	r2, [r3, #0]
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	005b      	lsls	r3, r3, #1
 8004724:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8004728:	fa01 f303 	lsl.w	r3, r1, r3
 800472c:	4013      	ands	r3, r2
 800472e:	2b00      	cmp	r3, #0
 8004730:	d0eb      	beq.n	800470a <RCC_PLL_Config+0x226>
 8004732:	e010      	b.n	8004756 <RCC_PLL_Config+0x272>
    }
  }
  else
  {
    /* Disable outputs to save power when PLLx is off */
    MODIFY_REG(RCC->PLLCKSELR, ((RCC_PLLCKSELR_DIVM1 << (RCC_PLLCKSELR_DIVM1_Pos + ((RCC_PLLCKSELR_DIVM2_Pos - RCC_PLLCKSELR_DIVM1_Pos)*PLLnumber)))
 8004734:	4b0d      	ldr	r3, [pc, #52]	@ (800476c <RCC_PLL_Config+0x288>)
 8004736:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	00db      	lsls	r3, r3, #3
 800473c:	3304      	adds	r3, #4
 800473e:	f44f 717c 	mov.w	r1, #1008	@ 0x3f0
 8004742:	fa01 f303 	lsl.w	r3, r1, r3
 8004746:	f043 0303 	orr.w	r3, r3, #3
 800474a:	43db      	mvns	r3, r3
 800474c:	4013      	ands	r3, r2
 800474e:	4a07      	ldr	r2, [pc, #28]	@ (800476c <RCC_PLL_Config+0x288>)
 8004750:	f043 0303 	orr.w	r3, r3, #3
 8004754:	6293      	str	r3, [r2, #40]	@ 0x28
                                | RCC_PLLCKSELR_PLLSRC), RCC_PLLSOURCE_NONE);
  }

  return ret;
 8004756:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
}
 800475a:	4618      	mov	r0, r3
 800475c:	3728      	adds	r7, #40	@ 0x28
 800475e:	46bd      	mov	sp, r7
 8004760:	bd80      	pop	{r7, pc}
 8004762:	bf00      	nop
 8004764:	58024430 	.word	0x58024430
 8004768:	580244c0 	.word	0x580244c0
 800476c:	58024400 	.word	0x58024400
 8004770:	03d09000 	.word	0x03d09000
 8004774:	016e3600 	.word	0x016e3600
 8004778:	003d0900 	.word	0x003d0900
 800477c:	007a1200 	.word	0x007a1200
 8004780:	003d08ff 	.word	0x003d08ff
 8004784:	001e847f 	.word	0x001e847f
 8004788:	58024434 	.word	0x58024434
 800478c:	ffff0007 	.word	0xffff0007

08004790 <RCC_PLL1_GetVCOOutputFreq>:
/**
  * @brief  Compute PLL1 VCO output frequency
  * @retval Value of PLL1 VCO output frequency
  */
static uint32_t RCC_PLL1_GetVCOOutputFreq(void)
{
 8004790:	b480      	push	{r7}
 8004792:	b089      	sub	sp, #36	@ 0x24
 8004794:	af00      	add	r7, sp, #0
  uint32_t plln;
  uint32_t pllfracn;
  float_t frequency;

  /* Get PLL1 CKSELR and DIVR register values */
  tmpreg1 = RCC->PLLCKSELR;
 8004796:	4b3c      	ldr	r3, [pc, #240]	@ (8004888 <RCC_PLL1_GetVCOOutputFreq+0xf8>)
 8004798:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800479a:	617b      	str	r3, [r7, #20]
  tmpreg2 = RCC->PLL1DIVR1;
 800479c:	4b3a      	ldr	r3, [pc, #232]	@ (8004888 <RCC_PLL1_GetVCOOutputFreq+0xf8>)
 800479e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047a0:	613b      	str	r3, [r7, #16]

  /* Retrieve PLL1 multiplication factor and divider */
  pllm = (tmpreg1 & RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos;
 80047a2:	697b      	ldr	r3, [r7, #20]
 80047a4:	091b      	lsrs	r3, r3, #4
 80047a6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80047aa:	60fb      	str	r3, [r7, #12]
  plln = (tmpreg2 & RCC_PLL1DIVR1_DIVN) + 1U;
 80047ac:	693b      	ldr	r3, [r7, #16]
 80047ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047b2:	3301      	adds	r3, #1
 80047b4:	60bb      	str	r3, [r7, #8]

  if (pllm == 0U)
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d101      	bne.n	80047c0 <RCC_PLL1_GetVCOOutputFreq+0x30>
  {
    /* Prescaler disabled */
    return 0U;
 80047bc:	2300      	movs	r3, #0
 80047be:	e05c      	b.n	800487a <RCC_PLL1_GetVCOOutputFreq+0xea>
  }

  /* Check if fractional part is enable */
  if ((RCC->PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) != 0U)
 80047c0:	4b31      	ldr	r3, [pc, #196]	@ (8004888 <RCC_PLL1_GetVCOOutputFreq+0xf8>)
 80047c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047c4:	f003 0301 	and.w	r3, r3, #1
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d006      	beq.n	80047da <RCC_PLL1_GetVCOOutputFreq+0x4a>
  {
    pllfracn = (RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN) >> RCC_PLL1FRACR_FRACN_Pos;
 80047cc:	4b2e      	ldr	r3, [pc, #184]	@ (8004888 <RCC_PLL1_GetVCOOutputFreq+0xf8>)
 80047ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047d0:	08db      	lsrs	r3, r3, #3
 80047d2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80047d6:	61bb      	str	r3, [r7, #24]
 80047d8:	e001      	b.n	80047de <RCC_PLL1_GetVCOOutputFreq+0x4e>
  }
  else
  {
    pllfracn = 0U;
 80047da:	2300      	movs	r3, #0
 80047dc:	61bb      	str	r3, [r7, #24]
  }

  /* determine PLL source */
  switch (tmpreg1 & RCC_PLLCKSELR_PLLSRC)
 80047de:	697b      	ldr	r3, [r7, #20]
 80047e0:	f003 0303 	and.w	r3, r3, #3
 80047e4:	2b02      	cmp	r3, #2
 80047e6:	d019      	beq.n	800481c <RCC_PLL1_GetVCOOutputFreq+0x8c>
 80047e8:	2b02      	cmp	r3, #2
 80047ea:	d81d      	bhi.n	8004828 <RCC_PLL1_GetVCOOutputFreq+0x98>
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d002      	beq.n	80047f6 <RCC_PLL1_GetVCOOutputFreq+0x66>
 80047f0:	2b01      	cmp	r3, #1
 80047f2:	d016      	beq.n	8004822 <RCC_PLL1_GetVCOOutputFreq+0x92>
 80047f4:	e018      	b.n	8004828 <RCC_PLL1_GetVCOOutputFreq+0x98>
  {
    /* HSI used as PLL1 clock source */
    case RCC_PLLSOURCE_HSI:
      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 80047f6:	4b24      	ldr	r3, [pc, #144]	@ (8004888 <RCC_PLL1_GetVCOOutputFreq+0xf8>)
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	f003 0320 	and.w	r3, r3, #32
 80047fe:	2b00      	cmp	r3, #0
 8004800:	d009      	beq.n	8004816 <RCC_PLL1_GetVCOOutputFreq+0x86>
      {
        pllsrc = HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos);
 8004802:	4b21      	ldr	r3, [pc, #132]	@ (8004888 <RCC_PLL1_GetVCOOutputFreq+0xf8>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	08db      	lsrs	r3, r3, #3
 8004808:	f003 0303 	and.w	r3, r3, #3
 800480c:	4a1f      	ldr	r2, [pc, #124]	@ (800488c <RCC_PLL1_GetVCOOutputFreq+0xfc>)
 800480e:	fa22 f303 	lsr.w	r3, r2, r3
 8004812:	61fb      	str	r3, [r7, #28]
      else
      {
        /* Can't retrieve HSIDIV value */
        pllsrc = 0U;
      }
      break;
 8004814:	e00b      	b.n	800482e <RCC_PLL1_GetVCOOutputFreq+0x9e>
        pllsrc = 0U;
 8004816:	2300      	movs	r3, #0
 8004818:	61fb      	str	r3, [r7, #28]
      break;
 800481a:	e008      	b.n	800482e <RCC_PLL1_GetVCOOutputFreq+0x9e>

    /* HSE used as PLL1 clock source */
    case RCC_PLLSOURCE_HSE:
      pllsrc = HSE_VALUE;
 800481c:	4b1c      	ldr	r3, [pc, #112]	@ (8004890 <RCC_PLL1_GetVCOOutputFreq+0x100>)
 800481e:	61fb      	str	r3, [r7, #28]
      break;
 8004820:	e005      	b.n	800482e <RCC_PLL1_GetVCOOutputFreq+0x9e>

    /* CSI used as PLL1 clock source */
    case RCC_PLLSOURCE_CSI:
      pllsrc = CSI_VALUE;
 8004822:	4b1c      	ldr	r3, [pc, #112]	@ (8004894 <RCC_PLL1_GetVCOOutputFreq+0x104>)
 8004824:	61fb      	str	r3, [r7, #28]
      break;
 8004826:	e002      	b.n	800482e <RCC_PLL1_GetVCOOutputFreq+0x9e>

    default:
      pllsrc = 0U;
 8004828:	2300      	movs	r3, #0
 800482a:	61fb      	str	r3, [r7, #28]
      break;
 800482c:	bf00      	nop
  }
  
  /* Compute VCO output frequency */
  frequency = ((float_t)pllsrc / (float_t)pllm) * ((float_t)plln + ((float_t)pllfracn / (float_t)0x2000U));
 800482e:	69fb      	ldr	r3, [r7, #28]
 8004830:	ee07 3a90 	vmov	s15, r3
 8004834:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	ee07 3a90 	vmov	s15, r3
 800483e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004842:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004846:	68bb      	ldr	r3, [r7, #8]
 8004848:	ee07 3a90 	vmov	s15, r3
 800484c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004850:	69bb      	ldr	r3, [r7, #24]
 8004852:	ee07 3a90 	vmov	s15, r3
 8004856:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 800485a:	eddf 5a0f 	vldr	s11, [pc, #60]	@ 8004898 <RCC_PLL1_GetVCOOutputFreq+0x108>
 800485e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004862:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004866:	ee67 7a27 	vmul.f32	s15, s14, s15
 800486a:	edc7 7a01 	vstr	s15, [r7, #4]
  
  return (uint32_t)frequency;
 800486e:	edd7 7a01 	vldr	s15, [r7, #4]
 8004872:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004876:	ee17 3a90 	vmov	r3, s15
}
 800487a:	4618      	mov	r0, r3
 800487c:	3724      	adds	r7, #36	@ 0x24
 800487e:	46bd      	mov	sp, r7
 8004880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004884:	4770      	bx	lr
 8004886:	bf00      	nop
 8004888:	58024400 	.word	0x58024400
 800488c:	03d09000 	.word	0x03d09000
 8004890:	016e3600 	.word	0x016e3600
 8004894:	003d0900 	.word	0x003d0900
 8004898:	46000000 	.word	0x46000000

0800489c <RCC_PLL2_GetVCOOutputFreq>:
/**
  * @brief  Compute PLL2 VCO output frequency
  * @retval Value of PLL2 VCO output frequency
  */
static uint32_t RCC_PLL2_GetVCOOutputFreq(void)
{
 800489c:	b480      	push	{r7}
 800489e:	b089      	sub	sp, #36	@ 0x24
 80048a0:	af00      	add	r7, sp, #0
  uint32_t plln;
  uint32_t pllfracn;
  float_t frequency;

  /* Get PLL2 CKSELR and DIVR register values */
  tmpreg1 = RCC->PLLCKSELR;
 80048a2:	4b3c      	ldr	r3, [pc, #240]	@ (8004994 <RCC_PLL2_GetVCOOutputFreq+0xf8>)
 80048a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048a6:	617b      	str	r3, [r7, #20]
  tmpreg2 = RCC->PLL2DIVR1;
 80048a8:	4b3a      	ldr	r3, [pc, #232]	@ (8004994 <RCC_PLL2_GetVCOOutputFreq+0xf8>)
 80048aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80048ac:	613b      	str	r3, [r7, #16]

  /* Retrieve PLL2 multiplication factor and divider */
  pllm = (tmpreg1 & RCC_PLLCKSELR_DIVM2) >> RCC_PLLCKSELR_DIVM2_Pos;
 80048ae:	697b      	ldr	r3, [r7, #20]
 80048b0:	0b1b      	lsrs	r3, r3, #12
 80048b2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80048b6:	60fb      	str	r3, [r7, #12]
  plln = (tmpreg2 & RCC_PLL2DIVR1_DIVN) + 1U;
 80048b8:	693b      	ldr	r3, [r7, #16]
 80048ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048be:	3301      	adds	r3, #1
 80048c0:	60bb      	str	r3, [r7, #8]

  if (pllm == 0U)
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d101      	bne.n	80048cc <RCC_PLL2_GetVCOOutputFreq+0x30>
  {
    /* Prescaler disabled */
    return 0U;
 80048c8:	2300      	movs	r3, #0
 80048ca:	e05c      	b.n	8004986 <RCC_PLL2_GetVCOOutputFreq+0xea>
  }

  /* Check if fractional part is enable */
  if ((RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) != 0U)
 80048cc:	4b31      	ldr	r3, [pc, #196]	@ (8004994 <RCC_PLL2_GetVCOOutputFreq+0xf8>)
 80048ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80048d4:	2b00      	cmp	r3, #0
 80048d6:	d006      	beq.n	80048e6 <RCC_PLL2_GetVCOOutputFreq+0x4a>
  {
    pllfracn = (RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN) >> RCC_PLL2FRACR_FRACN_Pos;
 80048d8:	4b2e      	ldr	r3, [pc, #184]	@ (8004994 <RCC_PLL2_GetVCOOutputFreq+0xf8>)
 80048da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80048dc:	08db      	lsrs	r3, r3, #3
 80048de:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80048e2:	61bb      	str	r3, [r7, #24]
 80048e4:	e001      	b.n	80048ea <RCC_PLL2_GetVCOOutputFreq+0x4e>
  }
  else
  {
    pllfracn = 0U;
 80048e6:	2300      	movs	r3, #0
 80048e8:	61bb      	str	r3, [r7, #24]
  }

  /* determine PLL source */
  switch (tmpreg1 & RCC_PLLCKSELR_PLLSRC)
 80048ea:	697b      	ldr	r3, [r7, #20]
 80048ec:	f003 0303 	and.w	r3, r3, #3
 80048f0:	2b02      	cmp	r3, #2
 80048f2:	d019      	beq.n	8004928 <RCC_PLL2_GetVCOOutputFreq+0x8c>
 80048f4:	2b02      	cmp	r3, #2
 80048f6:	d81d      	bhi.n	8004934 <RCC_PLL2_GetVCOOutputFreq+0x98>
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d002      	beq.n	8004902 <RCC_PLL2_GetVCOOutputFreq+0x66>
 80048fc:	2b01      	cmp	r3, #1
 80048fe:	d016      	beq.n	800492e <RCC_PLL2_GetVCOOutputFreq+0x92>
 8004900:	e018      	b.n	8004934 <RCC_PLL2_GetVCOOutputFreq+0x98>
  {
    /* HSI used as PLL2 clock source */
    case RCC_PLLSOURCE_HSI:
      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8004902:	4b24      	ldr	r3, [pc, #144]	@ (8004994 <RCC_PLL2_GetVCOOutputFreq+0xf8>)
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f003 0320 	and.w	r3, r3, #32
 800490a:	2b00      	cmp	r3, #0
 800490c:	d009      	beq.n	8004922 <RCC_PLL2_GetVCOOutputFreq+0x86>
      {
        pllsrc = HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos);
 800490e:	4b21      	ldr	r3, [pc, #132]	@ (8004994 <RCC_PLL2_GetVCOOutputFreq+0xf8>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	08db      	lsrs	r3, r3, #3
 8004914:	f003 0303 	and.w	r3, r3, #3
 8004918:	4a1f      	ldr	r2, [pc, #124]	@ (8004998 <RCC_PLL2_GetVCOOutputFreq+0xfc>)
 800491a:	fa22 f303 	lsr.w	r3, r2, r3
 800491e:	61fb      	str	r3, [r7, #28]
      else
      {
        /* Can't retrieve HSIDIV value */
        pllsrc = 0U;
      }
      break;
 8004920:	e00b      	b.n	800493a <RCC_PLL2_GetVCOOutputFreq+0x9e>
        pllsrc = 0U;
 8004922:	2300      	movs	r3, #0
 8004924:	61fb      	str	r3, [r7, #28]
      break;
 8004926:	e008      	b.n	800493a <RCC_PLL2_GetVCOOutputFreq+0x9e>

    /* HSE used as PLL2 clock source */
    case RCC_PLLSOURCE_HSE:
      pllsrc = HSE_VALUE;
 8004928:	4b1c      	ldr	r3, [pc, #112]	@ (800499c <RCC_PLL2_GetVCOOutputFreq+0x100>)
 800492a:	61fb      	str	r3, [r7, #28]
      break;
 800492c:	e005      	b.n	800493a <RCC_PLL2_GetVCOOutputFreq+0x9e>

    /* CSI used as PLL2 clock source */
    case RCC_PLLSOURCE_CSI:
      pllsrc = CSI_VALUE;
 800492e:	4b1c      	ldr	r3, [pc, #112]	@ (80049a0 <RCC_PLL2_GetVCOOutputFreq+0x104>)
 8004930:	61fb      	str	r3, [r7, #28]
      break;
 8004932:	e002      	b.n	800493a <RCC_PLL2_GetVCOOutputFreq+0x9e>

    default:
      pllsrc = 0U;
 8004934:	2300      	movs	r3, #0
 8004936:	61fb      	str	r3, [r7, #28]
      break;
 8004938:	bf00      	nop
  }

  /* Compute VCO output frequency */
  frequency = ((float_t)pllsrc / (float_t)pllm) * ((float_t)plln + ((float_t)pllfracn / (float_t)0x2000U));
 800493a:	69fb      	ldr	r3, [r7, #28]
 800493c:	ee07 3a90 	vmov	s15, r3
 8004940:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	ee07 3a90 	vmov	s15, r3
 800494a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800494e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004952:	68bb      	ldr	r3, [r7, #8]
 8004954:	ee07 3a90 	vmov	s15, r3
 8004958:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800495c:	69bb      	ldr	r3, [r7, #24]
 800495e:	ee07 3a90 	vmov	s15, r3
 8004962:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 8004966:	eddf 5a0f 	vldr	s11, [pc, #60]	@ 80049a4 <RCC_PLL2_GetVCOOutputFreq+0x108>
 800496a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800496e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004972:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004976:	edc7 7a01 	vstr	s15, [r7, #4]
  
  return (uint32_t)frequency;
 800497a:	edd7 7a01 	vldr	s15, [r7, #4]
 800497e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004982:	ee17 3a90 	vmov	r3, s15
}
 8004986:	4618      	mov	r0, r3
 8004988:	3724      	adds	r7, #36	@ 0x24
 800498a:	46bd      	mov	sp, r7
 800498c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004990:	4770      	bx	lr
 8004992:	bf00      	nop
 8004994:	58024400 	.word	0x58024400
 8004998:	03d09000 	.word	0x03d09000
 800499c:	016e3600 	.word	0x016e3600
 80049a0:	003d0900 	.word	0x003d0900
 80049a4:	46000000 	.word	0x46000000

080049a8 <RCC_PLL3_GetVCOOutputFreq>:
/**
  * @brief  Compute PLL3 VCO output frequency
  * @retval Value of PLL3 VCO output frequency
  */
static uint32_t RCC_PLL3_GetVCOOutputFreq(void)
{
 80049a8:	b480      	push	{r7}
 80049aa:	b089      	sub	sp, #36	@ 0x24
 80049ac:	af00      	add	r7, sp, #0
  uint32_t plln;
  uint32_t pllfracn;
  float_t frequency;

  /* Get PLL3 CKSELR and DIVR register values */
  tmpreg1 = RCC->PLLCKSELR;
 80049ae:	4b3c      	ldr	r3, [pc, #240]	@ (8004aa0 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
 80049b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049b2:	617b      	str	r3, [r7, #20]
  tmpreg2 = RCC->PLL3DIVR1;
 80049b4:	4b3a      	ldr	r3, [pc, #232]	@ (8004aa0 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
 80049b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049b8:	613b      	str	r3, [r7, #16]

  /* Retrieve PLL3 multiplication factor and divider */
  pllm = (tmpreg1 & RCC_PLLCKSELR_DIVM3) >> RCC_PLLCKSELR_DIVM3_Pos;
 80049ba:	697b      	ldr	r3, [r7, #20]
 80049bc:	0d1b      	lsrs	r3, r3, #20
 80049be:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80049c2:	60fb      	str	r3, [r7, #12]
  plln = (tmpreg2 & RCC_PLL3DIVR1_DIVN) + 1U;
 80049c4:	693b      	ldr	r3, [r7, #16]
 80049c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049ca:	3301      	adds	r3, #1
 80049cc:	60bb      	str	r3, [r7, #8]

  if (pllm == 0U)
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d101      	bne.n	80049d8 <RCC_PLL3_GetVCOOutputFreq+0x30>
  {
    /* Prescaler disabled */
    return 0U;
 80049d4:	2300      	movs	r3, #0
 80049d6:	e05c      	b.n	8004a92 <RCC_PLL3_GetVCOOutputFreq+0xea>
  }

  /* Check if fractional part is enable */
  if ((RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) != 0U)
 80049d8:	4b31      	ldr	r3, [pc, #196]	@ (8004aa0 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
 80049da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049dc:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d006      	beq.n	80049f2 <RCC_PLL3_GetVCOOutputFreq+0x4a>
  {
    pllfracn = (RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN) >> RCC_PLL3FRACR_FRACN_Pos;
 80049e4:	4b2e      	ldr	r3, [pc, #184]	@ (8004aa0 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
 80049e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049e8:	08db      	lsrs	r3, r3, #3
 80049ea:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80049ee:	61bb      	str	r3, [r7, #24]
 80049f0:	e001      	b.n	80049f6 <RCC_PLL3_GetVCOOutputFreq+0x4e>
  }
  else
  {
    pllfracn = 0U;
 80049f2:	2300      	movs	r3, #0
 80049f4:	61bb      	str	r3, [r7, #24]
  }

  /* determine PLL source */
  switch (tmpreg1 & RCC_PLLCKSELR_PLLSRC)
 80049f6:	697b      	ldr	r3, [r7, #20]
 80049f8:	f003 0303 	and.w	r3, r3, #3
 80049fc:	2b02      	cmp	r3, #2
 80049fe:	d019      	beq.n	8004a34 <RCC_PLL3_GetVCOOutputFreq+0x8c>
 8004a00:	2b02      	cmp	r3, #2
 8004a02:	d81d      	bhi.n	8004a40 <RCC_PLL3_GetVCOOutputFreq+0x98>
 8004a04:	2b00      	cmp	r3, #0
 8004a06:	d002      	beq.n	8004a0e <RCC_PLL3_GetVCOOutputFreq+0x66>
 8004a08:	2b01      	cmp	r3, #1
 8004a0a:	d016      	beq.n	8004a3a <RCC_PLL3_GetVCOOutputFreq+0x92>
 8004a0c:	e018      	b.n	8004a40 <RCC_PLL3_GetVCOOutputFreq+0x98>
  {
    /* HSI used as PLL3 clock source */
    case RCC_PLLSOURCE_HSI:
      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8004a0e:	4b24      	ldr	r3, [pc, #144]	@ (8004aa0 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f003 0320 	and.w	r3, r3, #32
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d009      	beq.n	8004a2e <RCC_PLL3_GetVCOOutputFreq+0x86>
      {
        pllsrc = HSI_VALUE >> ((RCC->CR & RCC_CR_HSIDIV) >> RCC_CR_HSIDIV_Pos);
 8004a1a:	4b21      	ldr	r3, [pc, #132]	@ (8004aa0 <RCC_PLL3_GetVCOOutputFreq+0xf8>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	08db      	lsrs	r3, r3, #3
 8004a20:	f003 0303 	and.w	r3, r3, #3
 8004a24:	4a1f      	ldr	r2, [pc, #124]	@ (8004aa4 <RCC_PLL3_GetVCOOutputFreq+0xfc>)
 8004a26:	fa22 f303 	lsr.w	r3, r2, r3
 8004a2a:	61fb      	str	r3, [r7, #28]
      else
      {
        /* Can't retrieve HSIDIV value */
        pllsrc = 0U;
      }
      break;
 8004a2c:	e00b      	b.n	8004a46 <RCC_PLL3_GetVCOOutputFreq+0x9e>
        pllsrc = 0U;
 8004a2e:	2300      	movs	r3, #0
 8004a30:	61fb      	str	r3, [r7, #28]
      break;
 8004a32:	e008      	b.n	8004a46 <RCC_PLL3_GetVCOOutputFreq+0x9e>

    /* HSE used as PLL3 clock source */
    case RCC_PLLSOURCE_HSE:
      pllsrc = HSE_VALUE;
 8004a34:	4b1c      	ldr	r3, [pc, #112]	@ (8004aa8 <RCC_PLL3_GetVCOOutputFreq+0x100>)
 8004a36:	61fb      	str	r3, [r7, #28]
      break;
 8004a38:	e005      	b.n	8004a46 <RCC_PLL3_GetVCOOutputFreq+0x9e>

    /* CSI used as PLL3 clock source */
    case RCC_PLLSOURCE_CSI:
      pllsrc = CSI_VALUE;
 8004a3a:	4b1c      	ldr	r3, [pc, #112]	@ (8004aac <RCC_PLL3_GetVCOOutputFreq+0x104>)
 8004a3c:	61fb      	str	r3, [r7, #28]
      break;
 8004a3e:	e002      	b.n	8004a46 <RCC_PLL3_GetVCOOutputFreq+0x9e>

    default:
      pllsrc = 0U;
 8004a40:	2300      	movs	r3, #0
 8004a42:	61fb      	str	r3, [r7, #28]
      break;
 8004a44:	bf00      	nop
  }

  /* Compute VCO output frequency */
  frequency = ((float_t)pllsrc / (float_t)pllm) * ((float_t)plln + ((float_t)pllfracn / (float_t)0x2000U));
 8004a46:	69fb      	ldr	r3, [r7, #28]
 8004a48:	ee07 3a90 	vmov	s15, r3
 8004a4c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	ee07 3a90 	vmov	s15, r3
 8004a56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a5a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a5e:	68bb      	ldr	r3, [r7, #8]
 8004a60:	ee07 3a90 	vmov	s15, r3
 8004a64:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a68:	69bb      	ldr	r3, [r7, #24]
 8004a6a:	ee07 3a90 	vmov	s15, r3
 8004a6e:	eeb8 6a67 	vcvt.f32.u32	s12, s15
 8004a72:	eddf 5a0f 	vldr	s11, [pc, #60]	@ 8004ab0 <RCC_PLL3_GetVCOOutputFreq+0x108>
 8004a76:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a7a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a82:	edc7 7a01 	vstr	s15, [r7, #4]
  
  return (uint32_t)frequency;
 8004a86:	edd7 7a01 	vldr	s15, [r7, #4]
 8004a8a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a8e:	ee17 3a90 	vmov	r3, s15
}
 8004a92:	4618      	mov	r0, r3
 8004a94:	3724      	adds	r7, #36	@ 0x24
 8004a96:	46bd      	mov	sp, r7
 8004a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9c:	4770      	bx	lr
 8004a9e:	bf00      	nop
 8004aa0:	58024400 	.word	0x58024400
 8004aa4:	03d09000 	.word	0x03d09000
 8004aa8:	016e3600 	.word	0x016e3600
 8004aac:	003d0900 	.word	0x003d0900
 8004ab0:	46000000 	.word	0x46000000

08004ab4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b086      	sub	sp, #24
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004abc:	2300      	movs	r3, #0
 8004abe:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	75bb      	strb	r3, [r7, #22]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- RTC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	f000 8081 	beq.w	8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x120>
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As the RTC clock source selection can be changed only if the Backup Domain is reset */
    /* reset the Backup domain only if the RTC Clock source selection is modified from default reset value */
    tmpreg = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004ad2:	4b8c      	ldr	r3, [pc, #560]	@ (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004ad4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ad6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004ada:	613b      	str	r3, [r7, #16]

    if ((tmpreg != RCC_RTCCLKSOURCE_DISABLE) && (tmpreg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004adc:	693b      	ldr	r3, [r7, #16]
 8004ade:	2b00      	cmp	r3, #0
 8004ae0:	d029      	beq.n	8004b36 <HAL_RCCEx_PeriphCLKConfig+0x82>
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004ae6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004aea:	693a      	ldr	r2, [r7, #16]
 8004aec:	429a      	cmp	r2, r3
 8004aee:	d022      	beq.n	8004b36 <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004af0:	4b85      	ldr	r3, [pc, #532]	@ (8004d08 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	4a84      	ldr	r2, [pc, #528]	@ (8004d08 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004af6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004afa:	6013      	str	r3, [r2, #0]

      /* Read back to check Backup domain enabled */
      if (READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004afc:	4b82      	ldr	r3, [pc, #520]	@ (8004d08 <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d102      	bne.n	8004b0e <HAL_RCCEx_PeriphCLKConfig+0x5a>
      {
        ret = HAL_ERROR;
 8004b08:	2301      	movs	r3, #1
 8004b0a:	75fb      	strb	r3, [r7, #23]
 8004b0c:	e013      	b.n	8004b36 <HAL_RCCEx_PeriphCLKConfig+0x82>
      }
      else
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        /* excepted the RTC clock source selection that will be changed */
        tmpreg = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004b0e:	4b7d      	ldr	r3, [pc, #500]	@ (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004b10:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b12:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b16:	613b      	str	r3, [r7, #16]
        __HAL_RCC_BACKUPRESET_FORCE();
 8004b18:	4b7a      	ldr	r3, [pc, #488]	@ (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004b1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b1c:	4a79      	ldr	r2, [pc, #484]	@ (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004b1e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004b22:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004b24:	4b77      	ldr	r3, [pc, #476]	@ (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004b26:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b28:	4a76      	ldr	r2, [pc, #472]	@ (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004b2a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004b2e:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the content of BDCR register */
        WRITE_REG(RCC->BDCR, tmpreg);
 8004b30:	4a74      	ldr	r2, [pc, #464]	@ (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004b32:	693b      	ldr	r3, [r7, #16]
 8004b34:	6713      	str	r3, [r2, #112]	@ 0x70
      }
    }

    if (ret == HAL_OK)
 8004b36:	7dfb      	ldrb	r3, [r7, #23]
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d149      	bne.n	8004bd0 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004b40:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004b44:	d115      	bne.n	8004b72 <HAL_RCCEx_PeriphCLKConfig+0xbe>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b46:	f7fc fcdf 	bl	8001508 <HAL_GetTick>
 8004b4a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b4c:	e00b      	b.n	8004b66 <HAL_RCCEx_PeriphCLKConfig+0xb2>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004b4e:	f7fc fcdb 	bl	8001508 <HAL_GetTick>
 8004b52:	4602      	mov	r2, r0
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	1ad3      	subs	r3, r2, r3
 8004b58:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004b5c:	4293      	cmp	r3, r2
 8004b5e:	d902      	bls.n	8004b66 <HAL_RCCEx_PeriphCLKConfig+0xb2>
          {
            ret = HAL_TIMEOUT;
 8004b60:	2303      	movs	r3, #3
 8004b62:	75fb      	strb	r3, [r7, #23]
            break;
 8004b64:	e005      	b.n	8004b72 <HAL_RCCEx_PeriphCLKConfig+0xbe>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004b66:	4b67      	ldr	r3, [pc, #412]	@ (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004b68:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b6a:	f003 0302 	and.w	r3, r3, #2
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d0ed      	beq.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x9a>
          }
        }
      }

      if (ret == HAL_OK)
 8004b72:	7dfb      	ldrb	r3, [r7, #23]
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	d128      	bne.n	8004bca <HAL_RCCEx_PeriphCLKConfig+0x116>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004b7c:	f403 337c 	and.w	r3, r3, #258048	@ 0x3f000
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d00c      	beq.n	8004b9e <HAL_RCCEx_PeriphCLKConfig+0xea>
 8004b84:	4b5f      	ldr	r3, [pc, #380]	@ (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004b86:	691b      	ldr	r3, [r3, #16]
 8004b88:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004b90:	0919      	lsrs	r1, r3, #4
 8004b92:	4b5e      	ldr	r3, [pc, #376]	@ (8004d0c <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8004b94:	400b      	ands	r3, r1
 8004b96:	495b      	ldr	r1, [pc, #364]	@ (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004b98:	4313      	orrs	r3, r2
 8004b9a:	610b      	str	r3, [r1, #16]
 8004b9c:	e005      	b.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0xf6>
 8004b9e:	4b59      	ldr	r3, [pc, #356]	@ (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004ba0:	691b      	ldr	r3, [r3, #16]
 8004ba2:	4a58      	ldr	r2, [pc, #352]	@ (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004ba4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004ba8:	6113      	str	r3, [r2, #16]
 8004baa:	4b56      	ldr	r3, [pc, #344]	@ (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004bac:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004bb2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004bb6:	4953      	ldr	r1, [pc, #332]	@ (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004bb8:	4313      	orrs	r3, r2
 8004bba:	670b      	str	r3, [r1, #112]	@ 0x70
        __HAL_RCC_RTC_ENABLE();
 8004bbc:	4b51      	ldr	r3, [pc, #324]	@ (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004bbe:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004bc0:	4a50      	ldr	r2, [pc, #320]	@ (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004bc2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004bc6:	6713      	str	r3, [r2, #112]	@ 0x70
 8004bc8:	e004      	b.n	8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x120>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004bca:	7dfb      	ldrb	r3, [r7, #23]
 8004bcc:	75bb      	strb	r3, [r7, #22]
 8004bce:	e001      	b.n	8004bd4 <HAL_RCCEx_PeriphCLKConfig+0x120>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bd0:	7dfb      	ldrb	r3, [r7, #23]
 8004bd2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- FMC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	f003 0301 	and.w	r3, r3, #1
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d030      	beq.n	8004c42 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMCCLKSOURCE(PeriphClkInit->FmcClockSelection));

    switch (PeriphClkInit->FmcClockSelection)
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	2b03      	cmp	r3, #3
 8004be6:	d819      	bhi.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0x168>
 8004be8:	a201      	add	r2, pc, #4	@ (adr r2, 8004bf0 <HAL_RCCEx_PeriphCLKConfig+0x13c>)
 8004bea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bee:	bf00      	nop
 8004bf0:	08004c23 	.word	0x08004c23
 8004bf4:	08004c01 	.word	0x08004c01
 8004bf8:	08004c0f 	.word	0x08004c0f
 8004bfc:	08004c23 	.word	0x08004c23
      case RCC_FMCCLKSOURCE_HCLK:   /* HCLK  clock selected as FMC kernel peripheral clock */
        break;

      case RCC_FMCCLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for FMC kernel */
        /* Enable FMC kernel clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
 8004c00:	4b40      	ldr	r3, [pc, #256]	@ (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004c02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c04:	4a3f      	ldr	r2, [pc, #252]	@ (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004c06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004c0a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FMC kernel clock source configuration done later after clock selection check */
        break;
 8004c0c:	e00a      	b.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x170>

      case RCC_FMCCLKSOURCE_PLL2R:  /* PLL2_R is used as clock source for FMC kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_RCLK);
 8004c0e:	4b3d      	ldr	r3, [pc, #244]	@ (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004c10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c12:	4a3c      	ldr	r2, [pc, #240]	@ (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004c14:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004c18:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FMC kernel clock source configuration done later after clock selection check */
        break;
 8004c1a:	e003      	b.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x170>
      case RCC_FMCCLKSOURCE_HSI:   /* HSI oscillator is used as clock source for FMC kernel */
        /* FMC kernel clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004c1c:	2301      	movs	r3, #1
 8004c1e:	75fb      	strb	r3, [r7, #23]
        break;
 8004c20:	e000      	b.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x170>
        break;
 8004c22:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c24:	7dfb      	ldrb	r3, [r7, #23]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d109      	bne.n	8004c3e <HAL_RCCEx_PeriphCLKConfig+0x18a>
    {
      /* Set the source of FMC kernel clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004c2a:	4b36      	ldr	r3, [pc, #216]	@ (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004c2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c2e:	f023 0203 	bic.w	r2, r3, #3
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	685b      	ldr	r3, [r3, #4]
 8004c36:	4933      	ldr	r1, [pc, #204]	@ (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004c38:	4313      	orrs	r3, r2
 8004c3a:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8004c3c:	e001      	b.n	8004c42 <HAL_RCCEx_PeriphCLKConfig+0x18e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c3e:	7dfb      	ldrb	r3, [r7, #23]
 8004c40:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- XSPI1 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI1) == RCC_PERIPHCLK_XSPI1)
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f003 0302 	and.w	r3, r3, #2
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d02a      	beq.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI1CLKSOURCE(PeriphClkInit->Xspi1ClockSelection));

    switch (PeriphClkInit->Xspi1ClockSelection)
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	689b      	ldr	r3, [r3, #8]
 8004c52:	2b20      	cmp	r3, #32
 8004c54:	d00c      	beq.n	8004c70 <HAL_RCCEx_PeriphCLKConfig+0x1bc>
 8004c56:	2b20      	cmp	r3, #32
 8004c58:	d811      	bhi.n	8004c7e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d012      	beq.n	8004c84 <HAL_RCCEx_PeriphCLKConfig+0x1d0>
 8004c5e:	2b10      	cmp	r3, #16
 8004c60:	d10d      	bne.n	8004c7e <HAL_RCCEx_PeriphCLKConfig+0x1ca>
      case RCC_XSPI1CLKSOURCE_HCLK:   /* HCLK is used as clock source for Xspi1 */
        /* Nothing to do */
        break;

      case RCC_XSPI1CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for Xspi1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
 8004c62:	4b28      	ldr	r3, [pc, #160]	@ (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004c64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c66:	4a27      	ldr	r2, [pc, #156]	@ (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004c68:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004c6c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI1 clock source configuration done later after clock selection check */
        break;
 8004c6e:	e00a      	b.n	8004c86 <HAL_RCCEx_PeriphCLKConfig+0x1d2>

      case RCC_XSPI1CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for Xspi1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
 8004c70:	4b24      	ldr	r3, [pc, #144]	@ (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004c72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c74:	4a23      	ldr	r2, [pc, #140]	@ (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004c76:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004c7a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI1 clock source configuration done later after clock selection check */
        break;
 8004c7c:	e003      	b.n	8004c86 <HAL_RCCEx_PeriphCLKConfig+0x1d2>

      default:
        ret = HAL_ERROR;
 8004c7e:	2301      	movs	r3, #1
 8004c80:	75fb      	strb	r3, [r7, #23]
        break;
 8004c82:	e000      	b.n	8004c86 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
        break;
 8004c84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c86:	7dfb      	ldrb	r3, [r7, #23]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d109      	bne.n	8004ca0 <HAL_RCCEx_PeriphCLKConfig+0x1ec>
    {
      /* Configure the XSPI1 clock source */
      __HAL_RCC_XSPI1_CONFIG(PeriphClkInit->Xspi1ClockSelection);
 8004c8c:	4b1d      	ldr	r3, [pc, #116]	@ (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004c8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c90:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	689b      	ldr	r3, [r3, #8]
 8004c98:	491a      	ldr	r1, [pc, #104]	@ (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004c9a:	4313      	orrs	r3, r2
 8004c9c:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8004c9e:	e001      	b.n	8004ca4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ca0:	7dfb      	ldrb	r3, [r7, #23]
 8004ca2:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- XSPI2 clock source configuration ----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_XSPI2) == RCC_PERIPHCLK_XSPI2)
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	f003 0304 	and.w	r3, r3, #4
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	d031      	beq.n	8004d14 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    /* Check the parameters */
    assert_param(IS_RCC_XSPI2CLKSOURCE(PeriphClkInit->Xspi2ClockSelection));

    switch (PeriphClkInit->Xspi2ClockSelection)
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	68db      	ldr	r3, [r3, #12]
 8004cb4:	2b80      	cmp	r3, #128	@ 0x80
 8004cb6:	d00c      	beq.n	8004cd2 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 8004cb8:	2b80      	cmp	r3, #128	@ 0x80
 8004cba:	d811      	bhi.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x22c>
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d012      	beq.n	8004ce6 <HAL_RCCEx_PeriphCLKConfig+0x232>
 8004cc0:	2b40      	cmp	r3, #64	@ 0x40
 8004cc2:	d10d      	bne.n	8004ce0 <HAL_RCCEx_PeriphCLKConfig+0x22c>
      case RCC_XSPI2CLKSOURCE_HCLK:   /* HCLK is used as clock source for Xspi2 */
        /* Nothing to do */
        break;

      case RCC_XSPI2CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for Xspi2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
 8004cc4:	4b0f      	ldr	r3, [pc, #60]	@ (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004cc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cc8:	4a0e      	ldr	r2, [pc, #56]	@ (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004cca:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004cce:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI2 clock source configuration done later after clock selection check */
        break;
 8004cd0:	e00a      	b.n	8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x234>

      case RCC_XSPI2CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for Xspi2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
 8004cd2:	4b0c      	ldr	r3, [pc, #48]	@ (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004cd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cd6:	4a0b      	ldr	r2, [pc, #44]	@ (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004cd8:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004cdc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* XSPI2 clock source configuration done later after clock selection check */
        break;
 8004cde:	e003      	b.n	8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x234>

      default:
        ret = HAL_ERROR;
 8004ce0:	2301      	movs	r3, #1
 8004ce2:	75fb      	strb	r3, [r7, #23]
        break;
 8004ce4:	e000      	b.n	8004ce8 <HAL_RCCEx_PeriphCLKConfig+0x234>
        break;
 8004ce6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ce8:	7dfb      	ldrb	r3, [r7, #23]
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d110      	bne.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0x25c>
    {
      /* Configure the XSPI2 clock source */
      __HAL_RCC_XSPI2_CONFIG(PeriphClkInit->Xspi2ClockSelection);
 8004cee:	4b05      	ldr	r3, [pc, #20]	@ (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004cf0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004cf2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	68db      	ldr	r3, [r3, #12]
 8004cfa:	4902      	ldr	r1, [pc, #8]	@ (8004d04 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8004cfc:	4313      	orrs	r3, r2
 8004cfe:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8004d00:	e008      	b.n	8004d14 <HAL_RCCEx_PeriphCLKConfig+0x260>
 8004d02:	bf00      	nop
 8004d04:	58024400 	.word	0x58024400
 8004d08:	58024800 	.word	0x58024800
 8004d0c:	0fffffcf 	.word	0x0fffffcf
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d10:	7dfb      	ldrb	r3, [r7, #23]
 8004d12:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	f003 0308 	and.w	r3, r3, #8
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d008      	beq.n	8004d32 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CKPERCLKSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004d20:	4b93      	ldr	r3, [pc, #588]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004d22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d24:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	691b      	ldr	r3, [r3, #16]
 8004d2c:	4990      	ldr	r1, [pc, #576]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004d2e:	4313      	orrs	r3, r2
 8004d30:	64cb      	str	r3, [r1, #76]	@ 0x4c
  }

  /*------------------------------------- SDMMC12 Configuration ------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SDMMC12) == RCC_PERIPHCLK_SDMMC12)
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d026      	beq.n	8004d8c <HAL_RCCEx_PeriphCLKConfig+0x2d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC12CLKSOURCE(PeriphClkInit->Sdmmc12ClockSelection));

    switch (PeriphClkInit->Sdmmc12ClockSelection)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d002      	beq.n	8004d4c <HAL_RCCEx_PeriphCLKConfig+0x298>
 8004d46:	2b04      	cmp	r3, #4
 8004d48:	d007      	beq.n	8004d5a <HAL_RCCEx_PeriphCLKConfig+0x2a6>
 8004d4a:	e00d      	b.n	8004d68 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
    {
      case RCC_SDMMC12CLKSOURCE_PLL2S:  /* PLL2_S is used as clock source for SDMMC12 kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_SCLK);
 8004d4c:	4b88      	ldr	r3, [pc, #544]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004d4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d50:	4a87      	ldr	r2, [pc, #540]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004d52:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004d56:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SDMMC12 kernel clock source configuration done later after clock selection check */
        break;
 8004d58:	e009      	b.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0x2ba>

      case RCC_SDMMC12CLKSOURCE_PLL2T:  /* PLL2_T is used as clock source for SDMMC12 kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_TCLK);
 8004d5a:	4b85      	ldr	r3, [pc, #532]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004d5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d5e:	4a84      	ldr	r2, [pc, #528]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004d60:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004d64:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SDMMC12 kernel clock source configuration done later after clock selection check */
        break;
 8004d66:	e002      	b.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0x2ba>

      default:
        ret = HAL_ERROR;
 8004d68:	2301      	movs	r3, #1
 8004d6a:	75fb      	strb	r3, [r7, #23]
        break;
 8004d6c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004d6e:	7dfb      	ldrb	r3, [r7, #23]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d109      	bne.n	8004d88 <HAL_RCCEx_PeriphCLKConfig+0x2d4>
    {
      /* Set the source of SDMMC12 clock*/
      __HAL_RCC_SDMMC12_CONFIG(PeriphClkInit->Sdmmc12ClockSelection);
 8004d74:	4b7e      	ldr	r3, [pc, #504]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004d76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d78:	f023 0204 	bic.w	r2, r3, #4
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004d80:	497b      	ldr	r1, [pc, #492]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004d82:	4313      	orrs	r3, r2
 8004d84:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8004d86:	e001      	b.n	8004d8c <HAL_RCCEx_PeriphCLKConfig+0x2d8>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d88:	7dfb      	ldrb	r3, [r7, #23]
 8004d8a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- ADC configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	f003 0310 	and.w	r3, r3, #16
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d02e      	beq.n	8004df6 <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    switch (PeriphClkInit->AdcClockSelection)
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	695b      	ldr	r3, [r3, #20]
 8004d9c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004da0:	d019      	beq.n	8004dd6 <HAL_RCCEx_PeriphCLKConfig+0x322>
 8004da2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004da6:	d813      	bhi.n	8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x31c>
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d003      	beq.n	8004db4 <HAL_RCCEx_PeriphCLKConfig+0x300>
 8004dac:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004db0:	d007      	beq.n	8004dc2 <HAL_RCCEx_PeriphCLKConfig+0x30e>
 8004db2:	e00d      	b.n	8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x31c>
    {

      case RCC_ADCCLKSOURCE_PLL2P: /* PLL2_P is used as clock source for ADC */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 8004db4:	4b6e      	ldr	r3, [pc, #440]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004db6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004db8:	4a6d      	ldr	r2, [pc, #436]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004dba:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004dbe:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADC clock source configuration done later after clock selection check */
        break;
 8004dc0:	e00a      	b.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x324>

      case RCC_ADCCLKSOURCE_PLL3R: /* PLL3_R is used as clock source for ADC */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 8004dc2:	4b6b      	ldr	r3, [pc, #428]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004dc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dc6:	4a6a      	ldr	r2, [pc, #424]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004dc8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004dcc:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADC clock source configuration done later after clock selection check */
        break;
 8004dce:	e003      	b.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x324>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004dd0:	2301      	movs	r3, #1
 8004dd2:	75fb      	strb	r3, [r7, #23]
        break;
 8004dd4:	e000      	b.n	8004dd8 <HAL_RCCEx_PeriphCLKConfig+0x324>
        break;
 8004dd6:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004dd8:	7dfb      	ldrb	r3, [r7, #23]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d109      	bne.n	8004df2 <HAL_RCCEx_PeriphCLKConfig+0x33e>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004dde:	4b64      	ldr	r3, [pc, #400]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004de0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004de2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	695b      	ldr	r3, [r3, #20]
 8004dea:	4961      	ldr	r1, [pc, #388]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004dec:	4313      	orrs	r3, r2
 8004dee:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8004df0:	e001      	b.n	8004df6 <HAL_RCCEx_PeriphCLKConfig+0x342>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004df2:	7dfb      	ldrb	r3, [r7, #23]
 8004df4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- ADF1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	681b      	ldr	r3, [r3, #0]
 8004dfa:	f003 0320 	and.w	r3, r3, #32
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d03f      	beq.n	8004e82 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(PeriphClkInit->Adf1ClockSelection));

    switch (PeriphClkInit->Adf1ClockSelection)
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	699b      	ldr	r3, [r3, #24]
 8004e06:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8004e0a:	d02a      	beq.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8004e0c:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8004e10:	d824      	bhi.n	8004e5c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 8004e12:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e16:	d024      	beq.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8004e18:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004e1c:	d81e      	bhi.n	8004e5c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 8004e1e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004e22:	d01e      	beq.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8004e24:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004e28:	d818      	bhi.n	8004e5c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 8004e2a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004e2e:	d00e      	beq.n	8004e4e <HAL_RCCEx_PeriphCLKConfig+0x39a>
 8004e30:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004e34:	d812      	bhi.n	8004e5c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d013      	beq.n	8004e62 <HAL_RCCEx_PeriphCLKConfig+0x3ae>
 8004e3a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004e3e:	d10d      	bne.n	8004e5c <HAL_RCCEx_PeriphCLKConfig+0x3a8>
    {
      case RCC_ADF1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for ADF1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 8004e40:	4b4b      	ldr	r3, [pc, #300]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004e42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e44:	4a4a      	ldr	r2, [pc, #296]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004e46:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004e4a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADF1 clock source configuration done later after clock selection check */
        break;
 8004e4c:	e00a      	b.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x3b0>

      case RCC_ADF1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for ADF1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
 8004e4e:	4b48      	ldr	r3, [pc, #288]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004e50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e52:	4a47      	ldr	r2, [pc, #284]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004e54:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004e58:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ADF1 clock source configuration done later after clock selection check */
        break;
 8004e5a:	e003      	b.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
      case RCC_ADF1CLKSOURCE_HSI:    /* HSI is used as clock source for ADF1 */
        /* ADF1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	75fb      	strb	r3, [r7, #23]
        break;
 8004e60:	e000      	b.n	8004e64 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
        break;
 8004e62:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e64:	7dfb      	ldrb	r3, [r7, #23]
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d109      	bne.n	8004e7e <HAL_RCCEx_PeriphCLKConfig+0x3ca>
    {
      /* Set the source of ADF1 clock*/
      __HAL_RCC_ADF1_CONFIG(PeriphClkInit->Adf1ClockSelection);
 8004e6a:	4b41      	ldr	r3, [pc, #260]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004e6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004e6e:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	699b      	ldr	r3, [r3, #24]
 8004e76:	493e      	ldr	r1, [pc, #248]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004e78:	4313      	orrs	r3, r2
 8004e7a:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8004e7c:	e001      	b.n	8004e82 <HAL_RCCEx_PeriphCLKConfig+0x3ce>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e7e:	7dfb      	ldrb	r3, [r7, #23]
 8004e80:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------- CEC configuration ---------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	d008      	beq.n	8004ea0 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004e8e:	4b38      	ldr	r3, [pc, #224]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004e90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004e92:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	69db      	ldr	r3, [r3, #28]
 8004e9a:	4935      	ldr	r1, [pc, #212]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	650b      	str	r3, [r1, #80]	@ 0x50
  }

  /*---------------------- ETH1 REF configuration --------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1REF) == RCC_PERIPHCLK_ETH1REF)
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d008      	beq.n	8004ebe <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1REFCLKSOURCE(PeriphClkInit->Eth1RefClockSelection));

    /* Configure the ETH1 REF clock source */
    __HAL_RCC_ETH1REF_CONFIG(PeriphClkInit->Eth1RefClockSelection);
 8004eac:	4b30      	ldr	r3, [pc, #192]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004eae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004eb0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6a1b      	ldr	r3, [r3, #32]
 8004eb8:	492d      	ldr	r1, [pc, #180]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004eba:	4313      	orrs	r3, r2
 8004ebc:	64cb      	str	r3, [r1, #76]	@ 0x4c
  }

  /*---------------------- ETH1PHY configuration --------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_ETH1PHY) == RCC_PERIPHCLK_ETH1PHY)
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004ec6:	2b00      	cmp	r3, #0
 8004ec8:	d020      	beq.n	8004f0c <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ETH1PHYCLKSOURCE(PeriphClkInit->Eth1PhyClockSelection));

    switch (PeriphClkInit->Eth1PhyClockSelection)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d00c      	beq.n	8004eec <HAL_RCCEx_PeriphCLKConfig+0x438>
 8004ed2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004ed6:	d106      	bne.n	8004ee6 <HAL_RCCEx_PeriphCLKConfig+0x432>
      case RCC_ETH1PHYCLKSOURCE_HSE:    /* HSE is used as clock source for ETH PHY */
        /* ETH PHY clock source configuration done later after clock selection check */
        break;

      case RCC_ETH1PHYCLKSOURCE_PLL3S:  /* PLL3_S is used as clock source for ETH PHY */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_SCLK);
 8004ed8:	4b25      	ldr	r3, [pc, #148]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004eda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004edc:	4a24      	ldr	r2, [pc, #144]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004ede:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004ee2:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* ETH PHY clock source configuration done later after clock selection check */
        break;
 8004ee4:	e003      	b.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0x43a>

      default:
        ret = HAL_ERROR;
 8004ee6:	2301      	movs	r3, #1
 8004ee8:	75fb      	strb	r3, [r7, #23]
        break;
 8004eea:	e000      	b.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0x43a>
        break;
 8004eec:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004eee:	7dfb      	ldrb	r3, [r7, #23]
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d109      	bne.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Set the source of ETH PHY clock*/
      __HAL_RCC_ETH1PHY_CONFIG(PeriphClkInit->Eth1PhyClockSelection);
 8004ef4:	4b1e      	ldr	r3, [pc, #120]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004ef6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ef8:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f00:	491b      	ldr	r1, [pc, #108]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004f02:	4313      	orrs	r3, r2
 8004f04:	64cb      	str	r3, [r1, #76]	@ 0x4c
 8004f06:	e001      	b.n	8004f0c <HAL_RCCEx_PeriphCLKConfig+0x458>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f08:	7dfb      	ldrb	r3, [r7, #23]
 8004f0a:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------- FDCAN configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	681b      	ldr	r3, [r3, #0]
 8004f10:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d02f      	beq.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    switch (PeriphClkInit->FdcanClockSelection)
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f1c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004f20:	d00e      	beq.n	8004f40 <HAL_RCCEx_PeriphCLKConfig+0x48c>
 8004f22:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8004f26:	d812      	bhi.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0x49a>
 8004f28:	2b00      	cmp	r3, #0
 8004f2a:	d013      	beq.n	8004f54 <HAL_RCCEx_PeriphCLKConfig+0x4a0>
 8004f2c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004f30:	d10d      	bne.n	8004f4e <HAL_RCCEx_PeriphCLKConfig+0x49a>
    {
      case RCC_FDCANCLKSOURCE_PLL1Q: /* PLL1_Q is used as clock source for FDCAN kernel */
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
 8004f32:	4b0f      	ldr	r3, [pc, #60]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004f34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f36:	4a0e      	ldr	r2, [pc, #56]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004f38:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004f3c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004f3e:	e00a      	b.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0x4a2>

      case RCC_FDCANCLKSOURCE_PLL2P: /* PLL2_P is used as clock source for FDCAN kernel */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 8004f40:	4b0b      	ldr	r3, [pc, #44]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004f42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f44:	4a0a      	ldr	r2, [pc, #40]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004f46:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f4a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004f4c:	e003      	b.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0x4a2>
      case RCC_FDCANCLKSOURCE_HSE:   /* HSE is used as clock source for FDCAN kernel */
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f4e:	2301      	movs	r3, #1
 8004f50:	75fb      	strb	r3, [r7, #23]
        break;
 8004f52:	e000      	b.n	8004f56 <HAL_RCCEx_PeriphCLKConfig+0x4a2>
        break;
 8004f54:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f56:	7dfb      	ldrb	r3, [r7, #23]
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d10b      	bne.n	8004f74 <HAL_RCCEx_PeriphCLKConfig+0x4c0>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004f5c:	4b04      	ldr	r3, [pc, #16]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004f5e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004f60:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f68:	4901      	ldr	r1, [pc, #4]	@ (8004f70 <HAL_RCCEx_PeriphCLKConfig+0x4bc>)
 8004f6a:	4313      	orrs	r3, r2
 8004f6c:	650b      	str	r3, [r1, #80]	@ 0x50
 8004f6e:	e003      	b.n	8004f78 <HAL_RCCEx_PeriphCLKConfig+0x4c4>
 8004f70:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f74:	7dfb      	ldrb	r3, [r7, #23]
 8004f76:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C1/I3C1 Configuration ------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C1_I3C1) == RCC_PERIPHCLK_I2C1_I3C1)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d02c      	beq.n	8004fde <HAL_RCCEx_PeriphCLKConfig+0x52a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1_I3C1CLKSOURCE(PeriphClkInit->I2c1_I3c1ClockSelection));

    switch (PeriphClkInit->I2c1_I3c1ClockSelection)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f88:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004f8c:	d017      	beq.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8004f8e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004f92:	d811      	bhi.n	8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8004f94:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f98:	d011      	beq.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8004f9a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004f9e:	d80b      	bhi.n	8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x504>
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d00c      	beq.n	8004fbe <HAL_RCCEx_PeriphCLKConfig+0x50a>
 8004fa4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fa8:	d106      	bne.n	8004fb8 <HAL_RCCEx_PeriphCLKConfig+0x504>
    {
      case RCC_I2C1_I3C1CLKSOURCE_PLL3R:   /* PLL3_R is used as clock source for I2C1/I3C1*/
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 8004faa:	4b97      	ldr	r3, [pc, #604]	@ (8005208 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8004fac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fae:	4a96      	ldr	r2, [pc, #600]	@ (8005208 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8004fb0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8004fb4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* I2C1/I3C1 clock source configuration done later after clock selection check */
        break;
 8004fb6:	e003      	b.n	8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
      case RCC_I2C1_I3C1CLKSOURCE_CSI:     /* CSI is used as clock source for I2C1/I3C1*/
        /* I2C1/I3C1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004fb8:	2301      	movs	r3, #1
 8004fba:	75fb      	strb	r3, [r7, #23]
        break;
 8004fbc:	e000      	b.n	8004fc0 <HAL_RCCEx_PeriphCLKConfig+0x50c>
        break;
 8004fbe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004fc0:	7dfb      	ldrb	r3, [r7, #23]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d109      	bne.n	8004fda <HAL_RCCEx_PeriphCLKConfig+0x526>
    {
      /* Set the source of I2C1/I3C1 clock*/
      __HAL_RCC_I2C1_I3C1_CONFIG(PeriphClkInit->I2c1_I3c1ClockSelection);
 8004fc6:	4b90      	ldr	r3, [pc, #576]	@ (8005208 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8004fc8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004fca:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004fd2:	498d      	ldr	r1, [pc, #564]	@ (8005208 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8004fd4:	4313      	orrs	r3, r2
 8004fd6:	650b      	str	r3, [r1, #80]	@ 0x50
 8004fd8:	e001      	b.n	8004fde <HAL_RCCEx_PeriphCLKConfig+0x52a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fda:	7dfb      	ldrb	r3, [r7, #23]
 8004fdc:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ I2C2/I2C3 Configuration -------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_I2C23) == RCC_PERIPHCLK_I2C23)
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d02c      	beq.n	8005044 <HAL_RCCEx_PeriphCLKConfig+0x590>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C23CLKSOURCE(PeriphClkInit->I2c23ClockSelection));

    switch (PeriphClkInit->I2c23ClockSelection)
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ff2:	d017      	beq.n	8005024 <HAL_RCCEx_PeriphCLKConfig+0x570>
 8004ff4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004ff8:	d811      	bhi.n	800501e <HAL_RCCEx_PeriphCLKConfig+0x56a>
 8004ffa:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004ffe:	d011      	beq.n	8005024 <HAL_RCCEx_PeriphCLKConfig+0x570>
 8005000:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005004:	d80b      	bhi.n	800501e <HAL_RCCEx_PeriphCLKConfig+0x56a>
 8005006:	2b00      	cmp	r3, #0
 8005008:	d00c      	beq.n	8005024 <HAL_RCCEx_PeriphCLKConfig+0x570>
 800500a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800500e:	d106      	bne.n	800501e <HAL_RCCEx_PeriphCLKConfig+0x56a>
    {
      case RCC_I2C23CLKSOURCE_PLL3R:   /* PLL3_R is used as clock source for I2C2/I2C3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 8005010:	4b7d      	ldr	r3, [pc, #500]	@ (8005208 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8005012:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005014:	4a7c      	ldr	r2, [pc, #496]	@ (8005208 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8005016:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800501a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* I2C2/I2C3 clock source configuration done later after clock selection check */
        break;
 800501c:	e003      	b.n	8005026 <HAL_RCCEx_PeriphCLKConfig+0x572>
      case RCC_I2C23CLKSOURCE_CSI:     /* CSI is used as clock source for I2C2/I2C3 */
        /* I2C2/I2C3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800501e:	2301      	movs	r3, #1
 8005020:	75fb      	strb	r3, [r7, #23]
        break;
 8005022:	e000      	b.n	8005026 <HAL_RCCEx_PeriphCLKConfig+0x572>
        break;
 8005024:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005026:	7dfb      	ldrb	r3, [r7, #23]
 8005028:	2b00      	cmp	r3, #0
 800502a:	d109      	bne.n	8005040 <HAL_RCCEx_PeriphCLKConfig+0x58c>
    {
      /* Set the source of I2C2/I2C3 clock*/
      __HAL_RCC_I2C23_CONFIG(PeriphClkInit->I2c23ClockSelection);
 800502c:	4b76      	ldr	r3, [pc, #472]	@ (8005208 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 800502e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005030:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005038:	4973      	ldr	r1, [pc, #460]	@ (8005208 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 800503a:	4313      	orrs	r3, r2
 800503c:	650b      	str	r3, [r1, #80]	@ 0x50
 800503e:	e001      	b.n	8005044 <HAL_RCCEx_PeriphCLKConfig+0x590>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005040:	7dfb      	ldrb	r3, [r7, #23]
 8005042:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800504c:	2b00      	cmp	r3, #0
 800504e:	d045      	beq.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    switch (PeriphClkInit->Lptim1ClockSelection)
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005054:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005058:	d02a      	beq.n	80050b0 <HAL_RCCEx_PeriphCLKConfig+0x5fc>
 800505a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800505e:	d824      	bhi.n	80050aa <HAL_RCCEx_PeriphCLKConfig+0x5f6>
 8005060:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005064:	d026      	beq.n	80050b4 <HAL_RCCEx_PeriphCLKConfig+0x600>
 8005066:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800506a:	d81e      	bhi.n	80050aa <HAL_RCCEx_PeriphCLKConfig+0x5f6>
 800506c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005070:	d022      	beq.n	80050b8 <HAL_RCCEx_PeriphCLKConfig+0x604>
 8005072:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005076:	d818      	bhi.n	80050aa <HAL_RCCEx_PeriphCLKConfig+0x5f6>
 8005078:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800507c:	d00e      	beq.n	800509c <HAL_RCCEx_PeriphCLKConfig+0x5e8>
 800507e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005082:	d812      	bhi.n	80050aa <HAL_RCCEx_PeriphCLKConfig+0x5f6>
 8005084:	2b00      	cmp	r3, #0
 8005086:	d019      	beq.n	80050bc <HAL_RCCEx_PeriphCLKConfig+0x608>
 8005088:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800508c:	d10d      	bne.n	80050aa <HAL_RCCEx_PeriphCLKConfig+0x5f6>
      case RCC_LPTIM1CLKSOURCE_PCLK1: /* PCLK1 as clock source for LPTIM1 */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2P: /* PLL2_P is used as clock source for LPTIM1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 800508e:	4b5e      	ldr	r3, [pc, #376]	@ (8005208 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8005090:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005092:	4a5d      	ldr	r2, [pc, #372]	@ (8005208 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8005094:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005098:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 800509a:	e010      	b.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x60a>

      case RCC_LPTIM1CLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for LPTIM1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 800509c:	4b5a      	ldr	r3, [pc, #360]	@ (8005208 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 800509e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050a0:	4a59      	ldr	r2, [pc, #356]	@ (8005208 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80050a2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80050a6:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80050a8:	e009      	b.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x60a>
        /* HSI, HSE, or CSI oscillator is used as clock source for LPTIM1 */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80050aa:	2301      	movs	r3, #1
 80050ac:	75fb      	strb	r3, [r7, #23]
        break;
 80050ae:	e006      	b.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
 80050b0:	bf00      	nop
 80050b2:	e004      	b.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
 80050b4:	bf00      	nop
 80050b6:	e002      	b.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
 80050b8:	bf00      	nop
 80050ba:	e000      	b.n	80050be <HAL_RCCEx_PeriphCLKConfig+0x60a>
        break;
 80050bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050be:	7dfb      	ldrb	r3, [r7, #23]
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d109      	bne.n	80050d8 <HAL_RCCEx_PeriphCLKConfig+0x624>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80050c4:	4b50      	ldr	r3, [pc, #320]	@ (8005208 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80050c6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80050c8:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80050d0:	494d      	ldr	r1, [pc, #308]	@ (8005208 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80050d2:	4313      	orrs	r3, r2
 80050d4:	650b      	str	r3, [r1, #80]	@ 0x50
 80050d6:	e001      	b.n	80050dc <HAL_RCCEx_PeriphCLKConfig+0x628>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050d8:	7dfb      	ldrb	r3, [r7, #23]
 80050da:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM2/LPTIM3 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM23) == RCC_PERIPHCLK_LPTIM23)
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80050e4:	2b00      	cmp	r3, #0
 80050e6:	d045      	beq.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
  {
    switch (PeriphClkInit->Lptim23ClockSelection)
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050ec:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80050f0:	d02a      	beq.n	8005148 <HAL_RCCEx_PeriphCLKConfig+0x694>
 80050f2:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 80050f6:	d824      	bhi.n	8005142 <HAL_RCCEx_PeriphCLKConfig+0x68e>
 80050f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050fc:	d026      	beq.n	800514c <HAL_RCCEx_PeriphCLKConfig+0x698>
 80050fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005102:	d81e      	bhi.n	8005142 <HAL_RCCEx_PeriphCLKConfig+0x68e>
 8005104:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005108:	d022      	beq.n	8005150 <HAL_RCCEx_PeriphCLKConfig+0x69c>
 800510a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800510e:	d818      	bhi.n	8005142 <HAL_RCCEx_PeriphCLKConfig+0x68e>
 8005110:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005114:	d00e      	beq.n	8005134 <HAL_RCCEx_PeriphCLKConfig+0x680>
 8005116:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800511a:	d812      	bhi.n	8005142 <HAL_RCCEx_PeriphCLKConfig+0x68e>
 800511c:	2b00      	cmp	r3, #0
 800511e:	d019      	beq.n	8005154 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
 8005120:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005124:	d10d      	bne.n	8005142 <HAL_RCCEx_PeriphCLKConfig+0x68e>
      case RCC_LPTIM23CLKSOURCE_PCLK4: /* PCLK4 as clock source for LPTIM2/LPTIM3 */
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM23CLKSOURCE_PLL2P: /* PLL2_P is used as clock source for LPTIM2/LPTIM3 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 8005126:	4b38      	ldr	r3, [pc, #224]	@ (8005208 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8005128:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800512a:	4a37      	ldr	r2, [pc, #220]	@ (8005208 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 800512c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005130:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;
 8005132:	e010      	b.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x6a2>

      case RCC_LPTIM23CLKSOURCE_PLL3R: /* PLL3_R is used as clock source for LPTIM2/LPTIM3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 8005134:	4b34      	ldr	r3, [pc, #208]	@ (8005208 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8005136:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005138:	4a33      	ldr	r2, [pc, #204]	@ (8005208 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 800513a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800513e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;
 8005140:	e009      	b.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2/LPTIM3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005142:	2301      	movs	r3, #1
 8005144:	75fb      	strb	r3, [r7, #23]
        break;
 8005146:	e006      	b.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
 8005148:	bf00      	nop
 800514a:	e004      	b.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
 800514c:	bf00      	nop
 800514e:	e002      	b.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
 8005150:	bf00      	nop
 8005152:	e000      	b.n	8005156 <HAL_RCCEx_PeriphCLKConfig+0x6a2>
        break;
 8005154:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005156:	7dfb      	ldrb	r3, [r7, #23]
 8005158:	2b00      	cmp	r3, #0
 800515a:	d109      	bne.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0x6bc>
    {
      /* Set the source of LPTIM2/LPTIM3 clock*/
      __HAL_RCC_LPTIM23_CONFIG(PeriphClkInit->Lptim23ClockSelection);
 800515c:	4b2a      	ldr	r3, [pc, #168]	@ (8005208 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 800515e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005160:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005168:	4927      	ldr	r1, [pc, #156]	@ (8005208 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 800516a:	4313      	orrs	r3, r2
 800516c:	658b      	str	r3, [r1, #88]	@ 0x58
 800516e:	e001      	b.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005170:	7dfb      	ldrb	r3, [r7, #23]
 8005172:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- LPTIM4/LPTIM5 configuration -----------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPTIM45) == RCC_PERIPHCLK_LPTIM45)
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800517c:	2b00      	cmp	r3, #0
 800517e:	d047      	beq.n	8005210 <HAL_RCCEx_PeriphCLKConfig+0x75c>
  {
    switch (PeriphClkInit->Lptim45ClockSelection)
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005184:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005188:	d02a      	beq.n	80051e0 <HAL_RCCEx_PeriphCLKConfig+0x72c>
 800518a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800518e:	d824      	bhi.n	80051da <HAL_RCCEx_PeriphCLKConfig+0x726>
 8005190:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005194:	d026      	beq.n	80051e4 <HAL_RCCEx_PeriphCLKConfig+0x730>
 8005196:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800519a:	d81e      	bhi.n	80051da <HAL_RCCEx_PeriphCLKConfig+0x726>
 800519c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80051a0:	d022      	beq.n	80051e8 <HAL_RCCEx_PeriphCLKConfig+0x734>
 80051a2:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80051a6:	d818      	bhi.n	80051da <HAL_RCCEx_PeriphCLKConfig+0x726>
 80051a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051ac:	d00e      	beq.n	80051cc <HAL_RCCEx_PeriphCLKConfig+0x718>
 80051ae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80051b2:	d812      	bhi.n	80051da <HAL_RCCEx_PeriphCLKConfig+0x726>
 80051b4:	2b00      	cmp	r3, #0
 80051b6:	d019      	beq.n	80051ec <HAL_RCCEx_PeriphCLKConfig+0x738>
 80051b8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051bc:	d10d      	bne.n	80051da <HAL_RCCEx_PeriphCLKConfig+0x726>
      case RCC_LPTIM45CLKSOURCE_PCLK4:  /* PCLK4 as clock source for LPTIM4/LPTIM5 */
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM45CLKSOURCE_PLL2P: /* PLL2 is used as clock source for LPTIM4/LPTIM5 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 80051be:	4b12      	ldr	r3, [pc, #72]	@ (8005208 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80051c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051c2:	4a11      	ldr	r2, [pc, #68]	@ (8005208 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80051c4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80051c8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;
 80051ca:	e010      	b.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x73a>

      case RCC_LPTIM45CLKSOURCE_PLL3R:  /* PLL3 is used as clock source for LPTIM4/LPTIM5 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 80051cc:	4b0e      	ldr	r3, [pc, #56]	@ (8005208 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80051ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051d0:	4a0d      	ldr	r2, [pc, #52]	@ (8005208 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80051d2:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80051d6:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;
 80051d8:	e009      	b.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x73a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM4/LPTIM5 clock */
        /* LPTIM4/LPTIM5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80051da:	2301      	movs	r3, #1
 80051dc:	75fb      	strb	r3, [r7, #23]
        break;
 80051de:	e006      	b.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
 80051e0:	bf00      	nop
 80051e2:	e004      	b.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
 80051e4:	bf00      	nop
 80051e6:	e002      	b.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
 80051e8:	bf00      	nop
 80051ea:	e000      	b.n	80051ee <HAL_RCCEx_PeriphCLKConfig+0x73a>
        break;
 80051ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80051ee:	7dfb      	ldrb	r3, [r7, #23]
 80051f0:	2b00      	cmp	r3, #0
 80051f2:	d10b      	bne.n	800520c <HAL_RCCEx_PeriphCLKConfig+0x758>
    {
      /* Set the source of LPTIM4/LPTIM5 clock */
      __HAL_RCC_LPTIM45_CONFIG(PeriphClkInit->Lptim45ClockSelection);
 80051f4:	4b04      	ldr	r3, [pc, #16]	@ (8005208 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 80051f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80051f8:	f423 42e0 	bic.w	r2, r3, #28672	@ 0x7000
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005200:	4901      	ldr	r1, [pc, #4]	@ (8005208 <HAL_RCCEx_PeriphCLKConfig+0x754>)
 8005202:	4313      	orrs	r3, r2
 8005204:	658b      	str	r3, [r1, #88]	@ 0x58
 8005206:	e003      	b.n	8005210 <HAL_RCCEx_PeriphCLKConfig+0x75c>
 8005208:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800520c:	7dfb      	ldrb	r3, [r7, #23]
 800520e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005218:	2b00      	cmp	r3, #0
 800521a:	d034      	beq.n	8005286 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    switch (PeriphClkInit->Lpuart1ClockSelection)
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005220:	2b05      	cmp	r3, #5
 8005222:	d81d      	bhi.n	8005260 <HAL_RCCEx_PeriphCLKConfig+0x7ac>
 8005224:	a201      	add	r2, pc, #4	@ (adr r2, 800522c <HAL_RCCEx_PeriphCLKConfig+0x778>)
 8005226:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800522a:	bf00      	nop
 800522c:	08005267 	.word	0x08005267
 8005230:	08005245 	.word	0x08005245
 8005234:	08005253 	.word	0x08005253
 8005238:	08005267 	.word	0x08005267
 800523c:	08005267 	.word	0x08005267
 8005240:	08005267 	.word	0x08005267
      case RCC_LPUART1CLKSOURCE_PCLK4: /* PCLK4 selected as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for LPUART1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
 8005244:	4b91      	ldr	r3, [pc, #580]	@ (800548c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8005246:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005248:	4a90      	ldr	r2, [pc, #576]	@ (800548c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 800524a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800524e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8005250:	e00a      	b.n	8005268 <HAL_RCCEx_PeriphCLKConfig+0x7b4>

      case RCC_LPUART1CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for LPUART1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
 8005252:	4b8e      	ldr	r3, [pc, #568]	@ (800548c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8005254:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005256:	4a8d      	ldr	r2, [pc, #564]	@ (800548c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8005258:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800525c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800525e:	e003      	b.n	8005268 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005260:	2301      	movs	r3, #1
 8005262:	75fb      	strb	r3, [r7, #23]
        break;
 8005264:	e000      	b.n	8005268 <HAL_RCCEx_PeriphCLKConfig+0x7b4>
        break;
 8005266:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005268:	7dfb      	ldrb	r3, [r7, #23]
 800526a:	2b00      	cmp	r3, #0
 800526c:	d109      	bne.n	8005282 <HAL_RCCEx_PeriphCLKConfig+0x7ce>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800526e:	4b87      	ldr	r3, [pc, #540]	@ (800548c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8005270:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005272:	f023 0207 	bic.w	r2, r3, #7
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800527a:	4984      	ldr	r1, [pc, #528]	@ (800548c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 800527c:	4313      	orrs	r3, r2
 800527e:	658b      	str	r3, [r1, #88]	@ 0x58
 8005280:	e001      	b.n	8005286 <HAL_RCCEx_PeriphCLKConfig+0x7d2>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005282:	7dfb      	ldrb	r3, [r7, #23]
 8005284:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- LTDC Configuration ----------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800528e:	2b00      	cmp	r3, #0
 8005290:	d005      	beq.n	800529e <HAL_RCCEx_PeriphCLKConfig+0x7ea>
  {
    /* LTDC internally connected to PLL3_R output clock */
    __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 8005292:	4b7e      	ldr	r3, [pc, #504]	@ (800548c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8005294:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005296:	4a7d      	ldr	r2, [pc, #500]	@ (800548c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8005298:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800529c:	62d3      	str	r3, [r2, #44]	@ 0x2c
  }

  /*---------------------------- PSSI configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PSSI) == RCC_PERIPHCLK_PSSI)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	d021      	beq.n	80052ee <HAL_RCCEx_PeriphCLKConfig+0x83a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_PSSICLKSOURCE(PeriphClkInit->PssiClockSelection));

    switch (PeriphClkInit->PssiClockSelection)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d003      	beq.n	80052ba <HAL_RCCEx_PeriphCLKConfig+0x806>
 80052b2:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80052b6:	d00a      	beq.n	80052ce <HAL_RCCEx_PeriphCLKConfig+0x81a>
 80052b8:	e006      	b.n	80052c8 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      case RCC_PSSICLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for PSSI */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 80052ba:	4b74      	ldr	r3, [pc, #464]	@ (800548c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 80052bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80052be:	4a73      	ldr	r2, [pc, #460]	@ (800548c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 80052c0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80052c4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* PSSI clock source configuration done later after clock selection check */
        break;
 80052c6:	e003      	b.n	80052d0 <HAL_RCCEx_PeriphCLKConfig+0x81c>
        /* HSI, HSE, or CSI oscillator is used as source of PSSI clock */
        /* PSSI clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80052c8:	2301      	movs	r3, #1
 80052ca:	75fb      	strb	r3, [r7, #23]
        break;
 80052cc:	e000      	b.n	80052d0 <HAL_RCCEx_PeriphCLKConfig+0x81c>
        break;
 80052ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 80052d0:	7dfb      	ldrb	r3, [r7, #23]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d109      	bne.n	80052ea <HAL_RCCEx_PeriphCLKConfig+0x836>
    {
      /* Set the source of PSSI clock*/
      __HAL_RCC_PSSI_CONFIG(PeriphClkInit->PssiClockSelection);
 80052d6:	4b6d      	ldr	r3, [pc, #436]	@ (800548c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 80052d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052da:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80052e2:	496a      	ldr	r1, [pc, #424]	@ (800548c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 80052e4:	4313      	orrs	r3, r2
 80052e6:	64cb      	str	r3, [r1, #76]	@ 0x4c
 80052e8:	e001      	b.n	80052ee <HAL_RCCEx_PeriphCLKConfig+0x83a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80052ea:	7dfb      	ldrb	r3, [r7, #23]
 80052ec:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d043      	beq.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x8ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80052fe:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005302:	d02c      	beq.n	800535e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
 8005304:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005308:	d826      	bhi.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
 800530a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800530e:	d028      	beq.n	8005362 <HAL_RCCEx_PeriphCLKConfig+0x8ae>
 8005310:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005314:	d820      	bhi.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
 8005316:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800531a:	d016      	beq.n	800534a <HAL_RCCEx_PeriphCLKConfig+0x896>
 800531c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005320:	d81a      	bhi.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
 8005322:	2b00      	cmp	r3, #0
 8005324:	d003      	beq.n	800532e <HAL_RCCEx_PeriphCLKConfig+0x87a>
 8005326:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800532a:	d007      	beq.n	800533c <HAL_RCCEx_PeriphCLKConfig+0x888>
 800532c:	e014      	b.n	8005358 <HAL_RCCEx_PeriphCLKConfig+0x8a4>
    {
      case RCC_SAI1CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SAI1 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
 800532e:	4b57      	ldr	r3, [pc, #348]	@ (800548c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8005330:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005332:	4a56      	ldr	r2, [pc, #344]	@ (800548c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8005334:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005338:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800533a:	e013      	b.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

      case RCC_SAI1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SAI1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 800533c:	4b53      	ldr	r3, [pc, #332]	@ (800548c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 800533e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005340:	4a52      	ldr	r2, [pc, #328]	@ (800548c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8005342:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005346:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005348:	e00c      	b.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0x8b0>

      case RCC_SAI1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SAI1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
 800534a:	4b50      	ldr	r3, [pc, #320]	@ (800548c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 800534c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800534e:	4a4f      	ldr	r2, [pc, #316]	@ (800548c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8005350:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005354:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8005356:	e005      	b.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005358:	2301      	movs	r3, #1
 800535a:	75fb      	strb	r3, [r7, #23]
        break;
 800535c:	e002      	b.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        break;
 800535e:	bf00      	nop
 8005360:	e000      	b.n	8005364 <HAL_RCCEx_PeriphCLKConfig+0x8b0>
        break;
 8005362:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005364:	7dfb      	ldrb	r3, [r7, #23]
 8005366:	2b00      	cmp	r3, #0
 8005368:	d109      	bne.n	800537e <HAL_RCCEx_PeriphCLKConfig+0x8ca>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800536a:	4b48      	ldr	r3, [pc, #288]	@ (800548c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 800536c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800536e:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005376:	4945      	ldr	r1, [pc, #276]	@ (800548c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8005378:	4313      	orrs	r3, r2
 800537a:	654b      	str	r3, [r1, #84]	@ 0x54
 800537c:	e001      	b.n	8005382 <HAL_RCCEx_PeriphCLKConfig+0x8ce>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800537e:	7dfb      	ldrb	r3, [r7, #23]
 8005380:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SAI2 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2)
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800538a:	2b00      	cmp	r3, #0
 800538c:	d04b      	beq.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x972>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    switch (PeriphClkInit->Sai2ClockSelection)
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005392:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8005396:	d032      	beq.n	80053fe <HAL_RCCEx_PeriphCLKConfig+0x94a>
 8005398:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 800539c:	d82c      	bhi.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0x944>
 800539e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80053a2:	d02e      	beq.n	8005402 <HAL_RCCEx_PeriphCLKConfig+0x94e>
 80053a4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80053a8:	d826      	bhi.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0x944>
 80053aa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80053ae:	d02a      	beq.n	8005406 <HAL_RCCEx_PeriphCLKConfig+0x952>
 80053b0:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80053b4:	d820      	bhi.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0x944>
 80053b6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80053ba:	d016      	beq.n	80053ea <HAL_RCCEx_PeriphCLKConfig+0x936>
 80053bc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80053c0:	d81a      	bhi.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0x944>
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d003      	beq.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0x91a>
 80053c6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80053ca:	d007      	beq.n	80053dc <HAL_RCCEx_PeriphCLKConfig+0x928>
 80053cc:	e014      	b.n	80053f8 <HAL_RCCEx_PeriphCLKConfig+0x944>
    {
      case RCC_SAI2CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SAI2 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
 80053ce:	4b2f      	ldr	r3, [pc, #188]	@ (800548c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 80053d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053d2:	4a2e      	ldr	r2, [pc, #184]	@ (800548c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 80053d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80053d8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80053da:	e015      	b.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0x954>

      case RCC_SAI2CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SAI2 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 80053dc:	4b2b      	ldr	r3, [pc, #172]	@ (800548c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 80053de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053e0:	4a2a      	ldr	r2, [pc, #168]	@ (800548c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 80053e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80053e6:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80053e8:	e00e      	b.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0x954>

      case RCC_SAI2CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SAI2 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
 80053ea:	4b28      	ldr	r3, [pc, #160]	@ (800548c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 80053ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80053ee:	4a27      	ldr	r2, [pc, #156]	@ (800548c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 80053f0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80053f4:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80053f6:	e007      	b.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0x954>
      case RCC_SAI2CLKSOURCE_SPDIF: /* SPDIF clock is used as source of SAI2 clock */
        /* SAI2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80053f8:	2301      	movs	r3, #1
 80053fa:	75fb      	strb	r3, [r7, #23]
        break;
 80053fc:	e004      	b.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
 80053fe:	bf00      	nop
 8005400:	e002      	b.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
 8005402:	bf00      	nop
 8005404:	e000      	b.n	8005408 <HAL_RCCEx_PeriphCLKConfig+0x954>
        break;
 8005406:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005408:	7dfb      	ldrb	r3, [r7, #23]
 800540a:	2b00      	cmp	r3, #0
 800540c:	d109      	bne.n	8005422 <HAL_RCCEx_PeriphCLKConfig+0x96e>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800540e:	4b1f      	ldr	r3, [pc, #124]	@ (800548c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8005410:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005412:	f423 02e0 	bic.w	r2, r3, #7340032	@ 0x700000
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800541a:	491c      	ldr	r1, [pc, #112]	@ (800548c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 800541c:	4313      	orrs	r3, r2
 800541e:	654b      	str	r3, [r1, #84]	@ 0x54
 8005420:	e001      	b.n	8005426 <HAL_RCCEx_PeriphCLKConfig+0x972>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005422:	7dfb      	ldrb	r3, [r7, #23]
 8005424:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPDIFRX configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800542e:	2b00      	cmp	r3, #0
 8005430:	d03e      	beq.n	80054b0 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifrxClockSelection));

    switch (PeriphClkInit->SpdifrxClockSelection)
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005436:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800543a:	d029      	beq.n	8005490 <HAL_RCCEx_PeriphCLKConfig+0x9dc>
 800543c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8005440:	d820      	bhi.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 8005442:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005446:	d016      	beq.n	8005476 <HAL_RCCEx_PeriphCLKConfig+0x9c2>
 8005448:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800544c:	d81a      	bhi.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
 800544e:	2b00      	cmp	r3, #0
 8005450:	d003      	beq.n	800545a <HAL_RCCEx_PeriphCLKConfig+0x9a6>
 8005452:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005456:	d007      	beq.n	8005468 <HAL_RCCEx_PeriphCLKConfig+0x9b4>
 8005458:	e014      	b.n	8005484 <HAL_RCCEx_PeriphCLKConfig+0x9d0>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL1Q: /* PLL1_Q is used as clock source for SPDIFRX */
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
 800545a:	4b0c      	ldr	r3, [pc, #48]	@ (800548c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 800545c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800545e:	4a0b      	ldr	r2, [pc, #44]	@ (800548c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8005460:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005464:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005466:	e014      	b.n	8005492 <HAL_RCCEx_PeriphCLKConfig+0x9de>

      case RCC_SPDIFRXCLKSOURCE_PLL2R: /* PLL2_R is used as clock source for SPDIFRX */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_RCLK);
 8005468:	4b08      	ldr	r3, [pc, #32]	@ (800548c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 800546a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800546c:	4a07      	ldr	r2, [pc, #28]	@ (800548c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 800546e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005472:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005474:	e00d      	b.n	8005492 <HAL_RCCEx_PeriphCLKConfig+0x9de>

      case RCC_SPDIFRXCLKSOURCE_PLL3R:  /* PLL3_R is used as clock source for SPDIFRX */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_RCLK);
 8005476:	4b05      	ldr	r3, [pc, #20]	@ (800548c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 8005478:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800547a:	4a04      	ldr	r2, [pc, #16]	@ (800548c <HAL_RCCEx_PeriphCLKConfig+0x9d8>)
 800547c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005480:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8005482:	e006      	b.n	8005492 <HAL_RCCEx_PeriphCLKConfig+0x9de>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005484:	2301      	movs	r3, #1
 8005486:	75fb      	strb	r3, [r7, #23]
        break;
 8005488:	e003      	b.n	8005492 <HAL_RCCEx_PeriphCLKConfig+0x9de>
 800548a:	bf00      	nop
 800548c:	58024400 	.word	0x58024400
        break;
 8005490:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005492:	7dfb      	ldrb	r3, [r7, #23]
 8005494:	2b00      	cmp	r3, #0
 8005496:	d109      	bne.n	80054ac <HAL_RCCEx_PeriphCLKConfig+0x9f8>
    {
      /* Set the source of SPDIFRX clock */
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8005498:	4b8e      	ldr	r3, [pc, #568]	@ (80056d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800549a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800549c:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80054a4:	498b      	ldr	r1, [pc, #556]	@ (80056d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80054a6:	4313      	orrs	r3, r2
 80054a8:	650b      	str	r3, [r1, #80]	@ 0x50
 80054aa:	e001      	b.n	80054b0 <HAL_RCCEx_PeriphCLKConfig+0x9fc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054ac:	7dfb      	ldrb	r3, [r7, #23]
 80054ae:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d043      	beq.n	8005544 <HAL_RCCEx_PeriphCLKConfig+0xa90>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(PeriphClkInit->Spi1ClockSelection));

    switch (PeriphClkInit->Spi1ClockSelection)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80054c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80054c4:	d02c      	beq.n	8005520 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
 80054c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80054ca:	d826      	bhi.n	800551a <HAL_RCCEx_PeriphCLKConfig+0xa66>
 80054cc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80054d0:	d028      	beq.n	8005524 <HAL_RCCEx_PeriphCLKConfig+0xa70>
 80054d2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80054d6:	d820      	bhi.n	800551a <HAL_RCCEx_PeriphCLKConfig+0xa66>
 80054d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80054dc:	d016      	beq.n	800550c <HAL_RCCEx_PeriphCLKConfig+0xa58>
 80054de:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80054e2:	d81a      	bhi.n	800551a <HAL_RCCEx_PeriphCLKConfig+0xa66>
 80054e4:	2b00      	cmp	r3, #0
 80054e6:	d003      	beq.n	80054f0 <HAL_RCCEx_PeriphCLKConfig+0xa3c>
 80054e8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80054ec:	d007      	beq.n	80054fe <HAL_RCCEx_PeriphCLKConfig+0xa4a>
 80054ee:	e014      	b.n	800551a <HAL_RCCEx_PeriphCLKConfig+0xa66>
    {
      case RCC_SPI1CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SPI1 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
 80054f0:	4b78      	ldr	r3, [pc, #480]	@ (80056d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80054f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054f4:	4a77      	ldr	r2, [pc, #476]	@ (80056d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80054f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80054fa:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
 80054fc:	e013      	b.n	8005526 <HAL_RCCEx_PeriphCLKConfig+0xa72>

      case RCC_SPI1CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SPI1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 80054fe:	4b75      	ldr	r3, [pc, #468]	@ (80056d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005500:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005502:	4a74      	ldr	r2, [pc, #464]	@ (80056d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005504:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005508:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
 800550a:	e00c      	b.n	8005526 <HAL_RCCEx_PeriphCLKConfig+0xa72>

      case RCC_SPI1CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SPI1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
 800550c:	4b71      	ldr	r3, [pc, #452]	@ (80056d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800550e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005510:	4a70      	ldr	r2, [pc, #448]	@ (80056d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005512:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005516:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI1 clock source configuration done later after clock selection check */
        break;
 8005518:	e005      	b.n	8005526 <HAL_RCCEx_PeriphCLKConfig+0xa72>
      case RCC_SPI1CLKSOURCE_CLKP:  /* HSI, HSE, or CSI oscillator is used as source of SPI1 clock */
        /* SPI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800551a:	2301      	movs	r3, #1
 800551c:	75fb      	strb	r3, [r7, #23]
        break;
 800551e:	e002      	b.n	8005526 <HAL_RCCEx_PeriphCLKConfig+0xa72>
        break;
 8005520:	bf00      	nop
 8005522:	e000      	b.n	8005526 <HAL_RCCEx_PeriphCLKConfig+0xa72>
        break;
 8005524:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005526:	7dfb      	ldrb	r3, [r7, #23]
 8005528:	2b00      	cmp	r3, #0
 800552a:	d109      	bne.n	8005540 <HAL_RCCEx_PeriphCLKConfig+0xa8c>
    {
      /* Set the source of SPI1 clock*/
      __HAL_RCC_SPI1_CONFIG(PeriphClkInit->Spi1ClockSelection);
 800552c:	4b69      	ldr	r3, [pc, #420]	@ (80056d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800552e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005530:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005538:	4966      	ldr	r1, [pc, #408]	@ (80056d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800553a:	4313      	orrs	r3, r2
 800553c:	654b      	str	r3, [r1, #84]	@ 0x54
 800553e:	e001      	b.n	8005544 <HAL_RCCEx_PeriphCLKConfig+0xa90>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005540:	7dfb      	ldrb	r3, [r7, #23]
 8005542:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI2/SPI3 configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI23) == RCC_PERIPHCLK_SPI23)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800554c:	2b00      	cmp	r3, #0
 800554e:	d03c      	beq.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0xb16>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI23CLKSOURCE(PeriphClkInit->Spi23ClockSelection));

    switch (PeriphClkInit->Spi23ClockSelection)
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005554:	2b40      	cmp	r3, #64	@ 0x40
 8005556:	d026      	beq.n	80055a6 <HAL_RCCEx_PeriphCLKConfig+0xaf2>
 8005558:	2b40      	cmp	r3, #64	@ 0x40
 800555a:	d821      	bhi.n	80055a0 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 800555c:	2b30      	cmp	r3, #48	@ 0x30
 800555e:	d024      	beq.n	80055aa <HAL_RCCEx_PeriphCLKConfig+0xaf6>
 8005560:	2b30      	cmp	r3, #48	@ 0x30
 8005562:	d81d      	bhi.n	80055a0 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 8005564:	2b20      	cmp	r3, #32
 8005566:	d014      	beq.n	8005592 <HAL_RCCEx_PeriphCLKConfig+0xade>
 8005568:	2b20      	cmp	r3, #32
 800556a:	d819      	bhi.n	80055a0 <HAL_RCCEx_PeriphCLKConfig+0xaec>
 800556c:	2b00      	cmp	r3, #0
 800556e:	d002      	beq.n	8005576 <HAL_RCCEx_PeriphCLKConfig+0xac2>
 8005570:	2b10      	cmp	r3, #16
 8005572:	d007      	beq.n	8005584 <HAL_RCCEx_PeriphCLKConfig+0xad0>
 8005574:	e014      	b.n	80055a0 <HAL_RCCEx_PeriphCLKConfig+0xaec>
    {
      case RCC_SPI23CLKSOURCE_PLL1Q:  /* PLL1_Q is used as clock source for SPI2/SPI3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLL1CLKOUT_ENABLE(RCC_PLL_QCLK);
 8005576:	4b57      	ldr	r3, [pc, #348]	@ (80056d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005578:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800557a:	4a56      	ldr	r2, [pc, #344]	@ (80056d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800557c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005580:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
 8005582:	e013      	b.n	80055ac <HAL_RCCEx_PeriphCLKConfig+0xaf8>

      case RCC_SPI23CLKSOURCE_PLL2P:  /* PLL2_P is used as clock source for SPI2/SPI3 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_PCLK);
 8005584:	4b53      	ldr	r3, [pc, #332]	@ (80056d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005586:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005588:	4a52      	ldr	r2, [pc, #328]	@ (80056d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800558a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800558e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
 8005590:	e00c      	b.n	80055ac <HAL_RCCEx_PeriphCLKConfig+0xaf8>

      case RCC_SPI23CLKSOURCE_PLL3P:  /* PLL3_P is used as clock source for SPI2/SPI3 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_PCLK);
 8005592:	4b50      	ldr	r3, [pc, #320]	@ (80056d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005594:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005596:	4a4f      	ldr	r2, [pc, #316]	@ (80056d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005598:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800559c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;
 800559e:	e005      	b.n	80055ac <HAL_RCCEx_PeriphCLKConfig+0xaf8>
      case RCC_SPI23CLKSOURCE_CLKP:  /* HSI, HSE, or CSI oscillator is used as source of SPI2/SPI3 clock */
        /* SPI2/SPI3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80055a0:	2301      	movs	r3, #1
 80055a2:	75fb      	strb	r3, [r7, #23]
        break;
 80055a4:	e002      	b.n	80055ac <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
 80055a6:	bf00      	nop
 80055a8:	e000      	b.n	80055ac <HAL_RCCEx_PeriphCLKConfig+0xaf8>
        break;
 80055aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80055ac:	7dfb      	ldrb	r3, [r7, #23]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d109      	bne.n	80055c6 <HAL_RCCEx_PeriphCLKConfig+0xb12>
    {
      /* Set the source of SPI2/SPI3 clock*/
      __HAL_RCC_SPI23_CONFIG(PeriphClkInit->Spi23ClockSelection);
 80055b2:	4b48      	ldr	r3, [pc, #288]	@ (80056d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80055b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055b6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80055be:	4945      	ldr	r1, [pc, #276]	@ (80056d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80055c0:	4313      	orrs	r3, r2
 80055c2:	650b      	str	r3, [r1, #80]	@ 0x50
 80055c4:	e001      	b.n	80055ca <HAL_RCCEx_PeriphCLKConfig+0xb16>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055c6:	7dfb      	ldrb	r3, [r7, #23]
 80055c8:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d03c      	beq.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI45CLKSOURCE(PeriphClkInit->Spi45ClockSelection));

    switch (PeriphClkInit->Spi45ClockSelection)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80055da:	2b50      	cmp	r3, #80	@ 0x50
 80055dc:	d022      	beq.n	8005624 <HAL_RCCEx_PeriphCLKConfig+0xb70>
 80055de:	2b50      	cmp	r3, #80	@ 0x50
 80055e0:	d81d      	bhi.n	800561e <HAL_RCCEx_PeriphCLKConfig+0xb6a>
 80055e2:	2b40      	cmp	r3, #64	@ 0x40
 80055e4:	d020      	beq.n	8005628 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80055e6:	2b40      	cmp	r3, #64	@ 0x40
 80055e8:	d819      	bhi.n	800561e <HAL_RCCEx_PeriphCLKConfig+0xb6a>
 80055ea:	2b30      	cmp	r3, #48	@ 0x30
 80055ec:	d01e      	beq.n	800562c <HAL_RCCEx_PeriphCLKConfig+0xb78>
 80055ee:	2b30      	cmp	r3, #48	@ 0x30
 80055f0:	d815      	bhi.n	800561e <HAL_RCCEx_PeriphCLKConfig+0xb6a>
 80055f2:	2b20      	cmp	r3, #32
 80055f4:	d00c      	beq.n	8005610 <HAL_RCCEx_PeriphCLKConfig+0xb5c>
 80055f6:	2b20      	cmp	r3, #32
 80055f8:	d811      	bhi.n	800561e <HAL_RCCEx_PeriphCLKConfig+0xb6a>
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d018      	beq.n	8005630 <HAL_RCCEx_PeriphCLKConfig+0xb7c>
 80055fe:	2b10      	cmp	r3, #16
 8005600:	d10d      	bne.n	800561e <HAL_RCCEx_PeriphCLKConfig+0xb6a>
      case RCC_SPI45CLKSOURCE_PCLK2:  /* PCLK2 as clock source for SPI4/SPI5 */
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2Q:  /* PLL2_Q is used as clock source for SPI4/SPI5 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
 8005602:	4b34      	ldr	r3, [pc, #208]	@ (80056d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005604:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005606:	4a33      	ldr	r2, [pc, #204]	@ (80056d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005608:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800560c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;
 800560e:	e010      	b.n	8005632 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_SPI45CLKSOURCE_PLL3Q:  /* PLL3_Q is used as clock source for SPI4/SPI5 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
 8005610:	4b30      	ldr	r3, [pc, #192]	@ (80056d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005612:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005614:	4a2f      	ldr	r2, [pc, #188]	@ (80056d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005616:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800561a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;
 800561c:	e009      	b.n	8005632 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
      case RCC_SPI45CLKSOURCE_HSE: /* HSE oscillator clock is used as source of SPI4/SPI5 */
        /* SPI4/SPI5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800561e:	2301      	movs	r3, #1
 8005620:	75fb      	strb	r3, [r7, #23]
        break;
 8005622:	e006      	b.n	8005632 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8005624:	bf00      	nop
 8005626:	e004      	b.n	8005632 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8005628:	bf00      	nop
 800562a:	e002      	b.n	8005632 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800562c:	bf00      	nop
 800562e:	e000      	b.n	8005632 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8005630:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005632:	7dfb      	ldrb	r3, [r7, #23]
 8005634:	2b00      	cmp	r3, #0
 8005636:	d109      	bne.n	800564c <HAL_RCCEx_PeriphCLKConfig+0xb98>
    {
      /* Set the source of SPI4/SPI5 clock */
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8005638:	4b26      	ldr	r3, [pc, #152]	@ (80056d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800563a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800563c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005644:	4923      	ldr	r1, [pc, #140]	@ (80056d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005646:	4313      	orrs	r3, r2
 8005648:	654b      	str	r3, [r1, #84]	@ 0x54
 800564a:	e001      	b.n	8005650 <HAL_RCCEx_PeriphCLKConfig+0xb9c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800564c:	7dfb      	ldrb	r3, [r7, #23]
 800564e:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*---------------------------- SPI6 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005658:	2b00      	cmp	r3, #0
 800565a:	d03f      	beq.n	80056dc <HAL_RCCEx_PeriphCLKConfig+0xc28>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI6CLKSOURCE(PeriphClkInit->Spi6ClockSelection));

    switch (PeriphClkInit->Spi6ClockSelection)
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005660:	2b50      	cmp	r3, #80	@ 0x50
 8005662:	d022      	beq.n	80056aa <HAL_RCCEx_PeriphCLKConfig+0xbf6>
 8005664:	2b50      	cmp	r3, #80	@ 0x50
 8005666:	d81d      	bhi.n	80056a4 <HAL_RCCEx_PeriphCLKConfig+0xbf0>
 8005668:	2b40      	cmp	r3, #64	@ 0x40
 800566a:	d020      	beq.n	80056ae <HAL_RCCEx_PeriphCLKConfig+0xbfa>
 800566c:	2b40      	cmp	r3, #64	@ 0x40
 800566e:	d819      	bhi.n	80056a4 <HAL_RCCEx_PeriphCLKConfig+0xbf0>
 8005670:	2b30      	cmp	r3, #48	@ 0x30
 8005672:	d01e      	beq.n	80056b2 <HAL_RCCEx_PeriphCLKConfig+0xbfe>
 8005674:	2b30      	cmp	r3, #48	@ 0x30
 8005676:	d815      	bhi.n	80056a4 <HAL_RCCEx_PeriphCLKConfig+0xbf0>
 8005678:	2b20      	cmp	r3, #32
 800567a:	d00c      	beq.n	8005696 <HAL_RCCEx_PeriphCLKConfig+0xbe2>
 800567c:	2b20      	cmp	r3, #32
 800567e:	d811      	bhi.n	80056a4 <HAL_RCCEx_PeriphCLKConfig+0xbf0>
 8005680:	2b00      	cmp	r3, #0
 8005682:	d018      	beq.n	80056b6 <HAL_RCCEx_PeriphCLKConfig+0xc02>
 8005684:	2b10      	cmp	r3, #16
 8005686:	d10d      	bne.n	80056a4 <HAL_RCCEx_PeriphCLKConfig+0xbf0>
      case RCC_SPI6CLKSOURCE_PCLK4: /* PCLK4 as clock source for SPI6 */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2Q:  /* PLL2_Q is used as clock source for SPI6 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
 8005688:	4b12      	ldr	r3, [pc, #72]	@ (80056d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800568a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800568c:	4a11      	ldr	r2, [pc, #68]	@ (80056d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800568e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005692:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8005694:	e010      	b.n	80056b8 <HAL_RCCEx_PeriphCLKConfig+0xc04>

      case RCC_SPI6CLKSOURCE_PLL3Q:  /* PLL3_Q is used as clock source for SPI6 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
 8005696:	4b0f      	ldr	r3, [pc, #60]	@ (80056d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 8005698:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800569a:	4a0e      	ldr	r2, [pc, #56]	@ (80056d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 800569c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80056a0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80056a2:	e009      	b.n	80056b8 <HAL_RCCEx_PeriphCLKConfig+0xc04>
      case RCC_SPI6CLKSOURCE_HSE: /* HSE oscillator is used as source for SPI6 */
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80056a4:	2301      	movs	r3, #1
 80056a6:	75fb      	strb	r3, [r7, #23]
        break;
 80056a8:	e006      	b.n	80056b8 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
 80056aa:	bf00      	nop
 80056ac:	e004      	b.n	80056b8 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
 80056ae:	bf00      	nop
 80056b0:	e002      	b.n	80056b8 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
 80056b2:	bf00      	nop
 80056b4:	e000      	b.n	80056b8 <HAL_RCCEx_PeriphCLKConfig+0xc04>
        break;
 80056b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80056b8:	7dfb      	ldrb	r3, [r7, #23]
 80056ba:	2b00      	cmp	r3, #0
 80056bc:	d10c      	bne.n	80056d8 <HAL_RCCEx_PeriphCLKConfig+0xc24>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80056be:	4b05      	ldr	r3, [pc, #20]	@ (80056d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80056c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80056c2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80056ca:	4902      	ldr	r1, [pc, #8]	@ (80056d4 <HAL_RCCEx_PeriphCLKConfig+0xc20>)
 80056cc:	4313      	orrs	r3, r2
 80056ce:	658b      	str	r3, [r1, #88]	@ 0x58
 80056d0:	e004      	b.n	80056dc <HAL_RCCEx_PeriphCLKConfig+0xc28>
 80056d2:	bf00      	nop
 80056d4:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80056d8:	7dfb      	ldrb	r3, [r7, #23]
 80056da:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*-------------------------- USART1 configuration --------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d034      	beq.n	8005752 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    switch (PeriphClkInit->Usart1ClockSelection)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80056ec:	2b05      	cmp	r3, #5
 80056ee:	d81d      	bhi.n	800572c <HAL_RCCEx_PeriphCLKConfig+0xc78>
 80056f0:	a201      	add	r2, pc, #4	@ (adr r2, 80056f8 <HAL_RCCEx_PeriphCLKConfig+0xc44>)
 80056f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056f6:	bf00      	nop
 80056f8:	08005733 	.word	0x08005733
 80056fc:	08005711 	.word	0x08005711
 8005700:	0800571f 	.word	0x0800571f
 8005704:	08005733 	.word	0x08005733
 8005708:	08005733 	.word	0x08005733
 800570c:	08005733 	.word	0x08005733
      case RCC_USART1CLKSOURCE_PCLK2: /* PCLK2 as clock source for USART1 */
        /* USART1 clock source configuration done later after clock selection check */
        break;

      case RCC_USART1CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for USART1 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
 8005710:	4b69      	ldr	r3, [pc, #420]	@ (80058b8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8005712:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005714:	4a68      	ldr	r2, [pc, #416]	@ (80058b8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8005716:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800571a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART1 clock source configuration done later after clock selection check */
        break;
 800571c:	e00a      	b.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0xc80>

      case RCC_USART1CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USART1 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
 800571e:	4b66      	ldr	r3, [pc, #408]	@ (80058b8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8005720:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005722:	4a65      	ldr	r2, [pc, #404]	@ (80058b8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8005724:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005728:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART1 clock source configuration done later after clock selection check */
        break;
 800572a:	e003      	b.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0xc80>
      case RCC_USART1CLKSOURCE_LSE: /* LSE oscillator is used as source for USART1 */
        /* USART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800572c:	2301      	movs	r3, #1
 800572e:	75fb      	strb	r3, [r7, #23]
        break;
 8005730:	e000      	b.n	8005734 <HAL_RCCEx_PeriphCLKConfig+0xc80>
        break;
 8005732:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005734:	7dfb      	ldrb	r3, [r7, #23]
 8005736:	2b00      	cmp	r3, #0
 8005738:	d109      	bne.n	800574e <HAL_RCCEx_PeriphCLKConfig+0xc9a>
    {
      /* Set the source of USART1 clock */
      __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800573a:	4b5f      	ldr	r3, [pc, #380]	@ (80058b8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 800573c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800573e:	f023 0207 	bic.w	r2, r3, #7
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005746:	495c      	ldr	r1, [pc, #368]	@ (80058b8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8005748:	4313      	orrs	r3, r2
 800574a:	654b      	str	r3, [r1, #84]	@ 0x54
 800574c:	e001      	b.n	8005752 <HAL_RCCEx_PeriphCLKConfig+0xc9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800574e:	7dfb      	ldrb	r3, [r7, #23]
 8005750:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------- USART2/USART3/UART4/UART5/UART7/UART8 Configuration --------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800575a:	2b00      	cmp	r3, #0
 800575c:	d033      	beq.n	80057c6 <HAL_RCCEx_PeriphCLKConfig+0xd12>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART234578CLKSOURCE(PeriphClkInit->Usart234578ClockSelection));

    switch (PeriphClkInit->Usart234578ClockSelection)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005762:	2b05      	cmp	r3, #5
 8005764:	d81c      	bhi.n	80057a0 <HAL_RCCEx_PeriphCLKConfig+0xcec>
 8005766:	a201      	add	r2, pc, #4	@ (adr r2, 800576c <HAL_RCCEx_PeriphCLKConfig+0xcb8>)
 8005768:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800576c:	080057a7 	.word	0x080057a7
 8005770:	08005785 	.word	0x08005785
 8005774:	08005793 	.word	0x08005793
 8005778:	080057a7 	.word	0x080057a7
 800577c:	080057a7 	.word	0x080057a7
 8005780:	080057a7 	.word	0x080057a7
      case RCC_USART234578CLKSOURCE_PCLK1: /* PCLK1 as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2Q: /* PLL2_Q is used as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL_QCLK);
 8005784:	4b4c      	ldr	r3, [pc, #304]	@ (80058b8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8005786:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005788:	4a4b      	ldr	r2, [pc, #300]	@ (80058b8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 800578a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800578e:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;
 8005790:	e00a      	b.n	80057a8 <HAL_RCCEx_PeriphCLKConfig+0xcf4>

      case RCC_USART234578CLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USART2/USART3/UART4/UART5/UART7/UART8 */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
 8005792:	4b49      	ldr	r3, [pc, #292]	@ (80058b8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8005794:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005796:	4a48      	ldr	r2, [pc, #288]	@ (80058b8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8005798:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800579c:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;
 800579e:	e003      	b.n	80057a8 <HAL_RCCEx_PeriphCLKConfig+0xcf4>
        /* LSE,  oscillator is used as source of USART2/USART3/UART4/UART5/UART7/UART8 clock */
        /* USART2/USART3/UART4/UART5/UART7/UART8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80057a0:	2301      	movs	r3, #1
 80057a2:	75fb      	strb	r3, [r7, #23]
        break;
 80057a4:	e000      	b.n	80057a8 <HAL_RCCEx_PeriphCLKConfig+0xcf4>
        break;
 80057a6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80057a8:	7dfb      	ldrb	r3, [r7, #23]
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d109      	bne.n	80057c2 <HAL_RCCEx_PeriphCLKConfig+0xd0e>
    {
      /* Set the source of USART2/USART3/UART4/UART5/UART7/UART8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80057ae:	4b42      	ldr	r3, [pc, #264]	@ (80058b8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 80057b0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80057b2:	f023 0207 	bic.w	r2, r3, #7
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80057ba:	493f      	ldr	r1, [pc, #252]	@ (80058b8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 80057bc:	4313      	orrs	r3, r2
 80057be:	650b      	str	r3, [r1, #80]	@ 0x50
 80057c0:	e001      	b.n	80057c6 <HAL_RCCEx_PeriphCLKConfig+0xd12>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057c2:	7dfb      	ldrb	r3, [r7, #23]
 80057c4:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USBPHYC Configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBPHYC) == RCC_PERIPHCLK_USBPHYC)
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d027      	beq.n	8005822 <HAL_RCCEx_PeriphCLKConfig+0xd6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPHYCCLKSOURCE(PeriphClkInit->UsbPhycClockSelection));

    switch (PeriphClkInit->UsbPhycClockSelection)
 80057d2:	687b      	ldr	r3, [r7, #4]
 80057d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80057da:	d008      	beq.n	80057ee <HAL_RCCEx_PeriphCLKConfig+0xd3a>
 80057dc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80057e0:	d80c      	bhi.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0xd48>
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	d00d      	beq.n	8005802 <HAL_RCCEx_PeriphCLKConfig+0xd4e>
 80057e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80057ea:	d00a      	beq.n	8005802 <HAL_RCCEx_PeriphCLKConfig+0xd4e>
 80057ec:	e006      	b.n	80057fc <HAL_RCCEx_PeriphCLKConfig+0xd48>
    {
      case RCC_USBPHYCCLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USBPHYC */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
 80057ee:	4b32      	ldr	r3, [pc, #200]	@ (80058b8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 80057f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057f2:	4a31      	ldr	r2, [pc, #196]	@ (80058b8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 80057f4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80057f8:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USBPHYC clock source configuration done later after clock selection check */
        break;
 80057fa:	e003      	b.n	8005804 <HAL_RCCEx_PeriphCLKConfig+0xd50>
      case RCC_USBPHYCCLKSOURCE_HSE_DIV2: /* HSE divided by 2 is used as clock source for USBPHYC */
        /* USBPHYC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80057fc:	2301      	movs	r3, #1
 80057fe:	75fb      	strb	r3, [r7, #23]
        break;
 8005800:	e000      	b.n	8005804 <HAL_RCCEx_PeriphCLKConfig+0xd50>
        break;
 8005802:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005804:	7dfb      	ldrb	r3, [r7, #23]
 8005806:	2b00      	cmp	r3, #0
 8005808:	d109      	bne.n	800581e <HAL_RCCEx_PeriphCLKConfig+0xd6a>
    {
      /* Set the source of USBPHYC clock*/
      __HAL_RCC_USBPHYC_CONFIG(PeriphClkInit->UsbPhycClockSelection);
 800580a:	4b2b      	ldr	r3, [pc, #172]	@ (80058b8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 800580c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800580e:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8005812:	687b      	ldr	r3, [r7, #4]
 8005814:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005816:	4928      	ldr	r1, [pc, #160]	@ (80058b8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8005818:	4313      	orrs	r3, r2
 800581a:	64cb      	str	r3, [r1, #76]	@ 0x4c
 800581c:	e001      	b.n	8005822 <HAL_RCCEx_PeriphCLKConfig+0xd6e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800581e:	7dfb      	ldrb	r3, [r7, #23]
 8005820:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------ USBOTGFS Configuration ---------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_USBOTGFS) == RCC_PERIPHCLK_USBOTGFS)
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	2b00      	cmp	r3, #0
 8005828:	da2c      	bge.n	8005884 <HAL_RCCEx_PeriphCLKConfig+0xdd0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBOTGFSCLKSOURCE(PeriphClkInit->UsbOtgFsClockSelection));

    switch (PeriphClkInit->UsbOtgFsClockSelection)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800582e:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8005832:	d017      	beq.n	8005864 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
 8005834:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8005838:	d811      	bhi.n	800585e <HAL_RCCEx_PeriphCLKConfig+0xdaa>
 800583a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800583e:	d011      	beq.n	8005864 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
 8005840:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005844:	d80b      	bhi.n	800585e <HAL_RCCEx_PeriphCLKConfig+0xdaa>
 8005846:	2b00      	cmp	r3, #0
 8005848:	d00c      	beq.n	8005864 <HAL_RCCEx_PeriphCLKConfig+0xdb0>
 800584a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800584e:	d106      	bne.n	800585e <HAL_RCCEx_PeriphCLKConfig+0xdaa>
    {
      case RCC_USBOTGFSCLKSOURCE_PLL3Q: /* PLL3_Q is used as clock source for USB OTG FS */
        __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL_QCLK);
 8005850:	4b19      	ldr	r3, [pc, #100]	@ (80058b8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8005852:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005854:	4a18      	ldr	r2, [pc, #96]	@ (80058b8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8005856:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800585a:	62d3      	str	r3, [r2, #44]	@ 0x2c
        /* USB OTG FS clock source configuration done later after clock selection check */
        break;
 800585c:	e003      	b.n	8005866 <HAL_RCCEx_PeriphCLKConfig+0xdb2>
      case RCC_USBOTGFSCLKSOURCE_CLK48: /* USBPHYC CLK48 is used as clock source for USB OTG FS */
        /* USB OTG FS clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800585e:	2301      	movs	r3, #1
 8005860:	75fb      	strb	r3, [r7, #23]
        break;
 8005862:	e000      	b.n	8005866 <HAL_RCCEx_PeriphCLKConfig+0xdb2>
        break;
 8005864:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005866:	7dfb      	ldrb	r3, [r7, #23]
 8005868:	2b00      	cmp	r3, #0
 800586a:	d109      	bne.n	8005880 <HAL_RCCEx_PeriphCLKConfig+0xdcc>
    {
      /* Set the source of USBPHYC clock*/
      __HAL_RCC_USBOTGFS_CONFIG(PeriphClkInit->UsbOtgFsClockSelection);
 800586c:	4b12      	ldr	r3, [pc, #72]	@ (80058b8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 800586e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005870:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8005878:	490f      	ldr	r1, [pc, #60]	@ (80058b8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 800587a:	4313      	orrs	r3, r2
 800587c:	64cb      	str	r3, [r1, #76]	@ 0x4c
 800587e:	e001      	b.n	8005884 <HAL_RCCEx_PeriphCLKConfig+0xdd0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005880:	7dfb      	ldrb	r3, [r7, #23]
 8005882:	75bb      	strb	r3, [r7, #22]
    }
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800588c:	2b00      	cmp	r3, #0
 800588e:	d009      	beq.n	80058a4 <HAL_RCCEx_PeriphCLKConfig+0xdf0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER_CONFIG(PeriphClkInit->TIMPresSelection);
 8005890:	4b09      	ldr	r3, [pc, #36]	@ (80058b8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 8005892:	691b      	ldr	r3, [r3, #16]
 8005894:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800589e:	4906      	ldr	r1, [pc, #24]	@ (80058b8 <HAL_RCCEx_PeriphCLKConfig+0xe04>)
 80058a0:	4313      	orrs	r3, r2
 80058a2:	610b      	str	r3, [r1, #16]
  }

  if (status == HAL_OK)
 80058a4:	7dbb      	ldrb	r3, [r7, #22]
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d101      	bne.n	80058ae <HAL_RCCEx_PeriphCLKConfig+0xdfa>
  {
    return HAL_OK;
 80058aa:	2300      	movs	r3, #0
 80058ac:	e000      	b.n	80058b0 <HAL_RCCEx_PeriphCLKConfig+0xdfc>
  }
  return HAL_ERROR;
 80058ae:	2301      	movs	r3, #1
}
 80058b0:	4618      	mov	r0, r3
 80058b2:	3718      	adds	r7, #24
 80058b4:	46bd      	mov	sp, r7
 80058b6:	bd80      	pop	{r7, pc}
 80058b8:	58024400 	.word	0x58024400

080058bc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_USART234578 : USART2/3/5/7/8 peripheral clock
  *            @arg RCC_PERIPHCLK_USBOTGFS    : USBOTGFS peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80058bc:	b580      	push	{r7, lr}
 80058be:	b086      	sub	sp, #24
 80058c0:	af00      	add	r7, sp, #0
 80058c2:	6078      	str	r0, [r7, #4]
  uint32_t frequency = 0; /* Set to 0 for returned value if no source clock */
 80058c4:	2300      	movs	r3, #0
 80058c6:	617b      	str	r3, [r7, #20]
  uint32_t clocksource;
  uint32_t ethclocksource;
  uint32_t prescaler;

  switch (PeriphClk)
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80058ce:	f001 82db 	beq.w	8006e88 <HAL_RCCEx_GetPeriphCLKFreq+0x15cc>
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80058d8:	f201 8326 	bhi.w	8006f28 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058e2:	f001 8298 	beq.w	8006e16 <HAL_RCCEx_GetPeriphCLKFreq+0x155a>
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058ec:	f201 831c 	bhi.w	8006f28 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80058f6:	f001 822a 	beq.w	8006d4e <HAL_RCCEx_GetPeriphCLKFreq+0x1492>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005900:	f201 8312 	bhi.w	8006f28 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800590a:	f001 81bb 	beq.w	8006c84 <HAL_RCCEx_GetPeriphCLKFreq+0x13c8>
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005914:	f201 8308 	bhi.w	8006f28 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800591e:	f001 8139 	beq.w	8006b94 <HAL_RCCEx_GetPeriphCLKFreq+0x12d8>
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005928:	f201 82fe 	bhi.w	8006f28 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005932:	f001 80bf 	beq.w	8006ab4 <HAL_RCCEx_GetPeriphCLKFreq+0x11f8>
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800593c:	f201 82f4 	bhi.w	8006f28 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005946:	f001 8069 	beq.w	8006a1c <HAL_RCCEx_GetPeriphCLKFreq+0x1160>
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005950:	f201 82ea 	bhi.w	8006f28 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800595a:	f001 8007 	beq.w	800696c <HAL_RCCEx_GetPeriphCLKFreq+0x10b0>
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005964:	f201 82e0 	bhi.w	8006f28 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800596e:	f000 87a2 	beq.w	80068b6 <HAL_RCCEx_GetPeriphCLKFreq+0xffa>
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005978:	f201 82d6 	bhi.w	8006f28 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005982:	f000 877a 	beq.w	800687a <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800598c:	f201 82cc 	bhi.w	8006f28 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005996:	f000 8713 	beq.w	80067c0 <HAL_RCCEx_GetPeriphCLKFreq+0xf04>
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80059a0:	f201 82c2 	bhi.w	8006f28 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80059aa:	f000 86ad 	beq.w	8006708 <HAL_RCCEx_GetPeriphCLKFreq+0xe4c>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80059b4:	f201 82b8 	bhi.w	8006f28 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80059be:	f000 8644 	beq.w	800664a <HAL_RCCEx_GetPeriphCLKFreq+0xd8e>
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80059c8:	f201 82ae 	bhi.w	8006f28 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80059d2:	f000 861c 	beq.w	800660e <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80059dc:	f201 82a4 	bhi.w	8006f28 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80059e6:	f000 8606 	beq.w	80065f6 <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80059f0:	f201 829a 	bhi.w	8006f28 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80059fa:	f000 8592 	beq.w	8006522 <HAL_RCCEx_GetPeriphCLKFreq+0xc66>
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005a04:	f201 8290 	bhi.w	8006f28 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005a0e:	f000 8519 	beq.w	8006444 <HAL_RCCEx_GetPeriphCLKFreq+0xb88>
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005a18:	f201 8286 	bhi.w	8006f28 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a22:	f000 84a3 	beq.w	800636c <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005a2c:	f201 827c 	bhi.w	8006f28 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a36:	f000 842d 	beq.w	8006294 <HAL_RCCEx_GetPeriphCLKFreq+0x9d8>
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005a40:	f201 8272 	bhi.w	8006f28 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a4a:	f000 83c5 	beq.w	80061d8 <HAL_RCCEx_GetPeriphCLKFreq+0x91c>
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005a54:	f201 8268 	bhi.w	8006f28 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a5e:	f000 8365 	beq.w	800612c <HAL_RCCEx_GetPeriphCLKFreq+0x870>
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005a68:	f201 825e 	bhi.w	8006f28 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a72:	f000 831d 	beq.w	80060b0 <HAL_RCCEx_GetPeriphCLKFreq+0x7f4>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005a7c:	f201 8254 	bhi.w	8006f28 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a86:	f000 82ed 	beq.w	8006064 <HAL_RCCEx_GetPeriphCLKFreq+0x7a8>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005a90:	f201 824a 	bhi.w	8006f28 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8005a94:	687b      	ldr	r3, [r7, #4]
 8005a96:	2b80      	cmp	r3, #128	@ 0x80
 8005a98:	f000 8291 	beq.w	8005fbe <HAL_RCCEx_GetPeriphCLKFreq+0x702>
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	2b80      	cmp	r3, #128	@ 0x80
 8005aa0:	f201 8242 	bhi.w	8006f28 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	2b20      	cmp	r3, #32
 8005aa8:	d84c      	bhi.n	8005b44 <HAL_RCCEx_GetPeriphCLKFreq+0x288>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	f001 823b 	beq.w	8006f28 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	3b01      	subs	r3, #1
 8005ab6:	2b1f      	cmp	r3, #31
 8005ab8:	f201 8236 	bhi.w	8006f28 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
 8005abc:	a201      	add	r2, pc, #4	@ (adr r2, 8005ac4 <HAL_RCCEx_GetPeriphCLKFreq+0x208>)
 8005abe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ac2:	bf00      	nop
 8005ac4:	08005b51 	.word	0x08005b51
 8005ac8:	08005c1f 	.word	0x08005c1f
 8005acc:	08006f29 	.word	0x08006f29
 8005ad0:	08005caf 	.word	0x08005caf
 8005ad4:	08006f29 	.word	0x08006f29
 8005ad8:	08006f29 	.word	0x08006f29
 8005adc:	08006f29 	.word	0x08006f29
 8005ae0:	08005d47 	.word	0x08005d47
 8005ae4:	08006f29 	.word	0x08006f29
 8005ae8:	08006f29 	.word	0x08006f29
 8005aec:	08006f29 	.word	0x08006f29
 8005af0:	08006f29 	.word	0x08006f29
 8005af4:	08006f29 	.word	0x08006f29
 8005af8:	08006f29 	.word	0x08006f29
 8005afc:	08006f29 	.word	0x08006f29
 8005b00:	08005de9 	.word	0x08005de9
 8005b04:	08006f29 	.word	0x08006f29
 8005b08:	08006f29 	.word	0x08006f29
 8005b0c:	08006f29 	.word	0x08006f29
 8005b10:	08006f29 	.word	0x08006f29
 8005b14:	08006f29 	.word	0x08006f29
 8005b18:	08006f29 	.word	0x08006f29
 8005b1c:	08006f29 	.word	0x08006f29
 8005b20:	08006f29 	.word	0x08006f29
 8005b24:	08006f29 	.word	0x08006f29
 8005b28:	08006f29 	.word	0x08006f29
 8005b2c:	08006f29 	.word	0x08006f29
 8005b30:	08006f29 	.word	0x08006f29
 8005b34:	08006f29 	.word	0x08006f29
 8005b38:	08006f29 	.word	0x08006f29
 8005b3c:	08006f29 	.word	0x08006f29
 8005b40:	08005e55 	.word	0x08005e55
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2b40      	cmp	r3, #64	@ 0x40
 8005b48:	f000 81fb 	beq.w	8005f42 <HAL_RCCEx_GetPeriphCLKFreq+0x686>
      }
      break;

    default:
      /* Nothing to do, frequency is by default set to 0 */
      break;
 8005b4c:	f001 b9ec 	b.w	8006f28 <HAL_RCCEx_GetPeriphCLKFreq+0x166c>
      clocksource = __HAL_RCC_GET_FMC_SOURCE();
 8005b50:	4ba1      	ldr	r3, [pc, #644]	@ (8005dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8005b52:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8005b56:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 8005b5a:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005b5e:	d004      	beq.n	8005b6a <HAL_RCCEx_GetPeriphCLKFreq+0x2ae>
 8005b60:	4b9d      	ldr	r3, [pc, #628]	@ (8005dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8005b62:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005b64:	f003 0303 	and.w	r3, r3, #3
 8005b68:	e001      	b.n	8005b6e <HAL_RCCEx_GetPeriphCLKFreq+0x2b2>
 8005b6a:	f44f 43a0 	mov.w	r3, #20480	@ 0x5000
 8005b6e:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8005b70:	693b      	ldr	r3, [r7, #16]
 8005b72:	2b03      	cmp	r3, #3
 8005b74:	d80e      	bhi.n	8005b94 <HAL_RCCEx_GetPeriphCLKFreq+0x2d8>
 8005b76:	693b      	ldr	r3, [r7, #16]
 8005b78:	2b03      	cmp	r3, #3
 8005b7a:	d844      	bhi.n	8005c06 <HAL_RCCEx_GetPeriphCLKFreq+0x34a>
 8005b7c:	a201      	add	r2, pc, #4	@ (adr r2, 8005b84 <HAL_RCCEx_GetPeriphCLKFreq+0x2c8>)
 8005b7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b82:	bf00      	nop
 8005b84:	08005b9f 	.word	0x08005b9f
 8005b88:	08005ba7 	.word	0x08005ba7
 8005b8c:	08005bbb 	.word	0x08005bbb
 8005b90:	08005bcf 	.word	0x08005bcf
 8005b94:	693b      	ldr	r3, [r7, #16]
 8005b96:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005b9a:	d02e      	beq.n	8005bfa <HAL_RCCEx_GetPeriphCLKFreq+0x33e>
          break;
 8005b9c:	e033      	b.n	8005c06 <HAL_RCCEx_GetPeriphCLKFreq+0x34a>
          frequency = HAL_RCC_GetHCLKFreq();
 8005b9e:	f7fe fb47 	bl	8004230 <HAL_RCC_GetHCLKFreq>
 8005ba2:	6178      	str	r0, [r7, #20]
          break;
 8005ba4:	e039      	b.n	8005c1a <HAL_RCCEx_GetPeriphCLKFreq+0x35e>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8005ba6:	4b8c      	ldr	r3, [pc, #560]	@ (8005dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8005ba8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005baa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d02c      	beq.n	8005c0c <HAL_RCCEx_GetPeriphCLKFreq+0x350>
            frequency = HAL_RCC_GetPLL1QFreq();
 8005bb2:	f7fe fbb9 	bl	8004328 <HAL_RCC_GetPLL1QFreq>
 8005bb6:	6178      	str	r0, [r7, #20]
          break;
 8005bb8:	e028      	b.n	8005c0c <HAL_RCCEx_GetPeriphCLKFreq+0x350>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
 8005bba:	4b87      	ldr	r3, [pc, #540]	@ (8005dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8005bbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bbe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d025      	beq.n	8005c12 <HAL_RCCEx_GetPeriphCLKFreq+0x356>
            frequency = HAL_RCC_GetPLL2RFreq();
 8005bc6:	f7fe fbf1 	bl	80043ac <HAL_RCC_GetPLL2RFreq>
 8005bca:	6178      	str	r0, [r7, #20]
          break;
 8005bcc:	e021      	b.n	8005c12 <HAL_RCCEx_GetPeriphCLKFreq+0x356>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005bce:	4b82      	ldr	r3, [pc, #520]	@ (8005dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f003 0304 	and.w	r3, r3, #4
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	d01e      	beq.n	8005c18 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8005bda:	4b7f      	ldr	r3, [pc, #508]	@ (8005dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	f003 0320 	and.w	r3, r3, #32
 8005be2:	2b00      	cmp	r3, #0
 8005be4:	d018      	beq.n	8005c18 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005be6:	4b7c      	ldr	r3, [pc, #496]	@ (8005dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	08db      	lsrs	r3, r3, #3
 8005bec:	f003 0303 	and.w	r3, r3, #3
 8005bf0:	4a7a      	ldr	r2, [pc, #488]	@ (8005ddc <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 8005bf2:	fa22 f303 	lsr.w	r3, r2, r3
 8005bf6:	617b      	str	r3, [r7, #20]
          break;
 8005bf8:	e00e      	b.n	8005c18 <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
          frequency = (HAL_RCC_GetHCLKFreq() / 4U);
 8005bfa:	f7fe fb19 	bl	8004230 <HAL_RCC_GetHCLKFreq>
 8005bfe:	4603      	mov	r3, r0
 8005c00:	089b      	lsrs	r3, r3, #2
 8005c02:	617b      	str	r3, [r7, #20]
          break;
 8005c04:	e009      	b.n	8005c1a <HAL_RCCEx_GetPeriphCLKFreq+0x35e>
          break;
 8005c06:	bf00      	nop
 8005c08:	f001 b993 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005c0c:	bf00      	nop
 8005c0e:	f001 b990 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005c12:	bf00      	nop
 8005c14:	f001 b98d 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005c18:	bf00      	nop
      break;
 8005c1a:	f001 b98a 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_XSPI1_SOURCE();
 8005c1e:	4b6e      	ldr	r3, [pc, #440]	@ (8005dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8005c20:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8005c24:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005c28:	2b40      	cmp	r3, #64	@ 0x40
 8005c2a:	d004      	beq.n	8005c36 <HAL_RCCEx_GetPeriphCLKFreq+0x37a>
 8005c2c:	4b6a      	ldr	r3, [pc, #424]	@ (8005dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8005c2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005c30:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8005c34:	e000      	b.n	8005c38 <HAL_RCCEx_GetPeriphCLKFreq+0x37c>
 8005c36:	2340      	movs	r3, #64	@ 0x40
 8005c38:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8005c3a:	693b      	ldr	r3, [r7, #16]
 8005c3c:	2b40      	cmp	r3, #64	@ 0x40
 8005c3e:	d027      	beq.n	8005c90 <HAL_RCCEx_GetPeriphCLKFreq+0x3d4>
 8005c40:	693b      	ldr	r3, [r7, #16]
 8005c42:	2b40      	cmp	r3, #64	@ 0x40
 8005c44:	d82a      	bhi.n	8005c9c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
 8005c46:	693b      	ldr	r3, [r7, #16]
 8005c48:	2b20      	cmp	r3, #32
 8005c4a:	d017      	beq.n	8005c7c <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 8005c4c:	693b      	ldr	r3, [r7, #16]
 8005c4e:	2b20      	cmp	r3, #32
 8005c50:	d824      	bhi.n	8005c9c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
 8005c52:	693b      	ldr	r3, [r7, #16]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d003      	beq.n	8005c60 <HAL_RCCEx_GetPeriphCLKFreq+0x3a4>
 8005c58:	693b      	ldr	r3, [r7, #16]
 8005c5a:	2b10      	cmp	r3, #16
 8005c5c:	d004      	beq.n	8005c68 <HAL_RCCEx_GetPeriphCLKFreq+0x3ac>
          break;
 8005c5e:	e01d      	b.n	8005c9c <HAL_RCCEx_GetPeriphCLKFreq+0x3e0>
          frequency = HAL_RCC_GetHCLKFreq();
 8005c60:	f7fe fae6 	bl	8004230 <HAL_RCC_GetHCLKFreq>
 8005c64:	6178      	str	r0, [r7, #20]
          break;
 8005c66:	e020      	b.n	8005caa <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_SCLK) != 0U)
 8005c68:	4b5b      	ldr	r3, [pc, #364]	@ (8005dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8005c6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c6c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d016      	beq.n	8005ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x3e6>
            frequency = HAL_RCC_GetPLL2SFreq();
 8005c74:	f7fe fbb0 	bl	80043d8 <HAL_RCC_GetPLL2SFreq>
 8005c78:	6178      	str	r0, [r7, #20]
          break;
 8005c7a:	e012      	b.n	8005ca2 <HAL_RCCEx_GetPeriphCLKFreq+0x3e6>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_TCLK) != 0U)
 8005c7c:	4b56      	ldr	r3, [pc, #344]	@ (8005dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8005c7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c80:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d00f      	beq.n	8005ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x3ec>
            frequency = HAL_RCC_GetPLL2TFreq();
 8005c88:	f7fe fbbc 	bl	8004404 <HAL_RCC_GetPLL2TFreq>
 8005c8c:	6178      	str	r0, [r7, #20]
          break;
 8005c8e:	e00b      	b.n	8005ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x3ec>
          frequency = (HAL_RCC_GetHCLKFreq() / 4U);
 8005c90:	f7fe face 	bl	8004230 <HAL_RCC_GetHCLKFreq>
 8005c94:	4603      	mov	r3, r0
 8005c96:	089b      	lsrs	r3, r3, #2
 8005c98:	617b      	str	r3, [r7, #20]
          break;
 8005c9a:	e006      	b.n	8005caa <HAL_RCCEx_GetPeriphCLKFreq+0x3ee>
          break;
 8005c9c:	bf00      	nop
 8005c9e:	f001 b948 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005ca2:	bf00      	nop
 8005ca4:	f001 b945 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005ca8:	bf00      	nop
      break;
 8005caa:	f001 b942 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_XSPI2_SOURCE();
 8005cae:	4b4a      	ldr	r3, [pc, #296]	@ (8005dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8005cb0:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 8005cb4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005cb8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005cbc:	d004      	beq.n	8005cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x40c>
 8005cbe:	4b46      	ldr	r3, [pc, #280]	@ (8005dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8005cc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005cc2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005cc6:	e001      	b.n	8005ccc <HAL_RCCEx_GetPeriphCLKFreq+0x410>
 8005cc8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005ccc:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8005cce:	693b      	ldr	r3, [r7, #16]
 8005cd0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005cd4:	d028      	beq.n	8005d28 <HAL_RCCEx_GetPeriphCLKFreq+0x46c>
 8005cd6:	693b      	ldr	r3, [r7, #16]
 8005cd8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005cdc:	d82a      	bhi.n	8005d34 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
 8005cde:	693b      	ldr	r3, [r7, #16]
 8005ce0:	2b80      	cmp	r3, #128	@ 0x80
 8005ce2:	d017      	beq.n	8005d14 <HAL_RCCEx_GetPeriphCLKFreq+0x458>
 8005ce4:	693b      	ldr	r3, [r7, #16]
 8005ce6:	2b80      	cmp	r3, #128	@ 0x80
 8005ce8:	d824      	bhi.n	8005d34 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
 8005cea:	693b      	ldr	r3, [r7, #16]
 8005cec:	2b00      	cmp	r3, #0
 8005cee:	d003      	beq.n	8005cf8 <HAL_RCCEx_GetPeriphCLKFreq+0x43c>
 8005cf0:	693b      	ldr	r3, [r7, #16]
 8005cf2:	2b40      	cmp	r3, #64	@ 0x40
 8005cf4:	d004      	beq.n	8005d00 <HAL_RCCEx_GetPeriphCLKFreq+0x444>
          break;
 8005cf6:	e01d      	b.n	8005d34 <HAL_RCCEx_GetPeriphCLKFreq+0x478>
          frequency = HAL_RCC_GetHCLKFreq();
 8005cf8:	f7fe fa9a 	bl	8004230 <HAL_RCC_GetHCLKFreq>
 8005cfc:	6178      	str	r0, [r7, #20]
          break;
 8005cfe:	e020      	b.n	8005d42 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_SCLK) != 0U)
 8005d00:	4b35      	ldr	r3, [pc, #212]	@ (8005dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8005d02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d04:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d016      	beq.n	8005d3a <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
            frequency = HAL_RCC_GetPLL2SFreq();
 8005d0c:	f7fe fb64 	bl	80043d8 <HAL_RCC_GetPLL2SFreq>
 8005d10:	6178      	str	r0, [r7, #20]
          break;
 8005d12:	e012      	b.n	8005d3a <HAL_RCCEx_GetPeriphCLKFreq+0x47e>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_TCLK) != 0U)
 8005d14:	4b30      	ldr	r3, [pc, #192]	@ (8005dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8005d16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d18:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d00f      	beq.n	8005d40 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
            frequency = HAL_RCC_GetPLL2TFreq();
 8005d20:	f7fe fb70 	bl	8004404 <HAL_RCC_GetPLL2TFreq>
 8005d24:	6178      	str	r0, [r7, #20]
          break;
 8005d26:	e00b      	b.n	8005d40 <HAL_RCCEx_GetPeriphCLKFreq+0x484>
          frequency = (HAL_RCC_GetHCLKFreq() / 4U);
 8005d28:	f7fe fa82 	bl	8004230 <HAL_RCC_GetHCLKFreq>
 8005d2c:	4603      	mov	r3, r0
 8005d2e:	089b      	lsrs	r3, r3, #2
 8005d30:	617b      	str	r3, [r7, #20]
          break;
 8005d32:	e006      	b.n	8005d42 <HAL_RCCEx_GetPeriphCLKFreq+0x486>
          break;
 8005d34:	bf00      	nop
 8005d36:	f001 b8fc 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005d3a:	bf00      	nop
 8005d3c:	f001 b8f9 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005d40:	bf00      	nop
      break;
 8005d42:	f001 b8f6 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8005d46:	4b24      	ldr	r3, [pc, #144]	@ (8005dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8005d48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005d4a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005d4e:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8005d50:	693b      	ldr	r3, [r7, #16]
 8005d52:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d56:	d02a      	beq.n	8005dae <HAL_RCCEx_GetPeriphCLKFreq+0x4f2>
 8005d58:	693b      	ldr	r3, [r7, #16]
 8005d5a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005d5e:	d82f      	bhi.n	8005dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
 8005d60:	693b      	ldr	r3, [r7, #16]
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d004      	beq.n	8005d70 <HAL_RCCEx_GetPeriphCLKFreq+0x4b4>
 8005d66:	693b      	ldr	r3, [r7, #16]
 8005d68:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005d6c:	d016      	beq.n	8005d9c <HAL_RCCEx_GetPeriphCLKFreq+0x4e0>
          break;
 8005d6e:	e027      	b.n	8005dc0 <HAL_RCCEx_GetPeriphCLKFreq+0x504>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005d70:	4b19      	ldr	r3, [pc, #100]	@ (8005dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f003 0304 	and.w	r3, r3, #4
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d024      	beq.n	8005dc6 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8005d7c:	4b16      	ldr	r3, [pc, #88]	@ (8005dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	f003 0320 	and.w	r3, r3, #32
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d01e      	beq.n	8005dc6 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005d88:	4b13      	ldr	r3, [pc, #76]	@ (8005dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	08db      	lsrs	r3, r3, #3
 8005d8e:	f003 0303 	and.w	r3, r3, #3
 8005d92:	4a12      	ldr	r2, [pc, #72]	@ (8005ddc <HAL_RCCEx_GetPeriphCLKFreq+0x520>)
 8005d94:	fa22 f303 	lsr.w	r3, r2, r3
 8005d98:	617b      	str	r3, [r7, #20]
          break;
 8005d9a:	e014      	b.n	8005dc6 <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8005d9c:	4b0e      	ldr	r3, [pc, #56]	@ (8005dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d011      	beq.n	8005dcc <HAL_RCCEx_GetPeriphCLKFreq+0x510>
            frequency = CSI_VALUE;
 8005da8:	4b0d      	ldr	r3, [pc, #52]	@ (8005de0 <HAL_RCCEx_GetPeriphCLKFreq+0x524>)
 8005daa:	617b      	str	r3, [r7, #20]
          break;
 8005dac:	e00e      	b.n	8005dcc <HAL_RCCEx_GetPeriphCLKFreq+0x510>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005dae:	4b0a      	ldr	r3, [pc, #40]	@ (8005dd8 <HAL_RCCEx_GetPeriphCLKFreq+0x51c>)
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d00b      	beq.n	8005dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
            frequency = HSE_VALUE;
 8005dba:	4b0a      	ldr	r3, [pc, #40]	@ (8005de4 <HAL_RCCEx_GetPeriphCLKFreq+0x528>)
 8005dbc:	617b      	str	r3, [r7, #20]
          break;
 8005dbe:	e008      	b.n	8005dd2 <HAL_RCCEx_GetPeriphCLKFreq+0x516>
          break;
 8005dc0:	bf00      	nop
 8005dc2:	f001 b8b6 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005dc6:	bf00      	nop
 8005dc8:	f001 b8b3 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005dcc:	bf00      	nop
 8005dce:	f001 b8b0 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005dd2:	bf00      	nop
      break;
 8005dd4:	f001 b8ad 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
 8005dd8:	58024400 	.word	0x58024400
 8005ddc:	03d09000 	.word	0x03d09000
 8005de0:	003d0900 	.word	0x003d0900
 8005de4:	016e3600 	.word	0x016e3600
      clocksource = __HAL_RCC_GET_ADC_SOURCE();
 8005de8:	4b9a      	ldr	r3, [pc, #616]	@ (8006054 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005dea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005dec:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8005df0:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8005df2:	693b      	ldr	r3, [r7, #16]
 8005df4:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005df8:	d01f      	beq.n	8005e3a <HAL_RCCEx_GetPeriphCLKFreq+0x57e>
 8005dfa:	693b      	ldr	r3, [r7, #16]
 8005dfc:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005e00:	d81f      	bhi.n	8005e42 <HAL_RCCEx_GetPeriphCLKFreq+0x586>
 8005e02:	693b      	ldr	r3, [r7, #16]
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d004      	beq.n	8005e12 <HAL_RCCEx_GetPeriphCLKFreq+0x556>
 8005e08:	693b      	ldr	r3, [r7, #16]
 8005e0a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005e0e:	d00a      	beq.n	8005e26 <HAL_RCCEx_GetPeriphCLKFreq+0x56a>
          break;
 8005e10:	e017      	b.n	8005e42 <HAL_RCCEx_GetPeriphCLKFreq+0x586>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 8005e12:	4b90      	ldr	r3, [pc, #576]	@ (8006054 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005e14:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e16:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d014      	beq.n	8005e48 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>
            frequency = HAL_RCC_GetPLL2PFreq();
 8005e1e:	f7fe fa99 	bl	8004354 <HAL_RCC_GetPLL2PFreq>
 8005e22:	6178      	str	r0, [r7, #20]
          break;
 8005e24:	e010      	b.n	8005e48 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
 8005e26:	4b8b      	ldr	r3, [pc, #556]	@ (8006054 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005e28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e2a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005e2e:	2b00      	cmp	r3, #0
 8005e30:	d00d      	beq.n	8005e4e <HAL_RCCEx_GetPeriphCLKFreq+0x592>
            frequency = HAL_RCC_GetPLL3RFreq();
 8005e32:	f7fe fb2b 	bl	800448c <HAL_RCC_GetPLL3RFreq>
 8005e36:	6178      	str	r0, [r7, #20]
          break;
 8005e38:	e009      	b.n	8005e4e <HAL_RCCEx_GetPeriphCLKFreq+0x592>
          frequency = RCC_GetCLKPFreq();
 8005e3a:	f001 f87f 	bl	8006f3c <RCC_GetCLKPFreq>
 8005e3e:	6178      	str	r0, [r7, #20]
          break;
 8005e40:	e006      	b.n	8005e50 <HAL_RCCEx_GetPeriphCLKFreq+0x594>
          break;
 8005e42:	bf00      	nop
 8005e44:	f001 b875 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005e48:	bf00      	nop
 8005e4a:	f001 b872 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005e4e:	bf00      	nop
      break;
 8005e50:	f001 b86f 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_ADF1_SOURCE();
 8005e54:	4b7f      	ldr	r3, [pc, #508]	@ (8006054 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005e56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005e58:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
 8005e5c:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8005e5e:	693b      	ldr	r3, [r7, #16]
 8005e60:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8005e64:	d048      	beq.n	8005ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x63c>
 8005e66:	693b      	ldr	r3, [r7, #16]
 8005e68:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 8005e6c:	d85a      	bhi.n	8005f24 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
 8005e6e:	693b      	ldr	r3, [r7, #16]
 8005e70:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005e74:	d037      	beq.n	8005ee6 <HAL_RCCEx_GetPeriphCLKFreq+0x62a>
 8005e76:	693b      	ldr	r3, [r7, #16]
 8005e78:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005e7c:	d852      	bhi.n	8005f24 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
 8005e7e:	693b      	ldr	r3, [r7, #16]
 8005e80:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005e84:	d02b      	beq.n	8005ede <HAL_RCCEx_GetPeriphCLKFreq+0x622>
 8005e86:	693b      	ldr	r3, [r7, #16]
 8005e88:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005e8c:	d84a      	bhi.n	8005f24 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
 8005e8e:	693b      	ldr	r3, [r7, #16]
 8005e90:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005e94:	d019      	beq.n	8005eca <HAL_RCCEx_GetPeriphCLKFreq+0x60e>
 8005e96:	693b      	ldr	r3, [r7, #16]
 8005e98:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005e9c:	d842      	bhi.n	8005f24 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
 8005e9e:	693b      	ldr	r3, [r7, #16]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d004      	beq.n	8005eae <HAL_RCCEx_GetPeriphCLKFreq+0x5f2>
 8005ea4:	693b      	ldr	r3, [r7, #16]
 8005ea6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005eaa:	d004      	beq.n	8005eb6 <HAL_RCCEx_GetPeriphCLKFreq+0x5fa>
          break;
 8005eac:	e03a      	b.n	8005f24 <HAL_RCCEx_GetPeriphCLKFreq+0x668>
          frequency = HAL_RCC_GetHCLKFreq();
 8005eae:	f7fe f9bf 	bl	8004230 <HAL_RCC_GetHCLKFreq>
 8005eb2:	6178      	str	r0, [r7, #20]
          break;
 8005eb4:	e043      	b.n	8005f3e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 8005eb6:	4b67      	ldr	r3, [pc, #412]	@ (8006054 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005eb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eba:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d033      	beq.n	8005f2a <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
            frequency = HAL_RCC_GetPLL2PFreq();
 8005ec2:	f7fe fa47 	bl	8004354 <HAL_RCC_GetPLL2PFreq>
 8005ec6:	6178      	str	r0, [r7, #20]
          break;
 8005ec8:	e02f      	b.n	8005f2a <HAL_RCCEx_GetPeriphCLKFreq+0x66e>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 8005eca:	4b62      	ldr	r3, [pc, #392]	@ (8006054 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005ecc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ece:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005ed2:	2b00      	cmp	r3, #0
 8005ed4:	d02c      	beq.n	8005f30 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
            frequency = HAL_RCC_GetPLL3PFreq();
 8005ed6:	f7fe faad 	bl	8004434 <HAL_RCC_GetPLL3PFreq>
 8005eda:	6178      	str	r0, [r7, #20]
          break;
 8005edc:	e028      	b.n	8005f30 <HAL_RCCEx_GetPeriphCLKFreq+0x674>
          frequency = EXTERNAL_CLOCK_VALUE;
 8005ede:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8005ee2:	617b      	str	r3, [r7, #20]
          break;
 8005ee4:	e02b      	b.n	8005f3e <HAL_RCCEx_GetPeriphCLKFreq+0x682>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8005ee6:	4b5b      	ldr	r3, [pc, #364]	@ (8006054 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005eee:	2b00      	cmp	r3, #0
 8005ef0:	d021      	beq.n	8005f36 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
            frequency = CSI_VALUE;
 8005ef2:	4b59      	ldr	r3, [pc, #356]	@ (8006058 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>)
 8005ef4:	617b      	str	r3, [r7, #20]
          break;
 8005ef6:	e01e      	b.n	8005f36 <HAL_RCCEx_GetPeriphCLKFreq+0x67a>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005ef8:	4b56      	ldr	r3, [pc, #344]	@ (8006054 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f003 0304 	and.w	r3, r3, #4
 8005f00:	2b00      	cmp	r3, #0
 8005f02:	d01b      	beq.n	8005f3c <HAL_RCCEx_GetPeriphCLKFreq+0x680>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8005f04:	4b53      	ldr	r3, [pc, #332]	@ (8006054 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005f06:	681b      	ldr	r3, [r3, #0]
 8005f08:	f003 0320 	and.w	r3, r3, #32
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d015      	beq.n	8005f3c <HAL_RCCEx_GetPeriphCLKFreq+0x680>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8005f10:	4b50      	ldr	r3, [pc, #320]	@ (8006054 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	08db      	lsrs	r3, r3, #3
 8005f16:	f003 0303 	and.w	r3, r3, #3
 8005f1a:	4a50      	ldr	r2, [pc, #320]	@ (800605c <HAL_RCCEx_GetPeriphCLKFreq+0x7a0>)
 8005f1c:	fa22 f303 	lsr.w	r3, r2, r3
 8005f20:	617b      	str	r3, [r7, #20]
          break;
 8005f22:	e00b      	b.n	8005f3c <HAL_RCCEx_GetPeriphCLKFreq+0x680>
          break;
 8005f24:	bf00      	nop
 8005f26:	f001 b804 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005f2a:	bf00      	nop
 8005f2c:	f001 b801 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005f30:	bf00      	nop
 8005f32:	f000 bffe 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005f36:	bf00      	nop
 8005f38:	f000 bffb 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005f3c:	bf00      	nop
      break;
 8005f3e:	f000 bff8 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_CEC_SOURCE();
 8005f42:	4b44      	ldr	r3, [pc, #272]	@ (8006054 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005f44:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005f46:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005f4a:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8005f4c:	693b      	ldr	r3, [r7, #16]
 8005f4e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005f52:	d01f      	beq.n	8005f94 <HAL_RCCEx_GetPeriphCLKFreq+0x6d8>
 8005f54:	693b      	ldr	r3, [r7, #16]
 8005f56:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005f5a:	d824      	bhi.n	8005fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x6ea>
 8005f5c:	693b      	ldr	r3, [r7, #16]
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d004      	beq.n	8005f6c <HAL_RCCEx_GetPeriphCLKFreq+0x6b0>
 8005f62:	693b      	ldr	r3, [r7, #16]
 8005f64:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005f68:	d00a      	beq.n	8005f80 <HAL_RCCEx_GetPeriphCLKFreq+0x6c4>
          break;
 8005f6a:	e01c      	b.n	8005fa6 <HAL_RCCEx_GetPeriphCLKFreq+0x6ea>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005f6c:	4b39      	ldr	r3, [pc, #228]	@ (8006054 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005f6e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005f70:	f003 0302 	and.w	r3, r3, #2
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d019      	beq.n	8005fac <HAL_RCCEx_GetPeriphCLKFreq+0x6f0>
            frequency = LSE_VALUE;
 8005f78:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005f7c:	617b      	str	r3, [r7, #20]
          break;
 8005f7e:	e015      	b.n	8005fac <HAL_RCCEx_GetPeriphCLKFreq+0x6f0>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005f80:	4b34      	ldr	r3, [pc, #208]	@ (8006054 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005f82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005f84:	f003 0302 	and.w	r3, r3, #2
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d012      	beq.n	8005fb2 <HAL_RCCEx_GetPeriphCLKFreq+0x6f6>
            frequency = LSI_VALUE;
 8005f8c:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005f90:	617b      	str	r3, [r7, #20]
          break;
 8005f92:	e00e      	b.n	8005fb2 <HAL_RCCEx_GetPeriphCLKFreq+0x6f6>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8005f94:	4b2f      	ldr	r3, [pc, #188]	@ (8006054 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d00b      	beq.n	8005fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
            frequency = CSI_VALUE;
 8005fa0:	4b2d      	ldr	r3, [pc, #180]	@ (8006058 <HAL_RCCEx_GetPeriphCLKFreq+0x79c>)
 8005fa2:	617b      	str	r3, [r7, #20]
          break;
 8005fa4:	e008      	b.n	8005fb8 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
          break;
 8005fa6:	bf00      	nop
 8005fa8:	f000 bfc3 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005fac:	bf00      	nop
 8005fae:	f000 bfc0 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005fb2:	bf00      	nop
 8005fb4:	f000 bfbd 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8005fb8:	bf00      	nop
      break;
 8005fba:	f000 bfba 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_ETH1REF_SOURCE();
 8005fbe:	4b25      	ldr	r3, [pc, #148]	@ (8006054 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005fc0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005fc2:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005fc6:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8005fc8:	693b      	ldr	r3, [r7, #16]
 8005fca:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005fce:	d014      	beq.n	8005ffa <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
 8005fd0:	693b      	ldr	r3, [r7, #16]
 8005fd2:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005fd6:	d834      	bhi.n	8006042 <HAL_RCCEx_GetPeriphCLKFreq+0x786>
 8005fd8:	693b      	ldr	r3, [r7, #16]
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d034      	beq.n	8006048 <HAL_RCCEx_GetPeriphCLKFreq+0x78c>
 8005fde:	693b      	ldr	r3, [r7, #16]
 8005fe0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005fe4:	d000      	beq.n	8005fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x72c>
          break;
 8005fe6:	e02c      	b.n	8006042 <HAL_RCCEx_GetPeriphCLKFreq+0x786>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005fe8:	4b1a      	ldr	r3, [pc, #104]	@ (8006054 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d02c      	beq.n	800604e <HAL_RCCEx_GetPeriphCLKFreq+0x792>
            frequency = HSE_VALUE;
 8005ff4:	4b1a      	ldr	r3, [pc, #104]	@ (8006060 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 8005ff6:	617b      	str	r3, [r7, #20]
          break;
 8005ff8:	e029      	b.n	800604e <HAL_RCCEx_GetPeriphCLKFreq+0x792>
          ethclocksource = __HAL_RCC_GET_ETH1PHY_SOURCE();
 8005ffa:	4b16      	ldr	r3, [pc, #88]	@ (8006054 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8005ffc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005ffe:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006002:	60bb      	str	r3, [r7, #8]
          switch (ethclocksource)
 8006004:	68bb      	ldr	r3, [r7, #8]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d004      	beq.n	8006014 <HAL_RCCEx_GetPeriphCLKFreq+0x758>
 800600a:	68bb      	ldr	r3, [r7, #8]
 800600c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006010:	d009      	beq.n	8006026 <HAL_RCCEx_GetPeriphCLKFreq+0x76a>
              break;
 8006012:	e015      	b.n	8006040 <HAL_RCCEx_GetPeriphCLKFreq+0x784>
              if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006014:	4b0f      	ldr	r3, [pc, #60]	@ (8006054 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800601c:	2b00      	cmp	r3, #0
 800601e:	d00c      	beq.n	800603a <HAL_RCCEx_GetPeriphCLKFreq+0x77e>
                frequency = HSE_VALUE;
 8006020:	4b0f      	ldr	r3, [pc, #60]	@ (8006060 <HAL_RCCEx_GetPeriphCLKFreq+0x7a4>)
 8006022:	617b      	str	r3, [r7, #20]
              break;
 8006024:	e009      	b.n	800603a <HAL_RCCEx_GetPeriphCLKFreq+0x77e>
              if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_SCLK) != 0U)
 8006026:	4b0b      	ldr	r3, [pc, #44]	@ (8006054 <HAL_RCCEx_GetPeriphCLKFreq+0x798>)
 8006028:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800602a:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800602e:	2b00      	cmp	r3, #0
 8006030:	d005      	beq.n	800603e <HAL_RCCEx_GetPeriphCLKFreq+0x782>
                frequency = HAL_RCC_GetPLL3SFreq();
 8006032:	f7fe fa41 	bl	80044b8 <HAL_RCC_GetPLL3SFreq>
 8006036:	6178      	str	r0, [r7, #20]
              break;
 8006038:	e001      	b.n	800603e <HAL_RCCEx_GetPeriphCLKFreq+0x782>
              break;
 800603a:	bf00      	nop
 800603c:	e008      	b.n	8006050 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
              break;
 800603e:	bf00      	nop
          break;
 8006040:	e006      	b.n	8006050 <HAL_RCCEx_GetPeriphCLKFreq+0x794>
          break;
 8006042:	bf00      	nop
 8006044:	f000 bf75 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006048:	bf00      	nop
 800604a:	f000 bf72 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800604e:	bf00      	nop
      break;
 8006050:	f000 bf6f 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
 8006054:	58024400 	.word	0x58024400
 8006058:	003d0900 	.word	0x003d0900
 800605c:	03d09000 	.word	0x03d09000
 8006060:	016e3600 	.word	0x016e3600
      clocksource = __HAL_RCC_GET_ETH1PHY_SOURCE();
 8006064:	4b87      	ldr	r3, [pc, #540]	@ (8006284 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8006066:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006068:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800606c:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 800606e:	693b      	ldr	r3, [r7, #16]
 8006070:	2b00      	cmp	r3, #0
 8006072:	d004      	beq.n	800607e <HAL_RCCEx_GetPeriphCLKFreq+0x7c2>
 8006074:	693b      	ldr	r3, [r7, #16]
 8006076:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800607a:	d009      	beq.n	8006090 <HAL_RCCEx_GetPeriphCLKFreq+0x7d4>
          break;
 800607c:	e016      	b.n	80060ac <HAL_RCCEx_GetPeriphCLKFreq+0x7f0>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800607e:	4b81      	ldr	r3, [pc, #516]	@ (8006284 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006086:	2b00      	cmp	r3, #0
 8006088:	d00c      	beq.n	80060a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
            frequency = HSE_VALUE;
 800608a:	4b7f      	ldr	r3, [pc, #508]	@ (8006288 <HAL_RCCEx_GetPeriphCLKFreq+0x9cc>)
 800608c:	617b      	str	r3, [r7, #20]
          break;
 800608e:	e009      	b.n	80060a4 <HAL_RCCEx_GetPeriphCLKFreq+0x7e8>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_SCLK) != 0U)
 8006090:	4b7c      	ldr	r3, [pc, #496]	@ (8006284 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8006092:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006094:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006098:	2b00      	cmp	r3, #0
 800609a:	d006      	beq.n	80060aa <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
            frequency = HAL_RCC_GetPLL3SFreq();
 800609c:	f7fe fa0c 	bl	80044b8 <HAL_RCC_GetPLL3SFreq>
 80060a0:	6178      	str	r0, [r7, #20]
          break;
 80060a2:	e002      	b.n	80060aa <HAL_RCCEx_GetPeriphCLKFreq+0x7ee>
          break;
 80060a4:	bf00      	nop
 80060a6:	f000 bf44 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80060aa:	bf00      	nop
      break;
 80060ac:	f000 bf41 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_FDCAN_SOURCE();
 80060b0:	4b74      	ldr	r3, [pc, #464]	@ (8006284 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 80060b2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060b4:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 80060b8:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 80060ba:	693b      	ldr	r3, [r7, #16]
 80060bc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80060c0:	d01e      	beq.n	8006100 <HAL_RCCEx_GetPeriphCLKFreq+0x844>
 80060c2:	693b      	ldr	r3, [r7, #16]
 80060c4:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80060c8:	d824      	bhi.n	8006114 <HAL_RCCEx_GetPeriphCLKFreq+0x858>
 80060ca:	693b      	ldr	r3, [r7, #16]
 80060cc:	2b00      	cmp	r3, #0
 80060ce:	d004      	beq.n	80060da <HAL_RCCEx_GetPeriphCLKFreq+0x81e>
 80060d0:	693b      	ldr	r3, [r7, #16]
 80060d2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80060d6:	d009      	beq.n	80060ec <HAL_RCCEx_GetPeriphCLKFreq+0x830>
          break;
 80060d8:	e01c      	b.n	8006114 <HAL_RCCEx_GetPeriphCLKFreq+0x858>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80060da:	4b6a      	ldr	r3, [pc, #424]	@ (8006284 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d019      	beq.n	800611a <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
            frequency = HSE_VALUE;
 80060e6:	4b68      	ldr	r3, [pc, #416]	@ (8006288 <HAL_RCCEx_GetPeriphCLKFreq+0x9cc>)
 80060e8:	617b      	str	r3, [r7, #20]
          break;
 80060ea:	e016      	b.n	800611a <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 80060ec:	4b65      	ldr	r3, [pc, #404]	@ (8006284 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 80060ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060f0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80060f4:	2b00      	cmp	r3, #0
 80060f6:	d013      	beq.n	8006120 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
            frequency = HAL_RCC_GetPLL1QFreq();
 80060f8:	f7fe f916 	bl	8004328 <HAL_RCC_GetPLL1QFreq>
 80060fc:	6178      	str	r0, [r7, #20]
          break;
 80060fe:	e00f      	b.n	8006120 <HAL_RCCEx_GetPeriphCLKFreq+0x864>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 8006100:	4b60      	ldr	r3, [pc, #384]	@ (8006284 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8006102:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006104:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006108:	2b00      	cmp	r3, #0
 800610a:	d00c      	beq.n	8006126 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
            frequency = HAL_RCC_GetPLL2PFreq();
 800610c:	f7fe f922 	bl	8004354 <HAL_RCC_GetPLL2PFreq>
 8006110:	6178      	str	r0, [r7, #20]
          break;
 8006112:	e008      	b.n	8006126 <HAL_RCCEx_GetPeriphCLKFreq+0x86a>
          break;
 8006114:	bf00      	nop
 8006116:	f000 bf0c 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800611a:	bf00      	nop
 800611c:	f000 bf09 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006120:	bf00      	nop
 8006122:	f000 bf06 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006126:	bf00      	nop
      break;
 8006128:	f000 bf03 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_I2C23_SOURCE();
 800612c:	4b55      	ldr	r3, [pc, #340]	@ (8006284 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 800612e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006130:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006134:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8006136:	693b      	ldr	r3, [r7, #16]
 8006138:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800613c:	d037      	beq.n	80061ae <HAL_RCCEx_GetPeriphCLKFreq+0x8f2>
 800613e:	693b      	ldr	r3, [r7, #16]
 8006140:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006144:	d83c      	bhi.n	80061c0 <HAL_RCCEx_GetPeriphCLKFreq+0x904>
 8006146:	693b      	ldr	r3, [r7, #16]
 8006148:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800614c:	d019      	beq.n	8006182 <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 800614e:	693b      	ldr	r3, [r7, #16]
 8006150:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006154:	d834      	bhi.n	80061c0 <HAL_RCCEx_GetPeriphCLKFreq+0x904>
 8006156:	693b      	ldr	r3, [r7, #16]
 8006158:	2b00      	cmp	r3, #0
 800615a:	d004      	beq.n	8006166 <HAL_RCCEx_GetPeriphCLKFreq+0x8aa>
 800615c:	693b      	ldr	r3, [r7, #16]
 800615e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006162:	d004      	beq.n	800616e <HAL_RCCEx_GetPeriphCLKFreq+0x8b2>
          break;
 8006164:	e02c      	b.n	80061c0 <HAL_RCCEx_GetPeriphCLKFreq+0x904>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006166:	f7fe f88b 	bl	8004280 <HAL_RCC_GetPCLK1Freq>
 800616a:	6178      	str	r0, [r7, #20]
          break;
 800616c:	e032      	b.n	80061d4 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
 800616e:	4b45      	ldr	r3, [pc, #276]	@ (8006284 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8006170:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006172:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006176:	2b00      	cmp	r3, #0
 8006178:	d025      	beq.n	80061c6 <HAL_RCCEx_GetPeriphCLKFreq+0x90a>
            frequency = HAL_RCC_GetPLL3RFreq();
 800617a:	f7fe f987 	bl	800448c <HAL_RCC_GetPLL3RFreq>
 800617e:	6178      	str	r0, [r7, #20]
          break;
 8006180:	e021      	b.n	80061c6 <HAL_RCCEx_GetPeriphCLKFreq+0x90a>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006182:	4b40      	ldr	r3, [pc, #256]	@ (8006284 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	f003 0304 	and.w	r3, r3, #4
 800618a:	2b00      	cmp	r3, #0
 800618c:	d01e      	beq.n	80061cc <HAL_RCCEx_GetPeriphCLKFreq+0x910>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 800618e:	4b3d      	ldr	r3, [pc, #244]	@ (8006284 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f003 0320 	and.w	r3, r3, #32
 8006196:	2b00      	cmp	r3, #0
 8006198:	d018      	beq.n	80061cc <HAL_RCCEx_GetPeriphCLKFreq+0x910>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 800619a:	4b3a      	ldr	r3, [pc, #232]	@ (8006284 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	08db      	lsrs	r3, r3, #3
 80061a0:	f003 0303 	and.w	r3, r3, #3
 80061a4:	4a39      	ldr	r2, [pc, #228]	@ (800628c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>)
 80061a6:	fa22 f303 	lsr.w	r3, r2, r3
 80061aa:	617b      	str	r3, [r7, #20]
          break;
 80061ac:	e00e      	b.n	80061cc <HAL_RCCEx_GetPeriphCLKFreq+0x910>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80061ae:	4b35      	ldr	r3, [pc, #212]	@ (8006284 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d00b      	beq.n	80061d2 <HAL_RCCEx_GetPeriphCLKFreq+0x916>
            frequency = CSI_VALUE;
 80061ba:	4b35      	ldr	r3, [pc, #212]	@ (8006290 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>)
 80061bc:	617b      	str	r3, [r7, #20]
          break;
 80061be:	e008      	b.n	80061d2 <HAL_RCCEx_GetPeriphCLKFreq+0x916>
          break;
 80061c0:	bf00      	nop
 80061c2:	f000 beb6 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80061c6:	bf00      	nop
 80061c8:	f000 beb3 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80061cc:	bf00      	nop
 80061ce:	f000 beb0 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80061d2:	bf00      	nop
      break;
 80061d4:	f000 bead 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_I2C1_I3C1_SOURCE();
 80061d8:	4b2a      	ldr	r3, [pc, #168]	@ (8006284 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 80061da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80061dc:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80061e0:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 80061e2:	693b      	ldr	r3, [r7, #16]
 80061e4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80061e8:	d037      	beq.n	800625a <HAL_RCCEx_GetPeriphCLKFreq+0x99e>
 80061ea:	693b      	ldr	r3, [r7, #16]
 80061ec:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80061f0:	d83c      	bhi.n	800626c <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
 80061f2:	693b      	ldr	r3, [r7, #16]
 80061f4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80061f8:	d019      	beq.n	800622e <HAL_RCCEx_GetPeriphCLKFreq+0x972>
 80061fa:	693b      	ldr	r3, [r7, #16]
 80061fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006200:	d834      	bhi.n	800626c <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
 8006202:	693b      	ldr	r3, [r7, #16]
 8006204:	2b00      	cmp	r3, #0
 8006206:	d004      	beq.n	8006212 <HAL_RCCEx_GetPeriphCLKFreq+0x956>
 8006208:	693b      	ldr	r3, [r7, #16]
 800620a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800620e:	d004      	beq.n	800621a <HAL_RCCEx_GetPeriphCLKFreq+0x95e>
          break;
 8006210:	e02c      	b.n	800626c <HAL_RCCEx_GetPeriphCLKFreq+0x9b0>
          frequency = HAL_RCC_GetPCLK1Freq();
 8006212:	f7fe f835 	bl	8004280 <HAL_RCC_GetPCLK1Freq>
 8006216:	6178      	str	r0, [r7, #20]
          break;
 8006218:	e032      	b.n	8006280 <HAL_RCCEx_GetPeriphCLKFreq+0x9c4>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
 800621a:	4b1a      	ldr	r3, [pc, #104]	@ (8006284 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 800621c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800621e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006222:	2b00      	cmp	r3, #0
 8006224:	d025      	beq.n	8006272 <HAL_RCCEx_GetPeriphCLKFreq+0x9b6>
            frequency = HAL_RCC_GetPLL3RFreq();
 8006226:	f7fe f931 	bl	800448c <HAL_RCC_GetPLL3RFreq>
 800622a:	6178      	str	r0, [r7, #20]
          break;
 800622c:	e021      	b.n	8006272 <HAL_RCCEx_GetPeriphCLKFreq+0x9b6>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800622e:	4b15      	ldr	r3, [pc, #84]	@ (8006284 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	f003 0304 	and.w	r3, r3, #4
 8006236:	2b00      	cmp	r3, #0
 8006238:	d01e      	beq.n	8006278 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 800623a:	4b12      	ldr	r3, [pc, #72]	@ (8006284 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	f003 0320 	and.w	r3, r3, #32
 8006242:	2b00      	cmp	r3, #0
 8006244:	d018      	beq.n	8006278 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006246:	4b0f      	ldr	r3, [pc, #60]	@ (8006284 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	08db      	lsrs	r3, r3, #3
 800624c:	f003 0303 	and.w	r3, r3, #3
 8006250:	4a0e      	ldr	r2, [pc, #56]	@ (800628c <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>)
 8006252:	fa22 f303 	lsr.w	r3, r2, r3
 8006256:	617b      	str	r3, [r7, #20]
          break;
 8006258:	e00e      	b.n	8006278 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 800625a:	4b0a      	ldr	r3, [pc, #40]	@ (8006284 <HAL_RCCEx_GetPeriphCLKFreq+0x9c8>)
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006262:	2b00      	cmp	r3, #0
 8006264:	d00b      	beq.n	800627e <HAL_RCCEx_GetPeriphCLKFreq+0x9c2>
            frequency = CSI_VALUE;
 8006266:	4b0a      	ldr	r3, [pc, #40]	@ (8006290 <HAL_RCCEx_GetPeriphCLKFreq+0x9d4>)
 8006268:	617b      	str	r3, [r7, #20]
          break;
 800626a:	e008      	b.n	800627e <HAL_RCCEx_GetPeriphCLKFreq+0x9c2>
          break;
 800626c:	bf00      	nop
 800626e:	f000 be60 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006272:	bf00      	nop
 8006274:	f000 be5d 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006278:	bf00      	nop
 800627a:	f000 be5a 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800627e:	bf00      	nop
      break;
 8006280:	f000 be57 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
 8006284:	58024400 	.word	0x58024400
 8006288:	016e3600 	.word	0x016e3600
 800628c:	03d09000 	.word	0x03d09000
 8006290:	003d0900 	.word	0x003d0900
      clocksource = __HAL_RCC_GET_LPTIM1_SOURCE();
 8006294:	4ba0      	ldr	r3, [pc, #640]	@ (8006518 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 8006296:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006298:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 800629c:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 800629e:	693b      	ldr	r3, [r7, #16]
 80062a0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80062a4:	d04f      	beq.n	8006346 <HAL_RCCEx_GetPeriphCLKFreq+0xa8a>
 80062a6:	693b      	ldr	r3, [r7, #16]
 80062a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80062ac:	d84f      	bhi.n	800634e <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
 80062ae:	693b      	ldr	r3, [r7, #16]
 80062b0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80062b4:	d03d      	beq.n	8006332 <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
 80062b6:	693b      	ldr	r3, [r7, #16]
 80062b8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80062bc:	d847      	bhi.n	800634e <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
 80062be:	693b      	ldr	r3, [r7, #16]
 80062c0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80062c4:	d02b      	beq.n	800631e <HAL_RCCEx_GetPeriphCLKFreq+0xa62>
 80062c6:	693b      	ldr	r3, [r7, #16]
 80062c8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80062cc:	d83f      	bhi.n	800634e <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
 80062ce:	693b      	ldr	r3, [r7, #16]
 80062d0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80062d4:	d019      	beq.n	800630a <HAL_RCCEx_GetPeriphCLKFreq+0xa4e>
 80062d6:	693b      	ldr	r3, [r7, #16]
 80062d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80062dc:	d837      	bhi.n	800634e <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
 80062de:	693b      	ldr	r3, [r7, #16]
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d004      	beq.n	80062ee <HAL_RCCEx_GetPeriphCLKFreq+0xa32>
 80062e4:	693b      	ldr	r3, [r7, #16]
 80062e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80062ea:	d004      	beq.n	80062f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa3a>
          break;
 80062ec:	e02f      	b.n	800634e <HAL_RCCEx_GetPeriphCLKFreq+0xa92>
          frequency = HAL_RCC_GetPCLK1Freq();
 80062ee:	f7fd ffc7 	bl	8004280 <HAL_RCC_GetPCLK1Freq>
 80062f2:	6178      	str	r0, [r7, #20]
          break;
 80062f4:	e038      	b.n	8006368 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 80062f6:	4b88      	ldr	r3, [pc, #544]	@ (8006518 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 80062f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062fa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d028      	beq.n	8006354 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>
            frequency = HAL_RCC_GetPLL2PFreq();
 8006302:	f7fe f827 	bl	8004354 <HAL_RCC_GetPLL2PFreq>
 8006306:	6178      	str	r0, [r7, #20]
          break;
 8006308:	e024      	b.n	8006354 <HAL_RCCEx_GetPeriphCLKFreq+0xa98>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
 800630a:	4b83      	ldr	r3, [pc, #524]	@ (8006518 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 800630c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800630e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006312:	2b00      	cmp	r3, #0
 8006314:	d021      	beq.n	800635a <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
            frequency = HAL_RCC_GetPLL3RFreq();
 8006316:	f7fe f8b9 	bl	800448c <HAL_RCC_GetPLL3RFreq>
 800631a:	6178      	str	r0, [r7, #20]
          break;
 800631c:	e01d      	b.n	800635a <HAL_RCCEx_GetPeriphCLKFreq+0xa9e>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800631e:	4b7e      	ldr	r3, [pc, #504]	@ (8006518 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 8006320:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006322:	f003 0302 	and.w	r3, r3, #2
 8006326:	2b00      	cmp	r3, #0
 8006328:	d01a      	beq.n	8006360 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
            frequency = LSE_VALUE;
 800632a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800632e:	617b      	str	r3, [r7, #20]
          break;
 8006330:	e016      	b.n	8006360 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006332:	4b79      	ldr	r3, [pc, #484]	@ (8006518 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 8006334:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006336:	f003 0302 	and.w	r3, r3, #2
 800633a:	2b00      	cmp	r3, #0
 800633c:	d013      	beq.n	8006366 <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
            frequency = LSI_VALUE;
 800633e:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006342:	617b      	str	r3, [r7, #20]
          break;
 8006344:	e00f      	b.n	8006366 <HAL_RCCEx_GetPeriphCLKFreq+0xaaa>
          frequency = RCC_GetCLKPFreq();
 8006346:	f000 fdf9 	bl	8006f3c <RCC_GetCLKPFreq>
 800634a:	6178      	str	r0, [r7, #20]
          break;
 800634c:	e00c      	b.n	8006368 <HAL_RCCEx_GetPeriphCLKFreq+0xaac>
          break;
 800634e:	bf00      	nop
 8006350:	f000 bdef 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006354:	bf00      	nop
 8006356:	f000 bdec 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800635a:	bf00      	nop
 800635c:	f000 bde9 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006360:	bf00      	nop
 8006362:	f000 bde6 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006366:	bf00      	nop
      break;
 8006368:	f000 bde3 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_LPTIM23_SOURCE();
 800636c:	4b6a      	ldr	r3, [pc, #424]	@ (8006518 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 800636e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006370:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006374:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8006376:	693b      	ldr	r3, [r7, #16]
 8006378:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 800637c:	d04f      	beq.n	800641e <HAL_RCCEx_GetPeriphCLKFreq+0xb62>
 800637e:	693b      	ldr	r3, [r7, #16]
 8006380:	f5b3 6fa0 	cmp.w	r3, #1280	@ 0x500
 8006384:	d84f      	bhi.n	8006426 <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
 8006386:	693b      	ldr	r3, [r7, #16]
 8006388:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800638c:	d03d      	beq.n	800640a <HAL_RCCEx_GetPeriphCLKFreq+0xb4e>
 800638e:	693b      	ldr	r3, [r7, #16]
 8006390:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006394:	d847      	bhi.n	8006426 <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
 8006396:	693b      	ldr	r3, [r7, #16]
 8006398:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800639c:	d02b      	beq.n	80063f6 <HAL_RCCEx_GetPeriphCLKFreq+0xb3a>
 800639e:	693b      	ldr	r3, [r7, #16]
 80063a0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80063a4:	d83f      	bhi.n	8006426 <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
 80063a6:	693b      	ldr	r3, [r7, #16]
 80063a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80063ac:	d019      	beq.n	80063e2 <HAL_RCCEx_GetPeriphCLKFreq+0xb26>
 80063ae:	693b      	ldr	r3, [r7, #16]
 80063b0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80063b4:	d837      	bhi.n	8006426 <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
 80063b6:	693b      	ldr	r3, [r7, #16]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d004      	beq.n	80063c6 <HAL_RCCEx_GetPeriphCLKFreq+0xb0a>
 80063bc:	693b      	ldr	r3, [r7, #16]
 80063be:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80063c2:	d004      	beq.n	80063ce <HAL_RCCEx_GetPeriphCLKFreq+0xb12>
          break;
 80063c4:	e02f      	b.n	8006426 <HAL_RCCEx_GetPeriphCLKFreq+0xb6a>
          frequency = HAL_RCC_GetPCLK4Freq();
 80063c6:	f7fd ff93 	bl	80042f0 <HAL_RCC_GetPCLK4Freq>
 80063ca:	6178      	str	r0, [r7, #20]
          break;
 80063cc:	e038      	b.n	8006440 <HAL_RCCEx_GetPeriphCLKFreq+0xb84>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 80063ce:	4b52      	ldr	r3, [pc, #328]	@ (8006518 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 80063d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063d2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d028      	beq.n	800642c <HAL_RCCEx_GetPeriphCLKFreq+0xb70>
            frequency = HAL_RCC_GetPLL2PFreq();
 80063da:	f7fd ffbb 	bl	8004354 <HAL_RCC_GetPLL2PFreq>
 80063de:	6178      	str	r0, [r7, #20]
          break;
 80063e0:	e024      	b.n	800642c <HAL_RCCEx_GetPeriphCLKFreq+0xb70>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
 80063e2:	4b4d      	ldr	r3, [pc, #308]	@ (8006518 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 80063e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80063e6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d021      	beq.n	8006432 <HAL_RCCEx_GetPeriphCLKFreq+0xb76>
            frequency = HAL_RCC_GetPLL3RFreq();
 80063ee:	f7fe f84d 	bl	800448c <HAL_RCC_GetPLL3RFreq>
 80063f2:	6178      	str	r0, [r7, #20]
          break;
 80063f4:	e01d      	b.n	8006432 <HAL_RCCEx_GetPeriphCLKFreq+0xb76>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80063f6:	4b48      	ldr	r3, [pc, #288]	@ (8006518 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 80063f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80063fa:	f003 0302 	and.w	r3, r3, #2
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d01a      	beq.n	8006438 <HAL_RCCEx_GetPeriphCLKFreq+0xb7c>
            frequency = LSE_VALUE;
 8006402:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006406:	617b      	str	r3, [r7, #20]
          break;
 8006408:	e016      	b.n	8006438 <HAL_RCCEx_GetPeriphCLKFreq+0xb7c>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800640a:	4b43      	ldr	r3, [pc, #268]	@ (8006518 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 800640c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800640e:	f003 0302 	and.w	r3, r3, #2
 8006412:	2b00      	cmp	r3, #0
 8006414:	d013      	beq.n	800643e <HAL_RCCEx_GetPeriphCLKFreq+0xb82>
            frequency = LSI_VALUE;
 8006416:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800641a:	617b      	str	r3, [r7, #20]
          break;
 800641c:	e00f      	b.n	800643e <HAL_RCCEx_GetPeriphCLKFreq+0xb82>
          frequency = RCC_GetCLKPFreq();
 800641e:	f000 fd8d 	bl	8006f3c <RCC_GetCLKPFreq>
 8006422:	6178      	str	r0, [r7, #20]
          break;
 8006424:	e00c      	b.n	8006440 <HAL_RCCEx_GetPeriphCLKFreq+0xb84>
          break;
 8006426:	bf00      	nop
 8006428:	f000 bd83 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800642c:	bf00      	nop
 800642e:	f000 bd80 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006432:	bf00      	nop
 8006434:	f000 bd7d 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006438:	bf00      	nop
 800643a:	f000 bd7a 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800643e:	bf00      	nop
      break;
 8006440:	f000 bd77 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_LPTIM45_SOURCE();
 8006444:	4b34      	ldr	r3, [pc, #208]	@ (8006518 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 8006446:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006448:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 800644c:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 800644e:	693b      	ldr	r3, [r7, #16]
 8006450:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006454:	d04f      	beq.n	80064f6 <HAL_RCCEx_GetPeriphCLKFreq+0xc3a>
 8006456:	693b      	ldr	r3, [r7, #16]
 8006458:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800645c:	d84f      	bhi.n	80064fe <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
 800645e:	693b      	ldr	r3, [r7, #16]
 8006460:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006464:	d03d      	beq.n	80064e2 <HAL_RCCEx_GetPeriphCLKFreq+0xc26>
 8006466:	693b      	ldr	r3, [r7, #16]
 8006468:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800646c:	d847      	bhi.n	80064fe <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
 800646e:	693b      	ldr	r3, [r7, #16]
 8006470:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006474:	d02b      	beq.n	80064ce <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
 8006476:	693b      	ldr	r3, [r7, #16]
 8006478:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800647c:	d83f      	bhi.n	80064fe <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
 800647e:	693b      	ldr	r3, [r7, #16]
 8006480:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006484:	d019      	beq.n	80064ba <HAL_RCCEx_GetPeriphCLKFreq+0xbfe>
 8006486:	693b      	ldr	r3, [r7, #16]
 8006488:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800648c:	d837      	bhi.n	80064fe <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
 800648e:	693b      	ldr	r3, [r7, #16]
 8006490:	2b00      	cmp	r3, #0
 8006492:	d004      	beq.n	800649e <HAL_RCCEx_GetPeriphCLKFreq+0xbe2>
 8006494:	693b      	ldr	r3, [r7, #16]
 8006496:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800649a:	d004      	beq.n	80064a6 <HAL_RCCEx_GetPeriphCLKFreq+0xbea>
          break;
 800649c:	e02f      	b.n	80064fe <HAL_RCCEx_GetPeriphCLKFreq+0xc42>
          frequency = HAL_RCC_GetPCLK4Freq();
 800649e:	f7fd ff27 	bl	80042f0 <HAL_RCC_GetPCLK4Freq>
 80064a2:	6178      	str	r0, [r7, #20]
          break;
 80064a4:	e03b      	b.n	800651e <HAL_RCCEx_GetPeriphCLKFreq+0xc62>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 80064a6:	4b1c      	ldr	r3, [pc, #112]	@ (8006518 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 80064a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d028      	beq.n	8006504 <HAL_RCCEx_GetPeriphCLKFreq+0xc48>
            frequency = HAL_RCC_GetPLL2PFreq();
 80064b2:	f7fd ff4f 	bl	8004354 <HAL_RCC_GetPLL2PFreq>
 80064b6:	6178      	str	r0, [r7, #20]
          break;
 80064b8:	e024      	b.n	8006504 <HAL_RCCEx_GetPeriphCLKFreq+0xc48>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
 80064ba:	4b17      	ldr	r3, [pc, #92]	@ (8006518 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 80064bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064be:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d021      	beq.n	800650a <HAL_RCCEx_GetPeriphCLKFreq+0xc4e>
            frequency = HAL_RCC_GetPLL3RFreq();
 80064c6:	f7fd ffe1 	bl	800448c <HAL_RCC_GetPLL3RFreq>
 80064ca:	6178      	str	r0, [r7, #20]
          break;
 80064cc:	e01d      	b.n	800650a <HAL_RCCEx_GetPeriphCLKFreq+0xc4e>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80064ce:	4b12      	ldr	r3, [pc, #72]	@ (8006518 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 80064d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80064d2:	f003 0302 	and.w	r3, r3, #2
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d01a      	beq.n	8006510 <HAL_RCCEx_GetPeriphCLKFreq+0xc54>
            frequency = LSE_VALUE;
 80064da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80064de:	617b      	str	r3, [r7, #20]
          break;
 80064e0:	e016      	b.n	8006510 <HAL_RCCEx_GetPeriphCLKFreq+0xc54>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80064e2:	4b0d      	ldr	r3, [pc, #52]	@ (8006518 <HAL_RCCEx_GetPeriphCLKFreq+0xc5c>)
 80064e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80064e6:	f003 0302 	and.w	r3, r3, #2
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d016      	beq.n	800651c <HAL_RCCEx_GetPeriphCLKFreq+0xc60>
            frequency = LSI_VALUE;
 80064ee:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80064f2:	617b      	str	r3, [r7, #20]
          break;
 80064f4:	e012      	b.n	800651c <HAL_RCCEx_GetPeriphCLKFreq+0xc60>
          frequency = RCC_GetCLKPFreq();
 80064f6:	f000 fd21 	bl	8006f3c <RCC_GetCLKPFreq>
 80064fa:	6178      	str	r0, [r7, #20]
          break;
 80064fc:	e00f      	b.n	800651e <HAL_RCCEx_GetPeriphCLKFreq+0xc62>
          break;
 80064fe:	bf00      	nop
 8006500:	f000 bd17 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006504:	bf00      	nop
 8006506:	f000 bd14 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800650a:	bf00      	nop
 800650c:	f000 bd11 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006510:	bf00      	nop
 8006512:	f000 bd0e 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
 8006516:	bf00      	nop
 8006518:	58024400 	.word	0x58024400
          break;
 800651c:	bf00      	nop
      break;
 800651e:	f000 bd08 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_LPUART1_SOURCE();
 8006522:	4ba3      	ldr	r3, [pc, #652]	@ (80067b0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 8006524:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006526:	f003 0307 	and.w	r3, r3, #7
 800652a:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 800652c:	693b      	ldr	r3, [r7, #16]
 800652e:	2b05      	cmp	r3, #5
 8006530:	d84f      	bhi.n	80065d2 <HAL_RCCEx_GetPeriphCLKFreq+0xd16>
 8006532:	a201      	add	r2, pc, #4	@ (adr r2, 8006538 <HAL_RCCEx_GetPeriphCLKFreq+0xc7c>)
 8006534:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006538:	08006551 	.word	0x08006551
 800653c:	08006559 	.word	0x08006559
 8006540:	0800656d 	.word	0x0800656d
 8006544:	08006581 	.word	0x08006581
 8006548:	080065ad 	.word	0x080065ad
 800654c:	080065bf 	.word	0x080065bf
          frequency = HAL_RCC_GetPCLK4Freq();
 8006550:	f7fd fece 	bl	80042f0 <HAL_RCC_GetPCLK4Freq>
 8006554:	6178      	str	r0, [r7, #20]
          break;
 8006556:	e04c      	b.n	80065f2 <HAL_RCCEx_GetPeriphCLKFreq+0xd36>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8006558:	4b95      	ldr	r3, [pc, #596]	@ (80067b0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 800655a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800655c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006560:	2b00      	cmp	r3, #0
 8006562:	d039      	beq.n	80065d8 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
            frequency = HAL_RCC_GetPLL2QFreq();
 8006564:	f7fd ff0c 	bl	8004380 <HAL_RCC_GetPLL2QFreq>
 8006568:	6178      	str	r0, [r7, #20]
          break;
 800656a:	e035      	b.n	80065d8 <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 800656c:	4b90      	ldr	r3, [pc, #576]	@ (80067b0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 800656e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006570:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006574:	2b00      	cmp	r3, #0
 8006576:	d032      	beq.n	80065de <HAL_RCCEx_GetPeriphCLKFreq+0xd22>
            frequency = HAL_RCC_GetPLL3QFreq();
 8006578:	f7fd ff72 	bl	8004460 <HAL_RCC_GetPLL3QFreq>
 800657c:	6178      	str	r0, [r7, #20]
          break;
 800657e:	e02e      	b.n	80065de <HAL_RCCEx_GetPeriphCLKFreq+0xd22>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006580:	4b8b      	ldr	r3, [pc, #556]	@ (80067b0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f003 0304 	and.w	r3, r3, #4
 8006588:	2b00      	cmp	r3, #0
 800658a:	d02b      	beq.n	80065e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd28>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 800658c:	4b88      	ldr	r3, [pc, #544]	@ (80067b0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	f003 0320 	and.w	r3, r3, #32
 8006594:	2b00      	cmp	r3, #0
 8006596:	d025      	beq.n	80065e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd28>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006598:	4b85      	ldr	r3, [pc, #532]	@ (80067b0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	08db      	lsrs	r3, r3, #3
 800659e:	f003 0303 	and.w	r3, r3, #3
 80065a2:	4a84      	ldr	r2, [pc, #528]	@ (80067b4 <HAL_RCCEx_GetPeriphCLKFreq+0xef8>)
 80065a4:	fa22 f303 	lsr.w	r3, r2, r3
 80065a8:	617b      	str	r3, [r7, #20]
          break;
 80065aa:	e01b      	b.n	80065e4 <HAL_RCCEx_GetPeriphCLKFreq+0xd28>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 80065ac:	4b80      	ldr	r3, [pc, #512]	@ (80067b0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 80065ae:	681b      	ldr	r3, [r3, #0]
 80065b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d018      	beq.n	80065ea <HAL_RCCEx_GetPeriphCLKFreq+0xd2e>
            frequency = CSI_VALUE;
 80065b8:	4b7f      	ldr	r3, [pc, #508]	@ (80067b8 <HAL_RCCEx_GetPeriphCLKFreq+0xefc>)
 80065ba:	617b      	str	r3, [r7, #20]
          break;
 80065bc:	e015      	b.n	80065ea <HAL_RCCEx_GetPeriphCLKFreq+0xd2e>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80065be:	4b7c      	ldr	r3, [pc, #496]	@ (80067b0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 80065c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065c2:	f003 0302 	and.w	r3, r3, #2
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d012      	beq.n	80065f0 <HAL_RCCEx_GetPeriphCLKFreq+0xd34>
            frequency = LSE_VALUE;
 80065ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80065ce:	617b      	str	r3, [r7, #20]
          break;
 80065d0:	e00e      	b.n	80065f0 <HAL_RCCEx_GetPeriphCLKFreq+0xd34>
          break;
 80065d2:	bf00      	nop
 80065d4:	f000 bcad 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80065d8:	bf00      	nop
 80065da:	f000 bcaa 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80065de:	bf00      	nop
 80065e0:	f000 bca7 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80065e4:	bf00      	nop
 80065e6:	f000 bca4 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80065ea:	bf00      	nop
 80065ec:	f000 bca1 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80065f0:	bf00      	nop
      break;
 80065f2:	f000 bc9e 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
 80065f6:	4b6e      	ldr	r3, [pc, #440]	@ (80067b0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 80065f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065fa:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80065fe:	2b00      	cmp	r3, #0
 8006600:	f000 8494 	beq.w	8006f2c <HAL_RCCEx_GetPeriphCLKFreq+0x1670>
        frequency = HAL_RCC_GetPLL3RFreq();
 8006604:	f7fd ff42 	bl	800448c <HAL_RCC_GetPLL3RFreq>
 8006608:	6178      	str	r0, [r7, #20]
      break;
 800660a:	f000 bc8f 	b.w	8006f2c <HAL_RCCEx_GetPeriphCLKFreq+0x1670>
      clocksource = __HAL_RCC_GET_PSSI_SOURCE();
 800660e:	4b68      	ldr	r3, [pc, #416]	@ (80067b0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 8006610:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006612:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006616:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8006618:	693b      	ldr	r3, [r7, #16]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d004      	beq.n	8006628 <HAL_RCCEx_GetPeriphCLKFreq+0xd6c>
 800661e:	693b      	ldr	r3, [r7, #16]
 8006620:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006624:	d00a      	beq.n	800663c <HAL_RCCEx_GetPeriphCLKFreq+0xd80>
          break;
 8006626:	e00e      	b.n	8006646 <HAL_RCCEx_GetPeriphCLKFreq+0xd8a>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
 8006628:	4b61      	ldr	r3, [pc, #388]	@ (80067b0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 800662a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800662c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006630:	2b00      	cmp	r3, #0
 8006632:	d007      	beq.n	8006644 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>
            frequency = HAL_RCC_GetPLL3RFreq();
 8006634:	f7fd ff2a 	bl	800448c <HAL_RCC_GetPLL3RFreq>
 8006638:	6178      	str	r0, [r7, #20]
          break;
 800663a:	e003      	b.n	8006644 <HAL_RCCEx_GetPeriphCLKFreq+0xd88>
          frequency = RCC_GetCLKPFreq();
 800663c:	f000 fc7e 	bl	8006f3c <RCC_GetCLKPFreq>
 8006640:	6178      	str	r0, [r7, #20]
          break;
 8006642:	e000      	b.n	8006646 <HAL_RCCEx_GetPeriphCLKFreq+0xd8a>
          break;
 8006644:	bf00      	nop
      break;
 8006646:	f000 bc74 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_RTC_SOURCE();
 800664a:	4b59      	ldr	r3, [pc, #356]	@ (80067b0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 800664c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800664e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006652:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006656:	d107      	bne.n	8006668 <HAL_RCCEx_GetPeriphCLKFreq+0xdac>
 8006658:	4b55      	ldr	r3, [pc, #340]	@ (80067b0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 800665a:	691b      	ldr	r3, [r3, #16]
 800665c:	011b      	lsls	r3, r3, #4
 800665e:	f403 337c 	and.w	r3, r3, #258048	@ 0x3f000
 8006662:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8006666:	e003      	b.n	8006670 <HAL_RCCEx_GetPeriphCLKFreq+0xdb4>
 8006668:	4b51      	ldr	r3, [pc, #324]	@ (80067b0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 800666a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800666c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006670:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8006672:	693b      	ldr	r3, [r7, #16]
 8006674:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006678:	d014      	beq.n	80066a4 <HAL_RCCEx_GetPeriphCLKFreq+0xde8>
 800667a:	693b      	ldr	r3, [r7, #16]
 800667c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006680:	d81a      	bhi.n	80066b8 <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
 8006682:	693b      	ldr	r3, [r7, #16]
 8006684:	2b00      	cmp	r3, #0
 8006686:	d033      	beq.n	80066f0 <HAL_RCCEx_GetPeriphCLKFreq+0xe34>
 8006688:	693b      	ldr	r3, [r7, #16]
 800668a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800668e:	d113      	bne.n	80066b8 <HAL_RCCEx_GetPeriphCLKFreq+0xdfc>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006690:	4b47      	ldr	r3, [pc, #284]	@ (80067b0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 8006692:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006694:	f003 0302 	and.w	r3, r3, #2
 8006698:	2b00      	cmp	r3, #0
 800669a:	d02c      	beq.n	80066f6 <HAL_RCCEx_GetPeriphCLKFreq+0xe3a>
            frequency = LSE_VALUE;
 800669c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80066a0:	617b      	str	r3, [r7, #20]
          break;
 80066a2:	e028      	b.n	80066f6 <HAL_RCCEx_GetPeriphCLKFreq+0xe3a>
          if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80066a4:	4b42      	ldr	r3, [pc, #264]	@ (80067b0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 80066a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80066a8:	f003 0302 	and.w	r3, r3, #2
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d025      	beq.n	80066fc <HAL_RCCEx_GetPeriphCLKFreq+0xe40>
            frequency = LSI_VALUE;
 80066b0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80066b4:	617b      	str	r3, [r7, #20]
          break;
 80066b6:	e021      	b.n	80066fc <HAL_RCCEx_GetPeriphCLKFreq+0xe40>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL) == RCC_BDCR_RTCSEL) /*!< HSE is the clock source for RTC */
 80066b8:	4b3d      	ldr	r3, [pc, #244]	@ (80067b0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 80066ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80066bc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80066c0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80066c4:	d11d      	bne.n	8006702 <HAL_RCCEx_GetPeriphCLKFreq+0xe46>
            if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80066c6:	4b3a      	ldr	r3, [pc, #232]	@ (80067b0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d017      	beq.n	8006702 <HAL_RCCEx_GetPeriphCLKFreq+0xe46>
              prescaler = READ_BIT(RCC->CFGR, RCC_CFGR_RTCPRE) >> RCC_CFGR_RTCPRE_Pos;
 80066d2:	4b37      	ldr	r3, [pc, #220]	@ (80067b0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 80066d4:	691b      	ldr	r3, [r3, #16]
 80066d6:	0a1b      	lsrs	r3, r3, #8
 80066d8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80066dc:	60fb      	str	r3, [r7, #12]
              if (prescaler > 1U)
 80066de:	68fb      	ldr	r3, [r7, #12]
 80066e0:	2b01      	cmp	r3, #1
 80066e2:	d90e      	bls.n	8006702 <HAL_RCCEx_GetPeriphCLKFreq+0xe46>
                frequency = HSE_VALUE / prescaler;
 80066e4:	4a35      	ldr	r2, [pc, #212]	@ (80067bc <HAL_RCCEx_GetPeriphCLKFreq+0xf00>)
 80066e6:	68fb      	ldr	r3, [r7, #12]
 80066e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80066ec:	617b      	str	r3, [r7, #20]
          break;
 80066ee:	e008      	b.n	8006702 <HAL_RCCEx_GetPeriphCLKFreq+0xe46>
          break;
 80066f0:	bf00      	nop
 80066f2:	f000 bc1e 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80066f6:	bf00      	nop
 80066f8:	f000 bc1b 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80066fc:	bf00      	nop
 80066fe:	f000 bc18 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006702:	bf00      	nop
      break;
 8006704:	f000 bc15 	b.w	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_SAI1_SOURCE();
 8006708:	4b29      	ldr	r3, [pc, #164]	@ (80067b0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 800670a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800670c:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8006710:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8006712:	693b      	ldr	r3, [r7, #16]
 8006714:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006718:	d039      	beq.n	800678e <HAL_RCCEx_GetPeriphCLKFreq+0xed2>
 800671a:	693b      	ldr	r3, [r7, #16]
 800671c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006720:	d83d      	bhi.n	800679e <HAL_RCCEx_GetPeriphCLKFreq+0xee2>
 8006722:	693b      	ldr	r3, [r7, #16]
 8006724:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006728:	d035      	beq.n	8006796 <HAL_RCCEx_GetPeriphCLKFreq+0xeda>
 800672a:	693b      	ldr	r3, [r7, #16]
 800672c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006730:	d835      	bhi.n	800679e <HAL_RCCEx_GetPeriphCLKFreq+0xee2>
 8006732:	693b      	ldr	r3, [r7, #16]
 8006734:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006738:	d01f      	beq.n	800677a <HAL_RCCEx_GetPeriphCLKFreq+0xebe>
 800673a:	693b      	ldr	r3, [r7, #16]
 800673c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006740:	d82d      	bhi.n	800679e <HAL_RCCEx_GetPeriphCLKFreq+0xee2>
 8006742:	693b      	ldr	r3, [r7, #16]
 8006744:	2b00      	cmp	r3, #0
 8006746:	d004      	beq.n	8006752 <HAL_RCCEx_GetPeriphCLKFreq+0xe96>
 8006748:	693b      	ldr	r3, [r7, #16]
 800674a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800674e:	d00a      	beq.n	8006766 <HAL_RCCEx_GetPeriphCLKFreq+0xeaa>
          break;
 8006750:	e025      	b.n	800679e <HAL_RCCEx_GetPeriphCLKFreq+0xee2>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8006752:	4b17      	ldr	r3, [pc, #92]	@ (80067b0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 8006754:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006756:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800675a:	2b00      	cmp	r3, #0
 800675c:	d021      	beq.n	80067a2 <HAL_RCCEx_GetPeriphCLKFreq+0xee6>
            frequency = HAL_RCC_GetPLL1QFreq();
 800675e:	f7fd fde3 	bl	8004328 <HAL_RCC_GetPLL1QFreq>
 8006762:	6178      	str	r0, [r7, #20]
          break;
 8006764:	e01d      	b.n	80067a2 <HAL_RCCEx_GetPeriphCLKFreq+0xee6>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 8006766:	4b12      	ldr	r3, [pc, #72]	@ (80067b0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 8006768:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800676a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800676e:	2b00      	cmp	r3, #0
 8006770:	d019      	beq.n	80067a6 <HAL_RCCEx_GetPeriphCLKFreq+0xeea>
            frequency = HAL_RCC_GetPLL2PFreq();
 8006772:	f7fd fdef 	bl	8004354 <HAL_RCC_GetPLL2PFreq>
 8006776:	6178      	str	r0, [r7, #20]
          break;
 8006778:	e015      	b.n	80067a6 <HAL_RCCEx_GetPeriphCLKFreq+0xeea>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 800677a:	4b0d      	ldr	r3, [pc, #52]	@ (80067b0 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>)
 800677c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800677e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006782:	2b00      	cmp	r3, #0
 8006784:	d011      	beq.n	80067aa <HAL_RCCEx_GetPeriphCLKFreq+0xeee>
            frequency = HAL_RCC_GetPLL3PFreq();
 8006786:	f7fd fe55 	bl	8004434 <HAL_RCC_GetPLL3PFreq>
 800678a:	6178      	str	r0, [r7, #20]
          break;
 800678c:	e00d      	b.n	80067aa <HAL_RCCEx_GetPeriphCLKFreq+0xeee>
          frequency = RCC_GetCLKPFreq();
 800678e:	f000 fbd5 	bl	8006f3c <RCC_GetCLKPFreq>
 8006792:	6178      	str	r0, [r7, #20]
          break;
 8006794:	e00a      	b.n	80067ac <HAL_RCCEx_GetPeriphCLKFreq+0xef0>
          frequency = EXTERNAL_CLOCK_VALUE;
 8006796:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800679a:	617b      	str	r3, [r7, #20]
          break;
 800679c:	e006      	b.n	80067ac <HAL_RCCEx_GetPeriphCLKFreq+0xef0>
          break;
 800679e:	bf00      	nop
 80067a0:	e3c7      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80067a2:	bf00      	nop
 80067a4:	e3c5      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80067a6:	bf00      	nop
 80067a8:	e3c3      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 80067aa:	bf00      	nop
      break;
 80067ac:	e3c1      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
 80067ae:	bf00      	nop
 80067b0:	58024400 	.word	0x58024400
 80067b4:	03d09000 	.word	0x03d09000
 80067b8:	003d0900 	.word	0x003d0900
 80067bc:	016e3600 	.word	0x016e3600
      clocksource = __HAL_RCC_GET_SAI2_SOURCE();
 80067c0:	4b94      	ldr	r3, [pc, #592]	@ (8006a14 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 80067c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067c4:	f403 03e0 	and.w	r3, r3, #7340032	@ 0x700000
 80067c8:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 80067ca:	693b      	ldr	r3, [r7, #16]
 80067cc:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80067d0:	d049      	beq.n	8006866 <HAL_RCCEx_GetPeriphCLKFreq+0xfaa>
 80067d2:	693b      	ldr	r3, [r7, #16]
 80067d4:	f5b3 0fa0 	cmp.w	r3, #5242880	@ 0x500000
 80067d8:	d847      	bhi.n	800686a <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
 80067da:	693b      	ldr	r3, [r7, #16]
 80067dc:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80067e0:	d039      	beq.n	8006856 <HAL_RCCEx_GetPeriphCLKFreq+0xf9a>
 80067e2:	693b      	ldr	r3, [r7, #16]
 80067e4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80067e8:	d83f      	bhi.n	800686a <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
 80067ea:	693b      	ldr	r3, [r7, #16]
 80067ec:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80067f0:	d035      	beq.n	800685e <HAL_RCCEx_GetPeriphCLKFreq+0xfa2>
 80067f2:	693b      	ldr	r3, [r7, #16]
 80067f4:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80067f8:	d837      	bhi.n	800686a <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
 80067fa:	693b      	ldr	r3, [r7, #16]
 80067fc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006800:	d01f      	beq.n	8006842 <HAL_RCCEx_GetPeriphCLKFreq+0xf86>
 8006802:	693b      	ldr	r3, [r7, #16]
 8006804:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006808:	d82f      	bhi.n	800686a <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
 800680a:	693b      	ldr	r3, [r7, #16]
 800680c:	2b00      	cmp	r3, #0
 800680e:	d004      	beq.n	800681a <HAL_RCCEx_GetPeriphCLKFreq+0xf5e>
 8006810:	693b      	ldr	r3, [r7, #16]
 8006812:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006816:	d00a      	beq.n	800682e <HAL_RCCEx_GetPeriphCLKFreq+0xf72>
          break;
 8006818:	e027      	b.n	800686a <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 800681a:	4b7e      	ldr	r3, [pc, #504]	@ (8006a14 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 800681c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800681e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006822:	2b00      	cmp	r3, #0
 8006824:	d023      	beq.n	800686e <HAL_RCCEx_GetPeriphCLKFreq+0xfb2>
            frequency = HAL_RCC_GetPLL1QFreq();
 8006826:	f7fd fd7f 	bl	8004328 <HAL_RCC_GetPLL1QFreq>
 800682a:	6178      	str	r0, [r7, #20]
          break;
 800682c:	e01f      	b.n	800686e <HAL_RCCEx_GetPeriphCLKFreq+0xfb2>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 800682e:	4b79      	ldr	r3, [pc, #484]	@ (8006a14 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 8006830:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006832:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006836:	2b00      	cmp	r3, #0
 8006838:	d01b      	beq.n	8006872 <HAL_RCCEx_GetPeriphCLKFreq+0xfb6>
            frequency = HAL_RCC_GetPLL2PFreq();
 800683a:	f7fd fd8b 	bl	8004354 <HAL_RCC_GetPLL2PFreq>
 800683e:	6178      	str	r0, [r7, #20]
          break;
 8006840:	e017      	b.n	8006872 <HAL_RCCEx_GetPeriphCLKFreq+0xfb6>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 8006842:	4b74      	ldr	r3, [pc, #464]	@ (8006a14 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 8006844:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006846:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800684a:	2b00      	cmp	r3, #0
 800684c:	d013      	beq.n	8006876 <HAL_RCCEx_GetPeriphCLKFreq+0xfba>
            frequency = HAL_RCC_GetPLL3PFreq();
 800684e:	f7fd fdf1 	bl	8004434 <HAL_RCC_GetPLL3PFreq>
 8006852:	6178      	str	r0, [r7, #20]
          break;
 8006854:	e00f      	b.n	8006876 <HAL_RCCEx_GetPeriphCLKFreq+0xfba>
          frequency = RCC_GetCLKPFreq();
 8006856:	f000 fb71 	bl	8006f3c <RCC_GetCLKPFreq>
 800685a:	6178      	str	r0, [r7, #20]
          break;
 800685c:	e00c      	b.n	8006878 <HAL_RCCEx_GetPeriphCLKFreq+0xfbc>
          frequency = EXTERNAL_CLOCK_VALUE;
 800685e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8006862:	617b      	str	r3, [r7, #20]
          break;
 8006864:	e008      	b.n	8006878 <HAL_RCCEx_GetPeriphCLKFreq+0xfbc>
          break;
 8006866:	bf00      	nop
 8006868:	e363      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800686a:	bf00      	nop
 800686c:	e361      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800686e:	bf00      	nop
 8006870:	e35f      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006872:	bf00      	nop
 8006874:	e35d      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006876:	bf00      	nop
      break;
 8006878:	e35b      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_SDMMC12_SOURCE();
 800687a:	4b66      	ldr	r3, [pc, #408]	@ (8006a14 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 800687c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800687e:	f003 0304 	and.w	r3, r3, #4
 8006882:	613b      	str	r3, [r7, #16]
      if (clocksource ==
 8006884:	693b      	ldr	r3, [r7, #16]
 8006886:	2b00      	cmp	r3, #0
 8006888:	d10a      	bne.n	80068a0 <HAL_RCCEx_GetPeriphCLKFreq+0xfe4>
        if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_SCLK) != 0U)
 800688a:	4b62      	ldr	r3, [pc, #392]	@ (8006a14 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 800688c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800688e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006892:	2b00      	cmp	r3, #0
 8006894:	f000 834c 	beq.w	8006f30 <HAL_RCCEx_GetPeriphCLKFreq+0x1674>
          frequency = HAL_RCC_GetPLL2SFreq();
 8006898:	f7fd fd9e 	bl	80043d8 <HAL_RCC_GetPLL2SFreq>
 800689c:	6178      	str	r0, [r7, #20]
      break;
 800689e:	e347      	b.n	8006f30 <HAL_RCCEx_GetPeriphCLKFreq+0x1674>
        if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_TCLK) != 0U)
 80068a0:	4b5c      	ldr	r3, [pc, #368]	@ (8006a14 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 80068a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068a4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	f000 8341 	beq.w	8006f30 <HAL_RCCEx_GetPeriphCLKFreq+0x1674>
          frequency = HAL_RCC_GetPLL2TFreq();
 80068ae:	f7fd fda9 	bl	8004404 <HAL_RCC_GetPLL2TFreq>
 80068b2:	6178      	str	r0, [r7, #20]
      break;
 80068b4:	e33c      	b.n	8006f30 <HAL_RCCEx_GetPeriphCLKFreq+0x1674>
      clocksource = __HAL_RCC_GET_SPDIFRX_SOURCE();
 80068b6:	4b57      	ldr	r3, [pc, #348]	@ (8006a14 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 80068b8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80068ba:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 80068be:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 80068c0:	693b      	ldr	r3, [r7, #16]
 80068c2:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80068c6:	d031      	beq.n	800692c <HAL_RCCEx_GetPeriphCLKFreq+0x1070>
 80068c8:	693b      	ldr	r3, [r7, #16]
 80068ca:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80068ce:	d843      	bhi.n	8006958 <HAL_RCCEx_GetPeriphCLKFreq+0x109c>
 80068d0:	693b      	ldr	r3, [r7, #16]
 80068d2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80068d6:	d01f      	beq.n	8006918 <HAL_RCCEx_GetPeriphCLKFreq+0x105c>
 80068d8:	693b      	ldr	r3, [r7, #16]
 80068da:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80068de:	d83b      	bhi.n	8006958 <HAL_RCCEx_GetPeriphCLKFreq+0x109c>
 80068e0:	693b      	ldr	r3, [r7, #16]
 80068e2:	2b00      	cmp	r3, #0
 80068e4:	d004      	beq.n	80068f0 <HAL_RCCEx_GetPeriphCLKFreq+0x1034>
 80068e6:	693b      	ldr	r3, [r7, #16]
 80068e8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80068ec:	d00a      	beq.n	8006904 <HAL_RCCEx_GetPeriphCLKFreq+0x1048>
          break;
 80068ee:	e033      	b.n	8006958 <HAL_RCCEx_GetPeriphCLKFreq+0x109c>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 80068f0:	4b48      	ldr	r3, [pc, #288]	@ (8006a14 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 80068f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d02f      	beq.n	800695c <HAL_RCCEx_GetPeriphCLKFreq+0x10a0>
            frequency = HAL_RCC_GetPLL1QFreq();
 80068fc:	f7fd fd14 	bl	8004328 <HAL_RCC_GetPLL1QFreq>
 8006900:	6178      	str	r0, [r7, #20]
          break;
 8006902:	e02b      	b.n	800695c <HAL_RCCEx_GetPeriphCLKFreq+0x10a0>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
 8006904:	4b43      	ldr	r3, [pc, #268]	@ (8006a14 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 8006906:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006908:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800690c:	2b00      	cmp	r3, #0
 800690e:	d027      	beq.n	8006960 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
            frequency = HAL_RCC_GetPLL2RFreq();
 8006910:	f7fd fd4c 	bl	80043ac <HAL_RCC_GetPLL2RFreq>
 8006914:	6178      	str	r0, [r7, #20]
          break;
 8006916:	e023      	b.n	8006960 <HAL_RCCEx_GetPeriphCLKFreq+0x10a4>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_RCLK) != 0U)
 8006918:	4b3e      	ldr	r3, [pc, #248]	@ (8006a14 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 800691a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800691c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006920:	2b00      	cmp	r3, #0
 8006922:	d01f      	beq.n	8006964 <HAL_RCCEx_GetPeriphCLKFreq+0x10a8>
            frequency = HAL_RCC_GetPLL3RFreq();
 8006924:	f7fd fdb2 	bl	800448c <HAL_RCC_GetPLL3RFreq>
 8006928:	6178      	str	r0, [r7, #20]
          break;
 800692a:	e01b      	b.n	8006964 <HAL_RCCEx_GetPeriphCLKFreq+0x10a8>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800692c:	4b39      	ldr	r3, [pc, #228]	@ (8006a14 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f003 0304 	and.w	r3, r3, #4
 8006934:	2b00      	cmp	r3, #0
 8006936:	d017      	beq.n	8006968 <HAL_RCCEx_GetPeriphCLKFreq+0x10ac>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8006938:	4b36      	ldr	r3, [pc, #216]	@ (8006a14 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f003 0320 	and.w	r3, r3, #32
 8006940:	2b00      	cmp	r3, #0
 8006942:	d011      	beq.n	8006968 <HAL_RCCEx_GetPeriphCLKFreq+0x10ac>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006944:	4b33      	ldr	r3, [pc, #204]	@ (8006a14 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	08db      	lsrs	r3, r3, #3
 800694a:	f003 0303 	and.w	r3, r3, #3
 800694e:	4a32      	ldr	r2, [pc, #200]	@ (8006a18 <HAL_RCCEx_GetPeriphCLKFreq+0x115c>)
 8006950:	fa22 f303 	lsr.w	r3, r2, r3
 8006954:	617b      	str	r3, [r7, #20]
          break;
 8006956:	e007      	b.n	8006968 <HAL_RCCEx_GetPeriphCLKFreq+0x10ac>
          break;
 8006958:	bf00      	nop
 800695a:	e2ea      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 800695c:	bf00      	nop
 800695e:	e2e8      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006960:	bf00      	nop
 8006962:	e2e6      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006964:	bf00      	nop
 8006966:	e2e4      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006968:	bf00      	nop
      break;
 800696a:	e2e2      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_SPI1_SOURCE();
 800696c:	4b29      	ldr	r3, [pc, #164]	@ (8006a14 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 800696e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006970:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006974:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8006976:	693b      	ldr	r3, [r7, #16]
 8006978:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800697c:	d039      	beq.n	80069f2 <HAL_RCCEx_GetPeriphCLKFreq+0x1136>
 800697e:	693b      	ldr	r3, [r7, #16]
 8006980:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006984:	d83d      	bhi.n	8006a02 <HAL_RCCEx_GetPeriphCLKFreq+0x1146>
 8006986:	693b      	ldr	r3, [r7, #16]
 8006988:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800698c:	d035      	beq.n	80069fa <HAL_RCCEx_GetPeriphCLKFreq+0x113e>
 800698e:	693b      	ldr	r3, [r7, #16]
 8006990:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006994:	d835      	bhi.n	8006a02 <HAL_RCCEx_GetPeriphCLKFreq+0x1146>
 8006996:	693b      	ldr	r3, [r7, #16]
 8006998:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800699c:	d01f      	beq.n	80069de <HAL_RCCEx_GetPeriphCLKFreq+0x1122>
 800699e:	693b      	ldr	r3, [r7, #16]
 80069a0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80069a4:	d82d      	bhi.n	8006a02 <HAL_RCCEx_GetPeriphCLKFreq+0x1146>
 80069a6:	693b      	ldr	r3, [r7, #16]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d004      	beq.n	80069b6 <HAL_RCCEx_GetPeriphCLKFreq+0x10fa>
 80069ac:	693b      	ldr	r3, [r7, #16]
 80069ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80069b2:	d00a      	beq.n	80069ca <HAL_RCCEx_GetPeriphCLKFreq+0x110e>
          break;
 80069b4:	e025      	b.n	8006a02 <HAL_RCCEx_GetPeriphCLKFreq+0x1146>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 80069b6:	4b17      	ldr	r3, [pc, #92]	@ (8006a14 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 80069b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80069be:	2b00      	cmp	r3, #0
 80069c0:	d021      	beq.n	8006a06 <HAL_RCCEx_GetPeriphCLKFreq+0x114a>
            frequency = HAL_RCC_GetPLL1QFreq();
 80069c2:	f7fd fcb1 	bl	8004328 <HAL_RCC_GetPLL1QFreq>
 80069c6:	6178      	str	r0, [r7, #20]
          break;
 80069c8:	e01d      	b.n	8006a06 <HAL_RCCEx_GetPeriphCLKFreq+0x114a>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 80069ca:	4b12      	ldr	r3, [pc, #72]	@ (8006a14 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 80069cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069ce:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d019      	beq.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x114e>
            frequency = HAL_RCC_GetPLL2PFreq();
 80069d6:	f7fd fcbd 	bl	8004354 <HAL_RCC_GetPLL2PFreq>
 80069da:	6178      	str	r0, [r7, #20]
          break;
 80069dc:	e015      	b.n	8006a0a <HAL_RCCEx_GetPeriphCLKFreq+0x114e>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 80069de:	4b0d      	ldr	r3, [pc, #52]	@ (8006a14 <HAL_RCCEx_GetPeriphCLKFreq+0x1158>)
 80069e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069e2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d011      	beq.n	8006a0e <HAL_RCCEx_GetPeriphCLKFreq+0x1152>
            frequency = HAL_RCC_GetPLL3PFreq();
 80069ea:	f7fd fd23 	bl	8004434 <HAL_RCC_GetPLL3PFreq>
 80069ee:	6178      	str	r0, [r7, #20]
          break;
 80069f0:	e00d      	b.n	8006a0e <HAL_RCCEx_GetPeriphCLKFreq+0x1152>
          frequency = RCC_GetCLKPFreq();
 80069f2:	f000 faa3 	bl	8006f3c <RCC_GetCLKPFreq>
 80069f6:	6178      	str	r0, [r7, #20]
          break;
 80069f8:	e00a      	b.n	8006a10 <HAL_RCCEx_GetPeriphCLKFreq+0x1154>
          frequency = EXTERNAL_CLOCK_VALUE;
 80069fa:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 80069fe:	617b      	str	r3, [r7, #20]
          break;
 8006a00:	e006      	b.n	8006a10 <HAL_RCCEx_GetPeriphCLKFreq+0x1154>
          break;
 8006a02:	bf00      	nop
 8006a04:	e295      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006a06:	bf00      	nop
 8006a08:	e293      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006a0a:	bf00      	nop
 8006a0c:	e291      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006a0e:	bf00      	nop
      break;
 8006a10:	e28f      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
 8006a12:	bf00      	nop
 8006a14:	58024400 	.word	0x58024400
 8006a18:	03d09000 	.word	0x03d09000
      clocksource = __HAL_RCC_GET_SPI23_SOURCE();
 8006a1c:	4b92      	ldr	r3, [pc, #584]	@ (8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8006a1e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006a20:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006a24:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8006a26:	693b      	ldr	r3, [r7, #16]
 8006a28:	2b40      	cmp	r3, #64	@ 0x40
 8006a2a:	d033      	beq.n	8006a94 <HAL_RCCEx_GetPeriphCLKFreq+0x11d8>
 8006a2c:	693b      	ldr	r3, [r7, #16]
 8006a2e:	2b40      	cmp	r3, #64	@ 0x40
 8006a30:	d838      	bhi.n	8006aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x11e8>
 8006a32:	693b      	ldr	r3, [r7, #16]
 8006a34:	2b30      	cmp	r3, #48	@ 0x30
 8006a36:	d031      	beq.n	8006a9c <HAL_RCCEx_GetPeriphCLKFreq+0x11e0>
 8006a38:	693b      	ldr	r3, [r7, #16]
 8006a3a:	2b30      	cmp	r3, #48	@ 0x30
 8006a3c:	d832      	bhi.n	8006aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x11e8>
 8006a3e:	693b      	ldr	r3, [r7, #16]
 8006a40:	2b20      	cmp	r3, #32
 8006a42:	d01d      	beq.n	8006a80 <HAL_RCCEx_GetPeriphCLKFreq+0x11c4>
 8006a44:	693b      	ldr	r3, [r7, #16]
 8006a46:	2b20      	cmp	r3, #32
 8006a48:	d82c      	bhi.n	8006aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x11e8>
 8006a4a:	693b      	ldr	r3, [r7, #16]
 8006a4c:	2b00      	cmp	r3, #0
 8006a4e:	d003      	beq.n	8006a58 <HAL_RCCEx_GetPeriphCLKFreq+0x119c>
 8006a50:	693b      	ldr	r3, [r7, #16]
 8006a52:	2b10      	cmp	r3, #16
 8006a54:	d00a      	beq.n	8006a6c <HAL_RCCEx_GetPeriphCLKFreq+0x11b0>
          break;
 8006a56:	e025      	b.n	8006aa4 <HAL_RCCEx_GetPeriphCLKFreq+0x11e8>
          if (__HAL_RCC_GET_PLL1CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8006a58:	4b83      	ldr	r3, [pc, #524]	@ (8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8006a5a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d021      	beq.n	8006aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x11ec>
            frequency = HAL_RCC_GetPLL1QFreq();
 8006a64:	f7fd fc60 	bl	8004328 <HAL_RCC_GetPLL1QFreq>
 8006a68:	6178      	str	r0, [r7, #20]
          break;
 8006a6a:	e01d      	b.n	8006aa8 <HAL_RCCEx_GetPeriphCLKFreq+0x11ec>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 8006a6c:	4b7e      	ldr	r3, [pc, #504]	@ (8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8006a6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a70:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d019      	beq.n	8006aac <HAL_RCCEx_GetPeriphCLKFreq+0x11f0>
            frequency = HAL_RCC_GetPLL2PFreq();
 8006a78:	f7fd fc6c 	bl	8004354 <HAL_RCC_GetPLL2PFreq>
 8006a7c:	6178      	str	r0, [r7, #20]
          break;
 8006a7e:	e015      	b.n	8006aac <HAL_RCCEx_GetPeriphCLKFreq+0x11f0>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_PCLK) != 0U)
 8006a80:	4b79      	ldr	r3, [pc, #484]	@ (8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8006a82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006a84:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	d011      	beq.n	8006ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x11f4>
            frequency = HAL_RCC_GetPLL3PFreq();
 8006a8c:	f7fd fcd2 	bl	8004434 <HAL_RCC_GetPLL3PFreq>
 8006a90:	6178      	str	r0, [r7, #20]
          break;
 8006a92:	e00d      	b.n	8006ab0 <HAL_RCCEx_GetPeriphCLKFreq+0x11f4>
          frequency = RCC_GetCLKPFreq();
 8006a94:	f000 fa52 	bl	8006f3c <RCC_GetCLKPFreq>
 8006a98:	6178      	str	r0, [r7, #20]
          break;
 8006a9a:	e00a      	b.n	8006ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x11f6>
          frequency = EXTERNAL_CLOCK_VALUE;
 8006a9c:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8006aa0:	617b      	str	r3, [r7, #20]
          break;
 8006aa2:	e006      	b.n	8006ab2 <HAL_RCCEx_GetPeriphCLKFreq+0x11f6>
          break;
 8006aa4:	bf00      	nop
 8006aa6:	e244      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006aa8:	bf00      	nop
 8006aaa:	e242      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006aac:	bf00      	nop
 8006aae:	e240      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006ab0:	bf00      	nop
      break;
 8006ab2:	e23e      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_SPI45_SOURCE();
 8006ab4:	4b6c      	ldr	r3, [pc, #432]	@ (8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8006ab6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ab8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006abc:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8006abe:	693b      	ldr	r3, [r7, #16]
 8006ac0:	2b50      	cmp	r3, #80	@ 0x50
 8006ac2:	d052      	beq.n	8006b6a <HAL_RCCEx_GetPeriphCLKFreq+0x12ae>
 8006ac4:	693b      	ldr	r3, [r7, #16]
 8006ac6:	2b50      	cmp	r3, #80	@ 0x50
 8006ac8:	d858      	bhi.n	8006b7c <HAL_RCCEx_GetPeriphCLKFreq+0x12c0>
 8006aca:	693b      	ldr	r3, [r7, #16]
 8006acc:	2b40      	cmp	r3, #64	@ 0x40
 8006ace:	d043      	beq.n	8006b58 <HAL_RCCEx_GetPeriphCLKFreq+0x129c>
 8006ad0:	693b      	ldr	r3, [r7, #16]
 8006ad2:	2b40      	cmp	r3, #64	@ 0x40
 8006ad4:	d852      	bhi.n	8006b7c <HAL_RCCEx_GetPeriphCLKFreq+0x12c0>
 8006ad6:	693b      	ldr	r3, [r7, #16]
 8006ad8:	2b30      	cmp	r3, #48	@ 0x30
 8006ada:	d027      	beq.n	8006b2c <HAL_RCCEx_GetPeriphCLKFreq+0x1270>
 8006adc:	693b      	ldr	r3, [r7, #16]
 8006ade:	2b30      	cmp	r3, #48	@ 0x30
 8006ae0:	d84c      	bhi.n	8006b7c <HAL_RCCEx_GetPeriphCLKFreq+0x12c0>
 8006ae2:	693b      	ldr	r3, [r7, #16]
 8006ae4:	2b20      	cmp	r3, #32
 8006ae6:	d017      	beq.n	8006b18 <HAL_RCCEx_GetPeriphCLKFreq+0x125c>
 8006ae8:	693b      	ldr	r3, [r7, #16]
 8006aea:	2b20      	cmp	r3, #32
 8006aec:	d846      	bhi.n	8006b7c <HAL_RCCEx_GetPeriphCLKFreq+0x12c0>
 8006aee:	693b      	ldr	r3, [r7, #16]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d003      	beq.n	8006afc <HAL_RCCEx_GetPeriphCLKFreq+0x1240>
 8006af4:	693b      	ldr	r3, [r7, #16]
 8006af6:	2b10      	cmp	r3, #16
 8006af8:	d004      	beq.n	8006b04 <HAL_RCCEx_GetPeriphCLKFreq+0x1248>
          break;
 8006afa:	e03f      	b.n	8006b7c <HAL_RCCEx_GetPeriphCLKFreq+0x12c0>
          frequency = HAL_RCC_GetPCLK2Freq();
 8006afc:	f7fd fbdc 	bl	80042b8 <HAL_RCC_GetPCLK2Freq>
 8006b00:	6178      	str	r0, [r7, #20]
          break;
 8006b02:	e046      	b.n	8006b92 <HAL_RCCEx_GetPeriphCLKFreq+0x12d6>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8006b04:	4b58      	ldr	r3, [pc, #352]	@ (8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8006b06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b08:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d037      	beq.n	8006b80 <HAL_RCCEx_GetPeriphCLKFreq+0x12c4>
            frequency = HAL_RCC_GetPLL2QFreq();
 8006b10:	f7fd fc36 	bl	8004380 <HAL_RCC_GetPLL2QFreq>
 8006b14:	6178      	str	r0, [r7, #20]
          break;
 8006b16:	e033      	b.n	8006b80 <HAL_RCCEx_GetPeriphCLKFreq+0x12c4>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8006b18:	4b53      	ldr	r3, [pc, #332]	@ (8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8006b1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006b1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d02f      	beq.n	8006b84 <HAL_RCCEx_GetPeriphCLKFreq+0x12c8>
            frequency = HAL_RCC_GetPLL3QFreq();
 8006b24:	f7fd fc9c 	bl	8004460 <HAL_RCC_GetPLL3QFreq>
 8006b28:	6178      	str	r0, [r7, #20]
          break;
 8006b2a:	e02b      	b.n	8006b84 <HAL_RCCEx_GetPeriphCLKFreq+0x12c8>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006b2c:	4b4e      	ldr	r3, [pc, #312]	@ (8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f003 0304 	and.w	r3, r3, #4
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d027      	beq.n	8006b88 <HAL_RCCEx_GetPeriphCLKFreq+0x12cc>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8006b38:	4b4b      	ldr	r3, [pc, #300]	@ (8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	f003 0320 	and.w	r3, r3, #32
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	d021      	beq.n	8006b88 <HAL_RCCEx_GetPeriphCLKFreq+0x12cc>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006b44:	4b48      	ldr	r3, [pc, #288]	@ (8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	08db      	lsrs	r3, r3, #3
 8006b4a:	f003 0303 	and.w	r3, r3, #3
 8006b4e:	4a47      	ldr	r2, [pc, #284]	@ (8006c6c <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>)
 8006b50:	fa22 f303 	lsr.w	r3, r2, r3
 8006b54:	617b      	str	r3, [r7, #20]
          break;
 8006b56:	e017      	b.n	8006b88 <HAL_RCCEx_GetPeriphCLKFreq+0x12cc>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8006b58:	4b43      	ldr	r3, [pc, #268]	@ (8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d013      	beq.n	8006b8c <HAL_RCCEx_GetPeriphCLKFreq+0x12d0>
            frequency = CSI_VALUE;
 8006b64:	4b42      	ldr	r3, [pc, #264]	@ (8006c70 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 8006b66:	617b      	str	r3, [r7, #20]
          break;
 8006b68:	e010      	b.n	8006b8c <HAL_RCCEx_GetPeriphCLKFreq+0x12d0>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006b6a:	4b3f      	ldr	r3, [pc, #252]	@ (8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d00c      	beq.n	8006b90 <HAL_RCCEx_GetPeriphCLKFreq+0x12d4>
            frequency = HSE_VALUE;
 8006b76:	4b3f      	ldr	r3, [pc, #252]	@ (8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x13b8>)
 8006b78:	617b      	str	r3, [r7, #20]
          break;
 8006b7a:	e009      	b.n	8006b90 <HAL_RCCEx_GetPeriphCLKFreq+0x12d4>
          break;
 8006b7c:	bf00      	nop
 8006b7e:	e1d8      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006b80:	bf00      	nop
 8006b82:	e1d6      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006b84:	bf00      	nop
 8006b86:	e1d4      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006b88:	bf00      	nop
 8006b8a:	e1d2      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006b8c:	bf00      	nop
 8006b8e:	e1d0      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006b90:	bf00      	nop
      break;
 8006b92:	e1ce      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_SPI6_SOURCE();
 8006b94:	4b34      	ldr	r3, [pc, #208]	@ (8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8006b96:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006b98:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8006b9c:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8006b9e:	693b      	ldr	r3, [r7, #16]
 8006ba0:	2b50      	cmp	r3, #80	@ 0x50
 8006ba2:	d052      	beq.n	8006c4a <HAL_RCCEx_GetPeriphCLKFreq+0x138e>
 8006ba4:	693b      	ldr	r3, [r7, #16]
 8006ba6:	2b50      	cmp	r3, #80	@ 0x50
 8006ba8:	d858      	bhi.n	8006c5c <HAL_RCCEx_GetPeriphCLKFreq+0x13a0>
 8006baa:	693b      	ldr	r3, [r7, #16]
 8006bac:	2b40      	cmp	r3, #64	@ 0x40
 8006bae:	d043      	beq.n	8006c38 <HAL_RCCEx_GetPeriphCLKFreq+0x137c>
 8006bb0:	693b      	ldr	r3, [r7, #16]
 8006bb2:	2b40      	cmp	r3, #64	@ 0x40
 8006bb4:	d852      	bhi.n	8006c5c <HAL_RCCEx_GetPeriphCLKFreq+0x13a0>
 8006bb6:	693b      	ldr	r3, [r7, #16]
 8006bb8:	2b30      	cmp	r3, #48	@ 0x30
 8006bba:	d027      	beq.n	8006c0c <HAL_RCCEx_GetPeriphCLKFreq+0x1350>
 8006bbc:	693b      	ldr	r3, [r7, #16]
 8006bbe:	2b30      	cmp	r3, #48	@ 0x30
 8006bc0:	d84c      	bhi.n	8006c5c <HAL_RCCEx_GetPeriphCLKFreq+0x13a0>
 8006bc2:	693b      	ldr	r3, [r7, #16]
 8006bc4:	2b20      	cmp	r3, #32
 8006bc6:	d017      	beq.n	8006bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x133c>
 8006bc8:	693b      	ldr	r3, [r7, #16]
 8006bca:	2b20      	cmp	r3, #32
 8006bcc:	d846      	bhi.n	8006c5c <HAL_RCCEx_GetPeriphCLKFreq+0x13a0>
 8006bce:	693b      	ldr	r3, [r7, #16]
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d003      	beq.n	8006bdc <HAL_RCCEx_GetPeriphCLKFreq+0x1320>
 8006bd4:	693b      	ldr	r3, [r7, #16]
 8006bd6:	2b10      	cmp	r3, #16
 8006bd8:	d004      	beq.n	8006be4 <HAL_RCCEx_GetPeriphCLKFreq+0x1328>
          break;
 8006bda:	e03f      	b.n	8006c5c <HAL_RCCEx_GetPeriphCLKFreq+0x13a0>
          frequency = HAL_RCC_GetPCLK4Freq();
 8006bdc:	f7fd fb88 	bl	80042f0 <HAL_RCC_GetPCLK4Freq>
 8006be0:	6178      	str	r0, [r7, #20]
          break;
 8006be2:	e04e      	b.n	8006c82 <HAL_RCCEx_GetPeriphCLKFreq+0x13c6>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8006be4:	4b20      	ldr	r3, [pc, #128]	@ (8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8006be6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006be8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d037      	beq.n	8006c60 <HAL_RCCEx_GetPeriphCLKFreq+0x13a4>
            frequency = HAL_RCC_GetPLL2QFreq();
 8006bf0:	f7fd fbc6 	bl	8004380 <HAL_RCC_GetPLL2QFreq>
 8006bf4:	6178      	str	r0, [r7, #20]
          break;
 8006bf6:	e033      	b.n	8006c60 <HAL_RCCEx_GetPeriphCLKFreq+0x13a4>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8006bf8:	4b1b      	ldr	r3, [pc, #108]	@ (8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8006bfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006bfc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006c00:	2b00      	cmp	r3, #0
 8006c02:	d02f      	beq.n	8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
            frequency = HAL_RCC_GetPLL3QFreq();
 8006c04:	f7fd fc2c 	bl	8004460 <HAL_RCC_GetPLL3QFreq>
 8006c08:	6178      	str	r0, [r7, #20]
          break;
 8006c0a:	e02b      	b.n	8006c64 <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006c0c:	4b16      	ldr	r3, [pc, #88]	@ (8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	f003 0304 	and.w	r3, r3, #4
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d02f      	beq.n	8006c78 <HAL_RCCEx_GetPeriphCLKFreq+0x13bc>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8006c18:	4b13      	ldr	r3, [pc, #76]	@ (8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	f003 0320 	and.w	r3, r3, #32
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d029      	beq.n	8006c78 <HAL_RCCEx_GetPeriphCLKFreq+0x13bc>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006c24:	4b10      	ldr	r3, [pc, #64]	@ (8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	08db      	lsrs	r3, r3, #3
 8006c2a:	f003 0303 	and.w	r3, r3, #3
 8006c2e:	4a0f      	ldr	r2, [pc, #60]	@ (8006c6c <HAL_RCCEx_GetPeriphCLKFreq+0x13b0>)
 8006c30:	fa22 f303 	lsr.w	r3, r2, r3
 8006c34:	617b      	str	r3, [r7, #20]
          break;
 8006c36:	e01f      	b.n	8006c78 <HAL_RCCEx_GetPeriphCLKFreq+0x13bc>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8006c38:	4b0b      	ldr	r3, [pc, #44]	@ (8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006c40:	2b00      	cmp	r3, #0
 8006c42:	d01b      	beq.n	8006c7c <HAL_RCCEx_GetPeriphCLKFreq+0x13c0>
            frequency = CSI_VALUE;
 8006c44:	4b0a      	ldr	r3, [pc, #40]	@ (8006c70 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 8006c46:	617b      	str	r3, [r7, #20]
          break;
 8006c48:	e018      	b.n	8006c7c <HAL_RCCEx_GetPeriphCLKFreq+0x13c0>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006c4a:	4b07      	ldr	r3, [pc, #28]	@ (8006c68 <HAL_RCCEx_GetPeriphCLKFreq+0x13ac>)
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d014      	beq.n	8006c80 <HAL_RCCEx_GetPeriphCLKFreq+0x13c4>
            frequency = HSE_VALUE;
 8006c56:	4b07      	ldr	r3, [pc, #28]	@ (8006c74 <HAL_RCCEx_GetPeriphCLKFreq+0x13b8>)
 8006c58:	617b      	str	r3, [r7, #20]
          break;
 8006c5a:	e011      	b.n	8006c80 <HAL_RCCEx_GetPeriphCLKFreq+0x13c4>
          break;
 8006c5c:	bf00      	nop
 8006c5e:	e168      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006c60:	bf00      	nop
 8006c62:	e166      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006c64:	bf00      	nop
 8006c66:	e164      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
 8006c68:	58024400 	.word	0x58024400
 8006c6c:	03d09000 	.word	0x03d09000
 8006c70:	003d0900 	.word	0x003d0900
 8006c74:	016e3600 	.word	0x016e3600
          break;
 8006c78:	bf00      	nop
 8006c7a:	e15a      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006c7c:	bf00      	nop
 8006c7e:	e158      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006c80:	bf00      	nop
      break;
 8006c82:	e156      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_USART1_SOURCE();
 8006c84:	4b9e      	ldr	r3, [pc, #632]	@ (8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006c86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006c88:	f003 0307 	and.w	r3, r3, #7
 8006c8c:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8006c8e:	693b      	ldr	r3, [r7, #16]
 8006c90:	2b05      	cmp	r3, #5
 8006c92:	d850      	bhi.n	8006d36 <HAL_RCCEx_GetPeriphCLKFreq+0x147a>
 8006c94:	a201      	add	r2, pc, #4	@ (adr r2, 8006c9c <HAL_RCCEx_GetPeriphCLKFreq+0x13e0>)
 8006c96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c9a:	bf00      	nop
 8006c9c:	08006cb5 	.word	0x08006cb5
 8006ca0:	08006cbd 	.word	0x08006cbd
 8006ca4:	08006cd1 	.word	0x08006cd1
 8006ca8:	08006ce5 	.word	0x08006ce5
 8006cac:	08006d11 	.word	0x08006d11
 8006cb0:	08006d23 	.word	0x08006d23
          frequency = HAL_RCC_GetPCLK2Freq();
 8006cb4:	f7fd fb00 	bl	80042b8 <HAL_RCC_GetPCLK2Freq>
 8006cb8:	6178      	str	r0, [r7, #20]
          break;
 8006cba:	e047      	b.n	8006d4c <HAL_RCCEx_GetPeriphCLKFreq+0x1490>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8006cbc:	4b90      	ldr	r3, [pc, #576]	@ (8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006cbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cc0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006cc4:	2b00      	cmp	r3, #0
 8006cc6:	d038      	beq.n	8006d3a <HAL_RCCEx_GetPeriphCLKFreq+0x147e>
            frequency = HAL_RCC_GetPLL2QFreq();
 8006cc8:	f7fd fb5a 	bl	8004380 <HAL_RCC_GetPLL2QFreq>
 8006ccc:	6178      	str	r0, [r7, #20]
          break;
 8006cce:	e034      	b.n	8006d3a <HAL_RCCEx_GetPeriphCLKFreq+0x147e>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8006cd0:	4b8b      	ldr	r3, [pc, #556]	@ (8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006cd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cd4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d030      	beq.n	8006d3e <HAL_RCCEx_GetPeriphCLKFreq+0x1482>
            frequency = HAL_RCC_GetPLL3QFreq();
 8006cdc:	f7fd fbc0 	bl	8004460 <HAL_RCC_GetPLL3QFreq>
 8006ce0:	6178      	str	r0, [r7, #20]
          break;
 8006ce2:	e02c      	b.n	8006d3e <HAL_RCCEx_GetPeriphCLKFreq+0x1482>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006ce4:	4b86      	ldr	r3, [pc, #536]	@ (8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f003 0304 	and.w	r3, r3, #4
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d028      	beq.n	8006d42 <HAL_RCCEx_GetPeriphCLKFreq+0x1486>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8006cf0:	4b83      	ldr	r3, [pc, #524]	@ (8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	f003 0320 	and.w	r3, r3, #32
 8006cf8:	2b00      	cmp	r3, #0
 8006cfa:	d022      	beq.n	8006d42 <HAL_RCCEx_GetPeriphCLKFreq+0x1486>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006cfc:	4b80      	ldr	r3, [pc, #512]	@ (8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	08db      	lsrs	r3, r3, #3
 8006d02:	f003 0303 	and.w	r3, r3, #3
 8006d06:	4a7f      	ldr	r2, [pc, #508]	@ (8006f04 <HAL_RCCEx_GetPeriphCLKFreq+0x1648>)
 8006d08:	fa22 f303 	lsr.w	r3, r2, r3
 8006d0c:	617b      	str	r3, [r7, #20]
          break;
 8006d0e:	e018      	b.n	8006d42 <HAL_RCCEx_GetPeriphCLKFreq+0x1486>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8006d10:	4b7b      	ldr	r3, [pc, #492]	@ (8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006d12:	681b      	ldr	r3, [r3, #0]
 8006d14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d014      	beq.n	8006d46 <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
            frequency = CSI_VALUE;
 8006d1c:	4b7a      	ldr	r3, [pc, #488]	@ (8006f08 <HAL_RCCEx_GetPeriphCLKFreq+0x164c>)
 8006d1e:	617b      	str	r3, [r7, #20]
          break;
 8006d20:	e011      	b.n	8006d46 <HAL_RCCEx_GetPeriphCLKFreq+0x148a>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006d22:	4b77      	ldr	r3, [pc, #476]	@ (8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006d24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006d26:	f003 0302 	and.w	r3, r3, #2
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d00d      	beq.n	8006d4a <HAL_RCCEx_GetPeriphCLKFreq+0x148e>
            frequency = LSE_VALUE;
 8006d2e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006d32:	617b      	str	r3, [r7, #20]
          break;
 8006d34:	e009      	b.n	8006d4a <HAL_RCCEx_GetPeriphCLKFreq+0x148e>
          break;
 8006d36:	bf00      	nop
 8006d38:	e0fb      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006d3a:	bf00      	nop
 8006d3c:	e0f9      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006d3e:	bf00      	nop
 8006d40:	e0f7      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006d42:	bf00      	nop
 8006d44:	e0f5      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006d46:	bf00      	nop
 8006d48:	e0f3      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006d4a:	bf00      	nop
      break;
 8006d4c:	e0f1      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_USART234578_SOURCE();
 8006d4e:	4b6c      	ldr	r3, [pc, #432]	@ (8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006d50:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d52:	f003 0307 	and.w	r3, r3, #7
 8006d56:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8006d58:	693b      	ldr	r3, [r7, #16]
 8006d5a:	2b05      	cmp	r3, #5
 8006d5c:	d84f      	bhi.n	8006dfe <HAL_RCCEx_GetPeriphCLKFreq+0x1542>
 8006d5e:	a201      	add	r2, pc, #4	@ (adr r2, 8006d64 <HAL_RCCEx_GetPeriphCLKFreq+0x14a8>)
 8006d60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d64:	08006d7d 	.word	0x08006d7d
 8006d68:	08006d85 	.word	0x08006d85
 8006d6c:	08006d99 	.word	0x08006d99
 8006d70:	08006dad 	.word	0x08006dad
 8006d74:	08006dd9 	.word	0x08006dd9
 8006d78:	08006deb 	.word	0x08006deb
          frequency = HAL_RCC_GetPCLK1Freq();
 8006d7c:	f7fd fa80 	bl	8004280 <HAL_RCC_GetPCLK1Freq>
 8006d80:	6178      	str	r0, [r7, #20]
          break;
 8006d82:	e047      	b.n	8006e14 <HAL_RCCEx_GetPeriphCLKFreq+0x1558>
          if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8006d84:	4b5e      	ldr	r3, [pc, #376]	@ (8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006d86:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d88:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d038      	beq.n	8006e02 <HAL_RCCEx_GetPeriphCLKFreq+0x1546>
            frequency = HAL_RCC_GetPLL2QFreq();
 8006d90:	f7fd faf6 	bl	8004380 <HAL_RCC_GetPLL2QFreq>
 8006d94:	6178      	str	r0, [r7, #20]
          break;
 8006d96:	e034      	b.n	8006e02 <HAL_RCCEx_GetPeriphCLKFreq+0x1546>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8006d98:	4b59      	ldr	r3, [pc, #356]	@ (8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006d9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006d9c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d030      	beq.n	8006e06 <HAL_RCCEx_GetPeriphCLKFreq+0x154a>
            frequency = HAL_RCC_GetPLL3QFreq();
 8006da4:	f7fd fb5c 	bl	8004460 <HAL_RCC_GetPLL3QFreq>
 8006da8:	6178      	str	r0, [r7, #20]
          break;
 8006daa:	e02c      	b.n	8006e06 <HAL_RCCEx_GetPeriphCLKFreq+0x154a>
          if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006dac:	4b54      	ldr	r3, [pc, #336]	@ (8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	f003 0304 	and.w	r3, r3, #4
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d028      	beq.n	8006e0a <HAL_RCCEx_GetPeriphCLKFreq+0x154e>
            if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8006db8:	4b51      	ldr	r3, [pc, #324]	@ (8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006dba:	681b      	ldr	r3, [r3, #0]
 8006dbc:	f003 0320 	and.w	r3, r3, #32
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d022      	beq.n	8006e0a <HAL_RCCEx_GetPeriphCLKFreq+0x154e>
              frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006dc4:	4b4e      	ldr	r3, [pc, #312]	@ (8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	08db      	lsrs	r3, r3, #3
 8006dca:	f003 0303 	and.w	r3, r3, #3
 8006dce:	4a4d      	ldr	r2, [pc, #308]	@ (8006f04 <HAL_RCCEx_GetPeriphCLKFreq+0x1648>)
 8006dd0:	fa22 f303 	lsr.w	r3, r2, r3
 8006dd4:	617b      	str	r3, [r7, #20]
          break;
 8006dd6:	e018      	b.n	8006e0a <HAL_RCCEx_GetPeriphCLKFreq+0x154e>
          if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8006dd8:	4b49      	ldr	r3, [pc, #292]	@ (8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d014      	beq.n	8006e0e <HAL_RCCEx_GetPeriphCLKFreq+0x1552>
            frequency = CSI_VALUE;
 8006de4:	4b48      	ldr	r3, [pc, #288]	@ (8006f08 <HAL_RCCEx_GetPeriphCLKFreq+0x164c>)
 8006de6:	617b      	str	r3, [r7, #20]
          break;
 8006de8:	e011      	b.n	8006e0e <HAL_RCCEx_GetPeriphCLKFreq+0x1552>
          if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006dea:	4b45      	ldr	r3, [pc, #276]	@ (8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006dec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006dee:	f003 0302 	and.w	r3, r3, #2
 8006df2:	2b00      	cmp	r3, #0
 8006df4:	d00d      	beq.n	8006e12 <HAL_RCCEx_GetPeriphCLKFreq+0x1556>
            frequency = LSE_VALUE;
 8006df6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006dfa:	617b      	str	r3, [r7, #20]
          break;
 8006dfc:	e009      	b.n	8006e12 <HAL_RCCEx_GetPeriphCLKFreq+0x1556>
          break;
 8006dfe:	bf00      	nop
 8006e00:	e097      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006e02:	bf00      	nop
 8006e04:	e095      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006e06:	bf00      	nop
 8006e08:	e093      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006e0a:	bf00      	nop
 8006e0c:	e091      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006e0e:	bf00      	nop
 8006e10:	e08f      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006e12:	bf00      	nop
      break;
 8006e14:	e08d      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_USBPHYC_SOURCE();
 8006e16:	4b3a      	ldr	r3, [pc, #232]	@ (8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006e18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e1a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8006e1e:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8006e20:	693b      	ldr	r3, [r7, #16]
 8006e22:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e26:	d01d      	beq.n	8006e64 <HAL_RCCEx_GetPeriphCLKFreq+0x15a8>
 8006e28:	693b      	ldr	r3, [r7, #16]
 8006e2a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e2e:	d823      	bhi.n	8006e78 <HAL_RCCEx_GetPeriphCLKFreq+0x15bc>
 8006e30:	693b      	ldr	r3, [r7, #16]
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d004      	beq.n	8006e40 <HAL_RCCEx_GetPeriphCLKFreq+0x1584>
 8006e36:	693b      	ldr	r3, [r7, #16]
 8006e38:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e3c:	d009      	beq.n	8006e52 <HAL_RCCEx_GetPeriphCLKFreq+0x1596>
          break;
 8006e3e:	e01b      	b.n	8006e78 <HAL_RCCEx_GetPeriphCLKFreq+0x15bc>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006e40:	4b2f      	ldr	r3, [pc, #188]	@ (8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d017      	beq.n	8006e7c <HAL_RCCEx_GetPeriphCLKFreq+0x15c0>
            frequency = HSE_VALUE;
 8006e4c:	4b2f      	ldr	r3, [pc, #188]	@ (8006f0c <HAL_RCCEx_GetPeriphCLKFreq+0x1650>)
 8006e4e:	617b      	str	r3, [r7, #20]
          break;
 8006e50:	e014      	b.n	8006e7c <HAL_RCCEx_GetPeriphCLKFreq+0x15c0>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006e52:	4b2b      	ldr	r3, [pc, #172]	@ (8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d010      	beq.n	8006e80 <HAL_RCCEx_GetPeriphCLKFreq+0x15c4>
            frequency = (HSE_VALUE >> 1UL);
 8006e5e:	4b2c      	ldr	r3, [pc, #176]	@ (8006f10 <HAL_RCCEx_GetPeriphCLKFreq+0x1654>)
 8006e60:	617b      	str	r3, [r7, #20]
          break;
 8006e62:	e00d      	b.n	8006e80 <HAL_RCCEx_GetPeriphCLKFreq+0x15c4>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8006e64:	4b26      	ldr	r3, [pc, #152]	@ (8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006e66:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006e6c:	2b00      	cmp	r3, #0
 8006e6e:	d009      	beq.n	8006e84 <HAL_RCCEx_GetPeriphCLKFreq+0x15c8>
            frequency = HAL_RCC_GetPLL3QFreq();
 8006e70:	f7fd faf6 	bl	8004460 <HAL_RCC_GetPLL3QFreq>
 8006e74:	6178      	str	r0, [r7, #20]
          break;
 8006e76:	e005      	b.n	8006e84 <HAL_RCCEx_GetPeriphCLKFreq+0x15c8>
          break;
 8006e78:	bf00      	nop
 8006e7a:	e05a      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006e7c:	bf00      	nop
 8006e7e:	e058      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006e80:	bf00      	nop
 8006e82:	e056      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006e84:	bf00      	nop
      break;
 8006e86:	e054      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      clocksource = __HAL_RCC_GET_USBOTGFS_SOURCE();
 8006e88:	4b1d      	ldr	r3, [pc, #116]	@ (8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006e8a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e8c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8006e90:	613b      	str	r3, [r7, #16]
      switch (clocksource)
 8006e92:	693b      	ldr	r3, [r7, #16]
 8006e94:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006e98:	d02f      	beq.n	8006efa <HAL_RCCEx_GetPeriphCLKFreq+0x163e>
 8006e9a:	693b      	ldr	r3, [r7, #16]
 8006e9c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006ea0:	d83a      	bhi.n	8006f18 <HAL_RCCEx_GetPeriphCLKFreq+0x165c>
 8006ea2:	693b      	ldr	r3, [r7, #16]
 8006ea4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ea8:	d01e      	beq.n	8006ee8 <HAL_RCCEx_GetPeriphCLKFreq+0x162c>
 8006eaa:	693b      	ldr	r3, [r7, #16]
 8006eac:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006eb0:	d832      	bhi.n	8006f18 <HAL_RCCEx_GetPeriphCLKFreq+0x165c>
 8006eb2:	693b      	ldr	r3, [r7, #16]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d004      	beq.n	8006ec2 <HAL_RCCEx_GetPeriphCLKFreq+0x1606>
 8006eb8:	693b      	ldr	r3, [r7, #16]
 8006eba:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006ebe:	d009      	beq.n	8006ed4 <HAL_RCCEx_GetPeriphCLKFreq+0x1618>
          break;
 8006ec0:	e02a      	b.n	8006f18 <HAL_RCCEx_GetPeriphCLKFreq+0x165c>
          if (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8006ec2:	4b0f      	ldr	r3, [pc, #60]	@ (8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d026      	beq.n	8006f1c <HAL_RCCEx_GetPeriphCLKFreq+0x1660>
            frequency = HSI48_VALUE;
 8006ece:	4b11      	ldr	r3, [pc, #68]	@ (8006f14 <HAL_RCCEx_GetPeriphCLKFreq+0x1658>)
 8006ed0:	617b      	str	r3, [r7, #20]
          break;
 8006ed2:	e023      	b.n	8006f1c <HAL_RCCEx_GetPeriphCLKFreq+0x1660>
          if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL_QCLK) != 0U)
 8006ed4:	4b0a      	ldr	r3, [pc, #40]	@ (8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006ed6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006ed8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d01f      	beq.n	8006f20 <HAL_RCCEx_GetPeriphCLKFreq+0x1664>
            frequency = HAL_RCC_GetPLL3QFreq();
 8006ee0:	f7fd fabe 	bl	8004460 <HAL_RCC_GetPLL3QFreq>
 8006ee4:	6178      	str	r0, [r7, #20]
          break;
 8006ee6:	e01b      	b.n	8006f20 <HAL_RCCEx_GetPeriphCLKFreq+0x1664>
          if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006ee8:	4b05      	ldr	r3, [pc, #20]	@ (8006f00 <HAL_RCCEx_GetPeriphCLKFreq+0x1644>)
 8006eea:	681b      	ldr	r3, [r3, #0]
 8006eec:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d017      	beq.n	8006f24 <HAL_RCCEx_GetPeriphCLKFreq+0x1668>
            frequency = HSE_VALUE;
 8006ef4:	4b05      	ldr	r3, [pc, #20]	@ (8006f0c <HAL_RCCEx_GetPeriphCLKFreq+0x1650>)
 8006ef6:	617b      	str	r3, [r7, #20]
          break;
 8006ef8:	e014      	b.n	8006f24 <HAL_RCCEx_GetPeriphCLKFreq+0x1668>
          break;
 8006efa:	bf00      	nop
 8006efc:	e019      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
 8006efe:	bf00      	nop
 8006f00:	58024400 	.word	0x58024400
 8006f04:	03d09000 	.word	0x03d09000
 8006f08:	003d0900 	.word	0x003d0900
 8006f0c:	016e3600 	.word	0x016e3600
 8006f10:	00b71b00 	.word	0x00b71b00
 8006f14:	02dc6c00 	.word	0x02dc6c00
          break;
 8006f18:	bf00      	nop
 8006f1a:	e00a      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006f1c:	bf00      	nop
 8006f1e:	e008      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006f20:	bf00      	nop
 8006f22:	e006      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
          break;
 8006f24:	bf00      	nop
      break;
 8006f26:	e004      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      break;
 8006f28:	bf00      	nop
 8006f2a:	e002      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      break;
 8006f2c:	bf00      	nop
 8006f2e:	e000      	b.n	8006f32 <HAL_RCCEx_GetPeriphCLKFreq+0x1676>
      break;
 8006f30:	bf00      	nop
  }

  return frequency;
 8006f32:	697b      	ldr	r3, [r7, #20]
}
 8006f34:	4618      	mov	r0, r3
 8006f36:	3718      	adds	r7, #24
 8006f38:	46bd      	mov	sp, r7
 8006f3a:	bd80      	pop	{r7, pc}

08006f3c <RCC_GetCLKPFreq>:
/**
  * @brief  Compute PLL2 VCO output frequency
  * @retval Value of PLL2 VCO output frequency
  */
static uint32_t RCC_GetCLKPFreq(void)
{
 8006f3c:	b480      	push	{r7}
 8006f3e:	b083      	sub	sp, #12
 8006f40:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8006f42:	2300      	movs	r3, #0
 8006f44:	607b      	str	r3, [r7, #4]
  uint32_t ckpclocksource;

  ckpclocksource = __HAL_RCC_GET_CLKP_SOURCE();
 8006f46:	4b1f      	ldr	r3, [pc, #124]	@ (8006fc4 <RCC_GetCLKPFreq+0x88>)
 8006f48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006f4a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8006f4e:	603b      	str	r3, [r7, #0]

  if (ckpclocksource == RCC_CLKPSOURCE_HSI)
 8006f50:	683b      	ldr	r3, [r7, #0]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d115      	bne.n	8006f82 <RCC_GetCLKPFreq+0x46>
  {
    if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006f56:	4b1b      	ldr	r3, [pc, #108]	@ (8006fc4 <RCC_GetCLKPFreq+0x88>)
 8006f58:	681b      	ldr	r3, [r3, #0]
 8006f5a:	f003 0304 	and.w	r3, r3, #4
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d028      	beq.n	8006fb4 <RCC_GetCLKPFreq+0x78>
    {
      if (READ_BIT(RCC->CR, RCC_CR_HSIDIVF) != 0U)
 8006f62:	4b18      	ldr	r3, [pc, #96]	@ (8006fc4 <RCC_GetCLKPFreq+0x88>)
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	f003 0320 	and.w	r3, r3, #32
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d022      	beq.n	8006fb4 <RCC_GetCLKPFreq+0x78>
      {
        frequency = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> RCC_CR_HSIDIV_Pos));
 8006f6e:	4b15      	ldr	r3, [pc, #84]	@ (8006fc4 <RCC_GetCLKPFreq+0x88>)
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	08db      	lsrs	r3, r3, #3
 8006f74:	f003 0303 	and.w	r3, r3, #3
 8006f78:	4a13      	ldr	r2, [pc, #76]	@ (8006fc8 <RCC_GetCLKPFreq+0x8c>)
 8006f7a:	fa22 f303 	lsr.w	r3, r2, r3
 8006f7e:	607b      	str	r3, [r7, #4]
 8006f80:	e018      	b.n	8006fb4 <RCC_GetCLKPFreq+0x78>
      {
        /* Can't retrieve HSIDIV value */
      }
    }
  }
  else if (ckpclocksource == RCC_CLKPSOURCE_CSI)
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006f88:	d108      	bne.n	8006f9c <RCC_GetCLKPFreq+0x60>
  {
    if (READ_BIT(RCC->CR, RCC_CR_CSIRDY) != 0U)
 8006f8a:	4b0e      	ldr	r3, [pc, #56]	@ (8006fc4 <RCC_GetCLKPFreq+0x88>)
 8006f8c:	681b      	ldr	r3, [r3, #0]
 8006f8e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d00e      	beq.n	8006fb4 <RCC_GetCLKPFreq+0x78>
    {
      frequency = CSI_VALUE;
 8006f96:	4b0d      	ldr	r3, [pc, #52]	@ (8006fcc <RCC_GetCLKPFreq+0x90>)
 8006f98:	607b      	str	r3, [r7, #4]
 8006f9a:	e00b      	b.n	8006fb4 <RCC_GetCLKPFreq+0x78>
    }
  }
  else if (ckpclocksource == RCC_CLKPSOURCE_HSE)
 8006f9c:	683b      	ldr	r3, [r7, #0]
 8006f9e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006fa2:	d107      	bne.n	8006fb4 <RCC_GetCLKPFreq+0x78>
  {
    if (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006fa4:	4b07      	ldr	r3, [pc, #28]	@ (8006fc4 <RCC_GetCLKPFreq+0x88>)
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006fac:	2b00      	cmp	r3, #0
 8006fae:	d001      	beq.n	8006fb4 <RCC_GetCLKPFreq+0x78>
    {
      frequency = HSE_VALUE;
 8006fb0:	4b07      	ldr	r3, [pc, #28]	@ (8006fd0 <RCC_GetCLKPFreq+0x94>)
 8006fb2:	607b      	str	r3, [r7, #4]
  {
    /* Nothing to do, case the CKPER is disabled */
    /* frequency is by default set to 0          */
  }

  return frequency;
 8006fb4:	687b      	ldr	r3, [r7, #4]
}
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	370c      	adds	r7, #12
 8006fba:	46bd      	mov	sp, r7
 8006fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc0:	4770      	bx	lr
 8006fc2:	bf00      	nop
 8006fc4:	58024400 	.word	0x58024400
 8006fc8:	03d09000 	.word	0x03d09000
 8006fcc:	003d0900 	.word	0x003d0900
 8006fd0:	016e3600 	.word	0x016e3600

08006fd4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006fd4:	b580      	push	{r7, lr}
 8006fd6:	b082      	sub	sp, #8
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d101      	bne.n	8006fe6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006fe2:	2301      	movs	r3, #1
 8006fe4:	e042      	b.n	800706c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fec:	2b00      	cmp	r3, #0
 8006fee:	d106      	bne.n	8006ffe <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	2200      	movs	r2, #0
 8006ff4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006ff8:	6878      	ldr	r0, [r7, #4]
 8006ffa:	f7fa f81b 	bl	8001034 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	2224      	movs	r2, #36	@ 0x24
 8007002:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	681a      	ldr	r2, [r3, #0]
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	f022 0201 	bic.w	r2, r2, #1
 8007014:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800701a:	2b00      	cmp	r3, #0
 800701c:	d002      	beq.n	8007024 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800701e:	6878      	ldr	r0, [r7, #4]
 8007020:	f000 fc4c 	bl	80078bc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007024:	6878      	ldr	r0, [r7, #4]
 8007026:	f000 f8b3 	bl	8007190 <UART_SetConfig>
 800702a:	4603      	mov	r3, r0
 800702c:	2b01      	cmp	r3, #1
 800702e:	d101      	bne.n	8007034 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007030:	2301      	movs	r3, #1
 8007032:	e01b      	b.n	800706c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	681b      	ldr	r3, [r3, #0]
 8007038:	685a      	ldr	r2, [r3, #4]
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007042:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	689a      	ldr	r2, [r3, #8]
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007052:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	681a      	ldr	r2, [r3, #0]
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	f042 0201 	orr.w	r2, r2, #1
 8007062:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007064:	6878      	ldr	r0, [r7, #4]
 8007066:	f000 fccb 	bl	8007a00 <UART_CheckIdleState>
 800706a:	4603      	mov	r3, r0
}
 800706c:	4618      	mov	r0, r3
 800706e:	3708      	adds	r7, #8
 8007070:	46bd      	mov	sp, r7
 8007072:	bd80      	pop	{r7, pc}

08007074 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007074:	b580      	push	{r7, lr}
 8007076:	b08a      	sub	sp, #40	@ 0x28
 8007078:	af02      	add	r7, sp, #8
 800707a:	60f8      	str	r0, [r7, #12]
 800707c:	60b9      	str	r1, [r7, #8]
 800707e:	603b      	str	r3, [r7, #0]
 8007080:	4613      	mov	r3, r2
 8007082:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007084:	68fb      	ldr	r3, [r7, #12]
 8007086:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800708a:	2b20      	cmp	r3, #32
 800708c:	d17b      	bne.n	8007186 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800708e:	68bb      	ldr	r3, [r7, #8]
 8007090:	2b00      	cmp	r3, #0
 8007092:	d002      	beq.n	800709a <HAL_UART_Transmit+0x26>
 8007094:	88fb      	ldrh	r3, [r7, #6]
 8007096:	2b00      	cmp	r3, #0
 8007098:	d101      	bne.n	800709e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800709a:	2301      	movs	r3, #1
 800709c:	e074      	b.n	8007188 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	2200      	movs	r2, #0
 80070a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	2221      	movs	r2, #33	@ 0x21
 80070aa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80070ae:	f7fa fa2b 	bl	8001508 <HAL_GetTick>
 80070b2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	88fa      	ldrh	r2, [r7, #6]
 80070b8:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	88fa      	ldrh	r2, [r7, #6]
 80070c0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80070c4:	68fb      	ldr	r3, [r7, #12]
 80070c6:	689b      	ldr	r3, [r3, #8]
 80070c8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80070cc:	d108      	bne.n	80070e0 <HAL_UART_Transmit+0x6c>
 80070ce:	68fb      	ldr	r3, [r7, #12]
 80070d0:	691b      	ldr	r3, [r3, #16]
 80070d2:	2b00      	cmp	r3, #0
 80070d4:	d104      	bne.n	80070e0 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80070d6:	2300      	movs	r3, #0
 80070d8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80070da:	68bb      	ldr	r3, [r7, #8]
 80070dc:	61bb      	str	r3, [r7, #24]
 80070de:	e003      	b.n	80070e8 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 80070e0:	68bb      	ldr	r3, [r7, #8]
 80070e2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80070e4:	2300      	movs	r3, #0
 80070e6:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80070e8:	e030      	b.n	800714c <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80070ea:	683b      	ldr	r3, [r7, #0]
 80070ec:	9300      	str	r3, [sp, #0]
 80070ee:	697b      	ldr	r3, [r7, #20]
 80070f0:	2200      	movs	r2, #0
 80070f2:	2180      	movs	r1, #128	@ 0x80
 80070f4:	68f8      	ldr	r0, [r7, #12]
 80070f6:	f000 fd2d 	bl	8007b54 <UART_WaitOnFlagUntilTimeout>
 80070fa:	4603      	mov	r3, r0
 80070fc:	2b00      	cmp	r3, #0
 80070fe:	d005      	beq.n	800710c <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	2220      	movs	r2, #32
 8007104:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8007108:	2303      	movs	r3, #3
 800710a:	e03d      	b.n	8007188 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800710c:	69fb      	ldr	r3, [r7, #28]
 800710e:	2b00      	cmp	r3, #0
 8007110:	d10b      	bne.n	800712a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007112:	69bb      	ldr	r3, [r7, #24]
 8007114:	881b      	ldrh	r3, [r3, #0]
 8007116:	461a      	mov	r2, r3
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	681b      	ldr	r3, [r3, #0]
 800711c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007120:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007122:	69bb      	ldr	r3, [r7, #24]
 8007124:	3302      	adds	r3, #2
 8007126:	61bb      	str	r3, [r7, #24]
 8007128:	e007      	b.n	800713a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800712a:	69fb      	ldr	r3, [r7, #28]
 800712c:	781a      	ldrb	r2, [r3, #0]
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	681b      	ldr	r3, [r3, #0]
 8007132:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007134:	69fb      	ldr	r3, [r7, #28]
 8007136:	3301      	adds	r3, #1
 8007138:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007140:	b29b      	uxth	r3, r3
 8007142:	3b01      	subs	r3, #1
 8007144:	b29a      	uxth	r2, r3
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8007152:	b29b      	uxth	r3, r3
 8007154:	2b00      	cmp	r3, #0
 8007156:	d1c8      	bne.n	80070ea <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007158:	683b      	ldr	r3, [r7, #0]
 800715a:	9300      	str	r3, [sp, #0]
 800715c:	697b      	ldr	r3, [r7, #20]
 800715e:	2200      	movs	r2, #0
 8007160:	2140      	movs	r1, #64	@ 0x40
 8007162:	68f8      	ldr	r0, [r7, #12]
 8007164:	f000 fcf6 	bl	8007b54 <UART_WaitOnFlagUntilTimeout>
 8007168:	4603      	mov	r3, r0
 800716a:	2b00      	cmp	r3, #0
 800716c:	d005      	beq.n	800717a <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	2220      	movs	r2, #32
 8007172:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8007176:	2303      	movs	r3, #3
 8007178:	e006      	b.n	8007188 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800717a:	68fb      	ldr	r3, [r7, #12]
 800717c:	2220      	movs	r2, #32
 800717e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8007182:	2300      	movs	r3, #0
 8007184:	e000      	b.n	8007188 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8007186:	2302      	movs	r3, #2
  }
}
 8007188:	4618      	mov	r0, r3
 800718a:	3720      	adds	r7, #32
 800718c:	46bd      	mov	sp, r7
 800718e:	bd80      	pop	{r7, pc}

08007190 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007190:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007194:	b08c      	sub	sp, #48	@ 0x30
 8007196:	af00      	add	r7, sp, #0
 8007198:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800719a:	2300      	movs	r3, #0
 800719c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80071a0:	697b      	ldr	r3, [r7, #20]
 80071a2:	689a      	ldr	r2, [r3, #8]
 80071a4:	697b      	ldr	r3, [r7, #20]
 80071a6:	691b      	ldr	r3, [r3, #16]
 80071a8:	431a      	orrs	r2, r3
 80071aa:	697b      	ldr	r3, [r7, #20]
 80071ac:	695b      	ldr	r3, [r3, #20]
 80071ae:	431a      	orrs	r2, r3
 80071b0:	697b      	ldr	r3, [r7, #20]
 80071b2:	69db      	ldr	r3, [r3, #28]
 80071b4:	4313      	orrs	r3, r2
 80071b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80071b8:	697b      	ldr	r3, [r7, #20]
 80071ba:	681b      	ldr	r3, [r3, #0]
 80071bc:	681a      	ldr	r2, [r3, #0]
 80071be:	4bb3      	ldr	r3, [pc, #716]	@ (800748c <UART_SetConfig+0x2fc>)
 80071c0:	4013      	ands	r3, r2
 80071c2:	697a      	ldr	r2, [r7, #20]
 80071c4:	6812      	ldr	r2, [r2, #0]
 80071c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80071c8:	430b      	orrs	r3, r1
 80071ca:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80071cc:	697b      	ldr	r3, [r7, #20]
 80071ce:	681b      	ldr	r3, [r3, #0]
 80071d0:	685b      	ldr	r3, [r3, #4]
 80071d2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80071d6:	697b      	ldr	r3, [r7, #20]
 80071d8:	68da      	ldr	r2, [r3, #12]
 80071da:	697b      	ldr	r3, [r7, #20]
 80071dc:	681b      	ldr	r3, [r3, #0]
 80071de:	430a      	orrs	r2, r1
 80071e0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80071e2:	697b      	ldr	r3, [r7, #20]
 80071e4:	699b      	ldr	r3, [r3, #24]
 80071e6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80071e8:	697b      	ldr	r3, [r7, #20]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	4aa8      	ldr	r2, [pc, #672]	@ (8007490 <UART_SetConfig+0x300>)
 80071ee:	4293      	cmp	r3, r2
 80071f0:	d004      	beq.n	80071fc <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80071f2:	697b      	ldr	r3, [r7, #20]
 80071f4:	6a1b      	ldr	r3, [r3, #32]
 80071f6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80071f8:	4313      	orrs	r3, r2
 80071fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80071fc:	697b      	ldr	r3, [r7, #20]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	689a      	ldr	r2, [r3, #8]
 8007202:	4ba4      	ldr	r3, [pc, #656]	@ (8007494 <UART_SetConfig+0x304>)
 8007204:	4013      	ands	r3, r2
 8007206:	697a      	ldr	r2, [r7, #20]
 8007208:	6812      	ldr	r2, [r2, #0]
 800720a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800720c:	430b      	orrs	r3, r1
 800720e:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007210:	697b      	ldr	r3, [r7, #20]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007216:	f023 010f 	bic.w	r1, r3, #15
 800721a:	697b      	ldr	r3, [r7, #20]
 800721c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800721e:	697b      	ldr	r3, [r7, #20]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	430a      	orrs	r2, r1
 8007224:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007226:	697b      	ldr	r3, [r7, #20]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	4a9b      	ldr	r2, [pc, #620]	@ (8007498 <UART_SetConfig+0x308>)
 800722c:	4293      	cmp	r3, r2
 800722e:	d131      	bne.n	8007294 <UART_SetConfig+0x104>
 8007230:	4b9a      	ldr	r3, [pc, #616]	@ (800749c <UART_SetConfig+0x30c>)
 8007232:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007234:	f003 0307 	and.w	r3, r3, #7
 8007238:	2b05      	cmp	r3, #5
 800723a:	d827      	bhi.n	800728c <UART_SetConfig+0xfc>
 800723c:	a201      	add	r2, pc, #4	@ (adr r2, 8007244 <UART_SetConfig+0xb4>)
 800723e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007242:	bf00      	nop
 8007244:	0800725d 	.word	0x0800725d
 8007248:	08007265 	.word	0x08007265
 800724c:	0800726d 	.word	0x0800726d
 8007250:	08007275 	.word	0x08007275
 8007254:	0800727d 	.word	0x0800727d
 8007258:	08007285 	.word	0x08007285
 800725c:	2301      	movs	r3, #1
 800725e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007262:	e0a0      	b.n	80073a6 <UART_SetConfig+0x216>
 8007264:	2304      	movs	r3, #4
 8007266:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800726a:	e09c      	b.n	80073a6 <UART_SetConfig+0x216>
 800726c:	2308      	movs	r3, #8
 800726e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007272:	e098      	b.n	80073a6 <UART_SetConfig+0x216>
 8007274:	2310      	movs	r3, #16
 8007276:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800727a:	e094      	b.n	80073a6 <UART_SetConfig+0x216>
 800727c:	2320      	movs	r3, #32
 800727e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007282:	e090      	b.n	80073a6 <UART_SetConfig+0x216>
 8007284:	2340      	movs	r3, #64	@ 0x40
 8007286:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800728a:	e08c      	b.n	80073a6 <UART_SetConfig+0x216>
 800728c:	2380      	movs	r3, #128	@ 0x80
 800728e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007292:	e088      	b.n	80073a6 <UART_SetConfig+0x216>
 8007294:	697b      	ldr	r3, [r7, #20]
 8007296:	681b      	ldr	r3, [r3, #0]
 8007298:	4a81      	ldr	r2, [pc, #516]	@ (80074a0 <UART_SetConfig+0x310>)
 800729a:	4293      	cmp	r3, r2
 800729c:	d018      	beq.n	80072d0 <UART_SetConfig+0x140>
 800729e:	697b      	ldr	r3, [r7, #20]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	4a80      	ldr	r2, [pc, #512]	@ (80074a4 <UART_SetConfig+0x314>)
 80072a4:	4293      	cmp	r3, r2
 80072a6:	d013      	beq.n	80072d0 <UART_SetConfig+0x140>
 80072a8:	697b      	ldr	r3, [r7, #20]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	4a7e      	ldr	r2, [pc, #504]	@ (80074a8 <UART_SetConfig+0x318>)
 80072ae:	4293      	cmp	r3, r2
 80072b0:	d00e      	beq.n	80072d0 <UART_SetConfig+0x140>
 80072b2:	697b      	ldr	r3, [r7, #20]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	4a7d      	ldr	r2, [pc, #500]	@ (80074ac <UART_SetConfig+0x31c>)
 80072b8:	4293      	cmp	r3, r2
 80072ba:	d009      	beq.n	80072d0 <UART_SetConfig+0x140>
 80072bc:	697b      	ldr	r3, [r7, #20]
 80072be:	681b      	ldr	r3, [r3, #0]
 80072c0:	4a7b      	ldr	r2, [pc, #492]	@ (80074b0 <UART_SetConfig+0x320>)
 80072c2:	4293      	cmp	r3, r2
 80072c4:	d004      	beq.n	80072d0 <UART_SetConfig+0x140>
 80072c6:	697b      	ldr	r3, [r7, #20]
 80072c8:	681b      	ldr	r3, [r3, #0]
 80072ca:	4a7a      	ldr	r2, [pc, #488]	@ (80074b4 <UART_SetConfig+0x324>)
 80072cc:	4293      	cmp	r3, r2
 80072ce:	d131      	bne.n	8007334 <UART_SetConfig+0x1a4>
 80072d0:	4b72      	ldr	r3, [pc, #456]	@ (800749c <UART_SetConfig+0x30c>)
 80072d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80072d4:	f003 0307 	and.w	r3, r3, #7
 80072d8:	2b05      	cmp	r3, #5
 80072da:	d827      	bhi.n	800732c <UART_SetConfig+0x19c>
 80072dc:	a201      	add	r2, pc, #4	@ (adr r2, 80072e4 <UART_SetConfig+0x154>)
 80072de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072e2:	bf00      	nop
 80072e4:	080072fd 	.word	0x080072fd
 80072e8:	08007305 	.word	0x08007305
 80072ec:	0800730d 	.word	0x0800730d
 80072f0:	08007315 	.word	0x08007315
 80072f4:	0800731d 	.word	0x0800731d
 80072f8:	08007325 	.word	0x08007325
 80072fc:	2300      	movs	r3, #0
 80072fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007302:	e016      	b.n	8007332 <UART_SetConfig+0x1a2>
 8007304:	2304      	movs	r3, #4
 8007306:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800730a:	e012      	b.n	8007332 <UART_SetConfig+0x1a2>
 800730c:	2308      	movs	r3, #8
 800730e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007312:	e00e      	b.n	8007332 <UART_SetConfig+0x1a2>
 8007314:	2310      	movs	r3, #16
 8007316:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800731a:	e00a      	b.n	8007332 <UART_SetConfig+0x1a2>
 800731c:	2320      	movs	r3, #32
 800731e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007322:	e006      	b.n	8007332 <UART_SetConfig+0x1a2>
 8007324:	2340      	movs	r3, #64	@ 0x40
 8007326:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800732a:	e002      	b.n	8007332 <UART_SetConfig+0x1a2>
 800732c:	2380      	movs	r3, #128	@ 0x80
 800732e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007332:	e038      	b.n	80073a6 <UART_SetConfig+0x216>
 8007334:	697b      	ldr	r3, [r7, #20]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	4a55      	ldr	r2, [pc, #340]	@ (8007490 <UART_SetConfig+0x300>)
 800733a:	4293      	cmp	r3, r2
 800733c:	d130      	bne.n	80073a0 <UART_SetConfig+0x210>
 800733e:	4b57      	ldr	r3, [pc, #348]	@ (800749c <UART_SetConfig+0x30c>)
 8007340:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007342:	f003 0307 	and.w	r3, r3, #7
 8007346:	2b05      	cmp	r3, #5
 8007348:	d826      	bhi.n	8007398 <UART_SetConfig+0x208>
 800734a:	a201      	add	r2, pc, #4	@ (adr r2, 8007350 <UART_SetConfig+0x1c0>)
 800734c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007350:	08007369 	.word	0x08007369
 8007354:	08007371 	.word	0x08007371
 8007358:	08007379 	.word	0x08007379
 800735c:	08007381 	.word	0x08007381
 8007360:	08007389 	.word	0x08007389
 8007364:	08007391 	.word	0x08007391
 8007368:	2302      	movs	r3, #2
 800736a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800736e:	e01a      	b.n	80073a6 <UART_SetConfig+0x216>
 8007370:	2304      	movs	r3, #4
 8007372:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007376:	e016      	b.n	80073a6 <UART_SetConfig+0x216>
 8007378:	2308      	movs	r3, #8
 800737a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800737e:	e012      	b.n	80073a6 <UART_SetConfig+0x216>
 8007380:	2310      	movs	r3, #16
 8007382:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007386:	e00e      	b.n	80073a6 <UART_SetConfig+0x216>
 8007388:	2320      	movs	r3, #32
 800738a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800738e:	e00a      	b.n	80073a6 <UART_SetConfig+0x216>
 8007390:	2340      	movs	r3, #64	@ 0x40
 8007392:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007396:	e006      	b.n	80073a6 <UART_SetConfig+0x216>
 8007398:	2380      	movs	r3, #128	@ 0x80
 800739a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800739e:	e002      	b.n	80073a6 <UART_SetConfig+0x216>
 80073a0:	2380      	movs	r3, #128	@ 0x80
 80073a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80073a6:	697b      	ldr	r3, [r7, #20]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	4a39      	ldr	r2, [pc, #228]	@ (8007490 <UART_SetConfig+0x300>)
 80073ac:	4293      	cmp	r3, r2
 80073ae:	f040 80fe 	bne.w	80075ae <UART_SetConfig+0x41e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80073b2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80073b6:	2b20      	cmp	r3, #32
 80073b8:	dc48      	bgt.n	800744c <UART_SetConfig+0x2bc>
 80073ba:	2b02      	cmp	r3, #2
 80073bc:	f2c0 8088 	blt.w	80074d0 <UART_SetConfig+0x340>
 80073c0:	3b02      	subs	r3, #2
 80073c2:	2b1e      	cmp	r3, #30
 80073c4:	f200 8084 	bhi.w	80074d0 <UART_SetConfig+0x340>
 80073c8:	a201      	add	r2, pc, #4	@ (adr r2, 80073d0 <UART_SetConfig+0x240>)
 80073ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073ce:	bf00      	nop
 80073d0:	08007463 	.word	0x08007463
 80073d4:	080074d1 	.word	0x080074d1
 80073d8:	08007453 	.word	0x08007453
 80073dc:	080074d1 	.word	0x080074d1
 80073e0:	080074d1 	.word	0x080074d1
 80073e4:	080074d1 	.word	0x080074d1
 80073e8:	0800745b 	.word	0x0800745b
 80073ec:	080074d1 	.word	0x080074d1
 80073f0:	080074d1 	.word	0x080074d1
 80073f4:	080074d1 	.word	0x080074d1
 80073f8:	080074d1 	.word	0x080074d1
 80073fc:	080074d1 	.word	0x080074d1
 8007400:	080074d1 	.word	0x080074d1
 8007404:	080074d1 	.word	0x080074d1
 8007408:	0800746b 	.word	0x0800746b
 800740c:	080074d1 	.word	0x080074d1
 8007410:	080074d1 	.word	0x080074d1
 8007414:	080074d1 	.word	0x080074d1
 8007418:	080074d1 	.word	0x080074d1
 800741c:	080074d1 	.word	0x080074d1
 8007420:	080074d1 	.word	0x080074d1
 8007424:	080074d1 	.word	0x080074d1
 8007428:	080074d1 	.word	0x080074d1
 800742c:	080074d1 	.word	0x080074d1
 8007430:	080074d1 	.word	0x080074d1
 8007434:	080074d1 	.word	0x080074d1
 8007438:	080074d1 	.word	0x080074d1
 800743c:	080074d1 	.word	0x080074d1
 8007440:	080074d1 	.word	0x080074d1
 8007444:	080074d1 	.word	0x080074d1
 8007448:	080074c3 	.word	0x080074c3
 800744c:	2b40      	cmp	r3, #64	@ 0x40
 800744e:	d03b      	beq.n	80074c8 <UART_SetConfig+0x338>
 8007450:	e03e      	b.n	80074d0 <UART_SetConfig+0x340>
    {
      case UART_CLOCKSOURCE_PLL2Q:
        pclk = HAL_RCC_GetPLL2QFreq();
 8007452:	f7fc ff95 	bl	8004380 <HAL_RCC_GetPLL2QFreq>
 8007456:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007458:	e040      	b.n	80074dc <UART_SetConfig+0x34c>
      case UART_CLOCKSOURCE_PLL3Q:
        pclk = HAL_RCC_GetPLL3QFreq();
 800745a:	f7fd f801 	bl	8004460 <HAL_RCC_GetPLL3QFreq>
 800745e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007460:	e03c      	b.n	80074dc <UART_SetConfig+0x34c>
      case UART_CLOCKSOURCE_PCLK4:
        pclk = HAL_RCC_GetPCLK4Freq();
 8007462:	f7fc ff45 	bl	80042f0 <HAL_RCC_GetPCLK4Freq>
 8007466:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007468:	e038      	b.n	80074dc <UART_SetConfig+0x34c>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800746a:	4b0c      	ldr	r3, [pc, #48]	@ (800749c <UART_SetConfig+0x30c>)
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	f003 0320 	and.w	r3, r3, #32
 8007472:	2b00      	cmp	r3, #0
 8007474:	d022      	beq.n	80074bc <UART_SetConfig+0x32c>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007476:	4b09      	ldr	r3, [pc, #36]	@ (800749c <UART_SetConfig+0x30c>)
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	08db      	lsrs	r3, r3, #3
 800747c:	f003 0303 	and.w	r3, r3, #3
 8007480:	4a0d      	ldr	r2, [pc, #52]	@ (80074b8 <UART_SetConfig+0x328>)
 8007482:	fa22 f303 	lsr.w	r3, r2, r3
 8007486:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007488:	e028      	b.n	80074dc <UART_SetConfig+0x34c>
 800748a:	bf00      	nop
 800748c:	cfff69f3 	.word	0xcfff69f3
 8007490:	58000c00 	.word	0x58000c00
 8007494:	11fff4ff 	.word	0x11fff4ff
 8007498:	42001000 	.word	0x42001000
 800749c:	58024400 	.word	0x58024400
 80074a0:	40004400 	.word	0x40004400
 80074a4:	40004800 	.word	0x40004800
 80074a8:	40004c00 	.word	0x40004c00
 80074ac:	40005000 	.word	0x40005000
 80074b0:	40007800 	.word	0x40007800
 80074b4:	40007c00 	.word	0x40007c00
 80074b8:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80074bc:	4b99      	ldr	r3, [pc, #612]	@ (8007724 <UART_SetConfig+0x594>)
 80074be:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80074c0:	e00c      	b.n	80074dc <UART_SetConfig+0x34c>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80074c2:	4b99      	ldr	r3, [pc, #612]	@ (8007728 <UART_SetConfig+0x598>)
 80074c4:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80074c6:	e009      	b.n	80074dc <UART_SetConfig+0x34c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80074c8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80074cc:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80074ce:	e005      	b.n	80074dc <UART_SetConfig+0x34c>
      default:
        pclk = 0U;
 80074d0:	2300      	movs	r3, #0
 80074d2:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80074d4:	2301      	movs	r3, #1
 80074d6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80074da:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80074dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074de:	2b00      	cmp	r3, #0
 80074e0:	f000 81ce 	beq.w	8007880 <UART_SetConfig+0x6f0>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80074e4:	697b      	ldr	r3, [r7, #20]
 80074e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074e8:	4a90      	ldr	r2, [pc, #576]	@ (800772c <UART_SetConfig+0x59c>)
 80074ea:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80074ee:	461a      	mov	r2, r3
 80074f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074f2:	fbb3 f3f2 	udiv	r3, r3, r2
 80074f6:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80074f8:	697b      	ldr	r3, [r7, #20]
 80074fa:	685a      	ldr	r2, [r3, #4]
 80074fc:	4613      	mov	r3, r2
 80074fe:	005b      	lsls	r3, r3, #1
 8007500:	4413      	add	r3, r2
 8007502:	69ba      	ldr	r2, [r7, #24]
 8007504:	429a      	cmp	r2, r3
 8007506:	d305      	bcc.n	8007514 <UART_SetConfig+0x384>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007508:	697b      	ldr	r3, [r7, #20]
 800750a:	685b      	ldr	r3, [r3, #4]
 800750c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800750e:	69ba      	ldr	r2, [r7, #24]
 8007510:	429a      	cmp	r2, r3
 8007512:	d903      	bls.n	800751c <UART_SetConfig+0x38c>
      {
        ret = HAL_ERROR;
 8007514:	2301      	movs	r3, #1
 8007516:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800751a:	e1b1      	b.n	8007880 <UART_SetConfig+0x6f0>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800751c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800751e:	2200      	movs	r2, #0
 8007520:	60bb      	str	r3, [r7, #8]
 8007522:	60fa      	str	r2, [r7, #12]
 8007524:	697b      	ldr	r3, [r7, #20]
 8007526:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007528:	4a80      	ldr	r2, [pc, #512]	@ (800772c <UART_SetConfig+0x59c>)
 800752a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800752e:	b29b      	uxth	r3, r3
 8007530:	2200      	movs	r2, #0
 8007532:	603b      	str	r3, [r7, #0]
 8007534:	607a      	str	r2, [r7, #4]
 8007536:	e9d7 2300 	ldrd	r2, r3, [r7]
 800753a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800753e:	f7f8 ff2f 	bl	80003a0 <__aeabi_uldivmod>
 8007542:	4602      	mov	r2, r0
 8007544:	460b      	mov	r3, r1
 8007546:	4610      	mov	r0, r2
 8007548:	4619      	mov	r1, r3
 800754a:	f04f 0200 	mov.w	r2, #0
 800754e:	f04f 0300 	mov.w	r3, #0
 8007552:	020b      	lsls	r3, r1, #8
 8007554:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007558:	0202      	lsls	r2, r0, #8
 800755a:	6979      	ldr	r1, [r7, #20]
 800755c:	6849      	ldr	r1, [r1, #4]
 800755e:	0849      	lsrs	r1, r1, #1
 8007560:	2000      	movs	r0, #0
 8007562:	460c      	mov	r4, r1
 8007564:	4605      	mov	r5, r0
 8007566:	eb12 0804 	adds.w	r8, r2, r4
 800756a:	eb43 0905 	adc.w	r9, r3, r5
 800756e:	697b      	ldr	r3, [r7, #20]
 8007570:	685b      	ldr	r3, [r3, #4]
 8007572:	2200      	movs	r2, #0
 8007574:	469a      	mov	sl, r3
 8007576:	4693      	mov	fp, r2
 8007578:	4652      	mov	r2, sl
 800757a:	465b      	mov	r3, fp
 800757c:	4640      	mov	r0, r8
 800757e:	4649      	mov	r1, r9
 8007580:	f7f8 ff0e 	bl	80003a0 <__aeabi_uldivmod>
 8007584:	4602      	mov	r2, r0
 8007586:	460b      	mov	r3, r1
 8007588:	4613      	mov	r3, r2
 800758a:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800758c:	6a3b      	ldr	r3, [r7, #32]
 800758e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007592:	d308      	bcc.n	80075a6 <UART_SetConfig+0x416>
 8007594:	6a3b      	ldr	r3, [r7, #32]
 8007596:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800759a:	d204      	bcs.n	80075a6 <UART_SetConfig+0x416>
        {
          huart->Instance->BRR = usartdiv;
 800759c:	697b      	ldr	r3, [r7, #20]
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	6a3a      	ldr	r2, [r7, #32]
 80075a2:	60da      	str	r2, [r3, #12]
 80075a4:	e16c      	b.n	8007880 <UART_SetConfig+0x6f0>
        }
        else
        {
          ret = HAL_ERROR;
 80075a6:	2301      	movs	r3, #1
 80075a8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80075ac:	e168      	b.n	8007880 <UART_SetConfig+0x6f0>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80075ae:	697b      	ldr	r3, [r7, #20]
 80075b0:	69db      	ldr	r3, [r3, #28]
 80075b2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80075b6:	f040 80bd 	bne.w	8007734 <UART_SetConfig+0x5a4>
  {
    switch (clocksource)
 80075ba:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80075be:	2b20      	cmp	r3, #32
 80075c0:	dc48      	bgt.n	8007654 <UART_SetConfig+0x4c4>
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	db73      	blt.n	80076ae <UART_SetConfig+0x51e>
 80075c6:	2b20      	cmp	r3, #32
 80075c8:	d871      	bhi.n	80076ae <UART_SetConfig+0x51e>
 80075ca:	a201      	add	r2, pc, #4	@ (adr r2, 80075d0 <UART_SetConfig+0x440>)
 80075cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075d0:	0800765b 	.word	0x0800765b
 80075d4:	08007663 	.word	0x08007663
 80075d8:	080076af 	.word	0x080076af
 80075dc:	080076af 	.word	0x080076af
 80075e0:	0800766b 	.word	0x0800766b
 80075e4:	080076af 	.word	0x080076af
 80075e8:	080076af 	.word	0x080076af
 80075ec:	080076af 	.word	0x080076af
 80075f0:	08007673 	.word	0x08007673
 80075f4:	080076af 	.word	0x080076af
 80075f8:	080076af 	.word	0x080076af
 80075fc:	080076af 	.word	0x080076af
 8007600:	080076af 	.word	0x080076af
 8007604:	080076af 	.word	0x080076af
 8007608:	080076af 	.word	0x080076af
 800760c:	080076af 	.word	0x080076af
 8007610:	0800767b 	.word	0x0800767b
 8007614:	080076af 	.word	0x080076af
 8007618:	080076af 	.word	0x080076af
 800761c:	080076af 	.word	0x080076af
 8007620:	080076af 	.word	0x080076af
 8007624:	080076af 	.word	0x080076af
 8007628:	080076af 	.word	0x080076af
 800762c:	080076af 	.word	0x080076af
 8007630:	080076af 	.word	0x080076af
 8007634:	080076af 	.word	0x080076af
 8007638:	080076af 	.word	0x080076af
 800763c:	080076af 	.word	0x080076af
 8007640:	080076af 	.word	0x080076af
 8007644:	080076af 	.word	0x080076af
 8007648:	080076af 	.word	0x080076af
 800764c:	080076af 	.word	0x080076af
 8007650:	080076a1 	.word	0x080076a1
 8007654:	2b40      	cmp	r3, #64	@ 0x40
 8007656:	d026      	beq.n	80076a6 <UART_SetConfig+0x516>
 8007658:	e029      	b.n	80076ae <UART_SetConfig+0x51e>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800765a:	f7fc fe11 	bl	8004280 <HAL_RCC_GetPCLK1Freq>
 800765e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007660:	e02b      	b.n	80076ba <UART_SetConfig+0x52a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007662:	f7fc fe29 	bl	80042b8 <HAL_RCC_GetPCLK2Freq>
 8007666:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007668:	e027      	b.n	80076ba <UART_SetConfig+0x52a>
      case UART_CLOCKSOURCE_PLL2Q:
        pclk = HAL_RCC_GetPLL2QFreq();
 800766a:	f7fc fe89 	bl	8004380 <HAL_RCC_GetPLL2QFreq>
 800766e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007670:	e023      	b.n	80076ba <UART_SetConfig+0x52a>
      case UART_CLOCKSOURCE_PLL3Q:
        pclk = HAL_RCC_GetPLL3QFreq();
 8007672:	f7fc fef5 	bl	8004460 <HAL_RCC_GetPLL3QFreq>
 8007676:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007678:	e01f      	b.n	80076ba <UART_SetConfig+0x52a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800767a:	4b2d      	ldr	r3, [pc, #180]	@ (8007730 <UART_SetConfig+0x5a0>)
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	f003 0320 	and.w	r3, r3, #32
 8007682:	2b00      	cmp	r3, #0
 8007684:	d009      	beq.n	800769a <UART_SetConfig+0x50a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007686:	4b2a      	ldr	r3, [pc, #168]	@ (8007730 <UART_SetConfig+0x5a0>)
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	08db      	lsrs	r3, r3, #3
 800768c:	f003 0303 	and.w	r3, r3, #3
 8007690:	4a24      	ldr	r2, [pc, #144]	@ (8007724 <UART_SetConfig+0x594>)
 8007692:	fa22 f303 	lsr.w	r3, r2, r3
 8007696:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007698:	e00f      	b.n	80076ba <UART_SetConfig+0x52a>
          pclk = (uint32_t) HSI_VALUE;
 800769a:	4b22      	ldr	r3, [pc, #136]	@ (8007724 <UART_SetConfig+0x594>)
 800769c:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800769e:	e00c      	b.n	80076ba <UART_SetConfig+0x52a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80076a0:	4b21      	ldr	r3, [pc, #132]	@ (8007728 <UART_SetConfig+0x598>)
 80076a2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80076a4:	e009      	b.n	80076ba <UART_SetConfig+0x52a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80076a6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80076aa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80076ac:	e005      	b.n	80076ba <UART_SetConfig+0x52a>
      default:
        pclk = 0U;
 80076ae:	2300      	movs	r3, #0
 80076b0:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80076b2:	2301      	movs	r3, #1
 80076b4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80076b8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80076ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076bc:	2b00      	cmp	r3, #0
 80076be:	f000 80df 	beq.w	8007880 <UART_SetConfig+0x6f0>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80076c2:	697b      	ldr	r3, [r7, #20]
 80076c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076c6:	4a19      	ldr	r2, [pc, #100]	@ (800772c <UART_SetConfig+0x59c>)
 80076c8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80076cc:	461a      	mov	r2, r3
 80076ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076d0:	fbb3 f3f2 	udiv	r3, r3, r2
 80076d4:	005a      	lsls	r2, r3, #1
 80076d6:	697b      	ldr	r3, [r7, #20]
 80076d8:	685b      	ldr	r3, [r3, #4]
 80076da:	085b      	lsrs	r3, r3, #1
 80076dc:	441a      	add	r2, r3
 80076de:	697b      	ldr	r3, [r7, #20]
 80076e0:	685b      	ldr	r3, [r3, #4]
 80076e2:	fbb2 f3f3 	udiv	r3, r2, r3
 80076e6:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80076e8:	6a3b      	ldr	r3, [r7, #32]
 80076ea:	2b0f      	cmp	r3, #15
 80076ec:	d916      	bls.n	800771c <UART_SetConfig+0x58c>
 80076ee:	6a3b      	ldr	r3, [r7, #32]
 80076f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80076f4:	d212      	bcs.n	800771c <UART_SetConfig+0x58c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80076f6:	6a3b      	ldr	r3, [r7, #32]
 80076f8:	b29b      	uxth	r3, r3
 80076fa:	f023 030f 	bic.w	r3, r3, #15
 80076fe:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007700:	6a3b      	ldr	r3, [r7, #32]
 8007702:	085b      	lsrs	r3, r3, #1
 8007704:	b29b      	uxth	r3, r3
 8007706:	f003 0307 	and.w	r3, r3, #7
 800770a:	b29a      	uxth	r2, r3
 800770c:	8bfb      	ldrh	r3, [r7, #30]
 800770e:	4313      	orrs	r3, r2
 8007710:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007712:	697b      	ldr	r3, [r7, #20]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	8bfa      	ldrh	r2, [r7, #30]
 8007718:	60da      	str	r2, [r3, #12]
 800771a:	e0b1      	b.n	8007880 <UART_SetConfig+0x6f0>
      }
      else
      {
        ret = HAL_ERROR;
 800771c:	2301      	movs	r3, #1
 800771e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007722:	e0ad      	b.n	8007880 <UART_SetConfig+0x6f0>
 8007724:	03d09000 	.word	0x03d09000
 8007728:	003d0900 	.word	0x003d0900
 800772c:	0800f0dc 	.word	0x0800f0dc
 8007730:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8007734:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007738:	2b20      	cmp	r3, #32
 800773a:	dc49      	bgt.n	80077d0 <UART_SetConfig+0x640>
 800773c:	2b00      	cmp	r3, #0
 800773e:	db74      	blt.n	800782a <UART_SetConfig+0x69a>
 8007740:	2b20      	cmp	r3, #32
 8007742:	d872      	bhi.n	800782a <UART_SetConfig+0x69a>
 8007744:	a201      	add	r2, pc, #4	@ (adr r2, 800774c <UART_SetConfig+0x5bc>)
 8007746:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800774a:	bf00      	nop
 800774c:	080077d7 	.word	0x080077d7
 8007750:	080077df 	.word	0x080077df
 8007754:	0800782b 	.word	0x0800782b
 8007758:	0800782b 	.word	0x0800782b
 800775c:	080077e7 	.word	0x080077e7
 8007760:	0800782b 	.word	0x0800782b
 8007764:	0800782b 	.word	0x0800782b
 8007768:	0800782b 	.word	0x0800782b
 800776c:	080077ef 	.word	0x080077ef
 8007770:	0800782b 	.word	0x0800782b
 8007774:	0800782b 	.word	0x0800782b
 8007778:	0800782b 	.word	0x0800782b
 800777c:	0800782b 	.word	0x0800782b
 8007780:	0800782b 	.word	0x0800782b
 8007784:	0800782b 	.word	0x0800782b
 8007788:	0800782b 	.word	0x0800782b
 800778c:	080077f7 	.word	0x080077f7
 8007790:	0800782b 	.word	0x0800782b
 8007794:	0800782b 	.word	0x0800782b
 8007798:	0800782b 	.word	0x0800782b
 800779c:	0800782b 	.word	0x0800782b
 80077a0:	0800782b 	.word	0x0800782b
 80077a4:	0800782b 	.word	0x0800782b
 80077a8:	0800782b 	.word	0x0800782b
 80077ac:	0800782b 	.word	0x0800782b
 80077b0:	0800782b 	.word	0x0800782b
 80077b4:	0800782b 	.word	0x0800782b
 80077b8:	0800782b 	.word	0x0800782b
 80077bc:	0800782b 	.word	0x0800782b
 80077c0:	0800782b 	.word	0x0800782b
 80077c4:	0800782b 	.word	0x0800782b
 80077c8:	0800782b 	.word	0x0800782b
 80077cc:	0800781d 	.word	0x0800781d
 80077d0:	2b40      	cmp	r3, #64	@ 0x40
 80077d2:	d026      	beq.n	8007822 <UART_SetConfig+0x692>
 80077d4:	e029      	b.n	800782a <UART_SetConfig+0x69a>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80077d6:	f7fc fd53 	bl	8004280 <HAL_RCC_GetPCLK1Freq>
 80077da:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80077dc:	e02b      	b.n	8007836 <UART_SetConfig+0x6a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80077de:	f7fc fd6b 	bl	80042b8 <HAL_RCC_GetPCLK2Freq>
 80077e2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80077e4:	e027      	b.n	8007836 <UART_SetConfig+0x6a6>
      case UART_CLOCKSOURCE_PLL2Q:
        pclk = HAL_RCC_GetPLL2QFreq();
 80077e6:	f7fc fdcb 	bl	8004380 <HAL_RCC_GetPLL2QFreq>
 80077ea:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80077ec:	e023      	b.n	8007836 <UART_SetConfig+0x6a6>
      case UART_CLOCKSOURCE_PLL3Q:
        pclk = HAL_RCC_GetPLL3QFreq();
 80077ee:	f7fc fe37 	bl	8004460 <HAL_RCC_GetPLL3QFreq>
 80077f2:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80077f4:	e01f      	b.n	8007836 <UART_SetConfig+0x6a6>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80077f6:	4b2d      	ldr	r3, [pc, #180]	@ (80078ac <UART_SetConfig+0x71c>)
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	f003 0320 	and.w	r3, r3, #32
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d009      	beq.n	8007816 <UART_SetConfig+0x686>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8007802:	4b2a      	ldr	r3, [pc, #168]	@ (80078ac <UART_SetConfig+0x71c>)
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	08db      	lsrs	r3, r3, #3
 8007808:	f003 0303 	and.w	r3, r3, #3
 800780c:	4a28      	ldr	r2, [pc, #160]	@ (80078b0 <UART_SetConfig+0x720>)
 800780e:	fa22 f303 	lsr.w	r3, r2, r3
 8007812:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007814:	e00f      	b.n	8007836 <UART_SetConfig+0x6a6>
          pclk = (uint32_t) HSI_VALUE;
 8007816:	4b26      	ldr	r3, [pc, #152]	@ (80078b0 <UART_SetConfig+0x720>)
 8007818:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800781a:	e00c      	b.n	8007836 <UART_SetConfig+0x6a6>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800781c:	4b25      	ldr	r3, [pc, #148]	@ (80078b4 <UART_SetConfig+0x724>)
 800781e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007820:	e009      	b.n	8007836 <UART_SetConfig+0x6a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007822:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007826:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007828:	e005      	b.n	8007836 <UART_SetConfig+0x6a6>
      default:
        pclk = 0U;
 800782a:	2300      	movs	r3, #0
 800782c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800782e:	2301      	movs	r3, #1
 8007830:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007834:	bf00      	nop
    }

    if (pclk != 0U)
 8007836:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007838:	2b00      	cmp	r3, #0
 800783a:	d021      	beq.n	8007880 <UART_SetConfig+0x6f0>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800783c:	697b      	ldr	r3, [r7, #20]
 800783e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007840:	4a1d      	ldr	r2, [pc, #116]	@ (80078b8 <UART_SetConfig+0x728>)
 8007842:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007846:	461a      	mov	r2, r3
 8007848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800784a:	fbb3 f2f2 	udiv	r2, r3, r2
 800784e:	697b      	ldr	r3, [r7, #20]
 8007850:	685b      	ldr	r3, [r3, #4]
 8007852:	085b      	lsrs	r3, r3, #1
 8007854:	441a      	add	r2, r3
 8007856:	697b      	ldr	r3, [r7, #20]
 8007858:	685b      	ldr	r3, [r3, #4]
 800785a:	fbb2 f3f3 	udiv	r3, r2, r3
 800785e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007860:	6a3b      	ldr	r3, [r7, #32]
 8007862:	2b0f      	cmp	r3, #15
 8007864:	d909      	bls.n	800787a <UART_SetConfig+0x6ea>
 8007866:	6a3b      	ldr	r3, [r7, #32]
 8007868:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800786c:	d205      	bcs.n	800787a <UART_SetConfig+0x6ea>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800786e:	6a3b      	ldr	r3, [r7, #32]
 8007870:	b29a      	uxth	r2, r3
 8007872:	697b      	ldr	r3, [r7, #20]
 8007874:	681b      	ldr	r3, [r3, #0]
 8007876:	60da      	str	r2, [r3, #12]
 8007878:	e002      	b.n	8007880 <UART_SetConfig+0x6f0>
      }
      else
      {
        ret = HAL_ERROR;
 800787a:	2301      	movs	r3, #1
 800787c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007880:	697b      	ldr	r3, [r7, #20]
 8007882:	2201      	movs	r2, #1
 8007884:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007888:	697b      	ldr	r3, [r7, #20]
 800788a:	2201      	movs	r2, #1
 800788c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007890:	697b      	ldr	r3, [r7, #20]
 8007892:	2200      	movs	r2, #0
 8007894:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007896:	697b      	ldr	r3, [r7, #20]
 8007898:	2200      	movs	r2, #0
 800789a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800789c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 80078a0:	4618      	mov	r0, r3
 80078a2:	3730      	adds	r7, #48	@ 0x30
 80078a4:	46bd      	mov	sp, r7
 80078a6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80078aa:	bf00      	nop
 80078ac:	58024400 	.word	0x58024400
 80078b0:	03d09000 	.word	0x03d09000
 80078b4:	003d0900 	.word	0x003d0900
 80078b8:	0800f0dc 	.word	0x0800f0dc

080078bc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80078bc:	b480      	push	{r7}
 80078be:	b083      	sub	sp, #12
 80078c0:	af00      	add	r7, sp, #0
 80078c2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078c8:	f003 0308 	and.w	r3, r3, #8
 80078cc:	2b00      	cmp	r3, #0
 80078ce:	d00a      	beq.n	80078e6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	685b      	ldr	r3, [r3, #4]
 80078d6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80078da:	687b      	ldr	r3, [r7, #4]
 80078dc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	430a      	orrs	r2, r1
 80078e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80078ea:	f003 0301 	and.w	r3, r3, #1
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d00a      	beq.n	8007908 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	685b      	ldr	r3, [r3, #4]
 80078f8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	430a      	orrs	r2, r1
 8007906:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800790c:	f003 0302 	and.w	r3, r3, #2
 8007910:	2b00      	cmp	r3, #0
 8007912:	d00a      	beq.n	800792a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	685b      	ldr	r3, [r3, #4]
 800791a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	681b      	ldr	r3, [r3, #0]
 8007926:	430a      	orrs	r2, r1
 8007928:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800792e:	f003 0304 	and.w	r3, r3, #4
 8007932:	2b00      	cmp	r3, #0
 8007934:	d00a      	beq.n	800794c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	685b      	ldr	r3, [r3, #4]
 800793c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	430a      	orrs	r2, r1
 800794a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007950:	f003 0310 	and.w	r3, r3, #16
 8007954:	2b00      	cmp	r3, #0
 8007956:	d00a      	beq.n	800796e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	689b      	ldr	r3, [r3, #8]
 800795e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	430a      	orrs	r2, r1
 800796c:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007972:	f003 0320 	and.w	r3, r3, #32
 8007976:	2b00      	cmp	r3, #0
 8007978:	d00a      	beq.n	8007990 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800797a:	687b      	ldr	r3, [r7, #4]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	689b      	ldr	r3, [r3, #8]
 8007980:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	430a      	orrs	r2, r1
 800798e:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007994:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007998:	2b00      	cmp	r3, #0
 800799a:	d01a      	beq.n	80079d2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	685b      	ldr	r3, [r3, #4]
 80079a2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	430a      	orrs	r2, r1
 80079b0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80079ba:	d10a      	bne.n	80079d2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	685b      	ldr	r3, [r3, #4]
 80079c2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	681b      	ldr	r3, [r3, #0]
 80079ce:	430a      	orrs	r2, r1
 80079d0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d00a      	beq.n	80079f4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	681b      	ldr	r3, [r3, #0]
 80079e2:	685b      	ldr	r3, [r3, #4]
 80079e4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80079e8:	687b      	ldr	r3, [r7, #4]
 80079ea:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	681b      	ldr	r3, [r3, #0]
 80079f0:	430a      	orrs	r2, r1
 80079f2:	605a      	str	r2, [r3, #4]
  }
}
 80079f4:	bf00      	nop
 80079f6:	370c      	adds	r7, #12
 80079f8:	46bd      	mov	sp, r7
 80079fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079fe:	4770      	bx	lr

08007a00 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007a00:	b580      	push	{r7, lr}
 8007a02:	b098      	sub	sp, #96	@ 0x60
 8007a04:	af02      	add	r7, sp, #8
 8007a06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007a10:	f7f9 fd7a 	bl	8001508 <HAL_GetTick>
 8007a14:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f003 0308 	and.w	r3, r3, #8
 8007a20:	2b08      	cmp	r3, #8
 8007a22:	d12f      	bne.n	8007a84 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007a24:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007a28:	9300      	str	r3, [sp, #0]
 8007a2a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a2c:	2200      	movs	r2, #0
 8007a2e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007a32:	6878      	ldr	r0, [r7, #4]
 8007a34:	f000 f88e 	bl	8007b54 <UART_WaitOnFlagUntilTimeout>
 8007a38:	4603      	mov	r3, r0
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d022      	beq.n	8007a84 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a44:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a46:	e853 3f00 	ldrex	r3, [r3]
 8007a4a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007a4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a4e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007a52:	653b      	str	r3, [r7, #80]	@ 0x50
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	461a      	mov	r2, r3
 8007a5a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007a5c:	647b      	str	r3, [r7, #68]	@ 0x44
 8007a5e:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a60:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007a62:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007a64:	e841 2300 	strex	r3, r2, [r1]
 8007a68:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007a6a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d1e6      	bne.n	8007a3e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	2220      	movs	r2, #32
 8007a74:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	2200      	movs	r2, #0
 8007a7c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007a80:	2303      	movs	r3, #3
 8007a82:	e063      	b.n	8007b4c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	f003 0304 	and.w	r3, r3, #4
 8007a8e:	2b04      	cmp	r3, #4
 8007a90:	d149      	bne.n	8007b26 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007a92:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007a96:	9300      	str	r3, [sp, #0]
 8007a98:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a9a:	2200      	movs	r2, #0
 8007a9c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007aa0:	6878      	ldr	r0, [r7, #4]
 8007aa2:	f000 f857 	bl	8007b54 <UART_WaitOnFlagUntilTimeout>
 8007aa6:	4603      	mov	r3, r0
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d03c      	beq.n	8007b26 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	681b      	ldr	r3, [r3, #0]
 8007ab0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ab2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007ab4:	e853 3f00 	ldrex	r3, [r3]
 8007ab8:	623b      	str	r3, [r7, #32]
   return(result);
 8007aba:	6a3b      	ldr	r3, [r7, #32]
 8007abc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007ac0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	681b      	ldr	r3, [r3, #0]
 8007ac6:	461a      	mov	r2, r3
 8007ac8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007aca:	633b      	str	r3, [r7, #48]	@ 0x30
 8007acc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007ace:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007ad0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007ad2:	e841 2300 	strex	r3, r2, [r1]
 8007ad6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007ad8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d1e6      	bne.n	8007aac <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	3308      	adds	r3, #8
 8007ae4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ae6:	693b      	ldr	r3, [r7, #16]
 8007ae8:	e853 3f00 	ldrex	r3, [r3]
 8007aec:	60fb      	str	r3, [r7, #12]
   return(result);
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	f023 0301 	bic.w	r3, r3, #1
 8007af4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	3308      	adds	r3, #8
 8007afc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007afe:	61fa      	str	r2, [r7, #28]
 8007b00:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b02:	69b9      	ldr	r1, [r7, #24]
 8007b04:	69fa      	ldr	r2, [r7, #28]
 8007b06:	e841 2300 	strex	r3, r2, [r1]
 8007b0a:	617b      	str	r3, [r7, #20]
   return(result);
 8007b0c:	697b      	ldr	r3, [r7, #20]
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d1e5      	bne.n	8007ade <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	2220      	movs	r2, #32
 8007b16:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007b22:	2303      	movs	r3, #3
 8007b24:	e012      	b.n	8007b4c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	2220      	movs	r2, #32
 8007b2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	2220      	movs	r2, #32
 8007b32:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	2200      	movs	r2, #0
 8007b3a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	2200      	movs	r2, #0
 8007b40:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007b42:	687b      	ldr	r3, [r7, #4]
 8007b44:	2200      	movs	r2, #0
 8007b46:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007b4a:	2300      	movs	r3, #0
}
 8007b4c:	4618      	mov	r0, r3
 8007b4e:	3758      	adds	r7, #88	@ 0x58
 8007b50:	46bd      	mov	sp, r7
 8007b52:	bd80      	pop	{r7, pc}

08007b54 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007b54:	b580      	push	{r7, lr}
 8007b56:	b084      	sub	sp, #16
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	60f8      	str	r0, [r7, #12]
 8007b5c:	60b9      	str	r1, [r7, #8]
 8007b5e:	603b      	str	r3, [r7, #0]
 8007b60:	4613      	mov	r3, r2
 8007b62:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b64:	e04f      	b.n	8007c06 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007b66:	69bb      	ldr	r3, [r7, #24]
 8007b68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b6c:	d04b      	beq.n	8007c06 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b6e:	f7f9 fccb 	bl	8001508 <HAL_GetTick>
 8007b72:	4602      	mov	r2, r0
 8007b74:	683b      	ldr	r3, [r7, #0]
 8007b76:	1ad3      	subs	r3, r2, r3
 8007b78:	69ba      	ldr	r2, [r7, #24]
 8007b7a:	429a      	cmp	r2, r3
 8007b7c:	d302      	bcc.n	8007b84 <UART_WaitOnFlagUntilTimeout+0x30>
 8007b7e:	69bb      	ldr	r3, [r7, #24]
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d101      	bne.n	8007b88 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007b84:	2303      	movs	r3, #3
 8007b86:	e04e      	b.n	8007c26 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007b88:	68fb      	ldr	r3, [r7, #12]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	f003 0304 	and.w	r3, r3, #4
 8007b92:	2b00      	cmp	r3, #0
 8007b94:	d037      	beq.n	8007c06 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007b96:	68bb      	ldr	r3, [r7, #8]
 8007b98:	2b80      	cmp	r3, #128	@ 0x80
 8007b9a:	d034      	beq.n	8007c06 <UART_WaitOnFlagUntilTimeout+0xb2>
 8007b9c:	68bb      	ldr	r3, [r7, #8]
 8007b9e:	2b40      	cmp	r3, #64	@ 0x40
 8007ba0:	d031      	beq.n	8007c06 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007ba2:	68fb      	ldr	r3, [r7, #12]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	69db      	ldr	r3, [r3, #28]
 8007ba8:	f003 0308 	and.w	r3, r3, #8
 8007bac:	2b08      	cmp	r3, #8
 8007bae:	d110      	bne.n	8007bd2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	681b      	ldr	r3, [r3, #0]
 8007bb4:	2208      	movs	r2, #8
 8007bb6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007bb8:	68f8      	ldr	r0, [r7, #12]
 8007bba:	f000 f839 	bl	8007c30 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	2208      	movs	r2, #8
 8007bc2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	2200      	movs	r2, #0
 8007bca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8007bce:	2301      	movs	r3, #1
 8007bd0:	e029      	b.n	8007c26 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	69db      	ldr	r3, [r3, #28]
 8007bd8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007bdc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007be0:	d111      	bne.n	8007c06 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007bea:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007bec:	68f8      	ldr	r0, [r7, #12]
 8007bee:	f000 f81f 	bl	8007c30 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	2220      	movs	r2, #32
 8007bf6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8007c02:	2303      	movs	r3, #3
 8007c04:	e00f      	b.n	8007c26 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	69da      	ldr	r2, [r3, #28]
 8007c0c:	68bb      	ldr	r3, [r7, #8]
 8007c0e:	4013      	ands	r3, r2
 8007c10:	68ba      	ldr	r2, [r7, #8]
 8007c12:	429a      	cmp	r2, r3
 8007c14:	bf0c      	ite	eq
 8007c16:	2301      	moveq	r3, #1
 8007c18:	2300      	movne	r3, #0
 8007c1a:	b2db      	uxtb	r3, r3
 8007c1c:	461a      	mov	r2, r3
 8007c1e:	79fb      	ldrb	r3, [r7, #7]
 8007c20:	429a      	cmp	r2, r3
 8007c22:	d0a0      	beq.n	8007b66 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007c24:	2300      	movs	r3, #0
}
 8007c26:	4618      	mov	r0, r3
 8007c28:	3710      	adds	r7, #16
 8007c2a:	46bd      	mov	sp, r7
 8007c2c:	bd80      	pop	{r7, pc}
	...

08007c30 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007c30:	b480      	push	{r7}
 8007c32:	b095      	sub	sp, #84	@ 0x54
 8007c34:	af00      	add	r7, sp, #0
 8007c36:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c40:	e853 3f00 	ldrex	r3, [r3]
 8007c44:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007c46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c48:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007c4c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	461a      	mov	r2, r3
 8007c54:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007c56:	643b      	str	r3, [r7, #64]	@ 0x40
 8007c58:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c5a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007c5c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007c5e:	e841 2300 	strex	r3, r2, [r1]
 8007c62:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007c64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d1e6      	bne.n	8007c38 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	3308      	adds	r3, #8
 8007c70:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c72:	6a3b      	ldr	r3, [r7, #32]
 8007c74:	e853 3f00 	ldrex	r3, [r3]
 8007c78:	61fb      	str	r3, [r7, #28]
   return(result);
 8007c7a:	69fa      	ldr	r2, [r7, #28]
 8007c7c:	4b1e      	ldr	r3, [pc, #120]	@ (8007cf8 <UART_EndRxTransfer+0xc8>)
 8007c7e:	4013      	ands	r3, r2
 8007c80:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	3308      	adds	r3, #8
 8007c88:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007c8a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007c8c:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c8e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007c90:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007c92:	e841 2300 	strex	r3, r2, [r1]
 8007c96:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007c98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d1e5      	bne.n	8007c6a <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007ca2:	2b01      	cmp	r3, #1
 8007ca4:	d118      	bne.n	8007cd8 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	e853 3f00 	ldrex	r3, [r3]
 8007cb2:	60bb      	str	r3, [r7, #8]
   return(result);
 8007cb4:	68bb      	ldr	r3, [r7, #8]
 8007cb6:	f023 0310 	bic.w	r3, r3, #16
 8007cba:	647b      	str	r3, [r7, #68]	@ 0x44
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	461a      	mov	r2, r3
 8007cc2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007cc4:	61bb      	str	r3, [r7, #24]
 8007cc6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007cc8:	6979      	ldr	r1, [r7, #20]
 8007cca:	69ba      	ldr	r2, [r7, #24]
 8007ccc:	e841 2300 	strex	r3, r2, [r1]
 8007cd0:	613b      	str	r3, [r7, #16]
   return(result);
 8007cd2:	693b      	ldr	r3, [r7, #16]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d1e6      	bne.n	8007ca6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	2220      	movs	r2, #32
 8007cdc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	2200      	movs	r2, #0
 8007cea:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007cec:	bf00      	nop
 8007cee:	3754      	adds	r7, #84	@ 0x54
 8007cf0:	46bd      	mov	sp, r7
 8007cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf6:	4770      	bx	lr
 8007cf8:	effffffe 	.word	0xeffffffe

08007cfc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007cfc:	b480      	push	{r7}
 8007cfe:	b085      	sub	sp, #20
 8007d00:	af00      	add	r7, sp, #0
 8007d02:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007d0a:	2b01      	cmp	r3, #1
 8007d0c:	d101      	bne.n	8007d12 <HAL_UARTEx_DisableFifoMode+0x16>
 8007d0e:	2302      	movs	r3, #2
 8007d10:	e027      	b.n	8007d62 <HAL_UARTEx_DisableFifoMode+0x66>
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	2201      	movs	r2, #1
 8007d16:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	2224      	movs	r2, #36	@ 0x24
 8007d1e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	681b      	ldr	r3, [r3, #0]
 8007d28:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	681a      	ldr	r2, [r3, #0]
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	f022 0201 	bic.w	r2, r2, #1
 8007d38:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007d40:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	2200      	movs	r2, #0
 8007d46:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	68fa      	ldr	r2, [r7, #12]
 8007d4e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2220      	movs	r2, #32
 8007d54:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	2200      	movs	r2, #0
 8007d5c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007d60:	2300      	movs	r3, #0
}
 8007d62:	4618      	mov	r0, r3
 8007d64:	3714      	adds	r7, #20
 8007d66:	46bd      	mov	sp, r7
 8007d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6c:	4770      	bx	lr

08007d6e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007d6e:	b580      	push	{r7, lr}
 8007d70:	b084      	sub	sp, #16
 8007d72:	af00      	add	r7, sp, #0
 8007d74:	6078      	str	r0, [r7, #4]
 8007d76:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007d7e:	2b01      	cmp	r3, #1
 8007d80:	d101      	bne.n	8007d86 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007d82:	2302      	movs	r3, #2
 8007d84:	e02d      	b.n	8007de2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	2201      	movs	r2, #1
 8007d8a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	2224      	movs	r2, #36	@ 0x24
 8007d92:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	681a      	ldr	r2, [r3, #0]
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	681b      	ldr	r3, [r3, #0]
 8007da8:	f022 0201 	bic.w	r2, r2, #1
 8007dac:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	689b      	ldr	r3, [r3, #8]
 8007db4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	683a      	ldr	r2, [r7, #0]
 8007dbe:	430a      	orrs	r2, r1
 8007dc0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007dc2:	6878      	ldr	r0, [r7, #4]
 8007dc4:	f000 f850 	bl	8007e68 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	68fa      	ldr	r2, [r7, #12]
 8007dce:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2220      	movs	r2, #32
 8007dd4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2200      	movs	r2, #0
 8007ddc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007de0:	2300      	movs	r3, #0
}
 8007de2:	4618      	mov	r0, r3
 8007de4:	3710      	adds	r7, #16
 8007de6:	46bd      	mov	sp, r7
 8007de8:	bd80      	pop	{r7, pc}

08007dea <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007dea:	b580      	push	{r7, lr}
 8007dec:	b084      	sub	sp, #16
 8007dee:	af00      	add	r7, sp, #0
 8007df0:	6078      	str	r0, [r7, #4]
 8007df2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007dfa:	2b01      	cmp	r3, #1
 8007dfc:	d101      	bne.n	8007e02 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007dfe:	2302      	movs	r3, #2
 8007e00:	e02d      	b.n	8007e5e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	2201      	movs	r2, #1
 8007e06:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	2224      	movs	r2, #36	@ 0x24
 8007e0e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	681a      	ldr	r2, [r3, #0]
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	681b      	ldr	r3, [r3, #0]
 8007e24:	f022 0201 	bic.w	r2, r2, #1
 8007e28:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	689b      	ldr	r3, [r3, #8]
 8007e30:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	683a      	ldr	r2, [r7, #0]
 8007e3a:	430a      	orrs	r2, r1
 8007e3c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007e3e:	6878      	ldr	r0, [r7, #4]
 8007e40:	f000 f812 	bl	8007e68 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	68fa      	ldr	r2, [r7, #12]
 8007e4a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	2220      	movs	r2, #32
 8007e50:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	2200      	movs	r2, #0
 8007e58:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007e5c:	2300      	movs	r3, #0
}
 8007e5e:	4618      	mov	r0, r3
 8007e60:	3710      	adds	r7, #16
 8007e62:	46bd      	mov	sp, r7
 8007e64:	bd80      	pop	{r7, pc}
	...

08007e68 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007e68:	b480      	push	{r7}
 8007e6a:	b085      	sub	sp, #20
 8007e6c:	af00      	add	r7, sp, #0
 8007e6e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d108      	bne.n	8007e8a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	2201      	movs	r2, #1
 8007e7c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	2201      	movs	r2, #1
 8007e84:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007e88:	e031      	b.n	8007eee <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007e8a:	2310      	movs	r3, #16
 8007e8c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007e8e:	2310      	movs	r3, #16
 8007e90:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	689b      	ldr	r3, [r3, #8]
 8007e98:	0e5b      	lsrs	r3, r3, #25
 8007e9a:	b2db      	uxtb	r3, r3
 8007e9c:	f003 0307 	and.w	r3, r3, #7
 8007ea0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	689b      	ldr	r3, [r3, #8]
 8007ea8:	0f5b      	lsrs	r3, r3, #29
 8007eaa:	b2db      	uxtb	r3, r3
 8007eac:	f003 0307 	and.w	r3, r3, #7
 8007eb0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007eb2:	7bbb      	ldrb	r3, [r7, #14]
 8007eb4:	7b3a      	ldrb	r2, [r7, #12]
 8007eb6:	4911      	ldr	r1, [pc, #68]	@ (8007efc <UARTEx_SetNbDataToProcess+0x94>)
 8007eb8:	5c8a      	ldrb	r2, [r1, r2]
 8007eba:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007ebe:	7b3a      	ldrb	r2, [r7, #12]
 8007ec0:	490f      	ldr	r1, [pc, #60]	@ (8007f00 <UARTEx_SetNbDataToProcess+0x98>)
 8007ec2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8007ec4:	fb93 f3f2 	sdiv	r3, r3, r2
 8007ec8:	b29a      	uxth	r2, r3
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007ed0:	7bfb      	ldrb	r3, [r7, #15]
 8007ed2:	7b7a      	ldrb	r2, [r7, #13]
 8007ed4:	4909      	ldr	r1, [pc, #36]	@ (8007efc <UARTEx_SetNbDataToProcess+0x94>)
 8007ed6:	5c8a      	ldrb	r2, [r1, r2]
 8007ed8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8007edc:	7b7a      	ldrb	r2, [r7, #13]
 8007ede:	4908      	ldr	r1, [pc, #32]	@ (8007f00 <UARTEx_SetNbDataToProcess+0x98>)
 8007ee0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8007ee2:	fb93 f3f2 	sdiv	r3, r3, r2
 8007ee6:	b29a      	uxth	r2, r3
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8007eee:	bf00      	nop
 8007ef0:	3714      	adds	r7, #20
 8007ef2:	46bd      	mov	sp, r7
 8007ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef8:	4770      	bx	lr
 8007efa:	bf00      	nop
 8007efc:	0800f0f4 	.word	0x0800f0f4
 8007f00:	0800f0fc 	.word	0x0800f0fc

08007f04 <HAL_XSPI_Init>:
  *         in the XSPI_InitTypeDef and initialize the associated handle.
  * @param  hxspi : XSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Init(XSPI_HandleTypeDef *hxspi)
{
 8007f04:	b580      	push	{r7, lr}
 8007f06:	b086      	sub	sp, #24
 8007f08:	af02      	add	r7, sp, #8
 8007f0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007f0c:	2300      	movs	r3, #0
 8007f0e:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 8007f10:	f7f9 fafa 	bl	8001508 <HAL_GetTick>
 8007f14:	60b8      	str	r0, [r7, #8]

  /* Check the XSPI handle allocation */
  if (hxspi == NULL)
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d102      	bne.n	8007f22 <HAL_XSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 8007f1c:	2301      	movs	r3, #1
 8007f1e:	73fb      	strb	r3, [r7, #15]
 8007f20:	e0cb      	b.n	80080ba <HAL_XSPI_Init+0x1b6>
    assert_param(IS_XSPI_CS_BOUND(hxspi->Init.ChipSelectBoundary));
    assert_param(IS_XSPI_FIFO_THRESHOLD_BYTE(hxspi->Init.FifoThresholdByte));
    assert_param(IS_XSPI_MAXTRAN(hxspi->Init.MaxTran));
    assert_param(IS_XSPI_CSSEL(hxspi->Init.MemorySelect));
    /* Initialize error code */
    hxspi->ErrorCode = HAL_XSPI_ERROR_NONE;
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	2200      	movs	r2, #0
 8007f26:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Check if the state is the reset state */
    if (hxspi->State == HAL_XSPI_STATE_RESET)
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	f040 80c4 	bne.w	80080ba <HAL_XSPI_Init+0x1b6>

      /* Init the low level hardware */
      hxspi->MspInitCallback(hxspi);
#else
      /* Initialization of the low level hardware */
      HAL_XSPI_MspInit(hxspi);
 8007f32:	6878      	ldr	r0, [r7, #4]
 8007f34:	f7f9 f8e0 	bl	80010f8 <HAL_XSPI_MspInit>
#endif /* defined (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the XSPI memory access */
      (void)HAL_XSPI_SetTimeout(hxspi, HAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 8007f38:	f241 3188 	movw	r1, #5000	@ 0x1388
 8007f3c:	6878      	ldr	r0, [r7, #4]
 8007f3e:	f000 fbf6 	bl	800872e <HAL_XSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, free running clock, clock mode */
      MODIFY_REG(hxspi->Instance->DCR1,
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	689a      	ldr	r2, [r3, #8]
 8007f48:	4b5e      	ldr	r3, [pc, #376]	@ (80080c4 <HAL_XSPI_Init+0x1c0>)
 8007f4a:	4013      	ands	r3, r2
 8007f4c:	687a      	ldr	r2, [r7, #4]
 8007f4e:	68d1      	ldr	r1, [r2, #12]
 8007f50:	687a      	ldr	r2, [r7, #4]
 8007f52:	6912      	ldr	r2, [r2, #16]
 8007f54:	0412      	lsls	r2, r2, #16
 8007f56:	4311      	orrs	r1, r2
 8007f58:	687a      	ldr	r2, [r7, #4]
 8007f5a:	6952      	ldr	r2, [r2, #20]
 8007f5c:	3a01      	subs	r2, #1
 8007f5e:	0212      	lsls	r2, r2, #8
 8007f60:	4311      	orrs	r1, r2
 8007f62:	687a      	ldr	r2, [r7, #4]
 8007f64:	69d2      	ldr	r2, [r2, #28]
 8007f66:	4311      	orrs	r1, r2
 8007f68:	687a      	ldr	r2, [r7, #4]
 8007f6a:	6812      	ldr	r2, [r2, #0]
 8007f6c:	430b      	orrs	r3, r1
 8007f6e:	6093      	str	r3, [r2, #8]
                 (XSPI_DCR1_MTYP | XSPI_DCR1_DEVSIZE | XSPI_DCR1_CSHT | XSPI_DCR1_FRCK | XSPI_DCR1_CKMODE),
                 (hxspi->Init.MemoryType | ((hxspi->Init.MemorySize) << XSPI_DCR1_DEVSIZE_Pos) |
                  ((hxspi->Init.ChipSelectHighTimeCycle - 1U) << XSPI_DCR1_CSHT_Pos) | hxspi->Init.ClockMode));

      /* Configure wrap size */
      MODIFY_REG(hxspi->Instance->DCR2, XSPI_DCR2_WRAPSIZE, hxspi->Init.WrapSize);
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	681b      	ldr	r3, [r3, #0]
 8007f74:	68db      	ldr	r3, [r3, #12]
 8007f76:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	6a1a      	ldr	r2, [r3, #32]
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	430a      	orrs	r2, r1
 8007f84:	60da      	str	r2, [r3, #12]

      /* Configure chip select boundary */
      MODIFY_REG(hxspi->Instance->DCR3, XSPI_DCR3_CSBOUND, (hxspi->Init.ChipSelectBoundary << XSPI_DCR3_CSBOUND_Pos));
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	691b      	ldr	r3, [r3, #16]
 8007f8c:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f94:	041a      	lsls	r2, r3, #16
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	430a      	orrs	r2, r1
 8007f9c:	611a      	str	r2, [r3, #16]

      /* Configure maximum transfer */
      MODIFY_REG(hxspi->Instance->DCR3, XSPI_DCR3_MAXTRAN, \
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	691b      	ldr	r3, [r3, #16]
 8007fa4:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	681b      	ldr	r3, [r3, #0]
 8007fb0:	430a      	orrs	r2, r1
 8007fb2:	611a      	str	r2, [r3, #16]
                 (hxspi->Init.MaxTran << XSPI_DCR3_MAXTRAN_Pos));

      /* Configure refresh */
      hxspi->Instance->DCR4 = hxspi->Init.Refresh;
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	681b      	ldr	r3, [r3, #0]
 8007fb8:	687a      	ldr	r2, [r7, #4]
 8007fba:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8007fbc:	615a      	str	r2, [r3, #20]

      /* Configure FIFO threshold */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FTHRES, ((hxspi->Init.FifoThresholdByte - 1U) << XSPI_CR_FTHRES_Pos));
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	685b      	ldr	r3, [r3, #4]
 8007fcc:	3b01      	subs	r3, #1
 8007fce:	021a      	lsls	r2, r3, #8
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	681b      	ldr	r3, [r3, #0]
 8007fd4:	430a      	orrs	r2, r1
 8007fd6:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8007fdc:	9300      	str	r3, [sp, #0]
 8007fde:	68bb      	ldr	r3, [r7, #8]
 8007fe0:	2200      	movs	r2, #0
 8007fe2:	2120      	movs	r1, #32
 8007fe4:	6878      	ldr	r0, [r7, #4]
 8007fe6:	f000 fd05 	bl	80089f4 <XSPI_WaitFlagStateUntilTimeout>
 8007fea:	4603      	mov	r3, r0
 8007fec:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8007fee:	7bfb      	ldrb	r3, [r7, #15]
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d162      	bne.n	80080ba <HAL_XSPI_Init+0x1b6>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hxspi->Instance->DCR2, XSPI_DCR2_PRESCALER,
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	68db      	ldr	r3, [r3, #12]
 8007ffa:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	430a      	orrs	r2, r1
 8008008:	60da      	str	r2, [r3, #12]
                   ((hxspi->Init.ClockPrescaler) << XSPI_DCR2_PRESCALER_Pos));

        if (IS_XSPI_ALL_INSTANCE(hxspi->Instance))
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	4a2e      	ldr	r2, [pc, #184]	@ (80080c8 <HAL_XSPI_Init+0x1c4>)
 8008010:	4293      	cmp	r3, r2
 8008012:	d004      	beq.n	800801e <HAL_XSPI_Init+0x11a>
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	4a2c      	ldr	r2, [pc, #176]	@ (80080cc <HAL_XSPI_Init+0x1c8>)
 800801a:	4293      	cmp	r3, r2
 800801c:	d10f      	bne.n	800803e <HAL_XSPI_Init+0x13a>
        {
          /* The configuration of clock prescaler trigger automatically a calibration process.
          So it is necessary to wait the calibration is complete */
          status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008022:	9300      	str	r3, [sp, #0]
 8008024:	68bb      	ldr	r3, [r7, #8]
 8008026:	2200      	movs	r2, #0
 8008028:	2120      	movs	r1, #32
 800802a:	6878      	ldr	r0, [r7, #4]
 800802c:	f000 fce2 	bl	80089f4 <XSPI_WaitFlagStateUntilTimeout>
 8008030:	4603      	mov	r3, r0
 8008032:	73fb      	strb	r3, [r7, #15]
          if (status != HAL_OK)
 8008034:	7bfb      	ldrb	r3, [r7, #15]
 8008036:	2b00      	cmp	r3, #0
 8008038:	d001      	beq.n	800803e <HAL_XSPI_Init+0x13a>
          {
            return status;
 800803a:	7bfb      	ldrb	r3, [r7, #15]
 800803c:	e03e      	b.n	80080bc <HAL_XSPI_Init+0x1b8>
          }
        }
        /* Configure Dual Memory mode and CS Selection */
        MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_DMM | XSPI_CR_CSSEL),
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	681a      	ldr	r2, [r3, #0]
 8008044:	4b22      	ldr	r3, [pc, #136]	@ (80080d0 <HAL_XSPI_Init+0x1cc>)
 8008046:	4013      	ands	r3, r2
 8008048:	687a      	ldr	r2, [r7, #4]
 800804a:	6891      	ldr	r1, [r2, #8]
 800804c:	687a      	ldr	r2, [r7, #4]
 800804e:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8008050:	4311      	orrs	r1, r2
 8008052:	687a      	ldr	r2, [r7, #4]
 8008054:	6812      	ldr	r2, [r2, #0]
 8008056:	430b      	orrs	r3, r1
 8008058:	6013      	str	r3, [r2, #0]
                   (hxspi->Init.MemoryMode | hxspi->Init.MemorySelect));

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hxspi->Instance->TCR, (XSPI_TCR_SSHIFT | XSPI_TCR_DHQC),
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8008062:	f023 41a0 	bic.w	r1, r3, #1342177280	@ 0x50000000
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800806a:	687b      	ldr	r3, [r7, #4]
 800806c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800806e:	431a      	orrs	r2, r3
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	430a      	orrs	r2, r1
 8008076:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
                   (hxspi->Init.SampleShifting | hxspi->Init.DelayHoldQuarterCycle));

        /* Enable XSPI */
        HAL_XSPI_ENABLE(hxspi);
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	681a      	ldr	r2, [r3, #0]
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	f042 0201 	orr.w	r2, r2, #1
 8008088:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after XSPI enable */
        if (hxspi->Init.FreeRunningClock == HAL_XSPI_FREERUNCLK_ENABLE)
 800808a:	687b      	ldr	r3, [r7, #4]
 800808c:	699b      	ldr	r3, [r3, #24]
 800808e:	2b02      	cmp	r3, #2
 8008090:	d107      	bne.n	80080a2 <HAL_XSPI_Init+0x19e>
        {
          SET_BIT(hxspi->Instance->DCR1, XSPI_DCR1_FRCK);
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	689a      	ldr	r2, [r3, #8]
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	681b      	ldr	r3, [r3, #0]
 800809c:	f042 0202 	orr.w	r2, r2, #2
 80080a0:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the XSPI state */
        if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	68db      	ldr	r3, [r3, #12]
 80080a6:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80080aa:	d103      	bne.n	80080b4 <HAL_XSPI_Init+0x1b0>
        {
          hxspi->State = HAL_XSPI_STATE_HYPERBUS_INIT;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2201      	movs	r2, #1
 80080b0:	655a      	str	r2, [r3, #84]	@ 0x54
 80080b2:	e002      	b.n	80080ba <HAL_XSPI_Init+0x1b6>
        }
        else
        {
          hxspi->State = HAL_XSPI_STATE_READY;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	2202      	movs	r2, #2
 80080b8:	655a      	str	r2, [r3, #84]	@ 0x54
        }
      }
    }
  }
  return status;
 80080ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80080bc:	4618      	mov	r0, r3
 80080be:	3710      	adds	r7, #16
 80080c0:	46bd      	mov	sp, r7
 80080c2:	bd80      	pop	{r7, pc}
 80080c4:	f8e0c0fc 	.word	0xf8e0c0fc
 80080c8:	52005000 	.word	0x52005000
 80080cc:	5200a000 	.word	0x5200a000
 80080d0:	feffffbf 	.word	0xfeffffbf

080080d4 <HAL_XSPI_DeInit>:
  * @brief  De-Initialize the XSPI peripheral.
  * @param  hxspi : XSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_DeInit(XSPI_HandleTypeDef *hxspi)
{
 80080d4:	b580      	push	{r7, lr}
 80080d6:	b084      	sub	sp, #16
 80080d8:	af00      	add	r7, sp, #0
 80080da:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80080dc:	2300      	movs	r3, #0
 80080de:	73fb      	strb	r3, [r7, #15]

  /* Check the XSPI handle allocation */
  if (hxspi == NULL)
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d102      	bne.n	80080ec <HAL_XSPI_DeInit+0x18>
  {
    status = HAL_ERROR;
 80080e6:	2301      	movs	r3, #1
 80080e8:	73fb      	strb	r3, [r7, #15]
 80080ea:	e015      	b.n	8008118 <HAL_XSPI_DeInit+0x44>
    /* No error code can be set as the handler is null */
  }
  else
  {
    /* Disable XSPI */
    HAL_XSPI_DISABLE(hxspi);
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	681a      	ldr	r2, [r3, #0]
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	f022 0201 	bic.w	r2, r2, #1
 80080fa:	601a      	str	r2, [r3, #0]

    /* Disable free running clock if needed : must be done after XSPI disable */
    CLEAR_BIT(hxspi->Instance->DCR1, XSPI_DCR1_FRCK);
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	689a      	ldr	r2, [r3, #8]
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	f022 0202 	bic.w	r2, r2, #2
 800810a:	609a      	str	r2, [r3, #8]

    /* De-initialize the low level hardware */
    hxspi->MspDeInitCallback(hxspi);
#else
    /* De-initialize the low-level hardware */
    HAL_XSPI_MspDeInit(hxspi);
 800810c:	6878      	ldr	r0, [r7, #4]
 800810e:	f7f9 f907 	bl	8001320 <HAL_XSPI_MspDeInit>
#endif /* (USE_HAL_XSPI_REGISTER_CALLBACKS) && (USE_HAL_XSPI_REGISTER_CALLBACKS == 1U) */

    /* Reset the driver state */
    hxspi->State = HAL_XSPI_STATE_RESET;
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	2200      	movs	r2, #0
 8008116:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  return status;
 8008118:	7bfb      	ldrb	r3, [r7, #15]
}
 800811a:	4618      	mov	r0, r3
 800811c:	3710      	adds	r7, #16
 800811e:	46bd      	mov	sp, r7
 8008120:	bd80      	pop	{r7, pc}

08008122 <HAL_XSPI_Command>:
  * @param  pCmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Command(XSPI_HandleTypeDef *hxspi, XSPI_RegularCmdTypeDef *const pCmd, uint32_t Timeout)
{
 8008122:	b580      	push	{r7, lr}
 8008124:	b08a      	sub	sp, #40	@ 0x28
 8008126:	af02      	add	r7, sp, #8
 8008128:	60f8      	str	r0, [r7, #12]
 800812a:	60b9      	str	r1, [r7, #8]
 800812c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 800812e:	f7f9 f9eb 	bl	8001508 <HAL_GetTick>
 8008132:	61b8      	str	r0, [r7, #24]
    assert_param(IS_XSPI_ALT_BYTES_DTR_MODE(pCmd->AlternateBytesDTRMode));
  }

  assert_param(IS_XSPI_DATA_MODE(hxspi->Init.MemoryType, pCmd->DataMode));

  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 8008134:	68bb      	ldr	r3, [r7, #8]
 8008136:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008138:	2b00      	cmp	r3, #0
  }

  assert_param(IS_XSPI_DQS_MODE(pCmd->DQSMode));

  /* Check the state of the driver */
  state = hxspi->State;
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800813e:	617b      	str	r3, [r7, #20]
  if (((state == HAL_XSPI_STATE_READY)         && (hxspi->Init.MemoryType != HAL_XSPI_MEMTYPE_HYPERBUS)) ||
 8008140:	697b      	ldr	r3, [r7, #20]
 8008142:	2b02      	cmp	r3, #2
 8008144:	d104      	bne.n	8008150 <HAL_XSPI_Command+0x2e>
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	68db      	ldr	r3, [r3, #12]
 800814a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800814e:	d115      	bne.n	800817c <HAL_XSPI_Command+0x5a>
 8008150:	697b      	ldr	r3, [r7, #20]
 8008152:	2b14      	cmp	r3, #20
 8008154:	d107      	bne.n	8008166 <HAL_XSPI_Command+0x44>
      ((state == HAL_XSPI_STATE_READ_CMD_CFG)  && ((pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG) ||
 8008156:	68bb      	ldr	r3, [r7, #8]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	2b02      	cmp	r3, #2
 800815c:	d00e      	beq.n	800817c <HAL_XSPI_Command+0x5a>
                                                   (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))) ||
 800815e:	68bb      	ldr	r3, [r7, #8]
 8008160:	681b      	ldr	r3, [r3, #0]
      ((state == HAL_XSPI_STATE_READ_CMD_CFG)  && ((pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG) ||
 8008162:	2b03      	cmp	r3, #3
 8008164:	d00a      	beq.n	800817c <HAL_XSPI_Command+0x5a>
                                                   (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))) ||
 8008166:	697b      	ldr	r3, [r7, #20]
 8008168:	2b24      	cmp	r3, #36	@ 0x24
 800816a:	d15e      	bne.n	800822a <HAL_XSPI_Command+0x108>
      ((state == HAL_XSPI_STATE_WRITE_CMD_CFG) &&
       ((pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)  ||
 800816c:	68bb      	ldr	r3, [r7, #8]
 800816e:	681b      	ldr	r3, [r3, #0]
      ((state == HAL_XSPI_STATE_WRITE_CMD_CFG) &&
 8008170:	2b01      	cmp	r3, #1
 8008172:	d003      	beq.n	800817c <HAL_XSPI_Command+0x5a>
        (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG))))
 8008174:	68bb      	ldr	r3, [r7, #8]
 8008176:	681b      	ldr	r3, [r3, #0]
       ((pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)  ||
 8008178:	2b03      	cmp	r3, #3
 800817a:	d156      	bne.n	800822a <HAL_XSPI_Command+0x108>
  {
    /* Wait till busy flag is reset */
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	9300      	str	r3, [sp, #0]
 8008180:	69bb      	ldr	r3, [r7, #24]
 8008182:	2200      	movs	r2, #0
 8008184:	2120      	movs	r1, #32
 8008186:	68f8      	ldr	r0, [r7, #12]
 8008188:	f000 fc34 	bl	80089f4 <XSPI_WaitFlagStateUntilTimeout>
 800818c:	4603      	mov	r3, r0
 800818e:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 8008190:	7ffb      	ldrb	r3, [r7, #31]
 8008192:	2b00      	cmp	r3, #0
 8008194:	d146      	bne.n	8008224 <HAL_XSPI_Command+0x102>
    {
      /* Initialize error code */
      hxspi->ErrorCode = HAL_XSPI_ERROR_NONE;
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	2200      	movs	r2, #0
 800819a:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Configure the registers */
      status = XSPI_ConfigCmd(hxspi, pCmd);
 800819c:	68b9      	ldr	r1, [r7, #8]
 800819e:	68f8      	ldr	r0, [r7, #12]
 80081a0:	f000 fc5e 	bl	8008a60 <XSPI_ConfigCmd>
 80081a4:	4603      	mov	r3, r0
 80081a6:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 80081a8:	7ffb      	ldrb	r3, [r7, #31]
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d143      	bne.n	8008236 <HAL_XSPI_Command+0x114>
      {
        if (pCmd->DataMode == HAL_XSPI_DATA_NONE)
 80081ae:	68bb      	ldr	r3, [r7, #8]
 80081b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	d10e      	bne.n	80081d4 <HAL_XSPI_Command+0xb2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until BUSY flag is reset to go back in idle state. */
          status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	9300      	str	r3, [sp, #0]
 80081ba:	69bb      	ldr	r3, [r7, #24]
 80081bc:	2200      	movs	r2, #0
 80081be:	2120      	movs	r1, #32
 80081c0:	68f8      	ldr	r0, [r7, #12]
 80081c2:	f000 fc17 	bl	80089f4 <XSPI_WaitFlagStateUntilTimeout>
 80081c6:	4603      	mov	r3, r0
 80081c8:	77fb      	strb	r3, [r7, #31]

          /* Clear TC flag */
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
 80081ca:	68fb      	ldr	r3, [r7, #12]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	2202      	movs	r2, #2
 80081d0:	625a      	str	r2, [r3, #36]	@ 0x24
    if (status == HAL_OK)
 80081d2:	e030      	b.n	8008236 <HAL_XSPI_Command+0x114>
        }
        else
        {
          /* Update the state */
          if (pCmd->OperationType == HAL_XSPI_OPTYPE_COMMON_CFG)
 80081d4:	68bb      	ldr	r3, [r7, #8]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d103      	bne.n	80081e4 <HAL_XSPI_Command+0xc2>
          {
            hxspi->State = HAL_XSPI_STATE_CMD_CFG;
 80081dc:	68fb      	ldr	r3, [r7, #12]
 80081de:	2204      	movs	r2, #4
 80081e0:	655a      	str	r2, [r3, #84]	@ 0x54
    if (status == HAL_OK)
 80081e2:	e028      	b.n	8008236 <HAL_XSPI_Command+0x114>
          }
          else if (pCmd->OperationType == HAL_XSPI_OPTYPE_READ_CFG)
 80081e4:	68bb      	ldr	r3, [r7, #8]
 80081e6:	681b      	ldr	r3, [r3, #0]
 80081e8:	2b01      	cmp	r3, #1
 80081ea:	d10b      	bne.n	8008204 <HAL_XSPI_Command+0xe2>
          {
            if (hxspi->State == HAL_XSPI_STATE_WRITE_CMD_CFG)
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80081f0:	2b24      	cmp	r3, #36	@ 0x24
 80081f2:	d103      	bne.n	80081fc <HAL_XSPI_Command+0xda>
            {
              hxspi->State = HAL_XSPI_STATE_CMD_CFG;
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	2204      	movs	r2, #4
 80081f8:	655a      	str	r2, [r3, #84]	@ 0x54
    if (status == HAL_OK)
 80081fa:	e01c      	b.n	8008236 <HAL_XSPI_Command+0x114>
            }
            else
            {
              hxspi->State = HAL_XSPI_STATE_READ_CMD_CFG;
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	2214      	movs	r2, #20
 8008200:	655a      	str	r2, [r3, #84]	@ 0x54
    if (status == HAL_OK)
 8008202:	e018      	b.n	8008236 <HAL_XSPI_Command+0x114>
            }
          }
          else if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG)
 8008204:	68bb      	ldr	r3, [r7, #8]
 8008206:	681b      	ldr	r3, [r3, #0]
 8008208:	2b02      	cmp	r3, #2
 800820a:	d114      	bne.n	8008236 <HAL_XSPI_Command+0x114>
          {
            if (hxspi->State == HAL_XSPI_STATE_READ_CMD_CFG)
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008210:	2b14      	cmp	r3, #20
 8008212:	d103      	bne.n	800821c <HAL_XSPI_Command+0xfa>
            {
              hxspi->State = HAL_XSPI_STATE_CMD_CFG;
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	2204      	movs	r2, #4
 8008218:	655a      	str	r2, [r3, #84]	@ 0x54
    if (status == HAL_OK)
 800821a:	e00c      	b.n	8008236 <HAL_XSPI_Command+0x114>
            }
            else
            {
              hxspi->State = HAL_XSPI_STATE_WRITE_CMD_CFG;
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	2224      	movs	r2, #36	@ 0x24
 8008220:	655a      	str	r2, [r3, #84]	@ 0x54
    if (status == HAL_OK)
 8008222:	e008      	b.n	8008236 <HAL_XSPI_Command+0x114>
        }
      }
    }
    else
    {
      status = HAL_BUSY;
 8008224:	2302      	movs	r3, #2
 8008226:	77fb      	strb	r3, [r7, #31]
    if (status == HAL_OK)
 8008228:	e005      	b.n	8008236 <HAL_XSPI_Command+0x114>
    }
  }
  else
  {
    status = HAL_ERROR;
 800822a:	2301      	movs	r3, #1
 800822c:	77fb      	strb	r3, [r7, #31]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
 800822e:	68fb      	ldr	r3, [r7, #12]
 8008230:	2210      	movs	r2, #16
 8008232:	659a      	str	r2, [r3, #88]	@ 0x58
 8008234:	e000      	b.n	8008238 <HAL_XSPI_Command+0x116>
    if (status == HAL_OK)
 8008236:	bf00      	nop
  }

  return status;
 8008238:	7ffb      	ldrb	r3, [r7, #31]
}
 800823a:	4618      	mov	r0, r3
 800823c:	3720      	adds	r7, #32
 800823e:	46bd      	mov	sp, r7
 8008240:	bd80      	pop	{r7, pc}

08008242 <HAL_XSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Transmit(XSPI_HandleTypeDef *hxspi, const uint8_t *pData, uint32_t Timeout)
{
 8008242:	b580      	push	{r7, lr}
 8008244:	b08a      	sub	sp, #40	@ 0x28
 8008246:	af02      	add	r7, sp, #8
 8008248:	60f8      	str	r0, [r7, #12]
 800824a:	60b9      	str	r1, [r7, #8]
 800824c:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800824e:	f7f9 f95b 	bl	8001508 <HAL_GetTick>
 8008252:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hxspi->Instance->DR;
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	3350      	adds	r3, #80	@ 0x50
 800825a:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 800825c:	68bb      	ldr	r3, [r7, #8]
 800825e:	2b00      	cmp	r3, #0
 8008260:	d105      	bne.n	800826e <HAL_XSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
 8008262:	2301      	movs	r3, #1
 8008264:	77fb      	strb	r3, [r7, #31]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
 8008266:	68fb      	ldr	r3, [r7, #12]
 8008268:	2208      	movs	r2, #8
 800826a:	659a      	str	r2, [r3, #88]	@ 0x58
 800826c:	e057      	b.n	800831e <HAL_XSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008272:	2b04      	cmp	r3, #4
 8008274:	d14e      	bne.n	8008314 <HAL_XSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hxspi->XferCount = READ_REG(hxspi->Instance->DLR) + 1U;
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800827c:	1c5a      	adds	r2, r3, #1
 800827e:	68fb      	ldr	r3, [r7, #12]
 8008280:	649a      	str	r2, [r3, #72]	@ 0x48
      hxspi->XferSize  = hxspi->XferCount;
 8008282:	68fb      	ldr	r3, [r7, #12]
 8008284:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	645a      	str	r2, [r3, #68]	@ 0x44
      hxspi->pBuffPtr  = (uint8_t *)pData;
 800828a:	68fb      	ldr	r3, [r7, #12]
 800828c:	68ba      	ldr	r2, [r7, #8]
 800828e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, XSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8008290:	68fb      	ldr	r3, [r7, #12]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	681a      	ldr	r2, [r3, #0]
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800829e:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_FT, SET, tickstart, Timeout);
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	9300      	str	r3, [sp, #0]
 80082a4:	69bb      	ldr	r3, [r7, #24]
 80082a6:	2201      	movs	r2, #1
 80082a8:	2104      	movs	r1, #4
 80082aa:	68f8      	ldr	r0, [r7, #12]
 80082ac:	f000 fba2 	bl	80089f4 <XSPI_WaitFlagStateUntilTimeout>
 80082b0:	4603      	mov	r3, r0
 80082b2:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 80082b4:	7ffb      	ldrb	r3, [r7, #31]
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d113      	bne.n	80082e2 <HAL_XSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hxspi->pBuffPtr;
 80082ba:	68fb      	ldr	r3, [r7, #12]
 80082bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082be:	781a      	ldrb	r2, [r3, #0]
 80082c0:	697b      	ldr	r3, [r7, #20]
 80082c2:	701a      	strb	r2, [r3, #0]
        hxspi->pBuffPtr++;
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082c8:	1c5a      	adds	r2, r3, #1
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	641a      	str	r2, [r3, #64]	@ 0x40
        hxspi->XferCount--;
 80082ce:	68fb      	ldr	r3, [r7, #12]
 80082d0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80082d2:	1e5a      	subs	r2, r3, #1
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	649a      	str	r2, [r3, #72]	@ 0x48
      } while (hxspi->XferCount > 0U);
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d1df      	bne.n	80082a0 <HAL_XSPI_Transmit+0x5e>
 80082e0:	e000      	b.n	80082e4 <HAL_XSPI_Transmit+0xa2>
          break;
 80082e2:	bf00      	nop

      if (status == HAL_OK)
 80082e4:	7ffb      	ldrb	r3, [r7, #31]
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d119      	bne.n	800831e <HAL_XSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, Timeout);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	9300      	str	r3, [sp, #0]
 80082ee:	69bb      	ldr	r3, [r7, #24]
 80082f0:	2201      	movs	r2, #1
 80082f2:	2102      	movs	r1, #2
 80082f4:	68f8      	ldr	r0, [r7, #12]
 80082f6:	f000 fb7d 	bl	80089f4 <XSPI_WaitFlagStateUntilTimeout>
 80082fa:	4603      	mov	r3, r0
 80082fc:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 80082fe:	7ffb      	ldrb	r3, [r7, #31]
 8008300:	2b00      	cmp	r3, #0
 8008302:	d10c      	bne.n	800831e <HAL_XSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	2202      	movs	r2, #2
 800830a:	625a      	str	r2, [r3, #36]	@ 0x24

          hxspi->State = HAL_XSPI_STATE_READY;
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	2202      	movs	r2, #2
 8008310:	655a      	str	r2, [r3, #84]	@ 0x54
 8008312:	e004      	b.n	800831e <HAL_XSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 8008314:	2301      	movs	r3, #1
 8008316:	77fb      	strb	r3, [r7, #31]
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	2210      	movs	r2, #16
 800831c:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  return status;
 800831e:	7ffb      	ldrb	r3, [r7, #31]
}
 8008320:	4618      	mov	r0, r3
 8008322:	3720      	adds	r7, #32
 8008324:	46bd      	mov	sp, r7
 8008326:	bd80      	pop	{r7, pc}

08008328 <HAL_XSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Receive(XSPI_HandleTypeDef *hxspi, uint8_t *const pData, uint32_t Timeout)
{
 8008328:	b580      	push	{r7, lr}
 800832a:	b08c      	sub	sp, #48	@ 0x30
 800832c:	af02      	add	r7, sp, #8
 800832e:	60f8      	str	r0, [r7, #12]
 8008330:	60b9      	str	r1, [r7, #8]
 8008332:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8008334:	f7f9 f8e8 	bl	8001508 <HAL_GetTick>
 8008338:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hxspi->Instance->DR;
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	681b      	ldr	r3, [r3, #0]
 800833e:	3350      	adds	r3, #80	@ 0x50
 8008340:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hxspi->Instance->AR;
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008348:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hxspi->Instance->IR;
 800834a:	68fb      	ldr	r3, [r7, #12]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8008352:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 8008354:	68bb      	ldr	r3, [r7, #8]
 8008356:	2b00      	cmp	r3, #0
 8008358:	d106      	bne.n	8008368 <HAL_XSPI_Receive+0x40>
  {
    status = HAL_ERROR;
 800835a:	2301      	movs	r3, #1
 800835c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	2208      	movs	r2, #8
 8008364:	659a      	str	r2, [r3, #88]	@ 0x58
 8008366:	e07c      	b.n	8008462 <HAL_XSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
 8008368:	68fb      	ldr	r3, [r7, #12]
 800836a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800836c:	2b04      	cmp	r3, #4
 800836e:	d172      	bne.n	8008456 <HAL_XSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hxspi->XferCount = READ_REG(hxspi->Instance->DLR) + 1U;
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008376:	1c5a      	adds	r2, r3, #1
 8008378:	68fb      	ldr	r3, [r7, #12]
 800837a:	649a      	str	r2, [r3, #72]	@ 0x48
      hxspi->XferSize  = hxspi->XferCount;
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008380:	68fb      	ldr	r3, [r7, #12]
 8008382:	645a      	str	r2, [r3, #68]	@ 0x44
      hxspi->pBuffPtr  = pData;
 8008384:	68fb      	ldr	r3, [r7, #12]
 8008386:	68ba      	ldr	r2, [r7, #8]
 8008388:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, XSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 800839c:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	68db      	ldr	r3, [r3, #12]
 80083a2:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80083a6:	d104      	bne.n	80083b2 <HAL_XSPI_Receive+0x8a>
      {
        WRITE_REG(hxspi->Instance->AR, addr_reg);
 80083a8:	68fb      	ldr	r3, [r7, #12]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	69ba      	ldr	r2, [r7, #24]
 80083ae:	649a      	str	r2, [r3, #72]	@ 0x48
 80083b0:	e011      	b.n	80083d6 <HAL_XSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hxspi->Instance->CCR, XSPI_CCR_ADMODE) != HAL_XSPI_ADDRESS_NONE)
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	681b      	ldr	r3, [r3, #0]
 80083b6:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80083ba:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80083be:	2b00      	cmp	r3, #0
 80083c0:	d004      	beq.n	80083cc <HAL_XSPI_Receive+0xa4>
        {
          WRITE_REG(hxspi->Instance->AR, addr_reg);
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	69ba      	ldr	r2, [r7, #24]
 80083c8:	649a      	str	r2, [r3, #72]	@ 0x48
 80083ca:	e004      	b.n	80083d6 <HAL_XSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hxspi->Instance->IR, ir_reg);
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	697a      	ldr	r2, [r7, #20]
 80083d2:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, (HAL_XSPI_FLAG_FT | HAL_XSPI_FLAG_TC), SET, tickstart, Timeout);
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	9300      	str	r3, [sp, #0]
 80083da:	6a3b      	ldr	r3, [r7, #32]
 80083dc:	2201      	movs	r2, #1
 80083de:	2106      	movs	r1, #6
 80083e0:	68f8      	ldr	r0, [r7, #12]
 80083e2:	f000 fb07 	bl	80089f4 <XSPI_WaitFlagStateUntilTimeout>
 80083e6:	4603      	mov	r3, r0
 80083e8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status != HAL_OK)
 80083ec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d114      	bne.n	800841e <HAL_XSPI_Receive+0xf6>
        {
          break;
        }

        *hxspi->pBuffPtr = *((__IO uint8_t *)data_reg);
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083f8:	69fa      	ldr	r2, [r7, #28]
 80083fa:	7812      	ldrb	r2, [r2, #0]
 80083fc:	b2d2      	uxtb	r2, r2
 80083fe:	701a      	strb	r2, [r3, #0]
        hxspi->pBuffPtr++;
 8008400:	68fb      	ldr	r3, [r7, #12]
 8008402:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008404:	1c5a      	adds	r2, r3, #1
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	641a      	str	r2, [r3, #64]	@ 0x40
        hxspi->XferCount--;
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800840e:	1e5a      	subs	r2, r3, #1
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	649a      	str	r2, [r3, #72]	@ 0x48
      } while (hxspi->XferCount > 0U);
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008418:	2b00      	cmp	r3, #0
 800841a:	d1dc      	bne.n	80083d6 <HAL_XSPI_Receive+0xae>
 800841c:	e000      	b.n	8008420 <HAL_XSPI_Receive+0xf8>
          break;
 800841e:	bf00      	nop

      if (status == HAL_OK)
 8008420:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008424:	2b00      	cmp	r3, #0
 8008426:	d11c      	bne.n	8008462 <HAL_XSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, Timeout);
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	9300      	str	r3, [sp, #0]
 800842c:	6a3b      	ldr	r3, [r7, #32]
 800842e:	2201      	movs	r2, #1
 8008430:	2102      	movs	r1, #2
 8008432:	68f8      	ldr	r0, [r7, #12]
 8008434:	f000 fade 	bl	80089f4 <XSPI_WaitFlagStateUntilTimeout>
 8008438:	4603      	mov	r3, r0
 800843a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

        if (status == HAL_OK)
 800843e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008442:	2b00      	cmp	r3, #0
 8008444:	d10d      	bne.n	8008462 <HAL_XSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	681b      	ldr	r3, [r3, #0]
 800844a:	2202      	movs	r2, #2
 800844c:	625a      	str	r2, [r3, #36]	@ 0x24

          hxspi->State = HAL_XSPI_STATE_READY;
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	2202      	movs	r2, #2
 8008452:	655a      	str	r2, [r3, #84]	@ 0x54
 8008454:	e005      	b.n	8008462 <HAL_XSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 8008456:	2301      	movs	r3, #1
 8008458:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	2210      	movs	r2, #16
 8008460:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  return status;
 8008462:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8008466:	4618      	mov	r0, r3
 8008468:	3728      	adds	r7, #40	@ 0x28
 800846a:	46bd      	mov	sp, r7
 800846c:	bd80      	pop	{r7, pc}

0800846e <HAL_XSPI_AutoPolling>:
  * @note   This function is used only in Automatic Polling Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_AutoPolling(XSPI_HandleTypeDef *hxspi, XSPI_AutoPollingTypeDef *const pCfg,
                                       uint32_t Timeout)
{
 800846e:	b580      	push	{r7, lr}
 8008470:	b08a      	sub	sp, #40	@ 0x28
 8008472:	af02      	add	r7, sp, #8
 8008474:	60f8      	str	r0, [r7, #12]
 8008476:	60b9      	str	r1, [r7, #8]
 8008478:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800847a:	f7f9 f845 	bl	8001508 <HAL_GetTick>
 800847e:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = hxspi->Instance->AR;
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008486:	617b      	str	r3, [r7, #20]
  uint32_t ir_reg = hxspi->Instance->IR;
 8008488:	68fb      	ldr	r3, [r7, #12]
 800848a:	681b      	ldr	r3, [r3, #0]
 800848c:	f8d3 3110 	ldr.w	r3, [r3, #272]	@ 0x110
 8008490:	613b      	str	r3, [r7, #16]
  assert_param(IS_XSPI_AUTOMATIC_STOP(pCfg->AutomaticStop));
  assert_param(IS_XSPI_INTERVAL(pCfg->IntervalTime));
  assert_param(IS_XSPI_STATUS_BYTES_SIZE(dlr_reg + 1U));

  /* Check the state */
  if ((hxspi->State == HAL_XSPI_STATE_CMD_CFG) && (pCfg->AutomaticStop == HAL_XSPI_AUTOMATIC_STOP_ENABLE))
 8008492:	68fb      	ldr	r3, [r7, #12]
 8008494:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008496:	2b04      	cmp	r3, #4
 8008498:	d167      	bne.n	800856a <HAL_XSPI_AutoPolling+0xfc>
 800849a:	68bb      	ldr	r3, [r7, #8]
 800849c:	68db      	ldr	r3, [r3, #12]
 800849e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80084a2:	d162      	bne.n	800856a <HAL_XSPI_AutoPolling+0xfc>
  {
    /* Wait till busy flag is reset */
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	9300      	str	r3, [sp, #0]
 80084a8:	69bb      	ldr	r3, [r7, #24]
 80084aa:	2200      	movs	r2, #0
 80084ac:	2120      	movs	r1, #32
 80084ae:	68f8      	ldr	r0, [r7, #12]
 80084b0:	f000 faa0 	bl	80089f4 <XSPI_WaitFlagStateUntilTimeout>
 80084b4:	4603      	mov	r3, r0
 80084b6:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 80084b8:	7ffb      	ldrb	r3, [r7, #31]
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d152      	bne.n	8008564 <HAL_XSPI_AutoPolling+0xf6>
    {
      /* Configure registers */
      WRITE_REG(hxspi->Instance->PSMAR, pCfg->MatchValue);
 80084be:	68fb      	ldr	r3, [r7, #12]
 80084c0:	681b      	ldr	r3, [r3, #0]
 80084c2:	68ba      	ldr	r2, [r7, #8]
 80084c4:	6812      	ldr	r2, [r2, #0]
 80084c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      WRITE_REG(hxspi->Instance->PSMKR, pCfg->MatchMask);
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	681b      	ldr	r3, [r3, #0]
 80084ce:	68ba      	ldr	r2, [r7, #8]
 80084d0:	6852      	ldr	r2, [r2, #4]
 80084d2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
      WRITE_REG(hxspi->Instance->PIR,   pCfg->IntervalTime);
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	681b      	ldr	r3, [r3, #0]
 80084da:	68ba      	ldr	r2, [r7, #8]
 80084dc:	6912      	ldr	r2, [r2, #16]
 80084de:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_PMM | XSPI_CR_APMS | XSPI_CR_FMODE),
 80084e2:	68fb      	ldr	r3, [r7, #12]
 80084e4:	681b      	ldr	r3, [r3, #0]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	f023 5243 	bic.w	r2, r3, #817889280	@ 0x30c00000
 80084ec:	68bb      	ldr	r3, [r7, #8]
 80084ee:	6899      	ldr	r1, [r3, #8]
 80084f0:	68bb      	ldr	r3, [r7, #8]
 80084f2:	68db      	ldr	r3, [r3, #12]
 80084f4:	430b      	orrs	r3, r1
 80084f6:	431a      	orrs	r2, r3
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 8008500:	601a      	str	r2, [r3, #0]
                 (pCfg->MatchMode | pCfg->AutomaticStop | XSPI_FUNCTIONAL_MODE_AUTO_POLLING));

      /* Trig the transfer by re-writing address or instruction register */
      if (hxspi->Init.MemoryType == HAL_XSPI_MEMTYPE_HYPERBUS)
 8008502:	68fb      	ldr	r3, [r7, #12]
 8008504:	68db      	ldr	r3, [r3, #12]
 8008506:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800850a:	d104      	bne.n	8008516 <HAL_XSPI_AutoPolling+0xa8>
      {
        WRITE_REG(hxspi->Instance->AR, addr_reg);
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	697a      	ldr	r2, [r7, #20]
 8008512:	649a      	str	r2, [r3, #72]	@ 0x48
 8008514:	e011      	b.n	800853a <HAL_XSPI_AutoPolling+0xcc>
      }
      else
      {
        if (READ_BIT(hxspi->Instance->CCR, XSPI_CCR_ADMODE) != HAL_XSPI_ADDRESS_NONE)
 8008516:	68fb      	ldr	r3, [r7, #12]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 800851e:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8008522:	2b00      	cmp	r3, #0
 8008524:	d004      	beq.n	8008530 <HAL_XSPI_AutoPolling+0xc2>
        {
          WRITE_REG(hxspi->Instance->AR, addr_reg);
 8008526:	68fb      	ldr	r3, [r7, #12]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	697a      	ldr	r2, [r7, #20]
 800852c:	649a      	str	r2, [r3, #72]	@ 0x48
 800852e:	e004      	b.n	800853a <HAL_XSPI_AutoPolling+0xcc>
        }
        else
        {
          WRITE_REG(hxspi->Instance->IR, ir_reg);
 8008530:	68fb      	ldr	r3, [r7, #12]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	693a      	ldr	r2, [r7, #16]
 8008536:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
        }
      }

      /* Wait till status match flag is set to go back in idle state */
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_SM, SET, tickstart, Timeout);
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	9300      	str	r3, [sp, #0]
 800853e:	69bb      	ldr	r3, [r7, #24]
 8008540:	2201      	movs	r2, #1
 8008542:	2108      	movs	r1, #8
 8008544:	68f8      	ldr	r0, [r7, #12]
 8008546:	f000 fa55 	bl	80089f4 <XSPI_WaitFlagStateUntilTimeout>
 800854a:	4603      	mov	r3, r0
 800854c:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 800854e:	7ffb      	ldrb	r3, [r7, #31]
 8008550:	2b00      	cmp	r3, #0
 8008552:	d110      	bne.n	8008576 <HAL_XSPI_AutoPolling+0x108>
      {
        /* Clear status match flag */
        HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_SM);
 8008554:	68fb      	ldr	r3, [r7, #12]
 8008556:	681b      	ldr	r3, [r3, #0]
 8008558:	2208      	movs	r2, #8
 800855a:	625a      	str	r2, [r3, #36]	@ 0x24

        hxspi->State = HAL_XSPI_STATE_READY;
 800855c:	68fb      	ldr	r3, [r7, #12]
 800855e:	2202      	movs	r2, #2
 8008560:	655a      	str	r2, [r3, #84]	@ 0x54
    if (status == HAL_OK)
 8008562:	e008      	b.n	8008576 <HAL_XSPI_AutoPolling+0x108>
      }
    }
    else
    {
      status = HAL_BUSY;
 8008564:	2302      	movs	r3, #2
 8008566:	77fb      	strb	r3, [r7, #31]
    if (status == HAL_OK)
 8008568:	e005      	b.n	8008576 <HAL_XSPI_AutoPolling+0x108>
    }
  }
  else
  {
    status = HAL_ERROR;
 800856a:	2301      	movs	r3, #1
 800856c:	77fb      	strb	r3, [r7, #31]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	2210      	movs	r2, #16
 8008572:	659a      	str	r2, [r3, #88]	@ 0x58
 8008574:	e000      	b.n	8008578 <HAL_XSPI_AutoPolling+0x10a>
    if (status == HAL_OK)
 8008576:	bf00      	nop
  }

  return status;
 8008578:	7ffb      	ldrb	r3, [r7, #31]
}
 800857a:	4618      	mov	r0, r3
 800857c:	3720      	adds	r7, #32
 800857e:	46bd      	mov	sp, r7
 8008580:	bd80      	pop	{r7, pc}
	...

08008584 <HAL_XSPI_MemoryMapped>:
  * @param  pCfg   : Pointer to structure that contains the memory mapped configuration information.
  * @note   This function is used only in Memory mapped Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_MemoryMapped(XSPI_HandleTypeDef *hxspi, XSPI_MemoryMappedTypeDef *const pCfg)
{
 8008584:	b580      	push	{r7, lr}
 8008586:	b086      	sub	sp, #24
 8008588:	af02      	add	r7, sp, #8
 800858a:	6078      	str	r0, [r7, #4]
 800858c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800858e:	f7f8 ffbb 	bl	8001508 <HAL_GetTick>
 8008592:	60b8      	str	r0, [r7, #8]

  /* Check the parameters of the memory-mapped configuration structure */
  assert_param(IS_XSPI_TIMEOUT_ACTIVATION(pCfg->TimeOutActivation));

  /* Check the state */
  if (hxspi->State == HAL_XSPI_STATE_CMD_CFG)
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008598:	2b04      	cmp	r3, #4
 800859a:	d134      	bne.n	8008606 <HAL_XSPI_MemoryMapped+0x82>
  {
    /* Wait till busy flag is reset */
    status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80085a0:	9300      	str	r3, [sp, #0]
 80085a2:	68bb      	ldr	r3, [r7, #8]
 80085a4:	2200      	movs	r2, #0
 80085a6:	2120      	movs	r1, #32
 80085a8:	6878      	ldr	r0, [r7, #4]
 80085aa:	f000 fa23 	bl	80089f4 <XSPI_WaitFlagStateUntilTimeout>
 80085ae:	4603      	mov	r3, r0
 80085b0:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 80085b2:	7bfb      	ldrb	r3, [r7, #15]
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d12b      	bne.n	8008610 <HAL_XSPI_MemoryMapped+0x8c>
    {
      hxspi->State = HAL_XSPI_STATE_BUSY_MEM_MAPPED;
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	2288      	movs	r2, #136	@ 0x88
 80085bc:	655a      	str	r2, [r3, #84]	@ 0x54

      if (pCfg->TimeOutActivation == HAL_XSPI_TIMEOUT_COUNTER_ENABLE)
 80085be:	683b      	ldr	r3, [r7, #0]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	2b08      	cmp	r3, #8
 80085c4:	d111      	bne.n	80085ea <HAL_XSPI_MemoryMapped+0x66>
      {
        assert_param(IS_XSPI_TIMEOUT_PERIOD(pCfg->TimeoutPeriodClock));

        /* Configure register */
        WRITE_REG(hxspi->Instance->LPTR, pCfg->TimeoutPeriodClock);
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	681b      	ldr	r3, [r3, #0]
 80085ca:	683a      	ldr	r2, [r7, #0]
 80085cc:	6852      	ldr	r2, [r2, #4]
 80085ce:	f8c3 2130 	str.w	r2, [r3, #304]	@ 0x130

        /* Clear flags related to interrupt */
        HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TO);
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	2210      	movs	r2, #16
 80085d8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Enable the timeout interrupt */
        HAL_XSPI_ENABLE_IT(hxspi, HAL_XSPI_IT_TO);
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	681a      	ldr	r2, [r3, #0]
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	681b      	ldr	r3, [r3, #0]
 80085e4:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80085e8:	601a      	str	r2, [r3, #0]
      }

      /* Configure CR register with functional mode as memory-mapped */
      MODIFY_REG(hxspi->Instance->CR, (XSPI_CR_TCEN | XSPI_CR_FMODE),
 80085ea:	687b      	ldr	r3, [r7, #4]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	681a      	ldr	r2, [r3, #0]
 80085f0:	4b0a      	ldr	r3, [pc, #40]	@ (800861c <HAL_XSPI_MemoryMapped+0x98>)
 80085f2:	4013      	ands	r3, r2
 80085f4:	683a      	ldr	r2, [r7, #0]
 80085f6:	6812      	ldr	r2, [r2, #0]
 80085f8:	431a      	orrs	r2, r3
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	f042 5240 	orr.w	r2, r2, #805306368	@ 0x30000000
 8008602:	601a      	str	r2, [r3, #0]
 8008604:	e004      	b.n	8008610 <HAL_XSPI_MemoryMapped+0x8c>
                 (pCfg->TimeOutActivation | XSPI_FUNCTIONAL_MODE_MEMORY_MAPPED));
    }
  }
  else
  {
    status = HAL_ERROR;
 8008606:	2301      	movs	r3, #1
 8008608:	73fb      	strb	r3, [r7, #15]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	2210      	movs	r2, #16
 800860e:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return status;
 8008610:	7bfb      	ldrb	r3, [r7, #15]
}
 8008612:	4618      	mov	r0, r3
 8008614:	3710      	adds	r7, #16
 8008616:	46bd      	mov	sp, r7
 8008618:	bd80      	pop	{r7, pc}
 800861a:	bf00      	nop
 800861c:	cffffff7 	.word	0xcffffff7

08008620 <HAL_XSPI_Abort>:
  * @brief  Abort the current operation, return to the indirect mode.
  * @param  hxspi : XSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_Abort(XSPI_HandleTypeDef *hxspi)
{
 8008620:	b580      	push	{r7, lr}
 8008622:	b086      	sub	sp, #24
 8008624:	af02      	add	r7, sp, #8
 8008626:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008628:	2300      	movs	r3, #0
 800862a:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 800862c:	f7f8 ff6c 	bl	8001508 <HAL_GetTick>
 8008630:	60b8      	str	r0, [r7, #8]

  /* Check if the state is not in reset state */
  if (hxspi->State != HAL_XSPI_STATE_RESET)
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008636:	2b00      	cmp	r3, #0
 8008638:	d06f      	beq.n	800871a <HAL_XSPI_Abort+0xfa>
  {
    /* Check if the DMA is enabled */
    if ((hxspi->Instance->CR & XSPI_CR_DMAEN) != 0U)
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	f003 0304 	and.w	r3, r3, #4
 8008644:	2b00      	cmp	r3, #0
 8008646:	d021      	beq.n	800868c <HAL_XSPI_Abort+0x6c>
    {
      /* Disable the DMA transfer on the XSPI side */
      CLEAR_BIT(hxspi->Instance->CR, XSPI_CR_DMAEN);
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	681a      	ldr	r2, [r3, #0]
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	f022 0204 	bic.w	r2, r2, #4
 8008656:	601a      	str	r2, [r3, #0]

      /* Disable the DMA transmit on the DMA side */
      status = HAL_DMA_Abort(hxspi->hdmatx);
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800865c:	4618      	mov	r0, r3
 800865e:	f7fa f920 	bl	80028a2 <HAL_DMA_Abort>
 8008662:	4603      	mov	r3, r0
 8008664:	73fb      	strb	r3, [r7, #15]
      if (status != HAL_OK)
 8008666:	7bfb      	ldrb	r3, [r7, #15]
 8008668:	2b00      	cmp	r3, #0
 800866a:	d002      	beq.n	8008672 <HAL_XSPI_Abort+0x52>
      {
        hxspi->ErrorCode = HAL_XSPI_ERROR_DMA;
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	2204      	movs	r2, #4
 8008670:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Disable the DMA receive on the DMA side */
      status = HAL_DMA_Abort(hxspi->hdmarx);
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008676:	4618      	mov	r0, r3
 8008678:	f7fa f913 	bl	80028a2 <HAL_DMA_Abort>
 800867c:	4603      	mov	r3, r0
 800867e:	73fb      	strb	r3, [r7, #15]
      if (status != HAL_OK)
 8008680:	7bfb      	ldrb	r3, [r7, #15]
 8008682:	2b00      	cmp	r3, #0
 8008684:	d002      	beq.n	800868c <HAL_XSPI_Abort+0x6c>
      {
        hxspi->ErrorCode = HAL_XSPI_ERROR_DMA;
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	2204      	movs	r2, #4
 800868a:	659a      	str	r2, [r3, #88]	@ 0x58
      }
    }

    if (HAL_XSPI_GET_FLAG(hxspi, HAL_XSPI_FLAG_BUSY) != RESET)
 800868c:	687b      	ldr	r3, [r7, #4]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	6a1b      	ldr	r3, [r3, #32]
 8008692:	f003 0320 	and.w	r3, r3, #32
 8008696:	2b00      	cmp	r3, #0
 8008698:	d033      	beq.n	8008702 <HAL_XSPI_Abort+0xe2>
    {
      /* Perform an abort of the XSPI */
      SET_BIT(hxspi->Instance->CR, XSPI_CR_ABORT);
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	681a      	ldr	r2, [r3, #0]
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	681b      	ldr	r3, [r3, #0]
 80086a4:	f042 0202 	orr.w	r2, r2, #2
 80086a8:	601a      	str	r2, [r3, #0]

      /* Wait until the transfer complete flag is set to go back in idle state */
      status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_TC, SET, tickstart, hxspi->Timeout);
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80086ae:	9300      	str	r3, [sp, #0]
 80086b0:	68bb      	ldr	r3, [r7, #8]
 80086b2:	2201      	movs	r2, #1
 80086b4:	2102      	movs	r1, #2
 80086b6:	6878      	ldr	r0, [r7, #4]
 80086b8:	f000 f99c 	bl	80089f4 <XSPI_WaitFlagStateUntilTimeout>
 80086bc:	4603      	mov	r3, r0
 80086be:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80086c0:	7bfb      	ldrb	r3, [r7, #15]
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d12e      	bne.n	8008724 <HAL_XSPI_Abort+0x104>
      {
        /* Clear transfer complete flag */
        HAL_XSPI_CLEAR_FLAG(hxspi, HAL_XSPI_FLAG_TC);
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	2202      	movs	r2, #2
 80086cc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Wait until the busy flag is reset to go back in idle state */
        status = XSPI_WaitFlagStateUntilTimeout(hxspi, HAL_XSPI_FLAG_BUSY, RESET, tickstart, hxspi->Timeout);
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80086d2:	9300      	str	r3, [sp, #0]
 80086d4:	68bb      	ldr	r3, [r7, #8]
 80086d6:	2200      	movs	r2, #0
 80086d8:	2120      	movs	r1, #32
 80086da:	6878      	ldr	r0, [r7, #4]
 80086dc:	f000 f98a 	bl	80089f4 <XSPI_WaitFlagStateUntilTimeout>
 80086e0:	4603      	mov	r3, r0
 80086e2:	73fb      	strb	r3, [r7, #15]

        if (status == HAL_OK)
 80086e4:	7bfb      	ldrb	r3, [r7, #15]
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d11c      	bne.n	8008724 <HAL_XSPI_Abort+0x104>
        {
          /* Return to indirect mode */
          CLEAR_BIT(hxspi->Instance->CR, XSPI_CR_FMODE);
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	681a      	ldr	r2, [r3, #0]
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80086f8:	601a      	str	r2, [r3, #0]

          hxspi->State = HAL_XSPI_STATE_READY;
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	2202      	movs	r2, #2
 80086fe:	655a      	str	r2, [r3, #84]	@ 0x54
 8008700:	e010      	b.n	8008724 <HAL_XSPI_Abort+0x104>
      }
    }
    else
    {
      /* Return to indirect mode */
      CLEAR_BIT(hxspi->Instance->CR, XSPI_CR_FMODE);
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	681a      	ldr	r2, [r3, #0]
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	681b      	ldr	r3, [r3, #0]
 800870c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8008710:	601a      	str	r2, [r3, #0]

      hxspi->State = HAL_XSPI_STATE_READY;
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	2202      	movs	r2, #2
 8008716:	655a      	str	r2, [r3, #84]	@ 0x54
 8008718:	e004      	b.n	8008724 <HAL_XSPI_Abort+0x104>
    }
  }
  else
  {
    status = HAL_ERROR;
 800871a:	2301      	movs	r3, #1
 800871c:	73fb      	strb	r3, [r7, #15]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_SEQUENCE;
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	2210      	movs	r2, #16
 8008722:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return status;
 8008724:	7bfb      	ldrb	r3, [r7, #15]
}
 8008726:	4618      	mov	r0, r3
 8008728:	3710      	adds	r7, #16
 800872a:	46bd      	mov	sp, r7
 800872c:	bd80      	pop	{r7, pc}

0800872e <HAL_XSPI_SetTimeout>:
  * @param  hxspi   : XSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval HAL state
  */
HAL_StatusTypeDef HAL_XSPI_SetTimeout(XSPI_HandleTypeDef *hxspi, uint32_t Timeout)
{
 800872e:	b480      	push	{r7}
 8008730:	b083      	sub	sp, #12
 8008732:	af00      	add	r7, sp, #0
 8008734:	6078      	str	r0, [r7, #4]
 8008736:	6039      	str	r1, [r7, #0]
  hxspi->Timeout = Timeout;
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	683a      	ldr	r2, [r7, #0]
 800873c:	65da      	str	r2, [r3, #92]	@ 0x5c
  return HAL_OK;
 800873e:	2300      	movs	r3, #0
}
 8008740:	4618      	mov	r0, r3
 8008742:	370c      	adds	r7, #12
 8008744:	46bd      	mov	sp, r7
 8008746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800874a:	4770      	bx	lr

0800874c <HAL_XSPIM_Config>:
  * @param  pCfg     : Pointer to Configuration of the IO Manager for the instance
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPIM_Config(XSPI_HandleTypeDef *const hxspi, XSPIM_CfgTypeDef *const pCfg, uint32_t Timeout)
{
 800874c:	b580      	push	{r7, lr}
 800874e:	b08c      	sub	sp, #48	@ 0x30
 8008750:	af00      	add	r7, sp, #0
 8008752:	60f8      	str	r0, [r7, #12]
 8008754:	60b9      	str	r1, [r7, #8]
 8008756:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8008758:	2300      	movs	r3, #0
 800875a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  uint8_t index;
  uint8_t xspi_enabled = 0U;
 800875e:	2300      	movs	r3, #0
 8008760:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e

  XSPIM_CfgTypeDef IOM_cfg[XSPI_NB_INSTANCE] = {0};
 8008764:	f107 0314 	add.w	r3, r7, #20
 8008768:	2200      	movs	r2, #0
 800876a:	601a      	str	r2, [r3, #0]
 800876c:	605a      	str	r2, [r3, #4]
 800876e:	609a      	str	r2, [r3, #8]
 8008770:	60da      	str	r2, [r3, #12]
 8008772:	611a      	str	r2, [r3, #16]
 8008774:	615a      	str	r2, [r3, #20]
  assert_param(IS_XSPIM_NCS_OVR(pCfg->nCSOverride));
  assert_param(IS_XSPIM_IO_PORT(pCfg->IOPort));
  assert_param(IS_XSPIM_REQ2ACKTIME(pCfg->Req2AckTime));

  /**************** Get current configuration of the instances ****************/
  for (index = 0U; index < XSPI_NB_INSTANCE; index++)
 8008776:	2300      	movs	r3, #0
 8008778:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800877c:	e014      	b.n	80087a8 <HAL_XSPIM_Config+0x5c>
  {
    XSPIM_GetConfig(index + 1U, &(IOM_cfg[index]));
 800877e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8008782:	3301      	adds	r3, #1
 8008784:	b2d8      	uxtb	r0, r3
 8008786:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800878a:	f107 0114 	add.w	r1, r7, #20
 800878e:	4613      	mov	r3, r2
 8008790:	005b      	lsls	r3, r3, #1
 8008792:	4413      	add	r3, r2
 8008794:	009b      	lsls	r3, r3, #2
 8008796:	440b      	add	r3, r1
 8008798:	4619      	mov	r1, r3
 800879a:	f000 fafb 	bl	8008d94 <XSPIM_GetConfig>
  for (index = 0U; index < XSPI_NB_INSTANCE; index++)
 800879e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80087a2:	3301      	adds	r3, #1
 80087a4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80087a8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80087ac:	2b01      	cmp	r3, #1
 80087ae:	d9e6      	bls.n	800877e <HAL_XSPIM_Config+0x32>
  }

  /********** Disable both XSPI to configure XSPI IO Manager **********/
  if ((XSPI1->CR & XSPI_CR_EN) != 0U)
 80087b0:	4b5b      	ldr	r3, [pc, #364]	@ (8008920 <HAL_XSPIM_Config+0x1d4>)
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	f003 0301 	and.w	r3, r3, #1
 80087b8:	2b00      	cmp	r3, #0
 80087ba:	d00b      	beq.n	80087d4 <HAL_XSPIM_Config+0x88>
  {
    CLEAR_BIT(XSPI1->CR, XSPI_CR_EN);
 80087bc:	4b58      	ldr	r3, [pc, #352]	@ (8008920 <HAL_XSPIM_Config+0x1d4>)
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	4a57      	ldr	r2, [pc, #348]	@ (8008920 <HAL_XSPIM_Config+0x1d4>)
 80087c2:	f023 0301 	bic.w	r3, r3, #1
 80087c6:	6013      	str	r3, [r2, #0]
    xspi_enabled |= 0x1U;
 80087c8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80087cc:	f043 0301 	orr.w	r3, r3, #1
 80087d0:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  }
  if ((XSPI2->CR & XSPI_CR_EN) != 0U)
 80087d4:	4b53      	ldr	r3, [pc, #332]	@ (8008924 <HAL_XSPIM_Config+0x1d8>)
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	f003 0301 	and.w	r3, r3, #1
 80087dc:	2b00      	cmp	r3, #0
 80087de:	d00b      	beq.n	80087f8 <HAL_XSPIM_Config+0xac>
  {
    CLEAR_BIT(XSPI2->CR, XSPI_CR_EN);
 80087e0:	4b50      	ldr	r3, [pc, #320]	@ (8008924 <HAL_XSPIM_Config+0x1d8>)
 80087e2:	681b      	ldr	r3, [r3, #0]
 80087e4:	4a4f      	ldr	r2, [pc, #316]	@ (8008924 <HAL_XSPIM_Config+0x1d8>)
 80087e6:	f023 0301 	bic.w	r3, r3, #1
 80087ea:	6013      	str	r3, [r2, #0]
    xspi_enabled |= 0x2U;
 80087ec:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80087f0:	f043 0302 	orr.w	r3, r3, #2
 80087f4:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
  }

  /***************** Deactivation of previous configuration *****************/
  CLEAR_REG(XSPIM->CR);
 80087f8:	4b4b      	ldr	r3, [pc, #300]	@ (8008928 <HAL_XSPIM_Config+0x1dc>)
 80087fa:	2200      	movs	r2, #0
 80087fc:	601a      	str	r2, [r3, #0]

  /******************** Activation of new configuration *********************/
  MODIFY_REG(XSPIM->CR, XSPIM_CR_REQ2ACK_TIME, ((pCfg->Req2AckTime - 1U) << XSPIM_CR_REQ2ACK_TIME_Pos));
 80087fe:	4b4a      	ldr	r3, [pc, #296]	@ (8008928 <HAL_XSPIM_Config+0x1dc>)
 8008800:	681b      	ldr	r3, [r3, #0]
 8008802:	f423 027f 	bic.w	r2, r3, #16711680	@ 0xff0000
 8008806:	68bb      	ldr	r3, [r7, #8]
 8008808:	689b      	ldr	r3, [r3, #8]
 800880a:	3b01      	subs	r3, #1
 800880c:	041b      	lsls	r3, r3, #16
 800880e:	4946      	ldr	r1, [pc, #280]	@ (8008928 <HAL_XSPIM_Config+0x1dc>)
 8008810:	4313      	orrs	r3, r2
 8008812:	600b      	str	r3, [r1, #0]

  if (hxspi->Instance == XSPI1)
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	4a41      	ldr	r2, [pc, #260]	@ (8008920 <HAL_XSPIM_Config+0x1d4>)
 800881a:	4293      	cmp	r3, r2
 800881c:	d110      	bne.n	8008840 <HAL_XSPIM_Config+0xf4>
  {
    IOM_cfg[0].IOPort = pCfg->IOPort ;
 800881e:	68bb      	ldr	r3, [r7, #8]
 8008820:	685b      	ldr	r3, [r3, #4]
 8008822:	61bb      	str	r3, [r7, #24]
    if (pCfg->nCSOverride != HAL_XSPI_CSSEL_OVR_DISABLED)
 8008824:	68bb      	ldr	r3, [r7, #8]
 8008826:	681b      	ldr	r3, [r3, #0]
 8008828:	2b00      	cmp	r3, #0
 800882a:	d027      	beq.n	800887c <HAL_XSPIM_Config+0x130>
    {
      MODIFY_REG(XSPIM->CR, (XSPIM_CR_CSSEL_OVR_O1 | XSPIM_CR_CSSEL_OVR_EN), (pCfg->nCSOverride));
 800882c:	4b3e      	ldr	r3, [pc, #248]	@ (8008928 <HAL_XSPIM_Config+0x1dc>)
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8008834:	68bb      	ldr	r3, [r7, #8]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	493b      	ldr	r1, [pc, #236]	@ (8008928 <HAL_XSPIM_Config+0x1dc>)
 800883a:	4313      	orrs	r3, r2
 800883c:	600b      	str	r3, [r1, #0]
 800883e:	e01d      	b.n	800887c <HAL_XSPIM_Config+0x130>
    else
    {
      /* Nothing to do */
    }
  }
  else if (hxspi->Instance == XSPI2)
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	4a37      	ldr	r2, [pc, #220]	@ (8008924 <HAL_XSPIM_Config+0x1d8>)
 8008846:	4293      	cmp	r3, r2
 8008848:	d110      	bne.n	800886c <HAL_XSPIM_Config+0x120>
  {
    IOM_cfg[1].IOPort = pCfg->IOPort ;
 800884a:	68bb      	ldr	r3, [r7, #8]
 800884c:	685b      	ldr	r3, [r3, #4]
 800884e:	627b      	str	r3, [r7, #36]	@ 0x24
    if (pCfg->nCSOverride != HAL_XSPI_CSSEL_OVR_DISABLED)
 8008850:	68bb      	ldr	r3, [r7, #8]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	2b00      	cmp	r3, #0
 8008856:	d011      	beq.n	800887c <HAL_XSPIM_Config+0x130>
    {
      MODIFY_REG(XSPIM->CR, (XSPIM_CR_CSSEL_OVR_O2 | XSPIM_CR_CSSEL_OVR_EN), (pCfg->nCSOverride));
 8008858:	4b33      	ldr	r3, [pc, #204]	@ (8008928 <HAL_XSPIM_Config+0x1dc>)
 800885a:	681b      	ldr	r3, [r3, #0]
 800885c:	f023 0250 	bic.w	r2, r3, #80	@ 0x50
 8008860:	68bb      	ldr	r3, [r7, #8]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	4930      	ldr	r1, [pc, #192]	@ (8008928 <HAL_XSPIM_Config+0x1dc>)
 8008866:	4313      	orrs	r3, r2
 8008868:	600b      	str	r3, [r1, #0]
 800886a:	e007      	b.n	800887c <HAL_XSPIM_Config+0x130>
      /* Nothing to do */
    }
  }
  else
  {
    hxspi->ErrorCode |= HAL_XSPI_ERROR_INVALID_PARAM;
 800886c:	68fb      	ldr	r3, [r7, #12]
 800886e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008870:	f043 0208 	orr.w	r2, r3, #8
 8008874:	68fb      	ldr	r3, [r7, #12]
 8008876:	659a      	str	r2, [r3, #88]	@ 0x58
    return HAL_ERROR;
 8008878:	2301      	movs	r3, #1
 800887a:	e04c      	b.n	8008916 <HAL_XSPIM_Config+0x1ca>
  }

  for (index = 0U; index < (XSPI_NB_INSTANCE - 1U); index++)
 800887c:	2300      	movs	r3, #0
 800887e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8008882:	e02a      	b.n	80088da <HAL_XSPIM_Config+0x18e>
  {
    if (IOM_cfg[index].IOPort == IOM_cfg[index + 1U].IOPort)
 8008884:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8008888:	4613      	mov	r3, r2
 800888a:	005b      	lsls	r3, r3, #1
 800888c:	4413      	add	r3, r2
 800888e:	009b      	lsls	r3, r3, #2
 8008890:	3330      	adds	r3, #48	@ 0x30
 8008892:	443b      	add	r3, r7
 8008894:	3b18      	subs	r3, #24
 8008896:	6819      	ldr	r1, [r3, #0]
 8008898:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800889c:	1c5a      	adds	r2, r3, #1
 800889e:	4613      	mov	r3, r2
 80088a0:	005b      	lsls	r3, r3, #1
 80088a2:	4413      	add	r3, r2
 80088a4:	009b      	lsls	r3, r3, #2
 80088a6:	3330      	adds	r3, #48	@ 0x30
 80088a8:	443b      	add	r3, r7
 80088aa:	3b18      	subs	r3, #24
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	4299      	cmp	r1, r3
 80088b0:	d105      	bne.n	80088be <HAL_XSPIM_Config+0x172>
    {
      /*Mux*/
      SET_BIT(XSPIM->CR, XSPIM_CR_MUXEN);
 80088b2:	4b1d      	ldr	r3, [pc, #116]	@ (8008928 <HAL_XSPIM_Config+0x1dc>)
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	4a1c      	ldr	r2, [pc, #112]	@ (8008928 <HAL_XSPIM_Config+0x1dc>)
 80088b8:	f043 0301 	orr.w	r3, r3, #1
 80088bc:	6013      	str	r3, [r2, #0]
    }
    else
    {
      /* Nothing to do */
    }
    if (IOM_cfg[0].IOPort == HAL_XSPIM_IOPORT_2)
 80088be:	69bb      	ldr	r3, [r7, #24]
 80088c0:	2b01      	cmp	r3, #1
 80088c2:	d105      	bne.n	80088d0 <HAL_XSPIM_Config+0x184>
    {
      /*Mode*/
      SET_BIT(XSPIM->CR, XSPIM_CR_MODE);
 80088c4:	4b18      	ldr	r3, [pc, #96]	@ (8008928 <HAL_XSPIM_Config+0x1dc>)
 80088c6:	681b      	ldr	r3, [r3, #0]
 80088c8:	4a17      	ldr	r2, [pc, #92]	@ (8008928 <HAL_XSPIM_Config+0x1dc>)
 80088ca:	f043 0302 	orr.w	r3, r3, #2
 80088ce:	6013      	str	r3, [r2, #0]
  for (index = 0U; index < (XSPI_NB_INSTANCE - 1U); index++)
 80088d0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80088d4:	3301      	adds	r3, #1
 80088d6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80088da:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d0d0      	beq.n	8008884 <HAL_XSPIM_Config+0x138>
      /* Nothing to do */
    }
  }

  /******* Re-enable both XSPI after configure XSPI IO Manager ********/
  if ((xspi_enabled & 0x1U) != 0U)
 80088e2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80088e6:	f003 0301 	and.w	r3, r3, #1
 80088ea:	2b00      	cmp	r3, #0
 80088ec:	d005      	beq.n	80088fa <HAL_XSPIM_Config+0x1ae>
  {
    SET_BIT(XSPI1->CR, XSPI_CR_EN);
 80088ee:	4b0c      	ldr	r3, [pc, #48]	@ (8008920 <HAL_XSPIM_Config+0x1d4>)
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	4a0b      	ldr	r2, [pc, #44]	@ (8008920 <HAL_XSPIM_Config+0x1d4>)
 80088f4:	f043 0301 	orr.w	r3, r3, #1
 80088f8:	6013      	str	r3, [r2, #0]
  }
  if ((xspi_enabled & 0x2U) != 0U)
 80088fa:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80088fe:	f003 0302 	and.w	r3, r3, #2
 8008902:	2b00      	cmp	r3, #0
 8008904:	d005      	beq.n	8008912 <HAL_XSPIM_Config+0x1c6>
  {
    SET_BIT(XSPI2->CR, XSPI_CR_EN);
 8008906:	4b07      	ldr	r3, [pc, #28]	@ (8008924 <HAL_XSPIM_Config+0x1d8>)
 8008908:	681b      	ldr	r3, [r3, #0]
 800890a:	4a06      	ldr	r2, [pc, #24]	@ (8008924 <HAL_XSPIM_Config+0x1d8>)
 800890c:	f043 0301 	orr.w	r3, r3, #1
 8008910:	6013      	str	r3, [r2, #0]
  }

  return status;
 8008912:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
}
 8008916:	4618      	mov	r0, r3
 8008918:	3730      	adds	r7, #48	@ 0x30
 800891a:	46bd      	mov	sp, r7
 800891c:	bd80      	pop	{r7, pc}
 800891e:	bf00      	nop
 8008920:	52005000 	.word	0x52005000
 8008924:	5200a000 	.word	0x5200a000
 8008928:	5200b400 	.word	0x5200b400

0800892c <HAL_XSPI_GetDelayValue>:
  * @param  hxspi : XSPI handle
  * @param  pCfg   : Current delay values corresponding to the DelayValueType field.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_XSPI_GetDelayValue(XSPI_HandleTypeDef *hxspi, XSPI_HSCalTypeDef *const pCfg)
{
 800892c:	b480      	push	{r7}
 800892e:	b085      	sub	sp, #20
 8008930:	af00      	add	r7, sp, #0
 8008932:	6078      	str	r0, [r7, #4]
 8008934:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008936:	2300      	movs	r3, #0
 8008938:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t reg = 0;
 800893a:	2300      	movs	r3, #0
 800893c:	60bb      	str	r3, [r7, #8]

  if (IS_XSPI_ALL_INSTANCE(hxspi->Instance))
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	4a2a      	ldr	r2, [pc, #168]	@ (80089ec <HAL_XSPI_GetDelayValue+0xc0>)
 8008944:	4293      	cmp	r3, r2
 8008946:	d004      	beq.n	8008952 <HAL_XSPI_GetDelayValue+0x26>
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	4a28      	ldr	r2, [pc, #160]	@ (80089f0 <HAL_XSPI_GetDelayValue+0xc4>)
 800894e:	4293      	cmp	r3, r2
 8008950:	d140      	bne.n	80089d4 <HAL_XSPI_GetDelayValue+0xa8>
  {
    /* Check the parameter specified in the structure */
    assert_param(IS_XSPI_DELAY_TYPE(pCfg->DelayValueType));

    switch (pCfg->DelayValueType)
 8008952:	683b      	ldr	r3, [r7, #0]
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	2b03      	cmp	r3, #3
 8008958:	d827      	bhi.n	80089aa <HAL_XSPI_GetDelayValue+0x7e>
 800895a:	a201      	add	r2, pc, #4	@ (adr r2, 8008960 <HAL_XSPI_GetDelayValue+0x34>)
 800895c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008960:	08008971 	.word	0x08008971
 8008964:	08008987 	.word	0x08008987
 8008968:	08008993 	.word	0x08008993
 800896c:	0800899f 	.word	0x0800899f
    {
      case HAL_XSPI_CAL_FULL_CYCLE_DELAY:
        reg = hxspi->Instance->CALFCR;
 8008970:	687b      	ldr	r3, [r7, #4]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8008978:	60bb      	str	r3, [r7, #8]
        pCfg->MaxCalibration = (reg & XSPI_CALFCR_CALMAX);
 800897a:	68bb      	ldr	r3, [r7, #8]
 800897c:	f003 4200 	and.w	r2, r3, #2147483648	@ 0x80000000
 8008980:	683b      	ldr	r3, [r7, #0]
 8008982:	60da      	str	r2, [r3, #12]
        break;
 8008984:	e017      	b.n	80089b6 <HAL_XSPI_GetDelayValue+0x8a>
      case HAL_XSPI_CAL_FEEDBACK_CLK_DELAY:
        reg = hxspi->Instance->CALMR;
 8008986:	687b      	ldr	r3, [r7, #4]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 800898e:	60bb      	str	r3, [r7, #8]
        break;
 8008990:	e011      	b.n	80089b6 <HAL_XSPI_GetDelayValue+0x8a>
      case HAL_XSPI_CAL_DATA_OUTPUT_DELAY:
        reg = hxspi->Instance->CALSOR;
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	f8d3 3220 	ldr.w	r3, [r3, #544]	@ 0x220
 800899a:	60bb      	str	r3, [r7, #8]
        break;
 800899c:	e00b      	b.n	80089b6 <HAL_XSPI_GetDelayValue+0x8a>
      case HAL_XSPI_CAL_DQS_INPUT_DELAY:
        reg = hxspi->Instance->CALSIR;
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	681b      	ldr	r3, [r3, #0]
 80089a2:	f8d3 3228 	ldr.w	r3, [r3, #552]	@ 0x228
 80089a6:	60bb      	str	r3, [r7, #8]
        break;
 80089a8:	e005      	b.n	80089b6 <HAL_XSPI_GetDelayValue+0x8a>
      default:
        status = HAL_ERROR;
 80089aa:	2301      	movs	r3, #1
 80089ac:	73fb      	strb	r3, [r7, #15]
        hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	2208      	movs	r2, #8
 80089b2:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 80089b4:	bf00      	nop
    }

    if (status == HAL_OK)
 80089b6:	7bfb      	ldrb	r3, [r7, #15]
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d110      	bne.n	80089de <HAL_XSPI_GetDelayValue+0xb2>
    {
      pCfg->FineCalibrationUnit = (reg & XSPI_CALFCR_FINE);
 80089bc:	68bb      	ldr	r3, [r7, #8]
 80089be:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80089c2:	683b      	ldr	r3, [r7, #0]
 80089c4:	605a      	str	r2, [r3, #4]
      pCfg->CoarseCalibrationUnit = ((reg & XSPI_CALFCR_COARSE) >> XSPI_CALFCR_COARSE_Pos);
 80089c6:	68bb      	ldr	r3, [r7, #8]
 80089c8:	0c1b      	lsrs	r3, r3, #16
 80089ca:	f003 021f 	and.w	r2, r3, #31
 80089ce:	683b      	ldr	r3, [r7, #0]
 80089d0:	609a      	str	r2, [r3, #8]
    if (status == HAL_OK)
 80089d2:	e004      	b.n	80089de <HAL_XSPI_GetDelayValue+0xb2>
    }
  }
  else
  {
    status = HAL_ERROR;
 80089d4:	2301      	movs	r3, #1
 80089d6:	73fb      	strb	r3, [r7, #15]
    hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	2208      	movs	r2, #8
 80089dc:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return status;
 80089de:	7bfb      	ldrb	r3, [r7, #15]
}
 80089e0:	4618      	mov	r0, r3
 80089e2:	3714      	adds	r7, #20
 80089e4:	46bd      	mov	sp, r7
 80089e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ea:	4770      	bx	lr
 80089ec:	52005000 	.word	0x52005000
 80089f0:	5200a000 	.word	0x5200a000

080089f4 <XSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef XSPI_WaitFlagStateUntilTimeout(XSPI_HandleTypeDef *hxspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80089f4:	b580      	push	{r7, lr}
 80089f6:	b084      	sub	sp, #16
 80089f8:	af00      	add	r7, sp, #0
 80089fa:	60f8      	str	r0, [r7, #12]
 80089fc:	60b9      	str	r1, [r7, #8]
 80089fe:	603b      	str	r3, [r7, #0]
 8008a00:	4613      	mov	r3, r2
 8008a02:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((HAL_XSPI_GET_FLAG(hxspi, Flag)) != State)
 8008a04:	e019      	b.n	8008a3a <XSPI_WaitFlagStateUntilTimeout+0x46>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008a06:	69bb      	ldr	r3, [r7, #24]
 8008a08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a0c:	d015      	beq.n	8008a3a <XSPI_WaitFlagStateUntilTimeout+0x46>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008a0e:	f7f8 fd7b 	bl	8001508 <HAL_GetTick>
 8008a12:	4602      	mov	r2, r0
 8008a14:	683b      	ldr	r3, [r7, #0]
 8008a16:	1ad3      	subs	r3, r2, r3
 8008a18:	69ba      	ldr	r2, [r7, #24]
 8008a1a:	429a      	cmp	r2, r3
 8008a1c:	d302      	bcc.n	8008a24 <XSPI_WaitFlagStateUntilTimeout+0x30>
 8008a1e:	69bb      	ldr	r3, [r7, #24]
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d10a      	bne.n	8008a3a <XSPI_WaitFlagStateUntilTimeout+0x46>
      {
        hxspi->State     = HAL_XSPI_STATE_READY;
 8008a24:	68fb      	ldr	r3, [r7, #12]
 8008a26:	2202      	movs	r2, #2
 8008a28:	655a      	str	r2, [r3, #84]	@ 0x54
        hxspi->ErrorCode |= HAL_XSPI_ERROR_TIMEOUT;
 8008a2a:	68fb      	ldr	r3, [r7, #12]
 8008a2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008a2e:	f043 0201 	orr.w	r2, r3, #1
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	659a      	str	r2, [r3, #88]	@ 0x58

        return HAL_TIMEOUT;
 8008a36:	2303      	movs	r3, #3
 8008a38:	e00e      	b.n	8008a58 <XSPI_WaitFlagStateUntilTimeout+0x64>
  while ((HAL_XSPI_GET_FLAG(hxspi, Flag)) != State)
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	6a1a      	ldr	r2, [r3, #32]
 8008a40:	68bb      	ldr	r3, [r7, #8]
 8008a42:	4013      	ands	r3, r2
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	bf14      	ite	ne
 8008a48:	2301      	movne	r3, #1
 8008a4a:	2300      	moveq	r3, #0
 8008a4c:	b2db      	uxtb	r3, r3
 8008a4e:	461a      	mov	r2, r3
 8008a50:	79fb      	ldrb	r3, [r7, #7]
 8008a52:	429a      	cmp	r2, r3
 8008a54:	d1d7      	bne.n	8008a06 <XSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008a56:	2300      	movs	r3, #0
}
 8008a58:	4618      	mov	r0, r3
 8008a5a:	3710      	adds	r7, #16
 8008a5c:	46bd      	mov	sp, r7
 8008a5e:	bd80      	pop	{r7, pc}

08008a60 <XSPI_ConfigCmd>:
  * @param  hxspi : XSPI handle
  * @param  pCmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef XSPI_ConfigCmd(XSPI_HandleTypeDef *hxspi, XSPI_RegularCmdTypeDef *pCmd)
{
 8008a60:	b480      	push	{r7}
 8008a62:	b089      	sub	sp, #36	@ 0x24
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	6078      	str	r0, [r7, #4]
 8008a68:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8008a6a:	2300      	movs	r3, #0
 8008a6c:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hxspi->Instance->CR, XSPI_CR_FMODE, 0U);
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	681a      	ldr	r2, [r3, #0]
 8008a74:	687b      	ldr	r3, [r7, #4]
 8008a76:	681b      	ldr	r3, [r3, #0]
 8008a78:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8008a7c:	601a      	str	r2, [r3, #0]

  if (hxspi->Init.MemoryMode == HAL_XSPI_SINGLE_MEM)
 8008a7e:	687b      	ldr	r3, [r7, #4]
 8008a80:	689b      	ldr	r3, [r3, #8]
 8008a82:	2b00      	cmp	r3, #0
 8008a84:	d10a      	bne.n	8008a9c <XSPI_ConfigCmd+0x3c>
  {
    assert_param(IS_XSPI_IO_SELECT(pCmd->IOSelect));
    MODIFY_REG(hxspi->Instance->CR, XSPI_CR_MSEL, pCmd->IOSelect);
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	681b      	ldr	r3, [r3, #0]
 8008a8a:	681b      	ldr	r3, [r3, #0]
 8008a8c:	f023 4140 	bic.w	r1, r3, #3221225472	@ 0xc0000000
 8008a90:	683b      	ldr	r3, [r7, #0]
 8008a92:	685a      	ldr	r2, [r3, #4]
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	430a      	orrs	r2, r1
 8008a9a:	601a      	str	r2, [r3, #0]
  }

  if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRITE_CFG)
 8008a9c:	683b      	ldr	r3, [r7, #0]
 8008a9e:	681b      	ldr	r3, [r3, #0]
 8008aa0:	2b02      	cmp	r3, #2
 8008aa2:	d114      	bne.n	8008ace <XSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hxspi->Instance->WCCR);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8008aac:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->WTCR);
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	f503 73c4 	add.w	r3, r3, #392	@ 0x188
 8008ab6:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->WIR);
 8008ab8:	687b      	ldr	r3, [r7, #4]
 8008aba:	681b      	ldr	r3, [r3, #0]
 8008abc:	f503 73c8 	add.w	r3, r3, #400	@ 0x190
 8008ac0:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->WABR);
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	f503 73d0 	add.w	r3, r3, #416	@ 0x1a0
 8008aca:	60fb      	str	r3, [r7, #12]
 8008acc:	e02c      	b.n	8008b28 <XSPI_ConfigCmd+0xc8>
  }
  else if (pCmd->OperationType == HAL_XSPI_OPTYPE_WRAP_CFG)
 8008ace:	683b      	ldr	r3, [r7, #0]
 8008ad0:	681b      	ldr	r3, [r3, #0]
 8008ad2:	2b03      	cmp	r3, #3
 8008ad4:	d114      	bne.n	8008b00 <XSPI_ConfigCmd+0xa0>
  {
    ccr_reg = &(hxspi->Instance->WPCCR);
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	681b      	ldr	r3, [r3, #0]
 8008ada:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8008ade:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->WPTCR);
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	681b      	ldr	r3, [r3, #0]
 8008ae4:	f503 73a4 	add.w	r3, r3, #328	@ 0x148
 8008ae8:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->WPIR);
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	681b      	ldr	r3, [r3, #0]
 8008aee:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008af2:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->WPABR);
 8008af4:	687b      	ldr	r3, [r7, #4]
 8008af6:	681b      	ldr	r3, [r3, #0]
 8008af8:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8008afc:	60fb      	str	r3, [r7, #12]
 8008afe:	e013      	b.n	8008b28 <XSPI_ConfigCmd+0xc8>
  }
  else
  {
    ccr_reg = &(hxspi->Instance->CCR);
 8008b00:	687b      	ldr	r3, [r7, #4]
 8008b02:	681b      	ldr	r3, [r3, #0]
 8008b04:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 8008b08:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hxspi->Instance->TCR);
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	f503 7384 	add.w	r3, r3, #264	@ 0x108
 8008b12:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hxspi->Instance->IR);
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	681b      	ldr	r3, [r3, #0]
 8008b18:	f503 7388 	add.w	r3, r3, #272	@ 0x110
 8008b1c:	613b      	str	r3, [r7, #16]
    abr_reg = &(hxspi->Instance->ABR);
 8008b1e:	687b      	ldr	r3, [r7, #4]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	f503 7390 	add.w	r3, r3, #288	@ 0x120
 8008b26:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = pCmd->DQSMode;
 8008b28:	683b      	ldr	r3, [r7, #0]
 8008b2a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008b2c:	69bb      	ldr	r3, [r7, #24]
 8008b2e:	601a      	str	r2, [r3, #0]

  if (pCmd->AlternateBytesMode != HAL_XSPI_ALT_BYTES_NONE)
 8008b30:	683b      	ldr	r3, [r7, #0]
 8008b32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d012      	beq.n	8008b5e <XSPI_ConfigCmd+0xfe>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = pCmd->AlternateBytes;
 8008b38:	683b      	ldr	r3, [r7, #0]
 8008b3a:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008b3c:	68fb      	ldr	r3, [r7, #12]
 8008b3e:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (XSPI_CCR_ABMODE | XSPI_CCR_ABDTR | XSPI_CCR_ABSIZE),
 8008b40:	69bb      	ldr	r3, [r7, #24]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8008b48:	683b      	ldr	r3, [r7, #0]
 8008b4a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8008b4c:	683b      	ldr	r3, [r7, #0]
 8008b4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008b50:	4319      	orrs	r1, r3
 8008b52:	683b      	ldr	r3, [r7, #0]
 8008b54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008b56:	430b      	orrs	r3, r1
 8008b58:	431a      	orrs	r2, r3
 8008b5a:	69bb      	ldr	r3, [r7, #24]
 8008b5c:	601a      	str	r2, [r3, #0]
               (pCmd->AlternateBytesMode | pCmd->AlternateBytesDTRMode | pCmd->AlternateBytesWidth));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), XSPI_TCR_DCYC, pCmd->DummyCycles);
 8008b5e:	697b      	ldr	r3, [r7, #20]
 8008b60:	681b      	ldr	r3, [r3, #0]
 8008b62:	f023 021f 	bic.w	r2, r3, #31
 8008b66:	683b      	ldr	r3, [r7, #0]
 8008b68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008b6a:	431a      	orrs	r2, r3
 8008b6c:	697b      	ldr	r3, [r7, #20]
 8008b6e:	601a      	str	r2, [r3, #0]

  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 8008b70:	683b      	ldr	r3, [r7, #0]
 8008b72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b74:	2b00      	cmp	r3, #0
 8008b76:	d009      	beq.n	8008b8c <XSPI_ConfigCmd+0x12c>
  {
    if (pCmd->OperationType == HAL_XSPI_OPTYPE_COMMON_CFG)
 8008b78:	683b      	ldr	r3, [r7, #0]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d105      	bne.n	8008b8c <XSPI_ConfigCmd+0x12c>
    {
      /* Configure the DLR register with the number of data */
      hxspi->Instance->DLR = (pCmd->DataLength - 1U);
 8008b80:	683b      	ldr	r3, [r7, #0]
 8008b82:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008b84:	687b      	ldr	r3, [r7, #4]
 8008b86:	681b      	ldr	r3, [r3, #0]
 8008b88:	3a01      	subs	r2, #1
 8008b8a:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Configure SSHIFT register to handle SDR/DTR data transfer */
  if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 8008b8c:	683b      	ldr	r3, [r7, #0]
 8008b8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008b90:	2b00      	cmp	r3, #0
 8008b92:	d01e      	beq.n	8008bd2 <XSPI_ConfigCmd+0x172>
  {
    if (pCmd->DataDTRMode == HAL_XSPI_DATA_DTR_ENABLE)
 8008b94:	683b      	ldr	r3, [r7, #0]
 8008b96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008b98:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008b9c:	d10a      	bne.n	8008bb4 <XSPI_ConfigCmd+0x154>
    {
      /* Deactivate sample shifting when receiving data in DTR mode (DDTR=1) */
      CLEAR_BIT(hxspi->Instance->TCR, XSPI_TCR_SSHIFT);
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	681b      	ldr	r3, [r3, #0]
 8008ba2:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8008ba6:	687b      	ldr	r3, [r7, #4]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	f022 4280 	bic.w	r2, r2, #1073741824	@ 0x40000000
 8008bae:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
 8008bb2:	e00e      	b.n	8008bd2 <XSPI_ConfigCmd+0x172>
    }
    else if (hxspi->Init.SampleShifting == HAL_XSPI_SAMPLE_SHIFT_HALFCYCLE)
 8008bb4:	687b      	ldr	r3, [r7, #4]
 8008bb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bb8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008bbc:	d109      	bne.n	8008bd2 <XSPI_ConfigCmd+0x172>
    {
      /* Configure sample shifting */
      SET_BIT(hxspi->Instance->TCR, XSPI_TCR_SSHIFT);
 8008bbe:	687b      	ldr	r3, [r7, #4]
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8008bce:	f8c3 2108 	str.w	r2, [r3, #264]	@ 0x108
    {
      /* Do nothing */
    }
  }

  if (pCmd->InstructionMode != HAL_XSPI_INSTRUCTION_NONE)
 8008bd2:	683b      	ldr	r3, [r7, #0]
 8008bd4:	68db      	ldr	r3, [r3, #12]
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	f000 8095 	beq.w	8008d06 <XSPI_ConfigCmd+0x2a6>
  {
    if (pCmd->AddressMode != HAL_XSPI_ADDRESS_NONE)
 8008bdc:	683b      	ldr	r3, [r7, #0]
 8008bde:	69db      	ldr	r3, [r3, #28]
 8008be0:	2b00      	cmp	r3, #0
 8008be2:	d053      	beq.n	8008c8c <XSPI_ConfigCmd+0x22c>
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 8008be4:	683b      	ldr	r3, [r7, #0]
 8008be6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d01e      	beq.n	8008c2a <XSPI_ConfigCmd+0x1ca>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE  | XSPI_CCR_IDTR  | XSPI_CCR_ISIZE  |
 8008bec:	69bb      	ldr	r3, [r7, #24]
 8008bee:	681a      	ldr	r2, [r3, #0]
 8008bf0:	4b64      	ldr	r3, [pc, #400]	@ (8008d84 <XSPI_ConfigCmd+0x324>)
 8008bf2:	4013      	ands	r3, r2
 8008bf4:	683a      	ldr	r2, [r7, #0]
 8008bf6:	68d1      	ldr	r1, [r2, #12]
 8008bf8:	683a      	ldr	r2, [r7, #0]
 8008bfa:	6952      	ldr	r2, [r2, #20]
 8008bfc:	4311      	orrs	r1, r2
 8008bfe:	683a      	ldr	r2, [r7, #0]
 8008c00:	6912      	ldr	r2, [r2, #16]
 8008c02:	4311      	orrs	r1, r2
 8008c04:	683a      	ldr	r2, [r7, #0]
 8008c06:	69d2      	ldr	r2, [r2, #28]
 8008c08:	4311      	orrs	r1, r2
 8008c0a:	683a      	ldr	r2, [r7, #0]
 8008c0c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008c0e:	4311      	orrs	r1, r2
 8008c10:	683a      	ldr	r2, [r7, #0]
 8008c12:	6a12      	ldr	r2, [r2, #32]
 8008c14:	4311      	orrs	r1, r2
 8008c16:	683a      	ldr	r2, [r7, #0]
 8008c18:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8008c1a:	4311      	orrs	r1, r2
 8008c1c:	683a      	ldr	r2, [r7, #0]
 8008c1e:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8008c20:	430a      	orrs	r2, r1
 8008c22:	431a      	orrs	r2, r3
 8008c24:	69bb      	ldr	r3, [r7, #24]
 8008c26:	601a      	str	r2, [r3, #0]
 8008c28:	e026      	b.n	8008c78 <XSPI_ConfigCmd+0x218>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE  | XSPI_CCR_IDTR  | XSPI_CCR_ISIZE  |
 8008c2a:	69bb      	ldr	r3, [r7, #24]
 8008c2c:	681a      	ldr	r2, [r3, #0]
 8008c2e:	4b56      	ldr	r3, [pc, #344]	@ (8008d88 <XSPI_ConfigCmd+0x328>)
 8008c30:	4013      	ands	r3, r2
 8008c32:	683a      	ldr	r2, [r7, #0]
 8008c34:	68d1      	ldr	r1, [r2, #12]
 8008c36:	683a      	ldr	r2, [r7, #0]
 8008c38:	6952      	ldr	r2, [r2, #20]
 8008c3a:	4311      	orrs	r1, r2
 8008c3c:	683a      	ldr	r2, [r7, #0]
 8008c3e:	6912      	ldr	r2, [r2, #16]
 8008c40:	4311      	orrs	r1, r2
 8008c42:	683a      	ldr	r2, [r7, #0]
 8008c44:	69d2      	ldr	r2, [r2, #28]
 8008c46:	4311      	orrs	r1, r2
 8008c48:	683a      	ldr	r2, [r7, #0]
 8008c4a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008c4c:	4311      	orrs	r1, r2
 8008c4e:	683a      	ldr	r2, [r7, #0]
 8008c50:	6a12      	ldr	r2, [r2, #32]
 8008c52:	430a      	orrs	r2, r1
 8008c54:	431a      	orrs	r2, r3
 8008c56:	69bb      	ldr	r3, [r7, #24]
 8008c58:	601a      	str	r2, [r3, #0]
                                XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE),
                   (pCmd->InstructionMode | pCmd->InstructionDTRMode | pCmd->InstructionWidth |
                    pCmd->AddressMode     | pCmd->AddressDTRMode     | pCmd->AddressWidth));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hxspi->Init.DelayHoldQuarterCycle == HAL_XSPI_DHQC_ENABLE) &&
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008c5e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008c62:	d109      	bne.n	8008c78 <XSPI_ConfigCmd+0x218>
            (pCmd->InstructionDTRMode == HAL_XSPI_INSTRUCTION_DTR_ENABLE))
 8008c64:	683b      	ldr	r3, [r7, #0]
 8008c66:	695b      	ldr	r3, [r3, #20]
        if ((hxspi->Init.DelayHoldQuarterCycle == HAL_XSPI_DHQC_ENABLE) &&
 8008c68:	2b08      	cmp	r3, #8
 8008c6a:	d105      	bne.n	8008c78 <XSPI_ConfigCmd+0x218>
        {
          MODIFY_REG((*ccr_reg), XSPI_CCR_DDTR, HAL_XSPI_DATA_DTR_ENABLE);
 8008c6c:	69bb      	ldr	r3, [r7, #24]
 8008c6e:	681b      	ldr	r3, [r3, #0]
 8008c70:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8008c74:	69bb      	ldr	r3, [r7, #24]
 8008c76:	601a      	str	r2, [r3, #0]
        }
      }
      /* Configure the IR register with the instruction value */
      *ir_reg = pCmd->Instruction;
 8008c78:	683b      	ldr	r3, [r7, #0]
 8008c7a:	689a      	ldr	r2, [r3, #8]
 8008c7c:	693b      	ldr	r3, [r7, #16]
 8008c7e:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hxspi->Instance->AR = pCmd->Address;
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	683a      	ldr	r2, [r7, #0]
 8008c86:	6992      	ldr	r2, [r2, #24]
 8008c88:	649a      	str	r2, [r3, #72]	@ 0x48
 8008c8a:	e074      	b.n	8008d76 <XSPI_ConfigCmd+0x316>
    }
    else
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 8008c8c:	683b      	ldr	r3, [r7, #0]
 8008c8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d015      	beq.n	8008cc0 <XSPI_ConfigCmd+0x260>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE | XSPI_CCR_IDTR | XSPI_CCR_ISIZE |
 8008c94:	69bb      	ldr	r3, [r7, #24]
 8008c96:	681a      	ldr	r2, [r3, #0]
 8008c98:	4b3c      	ldr	r3, [pc, #240]	@ (8008d8c <XSPI_ConfigCmd+0x32c>)
 8008c9a:	4013      	ands	r3, r2
 8008c9c:	683a      	ldr	r2, [r7, #0]
 8008c9e:	68d1      	ldr	r1, [r2, #12]
 8008ca0:	683a      	ldr	r2, [r7, #0]
 8008ca2:	6952      	ldr	r2, [r2, #20]
 8008ca4:	4311      	orrs	r1, r2
 8008ca6:	683a      	ldr	r2, [r7, #0]
 8008ca8:	6912      	ldr	r2, [r2, #16]
 8008caa:	4311      	orrs	r1, r2
 8008cac:	683a      	ldr	r2, [r7, #0]
 8008cae:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8008cb0:	4311      	orrs	r1, r2
 8008cb2:	683a      	ldr	r2, [r7, #0]
 8008cb4:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8008cb6:	430a      	orrs	r2, r1
 8008cb8:	431a      	orrs	r2, r3
 8008cba:	69bb      	ldr	r3, [r7, #24]
 8008cbc:	601a      	str	r2, [r3, #0]
 8008cbe:	e01d      	b.n	8008cfc <XSPI_ConfigCmd+0x29c>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_IMODE | XSPI_CCR_IDTR | XSPI_CCR_ISIZE),
 8008cc0:	69bb      	ldr	r3, [r7, #24]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8008cc8:	683b      	ldr	r3, [r7, #0]
 8008cca:	68d9      	ldr	r1, [r3, #12]
 8008ccc:	683b      	ldr	r3, [r7, #0]
 8008cce:	695b      	ldr	r3, [r3, #20]
 8008cd0:	4319      	orrs	r1, r3
 8008cd2:	683b      	ldr	r3, [r7, #0]
 8008cd4:	691b      	ldr	r3, [r3, #16]
 8008cd6:	430b      	orrs	r3, r1
 8008cd8:	431a      	orrs	r2, r3
 8008cda:	69bb      	ldr	r3, [r7, #24]
 8008cdc:	601a      	str	r2, [r3, #0]
                   (pCmd->InstructionMode | pCmd->InstructionDTRMode | pCmd->InstructionWidth));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hxspi->Init.DelayHoldQuarterCycle == HAL_XSPI_DHQC_ENABLE) &&
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008ce2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8008ce6:	d109      	bne.n	8008cfc <XSPI_ConfigCmd+0x29c>
            (pCmd->InstructionDTRMode == HAL_XSPI_INSTRUCTION_DTR_ENABLE))
 8008ce8:	683b      	ldr	r3, [r7, #0]
 8008cea:	695b      	ldr	r3, [r3, #20]
        if ((hxspi->Init.DelayHoldQuarterCycle == HAL_XSPI_DHQC_ENABLE) &&
 8008cec:	2b08      	cmp	r3, #8
 8008cee:	d105      	bne.n	8008cfc <XSPI_ConfigCmd+0x29c>
        {
          MODIFY_REG((*ccr_reg), XSPI_CCR_DDTR, HAL_XSPI_DATA_DTR_ENABLE);
 8008cf0:	69bb      	ldr	r3, [r7, #24]
 8008cf2:	681b      	ldr	r3, [r3, #0]
 8008cf4:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8008cf8:	69bb      	ldr	r3, [r7, #24]
 8008cfa:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = pCmd->Instruction;
 8008cfc:	683b      	ldr	r3, [r7, #0]
 8008cfe:	689a      	ldr	r2, [r3, #8]
 8008d00:	693b      	ldr	r3, [r7, #16]
 8008d02:	601a      	str	r2, [r3, #0]
 8008d04:	e037      	b.n	8008d76 <XSPI_ConfigCmd+0x316>

    }
  }
  else
  {
    if (pCmd->AddressMode != HAL_XSPI_ADDRESS_NONE)
 8008d06:	683b      	ldr	r3, [r7, #0]
 8008d08:	69db      	ldr	r3, [r3, #28]
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d02e      	beq.n	8008d6c <XSPI_ConfigCmd+0x30c>
    {
      if (pCmd->DataMode != HAL_XSPI_DATA_NONE)
 8008d0e:	683b      	ldr	r3, [r7, #0]
 8008d10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d12:	2b00      	cmp	r3, #0
 8008d14:	d015      	beq.n	8008d42 <XSPI_ConfigCmd+0x2e2>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE |
 8008d16:	69bb      	ldr	r3, [r7, #24]
 8008d18:	681a      	ldr	r2, [r3, #0]
 8008d1a:	4b1d      	ldr	r3, [pc, #116]	@ (8008d90 <XSPI_ConfigCmd+0x330>)
 8008d1c:	4013      	ands	r3, r2
 8008d1e:	683a      	ldr	r2, [r7, #0]
 8008d20:	69d1      	ldr	r1, [r2, #28]
 8008d22:	683a      	ldr	r2, [r7, #0]
 8008d24:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008d26:	4311      	orrs	r1, r2
 8008d28:	683a      	ldr	r2, [r7, #0]
 8008d2a:	6a12      	ldr	r2, [r2, #32]
 8008d2c:	4311      	orrs	r1, r2
 8008d2e:	683a      	ldr	r2, [r7, #0]
 8008d30:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8008d32:	4311      	orrs	r1, r2
 8008d34:	683a      	ldr	r2, [r7, #0]
 8008d36:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8008d38:	430a      	orrs	r2, r1
 8008d3a:	431a      	orrs	r2, r3
 8008d3c:	69bb      	ldr	r3, [r7, #24]
 8008d3e:	601a      	str	r2, [r3, #0]
 8008d40:	e00e      	b.n	8008d60 <XSPI_ConfigCmd+0x300>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (XSPI_CCR_ADMODE | XSPI_CCR_ADDTR | XSPI_CCR_ADSIZE),
 8008d42:	69bb      	ldr	r3, [r7, #24]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	f423 527c 	bic.w	r2, r3, #16128	@ 0x3f00
 8008d4a:	683b      	ldr	r3, [r7, #0]
 8008d4c:	69d9      	ldr	r1, [r3, #28]
 8008d4e:	683b      	ldr	r3, [r7, #0]
 8008d50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d52:	4319      	orrs	r1, r3
 8008d54:	683b      	ldr	r3, [r7, #0]
 8008d56:	6a1b      	ldr	r3, [r3, #32]
 8008d58:	430b      	orrs	r3, r1
 8008d5a:	431a      	orrs	r2, r3
 8008d5c:	69bb      	ldr	r3, [r7, #24]
 8008d5e:	601a      	str	r2, [r3, #0]
                   (pCmd->AddressMode | pCmd->AddressDTRMode | pCmd->AddressWidth));
      }

      /* Configure the AR register with the instruction value */
      hxspi->Instance->AR = pCmd->Address;
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	683a      	ldr	r2, [r7, #0]
 8008d66:	6992      	ldr	r2, [r2, #24]
 8008d68:	649a      	str	r2, [r3, #72]	@ 0x48
 8008d6a:	e004      	b.n	8008d76 <XSPI_ConfigCmd+0x316>
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
 8008d6c:	2301      	movs	r3, #1
 8008d6e:	77fb      	strb	r3, [r7, #31]
      hxspi->ErrorCode = HAL_XSPI_ERROR_INVALID_PARAM;
 8008d70:	687b      	ldr	r3, [r7, #4]
 8008d72:	2208      	movs	r2, #8
 8008d74:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  return status;
 8008d76:	7ffb      	ldrb	r3, [r7, #31]
}
 8008d78:	4618      	mov	r0, r3
 8008d7a:	3724      	adds	r7, #36	@ 0x24
 8008d7c:	46bd      	mov	sp, r7
 8008d7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d82:	4770      	bx	lr
 8008d84:	f0ffc0c0 	.word	0xf0ffc0c0
 8008d88:	ffffc0c0 	.word	0xffffc0c0
 8008d8c:	f0ffffc0 	.word	0xf0ffffc0
 8008d90:	f0ffc0ff 	.word	0xf0ffc0ff

08008d94 <XSPIM_GetConfig>:
  * @param  instance_nb : number of the instance
  * @param  pCfg         : configuration of the IO Manager for the instance
  * @retval HAL status
  */
static void XSPIM_GetConfig(uint8_t instance_nb, XSPIM_CfgTypeDef *const pCfg)
{
 8008d94:	b480      	push	{r7}
 8008d96:	b085      	sub	sp, #20
 8008d98:	af00      	add	r7, sp, #0
 8008d9a:	4603      	mov	r3, r0
 8008d9c:	6039      	str	r1, [r7, #0]
 8008d9e:	71fb      	strb	r3, [r7, #7]
  uint32_t mux;
  uint32_t mode;

  if (instance_nb == 1U)
 8008da0:	79fb      	ldrb	r3, [r7, #7]
 8008da2:	2b01      	cmp	r3, #1
 8008da4:	d124      	bne.n	8008df0 <XSPIM_GetConfig+0x5c>
  {
    if ((XSPIM->CR & XSPIM_CR_MODE) == 0U)
 8008da6:	4b2c      	ldr	r3, [pc, #176]	@ (8008e58 <XSPIM_GetConfig+0xc4>)
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	f003 0302 	and.w	r3, r3, #2
 8008dae:	2b00      	cmp	r3, #0
 8008db0:	d103      	bne.n	8008dba <XSPIM_GetConfig+0x26>
    {
      pCfg->IOPort = HAL_XSPIM_IOPORT_1;
 8008db2:	683b      	ldr	r3, [r7, #0]
 8008db4:	2200      	movs	r2, #0
 8008db6:	605a      	str	r2, [r3, #4]
 8008db8:	e002      	b.n	8008dc0 <XSPIM_GetConfig+0x2c>
    }
    else
    {
      pCfg->IOPort = HAL_XSPIM_IOPORT_2;
 8008dba:	683b      	ldr	r3, [r7, #0]
 8008dbc:	2201      	movs	r2, #1
 8008dbe:	605a      	str	r2, [r3, #4]
    }

    if ((XSPIM->CR & XSPIM_CR_CSSEL_OVR_EN) != XSPIM_CR_CSSEL_OVR_EN)
 8008dc0:	4b25      	ldr	r3, [pc, #148]	@ (8008e58 <XSPIM_GetConfig+0xc4>)
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	f003 0310 	and.w	r3, r3, #16
 8008dc8:	2b10      	cmp	r3, #16
 8008dca:	d003      	beq.n	8008dd4 <XSPIM_GetConfig+0x40>
    {
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_DISABLED;
 8008dcc:	683b      	ldr	r3, [r7, #0]
 8008dce:	2200      	movs	r2, #0
 8008dd0:	601a      	str	r2, [r3, #0]
    else
    {
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
    }
  }
}
 8008dd2:	e03a      	b.n	8008e4a <XSPIM_GetConfig+0xb6>
    else if ((XSPIM->CR & XSPIM_CR_CSSEL_OVR_O1) == XSPIM_CR_CSSEL_OVR_O1)
 8008dd4:	4b20      	ldr	r3, [pc, #128]	@ (8008e58 <XSPIM_GetConfig+0xc4>)
 8008dd6:	681b      	ldr	r3, [r3, #0]
 8008dd8:	f003 0320 	and.w	r3, r3, #32
 8008ddc:	2b20      	cmp	r3, #32
 8008dde:	d103      	bne.n	8008de8 <XSPIM_GetConfig+0x54>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS2;
 8008de0:	683b      	ldr	r3, [r7, #0]
 8008de2:	2270      	movs	r2, #112	@ 0x70
 8008de4:	601a      	str	r2, [r3, #0]
}
 8008de6:	e030      	b.n	8008e4a <XSPIM_GetConfig+0xb6>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
 8008de8:	683b      	ldr	r3, [r7, #0]
 8008dea:	2210      	movs	r2, #16
 8008dec:	601a      	str	r2, [r3, #0]
}
 8008dee:	e02c      	b.n	8008e4a <XSPIM_GetConfig+0xb6>
    mux = (XSPIM->CR & XSPIM_CR_MUXEN);
 8008df0:	4b19      	ldr	r3, [pc, #100]	@ (8008e58 <XSPIM_GetConfig+0xc4>)
 8008df2:	681b      	ldr	r3, [r3, #0]
 8008df4:	f003 0301 	and.w	r3, r3, #1
 8008df8:	60fb      	str	r3, [r7, #12]
    mode = ((XSPIM->CR & XSPIM_CR_MODE) >> XSPIM_CR_MODE_Pos);
 8008dfa:	4b17      	ldr	r3, [pc, #92]	@ (8008e58 <XSPIM_GetConfig+0xc4>)
 8008dfc:	681b      	ldr	r3, [r3, #0]
 8008dfe:	085b      	lsrs	r3, r3, #1
 8008e00:	f003 0301 	and.w	r3, r3, #1
 8008e04:	60bb      	str	r3, [r7, #8]
    if (mux != mode)
 8008e06:	68fa      	ldr	r2, [r7, #12]
 8008e08:	68bb      	ldr	r3, [r7, #8]
 8008e0a:	429a      	cmp	r2, r3
 8008e0c:	d003      	beq.n	8008e16 <XSPIM_GetConfig+0x82>
      pCfg->IOPort = HAL_XSPIM_IOPORT_1;
 8008e0e:	683b      	ldr	r3, [r7, #0]
 8008e10:	2200      	movs	r2, #0
 8008e12:	605a      	str	r2, [r3, #4]
 8008e14:	e002      	b.n	8008e1c <XSPIM_GetConfig+0x88>
      pCfg->IOPort = HAL_XSPIM_IOPORT_2;
 8008e16:	683b      	ldr	r3, [r7, #0]
 8008e18:	2201      	movs	r2, #1
 8008e1a:	605a      	str	r2, [r3, #4]
    if ((XSPIM->CR & XSPIM_CR_CSSEL_OVR_EN) != XSPIM_CR_CSSEL_OVR_EN)
 8008e1c:	4b0e      	ldr	r3, [pc, #56]	@ (8008e58 <XSPIM_GetConfig+0xc4>)
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	f003 0310 	and.w	r3, r3, #16
 8008e24:	2b10      	cmp	r3, #16
 8008e26:	d003      	beq.n	8008e30 <XSPIM_GetConfig+0x9c>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_DISABLED;
 8008e28:	683b      	ldr	r3, [r7, #0]
 8008e2a:	2200      	movs	r2, #0
 8008e2c:	601a      	str	r2, [r3, #0]
}
 8008e2e:	e00c      	b.n	8008e4a <XSPIM_GetConfig+0xb6>
    else if ((XSPIM->CR & XSPIM_CR_CSSEL_OVR_O2) == XSPIM_CR_CSSEL_OVR_O2)
 8008e30:	4b09      	ldr	r3, [pc, #36]	@ (8008e58 <XSPIM_GetConfig+0xc4>)
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e38:	2b40      	cmp	r3, #64	@ 0x40
 8008e3a:	d103      	bne.n	8008e44 <XSPIM_GetConfig+0xb0>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS2;
 8008e3c:	683b      	ldr	r3, [r7, #0]
 8008e3e:	2270      	movs	r2, #112	@ 0x70
 8008e40:	601a      	str	r2, [r3, #0]
}
 8008e42:	e002      	b.n	8008e4a <XSPIM_GetConfig+0xb6>
      pCfg->nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
 8008e44:	683b      	ldr	r3, [r7, #0]
 8008e46:	2210      	movs	r2, #16
 8008e48:	601a      	str	r2, [r3, #0]
}
 8008e4a:	bf00      	nop
 8008e4c:	3714      	adds	r7, #20
 8008e4e:	46bd      	mov	sp, r7
 8008e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e54:	4770      	bx	lr
 8008e56:	bf00      	nop
 8008e58:	5200b400 	.word	0x5200b400

08008e5c <bsp_exception_handler>:
  * @param  _line_: Line number
  * @param  _level_: Exception level
  * @retval None
  */
void bsp_exception_handler(const char *_func_, int _line_, int _level_)
{
 8008e5c:	b480      	push	{r7}
 8008e5e:	b085      	sub	sp, #20
 8008e60:	af00      	add	r7, sp, #0
 8008e62:	60f8      	str	r0, [r7, #12]
 8008e64:	60b9      	str	r1, [r7, #8]
 8008e66:	607a      	str	r2, [r7, #4]

}
 8008e68:	bf00      	nop
 8008e6a:	3714      	adds	r7, #20
 8008e6c:	46bd      	mov	sp, r7
 8008e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e72:	4770      	bx	lr

08008e74 <bsp_flash_OB_init>:
  * @brief FLASH Initialization Function
  * @param None
  * @retval None
  */
void bsp_flash_OB_init(void)
{
 8008e74:	b580      	push	{r7, lr}
 8008e76:	b08c      	sub	sp, #48	@ 0x30
 8008e78:	af00      	add	r7, sp, #0
    FLASH_OBProgramInitTypeDef pOBInit = {0};
 8008e7a:	1d3b      	adds	r3, r7, #4
 8008e7c:	222c      	movs	r2, #44	@ 0x2c
 8008e7e:	2100      	movs	r1, #0
 8008e80:	4618      	mov	r0, r3
 8008e82:	f001 fd00 	bl	800a886 <memset>

    if (HAL_FLASH_Unlock() != HAL_OK) {
 8008e86:	f7f9 fe23 	bl	8002ad0 <HAL_FLASH_Unlock>
 8008e8a:	4603      	mov	r3, r0
 8008e8c:	2b00      	cmp	r3, #0
 8008e8e:	d004      	beq.n	8008e9a <bsp_flash_OB_init+0x26>
        BSP_EXCEP_HANDLER();
 8008e90:	2200      	movs	r2, #0
 8008e92:	212f      	movs	r1, #47	@ 0x2f
 8008e94:	481d      	ldr	r0, [pc, #116]	@ (8008f0c <bsp_flash_OB_init+0x98>)
 8008e96:	f7ff ffe1 	bl	8008e5c <bsp_exception_handler>
    }

    if (HAL_FLASH_OB_Unlock() != HAL_OK) {
 8008e9a:	f7f9 fe53 	bl	8002b44 <HAL_FLASH_OB_Unlock>
 8008e9e:	4603      	mov	r3, r0
 8008ea0:	2b00      	cmp	r3, #0
 8008ea2:	d004      	beq.n	8008eae <bsp_flash_OB_init+0x3a>
        BSP_EXCEP_HANDLER();
 8008ea4:	2200      	movs	r2, #0
 8008ea6:	2133      	movs	r1, #51	@ 0x33
 8008ea8:	4818      	ldr	r0, [pc, #96]	@ (8008f0c <bsp_flash_OB_init+0x98>)
 8008eaa:	f7ff ffd7 	bl	8008e5c <bsp_exception_handler>
    }

    pOBInit.OptionType = OPTIONBYTE_USER;
 8008eae:	2302      	movs	r3, #2
 8008eb0:	607b      	str	r3, [r7, #4]
    pOBInit.USERType = OB_USER_IWDG_SW | OB_USER_NRST_STOP
 8008eb2:	f241 13fe 	movw	r3, #4606	@ 0x11fe
 8008eb6:	613b      	str	r3, [r7, #16]
                       | OB_USER_NRST_STDBY | OB_USER_VDDIO_HSLV
                       | OB_USER_IWDG_STOP | OB_USER_IWDG_STDBY
                       | OB_USER_XSPI1_HSLV | OB_USER_XSPI2_HSLV
                       | OB_USER_I2C_NI3C;
    pOBInit.USERConfig1 = OB_IWDG_SW | OB_STOP_NORST
 8008eb8:	4b15      	ldr	r3, [pc, #84]	@ (8008f10 <bsp_flash_OB_init+0x9c>)
 8008eba:	617b      	str	r3, [r7, #20]
                          | OB_STANDBY_NORST | OB_VDDIO_HSLV_DISABLE
                          | OB_IWDG_STOP_RUN | OB_IWDG_STDBY_RUN
                          | OB_XSPI1_HSLV_ENABLE | OB_XSPI2_HSLV_ENABLE;
    pOBInit.USERConfig2 = OB_I2C_NI3C_I2C;
 8008ebc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008ec0:	61bb      	str	r3, [r7, #24]

    if (HAL_FLASHEx_OBProgram(&pOBInit) != HAL_OK) {
 8008ec2:	1d3b      	adds	r3, r7, #4
 8008ec4:	4618      	mov	r0, r3
 8008ec6:	f7f9 fed5 	bl	8002c74 <HAL_FLASHEx_OBProgram>
 8008eca:	4603      	mov	r3, r0
 8008ecc:	2b00      	cmp	r3, #0
 8008ece:	d004      	beq.n	8008eda <bsp_flash_OB_init+0x66>
        BSP_EXCEP_HANDLER();
 8008ed0:	2200      	movs	r2, #0
 8008ed2:	2143      	movs	r1, #67	@ 0x43
 8008ed4:	480d      	ldr	r0, [pc, #52]	@ (8008f0c <bsp_flash_OB_init+0x98>)
 8008ed6:	f7ff ffc1 	bl	8008e5c <bsp_exception_handler>
    }

    if (HAL_FLASH_OB_Lock() != HAL_OK) {
 8008eda:	f7f9 fe59 	bl	8002b90 <HAL_FLASH_OB_Lock>
 8008ede:	4603      	mov	r3, r0
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d004      	beq.n	8008eee <bsp_flash_OB_init+0x7a>
        BSP_EXCEP_HANDLER();
 8008ee4:	2200      	movs	r2, #0
 8008ee6:	2147      	movs	r1, #71	@ 0x47
 8008ee8:	4808      	ldr	r0, [pc, #32]	@ (8008f0c <bsp_flash_OB_init+0x98>)
 8008eea:	f7ff ffb7 	bl	8008e5c <bsp_exception_handler>
    }

    if (HAL_FLASH_Lock() != HAL_OK) {
 8008eee:	f7f9 fe11 	bl	8002b14 <HAL_FLASH_Lock>
 8008ef2:	4603      	mov	r3, r0
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d004      	beq.n	8008f02 <bsp_flash_OB_init+0x8e>
        BSP_EXCEP_HANDLER();
 8008ef8:	2200      	movs	r2, #0
 8008efa:	214b      	movs	r1, #75	@ 0x4b
 8008efc:	4803      	ldr	r0, [pc, #12]	@ (8008f0c <bsp_flash_OB_init+0x98>)
 8008efe:	f7ff ffad 	bl	8008e5c <bsp_exception_handler>
    }

}
 8008f02:	bf00      	nop
 8008f04:	3730      	adds	r7, #48	@ 0x30
 8008f06:	46bd      	mov	sp, r7
 8008f08:	bd80      	pop	{r7, pc}
 8008f0a:	bf00      	nop
 8008f0c:	0800f104 	.word	0x0800f104
 8008f10:	000603d0 	.word	0x000603d0

08008f14 <bsp_xspi1_init>:
 * @brief XSPI1 Initialization Function
 * @param None
 * @retval None
 */
static void bsp_xspi1_init(void) // PSRAM
{
 8008f14:	b580      	push	{r7, lr}
 8008f16:	b084      	sub	sp, #16
 8008f18:	af00      	add	r7, sp, #0
    XSPIM_CfgTypeDef sXspiManagerCfg = {0};
 8008f1a:	463b      	mov	r3, r7
 8008f1c:	2200      	movs	r2, #0
 8008f1e:	601a      	str	r2, [r3, #0]
 8008f20:	605a      	str	r2, [r3, #4]
 8008f22:	609a      	str	r2, [r3, #8]
    uint32_t xspi1_clk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_XSPI1);
 8008f24:	2002      	movs	r0, #2
 8008f26:	f7fc fcc9 	bl	80058bc <HAL_RCCEx_GetPeriphCLKFreq>
 8008f2a:	60f8      	str	r0, [r7, #12]

    /* XSPI1 parameter configuration*/
    hxspi1.Instance = XSPI1;
 8008f2c:	4b2f      	ldr	r3, [pc, #188]	@ (8008fec <bsp_xspi1_init+0xd8>)
 8008f2e:	4a30      	ldr	r2, [pc, #192]	@ (8008ff0 <bsp_xspi1_init+0xdc>)
 8008f30:	601a      	str	r2, [r3, #0]
    hxspi1.Init.FifoThresholdByte = 2;
 8008f32:	4b2e      	ldr	r3, [pc, #184]	@ (8008fec <bsp_xspi1_init+0xd8>)
 8008f34:	2202      	movs	r2, #2
 8008f36:	605a      	str	r2, [r3, #4]
    hxspi1.Init.MemoryMode = HAL_XSPI_SINGLE_MEM;
 8008f38:	4b2c      	ldr	r3, [pc, #176]	@ (8008fec <bsp_xspi1_init+0xd8>)
 8008f3a:	2200      	movs	r2, #0
 8008f3c:	609a      	str	r2, [r3, #8]
    hxspi1.Init.MemoryType = HAL_XSPI_MEMTYPE_APMEM_16BITS;
 8008f3e:	4b2b      	ldr	r3, [pc, #172]	@ (8008fec <bsp_xspi1_init+0xd8>)
 8008f40:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8008f44:	60da      	str	r2, [r3, #12]
    hxspi1.Init.MemorySize = HAL_XSPI_SIZE_256MB;//HAL_XSPI_SIZE_32GB;
 8008f46:	4b29      	ldr	r3, [pc, #164]	@ (8008fec <bsp_xspi1_init+0xd8>)
 8008f48:	2218      	movs	r2, #24
 8008f4a:	611a      	str	r2, [r3, #16]
    hxspi1.Init.ChipSelectHighTimeCycle = 1;
 8008f4c:	4b27      	ldr	r3, [pc, #156]	@ (8008fec <bsp_xspi1_init+0xd8>)
 8008f4e:	2201      	movs	r2, #1
 8008f50:	615a      	str	r2, [r3, #20]
    hxspi1.Init.FreeRunningClock = HAL_XSPI_FREERUNCLK_DISABLE;
 8008f52:	4b26      	ldr	r3, [pc, #152]	@ (8008fec <bsp_xspi1_init+0xd8>)
 8008f54:	2200      	movs	r2, #0
 8008f56:	619a      	str	r2, [r3, #24]
    hxspi1.Init.ClockMode = HAL_XSPI_CLOCK_MODE_0;
 8008f58:	4b24      	ldr	r3, [pc, #144]	@ (8008fec <bsp_xspi1_init+0xd8>)
 8008f5a:	2200      	movs	r2, #0
 8008f5c:	61da      	str	r2, [r3, #28]
    hxspi1.Init.WrapSize = HAL_XSPI_WRAP_32_BYTES;
 8008f5e:	4b23      	ldr	r3, [pc, #140]	@ (8008fec <bsp_xspi1_init+0xd8>)
 8008f60:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8008f64:	621a      	str	r2, [r3, #32]
    hxspi1.Init.ClockPrescaler = 0;
 8008f66:	4b21      	ldr	r3, [pc, #132]	@ (8008fec <bsp_xspi1_init+0xd8>)
 8008f68:	2200      	movs	r2, #0
 8008f6a:	625a      	str	r2, [r3, #36]	@ 0x24
    hxspi1.Init.SampleShifting = HAL_XSPI_SAMPLE_SHIFT_NONE;  // HAL_XSPI_SAMPLE_SHIFT_HALFCYCLE; HAL_XSPI_SAMPLE_SHIFT_NONE
 8008f6c:	4b1f      	ldr	r3, [pc, #124]	@ (8008fec <bsp_xspi1_init+0xd8>)
 8008f6e:	2200      	movs	r2, #0
 8008f70:	629a      	str	r2, [r3, #40]	@ 0x28
    hxspi1.Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_ENABLE; //  HAL_XSPI_DHQC_ENABLE HAL_XSPI_DHQC_DISABLE
 8008f72:	4b1e      	ldr	r3, [pc, #120]	@ (8008fec <bsp_xspi1_init+0xd8>)
 8008f74:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008f78:	62da      	str	r2, [r3, #44]	@ 0x2c
    hxspi1.Init.ChipSelectBoundary = HAL_XSPI_BONDARYOF_8KB;
 8008f7a:	4b1c      	ldr	r3, [pc, #112]	@ (8008fec <bsp_xspi1_init+0xd8>)
 8008f7c:	220a      	movs	r2, #10
 8008f7e:	631a      	str	r2, [r3, #48]	@ 0x30
    hxspi1.Init.MaxTran = 0;
 8008f80:	4b1a      	ldr	r3, [pc, #104]	@ (8008fec <bsp_xspi1_init+0xd8>)
 8008f82:	2200      	movs	r2, #0
 8008f84:	635a      	str	r2, [r3, #52]	@ 0x34
    hxspi1.Init.Refresh = ((2U * (xspi1_clk / (hxspi1.Init.ClockPrescaler + 1U))) / 1000000U) - 4U;
 8008f86:	4b19      	ldr	r3, [pc, #100]	@ (8008fec <bsp_xspi1_init+0xd8>)
 8008f88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008f8a:	3301      	adds	r3, #1
 8008f8c:	68fa      	ldr	r2, [r7, #12]
 8008f8e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008f92:	005b      	lsls	r3, r3, #1
 8008f94:	4a17      	ldr	r2, [pc, #92]	@ (8008ff4 <bsp_xspi1_init+0xe0>)
 8008f96:	fba2 2303 	umull	r2, r3, r2, r3
 8008f9a:	0c9b      	lsrs	r3, r3, #18
 8008f9c:	3b04      	subs	r3, #4
 8008f9e:	4a13      	ldr	r2, [pc, #76]	@ (8008fec <bsp_xspi1_init+0xd8>)
 8008fa0:	6393      	str	r3, [r2, #56]	@ 0x38
    hxspi1.Init.MemorySelect = HAL_XSPI_CSSEL_NCS1;
 8008fa2:	4b12      	ldr	r3, [pc, #72]	@ (8008fec <bsp_xspi1_init+0xd8>)
 8008fa4:	2200      	movs	r2, #0
 8008fa6:	63da      	str	r2, [r3, #60]	@ 0x3c
    if (HAL_XSPI_Init(&hxspi1) != HAL_OK) {
 8008fa8:	4810      	ldr	r0, [pc, #64]	@ (8008fec <bsp_xspi1_init+0xd8>)
 8008faa:	f7fe ffab 	bl	8007f04 <HAL_XSPI_Init>
 8008fae:	4603      	mov	r3, r0
 8008fb0:	2b00      	cmp	r3, #0
 8008fb2:	d004      	beq.n	8008fbe <bsp_xspi1_init+0xaa>
        BSP_EXCEP_HANDLER();
 8008fb4:	2200      	movs	r2, #0
 8008fb6:	2149      	movs	r1, #73	@ 0x49
 8008fb8:	480f      	ldr	r0, [pc, #60]	@ (8008ff8 <bsp_xspi1_init+0xe4>)
 8008fba:	f7ff ff4f 	bl	8008e5c <bsp_exception_handler>
    }
    sXspiManagerCfg.nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
 8008fbe:	2310      	movs	r3, #16
 8008fc0:	603b      	str	r3, [r7, #0]
    sXspiManagerCfg.IOPort = HAL_XSPIM_IOPORT_1;
 8008fc2:	2300      	movs	r3, #0
 8008fc4:	607b      	str	r3, [r7, #4]
    if (HAL_XSPIM_Config(&hxspi1, &sXspiManagerCfg, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
 8008fc6:	463b      	mov	r3, r7
 8008fc8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008fcc:	4619      	mov	r1, r3
 8008fce:	4807      	ldr	r0, [pc, #28]	@ (8008fec <bsp_xspi1_init+0xd8>)
 8008fd0:	f7ff fbbc 	bl	800874c <HAL_XSPIM_Config>
 8008fd4:	4603      	mov	r3, r0
 8008fd6:	2b00      	cmp	r3, #0
 8008fd8:	d004      	beq.n	8008fe4 <bsp_xspi1_init+0xd0>
        BSP_EXCEP_HANDLER();
 8008fda:	2200      	movs	r2, #0
 8008fdc:	214e      	movs	r1, #78	@ 0x4e
 8008fde:	4806      	ldr	r0, [pc, #24]	@ (8008ff8 <bsp_xspi1_init+0xe4>)
 8008fe0:	f7ff ff3c 	bl	8008e5c <bsp_exception_handler>
    }
}
 8008fe4:	bf00      	nop
 8008fe6:	3710      	adds	r7, #16
 8008fe8:	46bd      	mov	sp, r7
 8008fea:	bd80      	pop	{r7, pc}
 8008fec:	24000830 	.word	0x24000830
 8008ff0:	52005000 	.word	0x52005000
 8008ff4:	431bde83 	.word	0x431bde83
 8008ff8:	0800f118 	.word	0x0800f118

08008ffc <bsp_xspi2_init>:
 * @brief XSPI2 Initialization Function
 * @param None
 * @retval None
 */
static void bsp_xspi2_init(void) // Octal Flash
{
 8008ffc:	b580      	push	{r7, lr}
 8008ffe:	b084      	sub	sp, #16
 8009000:	af00      	add	r7, sp, #0
    XSPIM_CfgTypeDef sXspiManagerCfg = {0};
 8009002:	1d3b      	adds	r3, r7, #4
 8009004:	2200      	movs	r2, #0
 8009006:	601a      	str	r2, [r3, #0]
 8009008:	605a      	str	r2, [r3, #4]
 800900a:	609a      	str	r2, [r3, #8]

    /* XSPI2 parameter configuration*/
    hxspi2.Instance = XSPI2;
 800900c:	4b29      	ldr	r3, [pc, #164]	@ (80090b4 <bsp_xspi2_init+0xb8>)
 800900e:	4a2a      	ldr	r2, [pc, #168]	@ (80090b8 <bsp_xspi2_init+0xbc>)
 8009010:	601a      	str	r2, [r3, #0]
    hxspi2.Init.FifoThresholdByte = 4;
 8009012:	4b28      	ldr	r3, [pc, #160]	@ (80090b4 <bsp_xspi2_init+0xb8>)
 8009014:	2204      	movs	r2, #4
 8009016:	605a      	str	r2, [r3, #4]
    hxspi2.Init.MemoryMode = HAL_XSPI_SINGLE_MEM;
 8009018:	4b26      	ldr	r3, [pc, #152]	@ (80090b4 <bsp_xspi2_init+0xb8>)
 800901a:	2200      	movs	r2, #0
 800901c:	609a      	str	r2, [r3, #8]
    hxspi2.Init.MemoryType = HAL_XSPI_MEMTYPE_MICRON;
 800901e:	4b25      	ldr	r3, [pc, #148]	@ (80090b4 <bsp_xspi2_init+0xb8>)
 8009020:	2200      	movs	r2, #0
 8009022:	60da      	str	r2, [r3, #12]
    hxspi2.Init.MemorySize = HAL_XSPI_SIZE_512MB; //HAL_XSPI_SIZE_32GB;
 8009024:	4b23      	ldr	r3, [pc, #140]	@ (80090b4 <bsp_xspi2_init+0xb8>)
 8009026:	2219      	movs	r2, #25
 8009028:	611a      	str	r2, [r3, #16]
    hxspi2.Init.ChipSelectHighTimeCycle = 2;
 800902a:	4b22      	ldr	r3, [pc, #136]	@ (80090b4 <bsp_xspi2_init+0xb8>)
 800902c:	2202      	movs	r2, #2
 800902e:	615a      	str	r2, [r3, #20]
    hxspi2.Init.FreeRunningClock = HAL_XSPI_FREERUNCLK_DISABLE;
 8009030:	4b20      	ldr	r3, [pc, #128]	@ (80090b4 <bsp_xspi2_init+0xb8>)
 8009032:	2200      	movs	r2, #0
 8009034:	619a      	str	r2, [r3, #24]
    hxspi2.Init.ClockMode = HAL_XSPI_CLOCK_MODE_0;
 8009036:	4b1f      	ldr	r3, [pc, #124]	@ (80090b4 <bsp_xspi2_init+0xb8>)
 8009038:	2200      	movs	r2, #0
 800903a:	61da      	str	r2, [r3, #28]
    hxspi2.Init.WrapSize = HAL_XSPI_WRAP_NOT_SUPPORTED;
 800903c:	4b1d      	ldr	r3, [pc, #116]	@ (80090b4 <bsp_xspi2_init+0xb8>)
 800903e:	2200      	movs	r2, #0
 8009040:	621a      	str	r2, [r3, #32]
    hxspi2.Init.ClockPrescaler = 0;
 8009042:	4b1c      	ldr	r3, [pc, #112]	@ (80090b4 <bsp_xspi2_init+0xb8>)
 8009044:	2200      	movs	r2, #0
 8009046:	625a      	str	r2, [r3, #36]	@ 0x24
    hxspi2.Init.SampleShifting = HAL_XSPI_SAMPLE_SHIFT_NONE;
 8009048:	4b1a      	ldr	r3, [pc, #104]	@ (80090b4 <bsp_xspi2_init+0xb8>)
 800904a:	2200      	movs	r2, #0
 800904c:	629a      	str	r2, [r3, #40]	@ 0x28
    hxspi2.Init.DelayHoldQuarterCycle = HAL_XSPI_DHQC_ENABLE;
 800904e:	4b19      	ldr	r3, [pc, #100]	@ (80090b4 <bsp_xspi2_init+0xb8>)
 8009050:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009054:	62da      	str	r2, [r3, #44]	@ 0x2c
    hxspi2.Init.ChipSelectBoundary = HAL_XSPI_BONDARYOF_NONE;
 8009056:	4b17      	ldr	r3, [pc, #92]	@ (80090b4 <bsp_xspi2_init+0xb8>)
 8009058:	2200      	movs	r2, #0
 800905a:	631a      	str	r2, [r3, #48]	@ 0x30
    hxspi2.Init.MaxTran = 0;
 800905c:	4b15      	ldr	r3, [pc, #84]	@ (80090b4 <bsp_xspi2_init+0xb8>)
 800905e:	2200      	movs	r2, #0
 8009060:	635a      	str	r2, [r3, #52]	@ 0x34
    hxspi2.Init.Refresh = 0;
 8009062:	4b14      	ldr	r3, [pc, #80]	@ (80090b4 <bsp_xspi2_init+0xb8>)
 8009064:	2200      	movs	r2, #0
 8009066:	639a      	str	r2, [r3, #56]	@ 0x38
    hxspi2.Init.MemorySelect = HAL_XSPI_CSSEL_NCS1;
 8009068:	4b12      	ldr	r3, [pc, #72]	@ (80090b4 <bsp_xspi2_init+0xb8>)
 800906a:	2200      	movs	r2, #0
 800906c:	63da      	str	r2, [r3, #60]	@ 0x3c
    if (HAL_XSPI_Init(&hxspi2) != HAL_OK) {
 800906e:	4811      	ldr	r0, [pc, #68]	@ (80090b4 <bsp_xspi2_init+0xb8>)
 8009070:	f7fe ff48 	bl	8007f04 <HAL_XSPI_Init>
 8009074:	4603      	mov	r3, r0
 8009076:	2b00      	cmp	r3, #0
 8009078:	d004      	beq.n	8009084 <bsp_xspi2_init+0x88>
        BSP_EXCEP_HANDLER();
 800907a:	2200      	movs	r2, #0
 800907c:	216d      	movs	r1, #109	@ 0x6d
 800907e:	480f      	ldr	r0, [pc, #60]	@ (80090bc <bsp_xspi2_init+0xc0>)
 8009080:	f7ff feec 	bl	8008e5c <bsp_exception_handler>
    }
    sXspiManagerCfg.nCSOverride = HAL_XSPI_CSSEL_OVR_NCS1;
 8009084:	2310      	movs	r3, #16
 8009086:	607b      	str	r3, [r7, #4]
    sXspiManagerCfg.IOPort = HAL_XSPIM_IOPORT_2;
 8009088:	2301      	movs	r3, #1
 800908a:	60bb      	str	r3, [r7, #8]
    if (HAL_XSPIM_Config(&hxspi2, &sXspiManagerCfg, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK) {
 800908c:	1d3b      	adds	r3, r7, #4
 800908e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009092:	4619      	mov	r1, r3
 8009094:	4807      	ldr	r0, [pc, #28]	@ (80090b4 <bsp_xspi2_init+0xb8>)
 8009096:	f7ff fb59 	bl	800874c <HAL_XSPIM_Config>
 800909a:	4603      	mov	r3, r0
 800909c:	2b00      	cmp	r3, #0
 800909e:	d004      	beq.n	80090aa <bsp_xspi2_init+0xae>
        BSP_EXCEP_HANDLER();
 80090a0:	2200      	movs	r2, #0
 80090a2:	2172      	movs	r1, #114	@ 0x72
 80090a4:	4805      	ldr	r0, [pc, #20]	@ (80090bc <bsp_xspi2_init+0xc0>)
 80090a6:	f7ff fed9 	bl	8008e5c <bsp_exception_handler>
    }
}
 80090aa:	bf00      	nop
 80090ac:	3710      	adds	r7, #16
 80090ae:	46bd      	mov	sp, r7
 80090b0:	bd80      	pop	{r7, pc}
 80090b2:	bf00      	nop
 80090b4:	24000890 	.word	0x24000890
 80090b8:	5200a000 	.word	0x5200a000
 80090bc:	0800f128 	.word	0x0800f128

080090c0 <bsp_xspi_memory_init>:
  * @brief  Initialize XSPI memories
  * @param  None
  * @retval None
  */
void bsp_xspi_memory_init(void)
{
 80090c0:	b580      	push	{r7, lr}
 80090c2:	af00      	add	r7, sp, #0
    bsp_xspi1_init();
 80090c4:	f7ff ff26 	bl	8008f14 <bsp_xspi1_init>
    bsp_xspi2_init();
 80090c8:	f7ff ff98 	bl	8008ffc <bsp_xspi2_init>
}
 80090cc:	bf00      	nop
 80090ce:	bd80      	pop	{r7, pc}

080090d0 <bsp_extmem_flash_probe>:
 * @brief  Probe the external flash memory and configure it to octal DTR mode
 * @param  None
 * @retval BSP status
 */
static bsp_int32_t bsp_extmem_flash_probe(void)
{
 80090d0:	b580      	push	{r7, lr}
 80090d2:	b084      	sub	sp, #16
 80090d4:	af02      	add	r7, sp, #8
    uint8_t device_id[3];
    int retr = 0;
 80090d6:	2300      	movs	r3, #0
 80090d8:	607b      	str	r3, [r7, #4]

    if (W35T51NWTBIE_OK != W35T51NWTBIE_ReadID(&hxspi2,
 80090da:	463b      	mov	r3, r7
 80090dc:	2200      	movs	r2, #0
 80090de:	9200      	str	r2, [sp, #0]
 80090e0:	2200      	movs	r2, #0
 80090e2:	2100      	movs	r1, #0
 80090e4:	483d      	ldr	r0, [pc, #244]	@ (80091dc <bsp_extmem_flash_probe+0x10c>)
 80090e6:	f000 fb5e 	bl	80097a6 <W35T51NWTBIE_ReadID>
 80090ea:	4603      	mov	r3, r0
 80090ec:	2b00      	cmp	r3, #0
 80090ee:	d00b      	beq.n	8009108 <bsp_extmem_flash_probe+0x38>
                                               W35T51NWTBIE_SPI_MODE,
                                               W35T51NWTBIE_STR_TRANSFER,
                                               device_id, W35T51NWTBIE_3BYTES_SIZE))
    {
        LOG_E("Read Flash ID Fail");
 80090f0:	483b      	ldr	r0, [pc, #236]	@ (80091e0 <bsp_extmem_flash_probe+0x110>)
 80090f2:	f001 fb7d 	bl	800a7f0 <puts>
 80090f6:	4b3b      	ldr	r3, [pc, #236]	@ (80091e4 <bsp_extmem_flash_probe+0x114>)
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	689b      	ldr	r3, [r3, #8]
 80090fc:	4618      	mov	r0, r3
 80090fe:	f001 fa45 	bl	800a58c <fflush>
        return bsp_error;
 8009102:	f04f 33ff 	mov.w	r3, #4294967295
 8009106:	e064      	b.n	80091d2 <bsp_extmem_flash_probe+0x102>
    }
    else
    {
        LOG_I("Read Flash ID success:0x%.2x 0x%.2x 0x%.2x", device_id[0], device_id[1], device_id[2]);
 8009108:	783b      	ldrb	r3, [r7, #0]
 800910a:	4619      	mov	r1, r3
 800910c:	787b      	ldrb	r3, [r7, #1]
 800910e:	461a      	mov	r2, r3
 8009110:	78bb      	ldrb	r3, [r7, #2]
 8009112:	4835      	ldr	r0, [pc, #212]	@ (80091e8 <bsp_extmem_flash_probe+0x118>)
 8009114:	f001 fb10 	bl	800a738 <printf>
 8009118:	4b32      	ldr	r3, [pc, #200]	@ (80091e4 <bsp_extmem_flash_probe+0x114>)
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	689b      	ldr	r3, [r3, #8]
 800911e:	4618      	mov	r0, r3
 8009120:	f001 fa34 	bl	800a58c <fflush>

        /* stage 1. enter octal mode and set flash register max speed and other configs */
        retr = W35T51NWTBIE_EnterOctal_DTR_Mode(&hxspi2);
 8009124:	482d      	ldr	r0, [pc, #180]	@ (80091dc <bsp_extmem_flash_probe+0x10c>)
 8009126:	f000 fbb6 	bl	8009896 <W35T51NWTBIE_EnterOctal_DTR_Mode>
 800912a:	6078      	str	r0, [r7, #4]
        if (retr != W35T51NWTBIE_OK)
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	2b00      	cmp	r3, #0
 8009130:	d00c      	beq.n	800914c <bsp_extmem_flash_probe+0x7c>
        {
            LOG_E("Flash Enter Octal mode Fail, errno:%d", retr);
 8009132:	6879      	ldr	r1, [r7, #4]
 8009134:	482d      	ldr	r0, [pc, #180]	@ (80091ec <bsp_extmem_flash_probe+0x11c>)
 8009136:	f001 faff 	bl	800a738 <printf>
 800913a:	4b2a      	ldr	r3, [pc, #168]	@ (80091e4 <bsp_extmem_flash_probe+0x114>)
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	689b      	ldr	r3, [r3, #8]
 8009140:	4618      	mov	r0, r3
 8009142:	f001 fa23 	bl	800a58c <fflush>
            return bsp_error;
 8009146:	f04f 33ff 	mov.w	r3, #4294967295
 800914a:	e042      	b.n	80091d2 <bsp_extmem_flash_probe+0x102>
        }

        if (HAL_XSPI_DeInit(&hxspi2) != HAL_OK)
 800914c:	4823      	ldr	r0, [pc, #140]	@ (80091dc <bsp_extmem_flash_probe+0x10c>)
 800914e:	f7fe ffc1 	bl	80080d4 <HAL_XSPI_DeInit>
 8009152:	4603      	mov	r3, r0
 8009154:	2b00      	cmp	r3, #0
 8009156:	d00b      	beq.n	8009170 <bsp_extmem_flash_probe+0xa0>
        {
            LOG_E("Flash deinit error");
 8009158:	4825      	ldr	r0, [pc, #148]	@ (80091f0 <bsp_extmem_flash_probe+0x120>)
 800915a:	f001 fb49 	bl	800a7f0 <puts>
 800915e:	4b21      	ldr	r3, [pc, #132]	@ (80091e4 <bsp_extmem_flash_probe+0x114>)
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	689b      	ldr	r3, [r3, #8]
 8009164:	4618      	mov	r0, r3
 8009166:	f001 fa11 	bl	800a58c <fflush>
            return bsp_error;
 800916a:	f04f 33ff 	mov.w	r3, #4294967295
 800916e:	e030      	b.n	80091d2 <bsp_extmem_flash_probe+0x102>
        }

        /* stage 2. reinit and use new configs to achieve maxim speed */
        LOG_I("Reconfigure Flash clock");
 8009170:	4820      	ldr	r0, [pc, #128]	@ (80091f4 <bsp_extmem_flash_probe+0x124>)
 8009172:	f001 fb3d 	bl	800a7f0 <puts>
 8009176:	4b1b      	ldr	r3, [pc, #108]	@ (80091e4 <bsp_extmem_flash_probe+0x114>)
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	689b      	ldr	r3, [r3, #8]
 800917c:	4618      	mov	r0, r3
 800917e:	f001 fa05 	bl	800a58c <fflush>
        bsp_xspi2_init();
 8009182:	f7ff ff3b 	bl	8008ffc <bsp_xspi2_init>

        if (W35T51NWTBIE_OK != W35T51NWTBIE_ReadID(&hxspi2,
 8009186:	463b      	mov	r3, r7
 8009188:	2201      	movs	r2, #1
 800918a:	9200      	str	r2, [sp, #0]
 800918c:	2201      	movs	r2, #1
 800918e:	2101      	movs	r1, #1
 8009190:	4812      	ldr	r0, [pc, #72]	@ (80091dc <bsp_extmem_flash_probe+0x10c>)
 8009192:	f000 fb08 	bl	80097a6 <W35T51NWTBIE_ReadID>
 8009196:	4603      	mov	r3, r0
 8009198:	2b00      	cmp	r3, #0
 800919a:	d00b      	beq.n	80091b4 <bsp_extmem_flash_probe+0xe4>
                                                   W35T51NWTBIE_OPI_MODE,
                                                   W35T51NWTBIE_DTR_TRANSFER,
                                                   device_id, W35T51NWTBIE_4BYTES_SIZE))
        {
            LOG_E("Flash Re-Enter octal failed");
 800919c:	4816      	ldr	r0, [pc, #88]	@ (80091f8 <bsp_extmem_flash_probe+0x128>)
 800919e:	f001 fb27 	bl	800a7f0 <puts>
 80091a2:	4b10      	ldr	r3, [pc, #64]	@ (80091e4 <bsp_extmem_flash_probe+0x114>)
 80091a4:	681b      	ldr	r3, [r3, #0]
 80091a6:	689b      	ldr	r3, [r3, #8]
 80091a8:	4618      	mov	r0, r3
 80091aa:	f001 f9ef 	bl	800a58c <fflush>
            return bsp_error;
 80091ae:	f04f 33ff 	mov.w	r3, #4294967295
 80091b2:	e00e      	b.n	80091d2 <bsp_extmem_flash_probe+0x102>
        }
        else
        {
            LOG_I("Read Flash ID success:0x%.2x 0x%.2x 0x%.2x", device_id[0], device_id[1], device_id[2]);
 80091b4:	783b      	ldrb	r3, [r7, #0]
 80091b6:	4619      	mov	r1, r3
 80091b8:	787b      	ldrb	r3, [r7, #1]
 80091ba:	461a      	mov	r2, r3
 80091bc:	78bb      	ldrb	r3, [r7, #2]
 80091be:	480a      	ldr	r0, [pc, #40]	@ (80091e8 <bsp_extmem_flash_probe+0x118>)
 80091c0:	f001 faba 	bl	800a738 <printf>
 80091c4:	4b07      	ldr	r3, [pc, #28]	@ (80091e4 <bsp_extmem_flash_probe+0x114>)
 80091c6:	681b      	ldr	r3, [r3, #0]
 80091c8:	689b      	ldr	r3, [r3, #8]
 80091ca:	4618      	mov	r0, r3
 80091cc:	f001 f9de 	bl	800a58c <fflush>
            return bsp_ok;
 80091d0:	2300      	movs	r3, #0
        }
    }
}
 80091d2:	4618      	mov	r0, r3
 80091d4:	3708      	adds	r7, #8
 80091d6:	46bd      	mov	sp, r7
 80091d8:	bd80      	pop	{r7, pc}
 80091da:	bf00      	nop
 80091dc:	24000890 	.word	0x24000890
 80091e0:	0800ecdc 	.word	0x0800ecdc
 80091e4:	24000028 	.word	0x24000028
 80091e8:	0800ecfc 	.word	0x0800ecfc
 80091ec:	0800ed34 	.word	0x0800ed34
 80091f0:	0800ed68 	.word	0x0800ed68
 80091f4:	0800ed88 	.word	0x0800ed88
 80091f8:	0800edac 	.word	0x0800edac

080091fc <bsp_extmem_flash_enter_xip>:
 * @brief  Configure the external flash memory in memory-mapped mode
 * @param  None
 * @retval BSP status
 */
static bsp_int32_t bsp_extmem_flash_enter_xip(void)
{
 80091fc:	b580      	push	{r7, lr}
 80091fe:	af00      	add	r7, sp, #0
    if (W35T51NWTBIE_OK != W35T51NWTBIE_EnableMemoryMappedModeDTR(&hxspi2, 0))
 8009200:	2100      	movs	r1, #0
 8009202:	480f      	ldr	r0, [pc, #60]	@ (8009240 <bsp_extmem_flash_enter_xip+0x44>)
 8009204:	f000 fceb 	bl	8009bde <W35T51NWTBIE_EnableMemoryMappedModeDTR>
 8009208:	4603      	mov	r3, r0
 800920a:	2b00      	cmp	r3, #0
 800920c:	d00b      	beq.n	8009226 <bsp_extmem_flash_enter_xip+0x2a>
    {
        LOG_E("Flash XIP failed");
 800920e:	480d      	ldr	r0, [pc, #52]	@ (8009244 <bsp_extmem_flash_enter_xip+0x48>)
 8009210:	f001 faee 	bl	800a7f0 <puts>
 8009214:	4b0c      	ldr	r3, [pc, #48]	@ (8009248 <bsp_extmem_flash_enter_xip+0x4c>)
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	689b      	ldr	r3, [r3, #8]
 800921a:	4618      	mov	r0, r3
 800921c:	f001 f9b6 	bl	800a58c <fflush>
        return bsp_error;
 8009220:	f04f 33ff 	mov.w	r3, #4294967295
 8009224:	e009      	b.n	800923a <bsp_extmem_flash_enter_xip+0x3e>
    }
    else
    {
        LOG_I("Flash XIP success");
 8009226:	4809      	ldr	r0, [pc, #36]	@ (800924c <bsp_extmem_flash_enter_xip+0x50>)
 8009228:	f001 fae2 	bl	800a7f0 <puts>
 800922c:	4b06      	ldr	r3, [pc, #24]	@ (8009248 <bsp_extmem_flash_enter_xip+0x4c>)
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	689b      	ldr	r3, [r3, #8]
 8009232:	4618      	mov	r0, r3
 8009234:	f001 f9aa 	bl	800a58c <fflush>
        return bsp_ok;
 8009238:	2300      	movs	r3, #0
    }
}
 800923a:	4618      	mov	r0, r3
 800923c:	bd80      	pop	{r7, pc}
 800923e:	bf00      	nop
 8009240:	24000890 	.word	0x24000890
 8009244:	0800edd4 	.word	0x0800edd4
 8009248:	24000028 	.word	0x24000028
 800924c:	0800edf4 	.word	0x0800edf4

08009250 <bsp_extmem_psram_probe>:
 * @brief  Probe the external PSRAM memory and configure it
 * @param  None
 * @retval BSP status
 */
static bsp_int32_t bsp_extmem_psram_probe(void)
{
 8009250:	b580      	push	{r7, lr}
 8009252:	b084      	sub	sp, #16
 8009254:	af02      	add	r7, sp, #8
    uint8_t reg[2];

    if (APS256XX_OK != APS256XX_Reset(&hxspi1))
 8009256:	4877      	ldr	r0, [pc, #476]	@ (8009434 <bsp_extmem_psram_probe+0x1e4>)
 8009258:	f000 fa66 	bl	8009728 <APS256XX_Reset>
 800925c:	4603      	mov	r3, r0
 800925e:	2b00      	cmp	r3, #0
 8009260:	d00b      	beq.n	800927a <bsp_extmem_psram_probe+0x2a>
    {
        LOG_E("PSRAM Reset error");
 8009262:	4875      	ldr	r0, [pc, #468]	@ (8009438 <bsp_extmem_psram_probe+0x1e8>)
 8009264:	f001 fac4 	bl	800a7f0 <puts>
 8009268:	4b74      	ldr	r3, [pc, #464]	@ (800943c <bsp_extmem_psram_probe+0x1ec>)
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	689b      	ldr	r3, [r3, #8]
 800926e:	4618      	mov	r0, r3
 8009270:	f001 f98c 	bl	800a58c <fflush>
        return bsp_error;
 8009274:	f04f 33ff 	mov.w	r3, #4294967295
 8009278:	e0d7      	b.n	800942a <bsp_extmem_psram_probe+0x1da>
    }
    HAL_Delay(20);
 800927a:	2014      	movs	r0, #20
 800927c:	f7f8 f950 	bl	8001520 <HAL_Delay>

    if (APS256XX_OK == APS256XX_ReadReg(&hxspi1, APS256XX_MR0_ADDRESS, reg, 5))
 8009280:	1d3a      	adds	r2, r7, #4
 8009282:	2305      	movs	r3, #5
 8009284:	2100      	movs	r1, #0
 8009286:	486b      	ldr	r0, [pc, #428]	@ (8009434 <bsp_extmem_psram_probe+0x1e4>)
 8009288:	f000 f9ab 	bl	80095e2 <APS256XX_ReadReg>
 800928c:	4603      	mov	r3, r0
 800928e:	2b00      	cmp	r3, #0
 8009290:	d10c      	bne.n	80092ac <bsp_extmem_psram_probe+0x5c>
    {
        LOG_I("PSRAM MR0: 0x%.2x, MR1: 0x%.2x", reg[0], reg[1]);
 8009292:	793b      	ldrb	r3, [r7, #4]
 8009294:	4619      	mov	r1, r3
 8009296:	797b      	ldrb	r3, [r7, #5]
 8009298:	461a      	mov	r2, r3
 800929a:	4869      	ldr	r0, [pc, #420]	@ (8009440 <bsp_extmem_psram_probe+0x1f0>)
 800929c:	f001 fa4c 	bl	800a738 <printf>
 80092a0:	4b66      	ldr	r3, [pc, #408]	@ (800943c <bsp_extmem_psram_probe+0x1ec>)
 80092a2:	681b      	ldr	r3, [r3, #0]
 80092a4:	689b      	ldr	r3, [r3, #8]
 80092a6:	4618      	mov	r0, r3
 80092a8:	f001 f970 	bl	800a58c <fflush>
    }

    MODIFY_REG(reg[0], ((uint8_t)APS256XX_MR0_LATENCY_TYPE | (uint8_t)APS256XX_MR0_READ_LATENCY_CODE | (uint8_t)APS256XX_MR0_DRIVE_STRENGTH),
 80092ac:	793b      	ldrb	r3, [r7, #4]
 80092ae:	b25b      	sxtb	r3, r3
 80092b0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80092b4:	b25b      	sxtb	r3, r3
 80092b6:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 80092ba:	b25b      	sxtb	r3, r3
 80092bc:	b2db      	uxtb	r3, r3
 80092be:	713b      	strb	r3, [r7, #4]
               ((uint8_t)APS256XX_MR0_LATENCY_TYPE_FIXED |
                (uint8_t)APS256XX_MR0_RLC_7 |
                (uint8_t)APS256XX_MR0_DS_FULL));
    if (APS256XX_OK == APS256XX_WriteReg(&hxspi1, APS256XX_MR0_ADDRESS, reg[0]))
 80092c0:	793b      	ldrb	r3, [r7, #4]
 80092c2:	461a      	mov	r2, r3
 80092c4:	2100      	movs	r1, #0
 80092c6:	485b      	ldr	r0, [pc, #364]	@ (8009434 <bsp_extmem_psram_probe+0x1e4>)
 80092c8:	f000 f9dd 	bl	8009686 <APS256XX_WriteReg>
 80092cc:	4603      	mov	r3, r0
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d108      	bne.n	80092e4 <bsp_extmem_psram_probe+0x94>
    {
        LOG_I("PSRAM MR0 SET");
 80092d2:	485c      	ldr	r0, [pc, #368]	@ (8009444 <bsp_extmem_psram_probe+0x1f4>)
 80092d4:	f001 fa8c 	bl	800a7f0 <puts>
 80092d8:	4b58      	ldr	r3, [pc, #352]	@ (800943c <bsp_extmem_psram_probe+0x1ec>)
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	689b      	ldr	r3, [r3, #8]
 80092de:	4618      	mov	r0, r3
 80092e0:	f001 f954 	bl	800a58c <fflush>
    }

    MODIFY_REG(reg[0], (uint8_t)(APS256XX_MR4_WRITE_LATENCY_CODE | APS256XX_MR4_RF_RATE | APS256XX_MR4_PASR),
 80092e4:	2320      	movs	r3, #32
 80092e6:	713b      	strb	r3, [r7, #4]
               ((uint8_t)APS256XX_MR4_WLC_7 |
                APS256XX_MR4_RF_4X |
                APS256XX_MR4_PASR_FULL));
    if (APS256XX_OK == APS256XX_WriteReg(&hxspi1, APS256XX_MR4_ADDRESS, reg[0]))
 80092e8:	793b      	ldrb	r3, [r7, #4]
 80092ea:	461a      	mov	r2, r3
 80092ec:	2104      	movs	r1, #4
 80092ee:	4851      	ldr	r0, [pc, #324]	@ (8009434 <bsp_extmem_psram_probe+0x1e4>)
 80092f0:	f000 f9c9 	bl	8009686 <APS256XX_WriteReg>
 80092f4:	4603      	mov	r3, r0
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d108      	bne.n	800930c <bsp_extmem_psram_probe+0xbc>
    {
        LOG_I("PSRAM MR4 SET");
 80092fa:	4853      	ldr	r0, [pc, #332]	@ (8009448 <bsp_extmem_psram_probe+0x1f8>)
 80092fc:	f001 fa78 	bl	800a7f0 <puts>
 8009300:	4b4e      	ldr	r3, [pc, #312]	@ (800943c <bsp_extmem_psram_probe+0x1ec>)
 8009302:	681b      	ldr	r3, [r3, #0]
 8009304:	689b      	ldr	r3, [r3, #8]
 8009306:	4618      	mov	r0, r3
 8009308:	f001 f940 	bl	800a58c <fflush>
    }
    reg[0] = 0;
 800930c:	2300      	movs	r3, #0
 800930e:	713b      	strb	r3, [r7, #4]
    MODIFY_REG(reg[0], ((uint8_t)APS256XX_MR8_X8_X16 | (uint8_t)APS256XX_MR8_RBX | (uint8_t)APS256XX_MR8_BT | (uint8_t)APS256XX_MR8_BL),
 8009310:	793b      	ldrb	r3, [r7, #4]
 8009312:	b25b      	sxtb	r3, r3
 8009314:	f023 034f 	bic.w	r3, r3, #79	@ 0x4f
 8009318:	b25b      	sxtb	r3, r3
 800931a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800931e:	b25b      	sxtb	r3, r3
 8009320:	b2db      	uxtb	r3, r3
 8009322:	713b      	strb	r3, [r7, #4]
               ((uint8_t)APS256XX_MR8_X16 |
                (uint8_t)APS256XX_MR8_HYBRID_NONE_BURST_WRAP |
                (uint8_t)APS256XX_MR8_RBX_NOT_SUPPORT |
                (uint8_t)APS256XX_MR8_BL_16_BYTES));
    // reg[0] = 0x40;
    if (APS256XX_OK == APS256XX_WriteReg(&hxspi1, APS256XX_MR8_ADDRESS, reg[0]))
 8009324:	793b      	ldrb	r3, [r7, #4]
 8009326:	461a      	mov	r2, r3
 8009328:	2108      	movs	r1, #8
 800932a:	4842      	ldr	r0, [pc, #264]	@ (8009434 <bsp_extmem_psram_probe+0x1e4>)
 800932c:	f000 f9ab 	bl	8009686 <APS256XX_WriteReg>
 8009330:	4603      	mov	r3, r0
 8009332:	2b00      	cmp	r3, #0
 8009334:	d108      	bne.n	8009348 <bsp_extmem_psram_probe+0xf8>
    {
        LOG_I("PSRAM MR8 SET");
 8009336:	4845      	ldr	r0, [pc, #276]	@ (800944c <bsp_extmem_psram_probe+0x1fc>)
 8009338:	f001 fa5a 	bl	800a7f0 <puts>
 800933c:	4b3f      	ldr	r3, [pc, #252]	@ (800943c <bsp_extmem_psram_probe+0x1ec>)
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	689b      	ldr	r3, [r3, #8]
 8009342:	4618      	mov	r0, r3
 8009344:	f001 f922 	bl	800a58c <fflush>
    }

    HAL_XSPI_GetDelayValue(&hxspi1, &cal);
 8009348:	4941      	ldr	r1, [pc, #260]	@ (8009450 <bsp_extmem_psram_probe+0x200>)
 800934a:	483a      	ldr	r0, [pc, #232]	@ (8009434 <bsp_extmem_psram_probe+0x1e4>)
 800934c:	f7ff faee 	bl	800892c <HAL_XSPI_GetDelayValue>
    LOG_D("cal delay: 0x%.2lx, fine: 0x%.2lx, coarse 0x%.2lx, max 0x%.2lx", cal.DelayValueType, cal.FineCalibrationUnit, cal.CoarseCalibrationUnit, cal.MaxCalibration);
 8009350:	4b3f      	ldr	r3, [pc, #252]	@ (8009450 <bsp_extmem_psram_probe+0x200>)
 8009352:	6819      	ldr	r1, [r3, #0]
 8009354:	4b3e      	ldr	r3, [pc, #248]	@ (8009450 <bsp_extmem_psram_probe+0x200>)
 8009356:	685a      	ldr	r2, [r3, #4]
 8009358:	4b3d      	ldr	r3, [pc, #244]	@ (8009450 <bsp_extmem_psram_probe+0x200>)
 800935a:	6898      	ldr	r0, [r3, #8]
 800935c:	4b3c      	ldr	r3, [pc, #240]	@ (8009450 <bsp_extmem_psram_probe+0x200>)
 800935e:	68db      	ldr	r3, [r3, #12]
 8009360:	9300      	str	r3, [sp, #0]
 8009362:	4603      	mov	r3, r0
 8009364:	483b      	ldr	r0, [pc, #236]	@ (8009454 <bsp_extmem_psram_probe+0x204>)
 8009366:	f001 f9e7 	bl	800a738 <printf>
 800936a:	4b34      	ldr	r3, [pc, #208]	@ (800943c <bsp_extmem_psram_probe+0x1ec>)
 800936c:	681b      	ldr	r3, [r3, #0]
 800936e:	689b      	ldr	r3, [r3, #8]
 8009370:	4618      	mov	r0, r3
 8009372:	f001 f90b 	bl	800a58c <fflush>

    if (APS256XX_OK == APS256XX_ReadReg(&hxspi1, APS256XX_MR0_ADDRESS, reg, 7))
 8009376:	1d3a      	adds	r2, r7, #4
 8009378:	2307      	movs	r3, #7
 800937a:	2100      	movs	r1, #0
 800937c:	482d      	ldr	r0, [pc, #180]	@ (8009434 <bsp_extmem_psram_probe+0x1e4>)
 800937e:	f000 f930 	bl	80095e2 <APS256XX_ReadReg>
 8009382:	4603      	mov	r3, r0
 8009384:	2b00      	cmp	r3, #0
 8009386:	d10c      	bne.n	80093a2 <bsp_extmem_psram_probe+0x152>
    {
        LOG_D("PSRAM MR0: 0x%.2x, MR1: 0x%.2x", reg[0], reg[1]);
 8009388:	793b      	ldrb	r3, [r7, #4]
 800938a:	4619      	mov	r1, r3
 800938c:	797b      	ldrb	r3, [r7, #5]
 800938e:	461a      	mov	r2, r3
 8009390:	4831      	ldr	r0, [pc, #196]	@ (8009458 <bsp_extmem_psram_probe+0x208>)
 8009392:	f001 f9d1 	bl	800a738 <printf>
 8009396:	4b29      	ldr	r3, [pc, #164]	@ (800943c <bsp_extmem_psram_probe+0x1ec>)
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	689b      	ldr	r3, [r3, #8]
 800939c:	4618      	mov	r0, r3
 800939e:	f001 f8f5 	bl	800a58c <fflush>
    }
    if (APS256XX_OK == APS256XX_ReadReg(&hxspi1, APS256XX_MR4_ADDRESS, reg, 7))
 80093a2:	1d3a      	adds	r2, r7, #4
 80093a4:	2307      	movs	r3, #7
 80093a6:	2104      	movs	r1, #4
 80093a8:	4822      	ldr	r0, [pc, #136]	@ (8009434 <bsp_extmem_psram_probe+0x1e4>)
 80093aa:	f000 f91a 	bl	80095e2 <APS256XX_ReadReg>
 80093ae:	4603      	mov	r3, r0
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d10c      	bne.n	80093ce <bsp_extmem_psram_probe+0x17e>
    {
        LOG_D("PSRAM MR4: 0x%.2x, MR5: 0x%.2x", reg[0], reg[1]);
 80093b4:	793b      	ldrb	r3, [r7, #4]
 80093b6:	4619      	mov	r1, r3
 80093b8:	797b      	ldrb	r3, [r7, #5]
 80093ba:	461a      	mov	r2, r3
 80093bc:	4827      	ldr	r0, [pc, #156]	@ (800945c <bsp_extmem_psram_probe+0x20c>)
 80093be:	f001 f9bb 	bl	800a738 <printf>
 80093c2:	4b1e      	ldr	r3, [pc, #120]	@ (800943c <bsp_extmem_psram_probe+0x1ec>)
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	689b      	ldr	r3, [r3, #8]
 80093c8:	4618      	mov	r0, r3
 80093ca:	f001 f8df 	bl	800a58c <fflush>
    }
    if (APS256XX_OK == APS256XX_ReadReg(&hxspi1, APS256XX_MR8_ADDRESS, reg, 7))
 80093ce:	1d3a      	adds	r2, r7, #4
 80093d0:	2307      	movs	r3, #7
 80093d2:	2108      	movs	r1, #8
 80093d4:	4817      	ldr	r0, [pc, #92]	@ (8009434 <bsp_extmem_psram_probe+0x1e4>)
 80093d6:	f000 f904 	bl	80095e2 <APS256XX_ReadReg>
 80093da:	4603      	mov	r3, r0
 80093dc:	2b00      	cmp	r3, #0
 80093de:	d10c      	bne.n	80093fa <bsp_extmem_psram_probe+0x1aa>
    {
        LOG_D("PSRAM MR8: 0x%.2x, MR1: 0x%.2x", reg[0], reg[1]);
 80093e0:	793b      	ldrb	r3, [r7, #4]
 80093e2:	4619      	mov	r1, r3
 80093e4:	797b      	ldrb	r3, [r7, #5]
 80093e6:	461a      	mov	r2, r3
 80093e8:	481d      	ldr	r0, [pc, #116]	@ (8009460 <bsp_extmem_psram_probe+0x210>)
 80093ea:	f001 f9a5 	bl	800a738 <printf>
 80093ee:	4b13      	ldr	r3, [pc, #76]	@ (800943c <bsp_extmem_psram_probe+0x1ec>)
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	689b      	ldr	r3, [r3, #8]
 80093f4:	4618      	mov	r0, r3
 80093f6:	f001 f8c9 	bl	800a58c <fflush>
    }

    HAL_XSPI_GetDelayValue(&hxspi1, &cal);
 80093fa:	4915      	ldr	r1, [pc, #84]	@ (8009450 <bsp_extmem_psram_probe+0x200>)
 80093fc:	480d      	ldr	r0, [pc, #52]	@ (8009434 <bsp_extmem_psram_probe+0x1e4>)
 80093fe:	f7ff fa95 	bl	800892c <HAL_XSPI_GetDelayValue>
    LOG_D("cal delay: 0x%.2lx, fine: 0x%.2lx, coarse 0x%.2lx, max 0x%.2lx", cal.DelayValueType, cal.FineCalibrationUnit, cal.CoarseCalibrationUnit, cal.MaxCalibration);
 8009402:	4b13      	ldr	r3, [pc, #76]	@ (8009450 <bsp_extmem_psram_probe+0x200>)
 8009404:	6819      	ldr	r1, [r3, #0]
 8009406:	4b12      	ldr	r3, [pc, #72]	@ (8009450 <bsp_extmem_psram_probe+0x200>)
 8009408:	685a      	ldr	r2, [r3, #4]
 800940a:	4b11      	ldr	r3, [pc, #68]	@ (8009450 <bsp_extmem_psram_probe+0x200>)
 800940c:	6898      	ldr	r0, [r3, #8]
 800940e:	4b10      	ldr	r3, [pc, #64]	@ (8009450 <bsp_extmem_psram_probe+0x200>)
 8009410:	68db      	ldr	r3, [r3, #12]
 8009412:	9300      	str	r3, [sp, #0]
 8009414:	4603      	mov	r3, r0
 8009416:	480f      	ldr	r0, [pc, #60]	@ (8009454 <bsp_extmem_psram_probe+0x204>)
 8009418:	f001 f98e 	bl	800a738 <printf>
 800941c:	4b07      	ldr	r3, [pc, #28]	@ (800943c <bsp_extmem_psram_probe+0x1ec>)
 800941e:	681b      	ldr	r3, [r3, #0]
 8009420:	689b      	ldr	r3, [r3, #8]
 8009422:	4618      	mov	r0, r3
 8009424:	f001 f8b2 	bl	800a58c <fflush>
    return bsp_ok;
 8009428:	2300      	movs	r3, #0
}
 800942a:	4618      	mov	r0, r3
 800942c:	3708      	adds	r7, #8
 800942e:	46bd      	mov	sp, r7
 8009430:	bd80      	pop	{r7, pc}
 8009432:	bf00      	nop
 8009434:	24000830 	.word	0x24000830
 8009438:	0800ee14 	.word	0x0800ee14
 800943c:	24000028 	.word	0x24000028
 8009440:	0800ee34 	.word	0x0800ee34
 8009444:	0800ee60 	.word	0x0800ee60
 8009448:	0800ee7c 	.word	0x0800ee7c
 800944c:	0800ee98 	.word	0x0800ee98
 8009450:	24000914 	.word	0x24000914
 8009454:	0800eeb4 	.word	0x0800eeb4
 8009458:	0800ef00 	.word	0x0800ef00
 800945c:	0800ef2c 	.word	0x0800ef2c
 8009460:	0800ef58 	.word	0x0800ef58

08009464 <bsp_extmem_psram_enter_xip>:
 * @brief  Configure the external PSRAM memory in memory-mapped mode
 * @param  None
 * @retval BSP status
 */
static bsp_int32_t bsp_extmem_psram_enter_xip(void)
{
 8009464:	b580      	push	{r7, lr}
 8009466:	b084      	sub	sp, #16
 8009468:	af02      	add	r7, sp, #8
    uint32_t ReadLatencyVal = 7;
 800946a:	2307      	movs	r3, #7
 800946c:	607b      	str	r3, [r7, #4]
    uint32_t WriteLatencyVal = 7;
 800946e:	2307      	movs	r3, #7
 8009470:	603b      	str	r3, [r7, #0]

    /*Configure Memory Mapped mode*/
    if (APS256XX_OK != APS256XX_EnableMemoryMappedMode(&hxspi1, ReadLatencyVal, WriteLatencyVal, HAL_XSPI_DATA_16_LINES, 0)) // Liner Burst
 8009472:	2300      	movs	r3, #0
 8009474:	9300      	str	r3, [sp, #0]
 8009476:	f04f 63a0 	mov.w	r3, #83886080	@ 0x5000000
 800947a:	683a      	ldr	r2, [r7, #0]
 800947c:	6879      	ldr	r1, [r7, #4]
 800947e:	4810      	ldr	r0, [pc, #64]	@ (80094c0 <bsp_extmem_psram_enter_xip+0x5c>)
 8009480:	f000 f832 	bl	80094e8 <APS256XX_EnableMemoryMappedMode>
 8009484:	4603      	mov	r3, r0
 8009486:	2b00      	cmp	r3, #0
 8009488:	d00b      	beq.n	80094a2 <bsp_extmem_psram_enter_xip+0x3e>
    {
        LOG_E("PSRAM XIP Fail\n");
 800948a:	480e      	ldr	r0, [pc, #56]	@ (80094c4 <bsp_extmem_psram_enter_xip+0x60>)
 800948c:	f001 f9b0 	bl	800a7f0 <puts>
 8009490:	4b0d      	ldr	r3, [pc, #52]	@ (80094c8 <bsp_extmem_psram_enter_xip+0x64>)
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	689b      	ldr	r3, [r3, #8]
 8009496:	4618      	mov	r0, r3
 8009498:	f001 f878 	bl	800a58c <fflush>
        return bsp_error;
 800949c:	f04f 33ff 	mov.w	r3, #4294967295
 80094a0:	e009      	b.n	80094b6 <bsp_extmem_psram_enter_xip+0x52>
    }
    else
    {
        LOG_I("PSRAM XIP Success\n");
 80094a2:	480a      	ldr	r0, [pc, #40]	@ (80094cc <bsp_extmem_psram_enter_xip+0x68>)
 80094a4:	f001 f9a4 	bl	800a7f0 <puts>
 80094a8:	4b07      	ldr	r3, [pc, #28]	@ (80094c8 <bsp_extmem_psram_enter_xip+0x64>)
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	689b      	ldr	r3, [r3, #8]
 80094ae:	4618      	mov	r0, r3
 80094b0:	f001 f86c 	bl	800a58c <fflush>
        return bsp_ok;
 80094b4:	2300      	movs	r3, #0
    }
}
 80094b6:	4618      	mov	r0, r3
 80094b8:	3708      	adds	r7, #8
 80094ba:	46bd      	mov	sp, r7
 80094bc:	bd80      	pop	{r7, pc}
 80094be:	bf00      	nop
 80094c0:	24000830 	.word	0x24000830
 80094c4:	0800ef84 	.word	0x0800ef84
 80094c8:	24000028 	.word	0x24000028
 80094cc:	0800efa0 	.word	0x0800efa0

080094d0 <bsp_xspi_memory_mapped>:
  * @brief  Initialize XSPI memories in memory-mapped mode
  * @param  None
  * @retval None
  */
void bsp_xspi_memory_mapped(void)
{
 80094d0:	b580      	push	{r7, lr}
 80094d2:	af00      	add	r7, sp, #0
    bsp_extmem_flash_probe();
 80094d4:	f7ff fdfc 	bl	80090d0 <bsp_extmem_flash_probe>
    bsp_extmem_psram_probe();
 80094d8:	f7ff feba 	bl	8009250 <bsp_extmem_psram_probe>
    bsp_extmem_flash_enter_xip();
 80094dc:	f7ff fe8e 	bl	80091fc <bsp_extmem_flash_enter_xip>
    bsp_extmem_psram_enter_xip();
 80094e0:	f7ff ffc0 	bl	8009464 <bsp_extmem_psram_enter_xip>
}
 80094e4:	bf00      	nop
 80094e6:	bd80      	pop	{r7, pc}

080094e8 <APS256XX_EnableMemoryMappedMode>:
  * @param  BurstType Type of burst used for the access
  * @retval Memory status
  */
int32_t APS256XX_EnableMemoryMappedMode(XSPI_HandleTypeDef *Ctx, uint32_t ReadLatencyCode, uint32_t WriteLatencyCode,
                                        uint32_t IOMode, uint32_t BurstType)
{
 80094e8:	b580      	push	{r7, lr}
 80094ea:	b09a      	sub	sp, #104	@ 0x68
 80094ec:	af00      	add	r7, sp, #0
 80094ee:	60f8      	str	r0, [r7, #12]
 80094f0:	60b9      	str	r1, [r7, #8]
 80094f2:	607a      	str	r2, [r7, #4]
 80094f4:	603b      	str	r3, [r7, #0]
  XSPI_RegularCmdTypeDef   sCommand = {0};
 80094f6:	f107 031c 	add.w	r3, r7, #28
 80094fa:	224c      	movs	r2, #76	@ 0x4c
 80094fc:	2100      	movs	r1, #0
 80094fe:	4618      	mov	r0, r3
 8009500:	f001 f9c1 	bl	800a886 <memset>
  XSPI_MemoryMappedTypeDef sMemMappedCfg = {0};
 8009504:	f107 0314 	add.w	r3, r7, #20
 8009508:	2200      	movs	r2, #0
 800950a:	601a      	str	r2, [r3, #0]
 800950c:	605a      	str	r2, [r3, #4]

  /* Initialize the write command */
  sCommand.OperationType       = HAL_XSPI_OPTYPE_WRITE_CFG;
 800950e:	2302      	movs	r3, #2
 8009510:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionMode     = HAL_XSPI_INSTRUCTION_8_LINES;
 8009512:	2304      	movs	r3, #4
 8009514:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.InstructionWidth    = HAL_XSPI_INSTRUCTION_8_BITS;
 8009516:	2300      	movs	r3, #0
 8009518:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.InstructionDTRMode  = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 800951a:	2300      	movs	r3, #0
 800951c:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.Instruction         = ((BurstType == 0U) ? APS256XX_WRITE_LINEAR_BURST_CMD : APS256XX_WRITE_CMD);
 800951e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009520:	2b00      	cmp	r3, #0
 8009522:	d101      	bne.n	8009528 <APS256XX_EnableMemoryMappedMode+0x40>
 8009524:	23a0      	movs	r3, #160	@ 0xa0
 8009526:	e000      	b.n	800952a <APS256XX_EnableMemoryMappedMode+0x42>
 8009528:	2380      	movs	r3, #128	@ 0x80
 800952a:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AddressMode         = HAL_XSPI_ADDRESS_8_LINES;
 800952c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009530:	63bb      	str	r3, [r7, #56]	@ 0x38
  sCommand.AddressWidth        = HAL_XSPI_ADDRESS_32_BITS;
 8009532:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8009536:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sCommand.AddressDTRMode      = HAL_XSPI_ADDRESS_DTR_ENABLE;
 8009538:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800953c:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.AlternateBytesMode  = HAL_XSPI_ALT_BYTES_NONE;
 800953e:	2300      	movs	r3, #0
 8009540:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.DataMode            = ((IOMode == 0U) ? HAL_XSPI_DATA_8_LINES : HAL_XSPI_DATA_16_LINES);
 8009542:	683b      	ldr	r3, [r7, #0]
 8009544:	2b00      	cmp	r3, #0
 8009546:	d102      	bne.n	800954e <APS256XX_EnableMemoryMappedMode+0x66>
 8009548:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 800954c:	e001      	b.n	8009552 <APS256XX_EnableMemoryMappedMode+0x6a>
 800954e:	f04f 63a0 	mov.w	r3, #83886080	@ 0x5000000
 8009552:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.DataDTRMode         = HAL_XSPI_DATA_DTR_ENABLE;
 8009554:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009558:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.DummyCycles         = (WriteLatencyCode - 1U);
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	3b01      	subs	r3, #1
 800955e:	663b      	str	r3, [r7, #96]	@ 0x60
  sCommand.DQSMode             = HAL_XSPI_DQS_ENABLE;
 8009560:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8009564:	667b      	str	r3, [r7, #100]	@ 0x64
 #if defined (XSPI_CCR_SIOO)
  sCommand.SIOOMode            = HAL_XSPI_SIOO_INST_EVERY_CMD;
 #endif

  if (HAL_XSPI_Command(Ctx, &sCommand, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8009566:	f107 031c 	add.w	r3, r7, #28
 800956a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800956e:	4619      	mov	r1, r3
 8009570:	68f8      	ldr	r0, [r7, #12]
 8009572:	f7fe fdd6 	bl	8008122 <HAL_XSPI_Command>
 8009576:	4603      	mov	r3, r0
 8009578:	2b00      	cmp	r3, #0
 800957a:	d002      	beq.n	8009582 <APS256XX_EnableMemoryMappedMode+0x9a>
  {
    return APS256XX_ERROR;
 800957c:	f04f 33ff 	mov.w	r3, #4294967295
 8009580:	e02b      	b.n	80095da <APS256XX_EnableMemoryMappedMode+0xf2>
  }

  /* Initialize the read command */
  sCommand.OperationType = HAL_XSPI_OPTYPE_READ_CFG;
 8009582:	2301      	movs	r3, #1
 8009584:	61fb      	str	r3, [r7, #28]
  sCommand.Instruction   = ((BurstType == 0U) ? APS256XX_READ_LINEAR_BURST_CMD : APS256XX_READ_CMD);
 8009586:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009588:	2b00      	cmp	r3, #0
 800958a:	d101      	bne.n	8009590 <APS256XX_EnableMemoryMappedMode+0xa8>
 800958c:	2320      	movs	r3, #32
 800958e:	e000      	b.n	8009592 <APS256XX_EnableMemoryMappedMode+0xaa>
 8009590:	2300      	movs	r3, #0
 8009592:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.DummyCycles   = (ReadLatencyCode - 1U);
 8009594:	68bb      	ldr	r3, [r7, #8]
 8009596:	3b01      	subs	r3, #1
 8009598:	663b      	str	r3, [r7, #96]	@ 0x60

  if (HAL_XSPI_Command(Ctx, &sCommand, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800959a:	f107 031c 	add.w	r3, r7, #28
 800959e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80095a2:	4619      	mov	r1, r3
 80095a4:	68f8      	ldr	r0, [r7, #12]
 80095a6:	f7fe fdbc 	bl	8008122 <HAL_XSPI_Command>
 80095aa:	4603      	mov	r3, r0
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d002      	beq.n	80095b6 <APS256XX_EnableMemoryMappedMode+0xce>
  {
    return APS256XX_ERROR;
 80095b0:	f04f 33ff 	mov.w	r3, #4294967295
 80095b4:	e011      	b.n	80095da <APS256XX_EnableMemoryMappedMode+0xf2>
  }

  /* Activation of memory-mapped mode */
  sMemMappedCfg.TimeOutActivation  = HAL_XSPI_TIMEOUT_COUNTER_ENABLE;
 80095b6:	2308      	movs	r3, #8
 80095b8:	617b      	str	r3, [r7, #20]
  sMemMappedCfg.TimeoutPeriodClock = 396;
 80095ba:	f44f 73c6 	mov.w	r3, #396	@ 0x18c
 80095be:	61bb      	str	r3, [r7, #24]
  if (HAL_XSPI_MemoryMapped(Ctx, &sMemMappedCfg) != HAL_OK)
 80095c0:	f107 0314 	add.w	r3, r7, #20
 80095c4:	4619      	mov	r1, r3
 80095c6:	68f8      	ldr	r0, [r7, #12]
 80095c8:	f7fe ffdc 	bl	8008584 <HAL_XSPI_MemoryMapped>
 80095cc:	4603      	mov	r3, r0
 80095ce:	2b00      	cmp	r3, #0
 80095d0:	d002      	beq.n	80095d8 <APS256XX_EnableMemoryMappedMode+0xf0>
  {
    return APS256XX_ERROR;
 80095d2:	f04f 33ff 	mov.w	r3, #4294967295
 80095d6:	e000      	b.n	80095da <APS256XX_EnableMemoryMappedMode+0xf2>
  }

  return APS256XX_OK;
 80095d8:	2300      	movs	r3, #0
}
 80095da:	4618      	mov	r0, r3
 80095dc:	3768      	adds	r7, #104	@ 0x68
 80095de:	46bd      	mov	sp, r7
 80095e0:	bd80      	pop	{r7, pc}

080095e2 <APS256XX_ReadReg>:
  * @param  Value Register value pointer
  * @param  LatencyCode Latency used for the access
  * @retval error status
  */
int32_t APS256XX_ReadReg(XSPI_HandleTypeDef *Ctx, uint32_t Address, uint8_t *Value, uint32_t LatencyCode)
{
 80095e2:	b580      	push	{r7, lr}
 80095e4:	b098      	sub	sp, #96	@ 0x60
 80095e6:	af00      	add	r7, sp, #0
 80095e8:	60f8      	str	r0, [r7, #12]
 80095ea:	60b9      	str	r1, [r7, #8]
 80095ec:	607a      	str	r2, [r7, #4]
 80095ee:	603b      	str	r3, [r7, #0]
  XSPI_RegularCmdTypeDef sCommand = {0};
 80095f0:	f107 0314 	add.w	r3, r7, #20
 80095f4:	224c      	movs	r2, #76	@ 0x4c
 80095f6:	2100      	movs	r1, #0
 80095f8:	4618      	mov	r0, r3
 80095fa:	f001 f944 	bl	800a886 <memset>

  /* Initialize the read register command */
  sCommand.OperationType       = HAL_XSPI_OPTYPE_COMMON_CFG;
 80095fe:	2300      	movs	r3, #0
 8009600:	617b      	str	r3, [r7, #20]
  sCommand.InstructionMode     = HAL_XSPI_INSTRUCTION_8_LINES;
 8009602:	2304      	movs	r3, #4
 8009604:	623b      	str	r3, [r7, #32]
  sCommand.InstructionWidth    = HAL_XSPI_INSTRUCTION_8_BITS;
 8009606:	2300      	movs	r3, #0
 8009608:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.InstructionDTRMode  = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 800960a:	2300      	movs	r3, #0
 800960c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.Instruction         = APS256XX_READ_REG_CMD;
 800960e:	2340      	movs	r3, #64	@ 0x40
 8009610:	61fb      	str	r3, [r7, #28]
  sCommand.AddressMode         = HAL_XSPI_ADDRESS_8_LINES;
 8009612:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009616:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.AddressWidth        = HAL_XSPI_ADDRESS_32_BITS;
 8009618:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800961c:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressDTRMode      = HAL_XSPI_ADDRESS_DTR_ENABLE;
 800961e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009622:	63bb      	str	r3, [r7, #56]	@ 0x38
  sCommand.Address             = Address;
 8009624:	68bb      	ldr	r3, [r7, #8]
 8009626:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode  = HAL_XSPI_ALT_BYTES_NONE;
 8009628:	2300      	movs	r3, #0
 800962a:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DataMode            = HAL_XSPI_DATA_8_LINES;
 800962c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8009630:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataDTRMode         = HAL_XSPI_DATA_DTR_ENABLE;
 8009632:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009636:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.DataLength          = 2;
 8009638:	2302      	movs	r3, #2
 800963a:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles         = (LatencyCode - 1U);
 800963c:	683b      	ldr	r3, [r7, #0]
 800963e:	3b01      	subs	r3, #1
 8009640:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.DQSMode             = HAL_XSPI_DQS_ENABLE;
 8009642:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8009646:	65fb      	str	r3, [r7, #92]	@ 0x5c
  #if defined (XSPI_CCR_SIOO)
  sCommand.SIOOMode            = HAL_XSPI_SIOO_INST_EVERY_CMD;
 #endif

  /* Configure the command */
  if (HAL_XSPI_Command(Ctx, &sCommand, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8009648:	f107 0314 	add.w	r3, r7, #20
 800964c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009650:	4619      	mov	r1, r3
 8009652:	68f8      	ldr	r0, [r7, #12]
 8009654:	f7fe fd65 	bl	8008122 <HAL_XSPI_Command>
 8009658:	4603      	mov	r3, r0
 800965a:	2b00      	cmp	r3, #0
 800965c:	d002      	beq.n	8009664 <APS256XX_ReadReg+0x82>
  {
    return APS256XX_ERROR;
 800965e:	f04f 33ff 	mov.w	r3, #4294967295
 8009662:	e00c      	b.n	800967e <APS256XX_ReadReg+0x9c>
  }

  /* Reception of the data */
  if (HAL_XSPI_Receive(Ctx, (uint8_t *)Value, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8009664:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009668:	6879      	ldr	r1, [r7, #4]
 800966a:	68f8      	ldr	r0, [r7, #12]
 800966c:	f7fe fe5c 	bl	8008328 <HAL_XSPI_Receive>
 8009670:	4603      	mov	r3, r0
 8009672:	2b00      	cmp	r3, #0
 8009674:	d002      	beq.n	800967c <APS256XX_ReadReg+0x9a>
  {
    return APS256XX_ERROR;
 8009676:	f04f 33ff 	mov.w	r3, #4294967295
 800967a:	e000      	b.n	800967e <APS256XX_ReadReg+0x9c>
  }

  return APS256XX_OK;
 800967c:	2300      	movs	r3, #0
}
 800967e:	4618      	mov	r0, r3
 8009680:	3760      	adds	r7, #96	@ 0x60
 8009682:	46bd      	mov	sp, r7
 8009684:	bd80      	pop	{r7, pc}

08009686 <APS256XX_WriteReg>:
  * @param  Address Register address
  * @param  Value Value to write to register
  * @retval error status
  */
int32_t APS256XX_WriteReg(XSPI_HandleTypeDef *Ctx, uint32_t Address, uint8_t Value)
{
 8009686:	b580      	push	{r7, lr}
 8009688:	b098      	sub	sp, #96	@ 0x60
 800968a:	af00      	add	r7, sp, #0
 800968c:	60f8      	str	r0, [r7, #12]
 800968e:	60b9      	str	r1, [r7, #8]
 8009690:	4613      	mov	r3, r2
 8009692:	71fb      	strb	r3, [r7, #7]
  XSPI_RegularCmdTypeDef sCommand = {0};
 8009694:	f107 0314 	add.w	r3, r7, #20
 8009698:	224c      	movs	r2, #76	@ 0x4c
 800969a:	2100      	movs	r1, #0
 800969c:	4618      	mov	r0, r3
 800969e:	f001 f8f2 	bl	800a886 <memset>

  /* Initialize the write register command */
  sCommand.OperationType       = HAL_XSPI_OPTYPE_COMMON_CFG;
 80096a2:	2300      	movs	r3, #0
 80096a4:	617b      	str	r3, [r7, #20]
  sCommand.InstructionMode     = HAL_XSPI_INSTRUCTION_8_LINES;
 80096a6:	2304      	movs	r3, #4
 80096a8:	623b      	str	r3, [r7, #32]
  sCommand.InstructionWidth    = HAL_XSPI_INSTRUCTION_8_BITS;
 80096aa:	2300      	movs	r3, #0
 80096ac:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.InstructionDTRMode  = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 80096ae:	2300      	movs	r3, #0
 80096b0:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.Instruction         = APS256XX_WRITE_REG_CMD;
 80096b2:	23c0      	movs	r3, #192	@ 0xc0
 80096b4:	61fb      	str	r3, [r7, #28]
  sCommand.AddressMode         = HAL_XSPI_ADDRESS_8_LINES;
 80096b6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80096ba:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.AddressWidth        = HAL_XSPI_ADDRESS_32_BITS;
 80096bc:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 80096c0:	637b      	str	r3, [r7, #52]	@ 0x34
  sCommand.AddressDTRMode      = HAL_XSPI_ADDRESS_DTR_ENABLE;
 80096c2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80096c6:	63bb      	str	r3, [r7, #56]	@ 0x38
  sCommand.Address             = Address;
 80096c8:	68bb      	ldr	r3, [r7, #8]
 80096ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AlternateBytesMode  = HAL_XSPI_ALT_BYTES_NONE;
 80096cc:	2300      	movs	r3, #0
 80096ce:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.DataMode            = HAL_XSPI_DATA_8_LINES;
 80096d0:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80096d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sCommand.DataDTRMode         = HAL_XSPI_DATA_DTR_ENABLE;
 80096d6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80096da:	657b      	str	r3, [r7, #84]	@ 0x54
  sCommand.DataLength          = 2;
 80096dc:	2302      	movs	r3, #2
 80096de:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DummyCycles         = 0;
 80096e0:	2300      	movs	r3, #0
 80096e2:	65bb      	str	r3, [r7, #88]	@ 0x58
  sCommand.DQSMode             = HAL_XSPI_DQS_DISABLE;
 80096e4:	2300      	movs	r3, #0
 80096e6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 #if defined (XSPI_CCR_SIOO)
  sCommand.SIOOMode            = HAL_XSPI_SIOO_INST_EVERY_CMD;
 #endif

  /* Configure the command */
  if (HAL_XSPI_Command(Ctx, &sCommand, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80096e8:	f107 0314 	add.w	r3, r7, #20
 80096ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80096f0:	4619      	mov	r1, r3
 80096f2:	68f8      	ldr	r0, [r7, #12]
 80096f4:	f7fe fd15 	bl	8008122 <HAL_XSPI_Command>
 80096f8:	4603      	mov	r3, r0
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d002      	beq.n	8009704 <APS256XX_WriteReg+0x7e>
  {
    return APS256XX_ERROR;
 80096fe:	f04f 33ff 	mov.w	r3, #4294967295
 8009702:	e00d      	b.n	8009720 <APS256XX_WriteReg+0x9a>
  }

  /* Transmission of the data */
  if (HAL_XSPI_Transmit(Ctx, (uint8_t *)(&Value), HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8009704:	1dfb      	adds	r3, r7, #7
 8009706:	f241 3288 	movw	r2, #5000	@ 0x1388
 800970a:	4619      	mov	r1, r3
 800970c:	68f8      	ldr	r0, [r7, #12]
 800970e:	f7fe fd98 	bl	8008242 <HAL_XSPI_Transmit>
 8009712:	4603      	mov	r3, r0
 8009714:	2b00      	cmp	r3, #0
 8009716:	d002      	beq.n	800971e <APS256XX_WriteReg+0x98>
  {
    return APS256XX_ERROR;
 8009718:	f04f 33ff 	mov.w	r3, #4294967295
 800971c:	e000      	b.n	8009720 <APS256XX_WriteReg+0x9a>
  }

  return APS256XX_OK;
 800971e:	2300      	movs	r3, #0
}
 8009720:	4618      	mov	r0, r3
 8009722:	3760      	adds	r7, #96	@ 0x60
 8009724:	46bd      	mov	sp, r7
 8009726:	bd80      	pop	{r7, pc}

08009728 <APS256XX_Reset>:
  * @brief  Reset the memory
  * @param  Ctx Component object pointer
  * @retval error status
  */
int32_t APS256XX_Reset(XSPI_HandleTypeDef *Ctx)
{
 8009728:	b580      	push	{r7, lr}
 800972a:	b096      	sub	sp, #88	@ 0x58
 800972c:	af00      	add	r7, sp, #0
 800972e:	6078      	str	r0, [r7, #4]
  XSPI_RegularCmdTypeDef sCommand = {0};
 8009730:	f107 030c 	add.w	r3, r7, #12
 8009734:	224c      	movs	r2, #76	@ 0x4c
 8009736:	2100      	movs	r1, #0
 8009738:	4618      	mov	r0, r3
 800973a:	f001 f8a4 	bl	800a886 <memset>

  /* Initialize the command */
  sCommand.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
 800973e:	2300      	movs	r3, #0
 8009740:	60fb      	str	r3, [r7, #12]
  sCommand.InstructionMode    = HAL_XSPI_INSTRUCTION_8_LINES;
 8009742:	2304      	movs	r3, #4
 8009744:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionWidth   = HAL_XSPI_INSTRUCTION_8_BITS;
 8009746:	2300      	movs	r3, #0
 8009748:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 800974a:	2300      	movs	r3, #0
 800974c:	623b      	str	r3, [r7, #32]
  sCommand.Instruction        = APS256XX_RESET_CMD;
 800974e:	23ff      	movs	r3, #255	@ 0xff
 8009750:	617b      	str	r3, [r7, #20]
  sCommand.AddressMode        = HAL_XSPI_ADDRESS_8_LINES;
 8009752:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009756:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.AddressWidth       = HAL_XSPI_ADDRESS_24_BITS;
 8009758:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800975c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_DISABLE;
 800975e:	2300      	movs	r3, #0
 8009760:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.Address            = 0;
 8009762:	2300      	movs	r3, #0
 8009764:	627b      	str	r3, [r7, #36]	@ 0x24
  sCommand.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
 8009766:	2300      	movs	r3, #0
 8009768:	63bb      	str	r3, [r7, #56]	@ 0x38
  sCommand.DataMode           = HAL_XSPI_DATA_NONE;
 800976a:	2300      	movs	r3, #0
 800976c:	647b      	str	r3, [r7, #68]	@ 0x44
  sCommand.DataLength         = 0;
 800976e:	2300      	movs	r3, #0
 8009770:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.DummyCycles        = 0;
 8009772:	2300      	movs	r3, #0
 8009774:	653b      	str	r3, [r7, #80]	@ 0x50
  sCommand.DQSMode            = HAL_XSPI_DQS_DISABLE;
 8009776:	2300      	movs	r3, #0
 8009778:	657b      	str	r3, [r7, #84]	@ 0x54
 #if defined (XSPI_CCR_SIOO)
  sCommand.SIOOMode            = HAL_XSPI_SIOO_INST_EVERY_CMD;
 #endif

  /* Configure the command */
  if (HAL_XSPI_Command(Ctx, &sCommand, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800977a:	f107 030c 	add.w	r3, r7, #12
 800977e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009782:	4619      	mov	r1, r3
 8009784:	6878      	ldr	r0, [r7, #4]
 8009786:	f7fe fccc 	bl	8008122 <HAL_XSPI_Command>
 800978a:	4603      	mov	r3, r0
 800978c:	2b00      	cmp	r3, #0
 800978e:	d002      	beq.n	8009796 <APS256XX_Reset+0x6e>
  {
    return APS256XX_ERROR;
 8009790:	f04f 33ff 	mov.w	r3, #4294967295
 8009794:	e003      	b.n	800979e <APS256XX_Reset+0x76>
  }

  /* Need to wait tRST */
  HAL_Delay(1);
 8009796:	2001      	movs	r0, #1
 8009798:	f7f7 fec2 	bl	8001520 <HAL_Delay>
  return 0/*APS256XX_OK*/;
 800979c:	2300      	movs	r3, #0
}
 800979e:	4618      	mov	r0, r3
 80097a0:	3758      	adds	r7, #88	@ 0x58
 80097a2:	46bd      	mov	sp, r7
 80097a4:	bd80      	pop	{r7, pc}

080097a6 <W35T51NWTBIE_ReadID>:
  * @param  DualFlash Dual flash mode state
  * @retval error status
  */
int32_t W35T51NWTBIE_ReadID(XSPI_HandleTypeDef *Ctx, W35T51NWTBIE_Interface_t Mode, W35T51NWTBIE_Transfer_t Rate,
                            uint8_t *ID, W35T51NWTBIE_AddressSize_t AddressSize)
{
 80097a6:	b580      	push	{r7, lr}
 80097a8:	b098      	sub	sp, #96	@ 0x60
 80097aa:	af00      	add	r7, sp, #0
 80097ac:	60f8      	str	r0, [r7, #12]
 80097ae:	607b      	str	r3, [r7, #4]
 80097b0:	460b      	mov	r3, r1
 80097b2:	72fb      	strb	r3, [r7, #11]
 80097b4:	4613      	mov	r3, r2
 80097b6:	72bb      	strb	r3, [r7, #10]
  XSPI_RegularCmdTypeDef s_command = {0};
 80097b8:	f107 0314 	add.w	r3, r7, #20
 80097bc:	224c      	movs	r2, #76	@ 0x4c
 80097be:	2100      	movs	r1, #0
 80097c0:	4618      	mov	r0, r3
 80097c2:	f001 f860 	bl	800a886 <memset>
  {
    // return W35T51NWTBIE_ERROR;
  }

  /* Initialize the read ID command */
  s_command.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
 80097c6:	2300      	movs	r3, #0
 80097c8:	617b      	str	r3, [r7, #20]
  s_command.IOSelect           = HAL_XSPI_SELECT_IO_7_0;
 80097ca:	2300      	movs	r3, #0
 80097cc:	61bb      	str	r3, [r7, #24]
  s_command.InstructionMode    = (Mode == W35T51NWTBIE_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_1_LINE
                                 : HAL_XSPI_INSTRUCTION_8_LINES;
 80097ce:	7afb      	ldrb	r3, [r7, #11]
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d101      	bne.n	80097d8 <W35T51NWTBIE_ReadID+0x32>
 80097d4:	2301      	movs	r3, #1
 80097d6:	e000      	b.n	80097da <W35T51NWTBIE_ReadID+0x34>
 80097d8:	2304      	movs	r3, #4
  s_command.InstructionMode    = (Mode == W35T51NWTBIE_SPI_MODE)
 80097da:	623b      	str	r3, [r7, #32]
  s_command.InstructionDTRMode = (Rate == W35T51NWTBIE_DTR_TRANSFER)
                                 ? HAL_XSPI_INSTRUCTION_DTR_ENABLE
                                 : HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 80097dc:	7abb      	ldrb	r3, [r7, #10]
 80097de:	2b01      	cmp	r3, #1
 80097e0:	d101      	bne.n	80097e6 <W35T51NWTBIE_ReadID+0x40>
 80097e2:	2308      	movs	r3, #8
 80097e4:	e000      	b.n	80097e8 <W35T51NWTBIE_ReadID+0x42>
 80097e6:	2300      	movs	r3, #0
  s_command.InstructionDTRMode = (Rate == W35T51NWTBIE_DTR_TRANSFER)
 80097e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  s_command.InstructionWidth    = (Mode == W35T51NWTBIE_SPI_MODE)
                                 ? HAL_XSPI_INSTRUCTION_8_BITS
                                 : HAL_XSPI_INSTRUCTION_16_BITS;
 80097ea:	7afb      	ldrb	r3, [r7, #11]
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d101      	bne.n	80097f4 <W35T51NWTBIE_ReadID+0x4e>
 80097f0:	2300      	movs	r3, #0
 80097f2:	e000      	b.n	80097f6 <W35T51NWTBIE_ReadID+0x50>
 80097f4:	2310      	movs	r3, #16
  s_command.InstructionWidth    = (Mode == W35T51NWTBIE_SPI_MODE)
 80097f6:	627b      	str	r3, [r7, #36]	@ 0x24
  s_command.Instruction        = (Mode == W35T51NWTBIE_SPI_MODE)
                                 ? W35T51NWTBIE_READ_ID_CMD
                                 : W35T51NWTBIE_OCTA_READ_ID_CMD;
 80097f8:	7afb      	ldrb	r3, [r7, #11]
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	d101      	bne.n	8009802 <W35T51NWTBIE_ReadID+0x5c>
 80097fe:	239e      	movs	r3, #158	@ 0x9e
 8009800:	e001      	b.n	8009806 <W35T51NWTBIE_ReadID+0x60>
 8009802:	f649 639e 	movw	r3, #40606	@ 0x9e9e
  s_command.Instruction        = (Mode == W35T51NWTBIE_SPI_MODE)
 8009806:	61fb      	str	r3, [r7, #28]
  // s_command.AddressMode        = (Mode == W35T51NWTBIE_SPI_MODE)
  //                                ? HAL_XSPI_ADDRESS_NONE
  //                                : HAL_XSPI_ADDRESS_8_LINES;
  s_command.AddressMode        =  HAL_XSPI_ADDRESS_NONE;
 8009808:	2300      	movs	r3, #0
 800980a:	633b      	str	r3, [r7, #48]	@ 0x30
  //                                : HAL_XSPI_ADDRESS_DTR_DISABLE;
  // s_command.AddressWidth        = (AddressSize == W35T51NWTBIE_3BYTES_SIZE)
  //                                ? HAL_XSPI_ADDRESS_24_BITS
  //                                : HAL_XSPI_ADDRESS_32_BITS;
  // s_command.Address            = 0U;
  s_command.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
 800980c:	2300      	movs	r3, #0
 800980e:	643b      	str	r3, [r7, #64]	@ 0x40
  s_command.DataMode           = (Mode == W35T51NWTBIE_SPI_MODE) ? HAL_XSPI_DATA_1_LINE : HAL_XSPI_DATA_8_LINES;
 8009810:	7afb      	ldrb	r3, [r7, #11]
 8009812:	2b00      	cmp	r3, #0
 8009814:	d102      	bne.n	800981c <W35T51NWTBIE_ReadID+0x76>
 8009816:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800981a:	e001      	b.n	8009820 <W35T51NWTBIE_ReadID+0x7a>
 800981c:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8009820:	64fb      	str	r3, [r7, #76]	@ 0x4c
  s_command.DataDTRMode        = HAL_XSPI_DATA_DTR_DISABLE;
 8009822:	2300      	movs	r3, #0
 8009824:	657b      	str	r3, [r7, #84]	@ 0x54
  //s_command.DataDTRMode        = (Rate == W35T51NWTBIE_DTR_TRANSFER)
  //                                 ? HAL_XSPI_DATA_DTR_ENABLE
  //                                 : HAL_XSPI_DATA_DTR_DISABLE;
  s_command.DummyCycles        = (Mode == W35T51NWTBIE_SPI_MODE)
                                 ? 0U
                                 : ((Rate == W35T51NWTBIE_DTR_TRANSFER)
 8009826:	7afb      	ldrb	r3, [r7, #11]
 8009828:	2b00      	cmp	r3, #0
 800982a:	d006      	beq.n	800983a <W35T51NWTBIE_ReadID+0x94>
 800982c:	7abb      	ldrb	r3, [r7, #10]
 800982e:	2b01      	cmp	r3, #1
 8009830:	d101      	bne.n	8009836 <W35T51NWTBIE_ReadID+0x90>
 8009832:	2308      	movs	r3, #8
 8009834:	e002      	b.n	800983c <W35T51NWTBIE_ReadID+0x96>
 8009836:	2304      	movs	r3, #4
 8009838:	e000      	b.n	800983c <W35T51NWTBIE_ReadID+0x96>
 800983a:	2300      	movs	r3, #0
  s_command.DummyCycles        = (Mode == W35T51NWTBIE_SPI_MODE)
 800983c:	65bb      	str	r3, [r7, #88]	@ 0x58
                                    ? DUMMY_CYCLES_REG_OCTAL_DTR
                                    : DUMMY_CYCLES_REG_OCTAL);
  s_command.DataLength             = 3U;
 800983e:	2303      	movs	r3, #3
 8009840:	653b      	str	r3, [r7, #80]	@ 0x50
  s_command.DQSMode            = (Rate == W35T51NWTBIE_DTR_TRANSFER) ? HAL_XSPI_DQS_ENABLE : HAL_XSPI_DQS_DISABLE;
 8009842:	7abb      	ldrb	r3, [r7, #10]
 8009844:	2b01      	cmp	r3, #1
 8009846:	d102      	bne.n	800984e <W35T51NWTBIE_ReadID+0xa8>
 8009848:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 800984c:	e000      	b.n	8009850 <W35T51NWTBIE_ReadID+0xaa>
 800984e:	2300      	movs	r3, #0
 8009850:	65fb      	str	r3, [r7, #92]	@ 0x5c
#if defined (XSPI_CCR_SIOO)
  s_command.SIOOMode            = HAL_XSPI_SIOO_INST_EVERY_CMD;
#endif

  /* Configure the command */
  if (HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8009852:	f107 0314 	add.w	r3, r7, #20
 8009856:	f241 3288 	movw	r2, #5000	@ 0x1388
 800985a:	4619      	mov	r1, r3
 800985c:	68f8      	ldr	r0, [r7, #12]
 800985e:	f7fe fc60 	bl	8008122 <HAL_XSPI_Command>
 8009862:	4603      	mov	r3, r0
 8009864:	2b00      	cmp	r3, #0
 8009866:	d10a      	bne.n	800987e <W35T51NWTBIE_ReadID+0xd8>
  {
    goto error;
  }

  /* Reception of the data */
  if (HAL_XSPI_Receive(Ctx, ID, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8009868:	f241 3288 	movw	r2, #5000	@ 0x1388
 800986c:	6879      	ldr	r1, [r7, #4]
 800986e:	68f8      	ldr	r0, [r7, #12]
 8009870:	f7fe fd5a 	bl	8008328 <HAL_XSPI_Receive>
 8009874:	4603      	mov	r3, r0
 8009876:	2b00      	cmp	r3, #0
 8009878:	d103      	bne.n	8009882 <W35T51NWTBIE_ReadID+0xdc>
  {
    goto error;
  }
  return W35T51NWTBIE_OK;
 800987a:	2300      	movs	r3, #0
 800987c:	e007      	b.n	800988e <W35T51NWTBIE_ReadID+0xe8>
    goto error;
 800987e:	bf00      	nop
 8009880:	e000      	b.n	8009884 <W35T51NWTBIE_ReadID+0xde>
    goto error;
 8009882:	bf00      	nop

error:
  //if (retr != HAL_OK )
  //{
    /* abort any ongoing transaction for the next action */
    (void)HAL_XSPI_Abort(Ctx);
 8009884:	68f8      	ldr	r0, [r7, #12]
 8009886:	f7fe fecb 	bl	8008620 <HAL_XSPI_Abort>
  //}

  return W35T51NWTBIE_ERROR;
 800988a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800988e:	4618      	mov	r0, r3
 8009890:	3760      	adds	r7, #96	@ 0x60
 8009892:	46bd      	mov	sp, r7
 8009894:	bd80      	pop	{r7, pc}

08009896 <W35T51NWTBIE_EnterOctal_DTR_Mode>:

  return W35T51NWTBIE_OK;
}

int32_t W35T51NWTBIE_EnterOctal_DTR_Mode(XSPI_HandleTypeDef *Ctx)
{
 8009896:	b580      	push	{r7, lr}
 8009898:	b09c      	sub	sp, #112	@ 0x70
 800989a:	af00      	add	r7, sp, #0
 800989c:	6078      	str	r0, [r7, #4]
  uint8_t reg = 0;
 800989e:	2300      	movs	r3, #0
 80098a0:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
  int32_t retr = W35T51NWTBIE_OK;
 80098a4:	2300      	movs	r3, #0
 80098a6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  XSPI_RegularCmdTypeDef  sCommand = {0};
 80098a8:	f107 031c 	add.w	r3, r7, #28
 80098ac:	224c      	movs	r2, #76	@ 0x4c
 80098ae:	2100      	movs	r1, #0
 80098b0:	4618      	mov	r0, r3
 80098b2:	f000 ffe8 	bl	800a886 <memset>
  XSPI_AutoPollingTypeDef sConfig  = {0};
 80098b6:	f107 0308 	add.w	r3, r7, #8
 80098ba:	2200      	movs	r2, #0
 80098bc:	601a      	str	r2, [r3, #0]
 80098be:	605a      	str	r2, [r3, #4]
 80098c0:	609a      	str	r2, [r3, #8]
 80098c2:	60da      	str	r2, [r3, #12]
 80098c4:	611a      	str	r2, [r3, #16]

  sCommand.OperationType      = HAL_XSPI_OPTYPE_COMMON_CFG;
 80098c6:	2300      	movs	r3, #0
 80098c8:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionMode    = HAL_XSPI_INSTRUCTION_1_LINE;
 80098ca:	2301      	movs	r3, #1
 80098cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  sCommand.InstructionWidth   = HAL_XSPI_INSTRUCTION_8_BITS;
 80098ce:	2300      	movs	r3, #0
 80098d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sCommand.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 80098d2:	2300      	movs	r3, #0
 80098d4:	633b      	str	r3, [r7, #48]	@ 0x30
  sCommand.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_DISABLE;
 80098d6:	2300      	movs	r3, #0
 80098d8:	643b      	str	r3, [r7, #64]	@ 0x40
  sCommand.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
 80098da:	2300      	movs	r3, #0
 80098dc:	64bb      	str	r3, [r7, #72]	@ 0x48
  sCommand.DataDTRMode        = HAL_XSPI_DATA_DTR_DISABLE;
 80098de:	2300      	movs	r3, #0
 80098e0:	65fb      	str	r3, [r7, #92]	@ 0x5c
  sCommand.DummyCycles        = 0;
 80098e2:	2300      	movs	r3, #0
 80098e4:	663b      	str	r3, [r7, #96]	@ 0x60
  sCommand.DQSMode            = HAL_XSPI_DQS_DISABLE;
 80098e6:	2300      	movs	r3, #0
 80098e8:	667b      	str	r3, [r7, #100]	@ 0x64
  sConfig.MatchMode           = HAL_XSPI_MATCH_MODE_AND;
 80098ea:	2300      	movs	r3, #0
 80098ec:	613b      	str	r3, [r7, #16]
  sConfig.AutomaticStop       = HAL_XSPI_AUTOMATIC_STOP_ENABLE;
 80098ee:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80098f2:	617b      	str	r3, [r7, #20]
  sConfig.IntervalTime        = 0x10;
 80098f4:	2310      	movs	r3, #16
 80098f6:	61bb      	str	r3, [r7, #24]

  {
    /* Enable write operations */
    sCommand.Instruction = W35T51NWTBIE_WRITE_ENABLE_CMD;    // 1-0-0
 80098f8:	2306      	movs	r3, #6
 80098fa:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.DataMode    = HAL_XSPI_DATA_NONE;
 80098fc:	2300      	movs	r3, #0
 80098fe:	657b      	str	r3, [r7, #84]	@ 0x54
    sCommand.AddressMode = HAL_XSPI_ADDRESS_NONE;
 8009900:	2300      	movs	r3, #0
 8009902:	63bb      	str	r3, [r7, #56]	@ 0x38

    if (HAL_XSPI_Command(Ctx, &sCommand, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8009904:	f107 031c 	add.w	r3, r7, #28
 8009908:	f241 3288 	movw	r2, #5000	@ 0x1388
 800990c:	4619      	mov	r1, r3
 800990e:	6878      	ldr	r0, [r7, #4]
 8009910:	f7fe fc07 	bl	8008122 <HAL_XSPI_Command>
 8009914:	4603      	mov	r3, r0
 8009916:	2b00      	cmp	r3, #0
 8009918:	d002      	beq.n	8009920 <W35T51NWTBIE_EnterOctal_DTR_Mode+0x8a>
    {
      retr = -1;
 800991a:	f04f 33ff 	mov.w	r3, #4294967295
 800991e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    }

    /* Reconfigure XSPI to automatic polling mode to wait for write enabling */
    sConfig.MatchMask       = 0x02;
 8009920:	2302      	movs	r3, #2
 8009922:	60fb      	str	r3, [r7, #12]
    sConfig.MatchValue      = 0x02;
 8009924:	2302      	movs	r3, #2
 8009926:	60bb      	str	r3, [r7, #8]

    sCommand.Instruction    = W35T51NWTBIE_READ_STATUS_REG_CMD;  // 1-0-1
 8009928:	2305      	movs	r3, #5
 800992a:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.DataMode       = HAL_XSPI_DATA_1_LINE;
 800992c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009930:	657b      	str	r3, [r7, #84]	@ 0x54
    sCommand.DataLength     = 1;
 8009932:	2301      	movs	r3, #1
 8009934:	65bb      	str	r3, [r7, #88]	@ 0x58

    if (HAL_XSPI_Command(Ctx, &sCommand, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8009936:	f107 031c 	add.w	r3, r7, #28
 800993a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800993e:	4619      	mov	r1, r3
 8009940:	6878      	ldr	r0, [r7, #4]
 8009942:	f7fe fbee 	bl	8008122 <HAL_XSPI_Command>
 8009946:	4603      	mov	r3, r0
 8009948:	2b00      	cmp	r3, #0
 800994a:	d002      	beq.n	8009952 <W35T51NWTBIE_EnterOctal_DTR_Mode+0xbc>
    {
      retr = -2;
 800994c:	f06f 0301 	mvn.w	r3, #1
 8009950:	66fb      	str	r3, [r7, #108]	@ 0x6c
    }

    if (HAL_XSPI_AutoPolling(Ctx, &sConfig, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8009952:	f107 0308 	add.w	r3, r7, #8
 8009956:	f241 3288 	movw	r2, #5000	@ 0x1388
 800995a:	4619      	mov	r1, r3
 800995c:	6878      	ldr	r0, [r7, #4]
 800995e:	f7fe fd86 	bl	800846e <HAL_XSPI_AutoPolling>
 8009962:	4603      	mov	r3, r0
 8009964:	2b00      	cmp	r3, #0
 8009966:	d002      	beq.n	800996e <W35T51NWTBIE_EnterOctal_DTR_Mode+0xd8>
    {
      retr = -3;
 8009968:	f06f 0302 	mvn.w	r3, #2
 800996c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    }
  }

  {
    sCommand.Instruction        = W35T51NWTBIE_WRITE_VOLATILE_CFG_REG_CMD;    //set 22 dummy cycles for fast read
 800996e:	2381      	movs	r3, #129	@ 0x81
 8009970:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.InstructionMode    = HAL_XSPI_INSTRUCTION_1_LINE;
 8009972:	2301      	movs	r3, #1
 8009974:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.InstructionWidth   = HAL_XSPI_INSTRUCTION_8_BITS;
 8009976:	2300      	movs	r3, #0
 8009978:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 800997a:	2300      	movs	r3, #0
 800997c:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.AddressMode        = HAL_XSPI_ADDRESS_1_LINE;
 800997e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009982:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.Address            = 0x1;
 8009984:	2301      	movs	r3, #1
 8009986:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.AddressWidth       = HAL_XSPI_ADDRESS_24_BITS;
 8009988:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800998c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    sCommand.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_DISABLE;
 800998e:	2300      	movs	r3, #0
 8009990:	643b      	str	r3, [r7, #64]	@ 0x40
    sCommand.DataMode           = HAL_XSPI_DATA_1_LINE;
 8009992:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009996:	657b      	str	r3, [r7, #84]	@ 0x54
    sCommand.DataDTRMode        = HAL_XSPI_DATA_DTR_DISABLE;
 8009998:	2300      	movs	r3, #0
 800999a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    sCommand.DataLength         = 1;
 800999c:	2301      	movs	r3, #1
 800999e:	65bb      	str	r3, [r7, #88]	@ 0x58
    sCommand.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
 80099a0:	2300      	movs	r3, #0
 80099a2:	64bb      	str	r3, [r7, #72]	@ 0x48
    sCommand.DummyCycles        = 0;
 80099a4:	2300      	movs	r3, #0
 80099a6:	663b      	str	r3, [r7, #96]	@ 0x60
    sCommand.DQSMode            = HAL_XSPI_DQS_DISABLE;
 80099a8:	2300      	movs	r3, #0
 80099aa:	667b      	str	r3, [r7, #100]	@ 0x64

    reg = 0x16;   // 22 dummy cycles
 80099ac:	2316      	movs	r3, #22
 80099ae:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

    if (HAL_XSPI_Command(Ctx, &sCommand, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80099b2:	f107 031c 	add.w	r3, r7, #28
 80099b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80099ba:	4619      	mov	r1, r3
 80099bc:	6878      	ldr	r0, [r7, #4]
 80099be:	f7fe fbb0 	bl	8008122 <HAL_XSPI_Command>
 80099c2:	4603      	mov	r3, r0
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	d002      	beq.n	80099ce <W35T51NWTBIE_EnterOctal_DTR_Mode+0x138>
    {
      retr = -8;
 80099c8:	f06f 0307 	mvn.w	r3, #7
 80099cc:	66fb      	str	r3, [r7, #108]	@ 0x6c
    }

    if (HAL_XSPI_Transmit(Ctx, &reg, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80099ce:	f107 036b 	add.w	r3, r7, #107	@ 0x6b
 80099d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80099d6:	4619      	mov	r1, r3
 80099d8:	6878      	ldr	r0, [r7, #4]
 80099da:	f7fe fc32 	bl	8008242 <HAL_XSPI_Transmit>
 80099de:	4603      	mov	r3, r0
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d002      	beq.n	80099ea <W35T51NWTBIE_EnterOctal_DTR_Mode+0x154>
    {
      retr = -9;
 80099e4:	f06f 0308 	mvn.w	r3, #8
 80099e8:	66fb      	str	r3, [r7, #108]	@ 0x6c

  }

    {
    /* Enable write operations */
    sCommand.Instruction = W35T51NWTBIE_WRITE_ENABLE_CMD;    // 1-0-0
 80099ea:	2306      	movs	r3, #6
 80099ec:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.DataMode    = HAL_XSPI_DATA_NONE;
 80099ee:	2300      	movs	r3, #0
 80099f0:	657b      	str	r3, [r7, #84]	@ 0x54
    sCommand.AddressMode = HAL_XSPI_ADDRESS_NONE;
 80099f2:	2300      	movs	r3, #0
 80099f4:	63bb      	str	r3, [r7, #56]	@ 0x38

    if (HAL_XSPI_Command(Ctx, &sCommand, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80099f6:	f107 031c 	add.w	r3, r7, #28
 80099fa:	f241 3288 	movw	r2, #5000	@ 0x1388
 80099fe:	4619      	mov	r1, r3
 8009a00:	6878      	ldr	r0, [r7, #4]
 8009a02:	f7fe fb8e 	bl	8008122 <HAL_XSPI_Command>
 8009a06:	4603      	mov	r3, r0
 8009a08:	2b00      	cmp	r3, #0
 8009a0a:	d002      	beq.n	8009a12 <W35T51NWTBIE_EnterOctal_DTR_Mode+0x17c>
    {
      retr = -1;
 8009a0c:	f04f 33ff 	mov.w	r3, #4294967295
 8009a10:	66fb      	str	r3, [r7, #108]	@ 0x6c
    }

    /* Reconfigure XSPI to automatic polling mode to wait for write enabling */
    sConfig.MatchMask       = 0x02;
 8009a12:	2302      	movs	r3, #2
 8009a14:	60fb      	str	r3, [r7, #12]
    sConfig.MatchValue      = 0x02;
 8009a16:	2302      	movs	r3, #2
 8009a18:	60bb      	str	r3, [r7, #8]

    sCommand.Instruction    = W35T51NWTBIE_READ_STATUS_REG_CMD;  // 1-0-1
 8009a1a:	2305      	movs	r3, #5
 8009a1c:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.DataMode       = HAL_XSPI_DATA_1_LINE;
 8009a1e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009a22:	657b      	str	r3, [r7, #84]	@ 0x54
    sCommand.DataLength     = 1;
 8009a24:	2301      	movs	r3, #1
 8009a26:	65bb      	str	r3, [r7, #88]	@ 0x58

    if (HAL_XSPI_Command(Ctx, &sCommand, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8009a28:	f107 031c 	add.w	r3, r7, #28
 8009a2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009a30:	4619      	mov	r1, r3
 8009a32:	6878      	ldr	r0, [r7, #4]
 8009a34:	f7fe fb75 	bl	8008122 <HAL_XSPI_Command>
 8009a38:	4603      	mov	r3, r0
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d002      	beq.n	8009a44 <W35T51NWTBIE_EnterOctal_DTR_Mode+0x1ae>
    {
      retr = -2;
 8009a3e:	f06f 0301 	mvn.w	r3, #1
 8009a42:	66fb      	str	r3, [r7, #108]	@ 0x6c
    }

    if (HAL_XSPI_AutoPolling(Ctx, &sConfig, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8009a44:	f107 0308 	add.w	r3, r7, #8
 8009a48:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009a4c:	4619      	mov	r1, r3
 8009a4e:	6878      	ldr	r0, [r7, #4]
 8009a50:	f7fe fd0d 	bl	800846e <HAL_XSPI_AutoPolling>
 8009a54:	4603      	mov	r3, r0
 8009a56:	2b00      	cmp	r3, #0
 8009a58:	d002      	beq.n	8009a60 <W35T51NWTBIE_EnterOctal_DTR_Mode+0x1ca>
    {
      retr = -3;
 8009a5a:	f06f 0302 	mvn.w	r3, #2
 8009a5e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    }
  }

  {
    sCommand.Instruction        = W35T51NWTBIE_WRITE_VOLATILE_CFG_REG_CMD;    //set impedence of driver strength
 8009a60:	2381      	movs	r3, #129	@ 0x81
 8009a62:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.InstructionMode    = HAL_XSPI_INSTRUCTION_1_LINE;
 8009a64:	2301      	movs	r3, #1
 8009a66:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.InstructionWidth   = HAL_XSPI_INSTRUCTION_8_BITS;
 8009a68:	2300      	movs	r3, #0
 8009a6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 8009a6c:	2300      	movs	r3, #0
 8009a6e:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.AddressMode        = HAL_XSPI_ADDRESS_1_LINE;
 8009a70:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009a74:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.Address            = 0x03;
 8009a76:	2303      	movs	r3, #3
 8009a78:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.AddressWidth       = HAL_XSPI_ADDRESS_24_BITS;
 8009a7a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8009a7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    sCommand.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_DISABLE;
 8009a80:	2300      	movs	r3, #0
 8009a82:	643b      	str	r3, [r7, #64]	@ 0x40
    sCommand.DataMode           = HAL_XSPI_DATA_1_LINE;
 8009a84:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009a88:	657b      	str	r3, [r7, #84]	@ 0x54
    sCommand.DataDTRMode        = HAL_XSPI_DATA_DTR_DISABLE;
 8009a8a:	2300      	movs	r3, #0
 8009a8c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    sCommand.DataLength         = 1;
 8009a8e:	2301      	movs	r3, #1
 8009a90:	65bb      	str	r3, [r7, #88]	@ 0x58
    sCommand.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
 8009a92:	2300      	movs	r3, #0
 8009a94:	64bb      	str	r3, [r7, #72]	@ 0x48
    sCommand.DummyCycles        = 0;
 8009a96:	2300      	movs	r3, #0
 8009a98:	663b      	str	r3, [r7, #96]	@ 0x60
    sCommand.DQSMode            = HAL_XSPI_DQS_DISABLE;
 8009a9a:	2300      	movs	r3, #0
 8009a9c:	667b      	str	r3, [r7, #100]	@ 0x64

    reg = 0xFF;   // 50R
 8009a9e:	23ff      	movs	r3, #255	@ 0xff
 8009aa0:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b

    if (HAL_XSPI_Command(Ctx, &sCommand, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8009aa4:	f107 031c 	add.w	r3, r7, #28
 8009aa8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009aac:	4619      	mov	r1, r3
 8009aae:	6878      	ldr	r0, [r7, #4]
 8009ab0:	f7fe fb37 	bl	8008122 <HAL_XSPI_Command>
 8009ab4:	4603      	mov	r3, r0
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d002      	beq.n	8009ac0 <W35T51NWTBIE_EnterOctal_DTR_Mode+0x22a>
    {
      retr = -8;
 8009aba:	f06f 0307 	mvn.w	r3, #7
 8009abe:	66fb      	str	r3, [r7, #108]	@ 0x6c
    }

    if (HAL_XSPI_Transmit(Ctx, &reg, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8009ac0:	f107 036b 	add.w	r3, r7, #107	@ 0x6b
 8009ac4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009ac8:	4619      	mov	r1, r3
 8009aca:	6878      	ldr	r0, [r7, #4]
 8009acc:	f7fe fbb9 	bl	8008242 <HAL_XSPI_Transmit>
 8009ad0:	4603      	mov	r3, r0
 8009ad2:	2b00      	cmp	r3, #0
 8009ad4:	d002      	beq.n	8009adc <W35T51NWTBIE_EnterOctal_DTR_Mode+0x246>
    {
      retr = -9;
 8009ad6:	f06f 0308 	mvn.w	r3, #8
 8009ada:	66fb      	str	r3, [r7, #108]	@ 0x6c

  }

  {
    /* Enable write operations */
    sCommand.Instruction = W35T51NWTBIE_WRITE_ENABLE_CMD;    // 1-0-0
 8009adc:	2306      	movs	r3, #6
 8009ade:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.DataMode    = HAL_XSPI_DATA_NONE;
 8009ae0:	2300      	movs	r3, #0
 8009ae2:	657b      	str	r3, [r7, #84]	@ 0x54
    sCommand.AddressMode = HAL_XSPI_ADDRESS_NONE;
 8009ae4:	2300      	movs	r3, #0
 8009ae6:	63bb      	str	r3, [r7, #56]	@ 0x38

    if (HAL_XSPI_Command(Ctx, &sCommand, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8009ae8:	f107 031c 	add.w	r3, r7, #28
 8009aec:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009af0:	4619      	mov	r1, r3
 8009af2:	6878      	ldr	r0, [r7, #4]
 8009af4:	f7fe fb15 	bl	8008122 <HAL_XSPI_Command>
 8009af8:	4603      	mov	r3, r0
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d002      	beq.n	8009b04 <W35T51NWTBIE_EnterOctal_DTR_Mode+0x26e>
    {
      retr = -1;
 8009afe:	f04f 33ff 	mov.w	r3, #4294967295
 8009b02:	66fb      	str	r3, [r7, #108]	@ 0x6c
    }

    /* Reconfigure XSPI to automatic polling mode to wait for write enabling */
    sConfig.MatchMask       = 0x02;
 8009b04:	2302      	movs	r3, #2
 8009b06:	60fb      	str	r3, [r7, #12]
    sConfig.MatchValue      = 0x02;
 8009b08:	2302      	movs	r3, #2
 8009b0a:	60bb      	str	r3, [r7, #8]

    sCommand.Instruction    = W35T51NWTBIE_READ_STATUS_REG_CMD;  // 1-0-1
 8009b0c:	2305      	movs	r3, #5
 8009b0e:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.DataMode       = HAL_XSPI_DATA_1_LINE;
 8009b10:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009b14:	657b      	str	r3, [r7, #84]	@ 0x54
    sCommand.DataLength     = 1;
 8009b16:	2301      	movs	r3, #1
 8009b18:	65bb      	str	r3, [r7, #88]	@ 0x58

    if (HAL_XSPI_Command(Ctx, &sCommand, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8009b1a:	f107 031c 	add.w	r3, r7, #28
 8009b1e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009b22:	4619      	mov	r1, r3
 8009b24:	6878      	ldr	r0, [r7, #4]
 8009b26:	f7fe fafc 	bl	8008122 <HAL_XSPI_Command>
 8009b2a:	4603      	mov	r3, r0
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d002      	beq.n	8009b36 <W35T51NWTBIE_EnterOctal_DTR_Mode+0x2a0>
    {
      retr = -2;
 8009b30:	f06f 0301 	mvn.w	r3, #1
 8009b34:	66fb      	str	r3, [r7, #108]	@ 0x6c
    }

    if (HAL_XSPI_AutoPolling(Ctx, &sConfig, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8009b36:	f107 0308 	add.w	r3, r7, #8
 8009b3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009b3e:	4619      	mov	r1, r3
 8009b40:	6878      	ldr	r0, [r7, #4]
 8009b42:	f7fe fc94 	bl	800846e <HAL_XSPI_AutoPolling>
 8009b46:	4603      	mov	r3, r0
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d002      	beq.n	8009b52 <W35T51NWTBIE_EnterOctal_DTR_Mode+0x2bc>
    {
      retr = -3;
 8009b4c:	f06f 0302 	mvn.w	r3, #2
 8009b50:	66fb      	str	r3, [r7, #108]	@ 0x6c
    }
  }

  {
    sCommand.Instruction        = W35T51NWTBIE_WRITE_VOLATILE_CFG_REG_CMD;    // 1-1-1
 8009b52:	2381      	movs	r3, #129	@ 0x81
 8009b54:	627b      	str	r3, [r7, #36]	@ 0x24
    sCommand.InstructionMode    = HAL_XSPI_INSTRUCTION_1_LINE;
 8009b56:	2301      	movs	r3, #1
 8009b58:	62bb      	str	r3, [r7, #40]	@ 0x28
    sCommand.InstructionWidth   = HAL_XSPI_INSTRUCTION_8_BITS;
 8009b5a:	2300      	movs	r3, #0
 8009b5c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    sCommand.InstructionDTRMode = HAL_XSPI_INSTRUCTION_DTR_DISABLE;
 8009b5e:	2300      	movs	r3, #0
 8009b60:	633b      	str	r3, [r7, #48]	@ 0x30
    sCommand.AddressMode        = HAL_XSPI_ADDRESS_1_LINE;
 8009b62:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8009b66:	63bb      	str	r3, [r7, #56]	@ 0x38
    sCommand.Address            = 0x0;
 8009b68:	2300      	movs	r3, #0
 8009b6a:	637b      	str	r3, [r7, #52]	@ 0x34
    sCommand.AddressWidth       = HAL_XSPI_ADDRESS_24_BITS;
 8009b6c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8009b70:	63fb      	str	r3, [r7, #60]	@ 0x3c
    sCommand.AddressDTRMode     = HAL_XSPI_ADDRESS_DTR_DISABLE;
 8009b72:	2300      	movs	r3, #0
 8009b74:	643b      	str	r3, [r7, #64]	@ 0x40
    sCommand.DataMode           = HAL_XSPI_DATA_1_LINE;
 8009b76:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009b7a:	657b      	str	r3, [r7, #84]	@ 0x54
    sCommand.DataDTRMode        = HAL_XSPI_DATA_DTR_DISABLE;
 8009b7c:	2300      	movs	r3, #0
 8009b7e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    sCommand.DataLength         = 1;
 8009b80:	2301      	movs	r3, #1
 8009b82:	65bb      	str	r3, [r7, #88]	@ 0x58
    sCommand.AlternateBytesMode = HAL_XSPI_ALT_BYTES_NONE;
 8009b84:	2300      	movs	r3, #0
 8009b86:	64bb      	str	r3, [r7, #72]	@ 0x48
    sCommand.DummyCycles        = 0;
 8009b88:	2300      	movs	r3, #0
 8009b8a:	663b      	str	r3, [r7, #96]	@ 0x60
    sCommand.DQSMode            = HAL_XSPI_DQS_DISABLE;
 8009b8c:	2300      	movs	r3, #0
 8009b8e:	667b      	str	r3, [r7, #100]	@ 0x64
    // reg = 0xDF;   // standard SPI
    reg = 0xE7;   // with in DQS IO Enabled
 8009b90:	23e7      	movs	r3, #231	@ 0xe7
 8009b92:	f887 306b 	strb.w	r3, [r7, #107]	@ 0x6b
    // reg = 0xC7;   // with in DQS IO disabled

    if (HAL_XSPI_Command(Ctx, &sCommand, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8009b96:	f107 031c 	add.w	r3, r7, #28
 8009b9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009b9e:	4619      	mov	r1, r3
 8009ba0:	6878      	ldr	r0, [r7, #4]
 8009ba2:	f7fe fabe 	bl	8008122 <HAL_XSPI_Command>
 8009ba6:	4603      	mov	r3, r0
 8009ba8:	2b00      	cmp	r3, #0
 8009baa:	d002      	beq.n	8009bb2 <W35T51NWTBIE_EnterOctal_DTR_Mode+0x31c>
    {
      retr = -8;
 8009bac:	f06f 0307 	mvn.w	r3, #7
 8009bb0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    }

    if (HAL_XSPI_Transmit(Ctx, &reg, HAL_XSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8009bb2:	f107 036b 	add.w	r3, r7, #107	@ 0x6b
 8009bb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009bba:	4619      	mov	r1, r3
 8009bbc:	6878      	ldr	r0, [r7, #4]
 8009bbe:	f7fe fb40 	bl	8008242 <HAL_XSPI_Transmit>
 8009bc2:	4603      	mov	r3, r0
 8009bc4:	2b00      	cmp	r3, #0
 8009bc6:	d002      	beq.n	8009bce <W35T51NWTBIE_EnterOctal_DTR_Mode+0x338>
    {
      retr = -9;
 8009bc8:	f06f 0308 	mvn.w	r3, #8
 8009bcc:	66fb      	str	r3, [r7, #108]	@ 0x6c
    }

  }

  HAL_Delay(100);
 8009bce:	2064      	movs	r0, #100	@ 0x64
 8009bd0:	f7f7 fca6 	bl	8001520 <HAL_Delay>
// //    {
// //      retr = -11;
// //    }
//   }

  return retr;
 8009bd4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c

}
 8009bd6:	4618      	mov	r0, r3
 8009bd8:	3770      	adds	r7, #112	@ 0x70
 8009bda:	46bd      	mov	sp, r7
 8009bdc:	bd80      	pop	{r7, pc}

08009bde <W35T51NWTBIE_EnableMemoryMappedModeDTR>:
int32_t W35T51NWTBIE_EnableMemoryMappedModeDTR(XSPI_HandleTypeDef *Ctx, W35T51NWTBIE_Interface_t Mode)
{
 8009bde:	b580      	push	{r7, lr}
 8009be0:	b098      	sub	sp, #96	@ 0x60
 8009be2:	af00      	add	r7, sp, #0
 8009be4:	6078      	str	r0, [r7, #4]
 8009be6:	460b      	mov	r3, r1
 8009be8:	70fb      	strb	r3, [r7, #3]
    HAL_StatusTypeDef retr;
    XSPI_RegularCmdTypeDef s_command = {0};
 8009bea:	f107 0310 	add.w	r3, r7, #16
 8009bee:	224c      	movs	r2, #76	@ 0x4c
 8009bf0:	2100      	movs	r1, #0
 8009bf2:	4618      	mov	r0, r3
 8009bf4:	f000 fe47 	bl	800a886 <memset>
    XSPI_MemoryMappedTypeDef sMemMappedCfg = {0};
 8009bf8:	f107 0308 	add.w	r3, r7, #8
 8009bfc:	2200      	movs	r2, #0
 8009bfe:	601a      	str	r2, [r3, #0]
 8009c00:	605a      	str	r2, [r3, #4]

    /* Initialize the s_command */
    s_command.InstructionMode     = HAL_XSPI_INSTRUCTION_8_LINES;
 8009c02:	2304      	movs	r3, #4
 8009c04:	61fb      	str	r3, [r7, #28]
    s_command.InstructionWidth    = HAL_XSPI_INSTRUCTION_16_BITS;
 8009c06:	2310      	movs	r3, #16
 8009c08:	623b      	str	r3, [r7, #32]
    s_command.InstructionDTRMode  = HAL_XSPI_INSTRUCTION_DTR_ENABLE;
 8009c0a:	2308      	movs	r3, #8
 8009c0c:	627b      	str	r3, [r7, #36]	@ 0x24

    s_command.AddressMode         = HAL_XSPI_ADDRESS_8_LINES;
 8009c0e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8009c12:	62fb      	str	r3, [r7, #44]	@ 0x2c
    s_command.AddressWidth        = HAL_XSPI_ADDRESS_32_BITS;
 8009c14:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8009c18:	633b      	str	r3, [r7, #48]	@ 0x30
    s_command.AddressDTRMode      = HAL_XSPI_ADDRESS_DTR_ENABLE;
 8009c1a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009c1e:	637b      	str	r3, [r7, #52]	@ 0x34

    s_command.DataMode            = HAL_XSPI_DATA_8_LINES;
 8009c20:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8009c24:	64bb      	str	r3, [r7, #72]	@ 0x48
    s_command.DataDTRMode         = HAL_XSPI_DATA_DTR_ENABLE;
 8009c26:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009c2a:	653b      	str	r3, [r7, #80]	@ 0x50
    s_command.DQSMode             = HAL_XSPI_DQS_ENABLE;
 8009c2c:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8009c30:	65bb      	str	r3, [r7, #88]	@ 0x58

    /* Initialize the read ID command */
    s_command.OperationType       = HAL_XSPI_OPTYPE_READ_CFG;
 8009c32:	2301      	movs	r3, #1
 8009c34:	613b      	str	r3, [r7, #16]
    s_command.Instruction         = W35T51NWTBIE_OCTA_READ_DTR_CMD;
 8009c36:	f64f 53fd 	movw	r3, #65021	@ 0xfdfd
 8009c3a:	61bb      	str	r3, [r7, #24]
    // s_command.Instruction = XSPI_FormatCommand(hXspi->commandExtension, s_command.InstructionWidth, CommandRead);
    s_command.DummyCycles         = 22;   // 22 for 200Mhz ODDR mode.
 8009c3c:	2316      	movs	r3, #22
 8009c3e:	657b      	str	r3, [r7, #84]	@ 0x54
    /* Configure the read command */
    retr = HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 8009c40:	f107 0310 	add.w	r3, r7, #16
 8009c44:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009c48:	4619      	mov	r1, r3
 8009c4a:	6878      	ldr	r0, [r7, #4]
 8009c4c:	f7fe fa69 	bl	8008122 <HAL_XSPI_Command>
 8009c50:	4603      	mov	r3, r0
 8009c52:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    if (retr != HAL_OK)
 8009c56:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009c5a:	2b00      	cmp	r3, #0
 8009c5c:	d123      	bne.n	8009ca6 <W35T51NWTBIE_EnableMemoryMappedModeDTR+0xc8>
    {
        goto error;
    }

    /* Initialize the read ID command */
    s_command.OperationType       = HAL_XSPI_OPTYPE_WRITE_CFG;
 8009c5e:	2302      	movs	r3, #2
 8009c60:	613b      	str	r3, [r7, #16]
    s_command.Instruction         = W35T51NWTBIE_OCTA_PAGE_PROG_CMD;
 8009c62:	f648 638e 	movw	r3, #36494	@ 0x8e8e
 8009c66:	61bb      	str	r3, [r7, #24]
    // s_command.Instruction = XSPI_FormatCommand(hXspi->commandExtension, s_command.InstructionWidth, CommandWrite);
    s_command.DummyCycles         = 4;
 8009c68:	2304      	movs	r3, #4
 8009c6a:	657b      	str	r3, [r7, #84]	@ 0x54
    /* Configure the read command */
    retr = HAL_XSPI_Command(Ctx, &s_command, HAL_XSPI_TIMEOUT_DEFAULT_VALUE);
 8009c6c:	f107 0310 	add.w	r3, r7, #16
 8009c70:	f241 3288 	movw	r2, #5000	@ 0x1388
 8009c74:	4619      	mov	r1, r3
 8009c76:	6878      	ldr	r0, [r7, #4]
 8009c78:	f7fe fa53 	bl	8008122 <HAL_XSPI_Command>
 8009c7c:	4603      	mov	r3, r0
 8009c7e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    if (retr != HAL_OK)
 8009c82:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009c86:	2b00      	cmp	r3, #0
 8009c88:	d10f      	bne.n	8009caa <W35T51NWTBIE_EnableMemoryMappedModeDTR+0xcc>
    {
        goto error;
    }

    /* Activation of memory-mapped mode */
    sMemMappedCfg.TimeOutActivation   = HAL_XSPI_TIMEOUT_COUNTER_DISABLE;
 8009c8a:	2300      	movs	r3, #0
 8009c8c:	60bb      	str	r3, [r7, #8]
    sMemMappedCfg.TimeoutPeriodClock  = 0x50;
 8009c8e:	2350      	movs	r3, #80	@ 0x50
 8009c90:	60fb      	str	r3, [r7, #12]
    retr = HAL_XSPI_MemoryMapped(Ctx, &sMemMappedCfg);
 8009c92:	f107 0308 	add.w	r3, r7, #8
 8009c96:	4619      	mov	r1, r3
 8009c98:	6878      	ldr	r0, [r7, #4]
 8009c9a:	f7fe fc73 	bl	8008584 <HAL_XSPI_MemoryMapped>
 8009c9e:	4603      	mov	r3, r0
 8009ca0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8009ca4:	e002      	b.n	8009cac <W35T51NWTBIE_EnableMemoryMappedModeDTR+0xce>
        goto error;
 8009ca6:	bf00      	nop
 8009ca8:	e000      	b.n	8009cac <W35T51NWTBIE_EnableMemoryMappedModeDTR+0xce>
        goto error;
 8009caa:	bf00      	nop

error:
    if (retr != HAL_OK)
 8009cac:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d002      	beq.n	8009cba <W35T51NWTBIE_EnableMemoryMappedModeDTR+0xdc>
    {
        /* abort any ongoing transaction for the next action */
        (void)HAL_XSPI_Abort(Ctx);
 8009cb4:	6878      	ldr	r0, [r7, #4]
 8009cb6:	f7fe fcb3 	bl	8008620 <HAL_XSPI_Abort>
    }
    /* return status */
    return retr;
 8009cba:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 8009cbe:	4618      	mov	r0, r3
 8009cc0:	3760      	adds	r7, #96	@ 0x60
 8009cc2:	46bd      	mov	sp, r7
 8009cc4:	bd80      	pop	{r7, pc}
	...

08009cc8 <__io_putchar>:
#else
#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif

PUTCHAR_PROTOTYPE
{
 8009cc8:	b580      	push	{r7, lr}
 8009cca:	b082      	sub	sp, #8
 8009ccc:	af00      	add	r7, sp, #0
 8009cce:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&STD_CIO_UART_HANDLE, (uint8_t*) &ch, 1, 100);
 8009cd0:	1d39      	adds	r1, r7, #4
 8009cd2:	2364      	movs	r3, #100	@ 0x64
 8009cd4:	2201      	movs	r2, #1
 8009cd6:	4804      	ldr	r0, [pc, #16]	@ (8009ce8 <__io_putchar+0x20>)
 8009cd8:	f7fd f9cc 	bl	8007074 <HAL_UART_Transmit>
	return ch;
 8009cdc:	687b      	ldr	r3, [r7, #4]
}
 8009cde:	4618      	mov	r0, r3
 8009ce0:	3708      	adds	r7, #8
 8009ce2:	46bd      	mov	sp, r7
 8009ce4:	bd80      	pop	{r7, pc}
 8009ce6:	bf00      	nop
 8009ce8:	2400079c 	.word	0x2400079c

08009cec <std_cio_init>:
 * @param[in]       None
 * @param[in]       None
 * @return          None
 */
void std_cio_init(void)
{
 8009cec:	b580      	push	{r7, lr}
 8009cee:	af00      	add	r7, sp, #0
	lwprintf_printf(paon_creator);
	lwprintf_printf("\r\n" "Initializing LwPrintf..." "\r\n");
#endif

#if STD_CIO_PRINT
	std_printf(paon_logo);
 8009cf0:	4b16      	ldr	r3, [pc, #88]	@ (8009d4c <std_cio_init+0x60>)
 8009cf2:	681b      	ldr	r3, [r3, #0]
 8009cf4:	4618      	mov	r0, r3
 8009cf6:	f000 fd1f 	bl	800a738 <printf>
 8009cfa:	4b15      	ldr	r3, [pc, #84]	@ (8009d50 <std_cio_init+0x64>)
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	689b      	ldr	r3, [r3, #8]
 8009d00:	4618      	mov	r0, r3
 8009d02:	f000 fc43 	bl	800a58c <fflush>
	std_printf(paon_version);
 8009d06:	4b13      	ldr	r3, [pc, #76]	@ (8009d54 <std_cio_init+0x68>)
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	4618      	mov	r0, r3
 8009d0c:	f000 fd14 	bl	800a738 <printf>
 8009d10:	4b0f      	ldr	r3, [pc, #60]	@ (8009d50 <std_cio_init+0x64>)
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	689b      	ldr	r3, [r3, #8]
 8009d16:	4618      	mov	r0, r3
 8009d18:	f000 fc38 	bl	800a58c <fflush>
	std_printf(paon_date);
 8009d1c:	4b0e      	ldr	r3, [pc, #56]	@ (8009d58 <std_cio_init+0x6c>)
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	4618      	mov	r0, r3
 8009d22:	f000 fd09 	bl	800a738 <printf>
 8009d26:	4b0a      	ldr	r3, [pc, #40]	@ (8009d50 <std_cio_init+0x64>)
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	689b      	ldr	r3, [r3, #8]
 8009d2c:	4618      	mov	r0, r3
 8009d2e:	f000 fc2d 	bl	800a58c <fflush>
	std_printf(paon_creator);
 8009d32:	4b0a      	ldr	r3, [pc, #40]	@ (8009d5c <std_cio_init+0x70>)
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	4618      	mov	r0, r3
 8009d38:	f000 fcfe 	bl	800a738 <printf>
 8009d3c:	4b04      	ldr	r3, [pc, #16]	@ (8009d50 <std_cio_init+0x64>)
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	689b      	ldr	r3, [r3, #8]
 8009d42:	4618      	mov	r0, r3
 8009d44:	f000 fc22 	bl	800a58c <fflush>
#endif
}
 8009d48:	bf00      	nop
 8009d4a:	bd80      	pop	{r7, pc}
 8009d4c:	2400000c 	.word	0x2400000c
 8009d50:	24000028 	.word	0x24000028
 8009d54:	24000010 	.word	0x24000010
 8009d58:	24000014 	.word	0x24000014
 8009d5c:	24000018 	.word	0x24000018

08009d60 <perfc_port_disable_global_interrupt>:
/*============================ PROTOTYPES ====================================*/
/*============================ IMPLEMENTATION ================================*/

__STATIC_INLINE 
perfc_global_interrupt_status_t perfc_port_disable_global_interrupt(void)
{
 8009d60:	b480      	push	{r7}
 8009d62:	b083      	sub	sp, #12
 8009d64:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8009d66:	f3ef 8310 	mrs	r3, PRIMASK
 8009d6a:	603b      	str	r3, [r7, #0]
  return(result);
 8009d6c:	683b      	ldr	r3, [r7, #0]
    perfc_global_interrupt_status_t tStatus = __get_PRIMASK();
 8009d6e:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8009d70:	b672      	cpsid	i
}
 8009d72:	bf00      	nop
    __disable_irq();
    
    return tStatus;
 8009d74:	687b      	ldr	r3, [r7, #4]
}
 8009d76:	4618      	mov	r0, r3
 8009d78:	370c      	adds	r7, #12
 8009d7a:	46bd      	mov	sp, r7
 8009d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d80:	4770      	bx	lr

08009d82 <perfc_port_resume_global_interrupt>:

__STATIC_INLINE 
void perfc_port_resume_global_interrupt(perfc_global_interrupt_status_t tStatus)
{
 8009d82:	b480      	push	{r7}
 8009d84:	b085      	sub	sp, #20
 8009d86:	af00      	add	r7, sp, #0
 8009d88:	6078      	str	r0, [r7, #4]
 8009d8a:	687b      	ldr	r3, [r7, #4]
 8009d8c:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	f383 8810 	msr	PRIMASK, r3
}
 8009d94:	bf00      	nop
    __set_PRIMASK(tStatus);
}
 8009d96:	bf00      	nop
 8009d98:	3714      	adds	r7, #20
 8009d9a:	46bd      	mov	sp, r7
 8009d9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009da0:	4770      	bx	lr

08009da2 <perfc_port_mask_systimer_interrupt>:

__STATIC_INLINE 
perfc_global_interrupt_status_t perfc_port_mask_systimer_interrupt(void)
{
 8009da2:	b480      	push	{r7}
 8009da4:	b083      	sub	sp, #12
 8009da6:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8009da8:	f3ef 8310 	mrs	r3, PRIMASK
 8009dac:	603b      	str	r3, [r7, #0]
  return(result);
 8009dae:	683b      	ldr	r3, [r7, #0]
#if (defined(__ARM_ARCH) && __ARM_ARCH_PROFILE == 'M' && (__ARM_ARCH_ISA_THUMB < 2)) ||  __PERFC_SYSTIMER_PRIORITY__ == 0
    perfc_global_interrupt_status_t tStatus = __get_PRIMASK();
 8009db0:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 8009db2:	b672      	cpsid	i
}
 8009db4:	bf00      	nop
    __disable_irq();
    
    return tStatus;
 8009db6:	687b      	ldr	r3, [r7, #4]

#else
    /* this should not happen */
    return 0;
#endif
}
 8009db8:	4618      	mov	r0, r3
 8009dba:	370c      	adds	r7, #12
 8009dbc:	46bd      	mov	sp, r7
 8009dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dc2:	4770      	bx	lr

08009dc4 <perfc_port_resume_systimer_interrupt>:

__STATIC_INLINE 
void perfc_port_resume_systimer_interrupt(perfc_global_interrupt_status_t tStatus)
{
 8009dc4:	b480      	push	{r7}
 8009dc6:	b085      	sub	sp, #20
 8009dc8:	af00      	add	r7, sp, #0
 8009dca:	6078      	str	r0, [r7, #4]
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009dd0:	68fb      	ldr	r3, [r7, #12]
 8009dd2:	f383 8810 	msr	PRIMASK, r3
}
 8009dd6:	bf00      	nop
#else
    /* this should not happen */
    return 0;
#endif
    
}
 8009dd8:	bf00      	nop
 8009dda:	3714      	adds	r7, #20
 8009ddc:	46bd      	mov	sp, r7
 8009dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009de2:	4770      	bx	lr

08009de4 <reinterpret_q16_f32>:


__STATIC_INLINE 
q16_t
reinterpret_q16_f32(float fIn0)
{
 8009de4:	b480      	push	{r7}
 8009de6:	b083      	sub	sp, #12
 8009de8:	af00      	add	r7, sp, #0
 8009dea:	ed87 0a01 	vstr	s0, [r7, #4]
    return ((q16_t)((fIn0) * 65536.0f + ((fIn0) >= 0 ? 0.5f : -0.5f)));
 8009dee:	edd7 7a01 	vldr	s15, [r7, #4]
 8009df2:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8009e2c <reinterpret_q16_f32+0x48>
 8009df6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009dfa:	ed97 7a01 	vldr	s14, [r7, #4]
 8009dfe:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 8009e02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009e06:	db02      	blt.n	8009e0e <reinterpret_q16_f32+0x2a>
 8009e08:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8009e0c:	e001      	b.n	8009e12 <reinterpret_q16_f32+0x2e>
 8009e0e:	eebe 7a00 	vmov.f32	s14, #224	@ 0xbf000000 -0.5
 8009e12:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009e16:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8009e1a:	ee17 3a90 	vmov	r3, s15
}
 8009e1e:	4618      	mov	r0, r3
 8009e20:	370c      	adds	r7, #12
 8009e22:	46bd      	mov	sp, r7
 8009e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e28:	4770      	bx	lr
 8009e2a:	bf00      	nop
 8009e2c:	47800000 	.word	0x47800000

08009e30 <perfc_port_insert_to_system_timer_insert_ovf_handler>:
 *            priorities than __PERFC_SYSTIMER_PRIORITY__, please make sure
 *            the System Timer ISR (i.e. SysTick_Handler) have the same or 
 *            higher priority.
 */
void perfc_port_insert_to_system_timer_insert_ovf_handler(void)
{
 8009e30:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8009e34:	b086      	sub	sp, #24
 8009e36:	af00      	add	r7, sp, #0
    int64_t lLoad = perfc_port_get_system_timer_top() + 1;
 8009e38:	f000 fa2e 	bl	800a298 <perfc_port_get_system_timer_top>
 8009e3c:	4602      	mov	r2, r0
 8009e3e:	460b      	mov	r3, r1
 8009e40:	f112 0801 	adds.w	r8, r2, #1
 8009e44:	f143 0900 	adc.w	r9, r3, #0
 8009e48:	e9c7 8902 	strd	r8, r9, [r7, #8]

    /* prevent high priority exceptions from preempting the system timer OVF 
     * exception handling
     */
    __PERFC_SAFE {
 8009e4c:	f7ff ffa9 	bl	8009da2 <perfc_port_mask_systimer_interrupt>
 8009e50:	6078      	str	r0, [r7, #4]
 8009e52:	2300      	movs	r3, #0
 8009e54:	617b      	str	r3, [r7, #20]
 8009e56:	e00d      	b.n	8009e74 <perfc_port_insert_to_system_timer_insert_ovf_handler+0x44>
        PERFC.Ticks.lTimestampBase += lLoad;
 8009e58:	4b0c      	ldr	r3, [pc, #48]	@ (8009e8c <perfc_port_insert_to_system_timer_insert_ovf_handler+0x5c>)
 8009e5a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8009e5e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8009e62:	1884      	adds	r4, r0, r2
 8009e64:	eb41 0503 	adc.w	r5, r1, r3
 8009e68:	4b08      	ldr	r3, [pc, #32]	@ (8009e8c <perfc_port_insert_to_system_timer_insert_ovf_handler+0x5c>)
 8009e6a:	e9c3 4500 	strd	r4, r5, [r3]
    __PERFC_SAFE {
 8009e6e:	6878      	ldr	r0, [r7, #4]
 8009e70:	f7ff ffa8 	bl	8009dc4 <perfc_port_resume_systimer_interrupt>
 8009e74:	697b      	ldr	r3, [r7, #20]
 8009e76:	1d1a      	adds	r2, r3, #4
 8009e78:	617a      	str	r2, [r7, #20]
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d0ec      	beq.n	8009e58 <perfc_port_insert_to_system_timer_insert_ovf_handler+0x28>
        } else {
            PERFC.US.wResidule = wResidule;
        }
    }
#endif
}
 8009e7e:	bf00      	nop
 8009e80:	bf00      	nop
 8009e82:	3718      	adds	r7, #24
 8009e84:	46bd      	mov	sp, r7
 8009e86:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8009e8a:	bf00      	nop
 8009e8c:	24000928 	.word	0x24000928

08009e90 <__perf_os_patch_init>:
}

__WEAK
__attribute__((noinline))
void __perf_os_patch_init(void)
{
 8009e90:	b480      	push	{r7}
 8009e92:	af00      	add	r7, sp, #0
}
 8009e94:	bf00      	nop
 8009e96:	46bd      	mov	sp, r7
 8009e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e9c:	4770      	bx	lr
	...

08009ea0 <update_perf_counter>:


void update_perf_counter(void)
{
 8009ea0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8009ea4:	b08e      	sub	sp, #56	@ 0x38
 8009ea6:	af00      	add	r7, sp, #0
    int64_t lLoad = perfc_port_get_system_timer_top() + 1;
 8009ea8:	f000 f9f6 	bl	800a298 <perfc_port_get_system_timer_top>
 8009eac:	4602      	mov	r2, r0
 8009eae:	460b      	mov	r3, r1
 8009eb0:	1c51      	adds	r1, r2, #1
 8009eb2:	6039      	str	r1, [r7, #0]
 8009eb4:	f143 0300 	adc.w	r3, r3, #0
 8009eb8:	607b      	str	r3, [r7, #4]
 8009eba:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009ebe:	e9c7 2306 	strd	r2, r3, [r7, #24]
    UNUSED_PARAM(lLoad);
    
    
    uint32_t wSystemFrequency = perfc_port_get_system_timer_freq();
 8009ec2:	f000 f9cb 	bl	800a25c <perfc_port_get_system_timer_freq>
 8009ec6:	6178      	str	r0, [r7, #20]

    PERFC.bLessThan1MHz = (wSystemFrequency < 1000000ul);
 8009ec8:	697b      	ldr	r3, [r7, #20]
 8009eca:	4a44      	ldr	r2, [pc, #272]	@ (8009fdc <update_perf_counter+0x13c>)
 8009ecc:	4293      	cmp	r3, r2
 8009ece:	bf94      	ite	ls
 8009ed0:	2301      	movls	r3, #1
 8009ed2:	2300      	movhi	r3, #0
 8009ed4:	b2da      	uxtb	r2, r3
 8009ed6:	4b42      	ldr	r3, [pc, #264]	@ (8009fe0 <update_perf_counter+0x140>)
 8009ed8:	765a      	strb	r2, [r3, #25]

    if (PERFC.bLessThan1MHz) {
 8009eda:	4b41      	ldr	r3, [pc, #260]	@ (8009fe0 <update_perf_counter+0x140>)
 8009edc:	7e5b      	ldrb	r3, [r3, #25]
 8009ede:	b2db      	uxtb	r3, r3
 8009ee0:	2b00      	cmp	r3, #0
 8009ee2:	d010      	beq.n	8009f06 <update_perf_counter+0x66>
        PERFC.US.q16Unit = reinterpret_q16_f32( 1000000.0f 
                                              / (float)wSystemFrequency);
 8009ee4:	697b      	ldr	r3, [r7, #20]
 8009ee6:	ee07 3a90 	vmov	s15, r3
 8009eea:	eef8 7a67 	vcvt.f32.u32	s15, s15
        PERFC.US.q16Unit = reinterpret_q16_f32( 1000000.0f 
 8009eee:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8009fe4 <update_perf_counter+0x144>
 8009ef2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8009ef6:	eeb0 0a47 	vmov.f32	s0, s14
 8009efa:	f7ff ff73 	bl	8009de4 <reinterpret_q16_f32>
 8009efe:	4603      	mov	r3, r0
 8009f00:	4a37      	ldr	r2, [pc, #220]	@ (8009fe0 <update_perf_counter+0x140>)
 8009f02:	6113      	str	r3, [r2, #16]
 8009f04:	e00f      	b.n	8009f26 <update_perf_counter+0x86>
    } else {
    #if defined(__PERFC_NO_Q16__)
        PERFC.US.wUnit = wSystemFrequency / 1000000ul;
    #else
        PERFC.US.q16Unit = reinterpret_q16_f32( (float)wSystemFrequency 
 8009f06:	697b      	ldr	r3, [r7, #20]
 8009f08:	ee07 3a90 	vmov	s15, r3
 8009f0c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8009f10:	eddf 6a34 	vldr	s13, [pc, #208]	@ 8009fe4 <update_perf_counter+0x144>
 8009f14:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8009f18:	eeb0 0a47 	vmov.f32	s0, s14
 8009f1c:	f7ff ff62 	bl	8009de4 <reinterpret_q16_f32>
 8009f20:	4603      	mov	r3, r0
 8009f22:	4a2f      	ldr	r2, [pc, #188]	@ (8009fe0 <update_perf_counter+0x140>)
 8009f24:	6113      	str	r3, [r2, #16]
                                              / 1000000.0f);
    #endif
    }
    
    PERFC.MS.wUnit = wSystemFrequency / 1000ul;
 8009f26:	697b      	ldr	r3, [r7, #20]
 8009f28:	4a2f      	ldr	r2, [pc, #188]	@ (8009fe8 <update_perf_counter+0x148>)
 8009f2a:	fba2 2303 	umull	r2, r3, r2, r3
 8009f2e:	099b      	lsrs	r3, r3, #6
 8009f30:	4a2b      	ldr	r2, [pc, #172]	@ (8009fe0 <update_perf_counter+0x140>)
 8009f32:	6153      	str	r3, [r2, #20]
    PERFC.MS.Overflow.wResidule = lLoad 
                                - perfc_convert_ms_to_ticks(
                                            PERFC.MS.Overflow.lCompensation);
#endif

    __PERFC_SAFE {
 8009f34:	f7ff ff35 	bl	8009da2 <perfc_port_mask_systimer_interrupt>
 8009f38:	6138      	str	r0, [r7, #16]
 8009f3a:	2300      	movs	r3, #0
 8009f3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8009f3e:	e041      	b.n	8009fc4 <update_perf_counter+0x124>
        g_nOffset = 0;
 8009f40:	4b2a      	ldr	r3, [pc, #168]	@ (8009fec <update_perf_counter+0x14c>)
 8009f42:	2200      	movs	r2, #0
 8009f44:	601a      	str	r2, [r3, #0]
        __cycleof__("", {g_nOffset = __cycle_count__;}) { __NOP(); }
 8009f46:	f000 f8f3 	bl	800a130 <get_system_ticks>
 8009f4a:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
 8009f4e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009f52:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8009f56:	2300      	movs	r3, #0
 8009f58:	627b      	str	r3, [r7, #36]	@ 0x24
 8009f5a:	e01f      	b.n	8009f9c <update_perf_counter+0xfc>
 8009f5c:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 8009f5e:	f3bf 8f4f 	dsb	sy
}
 8009f62:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8009f64:	f3bf 8f6f 	isb	sy
}
 8009f68:	bf00      	nop
 8009f6a:	f000 f8e1 	bl	800a130 <get_system_ticks>
 8009f6e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009f72:	1a84      	subs	r4, r0, r2
 8009f74:	eb61 0503 	sbc.w	r5, r1, r3
 8009f78:	4b1c      	ldr	r3, [pc, #112]	@ (8009fec <update_perf_counter+0x14c>)
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	17da      	asrs	r2, r3, #31
 8009f7e:	4698      	mov	r8, r3
 8009f80:	4691      	mov	r9, r2
 8009f82:	ebb4 0a08 	subs.w	sl, r4, r8
 8009f86:	eb65 0b09 	sbc.w	fp, r5, r9
 8009f8a:	e9c7 ab0a 	strd	sl, fp, [r7, #40]	@ 0x28
 8009f8e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8009f92:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8009f96:	68bb      	ldr	r3, [r7, #8]
 8009f98:	4a14      	ldr	r2, [pc, #80]	@ (8009fec <update_perf_counter+0x14c>)
 8009f9a:	6013      	str	r3, [r2, #0]
 8009f9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f9e:	f103 0208 	add.w	r2, r3, #8
 8009fa2:	627a      	str	r2, [r7, #36]	@ 0x24
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d107      	bne.n	8009fb8 <update_perf_counter+0x118>
  __ASM volatile ("dsb 0xF":::"memory");
 8009fa8:	f3bf 8f4f 	dsb	sy
}
 8009fac:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8009fae:	f3bf 8f6f 	isb	sy
}
 8009fb2:	bf00      	nop
 8009fb4:	2301      	movs	r3, #1
 8009fb6:	e000      	b.n	8009fba <update_perf_counter+0x11a>
 8009fb8:	2300      	movs	r3, #0
 8009fba:	2b00      	cmp	r3, #0
 8009fbc:	d1ce      	bne.n	8009f5c <update_perf_counter+0xbc>
    __PERFC_SAFE {
 8009fbe:	6938      	ldr	r0, [r7, #16]
 8009fc0:	f7ff ff00 	bl	8009dc4 <perfc_port_resume_systimer_interrupt>
 8009fc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009fc6:	1d1a      	adds	r2, r3, #4
 8009fc8:	637a      	str	r2, [r7, #52]	@ 0x34
 8009fca:	2b00      	cmp	r3, #0
 8009fcc:	d0b8      	beq.n	8009f40 <update_perf_counter+0xa0>
    }
}
 8009fce:	bf00      	nop
 8009fd0:	bf00      	nop
 8009fd2:	3738      	adds	r7, #56	@ 0x38
 8009fd4:	46bd      	mov	sp, r7
 8009fd6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8009fda:	bf00      	nop
 8009fdc:	000f423f 	.word	0x000f423f
 8009fe0:	24000928 	.word	0x24000928
 8009fe4:	49742400 	.word	0x49742400
 8009fe8:	10624dd3 	.word	0x10624dd3
 8009fec:	24000948 	.word	0x24000948

08009ff0 <perfc_init>:

bool perfc_init(bool bIsSysTimerOccupied)
{
 8009ff0:	b580      	push	{r7, lr}
 8009ff2:	b086      	sub	sp, #24
 8009ff4:	af00      	add	r7, sp, #0
 8009ff6:	4603      	mov	r3, r0
 8009ff8:	71fb      	strb	r3, [r7, #7]
    bool bResult = false;
 8009ffa:	2300      	movs	r3, #0
 8009ffc:	75fb      	strb	r3, [r7, #23]
    __PERFC_SAFE {
 8009ffe:	f7ff fed0 	bl	8009da2 <perfc_port_mask_systimer_interrupt>
 800a002:	60f8      	str	r0, [r7, #12]
 800a004:	2300      	movs	r3, #0
 800a006:	613b      	str	r3, [r7, #16]
 800a008:	e00d      	b.n	800a026 <perfc_init+0x36>
        PERFC.bIsSysTimerOccupied = bIsSysTimerOccupied;
 800a00a:	4a15      	ldr	r2, [pc, #84]	@ (800a060 <perfc_init+0x70>)
 800a00c:	79fb      	ldrb	r3, [r7, #7]
 800a00e:	7613      	strb	r3, [r2, #24]
        bResult = perfc_port_init_system_timer(bIsSysTimerOccupied);            // use the longest period
 800a010:	79fb      	ldrb	r3, [r7, #7]
 800a012:	4618      	mov	r0, r3
 800a014:	f000 f8ec 	bl	800a1f0 <perfc_port_init_system_timer>
 800a018:	4603      	mov	r3, r0
 800a01a:	75fb      	strb	r3, [r7, #23]
        perfc_port_clear_system_timer_ovf_pending();
 800a01c:	f000 f968 	bl	800a2f0 <perfc_port_clear_system_timer_ovf_pending>
    __PERFC_SAFE {
 800a020:	68f8      	ldr	r0, [r7, #12]
 800a022:	f7ff fecf 	bl	8009dc4 <perfc_port_resume_systimer_interrupt>
 800a026:	693b      	ldr	r3, [r7, #16]
 800a028:	1d1a      	adds	r2, r3, #4
 800a02a:	613a      	str	r2, [r7, #16]
 800a02c:	2b00      	cmp	r3, #0
 800a02e:	d0ec      	beq.n	800a00a <perfc_init+0x1a>
    }
    
    update_perf_counter();
 800a030:	f7ff ff36 	bl	8009ea0 <update_perf_counter>

    PERFC.Ticks.lTimestampBase = 0;                                             // reset system cycle counter
 800a034:	490a      	ldr	r1, [pc, #40]	@ (800a060 <perfc_init+0x70>)
 800a036:	f04f 0200 	mov.w	r2, #0
 800a03a:	f04f 0300 	mov.w	r3, #0
 800a03e:	e9c1 2300 	strd	r2, r3, [r1]
    PERFC.Ticks.lOldTimestamp = 0;
 800a042:	4907      	ldr	r1, [pc, #28]	@ (800a060 <perfc_init+0x70>)
 800a044:	f04f 0200 	mov.w	r2, #0
 800a048:	f04f 0300 	mov.w	r3, #0
 800a04c:	e9c1 2302 	strd	r2, r3, [r1, #8]
    PERFC.MS.lOldTimestamp = 0;
    PERFC.US.lTimestampBase = 0;                                                // reset system microsecond counter
    PERFC.US.lOldTimestamp = 0;
#endif

    __perf_os_patch_init();
 800a050:	f7ff ff1e 	bl	8009e90 <__perf_os_patch_init>
    
    return bResult;
 800a054:	7dfb      	ldrb	r3, [r7, #23]
}
 800a056:	4618      	mov	r0, r3
 800a058:	3718      	adds	r7, #24
 800a05a:	46bd      	mov	sp, r7
 800a05c:	bd80      	pop	{r7, pc}
 800a05e:	bf00      	nop
 800a060:	24000928 	.word	0x24000928

0800a064 <__check_and_handle_ovf>:

__STATIC_INLINE int64_t __check_and_handle_ovf(int64_t lTemp)
{
 800a064:	b580      	push	{r7, lr}
 800a066:	b084      	sub	sp, #16
 800a068:	af00      	add	r7, sp, #0
 800a06a:	e9c7 0100 	strd	r0, r1, [r7]
    __IRQ_SAFE {
 800a06e:	f7ff fe77 	bl	8009d60 <perfc_port_disable_global_interrupt>
 800a072:	60b8      	str	r0, [r7, #8]
 800a074:	2300      	movs	r3, #0
 800a076:	60fb      	str	r3, [r7, #12]
 800a078:	e00f      	b.n	800a09a <__check_and_handle_ovf+0x36>
        if (perfc_port_is_system_timer_ovf_pending()){
 800a07a:	f000 f8fb 	bl	800a274 <perfc_port_is_system_timer_ovf_pending>
 800a07e:	4603      	mov	r3, r0
 800a080:	2b00      	cmp	r3, #0
 800a082:	d007      	beq.n	800a094 <__check_and_handle_ovf+0x30>

            perfc_port_clear_system_timer_ovf_pending();
 800a084:	f000 f934 	bl	800a2f0 <perfc_port_clear_system_timer_ovf_pending>
            perfc_port_insert_to_system_timer_insert_ovf_handler();
 800a088:	f7ff fed2 	bl	8009e30 <perfc_port_insert_to_system_timer_insert_ovf_handler>

            /* refresh the elapsed just in case the counter has just overflowed/underflowed
             * after we called the perfc_port_get_system_timer_elapsed()
             */
            lTemp = perfc_port_get_system_timer_elapsed();
 800a08c:	f000 f916 	bl	800a2bc <perfc_port_get_system_timer_elapsed>
 800a090:	e9c7 0100 	strd	r0, r1, [r7]
    __IRQ_SAFE {
 800a094:	68b8      	ldr	r0, [r7, #8]
 800a096:	f7ff fe74 	bl	8009d82 <perfc_port_resume_global_interrupt>
 800a09a:	68fb      	ldr	r3, [r7, #12]
 800a09c:	1d1a      	adds	r2, r3, #4
 800a09e:	60fa      	str	r2, [r7, #12]
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d0ea      	beq.n	800a07a <__check_and_handle_ovf+0x16>
        }
    }
    
    return lTemp;
 800a0a4:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 800a0a8:	4610      	mov	r0, r2
 800a0aa:	4619      	mov	r1, r3
 800a0ac:	3710      	adds	r7, #16
 800a0ae:	46bd      	mov	sp, r7
 800a0b0:	bd80      	pop	{r7, pc}
	...

0800a0b4 <check_systick>:
/*! \note this function should only be called when irq is disabled
 *        hence SysTick-LOAD and (SCB->ICSR & SCB_ICSR_PENDSTSET_Msk)
 *        won't change.
 */
__STATIC_INLINE int64_t check_systick(void)
{
 800a0b4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800a0b8:	b082      	sub	sp, #8
 800a0ba:	af00      	add	r7, sp, #0
    int64_t lTemp = perfc_port_get_system_timer_elapsed();
 800a0bc:	f000 f8fe 	bl	800a2bc <perfc_port_get_system_timer_elapsed>
 800a0c0:	e9c7 0100 	strd	r0, r1, [r7]
     *            the underflow didn't happen but when we check the PENDSTSET bit,
     *            the underflow happens, for this condition, we should recall the
     *            perfc_port_get_system_timer_elapsed().
     *        The following code implements an equivalent logic.
     */
    if (PERFC.bIsSysTimerOccupied) {
 800a0c4:	4b15      	ldr	r3, [pc, #84]	@ (800a11c <check_systick+0x68>)
 800a0c6:	7e1b      	ldrb	r3, [r3, #24]
 800a0c8:	b2db      	uxtb	r3, r3
 800a0ca:	2b00      	cmp	r3, #0
 800a0cc:	d018      	beq.n	800a100 <check_systick+0x4c>

    #if defined(__PERFC_ALLOWS_RUNNING_WIHTOUT_SYSTIMER_ISR__)
        lTemp = __check_and_handle_ovf(lTemp);
    #else
        if (perfc_port_is_system_timer_ovf_pending()){
 800a0ce:	f000 f8d1 	bl	800a274 <perfc_port_is_system_timer_ovf_pending>
 800a0d2:	4603      	mov	r3, r0
 800a0d4:	2b00      	cmp	r3, #0
 800a0d6:	d019      	beq.n	800a10c <check_systick+0x58>
            lTemp = perfc_port_get_system_timer_elapsed();
 800a0d8:	f000 f8f0 	bl	800a2bc <perfc_port_get_system_timer_elapsed>
 800a0dc:	e9c7 0100 	strd	r0, r1, [r7]
            lTemp += perfc_port_get_system_timer_top() + 1;
 800a0e0:	f000 f8da 	bl	800a298 <perfc_port_get_system_timer_top>
 800a0e4:	4602      	mov	r2, r0
 800a0e6:	460b      	mov	r3, r1
 800a0e8:	1c54      	adds	r4, r2, #1
 800a0ea:	f143 0500 	adc.w	r5, r3, #0
 800a0ee:	e9d7 2300 	ldrd	r2, r3, [r7]
 800a0f2:	eb12 0804 	adds.w	r8, r2, r4
 800a0f6:	eb43 0905 	adc.w	r9, r3, r5
 800a0fa:	e9c7 8900 	strd	r8, r9, [r7]
 800a0fe:	e005      	b.n	800a10c <check_systick+0x58>
        }
    #endif
    } else {
        lTemp = __check_and_handle_ovf(lTemp);
 800a100:	e9d7 0100 	ldrd	r0, r1, [r7]
 800a104:	f7ff ffae 	bl	800a064 <__check_and_handle_ovf>
 800a108:	e9c7 0100 	strd	r0, r1, [r7]
    }

    return lTemp;
 800a10c:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 800a110:	4610      	mov	r0, r2
 800a112:	4619      	mov	r1, r3
 800a114:	3708      	adds	r7, #8
 800a116:	46bd      	mov	sp, r7
 800a118:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800a11c:	24000928 	.word	0x24000928

0800a120 <__perf_counter_init>:
    }
}

__attribute__((constructor))
void __perf_counter_init(void)
{
 800a120:	b580      	push	{r7, lr}
 800a122:	af00      	add	r7, sp, #0
    perfc_init(true);
 800a124:	2001      	movs	r0, #1
 800a126:	f7ff ff63 	bl	8009ff0 <perfc_init>
}
 800a12a:	bf00      	nop
 800a12c:	bd80      	pop	{r7, pc}
	...

0800a130 <get_system_ticks>:
    } while(1);
}

__attribute__((noinline))
int64_t get_system_ticks(void)
{
 800a130:	b5b0      	push	{r4, r5, r7, lr}
 800a132:	b084      	sub	sp, #16
 800a134:	af00      	add	r7, sp, #0
    int64_t lTemp = 0;
 800a136:	f04f 0200 	mov.w	r2, #0
 800a13a:	f04f 0300 	mov.w	r3, #0
 800a13e:	e9c7 2302 	strd	r2, r3, [r7, #8]

    __PERFC_SAFE {
 800a142:	f7ff fe2e 	bl	8009da2 <perfc_port_mask_systimer_interrupt>
 800a146:	6038      	str	r0, [r7, #0]
 800a148:	2300      	movs	r3, #0
 800a14a:	607b      	str	r3, [r7, #4]
 800a14c:	e020      	b.n	800a190 <get_system_ticks+0x60>
        lTemp = check_systick() + PERFC.Ticks.lTimestampBase;
 800a14e:	f7ff ffb1 	bl	800a0b4 <check_systick>
 800a152:	4b15      	ldr	r3, [pc, #84]	@ (800a1a8 <get_system_ticks+0x78>)
 800a154:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a158:	1884      	adds	r4, r0, r2
 800a15a:	eb41 0503 	adc.w	r5, r1, r3
 800a15e:	e9c7 4502 	strd	r4, r5, [r7, #8]
         * we use the following code to avoid time-rolling-back issue.
         * 
         * NOTE: the issue mentioned above doesn't accumulate or have long-lasting
         *       effects.
         */
        if (lTemp < PERFC.Ticks.lOldTimestamp) {
 800a162:	4b11      	ldr	r3, [pc, #68]	@ (800a1a8 <get_system_ticks+0x78>)
 800a164:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800a168:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800a16c:	4290      	cmp	r0, r2
 800a16e:	eb71 0303 	sbcs.w	r3, r1, r3
 800a172:	da05      	bge.n	800a180 <get_system_ticks+0x50>
            lTemp = PERFC.Ticks.lOldTimestamp;
 800a174:	4b0c      	ldr	r3, [pc, #48]	@ (800a1a8 <get_system_ticks+0x78>)
 800a176:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800a17a:	e9c7 2302 	strd	r2, r3, [r7, #8]
 800a17e:	e004      	b.n	800a18a <get_system_ticks+0x5a>
        } else {
            PERFC.Ticks.lOldTimestamp = lTemp;
 800a180:	4909      	ldr	r1, [pc, #36]	@ (800a1a8 <get_system_ticks+0x78>)
 800a182:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800a186:	e9c1 2302 	strd	r2, r3, [r1, #8]
    __PERFC_SAFE {
 800a18a:	6838      	ldr	r0, [r7, #0]
 800a18c:	f7ff fe1a 	bl	8009dc4 <perfc_port_resume_systimer_interrupt>
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	1d1a      	adds	r2, r3, #4
 800a194:	607a      	str	r2, [r7, #4]
 800a196:	2b00      	cmp	r3, #0
 800a198:	d0d9      	beq.n	800a14e <get_system_ticks+0x1e>
        }
    }

    return lTemp;
 800a19a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
 800a19e:	4610      	mov	r0, r2
 800a1a0:	4619      	mov	r1, r3
 800a1a2:	3710      	adds	r7, #16
 800a1a4:	46bd      	mov	sp, r7
 800a1a6:	bdb0      	pop	{r4, r5, r7, pc}
 800a1a8:	24000928 	.word	0x24000928

0800a1ac <perfc_port_mask_systimer_interrupt>:
{
 800a1ac:	b480      	push	{r7}
 800a1ae:	b083      	sub	sp, #12
 800a1b0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800a1b2:	f3ef 8310 	mrs	r3, PRIMASK
 800a1b6:	603b      	str	r3, [r7, #0]
  return(result);
 800a1b8:	683b      	ldr	r3, [r7, #0]
    perfc_global_interrupt_status_t tStatus = __get_PRIMASK();
 800a1ba:	607b      	str	r3, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 800a1bc:	b672      	cpsid	i
}
 800a1be:	bf00      	nop
    return tStatus;
 800a1c0:	687b      	ldr	r3, [r7, #4]
}
 800a1c2:	4618      	mov	r0, r3
 800a1c4:	370c      	adds	r7, #12
 800a1c6:	46bd      	mov	sp, r7
 800a1c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1cc:	4770      	bx	lr

0800a1ce <perfc_port_resume_systimer_interrupt>:
{
 800a1ce:	b480      	push	{r7}
 800a1d0:	b085      	sub	sp, #20
 800a1d2:	af00      	add	r7, sp, #0
 800a1d4:	6078      	str	r0, [r7, #4]
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800a1da:	68fb      	ldr	r3, [r7, #12]
 800a1dc:	f383 8810 	msr	PRIMASK, r3
}
 800a1e0:	bf00      	nop
}
 800a1e2:	bf00      	nop
 800a1e4:	3714      	adds	r7, #20
 800a1e6:	46bd      	mov	sp, r7
 800a1e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ec:	4770      	bx	lr
	...

0800a1f0 <perfc_port_init_system_timer>:

#if !__PERFC_CFG_DISABLE_DEFAULT_SYSTICK_PORTING__
__WEAK
__attribute__((noinline))
bool perfc_port_init_system_timer(bool bTimerOccupied)
{
 800a1f0:	b580      	push	{r7, lr}
 800a1f2:	b084      	sub	sp, #16
 800a1f4:	af00      	add	r7, sp, #0
 800a1f6:	4603      	mov	r3, r0
 800a1f8:	71fb      	strb	r3, [r7, #7]
    do {
        if (bTimerOccupied) {
 800a1fa:	79fb      	ldrb	r3, [r7, #7]
 800a1fc:	2b00      	cmp	r3, #0
 800a1fe:	d123      	bne.n	800a248 <perfc_port_init_system_timer+0x58>
            break;
        }

        __PERFC_SAFE {
 800a200:	f7ff ffd4 	bl	800a1ac <perfc_port_mask_systimer_interrupt>
 800a204:	60b8      	str	r0, [r7, #8]
 800a206:	2300      	movs	r3, #0
 800a208:	60fb      	str	r3, [r7, #12]
 800a20a:	e017      	b.n	800a23c <perfc_port_init_system_timer+0x4c>
            SysTick->CTRL  = 0;
 800a20c:	4b11      	ldr	r3, [pc, #68]	@ (800a254 <perfc_port_init_system_timer+0x64>)
 800a20e:	2200      	movs	r2, #0
 800a210:	601a      	str	r2, [r3, #0]
            SysTick->LOAD  = SysTick_LOAD_RELOAD_Msk;                               /* set reload register */
 800a212:	4b10      	ldr	r3, [pc, #64]	@ (800a254 <perfc_port_init_system_timer+0x64>)
 800a214:	f06f 427f 	mvn.w	r2, #4278190080	@ 0xff000000
 800a218:	605a      	str	r2, [r3, #4]
            SCB->SHPR[11]  = __PERFC_SYSTIMER_PRIORITY__;                           /* set priority */
 800a21a:	4b0f      	ldr	r3, [pc, #60]	@ (800a258 <perfc_port_init_system_timer+0x68>)
 800a21c:	2200      	movs	r2, #0
 800a21e:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
            SysTick->VAL   = 0UL;                                                   /* Load the SysTick Counter Value */
 800a222:	4b0c      	ldr	r3, [pc, #48]	@ (800a254 <perfc_port_init_system_timer+0x64>)
 800a224:	2200      	movs	r2, #0
 800a226:	609a      	str	r2, [r3, #8]
            SysTick->CTRL  =   SysTick_CTRL_CLKSOURCE_Msk |
 800a228:	4b0a      	ldr	r3, [pc, #40]	@ (800a254 <perfc_port_init_system_timer+0x64>)
 800a22a:	2207      	movs	r2, #7
 800a22c:	601a      	str	r2, [r3, #0]
                               SysTick_CTRL_TICKINT_Msk   |
                               SysTick_CTRL_ENABLE_Msk;                             /* Enable SysTick IRQ and SysTick Timer */
            SCB->ICSR      = SCB_ICSR_PENDSTCLR_Msk;
 800a22e:	4b0a      	ldr	r3, [pc, #40]	@ (800a258 <perfc_port_init_system_timer+0x68>)
 800a230:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800a234:	605a      	str	r2, [r3, #4]
        __PERFC_SAFE {
 800a236:	68b8      	ldr	r0, [r7, #8]
 800a238:	f7ff ffc9 	bl	800a1ce <perfc_port_resume_systimer_interrupt>
 800a23c:	68fb      	ldr	r3, [r7, #12]
 800a23e:	1d1a      	adds	r2, r3, #4
 800a240:	60fa      	str	r2, [r7, #12]
 800a242:	2b00      	cmp	r3, #0
 800a244:	d0e2      	beq.n	800a20c <perfc_port_init_system_timer+0x1c>
 800a246:	e000      	b.n	800a24a <perfc_port_init_system_timer+0x5a>
            break;
 800a248:	bf00      	nop
        }
    } while(0);
    
    return true;
 800a24a:	2301      	movs	r3, #1
}
 800a24c:	4618      	mov	r0, r3
 800a24e:	3710      	adds	r7, #16
 800a250:	46bd      	mov	sp, r7
 800a252:	bd80      	pop	{r7, pc}
 800a254:	e000e010 	.word	0xe000e010
 800a258:	e000ed00 	.word	0xe000ed00

0800a25c <perfc_port_get_system_timer_freq>:

__WEAK
__attribute__((noinline))
uint32_t perfc_port_get_system_timer_freq(void)
{
 800a25c:	b480      	push	{r7}
 800a25e:	af00      	add	r7, sp, #0
    return SystemCoreClock;
 800a260:	4b03      	ldr	r3, [pc, #12]	@ (800a270 <perfc_port_get_system_timer_freq+0x14>)
 800a262:	681b      	ldr	r3, [r3, #0]
}
 800a264:	4618      	mov	r0, r3
 800a266:	46bd      	mov	sp, r7
 800a268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a26c:	4770      	bx	lr
 800a26e:	bf00      	nop
 800a270:	24000000 	.word	0x24000000

0800a274 <perfc_port_is_system_timer_ovf_pending>:

__WEAK
__attribute__((noinline))
bool perfc_port_is_system_timer_ovf_pending(void)
{
 800a274:	b480      	push	{r7}
 800a276:	af00      	add	r7, sp, #0
    return SCB->ICSR & SCB_ICSR_PENDSTSET_Msk;
 800a278:	4b06      	ldr	r3, [pc, #24]	@ (800a294 <perfc_port_is_system_timer_ovf_pending+0x20>)
 800a27a:	685b      	ldr	r3, [r3, #4]
 800a27c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a280:	2b00      	cmp	r3, #0
 800a282:	bf14      	ite	ne
 800a284:	2301      	movne	r3, #1
 800a286:	2300      	moveq	r3, #0
 800a288:	b2db      	uxtb	r3, r3
}
 800a28a:	4618      	mov	r0, r3
 800a28c:	46bd      	mov	sp, r7
 800a28e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a292:	4770      	bx	lr
 800a294:	e000ed00 	.word	0xe000ed00

0800a298 <perfc_port_get_system_timer_top>:

__WEAK
__attribute__((noinline))
int64_t perfc_port_get_system_timer_top(void)
{
 800a298:	b480      	push	{r7}
 800a29a:	af00      	add	r7, sp, #0
    return SysTick->LOAD;
 800a29c:	4b06      	ldr	r3, [pc, #24]	@ (800a2b8 <perfc_port_get_system_timer_top+0x20>)
 800a29e:	685b      	ldr	r3, [r3, #4]
 800a2a0:	2200      	movs	r2, #0
 800a2a2:	4618      	mov	r0, r3
 800a2a4:	4611      	mov	r1, r2
 800a2a6:	4602      	mov	r2, r0
 800a2a8:	460b      	mov	r3, r1
}
 800a2aa:	4610      	mov	r0, r2
 800a2ac:	4619      	mov	r1, r3
 800a2ae:	46bd      	mov	sp, r7
 800a2b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2b4:	4770      	bx	lr
 800a2b6:	bf00      	nop
 800a2b8:	e000e010 	.word	0xe000e010

0800a2bc <perfc_port_get_system_timer_elapsed>:

__WEAK
__attribute__((noinline))
int64_t perfc_port_get_system_timer_elapsed(void)
{
 800a2bc:	b4f0      	push	{r4, r5, r6, r7}
 800a2be:	af00      	add	r7, sp, #0
    return (int64_t)SysTick->LOAD - (uint32_t)SysTick->VAL;
 800a2c0:	4e0a      	ldr	r6, [pc, #40]	@ (800a2ec <perfc_port_get_system_timer_elapsed+0x30>)
 800a2c2:	6876      	ldr	r6, [r6, #4]
 800a2c4:	f04f 0c00 	mov.w	ip, #0
 800a2c8:	4630      	mov	r0, r6
 800a2ca:	4661      	mov	r1, ip
 800a2cc:	4e07      	ldr	r6, [pc, #28]	@ (800a2ec <perfc_port_get_system_timer_elapsed+0x30>)
 800a2ce:	68b6      	ldr	r6, [r6, #8]
 800a2d0:	f04f 0c00 	mov.w	ip, #0
 800a2d4:	4632      	mov	r2, r6
 800a2d6:	4663      	mov	r3, ip
 800a2d8:	1a84      	subs	r4, r0, r2
 800a2da:	eb61 0503 	sbc.w	r5, r1, r3
 800a2de:	4622      	mov	r2, r4
 800a2e0:	462b      	mov	r3, r5
}
 800a2e2:	4610      	mov	r0, r2
 800a2e4:	4619      	mov	r1, r3
 800a2e6:	46bd      	mov	sp, r7
 800a2e8:	bcf0      	pop	{r4, r5, r6, r7}
 800a2ea:	4770      	bx	lr
 800a2ec:	e000e010 	.word	0xe000e010

0800a2f0 <perfc_port_clear_system_timer_ovf_pending>:

__WEAK
__attribute__((noinline))
void perfc_port_clear_system_timer_ovf_pending(void)
{
 800a2f0:	b480      	push	{r7}
 800a2f2:	af00      	add	r7, sp, #0
    SCB->ICSR      = SCB_ICSR_PENDSTCLR_Msk;
 800a2f4:	4b04      	ldr	r3, [pc, #16]	@ (800a308 <perfc_port_clear_system_timer_ovf_pending+0x18>)
 800a2f6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 800a2fa:	605a      	str	r2, [r3, #4]
}
 800a2fc:	bf00      	nop
 800a2fe:	46bd      	mov	sp, r7
 800a300:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a304:	4770      	bx	lr
 800a306:	bf00      	nop
 800a308:	e000ed00 	.word	0xe000ed00

0800a30c <app_boot_jump_to>:
  * @brief  Jumps to application code located at the specified address.
  * @param  DestAddress: The starting address of the application to jump to.
  * @retval int: Returns 0 on success.
  */
int app_boot_jump_to(uint32_t DestAddress)
{
 800a30c:	b580      	push	{r7, lr}
 800a30e:	b090      	sub	sp, #64	@ 0x40
 800a310:	af00      	add	r7, sp, #0
 800a312:	6078      	str	r0, [r7, #4]
 800a314:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800a318:	3b38      	subs	r3, #56	@ 0x38
 800a31a:	331f      	adds	r3, #31
 800a31c:	095b      	lsrs	r3, r3, #5
 800a31e:	015b      	lsls	r3, r3, #5
    typedef void (*pFunction)(void);
    pFunction JumpToApp;
    uint32_t  Application_vector;

    /* Suspend SysTick */
    SysTick->CTRL = 0;
 800a320:	4a41      	ldr	r2, [pc, #260]	@ (800a428 <app_boot_jump_to+0x11c>)
 800a322:	2100      	movs	r1, #0
 800a324:	6011      	str	r1, [r2, #0]
  __ASM volatile ("dsb 0xF":::"memory");
 800a326:	f3bf 8f4f 	dsb	sy
}
 800a32a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800a32c:	f3bf 8f6f 	isb	sy
}
 800a330:	bf00      	nop
    SCB->CCR &= ~(uint32_t)SCB_CCR_IC_Msk;  /* disable I-Cache */
 800a332:	4a3e      	ldr	r2, [pc, #248]	@ (800a42c <app_boot_jump_to+0x120>)
 800a334:	6952      	ldr	r2, [r2, #20]
 800a336:	493d      	ldr	r1, [pc, #244]	@ (800a42c <app_boot_jump_to+0x120>)
 800a338:	f422 3200 	bic.w	r2, r2, #131072	@ 0x20000
 800a33c:	614a      	str	r2, [r1, #20]
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 800a33e:	4a3b      	ldr	r2, [pc, #236]	@ (800a42c <app_boot_jump_to+0x120>)
 800a340:	2100      	movs	r1, #0
 800a342:	f8c2 1250 	str.w	r1, [r2, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800a346:	f3bf 8f4f 	dsb	sy
}
 800a34a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800a34c:	f3bf 8f6f 	isb	sy
}
 800a350:	bf00      	nop
}
 800a352:	bf00      	nop
    #if ((defined(__GNUC__) || defined(__clang__)) && !defined(__OPTIMIZE__))
       __ALIGNED(__SCB_DCACHE_LINE_SIZE)
    #endif
    ;

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 800a354:	4a35      	ldr	r2, [pc, #212]	@ (800a42c <app_boot_jump_to+0x120>)
 800a356:	2100      	movs	r1, #0
 800a358:	f8c2 1084 	str.w	r1, [r2, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800a35c:	f3bf 8f4f 	dsb	sy
}
 800a360:	bf00      	nop
    __DSB();

    SCB->CCR &= ~(uint32_t)SCB_CCR_DC_Msk;  /* disable D-Cache */
 800a362:	4a32      	ldr	r2, [pc, #200]	@ (800a42c <app_boot_jump_to+0x120>)
 800a364:	6952      	ldr	r2, [r2, #20]
 800a366:	4931      	ldr	r1, [pc, #196]	@ (800a42c <app_boot_jump_to+0x120>)
 800a368:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 800a36c:	614a      	str	r2, [r1, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 800a36e:	f3bf 8f4f 	dsb	sy
}
 800a372:	bf00      	nop
    /* As we can't align the stack to the cache line size, invalidate each of the variables */
      SCB->DCCIMVAC = (uint32_t)&locals.sets;
      SCB->DCCIMVAC = (uint32_t)&locals.ways;
      SCB->DCCIMVAC = (uint32_t)&locals.ccsidr;
    #else
      SCB->DCCIMVAC = (uint32_t)&locals;
 800a374:	4a2d      	ldr	r2, [pc, #180]	@ (800a42c <app_boot_jump_to+0x120>)
 800a376:	4619      	mov	r1, r3
 800a378:	f8c2 1270 	str.w	r1, [r2, #624]	@ 0x270
  __ASM volatile ("dsb 0xF":::"memory");
 800a37c:	f3bf 8f4f 	dsb	sy
}
 800a380:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800a382:	f3bf 8f6f 	isb	sy
}
 800a386:	bf00      	nop
    #endif
      __DSB();
      __ISB();
    #endif

    locals.ccsidr = SCB->CCSIDR;
 800a388:	4a28      	ldr	r2, [pc, #160]	@ (800a42c <app_boot_jump_to+0x120>)
 800a38a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800a38e:	601a      	str	r2, [r3, #0]
                                            /* clean & invalidate D-Cache */
    locals.sets = (uint32_t)(CCSIDR_SETS(locals.ccsidr));
 800a390:	681a      	ldr	r2, [r3, #0]
 800a392:	0b52      	lsrs	r2, r2, #13
 800a394:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800a398:	605a      	str	r2, [r3, #4]
    do {
      locals.ways = (uint32_t)(CCSIDR_WAYS(locals.ccsidr));
 800a39a:	681a      	ldr	r2, [r3, #0]
 800a39c:	08d2      	lsrs	r2, r2, #3
 800a39e:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800a3a2:	609a      	str	r2, [r3, #8]
      do {
        SCB->DCCISW = (((locals.sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 800a3a4:	685a      	ldr	r2, [r3, #4]
 800a3a6:	0151      	lsls	r1, r2, #5
 800a3a8:	f643 72e0 	movw	r2, #16352	@ 0x3fe0
 800a3ac:	400a      	ands	r2, r1
                       ((locals.ways << SCB_DCCISW_WAY_Pos) & SCB_DCCISW_WAY_Msk)  );
 800a3ae:	6899      	ldr	r1, [r3, #8]
 800a3b0:	0789      	lsls	r1, r1, #30
        SCB->DCCISW = (((locals.sets << SCB_DCCISW_SET_Pos) & SCB_DCCISW_SET_Msk) |
 800a3b2:	481e      	ldr	r0, [pc, #120]	@ (800a42c <app_boot_jump_to+0x120>)
 800a3b4:	430a      	orrs	r2, r1
 800a3b6:	f8c0 2274 	str.w	r2, [r0, #628]	@ 0x274
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (locals.ways-- != 0U);
 800a3ba:	689a      	ldr	r2, [r3, #8]
 800a3bc:	1e51      	subs	r1, r2, #1
 800a3be:	6099      	str	r1, [r3, #8]
 800a3c0:	2a00      	cmp	r2, #0
 800a3c2:	d1ef      	bne.n	800a3a4 <app_boot_jump_to+0x98>
    } while(locals.sets-- != 0U);
 800a3c4:	685a      	ldr	r2, [r3, #4]
 800a3c6:	1e51      	subs	r1, r2, #1
 800a3c8:	6059      	str	r1, [r3, #4]
 800a3ca:	2a00      	cmp	r2, #0
 800a3cc:	d1e5      	bne.n	800a39a <app_boot_jump_to+0x8e>
  __ASM volatile ("dsb 0xF":::"memory");
 800a3ce:	f3bf 8f4f 	dsb	sy
}
 800a3d2:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800a3d4:	f3bf 8f6f 	isb	sy
}
 800a3d8:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 800a3da:	bf00      	nop
    /* Disable D-Cache---------------------------------------------------------*/
    SCB_DisableDCache();

    /* Apply offsets for image location and vector table offset */
    //  Application_vector += EXTMEM_XIP_IMAGE_OFFSET + EXTMEM_HEADER_OFFSET;
    Application_vector = DestAddress;
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	63fb      	str	r3, [r7, #60]	@ 0x3c
    SCB->VTOR = (uint32_t)Application_vector;
 800a3e0:	4a12      	ldr	r2, [pc, #72]	@ (800a42c <app_boot_jump_to+0x120>)
 800a3e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a3e4:	6093      	str	r3, [r2, #8]
    JumpToApp = (pFunction)(*(__IO uint32_t *)(Application_vector + 4u));
 800a3e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a3e8:	3304      	adds	r3, #4
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	63bb      	str	r3, [r7, #56]	@ 0x38

    __set_MSP(*(__IO uint32_t *)Application_vector);
 800a3ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a3f0:	681b      	ldr	r3, [r3, #0]
 800a3f2:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 800a3f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3f6:	f383 8808 	msr	MSP, r3
}
 800a3fa:	bf00      	nop
 800a3fc:	2300      	movs	r3, #0
 800a3fe:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 800a400:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a402:	f383 8814 	msr	CONTROL, r3
  __ASM volatile ("isb 0xF":::"memory");
 800a406:	f3bf 8f6f 	isb	sy
}
 800a40a:	bf00      	nop
}
 800a40c:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 800a40e:	f3bf 8f4f 	dsb	sy
}
 800a412:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800a414:	f3bf 8f6f 	isb	sy
}
 800a418:	bf00      	nop
    __set_CONTROL(0);

    __DSB();
    __ISB();

    JumpToApp();
 800a41a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a41c:	4798      	blx	r3
    return 0;
 800a41e:	2300      	movs	r3, #0
}
 800a420:	4618      	mov	r0, r3
 800a422:	3740      	adds	r7, #64	@ 0x40
 800a424:	46bd      	mov	sp, r7
 800a426:	bd80      	pop	{r7, pc}
 800a428:	e000e010 	.word	0xe000e010
 800a42c:	e000ed00 	.word	0xe000ed00

0800a430 <__sflush_r>:
 800a430:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a434:	4605      	mov	r5, r0
 800a436:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
 800a43a:	0706      	lsls	r6, r0, #28
 800a43c:	460c      	mov	r4, r1
 800a43e:	d457      	bmi.n	800a4f0 <__sflush_r+0xc0>
 800a440:	f440 6300 	orr.w	r3, r0, #2048	@ 0x800
 800a444:	818b      	strh	r3, [r1, #12]
 800a446:	684b      	ldr	r3, [r1, #4]
 800a448:	2b00      	cmp	r3, #0
 800a44a:	dc02      	bgt.n	800a452 <__sflush_r+0x22>
 800a44c:	6bcb      	ldr	r3, [r1, #60]	@ 0x3c
 800a44e:	2b00      	cmp	r3, #0
 800a450:	dd4c      	ble.n	800a4ec <__sflush_r+0xbc>
 800a452:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a454:	2e00      	cmp	r6, #0
 800a456:	d049      	beq.n	800a4ec <__sflush_r+0xbc>
 800a458:	2300      	movs	r3, #0
 800a45a:	f410 5280 	ands.w	r2, r0, #4096	@ 0x1000
 800a45e:	682f      	ldr	r7, [r5, #0]
 800a460:	69e1      	ldr	r1, [r4, #28]
 800a462:	602b      	str	r3, [r5, #0]
 800a464:	d034      	beq.n	800a4d0 <__sflush_r+0xa0>
 800a466:	6d22      	ldr	r2, [r4, #80]	@ 0x50
 800a468:	89a3      	ldrh	r3, [r4, #12]
 800a46a:	0759      	lsls	r1, r3, #29
 800a46c:	d505      	bpl.n	800a47a <__sflush_r+0x4a>
 800a46e:	6863      	ldr	r3, [r4, #4]
 800a470:	1ad2      	subs	r2, r2, r3
 800a472:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800a474:	b10b      	cbz	r3, 800a47a <__sflush_r+0x4a>
 800a476:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800a478:	1ad2      	subs	r2, r2, r3
 800a47a:	2300      	movs	r3, #0
 800a47c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800a47e:	69e1      	ldr	r1, [r4, #28]
 800a480:	4628      	mov	r0, r5
 800a482:	47b0      	blx	r6
 800a484:	1c43      	adds	r3, r0, #1
 800a486:	d106      	bne.n	800a496 <__sflush_r+0x66>
 800a488:	682a      	ldr	r2, [r5, #0]
 800a48a:	2a1d      	cmp	r2, #29
 800a48c:	d848      	bhi.n	800a520 <__sflush_r+0xf0>
 800a48e:	4b2b      	ldr	r3, [pc, #172]	@ (800a53c <__sflush_r+0x10c>)
 800a490:	40d3      	lsrs	r3, r2
 800a492:	07de      	lsls	r6, r3, #31
 800a494:	d544      	bpl.n	800a520 <__sflush_r+0xf0>
 800a496:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a49a:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800a49e:	81a2      	strh	r2, [r4, #12]
 800a4a0:	2200      	movs	r2, #0
 800a4a2:	6062      	str	r2, [r4, #4]
 800a4a4:	04d9      	lsls	r1, r3, #19
 800a4a6:	6922      	ldr	r2, [r4, #16]
 800a4a8:	6022      	str	r2, [r4, #0]
 800a4aa:	d504      	bpl.n	800a4b6 <__sflush_r+0x86>
 800a4ac:	1c42      	adds	r2, r0, #1
 800a4ae:	d101      	bne.n	800a4b4 <__sflush_r+0x84>
 800a4b0:	682b      	ldr	r3, [r5, #0]
 800a4b2:	b903      	cbnz	r3, 800a4b6 <__sflush_r+0x86>
 800a4b4:	6520      	str	r0, [r4, #80]	@ 0x50
 800a4b6:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800a4b8:	602f      	str	r7, [r5, #0]
 800a4ba:	b1b9      	cbz	r1, 800a4ec <__sflush_r+0xbc>
 800a4bc:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 800a4c0:	4299      	cmp	r1, r3
 800a4c2:	d002      	beq.n	800a4ca <__sflush_r+0x9a>
 800a4c4:	4628      	mov	r0, r5
 800a4c6:	f000 fac1 	bl	800aa4c <_free_r>
 800a4ca:	2300      	movs	r3, #0
 800a4cc:	6323      	str	r3, [r4, #48]	@ 0x30
 800a4ce:	e00d      	b.n	800a4ec <__sflush_r+0xbc>
 800a4d0:	2301      	movs	r3, #1
 800a4d2:	4628      	mov	r0, r5
 800a4d4:	47b0      	blx	r6
 800a4d6:	4602      	mov	r2, r0
 800a4d8:	1c50      	adds	r0, r2, #1
 800a4da:	d1c5      	bne.n	800a468 <__sflush_r+0x38>
 800a4dc:	682b      	ldr	r3, [r5, #0]
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d0c2      	beq.n	800a468 <__sflush_r+0x38>
 800a4e2:	2b1d      	cmp	r3, #29
 800a4e4:	d001      	beq.n	800a4ea <__sflush_r+0xba>
 800a4e6:	2b16      	cmp	r3, #22
 800a4e8:	d11a      	bne.n	800a520 <__sflush_r+0xf0>
 800a4ea:	602f      	str	r7, [r5, #0]
 800a4ec:	2000      	movs	r0, #0
 800a4ee:	e01e      	b.n	800a52e <__sflush_r+0xfe>
 800a4f0:	690f      	ldr	r7, [r1, #16]
 800a4f2:	2f00      	cmp	r7, #0
 800a4f4:	d0fa      	beq.n	800a4ec <__sflush_r+0xbc>
 800a4f6:	0783      	lsls	r3, r0, #30
 800a4f8:	680e      	ldr	r6, [r1, #0]
 800a4fa:	bf08      	it	eq
 800a4fc:	694b      	ldreq	r3, [r1, #20]
 800a4fe:	600f      	str	r7, [r1, #0]
 800a500:	bf18      	it	ne
 800a502:	2300      	movne	r3, #0
 800a504:	eba6 0807 	sub.w	r8, r6, r7
 800a508:	608b      	str	r3, [r1, #8]
 800a50a:	f1b8 0f00 	cmp.w	r8, #0
 800a50e:	dded      	ble.n	800a4ec <__sflush_r+0xbc>
 800a510:	69e1      	ldr	r1, [r4, #28]
 800a512:	6a66      	ldr	r6, [r4, #36]	@ 0x24
 800a514:	4643      	mov	r3, r8
 800a516:	463a      	mov	r2, r7
 800a518:	4628      	mov	r0, r5
 800a51a:	47b0      	blx	r6
 800a51c:	2800      	cmp	r0, #0
 800a51e:	dc08      	bgt.n	800a532 <__sflush_r+0x102>
 800a520:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a524:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a528:	81a3      	strh	r3, [r4, #12]
 800a52a:	f04f 30ff 	mov.w	r0, #4294967295
 800a52e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a532:	4407      	add	r7, r0
 800a534:	eba8 0800 	sub.w	r8, r8, r0
 800a538:	e7e7      	b.n	800a50a <__sflush_r+0xda>
 800a53a:	bf00      	nop
 800a53c:	20400001 	.word	0x20400001

0800a540 <_fflush_r>:
 800a540:	b538      	push	{r3, r4, r5, lr}
 800a542:	460c      	mov	r4, r1
 800a544:	4605      	mov	r5, r0
 800a546:	b118      	cbz	r0, 800a550 <_fflush_r+0x10>
 800a548:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800a54a:	b90b      	cbnz	r3, 800a550 <_fflush_r+0x10>
 800a54c:	f000 f8be 	bl	800a6cc <__sinit>
 800a550:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800a554:	b1b8      	cbz	r0, 800a586 <_fflush_r+0x46>
 800a556:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a558:	07db      	lsls	r3, r3, #31
 800a55a:	d404      	bmi.n	800a566 <_fflush_r+0x26>
 800a55c:	0581      	lsls	r1, r0, #22
 800a55e:	d402      	bmi.n	800a566 <_fflush_r+0x26>
 800a560:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a562:	f000 fa0b 	bl	800a97c <__retarget_lock_acquire_recursive>
 800a566:	4628      	mov	r0, r5
 800a568:	4621      	mov	r1, r4
 800a56a:	f7ff ff61 	bl	800a430 <__sflush_r>
 800a56e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a570:	07da      	lsls	r2, r3, #31
 800a572:	4605      	mov	r5, r0
 800a574:	d405      	bmi.n	800a582 <_fflush_r+0x42>
 800a576:	89a3      	ldrh	r3, [r4, #12]
 800a578:	059b      	lsls	r3, r3, #22
 800a57a:	d402      	bmi.n	800a582 <_fflush_r+0x42>
 800a57c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a57e:	f000 f9fe 	bl	800a97e <__retarget_lock_release_recursive>
 800a582:	4628      	mov	r0, r5
 800a584:	bd38      	pop	{r3, r4, r5, pc}
 800a586:	4605      	mov	r5, r0
 800a588:	e7fb      	b.n	800a582 <_fflush_r+0x42>
	...

0800a58c <fflush>:
 800a58c:	4601      	mov	r1, r0
 800a58e:	b920      	cbnz	r0, 800a59a <fflush+0xe>
 800a590:	4a04      	ldr	r2, [pc, #16]	@ (800a5a4 <fflush+0x18>)
 800a592:	4905      	ldr	r1, [pc, #20]	@ (800a5a8 <fflush+0x1c>)
 800a594:	4805      	ldr	r0, [pc, #20]	@ (800a5ac <fflush+0x20>)
 800a596:	f000 b8b1 	b.w	800a6fc <_fwalk_sglue>
 800a59a:	4b05      	ldr	r3, [pc, #20]	@ (800a5b0 <fflush+0x24>)
 800a59c:	6818      	ldr	r0, [r3, #0]
 800a59e:	f7ff bfcf 	b.w	800a540 <_fflush_r>
 800a5a2:	bf00      	nop
 800a5a4:	2400001c 	.word	0x2400001c
 800a5a8:	0800a541 	.word	0x0800a541
 800a5ac:	24000030 	.word	0x24000030
 800a5b0:	24000028 	.word	0x24000028

0800a5b4 <std>:
 800a5b4:	2300      	movs	r3, #0
 800a5b6:	b510      	push	{r4, lr}
 800a5b8:	4604      	mov	r4, r0
 800a5ba:	e9c0 3300 	strd	r3, r3, [r0]
 800a5be:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a5c2:	6083      	str	r3, [r0, #8]
 800a5c4:	8181      	strh	r1, [r0, #12]
 800a5c6:	6643      	str	r3, [r0, #100]	@ 0x64
 800a5c8:	81c2      	strh	r2, [r0, #14]
 800a5ca:	6183      	str	r3, [r0, #24]
 800a5cc:	4619      	mov	r1, r3
 800a5ce:	2208      	movs	r2, #8
 800a5d0:	305c      	adds	r0, #92	@ 0x5c
 800a5d2:	f000 f958 	bl	800a886 <memset>
 800a5d6:	4b0d      	ldr	r3, [pc, #52]	@ (800a60c <std+0x58>)
 800a5d8:	6223      	str	r3, [r4, #32]
 800a5da:	4b0d      	ldr	r3, [pc, #52]	@ (800a610 <std+0x5c>)
 800a5dc:	6263      	str	r3, [r4, #36]	@ 0x24
 800a5de:	4b0d      	ldr	r3, [pc, #52]	@ (800a614 <std+0x60>)
 800a5e0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800a5e2:	4b0d      	ldr	r3, [pc, #52]	@ (800a618 <std+0x64>)
 800a5e4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800a5e6:	4b0d      	ldr	r3, [pc, #52]	@ (800a61c <std+0x68>)
 800a5e8:	61e4      	str	r4, [r4, #28]
 800a5ea:	429c      	cmp	r4, r3
 800a5ec:	d006      	beq.n	800a5fc <std+0x48>
 800a5ee:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800a5f2:	4294      	cmp	r4, r2
 800a5f4:	d002      	beq.n	800a5fc <std+0x48>
 800a5f6:	33d0      	adds	r3, #208	@ 0xd0
 800a5f8:	429c      	cmp	r4, r3
 800a5fa:	d105      	bne.n	800a608 <std+0x54>
 800a5fc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800a600:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a604:	f000 b9b8 	b.w	800a978 <__retarget_lock_init_recursive>
 800a608:	bd10      	pop	{r4, pc}
 800a60a:	bf00      	nop
 800a60c:	0800a801 	.word	0x0800a801
 800a610:	0800a823 	.word	0x0800a823
 800a614:	0800a85b 	.word	0x0800a85b
 800a618:	0800a87f 	.word	0x0800a87f
 800a61c:	2400094c 	.word	0x2400094c

0800a620 <stdio_exit_handler>:
 800a620:	4a02      	ldr	r2, [pc, #8]	@ (800a62c <stdio_exit_handler+0xc>)
 800a622:	4903      	ldr	r1, [pc, #12]	@ (800a630 <stdio_exit_handler+0x10>)
 800a624:	4803      	ldr	r0, [pc, #12]	@ (800a634 <stdio_exit_handler+0x14>)
 800a626:	f000 b869 	b.w	800a6fc <_fwalk_sglue>
 800a62a:	bf00      	nop
 800a62c:	2400001c 	.word	0x2400001c
 800a630:	0800c4b7 	.word	0x0800c4b7
 800a634:	24000030 	.word	0x24000030

0800a638 <cleanup_stdio>:
 800a638:	6841      	ldr	r1, [r0, #4]
 800a63a:	4b0c      	ldr	r3, [pc, #48]	@ (800a66c <cleanup_stdio+0x34>)
 800a63c:	4299      	cmp	r1, r3
 800a63e:	b510      	push	{r4, lr}
 800a640:	4604      	mov	r4, r0
 800a642:	d001      	beq.n	800a648 <cleanup_stdio+0x10>
 800a644:	f001 ff37 	bl	800c4b6 <_fclose_r>
 800a648:	68a1      	ldr	r1, [r4, #8]
 800a64a:	4b09      	ldr	r3, [pc, #36]	@ (800a670 <cleanup_stdio+0x38>)
 800a64c:	4299      	cmp	r1, r3
 800a64e:	d002      	beq.n	800a656 <cleanup_stdio+0x1e>
 800a650:	4620      	mov	r0, r4
 800a652:	f001 ff30 	bl	800c4b6 <_fclose_r>
 800a656:	68e1      	ldr	r1, [r4, #12]
 800a658:	4b06      	ldr	r3, [pc, #24]	@ (800a674 <cleanup_stdio+0x3c>)
 800a65a:	4299      	cmp	r1, r3
 800a65c:	d004      	beq.n	800a668 <cleanup_stdio+0x30>
 800a65e:	4620      	mov	r0, r4
 800a660:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a664:	f001 bf27 	b.w	800c4b6 <_fclose_r>
 800a668:	bd10      	pop	{r4, pc}
 800a66a:	bf00      	nop
 800a66c:	2400094c 	.word	0x2400094c
 800a670:	240009b4 	.word	0x240009b4
 800a674:	24000a1c 	.word	0x24000a1c

0800a678 <global_stdio_init.part.0>:
 800a678:	b510      	push	{r4, lr}
 800a67a:	4b0b      	ldr	r3, [pc, #44]	@ (800a6a8 <global_stdio_init.part.0+0x30>)
 800a67c:	4c0b      	ldr	r4, [pc, #44]	@ (800a6ac <global_stdio_init.part.0+0x34>)
 800a67e:	4a0c      	ldr	r2, [pc, #48]	@ (800a6b0 <global_stdio_init.part.0+0x38>)
 800a680:	601a      	str	r2, [r3, #0]
 800a682:	4620      	mov	r0, r4
 800a684:	2200      	movs	r2, #0
 800a686:	2104      	movs	r1, #4
 800a688:	f7ff ff94 	bl	800a5b4 <std>
 800a68c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800a690:	2201      	movs	r2, #1
 800a692:	2109      	movs	r1, #9
 800a694:	f7ff ff8e 	bl	800a5b4 <std>
 800a698:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800a69c:	2202      	movs	r2, #2
 800a69e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a6a2:	2112      	movs	r1, #18
 800a6a4:	f7ff bf86 	b.w	800a5b4 <std>
 800a6a8:	24000a84 	.word	0x24000a84
 800a6ac:	2400094c 	.word	0x2400094c
 800a6b0:	0800a621 	.word	0x0800a621

0800a6b4 <__sfp_lock_acquire>:
 800a6b4:	4801      	ldr	r0, [pc, #4]	@ (800a6bc <__sfp_lock_acquire+0x8>)
 800a6b6:	f000 b961 	b.w	800a97c <__retarget_lock_acquire_recursive>
 800a6ba:	bf00      	nop
 800a6bc:	24000a8e 	.word	0x24000a8e

0800a6c0 <__sfp_lock_release>:
 800a6c0:	4801      	ldr	r0, [pc, #4]	@ (800a6c8 <__sfp_lock_release+0x8>)
 800a6c2:	f000 b95c 	b.w	800a97e <__retarget_lock_release_recursive>
 800a6c6:	bf00      	nop
 800a6c8:	24000a8e 	.word	0x24000a8e

0800a6cc <__sinit>:
 800a6cc:	b510      	push	{r4, lr}
 800a6ce:	4604      	mov	r4, r0
 800a6d0:	f7ff fff0 	bl	800a6b4 <__sfp_lock_acquire>
 800a6d4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800a6d6:	b11b      	cbz	r3, 800a6e0 <__sinit+0x14>
 800a6d8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a6dc:	f7ff bff0 	b.w	800a6c0 <__sfp_lock_release>
 800a6e0:	4b04      	ldr	r3, [pc, #16]	@ (800a6f4 <__sinit+0x28>)
 800a6e2:	6363      	str	r3, [r4, #52]	@ 0x34
 800a6e4:	4b04      	ldr	r3, [pc, #16]	@ (800a6f8 <__sinit+0x2c>)
 800a6e6:	681b      	ldr	r3, [r3, #0]
 800a6e8:	2b00      	cmp	r3, #0
 800a6ea:	d1f5      	bne.n	800a6d8 <__sinit+0xc>
 800a6ec:	f7ff ffc4 	bl	800a678 <global_stdio_init.part.0>
 800a6f0:	e7f2      	b.n	800a6d8 <__sinit+0xc>
 800a6f2:	bf00      	nop
 800a6f4:	0800a639 	.word	0x0800a639
 800a6f8:	24000a84 	.word	0x24000a84

0800a6fc <_fwalk_sglue>:
 800a6fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a700:	4607      	mov	r7, r0
 800a702:	4688      	mov	r8, r1
 800a704:	4614      	mov	r4, r2
 800a706:	2600      	movs	r6, #0
 800a708:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800a70c:	f1b9 0901 	subs.w	r9, r9, #1
 800a710:	d505      	bpl.n	800a71e <_fwalk_sglue+0x22>
 800a712:	6824      	ldr	r4, [r4, #0]
 800a714:	2c00      	cmp	r4, #0
 800a716:	d1f7      	bne.n	800a708 <_fwalk_sglue+0xc>
 800a718:	4630      	mov	r0, r6
 800a71a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a71e:	89ab      	ldrh	r3, [r5, #12]
 800a720:	2b01      	cmp	r3, #1
 800a722:	d907      	bls.n	800a734 <_fwalk_sglue+0x38>
 800a724:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a728:	3301      	adds	r3, #1
 800a72a:	d003      	beq.n	800a734 <_fwalk_sglue+0x38>
 800a72c:	4629      	mov	r1, r5
 800a72e:	4638      	mov	r0, r7
 800a730:	47c0      	blx	r8
 800a732:	4306      	orrs	r6, r0
 800a734:	3568      	adds	r5, #104	@ 0x68
 800a736:	e7e9      	b.n	800a70c <_fwalk_sglue+0x10>

0800a738 <printf>:
 800a738:	b40f      	push	{r0, r1, r2, r3}
 800a73a:	b507      	push	{r0, r1, r2, lr}
 800a73c:	4906      	ldr	r1, [pc, #24]	@ (800a758 <printf+0x20>)
 800a73e:	ab04      	add	r3, sp, #16
 800a740:	6808      	ldr	r0, [r1, #0]
 800a742:	f853 2b04 	ldr.w	r2, [r3], #4
 800a746:	6881      	ldr	r1, [r0, #8]
 800a748:	9301      	str	r3, [sp, #4]
 800a74a:	f000 fc85 	bl	800b058 <_vfprintf_r>
 800a74e:	b003      	add	sp, #12
 800a750:	f85d eb04 	ldr.w	lr, [sp], #4
 800a754:	b004      	add	sp, #16
 800a756:	4770      	bx	lr
 800a758:	24000028 	.word	0x24000028

0800a75c <_puts_r>:
 800a75c:	b530      	push	{r4, r5, lr}
 800a75e:	4605      	mov	r5, r0
 800a760:	b089      	sub	sp, #36	@ 0x24
 800a762:	4608      	mov	r0, r1
 800a764:	460c      	mov	r4, r1
 800a766:	f7f5 fdc3 	bl	80002f0 <strlen>
 800a76a:	4b20      	ldr	r3, [pc, #128]	@ (800a7ec <_puts_r+0x90>)
 800a76c:	9306      	str	r3, [sp, #24]
 800a76e:	2301      	movs	r3, #1
 800a770:	e9cd 4004 	strd	r4, r0, [sp, #16]
 800a774:	9307      	str	r3, [sp, #28]
 800a776:	4418      	add	r0, r3
 800a778:	ab04      	add	r3, sp, #16
 800a77a:	9301      	str	r3, [sp, #4]
 800a77c:	2302      	movs	r3, #2
 800a77e:	9302      	str	r3, [sp, #8]
 800a780:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800a782:	68ac      	ldr	r4, [r5, #8]
 800a784:	9003      	str	r0, [sp, #12]
 800a786:	b913      	cbnz	r3, 800a78e <_puts_r+0x32>
 800a788:	4628      	mov	r0, r5
 800a78a:	f7ff ff9f 	bl	800a6cc <__sinit>
 800a78e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a790:	07da      	lsls	r2, r3, #31
 800a792:	d405      	bmi.n	800a7a0 <_puts_r+0x44>
 800a794:	89a3      	ldrh	r3, [r4, #12]
 800a796:	059b      	lsls	r3, r3, #22
 800a798:	d402      	bmi.n	800a7a0 <_puts_r+0x44>
 800a79a:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a79c:	f000 f8ee 	bl	800a97c <__retarget_lock_acquire_recursive>
 800a7a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a7a4:	0498      	lsls	r0, r3, #18
 800a7a6:	d406      	bmi.n	800a7b6 <_puts_r+0x5a>
 800a7a8:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800a7aa:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800a7ae:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a7b2:	81a3      	strh	r3, [r4, #12]
 800a7b4:	6662      	str	r2, [r4, #100]	@ 0x64
 800a7b6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a7b8:	0499      	lsls	r1, r3, #18
 800a7ba:	d50d      	bpl.n	800a7d8 <_puts_r+0x7c>
 800a7bc:	f04f 35ff 	mov.w	r5, #4294967295
 800a7c0:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800a7c2:	07da      	lsls	r2, r3, #31
 800a7c4:	d405      	bmi.n	800a7d2 <_puts_r+0x76>
 800a7c6:	89a3      	ldrh	r3, [r4, #12]
 800a7c8:	059b      	lsls	r3, r3, #22
 800a7ca:	d402      	bmi.n	800a7d2 <_puts_r+0x76>
 800a7cc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800a7ce:	f000 f8d6 	bl	800a97e <__retarget_lock_release_recursive>
 800a7d2:	4628      	mov	r0, r5
 800a7d4:	b009      	add	sp, #36	@ 0x24
 800a7d6:	bd30      	pop	{r4, r5, pc}
 800a7d8:	aa01      	add	r2, sp, #4
 800a7da:	4621      	mov	r1, r4
 800a7dc:	4628      	mov	r0, r5
 800a7de:	f001 fec1 	bl	800c564 <__sfvwrite_r>
 800a7e2:	2800      	cmp	r0, #0
 800a7e4:	d1ea      	bne.n	800a7bc <_puts_r+0x60>
 800a7e6:	250a      	movs	r5, #10
 800a7e8:	e7ea      	b.n	800a7c0 <_puts_r+0x64>
 800a7ea:	bf00      	nop
 800a7ec:	0800f27e 	.word	0x0800f27e

0800a7f0 <puts>:
 800a7f0:	4b02      	ldr	r3, [pc, #8]	@ (800a7fc <puts+0xc>)
 800a7f2:	4601      	mov	r1, r0
 800a7f4:	6818      	ldr	r0, [r3, #0]
 800a7f6:	f7ff bfb1 	b.w	800a75c <_puts_r>
 800a7fa:	bf00      	nop
 800a7fc:	24000028 	.word	0x24000028

0800a800 <__sread>:
 800a800:	b510      	push	{r4, lr}
 800a802:	460c      	mov	r4, r1
 800a804:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a808:	f000 f868 	bl	800a8dc <_read_r>
 800a80c:	2800      	cmp	r0, #0
 800a80e:	bfab      	itete	ge
 800a810:	6d23      	ldrge	r3, [r4, #80]	@ 0x50
 800a812:	89a3      	ldrhlt	r3, [r4, #12]
 800a814:	181b      	addge	r3, r3, r0
 800a816:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800a81a:	bfac      	ite	ge
 800a81c:	6523      	strge	r3, [r4, #80]	@ 0x50
 800a81e:	81a3      	strhlt	r3, [r4, #12]
 800a820:	bd10      	pop	{r4, pc}

0800a822 <__swrite>:
 800a822:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a826:	461f      	mov	r7, r3
 800a828:	898b      	ldrh	r3, [r1, #12]
 800a82a:	05db      	lsls	r3, r3, #23
 800a82c:	4605      	mov	r5, r0
 800a82e:	460c      	mov	r4, r1
 800a830:	4616      	mov	r6, r2
 800a832:	d505      	bpl.n	800a840 <__swrite+0x1e>
 800a834:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a838:	2302      	movs	r3, #2
 800a83a:	2200      	movs	r2, #0
 800a83c:	f000 f83c 	bl	800a8b8 <_lseek_r>
 800a840:	89a3      	ldrh	r3, [r4, #12]
 800a842:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a846:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a84a:	81a3      	strh	r3, [r4, #12]
 800a84c:	4632      	mov	r2, r6
 800a84e:	463b      	mov	r3, r7
 800a850:	4628      	mov	r0, r5
 800a852:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a856:	f000 b853 	b.w	800a900 <_write_r>

0800a85a <__sseek>:
 800a85a:	b510      	push	{r4, lr}
 800a85c:	460c      	mov	r4, r1
 800a85e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a862:	f000 f829 	bl	800a8b8 <_lseek_r>
 800a866:	1c43      	adds	r3, r0, #1
 800a868:	89a3      	ldrh	r3, [r4, #12]
 800a86a:	bf15      	itete	ne
 800a86c:	6520      	strne	r0, [r4, #80]	@ 0x50
 800a86e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800a872:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800a876:	81a3      	strheq	r3, [r4, #12]
 800a878:	bf18      	it	ne
 800a87a:	81a3      	strhne	r3, [r4, #12]
 800a87c:	bd10      	pop	{r4, pc}

0800a87e <__sclose>:
 800a87e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a882:	f000 b809 	b.w	800a898 <_close_r>

0800a886 <memset>:
 800a886:	4402      	add	r2, r0
 800a888:	4603      	mov	r3, r0
 800a88a:	4293      	cmp	r3, r2
 800a88c:	d100      	bne.n	800a890 <memset+0xa>
 800a88e:	4770      	bx	lr
 800a890:	f803 1b01 	strb.w	r1, [r3], #1
 800a894:	e7f9      	b.n	800a88a <memset+0x4>
	...

0800a898 <_close_r>:
 800a898:	b538      	push	{r3, r4, r5, lr}
 800a89a:	4d06      	ldr	r5, [pc, #24]	@ (800a8b4 <_close_r+0x1c>)
 800a89c:	2300      	movs	r3, #0
 800a89e:	4604      	mov	r4, r0
 800a8a0:	4608      	mov	r0, r1
 800a8a2:	602b      	str	r3, [r5, #0]
 800a8a4:	f7f6 faf9 	bl	8000e9a <_close>
 800a8a8:	1c43      	adds	r3, r0, #1
 800a8aa:	d102      	bne.n	800a8b2 <_close_r+0x1a>
 800a8ac:	682b      	ldr	r3, [r5, #0]
 800a8ae:	b103      	cbz	r3, 800a8b2 <_close_r+0x1a>
 800a8b0:	6023      	str	r3, [r4, #0]
 800a8b2:	bd38      	pop	{r3, r4, r5, pc}
 800a8b4:	24000a88 	.word	0x24000a88

0800a8b8 <_lseek_r>:
 800a8b8:	b538      	push	{r3, r4, r5, lr}
 800a8ba:	4d07      	ldr	r5, [pc, #28]	@ (800a8d8 <_lseek_r+0x20>)
 800a8bc:	4604      	mov	r4, r0
 800a8be:	4608      	mov	r0, r1
 800a8c0:	4611      	mov	r1, r2
 800a8c2:	2200      	movs	r2, #0
 800a8c4:	602a      	str	r2, [r5, #0]
 800a8c6:	461a      	mov	r2, r3
 800a8c8:	f7f6 fb0e 	bl	8000ee8 <_lseek>
 800a8cc:	1c43      	adds	r3, r0, #1
 800a8ce:	d102      	bne.n	800a8d6 <_lseek_r+0x1e>
 800a8d0:	682b      	ldr	r3, [r5, #0]
 800a8d2:	b103      	cbz	r3, 800a8d6 <_lseek_r+0x1e>
 800a8d4:	6023      	str	r3, [r4, #0]
 800a8d6:	bd38      	pop	{r3, r4, r5, pc}
 800a8d8:	24000a88 	.word	0x24000a88

0800a8dc <_read_r>:
 800a8dc:	b538      	push	{r3, r4, r5, lr}
 800a8de:	4d07      	ldr	r5, [pc, #28]	@ (800a8fc <_read_r+0x20>)
 800a8e0:	4604      	mov	r4, r0
 800a8e2:	4608      	mov	r0, r1
 800a8e4:	4611      	mov	r1, r2
 800a8e6:	2200      	movs	r2, #0
 800a8e8:	602a      	str	r2, [r5, #0]
 800a8ea:	461a      	mov	r2, r3
 800a8ec:	f7f6 fa9c 	bl	8000e28 <_read>
 800a8f0:	1c43      	adds	r3, r0, #1
 800a8f2:	d102      	bne.n	800a8fa <_read_r+0x1e>
 800a8f4:	682b      	ldr	r3, [r5, #0]
 800a8f6:	b103      	cbz	r3, 800a8fa <_read_r+0x1e>
 800a8f8:	6023      	str	r3, [r4, #0]
 800a8fa:	bd38      	pop	{r3, r4, r5, pc}
 800a8fc:	24000a88 	.word	0x24000a88

0800a900 <_write_r>:
 800a900:	b538      	push	{r3, r4, r5, lr}
 800a902:	4d07      	ldr	r5, [pc, #28]	@ (800a920 <_write_r+0x20>)
 800a904:	4604      	mov	r4, r0
 800a906:	4608      	mov	r0, r1
 800a908:	4611      	mov	r1, r2
 800a90a:	2200      	movs	r2, #0
 800a90c:	602a      	str	r2, [r5, #0]
 800a90e:	461a      	mov	r2, r3
 800a910:	f7f6 faa7 	bl	8000e62 <_write>
 800a914:	1c43      	adds	r3, r0, #1
 800a916:	d102      	bne.n	800a91e <_write_r+0x1e>
 800a918:	682b      	ldr	r3, [r5, #0]
 800a91a:	b103      	cbz	r3, 800a91e <_write_r+0x1e>
 800a91c:	6023      	str	r3, [r4, #0]
 800a91e:	bd38      	pop	{r3, r4, r5, pc}
 800a920:	24000a88 	.word	0x24000a88

0800a924 <__errno>:
 800a924:	4b01      	ldr	r3, [pc, #4]	@ (800a92c <__errno+0x8>)
 800a926:	6818      	ldr	r0, [r3, #0]
 800a928:	4770      	bx	lr
 800a92a:	bf00      	nop
 800a92c:	24000028 	.word	0x24000028

0800a930 <__libc_init_array>:
 800a930:	b570      	push	{r4, r5, r6, lr}
 800a932:	4d0d      	ldr	r5, [pc, #52]	@ (800a968 <__libc_init_array+0x38>)
 800a934:	4c0d      	ldr	r4, [pc, #52]	@ (800a96c <__libc_init_array+0x3c>)
 800a936:	1b64      	subs	r4, r4, r5
 800a938:	10a4      	asrs	r4, r4, #2
 800a93a:	2600      	movs	r6, #0
 800a93c:	42a6      	cmp	r6, r4
 800a93e:	d109      	bne.n	800a954 <__libc_init_array+0x24>
 800a940:	4d0b      	ldr	r5, [pc, #44]	@ (800a970 <__libc_init_array+0x40>)
 800a942:	4c0c      	ldr	r4, [pc, #48]	@ (800a974 <__libc_init_array+0x44>)
 800a944:	f004 f952 	bl	800ebec <_init>
 800a948:	1b64      	subs	r4, r4, r5
 800a94a:	10a4      	asrs	r4, r4, #2
 800a94c:	2600      	movs	r6, #0
 800a94e:	42a6      	cmp	r6, r4
 800a950:	d105      	bne.n	800a95e <__libc_init_array+0x2e>
 800a952:	bd70      	pop	{r4, r5, r6, pc}
 800a954:	f855 3b04 	ldr.w	r3, [r5], #4
 800a958:	4798      	blx	r3
 800a95a:	3601      	adds	r6, #1
 800a95c:	e7ee      	b.n	800a93c <__libc_init_array+0xc>
 800a95e:	f855 3b04 	ldr.w	r3, [r5], #4
 800a962:	4798      	blx	r3
 800a964:	3601      	adds	r6, #1
 800a966:	e7f2      	b.n	800a94e <__libc_init_array+0x1e>
 800a968:	0800f4cc 	.word	0x0800f4cc
 800a96c:	0800f4cc 	.word	0x0800f4cc
 800a970:	0800f4cc 	.word	0x0800f4cc
 800a974:	0800f4d8 	.word	0x0800f4d8

0800a978 <__retarget_lock_init_recursive>:
 800a978:	4770      	bx	lr

0800a97a <__retarget_lock_close_recursive>:
 800a97a:	4770      	bx	lr

0800a97c <__retarget_lock_acquire_recursive>:
 800a97c:	4770      	bx	lr

0800a97e <__retarget_lock_release_recursive>:
 800a97e:	4770      	bx	lr

0800a980 <register_fini>:
 800a980:	4b02      	ldr	r3, [pc, #8]	@ (800a98c <register_fini+0xc>)
 800a982:	b113      	cbz	r3, 800a98a <register_fini+0xa>
 800a984:	4802      	ldr	r0, [pc, #8]	@ (800a990 <register_fini+0x10>)
 800a986:	f000 b805 	b.w	800a994 <atexit>
 800a98a:	4770      	bx	lr
 800a98c:	00000000 	.word	0x00000000
 800a990:	0800c92d 	.word	0x0800c92d

0800a994 <atexit>:
 800a994:	2300      	movs	r3, #0
 800a996:	4601      	mov	r1, r0
 800a998:	461a      	mov	r2, r3
 800a99a:	4618      	mov	r0, r3
 800a99c:	f002 b828 	b.w	800c9f0 <__register_exitproc>

0800a9a0 <_malloc_trim_r>:
 800a9a0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a9a4:	4606      	mov	r6, r0
 800a9a6:	2008      	movs	r0, #8
 800a9a8:	4689      	mov	r9, r1
 800a9aa:	f001 ffd3 	bl	800c954 <sysconf>
 800a9ae:	4f24      	ldr	r7, [pc, #144]	@ (800aa40 <_malloc_trim_r+0xa0>)
 800a9b0:	4680      	mov	r8, r0
 800a9b2:	4630      	mov	r0, r6
 800a9b4:	f000 fb44 	bl	800b040 <__malloc_lock>
 800a9b8:	68bb      	ldr	r3, [r7, #8]
 800a9ba:	685d      	ldr	r5, [r3, #4]
 800a9bc:	f025 0503 	bic.w	r5, r5, #3
 800a9c0:	f1a5 0411 	sub.w	r4, r5, #17
 800a9c4:	eba4 0409 	sub.w	r4, r4, r9
 800a9c8:	4444      	add	r4, r8
 800a9ca:	fbb4 f4f8 	udiv	r4, r4, r8
 800a9ce:	3c01      	subs	r4, #1
 800a9d0:	fb08 f404 	mul.w	r4, r8, r4
 800a9d4:	45a0      	cmp	r8, r4
 800a9d6:	dd05      	ble.n	800a9e4 <_malloc_trim_r+0x44>
 800a9d8:	4630      	mov	r0, r6
 800a9da:	f000 fb37 	bl	800b04c <__malloc_unlock>
 800a9de:	2000      	movs	r0, #0
 800a9e0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a9e4:	2100      	movs	r1, #0
 800a9e6:	4630      	mov	r0, r6
 800a9e8:	f001 ff90 	bl	800c90c <_sbrk_r>
 800a9ec:	68bb      	ldr	r3, [r7, #8]
 800a9ee:	442b      	add	r3, r5
 800a9f0:	4298      	cmp	r0, r3
 800a9f2:	d1f1      	bne.n	800a9d8 <_malloc_trim_r+0x38>
 800a9f4:	4261      	negs	r1, r4
 800a9f6:	4630      	mov	r0, r6
 800a9f8:	f001 ff88 	bl	800c90c <_sbrk_r>
 800a9fc:	3001      	adds	r0, #1
 800a9fe:	d110      	bne.n	800aa22 <_malloc_trim_r+0x82>
 800aa00:	2100      	movs	r1, #0
 800aa02:	4630      	mov	r0, r6
 800aa04:	f001 ff82 	bl	800c90c <_sbrk_r>
 800aa08:	68ba      	ldr	r2, [r7, #8]
 800aa0a:	1a83      	subs	r3, r0, r2
 800aa0c:	2b0f      	cmp	r3, #15
 800aa0e:	dde3      	ble.n	800a9d8 <_malloc_trim_r+0x38>
 800aa10:	490c      	ldr	r1, [pc, #48]	@ (800aa44 <_malloc_trim_r+0xa4>)
 800aa12:	6809      	ldr	r1, [r1, #0]
 800aa14:	1a40      	subs	r0, r0, r1
 800aa16:	490c      	ldr	r1, [pc, #48]	@ (800aa48 <_malloc_trim_r+0xa8>)
 800aa18:	f043 0301 	orr.w	r3, r3, #1
 800aa1c:	6008      	str	r0, [r1, #0]
 800aa1e:	6053      	str	r3, [r2, #4]
 800aa20:	e7da      	b.n	800a9d8 <_malloc_trim_r+0x38>
 800aa22:	68bb      	ldr	r3, [r7, #8]
 800aa24:	4a08      	ldr	r2, [pc, #32]	@ (800aa48 <_malloc_trim_r+0xa8>)
 800aa26:	1b2d      	subs	r5, r5, r4
 800aa28:	f045 0501 	orr.w	r5, r5, #1
 800aa2c:	605d      	str	r5, [r3, #4]
 800aa2e:	6813      	ldr	r3, [r2, #0]
 800aa30:	4630      	mov	r0, r6
 800aa32:	1b1b      	subs	r3, r3, r4
 800aa34:	6013      	str	r3, [r2, #0]
 800aa36:	f000 fb09 	bl	800b04c <__malloc_unlock>
 800aa3a:	2001      	movs	r0, #1
 800aa3c:	e7d0      	b.n	800a9e0 <_malloc_trim_r+0x40>
 800aa3e:	bf00      	nop
 800aa40:	2400017c 	.word	0x2400017c
 800aa44:	24000174 	.word	0x24000174
 800aa48:	24000a94 	.word	0x24000a94

0800aa4c <_free_r>:
 800aa4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa4e:	4604      	mov	r4, r0
 800aa50:	460f      	mov	r7, r1
 800aa52:	2900      	cmp	r1, #0
 800aa54:	f000 80b1 	beq.w	800abba <_free_r+0x16e>
 800aa58:	f000 faf2 	bl	800b040 <__malloc_lock>
 800aa5c:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800aa60:	4d56      	ldr	r5, [pc, #344]	@ (800abbc <_free_r+0x170>)
 800aa62:	f022 0001 	bic.w	r0, r2, #1
 800aa66:	f1a7 0308 	sub.w	r3, r7, #8
 800aa6a:	eb03 0c00 	add.w	ip, r3, r0
 800aa6e:	68a9      	ldr	r1, [r5, #8]
 800aa70:	f8dc 6004 	ldr.w	r6, [ip, #4]
 800aa74:	4561      	cmp	r1, ip
 800aa76:	f026 0603 	bic.w	r6, r6, #3
 800aa7a:	f002 0201 	and.w	r2, r2, #1
 800aa7e:	d11b      	bne.n	800aab8 <_free_r+0x6c>
 800aa80:	4406      	add	r6, r0
 800aa82:	b93a      	cbnz	r2, 800aa94 <_free_r+0x48>
 800aa84:	f857 2c08 	ldr.w	r2, [r7, #-8]
 800aa88:	1a9b      	subs	r3, r3, r2
 800aa8a:	4416      	add	r6, r2
 800aa8c:	e9d3 1202 	ldrd	r1, r2, [r3, #8]
 800aa90:	60ca      	str	r2, [r1, #12]
 800aa92:	6091      	str	r1, [r2, #8]
 800aa94:	f046 0201 	orr.w	r2, r6, #1
 800aa98:	605a      	str	r2, [r3, #4]
 800aa9a:	60ab      	str	r3, [r5, #8]
 800aa9c:	4b48      	ldr	r3, [pc, #288]	@ (800abc0 <_free_r+0x174>)
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	42b3      	cmp	r3, r6
 800aaa2:	d804      	bhi.n	800aaae <_free_r+0x62>
 800aaa4:	4b47      	ldr	r3, [pc, #284]	@ (800abc4 <_free_r+0x178>)
 800aaa6:	4620      	mov	r0, r4
 800aaa8:	6819      	ldr	r1, [r3, #0]
 800aaaa:	f7ff ff79 	bl	800a9a0 <_malloc_trim_r>
 800aaae:	4620      	mov	r0, r4
 800aab0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800aab4:	f000 baca 	b.w	800b04c <__malloc_unlock>
 800aab8:	f8cc 6004 	str.w	r6, [ip, #4]
 800aabc:	2a00      	cmp	r2, #0
 800aabe:	d138      	bne.n	800ab32 <_free_r+0xe6>
 800aac0:	f857 1c08 	ldr.w	r1, [r7, #-8]
 800aac4:	1a5b      	subs	r3, r3, r1
 800aac6:	4408      	add	r0, r1
 800aac8:	6899      	ldr	r1, [r3, #8]
 800aaca:	f105 0708 	add.w	r7, r5, #8
 800aace:	42b9      	cmp	r1, r7
 800aad0:	d031      	beq.n	800ab36 <_free_r+0xea>
 800aad2:	68df      	ldr	r7, [r3, #12]
 800aad4:	60cf      	str	r7, [r1, #12]
 800aad6:	60b9      	str	r1, [r7, #8]
 800aad8:	eb0c 0106 	add.w	r1, ip, r6
 800aadc:	6849      	ldr	r1, [r1, #4]
 800aade:	07c9      	lsls	r1, r1, #31
 800aae0:	d40b      	bmi.n	800aafa <_free_r+0xae>
 800aae2:	f8dc 1008 	ldr.w	r1, [ip, #8]
 800aae6:	4430      	add	r0, r6
 800aae8:	bb3a      	cbnz	r2, 800ab3a <_free_r+0xee>
 800aaea:	4e37      	ldr	r6, [pc, #220]	@ (800abc8 <_free_r+0x17c>)
 800aaec:	42b1      	cmp	r1, r6
 800aaee:	d124      	bne.n	800ab3a <_free_r+0xee>
 800aaf0:	e9c5 3304 	strd	r3, r3, [r5, #16]
 800aaf4:	e9c3 1102 	strd	r1, r1, [r3, #8]
 800aaf8:	2201      	movs	r2, #1
 800aafa:	f040 0101 	orr.w	r1, r0, #1
 800aafe:	6059      	str	r1, [r3, #4]
 800ab00:	5018      	str	r0, [r3, r0]
 800ab02:	2a00      	cmp	r2, #0
 800ab04:	d1d3      	bne.n	800aaae <_free_r+0x62>
 800ab06:	f5b0 7f00 	cmp.w	r0, #512	@ 0x200
 800ab0a:	d21b      	bcs.n	800ab44 <_free_r+0xf8>
 800ab0c:	08c2      	lsrs	r2, r0, #3
 800ab0e:	2101      	movs	r1, #1
 800ab10:	0940      	lsrs	r0, r0, #5
 800ab12:	4081      	lsls	r1, r0
 800ab14:	6868      	ldr	r0, [r5, #4]
 800ab16:	3201      	adds	r2, #1
 800ab18:	4301      	orrs	r1, r0
 800ab1a:	6069      	str	r1, [r5, #4]
 800ab1c:	f855 0032 	ldr.w	r0, [r5, r2, lsl #3]
 800ab20:	eb05 01c2 	add.w	r1, r5, r2, lsl #3
 800ab24:	3908      	subs	r1, #8
 800ab26:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800ab2a:	f845 3032 	str.w	r3, [r5, r2, lsl #3]
 800ab2e:	60c3      	str	r3, [r0, #12]
 800ab30:	e7bd      	b.n	800aaae <_free_r+0x62>
 800ab32:	2200      	movs	r2, #0
 800ab34:	e7d0      	b.n	800aad8 <_free_r+0x8c>
 800ab36:	2201      	movs	r2, #1
 800ab38:	e7ce      	b.n	800aad8 <_free_r+0x8c>
 800ab3a:	f8dc 600c 	ldr.w	r6, [ip, #12]
 800ab3e:	60ce      	str	r6, [r1, #12]
 800ab40:	60b1      	str	r1, [r6, #8]
 800ab42:	e7da      	b.n	800aafa <_free_r+0xae>
 800ab44:	f5b0 6f20 	cmp.w	r0, #2560	@ 0xa00
 800ab48:	ea4f 2250 	mov.w	r2, r0, lsr #9
 800ab4c:	d214      	bcs.n	800ab78 <_free_r+0x12c>
 800ab4e:	0982      	lsrs	r2, r0, #6
 800ab50:	3238      	adds	r2, #56	@ 0x38
 800ab52:	1c51      	adds	r1, r2, #1
 800ab54:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 800ab58:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 800ab5c:	428e      	cmp	r6, r1
 800ab5e:	d125      	bne.n	800abac <_free_r+0x160>
 800ab60:	2001      	movs	r0, #1
 800ab62:	1092      	asrs	r2, r2, #2
 800ab64:	fa00 f202 	lsl.w	r2, r0, r2
 800ab68:	6868      	ldr	r0, [r5, #4]
 800ab6a:	4302      	orrs	r2, r0
 800ab6c:	606a      	str	r2, [r5, #4]
 800ab6e:	e9c3 1602 	strd	r1, r6, [r3, #8]
 800ab72:	60b3      	str	r3, [r6, #8]
 800ab74:	60cb      	str	r3, [r1, #12]
 800ab76:	e79a      	b.n	800aaae <_free_r+0x62>
 800ab78:	2a14      	cmp	r2, #20
 800ab7a:	d801      	bhi.n	800ab80 <_free_r+0x134>
 800ab7c:	325b      	adds	r2, #91	@ 0x5b
 800ab7e:	e7e8      	b.n	800ab52 <_free_r+0x106>
 800ab80:	2a54      	cmp	r2, #84	@ 0x54
 800ab82:	d802      	bhi.n	800ab8a <_free_r+0x13e>
 800ab84:	0b02      	lsrs	r2, r0, #12
 800ab86:	326e      	adds	r2, #110	@ 0x6e
 800ab88:	e7e3      	b.n	800ab52 <_free_r+0x106>
 800ab8a:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 800ab8e:	d802      	bhi.n	800ab96 <_free_r+0x14a>
 800ab90:	0bc2      	lsrs	r2, r0, #15
 800ab92:	3277      	adds	r2, #119	@ 0x77
 800ab94:	e7dd      	b.n	800ab52 <_free_r+0x106>
 800ab96:	f240 5154 	movw	r1, #1364	@ 0x554
 800ab9a:	428a      	cmp	r2, r1
 800ab9c:	bf9a      	itte	ls
 800ab9e:	0c82      	lsrls	r2, r0, #18
 800aba0:	327c      	addls	r2, #124	@ 0x7c
 800aba2:	227e      	movhi	r2, #126	@ 0x7e
 800aba4:	e7d5      	b.n	800ab52 <_free_r+0x106>
 800aba6:	6889      	ldr	r1, [r1, #8]
 800aba8:	428e      	cmp	r6, r1
 800abaa:	d004      	beq.n	800abb6 <_free_r+0x16a>
 800abac:	684a      	ldr	r2, [r1, #4]
 800abae:	f022 0203 	bic.w	r2, r2, #3
 800abb2:	4282      	cmp	r2, r0
 800abb4:	d8f7      	bhi.n	800aba6 <_free_r+0x15a>
 800abb6:	68ce      	ldr	r6, [r1, #12]
 800abb8:	e7d9      	b.n	800ab6e <_free_r+0x122>
 800abba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800abbc:	2400017c 	.word	0x2400017c
 800abc0:	24000178 	.word	0x24000178
 800abc4:	24000ac4 	.word	0x24000ac4
 800abc8:	24000184 	.word	0x24000184

0800abcc <_malloc_r>:
 800abcc:	f101 030b 	add.w	r3, r1, #11
 800abd0:	2b16      	cmp	r3, #22
 800abd2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abd6:	4605      	mov	r5, r0
 800abd8:	d906      	bls.n	800abe8 <_malloc_r+0x1c>
 800abda:	f033 0707 	bics.w	r7, r3, #7
 800abde:	d504      	bpl.n	800abea <_malloc_r+0x1e>
 800abe0:	230c      	movs	r3, #12
 800abe2:	602b      	str	r3, [r5, #0]
 800abe4:	2400      	movs	r4, #0
 800abe6:	e1a3      	b.n	800af30 <_malloc_r+0x364>
 800abe8:	2710      	movs	r7, #16
 800abea:	42b9      	cmp	r1, r7
 800abec:	d8f8      	bhi.n	800abe0 <_malloc_r+0x14>
 800abee:	4628      	mov	r0, r5
 800abf0:	f000 fa26 	bl	800b040 <__malloc_lock>
 800abf4:	f5b7 7ffc 	cmp.w	r7, #504	@ 0x1f8
 800abf8:	4eaf      	ldr	r6, [pc, #700]	@ (800aeb8 <_malloc_r+0x2ec>)
 800abfa:	d237      	bcs.n	800ac6c <_malloc_r+0xa0>
 800abfc:	f107 0208 	add.w	r2, r7, #8
 800ac00:	4432      	add	r2, r6
 800ac02:	f1a2 0108 	sub.w	r1, r2, #8
 800ac06:	6854      	ldr	r4, [r2, #4]
 800ac08:	428c      	cmp	r4, r1
 800ac0a:	ea4f 03d7 	mov.w	r3, r7, lsr #3
 800ac0e:	d102      	bne.n	800ac16 <_malloc_r+0x4a>
 800ac10:	68d4      	ldr	r4, [r2, #12]
 800ac12:	42a2      	cmp	r2, r4
 800ac14:	d010      	beq.n	800ac38 <_malloc_r+0x6c>
 800ac16:	6863      	ldr	r3, [r4, #4]
 800ac18:	e9d4 1202 	ldrd	r1, r2, [r4, #8]
 800ac1c:	f023 0303 	bic.w	r3, r3, #3
 800ac20:	60ca      	str	r2, [r1, #12]
 800ac22:	4423      	add	r3, r4
 800ac24:	6091      	str	r1, [r2, #8]
 800ac26:	685a      	ldr	r2, [r3, #4]
 800ac28:	f042 0201 	orr.w	r2, r2, #1
 800ac2c:	605a      	str	r2, [r3, #4]
 800ac2e:	4628      	mov	r0, r5
 800ac30:	f000 fa0c 	bl	800b04c <__malloc_unlock>
 800ac34:	3408      	adds	r4, #8
 800ac36:	e17b      	b.n	800af30 <_malloc_r+0x364>
 800ac38:	3302      	adds	r3, #2
 800ac3a:	6934      	ldr	r4, [r6, #16]
 800ac3c:	499f      	ldr	r1, [pc, #636]	@ (800aebc <_malloc_r+0x2f0>)
 800ac3e:	428c      	cmp	r4, r1
 800ac40:	d077      	beq.n	800ad32 <_malloc_r+0x166>
 800ac42:	6862      	ldr	r2, [r4, #4]
 800ac44:	f022 0c03 	bic.w	ip, r2, #3
 800ac48:	ebac 0007 	sub.w	r0, ip, r7
 800ac4c:	280f      	cmp	r0, #15
 800ac4e:	dd48      	ble.n	800ace2 <_malloc_r+0x116>
 800ac50:	19e2      	adds	r2, r4, r7
 800ac52:	f040 0301 	orr.w	r3, r0, #1
 800ac56:	f047 0701 	orr.w	r7, r7, #1
 800ac5a:	6067      	str	r7, [r4, #4]
 800ac5c:	e9c6 2204 	strd	r2, r2, [r6, #16]
 800ac60:	e9c2 1102 	strd	r1, r1, [r2, #8]
 800ac64:	6053      	str	r3, [r2, #4]
 800ac66:	f844 000c 	str.w	r0, [r4, ip]
 800ac6a:	e7e0      	b.n	800ac2e <_malloc_r+0x62>
 800ac6c:	0a7b      	lsrs	r3, r7, #9
 800ac6e:	d02a      	beq.n	800acc6 <_malloc_r+0xfa>
 800ac70:	2b04      	cmp	r3, #4
 800ac72:	d812      	bhi.n	800ac9a <_malloc_r+0xce>
 800ac74:	09bb      	lsrs	r3, r7, #6
 800ac76:	3338      	adds	r3, #56	@ 0x38
 800ac78:	1c5a      	adds	r2, r3, #1
 800ac7a:	eb06 02c2 	add.w	r2, r6, r2, lsl #3
 800ac7e:	f1a2 0c08 	sub.w	ip, r2, #8
 800ac82:	6854      	ldr	r4, [r2, #4]
 800ac84:	4564      	cmp	r4, ip
 800ac86:	d006      	beq.n	800ac96 <_malloc_r+0xca>
 800ac88:	6862      	ldr	r2, [r4, #4]
 800ac8a:	f022 0203 	bic.w	r2, r2, #3
 800ac8e:	1bd0      	subs	r0, r2, r7
 800ac90:	280f      	cmp	r0, #15
 800ac92:	dd1c      	ble.n	800acce <_malloc_r+0x102>
 800ac94:	3b01      	subs	r3, #1
 800ac96:	3301      	adds	r3, #1
 800ac98:	e7cf      	b.n	800ac3a <_malloc_r+0x6e>
 800ac9a:	2b14      	cmp	r3, #20
 800ac9c:	d801      	bhi.n	800aca2 <_malloc_r+0xd6>
 800ac9e:	335b      	adds	r3, #91	@ 0x5b
 800aca0:	e7ea      	b.n	800ac78 <_malloc_r+0xac>
 800aca2:	2b54      	cmp	r3, #84	@ 0x54
 800aca4:	d802      	bhi.n	800acac <_malloc_r+0xe0>
 800aca6:	0b3b      	lsrs	r3, r7, #12
 800aca8:	336e      	adds	r3, #110	@ 0x6e
 800acaa:	e7e5      	b.n	800ac78 <_malloc_r+0xac>
 800acac:	f5b3 7faa 	cmp.w	r3, #340	@ 0x154
 800acb0:	d802      	bhi.n	800acb8 <_malloc_r+0xec>
 800acb2:	0bfb      	lsrs	r3, r7, #15
 800acb4:	3377      	adds	r3, #119	@ 0x77
 800acb6:	e7df      	b.n	800ac78 <_malloc_r+0xac>
 800acb8:	f240 5254 	movw	r2, #1364	@ 0x554
 800acbc:	4293      	cmp	r3, r2
 800acbe:	d804      	bhi.n	800acca <_malloc_r+0xfe>
 800acc0:	0cbb      	lsrs	r3, r7, #18
 800acc2:	337c      	adds	r3, #124	@ 0x7c
 800acc4:	e7d8      	b.n	800ac78 <_malloc_r+0xac>
 800acc6:	233f      	movs	r3, #63	@ 0x3f
 800acc8:	e7d6      	b.n	800ac78 <_malloc_r+0xac>
 800acca:	237e      	movs	r3, #126	@ 0x7e
 800accc:	e7d4      	b.n	800ac78 <_malloc_r+0xac>
 800acce:	2800      	cmp	r0, #0
 800acd0:	68e1      	ldr	r1, [r4, #12]
 800acd2:	db04      	blt.n	800acde <_malloc_r+0x112>
 800acd4:	68a3      	ldr	r3, [r4, #8]
 800acd6:	60d9      	str	r1, [r3, #12]
 800acd8:	608b      	str	r3, [r1, #8]
 800acda:	18a3      	adds	r3, r4, r2
 800acdc:	e7a3      	b.n	800ac26 <_malloc_r+0x5a>
 800acde:	460c      	mov	r4, r1
 800ace0:	e7d0      	b.n	800ac84 <_malloc_r+0xb8>
 800ace2:	2800      	cmp	r0, #0
 800ace4:	e9c6 1104 	strd	r1, r1, [r6, #16]
 800ace8:	db07      	blt.n	800acfa <_malloc_r+0x12e>
 800acea:	44a4      	add	ip, r4
 800acec:	f8dc 3004 	ldr.w	r3, [ip, #4]
 800acf0:	f043 0301 	orr.w	r3, r3, #1
 800acf4:	f8cc 3004 	str.w	r3, [ip, #4]
 800acf8:	e799      	b.n	800ac2e <_malloc_r+0x62>
 800acfa:	f5bc 7f00 	cmp.w	ip, #512	@ 0x200
 800acfe:	6870      	ldr	r0, [r6, #4]
 800ad00:	f080 8095 	bcs.w	800ae2e <_malloc_r+0x262>
 800ad04:	ea4f 02dc 	mov.w	r2, ip, lsr #3
 800ad08:	ea4f 1e5c 	mov.w	lr, ip, lsr #5
 800ad0c:	f04f 0c01 	mov.w	ip, #1
 800ad10:	3201      	adds	r2, #1
 800ad12:	fa0c fc0e 	lsl.w	ip, ip, lr
 800ad16:	ea4c 0000 	orr.w	r0, ip, r0
 800ad1a:	6070      	str	r0, [r6, #4]
 800ad1c:	f856 c032 	ldr.w	ip, [r6, r2, lsl #3]
 800ad20:	eb06 00c2 	add.w	r0, r6, r2, lsl #3
 800ad24:	3808      	subs	r0, #8
 800ad26:	e9c4 c002 	strd	ip, r0, [r4, #8]
 800ad2a:	f846 4032 	str.w	r4, [r6, r2, lsl #3]
 800ad2e:	f8cc 400c 	str.w	r4, [ip, #12]
 800ad32:	1098      	asrs	r0, r3, #2
 800ad34:	2201      	movs	r2, #1
 800ad36:	4082      	lsls	r2, r0
 800ad38:	6870      	ldr	r0, [r6, #4]
 800ad3a:	4290      	cmp	r0, r2
 800ad3c:	d326      	bcc.n	800ad8c <_malloc_r+0x1c0>
 800ad3e:	4210      	tst	r0, r2
 800ad40:	d106      	bne.n	800ad50 <_malloc_r+0x184>
 800ad42:	f023 0303 	bic.w	r3, r3, #3
 800ad46:	0052      	lsls	r2, r2, #1
 800ad48:	4210      	tst	r0, r2
 800ad4a:	f103 0304 	add.w	r3, r3, #4
 800ad4e:	d0fa      	beq.n	800ad46 <_malloc_r+0x17a>
 800ad50:	eb06 08c3 	add.w	r8, r6, r3, lsl #3
 800ad54:	46c1      	mov	r9, r8
 800ad56:	469e      	mov	lr, r3
 800ad58:	f8d9 400c 	ldr.w	r4, [r9, #12]
 800ad5c:	454c      	cmp	r4, r9
 800ad5e:	f040 80b9 	bne.w	800aed4 <_malloc_r+0x308>
 800ad62:	f10e 0e01 	add.w	lr, lr, #1
 800ad66:	f01e 0f03 	tst.w	lr, #3
 800ad6a:	f109 0908 	add.w	r9, r9, #8
 800ad6e:	d1f3      	bne.n	800ad58 <_malloc_r+0x18c>
 800ad70:	0798      	lsls	r0, r3, #30
 800ad72:	f040 80e3 	bne.w	800af3c <_malloc_r+0x370>
 800ad76:	6873      	ldr	r3, [r6, #4]
 800ad78:	ea23 0302 	bic.w	r3, r3, r2
 800ad7c:	6073      	str	r3, [r6, #4]
 800ad7e:	6870      	ldr	r0, [r6, #4]
 800ad80:	0052      	lsls	r2, r2, #1
 800ad82:	4290      	cmp	r0, r2
 800ad84:	d302      	bcc.n	800ad8c <_malloc_r+0x1c0>
 800ad86:	2a00      	cmp	r2, #0
 800ad88:	f040 80e5 	bne.w	800af56 <_malloc_r+0x38a>
 800ad8c:	f8d6 a008 	ldr.w	sl, [r6, #8]
 800ad90:	f8da 3004 	ldr.w	r3, [sl, #4]
 800ad94:	f023 0903 	bic.w	r9, r3, #3
 800ad98:	45b9      	cmp	r9, r7
 800ad9a:	d304      	bcc.n	800ada6 <_malloc_r+0x1da>
 800ad9c:	eba9 0207 	sub.w	r2, r9, r7
 800ada0:	2a0f      	cmp	r2, #15
 800ada2:	f300 8141 	bgt.w	800b028 <_malloc_r+0x45c>
 800ada6:	4b46      	ldr	r3, [pc, #280]	@ (800aec0 <_malloc_r+0x2f4>)
 800ada8:	6819      	ldr	r1, [r3, #0]
 800adaa:	3110      	adds	r1, #16
 800adac:	4439      	add	r1, r7
 800adae:	2008      	movs	r0, #8
 800adb0:	9101      	str	r1, [sp, #4]
 800adb2:	f001 fdcf 	bl	800c954 <sysconf>
 800adb6:	4a43      	ldr	r2, [pc, #268]	@ (800aec4 <_malloc_r+0x2f8>)
 800adb8:	9901      	ldr	r1, [sp, #4]
 800adba:	6813      	ldr	r3, [r2, #0]
 800adbc:	3301      	adds	r3, #1
 800adbe:	bf1f      	itttt	ne
 800adc0:	f101 31ff 	addne.w	r1, r1, #4294967295
 800adc4:	1809      	addne	r1, r1, r0
 800adc6:	4243      	negne	r3, r0
 800adc8:	4019      	andne	r1, r3
 800adca:	4680      	mov	r8, r0
 800adcc:	4628      	mov	r0, r5
 800adce:	9101      	str	r1, [sp, #4]
 800add0:	f001 fd9c 	bl	800c90c <_sbrk_r>
 800add4:	1c42      	adds	r2, r0, #1
 800add6:	eb0a 0b09 	add.w	fp, sl, r9
 800adda:	4604      	mov	r4, r0
 800addc:	f000 80f7 	beq.w	800afce <_malloc_r+0x402>
 800ade0:	4583      	cmp	fp, r0
 800ade2:	9901      	ldr	r1, [sp, #4]
 800ade4:	4a37      	ldr	r2, [pc, #220]	@ (800aec4 <_malloc_r+0x2f8>)
 800ade6:	d902      	bls.n	800adee <_malloc_r+0x222>
 800ade8:	45b2      	cmp	sl, r6
 800adea:	f040 80f0 	bne.w	800afce <_malloc_r+0x402>
 800adee:	4b36      	ldr	r3, [pc, #216]	@ (800aec8 <_malloc_r+0x2fc>)
 800adf0:	6818      	ldr	r0, [r3, #0]
 800adf2:	45a3      	cmp	fp, r4
 800adf4:	eb00 0e01 	add.w	lr, r0, r1
 800adf8:	f8c3 e000 	str.w	lr, [r3]
 800adfc:	f108 3cff 	add.w	ip, r8, #4294967295
 800ae00:	f040 80ab 	bne.w	800af5a <_malloc_r+0x38e>
 800ae04:	ea1b 0f0c 	tst.w	fp, ip
 800ae08:	f040 80a7 	bne.w	800af5a <_malloc_r+0x38e>
 800ae0c:	68b2      	ldr	r2, [r6, #8]
 800ae0e:	4449      	add	r1, r9
 800ae10:	f041 0101 	orr.w	r1, r1, #1
 800ae14:	6051      	str	r1, [r2, #4]
 800ae16:	4a2d      	ldr	r2, [pc, #180]	@ (800aecc <_malloc_r+0x300>)
 800ae18:	681b      	ldr	r3, [r3, #0]
 800ae1a:	6811      	ldr	r1, [r2, #0]
 800ae1c:	428b      	cmp	r3, r1
 800ae1e:	bf88      	it	hi
 800ae20:	6013      	strhi	r3, [r2, #0]
 800ae22:	4a2b      	ldr	r2, [pc, #172]	@ (800aed0 <_malloc_r+0x304>)
 800ae24:	6811      	ldr	r1, [r2, #0]
 800ae26:	428b      	cmp	r3, r1
 800ae28:	bf88      	it	hi
 800ae2a:	6013      	strhi	r3, [r2, #0]
 800ae2c:	e0cf      	b.n	800afce <_malloc_r+0x402>
 800ae2e:	f5bc 6f20 	cmp.w	ip, #2560	@ 0xa00
 800ae32:	ea4f 225c 	mov.w	r2, ip, lsr #9
 800ae36:	d218      	bcs.n	800ae6a <_malloc_r+0x29e>
 800ae38:	ea4f 129c 	mov.w	r2, ip, lsr #6
 800ae3c:	3238      	adds	r2, #56	@ 0x38
 800ae3e:	f102 0e01 	add.w	lr, r2, #1
 800ae42:	eb06 08c2 	add.w	r8, r6, r2, lsl #3
 800ae46:	f856 e03e 	ldr.w	lr, [r6, lr, lsl #3]
 800ae4a:	45f0      	cmp	r8, lr
 800ae4c:	d12b      	bne.n	800aea6 <_malloc_r+0x2da>
 800ae4e:	1092      	asrs	r2, r2, #2
 800ae50:	f04f 0c01 	mov.w	ip, #1
 800ae54:	fa0c f202 	lsl.w	r2, ip, r2
 800ae58:	4302      	orrs	r2, r0
 800ae5a:	6072      	str	r2, [r6, #4]
 800ae5c:	e9c4 e802 	strd	lr, r8, [r4, #8]
 800ae60:	f8c8 4008 	str.w	r4, [r8, #8]
 800ae64:	f8ce 400c 	str.w	r4, [lr, #12]
 800ae68:	e763      	b.n	800ad32 <_malloc_r+0x166>
 800ae6a:	2a14      	cmp	r2, #20
 800ae6c:	d801      	bhi.n	800ae72 <_malloc_r+0x2a6>
 800ae6e:	325b      	adds	r2, #91	@ 0x5b
 800ae70:	e7e5      	b.n	800ae3e <_malloc_r+0x272>
 800ae72:	2a54      	cmp	r2, #84	@ 0x54
 800ae74:	d803      	bhi.n	800ae7e <_malloc_r+0x2b2>
 800ae76:	ea4f 321c 	mov.w	r2, ip, lsr #12
 800ae7a:	326e      	adds	r2, #110	@ 0x6e
 800ae7c:	e7df      	b.n	800ae3e <_malloc_r+0x272>
 800ae7e:	f5b2 7faa 	cmp.w	r2, #340	@ 0x154
 800ae82:	d803      	bhi.n	800ae8c <_malloc_r+0x2c0>
 800ae84:	ea4f 32dc 	mov.w	r2, ip, lsr #15
 800ae88:	3277      	adds	r2, #119	@ 0x77
 800ae8a:	e7d8      	b.n	800ae3e <_malloc_r+0x272>
 800ae8c:	f240 5e54 	movw	lr, #1364	@ 0x554
 800ae90:	4572      	cmp	r2, lr
 800ae92:	bf9a      	itte	ls
 800ae94:	ea4f 429c 	movls.w	r2, ip, lsr #18
 800ae98:	327c      	addls	r2, #124	@ 0x7c
 800ae9a:	227e      	movhi	r2, #126	@ 0x7e
 800ae9c:	e7cf      	b.n	800ae3e <_malloc_r+0x272>
 800ae9e:	f8de e008 	ldr.w	lr, [lr, #8]
 800aea2:	45f0      	cmp	r8, lr
 800aea4:	d005      	beq.n	800aeb2 <_malloc_r+0x2e6>
 800aea6:	f8de 2004 	ldr.w	r2, [lr, #4]
 800aeaa:	f022 0203 	bic.w	r2, r2, #3
 800aeae:	4562      	cmp	r2, ip
 800aeb0:	d8f5      	bhi.n	800ae9e <_malloc_r+0x2d2>
 800aeb2:	f8de 800c 	ldr.w	r8, [lr, #12]
 800aeb6:	e7d1      	b.n	800ae5c <_malloc_r+0x290>
 800aeb8:	2400017c 	.word	0x2400017c
 800aebc:	24000184 	.word	0x24000184
 800aec0:	24000ac4 	.word	0x24000ac4
 800aec4:	24000174 	.word	0x24000174
 800aec8:	24000a94 	.word	0x24000a94
 800aecc:	24000ac0 	.word	0x24000ac0
 800aed0:	24000abc 	.word	0x24000abc
 800aed4:	6860      	ldr	r0, [r4, #4]
 800aed6:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 800aeda:	f020 0003 	bic.w	r0, r0, #3
 800aede:	eba0 0a07 	sub.w	sl, r0, r7
 800aee2:	f1ba 0f0f 	cmp.w	sl, #15
 800aee6:	dd12      	ble.n	800af0e <_malloc_r+0x342>
 800aee8:	68a3      	ldr	r3, [r4, #8]
 800aeea:	19e2      	adds	r2, r4, r7
 800aeec:	f047 0701 	orr.w	r7, r7, #1
 800aef0:	6067      	str	r7, [r4, #4]
 800aef2:	f8c3 c00c 	str.w	ip, [r3, #12]
 800aef6:	f8cc 3008 	str.w	r3, [ip, #8]
 800aefa:	f04a 0301 	orr.w	r3, sl, #1
 800aefe:	e9c6 2204 	strd	r2, r2, [r6, #16]
 800af02:	e9c2 1102 	strd	r1, r1, [r2, #8]
 800af06:	6053      	str	r3, [r2, #4]
 800af08:	f844 a000 	str.w	sl, [r4, r0]
 800af0c:	e68f      	b.n	800ac2e <_malloc_r+0x62>
 800af0e:	f1ba 0f00 	cmp.w	sl, #0
 800af12:	db11      	blt.n	800af38 <_malloc_r+0x36c>
 800af14:	4420      	add	r0, r4
 800af16:	6843      	ldr	r3, [r0, #4]
 800af18:	f043 0301 	orr.w	r3, r3, #1
 800af1c:	6043      	str	r3, [r0, #4]
 800af1e:	f854 3f08 	ldr.w	r3, [r4, #8]!
 800af22:	4628      	mov	r0, r5
 800af24:	f8c3 c00c 	str.w	ip, [r3, #12]
 800af28:	f8cc 3008 	str.w	r3, [ip, #8]
 800af2c:	f000 f88e 	bl	800b04c <__malloc_unlock>
 800af30:	4620      	mov	r0, r4
 800af32:	b003      	add	sp, #12
 800af34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800af38:	4664      	mov	r4, ip
 800af3a:	e70f      	b.n	800ad5c <_malloc_r+0x190>
 800af3c:	f858 0908 	ldr.w	r0, [r8], #-8
 800af40:	4540      	cmp	r0, r8
 800af42:	f103 33ff 	add.w	r3, r3, #4294967295
 800af46:	f43f af13 	beq.w	800ad70 <_malloc_r+0x1a4>
 800af4a:	e718      	b.n	800ad7e <_malloc_r+0x1b2>
 800af4c:	3304      	adds	r3, #4
 800af4e:	0052      	lsls	r2, r2, #1
 800af50:	4210      	tst	r0, r2
 800af52:	d0fb      	beq.n	800af4c <_malloc_r+0x380>
 800af54:	e6fc      	b.n	800ad50 <_malloc_r+0x184>
 800af56:	4673      	mov	r3, lr
 800af58:	e7fa      	b.n	800af50 <_malloc_r+0x384>
 800af5a:	6810      	ldr	r0, [r2, #0]
 800af5c:	3001      	adds	r0, #1
 800af5e:	bf1b      	ittet	ne
 800af60:	eba4 0b0b 	subne.w	fp, r4, fp
 800af64:	eb0b 020e 	addne.w	r2, fp, lr
 800af68:	6014      	streq	r4, [r2, #0]
 800af6a:	601a      	strne	r2, [r3, #0]
 800af6c:	f014 0b07 	ands.w	fp, r4, #7
 800af70:	bf1a      	itte	ne
 800af72:	f1cb 0008 	rsbne	r0, fp, #8
 800af76:	1824      	addne	r4, r4, r0
 800af78:	4658      	moveq	r0, fp
 800af7a:	1862      	adds	r2, r4, r1
 800af7c:	ea02 010c 	and.w	r1, r2, ip
 800af80:	4480      	add	r8, r0
 800af82:	eba8 0801 	sub.w	r8, r8, r1
 800af86:	ea08 080c 	and.w	r8, r8, ip
 800af8a:	4641      	mov	r1, r8
 800af8c:	4628      	mov	r0, r5
 800af8e:	9201      	str	r2, [sp, #4]
 800af90:	f001 fcbc 	bl	800c90c <_sbrk_r>
 800af94:	1c43      	adds	r3, r0, #1
 800af96:	9a01      	ldr	r2, [sp, #4]
 800af98:	4b28      	ldr	r3, [pc, #160]	@ (800b03c <_malloc_r+0x470>)
 800af9a:	d107      	bne.n	800afac <_malloc_r+0x3e0>
 800af9c:	f1bb 0f00 	cmp.w	fp, #0
 800afa0:	d023      	beq.n	800afea <_malloc_r+0x41e>
 800afa2:	f1ab 0008 	sub.w	r0, fp, #8
 800afa6:	4410      	add	r0, r2
 800afa8:	f04f 0800 	mov.w	r8, #0
 800afac:	681a      	ldr	r2, [r3, #0]
 800afae:	60b4      	str	r4, [r6, #8]
 800afb0:	1b00      	subs	r0, r0, r4
 800afb2:	4440      	add	r0, r8
 800afb4:	4442      	add	r2, r8
 800afb6:	f040 0001 	orr.w	r0, r0, #1
 800afba:	45b2      	cmp	sl, r6
 800afbc:	601a      	str	r2, [r3, #0]
 800afbe:	6060      	str	r0, [r4, #4]
 800afc0:	f43f af29 	beq.w	800ae16 <_malloc_r+0x24a>
 800afc4:	f1b9 0f0f 	cmp.w	r9, #15
 800afc8:	d812      	bhi.n	800aff0 <_malloc_r+0x424>
 800afca:	2301      	movs	r3, #1
 800afcc:	6063      	str	r3, [r4, #4]
 800afce:	68b3      	ldr	r3, [r6, #8]
 800afd0:	685b      	ldr	r3, [r3, #4]
 800afd2:	f023 0303 	bic.w	r3, r3, #3
 800afd6:	42bb      	cmp	r3, r7
 800afd8:	eba3 0207 	sub.w	r2, r3, r7
 800afdc:	d301      	bcc.n	800afe2 <_malloc_r+0x416>
 800afde:	2a0f      	cmp	r2, #15
 800afe0:	dc22      	bgt.n	800b028 <_malloc_r+0x45c>
 800afe2:	4628      	mov	r0, r5
 800afe4:	f000 f832 	bl	800b04c <__malloc_unlock>
 800afe8:	e5fc      	b.n	800abe4 <_malloc_r+0x18>
 800afea:	4610      	mov	r0, r2
 800afec:	46d8      	mov	r8, fp
 800afee:	e7dd      	b.n	800afac <_malloc_r+0x3e0>
 800aff0:	f8da 2004 	ldr.w	r2, [sl, #4]
 800aff4:	f1a9 090c 	sub.w	r9, r9, #12
 800aff8:	f029 0907 	bic.w	r9, r9, #7
 800affc:	f002 0201 	and.w	r2, r2, #1
 800b000:	ea42 0209 	orr.w	r2, r2, r9
 800b004:	f8ca 2004 	str.w	r2, [sl, #4]
 800b008:	2105      	movs	r1, #5
 800b00a:	eb0a 0209 	add.w	r2, sl, r9
 800b00e:	f1b9 0f0f 	cmp.w	r9, #15
 800b012:	e9c2 1101 	strd	r1, r1, [r2, #4]
 800b016:	f67f aefe 	bls.w	800ae16 <_malloc_r+0x24a>
 800b01a:	f10a 0108 	add.w	r1, sl, #8
 800b01e:	4628      	mov	r0, r5
 800b020:	f7ff fd14 	bl	800aa4c <_free_r>
 800b024:	4b05      	ldr	r3, [pc, #20]	@ (800b03c <_malloc_r+0x470>)
 800b026:	e6f6      	b.n	800ae16 <_malloc_r+0x24a>
 800b028:	68b4      	ldr	r4, [r6, #8]
 800b02a:	f047 0301 	orr.w	r3, r7, #1
 800b02e:	4427      	add	r7, r4
 800b030:	f042 0201 	orr.w	r2, r2, #1
 800b034:	6063      	str	r3, [r4, #4]
 800b036:	60b7      	str	r7, [r6, #8]
 800b038:	607a      	str	r2, [r7, #4]
 800b03a:	e5f8      	b.n	800ac2e <_malloc_r+0x62>
 800b03c:	24000a94 	.word	0x24000a94

0800b040 <__malloc_lock>:
 800b040:	4801      	ldr	r0, [pc, #4]	@ (800b048 <__malloc_lock+0x8>)
 800b042:	f7ff bc9b 	b.w	800a97c <__retarget_lock_acquire_recursive>
 800b046:	bf00      	nop
 800b048:	24000a8c 	.word	0x24000a8c

0800b04c <__malloc_unlock>:
 800b04c:	4801      	ldr	r0, [pc, #4]	@ (800b054 <__malloc_unlock+0x8>)
 800b04e:	f7ff bc96 	b.w	800a97e <__retarget_lock_release_recursive>
 800b052:	bf00      	nop
 800b054:	24000a8c 	.word	0x24000a8c

0800b058 <_vfprintf_r>:
 800b058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b05c:	ed2d 8b04 	vpush	{d8-d9}
 800b060:	b0cb      	sub	sp, #300	@ 0x12c
 800b062:	468b      	mov	fp, r1
 800b064:	4692      	mov	sl, r2
 800b066:	461c      	mov	r4, r3
 800b068:	461f      	mov	r7, r3
 800b06a:	9002      	str	r0, [sp, #8]
 800b06c:	f001 fc4a 	bl	800c904 <_localeconv_r>
 800b070:	6803      	ldr	r3, [r0, #0]
 800b072:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b074:	4618      	mov	r0, r3
 800b076:	f7f5 f93b 	bl	80002f0 <strlen>
 800b07a:	9b02      	ldr	r3, [sp, #8]
 800b07c:	9009      	str	r0, [sp, #36]	@ 0x24
 800b07e:	b123      	cbz	r3, 800b08a <_vfprintf_r+0x32>
 800b080:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b082:	b913      	cbnz	r3, 800b08a <_vfprintf_r+0x32>
 800b084:	9802      	ldr	r0, [sp, #8]
 800b086:	f7ff fb21 	bl	800a6cc <__sinit>
 800b08a:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
 800b08e:	07dd      	lsls	r5, r3, #31
 800b090:	d407      	bmi.n	800b0a2 <_vfprintf_r+0x4a>
 800b092:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800b096:	0598      	lsls	r0, r3, #22
 800b098:	d403      	bmi.n	800b0a2 <_vfprintf_r+0x4a>
 800b09a:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
 800b09e:	f7ff fc6d 	bl	800a97c <__retarget_lock_acquire_recursive>
 800b0a2:	f9bb 300c 	ldrsh.w	r3, [fp, #12]
 800b0a6:	0499      	lsls	r1, r3, #18
 800b0a8:	d409      	bmi.n	800b0be <_vfprintf_r+0x66>
 800b0aa:	f8db 2064 	ldr.w	r2, [fp, #100]	@ 0x64
 800b0ae:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800b0b2:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800b0b6:	f8ab 300c 	strh.w	r3, [fp, #12]
 800b0ba:	f8cb 2064 	str.w	r2, [fp, #100]	@ 0x64
 800b0be:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
 800b0c2:	049a      	lsls	r2, r3, #18
 800b0c4:	d50a      	bpl.n	800b0dc <_vfprintf_r+0x84>
 800b0c6:	07de      	lsls	r6, r3, #31
 800b0c8:	d517      	bpl.n	800b0fa <_vfprintf_r+0xa2>
 800b0ca:	f04f 33ff 	mov.w	r3, #4294967295
 800b0ce:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b0d0:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800b0d2:	b04b      	add	sp, #300	@ 0x12c
 800b0d4:	ecbd 8b04 	vpop	{d8-d9}
 800b0d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0dc:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800b0e0:	071d      	lsls	r5, r3, #28
 800b0e2:	d502      	bpl.n	800b0ea <_vfprintf_r+0x92>
 800b0e4:	f8db 3010 	ldr.w	r3, [fp, #16]
 800b0e8:	b983      	cbnz	r3, 800b10c <_vfprintf_r+0xb4>
 800b0ea:	9802      	ldr	r0, [sp, #8]
 800b0ec:	4659      	mov	r1, fp
 800b0ee:	f001 fb85 	bl	800c7fc <__swsetup_r>
 800b0f2:	b158      	cbz	r0, 800b10c <_vfprintf_r+0xb4>
 800b0f4:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
 800b0f8:	e7e5      	b.n	800b0c6 <_vfprintf_r+0x6e>
 800b0fa:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800b0fe:	0598      	lsls	r0, r3, #22
 800b100:	d4e3      	bmi.n	800b0ca <_vfprintf_r+0x72>
 800b102:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
 800b106:	f7ff fc3a 	bl	800a97e <__retarget_lock_release_recursive>
 800b10a:	e7de      	b.n	800b0ca <_vfprintf_r+0x72>
 800b10c:	f9bb 300c 	ldrsh.w	r3, [fp, #12]
 800b110:	f003 021a 	and.w	r2, r3, #26
 800b114:	2a0a      	cmp	r2, #10
 800b116:	d118      	bne.n	800b14a <_vfprintf_r+0xf2>
 800b118:	f9bb 200e 	ldrsh.w	r2, [fp, #14]
 800b11c:	2a00      	cmp	r2, #0
 800b11e:	db14      	blt.n	800b14a <_vfprintf_r+0xf2>
 800b120:	f8db 2064 	ldr.w	r2, [fp, #100]	@ 0x64
 800b124:	07d1      	lsls	r1, r2, #31
 800b126:	d405      	bmi.n	800b134 <_vfprintf_r+0xdc>
 800b128:	059a      	lsls	r2, r3, #22
 800b12a:	d403      	bmi.n	800b134 <_vfprintf_r+0xdc>
 800b12c:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
 800b130:	f7ff fc25 	bl	800a97e <__retarget_lock_release_recursive>
 800b134:	9802      	ldr	r0, [sp, #8]
 800b136:	4623      	mov	r3, r4
 800b138:	4652      	mov	r2, sl
 800b13a:	4659      	mov	r1, fp
 800b13c:	b04b      	add	sp, #300	@ 0x12c
 800b13e:	ecbd 8b04 	vpop	{d8-d9}
 800b142:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b146:	f001 b969 	b.w	800c41c <__sbprintf>
 800b14a:	2300      	movs	r3, #0
 800b14c:	e9cd 331f 	strd	r3, r3, [sp, #124]	@ 0x7c
 800b150:	ed9f 8b97 	vldr	d8, [pc, #604]	@ 800b3b0 <_vfprintf_r+0x358>
 800b154:	e9cd 3311 	strd	r3, r3, [sp, #68]	@ 0x44
 800b158:	ac21      	add	r4, sp, #132	@ 0x84
 800b15a:	941e      	str	r4, [sp, #120]	@ 0x78
 800b15c:	9303      	str	r3, [sp, #12]
 800b15e:	9307      	str	r3, [sp, #28]
 800b160:	930e      	str	r3, [sp, #56]	@ 0x38
 800b162:	9310      	str	r3, [sp, #64]	@ 0x40
 800b164:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b166:	4653      	mov	r3, sl
 800b168:	461d      	mov	r5, r3
 800b16a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b16e:	b10a      	cbz	r2, 800b174 <_vfprintf_r+0x11c>
 800b170:	2a25      	cmp	r2, #37	@ 0x25
 800b172:	d1f9      	bne.n	800b168 <_vfprintf_r+0x110>
 800b174:	ebb5 060a 	subs.w	r6, r5, sl
 800b178:	d00d      	beq.n	800b196 <_vfprintf_r+0x13e>
 800b17a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b17c:	4433      	add	r3, r6
 800b17e:	9320      	str	r3, [sp, #128]	@ 0x80
 800b180:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800b182:	3301      	adds	r3, #1
 800b184:	2b07      	cmp	r3, #7
 800b186:	e9c4 a600 	strd	sl, r6, [r4]
 800b18a:	931f      	str	r3, [sp, #124]	@ 0x7c
 800b18c:	dc75      	bgt.n	800b27a <_vfprintf_r+0x222>
 800b18e:	3408      	adds	r4, #8
 800b190:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b192:	4433      	add	r3, r6
 800b194:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b196:	782b      	ldrb	r3, [r5, #0]
 800b198:	2b00      	cmp	r3, #0
 800b19a:	f001 80fa 	beq.w	800c392 <_vfprintf_r+0x133a>
 800b19e:	2200      	movs	r2, #0
 800b1a0:	1c6b      	adds	r3, r5, #1
 800b1a2:	f88d 205b 	strb.w	r2, [sp, #91]	@ 0x5b
 800b1a6:	f04f 36ff 	mov.w	r6, #4294967295
 800b1aa:	920a      	str	r2, [sp, #40]	@ 0x28
 800b1ac:	4615      	mov	r5, r2
 800b1ae:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b1b2:	9204      	str	r2, [sp, #16]
 800b1b4:	9308      	str	r3, [sp, #32]
 800b1b6:	9b04      	ldr	r3, [sp, #16]
 800b1b8:	3b20      	subs	r3, #32
 800b1ba:	2b5a      	cmp	r3, #90	@ 0x5a
 800b1bc:	f200 8571 	bhi.w	800bca2 <_vfprintf_r+0xc4a>
 800b1c0:	e8df f013 	tbh	[pc, r3, lsl #1]
 800b1c4:	056f009d 	.word	0x056f009d
 800b1c8:	00a5056f 	.word	0x00a5056f
 800b1cc:	056f056f 	.word	0x056f056f
 800b1d0:	0085056f 	.word	0x0085056f
 800b1d4:	056f056f 	.word	0x056f056f
 800b1d8:	00b200a8 	.word	0x00b200a8
 800b1dc:	00af056f 	.word	0x00af056f
 800b1e0:	056f00b4 	.word	0x056f00b4
 800b1e4:	00d200cf 	.word	0x00d200cf
 800b1e8:	00d200d2 	.word	0x00d200d2
 800b1ec:	00d200d2 	.word	0x00d200d2
 800b1f0:	00d200d2 	.word	0x00d200d2
 800b1f4:	00d200d2 	.word	0x00d200d2
 800b1f8:	056f056f 	.word	0x056f056f
 800b1fc:	056f056f 	.word	0x056f056f
 800b200:	056f056f 	.word	0x056f056f
 800b204:	014a056f 	.word	0x014a056f
 800b208:	0109056f 	.word	0x0109056f
 800b20c:	014a011b 	.word	0x014a011b
 800b210:	014a014a 	.word	0x014a014a
 800b214:	056f056f 	.word	0x056f056f
 800b218:	056f056f 	.word	0x056f056f
 800b21c:	056f00e5 	.word	0x056f00e5
 800b220:	0467056f 	.word	0x0467056f
 800b224:	056f056f 	.word	0x056f056f
 800b228:	04b1056f 	.word	0x04b1056f
 800b22c:	04d0056f 	.word	0x04d0056f
 800b230:	056f056f 	.word	0x056f056f
 800b234:	056f04f3 	.word	0x056f04f3
 800b238:	056f056f 	.word	0x056f056f
 800b23c:	056f056f 	.word	0x056f056f
 800b240:	056f056f 	.word	0x056f056f
 800b244:	014a056f 	.word	0x014a056f
 800b248:	0109056f 	.word	0x0109056f
 800b24c:	014a011d 	.word	0x014a011d
 800b250:	014a014a 	.word	0x014a014a
 800b254:	011d00e8 	.word	0x011d00e8
 800b258:	056f0103 	.word	0x056f0103
 800b25c:	056f00fc 	.word	0x056f00fc
 800b260:	0469044b 	.word	0x0469044b
 800b264:	0103049f 	.word	0x0103049f
 800b268:	04b1056f 	.word	0x04b1056f
 800b26c:	04d2009b 	.word	0x04d2009b
 800b270:	056f056f 	.word	0x056f056f
 800b274:	056f0065 	.word	0x056f0065
 800b278:	009b      	.short	0x009b
 800b27a:	9802      	ldr	r0, [sp, #8]
 800b27c:	aa1e      	add	r2, sp, #120	@ 0x78
 800b27e:	4659      	mov	r1, fp
 800b280:	f001 f90c 	bl	800c49c <__sprint_r>
 800b284:	2800      	cmp	r0, #0
 800b286:	f040 8139 	bne.w	800b4fc <_vfprintf_r+0x4a4>
 800b28a:	ac21      	add	r4, sp, #132	@ 0x84
 800b28c:	e780      	b.n	800b190 <_vfprintf_r+0x138>
 800b28e:	4b4a      	ldr	r3, [pc, #296]	@ (800b3b8 <_vfprintf_r+0x360>)
 800b290:	9312      	str	r3, [sp, #72]	@ 0x48
 800b292:	f015 0320 	ands.w	r3, r5, #32
 800b296:	f000 848b 	beq.w	800bbb0 <_vfprintf_r+0xb58>
 800b29a:	3707      	adds	r7, #7
 800b29c:	f027 0307 	bic.w	r3, r7, #7
 800b2a0:	461a      	mov	r2, r3
 800b2a2:	f8d3 8004 	ldr.w	r8, [r3, #4]
 800b2a6:	f852 7b08 	ldr.w	r7, [r2], #8
 800b2aa:	9205      	str	r2, [sp, #20]
 800b2ac:	07eb      	lsls	r3, r5, #31
 800b2ae:	d50a      	bpl.n	800b2c6 <_vfprintf_r+0x26e>
 800b2b0:	ea57 0308 	orrs.w	r3, r7, r8
 800b2b4:	d007      	beq.n	800b2c6 <_vfprintf_r+0x26e>
 800b2b6:	2330      	movs	r3, #48	@ 0x30
 800b2b8:	f88d 305c 	strb.w	r3, [sp, #92]	@ 0x5c
 800b2bc:	9b04      	ldr	r3, [sp, #16]
 800b2be:	f88d 305d 	strb.w	r3, [sp, #93]	@ 0x5d
 800b2c2:	f045 0502 	orr.w	r5, r5, #2
 800b2c6:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 800b2ca:	2302      	movs	r3, #2
 800b2cc:	e3f2      	b.n	800bab4 <_vfprintf_r+0xa5c>
 800b2ce:	9802      	ldr	r0, [sp, #8]
 800b2d0:	f001 fb18 	bl	800c904 <_localeconv_r>
 800b2d4:	6843      	ldr	r3, [r0, #4]
 800b2d6:	9310      	str	r3, [sp, #64]	@ 0x40
 800b2d8:	4618      	mov	r0, r3
 800b2da:	f7f5 f809 	bl	80002f0 <strlen>
 800b2de:	900e      	str	r0, [sp, #56]	@ 0x38
 800b2e0:	9802      	ldr	r0, [sp, #8]
 800b2e2:	f001 fb0f 	bl	800c904 <_localeconv_r>
 800b2e6:	6883      	ldr	r3, [r0, #8]
 800b2e8:	9307      	str	r3, [sp, #28]
 800b2ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b2ec:	b12b      	cbz	r3, 800b2fa <_vfprintf_r+0x2a2>
 800b2ee:	9b07      	ldr	r3, [sp, #28]
 800b2f0:	b11b      	cbz	r3, 800b2fa <_vfprintf_r+0x2a2>
 800b2f2:	781b      	ldrb	r3, [r3, #0]
 800b2f4:	b10b      	cbz	r3, 800b2fa <_vfprintf_r+0x2a2>
 800b2f6:	f445 6580 	orr.w	r5, r5, #1024	@ 0x400
 800b2fa:	9b08      	ldr	r3, [sp, #32]
 800b2fc:	e757      	b.n	800b1ae <_vfprintf_r+0x156>
 800b2fe:	f89d 305b 	ldrb.w	r3, [sp, #91]	@ 0x5b
 800b302:	2b00      	cmp	r3, #0
 800b304:	d1f9      	bne.n	800b2fa <_vfprintf_r+0x2a2>
 800b306:	2320      	movs	r3, #32
 800b308:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
 800b30c:	e7f5      	b.n	800b2fa <_vfprintf_r+0x2a2>
 800b30e:	f045 0501 	orr.w	r5, r5, #1
 800b312:	e7f2      	b.n	800b2fa <_vfprintf_r+0x2a2>
 800b314:	f857 3b04 	ldr.w	r3, [r7], #4
 800b318:	930a      	str	r3, [sp, #40]	@ 0x28
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	daed      	bge.n	800b2fa <_vfprintf_r+0x2a2>
 800b31e:	425b      	negs	r3, r3
 800b320:	930a      	str	r3, [sp, #40]	@ 0x28
 800b322:	f045 0504 	orr.w	r5, r5, #4
 800b326:	e7e8      	b.n	800b2fa <_vfprintf_r+0x2a2>
 800b328:	232b      	movs	r3, #43	@ 0x2b
 800b32a:	e7ed      	b.n	800b308 <_vfprintf_r+0x2b0>
 800b32c:	9b08      	ldr	r3, [sp, #32]
 800b32e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b332:	9204      	str	r2, [sp, #16]
 800b334:	2a2a      	cmp	r2, #42	@ 0x2a
 800b336:	d111      	bne.n	800b35c <_vfprintf_r+0x304>
 800b338:	f857 6b04 	ldr.w	r6, [r7], #4
 800b33c:	9308      	str	r3, [sp, #32]
 800b33e:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
 800b342:	e7da      	b.n	800b2fa <_vfprintf_r+0x2a2>
 800b344:	fb01 2606 	mla	r6, r1, r6, r2
 800b348:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b34c:	9204      	str	r2, [sp, #16]
 800b34e:	9a04      	ldr	r2, [sp, #16]
 800b350:	3a30      	subs	r2, #48	@ 0x30
 800b352:	2a09      	cmp	r2, #9
 800b354:	d9f6      	bls.n	800b344 <_vfprintf_r+0x2ec>
 800b356:	ea46 76e6 	orr.w	r6, r6, r6, asr #31
 800b35a:	e72b      	b.n	800b1b4 <_vfprintf_r+0x15c>
 800b35c:	2600      	movs	r6, #0
 800b35e:	210a      	movs	r1, #10
 800b360:	e7f5      	b.n	800b34e <_vfprintf_r+0x2f6>
 800b362:	f045 0580 	orr.w	r5, r5, #128	@ 0x80
 800b366:	e7c8      	b.n	800b2fa <_vfprintf_r+0x2a2>
 800b368:	2300      	movs	r3, #0
 800b36a:	930a      	str	r3, [sp, #40]	@ 0x28
 800b36c:	220a      	movs	r2, #10
 800b36e:	9b04      	ldr	r3, [sp, #16]
 800b370:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800b372:	3b30      	subs	r3, #48	@ 0x30
 800b374:	fb02 3301 	mla	r3, r2, r1, r3
 800b378:	930a      	str	r3, [sp, #40]	@ 0x28
 800b37a:	9b08      	ldr	r3, [sp, #32]
 800b37c:	f813 1b01 	ldrb.w	r1, [r3], #1
 800b380:	9308      	str	r3, [sp, #32]
 800b382:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800b386:	2b09      	cmp	r3, #9
 800b388:	9104      	str	r1, [sp, #16]
 800b38a:	d9f0      	bls.n	800b36e <_vfprintf_r+0x316>
 800b38c:	e713      	b.n	800b1b6 <_vfprintf_r+0x15e>
 800b38e:	f045 0508 	orr.w	r5, r5, #8
 800b392:	e7b2      	b.n	800b2fa <_vfprintf_r+0x2a2>
 800b394:	9b08      	ldr	r3, [sp, #32]
 800b396:	781b      	ldrb	r3, [r3, #0]
 800b398:	2b68      	cmp	r3, #104	@ 0x68
 800b39a:	bf01      	itttt	eq
 800b39c:	9b08      	ldreq	r3, [sp, #32]
 800b39e:	3301      	addeq	r3, #1
 800b3a0:	9308      	streq	r3, [sp, #32]
 800b3a2:	f445 7500 	orreq.w	r5, r5, #512	@ 0x200
 800b3a6:	bf18      	it	ne
 800b3a8:	f045 0540 	orrne.w	r5, r5, #64	@ 0x40
 800b3ac:	e7a5      	b.n	800b2fa <_vfprintf_r+0x2a2>
 800b3ae:	bf00      	nop
	...
 800b3b8:	0800f147 	.word	0x0800f147
 800b3bc:	9b08      	ldr	r3, [sp, #32]
 800b3be:	781b      	ldrb	r3, [r3, #0]
 800b3c0:	2b6c      	cmp	r3, #108	@ 0x6c
 800b3c2:	d105      	bne.n	800b3d0 <_vfprintf_r+0x378>
 800b3c4:	9b08      	ldr	r3, [sp, #32]
 800b3c6:	3301      	adds	r3, #1
 800b3c8:	9308      	str	r3, [sp, #32]
 800b3ca:	f045 0520 	orr.w	r5, r5, #32
 800b3ce:	e794      	b.n	800b2fa <_vfprintf_r+0x2a2>
 800b3d0:	f045 0510 	orr.w	r5, r5, #16
 800b3d4:	e791      	b.n	800b2fa <_vfprintf_r+0x2a2>
 800b3d6:	463a      	mov	r2, r7
 800b3d8:	f852 3b04 	ldr.w	r3, [r2], #4
 800b3dc:	f88d 30c4 	strb.w	r3, [sp, #196]	@ 0xc4
 800b3e0:	2300      	movs	r3, #0
 800b3e2:	9205      	str	r2, [sp, #20]
 800b3e4:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
 800b3e8:	4699      	mov	r9, r3
 800b3ea:	2601      	movs	r6, #1
 800b3ec:	930c      	str	r3, [sp, #48]	@ 0x30
 800b3ee:	4698      	mov	r8, r3
 800b3f0:	9306      	str	r3, [sp, #24]
 800b3f2:	461f      	mov	r7, r3
 800b3f4:	f10d 0ac4 	add.w	sl, sp, #196	@ 0xc4
 800b3f8:	e18f      	b.n	800b71a <_vfprintf_r+0x6c2>
 800b3fa:	f045 0510 	orr.w	r5, r5, #16
 800b3fe:	06ab      	lsls	r3, r5, #26
 800b400:	d514      	bpl.n	800b42c <_vfprintf_r+0x3d4>
 800b402:	3707      	adds	r7, #7
 800b404:	f027 0307 	bic.w	r3, r7, #7
 800b408:	461a      	mov	r2, r3
 800b40a:	f8d3 8004 	ldr.w	r8, [r3, #4]
 800b40e:	f852 7b08 	ldr.w	r7, [r2], #8
 800b412:	9205      	str	r2, [sp, #20]
 800b414:	f1b8 0f00 	cmp.w	r8, #0
 800b418:	da06      	bge.n	800b428 <_vfprintf_r+0x3d0>
 800b41a:	427f      	negs	r7, r7
 800b41c:	f04f 032d 	mov.w	r3, #45	@ 0x2d
 800b420:	eb68 0848 	sbc.w	r8, r8, r8, lsl #1
 800b424:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
 800b428:	2301      	movs	r3, #1
 800b42a:	e346      	b.n	800baba <_vfprintf_r+0xa62>
 800b42c:	463a      	mov	r2, r7
 800b42e:	06e8      	lsls	r0, r5, #27
 800b430:	f852 3b04 	ldr.w	r3, [r2], #4
 800b434:	9205      	str	r2, [sp, #20]
 800b436:	d503      	bpl.n	800b440 <_vfprintf_r+0x3e8>
 800b438:	461f      	mov	r7, r3
 800b43a:	ea4f 78e3 	mov.w	r8, r3, asr #31
 800b43e:	e7e9      	b.n	800b414 <_vfprintf_r+0x3bc>
 800b440:	0669      	lsls	r1, r5, #25
 800b442:	d503      	bpl.n	800b44c <_vfprintf_r+0x3f4>
 800b444:	b21f      	sxth	r7, r3
 800b446:	f343 38c0 	sbfx	r8, r3, #15, #1
 800b44a:	e7e3      	b.n	800b414 <_vfprintf_r+0x3bc>
 800b44c:	05aa      	lsls	r2, r5, #22
 800b44e:	d5f3      	bpl.n	800b438 <_vfprintf_r+0x3e0>
 800b450:	b25f      	sxtb	r7, r3
 800b452:	f343 18c0 	sbfx	r8, r3, #7, #1
 800b456:	e7dd      	b.n	800b414 <_vfprintf_r+0x3bc>
 800b458:	3707      	adds	r7, #7
 800b45a:	f027 0307 	bic.w	r3, r7, #7
 800b45e:	ecb3 8b02 	vldmia	r3!, {d8}
 800b462:	ed9f 7b63 	vldr	d7, [pc, #396]	@ 800b5f0 <_vfprintf_r+0x598>
 800b466:	eeb0 6bc8 	vabs.f64	d6, d8
 800b46a:	eeb4 6b47 	vcmp.f64	d6, d7
 800b46e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b472:	9305      	str	r3, [sp, #20]
 800b474:	dd17      	ble.n	800b4a6 <_vfprintf_r+0x44e>
 800b476:	eeb5 8bc0 	vcmpe.f64	d8, #0.0
 800b47a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b47e:	d502      	bpl.n	800b486 <_vfprintf_r+0x42e>
 800b480:	232d      	movs	r3, #45	@ 0x2d
 800b482:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
 800b486:	4a5c      	ldr	r2, [pc, #368]	@ (800b5f8 <_vfprintf_r+0x5a0>)
 800b488:	4b5c      	ldr	r3, [pc, #368]	@ (800b5fc <_vfprintf_r+0x5a4>)
 800b48a:	9904      	ldr	r1, [sp, #16]
 800b48c:	f025 0580 	bic.w	r5, r5, #128	@ 0x80
 800b490:	2947      	cmp	r1, #71	@ 0x47
 800b492:	bfcc      	ite	gt
 800b494:	4692      	movgt	sl, r2
 800b496:	469a      	movle	sl, r3
 800b498:	f04f 0900 	mov.w	r9, #0
 800b49c:	2603      	movs	r6, #3
 800b49e:	f8cd 9030 	str.w	r9, [sp, #48]	@ 0x30
 800b4a2:	f000 bfb1 	b.w	800c408 <_vfprintf_r+0x13b0>
 800b4a6:	eeb4 8b48 	vcmp.f64	d8, d8
 800b4aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b4ae:	d709      	bvc.n	800b4c4 <_vfprintf_r+0x46c>
 800b4b0:	ee18 3a90 	vmov	r3, s17
 800b4b4:	2b00      	cmp	r3, #0
 800b4b6:	bfbc      	itt	lt
 800b4b8:	232d      	movlt	r3, #45	@ 0x2d
 800b4ba:	f88d 305b 	strblt.w	r3, [sp, #91]	@ 0x5b
 800b4be:	4a50      	ldr	r2, [pc, #320]	@ (800b600 <_vfprintf_r+0x5a8>)
 800b4c0:	4b50      	ldr	r3, [pc, #320]	@ (800b604 <_vfprintf_r+0x5ac>)
 800b4c2:	e7e2      	b.n	800b48a <_vfprintf_r+0x432>
 800b4c4:	9b04      	ldr	r3, [sp, #16]
 800b4c6:	2b61      	cmp	r3, #97	@ 0x61
 800b4c8:	d02a      	beq.n	800b520 <_vfprintf_r+0x4c8>
 800b4ca:	2b41      	cmp	r3, #65	@ 0x41
 800b4cc:	d12a      	bne.n	800b524 <_vfprintf_r+0x4cc>
 800b4ce:	2358      	movs	r3, #88	@ 0x58
 800b4d0:	2230      	movs	r2, #48	@ 0x30
 800b4d2:	2e63      	cmp	r6, #99	@ 0x63
 800b4d4:	f88d 205c 	strb.w	r2, [sp, #92]	@ 0x5c
 800b4d8:	f88d 305d 	strb.w	r3, [sp, #93]	@ 0x5d
 800b4dc:	f045 0502 	orr.w	r5, r5, #2
 800b4e0:	dd2c      	ble.n	800b53c <_vfprintf_r+0x4e4>
 800b4e2:	9802      	ldr	r0, [sp, #8]
 800b4e4:	1c71      	adds	r1, r6, #1
 800b4e6:	f7ff fb71 	bl	800abcc <_malloc_r>
 800b4ea:	4682      	mov	sl, r0
 800b4ec:	2800      	cmp	r0, #0
 800b4ee:	d16f      	bne.n	800b5d0 <_vfprintf_r+0x578>
 800b4f0:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800b4f4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b4f8:	f8ab 300c 	strh.w	r3, [fp, #12]
 800b4fc:	f8db 3064 	ldr.w	r3, [fp, #100]	@ 0x64
 800b500:	07d9      	lsls	r1, r3, #31
 800b502:	d407      	bmi.n	800b514 <_vfprintf_r+0x4bc>
 800b504:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800b508:	059a      	lsls	r2, r3, #22
 800b50a:	d403      	bmi.n	800b514 <_vfprintf_r+0x4bc>
 800b50c:	f8db 0058 	ldr.w	r0, [fp, #88]	@ 0x58
 800b510:	f7ff fa35 	bl	800a97e <__retarget_lock_release_recursive>
 800b514:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800b518:	065b      	lsls	r3, r3, #25
 800b51a:	f57f add9 	bpl.w	800b0d0 <_vfprintf_r+0x78>
 800b51e:	e5d4      	b.n	800b0ca <_vfprintf_r+0x72>
 800b520:	2378      	movs	r3, #120	@ 0x78
 800b522:	e7d5      	b.n	800b4d0 <_vfprintf_r+0x478>
 800b524:	1c77      	adds	r7, r6, #1
 800b526:	d055      	beq.n	800b5d4 <_vfprintf_r+0x57c>
 800b528:	9b04      	ldr	r3, [sp, #16]
 800b52a:	f023 0320 	bic.w	r3, r3, #32
 800b52e:	2b47      	cmp	r3, #71	@ 0x47
 800b530:	d101      	bne.n	800b536 <_vfprintf_r+0x4de>
 800b532:	2e00      	cmp	r6, #0
 800b534:	d052      	beq.n	800b5dc <_vfprintf_r+0x584>
 800b536:	f04f 0900 	mov.w	r9, #0
 800b53a:	e003      	b.n	800b544 <_vfprintf_r+0x4ec>
 800b53c:	f04f 0900 	mov.w	r9, #0
 800b540:	f10d 0ac4 	add.w	sl, sp, #196	@ 0xc4
 800b544:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
 800b548:	930c      	str	r3, [sp, #48]	@ 0x30
 800b54a:	ee18 3a90 	vmov	r3, s17
 800b54e:	2b00      	cmp	r3, #0
 800b550:	da47      	bge.n	800b5e2 <_vfprintf_r+0x58a>
 800b552:	eeb1 9b48 	vneg.f64	d9, d8
 800b556:	232d      	movs	r3, #45	@ 0x2d
 800b558:	930d      	str	r3, [sp, #52]	@ 0x34
 800b55a:	9b04      	ldr	r3, [sp, #16]
 800b55c:	f023 0820 	bic.w	r8, r3, #32
 800b560:	f1b8 0f41 	cmp.w	r8, #65	@ 0x41
 800b564:	f040 81b5 	bne.w	800b8d2 <_vfprintf_r+0x87a>
 800b568:	eeb0 0b49 	vmov.f64	d0, d9
 800b56c:	a818      	add	r0, sp, #96	@ 0x60
 800b56e:	f001 fa0b 	bl	800c988 <frexp>
 800b572:	eeb4 7b00 	vmov.f64	d7, #64	@ 0x3e000000  0.125
 800b576:	ee20 0b07 	vmul.f64	d0, d0, d7
 800b57a:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800b57e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b582:	bf04      	itt	eq
 800b584:	2301      	moveq	r3, #1
 800b586:	9318      	streq	r3, [sp, #96]	@ 0x60
 800b588:	491f      	ldr	r1, [pc, #124]	@ (800b608 <_vfprintf_r+0x5b0>)
 800b58a:	4b20      	ldr	r3, [pc, #128]	@ (800b60c <_vfprintf_r+0x5b4>)
 800b58c:	9a04      	ldr	r2, [sp, #16]
 800b58e:	eeb3 7b00 	vmov.f64	d7, #48	@ 0x41800000  16.0
 800b592:	2a61      	cmp	r2, #97	@ 0x61
 800b594:	bf08      	it	eq
 800b596:	4619      	moveq	r1, r3
 800b598:	3e01      	subs	r6, #1
 800b59a:	4653      	mov	r3, sl
 800b59c:	ee20 0b07 	vmul.f64	d0, d0, d7
 800b5a0:	eefd 6bc0 	vcvt.s32.f64	s13, d0
 800b5a4:	ee16 2a90 	vmov	r2, s13
 800b5a8:	5c88      	ldrb	r0, [r1, r2]
 800b5aa:	f803 0b01 	strb.w	r0, [r3], #1
 800b5ae:	1c70      	adds	r0, r6, #1
 800b5b0:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800b5b4:	ee30 0b46 	vsub.f64	d0, d0, d6
 800b5b8:	d02a      	beq.n	800b610 <_vfprintf_r+0x5b8>
 800b5ba:	eeb5 0b40 	vcmp.f64	d0, #0.0
 800b5be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b5c2:	f106 32ff 	add.w	r2, r6, #4294967295
 800b5c6:	d110      	bne.n	800b5ea <_vfprintf_r+0x592>
 800b5c8:	461a      	mov	r2, r3
 800b5ca:	1998      	adds	r0, r3, r6
 800b5cc:	2730      	movs	r7, #48	@ 0x30
 800b5ce:	e177      	b.n	800b8c0 <_vfprintf_r+0x868>
 800b5d0:	4681      	mov	r9, r0
 800b5d2:	e7b7      	b.n	800b544 <_vfprintf_r+0x4ec>
 800b5d4:	f04f 0900 	mov.w	r9, #0
 800b5d8:	2606      	movs	r6, #6
 800b5da:	e7b3      	b.n	800b544 <_vfprintf_r+0x4ec>
 800b5dc:	46b1      	mov	r9, r6
 800b5de:	2601      	movs	r6, #1
 800b5e0:	e7b0      	b.n	800b544 <_vfprintf_r+0x4ec>
 800b5e2:	2300      	movs	r3, #0
 800b5e4:	eeb0 9b48 	vmov.f64	d9, d8
 800b5e8:	e7b6      	b.n	800b558 <_vfprintf_r+0x500>
 800b5ea:	4616      	mov	r6, r2
 800b5ec:	e7d6      	b.n	800b59c <_vfprintf_r+0x544>
 800b5ee:	bf00      	nop
 800b5f0:	ffffffff 	.word	0xffffffff
 800b5f4:	7fefffff 	.word	0x7fefffff
 800b5f8:	0800f13b 	.word	0x0800f13b
 800b5fc:	0800f137 	.word	0x0800f137
 800b600:	0800f143 	.word	0x0800f143
 800b604:	0800f13f 	.word	0x0800f13f
 800b608:	0800f158 	.word	0x0800f158
 800b60c:	0800f147 	.word	0x0800f147
 800b610:	eeb6 7b00 	vmov.f64	d7, #96	@ 0x3f000000  0.5
 800b614:	eeb4 0bc7 	vcmpe.f64	d0, d7
 800b618:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b61c:	dc06      	bgt.n	800b62c <_vfprintf_r+0x5d4>
 800b61e:	eeb4 0b47 	vcmp.f64	d0, d7
 800b622:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b626:	d1cf      	bne.n	800b5c8 <_vfprintf_r+0x570>
 800b628:	07d7      	lsls	r7, r2, #31
 800b62a:	d5cd      	bpl.n	800b5c8 <_vfprintf_r+0x570>
 800b62c:	7bce      	ldrb	r6, [r1, #15]
 800b62e:	931c      	str	r3, [sp, #112]	@ 0x70
 800b630:	2730      	movs	r7, #48	@ 0x30
 800b632:	981c      	ldr	r0, [sp, #112]	@ 0x70
 800b634:	1e42      	subs	r2, r0, #1
 800b636:	921c      	str	r2, [sp, #112]	@ 0x70
 800b638:	f810 2c01 	ldrb.w	r2, [r0, #-1]
 800b63c:	42b2      	cmp	r2, r6
 800b63e:	f000 813a 	beq.w	800b8b6 <_vfprintf_r+0x85e>
 800b642:	2a39      	cmp	r2, #57	@ 0x39
 800b644:	bf16      	itet	ne
 800b646:	3201      	addne	r2, #1
 800b648:	7a8a      	ldrbeq	r2, [r1, #10]
 800b64a:	b2d2      	uxtbne	r2, r2
 800b64c:	f800 2c01 	strb.w	r2, [r0, #-1]
 800b650:	eba3 030a 	sub.w	r3, r3, sl
 800b654:	9303      	str	r3, [sp, #12]
 800b656:	9904      	ldr	r1, [sp, #16]
 800b658:	f89d 2010 	ldrb.w	r2, [sp, #16]
 800b65c:	9818      	ldr	r0, [sp, #96]	@ 0x60
 800b65e:	f021 0120 	bic.w	r1, r1, #32
 800b662:	2941      	cmp	r1, #65	@ 0x41
 800b664:	bf08      	it	eq
 800b666:	320f      	addeq	r2, #15
 800b668:	f100 33ff 	add.w	r3, r0, #4294967295
 800b66c:	bf06      	itte	eq
 800b66e:	b2d2      	uxtbeq	r2, r2
 800b670:	2101      	moveq	r1, #1
 800b672:	2100      	movne	r1, #0
 800b674:	2b00      	cmp	r3, #0
 800b676:	9318      	str	r3, [sp, #96]	@ 0x60
 800b678:	bfb8      	it	lt
 800b67a:	f1c0 0301 	rsblt	r3, r0, #1
 800b67e:	f88d 2068 	strb.w	r2, [sp, #104]	@ 0x68
 800b682:	bfb4      	ite	lt
 800b684:	222d      	movlt	r2, #45	@ 0x2d
 800b686:	222b      	movge	r2, #43	@ 0x2b
 800b688:	2b09      	cmp	r3, #9
 800b68a:	f88d 2069 	strb.w	r2, [sp, #105]	@ 0x69
 800b68e:	f340 8188 	ble.w	800b9a2 <_vfprintf_r+0x94a>
 800b692:	f10d 0077 	add.w	r0, sp, #119	@ 0x77
 800b696:	270a      	movs	r7, #10
 800b698:	4602      	mov	r2, r0
 800b69a:	fbb3 f6f7 	udiv	r6, r3, r7
 800b69e:	fb07 3116 	mls	r1, r7, r6, r3
 800b6a2:	3130      	adds	r1, #48	@ 0x30
 800b6a4:	f802 1c01 	strb.w	r1, [r2, #-1]
 800b6a8:	4619      	mov	r1, r3
 800b6aa:	2963      	cmp	r1, #99	@ 0x63
 800b6ac:	f100 30ff 	add.w	r0, r0, #4294967295
 800b6b0:	4633      	mov	r3, r6
 800b6b2:	dcf1      	bgt.n	800b698 <_vfprintf_r+0x640>
 800b6b4:	3330      	adds	r3, #48	@ 0x30
 800b6b6:	1e91      	subs	r1, r2, #2
 800b6b8:	f800 3c01 	strb.w	r3, [r0, #-1]
 800b6bc:	f10d 0669 	add.w	r6, sp, #105	@ 0x69
 800b6c0:	460b      	mov	r3, r1
 800b6c2:	f10d 0077 	add.w	r0, sp, #119	@ 0x77
 800b6c6:	4283      	cmp	r3, r0
 800b6c8:	f0c0 8166 	bcc.w	800b998 <_vfprintf_r+0x940>
 800b6cc:	f10d 0379 	add.w	r3, sp, #121	@ 0x79
 800b6d0:	1a9b      	subs	r3, r3, r2
 800b6d2:	4281      	cmp	r1, r0
 800b6d4:	bf88      	it	hi
 800b6d6:	2300      	movhi	r3, #0
 800b6d8:	f10d 026a 	add.w	r2, sp, #106	@ 0x6a
 800b6dc:	441a      	add	r2, r3
 800b6de:	ab1a      	add	r3, sp, #104	@ 0x68
 800b6e0:	1ad3      	subs	r3, r2, r3
 800b6e2:	9311      	str	r3, [sp, #68]	@ 0x44
 800b6e4:	9b03      	ldr	r3, [sp, #12]
 800b6e6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b6e8:	2b01      	cmp	r3, #1
 800b6ea:	eb03 0602 	add.w	r6, r3, r2
 800b6ee:	dc01      	bgt.n	800b6f4 <_vfprintf_r+0x69c>
 800b6f0:	07ea      	lsls	r2, r5, #31
 800b6f2:	d501      	bpl.n	800b6f8 <_vfprintf_r+0x6a0>
 800b6f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b6f6:	441e      	add	r6, r3
 800b6f8:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 800b6fc:	f04f 0800 	mov.w	r8, #0
 800b700:	f445 7380 	orr.w	r3, r5, #256	@ 0x100
 800b704:	930c      	str	r3, [sp, #48]	@ 0x30
 800b706:	f8cd 8018 	str.w	r8, [sp, #24]
 800b70a:	4647      	mov	r7, r8
 800b70c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b70e:	2b00      	cmp	r3, #0
 800b710:	f040 819f 	bne.w	800ba52 <_vfprintf_r+0x9fa>
 800b714:	2300      	movs	r3, #0
 800b716:	9d0c      	ldr	r5, [sp, #48]	@ 0x30
 800b718:	930c      	str	r3, [sp, #48]	@ 0x30
 800b71a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b71c:	42b3      	cmp	r3, r6
 800b71e:	bfb8      	it	lt
 800b720:	4633      	movlt	r3, r6
 800b722:	930d      	str	r3, [sp, #52]	@ 0x34
 800b724:	f89d 305b 	ldrb.w	r3, [sp, #91]	@ 0x5b
 800b728:	b113      	cbz	r3, 800b730 <_vfprintf_r+0x6d8>
 800b72a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b72c:	3301      	adds	r3, #1
 800b72e:	930d      	str	r3, [sp, #52]	@ 0x34
 800b730:	f015 0302 	ands.w	r3, r5, #2
 800b734:	9313      	str	r3, [sp, #76]	@ 0x4c
 800b736:	bf1e      	ittt	ne
 800b738:	9b0d      	ldrne	r3, [sp, #52]	@ 0x34
 800b73a:	3302      	addne	r3, #2
 800b73c:	930d      	strne	r3, [sp, #52]	@ 0x34
 800b73e:	f015 0384 	ands.w	r3, r5, #132	@ 0x84
 800b742:	9314      	str	r3, [sp, #80]	@ 0x50
 800b744:	d120      	bne.n	800b788 <_vfprintf_r+0x730>
 800b746:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b748:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b74a:	1a9b      	subs	r3, r3, r2
 800b74c:	2b00      	cmp	r3, #0
 800b74e:	dd1b      	ble.n	800b788 <_vfprintf_r+0x730>
 800b750:	e9dd 2c1f 	ldrd	r2, ip, [sp, #124]	@ 0x7c
 800b754:	49a6      	ldr	r1, [pc, #664]	@ (800b9f0 <_vfprintf_r+0x998>)
 800b756:	6021      	str	r1, [r4, #0]
 800b758:	2b10      	cmp	r3, #16
 800b75a:	f102 0201 	add.w	r2, r2, #1
 800b75e:	f104 0008 	add.w	r0, r4, #8
 800b762:	f300 82aa 	bgt.w	800bcba <_vfprintf_r+0xc62>
 800b766:	eb0c 0103 	add.w	r1, ip, r3
 800b76a:	2a07      	cmp	r2, #7
 800b76c:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
 800b770:	6063      	str	r3, [r4, #4]
 800b772:	f340 82b7 	ble.w	800bce4 <_vfprintf_r+0xc8c>
 800b776:	9802      	ldr	r0, [sp, #8]
 800b778:	aa1e      	add	r2, sp, #120	@ 0x78
 800b77a:	4659      	mov	r1, fp
 800b77c:	f000 fe8e 	bl	800c49c <__sprint_r>
 800b780:	2800      	cmp	r0, #0
 800b782:	f040 85e4 	bne.w	800c34e <_vfprintf_r+0x12f6>
 800b786:	ac21      	add	r4, sp, #132	@ 0x84
 800b788:	f89d 205b 	ldrb.w	r2, [sp, #91]	@ 0x5b
 800b78c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b78e:	b16a      	cbz	r2, 800b7ac <_vfprintf_r+0x754>
 800b790:	f10d 025b 	add.w	r2, sp, #91	@ 0x5b
 800b794:	6022      	str	r2, [r4, #0]
 800b796:	2201      	movs	r2, #1
 800b798:	4413      	add	r3, r2
 800b79a:	9320      	str	r3, [sp, #128]	@ 0x80
 800b79c:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800b79e:	6062      	str	r2, [r4, #4]
 800b7a0:	4413      	add	r3, r2
 800b7a2:	2b07      	cmp	r3, #7
 800b7a4:	931f      	str	r3, [sp, #124]	@ 0x7c
 800b7a6:	f300 829f 	bgt.w	800bce8 <_vfprintf_r+0xc90>
 800b7aa:	3408      	adds	r4, #8
 800b7ac:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b7ae:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b7b0:	b162      	cbz	r2, 800b7cc <_vfprintf_r+0x774>
 800b7b2:	aa17      	add	r2, sp, #92	@ 0x5c
 800b7b4:	6022      	str	r2, [r4, #0]
 800b7b6:	2202      	movs	r2, #2
 800b7b8:	4413      	add	r3, r2
 800b7ba:	9320      	str	r3, [sp, #128]	@ 0x80
 800b7bc:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800b7be:	6062      	str	r2, [r4, #4]
 800b7c0:	3301      	adds	r3, #1
 800b7c2:	2b07      	cmp	r3, #7
 800b7c4:	931f      	str	r3, [sp, #124]	@ 0x7c
 800b7c6:	f300 8299 	bgt.w	800bcfc <_vfprintf_r+0xca4>
 800b7ca:	3408      	adds	r4, #8
 800b7cc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b7ce:	2b80      	cmp	r3, #128	@ 0x80
 800b7d0:	d120      	bne.n	800b814 <_vfprintf_r+0x7bc>
 800b7d2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b7d4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b7d6:	1a9b      	subs	r3, r3, r2
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	dd1b      	ble.n	800b814 <_vfprintf_r+0x7bc>
 800b7dc:	e9dd 2c1f 	ldrd	r2, ip, [sp, #124]	@ 0x7c
 800b7e0:	4984      	ldr	r1, [pc, #528]	@ (800b9f4 <_vfprintf_r+0x99c>)
 800b7e2:	6021      	str	r1, [r4, #0]
 800b7e4:	2b10      	cmp	r3, #16
 800b7e6:	f102 0201 	add.w	r2, r2, #1
 800b7ea:	f104 0008 	add.w	r0, r4, #8
 800b7ee:	f300 828f 	bgt.w	800bd10 <_vfprintf_r+0xcb8>
 800b7f2:	eb0c 0103 	add.w	r1, ip, r3
 800b7f6:	2a07      	cmp	r2, #7
 800b7f8:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
 800b7fc:	6063      	str	r3, [r4, #4]
 800b7fe:	f340 829c 	ble.w	800bd3a <_vfprintf_r+0xce2>
 800b802:	9802      	ldr	r0, [sp, #8]
 800b804:	aa1e      	add	r2, sp, #120	@ 0x78
 800b806:	4659      	mov	r1, fp
 800b808:	f000 fe48 	bl	800c49c <__sprint_r>
 800b80c:	2800      	cmp	r0, #0
 800b80e:	f040 859e 	bne.w	800c34e <_vfprintf_r+0x12f6>
 800b812:	ac21      	add	r4, sp, #132	@ 0x84
 800b814:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b816:	1b9b      	subs	r3, r3, r6
 800b818:	2b00      	cmp	r3, #0
 800b81a:	930c      	str	r3, [sp, #48]	@ 0x30
 800b81c:	dd1c      	ble.n	800b858 <_vfprintf_r+0x800>
 800b81e:	980c      	ldr	r0, [sp, #48]	@ 0x30
 800b820:	e9dd 231f 	ldrd	r2, r3, [sp, #124]	@ 0x7c
 800b824:	2810      	cmp	r0, #16
 800b826:	4873      	ldr	r0, [pc, #460]	@ (800b9f4 <_vfprintf_r+0x99c>)
 800b828:	6020      	str	r0, [r4, #0]
 800b82a:	f102 0201 	add.w	r2, r2, #1
 800b82e:	f104 0108 	add.w	r1, r4, #8
 800b832:	f300 8284 	bgt.w	800bd3e <_vfprintf_r+0xce6>
 800b836:	980c      	ldr	r0, [sp, #48]	@ 0x30
 800b838:	6060      	str	r0, [r4, #4]
 800b83a:	4403      	add	r3, r0
 800b83c:	2a07      	cmp	r2, #7
 800b83e:	e9cd 231f 	strd	r2, r3, [sp, #124]	@ 0x7c
 800b842:	f340 8291 	ble.w	800bd68 <_vfprintf_r+0xd10>
 800b846:	9802      	ldr	r0, [sp, #8]
 800b848:	aa1e      	add	r2, sp, #120	@ 0x78
 800b84a:	4659      	mov	r1, fp
 800b84c:	f000 fe26 	bl	800c49c <__sprint_r>
 800b850:	2800      	cmp	r0, #0
 800b852:	f040 857c 	bne.w	800c34e <_vfprintf_r+0x12f6>
 800b856:	ac21      	add	r4, sp, #132	@ 0x84
 800b858:	05e8      	lsls	r0, r5, #23
 800b85a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b85c:	f100 828a 	bmi.w	800bd74 <_vfprintf_r+0xd1c>
 800b860:	4433      	add	r3, r6
 800b862:	9320      	str	r3, [sp, #128]	@ 0x80
 800b864:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800b866:	3301      	adds	r3, #1
 800b868:	2b07      	cmp	r3, #7
 800b86a:	e9c4 a600 	strd	sl, r6, [r4]
 800b86e:	931f      	str	r3, [sp, #124]	@ 0x7c
 800b870:	f300 82c2 	bgt.w	800bdf8 <_vfprintf_r+0xda0>
 800b874:	3408      	adds	r4, #8
 800b876:	0768      	lsls	r0, r5, #29
 800b878:	f100 854b 	bmi.w	800c312 <_vfprintf_r+0x12ba>
 800b87c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 800b880:	990d      	ldr	r1, [sp, #52]	@ 0x34
 800b882:	428a      	cmp	r2, r1
 800b884:	bfac      	ite	ge
 800b886:	189b      	addge	r3, r3, r2
 800b888:	185b      	addlt	r3, r3, r1
 800b88a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800b88c:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800b88e:	b13b      	cbz	r3, 800b8a0 <_vfprintf_r+0x848>
 800b890:	9802      	ldr	r0, [sp, #8]
 800b892:	aa1e      	add	r2, sp, #120	@ 0x78
 800b894:	4659      	mov	r1, fp
 800b896:	f000 fe01 	bl	800c49c <__sprint_r>
 800b89a:	2800      	cmp	r0, #0
 800b89c:	f040 8557 	bne.w	800c34e <_vfprintf_r+0x12f6>
 800b8a0:	2300      	movs	r3, #0
 800b8a2:	931f      	str	r3, [sp, #124]	@ 0x7c
 800b8a4:	f1b9 0f00 	cmp.w	r9, #0
 800b8a8:	f040 856d 	bne.w	800c386 <_vfprintf_r+0x132e>
 800b8ac:	9f05      	ldr	r7, [sp, #20]
 800b8ae:	ac21      	add	r4, sp, #132	@ 0x84
 800b8b0:	f8dd a020 	ldr.w	sl, [sp, #32]
 800b8b4:	e457      	b.n	800b166 <_vfprintf_r+0x10e>
 800b8b6:	f800 7c01 	strb.w	r7, [r0, #-1]
 800b8ba:	e6ba      	b.n	800b632 <_vfprintf_r+0x5da>
 800b8bc:	f802 7b01 	strb.w	r7, [r2], #1
 800b8c0:	1a81      	subs	r1, r0, r2
 800b8c2:	2900      	cmp	r1, #0
 800b8c4:	dafa      	bge.n	800b8bc <_vfprintf_r+0x864>
 800b8c6:	1c72      	adds	r2, r6, #1
 800b8c8:	3601      	adds	r6, #1
 800b8ca:	bfb8      	it	lt
 800b8cc:	2200      	movlt	r2, #0
 800b8ce:	4413      	add	r3, r2
 800b8d0:	e6be      	b.n	800b650 <_vfprintf_r+0x5f8>
 800b8d2:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b8d6:	d005      	beq.n	800b8e4 <_vfprintf_r+0x88c>
 800b8d8:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800b8dc:	d12f      	bne.n	800b93e <_vfprintf_r+0x8e6>
 800b8de:	1c77      	adds	r7, r6, #1
 800b8e0:	2102      	movs	r1, #2
 800b8e2:	e001      	b.n	800b8e8 <_vfprintf_r+0x890>
 800b8e4:	4637      	mov	r7, r6
 800b8e6:	2103      	movs	r1, #3
 800b8e8:	ab1c      	add	r3, sp, #112	@ 0x70
 800b8ea:	9301      	str	r3, [sp, #4]
 800b8ec:	ab19      	add	r3, sp, #100	@ 0x64
 800b8ee:	9300      	str	r3, [sp, #0]
 800b8f0:	9802      	ldr	r0, [sp, #8]
 800b8f2:	eeb0 0b49 	vmov.f64	d0, d9
 800b8f6:	ab18      	add	r3, sp, #96	@ 0x60
 800b8f8:	463a      	mov	r2, r7
 800b8fa:	f001 f941 	bl	800cb80 <_dtoa_r>
 800b8fe:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b902:	4682      	mov	sl, r0
 800b904:	d12d      	bne.n	800b962 <_vfprintf_r+0x90a>
 800b906:	07e8      	lsls	r0, r5, #31
 800b908:	d41b      	bmi.n	800b942 <_vfprintf_r+0x8ea>
 800b90a:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800b90c:	9f18      	ldr	r7, [sp, #96]	@ 0x60
 800b90e:	eba3 030a 	sub.w	r3, r3, sl
 800b912:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800b916:	9303      	str	r3, [sp, #12]
 800b918:	d036      	beq.n	800b988 <_vfprintf_r+0x930>
 800b91a:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b91e:	f47f ae9a 	bne.w	800b656 <_vfprintf_r+0x5fe>
 800b922:	f005 0301 	and.w	r3, r5, #1
 800b926:	2f00      	cmp	r7, #0
 800b928:	ea43 0306 	orr.w	r3, r3, r6
 800b92c:	dd53      	ble.n	800b9d6 <_vfprintf_r+0x97e>
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d05b      	beq.n	800b9ea <_vfprintf_r+0x992>
 800b932:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b934:	18fb      	adds	r3, r7, r3
 800b936:	441e      	add	r6, r3
 800b938:	2366      	movs	r3, #102	@ 0x66
 800b93a:	9304      	str	r3, [sp, #16]
 800b93c:	e05f      	b.n	800b9fe <_vfprintf_r+0x9a6>
 800b93e:	4637      	mov	r7, r6
 800b940:	e7ce      	b.n	800b8e0 <_vfprintf_r+0x888>
 800b942:	eb0a 0307 	add.w	r3, sl, r7
 800b946:	eeb5 9b40 	vcmp.f64	d9, #0.0
 800b94a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b94e:	bf08      	it	eq
 800b950:	931c      	streq	r3, [sp, #112]	@ 0x70
 800b952:	2130      	movs	r1, #48	@ 0x30
 800b954:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800b956:	4293      	cmp	r3, r2
 800b958:	d9d7      	bls.n	800b90a <_vfprintf_r+0x8b2>
 800b95a:	1c50      	adds	r0, r2, #1
 800b95c:	901c      	str	r0, [sp, #112]	@ 0x70
 800b95e:	7011      	strb	r1, [r2, #0]
 800b960:	e7f8      	b.n	800b954 <_vfprintf_r+0x8fc>
 800b962:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800b966:	eb00 0307 	add.w	r3, r0, r7
 800b96a:	d1ec      	bne.n	800b946 <_vfprintf_r+0x8ee>
 800b96c:	7802      	ldrb	r2, [r0, #0]
 800b96e:	2a30      	cmp	r2, #48	@ 0x30
 800b970:	d107      	bne.n	800b982 <_vfprintf_r+0x92a>
 800b972:	eeb5 9b40 	vcmp.f64	d9, #0.0
 800b976:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b97a:	bf1c      	itt	ne
 800b97c:	f1c7 0701 	rsbne	r7, r7, #1
 800b980:	9718      	strne	r7, [sp, #96]	@ 0x60
 800b982:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800b984:	4413      	add	r3, r2
 800b986:	e7de      	b.n	800b946 <_vfprintf_r+0x8ee>
 800b988:	1cf9      	adds	r1, r7, #3
 800b98a:	db01      	blt.n	800b990 <_vfprintf_r+0x938>
 800b98c:	42be      	cmp	r6, r7
 800b98e:	da15      	bge.n	800b9bc <_vfprintf_r+0x964>
 800b990:	9b04      	ldr	r3, [sp, #16]
 800b992:	3b02      	subs	r3, #2
 800b994:	9304      	str	r3, [sp, #16]
 800b996:	e65e      	b.n	800b656 <_vfprintf_r+0x5fe>
 800b998:	f813 7b01 	ldrb.w	r7, [r3], #1
 800b99c:	f806 7f01 	strb.w	r7, [r6, #1]!
 800b9a0:	e691      	b.n	800b6c6 <_vfprintf_r+0x66e>
 800b9a2:	b941      	cbnz	r1, 800b9b6 <_vfprintf_r+0x95e>
 800b9a4:	2230      	movs	r2, #48	@ 0x30
 800b9a6:	f88d 206a 	strb.w	r2, [sp, #106]	@ 0x6a
 800b9aa:	f10d 026b 	add.w	r2, sp, #107	@ 0x6b
 800b9ae:	3330      	adds	r3, #48	@ 0x30
 800b9b0:	f802 3b01 	strb.w	r3, [r2], #1
 800b9b4:	e693      	b.n	800b6de <_vfprintf_r+0x686>
 800b9b6:	f10d 026a 	add.w	r2, sp, #106	@ 0x6a
 800b9ba:	e7f8      	b.n	800b9ae <_vfprintf_r+0x956>
 800b9bc:	9b03      	ldr	r3, [sp, #12]
 800b9be:	42bb      	cmp	r3, r7
 800b9c0:	dd0d      	ble.n	800b9de <_vfprintf_r+0x986>
 800b9c2:	9b03      	ldr	r3, [sp, #12]
 800b9c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b9c6:	2f00      	cmp	r7, #0
 800b9c8:	eb03 0602 	add.w	r6, r3, r2
 800b9cc:	dc0b      	bgt.n	800b9e6 <_vfprintf_r+0x98e>
 800b9ce:	f1c7 0301 	rsb	r3, r7, #1
 800b9d2:	441e      	add	r6, r3
 800b9d4:	e007      	b.n	800b9e6 <_vfprintf_r+0x98e>
 800b9d6:	b17b      	cbz	r3, 800b9f8 <_vfprintf_r+0x9a0>
 800b9d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b9da:	3301      	adds	r3, #1
 800b9dc:	e7ab      	b.n	800b936 <_vfprintf_r+0x8de>
 800b9de:	07eb      	lsls	r3, r5, #31
 800b9e0:	d522      	bpl.n	800ba28 <_vfprintf_r+0x9d0>
 800b9e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b9e4:	18fe      	adds	r6, r7, r3
 800b9e6:	2367      	movs	r3, #103	@ 0x67
 800b9e8:	e7a7      	b.n	800b93a <_vfprintf_r+0x8e2>
 800b9ea:	463e      	mov	r6, r7
 800b9ec:	e7a4      	b.n	800b938 <_vfprintf_r+0x8e0>
 800b9ee:	bf00      	nop
 800b9f0:	0800f290 	.word	0x0800f290
 800b9f4:	0800f280 	.word	0x0800f280
 800b9f8:	2366      	movs	r3, #102	@ 0x66
 800b9fa:	9304      	str	r3, [sp, #16]
 800b9fc:	2601      	movs	r6, #1
 800b9fe:	f415 6380 	ands.w	r3, r5, #1024	@ 0x400
 800ba02:	9306      	str	r3, [sp, #24]
 800ba04:	d022      	beq.n	800ba4c <_vfprintf_r+0x9f4>
 800ba06:	f04f 0800 	mov.w	r8, #0
 800ba0a:	2f00      	cmp	r7, #0
 800ba0c:	f8cd 8018 	str.w	r8, [sp, #24]
 800ba10:	f77f ae7c 	ble.w	800b70c <_vfprintf_r+0x6b4>
 800ba14:	9b07      	ldr	r3, [sp, #28]
 800ba16:	781b      	ldrb	r3, [r3, #0]
 800ba18:	2bff      	cmp	r3, #255	@ 0xff
 800ba1a:	d107      	bne.n	800ba2c <_vfprintf_r+0x9d4>
 800ba1c:	9b06      	ldr	r3, [sp, #24]
 800ba1e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ba20:	4443      	add	r3, r8
 800ba22:	fb02 6603 	mla	r6, r2, r3, r6
 800ba26:	e671      	b.n	800b70c <_vfprintf_r+0x6b4>
 800ba28:	463e      	mov	r6, r7
 800ba2a:	e7dc      	b.n	800b9e6 <_vfprintf_r+0x98e>
 800ba2c:	42bb      	cmp	r3, r7
 800ba2e:	daf5      	bge.n	800ba1c <_vfprintf_r+0x9c4>
 800ba30:	1aff      	subs	r7, r7, r3
 800ba32:	9b07      	ldr	r3, [sp, #28]
 800ba34:	785b      	ldrb	r3, [r3, #1]
 800ba36:	b133      	cbz	r3, 800ba46 <_vfprintf_r+0x9ee>
 800ba38:	9b06      	ldr	r3, [sp, #24]
 800ba3a:	3301      	adds	r3, #1
 800ba3c:	9306      	str	r3, [sp, #24]
 800ba3e:	9b07      	ldr	r3, [sp, #28]
 800ba40:	3301      	adds	r3, #1
 800ba42:	9307      	str	r3, [sp, #28]
 800ba44:	e7e6      	b.n	800ba14 <_vfprintf_r+0x9bc>
 800ba46:	f108 0801 	add.w	r8, r8, #1
 800ba4a:	e7e3      	b.n	800ba14 <_vfprintf_r+0x9bc>
 800ba4c:	f8dd 8018 	ldr.w	r8, [sp, #24]
 800ba50:	e65c      	b.n	800b70c <_vfprintf_r+0x6b4>
 800ba52:	232d      	movs	r3, #45	@ 0x2d
 800ba54:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
 800ba58:	e65c      	b.n	800b714 <_vfprintf_r+0x6bc>
 800ba5a:	06ae      	lsls	r6, r5, #26
 800ba5c:	d507      	bpl.n	800ba6e <_vfprintf_r+0xa16>
 800ba5e:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800ba60:	683b      	ldr	r3, [r7, #0]
 800ba62:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800ba64:	17d2      	asrs	r2, r2, #31
 800ba66:	e9c3 1200 	strd	r1, r2, [r3]
 800ba6a:	3704      	adds	r7, #4
 800ba6c:	e720      	b.n	800b8b0 <_vfprintf_r+0x858>
 800ba6e:	06e8      	lsls	r0, r5, #27
 800ba70:	d503      	bpl.n	800ba7a <_vfprintf_r+0xa22>
 800ba72:	683b      	ldr	r3, [r7, #0]
 800ba74:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800ba76:	601a      	str	r2, [r3, #0]
 800ba78:	e7f7      	b.n	800ba6a <_vfprintf_r+0xa12>
 800ba7a:	0669      	lsls	r1, r5, #25
 800ba7c:	d503      	bpl.n	800ba86 <_vfprintf_r+0xa2e>
 800ba7e:	683b      	ldr	r3, [r7, #0]
 800ba80:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800ba82:	801a      	strh	r2, [r3, #0]
 800ba84:	e7f1      	b.n	800ba6a <_vfprintf_r+0xa12>
 800ba86:	05aa      	lsls	r2, r5, #22
 800ba88:	d5f3      	bpl.n	800ba72 <_vfprintf_r+0xa1a>
 800ba8a:	683b      	ldr	r3, [r7, #0]
 800ba8c:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800ba8e:	701a      	strb	r2, [r3, #0]
 800ba90:	e7eb      	b.n	800ba6a <_vfprintf_r+0xa12>
 800ba92:	f045 0510 	orr.w	r5, r5, #16
 800ba96:	f015 0320 	ands.w	r3, r5, #32
 800ba9a:	d01f      	beq.n	800badc <_vfprintf_r+0xa84>
 800ba9c:	3707      	adds	r7, #7
 800ba9e:	f027 0307 	bic.w	r3, r7, #7
 800baa2:	461a      	mov	r2, r3
 800baa4:	f8d3 8004 	ldr.w	r8, [r3, #4]
 800baa8:	f852 7b08 	ldr.w	r7, [r2], #8
 800baac:	9205      	str	r2, [sp, #20]
 800baae:	f425 6580 	bic.w	r5, r5, #1024	@ 0x400
 800bab2:	2300      	movs	r3, #0
 800bab4:	2200      	movs	r2, #0
 800bab6:	f88d 205b 	strb.w	r2, [sp, #91]	@ 0x5b
 800baba:	2e00      	cmp	r6, #0
 800babc:	f2c0 8478 	blt.w	800c3b0 <_vfprintf_r+0x1358>
 800bac0:	f025 0280 	bic.w	r2, r5, #128	@ 0x80
 800bac4:	9206      	str	r2, [sp, #24]
 800bac6:	ea57 0208 	orrs.w	r2, r7, r8
 800baca:	f040 8476 	bne.w	800c3ba <_vfprintf_r+0x1362>
 800bace:	2e00      	cmp	r6, #0
 800bad0:	f000 80df 	beq.w	800bc92 <_vfprintf_r+0xc3a>
 800bad4:	2b01      	cmp	r3, #1
 800bad6:	f040 8473 	bne.w	800c3c0 <_vfprintf_r+0x1368>
 800bada:	e083      	b.n	800bbe4 <_vfprintf_r+0xb8c>
 800badc:	463a      	mov	r2, r7
 800bade:	f015 0810 	ands.w	r8, r5, #16
 800bae2:	f852 7b04 	ldr.w	r7, [r2], #4
 800bae6:	9205      	str	r2, [sp, #20]
 800bae8:	d001      	beq.n	800baee <_vfprintf_r+0xa96>
 800baea:	4698      	mov	r8, r3
 800baec:	e7df      	b.n	800baae <_vfprintf_r+0xa56>
 800baee:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 800baf2:	d001      	beq.n	800baf8 <_vfprintf_r+0xaa0>
 800baf4:	b2bf      	uxth	r7, r7
 800baf6:	e7da      	b.n	800baae <_vfprintf_r+0xa56>
 800baf8:	f415 7800 	ands.w	r8, r5, #512	@ 0x200
 800bafc:	d0d7      	beq.n	800baae <_vfprintf_r+0xa56>
 800bafe:	b2ff      	uxtb	r7, r7
 800bb00:	e7f3      	b.n	800baea <_vfprintf_r+0xa92>
 800bb02:	463b      	mov	r3, r7
 800bb04:	2278      	movs	r2, #120	@ 0x78
 800bb06:	f853 7b04 	ldr.w	r7, [r3], #4
 800bb0a:	9305      	str	r3, [sp, #20]
 800bb0c:	f647 0330 	movw	r3, #30768	@ 0x7830
 800bb10:	f8ad 305c 	strh.w	r3, [sp, #92]	@ 0x5c
 800bb14:	4b95      	ldr	r3, [pc, #596]	@ (800bd6c <_vfprintf_r+0xd14>)
 800bb16:	9312      	str	r3, [sp, #72]	@ 0x48
 800bb18:	f04f 0800 	mov.w	r8, #0
 800bb1c:	f045 0502 	orr.w	r5, r5, #2
 800bb20:	2302      	movs	r3, #2
 800bb22:	9204      	str	r2, [sp, #16]
 800bb24:	e7c6      	b.n	800bab4 <_vfprintf_r+0xa5c>
 800bb26:	463b      	mov	r3, r7
 800bb28:	2700      	movs	r7, #0
 800bb2a:	f853 ab04 	ldr.w	sl, [r3], #4
 800bb2e:	9305      	str	r3, [sp, #20]
 800bb30:	42be      	cmp	r6, r7
 800bb32:	f88d 705b 	strb.w	r7, [sp, #91]	@ 0x5b
 800bb36:	db0f      	blt.n	800bb58 <_vfprintf_r+0xb00>
 800bb38:	4632      	mov	r2, r6
 800bb3a:	4639      	mov	r1, r7
 800bb3c:	4650      	mov	r0, sl
 800bb3e:	f7f4 fbdf 	bl	8000300 <memchr>
 800bb42:	4681      	mov	r9, r0
 800bb44:	2800      	cmp	r0, #0
 800bb46:	f43f acaa 	beq.w	800b49e <_vfprintf_r+0x446>
 800bb4a:	eba0 060a 	sub.w	r6, r0, sl
 800bb4e:	46b9      	mov	r9, r7
 800bb50:	970c      	str	r7, [sp, #48]	@ 0x30
 800bb52:	46b8      	mov	r8, r7
 800bb54:	9706      	str	r7, [sp, #24]
 800bb56:	e5e0      	b.n	800b71a <_vfprintf_r+0x6c2>
 800bb58:	4650      	mov	r0, sl
 800bb5a:	f7f4 fbc9 	bl	80002f0 <strlen>
 800bb5e:	46b9      	mov	r9, r7
 800bb60:	4606      	mov	r6, r0
 800bb62:	e49c      	b.n	800b49e <_vfprintf_r+0x446>
 800bb64:	f045 0510 	orr.w	r5, r5, #16
 800bb68:	f015 0320 	ands.w	r3, r5, #32
 800bb6c:	d00a      	beq.n	800bb84 <_vfprintf_r+0xb2c>
 800bb6e:	3707      	adds	r7, #7
 800bb70:	f027 0307 	bic.w	r3, r7, #7
 800bb74:	461a      	mov	r2, r3
 800bb76:	f8d3 8004 	ldr.w	r8, [r3, #4]
 800bb7a:	f852 7b08 	ldr.w	r7, [r2], #8
 800bb7e:	9205      	str	r2, [sp, #20]
 800bb80:	2301      	movs	r3, #1
 800bb82:	e797      	b.n	800bab4 <_vfprintf_r+0xa5c>
 800bb84:	463a      	mov	r2, r7
 800bb86:	f015 0810 	ands.w	r8, r5, #16
 800bb8a:	f852 7b04 	ldr.w	r7, [r2], #4
 800bb8e:	9205      	str	r2, [sp, #20]
 800bb90:	d001      	beq.n	800bb96 <_vfprintf_r+0xb3e>
 800bb92:	4698      	mov	r8, r3
 800bb94:	e7f4      	b.n	800bb80 <_vfprintf_r+0xb28>
 800bb96:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 800bb9a:	d001      	beq.n	800bba0 <_vfprintf_r+0xb48>
 800bb9c:	b2bf      	uxth	r7, r7
 800bb9e:	e7ef      	b.n	800bb80 <_vfprintf_r+0xb28>
 800bba0:	f415 7800 	ands.w	r8, r5, #512	@ 0x200
 800bba4:	d0ec      	beq.n	800bb80 <_vfprintf_r+0xb28>
 800bba6:	b2ff      	uxtb	r7, r7
 800bba8:	e7f3      	b.n	800bb92 <_vfprintf_r+0xb3a>
 800bbaa:	4b71      	ldr	r3, [pc, #452]	@ (800bd70 <_vfprintf_r+0xd18>)
 800bbac:	f7ff bb70 	b.w	800b290 <_vfprintf_r+0x238>
 800bbb0:	463a      	mov	r2, r7
 800bbb2:	f015 0810 	ands.w	r8, r5, #16
 800bbb6:	f852 7b04 	ldr.w	r7, [r2], #4
 800bbba:	9205      	str	r2, [sp, #20]
 800bbbc:	d002      	beq.n	800bbc4 <_vfprintf_r+0xb6c>
 800bbbe:	4698      	mov	r8, r3
 800bbc0:	f7ff bb74 	b.w	800b2ac <_vfprintf_r+0x254>
 800bbc4:	f015 0340 	ands.w	r3, r5, #64	@ 0x40
 800bbc8:	d002      	beq.n	800bbd0 <_vfprintf_r+0xb78>
 800bbca:	b2bf      	uxth	r7, r7
 800bbcc:	f7ff bb6e 	b.w	800b2ac <_vfprintf_r+0x254>
 800bbd0:	f415 7800 	ands.w	r8, r5, #512	@ 0x200
 800bbd4:	f43f ab6a 	beq.w	800b2ac <_vfprintf_r+0x254>
 800bbd8:	b2ff      	uxtb	r7, r7
 800bbda:	e7f0      	b.n	800bbbe <_vfprintf_r+0xb66>
 800bbdc:	2f0a      	cmp	r7, #10
 800bbde:	f178 0300 	sbcs.w	r3, r8, #0
 800bbe2:	d207      	bcs.n	800bbf4 <_vfprintf_r+0xb9c>
 800bbe4:	3730      	adds	r7, #48	@ 0x30
 800bbe6:	b2ff      	uxtb	r7, r7
 800bbe8:	f88d 7127 	strb.w	r7, [sp, #295]	@ 0x127
 800bbec:	f20d 1a27 	addw	sl, sp, #295	@ 0x127
 800bbf0:	f000 bc03 	b.w	800c3fa <_vfprintf_r+0x13a2>
 800bbf4:	2300      	movs	r3, #0
 800bbf6:	9303      	str	r3, [sp, #12]
 800bbf8:	9b06      	ldr	r3, [sp, #24]
 800bbfa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800bbfe:	ad4a      	add	r5, sp, #296	@ 0x128
 800bc00:	930c      	str	r3, [sp, #48]	@ 0x30
 800bc02:	220a      	movs	r2, #10
 800bc04:	2300      	movs	r3, #0
 800bc06:	4638      	mov	r0, r7
 800bc08:	4641      	mov	r1, r8
 800bc0a:	f7f4 fbc9 	bl	80003a0 <__aeabi_uldivmod>
 800bc0e:	3230      	adds	r2, #48	@ 0x30
 800bc10:	f805 2c01 	strb.w	r2, [r5, #-1]
 800bc14:	9a03      	ldr	r2, [sp, #12]
 800bc16:	3201      	adds	r2, #1
 800bc18:	9203      	str	r2, [sp, #12]
 800bc1a:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800bc1c:	4603      	mov	r3, r0
 800bc1e:	4689      	mov	r9, r1
 800bc20:	f105 3aff 	add.w	sl, r5, #4294967295
 800bc24:	b30a      	cbz	r2, 800bc6a <_vfprintf_r+0xc12>
 800bc26:	9a07      	ldr	r2, [sp, #28]
 800bc28:	9903      	ldr	r1, [sp, #12]
 800bc2a:	7812      	ldrb	r2, [r2, #0]
 800bc2c:	4291      	cmp	r1, r2
 800bc2e:	d11c      	bne.n	800bc6a <_vfprintf_r+0xc12>
 800bc30:	29ff      	cmp	r1, #255	@ 0xff
 800bc32:	d01a      	beq.n	800bc6a <_vfprintf_r+0xc12>
 800bc34:	2f0a      	cmp	r7, #10
 800bc36:	f178 0800 	sbcs.w	r8, r8, #0
 800bc3a:	f0c0 83de 	bcc.w	800c3fa <_vfprintf_r+0x13a2>
 800bc3e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800bc40:	9003      	str	r0, [sp, #12]
 800bc42:	ebaa 0a03 	sub.w	sl, sl, r3
 800bc46:	461a      	mov	r2, r3
 800bc48:	9910      	ldr	r1, [sp, #64]	@ 0x40
 800bc4a:	4650      	mov	r0, sl
 800bc4c:	f000 fe46 	bl	800c8dc <strncpy>
 800bc50:	9b07      	ldr	r3, [sp, #28]
 800bc52:	785a      	ldrb	r2, [r3, #1]
 800bc54:	9b03      	ldr	r3, [sp, #12]
 800bc56:	b11a      	cbz	r2, 800bc60 <_vfprintf_r+0xc08>
 800bc58:	9a07      	ldr	r2, [sp, #28]
 800bc5a:	3201      	adds	r2, #1
 800bc5c:	9207      	str	r2, [sp, #28]
 800bc5e:	2200      	movs	r2, #0
 800bc60:	9203      	str	r2, [sp, #12]
 800bc62:	461f      	mov	r7, r3
 800bc64:	46c8      	mov	r8, r9
 800bc66:	4655      	mov	r5, sl
 800bc68:	e7cb      	b.n	800bc02 <_vfprintf_r+0xbaa>
 800bc6a:	2f0a      	cmp	r7, #10
 800bc6c:	f178 0800 	sbcs.w	r8, r8, #0
 800bc70:	d2f7      	bcs.n	800bc62 <_vfprintf_r+0xc0a>
 800bc72:	e3c2      	b.n	800c3fa <_vfprintf_r+0x13a2>
 800bc74:	f007 030f 	and.w	r3, r7, #15
 800bc78:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800bc7a:	093f      	lsrs	r7, r7, #4
 800bc7c:	5cd3      	ldrb	r3, [r2, r3]
 800bc7e:	f80a 3d01 	strb.w	r3, [sl, #-1]!
 800bc82:	ea47 7708 	orr.w	r7, r7, r8, lsl #28
 800bc86:	ea4f 1818 	mov.w	r8, r8, lsr #4
 800bc8a:	ea57 0308 	orrs.w	r3, r7, r8
 800bc8e:	d1f1      	bne.n	800bc74 <_vfprintf_r+0xc1c>
 800bc90:	e3b3      	b.n	800c3fa <_vfprintf_r+0x13a2>
 800bc92:	b91b      	cbnz	r3, 800bc9c <_vfprintf_r+0xc44>
 800bc94:	07ed      	lsls	r5, r5, #31
 800bc96:	d501      	bpl.n	800bc9c <_vfprintf_r+0xc44>
 800bc98:	2730      	movs	r7, #48	@ 0x30
 800bc9a:	e7a5      	b.n	800bbe8 <_vfprintf_r+0xb90>
 800bc9c:	f50d 7a94 	add.w	sl, sp, #296	@ 0x128
 800bca0:	e3ab      	b.n	800c3fa <_vfprintf_r+0x13a2>
 800bca2:	9b04      	ldr	r3, [sp, #16]
 800bca4:	2b00      	cmp	r3, #0
 800bca6:	f000 8374 	beq.w	800c392 <_vfprintf_r+0x133a>
 800bcaa:	f88d 30c4 	strb.w	r3, [sp, #196]	@ 0xc4
 800bcae:	2300      	movs	r3, #0
 800bcb0:	f88d 305b 	strb.w	r3, [sp, #91]	@ 0x5b
 800bcb4:	9705      	str	r7, [sp, #20]
 800bcb6:	f7ff bb97 	b.w	800b3e8 <_vfprintf_r+0x390>
 800bcba:	2110      	movs	r1, #16
 800bcbc:	6061      	str	r1, [r4, #4]
 800bcbe:	2a07      	cmp	r2, #7
 800bcc0:	4461      	add	r1, ip
 800bcc2:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
 800bcc6:	dd0a      	ble.n	800bcde <_vfprintf_r+0xc86>
 800bcc8:	9802      	ldr	r0, [sp, #8]
 800bcca:	9315      	str	r3, [sp, #84]	@ 0x54
 800bccc:	aa1e      	add	r2, sp, #120	@ 0x78
 800bcce:	4659      	mov	r1, fp
 800bcd0:	f000 fbe4 	bl	800c49c <__sprint_r>
 800bcd4:	2800      	cmp	r0, #0
 800bcd6:	f040 833a 	bne.w	800c34e <_vfprintf_r+0x12f6>
 800bcda:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800bcdc:	a821      	add	r0, sp, #132	@ 0x84
 800bcde:	3b10      	subs	r3, #16
 800bce0:	4604      	mov	r4, r0
 800bce2:	e535      	b.n	800b750 <_vfprintf_r+0x6f8>
 800bce4:	4604      	mov	r4, r0
 800bce6:	e54f      	b.n	800b788 <_vfprintf_r+0x730>
 800bce8:	9802      	ldr	r0, [sp, #8]
 800bcea:	aa1e      	add	r2, sp, #120	@ 0x78
 800bcec:	4659      	mov	r1, fp
 800bcee:	f000 fbd5 	bl	800c49c <__sprint_r>
 800bcf2:	2800      	cmp	r0, #0
 800bcf4:	f040 832b 	bne.w	800c34e <_vfprintf_r+0x12f6>
 800bcf8:	ac21      	add	r4, sp, #132	@ 0x84
 800bcfa:	e557      	b.n	800b7ac <_vfprintf_r+0x754>
 800bcfc:	9802      	ldr	r0, [sp, #8]
 800bcfe:	aa1e      	add	r2, sp, #120	@ 0x78
 800bd00:	4659      	mov	r1, fp
 800bd02:	f000 fbcb 	bl	800c49c <__sprint_r>
 800bd06:	2800      	cmp	r0, #0
 800bd08:	f040 8321 	bne.w	800c34e <_vfprintf_r+0x12f6>
 800bd0c:	ac21      	add	r4, sp, #132	@ 0x84
 800bd0e:	e55d      	b.n	800b7cc <_vfprintf_r+0x774>
 800bd10:	2110      	movs	r1, #16
 800bd12:	6061      	str	r1, [r4, #4]
 800bd14:	2a07      	cmp	r2, #7
 800bd16:	4461      	add	r1, ip
 800bd18:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
 800bd1c:	dd0a      	ble.n	800bd34 <_vfprintf_r+0xcdc>
 800bd1e:	9802      	ldr	r0, [sp, #8]
 800bd20:	9313      	str	r3, [sp, #76]	@ 0x4c
 800bd22:	aa1e      	add	r2, sp, #120	@ 0x78
 800bd24:	4659      	mov	r1, fp
 800bd26:	f000 fbb9 	bl	800c49c <__sprint_r>
 800bd2a:	2800      	cmp	r0, #0
 800bd2c:	f040 830f 	bne.w	800c34e <_vfprintf_r+0x12f6>
 800bd30:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800bd32:	a821      	add	r0, sp, #132	@ 0x84
 800bd34:	3b10      	subs	r3, #16
 800bd36:	4604      	mov	r4, r0
 800bd38:	e550      	b.n	800b7dc <_vfprintf_r+0x784>
 800bd3a:	4604      	mov	r4, r0
 800bd3c:	e56a      	b.n	800b814 <_vfprintf_r+0x7bc>
 800bd3e:	2010      	movs	r0, #16
 800bd40:	4403      	add	r3, r0
 800bd42:	2a07      	cmp	r2, #7
 800bd44:	e9cd 231f 	strd	r2, r3, [sp, #124]	@ 0x7c
 800bd48:	6060      	str	r0, [r4, #4]
 800bd4a:	dd08      	ble.n	800bd5e <_vfprintf_r+0xd06>
 800bd4c:	9802      	ldr	r0, [sp, #8]
 800bd4e:	aa1e      	add	r2, sp, #120	@ 0x78
 800bd50:	4659      	mov	r1, fp
 800bd52:	f000 fba3 	bl	800c49c <__sprint_r>
 800bd56:	2800      	cmp	r0, #0
 800bd58:	f040 82f9 	bne.w	800c34e <_vfprintf_r+0x12f6>
 800bd5c:	a921      	add	r1, sp, #132	@ 0x84
 800bd5e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bd60:	3b10      	subs	r3, #16
 800bd62:	930c      	str	r3, [sp, #48]	@ 0x30
 800bd64:	460c      	mov	r4, r1
 800bd66:	e55a      	b.n	800b81e <_vfprintf_r+0x7c6>
 800bd68:	460c      	mov	r4, r1
 800bd6a:	e575      	b.n	800b858 <_vfprintf_r+0x800>
 800bd6c:	0800f147 	.word	0x0800f147
 800bd70:	0800f158 	.word	0x0800f158
 800bd74:	9a04      	ldr	r2, [sp, #16]
 800bd76:	2a65      	cmp	r2, #101	@ 0x65
 800bd78:	f340 823e 	ble.w	800c1f8 <_vfprintf_r+0x11a0>
 800bd7c:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800bd80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bd84:	d169      	bne.n	800be5a <_vfprintf_r+0xe02>
 800bd86:	4a72      	ldr	r2, [pc, #456]	@ (800bf50 <_vfprintf_r+0xef8>)
 800bd88:	6022      	str	r2, [r4, #0]
 800bd8a:	2201      	movs	r2, #1
 800bd8c:	4413      	add	r3, r2
 800bd8e:	9320      	str	r3, [sp, #128]	@ 0x80
 800bd90:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800bd92:	6062      	str	r2, [r4, #4]
 800bd94:	4413      	add	r3, r2
 800bd96:	2b07      	cmp	r3, #7
 800bd98:	931f      	str	r3, [sp, #124]	@ 0x7c
 800bd9a:	dc37      	bgt.n	800be0c <_vfprintf_r+0xdb4>
 800bd9c:	3408      	adds	r4, #8
 800bd9e:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 800bda0:	9a03      	ldr	r2, [sp, #12]
 800bda2:	4293      	cmp	r3, r2
 800bda4:	db02      	blt.n	800bdac <_vfprintf_r+0xd54>
 800bda6:	07e9      	lsls	r1, r5, #31
 800bda8:	f57f ad65 	bpl.w	800b876 <_vfprintf_r+0x81e>
 800bdac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bdae:	6023      	str	r3, [r4, #0]
 800bdb0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bdb2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bdb4:	6063      	str	r3, [r4, #4]
 800bdb6:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800bdb8:	4413      	add	r3, r2
 800bdba:	9320      	str	r3, [sp, #128]	@ 0x80
 800bdbc:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800bdbe:	3301      	adds	r3, #1
 800bdc0:	2b07      	cmp	r3, #7
 800bdc2:	931f      	str	r3, [sp, #124]	@ 0x7c
 800bdc4:	dc2c      	bgt.n	800be20 <_vfprintf_r+0xdc8>
 800bdc6:	3408      	adds	r4, #8
 800bdc8:	9b03      	ldr	r3, [sp, #12]
 800bdca:	1e5e      	subs	r6, r3, #1
 800bdcc:	2e00      	cmp	r6, #0
 800bdce:	f77f ad52 	ble.w	800b876 <_vfprintf_r+0x81e>
 800bdd2:	4f60      	ldr	r7, [pc, #384]	@ (800bf54 <_vfprintf_r+0xefc>)
 800bdd4:	f04f 0810 	mov.w	r8, #16
 800bdd8:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	@ 0x7c
 800bddc:	2e10      	cmp	r6, #16
 800bdde:	f103 0301 	add.w	r3, r3, #1
 800bde2:	f104 0108 	add.w	r1, r4, #8
 800bde6:	6027      	str	r7, [r4, #0]
 800bde8:	dc24      	bgt.n	800be34 <_vfprintf_r+0xddc>
 800bdea:	6066      	str	r6, [r4, #4]
 800bdec:	2b07      	cmp	r3, #7
 800bdee:	4416      	add	r6, r2
 800bdf0:	e9cd 361f 	strd	r3, r6, [sp, #124]	@ 0x7c
 800bdf4:	f340 828a 	ble.w	800c30c <_vfprintf_r+0x12b4>
 800bdf8:	9802      	ldr	r0, [sp, #8]
 800bdfa:	aa1e      	add	r2, sp, #120	@ 0x78
 800bdfc:	4659      	mov	r1, fp
 800bdfe:	f000 fb4d 	bl	800c49c <__sprint_r>
 800be02:	2800      	cmp	r0, #0
 800be04:	f040 82a3 	bne.w	800c34e <_vfprintf_r+0x12f6>
 800be08:	ac21      	add	r4, sp, #132	@ 0x84
 800be0a:	e534      	b.n	800b876 <_vfprintf_r+0x81e>
 800be0c:	9802      	ldr	r0, [sp, #8]
 800be0e:	aa1e      	add	r2, sp, #120	@ 0x78
 800be10:	4659      	mov	r1, fp
 800be12:	f000 fb43 	bl	800c49c <__sprint_r>
 800be16:	2800      	cmp	r0, #0
 800be18:	f040 8299 	bne.w	800c34e <_vfprintf_r+0x12f6>
 800be1c:	ac21      	add	r4, sp, #132	@ 0x84
 800be1e:	e7be      	b.n	800bd9e <_vfprintf_r+0xd46>
 800be20:	9802      	ldr	r0, [sp, #8]
 800be22:	aa1e      	add	r2, sp, #120	@ 0x78
 800be24:	4659      	mov	r1, fp
 800be26:	f000 fb39 	bl	800c49c <__sprint_r>
 800be2a:	2800      	cmp	r0, #0
 800be2c:	f040 828f 	bne.w	800c34e <_vfprintf_r+0x12f6>
 800be30:	ac21      	add	r4, sp, #132	@ 0x84
 800be32:	e7c9      	b.n	800bdc8 <_vfprintf_r+0xd70>
 800be34:	3210      	adds	r2, #16
 800be36:	2b07      	cmp	r3, #7
 800be38:	e9cd 321f 	strd	r3, r2, [sp, #124]	@ 0x7c
 800be3c:	f8c4 8004 	str.w	r8, [r4, #4]
 800be40:	dd08      	ble.n	800be54 <_vfprintf_r+0xdfc>
 800be42:	9802      	ldr	r0, [sp, #8]
 800be44:	aa1e      	add	r2, sp, #120	@ 0x78
 800be46:	4659      	mov	r1, fp
 800be48:	f000 fb28 	bl	800c49c <__sprint_r>
 800be4c:	2800      	cmp	r0, #0
 800be4e:	f040 827e 	bne.w	800c34e <_vfprintf_r+0x12f6>
 800be52:	a921      	add	r1, sp, #132	@ 0x84
 800be54:	3e10      	subs	r6, #16
 800be56:	460c      	mov	r4, r1
 800be58:	e7be      	b.n	800bdd8 <_vfprintf_r+0xd80>
 800be5a:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800be5c:	2a00      	cmp	r2, #0
 800be5e:	dc7b      	bgt.n	800bf58 <_vfprintf_r+0xf00>
 800be60:	4a3b      	ldr	r2, [pc, #236]	@ (800bf50 <_vfprintf_r+0xef8>)
 800be62:	6022      	str	r2, [r4, #0]
 800be64:	2201      	movs	r2, #1
 800be66:	4413      	add	r3, r2
 800be68:	9320      	str	r3, [sp, #128]	@ 0x80
 800be6a:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800be6c:	6062      	str	r2, [r4, #4]
 800be6e:	4413      	add	r3, r2
 800be70:	2b07      	cmp	r3, #7
 800be72:	931f      	str	r3, [sp, #124]	@ 0x7c
 800be74:	dc46      	bgt.n	800bf04 <_vfprintf_r+0xeac>
 800be76:	3408      	adds	r4, #8
 800be78:	9903      	ldr	r1, [sp, #12]
 800be7a:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 800be7c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800be7e:	430b      	orrs	r3, r1
 800be80:	f005 0101 	and.w	r1, r5, #1
 800be84:	430b      	orrs	r3, r1
 800be86:	f43f acf6 	beq.w	800b876 <_vfprintf_r+0x81e>
 800be8a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800be8c:	6023      	str	r3, [r4, #0]
 800be8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800be90:	6063      	str	r3, [r4, #4]
 800be92:	441a      	add	r2, r3
 800be94:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800be96:	9220      	str	r2, [sp, #128]	@ 0x80
 800be98:	3301      	adds	r3, #1
 800be9a:	2b07      	cmp	r3, #7
 800be9c:	931f      	str	r3, [sp, #124]	@ 0x7c
 800be9e:	dc3b      	bgt.n	800bf18 <_vfprintf_r+0xec0>
 800bea0:	f104 0308 	add.w	r3, r4, #8
 800bea4:	9e18      	ldr	r6, [sp, #96]	@ 0x60
 800bea6:	2e00      	cmp	r6, #0
 800bea8:	da1b      	bge.n	800bee2 <_vfprintf_r+0xe8a>
 800beaa:	4f2a      	ldr	r7, [pc, #168]	@ (800bf54 <_vfprintf_r+0xefc>)
 800beac:	4276      	negs	r6, r6
 800beae:	461a      	mov	r2, r3
 800beb0:	2410      	movs	r4, #16
 800beb2:	e9dd 101f 	ldrd	r1, r0, [sp, #124]	@ 0x7c
 800beb6:	2e10      	cmp	r6, #16
 800beb8:	f101 0101 	add.w	r1, r1, #1
 800bebc:	f103 0308 	add.w	r3, r3, #8
 800bec0:	6017      	str	r7, [r2, #0]
 800bec2:	dc33      	bgt.n	800bf2c <_vfprintf_r+0xed4>
 800bec4:	6056      	str	r6, [r2, #4]
 800bec6:	2907      	cmp	r1, #7
 800bec8:	4406      	add	r6, r0
 800beca:	e9cd 161f 	strd	r1, r6, [sp, #124]	@ 0x7c
 800bece:	dd08      	ble.n	800bee2 <_vfprintf_r+0xe8a>
 800bed0:	9802      	ldr	r0, [sp, #8]
 800bed2:	aa1e      	add	r2, sp, #120	@ 0x78
 800bed4:	4659      	mov	r1, fp
 800bed6:	f000 fae1 	bl	800c49c <__sprint_r>
 800beda:	2800      	cmp	r0, #0
 800bedc:	f040 8237 	bne.w	800c34e <_vfprintf_r+0x12f6>
 800bee0:	ab21      	add	r3, sp, #132	@ 0x84
 800bee2:	9a03      	ldr	r2, [sp, #12]
 800bee4:	605a      	str	r2, [r3, #4]
 800bee6:	9903      	ldr	r1, [sp, #12]
 800bee8:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800beea:	f8c3 a000 	str.w	sl, [r3]
 800beee:	440a      	add	r2, r1
 800bef0:	9220      	str	r2, [sp, #128]	@ 0x80
 800bef2:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
 800bef4:	3201      	adds	r2, #1
 800bef6:	2a07      	cmp	r2, #7
 800bef8:	921f      	str	r2, [sp, #124]	@ 0x7c
 800befa:	f73f af7d 	bgt.w	800bdf8 <_vfprintf_r+0xda0>
 800befe:	f103 0408 	add.w	r4, r3, #8
 800bf02:	e4b8      	b.n	800b876 <_vfprintf_r+0x81e>
 800bf04:	9802      	ldr	r0, [sp, #8]
 800bf06:	aa1e      	add	r2, sp, #120	@ 0x78
 800bf08:	4659      	mov	r1, fp
 800bf0a:	f000 fac7 	bl	800c49c <__sprint_r>
 800bf0e:	2800      	cmp	r0, #0
 800bf10:	f040 821d 	bne.w	800c34e <_vfprintf_r+0x12f6>
 800bf14:	ac21      	add	r4, sp, #132	@ 0x84
 800bf16:	e7af      	b.n	800be78 <_vfprintf_r+0xe20>
 800bf18:	9802      	ldr	r0, [sp, #8]
 800bf1a:	aa1e      	add	r2, sp, #120	@ 0x78
 800bf1c:	4659      	mov	r1, fp
 800bf1e:	f000 fabd 	bl	800c49c <__sprint_r>
 800bf22:	2800      	cmp	r0, #0
 800bf24:	f040 8213 	bne.w	800c34e <_vfprintf_r+0x12f6>
 800bf28:	ab21      	add	r3, sp, #132	@ 0x84
 800bf2a:	e7bb      	b.n	800bea4 <_vfprintf_r+0xe4c>
 800bf2c:	3010      	adds	r0, #16
 800bf2e:	2907      	cmp	r1, #7
 800bf30:	e9cd 101f 	strd	r1, r0, [sp, #124]	@ 0x7c
 800bf34:	6054      	str	r4, [r2, #4]
 800bf36:	dd08      	ble.n	800bf4a <_vfprintf_r+0xef2>
 800bf38:	9802      	ldr	r0, [sp, #8]
 800bf3a:	aa1e      	add	r2, sp, #120	@ 0x78
 800bf3c:	4659      	mov	r1, fp
 800bf3e:	f000 faad 	bl	800c49c <__sprint_r>
 800bf42:	2800      	cmp	r0, #0
 800bf44:	f040 8203 	bne.w	800c34e <_vfprintf_r+0x12f6>
 800bf48:	ab21      	add	r3, sp, #132	@ 0x84
 800bf4a:	3e10      	subs	r6, #16
 800bf4c:	461a      	mov	r2, r3
 800bf4e:	e7b0      	b.n	800beb2 <_vfprintf_r+0xe5a>
 800bf50:	0800f169 	.word	0x0800f169
 800bf54:	0800f280 	.word	0x0800f280
 800bf58:	9a03      	ldr	r2, [sp, #12]
 800bf5a:	42ba      	cmp	r2, r7
 800bf5c:	bfa8      	it	ge
 800bf5e:	463a      	movge	r2, r7
 800bf60:	2a00      	cmp	r2, #0
 800bf62:	4616      	mov	r6, r2
 800bf64:	dd0a      	ble.n	800bf7c <_vfprintf_r+0xf24>
 800bf66:	4413      	add	r3, r2
 800bf68:	9320      	str	r3, [sp, #128]	@ 0x80
 800bf6a:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800bf6c:	3301      	adds	r3, #1
 800bf6e:	2b07      	cmp	r3, #7
 800bf70:	e9c4 a200 	strd	sl, r2, [r4]
 800bf74:	931f      	str	r3, [sp, #124]	@ 0x7c
 800bf76:	f300 808c 	bgt.w	800c092 <_vfprintf_r+0x103a>
 800bf7a:	3408      	adds	r4, #8
 800bf7c:	2e00      	cmp	r6, #0
 800bf7e:	bfac      	ite	ge
 800bf80:	1bbe      	subge	r6, r7, r6
 800bf82:	463e      	movlt	r6, r7
 800bf84:	2e00      	cmp	r6, #0
 800bf86:	dd1a      	ble.n	800bfbe <_vfprintf_r+0xf66>
 800bf88:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	@ 0x7c
 800bf8c:	4899      	ldr	r0, [pc, #612]	@ (800c1f4 <_vfprintf_r+0x119c>)
 800bf8e:	6020      	str	r0, [r4, #0]
 800bf90:	2e10      	cmp	r6, #16
 800bf92:	f103 0301 	add.w	r3, r3, #1
 800bf96:	f104 0108 	add.w	r1, r4, #8
 800bf9a:	f300 8084 	bgt.w	800c0a6 <_vfprintf_r+0x104e>
 800bf9e:	6066      	str	r6, [r4, #4]
 800bfa0:	2b07      	cmp	r3, #7
 800bfa2:	4416      	add	r6, r2
 800bfa4:	e9cd 361f 	strd	r3, r6, [sp, #124]	@ 0x7c
 800bfa8:	f340 8090 	ble.w	800c0cc <_vfprintf_r+0x1074>
 800bfac:	9802      	ldr	r0, [sp, #8]
 800bfae:	aa1e      	add	r2, sp, #120	@ 0x78
 800bfb0:	4659      	mov	r1, fp
 800bfb2:	f000 fa73 	bl	800c49c <__sprint_r>
 800bfb6:	2800      	cmp	r0, #0
 800bfb8:	f040 81c9 	bne.w	800c34e <_vfprintf_r+0x12f6>
 800bfbc:	ac21      	add	r4, sp, #132	@ 0x84
 800bfbe:	056a      	lsls	r2, r5, #21
 800bfc0:	4457      	add	r7, sl
 800bfc2:	d50c      	bpl.n	800bfde <_vfprintf_r+0xf86>
 800bfc4:	9b06      	ldr	r3, [sp, #24]
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	f300 8082 	bgt.w	800c0d0 <_vfprintf_r+0x1078>
 800bfcc:	f1b8 0f00 	cmp.w	r8, #0
 800bfd0:	f300 8081 	bgt.w	800c0d6 <_vfprintf_r+0x107e>
 800bfd4:	9b03      	ldr	r3, [sp, #12]
 800bfd6:	4453      	add	r3, sl
 800bfd8:	429f      	cmp	r7, r3
 800bfda:	bf28      	it	cs
 800bfdc:	461f      	movcs	r7, r3
 800bfde:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 800bfe0:	9a03      	ldr	r2, [sp, #12]
 800bfe2:	4293      	cmp	r3, r2
 800bfe4:	db01      	blt.n	800bfea <_vfprintf_r+0xf92>
 800bfe6:	07eb      	lsls	r3, r5, #31
 800bfe8:	d50e      	bpl.n	800c008 <_vfprintf_r+0xfb0>
 800bfea:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800bfec:	6023      	str	r3, [r4, #0]
 800bfee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bff0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bff2:	6063      	str	r3, [r4, #4]
 800bff4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800bff6:	4413      	add	r3, r2
 800bff8:	9320      	str	r3, [sp, #128]	@ 0x80
 800bffa:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800bffc:	3301      	adds	r3, #1
 800bffe:	2b07      	cmp	r3, #7
 800c000:	931f      	str	r3, [sp, #124]	@ 0x7c
 800c002:	f300 80e3 	bgt.w	800c1cc <_vfprintf_r+0x1174>
 800c006:	3408      	adds	r4, #8
 800c008:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 800c00a:	9a03      	ldr	r2, [sp, #12]
 800c00c:	eba2 0803 	sub.w	r8, r2, r3
 800c010:	eb0a 0302 	add.w	r3, sl, r2
 800c014:	1bdb      	subs	r3, r3, r7
 800c016:	4598      	cmp	r8, r3
 800c018:	bfa8      	it	ge
 800c01a:	4698      	movge	r8, r3
 800c01c:	f1b8 0f00 	cmp.w	r8, #0
 800c020:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c022:	dd0a      	ble.n	800c03a <_vfprintf_r+0xfe2>
 800c024:	4443      	add	r3, r8
 800c026:	9320      	str	r3, [sp, #128]	@ 0x80
 800c028:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800c02a:	3301      	adds	r3, #1
 800c02c:	2b07      	cmp	r3, #7
 800c02e:	e9c4 7800 	strd	r7, r8, [r4]
 800c032:	931f      	str	r3, [sp, #124]	@ 0x7c
 800c034:	f300 80d4 	bgt.w	800c1e0 <_vfprintf_r+0x1188>
 800c038:	3408      	adds	r4, #8
 800c03a:	9e18      	ldr	r6, [sp, #96]	@ 0x60
 800c03c:	9b03      	ldr	r3, [sp, #12]
 800c03e:	f1b8 0f00 	cmp.w	r8, #0
 800c042:	eba3 0606 	sub.w	r6, r3, r6
 800c046:	bfa8      	it	ge
 800c048:	eba6 0608 	subge.w	r6, r6, r8
 800c04c:	2e00      	cmp	r6, #0
 800c04e:	f77f ac12 	ble.w	800b876 <_vfprintf_r+0x81e>
 800c052:	4f68      	ldr	r7, [pc, #416]	@ (800c1f4 <_vfprintf_r+0x119c>)
 800c054:	f04f 0810 	mov.w	r8, #16
 800c058:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	@ 0x7c
 800c05c:	2e10      	cmp	r6, #16
 800c05e:	f103 0301 	add.w	r3, r3, #1
 800c062:	f104 0108 	add.w	r1, r4, #8
 800c066:	6027      	str	r7, [r4, #0]
 800c068:	f77f aebf 	ble.w	800bdea <_vfprintf_r+0xd92>
 800c06c:	3210      	adds	r2, #16
 800c06e:	2b07      	cmp	r3, #7
 800c070:	e9cd 321f 	strd	r3, r2, [sp, #124]	@ 0x7c
 800c074:	f8c4 8004 	str.w	r8, [r4, #4]
 800c078:	dd08      	ble.n	800c08c <_vfprintf_r+0x1034>
 800c07a:	9802      	ldr	r0, [sp, #8]
 800c07c:	aa1e      	add	r2, sp, #120	@ 0x78
 800c07e:	4659      	mov	r1, fp
 800c080:	f000 fa0c 	bl	800c49c <__sprint_r>
 800c084:	2800      	cmp	r0, #0
 800c086:	f040 8162 	bne.w	800c34e <_vfprintf_r+0x12f6>
 800c08a:	a921      	add	r1, sp, #132	@ 0x84
 800c08c:	3e10      	subs	r6, #16
 800c08e:	460c      	mov	r4, r1
 800c090:	e7e2      	b.n	800c058 <_vfprintf_r+0x1000>
 800c092:	9802      	ldr	r0, [sp, #8]
 800c094:	aa1e      	add	r2, sp, #120	@ 0x78
 800c096:	4659      	mov	r1, fp
 800c098:	f000 fa00 	bl	800c49c <__sprint_r>
 800c09c:	2800      	cmp	r0, #0
 800c09e:	f040 8156 	bne.w	800c34e <_vfprintf_r+0x12f6>
 800c0a2:	ac21      	add	r4, sp, #132	@ 0x84
 800c0a4:	e76a      	b.n	800bf7c <_vfprintf_r+0xf24>
 800c0a6:	2010      	movs	r0, #16
 800c0a8:	4402      	add	r2, r0
 800c0aa:	2b07      	cmp	r3, #7
 800c0ac:	e9cd 321f 	strd	r3, r2, [sp, #124]	@ 0x7c
 800c0b0:	6060      	str	r0, [r4, #4]
 800c0b2:	dd08      	ble.n	800c0c6 <_vfprintf_r+0x106e>
 800c0b4:	9802      	ldr	r0, [sp, #8]
 800c0b6:	aa1e      	add	r2, sp, #120	@ 0x78
 800c0b8:	4659      	mov	r1, fp
 800c0ba:	f000 f9ef 	bl	800c49c <__sprint_r>
 800c0be:	2800      	cmp	r0, #0
 800c0c0:	f040 8145 	bne.w	800c34e <_vfprintf_r+0x12f6>
 800c0c4:	a921      	add	r1, sp, #132	@ 0x84
 800c0c6:	3e10      	subs	r6, #16
 800c0c8:	460c      	mov	r4, r1
 800c0ca:	e75d      	b.n	800bf88 <_vfprintf_r+0xf30>
 800c0cc:	460c      	mov	r4, r1
 800c0ce:	e776      	b.n	800bfbe <_vfprintf_r+0xf66>
 800c0d0:	f1b8 0f00 	cmp.w	r8, #0
 800c0d4:	dd4a      	ble.n	800c16c <_vfprintf_r+0x1114>
 800c0d6:	f108 38ff 	add.w	r8, r8, #4294967295
 800c0da:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c0dc:	6023      	str	r3, [r4, #0]
 800c0de:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c0e0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c0e2:	6063      	str	r3, [r4, #4]
 800c0e4:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c0e6:	4413      	add	r3, r2
 800c0e8:	9320      	str	r3, [sp, #128]	@ 0x80
 800c0ea:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800c0ec:	3301      	adds	r3, #1
 800c0ee:	2b07      	cmp	r3, #7
 800c0f0:	931f      	str	r3, [sp, #124]	@ 0x7c
 800c0f2:	dc42      	bgt.n	800c17a <_vfprintf_r+0x1122>
 800c0f4:	3408      	adds	r4, #8
 800c0f6:	9b03      	ldr	r3, [sp, #12]
 800c0f8:	4453      	add	r3, sl
 800c0fa:	1bda      	subs	r2, r3, r7
 800c0fc:	9b07      	ldr	r3, [sp, #28]
 800c0fe:	781b      	ldrb	r3, [r3, #0]
 800c100:	429a      	cmp	r2, r3
 800c102:	bfa8      	it	ge
 800c104:	461a      	movge	r2, r3
 800c106:	2a00      	cmp	r2, #0
 800c108:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c10a:	9204      	str	r2, [sp, #16]
 800c10c:	dd09      	ble.n	800c122 <_vfprintf_r+0x10ca>
 800c10e:	4413      	add	r3, r2
 800c110:	9320      	str	r3, [sp, #128]	@ 0x80
 800c112:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800c114:	3301      	adds	r3, #1
 800c116:	2b07      	cmp	r3, #7
 800c118:	e9c4 7200 	strd	r7, r2, [r4]
 800c11c:	931f      	str	r3, [sp, #124]	@ 0x7c
 800c11e:	dc36      	bgt.n	800c18e <_vfprintf_r+0x1136>
 800c120:	3408      	adds	r4, #8
 800c122:	9b07      	ldr	r3, [sp, #28]
 800c124:	781e      	ldrb	r6, [r3, #0]
 800c126:	9b04      	ldr	r3, [sp, #16]
 800c128:	2b00      	cmp	r3, #0
 800c12a:	bfa8      	it	ge
 800c12c:	1af6      	subge	r6, r6, r3
 800c12e:	2e00      	cmp	r6, #0
 800c130:	dd18      	ble.n	800c164 <_vfprintf_r+0x110c>
 800c132:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	@ 0x7c
 800c136:	482f      	ldr	r0, [pc, #188]	@ (800c1f4 <_vfprintf_r+0x119c>)
 800c138:	6020      	str	r0, [r4, #0]
 800c13a:	2e10      	cmp	r6, #16
 800c13c:	f103 0301 	add.w	r3, r3, #1
 800c140:	f104 0108 	add.w	r1, r4, #8
 800c144:	dc2d      	bgt.n	800c1a2 <_vfprintf_r+0x114a>
 800c146:	6066      	str	r6, [r4, #4]
 800c148:	2b07      	cmp	r3, #7
 800c14a:	4416      	add	r6, r2
 800c14c:	e9cd 361f 	strd	r3, r6, [sp, #124]	@ 0x7c
 800c150:	dd3a      	ble.n	800c1c8 <_vfprintf_r+0x1170>
 800c152:	9802      	ldr	r0, [sp, #8]
 800c154:	aa1e      	add	r2, sp, #120	@ 0x78
 800c156:	4659      	mov	r1, fp
 800c158:	f000 f9a0 	bl	800c49c <__sprint_r>
 800c15c:	2800      	cmp	r0, #0
 800c15e:	f040 80f6 	bne.w	800c34e <_vfprintf_r+0x12f6>
 800c162:	ac21      	add	r4, sp, #132	@ 0x84
 800c164:	9b07      	ldr	r3, [sp, #28]
 800c166:	781b      	ldrb	r3, [r3, #0]
 800c168:	441f      	add	r7, r3
 800c16a:	e72b      	b.n	800bfc4 <_vfprintf_r+0xf6c>
 800c16c:	9b07      	ldr	r3, [sp, #28]
 800c16e:	3b01      	subs	r3, #1
 800c170:	9307      	str	r3, [sp, #28]
 800c172:	9b06      	ldr	r3, [sp, #24]
 800c174:	3b01      	subs	r3, #1
 800c176:	9306      	str	r3, [sp, #24]
 800c178:	e7af      	b.n	800c0da <_vfprintf_r+0x1082>
 800c17a:	9802      	ldr	r0, [sp, #8]
 800c17c:	aa1e      	add	r2, sp, #120	@ 0x78
 800c17e:	4659      	mov	r1, fp
 800c180:	f000 f98c 	bl	800c49c <__sprint_r>
 800c184:	2800      	cmp	r0, #0
 800c186:	f040 80e2 	bne.w	800c34e <_vfprintf_r+0x12f6>
 800c18a:	ac21      	add	r4, sp, #132	@ 0x84
 800c18c:	e7b3      	b.n	800c0f6 <_vfprintf_r+0x109e>
 800c18e:	9802      	ldr	r0, [sp, #8]
 800c190:	aa1e      	add	r2, sp, #120	@ 0x78
 800c192:	4659      	mov	r1, fp
 800c194:	f000 f982 	bl	800c49c <__sprint_r>
 800c198:	2800      	cmp	r0, #0
 800c19a:	f040 80d8 	bne.w	800c34e <_vfprintf_r+0x12f6>
 800c19e:	ac21      	add	r4, sp, #132	@ 0x84
 800c1a0:	e7bf      	b.n	800c122 <_vfprintf_r+0x10ca>
 800c1a2:	2010      	movs	r0, #16
 800c1a4:	4402      	add	r2, r0
 800c1a6:	2b07      	cmp	r3, #7
 800c1a8:	e9cd 321f 	strd	r3, r2, [sp, #124]	@ 0x7c
 800c1ac:	6060      	str	r0, [r4, #4]
 800c1ae:	dd08      	ble.n	800c1c2 <_vfprintf_r+0x116a>
 800c1b0:	9802      	ldr	r0, [sp, #8]
 800c1b2:	aa1e      	add	r2, sp, #120	@ 0x78
 800c1b4:	4659      	mov	r1, fp
 800c1b6:	f000 f971 	bl	800c49c <__sprint_r>
 800c1ba:	2800      	cmp	r0, #0
 800c1bc:	f040 80c7 	bne.w	800c34e <_vfprintf_r+0x12f6>
 800c1c0:	a921      	add	r1, sp, #132	@ 0x84
 800c1c2:	3e10      	subs	r6, #16
 800c1c4:	460c      	mov	r4, r1
 800c1c6:	e7b4      	b.n	800c132 <_vfprintf_r+0x10da>
 800c1c8:	460c      	mov	r4, r1
 800c1ca:	e7cb      	b.n	800c164 <_vfprintf_r+0x110c>
 800c1cc:	9802      	ldr	r0, [sp, #8]
 800c1ce:	aa1e      	add	r2, sp, #120	@ 0x78
 800c1d0:	4659      	mov	r1, fp
 800c1d2:	f000 f963 	bl	800c49c <__sprint_r>
 800c1d6:	2800      	cmp	r0, #0
 800c1d8:	f040 80b9 	bne.w	800c34e <_vfprintf_r+0x12f6>
 800c1dc:	ac21      	add	r4, sp, #132	@ 0x84
 800c1de:	e713      	b.n	800c008 <_vfprintf_r+0xfb0>
 800c1e0:	9802      	ldr	r0, [sp, #8]
 800c1e2:	aa1e      	add	r2, sp, #120	@ 0x78
 800c1e4:	4659      	mov	r1, fp
 800c1e6:	f000 f959 	bl	800c49c <__sprint_r>
 800c1ea:	2800      	cmp	r0, #0
 800c1ec:	f040 80af 	bne.w	800c34e <_vfprintf_r+0x12f6>
 800c1f0:	ac21      	add	r4, sp, #132	@ 0x84
 800c1f2:	e722      	b.n	800c03a <_vfprintf_r+0xfe2>
 800c1f4:	0800f280 	.word	0x0800f280
 800c1f8:	9803      	ldr	r0, [sp, #12]
 800c1fa:	991f      	ldr	r1, [sp, #124]	@ 0x7c
 800c1fc:	2801      	cmp	r0, #1
 800c1fe:	f103 0201 	add.w	r2, r3, #1
 800c202:	f101 0101 	add.w	r1, r1, #1
 800c206:	f104 0308 	add.w	r3, r4, #8
 800c20a:	dc01      	bgt.n	800c210 <_vfprintf_r+0x11b8>
 800c20c:	07ee      	lsls	r6, r5, #31
 800c20e:	d572      	bpl.n	800c2f6 <_vfprintf_r+0x129e>
 800c210:	2001      	movs	r0, #1
 800c212:	2907      	cmp	r1, #7
 800c214:	e9cd 121f 	strd	r1, r2, [sp, #124]	@ 0x7c
 800c218:	f8c4 a000 	str.w	sl, [r4]
 800c21c:	6060      	str	r0, [r4, #4]
 800c21e:	dd08      	ble.n	800c232 <_vfprintf_r+0x11da>
 800c220:	9802      	ldr	r0, [sp, #8]
 800c222:	aa1e      	add	r2, sp, #120	@ 0x78
 800c224:	4659      	mov	r1, fp
 800c226:	f000 f939 	bl	800c49c <__sprint_r>
 800c22a:	2800      	cmp	r0, #0
 800c22c:	f040 808f 	bne.w	800c34e <_vfprintf_r+0x12f6>
 800c230:	ab21      	add	r3, sp, #132	@ 0x84
 800c232:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800c234:	601a      	str	r2, [r3, #0]
 800c236:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c238:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c23a:	605a      	str	r2, [r3, #4]
 800c23c:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c23e:	440a      	add	r2, r1
 800c240:	9220      	str	r2, [sp, #128]	@ 0x80
 800c242:	9a1f      	ldr	r2, [sp, #124]	@ 0x7c
 800c244:	3201      	adds	r2, #1
 800c246:	2a07      	cmp	r2, #7
 800c248:	921f      	str	r2, [sp, #124]	@ 0x7c
 800c24a:	dc25      	bgt.n	800c298 <_vfprintf_r+0x1240>
 800c24c:	3308      	adds	r3, #8
 800c24e:	9803      	ldr	r0, [sp, #12]
 800c250:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800c254:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c258:	e9dd 121f 	ldrd	r1, r2, [sp, #124]	@ 0x7c
 800c25c:	f100 34ff 	add.w	r4, r0, #4294967295
 800c260:	d023      	beq.n	800c2aa <_vfprintf_r+0x1252>
 800c262:	f10a 0001 	add.w	r0, sl, #1
 800c266:	e9c3 0400 	strd	r0, r4, [r3]
 800c26a:	9803      	ldr	r0, [sp, #12]
 800c26c:	3101      	adds	r1, #1
 800c26e:	3a01      	subs	r2, #1
 800c270:	4402      	add	r2, r0
 800c272:	2907      	cmp	r1, #7
 800c274:	e9cd 121f 	strd	r1, r2, [sp, #124]	@ 0x7c
 800c278:	dd46      	ble.n	800c308 <_vfprintf_r+0x12b0>
 800c27a:	9802      	ldr	r0, [sp, #8]
 800c27c:	aa1e      	add	r2, sp, #120	@ 0x78
 800c27e:	4659      	mov	r1, fp
 800c280:	f000 f90c 	bl	800c49c <__sprint_r>
 800c284:	2800      	cmp	r0, #0
 800c286:	d162      	bne.n	800c34e <_vfprintf_r+0x12f6>
 800c288:	ab21      	add	r3, sp, #132	@ 0x84
 800c28a:	aa1a      	add	r2, sp, #104	@ 0x68
 800c28c:	601a      	str	r2, [r3, #0]
 800c28e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800c290:	605a      	str	r2, [r3, #4]
 800c292:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800c294:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800c296:	e62a      	b.n	800beee <_vfprintf_r+0xe96>
 800c298:	9802      	ldr	r0, [sp, #8]
 800c29a:	aa1e      	add	r2, sp, #120	@ 0x78
 800c29c:	4659      	mov	r1, fp
 800c29e:	f000 f8fd 	bl	800c49c <__sprint_r>
 800c2a2:	2800      	cmp	r0, #0
 800c2a4:	d153      	bne.n	800c34e <_vfprintf_r+0x12f6>
 800c2a6:	ab21      	add	r3, sp, #132	@ 0x84
 800c2a8:	e7d1      	b.n	800c24e <_vfprintf_r+0x11f6>
 800c2aa:	9a03      	ldr	r2, [sp, #12]
 800c2ac:	2a01      	cmp	r2, #1
 800c2ae:	ddec      	ble.n	800c28a <_vfprintf_r+0x1232>
 800c2b0:	4e58      	ldr	r6, [pc, #352]	@ (800c414 <_vfprintf_r+0x13bc>)
 800c2b2:	2710      	movs	r7, #16
 800c2b4:	e9dd 211f 	ldrd	r2, r1, [sp, #124]	@ 0x7c
 800c2b8:	2c10      	cmp	r4, #16
 800c2ba:	f102 0201 	add.w	r2, r2, #1
 800c2be:	f103 0008 	add.w	r0, r3, #8
 800c2c2:	601e      	str	r6, [r3, #0]
 800c2c4:	dc07      	bgt.n	800c2d6 <_vfprintf_r+0x127e>
 800c2c6:	4421      	add	r1, r4
 800c2c8:	2a07      	cmp	r2, #7
 800c2ca:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
 800c2ce:	605c      	str	r4, [r3, #4]
 800c2d0:	dcd3      	bgt.n	800c27a <_vfprintf_r+0x1222>
 800c2d2:	4603      	mov	r3, r0
 800c2d4:	e7d9      	b.n	800c28a <_vfprintf_r+0x1232>
 800c2d6:	3110      	adds	r1, #16
 800c2d8:	2a07      	cmp	r2, #7
 800c2da:	e9cd 211f 	strd	r2, r1, [sp, #124]	@ 0x7c
 800c2de:	605f      	str	r7, [r3, #4]
 800c2e0:	dd06      	ble.n	800c2f0 <_vfprintf_r+0x1298>
 800c2e2:	9802      	ldr	r0, [sp, #8]
 800c2e4:	aa1e      	add	r2, sp, #120	@ 0x78
 800c2e6:	4659      	mov	r1, fp
 800c2e8:	f000 f8d8 	bl	800c49c <__sprint_r>
 800c2ec:	bb78      	cbnz	r0, 800c34e <_vfprintf_r+0x12f6>
 800c2ee:	a821      	add	r0, sp, #132	@ 0x84
 800c2f0:	3c10      	subs	r4, #16
 800c2f2:	4603      	mov	r3, r0
 800c2f4:	e7de      	b.n	800c2b4 <_vfprintf_r+0x125c>
 800c2f6:	2001      	movs	r0, #1
 800c2f8:	2907      	cmp	r1, #7
 800c2fa:	e9cd 121f 	strd	r1, r2, [sp, #124]	@ 0x7c
 800c2fe:	f8c4 a000 	str.w	sl, [r4]
 800c302:	6060      	str	r0, [r4, #4]
 800c304:	ddc1      	ble.n	800c28a <_vfprintf_r+0x1232>
 800c306:	e7b8      	b.n	800c27a <_vfprintf_r+0x1222>
 800c308:	3308      	adds	r3, #8
 800c30a:	e7be      	b.n	800c28a <_vfprintf_r+0x1232>
 800c30c:	460c      	mov	r4, r1
 800c30e:	f7ff bab2 	b.w	800b876 <_vfprintf_r+0x81e>
 800c312:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c314:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c316:	1a9d      	subs	r5, r3, r2
 800c318:	2d00      	cmp	r5, #0
 800c31a:	f77f aaaf 	ble.w	800b87c <_vfprintf_r+0x824>
 800c31e:	4e3e      	ldr	r6, [pc, #248]	@ (800c418 <_vfprintf_r+0x13c0>)
 800c320:	2710      	movs	r7, #16
 800c322:	e9dd 321f 	ldrd	r3, r2, [sp, #124]	@ 0x7c
 800c326:	2d10      	cmp	r5, #16
 800c328:	f103 0301 	add.w	r3, r3, #1
 800c32c:	6026      	str	r6, [r4, #0]
 800c32e:	dc18      	bgt.n	800c362 <_vfprintf_r+0x130a>
 800c330:	6065      	str	r5, [r4, #4]
 800c332:	2b07      	cmp	r3, #7
 800c334:	4415      	add	r5, r2
 800c336:	e9cd 351f 	strd	r3, r5, [sp, #124]	@ 0x7c
 800c33a:	f77f aa9f 	ble.w	800b87c <_vfprintf_r+0x824>
 800c33e:	9802      	ldr	r0, [sp, #8]
 800c340:	aa1e      	add	r2, sp, #120	@ 0x78
 800c342:	4659      	mov	r1, fp
 800c344:	f000 f8aa 	bl	800c49c <__sprint_r>
 800c348:	2800      	cmp	r0, #0
 800c34a:	f43f aa97 	beq.w	800b87c <_vfprintf_r+0x824>
 800c34e:	f1b9 0f00 	cmp.w	r9, #0
 800c352:	f43f a8d3 	beq.w	800b4fc <_vfprintf_r+0x4a4>
 800c356:	9802      	ldr	r0, [sp, #8]
 800c358:	4649      	mov	r1, r9
 800c35a:	f7fe fb77 	bl	800aa4c <_free_r>
 800c35e:	f7ff b8cd 	b.w	800b4fc <_vfprintf_r+0x4a4>
 800c362:	3210      	adds	r2, #16
 800c364:	2b07      	cmp	r3, #7
 800c366:	e9cd 321f 	strd	r3, r2, [sp, #124]	@ 0x7c
 800c36a:	6067      	str	r7, [r4, #4]
 800c36c:	dc02      	bgt.n	800c374 <_vfprintf_r+0x131c>
 800c36e:	3408      	adds	r4, #8
 800c370:	3d10      	subs	r5, #16
 800c372:	e7d6      	b.n	800c322 <_vfprintf_r+0x12ca>
 800c374:	9802      	ldr	r0, [sp, #8]
 800c376:	aa1e      	add	r2, sp, #120	@ 0x78
 800c378:	4659      	mov	r1, fp
 800c37a:	f000 f88f 	bl	800c49c <__sprint_r>
 800c37e:	2800      	cmp	r0, #0
 800c380:	d1e5      	bne.n	800c34e <_vfprintf_r+0x12f6>
 800c382:	ac21      	add	r4, sp, #132	@ 0x84
 800c384:	e7f4      	b.n	800c370 <_vfprintf_r+0x1318>
 800c386:	9802      	ldr	r0, [sp, #8]
 800c388:	4649      	mov	r1, r9
 800c38a:	f7fe fb5f 	bl	800aa4c <_free_r>
 800c38e:	f7ff ba8d 	b.w	800b8ac <_vfprintf_r+0x854>
 800c392:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800c394:	b91b      	cbnz	r3, 800c39e <_vfprintf_r+0x1346>
 800c396:	2300      	movs	r3, #0
 800c398:	931f      	str	r3, [sp, #124]	@ 0x7c
 800c39a:	f7ff b8af 	b.w	800b4fc <_vfprintf_r+0x4a4>
 800c39e:	9802      	ldr	r0, [sp, #8]
 800c3a0:	aa1e      	add	r2, sp, #120	@ 0x78
 800c3a2:	4659      	mov	r1, fp
 800c3a4:	f000 f87a 	bl	800c49c <__sprint_r>
 800c3a8:	2800      	cmp	r0, #0
 800c3aa:	d0f4      	beq.n	800c396 <_vfprintf_r+0x133e>
 800c3ac:	f7ff b8a6 	b.w	800b4fc <_vfprintf_r+0x4a4>
 800c3b0:	ea57 0208 	orrs.w	r2, r7, r8
 800c3b4:	9506      	str	r5, [sp, #24]
 800c3b6:	f43f ab8d 	beq.w	800bad4 <_vfprintf_r+0xa7c>
 800c3ba:	2b01      	cmp	r3, #1
 800c3bc:	f43f ac0e 	beq.w	800bbdc <_vfprintf_r+0xb84>
 800c3c0:	2b02      	cmp	r3, #2
 800c3c2:	f50d 7a94 	add.w	sl, sp, #296	@ 0x128
 800c3c6:	f43f ac55 	beq.w	800bc74 <_vfprintf_r+0xc1c>
 800c3ca:	f007 0307 	and.w	r3, r7, #7
 800c3ce:	08ff      	lsrs	r7, r7, #3
 800c3d0:	ea47 7748 	orr.w	r7, r7, r8, lsl #29
 800c3d4:	ea4f 08d8 	mov.w	r8, r8, lsr #3
 800c3d8:	3330      	adds	r3, #48	@ 0x30
 800c3da:	ea57 0108 	orrs.w	r1, r7, r8
 800c3de:	4652      	mov	r2, sl
 800c3e0:	f80a 3d01 	strb.w	r3, [sl, #-1]!
 800c3e4:	d1f1      	bne.n	800c3ca <_vfprintf_r+0x1372>
 800c3e6:	9906      	ldr	r1, [sp, #24]
 800c3e8:	07cf      	lsls	r7, r1, #31
 800c3ea:	d506      	bpl.n	800c3fa <_vfprintf_r+0x13a2>
 800c3ec:	2b30      	cmp	r3, #48	@ 0x30
 800c3ee:	d004      	beq.n	800c3fa <_vfprintf_r+0x13a2>
 800c3f0:	2330      	movs	r3, #48	@ 0x30
 800c3f2:	f80a 3c01 	strb.w	r3, [sl, #-1]
 800c3f6:	f1a2 0a02 	sub.w	sl, r2, #2
 800c3fa:	ab4a      	add	r3, sp, #296	@ 0x128
 800c3fc:	9d06      	ldr	r5, [sp, #24]
 800c3fe:	960c      	str	r6, [sp, #48]	@ 0x30
 800c400:	f04f 0900 	mov.w	r9, #0
 800c404:	eba3 060a 	sub.w	r6, r3, sl
 800c408:	46c8      	mov	r8, r9
 800c40a:	f8cd 9018 	str.w	r9, [sp, #24]
 800c40e:	464f      	mov	r7, r9
 800c410:	f7ff b983 	b.w	800b71a <_vfprintf_r+0x6c2>
 800c414:	0800f280 	.word	0x0800f280
 800c418:	0800f290 	.word	0x0800f290

0800c41c <__sbprintf>:
 800c41c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c41e:	461f      	mov	r7, r3
 800c420:	898b      	ldrh	r3, [r1, #12]
 800c422:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
 800c426:	f023 0302 	bic.w	r3, r3, #2
 800c42a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800c42e:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 800c430:	9319      	str	r3, [sp, #100]	@ 0x64
 800c432:	89cb      	ldrh	r3, [r1, #14]
 800c434:	f8ad 300e 	strh.w	r3, [sp, #14]
 800c438:	69cb      	ldr	r3, [r1, #28]
 800c43a:	9307      	str	r3, [sp, #28]
 800c43c:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 800c43e:	9309      	str	r3, [sp, #36]	@ 0x24
 800c440:	ab1a      	add	r3, sp, #104	@ 0x68
 800c442:	9300      	str	r3, [sp, #0]
 800c444:	9304      	str	r3, [sp, #16]
 800c446:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c44a:	4615      	mov	r5, r2
 800c44c:	4606      	mov	r6, r0
 800c44e:	9302      	str	r3, [sp, #8]
 800c450:	9305      	str	r3, [sp, #20]
 800c452:	a816      	add	r0, sp, #88	@ 0x58
 800c454:	2300      	movs	r3, #0
 800c456:	460c      	mov	r4, r1
 800c458:	9306      	str	r3, [sp, #24]
 800c45a:	f7fe fa8d 	bl	800a978 <__retarget_lock_init_recursive>
 800c45e:	462a      	mov	r2, r5
 800c460:	463b      	mov	r3, r7
 800c462:	4669      	mov	r1, sp
 800c464:	4630      	mov	r0, r6
 800c466:	f7fe fdf7 	bl	800b058 <_vfprintf_r>
 800c46a:	1e05      	subs	r5, r0, #0
 800c46c:	db07      	blt.n	800c47e <__sbprintf+0x62>
 800c46e:	4669      	mov	r1, sp
 800c470:	4630      	mov	r0, r6
 800c472:	f7fe f865 	bl	800a540 <_fflush_r>
 800c476:	2800      	cmp	r0, #0
 800c478:	bf18      	it	ne
 800c47a:	f04f 35ff 	movne.w	r5, #4294967295
 800c47e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800c482:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800c484:	065b      	lsls	r3, r3, #25
 800c486:	bf42      	ittt	mi
 800c488:	89a3      	ldrhmi	r3, [r4, #12]
 800c48a:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
 800c48e:	81a3      	strhmi	r3, [r4, #12]
 800c490:	f7fe fa73 	bl	800a97a <__retarget_lock_close_recursive>
 800c494:	4628      	mov	r0, r5
 800c496:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
 800c49a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c49c <__sprint_r>:
 800c49c:	6893      	ldr	r3, [r2, #8]
 800c49e:	b510      	push	{r4, lr}
 800c4a0:	4614      	mov	r4, r2
 800c4a2:	b133      	cbz	r3, 800c4b2 <__sprint_r+0x16>
 800c4a4:	f000 f85e 	bl	800c564 <__sfvwrite_r>
 800c4a8:	2300      	movs	r3, #0
 800c4aa:	60a3      	str	r3, [r4, #8]
 800c4ac:	2300      	movs	r3, #0
 800c4ae:	6063      	str	r3, [r4, #4]
 800c4b0:	bd10      	pop	{r4, pc}
 800c4b2:	4618      	mov	r0, r3
 800c4b4:	e7fa      	b.n	800c4ac <__sprint_r+0x10>

0800c4b6 <_fclose_r>:
 800c4b6:	b570      	push	{r4, r5, r6, lr}
 800c4b8:	4605      	mov	r5, r0
 800c4ba:	460c      	mov	r4, r1
 800c4bc:	b1b9      	cbz	r1, 800c4ee <_fclose_r+0x38>
 800c4be:	b118      	cbz	r0, 800c4c8 <_fclose_r+0x12>
 800c4c0:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800c4c2:	b90b      	cbnz	r3, 800c4c8 <_fclose_r+0x12>
 800c4c4:	f7fe f902 	bl	800a6cc <__sinit>
 800c4c8:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c4ca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c4ce:	07d6      	lsls	r6, r2, #31
 800c4d0:	d404      	bmi.n	800c4dc <_fclose_r+0x26>
 800c4d2:	0598      	lsls	r0, r3, #22
 800c4d4:	d40e      	bmi.n	800c4f4 <_fclose_r+0x3e>
 800c4d6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c4d8:	f7fe fa50 	bl	800a97c <__retarget_lock_acquire_recursive>
 800c4dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c4e0:	b943      	cbnz	r3, 800c4f4 <_fclose_r+0x3e>
 800c4e2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c4e4:	07d9      	lsls	r1, r3, #31
 800c4e6:	d402      	bmi.n	800c4ee <_fclose_r+0x38>
 800c4e8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c4ea:	f7fe fa48 	bl	800a97e <__retarget_lock_release_recursive>
 800c4ee:	2600      	movs	r6, #0
 800c4f0:	4630      	mov	r0, r6
 800c4f2:	bd70      	pop	{r4, r5, r6, pc}
 800c4f4:	4621      	mov	r1, r4
 800c4f6:	4628      	mov	r0, r5
 800c4f8:	f7fd ff9a 	bl	800a430 <__sflush_r>
 800c4fc:	6ae3      	ldr	r3, [r4, #44]	@ 0x2c
 800c4fe:	4606      	mov	r6, r0
 800c500:	b133      	cbz	r3, 800c510 <_fclose_r+0x5a>
 800c502:	69e1      	ldr	r1, [r4, #28]
 800c504:	4628      	mov	r0, r5
 800c506:	4798      	blx	r3
 800c508:	2800      	cmp	r0, #0
 800c50a:	bfb8      	it	lt
 800c50c:	f04f 36ff 	movlt.w	r6, #4294967295
 800c510:	89a3      	ldrh	r3, [r4, #12]
 800c512:	061a      	lsls	r2, r3, #24
 800c514:	d503      	bpl.n	800c51e <_fclose_r+0x68>
 800c516:	6921      	ldr	r1, [r4, #16]
 800c518:	4628      	mov	r0, r5
 800c51a:	f7fe fa97 	bl	800aa4c <_free_r>
 800c51e:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800c520:	b141      	cbz	r1, 800c534 <_fclose_r+0x7e>
 800c522:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 800c526:	4299      	cmp	r1, r3
 800c528:	d002      	beq.n	800c530 <_fclose_r+0x7a>
 800c52a:	4628      	mov	r0, r5
 800c52c:	f7fe fa8e 	bl	800aa4c <_free_r>
 800c530:	2300      	movs	r3, #0
 800c532:	6323      	str	r3, [r4, #48]	@ 0x30
 800c534:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800c536:	b121      	cbz	r1, 800c542 <_fclose_r+0x8c>
 800c538:	4628      	mov	r0, r5
 800c53a:	f7fe fa87 	bl	800aa4c <_free_r>
 800c53e:	2300      	movs	r3, #0
 800c540:	6463      	str	r3, [r4, #68]	@ 0x44
 800c542:	f7fe f8b7 	bl	800a6b4 <__sfp_lock_acquire>
 800c546:	2300      	movs	r3, #0
 800c548:	81a3      	strh	r3, [r4, #12]
 800c54a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c54c:	07db      	lsls	r3, r3, #31
 800c54e:	d402      	bmi.n	800c556 <_fclose_r+0xa0>
 800c550:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c552:	f7fe fa14 	bl	800a97e <__retarget_lock_release_recursive>
 800c556:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c558:	f7fe fa0f 	bl	800a97a <__retarget_lock_close_recursive>
 800c55c:	f7fe f8b0 	bl	800a6c0 <__sfp_lock_release>
 800c560:	e7c6      	b.n	800c4f0 <_fclose_r+0x3a>
	...

0800c564 <__sfvwrite_r>:
 800c564:	6893      	ldr	r3, [r2, #8]
 800c566:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c56a:	4606      	mov	r6, r0
 800c56c:	460c      	mov	r4, r1
 800c56e:	4691      	mov	r9, r2
 800c570:	b91b      	cbnz	r3, 800c57a <__sfvwrite_r+0x16>
 800c572:	2000      	movs	r0, #0
 800c574:	b003      	add	sp, #12
 800c576:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c57a:	898b      	ldrh	r3, [r1, #12]
 800c57c:	0718      	lsls	r0, r3, #28
 800c57e:	d550      	bpl.n	800c622 <__sfvwrite_r+0xbe>
 800c580:	690b      	ldr	r3, [r1, #16]
 800c582:	2b00      	cmp	r3, #0
 800c584:	d04d      	beq.n	800c622 <__sfvwrite_r+0xbe>
 800c586:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c58a:	f8d9 8000 	ldr.w	r8, [r9]
 800c58e:	f013 0702 	ands.w	r7, r3, #2
 800c592:	d16b      	bne.n	800c66c <__sfvwrite_r+0x108>
 800c594:	f013 0301 	ands.w	r3, r3, #1
 800c598:	f000 809c 	beq.w	800c6d4 <__sfvwrite_r+0x170>
 800c59c:	4638      	mov	r0, r7
 800c59e:	46ba      	mov	sl, r7
 800c5a0:	46bb      	mov	fp, r7
 800c5a2:	f1bb 0f00 	cmp.w	fp, #0
 800c5a6:	f000 8103 	beq.w	800c7b0 <__sfvwrite_r+0x24c>
 800c5aa:	b950      	cbnz	r0, 800c5c2 <__sfvwrite_r+0x5e>
 800c5ac:	465a      	mov	r2, fp
 800c5ae:	210a      	movs	r1, #10
 800c5b0:	4650      	mov	r0, sl
 800c5b2:	f7f3 fea5 	bl	8000300 <memchr>
 800c5b6:	2800      	cmp	r0, #0
 800c5b8:	f000 8100 	beq.w	800c7bc <__sfvwrite_r+0x258>
 800c5bc:	3001      	adds	r0, #1
 800c5be:	eba0 070a 	sub.w	r7, r0, sl
 800c5c2:	6820      	ldr	r0, [r4, #0]
 800c5c4:	6921      	ldr	r1, [r4, #16]
 800c5c6:	68a5      	ldr	r5, [r4, #8]
 800c5c8:	6963      	ldr	r3, [r4, #20]
 800c5ca:	455f      	cmp	r7, fp
 800c5cc:	463a      	mov	r2, r7
 800c5ce:	bf28      	it	cs
 800c5d0:	465a      	movcs	r2, fp
 800c5d2:	4288      	cmp	r0, r1
 800c5d4:	f240 80f5 	bls.w	800c7c2 <__sfvwrite_r+0x25e>
 800c5d8:	441d      	add	r5, r3
 800c5da:	42aa      	cmp	r2, r5
 800c5dc:	f340 80f1 	ble.w	800c7c2 <__sfvwrite_r+0x25e>
 800c5e0:	4651      	mov	r1, sl
 800c5e2:	462a      	mov	r2, r5
 800c5e4:	f000 f960 	bl	800c8a8 <memmove>
 800c5e8:	6823      	ldr	r3, [r4, #0]
 800c5ea:	442b      	add	r3, r5
 800c5ec:	6023      	str	r3, [r4, #0]
 800c5ee:	4621      	mov	r1, r4
 800c5f0:	4630      	mov	r0, r6
 800c5f2:	f7fd ffa5 	bl	800a540 <_fflush_r>
 800c5f6:	2800      	cmp	r0, #0
 800c5f8:	d167      	bne.n	800c6ca <__sfvwrite_r+0x166>
 800c5fa:	1b7f      	subs	r7, r7, r5
 800c5fc:	f040 80f9 	bne.w	800c7f2 <__sfvwrite_r+0x28e>
 800c600:	4621      	mov	r1, r4
 800c602:	4630      	mov	r0, r6
 800c604:	f7fd ff9c 	bl	800a540 <_fflush_r>
 800c608:	2800      	cmp	r0, #0
 800c60a:	d15e      	bne.n	800c6ca <__sfvwrite_r+0x166>
 800c60c:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800c610:	1b5b      	subs	r3, r3, r5
 800c612:	44aa      	add	sl, r5
 800c614:	ebab 0b05 	sub.w	fp, fp, r5
 800c618:	f8c9 3008 	str.w	r3, [r9, #8]
 800c61c:	2b00      	cmp	r3, #0
 800c61e:	d1c0      	bne.n	800c5a2 <__sfvwrite_r+0x3e>
 800c620:	e7a7      	b.n	800c572 <__sfvwrite_r+0xe>
 800c622:	4621      	mov	r1, r4
 800c624:	4630      	mov	r0, r6
 800c626:	f000 f8e9 	bl	800c7fc <__swsetup_r>
 800c62a:	2800      	cmp	r0, #0
 800c62c:	d0ab      	beq.n	800c586 <__sfvwrite_r+0x22>
 800c62e:	f04f 30ff 	mov.w	r0, #4294967295
 800c632:	e79f      	b.n	800c574 <__sfvwrite_r+0x10>
 800c634:	e9d8 a500 	ldrd	sl, r5, [r8]
 800c638:	f108 0808 	add.w	r8, r8, #8
 800c63c:	f8d4 b024 	ldr.w	fp, [r4, #36]	@ 0x24
 800c640:	69e1      	ldr	r1, [r4, #28]
 800c642:	2d00      	cmp	r5, #0
 800c644:	d0f6      	beq.n	800c634 <__sfvwrite_r+0xd0>
 800c646:	42bd      	cmp	r5, r7
 800c648:	462b      	mov	r3, r5
 800c64a:	4652      	mov	r2, sl
 800c64c:	bf28      	it	cs
 800c64e:	463b      	movcs	r3, r7
 800c650:	4630      	mov	r0, r6
 800c652:	47d8      	blx	fp
 800c654:	2800      	cmp	r0, #0
 800c656:	dd38      	ble.n	800c6ca <__sfvwrite_r+0x166>
 800c658:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800c65c:	1a1b      	subs	r3, r3, r0
 800c65e:	4482      	add	sl, r0
 800c660:	1a2d      	subs	r5, r5, r0
 800c662:	f8c9 3008 	str.w	r3, [r9, #8]
 800c666:	2b00      	cmp	r3, #0
 800c668:	d1e8      	bne.n	800c63c <__sfvwrite_r+0xd8>
 800c66a:	e782      	b.n	800c572 <__sfvwrite_r+0xe>
 800c66c:	f04f 0a00 	mov.w	sl, #0
 800c670:	4f61      	ldr	r7, [pc, #388]	@ (800c7f8 <__sfvwrite_r+0x294>)
 800c672:	4655      	mov	r5, sl
 800c674:	e7e2      	b.n	800c63c <__sfvwrite_r+0xd8>
 800c676:	e9d8 7a00 	ldrd	r7, sl, [r8]
 800c67a:	f108 0808 	add.w	r8, r8, #8
 800c67e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c682:	6820      	ldr	r0, [r4, #0]
 800c684:	68a2      	ldr	r2, [r4, #8]
 800c686:	f1ba 0f00 	cmp.w	sl, #0
 800c68a:	d0f4      	beq.n	800c676 <__sfvwrite_r+0x112>
 800c68c:	0599      	lsls	r1, r3, #22
 800c68e:	d563      	bpl.n	800c758 <__sfvwrite_r+0x1f4>
 800c690:	4552      	cmp	r2, sl
 800c692:	d836      	bhi.n	800c702 <__sfvwrite_r+0x19e>
 800c694:	f413 6f90 	tst.w	r3, #1152	@ 0x480
 800c698:	d033      	beq.n	800c702 <__sfvwrite_r+0x19e>
 800c69a:	6921      	ldr	r1, [r4, #16]
 800c69c:	6965      	ldr	r5, [r4, #20]
 800c69e:	eba0 0b01 	sub.w	fp, r0, r1
 800c6a2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c6a6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c6aa:	f10b 0201 	add.w	r2, fp, #1
 800c6ae:	106d      	asrs	r5, r5, #1
 800c6b0:	4452      	add	r2, sl
 800c6b2:	4295      	cmp	r5, r2
 800c6b4:	bf38      	it	cc
 800c6b6:	4615      	movcc	r5, r2
 800c6b8:	055b      	lsls	r3, r3, #21
 800c6ba:	d53d      	bpl.n	800c738 <__sfvwrite_r+0x1d4>
 800c6bc:	4629      	mov	r1, r5
 800c6be:	4630      	mov	r0, r6
 800c6c0:	f7fe fa84 	bl	800abcc <_malloc_r>
 800c6c4:	b948      	cbnz	r0, 800c6da <__sfvwrite_r+0x176>
 800c6c6:	230c      	movs	r3, #12
 800c6c8:	6033      	str	r3, [r6, #0]
 800c6ca:	89a3      	ldrh	r3, [r4, #12]
 800c6cc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c6d0:	81a3      	strh	r3, [r4, #12]
 800c6d2:	e7ac      	b.n	800c62e <__sfvwrite_r+0xca>
 800c6d4:	461f      	mov	r7, r3
 800c6d6:	469a      	mov	sl, r3
 800c6d8:	e7d1      	b.n	800c67e <__sfvwrite_r+0x11a>
 800c6da:	465a      	mov	r2, fp
 800c6dc:	6921      	ldr	r1, [r4, #16]
 800c6de:	9001      	str	r0, [sp, #4]
 800c6e0:	f000 f944 	bl	800c96c <memcpy>
 800c6e4:	89a2      	ldrh	r2, [r4, #12]
 800c6e6:	9b01      	ldr	r3, [sp, #4]
 800c6e8:	f422 6290 	bic.w	r2, r2, #1152	@ 0x480
 800c6ec:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800c6f0:	81a2      	strh	r2, [r4, #12]
 800c6f2:	6123      	str	r3, [r4, #16]
 800c6f4:	6165      	str	r5, [r4, #20]
 800c6f6:	445b      	add	r3, fp
 800c6f8:	eba5 050b 	sub.w	r5, r5, fp
 800c6fc:	6023      	str	r3, [r4, #0]
 800c6fe:	4652      	mov	r2, sl
 800c700:	60a5      	str	r5, [r4, #8]
 800c702:	4552      	cmp	r2, sl
 800c704:	bf28      	it	cs
 800c706:	4652      	movcs	r2, sl
 800c708:	6820      	ldr	r0, [r4, #0]
 800c70a:	9201      	str	r2, [sp, #4]
 800c70c:	4639      	mov	r1, r7
 800c70e:	f000 f8cb 	bl	800c8a8 <memmove>
 800c712:	68a3      	ldr	r3, [r4, #8]
 800c714:	9a01      	ldr	r2, [sp, #4]
 800c716:	1a9b      	subs	r3, r3, r2
 800c718:	60a3      	str	r3, [r4, #8]
 800c71a:	6823      	ldr	r3, [r4, #0]
 800c71c:	4413      	add	r3, r2
 800c71e:	4655      	mov	r5, sl
 800c720:	6023      	str	r3, [r4, #0]
 800c722:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800c726:	1b5b      	subs	r3, r3, r5
 800c728:	442f      	add	r7, r5
 800c72a:	ebaa 0a05 	sub.w	sl, sl, r5
 800c72e:	f8c9 3008 	str.w	r3, [r9, #8]
 800c732:	2b00      	cmp	r3, #0
 800c734:	d1a3      	bne.n	800c67e <__sfvwrite_r+0x11a>
 800c736:	e71c      	b.n	800c572 <__sfvwrite_r+0xe>
 800c738:	462a      	mov	r2, r5
 800c73a:	4630      	mov	r0, r6
 800c73c:	f001 fa90 	bl	800dc60 <_realloc_r>
 800c740:	4603      	mov	r3, r0
 800c742:	2800      	cmp	r0, #0
 800c744:	d1d5      	bne.n	800c6f2 <__sfvwrite_r+0x18e>
 800c746:	6921      	ldr	r1, [r4, #16]
 800c748:	4630      	mov	r0, r6
 800c74a:	f7fe f97f 	bl	800aa4c <_free_r>
 800c74e:	89a3      	ldrh	r3, [r4, #12]
 800c750:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c754:	81a3      	strh	r3, [r4, #12]
 800c756:	e7b6      	b.n	800c6c6 <__sfvwrite_r+0x162>
 800c758:	6923      	ldr	r3, [r4, #16]
 800c75a:	4283      	cmp	r3, r0
 800c75c:	d302      	bcc.n	800c764 <__sfvwrite_r+0x200>
 800c75e:	6961      	ldr	r1, [r4, #20]
 800c760:	4551      	cmp	r1, sl
 800c762:	d915      	bls.n	800c790 <__sfvwrite_r+0x22c>
 800c764:	4552      	cmp	r2, sl
 800c766:	bf28      	it	cs
 800c768:	4652      	movcs	r2, sl
 800c76a:	4639      	mov	r1, r7
 800c76c:	4615      	mov	r5, r2
 800c76e:	f000 f89b 	bl	800c8a8 <memmove>
 800c772:	68a3      	ldr	r3, [r4, #8]
 800c774:	6822      	ldr	r2, [r4, #0]
 800c776:	1b5b      	subs	r3, r3, r5
 800c778:	442a      	add	r2, r5
 800c77a:	60a3      	str	r3, [r4, #8]
 800c77c:	6022      	str	r2, [r4, #0]
 800c77e:	2b00      	cmp	r3, #0
 800c780:	d1cf      	bne.n	800c722 <__sfvwrite_r+0x1be>
 800c782:	4621      	mov	r1, r4
 800c784:	4630      	mov	r0, r6
 800c786:	f7fd fedb 	bl	800a540 <_fflush_r>
 800c78a:	2800      	cmp	r0, #0
 800c78c:	d0c9      	beq.n	800c722 <__sfvwrite_r+0x1be>
 800c78e:	e79c      	b.n	800c6ca <__sfvwrite_r+0x166>
 800c790:	f06f 4300 	mvn.w	r3, #2147483648	@ 0x80000000
 800c794:	4553      	cmp	r3, sl
 800c796:	bf28      	it	cs
 800c798:	4653      	movcs	r3, sl
 800c79a:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 800c79c:	fb93 f3f1 	sdiv	r3, r3, r1
 800c7a0:	463a      	mov	r2, r7
 800c7a2:	434b      	muls	r3, r1
 800c7a4:	4630      	mov	r0, r6
 800c7a6:	69e1      	ldr	r1, [r4, #28]
 800c7a8:	47a8      	blx	r5
 800c7aa:	1e05      	subs	r5, r0, #0
 800c7ac:	dcb9      	bgt.n	800c722 <__sfvwrite_r+0x1be>
 800c7ae:	e78c      	b.n	800c6ca <__sfvwrite_r+0x166>
 800c7b0:	e9d8 ab00 	ldrd	sl, fp, [r8]
 800c7b4:	2000      	movs	r0, #0
 800c7b6:	f108 0808 	add.w	r8, r8, #8
 800c7ba:	e6f2      	b.n	800c5a2 <__sfvwrite_r+0x3e>
 800c7bc:	f10b 0701 	add.w	r7, fp, #1
 800c7c0:	e6ff      	b.n	800c5c2 <__sfvwrite_r+0x5e>
 800c7c2:	4293      	cmp	r3, r2
 800c7c4:	dc08      	bgt.n	800c7d8 <__sfvwrite_r+0x274>
 800c7c6:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 800c7c8:	69e1      	ldr	r1, [r4, #28]
 800c7ca:	4652      	mov	r2, sl
 800c7cc:	4630      	mov	r0, r6
 800c7ce:	47a8      	blx	r5
 800c7d0:	1e05      	subs	r5, r0, #0
 800c7d2:	f73f af12 	bgt.w	800c5fa <__sfvwrite_r+0x96>
 800c7d6:	e778      	b.n	800c6ca <__sfvwrite_r+0x166>
 800c7d8:	4651      	mov	r1, sl
 800c7da:	9201      	str	r2, [sp, #4]
 800c7dc:	f000 f864 	bl	800c8a8 <memmove>
 800c7e0:	9a01      	ldr	r2, [sp, #4]
 800c7e2:	68a3      	ldr	r3, [r4, #8]
 800c7e4:	1a9b      	subs	r3, r3, r2
 800c7e6:	60a3      	str	r3, [r4, #8]
 800c7e8:	6823      	ldr	r3, [r4, #0]
 800c7ea:	4413      	add	r3, r2
 800c7ec:	6023      	str	r3, [r4, #0]
 800c7ee:	4615      	mov	r5, r2
 800c7f0:	e703      	b.n	800c5fa <__sfvwrite_r+0x96>
 800c7f2:	2001      	movs	r0, #1
 800c7f4:	e70a      	b.n	800c60c <__sfvwrite_r+0xa8>
 800c7f6:	bf00      	nop
 800c7f8:	7ffffc00 	.word	0x7ffffc00

0800c7fc <__swsetup_r>:
 800c7fc:	b538      	push	{r3, r4, r5, lr}
 800c7fe:	4b29      	ldr	r3, [pc, #164]	@ (800c8a4 <__swsetup_r+0xa8>)
 800c800:	4605      	mov	r5, r0
 800c802:	6818      	ldr	r0, [r3, #0]
 800c804:	460c      	mov	r4, r1
 800c806:	b118      	cbz	r0, 800c810 <__swsetup_r+0x14>
 800c808:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800c80a:	b90b      	cbnz	r3, 800c810 <__swsetup_r+0x14>
 800c80c:	f7fd ff5e 	bl	800a6cc <__sinit>
 800c810:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c814:	0719      	lsls	r1, r3, #28
 800c816:	d422      	bmi.n	800c85e <__swsetup_r+0x62>
 800c818:	06da      	lsls	r2, r3, #27
 800c81a:	d407      	bmi.n	800c82c <__swsetup_r+0x30>
 800c81c:	2209      	movs	r2, #9
 800c81e:	602a      	str	r2, [r5, #0]
 800c820:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c824:	81a3      	strh	r3, [r4, #12]
 800c826:	f04f 30ff 	mov.w	r0, #4294967295
 800c82a:	e033      	b.n	800c894 <__swsetup_r+0x98>
 800c82c:	0758      	lsls	r0, r3, #29
 800c82e:	d512      	bpl.n	800c856 <__swsetup_r+0x5a>
 800c830:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800c832:	b141      	cbz	r1, 800c846 <__swsetup_r+0x4a>
 800c834:	f104 0340 	add.w	r3, r4, #64	@ 0x40
 800c838:	4299      	cmp	r1, r3
 800c83a:	d002      	beq.n	800c842 <__swsetup_r+0x46>
 800c83c:	4628      	mov	r0, r5
 800c83e:	f7fe f905 	bl	800aa4c <_free_r>
 800c842:	2300      	movs	r3, #0
 800c844:	6323      	str	r3, [r4, #48]	@ 0x30
 800c846:	89a3      	ldrh	r3, [r4, #12]
 800c848:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800c84c:	81a3      	strh	r3, [r4, #12]
 800c84e:	2300      	movs	r3, #0
 800c850:	6063      	str	r3, [r4, #4]
 800c852:	6923      	ldr	r3, [r4, #16]
 800c854:	6023      	str	r3, [r4, #0]
 800c856:	89a3      	ldrh	r3, [r4, #12]
 800c858:	f043 0308 	orr.w	r3, r3, #8
 800c85c:	81a3      	strh	r3, [r4, #12]
 800c85e:	6923      	ldr	r3, [r4, #16]
 800c860:	b94b      	cbnz	r3, 800c876 <__swsetup_r+0x7a>
 800c862:	89a3      	ldrh	r3, [r4, #12]
 800c864:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800c868:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c86c:	d003      	beq.n	800c876 <__swsetup_r+0x7a>
 800c86e:	4621      	mov	r1, r4
 800c870:	4628      	mov	r0, r5
 800c872:	f001 fbc5 	bl	800e000 <__smakebuf_r>
 800c876:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c87a:	f013 0201 	ands.w	r2, r3, #1
 800c87e:	d00a      	beq.n	800c896 <__swsetup_r+0x9a>
 800c880:	2200      	movs	r2, #0
 800c882:	60a2      	str	r2, [r4, #8]
 800c884:	6962      	ldr	r2, [r4, #20]
 800c886:	4252      	negs	r2, r2
 800c888:	61a2      	str	r2, [r4, #24]
 800c88a:	6922      	ldr	r2, [r4, #16]
 800c88c:	b942      	cbnz	r2, 800c8a0 <__swsetup_r+0xa4>
 800c88e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800c892:	d1c5      	bne.n	800c820 <__swsetup_r+0x24>
 800c894:	bd38      	pop	{r3, r4, r5, pc}
 800c896:	0799      	lsls	r1, r3, #30
 800c898:	bf58      	it	pl
 800c89a:	6962      	ldrpl	r2, [r4, #20]
 800c89c:	60a2      	str	r2, [r4, #8]
 800c89e:	e7f4      	b.n	800c88a <__swsetup_r+0x8e>
 800c8a0:	2000      	movs	r0, #0
 800c8a2:	e7f7      	b.n	800c894 <__swsetup_r+0x98>
 800c8a4:	24000028 	.word	0x24000028

0800c8a8 <memmove>:
 800c8a8:	4288      	cmp	r0, r1
 800c8aa:	b510      	push	{r4, lr}
 800c8ac:	eb01 0402 	add.w	r4, r1, r2
 800c8b0:	d902      	bls.n	800c8b8 <memmove+0x10>
 800c8b2:	4284      	cmp	r4, r0
 800c8b4:	4623      	mov	r3, r4
 800c8b6:	d807      	bhi.n	800c8c8 <memmove+0x20>
 800c8b8:	1e43      	subs	r3, r0, #1
 800c8ba:	42a1      	cmp	r1, r4
 800c8bc:	d008      	beq.n	800c8d0 <memmove+0x28>
 800c8be:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c8c2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c8c6:	e7f8      	b.n	800c8ba <memmove+0x12>
 800c8c8:	4402      	add	r2, r0
 800c8ca:	4601      	mov	r1, r0
 800c8cc:	428a      	cmp	r2, r1
 800c8ce:	d100      	bne.n	800c8d2 <memmove+0x2a>
 800c8d0:	bd10      	pop	{r4, pc}
 800c8d2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c8d6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c8da:	e7f7      	b.n	800c8cc <memmove+0x24>

0800c8dc <strncpy>:
 800c8dc:	b510      	push	{r4, lr}
 800c8de:	3901      	subs	r1, #1
 800c8e0:	4603      	mov	r3, r0
 800c8e2:	b132      	cbz	r2, 800c8f2 <strncpy+0x16>
 800c8e4:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800c8e8:	f803 4b01 	strb.w	r4, [r3], #1
 800c8ec:	3a01      	subs	r2, #1
 800c8ee:	2c00      	cmp	r4, #0
 800c8f0:	d1f7      	bne.n	800c8e2 <strncpy+0x6>
 800c8f2:	441a      	add	r2, r3
 800c8f4:	2100      	movs	r1, #0
 800c8f6:	4293      	cmp	r3, r2
 800c8f8:	d100      	bne.n	800c8fc <strncpy+0x20>
 800c8fa:	bd10      	pop	{r4, pc}
 800c8fc:	f803 1b01 	strb.w	r1, [r3], #1
 800c900:	e7f9      	b.n	800c8f6 <strncpy+0x1a>
	...

0800c904 <_localeconv_r>:
 800c904:	4800      	ldr	r0, [pc, #0]	@ (800c908 <_localeconv_r+0x4>)
 800c906:	4770      	bx	lr
 800c908:	24000674 	.word	0x24000674

0800c90c <_sbrk_r>:
 800c90c:	b538      	push	{r3, r4, r5, lr}
 800c90e:	4d06      	ldr	r5, [pc, #24]	@ (800c928 <_sbrk_r+0x1c>)
 800c910:	2300      	movs	r3, #0
 800c912:	4604      	mov	r4, r0
 800c914:	4608      	mov	r0, r1
 800c916:	602b      	str	r3, [r5, #0]
 800c918:	f7f4 faf4 	bl	8000f04 <_sbrk>
 800c91c:	1c43      	adds	r3, r0, #1
 800c91e:	d102      	bne.n	800c926 <_sbrk_r+0x1a>
 800c920:	682b      	ldr	r3, [r5, #0]
 800c922:	b103      	cbz	r3, 800c926 <_sbrk_r+0x1a>
 800c924:	6023      	str	r3, [r4, #0]
 800c926:	bd38      	pop	{r3, r4, r5, pc}
 800c928:	24000a88 	.word	0x24000a88

0800c92c <__libc_fini_array>:
 800c92c:	b538      	push	{r3, r4, r5, lr}
 800c92e:	4d07      	ldr	r5, [pc, #28]	@ (800c94c <__libc_fini_array+0x20>)
 800c930:	4c07      	ldr	r4, [pc, #28]	@ (800c950 <__libc_fini_array+0x24>)
 800c932:	1b64      	subs	r4, r4, r5
 800c934:	10a4      	asrs	r4, r4, #2
 800c936:	b91c      	cbnz	r4, 800c940 <__libc_fini_array+0x14>
 800c938:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c93c:	f002 b95c 	b.w	800ebf8 <_fini>
 800c940:	3c01      	subs	r4, #1
 800c942:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800c946:	4798      	blx	r3
 800c948:	e7f5      	b.n	800c936 <__libc_fini_array+0xa>
 800c94a:	bf00      	nop
 800c94c:	0800f4d8 	.word	0x0800f4d8
 800c950:	0800f4dc 	.word	0x0800f4dc

0800c954 <sysconf>:
 800c954:	2808      	cmp	r0, #8
 800c956:	b508      	push	{r3, lr}
 800c958:	d006      	beq.n	800c968 <sysconf+0x14>
 800c95a:	f7fd ffe3 	bl	800a924 <__errno>
 800c95e:	2316      	movs	r3, #22
 800c960:	6003      	str	r3, [r0, #0]
 800c962:	f04f 30ff 	mov.w	r0, #4294967295
 800c966:	bd08      	pop	{r3, pc}
 800c968:	2080      	movs	r0, #128	@ 0x80
 800c96a:	e7fc      	b.n	800c966 <sysconf+0x12>

0800c96c <memcpy>:
 800c96c:	440a      	add	r2, r1
 800c96e:	4291      	cmp	r1, r2
 800c970:	f100 33ff 	add.w	r3, r0, #4294967295
 800c974:	d100      	bne.n	800c978 <memcpy+0xc>
 800c976:	4770      	bx	lr
 800c978:	b510      	push	{r4, lr}
 800c97a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c97e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c982:	4291      	cmp	r1, r2
 800c984:	d1f9      	bne.n	800c97a <memcpy+0xe>
 800c986:	bd10      	pop	{r4, pc}

0800c988 <frexp>:
 800c988:	2200      	movs	r2, #0
 800c98a:	ee10 1a90 	vmov	r1, s1
 800c98e:	6002      	str	r2, [r0, #0]
 800c990:	4a15      	ldr	r2, [pc, #84]	@ (800c9e8 <frexp+0x60>)
 800c992:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800c996:	4293      	cmp	r3, r2
 800c998:	d821      	bhi.n	800c9de <frexp+0x56>
 800c99a:	ee10 2a10 	vmov	r2, s0
 800c99e:	431a      	orrs	r2, r3
 800c9a0:	d01d      	beq.n	800c9de <frexp+0x56>
 800c9a2:	4a12      	ldr	r2, [pc, #72]	@ (800c9ec <frexp+0x64>)
 800c9a4:	400a      	ands	r2, r1
 800c9a6:	b952      	cbnz	r2, 800c9be <frexp+0x36>
 800c9a8:	ed9f 7b0d 	vldr	d7, [pc, #52]	@ 800c9e0 <frexp+0x58>
 800c9ac:	ee20 0b07 	vmul.f64	d0, d0, d7
 800c9b0:	ee10 1a90 	vmov	r1, s1
 800c9b4:	f06f 0235 	mvn.w	r2, #53	@ 0x35
 800c9b8:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800c9bc:	6002      	str	r2, [r0, #0]
 800c9be:	6802      	ldr	r2, [r0, #0]
 800c9c0:	151b      	asrs	r3, r3, #20
 800c9c2:	f2a3 33fe 	subw	r3, r3, #1022	@ 0x3fe
 800c9c6:	441a      	add	r2, r3
 800c9c8:	f36f 511e 	bfc	r1, #20, #11
 800c9cc:	6002      	str	r2, [r0, #0]
 800c9ce:	ec53 2b10 	vmov	r2, r3, d0
 800c9d2:	f041 537f 	orr.w	r3, r1, #1069547520	@ 0x3fc00000
 800c9d6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800c9da:	ec43 2b10 	vmov	d0, r2, r3
 800c9de:	4770      	bx	lr
 800c9e0:	00000000 	.word	0x00000000
 800c9e4:	43500000 	.word	0x43500000
 800c9e8:	7fefffff 	.word	0x7fefffff
 800c9ec:	7ff00000 	.word	0x7ff00000

0800c9f0 <__register_exitproc>:
 800c9f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c9f4:	f8df a074 	ldr.w	sl, [pc, #116]	@ 800ca6c <__register_exitproc+0x7c>
 800c9f8:	4606      	mov	r6, r0
 800c9fa:	f8da 0000 	ldr.w	r0, [sl]
 800c9fe:	4698      	mov	r8, r3
 800ca00:	460f      	mov	r7, r1
 800ca02:	4691      	mov	r9, r2
 800ca04:	f7fd ffba 	bl	800a97c <__retarget_lock_acquire_recursive>
 800ca08:	4b16      	ldr	r3, [pc, #88]	@ (800ca64 <__register_exitproc+0x74>)
 800ca0a:	681c      	ldr	r4, [r3, #0]
 800ca0c:	b90c      	cbnz	r4, 800ca12 <__register_exitproc+0x22>
 800ca0e:	4c16      	ldr	r4, [pc, #88]	@ (800ca68 <__register_exitproc+0x78>)
 800ca10:	601c      	str	r4, [r3, #0]
 800ca12:	6865      	ldr	r5, [r4, #4]
 800ca14:	f8da 0000 	ldr.w	r0, [sl]
 800ca18:	2d1f      	cmp	r5, #31
 800ca1a:	dd05      	ble.n	800ca28 <__register_exitproc+0x38>
 800ca1c:	f7fd ffaf 	bl	800a97e <__retarget_lock_release_recursive>
 800ca20:	f04f 30ff 	mov.w	r0, #4294967295
 800ca24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ca28:	b19e      	cbz	r6, 800ca52 <__register_exitproc+0x62>
 800ca2a:	eb04 0185 	add.w	r1, r4, r5, lsl #2
 800ca2e:	2201      	movs	r2, #1
 800ca30:	f8c1 9088 	str.w	r9, [r1, #136]	@ 0x88
 800ca34:	f8d4 3188 	ldr.w	r3, [r4, #392]	@ 0x188
 800ca38:	40aa      	lsls	r2, r5
 800ca3a:	4313      	orrs	r3, r2
 800ca3c:	f8c4 3188 	str.w	r3, [r4, #392]	@ 0x188
 800ca40:	2e02      	cmp	r6, #2
 800ca42:	f8c1 8108 	str.w	r8, [r1, #264]	@ 0x108
 800ca46:	bf02      	ittt	eq
 800ca48:	f8d4 318c 	ldreq.w	r3, [r4, #396]	@ 0x18c
 800ca4c:	4313      	orreq	r3, r2
 800ca4e:	f8c4 318c 	streq.w	r3, [r4, #396]	@ 0x18c
 800ca52:	1c6b      	adds	r3, r5, #1
 800ca54:	3502      	adds	r5, #2
 800ca56:	6063      	str	r3, [r4, #4]
 800ca58:	f844 7025 	str.w	r7, [r4, r5, lsl #2]
 800ca5c:	f7fd ff8f 	bl	800a97e <__retarget_lock_release_recursive>
 800ca60:	2000      	movs	r0, #0
 800ca62:	e7df      	b.n	800ca24 <__register_exitproc+0x34>
 800ca64:	24000a90 	.word	0x24000a90
 800ca68:	24000ac8 	.word	0x24000ac8
 800ca6c:	24000170 	.word	0x24000170

0800ca70 <quorem>:
 800ca70:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ca74:	6903      	ldr	r3, [r0, #16]
 800ca76:	690c      	ldr	r4, [r1, #16]
 800ca78:	42a3      	cmp	r3, r4
 800ca7a:	4607      	mov	r7, r0
 800ca7c:	db7e      	blt.n	800cb7c <quorem+0x10c>
 800ca7e:	3c01      	subs	r4, #1
 800ca80:	f101 0814 	add.w	r8, r1, #20
 800ca84:	00a3      	lsls	r3, r4, #2
 800ca86:	f100 0514 	add.w	r5, r0, #20
 800ca8a:	9300      	str	r3, [sp, #0]
 800ca8c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ca90:	9301      	str	r3, [sp, #4]
 800ca92:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ca96:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ca9a:	3301      	adds	r3, #1
 800ca9c:	429a      	cmp	r2, r3
 800ca9e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800caa2:	fbb2 f6f3 	udiv	r6, r2, r3
 800caa6:	d32e      	bcc.n	800cb06 <quorem+0x96>
 800caa8:	f04f 0a00 	mov.w	sl, #0
 800caac:	46c4      	mov	ip, r8
 800caae:	46ae      	mov	lr, r5
 800cab0:	46d3      	mov	fp, sl
 800cab2:	f85c 3b04 	ldr.w	r3, [ip], #4
 800cab6:	b298      	uxth	r0, r3
 800cab8:	fb06 a000 	mla	r0, r6, r0, sl
 800cabc:	0c02      	lsrs	r2, r0, #16
 800cabe:	0c1b      	lsrs	r3, r3, #16
 800cac0:	fb06 2303 	mla	r3, r6, r3, r2
 800cac4:	f8de 2000 	ldr.w	r2, [lr]
 800cac8:	b280      	uxth	r0, r0
 800caca:	b292      	uxth	r2, r2
 800cacc:	1a12      	subs	r2, r2, r0
 800cace:	445a      	add	r2, fp
 800cad0:	f8de 0000 	ldr.w	r0, [lr]
 800cad4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cad8:	b29b      	uxth	r3, r3
 800cada:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800cade:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800cae2:	b292      	uxth	r2, r2
 800cae4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800cae8:	45e1      	cmp	r9, ip
 800caea:	f84e 2b04 	str.w	r2, [lr], #4
 800caee:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800caf2:	d2de      	bcs.n	800cab2 <quorem+0x42>
 800caf4:	9b00      	ldr	r3, [sp, #0]
 800caf6:	58eb      	ldr	r3, [r5, r3]
 800caf8:	b92b      	cbnz	r3, 800cb06 <quorem+0x96>
 800cafa:	9b01      	ldr	r3, [sp, #4]
 800cafc:	3b04      	subs	r3, #4
 800cafe:	429d      	cmp	r5, r3
 800cb00:	461a      	mov	r2, r3
 800cb02:	d32f      	bcc.n	800cb64 <quorem+0xf4>
 800cb04:	613c      	str	r4, [r7, #16]
 800cb06:	4638      	mov	r0, r7
 800cb08:	f000 ffa2 	bl	800da50 <__mcmp>
 800cb0c:	2800      	cmp	r0, #0
 800cb0e:	db25      	blt.n	800cb5c <quorem+0xec>
 800cb10:	4629      	mov	r1, r5
 800cb12:	2000      	movs	r0, #0
 800cb14:	f858 2b04 	ldr.w	r2, [r8], #4
 800cb18:	f8d1 c000 	ldr.w	ip, [r1]
 800cb1c:	fa1f fe82 	uxth.w	lr, r2
 800cb20:	fa1f f38c 	uxth.w	r3, ip
 800cb24:	eba3 030e 	sub.w	r3, r3, lr
 800cb28:	4403      	add	r3, r0
 800cb2a:	0c12      	lsrs	r2, r2, #16
 800cb2c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800cb30:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800cb34:	b29b      	uxth	r3, r3
 800cb36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cb3a:	45c1      	cmp	r9, r8
 800cb3c:	f841 3b04 	str.w	r3, [r1], #4
 800cb40:	ea4f 4022 	mov.w	r0, r2, asr #16
 800cb44:	d2e6      	bcs.n	800cb14 <quorem+0xa4>
 800cb46:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800cb4a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800cb4e:	b922      	cbnz	r2, 800cb5a <quorem+0xea>
 800cb50:	3b04      	subs	r3, #4
 800cb52:	429d      	cmp	r5, r3
 800cb54:	461a      	mov	r2, r3
 800cb56:	d30b      	bcc.n	800cb70 <quorem+0x100>
 800cb58:	613c      	str	r4, [r7, #16]
 800cb5a:	3601      	adds	r6, #1
 800cb5c:	4630      	mov	r0, r6
 800cb5e:	b003      	add	sp, #12
 800cb60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb64:	6812      	ldr	r2, [r2, #0]
 800cb66:	3b04      	subs	r3, #4
 800cb68:	2a00      	cmp	r2, #0
 800cb6a:	d1cb      	bne.n	800cb04 <quorem+0x94>
 800cb6c:	3c01      	subs	r4, #1
 800cb6e:	e7c6      	b.n	800cafe <quorem+0x8e>
 800cb70:	6812      	ldr	r2, [r2, #0]
 800cb72:	3b04      	subs	r3, #4
 800cb74:	2a00      	cmp	r2, #0
 800cb76:	d1ef      	bne.n	800cb58 <quorem+0xe8>
 800cb78:	3c01      	subs	r4, #1
 800cb7a:	e7ea      	b.n	800cb52 <quorem+0xe2>
 800cb7c:	2000      	movs	r0, #0
 800cb7e:	e7ee      	b.n	800cb5e <quorem+0xee>

0800cb80 <_dtoa_r>:
 800cb80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb84:	ed2d 8b02 	vpush	{d8}
 800cb88:	b091      	sub	sp, #68	@ 0x44
 800cb8a:	ed8d 0b02 	vstr	d0, [sp, #8]
 800cb8e:	9107      	str	r1, [sp, #28]
 800cb90:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 800cb92:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 800cb94:	9209      	str	r2, [sp, #36]	@ 0x24
 800cb96:	ec55 4b10 	vmov	r4, r5, d0
 800cb9a:	4681      	mov	r9, r0
 800cb9c:	930d      	str	r3, [sp, #52]	@ 0x34
 800cb9e:	b149      	cbz	r1, 800cbb4 <_dtoa_r+0x34>
 800cba0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800cba2:	604a      	str	r2, [r1, #4]
 800cba4:	2301      	movs	r3, #1
 800cba6:	4093      	lsls	r3, r2
 800cba8:	608b      	str	r3, [r1, #8]
 800cbaa:	f000 fd52 	bl	800d652 <_Bfree>
 800cbae:	2300      	movs	r3, #0
 800cbb0:	f8c9 3038 	str.w	r3, [r9, #56]	@ 0x38
 800cbb4:	1e2b      	subs	r3, r5, #0
 800cbb6:	bfbb      	ittet	lt
 800cbb8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800cbbc:	9303      	strlt	r3, [sp, #12]
 800cbbe:	2300      	movge	r3, #0
 800cbc0:	2201      	movlt	r2, #1
 800cbc2:	bfac      	ite	ge
 800cbc4:	6033      	strge	r3, [r6, #0]
 800cbc6:	6032      	strlt	r2, [r6, #0]
 800cbc8:	4b8f      	ldr	r3, [pc, #572]	@ (800ce08 <_dtoa_r+0x288>)
 800cbca:	9e03      	ldr	r6, [sp, #12]
 800cbcc:	43b3      	bics	r3, r6
 800cbce:	d114      	bne.n	800cbfa <_dtoa_r+0x7a>
 800cbd0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cbd2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800cbd6:	6013      	str	r3, [r2, #0]
 800cbd8:	f3c6 0313 	ubfx	r3, r6, #0, #20
 800cbdc:	4323      	orrs	r3, r4
 800cbde:	f000 84e5 	beq.w	800d5ac <_dtoa_r+0xa2c>
 800cbe2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800cbe4:	4f89      	ldr	r7, [pc, #548]	@ (800ce0c <_dtoa_r+0x28c>)
 800cbe6:	b113      	cbz	r3, 800cbee <_dtoa_r+0x6e>
 800cbe8:	1cfb      	adds	r3, r7, #3
 800cbea:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800cbec:	6013      	str	r3, [r2, #0]
 800cbee:	4638      	mov	r0, r7
 800cbf0:	b011      	add	sp, #68	@ 0x44
 800cbf2:	ecbd 8b02 	vpop	{d8}
 800cbf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cbfa:	ed9d 8b02 	vldr	d8, [sp, #8]
 800cbfe:	eeb5 8b40 	vcmp.f64	d8, #0.0
 800cc02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc06:	d109      	bne.n	800cc1c <_dtoa_r+0x9c>
 800cc08:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800cc0a:	2301      	movs	r3, #1
 800cc0c:	6013      	str	r3, [r2, #0]
 800cc0e:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800cc10:	b113      	cbz	r3, 800cc18 <_dtoa_r+0x98>
 800cc12:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 800cc14:	4b7e      	ldr	r3, [pc, #504]	@ (800ce10 <_dtoa_r+0x290>)
 800cc16:	6013      	str	r3, [r2, #0]
 800cc18:	4f7e      	ldr	r7, [pc, #504]	@ (800ce14 <_dtoa_r+0x294>)
 800cc1a:	e7e8      	b.n	800cbee <_dtoa_r+0x6e>
 800cc1c:	aa0e      	add	r2, sp, #56	@ 0x38
 800cc1e:	a90f      	add	r1, sp, #60	@ 0x3c
 800cc20:	4648      	mov	r0, r9
 800cc22:	eeb0 0b48 	vmov.f64	d0, d8
 800cc26:	f000 ffc3 	bl	800dbb0 <__d2b>
 800cc2a:	f3c6 530a 	ubfx	r3, r6, #20, #11
 800cc2e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800cc30:	9001      	str	r0, [sp, #4]
 800cc32:	2b00      	cmp	r3, #0
 800cc34:	d045      	beq.n	800ccc2 <_dtoa_r+0x142>
 800cc36:	eeb0 7b48 	vmov.f64	d7, d8
 800cc3a:	ee18 1a90 	vmov	r1, s17
 800cc3e:	f3c1 0113 	ubfx	r1, r1, #0, #20
 800cc42:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 800cc46:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 800cc4a:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 800cc4e:	2500      	movs	r5, #0
 800cc50:	ee07 1a90 	vmov	s15, r1
 800cc54:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 800cc58:	ed9f 5b65 	vldr	d5, [pc, #404]	@ 800cdf0 <_dtoa_r+0x270>
 800cc5c:	ee37 7b46 	vsub.f64	d7, d7, d6
 800cc60:	ed9f 6b65 	vldr	d6, [pc, #404]	@ 800cdf8 <_dtoa_r+0x278>
 800cc64:	eea7 6b05 	vfma.f64	d6, d7, d5
 800cc68:	ed9f 5b65 	vldr	d5, [pc, #404]	@ 800ce00 <_dtoa_r+0x280>
 800cc6c:	ee07 3a90 	vmov	s15, r3
 800cc70:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 800cc74:	eeb0 7b46 	vmov.f64	d7, d6
 800cc78:	eea4 7b05 	vfma.f64	d7, d4, d5
 800cc7c:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 800cc80:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 800cc84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc88:	ee16 8a90 	vmov	r8, s13
 800cc8c:	d508      	bpl.n	800cca0 <_dtoa_r+0x120>
 800cc8e:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 800cc92:	eeb4 6b47 	vcmp.f64	d6, d7
 800cc96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc9a:	bf18      	it	ne
 800cc9c:	f108 38ff 	addne.w	r8, r8, #4294967295
 800cca0:	f1b8 0f16 	cmp.w	r8, #22
 800cca4:	d82b      	bhi.n	800ccfe <_dtoa_r+0x17e>
 800cca6:	495c      	ldr	r1, [pc, #368]	@ (800ce18 <_dtoa_r+0x298>)
 800cca8:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 800ccac:	ed91 7b00 	vldr	d7, [r1]
 800ccb0:	eeb4 8bc7 	vcmpe.f64	d8, d7
 800ccb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ccb8:	d501      	bpl.n	800ccbe <_dtoa_r+0x13e>
 800ccba:	f108 38ff 	add.w	r8, r8, #4294967295
 800ccbe:	2100      	movs	r1, #0
 800ccc0:	e01e      	b.n	800cd00 <_dtoa_r+0x180>
 800ccc2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ccc4:	4413      	add	r3, r2
 800ccc6:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 800ccca:	2920      	cmp	r1, #32
 800cccc:	bfc1      	itttt	gt
 800ccce:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 800ccd2:	408e      	lslgt	r6, r1
 800ccd4:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 800ccd8:	fa24 f101 	lsrgt.w	r1, r4, r1
 800ccdc:	bfd6      	itet	le
 800ccde:	f1c1 0120 	rsble	r1, r1, #32
 800cce2:	4331      	orrgt	r1, r6
 800cce4:	fa04 f101 	lslle.w	r1, r4, r1
 800cce8:	ee07 1a90 	vmov	s15, r1
 800ccec:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 800ccf0:	3b01      	subs	r3, #1
 800ccf2:	ee17 1a90 	vmov	r1, s15
 800ccf6:	2501      	movs	r5, #1
 800ccf8:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 800ccfc:	e7a8      	b.n	800cc50 <_dtoa_r+0xd0>
 800ccfe:	2101      	movs	r1, #1
 800cd00:	1ad2      	subs	r2, r2, r3
 800cd02:	1e53      	subs	r3, r2, #1
 800cd04:	9306      	str	r3, [sp, #24]
 800cd06:	bf45      	ittet	mi
 800cd08:	f1c2 0301 	rsbmi	r3, r2, #1
 800cd0c:	9304      	strmi	r3, [sp, #16]
 800cd0e:	2300      	movpl	r3, #0
 800cd10:	2300      	movmi	r3, #0
 800cd12:	bf4c      	ite	mi
 800cd14:	9306      	strmi	r3, [sp, #24]
 800cd16:	9304      	strpl	r3, [sp, #16]
 800cd18:	f1b8 0f00 	cmp.w	r8, #0
 800cd1c:	910c      	str	r1, [sp, #48]	@ 0x30
 800cd1e:	db18      	blt.n	800cd52 <_dtoa_r+0x1d2>
 800cd20:	9b06      	ldr	r3, [sp, #24]
 800cd22:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 800cd26:	4443      	add	r3, r8
 800cd28:	9306      	str	r3, [sp, #24]
 800cd2a:	2300      	movs	r3, #0
 800cd2c:	9a07      	ldr	r2, [sp, #28]
 800cd2e:	2a09      	cmp	r2, #9
 800cd30:	d846      	bhi.n	800cdc0 <_dtoa_r+0x240>
 800cd32:	2a05      	cmp	r2, #5
 800cd34:	bfc4      	itt	gt
 800cd36:	3a04      	subgt	r2, #4
 800cd38:	9207      	strgt	r2, [sp, #28]
 800cd3a:	9a07      	ldr	r2, [sp, #28]
 800cd3c:	f1a2 0202 	sub.w	r2, r2, #2
 800cd40:	bfcc      	ite	gt
 800cd42:	2400      	movgt	r4, #0
 800cd44:	2401      	movle	r4, #1
 800cd46:	2a03      	cmp	r2, #3
 800cd48:	d845      	bhi.n	800cdd6 <_dtoa_r+0x256>
 800cd4a:	e8df f002 	tbb	[pc, r2]
 800cd4e:	3735      	.short	0x3735
 800cd50:	0b17      	.short	0x0b17
 800cd52:	9b04      	ldr	r3, [sp, #16]
 800cd54:	2200      	movs	r2, #0
 800cd56:	eba3 0308 	sub.w	r3, r3, r8
 800cd5a:	9304      	str	r3, [sp, #16]
 800cd5c:	920a      	str	r2, [sp, #40]	@ 0x28
 800cd5e:	f1c8 0300 	rsb	r3, r8, #0
 800cd62:	e7e3      	b.n	800cd2c <_dtoa_r+0x1ac>
 800cd64:	2201      	movs	r2, #1
 800cd66:	9208      	str	r2, [sp, #32]
 800cd68:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cd6a:	eb08 0b02 	add.w	fp, r8, r2
 800cd6e:	f10b 0a01 	add.w	sl, fp, #1
 800cd72:	4652      	mov	r2, sl
 800cd74:	2a01      	cmp	r2, #1
 800cd76:	bfb8      	it	lt
 800cd78:	2201      	movlt	r2, #1
 800cd7a:	e006      	b.n	800cd8a <_dtoa_r+0x20a>
 800cd7c:	2201      	movs	r2, #1
 800cd7e:	9208      	str	r2, [sp, #32]
 800cd80:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800cd82:	2a00      	cmp	r2, #0
 800cd84:	dd2a      	ble.n	800cddc <_dtoa_r+0x25c>
 800cd86:	4693      	mov	fp, r2
 800cd88:	4692      	mov	sl, r2
 800cd8a:	2100      	movs	r1, #0
 800cd8c:	2004      	movs	r0, #4
 800cd8e:	f100 0614 	add.w	r6, r0, #20
 800cd92:	4296      	cmp	r6, r2
 800cd94:	d929      	bls.n	800cdea <_dtoa_r+0x26a>
 800cd96:	f8c9 103c 	str.w	r1, [r9, #60]	@ 0x3c
 800cd9a:	4648      	mov	r0, r9
 800cd9c:	9305      	str	r3, [sp, #20]
 800cd9e:	f000 fc33 	bl	800d608 <_Balloc>
 800cda2:	9b05      	ldr	r3, [sp, #20]
 800cda4:	4607      	mov	r7, r0
 800cda6:	2800      	cmp	r0, #0
 800cda8:	d13c      	bne.n	800ce24 <_dtoa_r+0x2a4>
 800cdaa:	4b1c      	ldr	r3, [pc, #112]	@ (800ce1c <_dtoa_r+0x29c>)
 800cdac:	4602      	mov	r2, r0
 800cdae:	f240 11af 	movw	r1, #431	@ 0x1af
 800cdb2:	481b      	ldr	r0, [pc, #108]	@ (800ce20 <_dtoa_r+0x2a0>)
 800cdb4:	f001 f982 	bl	800e0bc <__assert_func>
 800cdb8:	2200      	movs	r2, #0
 800cdba:	e7e0      	b.n	800cd7e <_dtoa_r+0x1fe>
 800cdbc:	2200      	movs	r2, #0
 800cdbe:	e7d2      	b.n	800cd66 <_dtoa_r+0x1e6>
 800cdc0:	2401      	movs	r4, #1
 800cdc2:	2200      	movs	r2, #0
 800cdc4:	e9cd 2407 	strd	r2, r4, [sp, #28]
 800cdc8:	f04f 3bff 	mov.w	fp, #4294967295
 800cdcc:	2100      	movs	r1, #0
 800cdce:	46da      	mov	sl, fp
 800cdd0:	2212      	movs	r2, #18
 800cdd2:	9109      	str	r1, [sp, #36]	@ 0x24
 800cdd4:	e7d9      	b.n	800cd8a <_dtoa_r+0x20a>
 800cdd6:	2201      	movs	r2, #1
 800cdd8:	9208      	str	r2, [sp, #32]
 800cdda:	e7f5      	b.n	800cdc8 <_dtoa_r+0x248>
 800cddc:	f04f 0b01 	mov.w	fp, #1
 800cde0:	46da      	mov	sl, fp
 800cde2:	465a      	mov	r2, fp
 800cde4:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 800cde8:	e7cf      	b.n	800cd8a <_dtoa_r+0x20a>
 800cdea:	3101      	adds	r1, #1
 800cdec:	0040      	lsls	r0, r0, #1
 800cdee:	e7ce      	b.n	800cd8e <_dtoa_r+0x20e>
 800cdf0:	636f4361 	.word	0x636f4361
 800cdf4:	3fd287a7 	.word	0x3fd287a7
 800cdf8:	8b60c8b3 	.word	0x8b60c8b3
 800cdfc:	3fc68a28 	.word	0x3fc68a28
 800ce00:	509f79fb 	.word	0x509f79fb
 800ce04:	3fd34413 	.word	0x3fd34413
 800ce08:	7ff00000 	.word	0x7ff00000
 800ce0c:	0800f174 	.word	0x0800f174
 800ce10:	0800f16a 	.word	0x0800f16a
 800ce14:	0800f169 	.word	0x0800f169
 800ce18:	0800f2d8 	.word	0x0800f2d8
 800ce1c:	0800f178 	.word	0x0800f178
 800ce20:	0800f189 	.word	0x0800f189
 800ce24:	f1ba 0f0e 	cmp.w	sl, #14
 800ce28:	f8c9 0038 	str.w	r0, [r9, #56]	@ 0x38
 800ce2c:	d86e      	bhi.n	800cf0c <_dtoa_r+0x38c>
 800ce2e:	2c00      	cmp	r4, #0
 800ce30:	d06c      	beq.n	800cf0c <_dtoa_r+0x38c>
 800ce32:	f1b8 0f00 	cmp.w	r8, #0
 800ce36:	f340 80b4 	ble.w	800cfa2 <_dtoa_r+0x422>
 800ce3a:	4ac9      	ldr	r2, [pc, #804]	@ (800d160 <_dtoa_r+0x5e0>)
 800ce3c:	f008 010f 	and.w	r1, r8, #15
 800ce40:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 800ce44:	f418 7f80 	tst.w	r8, #256	@ 0x100
 800ce48:	ed92 7b00 	vldr	d7, [r2]
 800ce4c:	ea4f 1128 	mov.w	r1, r8, asr #4
 800ce50:	f000 809b 	beq.w	800cf8a <_dtoa_r+0x40a>
 800ce54:	4ac3      	ldr	r2, [pc, #780]	@ (800d164 <_dtoa_r+0x5e4>)
 800ce56:	ed92 6b08 	vldr	d6, [r2, #32]
 800ce5a:	ee88 6b06 	vdiv.f64	d6, d8, d6
 800ce5e:	ed8d 6b02 	vstr	d6, [sp, #8]
 800ce62:	f001 010f 	and.w	r1, r1, #15
 800ce66:	2203      	movs	r2, #3
 800ce68:	48be      	ldr	r0, [pc, #760]	@ (800d164 <_dtoa_r+0x5e4>)
 800ce6a:	2900      	cmp	r1, #0
 800ce6c:	f040 808f 	bne.w	800cf8e <_dtoa_r+0x40e>
 800ce70:	ed9d 6b02 	vldr	d6, [sp, #8]
 800ce74:	ee86 7b07 	vdiv.f64	d7, d6, d7
 800ce78:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ce7c:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800ce7e:	ed9d 7b02 	vldr	d7, [sp, #8]
 800ce82:	2900      	cmp	r1, #0
 800ce84:	f000 80b3 	beq.w	800cfee <_dtoa_r+0x46e>
 800ce88:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 800ce8c:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800ce90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce94:	f140 80ab 	bpl.w	800cfee <_dtoa_r+0x46e>
 800ce98:	f1ba 0f00 	cmp.w	sl, #0
 800ce9c:	f000 80a7 	beq.w	800cfee <_dtoa_r+0x46e>
 800cea0:	f1bb 0f00 	cmp.w	fp, #0
 800cea4:	dd30      	ble.n	800cf08 <_dtoa_r+0x388>
 800cea6:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 800ceaa:	ee27 7b06 	vmul.f64	d7, d7, d6
 800ceae:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ceb2:	f108 31ff 	add.w	r1, r8, #4294967295
 800ceb6:	9105      	str	r1, [sp, #20]
 800ceb8:	3201      	adds	r2, #1
 800ceba:	465c      	mov	r4, fp
 800cebc:	ed9d 6b02 	vldr	d6, [sp, #8]
 800cec0:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 800cec4:	ee07 2a90 	vmov	s15, r2
 800cec8:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 800cecc:	eea7 5b06 	vfma.f64	d5, d7, d6
 800ced0:	ee15 2a90 	vmov	r2, s11
 800ced4:	ec51 0b15 	vmov	r0, r1, d5
 800ced8:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 800cedc:	2c00      	cmp	r4, #0
 800cede:	f040 808a 	bne.w	800cff6 <_dtoa_r+0x476>
 800cee2:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800cee6:	ee36 6b47 	vsub.f64	d6, d6, d7
 800ceea:	ec41 0b17 	vmov	d7, r0, r1
 800ceee:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800cef2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cef6:	f300 826b 	bgt.w	800d3d0 <_dtoa_r+0x850>
 800cefa:	eeb1 7b47 	vneg.f64	d7, d7
 800cefe:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800cf02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf06:	d423      	bmi.n	800cf50 <_dtoa_r+0x3d0>
 800cf08:	ed8d 8b02 	vstr	d8, [sp, #8]
 800cf0c:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800cf0e:	2a00      	cmp	r2, #0
 800cf10:	f2c0 812a 	blt.w	800d168 <_dtoa_r+0x5e8>
 800cf14:	f1b8 0f0e 	cmp.w	r8, #14
 800cf18:	f300 8126 	bgt.w	800d168 <_dtoa_r+0x5e8>
 800cf1c:	4b90      	ldr	r3, [pc, #576]	@ (800d160 <_dtoa_r+0x5e0>)
 800cf1e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800cf22:	ed93 6b00 	vldr	d6, [r3]
 800cf26:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf28:	2b00      	cmp	r3, #0
 800cf2a:	f280 80c8 	bge.w	800d0be <_dtoa_r+0x53e>
 800cf2e:	f1ba 0f00 	cmp.w	sl, #0
 800cf32:	f300 80c4 	bgt.w	800d0be <_dtoa_r+0x53e>
 800cf36:	d10b      	bne.n	800cf50 <_dtoa_r+0x3d0>
 800cf38:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 800cf3c:	ee26 6b07 	vmul.f64	d6, d6, d7
 800cf40:	ed9d 7b02 	vldr	d7, [sp, #8]
 800cf44:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800cf48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cf4c:	f2c0 823d 	blt.w	800d3ca <_dtoa_r+0x84a>
 800cf50:	2400      	movs	r4, #0
 800cf52:	4625      	mov	r5, r4
 800cf54:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800cf56:	43db      	mvns	r3, r3
 800cf58:	9305      	str	r3, [sp, #20]
 800cf5a:	463e      	mov	r6, r7
 800cf5c:	f04f 0800 	mov.w	r8, #0
 800cf60:	4621      	mov	r1, r4
 800cf62:	4648      	mov	r0, r9
 800cf64:	f000 fb75 	bl	800d652 <_Bfree>
 800cf68:	2d00      	cmp	r5, #0
 800cf6a:	f000 80a2 	beq.w	800d0b2 <_dtoa_r+0x532>
 800cf6e:	f1b8 0f00 	cmp.w	r8, #0
 800cf72:	d005      	beq.n	800cf80 <_dtoa_r+0x400>
 800cf74:	45a8      	cmp	r8, r5
 800cf76:	d003      	beq.n	800cf80 <_dtoa_r+0x400>
 800cf78:	4641      	mov	r1, r8
 800cf7a:	4648      	mov	r0, r9
 800cf7c:	f000 fb69 	bl	800d652 <_Bfree>
 800cf80:	4629      	mov	r1, r5
 800cf82:	4648      	mov	r0, r9
 800cf84:	f000 fb65 	bl	800d652 <_Bfree>
 800cf88:	e093      	b.n	800d0b2 <_dtoa_r+0x532>
 800cf8a:	2202      	movs	r2, #2
 800cf8c:	e76c      	b.n	800ce68 <_dtoa_r+0x2e8>
 800cf8e:	07cc      	lsls	r4, r1, #31
 800cf90:	d504      	bpl.n	800cf9c <_dtoa_r+0x41c>
 800cf92:	ed90 6b00 	vldr	d6, [r0]
 800cf96:	3201      	adds	r2, #1
 800cf98:	ee27 7b06 	vmul.f64	d7, d7, d6
 800cf9c:	1049      	asrs	r1, r1, #1
 800cf9e:	3008      	adds	r0, #8
 800cfa0:	e763      	b.n	800ce6a <_dtoa_r+0x2ea>
 800cfa2:	d022      	beq.n	800cfea <_dtoa_r+0x46a>
 800cfa4:	f1c8 0100 	rsb	r1, r8, #0
 800cfa8:	4a6d      	ldr	r2, [pc, #436]	@ (800d160 <_dtoa_r+0x5e0>)
 800cfaa:	f001 000f 	and.w	r0, r1, #15
 800cfae:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 800cfb2:	ed92 7b00 	vldr	d7, [r2]
 800cfb6:	ee28 7b07 	vmul.f64	d7, d8, d7
 800cfba:	ed8d 7b02 	vstr	d7, [sp, #8]
 800cfbe:	4869      	ldr	r0, [pc, #420]	@ (800d164 <_dtoa_r+0x5e4>)
 800cfc0:	1109      	asrs	r1, r1, #4
 800cfc2:	2400      	movs	r4, #0
 800cfc4:	2202      	movs	r2, #2
 800cfc6:	b929      	cbnz	r1, 800cfd4 <_dtoa_r+0x454>
 800cfc8:	2c00      	cmp	r4, #0
 800cfca:	f43f af57 	beq.w	800ce7c <_dtoa_r+0x2fc>
 800cfce:	ed8d 7b02 	vstr	d7, [sp, #8]
 800cfd2:	e753      	b.n	800ce7c <_dtoa_r+0x2fc>
 800cfd4:	07ce      	lsls	r6, r1, #31
 800cfd6:	d505      	bpl.n	800cfe4 <_dtoa_r+0x464>
 800cfd8:	ed90 6b00 	vldr	d6, [r0]
 800cfdc:	3201      	adds	r2, #1
 800cfde:	2401      	movs	r4, #1
 800cfe0:	ee27 7b06 	vmul.f64	d7, d7, d6
 800cfe4:	1049      	asrs	r1, r1, #1
 800cfe6:	3008      	adds	r0, #8
 800cfe8:	e7ed      	b.n	800cfc6 <_dtoa_r+0x446>
 800cfea:	2202      	movs	r2, #2
 800cfec:	e746      	b.n	800ce7c <_dtoa_r+0x2fc>
 800cfee:	f8cd 8014 	str.w	r8, [sp, #20]
 800cff2:	4654      	mov	r4, sl
 800cff4:	e762      	b.n	800cebc <_dtoa_r+0x33c>
 800cff6:	4a5a      	ldr	r2, [pc, #360]	@ (800d160 <_dtoa_r+0x5e0>)
 800cff8:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 800cffc:	ed12 4b02 	vldr	d4, [r2, #-8]
 800d000:	9a08      	ldr	r2, [sp, #32]
 800d002:	ec41 0b17 	vmov	d7, r0, r1
 800d006:	443c      	add	r4, r7
 800d008:	b34a      	cbz	r2, 800d05e <_dtoa_r+0x4de>
 800d00a:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 800d00e:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 800d012:	463e      	mov	r6, r7
 800d014:	ee83 5b04 	vdiv.f64	d5, d3, d4
 800d018:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800d01c:	ee35 7b47 	vsub.f64	d7, d5, d7
 800d020:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800d024:	ee14 2a90 	vmov	r2, s9
 800d028:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800d02c:	3230      	adds	r2, #48	@ 0x30
 800d02e:	ee36 6b45 	vsub.f64	d6, d6, d5
 800d032:	eeb4 6bc7 	vcmpe.f64	d6, d7
 800d036:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d03a:	f806 2b01 	strb.w	r2, [r6], #1
 800d03e:	d438      	bmi.n	800d0b2 <_dtoa_r+0x532>
 800d040:	ee32 5b46 	vsub.f64	d5, d2, d6
 800d044:	eeb4 5bc7 	vcmpe.f64	d5, d7
 800d048:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d04c:	d46e      	bmi.n	800d12c <_dtoa_r+0x5ac>
 800d04e:	42a6      	cmp	r6, r4
 800d050:	f43f af5a 	beq.w	800cf08 <_dtoa_r+0x388>
 800d054:	ee27 7b03 	vmul.f64	d7, d7, d3
 800d058:	ee26 6b03 	vmul.f64	d6, d6, d3
 800d05c:	e7e0      	b.n	800d020 <_dtoa_r+0x4a0>
 800d05e:	4621      	mov	r1, r4
 800d060:	463e      	mov	r6, r7
 800d062:	ee27 7b04 	vmul.f64	d7, d7, d4
 800d066:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 800d06a:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 800d06e:	ee14 2a90 	vmov	r2, s9
 800d072:	3230      	adds	r2, #48	@ 0x30
 800d074:	f806 2b01 	strb.w	r2, [r6], #1
 800d078:	42a6      	cmp	r6, r4
 800d07a:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 800d07e:	ee36 6b45 	vsub.f64	d6, d6, d5
 800d082:	d119      	bne.n	800d0b8 <_dtoa_r+0x538>
 800d084:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 800d088:	ee37 4b05 	vadd.f64	d4, d7, d5
 800d08c:	eeb4 6bc4 	vcmpe.f64	d6, d4
 800d090:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d094:	dc4a      	bgt.n	800d12c <_dtoa_r+0x5ac>
 800d096:	ee35 5b47 	vsub.f64	d5, d5, d7
 800d09a:	eeb4 6bc5 	vcmpe.f64	d6, d5
 800d09e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d0a2:	f57f af31 	bpl.w	800cf08 <_dtoa_r+0x388>
 800d0a6:	460e      	mov	r6, r1
 800d0a8:	3901      	subs	r1, #1
 800d0aa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800d0ae:	2b30      	cmp	r3, #48	@ 0x30
 800d0b0:	d0f9      	beq.n	800d0a6 <_dtoa_r+0x526>
 800d0b2:	f8dd 8014 	ldr.w	r8, [sp, #20]
 800d0b6:	e027      	b.n	800d108 <_dtoa_r+0x588>
 800d0b8:	ee26 6b03 	vmul.f64	d6, d6, d3
 800d0bc:	e7d5      	b.n	800d06a <_dtoa_r+0x4ea>
 800d0be:	ed9d 7b02 	vldr	d7, [sp, #8]
 800d0c2:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 800d0c6:	463e      	mov	r6, r7
 800d0c8:	ee87 5b06 	vdiv.f64	d5, d7, d6
 800d0cc:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 800d0d0:	ee15 3a10 	vmov	r3, s10
 800d0d4:	3330      	adds	r3, #48	@ 0x30
 800d0d6:	f806 3b01 	strb.w	r3, [r6], #1
 800d0da:	1bf3      	subs	r3, r6, r7
 800d0dc:	459a      	cmp	sl, r3
 800d0de:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 800d0e2:	eea3 7b46 	vfms.f64	d7, d3, d6
 800d0e6:	d132      	bne.n	800d14e <_dtoa_r+0x5ce>
 800d0e8:	ee37 7b07 	vadd.f64	d7, d7, d7
 800d0ec:	eeb4 7bc6 	vcmpe.f64	d7, d6
 800d0f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d0f4:	dc18      	bgt.n	800d128 <_dtoa_r+0x5a8>
 800d0f6:	eeb4 7b46 	vcmp.f64	d7, d6
 800d0fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d0fe:	d103      	bne.n	800d108 <_dtoa_r+0x588>
 800d100:	ee15 3a10 	vmov	r3, s10
 800d104:	07db      	lsls	r3, r3, #31
 800d106:	d40f      	bmi.n	800d128 <_dtoa_r+0x5a8>
 800d108:	9901      	ldr	r1, [sp, #4]
 800d10a:	4648      	mov	r0, r9
 800d10c:	f000 faa1 	bl	800d652 <_Bfree>
 800d110:	2300      	movs	r3, #0
 800d112:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800d114:	7033      	strb	r3, [r6, #0]
 800d116:	f108 0301 	add.w	r3, r8, #1
 800d11a:	6013      	str	r3, [r2, #0]
 800d11c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800d11e:	2b00      	cmp	r3, #0
 800d120:	f43f ad65 	beq.w	800cbee <_dtoa_r+0x6e>
 800d124:	601e      	str	r6, [r3, #0]
 800d126:	e562      	b.n	800cbee <_dtoa_r+0x6e>
 800d128:	f8cd 8014 	str.w	r8, [sp, #20]
 800d12c:	4633      	mov	r3, r6
 800d12e:	461e      	mov	r6, r3
 800d130:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d134:	2a39      	cmp	r2, #57	@ 0x39
 800d136:	d106      	bne.n	800d146 <_dtoa_r+0x5c6>
 800d138:	429f      	cmp	r7, r3
 800d13a:	d1f8      	bne.n	800d12e <_dtoa_r+0x5ae>
 800d13c:	9a05      	ldr	r2, [sp, #20]
 800d13e:	3201      	adds	r2, #1
 800d140:	9205      	str	r2, [sp, #20]
 800d142:	2230      	movs	r2, #48	@ 0x30
 800d144:	703a      	strb	r2, [r7, #0]
 800d146:	781a      	ldrb	r2, [r3, #0]
 800d148:	3201      	adds	r2, #1
 800d14a:	701a      	strb	r2, [r3, #0]
 800d14c:	e7b1      	b.n	800d0b2 <_dtoa_r+0x532>
 800d14e:	ee27 7b04 	vmul.f64	d7, d7, d4
 800d152:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800d156:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d15a:	d1b5      	bne.n	800d0c8 <_dtoa_r+0x548>
 800d15c:	e7d4      	b.n	800d108 <_dtoa_r+0x588>
 800d15e:	bf00      	nop
 800d160:	0800f2d8 	.word	0x0800f2d8
 800d164:	0800f2b0 	.word	0x0800f2b0
 800d168:	9908      	ldr	r1, [sp, #32]
 800d16a:	2900      	cmp	r1, #0
 800d16c:	f000 80e9 	beq.w	800d342 <_dtoa_r+0x7c2>
 800d170:	9907      	ldr	r1, [sp, #28]
 800d172:	2901      	cmp	r1, #1
 800d174:	f300 80cb 	bgt.w	800d30e <_dtoa_r+0x78e>
 800d178:	2d00      	cmp	r5, #0
 800d17a:	f000 80c4 	beq.w	800d306 <_dtoa_r+0x786>
 800d17e:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800d182:	9e04      	ldr	r6, [sp, #16]
 800d184:	461c      	mov	r4, r3
 800d186:	9305      	str	r3, [sp, #20]
 800d188:	9b04      	ldr	r3, [sp, #16]
 800d18a:	4413      	add	r3, r2
 800d18c:	9304      	str	r3, [sp, #16]
 800d18e:	9b06      	ldr	r3, [sp, #24]
 800d190:	2101      	movs	r1, #1
 800d192:	4413      	add	r3, r2
 800d194:	4648      	mov	r0, r9
 800d196:	9306      	str	r3, [sp, #24]
 800d198:	f000 faf6 	bl	800d788 <__i2b>
 800d19c:	9b05      	ldr	r3, [sp, #20]
 800d19e:	4605      	mov	r5, r0
 800d1a0:	b166      	cbz	r6, 800d1bc <_dtoa_r+0x63c>
 800d1a2:	9a06      	ldr	r2, [sp, #24]
 800d1a4:	2a00      	cmp	r2, #0
 800d1a6:	dd09      	ble.n	800d1bc <_dtoa_r+0x63c>
 800d1a8:	42b2      	cmp	r2, r6
 800d1aa:	9904      	ldr	r1, [sp, #16]
 800d1ac:	bfa8      	it	ge
 800d1ae:	4632      	movge	r2, r6
 800d1b0:	1a89      	subs	r1, r1, r2
 800d1b2:	9104      	str	r1, [sp, #16]
 800d1b4:	9906      	ldr	r1, [sp, #24]
 800d1b6:	1ab6      	subs	r6, r6, r2
 800d1b8:	1a8a      	subs	r2, r1, r2
 800d1ba:	9206      	str	r2, [sp, #24]
 800d1bc:	b30b      	cbz	r3, 800d202 <_dtoa_r+0x682>
 800d1be:	9a08      	ldr	r2, [sp, #32]
 800d1c0:	2a00      	cmp	r2, #0
 800d1c2:	f000 80c5 	beq.w	800d350 <_dtoa_r+0x7d0>
 800d1c6:	2c00      	cmp	r4, #0
 800d1c8:	f000 80bf 	beq.w	800d34a <_dtoa_r+0x7ca>
 800d1cc:	4629      	mov	r1, r5
 800d1ce:	4622      	mov	r2, r4
 800d1d0:	4648      	mov	r0, r9
 800d1d2:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d1d4:	f000 fb90 	bl	800d8f8 <__pow5mult>
 800d1d8:	9a01      	ldr	r2, [sp, #4]
 800d1da:	4601      	mov	r1, r0
 800d1dc:	4605      	mov	r5, r0
 800d1de:	4648      	mov	r0, r9
 800d1e0:	f000 fae8 	bl	800d7b4 <__multiply>
 800d1e4:	9901      	ldr	r1, [sp, #4]
 800d1e6:	9005      	str	r0, [sp, #20]
 800d1e8:	4648      	mov	r0, r9
 800d1ea:	f000 fa32 	bl	800d652 <_Bfree>
 800d1ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d1f0:	1b1b      	subs	r3, r3, r4
 800d1f2:	f000 80b0 	beq.w	800d356 <_dtoa_r+0x7d6>
 800d1f6:	9905      	ldr	r1, [sp, #20]
 800d1f8:	461a      	mov	r2, r3
 800d1fa:	4648      	mov	r0, r9
 800d1fc:	f000 fb7c 	bl	800d8f8 <__pow5mult>
 800d200:	9001      	str	r0, [sp, #4]
 800d202:	2101      	movs	r1, #1
 800d204:	4648      	mov	r0, r9
 800d206:	f000 fabf 	bl	800d788 <__i2b>
 800d20a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d20c:	4604      	mov	r4, r0
 800d20e:	2b00      	cmp	r3, #0
 800d210:	f000 81d5 	beq.w	800d5be <_dtoa_r+0xa3e>
 800d214:	461a      	mov	r2, r3
 800d216:	4601      	mov	r1, r0
 800d218:	4648      	mov	r0, r9
 800d21a:	f000 fb6d 	bl	800d8f8 <__pow5mult>
 800d21e:	9b07      	ldr	r3, [sp, #28]
 800d220:	2b01      	cmp	r3, #1
 800d222:	4604      	mov	r4, r0
 800d224:	f300 80a0 	bgt.w	800d368 <_dtoa_r+0x7e8>
 800d228:	9b02      	ldr	r3, [sp, #8]
 800d22a:	2b00      	cmp	r3, #0
 800d22c:	f040 8096 	bne.w	800d35c <_dtoa_r+0x7dc>
 800d230:	9b03      	ldr	r3, [sp, #12]
 800d232:	f3c3 0213 	ubfx	r2, r3, #0, #20
 800d236:	2a00      	cmp	r2, #0
 800d238:	f040 8092 	bne.w	800d360 <_dtoa_r+0x7e0>
 800d23c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800d240:	0d12      	lsrs	r2, r2, #20
 800d242:	0512      	lsls	r2, r2, #20
 800d244:	2a00      	cmp	r2, #0
 800d246:	f000 808d 	beq.w	800d364 <_dtoa_r+0x7e4>
 800d24a:	9b04      	ldr	r3, [sp, #16]
 800d24c:	3301      	adds	r3, #1
 800d24e:	9304      	str	r3, [sp, #16]
 800d250:	9b06      	ldr	r3, [sp, #24]
 800d252:	3301      	adds	r3, #1
 800d254:	9306      	str	r3, [sp, #24]
 800d256:	2301      	movs	r3, #1
 800d258:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d25a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d25c:	2b00      	cmp	r3, #0
 800d25e:	f000 81b4 	beq.w	800d5ca <_dtoa_r+0xa4a>
 800d262:	6922      	ldr	r2, [r4, #16]
 800d264:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 800d268:	6910      	ldr	r0, [r2, #16]
 800d26a:	f000 fa41 	bl	800d6f0 <__hi0bits>
 800d26e:	f1c0 0020 	rsb	r0, r0, #32
 800d272:	9b06      	ldr	r3, [sp, #24]
 800d274:	4418      	add	r0, r3
 800d276:	f010 001f 	ands.w	r0, r0, #31
 800d27a:	f000 8081 	beq.w	800d380 <_dtoa_r+0x800>
 800d27e:	f1c0 0220 	rsb	r2, r0, #32
 800d282:	2a04      	cmp	r2, #4
 800d284:	dd73      	ble.n	800d36e <_dtoa_r+0x7ee>
 800d286:	9b04      	ldr	r3, [sp, #16]
 800d288:	f1c0 001c 	rsb	r0, r0, #28
 800d28c:	4403      	add	r3, r0
 800d28e:	9304      	str	r3, [sp, #16]
 800d290:	9b06      	ldr	r3, [sp, #24]
 800d292:	4406      	add	r6, r0
 800d294:	4403      	add	r3, r0
 800d296:	9306      	str	r3, [sp, #24]
 800d298:	9b04      	ldr	r3, [sp, #16]
 800d29a:	2b00      	cmp	r3, #0
 800d29c:	dd05      	ble.n	800d2aa <_dtoa_r+0x72a>
 800d29e:	9901      	ldr	r1, [sp, #4]
 800d2a0:	461a      	mov	r2, r3
 800d2a2:	4648      	mov	r0, r9
 800d2a4:	f000 fb68 	bl	800d978 <__lshift>
 800d2a8:	9001      	str	r0, [sp, #4]
 800d2aa:	9b06      	ldr	r3, [sp, #24]
 800d2ac:	2b00      	cmp	r3, #0
 800d2ae:	dd05      	ble.n	800d2bc <_dtoa_r+0x73c>
 800d2b0:	4621      	mov	r1, r4
 800d2b2:	461a      	mov	r2, r3
 800d2b4:	4648      	mov	r0, r9
 800d2b6:	f000 fb5f 	bl	800d978 <__lshift>
 800d2ba:	4604      	mov	r4, r0
 800d2bc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d2be:	2b00      	cmp	r3, #0
 800d2c0:	d060      	beq.n	800d384 <_dtoa_r+0x804>
 800d2c2:	9801      	ldr	r0, [sp, #4]
 800d2c4:	4621      	mov	r1, r4
 800d2c6:	f000 fbc3 	bl	800da50 <__mcmp>
 800d2ca:	2800      	cmp	r0, #0
 800d2cc:	da5a      	bge.n	800d384 <_dtoa_r+0x804>
 800d2ce:	f108 33ff 	add.w	r3, r8, #4294967295
 800d2d2:	9305      	str	r3, [sp, #20]
 800d2d4:	9901      	ldr	r1, [sp, #4]
 800d2d6:	2300      	movs	r3, #0
 800d2d8:	220a      	movs	r2, #10
 800d2da:	4648      	mov	r0, r9
 800d2dc:	f000 f9c2 	bl	800d664 <__multadd>
 800d2e0:	9b08      	ldr	r3, [sp, #32]
 800d2e2:	9001      	str	r0, [sp, #4]
 800d2e4:	2b00      	cmp	r3, #0
 800d2e6:	f000 8172 	beq.w	800d5ce <_dtoa_r+0xa4e>
 800d2ea:	4629      	mov	r1, r5
 800d2ec:	2300      	movs	r3, #0
 800d2ee:	220a      	movs	r2, #10
 800d2f0:	4648      	mov	r0, r9
 800d2f2:	f000 f9b7 	bl	800d664 <__multadd>
 800d2f6:	f1bb 0f00 	cmp.w	fp, #0
 800d2fa:	4605      	mov	r5, r0
 800d2fc:	dc6e      	bgt.n	800d3dc <_dtoa_r+0x85c>
 800d2fe:	9b07      	ldr	r3, [sp, #28]
 800d300:	2b02      	cmp	r3, #2
 800d302:	dc48      	bgt.n	800d396 <_dtoa_r+0x816>
 800d304:	e06a      	b.n	800d3dc <_dtoa_r+0x85c>
 800d306:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d308:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800d30c:	e739      	b.n	800d182 <_dtoa_r+0x602>
 800d30e:	f10a 34ff 	add.w	r4, sl, #4294967295
 800d312:	42a3      	cmp	r3, r4
 800d314:	db07      	blt.n	800d326 <_dtoa_r+0x7a6>
 800d316:	f1ba 0f00 	cmp.w	sl, #0
 800d31a:	eba3 0404 	sub.w	r4, r3, r4
 800d31e:	db0b      	blt.n	800d338 <_dtoa_r+0x7b8>
 800d320:	9e04      	ldr	r6, [sp, #16]
 800d322:	4652      	mov	r2, sl
 800d324:	e72f      	b.n	800d186 <_dtoa_r+0x606>
 800d326:	1ae2      	subs	r2, r4, r3
 800d328:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d32a:	9e04      	ldr	r6, [sp, #16]
 800d32c:	4413      	add	r3, r2
 800d32e:	930a      	str	r3, [sp, #40]	@ 0x28
 800d330:	4652      	mov	r2, sl
 800d332:	4623      	mov	r3, r4
 800d334:	2400      	movs	r4, #0
 800d336:	e726      	b.n	800d186 <_dtoa_r+0x606>
 800d338:	9a04      	ldr	r2, [sp, #16]
 800d33a:	eba2 060a 	sub.w	r6, r2, sl
 800d33e:	2200      	movs	r2, #0
 800d340:	e721      	b.n	800d186 <_dtoa_r+0x606>
 800d342:	9e04      	ldr	r6, [sp, #16]
 800d344:	9d08      	ldr	r5, [sp, #32]
 800d346:	461c      	mov	r4, r3
 800d348:	e72a      	b.n	800d1a0 <_dtoa_r+0x620>
 800d34a:	9a01      	ldr	r2, [sp, #4]
 800d34c:	9205      	str	r2, [sp, #20]
 800d34e:	e752      	b.n	800d1f6 <_dtoa_r+0x676>
 800d350:	9901      	ldr	r1, [sp, #4]
 800d352:	461a      	mov	r2, r3
 800d354:	e751      	b.n	800d1fa <_dtoa_r+0x67a>
 800d356:	9b05      	ldr	r3, [sp, #20]
 800d358:	9301      	str	r3, [sp, #4]
 800d35a:	e752      	b.n	800d202 <_dtoa_r+0x682>
 800d35c:	2300      	movs	r3, #0
 800d35e:	e77b      	b.n	800d258 <_dtoa_r+0x6d8>
 800d360:	9b02      	ldr	r3, [sp, #8]
 800d362:	e779      	b.n	800d258 <_dtoa_r+0x6d8>
 800d364:	920b      	str	r2, [sp, #44]	@ 0x2c
 800d366:	e778      	b.n	800d25a <_dtoa_r+0x6da>
 800d368:	2300      	movs	r3, #0
 800d36a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d36c:	e779      	b.n	800d262 <_dtoa_r+0x6e2>
 800d36e:	d093      	beq.n	800d298 <_dtoa_r+0x718>
 800d370:	9b04      	ldr	r3, [sp, #16]
 800d372:	321c      	adds	r2, #28
 800d374:	4413      	add	r3, r2
 800d376:	9304      	str	r3, [sp, #16]
 800d378:	9b06      	ldr	r3, [sp, #24]
 800d37a:	4416      	add	r6, r2
 800d37c:	4413      	add	r3, r2
 800d37e:	e78a      	b.n	800d296 <_dtoa_r+0x716>
 800d380:	4602      	mov	r2, r0
 800d382:	e7f5      	b.n	800d370 <_dtoa_r+0x7f0>
 800d384:	f1ba 0f00 	cmp.w	sl, #0
 800d388:	f8cd 8014 	str.w	r8, [sp, #20]
 800d38c:	46d3      	mov	fp, sl
 800d38e:	dc21      	bgt.n	800d3d4 <_dtoa_r+0x854>
 800d390:	9b07      	ldr	r3, [sp, #28]
 800d392:	2b02      	cmp	r3, #2
 800d394:	dd1e      	ble.n	800d3d4 <_dtoa_r+0x854>
 800d396:	f1bb 0f00 	cmp.w	fp, #0
 800d39a:	f47f addb 	bne.w	800cf54 <_dtoa_r+0x3d4>
 800d39e:	4621      	mov	r1, r4
 800d3a0:	465b      	mov	r3, fp
 800d3a2:	2205      	movs	r2, #5
 800d3a4:	4648      	mov	r0, r9
 800d3a6:	f000 f95d 	bl	800d664 <__multadd>
 800d3aa:	4601      	mov	r1, r0
 800d3ac:	4604      	mov	r4, r0
 800d3ae:	9801      	ldr	r0, [sp, #4]
 800d3b0:	f000 fb4e 	bl	800da50 <__mcmp>
 800d3b4:	2800      	cmp	r0, #0
 800d3b6:	f77f adcd 	ble.w	800cf54 <_dtoa_r+0x3d4>
 800d3ba:	463e      	mov	r6, r7
 800d3bc:	2331      	movs	r3, #49	@ 0x31
 800d3be:	f806 3b01 	strb.w	r3, [r6], #1
 800d3c2:	9b05      	ldr	r3, [sp, #20]
 800d3c4:	3301      	adds	r3, #1
 800d3c6:	9305      	str	r3, [sp, #20]
 800d3c8:	e5c8      	b.n	800cf5c <_dtoa_r+0x3dc>
 800d3ca:	f8cd 8014 	str.w	r8, [sp, #20]
 800d3ce:	4654      	mov	r4, sl
 800d3d0:	4625      	mov	r5, r4
 800d3d2:	e7f2      	b.n	800d3ba <_dtoa_r+0x83a>
 800d3d4:	9b08      	ldr	r3, [sp, #32]
 800d3d6:	2b00      	cmp	r3, #0
 800d3d8:	f000 80fd 	beq.w	800d5d6 <_dtoa_r+0xa56>
 800d3dc:	2e00      	cmp	r6, #0
 800d3de:	dd05      	ble.n	800d3ec <_dtoa_r+0x86c>
 800d3e0:	4629      	mov	r1, r5
 800d3e2:	4632      	mov	r2, r6
 800d3e4:	4648      	mov	r0, r9
 800d3e6:	f000 fac7 	bl	800d978 <__lshift>
 800d3ea:	4605      	mov	r5, r0
 800d3ec:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d3ee:	2b00      	cmp	r3, #0
 800d3f0:	d057      	beq.n	800d4a2 <_dtoa_r+0x922>
 800d3f2:	6869      	ldr	r1, [r5, #4]
 800d3f4:	4648      	mov	r0, r9
 800d3f6:	f000 f907 	bl	800d608 <_Balloc>
 800d3fa:	4606      	mov	r6, r0
 800d3fc:	b920      	cbnz	r0, 800d408 <_dtoa_r+0x888>
 800d3fe:	4b80      	ldr	r3, [pc, #512]	@ (800d600 <_dtoa_r+0xa80>)
 800d400:	4602      	mov	r2, r0
 800d402:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800d406:	e4d4      	b.n	800cdb2 <_dtoa_r+0x232>
 800d408:	692a      	ldr	r2, [r5, #16]
 800d40a:	3202      	adds	r2, #2
 800d40c:	0092      	lsls	r2, r2, #2
 800d40e:	f105 010c 	add.w	r1, r5, #12
 800d412:	300c      	adds	r0, #12
 800d414:	f7ff faaa 	bl	800c96c <memcpy>
 800d418:	2201      	movs	r2, #1
 800d41a:	4631      	mov	r1, r6
 800d41c:	4648      	mov	r0, r9
 800d41e:	f000 faab 	bl	800d978 <__lshift>
 800d422:	1c7b      	adds	r3, r7, #1
 800d424:	9304      	str	r3, [sp, #16]
 800d426:	eb07 030b 	add.w	r3, r7, fp
 800d42a:	9309      	str	r3, [sp, #36]	@ 0x24
 800d42c:	9b02      	ldr	r3, [sp, #8]
 800d42e:	f003 0301 	and.w	r3, r3, #1
 800d432:	46a8      	mov	r8, r5
 800d434:	9308      	str	r3, [sp, #32]
 800d436:	4605      	mov	r5, r0
 800d438:	9b04      	ldr	r3, [sp, #16]
 800d43a:	9801      	ldr	r0, [sp, #4]
 800d43c:	4621      	mov	r1, r4
 800d43e:	f103 3bff 	add.w	fp, r3, #4294967295
 800d442:	f7ff fb15 	bl	800ca70 <quorem>
 800d446:	4641      	mov	r1, r8
 800d448:	9002      	str	r0, [sp, #8]
 800d44a:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800d44e:	9801      	ldr	r0, [sp, #4]
 800d450:	f000 fafe 	bl	800da50 <__mcmp>
 800d454:	462a      	mov	r2, r5
 800d456:	9006      	str	r0, [sp, #24]
 800d458:	4621      	mov	r1, r4
 800d45a:	4648      	mov	r0, r9
 800d45c:	f000 fb14 	bl	800da88 <__mdiff>
 800d460:	68c2      	ldr	r2, [r0, #12]
 800d462:	4606      	mov	r6, r0
 800d464:	b9fa      	cbnz	r2, 800d4a6 <_dtoa_r+0x926>
 800d466:	4601      	mov	r1, r0
 800d468:	9801      	ldr	r0, [sp, #4]
 800d46a:	f000 faf1 	bl	800da50 <__mcmp>
 800d46e:	4602      	mov	r2, r0
 800d470:	4631      	mov	r1, r6
 800d472:	4648      	mov	r0, r9
 800d474:	920a      	str	r2, [sp, #40]	@ 0x28
 800d476:	f000 f8ec 	bl	800d652 <_Bfree>
 800d47a:	9b07      	ldr	r3, [sp, #28]
 800d47c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d47e:	9e04      	ldr	r6, [sp, #16]
 800d480:	ea42 0103 	orr.w	r1, r2, r3
 800d484:	9b08      	ldr	r3, [sp, #32]
 800d486:	4319      	orrs	r1, r3
 800d488:	d10f      	bne.n	800d4aa <_dtoa_r+0x92a>
 800d48a:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800d48e:	d028      	beq.n	800d4e2 <_dtoa_r+0x962>
 800d490:	9b06      	ldr	r3, [sp, #24]
 800d492:	2b00      	cmp	r3, #0
 800d494:	dd02      	ble.n	800d49c <_dtoa_r+0x91c>
 800d496:	9b02      	ldr	r3, [sp, #8]
 800d498:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 800d49c:	f88b a000 	strb.w	sl, [fp]
 800d4a0:	e55e      	b.n	800cf60 <_dtoa_r+0x3e0>
 800d4a2:	4628      	mov	r0, r5
 800d4a4:	e7bd      	b.n	800d422 <_dtoa_r+0x8a2>
 800d4a6:	2201      	movs	r2, #1
 800d4a8:	e7e2      	b.n	800d470 <_dtoa_r+0x8f0>
 800d4aa:	9b06      	ldr	r3, [sp, #24]
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	db04      	blt.n	800d4ba <_dtoa_r+0x93a>
 800d4b0:	9907      	ldr	r1, [sp, #28]
 800d4b2:	430b      	orrs	r3, r1
 800d4b4:	9908      	ldr	r1, [sp, #32]
 800d4b6:	430b      	orrs	r3, r1
 800d4b8:	d120      	bne.n	800d4fc <_dtoa_r+0x97c>
 800d4ba:	2a00      	cmp	r2, #0
 800d4bc:	ddee      	ble.n	800d49c <_dtoa_r+0x91c>
 800d4be:	9901      	ldr	r1, [sp, #4]
 800d4c0:	2201      	movs	r2, #1
 800d4c2:	4648      	mov	r0, r9
 800d4c4:	f000 fa58 	bl	800d978 <__lshift>
 800d4c8:	4621      	mov	r1, r4
 800d4ca:	9001      	str	r0, [sp, #4]
 800d4cc:	f000 fac0 	bl	800da50 <__mcmp>
 800d4d0:	2800      	cmp	r0, #0
 800d4d2:	dc03      	bgt.n	800d4dc <_dtoa_r+0x95c>
 800d4d4:	d1e2      	bne.n	800d49c <_dtoa_r+0x91c>
 800d4d6:	f01a 0f01 	tst.w	sl, #1
 800d4da:	d0df      	beq.n	800d49c <_dtoa_r+0x91c>
 800d4dc:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800d4e0:	d1d9      	bne.n	800d496 <_dtoa_r+0x916>
 800d4e2:	2339      	movs	r3, #57	@ 0x39
 800d4e4:	f88b 3000 	strb.w	r3, [fp]
 800d4e8:	4633      	mov	r3, r6
 800d4ea:	461e      	mov	r6, r3
 800d4ec:	3b01      	subs	r3, #1
 800d4ee:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800d4f2:	2a39      	cmp	r2, #57	@ 0x39
 800d4f4:	d052      	beq.n	800d59c <_dtoa_r+0xa1c>
 800d4f6:	3201      	adds	r2, #1
 800d4f8:	701a      	strb	r2, [r3, #0]
 800d4fa:	e531      	b.n	800cf60 <_dtoa_r+0x3e0>
 800d4fc:	2a00      	cmp	r2, #0
 800d4fe:	dd07      	ble.n	800d510 <_dtoa_r+0x990>
 800d500:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800d504:	d0ed      	beq.n	800d4e2 <_dtoa_r+0x962>
 800d506:	f10a 0301 	add.w	r3, sl, #1
 800d50a:	f88b 3000 	strb.w	r3, [fp]
 800d50e:	e527      	b.n	800cf60 <_dtoa_r+0x3e0>
 800d510:	9b04      	ldr	r3, [sp, #16]
 800d512:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d514:	f803 ac01 	strb.w	sl, [r3, #-1]
 800d518:	4293      	cmp	r3, r2
 800d51a:	d029      	beq.n	800d570 <_dtoa_r+0x9f0>
 800d51c:	9901      	ldr	r1, [sp, #4]
 800d51e:	2300      	movs	r3, #0
 800d520:	220a      	movs	r2, #10
 800d522:	4648      	mov	r0, r9
 800d524:	f000 f89e 	bl	800d664 <__multadd>
 800d528:	45a8      	cmp	r8, r5
 800d52a:	9001      	str	r0, [sp, #4]
 800d52c:	f04f 0300 	mov.w	r3, #0
 800d530:	f04f 020a 	mov.w	r2, #10
 800d534:	4641      	mov	r1, r8
 800d536:	4648      	mov	r0, r9
 800d538:	d107      	bne.n	800d54a <_dtoa_r+0x9ca>
 800d53a:	f000 f893 	bl	800d664 <__multadd>
 800d53e:	4680      	mov	r8, r0
 800d540:	4605      	mov	r5, r0
 800d542:	9b04      	ldr	r3, [sp, #16]
 800d544:	3301      	adds	r3, #1
 800d546:	9304      	str	r3, [sp, #16]
 800d548:	e776      	b.n	800d438 <_dtoa_r+0x8b8>
 800d54a:	f000 f88b 	bl	800d664 <__multadd>
 800d54e:	4629      	mov	r1, r5
 800d550:	4680      	mov	r8, r0
 800d552:	2300      	movs	r3, #0
 800d554:	220a      	movs	r2, #10
 800d556:	4648      	mov	r0, r9
 800d558:	f000 f884 	bl	800d664 <__multadd>
 800d55c:	4605      	mov	r5, r0
 800d55e:	e7f0      	b.n	800d542 <_dtoa_r+0x9c2>
 800d560:	f1bb 0f00 	cmp.w	fp, #0
 800d564:	bfcc      	ite	gt
 800d566:	465e      	movgt	r6, fp
 800d568:	2601      	movle	r6, #1
 800d56a:	443e      	add	r6, r7
 800d56c:	f04f 0800 	mov.w	r8, #0
 800d570:	9901      	ldr	r1, [sp, #4]
 800d572:	2201      	movs	r2, #1
 800d574:	4648      	mov	r0, r9
 800d576:	f000 f9ff 	bl	800d978 <__lshift>
 800d57a:	4621      	mov	r1, r4
 800d57c:	9001      	str	r0, [sp, #4]
 800d57e:	f000 fa67 	bl	800da50 <__mcmp>
 800d582:	2800      	cmp	r0, #0
 800d584:	dcb0      	bgt.n	800d4e8 <_dtoa_r+0x968>
 800d586:	d102      	bne.n	800d58e <_dtoa_r+0xa0e>
 800d588:	f01a 0f01 	tst.w	sl, #1
 800d58c:	d1ac      	bne.n	800d4e8 <_dtoa_r+0x968>
 800d58e:	4633      	mov	r3, r6
 800d590:	461e      	mov	r6, r3
 800d592:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800d596:	2a30      	cmp	r2, #48	@ 0x30
 800d598:	d0fa      	beq.n	800d590 <_dtoa_r+0xa10>
 800d59a:	e4e1      	b.n	800cf60 <_dtoa_r+0x3e0>
 800d59c:	429f      	cmp	r7, r3
 800d59e:	d1a4      	bne.n	800d4ea <_dtoa_r+0x96a>
 800d5a0:	9b05      	ldr	r3, [sp, #20]
 800d5a2:	3301      	adds	r3, #1
 800d5a4:	9305      	str	r3, [sp, #20]
 800d5a6:	2331      	movs	r3, #49	@ 0x31
 800d5a8:	703b      	strb	r3, [r7, #0]
 800d5aa:	e4d9      	b.n	800cf60 <_dtoa_r+0x3e0>
 800d5ac:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800d5ae:	4f15      	ldr	r7, [pc, #84]	@ (800d604 <_dtoa_r+0xa84>)
 800d5b0:	2b00      	cmp	r3, #0
 800d5b2:	f43f ab1c 	beq.w	800cbee <_dtoa_r+0x6e>
 800d5b6:	f107 0308 	add.w	r3, r7, #8
 800d5ba:	f7ff bb16 	b.w	800cbea <_dtoa_r+0x6a>
 800d5be:	9b07      	ldr	r3, [sp, #28]
 800d5c0:	2b01      	cmp	r3, #1
 800d5c2:	f77f ae31 	ble.w	800d228 <_dtoa_r+0x6a8>
 800d5c6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d5c8:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d5ca:	2001      	movs	r0, #1
 800d5cc:	e651      	b.n	800d272 <_dtoa_r+0x6f2>
 800d5ce:	f1bb 0f00 	cmp.w	fp, #0
 800d5d2:	f77f aedd 	ble.w	800d390 <_dtoa_r+0x810>
 800d5d6:	463e      	mov	r6, r7
 800d5d8:	9801      	ldr	r0, [sp, #4]
 800d5da:	4621      	mov	r1, r4
 800d5dc:	f7ff fa48 	bl	800ca70 <quorem>
 800d5e0:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800d5e4:	f806 ab01 	strb.w	sl, [r6], #1
 800d5e8:	1bf2      	subs	r2, r6, r7
 800d5ea:	4593      	cmp	fp, r2
 800d5ec:	ddb8      	ble.n	800d560 <_dtoa_r+0x9e0>
 800d5ee:	9901      	ldr	r1, [sp, #4]
 800d5f0:	2300      	movs	r3, #0
 800d5f2:	220a      	movs	r2, #10
 800d5f4:	4648      	mov	r0, r9
 800d5f6:	f000 f835 	bl	800d664 <__multadd>
 800d5fa:	9001      	str	r0, [sp, #4]
 800d5fc:	e7ec      	b.n	800d5d8 <_dtoa_r+0xa58>
 800d5fe:	bf00      	nop
 800d600:	0800f178 	.word	0x0800f178
 800d604:	0800f16b 	.word	0x0800f16b

0800d608 <_Balloc>:
 800d608:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 800d60a:	b570      	push	{r4, r5, r6, lr}
 800d60c:	4605      	mov	r5, r0
 800d60e:	460c      	mov	r4, r1
 800d610:	b17b      	cbz	r3, 800d632 <_Balloc+0x2a>
 800d612:	6c6b      	ldr	r3, [r5, #68]	@ 0x44
 800d614:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800d618:	b9a0      	cbnz	r0, 800d644 <_Balloc+0x3c>
 800d61a:	2101      	movs	r1, #1
 800d61c:	fa01 f604 	lsl.w	r6, r1, r4
 800d620:	1d72      	adds	r2, r6, #5
 800d622:	0092      	lsls	r2, r2, #2
 800d624:	4628      	mov	r0, r5
 800d626:	f000 fd67 	bl	800e0f8 <_calloc_r>
 800d62a:	b148      	cbz	r0, 800d640 <_Balloc+0x38>
 800d62c:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800d630:	e00b      	b.n	800d64a <_Balloc+0x42>
 800d632:	2221      	movs	r2, #33	@ 0x21
 800d634:	2104      	movs	r1, #4
 800d636:	f000 fd5f 	bl	800e0f8 <_calloc_r>
 800d63a:	6468      	str	r0, [r5, #68]	@ 0x44
 800d63c:	2800      	cmp	r0, #0
 800d63e:	d1e8      	bne.n	800d612 <_Balloc+0xa>
 800d640:	2000      	movs	r0, #0
 800d642:	bd70      	pop	{r4, r5, r6, pc}
 800d644:	6802      	ldr	r2, [r0, #0]
 800d646:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800d64a:	2300      	movs	r3, #0
 800d64c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d650:	e7f7      	b.n	800d642 <_Balloc+0x3a>

0800d652 <_Bfree>:
 800d652:	b131      	cbz	r1, 800d662 <_Bfree+0x10>
 800d654:	6c43      	ldr	r3, [r0, #68]	@ 0x44
 800d656:	684a      	ldr	r2, [r1, #4]
 800d658:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800d65c:	6008      	str	r0, [r1, #0]
 800d65e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800d662:	4770      	bx	lr

0800d664 <__multadd>:
 800d664:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d668:	690d      	ldr	r5, [r1, #16]
 800d66a:	4607      	mov	r7, r0
 800d66c:	460c      	mov	r4, r1
 800d66e:	461e      	mov	r6, r3
 800d670:	f101 0c14 	add.w	ip, r1, #20
 800d674:	2000      	movs	r0, #0
 800d676:	f8dc 3000 	ldr.w	r3, [ip]
 800d67a:	b299      	uxth	r1, r3
 800d67c:	fb02 6101 	mla	r1, r2, r1, r6
 800d680:	0c1e      	lsrs	r6, r3, #16
 800d682:	0c0b      	lsrs	r3, r1, #16
 800d684:	fb02 3306 	mla	r3, r2, r6, r3
 800d688:	b289      	uxth	r1, r1
 800d68a:	3001      	adds	r0, #1
 800d68c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d690:	4285      	cmp	r5, r0
 800d692:	f84c 1b04 	str.w	r1, [ip], #4
 800d696:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d69a:	dcec      	bgt.n	800d676 <__multadd+0x12>
 800d69c:	b30e      	cbz	r6, 800d6e2 <__multadd+0x7e>
 800d69e:	68a3      	ldr	r3, [r4, #8]
 800d6a0:	42ab      	cmp	r3, r5
 800d6a2:	dc19      	bgt.n	800d6d8 <__multadd+0x74>
 800d6a4:	6861      	ldr	r1, [r4, #4]
 800d6a6:	4638      	mov	r0, r7
 800d6a8:	3101      	adds	r1, #1
 800d6aa:	f7ff ffad 	bl	800d608 <_Balloc>
 800d6ae:	4680      	mov	r8, r0
 800d6b0:	b928      	cbnz	r0, 800d6be <__multadd+0x5a>
 800d6b2:	4602      	mov	r2, r0
 800d6b4:	4b0c      	ldr	r3, [pc, #48]	@ (800d6e8 <__multadd+0x84>)
 800d6b6:	480d      	ldr	r0, [pc, #52]	@ (800d6ec <__multadd+0x88>)
 800d6b8:	21ba      	movs	r1, #186	@ 0xba
 800d6ba:	f000 fcff 	bl	800e0bc <__assert_func>
 800d6be:	6922      	ldr	r2, [r4, #16]
 800d6c0:	3202      	adds	r2, #2
 800d6c2:	f104 010c 	add.w	r1, r4, #12
 800d6c6:	0092      	lsls	r2, r2, #2
 800d6c8:	300c      	adds	r0, #12
 800d6ca:	f7ff f94f 	bl	800c96c <memcpy>
 800d6ce:	4621      	mov	r1, r4
 800d6d0:	4638      	mov	r0, r7
 800d6d2:	f7ff ffbe 	bl	800d652 <_Bfree>
 800d6d6:	4644      	mov	r4, r8
 800d6d8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d6dc:	3501      	adds	r5, #1
 800d6de:	615e      	str	r6, [r3, #20]
 800d6e0:	6125      	str	r5, [r4, #16]
 800d6e2:	4620      	mov	r0, r4
 800d6e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d6e8:	0800f178 	.word	0x0800f178
 800d6ec:	0800f1e1 	.word	0x0800f1e1

0800d6f0 <__hi0bits>:
 800d6f0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800d6f4:	4603      	mov	r3, r0
 800d6f6:	bf36      	itet	cc
 800d6f8:	0403      	lslcc	r3, r0, #16
 800d6fa:	2000      	movcs	r0, #0
 800d6fc:	2010      	movcc	r0, #16
 800d6fe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800d702:	bf3c      	itt	cc
 800d704:	021b      	lslcc	r3, r3, #8
 800d706:	3008      	addcc	r0, #8
 800d708:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800d70c:	bf3c      	itt	cc
 800d70e:	011b      	lslcc	r3, r3, #4
 800d710:	3004      	addcc	r0, #4
 800d712:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d716:	bf3c      	itt	cc
 800d718:	009b      	lslcc	r3, r3, #2
 800d71a:	3002      	addcc	r0, #2
 800d71c:	2b00      	cmp	r3, #0
 800d71e:	db05      	blt.n	800d72c <__hi0bits+0x3c>
 800d720:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800d724:	f100 0001 	add.w	r0, r0, #1
 800d728:	bf08      	it	eq
 800d72a:	2020      	moveq	r0, #32
 800d72c:	4770      	bx	lr

0800d72e <__lo0bits>:
 800d72e:	6803      	ldr	r3, [r0, #0]
 800d730:	4602      	mov	r2, r0
 800d732:	f013 0007 	ands.w	r0, r3, #7
 800d736:	d00b      	beq.n	800d750 <__lo0bits+0x22>
 800d738:	07d9      	lsls	r1, r3, #31
 800d73a:	d421      	bmi.n	800d780 <__lo0bits+0x52>
 800d73c:	0798      	lsls	r0, r3, #30
 800d73e:	bf49      	itett	mi
 800d740:	085b      	lsrmi	r3, r3, #1
 800d742:	089b      	lsrpl	r3, r3, #2
 800d744:	2001      	movmi	r0, #1
 800d746:	6013      	strmi	r3, [r2, #0]
 800d748:	bf5c      	itt	pl
 800d74a:	6013      	strpl	r3, [r2, #0]
 800d74c:	2002      	movpl	r0, #2
 800d74e:	4770      	bx	lr
 800d750:	b299      	uxth	r1, r3
 800d752:	b909      	cbnz	r1, 800d758 <__lo0bits+0x2a>
 800d754:	0c1b      	lsrs	r3, r3, #16
 800d756:	2010      	movs	r0, #16
 800d758:	b2d9      	uxtb	r1, r3
 800d75a:	b909      	cbnz	r1, 800d760 <__lo0bits+0x32>
 800d75c:	3008      	adds	r0, #8
 800d75e:	0a1b      	lsrs	r3, r3, #8
 800d760:	0719      	lsls	r1, r3, #28
 800d762:	bf04      	itt	eq
 800d764:	091b      	lsreq	r3, r3, #4
 800d766:	3004      	addeq	r0, #4
 800d768:	0799      	lsls	r1, r3, #30
 800d76a:	bf04      	itt	eq
 800d76c:	089b      	lsreq	r3, r3, #2
 800d76e:	3002      	addeq	r0, #2
 800d770:	07d9      	lsls	r1, r3, #31
 800d772:	d403      	bmi.n	800d77c <__lo0bits+0x4e>
 800d774:	085b      	lsrs	r3, r3, #1
 800d776:	f100 0001 	add.w	r0, r0, #1
 800d77a:	d003      	beq.n	800d784 <__lo0bits+0x56>
 800d77c:	6013      	str	r3, [r2, #0]
 800d77e:	4770      	bx	lr
 800d780:	2000      	movs	r0, #0
 800d782:	4770      	bx	lr
 800d784:	2020      	movs	r0, #32
 800d786:	4770      	bx	lr

0800d788 <__i2b>:
 800d788:	b510      	push	{r4, lr}
 800d78a:	460c      	mov	r4, r1
 800d78c:	2101      	movs	r1, #1
 800d78e:	f7ff ff3b 	bl	800d608 <_Balloc>
 800d792:	4602      	mov	r2, r0
 800d794:	b928      	cbnz	r0, 800d7a2 <__i2b+0x1a>
 800d796:	4b05      	ldr	r3, [pc, #20]	@ (800d7ac <__i2b+0x24>)
 800d798:	4805      	ldr	r0, [pc, #20]	@ (800d7b0 <__i2b+0x28>)
 800d79a:	f240 1145 	movw	r1, #325	@ 0x145
 800d79e:	f000 fc8d 	bl	800e0bc <__assert_func>
 800d7a2:	2301      	movs	r3, #1
 800d7a4:	6144      	str	r4, [r0, #20]
 800d7a6:	6103      	str	r3, [r0, #16]
 800d7a8:	bd10      	pop	{r4, pc}
 800d7aa:	bf00      	nop
 800d7ac:	0800f178 	.word	0x0800f178
 800d7b0:	0800f1e1 	.word	0x0800f1e1

0800d7b4 <__multiply>:
 800d7b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d7b8:	4617      	mov	r7, r2
 800d7ba:	690a      	ldr	r2, [r1, #16]
 800d7bc:	693b      	ldr	r3, [r7, #16]
 800d7be:	429a      	cmp	r2, r3
 800d7c0:	bfa8      	it	ge
 800d7c2:	463b      	movge	r3, r7
 800d7c4:	4689      	mov	r9, r1
 800d7c6:	bfa4      	itt	ge
 800d7c8:	460f      	movge	r7, r1
 800d7ca:	4699      	movge	r9, r3
 800d7cc:	693d      	ldr	r5, [r7, #16]
 800d7ce:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d7d2:	68bb      	ldr	r3, [r7, #8]
 800d7d4:	6879      	ldr	r1, [r7, #4]
 800d7d6:	eb05 060a 	add.w	r6, r5, sl
 800d7da:	42b3      	cmp	r3, r6
 800d7dc:	b085      	sub	sp, #20
 800d7de:	bfb8      	it	lt
 800d7e0:	3101      	addlt	r1, #1
 800d7e2:	f7ff ff11 	bl	800d608 <_Balloc>
 800d7e6:	b930      	cbnz	r0, 800d7f6 <__multiply+0x42>
 800d7e8:	4602      	mov	r2, r0
 800d7ea:	4b41      	ldr	r3, [pc, #260]	@ (800d8f0 <__multiply+0x13c>)
 800d7ec:	4841      	ldr	r0, [pc, #260]	@ (800d8f4 <__multiply+0x140>)
 800d7ee:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800d7f2:	f000 fc63 	bl	800e0bc <__assert_func>
 800d7f6:	f100 0414 	add.w	r4, r0, #20
 800d7fa:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800d7fe:	4623      	mov	r3, r4
 800d800:	2200      	movs	r2, #0
 800d802:	4573      	cmp	r3, lr
 800d804:	d320      	bcc.n	800d848 <__multiply+0x94>
 800d806:	f107 0814 	add.w	r8, r7, #20
 800d80a:	f109 0114 	add.w	r1, r9, #20
 800d80e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800d812:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800d816:	9302      	str	r3, [sp, #8]
 800d818:	1beb      	subs	r3, r5, r7
 800d81a:	3b15      	subs	r3, #21
 800d81c:	f023 0303 	bic.w	r3, r3, #3
 800d820:	3304      	adds	r3, #4
 800d822:	3715      	adds	r7, #21
 800d824:	42bd      	cmp	r5, r7
 800d826:	bf38      	it	cc
 800d828:	2304      	movcc	r3, #4
 800d82a:	9301      	str	r3, [sp, #4]
 800d82c:	9b02      	ldr	r3, [sp, #8]
 800d82e:	9103      	str	r1, [sp, #12]
 800d830:	428b      	cmp	r3, r1
 800d832:	d80c      	bhi.n	800d84e <__multiply+0x9a>
 800d834:	2e00      	cmp	r6, #0
 800d836:	dd03      	ble.n	800d840 <__multiply+0x8c>
 800d838:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800d83c:	2b00      	cmp	r3, #0
 800d83e:	d055      	beq.n	800d8ec <__multiply+0x138>
 800d840:	6106      	str	r6, [r0, #16]
 800d842:	b005      	add	sp, #20
 800d844:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d848:	f843 2b04 	str.w	r2, [r3], #4
 800d84c:	e7d9      	b.n	800d802 <__multiply+0x4e>
 800d84e:	f8b1 a000 	ldrh.w	sl, [r1]
 800d852:	f1ba 0f00 	cmp.w	sl, #0
 800d856:	d01f      	beq.n	800d898 <__multiply+0xe4>
 800d858:	46c4      	mov	ip, r8
 800d85a:	46a1      	mov	r9, r4
 800d85c:	2700      	movs	r7, #0
 800d85e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d862:	f8d9 3000 	ldr.w	r3, [r9]
 800d866:	fa1f fb82 	uxth.w	fp, r2
 800d86a:	b29b      	uxth	r3, r3
 800d86c:	fb0a 330b 	mla	r3, sl, fp, r3
 800d870:	443b      	add	r3, r7
 800d872:	f8d9 7000 	ldr.w	r7, [r9]
 800d876:	0c12      	lsrs	r2, r2, #16
 800d878:	0c3f      	lsrs	r7, r7, #16
 800d87a:	fb0a 7202 	mla	r2, sl, r2, r7
 800d87e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d882:	b29b      	uxth	r3, r3
 800d884:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d888:	4565      	cmp	r5, ip
 800d88a:	f849 3b04 	str.w	r3, [r9], #4
 800d88e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800d892:	d8e4      	bhi.n	800d85e <__multiply+0xaa>
 800d894:	9b01      	ldr	r3, [sp, #4]
 800d896:	50e7      	str	r7, [r4, r3]
 800d898:	9b03      	ldr	r3, [sp, #12]
 800d89a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800d89e:	3104      	adds	r1, #4
 800d8a0:	f1b9 0f00 	cmp.w	r9, #0
 800d8a4:	d020      	beq.n	800d8e8 <__multiply+0x134>
 800d8a6:	6823      	ldr	r3, [r4, #0]
 800d8a8:	4647      	mov	r7, r8
 800d8aa:	46a4      	mov	ip, r4
 800d8ac:	f04f 0a00 	mov.w	sl, #0
 800d8b0:	f8b7 b000 	ldrh.w	fp, [r7]
 800d8b4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800d8b8:	fb09 220b 	mla	r2, r9, fp, r2
 800d8bc:	4452      	add	r2, sl
 800d8be:	b29b      	uxth	r3, r3
 800d8c0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d8c4:	f84c 3b04 	str.w	r3, [ip], #4
 800d8c8:	f857 3b04 	ldr.w	r3, [r7], #4
 800d8cc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d8d0:	f8bc 3000 	ldrh.w	r3, [ip]
 800d8d4:	fb09 330a 	mla	r3, r9, sl, r3
 800d8d8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800d8dc:	42bd      	cmp	r5, r7
 800d8de:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d8e2:	d8e5      	bhi.n	800d8b0 <__multiply+0xfc>
 800d8e4:	9a01      	ldr	r2, [sp, #4]
 800d8e6:	50a3      	str	r3, [r4, r2]
 800d8e8:	3404      	adds	r4, #4
 800d8ea:	e79f      	b.n	800d82c <__multiply+0x78>
 800d8ec:	3e01      	subs	r6, #1
 800d8ee:	e7a1      	b.n	800d834 <__multiply+0x80>
 800d8f0:	0800f178 	.word	0x0800f178
 800d8f4:	0800f1e1 	.word	0x0800f1e1

0800d8f8 <__pow5mult>:
 800d8f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d8fc:	4615      	mov	r5, r2
 800d8fe:	f012 0203 	ands.w	r2, r2, #3
 800d902:	4607      	mov	r7, r0
 800d904:	460e      	mov	r6, r1
 800d906:	d007      	beq.n	800d918 <__pow5mult+0x20>
 800d908:	4c1a      	ldr	r4, [pc, #104]	@ (800d974 <__pow5mult+0x7c>)
 800d90a:	3a01      	subs	r2, #1
 800d90c:	2300      	movs	r3, #0
 800d90e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d912:	f7ff fea7 	bl	800d664 <__multadd>
 800d916:	4606      	mov	r6, r0
 800d918:	10ad      	asrs	r5, r5, #2
 800d91a:	d027      	beq.n	800d96c <__pow5mult+0x74>
 800d91c:	6c3c      	ldr	r4, [r7, #64]	@ 0x40
 800d91e:	b944      	cbnz	r4, 800d932 <__pow5mult+0x3a>
 800d920:	f240 2171 	movw	r1, #625	@ 0x271
 800d924:	4638      	mov	r0, r7
 800d926:	f7ff ff2f 	bl	800d788 <__i2b>
 800d92a:	2300      	movs	r3, #0
 800d92c:	6438      	str	r0, [r7, #64]	@ 0x40
 800d92e:	4604      	mov	r4, r0
 800d930:	6003      	str	r3, [r0, #0]
 800d932:	f04f 0900 	mov.w	r9, #0
 800d936:	07eb      	lsls	r3, r5, #31
 800d938:	d50a      	bpl.n	800d950 <__pow5mult+0x58>
 800d93a:	4631      	mov	r1, r6
 800d93c:	4622      	mov	r2, r4
 800d93e:	4638      	mov	r0, r7
 800d940:	f7ff ff38 	bl	800d7b4 <__multiply>
 800d944:	4631      	mov	r1, r6
 800d946:	4680      	mov	r8, r0
 800d948:	4638      	mov	r0, r7
 800d94a:	f7ff fe82 	bl	800d652 <_Bfree>
 800d94e:	4646      	mov	r6, r8
 800d950:	106d      	asrs	r5, r5, #1
 800d952:	d00b      	beq.n	800d96c <__pow5mult+0x74>
 800d954:	6820      	ldr	r0, [r4, #0]
 800d956:	b938      	cbnz	r0, 800d968 <__pow5mult+0x70>
 800d958:	4622      	mov	r2, r4
 800d95a:	4621      	mov	r1, r4
 800d95c:	4638      	mov	r0, r7
 800d95e:	f7ff ff29 	bl	800d7b4 <__multiply>
 800d962:	6020      	str	r0, [r4, #0]
 800d964:	f8c0 9000 	str.w	r9, [r0]
 800d968:	4604      	mov	r4, r0
 800d96a:	e7e4      	b.n	800d936 <__pow5mult+0x3e>
 800d96c:	4630      	mov	r0, r6
 800d96e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d972:	bf00      	nop
 800d974:	0800f2a0 	.word	0x0800f2a0

0800d978 <__lshift>:
 800d978:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d97c:	460c      	mov	r4, r1
 800d97e:	6849      	ldr	r1, [r1, #4]
 800d980:	6923      	ldr	r3, [r4, #16]
 800d982:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d986:	68a3      	ldr	r3, [r4, #8]
 800d988:	4607      	mov	r7, r0
 800d98a:	4691      	mov	r9, r2
 800d98c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d990:	f108 0601 	add.w	r6, r8, #1
 800d994:	42b3      	cmp	r3, r6
 800d996:	db0b      	blt.n	800d9b0 <__lshift+0x38>
 800d998:	4638      	mov	r0, r7
 800d99a:	f7ff fe35 	bl	800d608 <_Balloc>
 800d99e:	4605      	mov	r5, r0
 800d9a0:	b948      	cbnz	r0, 800d9b6 <__lshift+0x3e>
 800d9a2:	4602      	mov	r2, r0
 800d9a4:	4b28      	ldr	r3, [pc, #160]	@ (800da48 <__lshift+0xd0>)
 800d9a6:	4829      	ldr	r0, [pc, #164]	@ (800da4c <__lshift+0xd4>)
 800d9a8:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d9ac:	f000 fb86 	bl	800e0bc <__assert_func>
 800d9b0:	3101      	adds	r1, #1
 800d9b2:	005b      	lsls	r3, r3, #1
 800d9b4:	e7ee      	b.n	800d994 <__lshift+0x1c>
 800d9b6:	2300      	movs	r3, #0
 800d9b8:	f100 0114 	add.w	r1, r0, #20
 800d9bc:	f100 0210 	add.w	r2, r0, #16
 800d9c0:	4618      	mov	r0, r3
 800d9c2:	4553      	cmp	r3, sl
 800d9c4:	db33      	blt.n	800da2e <__lshift+0xb6>
 800d9c6:	6920      	ldr	r0, [r4, #16]
 800d9c8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d9cc:	f104 0314 	add.w	r3, r4, #20
 800d9d0:	f019 091f 	ands.w	r9, r9, #31
 800d9d4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d9d8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d9dc:	d02b      	beq.n	800da36 <__lshift+0xbe>
 800d9de:	f1c9 0e20 	rsb	lr, r9, #32
 800d9e2:	468a      	mov	sl, r1
 800d9e4:	2200      	movs	r2, #0
 800d9e6:	6818      	ldr	r0, [r3, #0]
 800d9e8:	fa00 f009 	lsl.w	r0, r0, r9
 800d9ec:	4310      	orrs	r0, r2
 800d9ee:	f84a 0b04 	str.w	r0, [sl], #4
 800d9f2:	f853 2b04 	ldr.w	r2, [r3], #4
 800d9f6:	459c      	cmp	ip, r3
 800d9f8:	fa22 f20e 	lsr.w	r2, r2, lr
 800d9fc:	d8f3      	bhi.n	800d9e6 <__lshift+0x6e>
 800d9fe:	ebac 0304 	sub.w	r3, ip, r4
 800da02:	3b15      	subs	r3, #21
 800da04:	f023 0303 	bic.w	r3, r3, #3
 800da08:	3304      	adds	r3, #4
 800da0a:	f104 0015 	add.w	r0, r4, #21
 800da0e:	4560      	cmp	r0, ip
 800da10:	bf88      	it	hi
 800da12:	2304      	movhi	r3, #4
 800da14:	50ca      	str	r2, [r1, r3]
 800da16:	b10a      	cbz	r2, 800da1c <__lshift+0xa4>
 800da18:	f108 0602 	add.w	r6, r8, #2
 800da1c:	3e01      	subs	r6, #1
 800da1e:	4638      	mov	r0, r7
 800da20:	612e      	str	r6, [r5, #16]
 800da22:	4621      	mov	r1, r4
 800da24:	f7ff fe15 	bl	800d652 <_Bfree>
 800da28:	4628      	mov	r0, r5
 800da2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800da2e:	f842 0f04 	str.w	r0, [r2, #4]!
 800da32:	3301      	adds	r3, #1
 800da34:	e7c5      	b.n	800d9c2 <__lshift+0x4a>
 800da36:	3904      	subs	r1, #4
 800da38:	f853 2b04 	ldr.w	r2, [r3], #4
 800da3c:	f841 2f04 	str.w	r2, [r1, #4]!
 800da40:	459c      	cmp	ip, r3
 800da42:	d8f9      	bhi.n	800da38 <__lshift+0xc0>
 800da44:	e7ea      	b.n	800da1c <__lshift+0xa4>
 800da46:	bf00      	nop
 800da48:	0800f178 	.word	0x0800f178
 800da4c:	0800f1e1 	.word	0x0800f1e1

0800da50 <__mcmp>:
 800da50:	690a      	ldr	r2, [r1, #16]
 800da52:	4603      	mov	r3, r0
 800da54:	6900      	ldr	r0, [r0, #16]
 800da56:	1a80      	subs	r0, r0, r2
 800da58:	b530      	push	{r4, r5, lr}
 800da5a:	d10e      	bne.n	800da7a <__mcmp+0x2a>
 800da5c:	3314      	adds	r3, #20
 800da5e:	3114      	adds	r1, #20
 800da60:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800da64:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800da68:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800da6c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800da70:	4295      	cmp	r5, r2
 800da72:	d003      	beq.n	800da7c <__mcmp+0x2c>
 800da74:	d205      	bcs.n	800da82 <__mcmp+0x32>
 800da76:	f04f 30ff 	mov.w	r0, #4294967295
 800da7a:	bd30      	pop	{r4, r5, pc}
 800da7c:	42a3      	cmp	r3, r4
 800da7e:	d3f3      	bcc.n	800da68 <__mcmp+0x18>
 800da80:	e7fb      	b.n	800da7a <__mcmp+0x2a>
 800da82:	2001      	movs	r0, #1
 800da84:	e7f9      	b.n	800da7a <__mcmp+0x2a>
	...

0800da88 <__mdiff>:
 800da88:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da8c:	4689      	mov	r9, r1
 800da8e:	4606      	mov	r6, r0
 800da90:	4611      	mov	r1, r2
 800da92:	4648      	mov	r0, r9
 800da94:	4614      	mov	r4, r2
 800da96:	f7ff ffdb 	bl	800da50 <__mcmp>
 800da9a:	1e05      	subs	r5, r0, #0
 800da9c:	d112      	bne.n	800dac4 <__mdiff+0x3c>
 800da9e:	4629      	mov	r1, r5
 800daa0:	4630      	mov	r0, r6
 800daa2:	f7ff fdb1 	bl	800d608 <_Balloc>
 800daa6:	4602      	mov	r2, r0
 800daa8:	b928      	cbnz	r0, 800dab6 <__mdiff+0x2e>
 800daaa:	4b3f      	ldr	r3, [pc, #252]	@ (800dba8 <__mdiff+0x120>)
 800daac:	f240 2137 	movw	r1, #567	@ 0x237
 800dab0:	483e      	ldr	r0, [pc, #248]	@ (800dbac <__mdiff+0x124>)
 800dab2:	f000 fb03 	bl	800e0bc <__assert_func>
 800dab6:	2301      	movs	r3, #1
 800dab8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800dabc:	4610      	mov	r0, r2
 800dabe:	b003      	add	sp, #12
 800dac0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dac4:	bfbc      	itt	lt
 800dac6:	464b      	movlt	r3, r9
 800dac8:	46a1      	movlt	r9, r4
 800daca:	4630      	mov	r0, r6
 800dacc:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800dad0:	bfba      	itte	lt
 800dad2:	461c      	movlt	r4, r3
 800dad4:	2501      	movlt	r5, #1
 800dad6:	2500      	movge	r5, #0
 800dad8:	f7ff fd96 	bl	800d608 <_Balloc>
 800dadc:	4602      	mov	r2, r0
 800dade:	b918      	cbnz	r0, 800dae8 <__mdiff+0x60>
 800dae0:	4b31      	ldr	r3, [pc, #196]	@ (800dba8 <__mdiff+0x120>)
 800dae2:	f240 2145 	movw	r1, #581	@ 0x245
 800dae6:	e7e3      	b.n	800dab0 <__mdiff+0x28>
 800dae8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800daec:	6926      	ldr	r6, [r4, #16]
 800daee:	60c5      	str	r5, [r0, #12]
 800daf0:	f109 0310 	add.w	r3, r9, #16
 800daf4:	f109 0514 	add.w	r5, r9, #20
 800daf8:	f104 0e14 	add.w	lr, r4, #20
 800dafc:	f100 0b14 	add.w	fp, r0, #20
 800db00:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800db04:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800db08:	9301      	str	r3, [sp, #4]
 800db0a:	46d9      	mov	r9, fp
 800db0c:	f04f 0c00 	mov.w	ip, #0
 800db10:	9b01      	ldr	r3, [sp, #4]
 800db12:	f85e 0b04 	ldr.w	r0, [lr], #4
 800db16:	f853 af04 	ldr.w	sl, [r3, #4]!
 800db1a:	9301      	str	r3, [sp, #4]
 800db1c:	fa1f f38a 	uxth.w	r3, sl
 800db20:	4619      	mov	r1, r3
 800db22:	b283      	uxth	r3, r0
 800db24:	1acb      	subs	r3, r1, r3
 800db26:	0c00      	lsrs	r0, r0, #16
 800db28:	4463      	add	r3, ip
 800db2a:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800db2e:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800db32:	b29b      	uxth	r3, r3
 800db34:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800db38:	4576      	cmp	r6, lr
 800db3a:	f849 3b04 	str.w	r3, [r9], #4
 800db3e:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800db42:	d8e5      	bhi.n	800db10 <__mdiff+0x88>
 800db44:	1b33      	subs	r3, r6, r4
 800db46:	3b15      	subs	r3, #21
 800db48:	f023 0303 	bic.w	r3, r3, #3
 800db4c:	3415      	adds	r4, #21
 800db4e:	3304      	adds	r3, #4
 800db50:	42a6      	cmp	r6, r4
 800db52:	bf38      	it	cc
 800db54:	2304      	movcc	r3, #4
 800db56:	441d      	add	r5, r3
 800db58:	445b      	add	r3, fp
 800db5a:	461e      	mov	r6, r3
 800db5c:	462c      	mov	r4, r5
 800db5e:	4544      	cmp	r4, r8
 800db60:	d30e      	bcc.n	800db80 <__mdiff+0xf8>
 800db62:	f108 0103 	add.w	r1, r8, #3
 800db66:	1b49      	subs	r1, r1, r5
 800db68:	f021 0103 	bic.w	r1, r1, #3
 800db6c:	3d03      	subs	r5, #3
 800db6e:	45a8      	cmp	r8, r5
 800db70:	bf38      	it	cc
 800db72:	2100      	movcc	r1, #0
 800db74:	440b      	add	r3, r1
 800db76:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800db7a:	b191      	cbz	r1, 800dba2 <__mdiff+0x11a>
 800db7c:	6117      	str	r7, [r2, #16]
 800db7e:	e79d      	b.n	800dabc <__mdiff+0x34>
 800db80:	f854 1b04 	ldr.w	r1, [r4], #4
 800db84:	46e6      	mov	lr, ip
 800db86:	0c08      	lsrs	r0, r1, #16
 800db88:	fa1c fc81 	uxtah	ip, ip, r1
 800db8c:	4471      	add	r1, lr
 800db8e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800db92:	b289      	uxth	r1, r1
 800db94:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800db98:	f846 1b04 	str.w	r1, [r6], #4
 800db9c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800dba0:	e7dd      	b.n	800db5e <__mdiff+0xd6>
 800dba2:	3f01      	subs	r7, #1
 800dba4:	e7e7      	b.n	800db76 <__mdiff+0xee>
 800dba6:	bf00      	nop
 800dba8:	0800f178 	.word	0x0800f178
 800dbac:	0800f1e1 	.word	0x0800f1e1

0800dbb0 <__d2b>:
 800dbb0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800dbb4:	460f      	mov	r7, r1
 800dbb6:	2101      	movs	r1, #1
 800dbb8:	ec59 8b10 	vmov	r8, r9, d0
 800dbbc:	4616      	mov	r6, r2
 800dbbe:	f7ff fd23 	bl	800d608 <_Balloc>
 800dbc2:	4604      	mov	r4, r0
 800dbc4:	b930      	cbnz	r0, 800dbd4 <__d2b+0x24>
 800dbc6:	4602      	mov	r2, r0
 800dbc8:	4b23      	ldr	r3, [pc, #140]	@ (800dc58 <__d2b+0xa8>)
 800dbca:	4824      	ldr	r0, [pc, #144]	@ (800dc5c <__d2b+0xac>)
 800dbcc:	f240 310f 	movw	r1, #783	@ 0x30f
 800dbd0:	f000 fa74 	bl	800e0bc <__assert_func>
 800dbd4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800dbd8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800dbdc:	b10d      	cbz	r5, 800dbe2 <__d2b+0x32>
 800dbde:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800dbe2:	9301      	str	r3, [sp, #4]
 800dbe4:	f1b8 0300 	subs.w	r3, r8, #0
 800dbe8:	d023      	beq.n	800dc32 <__d2b+0x82>
 800dbea:	4668      	mov	r0, sp
 800dbec:	9300      	str	r3, [sp, #0]
 800dbee:	f7ff fd9e 	bl	800d72e <__lo0bits>
 800dbf2:	e9dd 1200 	ldrd	r1, r2, [sp]
 800dbf6:	b1d0      	cbz	r0, 800dc2e <__d2b+0x7e>
 800dbf8:	f1c0 0320 	rsb	r3, r0, #32
 800dbfc:	fa02 f303 	lsl.w	r3, r2, r3
 800dc00:	430b      	orrs	r3, r1
 800dc02:	40c2      	lsrs	r2, r0
 800dc04:	6163      	str	r3, [r4, #20]
 800dc06:	9201      	str	r2, [sp, #4]
 800dc08:	9b01      	ldr	r3, [sp, #4]
 800dc0a:	61a3      	str	r3, [r4, #24]
 800dc0c:	2b00      	cmp	r3, #0
 800dc0e:	bf0c      	ite	eq
 800dc10:	2201      	moveq	r2, #1
 800dc12:	2202      	movne	r2, #2
 800dc14:	6122      	str	r2, [r4, #16]
 800dc16:	b1a5      	cbz	r5, 800dc42 <__d2b+0x92>
 800dc18:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800dc1c:	4405      	add	r5, r0
 800dc1e:	603d      	str	r5, [r7, #0]
 800dc20:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800dc24:	6030      	str	r0, [r6, #0]
 800dc26:	4620      	mov	r0, r4
 800dc28:	b003      	add	sp, #12
 800dc2a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800dc2e:	6161      	str	r1, [r4, #20]
 800dc30:	e7ea      	b.n	800dc08 <__d2b+0x58>
 800dc32:	a801      	add	r0, sp, #4
 800dc34:	f7ff fd7b 	bl	800d72e <__lo0bits>
 800dc38:	9b01      	ldr	r3, [sp, #4]
 800dc3a:	6163      	str	r3, [r4, #20]
 800dc3c:	3020      	adds	r0, #32
 800dc3e:	2201      	movs	r2, #1
 800dc40:	e7e8      	b.n	800dc14 <__d2b+0x64>
 800dc42:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800dc46:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800dc4a:	6038      	str	r0, [r7, #0]
 800dc4c:	6918      	ldr	r0, [r3, #16]
 800dc4e:	f7ff fd4f 	bl	800d6f0 <__hi0bits>
 800dc52:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800dc56:	e7e5      	b.n	800dc24 <__d2b+0x74>
 800dc58:	0800f178 	.word	0x0800f178
 800dc5c:	0800f1e1 	.word	0x0800f1e1

0800dc60 <_realloc_r>:
 800dc60:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc64:	4682      	mov	sl, r0
 800dc66:	4693      	mov	fp, r2
 800dc68:	460c      	mov	r4, r1
 800dc6a:	b929      	cbnz	r1, 800dc78 <_realloc_r+0x18>
 800dc6c:	4611      	mov	r1, r2
 800dc6e:	b003      	add	sp, #12
 800dc70:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dc74:	f7fc bfaa 	b.w	800abcc <_malloc_r>
 800dc78:	f7fd f9e2 	bl	800b040 <__malloc_lock>
 800dc7c:	f10b 080b 	add.w	r8, fp, #11
 800dc80:	f854 5c04 	ldr.w	r5, [r4, #-4]
 800dc84:	f1b8 0f16 	cmp.w	r8, #22
 800dc88:	f1a4 0908 	sub.w	r9, r4, #8
 800dc8c:	f025 0603 	bic.w	r6, r5, #3
 800dc90:	d908      	bls.n	800dca4 <_realloc_r+0x44>
 800dc92:	f038 0807 	bics.w	r8, r8, #7
 800dc96:	d507      	bpl.n	800dca8 <_realloc_r+0x48>
 800dc98:	230c      	movs	r3, #12
 800dc9a:	f8ca 3000 	str.w	r3, [sl]
 800dc9e:	f04f 0b00 	mov.w	fp, #0
 800dca2:	e032      	b.n	800dd0a <_realloc_r+0xaa>
 800dca4:	f04f 0810 	mov.w	r8, #16
 800dca8:	45c3      	cmp	fp, r8
 800dcaa:	d8f5      	bhi.n	800dc98 <_realloc_r+0x38>
 800dcac:	4546      	cmp	r6, r8
 800dcae:	f280 8174 	bge.w	800df9a <_realloc_r+0x33a>
 800dcb2:	4b9e      	ldr	r3, [pc, #632]	@ (800df2c <_realloc_r+0x2cc>)
 800dcb4:	f8d3 c008 	ldr.w	ip, [r3, #8]
 800dcb8:	eb09 0106 	add.w	r1, r9, r6
 800dcbc:	458c      	cmp	ip, r1
 800dcbe:	6848      	ldr	r0, [r1, #4]
 800dcc0:	d005      	beq.n	800dcce <_realloc_r+0x6e>
 800dcc2:	f020 0201 	bic.w	r2, r0, #1
 800dcc6:	440a      	add	r2, r1
 800dcc8:	6852      	ldr	r2, [r2, #4]
 800dcca:	07d7      	lsls	r7, r2, #31
 800dccc:	d449      	bmi.n	800dd62 <_realloc_r+0x102>
 800dcce:	f020 0003 	bic.w	r0, r0, #3
 800dcd2:	458c      	cmp	ip, r1
 800dcd4:	eb06 0700 	add.w	r7, r6, r0
 800dcd8:	d11b      	bne.n	800dd12 <_realloc_r+0xb2>
 800dcda:	f108 0210 	add.w	r2, r8, #16
 800dcde:	42ba      	cmp	r2, r7
 800dce0:	dc41      	bgt.n	800dd66 <_realloc_r+0x106>
 800dce2:	eb09 0208 	add.w	r2, r9, r8
 800dce6:	eba7 0708 	sub.w	r7, r7, r8
 800dcea:	f047 0701 	orr.w	r7, r7, #1
 800dcee:	609a      	str	r2, [r3, #8]
 800dcf0:	6057      	str	r7, [r2, #4]
 800dcf2:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800dcf6:	f003 0301 	and.w	r3, r3, #1
 800dcfa:	ea43 0308 	orr.w	r3, r3, r8
 800dcfe:	f844 3c04 	str.w	r3, [r4, #-4]
 800dd02:	4650      	mov	r0, sl
 800dd04:	f7fd f9a2 	bl	800b04c <__malloc_unlock>
 800dd08:	46a3      	mov	fp, r4
 800dd0a:	4658      	mov	r0, fp
 800dd0c:	b003      	add	sp, #12
 800dd0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dd12:	45b8      	cmp	r8, r7
 800dd14:	dc27      	bgt.n	800dd66 <_realloc_r+0x106>
 800dd16:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 800dd1a:	60d3      	str	r3, [r2, #12]
 800dd1c:	609a      	str	r2, [r3, #8]
 800dd1e:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800dd22:	eba7 0008 	sub.w	r0, r7, r8
 800dd26:	280f      	cmp	r0, #15
 800dd28:	f003 0301 	and.w	r3, r3, #1
 800dd2c:	eb09 0207 	add.w	r2, r9, r7
 800dd30:	f240 8135 	bls.w	800df9e <_realloc_r+0x33e>
 800dd34:	eb09 0108 	add.w	r1, r9, r8
 800dd38:	ea48 0303 	orr.w	r3, r8, r3
 800dd3c:	f040 0001 	orr.w	r0, r0, #1
 800dd40:	f8c9 3004 	str.w	r3, [r9, #4]
 800dd44:	6048      	str	r0, [r1, #4]
 800dd46:	6853      	ldr	r3, [r2, #4]
 800dd48:	f043 0301 	orr.w	r3, r3, #1
 800dd4c:	6053      	str	r3, [r2, #4]
 800dd4e:	3108      	adds	r1, #8
 800dd50:	4650      	mov	r0, sl
 800dd52:	f7fc fe7b 	bl	800aa4c <_free_r>
 800dd56:	4650      	mov	r0, sl
 800dd58:	f7fd f978 	bl	800b04c <__malloc_unlock>
 800dd5c:	f109 0b08 	add.w	fp, r9, #8
 800dd60:	e7d3      	b.n	800dd0a <_realloc_r+0xaa>
 800dd62:	2000      	movs	r0, #0
 800dd64:	4601      	mov	r1, r0
 800dd66:	07ea      	lsls	r2, r5, #31
 800dd68:	f100 80c7 	bmi.w	800defa <_realloc_r+0x29a>
 800dd6c:	f854 5c08 	ldr.w	r5, [r4, #-8]
 800dd70:	eba9 0505 	sub.w	r5, r9, r5
 800dd74:	686a      	ldr	r2, [r5, #4]
 800dd76:	f022 0203 	bic.w	r2, r2, #3
 800dd7a:	4432      	add	r2, r6
 800dd7c:	9201      	str	r2, [sp, #4]
 800dd7e:	2900      	cmp	r1, #0
 800dd80:	f000 8086 	beq.w	800de90 <_realloc_r+0x230>
 800dd84:	458c      	cmp	ip, r1
 800dd86:	eb00 0702 	add.w	r7, r0, r2
 800dd8a:	d149      	bne.n	800de20 <_realloc_r+0x1c0>
 800dd8c:	f108 0210 	add.w	r2, r8, #16
 800dd90:	42ba      	cmp	r2, r7
 800dd92:	dc7d      	bgt.n	800de90 <_realloc_r+0x230>
 800dd94:	46ab      	mov	fp, r5
 800dd96:	68ea      	ldr	r2, [r5, #12]
 800dd98:	f85b 1f08 	ldr.w	r1, [fp, #8]!
 800dd9c:	60ca      	str	r2, [r1, #12]
 800dd9e:	6091      	str	r1, [r2, #8]
 800dda0:	1f32      	subs	r2, r6, #4
 800dda2:	2a24      	cmp	r2, #36	@ 0x24
 800dda4:	d836      	bhi.n	800de14 <_realloc_r+0x1b4>
 800dda6:	2a13      	cmp	r2, #19
 800dda8:	d932      	bls.n	800de10 <_realloc_r+0x1b0>
 800ddaa:	6821      	ldr	r1, [r4, #0]
 800ddac:	60a9      	str	r1, [r5, #8]
 800ddae:	6861      	ldr	r1, [r4, #4]
 800ddb0:	60e9      	str	r1, [r5, #12]
 800ddb2:	2a1b      	cmp	r2, #27
 800ddb4:	d81a      	bhi.n	800ddec <_realloc_r+0x18c>
 800ddb6:	3408      	adds	r4, #8
 800ddb8:	f105 0210 	add.w	r2, r5, #16
 800ddbc:	6821      	ldr	r1, [r4, #0]
 800ddbe:	6011      	str	r1, [r2, #0]
 800ddc0:	6861      	ldr	r1, [r4, #4]
 800ddc2:	6051      	str	r1, [r2, #4]
 800ddc4:	68a1      	ldr	r1, [r4, #8]
 800ddc6:	6091      	str	r1, [r2, #8]
 800ddc8:	eb05 0208 	add.w	r2, r5, r8
 800ddcc:	eba7 0708 	sub.w	r7, r7, r8
 800ddd0:	f047 0701 	orr.w	r7, r7, #1
 800ddd4:	609a      	str	r2, [r3, #8]
 800ddd6:	6057      	str	r7, [r2, #4]
 800ddd8:	686b      	ldr	r3, [r5, #4]
 800ddda:	f003 0301 	and.w	r3, r3, #1
 800ddde:	ea43 0308 	orr.w	r3, r3, r8
 800dde2:	606b      	str	r3, [r5, #4]
 800dde4:	4650      	mov	r0, sl
 800dde6:	f7fd f931 	bl	800b04c <__malloc_unlock>
 800ddea:	e78e      	b.n	800dd0a <_realloc_r+0xaa>
 800ddec:	68a1      	ldr	r1, [r4, #8]
 800ddee:	6129      	str	r1, [r5, #16]
 800ddf0:	68e1      	ldr	r1, [r4, #12]
 800ddf2:	6169      	str	r1, [r5, #20]
 800ddf4:	2a24      	cmp	r2, #36	@ 0x24
 800ddf6:	bf01      	itttt	eq
 800ddf8:	6922      	ldreq	r2, [r4, #16]
 800ddfa:	61aa      	streq	r2, [r5, #24]
 800ddfc:	6961      	ldreq	r1, [r4, #20]
 800ddfe:	61e9      	streq	r1, [r5, #28]
 800de00:	bf19      	ittee	ne
 800de02:	3410      	addne	r4, #16
 800de04:	f105 0218 	addne.w	r2, r5, #24
 800de08:	f105 0220 	addeq.w	r2, r5, #32
 800de0c:	3418      	addeq	r4, #24
 800de0e:	e7d5      	b.n	800ddbc <_realloc_r+0x15c>
 800de10:	465a      	mov	r2, fp
 800de12:	e7d3      	b.n	800ddbc <_realloc_r+0x15c>
 800de14:	4621      	mov	r1, r4
 800de16:	4658      	mov	r0, fp
 800de18:	f7fe fd46 	bl	800c8a8 <memmove>
 800de1c:	4b43      	ldr	r3, [pc, #268]	@ (800df2c <_realloc_r+0x2cc>)
 800de1e:	e7d3      	b.n	800ddc8 <_realloc_r+0x168>
 800de20:	45b8      	cmp	r8, r7
 800de22:	dc35      	bgt.n	800de90 <_realloc_r+0x230>
 800de24:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 800de28:	4628      	mov	r0, r5
 800de2a:	60d3      	str	r3, [r2, #12]
 800de2c:	609a      	str	r2, [r3, #8]
 800de2e:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800de32:	68eb      	ldr	r3, [r5, #12]
 800de34:	60d3      	str	r3, [r2, #12]
 800de36:	609a      	str	r2, [r3, #8]
 800de38:	1f32      	subs	r2, r6, #4
 800de3a:	2a24      	cmp	r2, #36	@ 0x24
 800de3c:	d824      	bhi.n	800de88 <_realloc_r+0x228>
 800de3e:	2a13      	cmp	r2, #19
 800de40:	d908      	bls.n	800de54 <_realloc_r+0x1f4>
 800de42:	6823      	ldr	r3, [r4, #0]
 800de44:	60ab      	str	r3, [r5, #8]
 800de46:	6863      	ldr	r3, [r4, #4]
 800de48:	60eb      	str	r3, [r5, #12]
 800de4a:	2a1b      	cmp	r2, #27
 800de4c:	d80a      	bhi.n	800de64 <_realloc_r+0x204>
 800de4e:	3408      	adds	r4, #8
 800de50:	f105 0010 	add.w	r0, r5, #16
 800de54:	6823      	ldr	r3, [r4, #0]
 800de56:	6003      	str	r3, [r0, #0]
 800de58:	6863      	ldr	r3, [r4, #4]
 800de5a:	6043      	str	r3, [r0, #4]
 800de5c:	68a3      	ldr	r3, [r4, #8]
 800de5e:	6083      	str	r3, [r0, #8]
 800de60:	46a9      	mov	r9, r5
 800de62:	e75c      	b.n	800dd1e <_realloc_r+0xbe>
 800de64:	68a3      	ldr	r3, [r4, #8]
 800de66:	612b      	str	r3, [r5, #16]
 800de68:	68e3      	ldr	r3, [r4, #12]
 800de6a:	616b      	str	r3, [r5, #20]
 800de6c:	2a24      	cmp	r2, #36	@ 0x24
 800de6e:	bf01      	itttt	eq
 800de70:	6923      	ldreq	r3, [r4, #16]
 800de72:	61ab      	streq	r3, [r5, #24]
 800de74:	6963      	ldreq	r3, [r4, #20]
 800de76:	61eb      	streq	r3, [r5, #28]
 800de78:	bf19      	ittee	ne
 800de7a:	3410      	addne	r4, #16
 800de7c:	f105 0018 	addne.w	r0, r5, #24
 800de80:	f105 0020 	addeq.w	r0, r5, #32
 800de84:	3418      	addeq	r4, #24
 800de86:	e7e5      	b.n	800de54 <_realloc_r+0x1f4>
 800de88:	4621      	mov	r1, r4
 800de8a:	f7fe fd0d 	bl	800c8a8 <memmove>
 800de8e:	e7e7      	b.n	800de60 <_realloc_r+0x200>
 800de90:	9b01      	ldr	r3, [sp, #4]
 800de92:	4598      	cmp	r8, r3
 800de94:	dc31      	bgt.n	800defa <_realloc_r+0x29a>
 800de96:	4628      	mov	r0, r5
 800de98:	68eb      	ldr	r3, [r5, #12]
 800de9a:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800de9e:	60d3      	str	r3, [r2, #12]
 800dea0:	609a      	str	r2, [r3, #8]
 800dea2:	1f32      	subs	r2, r6, #4
 800dea4:	2a24      	cmp	r2, #36	@ 0x24
 800dea6:	d824      	bhi.n	800def2 <_realloc_r+0x292>
 800dea8:	2a13      	cmp	r2, #19
 800deaa:	d908      	bls.n	800debe <_realloc_r+0x25e>
 800deac:	6823      	ldr	r3, [r4, #0]
 800deae:	60ab      	str	r3, [r5, #8]
 800deb0:	6863      	ldr	r3, [r4, #4]
 800deb2:	60eb      	str	r3, [r5, #12]
 800deb4:	2a1b      	cmp	r2, #27
 800deb6:	d80a      	bhi.n	800dece <_realloc_r+0x26e>
 800deb8:	3408      	adds	r4, #8
 800deba:	f105 0010 	add.w	r0, r5, #16
 800debe:	6823      	ldr	r3, [r4, #0]
 800dec0:	6003      	str	r3, [r0, #0]
 800dec2:	6863      	ldr	r3, [r4, #4]
 800dec4:	6043      	str	r3, [r0, #4]
 800dec6:	68a3      	ldr	r3, [r4, #8]
 800dec8:	6083      	str	r3, [r0, #8]
 800deca:	9f01      	ldr	r7, [sp, #4]
 800decc:	e7c8      	b.n	800de60 <_realloc_r+0x200>
 800dece:	68a3      	ldr	r3, [r4, #8]
 800ded0:	612b      	str	r3, [r5, #16]
 800ded2:	68e3      	ldr	r3, [r4, #12]
 800ded4:	616b      	str	r3, [r5, #20]
 800ded6:	2a24      	cmp	r2, #36	@ 0x24
 800ded8:	bf01      	itttt	eq
 800deda:	6923      	ldreq	r3, [r4, #16]
 800dedc:	61ab      	streq	r3, [r5, #24]
 800dede:	6963      	ldreq	r3, [r4, #20]
 800dee0:	61eb      	streq	r3, [r5, #28]
 800dee2:	bf19      	ittee	ne
 800dee4:	3410      	addne	r4, #16
 800dee6:	f105 0018 	addne.w	r0, r5, #24
 800deea:	f105 0020 	addeq.w	r0, r5, #32
 800deee:	3418      	addeq	r4, #24
 800def0:	e7e5      	b.n	800debe <_realloc_r+0x25e>
 800def2:	4621      	mov	r1, r4
 800def4:	f7fe fcd8 	bl	800c8a8 <memmove>
 800def8:	e7e7      	b.n	800deca <_realloc_r+0x26a>
 800defa:	4659      	mov	r1, fp
 800defc:	4650      	mov	r0, sl
 800defe:	f7fc fe65 	bl	800abcc <_malloc_r>
 800df02:	4683      	mov	fp, r0
 800df04:	b918      	cbnz	r0, 800df0e <_realloc_r+0x2ae>
 800df06:	4650      	mov	r0, sl
 800df08:	f7fd f8a0 	bl	800b04c <__malloc_unlock>
 800df0c:	e6c7      	b.n	800dc9e <_realloc_r+0x3e>
 800df0e:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800df12:	f023 0301 	bic.w	r3, r3, #1
 800df16:	444b      	add	r3, r9
 800df18:	f1a0 0208 	sub.w	r2, r0, #8
 800df1c:	4293      	cmp	r3, r2
 800df1e:	d107      	bne.n	800df30 <_realloc_r+0x2d0>
 800df20:	f850 7c04 	ldr.w	r7, [r0, #-4]
 800df24:	f027 0703 	bic.w	r7, r7, #3
 800df28:	4437      	add	r7, r6
 800df2a:	e6f8      	b.n	800dd1e <_realloc_r+0xbe>
 800df2c:	2400017c 	.word	0x2400017c
 800df30:	1f32      	subs	r2, r6, #4
 800df32:	2a24      	cmp	r2, #36	@ 0x24
 800df34:	d82d      	bhi.n	800df92 <_realloc_r+0x332>
 800df36:	2a13      	cmp	r2, #19
 800df38:	d928      	bls.n	800df8c <_realloc_r+0x32c>
 800df3a:	6823      	ldr	r3, [r4, #0]
 800df3c:	6003      	str	r3, [r0, #0]
 800df3e:	6863      	ldr	r3, [r4, #4]
 800df40:	6043      	str	r3, [r0, #4]
 800df42:	2a1b      	cmp	r2, #27
 800df44:	d80e      	bhi.n	800df64 <_realloc_r+0x304>
 800df46:	f104 0208 	add.w	r2, r4, #8
 800df4a:	f100 0308 	add.w	r3, r0, #8
 800df4e:	6811      	ldr	r1, [r2, #0]
 800df50:	6019      	str	r1, [r3, #0]
 800df52:	6851      	ldr	r1, [r2, #4]
 800df54:	6059      	str	r1, [r3, #4]
 800df56:	6892      	ldr	r2, [r2, #8]
 800df58:	609a      	str	r2, [r3, #8]
 800df5a:	4621      	mov	r1, r4
 800df5c:	4650      	mov	r0, sl
 800df5e:	f7fc fd75 	bl	800aa4c <_free_r>
 800df62:	e73f      	b.n	800dde4 <_realloc_r+0x184>
 800df64:	68a3      	ldr	r3, [r4, #8]
 800df66:	6083      	str	r3, [r0, #8]
 800df68:	68e3      	ldr	r3, [r4, #12]
 800df6a:	60c3      	str	r3, [r0, #12]
 800df6c:	2a24      	cmp	r2, #36	@ 0x24
 800df6e:	bf01      	itttt	eq
 800df70:	6923      	ldreq	r3, [r4, #16]
 800df72:	6103      	streq	r3, [r0, #16]
 800df74:	6961      	ldreq	r1, [r4, #20]
 800df76:	6141      	streq	r1, [r0, #20]
 800df78:	bf19      	ittee	ne
 800df7a:	f104 0210 	addne.w	r2, r4, #16
 800df7e:	f100 0310 	addne.w	r3, r0, #16
 800df82:	f104 0218 	addeq.w	r2, r4, #24
 800df86:	f100 0318 	addeq.w	r3, r0, #24
 800df8a:	e7e0      	b.n	800df4e <_realloc_r+0x2ee>
 800df8c:	4603      	mov	r3, r0
 800df8e:	4622      	mov	r2, r4
 800df90:	e7dd      	b.n	800df4e <_realloc_r+0x2ee>
 800df92:	4621      	mov	r1, r4
 800df94:	f7fe fc88 	bl	800c8a8 <memmove>
 800df98:	e7df      	b.n	800df5a <_realloc_r+0x2fa>
 800df9a:	4637      	mov	r7, r6
 800df9c:	e6bf      	b.n	800dd1e <_realloc_r+0xbe>
 800df9e:	431f      	orrs	r7, r3
 800dfa0:	f8c9 7004 	str.w	r7, [r9, #4]
 800dfa4:	6853      	ldr	r3, [r2, #4]
 800dfa6:	f043 0301 	orr.w	r3, r3, #1
 800dfaa:	6053      	str	r3, [r2, #4]
 800dfac:	e6d3      	b.n	800dd56 <_realloc_r+0xf6>
 800dfae:	bf00      	nop

0800dfb0 <__swhatbuf_r>:
 800dfb0:	b570      	push	{r4, r5, r6, lr}
 800dfb2:	460c      	mov	r4, r1
 800dfb4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dfb8:	2900      	cmp	r1, #0
 800dfba:	b096      	sub	sp, #88	@ 0x58
 800dfbc:	4615      	mov	r5, r2
 800dfbe:	461e      	mov	r6, r3
 800dfc0:	da07      	bge.n	800dfd2 <__swhatbuf_r+0x22>
 800dfc2:	89a1      	ldrh	r1, [r4, #12]
 800dfc4:	f011 0180 	ands.w	r1, r1, #128	@ 0x80
 800dfc8:	d117      	bne.n	800dffa <__swhatbuf_r+0x4a>
 800dfca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800dfce:	4608      	mov	r0, r1
 800dfd0:	e00f      	b.n	800dff2 <__swhatbuf_r+0x42>
 800dfd2:	466a      	mov	r2, sp
 800dfd4:	f000 f850 	bl	800e078 <_fstat_r>
 800dfd8:	2800      	cmp	r0, #0
 800dfda:	dbf2      	blt.n	800dfc2 <__swhatbuf_r+0x12>
 800dfdc:	9901      	ldr	r1, [sp, #4]
 800dfde:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800dfe2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800dfe6:	4259      	negs	r1, r3
 800dfe8:	4159      	adcs	r1, r3
 800dfea:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800dfee:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800dff2:	6031      	str	r1, [r6, #0]
 800dff4:	602b      	str	r3, [r5, #0]
 800dff6:	b016      	add	sp, #88	@ 0x58
 800dff8:	bd70      	pop	{r4, r5, r6, pc}
 800dffa:	2100      	movs	r1, #0
 800dffc:	2340      	movs	r3, #64	@ 0x40
 800dffe:	e7e6      	b.n	800dfce <__swhatbuf_r+0x1e>

0800e000 <__smakebuf_r>:
 800e000:	898b      	ldrh	r3, [r1, #12]
 800e002:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800e004:	079d      	lsls	r5, r3, #30
 800e006:	4606      	mov	r6, r0
 800e008:	460c      	mov	r4, r1
 800e00a:	d507      	bpl.n	800e01c <__smakebuf_r+0x1c>
 800e00c:	f104 0343 	add.w	r3, r4, #67	@ 0x43
 800e010:	6023      	str	r3, [r4, #0]
 800e012:	6123      	str	r3, [r4, #16]
 800e014:	2301      	movs	r3, #1
 800e016:	6163      	str	r3, [r4, #20]
 800e018:	b003      	add	sp, #12
 800e01a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e01c:	ab01      	add	r3, sp, #4
 800e01e:	466a      	mov	r2, sp
 800e020:	f7ff ffc6 	bl	800dfb0 <__swhatbuf_r>
 800e024:	9f00      	ldr	r7, [sp, #0]
 800e026:	4605      	mov	r5, r0
 800e028:	4639      	mov	r1, r7
 800e02a:	4630      	mov	r0, r6
 800e02c:	f7fc fdce 	bl	800abcc <_malloc_r>
 800e030:	b948      	cbnz	r0, 800e046 <__smakebuf_r+0x46>
 800e032:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e036:	059a      	lsls	r2, r3, #22
 800e038:	d4ee      	bmi.n	800e018 <__smakebuf_r+0x18>
 800e03a:	f023 0303 	bic.w	r3, r3, #3
 800e03e:	f043 0302 	orr.w	r3, r3, #2
 800e042:	81a3      	strh	r3, [r4, #12]
 800e044:	e7e2      	b.n	800e00c <__smakebuf_r+0xc>
 800e046:	89a3      	ldrh	r3, [r4, #12]
 800e048:	6020      	str	r0, [r4, #0]
 800e04a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e04e:	81a3      	strh	r3, [r4, #12]
 800e050:	9b01      	ldr	r3, [sp, #4]
 800e052:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800e056:	b15b      	cbz	r3, 800e070 <__smakebuf_r+0x70>
 800e058:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e05c:	4630      	mov	r0, r6
 800e05e:	f000 f81d 	bl	800e09c <_isatty_r>
 800e062:	b128      	cbz	r0, 800e070 <__smakebuf_r+0x70>
 800e064:	89a3      	ldrh	r3, [r4, #12]
 800e066:	f023 0303 	bic.w	r3, r3, #3
 800e06a:	f043 0301 	orr.w	r3, r3, #1
 800e06e:	81a3      	strh	r3, [r4, #12]
 800e070:	89a3      	ldrh	r3, [r4, #12]
 800e072:	431d      	orrs	r5, r3
 800e074:	81a5      	strh	r5, [r4, #12]
 800e076:	e7cf      	b.n	800e018 <__smakebuf_r+0x18>

0800e078 <_fstat_r>:
 800e078:	b538      	push	{r3, r4, r5, lr}
 800e07a:	4d07      	ldr	r5, [pc, #28]	@ (800e098 <_fstat_r+0x20>)
 800e07c:	2300      	movs	r3, #0
 800e07e:	4604      	mov	r4, r0
 800e080:	4608      	mov	r0, r1
 800e082:	4611      	mov	r1, r2
 800e084:	602b      	str	r3, [r5, #0]
 800e086:	f7f2 ff14 	bl	8000eb2 <_fstat>
 800e08a:	1c43      	adds	r3, r0, #1
 800e08c:	d102      	bne.n	800e094 <_fstat_r+0x1c>
 800e08e:	682b      	ldr	r3, [r5, #0]
 800e090:	b103      	cbz	r3, 800e094 <_fstat_r+0x1c>
 800e092:	6023      	str	r3, [r4, #0]
 800e094:	bd38      	pop	{r3, r4, r5, pc}
 800e096:	bf00      	nop
 800e098:	24000a88 	.word	0x24000a88

0800e09c <_isatty_r>:
 800e09c:	b538      	push	{r3, r4, r5, lr}
 800e09e:	4d06      	ldr	r5, [pc, #24]	@ (800e0b8 <_isatty_r+0x1c>)
 800e0a0:	2300      	movs	r3, #0
 800e0a2:	4604      	mov	r4, r0
 800e0a4:	4608      	mov	r0, r1
 800e0a6:	602b      	str	r3, [r5, #0]
 800e0a8:	f7f2 ff13 	bl	8000ed2 <_isatty>
 800e0ac:	1c43      	adds	r3, r0, #1
 800e0ae:	d102      	bne.n	800e0b6 <_isatty_r+0x1a>
 800e0b0:	682b      	ldr	r3, [r5, #0]
 800e0b2:	b103      	cbz	r3, 800e0b6 <_isatty_r+0x1a>
 800e0b4:	6023      	str	r3, [r4, #0]
 800e0b6:	bd38      	pop	{r3, r4, r5, pc}
 800e0b8:	24000a88 	.word	0x24000a88

0800e0bc <__assert_func>:
 800e0bc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800e0be:	4614      	mov	r4, r2
 800e0c0:	461a      	mov	r2, r3
 800e0c2:	4b09      	ldr	r3, [pc, #36]	@ (800e0e8 <__assert_func+0x2c>)
 800e0c4:	681b      	ldr	r3, [r3, #0]
 800e0c6:	4605      	mov	r5, r0
 800e0c8:	68d8      	ldr	r0, [r3, #12]
 800e0ca:	b14c      	cbz	r4, 800e0e0 <__assert_func+0x24>
 800e0cc:	4b07      	ldr	r3, [pc, #28]	@ (800e0ec <__assert_func+0x30>)
 800e0ce:	9100      	str	r1, [sp, #0]
 800e0d0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800e0d4:	4906      	ldr	r1, [pc, #24]	@ (800e0f0 <__assert_func+0x34>)
 800e0d6:	462b      	mov	r3, r5
 800e0d8:	f000 f862 	bl	800e1a0 <fiprintf>
 800e0dc:	f000 fd3a 	bl	800eb54 <abort>
 800e0e0:	4b04      	ldr	r3, [pc, #16]	@ (800e0f4 <__assert_func+0x38>)
 800e0e2:	461c      	mov	r4, r3
 800e0e4:	e7f3      	b.n	800e0ce <__assert_func+0x12>
 800e0e6:	bf00      	nop
 800e0e8:	24000028 	.word	0x24000028
 800e0ec:	0800f244 	.word	0x0800f244
 800e0f0:	0800f251 	.word	0x0800f251
 800e0f4:	0800f27f 	.word	0x0800f27f

0800e0f8 <_calloc_r>:
 800e0f8:	b538      	push	{r3, r4, r5, lr}
 800e0fa:	fba1 1502 	umull	r1, r5, r1, r2
 800e0fe:	b935      	cbnz	r5, 800e10e <_calloc_r+0x16>
 800e100:	f7fc fd64 	bl	800abcc <_malloc_r>
 800e104:	4604      	mov	r4, r0
 800e106:	b938      	cbnz	r0, 800e118 <_calloc_r+0x20>
 800e108:	2400      	movs	r4, #0
 800e10a:	4620      	mov	r0, r4
 800e10c:	bd38      	pop	{r3, r4, r5, pc}
 800e10e:	f7fc fc09 	bl	800a924 <__errno>
 800e112:	230c      	movs	r3, #12
 800e114:	6003      	str	r3, [r0, #0]
 800e116:	e7f7      	b.n	800e108 <_calloc_r+0x10>
 800e118:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800e11c:	f022 0203 	bic.w	r2, r2, #3
 800e120:	3a04      	subs	r2, #4
 800e122:	2a24      	cmp	r2, #36	@ 0x24
 800e124:	d819      	bhi.n	800e15a <_calloc_r+0x62>
 800e126:	2a13      	cmp	r2, #19
 800e128:	d915      	bls.n	800e156 <_calloc_r+0x5e>
 800e12a:	2a1b      	cmp	r2, #27
 800e12c:	e9c0 5500 	strd	r5, r5, [r0]
 800e130:	d806      	bhi.n	800e140 <_calloc_r+0x48>
 800e132:	f100 0308 	add.w	r3, r0, #8
 800e136:	2200      	movs	r2, #0
 800e138:	e9c3 2200 	strd	r2, r2, [r3]
 800e13c:	609a      	str	r2, [r3, #8]
 800e13e:	e7e4      	b.n	800e10a <_calloc_r+0x12>
 800e140:	2a24      	cmp	r2, #36	@ 0x24
 800e142:	e9c0 5502 	strd	r5, r5, [r0, #8]
 800e146:	bf11      	iteee	ne
 800e148:	f100 0310 	addne.w	r3, r0, #16
 800e14c:	6105      	streq	r5, [r0, #16]
 800e14e:	f100 0318 	addeq.w	r3, r0, #24
 800e152:	6145      	streq	r5, [r0, #20]
 800e154:	e7ef      	b.n	800e136 <_calloc_r+0x3e>
 800e156:	4603      	mov	r3, r0
 800e158:	e7ed      	b.n	800e136 <_calloc_r+0x3e>
 800e15a:	4629      	mov	r1, r5
 800e15c:	f7fc fb93 	bl	800a886 <memset>
 800e160:	e7d3      	b.n	800e10a <_calloc_r+0x12>

0800e162 <__ascii_mbtowc>:
 800e162:	b082      	sub	sp, #8
 800e164:	b901      	cbnz	r1, 800e168 <__ascii_mbtowc+0x6>
 800e166:	a901      	add	r1, sp, #4
 800e168:	b142      	cbz	r2, 800e17c <__ascii_mbtowc+0x1a>
 800e16a:	b14b      	cbz	r3, 800e180 <__ascii_mbtowc+0x1e>
 800e16c:	7813      	ldrb	r3, [r2, #0]
 800e16e:	600b      	str	r3, [r1, #0]
 800e170:	7812      	ldrb	r2, [r2, #0]
 800e172:	1e10      	subs	r0, r2, #0
 800e174:	bf18      	it	ne
 800e176:	2001      	movne	r0, #1
 800e178:	b002      	add	sp, #8
 800e17a:	4770      	bx	lr
 800e17c:	4610      	mov	r0, r2
 800e17e:	e7fb      	b.n	800e178 <__ascii_mbtowc+0x16>
 800e180:	f06f 0001 	mvn.w	r0, #1
 800e184:	e7f8      	b.n	800e178 <__ascii_mbtowc+0x16>

0800e186 <__ascii_wctomb>:
 800e186:	4603      	mov	r3, r0
 800e188:	4608      	mov	r0, r1
 800e18a:	b141      	cbz	r1, 800e19e <__ascii_wctomb+0x18>
 800e18c:	2aff      	cmp	r2, #255	@ 0xff
 800e18e:	d904      	bls.n	800e19a <__ascii_wctomb+0x14>
 800e190:	228a      	movs	r2, #138	@ 0x8a
 800e192:	601a      	str	r2, [r3, #0]
 800e194:	f04f 30ff 	mov.w	r0, #4294967295
 800e198:	4770      	bx	lr
 800e19a:	700a      	strb	r2, [r1, #0]
 800e19c:	2001      	movs	r0, #1
 800e19e:	4770      	bx	lr

0800e1a0 <fiprintf>:
 800e1a0:	b40e      	push	{r1, r2, r3}
 800e1a2:	b503      	push	{r0, r1, lr}
 800e1a4:	4601      	mov	r1, r0
 800e1a6:	ab03      	add	r3, sp, #12
 800e1a8:	4805      	ldr	r0, [pc, #20]	@ (800e1c0 <fiprintf+0x20>)
 800e1aa:	f853 2b04 	ldr.w	r2, [r3], #4
 800e1ae:	6800      	ldr	r0, [r0, #0]
 800e1b0:	9301      	str	r3, [sp, #4]
 800e1b2:	f000 f807 	bl	800e1c4 <_vfiprintf_r>
 800e1b6:	b002      	add	sp, #8
 800e1b8:	f85d eb04 	ldr.w	lr, [sp], #4
 800e1bc:	b003      	add	sp, #12
 800e1be:	4770      	bx	lr
 800e1c0:	24000028 	.word	0x24000028

0800e1c4 <_vfiprintf_r>:
 800e1c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1c8:	b0bb      	sub	sp, #236	@ 0xec
 800e1ca:	460f      	mov	r7, r1
 800e1cc:	4693      	mov	fp, r2
 800e1ce:	461c      	mov	r4, r3
 800e1d0:	461d      	mov	r5, r3
 800e1d2:	9000      	str	r0, [sp, #0]
 800e1d4:	b118      	cbz	r0, 800e1de <_vfiprintf_r+0x1a>
 800e1d6:	6b43      	ldr	r3, [r0, #52]	@ 0x34
 800e1d8:	b90b      	cbnz	r3, 800e1de <_vfiprintf_r+0x1a>
 800e1da:	f7fc fa77 	bl	800a6cc <__sinit>
 800e1de:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e1e0:	07da      	lsls	r2, r3, #31
 800e1e2:	d405      	bmi.n	800e1f0 <_vfiprintf_r+0x2c>
 800e1e4:	89bb      	ldrh	r3, [r7, #12]
 800e1e6:	059b      	lsls	r3, r3, #22
 800e1e8:	d402      	bmi.n	800e1f0 <_vfiprintf_r+0x2c>
 800e1ea:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800e1ec:	f7fc fbc6 	bl	800a97c <__retarget_lock_acquire_recursive>
 800e1f0:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800e1f4:	049e      	lsls	r6, r3, #18
 800e1f6:	d406      	bmi.n	800e206 <_vfiprintf_r+0x42>
 800e1f8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e1fa:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800e1fe:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800e202:	81bb      	strh	r3, [r7, #12]
 800e204:	667a      	str	r2, [r7, #100]	@ 0x64
 800e206:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e208:	0498      	lsls	r0, r3, #18
 800e20a:	d508      	bpl.n	800e21e <_vfiprintf_r+0x5a>
 800e20c:	07d9      	lsls	r1, r3, #31
 800e20e:	d512      	bpl.n	800e236 <_vfiprintf_r+0x72>
 800e210:	f04f 33ff 	mov.w	r3, #4294967295
 800e214:	9303      	str	r3, [sp, #12]
 800e216:	9803      	ldr	r0, [sp, #12]
 800e218:	b03b      	add	sp, #236	@ 0xec
 800e21a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e21e:	89bb      	ldrh	r3, [r7, #12]
 800e220:	071a      	lsls	r2, r3, #28
 800e222:	d501      	bpl.n	800e228 <_vfiprintf_r+0x64>
 800e224:	693b      	ldr	r3, [r7, #16]
 800e226:	b96b      	cbnz	r3, 800e244 <_vfiprintf_r+0x80>
 800e228:	9800      	ldr	r0, [sp, #0]
 800e22a:	4639      	mov	r1, r7
 800e22c:	f7fe fae6 	bl	800c7fc <__swsetup_r>
 800e230:	b140      	cbz	r0, 800e244 <_vfiprintf_r+0x80>
 800e232:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800e234:	e7ea      	b.n	800e20c <_vfiprintf_r+0x48>
 800e236:	89bb      	ldrh	r3, [r7, #12]
 800e238:	059b      	lsls	r3, r3, #22
 800e23a:	d4e9      	bmi.n	800e210 <_vfiprintf_r+0x4c>
 800e23c:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800e23e:	f7fc fb9e 	bl	800a97e <__retarget_lock_release_recursive>
 800e242:	e7e5      	b.n	800e210 <_vfiprintf_r+0x4c>
 800e244:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800e248:	f003 021a 	and.w	r2, r3, #26
 800e24c:	2a0a      	cmp	r2, #10
 800e24e:	d114      	bne.n	800e27a <_vfiprintf_r+0xb6>
 800e250:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 800e254:	2a00      	cmp	r2, #0
 800e256:	db10      	blt.n	800e27a <_vfiprintf_r+0xb6>
 800e258:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e25a:	07d6      	lsls	r6, r2, #31
 800e25c:	d404      	bmi.n	800e268 <_vfiprintf_r+0xa4>
 800e25e:	059d      	lsls	r5, r3, #22
 800e260:	d402      	bmi.n	800e268 <_vfiprintf_r+0xa4>
 800e262:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800e264:	f7fc fb8b 	bl	800a97e <__retarget_lock_release_recursive>
 800e268:	9800      	ldr	r0, [sp, #0]
 800e26a:	4623      	mov	r3, r4
 800e26c:	465a      	mov	r2, fp
 800e26e:	4639      	mov	r1, r7
 800e270:	b03b      	add	sp, #236	@ 0xec
 800e272:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e276:	f000 bc2d 	b.w	800ead4 <__sbprintf>
 800e27a:	2300      	movs	r3, #0
 800e27c:	e9cd 330f 	strd	r3, r3, [sp, #60]	@ 0x3c
 800e280:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800e284:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800e288:	ae11      	add	r6, sp, #68	@ 0x44
 800e28a:	960e      	str	r6, [sp, #56]	@ 0x38
 800e28c:	9303      	str	r3, [sp, #12]
 800e28e:	465b      	mov	r3, fp
 800e290:	461c      	mov	r4, r3
 800e292:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e296:	b10a      	cbz	r2, 800e29c <_vfiprintf_r+0xd8>
 800e298:	2a25      	cmp	r2, #37	@ 0x25
 800e29a:	d1f9      	bne.n	800e290 <_vfiprintf_r+0xcc>
 800e29c:	ebb4 080b 	subs.w	r8, r4, fp
 800e2a0:	d00d      	beq.n	800e2be <_vfiprintf_r+0xfa>
 800e2a2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e2a4:	4443      	add	r3, r8
 800e2a6:	9310      	str	r3, [sp, #64]	@ 0x40
 800e2a8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e2aa:	3301      	adds	r3, #1
 800e2ac:	2b07      	cmp	r3, #7
 800e2ae:	e9c6 b800 	strd	fp, r8, [r6]
 800e2b2:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e2b4:	dc75      	bgt.n	800e3a2 <_vfiprintf_r+0x1de>
 800e2b6:	3608      	adds	r6, #8
 800e2b8:	9b03      	ldr	r3, [sp, #12]
 800e2ba:	4443      	add	r3, r8
 800e2bc:	9303      	str	r3, [sp, #12]
 800e2be:	7823      	ldrb	r3, [r4, #0]
 800e2c0:	2b00      	cmp	r3, #0
 800e2c2:	f000 83c9 	beq.w	800ea58 <_vfiprintf_r+0x894>
 800e2c6:	2300      	movs	r3, #0
 800e2c8:	f04f 32ff 	mov.w	r2, #4294967295
 800e2cc:	e9cd 2301 	strd	r2, r3, [sp, #4]
 800e2d0:	3401      	adds	r4, #1
 800e2d2:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 800e2d6:	469a      	mov	sl, r3
 800e2d8:	46a3      	mov	fp, r4
 800e2da:	f81b 3b01 	ldrb.w	r3, [fp], #1
 800e2de:	f1a3 0220 	sub.w	r2, r3, #32
 800e2e2:	2a5a      	cmp	r2, #90	@ 0x5a
 800e2e4:	f200 8312 	bhi.w	800e90c <_vfiprintf_r+0x748>
 800e2e8:	e8df f012 	tbh	[pc, r2, lsl #1]
 800e2ec:	0310009a 	.word	0x0310009a
 800e2f0:	00a20310 	.word	0x00a20310
 800e2f4:	03100310 	.word	0x03100310
 800e2f8:	00820310 	.word	0x00820310
 800e2fc:	03100310 	.word	0x03100310
 800e300:	00af00a5 	.word	0x00af00a5
 800e304:	00ac0310 	.word	0x00ac0310
 800e308:	031000b1 	.word	0x031000b1
 800e30c:	00d000cd 	.word	0x00d000cd
 800e310:	00d000d0 	.word	0x00d000d0
 800e314:	00d000d0 	.word	0x00d000d0
 800e318:	00d000d0 	.word	0x00d000d0
 800e31c:	00d000d0 	.word	0x00d000d0
 800e320:	03100310 	.word	0x03100310
 800e324:	03100310 	.word	0x03100310
 800e328:	03100310 	.word	0x03100310
 800e32c:	03100310 	.word	0x03100310
 800e330:	00f60310 	.word	0x00f60310
 800e334:	03100103 	.word	0x03100103
 800e338:	03100310 	.word	0x03100310
 800e33c:	03100310 	.word	0x03100310
 800e340:	03100310 	.word	0x03100310
 800e344:	03100310 	.word	0x03100310
 800e348:	01510310 	.word	0x01510310
 800e34c:	03100310 	.word	0x03100310
 800e350:	01980310 	.word	0x01980310
 800e354:	02770310 	.word	0x02770310
 800e358:	03100310 	.word	0x03100310
 800e35c:	03100297 	.word	0x03100297
 800e360:	03100310 	.word	0x03100310
 800e364:	03100310 	.word	0x03100310
 800e368:	03100310 	.word	0x03100310
 800e36c:	03100310 	.word	0x03100310
 800e370:	00f60310 	.word	0x00f60310
 800e374:	03100105 	.word	0x03100105
 800e378:	03100310 	.word	0x03100310
 800e37c:	010500df 	.word	0x010500df
 800e380:	031000f0 	.word	0x031000f0
 800e384:	031000ea 	.word	0x031000ea
 800e388:	01530131 	.word	0x01530131
 800e38c:	00f00188 	.word	0x00f00188
 800e390:	01980310 	.word	0x01980310
 800e394:	02790098 	.word	0x02790098
 800e398:	03100310 	.word	0x03100310
 800e39c:	03100065 	.word	0x03100065
 800e3a0:	0098      	.short	0x0098
 800e3a2:	9800      	ldr	r0, [sp, #0]
 800e3a4:	aa0e      	add	r2, sp, #56	@ 0x38
 800e3a6:	4639      	mov	r1, r7
 800e3a8:	f7fe f878 	bl	800c49c <__sprint_r>
 800e3ac:	2800      	cmp	r0, #0
 800e3ae:	f040 8332 	bne.w	800ea16 <_vfiprintf_r+0x852>
 800e3b2:	ae11      	add	r6, sp, #68	@ 0x44
 800e3b4:	e780      	b.n	800e2b8 <_vfiprintf_r+0xf4>
 800e3b6:	4a98      	ldr	r2, [pc, #608]	@ (800e618 <_vfiprintf_r+0x454>)
 800e3b8:	9205      	str	r2, [sp, #20]
 800e3ba:	f01a 0220 	ands.w	r2, sl, #32
 800e3be:	f000 822e 	beq.w	800e81e <_vfiprintf_r+0x65a>
 800e3c2:	3507      	adds	r5, #7
 800e3c4:	f025 0507 	bic.w	r5, r5, #7
 800e3c8:	46a8      	mov	r8, r5
 800e3ca:	686d      	ldr	r5, [r5, #4]
 800e3cc:	f858 4b08 	ldr.w	r4, [r8], #8
 800e3d0:	f01a 0f01 	tst.w	sl, #1
 800e3d4:	d009      	beq.n	800e3ea <_vfiprintf_r+0x226>
 800e3d6:	ea54 0205 	orrs.w	r2, r4, r5
 800e3da:	bf1f      	itttt	ne
 800e3dc:	2230      	movne	r2, #48	@ 0x30
 800e3de:	f88d 2034 	strbne.w	r2, [sp, #52]	@ 0x34
 800e3e2:	f88d 3035 	strbne.w	r3, [sp, #53]	@ 0x35
 800e3e6:	f04a 0a02 	orrne.w	sl, sl, #2
 800e3ea:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 800e3ee:	e111      	b.n	800e614 <_vfiprintf_r+0x450>
 800e3f0:	9800      	ldr	r0, [sp, #0]
 800e3f2:	f7fe fa87 	bl	800c904 <_localeconv_r>
 800e3f6:	6843      	ldr	r3, [r0, #4]
 800e3f8:	9308      	str	r3, [sp, #32]
 800e3fa:	4618      	mov	r0, r3
 800e3fc:	f7f1 ff78 	bl	80002f0 <strlen>
 800e400:	9007      	str	r0, [sp, #28]
 800e402:	9800      	ldr	r0, [sp, #0]
 800e404:	f7fe fa7e 	bl	800c904 <_localeconv_r>
 800e408:	6883      	ldr	r3, [r0, #8]
 800e40a:	9306      	str	r3, [sp, #24]
 800e40c:	9b07      	ldr	r3, [sp, #28]
 800e40e:	b12b      	cbz	r3, 800e41c <_vfiprintf_r+0x258>
 800e410:	9b06      	ldr	r3, [sp, #24]
 800e412:	b11b      	cbz	r3, 800e41c <_vfiprintf_r+0x258>
 800e414:	781b      	ldrb	r3, [r3, #0]
 800e416:	b10b      	cbz	r3, 800e41c <_vfiprintf_r+0x258>
 800e418:	f44a 6a80 	orr.w	sl, sl, #1024	@ 0x400
 800e41c:	465c      	mov	r4, fp
 800e41e:	e75b      	b.n	800e2d8 <_vfiprintf_r+0x114>
 800e420:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800e424:	2b00      	cmp	r3, #0
 800e426:	d1f9      	bne.n	800e41c <_vfiprintf_r+0x258>
 800e428:	2320      	movs	r3, #32
 800e42a:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 800e42e:	e7f5      	b.n	800e41c <_vfiprintf_r+0x258>
 800e430:	f04a 0a01 	orr.w	sl, sl, #1
 800e434:	e7f2      	b.n	800e41c <_vfiprintf_r+0x258>
 800e436:	f855 3b04 	ldr.w	r3, [r5], #4
 800e43a:	9302      	str	r3, [sp, #8]
 800e43c:	2b00      	cmp	r3, #0
 800e43e:	daed      	bge.n	800e41c <_vfiprintf_r+0x258>
 800e440:	425b      	negs	r3, r3
 800e442:	9302      	str	r3, [sp, #8]
 800e444:	f04a 0a04 	orr.w	sl, sl, #4
 800e448:	e7e8      	b.n	800e41c <_vfiprintf_r+0x258>
 800e44a:	232b      	movs	r3, #43	@ 0x2b
 800e44c:	e7ed      	b.n	800e42a <_vfiprintf_r+0x266>
 800e44e:	465a      	mov	r2, fp
 800e450:	f812 3b01 	ldrb.w	r3, [r2], #1
 800e454:	2b2a      	cmp	r3, #42	@ 0x2a
 800e456:	d113      	bne.n	800e480 <_vfiprintf_r+0x2bc>
 800e458:	f855 3b04 	ldr.w	r3, [r5], #4
 800e45c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e460:	9301      	str	r3, [sp, #4]
 800e462:	4693      	mov	fp, r2
 800e464:	e7da      	b.n	800e41c <_vfiprintf_r+0x258>
 800e466:	f812 3b01 	ldrb.w	r3, [r2], #1
 800e46a:	fb04 0101 	mla	r1, r4, r1, r0
 800e46e:	f1a3 0030 	sub.w	r0, r3, #48	@ 0x30
 800e472:	2809      	cmp	r0, #9
 800e474:	d9f7      	bls.n	800e466 <_vfiprintf_r+0x2a2>
 800e476:	ea41 71e1 	orr.w	r1, r1, r1, asr #31
 800e47a:	9101      	str	r1, [sp, #4]
 800e47c:	4693      	mov	fp, r2
 800e47e:	e72e      	b.n	800e2de <_vfiprintf_r+0x11a>
 800e480:	2100      	movs	r1, #0
 800e482:	240a      	movs	r4, #10
 800e484:	e7f3      	b.n	800e46e <_vfiprintf_r+0x2aa>
 800e486:	f04a 0a80 	orr.w	sl, sl, #128	@ 0x80
 800e48a:	e7c7      	b.n	800e41c <_vfiprintf_r+0x258>
 800e48c:	2200      	movs	r2, #0
 800e48e:	9202      	str	r2, [sp, #8]
 800e490:	210a      	movs	r1, #10
 800e492:	9a02      	ldr	r2, [sp, #8]
 800e494:	3b30      	subs	r3, #48	@ 0x30
 800e496:	fb01 3302 	mla	r3, r1, r2, r3
 800e49a:	9302      	str	r3, [sp, #8]
 800e49c:	f81b 3b01 	ldrb.w	r3, [fp], #1
 800e4a0:	f1a3 0230 	sub.w	r2, r3, #48	@ 0x30
 800e4a4:	2a09      	cmp	r2, #9
 800e4a6:	d9f4      	bls.n	800e492 <_vfiprintf_r+0x2ce>
 800e4a8:	e719      	b.n	800e2de <_vfiprintf_r+0x11a>
 800e4aa:	f89b 3000 	ldrb.w	r3, [fp]
 800e4ae:	2b68      	cmp	r3, #104	@ 0x68
 800e4b0:	bf06      	itte	eq
 800e4b2:	f10b 0b01 	addeq.w	fp, fp, #1
 800e4b6:	f44a 7a00 	orreq.w	sl, sl, #512	@ 0x200
 800e4ba:	f04a 0a40 	orrne.w	sl, sl, #64	@ 0x40
 800e4be:	e7ad      	b.n	800e41c <_vfiprintf_r+0x258>
 800e4c0:	f89b 3000 	ldrb.w	r3, [fp]
 800e4c4:	2b6c      	cmp	r3, #108	@ 0x6c
 800e4c6:	d104      	bne.n	800e4d2 <_vfiprintf_r+0x30e>
 800e4c8:	f10b 0b01 	add.w	fp, fp, #1
 800e4cc:	f04a 0a20 	orr.w	sl, sl, #32
 800e4d0:	e7a4      	b.n	800e41c <_vfiprintf_r+0x258>
 800e4d2:	f04a 0a10 	orr.w	sl, sl, #16
 800e4d6:	e7a1      	b.n	800e41c <_vfiprintf_r+0x258>
 800e4d8:	46a8      	mov	r8, r5
 800e4da:	2400      	movs	r4, #0
 800e4dc:	f858 3b04 	ldr.w	r3, [r8], #4
 800e4e0:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 800e4e4:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 800e4e8:	2301      	movs	r3, #1
 800e4ea:	9301      	str	r3, [sp, #4]
 800e4ec:	f10d 0984 	add.w	r9, sp, #132	@ 0x84
 800e4f0:	e0a9      	b.n	800e646 <_vfiprintf_r+0x482>
 800e4f2:	f04a 0a10 	orr.w	sl, sl, #16
 800e4f6:	f01a 0f20 	tst.w	sl, #32
 800e4fa:	d011      	beq.n	800e520 <_vfiprintf_r+0x35c>
 800e4fc:	3507      	adds	r5, #7
 800e4fe:	f025 0507 	bic.w	r5, r5, #7
 800e502:	46a8      	mov	r8, r5
 800e504:	686d      	ldr	r5, [r5, #4]
 800e506:	f858 4b08 	ldr.w	r4, [r8], #8
 800e50a:	2d00      	cmp	r5, #0
 800e50c:	da06      	bge.n	800e51c <_vfiprintf_r+0x358>
 800e50e:	4264      	negs	r4, r4
 800e510:	f04f 032d 	mov.w	r3, #45	@ 0x2d
 800e514:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
 800e518:	f88d 3033 	strb.w	r3, [sp, #51]	@ 0x33
 800e51c:	2301      	movs	r3, #1
 800e51e:	e048      	b.n	800e5b2 <_vfiprintf_r+0x3ee>
 800e520:	46a8      	mov	r8, r5
 800e522:	f01a 0f10 	tst.w	sl, #16
 800e526:	f858 5b04 	ldr.w	r5, [r8], #4
 800e52a:	d002      	beq.n	800e532 <_vfiprintf_r+0x36e>
 800e52c:	462c      	mov	r4, r5
 800e52e:	17ed      	asrs	r5, r5, #31
 800e530:	e7eb      	b.n	800e50a <_vfiprintf_r+0x346>
 800e532:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 800e536:	d003      	beq.n	800e540 <_vfiprintf_r+0x37c>
 800e538:	b22c      	sxth	r4, r5
 800e53a:	f345 35c0 	sbfx	r5, r5, #15, #1
 800e53e:	e7e4      	b.n	800e50a <_vfiprintf_r+0x346>
 800e540:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 800e544:	d0f2      	beq.n	800e52c <_vfiprintf_r+0x368>
 800e546:	b26c      	sxtb	r4, r5
 800e548:	f345 15c0 	sbfx	r5, r5, #7, #1
 800e54c:	e7dd      	b.n	800e50a <_vfiprintf_r+0x346>
 800e54e:	f01a 0f20 	tst.w	sl, #32
 800e552:	d007      	beq.n	800e564 <_vfiprintf_r+0x3a0>
 800e554:	9a03      	ldr	r2, [sp, #12]
 800e556:	682b      	ldr	r3, [r5, #0]
 800e558:	9903      	ldr	r1, [sp, #12]
 800e55a:	17d2      	asrs	r2, r2, #31
 800e55c:	e9c3 1200 	strd	r1, r2, [r3]
 800e560:	3504      	adds	r5, #4
 800e562:	e694      	b.n	800e28e <_vfiprintf_r+0xca>
 800e564:	f01a 0f10 	tst.w	sl, #16
 800e568:	d003      	beq.n	800e572 <_vfiprintf_r+0x3ae>
 800e56a:	682b      	ldr	r3, [r5, #0]
 800e56c:	9a03      	ldr	r2, [sp, #12]
 800e56e:	601a      	str	r2, [r3, #0]
 800e570:	e7f6      	b.n	800e560 <_vfiprintf_r+0x39c>
 800e572:	f01a 0f40 	tst.w	sl, #64	@ 0x40
 800e576:	d003      	beq.n	800e580 <_vfiprintf_r+0x3bc>
 800e578:	682b      	ldr	r3, [r5, #0]
 800e57a:	9a03      	ldr	r2, [sp, #12]
 800e57c:	801a      	strh	r2, [r3, #0]
 800e57e:	e7ef      	b.n	800e560 <_vfiprintf_r+0x39c>
 800e580:	f41a 7f00 	tst.w	sl, #512	@ 0x200
 800e584:	d0f1      	beq.n	800e56a <_vfiprintf_r+0x3a6>
 800e586:	682b      	ldr	r3, [r5, #0]
 800e588:	9a03      	ldr	r2, [sp, #12]
 800e58a:	701a      	strb	r2, [r3, #0]
 800e58c:	e7e8      	b.n	800e560 <_vfiprintf_r+0x39c>
 800e58e:	f04a 0a10 	orr.w	sl, sl, #16
 800e592:	f01a 0320 	ands.w	r3, sl, #32
 800e596:	d01f      	beq.n	800e5d8 <_vfiprintf_r+0x414>
 800e598:	3507      	adds	r5, #7
 800e59a:	f025 0507 	bic.w	r5, r5, #7
 800e59e:	46a8      	mov	r8, r5
 800e5a0:	686d      	ldr	r5, [r5, #4]
 800e5a2:	f858 4b08 	ldr.w	r4, [r8], #8
 800e5a6:	f42a 6a80 	bic.w	sl, sl, #1024	@ 0x400
 800e5aa:	2300      	movs	r3, #0
 800e5ac:	2200      	movs	r2, #0
 800e5ae:	f88d 2033 	strb.w	r2, [sp, #51]	@ 0x33
 800e5b2:	9a01      	ldr	r2, [sp, #4]
 800e5b4:	2a00      	cmp	r2, #0
 800e5b6:	f2c0 825c 	blt.w	800ea72 <_vfiprintf_r+0x8ae>
 800e5ba:	f02a 0280 	bic.w	r2, sl, #128	@ 0x80
 800e5be:	9204      	str	r2, [sp, #16]
 800e5c0:	ea54 0205 	orrs.w	r2, r4, r5
 800e5c4:	f040 825b 	bne.w	800ea7e <_vfiprintf_r+0x8ba>
 800e5c8:	9a01      	ldr	r2, [sp, #4]
 800e5ca:	2a00      	cmp	r2, #0
 800e5cc:	f000 8195 	beq.w	800e8fa <_vfiprintf_r+0x736>
 800e5d0:	2b01      	cmp	r3, #1
 800e5d2:	f040 8257 	bne.w	800ea84 <_vfiprintf_r+0x8c0>
 800e5d6:	e139      	b.n	800e84c <_vfiprintf_r+0x688>
 800e5d8:	46a8      	mov	r8, r5
 800e5da:	f01a 0510 	ands.w	r5, sl, #16
 800e5de:	f858 4b04 	ldr.w	r4, [r8], #4
 800e5e2:	d001      	beq.n	800e5e8 <_vfiprintf_r+0x424>
 800e5e4:	461d      	mov	r5, r3
 800e5e6:	e7de      	b.n	800e5a6 <_vfiprintf_r+0x3e2>
 800e5e8:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 800e5ec:	d001      	beq.n	800e5f2 <_vfiprintf_r+0x42e>
 800e5ee:	b2a4      	uxth	r4, r4
 800e5f0:	e7d9      	b.n	800e5a6 <_vfiprintf_r+0x3e2>
 800e5f2:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 800e5f6:	d0d6      	beq.n	800e5a6 <_vfiprintf_r+0x3e2>
 800e5f8:	b2e4      	uxtb	r4, r4
 800e5fa:	e7f3      	b.n	800e5e4 <_vfiprintf_r+0x420>
 800e5fc:	46a8      	mov	r8, r5
 800e5fe:	f647 0330 	movw	r3, #30768	@ 0x7830
 800e602:	f8ad 3034 	strh.w	r3, [sp, #52]	@ 0x34
 800e606:	f858 4b04 	ldr.w	r4, [r8], #4
 800e60a:	4b03      	ldr	r3, [pc, #12]	@ (800e618 <_vfiprintf_r+0x454>)
 800e60c:	9305      	str	r3, [sp, #20]
 800e60e:	2500      	movs	r5, #0
 800e610:	f04a 0a02 	orr.w	sl, sl, #2
 800e614:	2302      	movs	r3, #2
 800e616:	e7c9      	b.n	800e5ac <_vfiprintf_r+0x3e8>
 800e618:	0800f147 	.word	0x0800f147
 800e61c:	9b01      	ldr	r3, [sp, #4]
 800e61e:	46a8      	mov	r8, r5
 800e620:	2500      	movs	r5, #0
 800e622:	42ab      	cmp	r3, r5
 800e624:	f858 9b04 	ldr.w	r9, [r8], #4
 800e628:	f88d 5033 	strb.w	r5, [sp, #51]	@ 0x33
 800e62c:	f2c0 80d0 	blt.w	800e7d0 <_vfiprintf_r+0x60c>
 800e630:	461a      	mov	r2, r3
 800e632:	4629      	mov	r1, r5
 800e634:	4648      	mov	r0, r9
 800e636:	f7f1 fe63 	bl	8000300 <memchr>
 800e63a:	4604      	mov	r4, r0
 800e63c:	b118      	cbz	r0, 800e646 <_vfiprintf_r+0x482>
 800e63e:	eba0 0309 	sub.w	r3, r0, r9
 800e642:	9301      	str	r3, [sp, #4]
 800e644:	462c      	mov	r4, r5
 800e646:	9b01      	ldr	r3, [sp, #4]
 800e648:	42a3      	cmp	r3, r4
 800e64a:	bfb8      	it	lt
 800e64c:	4623      	movlt	r3, r4
 800e64e:	9304      	str	r3, [sp, #16]
 800e650:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 800e654:	b113      	cbz	r3, 800e65c <_vfiprintf_r+0x498>
 800e656:	9b04      	ldr	r3, [sp, #16]
 800e658:	3301      	adds	r3, #1
 800e65a:	9304      	str	r3, [sp, #16]
 800e65c:	f01a 0302 	ands.w	r3, sl, #2
 800e660:	9309      	str	r3, [sp, #36]	@ 0x24
 800e662:	bf1e      	ittt	ne
 800e664:	9b04      	ldrne	r3, [sp, #16]
 800e666:	3302      	addne	r3, #2
 800e668:	9304      	strne	r3, [sp, #16]
 800e66a:	f01a 0384 	ands.w	r3, sl, #132	@ 0x84
 800e66e:	930a      	str	r3, [sp, #40]	@ 0x28
 800e670:	d11f      	bne.n	800e6b2 <_vfiprintf_r+0x4ee>
 800e672:	9b02      	ldr	r3, [sp, #8]
 800e674:	9a04      	ldr	r2, [sp, #16]
 800e676:	1a9d      	subs	r5, r3, r2
 800e678:	2d00      	cmp	r5, #0
 800e67a:	dd1a      	ble.n	800e6b2 <_vfiprintf_r+0x4ee>
 800e67c:	4ba8      	ldr	r3, [pc, #672]	@ (800e920 <_vfiprintf_r+0x75c>)
 800e67e:	6033      	str	r3, [r6, #0]
 800e680:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	@ 0x3c
 800e684:	2d10      	cmp	r5, #16
 800e686:	f102 0201 	add.w	r2, r2, #1
 800e68a:	f106 0008 	add.w	r0, r6, #8
 800e68e:	f300 814d 	bgt.w	800e92c <_vfiprintf_r+0x768>
 800e692:	6075      	str	r5, [r6, #4]
 800e694:	2a07      	cmp	r2, #7
 800e696:	4465      	add	r5, ip
 800e698:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 800e69c:	f340 8159 	ble.w	800e952 <_vfiprintf_r+0x78e>
 800e6a0:	9800      	ldr	r0, [sp, #0]
 800e6a2:	aa0e      	add	r2, sp, #56	@ 0x38
 800e6a4:	4639      	mov	r1, r7
 800e6a6:	f7fd fef9 	bl	800c49c <__sprint_r>
 800e6aa:	2800      	cmp	r0, #0
 800e6ac:	f040 81b3 	bne.w	800ea16 <_vfiprintf_r+0x852>
 800e6b0:	ae11      	add	r6, sp, #68	@ 0x44
 800e6b2:	f89d 1033 	ldrb.w	r1, [sp, #51]	@ 0x33
 800e6b6:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 800e6ba:	b161      	cbz	r1, 800e6d6 <_vfiprintf_r+0x512>
 800e6bc:	f10d 0133 	add.w	r1, sp, #51	@ 0x33
 800e6c0:	3301      	adds	r3, #1
 800e6c2:	6031      	str	r1, [r6, #0]
 800e6c4:	2101      	movs	r1, #1
 800e6c6:	440a      	add	r2, r1
 800e6c8:	2b07      	cmp	r3, #7
 800e6ca:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 800e6ce:	6071      	str	r1, [r6, #4]
 800e6d0:	f300 8141 	bgt.w	800e956 <_vfiprintf_r+0x792>
 800e6d4:	3608      	adds	r6, #8
 800e6d6:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e6d8:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 800e6dc:	b159      	cbz	r1, 800e6f6 <_vfiprintf_r+0x532>
 800e6de:	a90d      	add	r1, sp, #52	@ 0x34
 800e6e0:	3301      	adds	r3, #1
 800e6e2:	6031      	str	r1, [r6, #0]
 800e6e4:	2102      	movs	r1, #2
 800e6e6:	440a      	add	r2, r1
 800e6e8:	2b07      	cmp	r3, #7
 800e6ea:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 800e6ee:	6071      	str	r1, [r6, #4]
 800e6f0:	f300 813a 	bgt.w	800e968 <_vfiprintf_r+0x7a4>
 800e6f4:	3608      	adds	r6, #8
 800e6f6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e6f8:	2b80      	cmp	r3, #128	@ 0x80
 800e6fa:	d11f      	bne.n	800e73c <_vfiprintf_r+0x578>
 800e6fc:	9b02      	ldr	r3, [sp, #8]
 800e6fe:	9a04      	ldr	r2, [sp, #16]
 800e700:	1a9d      	subs	r5, r3, r2
 800e702:	2d00      	cmp	r5, #0
 800e704:	dd1a      	ble.n	800e73c <_vfiprintf_r+0x578>
 800e706:	4b87      	ldr	r3, [pc, #540]	@ (800e924 <_vfiprintf_r+0x760>)
 800e708:	6033      	str	r3, [r6, #0]
 800e70a:	e9dd 2c0f 	ldrd	r2, ip, [sp, #60]	@ 0x3c
 800e70e:	2d10      	cmp	r5, #16
 800e710:	f102 0201 	add.w	r2, r2, #1
 800e714:	f106 0008 	add.w	r0, r6, #8
 800e718:	f300 812f 	bgt.w	800e97a <_vfiprintf_r+0x7b6>
 800e71c:	6075      	str	r5, [r6, #4]
 800e71e:	2a07      	cmp	r2, #7
 800e720:	4465      	add	r5, ip
 800e722:	e9cd 250f 	strd	r2, r5, [sp, #60]	@ 0x3c
 800e726:	f340 813b 	ble.w	800e9a0 <_vfiprintf_r+0x7dc>
 800e72a:	9800      	ldr	r0, [sp, #0]
 800e72c:	aa0e      	add	r2, sp, #56	@ 0x38
 800e72e:	4639      	mov	r1, r7
 800e730:	f7fd feb4 	bl	800c49c <__sprint_r>
 800e734:	2800      	cmp	r0, #0
 800e736:	f040 816e 	bne.w	800ea16 <_vfiprintf_r+0x852>
 800e73a:	ae11      	add	r6, sp, #68	@ 0x44
 800e73c:	9b01      	ldr	r3, [sp, #4]
 800e73e:	1ae4      	subs	r4, r4, r3
 800e740:	2c00      	cmp	r4, #0
 800e742:	dd1a      	ble.n	800e77a <_vfiprintf_r+0x5b6>
 800e744:	e9dd 320f 	ldrd	r3, r2, [sp, #60]	@ 0x3c
 800e748:	4876      	ldr	r0, [pc, #472]	@ (800e924 <_vfiprintf_r+0x760>)
 800e74a:	6030      	str	r0, [r6, #0]
 800e74c:	2c10      	cmp	r4, #16
 800e74e:	f103 0301 	add.w	r3, r3, #1
 800e752:	f106 0108 	add.w	r1, r6, #8
 800e756:	f300 8125 	bgt.w	800e9a4 <_vfiprintf_r+0x7e0>
 800e75a:	6074      	str	r4, [r6, #4]
 800e75c:	2b07      	cmp	r3, #7
 800e75e:	4414      	add	r4, r2
 800e760:	e9cd 340f 	strd	r3, r4, [sp, #60]	@ 0x3c
 800e764:	f340 812f 	ble.w	800e9c6 <_vfiprintf_r+0x802>
 800e768:	9800      	ldr	r0, [sp, #0]
 800e76a:	aa0e      	add	r2, sp, #56	@ 0x38
 800e76c:	4639      	mov	r1, r7
 800e76e:	f7fd fe95 	bl	800c49c <__sprint_r>
 800e772:	2800      	cmp	r0, #0
 800e774:	f040 814f 	bne.w	800ea16 <_vfiprintf_r+0x852>
 800e778:	ae11      	add	r6, sp, #68	@ 0x44
 800e77a:	9b01      	ldr	r3, [sp, #4]
 800e77c:	9a01      	ldr	r2, [sp, #4]
 800e77e:	6073      	str	r3, [r6, #4]
 800e780:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e782:	f8c6 9000 	str.w	r9, [r6]
 800e786:	4413      	add	r3, r2
 800e788:	9310      	str	r3, [sp, #64]	@ 0x40
 800e78a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e78c:	3301      	adds	r3, #1
 800e78e:	2b07      	cmp	r3, #7
 800e790:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e792:	f300 811a 	bgt.w	800e9ca <_vfiprintf_r+0x806>
 800e796:	f106 0308 	add.w	r3, r6, #8
 800e79a:	f01a 0f04 	tst.w	sl, #4
 800e79e:	f040 811c 	bne.w	800e9da <_vfiprintf_r+0x816>
 800e7a2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e7a6:	9904      	ldr	r1, [sp, #16]
 800e7a8:	428a      	cmp	r2, r1
 800e7aa:	bfac      	ite	ge
 800e7ac:	189b      	addge	r3, r3, r2
 800e7ae:	185b      	addlt	r3, r3, r1
 800e7b0:	9303      	str	r3, [sp, #12]
 800e7b2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e7b4:	b13b      	cbz	r3, 800e7c6 <_vfiprintf_r+0x602>
 800e7b6:	9800      	ldr	r0, [sp, #0]
 800e7b8:	aa0e      	add	r2, sp, #56	@ 0x38
 800e7ba:	4639      	mov	r1, r7
 800e7bc:	f7fd fe6e 	bl	800c49c <__sprint_r>
 800e7c0:	2800      	cmp	r0, #0
 800e7c2:	f040 8128 	bne.w	800ea16 <_vfiprintf_r+0x852>
 800e7c6:	2300      	movs	r3, #0
 800e7c8:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e7ca:	4645      	mov	r5, r8
 800e7cc:	ae11      	add	r6, sp, #68	@ 0x44
 800e7ce:	e55e      	b.n	800e28e <_vfiprintf_r+0xca>
 800e7d0:	4648      	mov	r0, r9
 800e7d2:	f7f1 fd8d 	bl	80002f0 <strlen>
 800e7d6:	9001      	str	r0, [sp, #4]
 800e7d8:	e734      	b.n	800e644 <_vfiprintf_r+0x480>
 800e7da:	f04a 0a10 	orr.w	sl, sl, #16
 800e7de:	f01a 0320 	ands.w	r3, sl, #32
 800e7e2:	d008      	beq.n	800e7f6 <_vfiprintf_r+0x632>
 800e7e4:	3507      	adds	r5, #7
 800e7e6:	f025 0507 	bic.w	r5, r5, #7
 800e7ea:	46a8      	mov	r8, r5
 800e7ec:	686d      	ldr	r5, [r5, #4]
 800e7ee:	f858 4b08 	ldr.w	r4, [r8], #8
 800e7f2:	2301      	movs	r3, #1
 800e7f4:	e6da      	b.n	800e5ac <_vfiprintf_r+0x3e8>
 800e7f6:	46a8      	mov	r8, r5
 800e7f8:	f01a 0510 	ands.w	r5, sl, #16
 800e7fc:	f858 4b04 	ldr.w	r4, [r8], #4
 800e800:	d001      	beq.n	800e806 <_vfiprintf_r+0x642>
 800e802:	461d      	mov	r5, r3
 800e804:	e7f5      	b.n	800e7f2 <_vfiprintf_r+0x62e>
 800e806:	f01a 0340 	ands.w	r3, sl, #64	@ 0x40
 800e80a:	d001      	beq.n	800e810 <_vfiprintf_r+0x64c>
 800e80c:	b2a4      	uxth	r4, r4
 800e80e:	e7f0      	b.n	800e7f2 <_vfiprintf_r+0x62e>
 800e810:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 800e814:	d0ed      	beq.n	800e7f2 <_vfiprintf_r+0x62e>
 800e816:	b2e4      	uxtb	r4, r4
 800e818:	e7f3      	b.n	800e802 <_vfiprintf_r+0x63e>
 800e81a:	4a43      	ldr	r2, [pc, #268]	@ (800e928 <_vfiprintf_r+0x764>)
 800e81c:	e5cc      	b.n	800e3b8 <_vfiprintf_r+0x1f4>
 800e81e:	46a8      	mov	r8, r5
 800e820:	f01a 0510 	ands.w	r5, sl, #16
 800e824:	f858 4b04 	ldr.w	r4, [r8], #4
 800e828:	d001      	beq.n	800e82e <_vfiprintf_r+0x66a>
 800e82a:	4615      	mov	r5, r2
 800e82c:	e5d0      	b.n	800e3d0 <_vfiprintf_r+0x20c>
 800e82e:	f01a 0240 	ands.w	r2, sl, #64	@ 0x40
 800e832:	d001      	beq.n	800e838 <_vfiprintf_r+0x674>
 800e834:	b2a4      	uxth	r4, r4
 800e836:	e5cb      	b.n	800e3d0 <_vfiprintf_r+0x20c>
 800e838:	f41a 7500 	ands.w	r5, sl, #512	@ 0x200
 800e83c:	f43f adc8 	beq.w	800e3d0 <_vfiprintf_r+0x20c>
 800e840:	b2e4      	uxtb	r4, r4
 800e842:	e7f2      	b.n	800e82a <_vfiprintf_r+0x666>
 800e844:	2c0a      	cmp	r4, #10
 800e846:	f175 0300 	sbcs.w	r3, r5, #0
 800e84a:	d206      	bcs.n	800e85a <_vfiprintf_r+0x696>
 800e84c:	3430      	adds	r4, #48	@ 0x30
 800e84e:	b2e4      	uxtb	r4, r4
 800e850:	f88d 40e7 	strb.w	r4, [sp, #231]	@ 0xe7
 800e854:	f10d 09e7 	add.w	r9, sp, #231	@ 0xe7
 800e858:	e130      	b.n	800eabc <_vfiprintf_r+0x8f8>
 800e85a:	ab3a      	add	r3, sp, #232	@ 0xe8
 800e85c:	9309      	str	r3, [sp, #36]	@ 0x24
 800e85e:	9b04      	ldr	r3, [sp, #16]
 800e860:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800e864:	f04f 0a00 	mov.w	sl, #0
 800e868:	930a      	str	r3, [sp, #40]	@ 0x28
 800e86a:	220a      	movs	r2, #10
 800e86c:	2300      	movs	r3, #0
 800e86e:	4620      	mov	r0, r4
 800e870:	4629      	mov	r1, r5
 800e872:	f7f1 fd95 	bl	80003a0 <__aeabi_uldivmod>
 800e876:	910b      	str	r1, [sp, #44]	@ 0x2c
 800e878:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e87a:	3230      	adds	r2, #48	@ 0x30
 800e87c:	f801 2c01 	strb.w	r2, [r1, #-1]
 800e880:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e882:	4603      	mov	r3, r0
 800e884:	f101 39ff 	add.w	r9, r1, #4294967295
 800e888:	f10a 0a01 	add.w	sl, sl, #1
 800e88c:	b312      	cbz	r2, 800e8d4 <_vfiprintf_r+0x710>
 800e88e:	9a06      	ldr	r2, [sp, #24]
 800e890:	7812      	ldrb	r2, [r2, #0]
 800e892:	4552      	cmp	r2, sl
 800e894:	d11e      	bne.n	800e8d4 <_vfiprintf_r+0x710>
 800e896:	f1ba 0fff 	cmp.w	sl, #255	@ 0xff
 800e89a:	d01b      	beq.n	800e8d4 <_vfiprintf_r+0x710>
 800e89c:	2c0a      	cmp	r4, #10
 800e89e:	f175 0500 	sbcs.w	r5, r5, #0
 800e8a2:	f0c0 810b 	bcc.w	800eabc <_vfiprintf_r+0x8f8>
 800e8a6:	9b07      	ldr	r3, [sp, #28]
 800e8a8:	9009      	str	r0, [sp, #36]	@ 0x24
 800e8aa:	eba9 0903 	sub.w	r9, r9, r3
 800e8ae:	461a      	mov	r2, r3
 800e8b0:	9908      	ldr	r1, [sp, #32]
 800e8b2:	4648      	mov	r0, r9
 800e8b4:	f7fe f812 	bl	800c8dc <strncpy>
 800e8b8:	9b06      	ldr	r3, [sp, #24]
 800e8ba:	785a      	ldrb	r2, [r3, #1]
 800e8bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e8be:	b112      	cbz	r2, 800e8c6 <_vfiprintf_r+0x702>
 800e8c0:	9a06      	ldr	r2, [sp, #24]
 800e8c2:	3201      	adds	r2, #1
 800e8c4:	9206      	str	r2, [sp, #24]
 800e8c6:	f04f 0a00 	mov.w	sl, #0
 800e8ca:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800e8cc:	f8cd 9024 	str.w	r9, [sp, #36]	@ 0x24
 800e8d0:	461c      	mov	r4, r3
 800e8d2:	e7ca      	b.n	800e86a <_vfiprintf_r+0x6a6>
 800e8d4:	2c0a      	cmp	r4, #10
 800e8d6:	f175 0500 	sbcs.w	r5, r5, #0
 800e8da:	d2f6      	bcs.n	800e8ca <_vfiprintf_r+0x706>
 800e8dc:	e0ee      	b.n	800eabc <_vfiprintf_r+0x8f8>
 800e8de:	f004 030f 	and.w	r3, r4, #15
 800e8e2:	9a05      	ldr	r2, [sp, #20]
 800e8e4:	0924      	lsrs	r4, r4, #4
 800e8e6:	5cd3      	ldrb	r3, [r2, r3]
 800e8e8:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800e8ec:	ea44 7405 	orr.w	r4, r4, r5, lsl #28
 800e8f0:	092d      	lsrs	r5, r5, #4
 800e8f2:	ea54 0305 	orrs.w	r3, r4, r5
 800e8f6:	d1f2      	bne.n	800e8de <_vfiprintf_r+0x71a>
 800e8f8:	e0e0      	b.n	800eabc <_vfiprintf_r+0x8f8>
 800e8fa:	b923      	cbnz	r3, 800e906 <_vfiprintf_r+0x742>
 800e8fc:	f01a 0f01 	tst.w	sl, #1
 800e900:	d001      	beq.n	800e906 <_vfiprintf_r+0x742>
 800e902:	2430      	movs	r4, #48	@ 0x30
 800e904:	e7a4      	b.n	800e850 <_vfiprintf_r+0x68c>
 800e906:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 800e90a:	e0d7      	b.n	800eabc <_vfiprintf_r+0x8f8>
 800e90c:	2b00      	cmp	r3, #0
 800e90e:	f000 80a3 	beq.w	800ea58 <_vfiprintf_r+0x894>
 800e912:	2400      	movs	r4, #0
 800e914:	f88d 3084 	strb.w	r3, [sp, #132]	@ 0x84
 800e918:	f88d 4033 	strb.w	r4, [sp, #51]	@ 0x33
 800e91c:	46a8      	mov	r8, r5
 800e91e:	e5e3      	b.n	800e4e8 <_vfiprintf_r+0x324>
 800e920:	0800f4b1 	.word	0x0800f4b1
 800e924:	0800f4a1 	.word	0x0800f4a1
 800e928:	0800f158 	.word	0x0800f158
 800e92c:	2110      	movs	r1, #16
 800e92e:	6071      	str	r1, [r6, #4]
 800e930:	2a07      	cmp	r2, #7
 800e932:	4461      	add	r1, ip
 800e934:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 800e938:	dd08      	ble.n	800e94c <_vfiprintf_r+0x788>
 800e93a:	9800      	ldr	r0, [sp, #0]
 800e93c:	aa0e      	add	r2, sp, #56	@ 0x38
 800e93e:	4639      	mov	r1, r7
 800e940:	f7fd fdac 	bl	800c49c <__sprint_r>
 800e944:	2800      	cmp	r0, #0
 800e946:	d166      	bne.n	800ea16 <_vfiprintf_r+0x852>
 800e948:	4b60      	ldr	r3, [pc, #384]	@ (800eacc <_vfiprintf_r+0x908>)
 800e94a:	a811      	add	r0, sp, #68	@ 0x44
 800e94c:	3d10      	subs	r5, #16
 800e94e:	4606      	mov	r6, r0
 800e950:	e695      	b.n	800e67e <_vfiprintf_r+0x4ba>
 800e952:	4606      	mov	r6, r0
 800e954:	e6ad      	b.n	800e6b2 <_vfiprintf_r+0x4ee>
 800e956:	9800      	ldr	r0, [sp, #0]
 800e958:	aa0e      	add	r2, sp, #56	@ 0x38
 800e95a:	4639      	mov	r1, r7
 800e95c:	f7fd fd9e 	bl	800c49c <__sprint_r>
 800e960:	2800      	cmp	r0, #0
 800e962:	d158      	bne.n	800ea16 <_vfiprintf_r+0x852>
 800e964:	ae11      	add	r6, sp, #68	@ 0x44
 800e966:	e6b6      	b.n	800e6d6 <_vfiprintf_r+0x512>
 800e968:	9800      	ldr	r0, [sp, #0]
 800e96a:	aa0e      	add	r2, sp, #56	@ 0x38
 800e96c:	4639      	mov	r1, r7
 800e96e:	f7fd fd95 	bl	800c49c <__sprint_r>
 800e972:	2800      	cmp	r0, #0
 800e974:	d14f      	bne.n	800ea16 <_vfiprintf_r+0x852>
 800e976:	ae11      	add	r6, sp, #68	@ 0x44
 800e978:	e6bd      	b.n	800e6f6 <_vfiprintf_r+0x532>
 800e97a:	2110      	movs	r1, #16
 800e97c:	6071      	str	r1, [r6, #4]
 800e97e:	2a07      	cmp	r2, #7
 800e980:	4461      	add	r1, ip
 800e982:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 800e986:	dd08      	ble.n	800e99a <_vfiprintf_r+0x7d6>
 800e988:	9800      	ldr	r0, [sp, #0]
 800e98a:	aa0e      	add	r2, sp, #56	@ 0x38
 800e98c:	4639      	mov	r1, r7
 800e98e:	f7fd fd85 	bl	800c49c <__sprint_r>
 800e992:	2800      	cmp	r0, #0
 800e994:	d13f      	bne.n	800ea16 <_vfiprintf_r+0x852>
 800e996:	4b4e      	ldr	r3, [pc, #312]	@ (800ead0 <_vfiprintf_r+0x90c>)
 800e998:	a811      	add	r0, sp, #68	@ 0x44
 800e99a:	3d10      	subs	r5, #16
 800e99c:	4606      	mov	r6, r0
 800e99e:	e6b3      	b.n	800e708 <_vfiprintf_r+0x544>
 800e9a0:	4606      	mov	r6, r0
 800e9a2:	e6cb      	b.n	800e73c <_vfiprintf_r+0x578>
 800e9a4:	2010      	movs	r0, #16
 800e9a6:	4402      	add	r2, r0
 800e9a8:	2b07      	cmp	r3, #7
 800e9aa:	e9cd 320f 	strd	r3, r2, [sp, #60]	@ 0x3c
 800e9ae:	6070      	str	r0, [r6, #4]
 800e9b0:	dd06      	ble.n	800e9c0 <_vfiprintf_r+0x7fc>
 800e9b2:	9800      	ldr	r0, [sp, #0]
 800e9b4:	aa0e      	add	r2, sp, #56	@ 0x38
 800e9b6:	4639      	mov	r1, r7
 800e9b8:	f7fd fd70 	bl	800c49c <__sprint_r>
 800e9bc:	bb58      	cbnz	r0, 800ea16 <_vfiprintf_r+0x852>
 800e9be:	a911      	add	r1, sp, #68	@ 0x44
 800e9c0:	3c10      	subs	r4, #16
 800e9c2:	460e      	mov	r6, r1
 800e9c4:	e6be      	b.n	800e744 <_vfiprintf_r+0x580>
 800e9c6:	460e      	mov	r6, r1
 800e9c8:	e6d7      	b.n	800e77a <_vfiprintf_r+0x5b6>
 800e9ca:	9800      	ldr	r0, [sp, #0]
 800e9cc:	aa0e      	add	r2, sp, #56	@ 0x38
 800e9ce:	4639      	mov	r1, r7
 800e9d0:	f7fd fd64 	bl	800c49c <__sprint_r>
 800e9d4:	b9f8      	cbnz	r0, 800ea16 <_vfiprintf_r+0x852>
 800e9d6:	ab11      	add	r3, sp, #68	@ 0x44
 800e9d8:	e6df      	b.n	800e79a <_vfiprintf_r+0x5d6>
 800e9da:	9a02      	ldr	r2, [sp, #8]
 800e9dc:	9904      	ldr	r1, [sp, #16]
 800e9de:	1a54      	subs	r4, r2, r1
 800e9e0:	2c00      	cmp	r4, #0
 800e9e2:	f77f aede 	ble.w	800e7a2 <_vfiprintf_r+0x5de>
 800e9e6:	4d39      	ldr	r5, [pc, #228]	@ (800eacc <_vfiprintf_r+0x908>)
 800e9e8:	2610      	movs	r6, #16
 800e9ea:	e9dd 210f 	ldrd	r2, r1, [sp, #60]	@ 0x3c
 800e9ee:	2c10      	cmp	r4, #16
 800e9f0:	f102 0201 	add.w	r2, r2, #1
 800e9f4:	601d      	str	r5, [r3, #0]
 800e9f6:	dc1d      	bgt.n	800ea34 <_vfiprintf_r+0x870>
 800e9f8:	605c      	str	r4, [r3, #4]
 800e9fa:	2a07      	cmp	r2, #7
 800e9fc:	440c      	add	r4, r1
 800e9fe:	e9cd 240f 	strd	r2, r4, [sp, #60]	@ 0x3c
 800ea02:	f77f aece 	ble.w	800e7a2 <_vfiprintf_r+0x5de>
 800ea06:	9800      	ldr	r0, [sp, #0]
 800ea08:	aa0e      	add	r2, sp, #56	@ 0x38
 800ea0a:	4639      	mov	r1, r7
 800ea0c:	f7fd fd46 	bl	800c49c <__sprint_r>
 800ea10:	2800      	cmp	r0, #0
 800ea12:	f43f aec6 	beq.w	800e7a2 <_vfiprintf_r+0x5de>
 800ea16:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ea18:	07d9      	lsls	r1, r3, #31
 800ea1a:	d405      	bmi.n	800ea28 <_vfiprintf_r+0x864>
 800ea1c:	89bb      	ldrh	r3, [r7, #12]
 800ea1e:	059a      	lsls	r2, r3, #22
 800ea20:	d402      	bmi.n	800ea28 <_vfiprintf_r+0x864>
 800ea22:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800ea24:	f7fb ffab 	bl	800a97e <__retarget_lock_release_recursive>
 800ea28:	89bb      	ldrh	r3, [r7, #12]
 800ea2a:	065b      	lsls	r3, r3, #25
 800ea2c:	f57f abf3 	bpl.w	800e216 <_vfiprintf_r+0x52>
 800ea30:	f7ff bbee 	b.w	800e210 <_vfiprintf_r+0x4c>
 800ea34:	3110      	adds	r1, #16
 800ea36:	2a07      	cmp	r2, #7
 800ea38:	e9cd 210f 	strd	r2, r1, [sp, #60]	@ 0x3c
 800ea3c:	605e      	str	r6, [r3, #4]
 800ea3e:	dc02      	bgt.n	800ea46 <_vfiprintf_r+0x882>
 800ea40:	3308      	adds	r3, #8
 800ea42:	3c10      	subs	r4, #16
 800ea44:	e7d1      	b.n	800e9ea <_vfiprintf_r+0x826>
 800ea46:	9800      	ldr	r0, [sp, #0]
 800ea48:	aa0e      	add	r2, sp, #56	@ 0x38
 800ea4a:	4639      	mov	r1, r7
 800ea4c:	f7fd fd26 	bl	800c49c <__sprint_r>
 800ea50:	2800      	cmp	r0, #0
 800ea52:	d1e0      	bne.n	800ea16 <_vfiprintf_r+0x852>
 800ea54:	ab11      	add	r3, sp, #68	@ 0x44
 800ea56:	e7f4      	b.n	800ea42 <_vfiprintf_r+0x87e>
 800ea58:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800ea5a:	b913      	cbnz	r3, 800ea62 <_vfiprintf_r+0x89e>
 800ea5c:	2300      	movs	r3, #0
 800ea5e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ea60:	e7d9      	b.n	800ea16 <_vfiprintf_r+0x852>
 800ea62:	9800      	ldr	r0, [sp, #0]
 800ea64:	aa0e      	add	r2, sp, #56	@ 0x38
 800ea66:	4639      	mov	r1, r7
 800ea68:	f7fd fd18 	bl	800c49c <__sprint_r>
 800ea6c:	2800      	cmp	r0, #0
 800ea6e:	d0f5      	beq.n	800ea5c <_vfiprintf_r+0x898>
 800ea70:	e7d1      	b.n	800ea16 <_vfiprintf_r+0x852>
 800ea72:	ea54 0205 	orrs.w	r2, r4, r5
 800ea76:	f8cd a010 	str.w	sl, [sp, #16]
 800ea7a:	f43f ada9 	beq.w	800e5d0 <_vfiprintf_r+0x40c>
 800ea7e:	2b01      	cmp	r3, #1
 800ea80:	f43f aee0 	beq.w	800e844 <_vfiprintf_r+0x680>
 800ea84:	2b02      	cmp	r3, #2
 800ea86:	f10d 09e8 	add.w	r9, sp, #232	@ 0xe8
 800ea8a:	f43f af28 	beq.w	800e8de <_vfiprintf_r+0x71a>
 800ea8e:	f004 0307 	and.w	r3, r4, #7
 800ea92:	08e4      	lsrs	r4, r4, #3
 800ea94:	ea44 7445 	orr.w	r4, r4, r5, lsl #29
 800ea98:	08ed      	lsrs	r5, r5, #3
 800ea9a:	3330      	adds	r3, #48	@ 0x30
 800ea9c:	ea54 0105 	orrs.w	r1, r4, r5
 800eaa0:	464a      	mov	r2, r9
 800eaa2:	f809 3d01 	strb.w	r3, [r9, #-1]!
 800eaa6:	d1f2      	bne.n	800ea8e <_vfiprintf_r+0x8ca>
 800eaa8:	9904      	ldr	r1, [sp, #16]
 800eaaa:	07c8      	lsls	r0, r1, #31
 800eaac:	d506      	bpl.n	800eabc <_vfiprintf_r+0x8f8>
 800eaae:	2b30      	cmp	r3, #48	@ 0x30
 800eab0:	d004      	beq.n	800eabc <_vfiprintf_r+0x8f8>
 800eab2:	2330      	movs	r3, #48	@ 0x30
 800eab4:	f809 3c01 	strb.w	r3, [r9, #-1]
 800eab8:	f1a2 0902 	sub.w	r9, r2, #2
 800eabc:	ab3a      	add	r3, sp, #232	@ 0xe8
 800eabe:	eba3 0309 	sub.w	r3, r3, r9
 800eac2:	9c01      	ldr	r4, [sp, #4]
 800eac4:	f8dd a010 	ldr.w	sl, [sp, #16]
 800eac8:	9301      	str	r3, [sp, #4]
 800eaca:	e5bc      	b.n	800e646 <_vfiprintf_r+0x482>
 800eacc:	0800f4b1 	.word	0x0800f4b1
 800ead0:	0800f4a1 	.word	0x0800f4a1

0800ead4 <__sbprintf>:
 800ead4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ead6:	461f      	mov	r7, r3
 800ead8:	898b      	ldrh	r3, [r1, #12]
 800eada:	f2ad 4d6c 	subw	sp, sp, #1132	@ 0x46c
 800eade:	f023 0302 	bic.w	r3, r3, #2
 800eae2:	f8ad 300c 	strh.w	r3, [sp, #12]
 800eae6:	6e4b      	ldr	r3, [r1, #100]	@ 0x64
 800eae8:	9319      	str	r3, [sp, #100]	@ 0x64
 800eaea:	89cb      	ldrh	r3, [r1, #14]
 800eaec:	f8ad 300e 	strh.w	r3, [sp, #14]
 800eaf0:	69cb      	ldr	r3, [r1, #28]
 800eaf2:	9307      	str	r3, [sp, #28]
 800eaf4:	6a4b      	ldr	r3, [r1, #36]	@ 0x24
 800eaf6:	9309      	str	r3, [sp, #36]	@ 0x24
 800eaf8:	ab1a      	add	r3, sp, #104	@ 0x68
 800eafa:	9300      	str	r3, [sp, #0]
 800eafc:	9304      	str	r3, [sp, #16]
 800eafe:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800eb02:	4615      	mov	r5, r2
 800eb04:	4606      	mov	r6, r0
 800eb06:	9302      	str	r3, [sp, #8]
 800eb08:	9305      	str	r3, [sp, #20]
 800eb0a:	a816      	add	r0, sp, #88	@ 0x58
 800eb0c:	2300      	movs	r3, #0
 800eb0e:	460c      	mov	r4, r1
 800eb10:	9306      	str	r3, [sp, #24]
 800eb12:	f7fb ff31 	bl	800a978 <__retarget_lock_init_recursive>
 800eb16:	462a      	mov	r2, r5
 800eb18:	463b      	mov	r3, r7
 800eb1a:	4669      	mov	r1, sp
 800eb1c:	4630      	mov	r0, r6
 800eb1e:	f7ff fb51 	bl	800e1c4 <_vfiprintf_r>
 800eb22:	1e05      	subs	r5, r0, #0
 800eb24:	db07      	blt.n	800eb36 <__sbprintf+0x62>
 800eb26:	4669      	mov	r1, sp
 800eb28:	4630      	mov	r0, r6
 800eb2a:	f7fb fd09 	bl	800a540 <_fflush_r>
 800eb2e:	2800      	cmp	r0, #0
 800eb30:	bf18      	it	ne
 800eb32:	f04f 35ff 	movne.w	r5, #4294967295
 800eb36:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800eb3a:	9816      	ldr	r0, [sp, #88]	@ 0x58
 800eb3c:	065b      	lsls	r3, r3, #25
 800eb3e:	bf42      	ittt	mi
 800eb40:	89a3      	ldrhmi	r3, [r4, #12]
 800eb42:	f043 0340 	orrmi.w	r3, r3, #64	@ 0x40
 800eb46:	81a3      	strhmi	r3, [r4, #12]
 800eb48:	f7fb ff17 	bl	800a97a <__retarget_lock_close_recursive>
 800eb4c:	4628      	mov	r0, r5
 800eb4e:	f20d 4d6c 	addw	sp, sp, #1132	@ 0x46c
 800eb52:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800eb54 <abort>:
 800eb54:	b508      	push	{r3, lr}
 800eb56:	2006      	movs	r0, #6
 800eb58:	f000 f82c 	bl	800ebb4 <raise>
 800eb5c:	2001      	movs	r0, #1
 800eb5e:	f7f2 f958 	bl	8000e12 <_exit>

0800eb62 <_raise_r>:
 800eb62:	291f      	cmp	r1, #31
 800eb64:	b538      	push	{r3, r4, r5, lr}
 800eb66:	4605      	mov	r5, r0
 800eb68:	460c      	mov	r4, r1
 800eb6a:	d904      	bls.n	800eb76 <_raise_r+0x14>
 800eb6c:	2316      	movs	r3, #22
 800eb6e:	6003      	str	r3, [r0, #0]
 800eb70:	f04f 30ff 	mov.w	r0, #4294967295
 800eb74:	bd38      	pop	{r3, r4, r5, pc}
 800eb76:	f8d0 2138 	ldr.w	r2, [r0, #312]	@ 0x138
 800eb7a:	b112      	cbz	r2, 800eb82 <_raise_r+0x20>
 800eb7c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800eb80:	b94b      	cbnz	r3, 800eb96 <_raise_r+0x34>
 800eb82:	4628      	mov	r0, r5
 800eb84:	f000 f830 	bl	800ebe8 <_getpid_r>
 800eb88:	4622      	mov	r2, r4
 800eb8a:	4601      	mov	r1, r0
 800eb8c:	4628      	mov	r0, r5
 800eb8e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800eb92:	f000 b817 	b.w	800ebc4 <_kill_r>
 800eb96:	2b01      	cmp	r3, #1
 800eb98:	d00a      	beq.n	800ebb0 <_raise_r+0x4e>
 800eb9a:	1c59      	adds	r1, r3, #1
 800eb9c:	d103      	bne.n	800eba6 <_raise_r+0x44>
 800eb9e:	2316      	movs	r3, #22
 800eba0:	6003      	str	r3, [r0, #0]
 800eba2:	2001      	movs	r0, #1
 800eba4:	e7e6      	b.n	800eb74 <_raise_r+0x12>
 800eba6:	2100      	movs	r1, #0
 800eba8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800ebac:	4620      	mov	r0, r4
 800ebae:	4798      	blx	r3
 800ebb0:	2000      	movs	r0, #0
 800ebb2:	e7df      	b.n	800eb74 <_raise_r+0x12>

0800ebb4 <raise>:
 800ebb4:	4b02      	ldr	r3, [pc, #8]	@ (800ebc0 <raise+0xc>)
 800ebb6:	4601      	mov	r1, r0
 800ebb8:	6818      	ldr	r0, [r3, #0]
 800ebba:	f7ff bfd2 	b.w	800eb62 <_raise_r>
 800ebbe:	bf00      	nop
 800ebc0:	24000028 	.word	0x24000028

0800ebc4 <_kill_r>:
 800ebc4:	b538      	push	{r3, r4, r5, lr}
 800ebc6:	4d07      	ldr	r5, [pc, #28]	@ (800ebe4 <_kill_r+0x20>)
 800ebc8:	2300      	movs	r3, #0
 800ebca:	4604      	mov	r4, r0
 800ebcc:	4608      	mov	r0, r1
 800ebce:	4611      	mov	r1, r2
 800ebd0:	602b      	str	r3, [r5, #0]
 800ebd2:	f7f2 f90e 	bl	8000df2 <_kill>
 800ebd6:	1c43      	adds	r3, r0, #1
 800ebd8:	d102      	bne.n	800ebe0 <_kill_r+0x1c>
 800ebda:	682b      	ldr	r3, [r5, #0]
 800ebdc:	b103      	cbz	r3, 800ebe0 <_kill_r+0x1c>
 800ebde:	6023      	str	r3, [r4, #0]
 800ebe0:	bd38      	pop	{r3, r4, r5, pc}
 800ebe2:	bf00      	nop
 800ebe4:	24000a88 	.word	0x24000a88

0800ebe8 <_getpid_r>:
 800ebe8:	f7f2 b8fb 	b.w	8000de2 <_getpid>

0800ebec <_init>:
 800ebec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ebee:	bf00      	nop
 800ebf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ebf2:	bc08      	pop	{r3}
 800ebf4:	469e      	mov	lr, r3
 800ebf6:	4770      	bx	lr

0800ebf8 <_fini>:
 800ebf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ebfa:	bf00      	nop
 800ebfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ebfe:	bc08      	pop	{r3}
 800ec00:	469e      	mov	lr, r3
 800ec02:	4770      	bx	lr
