
*** Running vivado
    with args -log test_adder.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source test_adder.tcl


****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source test_adder.tcl -notrace
Command: synth_design -top test_adder -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4332 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1349.703 ; gain = 0.000 ; free physical = 13428 ; free virtual = 16602
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'test_adder' [/home/nick/ECEC302/W6/Lab/array_adder/array_adder.srcs/sources_1/new/test_adder.vhd:39]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'array_adder' declared at '/home/nick/ECEC302/W6/Lab/array_adder/array_adder.srcs/sources_1/new/array_adder.vhd:34' bound to instance 'ARRADDER' of component 'array_adder' [/home/nick/ECEC302/W6/Lab/array_adder/array_adder.srcs/sources_1/new/test_adder.vhd:46]
INFO: [Synth 8-638] synthesizing module 'array_adder' [/home/nick/ECEC302/W6/Lab/array_adder/array_adder.srcs/sources_1/new/array_adder.vhd:40]
	Parameter n bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'adder' declared at '/home/nick/ECEC302/W6/Lab/array_adder/array_adder.srcs/sources_1/new/adder.vhd:34' bound to instance 'ADDX' of component 'adder' [/home/nick/ECEC302/W6/Lab/array_adder/array_adder.srcs/sources_1/new/array_adder.vhd:50]
INFO: [Synth 8-638] synthesizing module 'adder' [/home/nick/ECEC302/W6/Lab/array_adder/array_adder.srcs/sources_1/new/adder.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'adder' (1#1) [/home/nick/ECEC302/W6/Lab/array_adder/array_adder.srcs/sources_1/new/adder.vhd:39]
INFO: [Synth 8-3491] module 'adder' declared at '/home/nick/ECEC302/W6/Lab/array_adder/array_adder.srcs/sources_1/new/adder.vhd:34' bound to instance 'ADDX' of component 'adder' [/home/nick/ECEC302/W6/Lab/array_adder/array_adder.srcs/sources_1/new/array_adder.vhd:50]
INFO: [Synth 8-3491] module 'adder' declared at '/home/nick/ECEC302/W6/Lab/array_adder/array_adder.srcs/sources_1/new/adder.vhd:34' bound to instance 'ADDX' of component 'adder' [/home/nick/ECEC302/W6/Lab/array_adder/array_adder.srcs/sources_1/new/array_adder.vhd:50]
INFO: [Synth 8-3491] module 'adder' declared at '/home/nick/ECEC302/W6/Lab/array_adder/array_adder.srcs/sources_1/new/adder.vhd:34' bound to instance 'ADDX' of component 'adder' [/home/nick/ECEC302/W6/Lab/array_adder/array_adder.srcs/sources_1/new/array_adder.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'array_adder' (2#1) [/home/nick/ECEC302/W6/Lab/array_adder/array_adder.srcs/sources_1/new/array_adder.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'test_adder' (3#1) [/home/nick/ECEC302/W6/Lab/array_adder/array_adder.srcs/sources_1/new/test_adder.vhd:39]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1367.066 ; gain = 17.363 ; free physical = 13439 ; free virtual = 16614
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin GEN_ADDER[0].ADDX:c_in to constant 0 [/home/nick/ECEC302/W6/Lab/array_adder/array_adder.srcs/sources_1/new/array_adder.vhd:50]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1367.066 ; gain = 17.363 ; free physical = 13439 ; free virtual = 16614
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1367.066 ; gain = 17.363 ; free physical = 13439 ; free virtual = 16614
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/nick/ECEC302/W6/Lab/array_adder/array_adder.srcs/constrs_1/imports/ECEC302/Basys3_Master.xdc]
Finished Parsing XDC File [/home/nick/ECEC302/W6/Lab/array_adder/array_adder.srcs/constrs_1/imports/ECEC302/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/nick/ECEC302/W6/Lab/array_adder/array_adder.srcs/constrs_1/imports/ECEC302/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/test_adder_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/test_adder_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1653.957 ; gain = 0.000 ; free physical = 13152 ; free virtual = 16328
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1653.957 ; gain = 0.000 ; free physical = 13153 ; free virtual = 16329
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1653.957 ; gain = 0.000 ; free physical = 13153 ; free virtual = 16329
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1653.957 ; gain = 0.000 ; free physical = 13153 ; free virtual = 16329
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1653.957 ; gain = 304.254 ; free physical = 13216 ; free virtual = 16411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1653.957 ; gain = 304.254 ; free physical = 13216 ; free virtual = 16411
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1653.957 ; gain = 304.254 ; free physical = 13217 ; free virtual = 16412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1653.957 ; gain = 304.254 ; free physical = 13214 ; free virtual = 16408
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1653.957 ; gain = 304.254 ; free physical = 13204 ; free virtual = 16400
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1653.957 ; gain = 304.254 ; free physical = 13107 ; free virtual = 16287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1653.957 ; gain = 304.254 ; free physical = 13107 ; free virtual = 16286
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1661.965 ; gain = 312.262 ; free physical = 13106 ; free virtual = 16286
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1661.965 ; gain = 312.262 ; free physical = 13105 ; free virtual = 16285
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1661.965 ; gain = 312.262 ; free physical = 13105 ; free virtual = 16285
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1661.965 ; gain = 312.262 ; free physical = 13105 ; free virtual = 16285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1661.965 ; gain = 312.262 ; free physical = 13105 ; free virtual = 16285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1661.965 ; gain = 312.262 ; free physical = 13105 ; free virtual = 16285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1661.965 ; gain = 312.262 ; free physical = 13105 ; free virtual = 16285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT4 |     2|
|3     |LUT5 |     1|
|4     |LUT6 |     1|
|5     |IBUF |     8|
|6     |OBUF |     4|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    17|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1661.965 ; gain = 312.262 ; free physical = 13105 ; free virtual = 16285
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1661.965 ; gain = 25.371 ; free physical = 13160 ; free virtual = 16340
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1661.973 ; gain = 312.262 ; free physical = 13161 ; free virtual = 16340
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1662.965 ; gain = 0.000 ; free physical = 13106 ; free virtual = 16282
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1662.965 ; gain = 313.398 ; free physical = 13155 ; free virtual = 16331
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1662.965 ; gain = 0.000 ; free physical = 13155 ; free virtual = 16331
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/nick/ECEC302/W6/Lab/array_adder/array_adder.runs/synth_1/test_adder.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file test_adder_utilization_synth.rpt -pb test_adder_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 14 09:33:03 2019...
