#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Mar 09 17:49:51 2017
# Process ID: 7364
# Current directory: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder/jpeg.runs/impl_1
# Command line: vivado.exe -log jpeg.vdi -applog -messageDb vivado.pb -mode batch -source jpeg.tcl -notrace
# Log file: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder/jpeg.runs/impl_1/jpeg.vdi
# Journal file: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder/jpeg.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source jpeg.tcl -notrace
Command: open_checkpoint C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder/jpeg.runs/impl_1/jpeg.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.111 . Memory (MB): peak = 206.566 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 528 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.2
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 32 instances were transformed.
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 32 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2016.2 (64-bit) build 1577090
open_checkpoint: Time (s): cpu = 00:00:26 ; elapsed = 00:01:04 . Memory (MB): peak = 487.426 ; gain = 280.859
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 491.090 ; gain = 3.664
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: ed4486c8

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1d35ae86f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 930.723 ; gain = 0.020

Phase 2 Constant Propagation
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/jpeg_huffman_input_sr_p/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/jpeg_huffman_input_sr_p/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/jpeg_huffman_input_sr_p/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/jpeg_huffman_input_sr_p/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/jpeg_huffman_input_sr_p/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/jpeg_huffman_input_sr_p/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/jpeg_huffman_input_sr_p/LUT3 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/jpeg_huffman_input_sr_p/LUT2 with RLOC has been removed by Opt_design
INFO: [Opt 31-138] Pushed 16 inverter(s) to 640 load pin(s).
INFO: [Opt 31-10] Eliminated 1972 cells.
Phase 2 Constant Propagation | Checksum: ea14fbb8

Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 930.723 ; gain = 0.020

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1229 unconnected nets.
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/BU143 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/BU147 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/BU149 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/BU154 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/BU158 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/BU160 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/BU165 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/BU169 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/BU171 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/BU176 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/BU180 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/BU182 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/BU187 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/BU191 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/BU193 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/BU198 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/BU202 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/BU204 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/BU209 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/BU213 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/BU215 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/BU220 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/BU224 with RLOC has been removed by Opt_design
INFO: [Opt 31-271] Instance jpeg_huffman_p/ht_nr_of_symbols/BU226 with RLOC has been removed by Opt_design
WARNING: [Constraints 18-1079] Register jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg and jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_reg and jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_reg and jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg and jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Opt 31-11] Eliminated 197 unconnected cells.
Phase 3 Sweep | Checksum: 515ff586

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 930.723 ; gain = 0.020

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.151 . Memory (MB): peak = 930.723 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 515ff586

Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 930.723 ; gain = 0.020

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 7 BRAM(s) out of a total of 9 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 9 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 9 Total Ports: 18
Ending PowerOpt Patch Enables Task | Checksum: 197efda5d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.211 . Memory (MB): peak = 1063.352 ; gain = 0.000
Ending Power Optimization Task | Checksum: 197efda5d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:29 . Memory (MB): peak = 1063.352 ; gain = 132.629
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:43 . Memory (MB): peak = 1063.352 ; gain = 575.926
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder/jpeg.runs/impl_1/jpeg_drc_opted.rpt.
report_drc: Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1063.352 ; gain = 0.000
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRARDADDR[10] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[8]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRARDADDR[11] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[9]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRARDADDR[12] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[10]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_10) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRARDADDR[2] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[0]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRARDADDR[3] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[1]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRARDADDR[4] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[2]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRARDADDR[5] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[3]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRARDADDR[6] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[4]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRARDADDR[7] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[5]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRARDADDR[8] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[6]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRARDADDR[9] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[7]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRBWRADDR[10] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[8]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRBWRADDR[11] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[9]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRBWRADDR[12] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[10]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_10) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRBWRADDR[2] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[0]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRBWRADDR[3] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[1]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRBWRADDR[4] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[2]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRBWRADDR[5] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[3]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRBWRADDR[6] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[4]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRBWRADDR[7] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[5]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRBWRADDR[8] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[6]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ADDRBWRADDR[9] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[7]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ENARDEN (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/wea) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/flogic/RAM_FULL_i) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ENARDEN (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/wea) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/rpremod/read_data_valid_i) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ENBWREN (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/enb) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/rpremod/ram_valid_i) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ENBWREN (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/enb) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/rpremod/read_data_valid_i) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ENBWREN (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/enb) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/elogic/RAM_EMPTY_i) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/ENBWREN (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/enb) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/RSTRAMARSTRAM (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/sinita) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B12/RSTRAMB (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/sinitb) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ADDRARDADDR[10] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[7]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ADDRARDADDR[11] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[8]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ADDRARDADDR[12] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[9]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ADDRARDADDR[13] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[10]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_10) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ADDRARDADDR[3] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[0]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ADDRARDADDR[4] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[1]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ADDRARDADDR[5] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[2]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ADDRARDADDR[6] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[3]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ADDRARDADDR[7] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[4]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ADDRARDADDR[8] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[5]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ADDRARDADDR[9] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addra[6]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ADDRBWRADDR[10] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[7]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ADDRBWRADDR[11] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[8]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ADDRBWRADDR[12] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[9]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ADDRBWRADDR[13] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[10]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_10) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ADDRBWRADDR[3] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[0]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ADDRBWRADDR[4] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[1]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ADDRBWRADDR[5] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[2]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ADDRBWRADDR[6] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[3]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ADDRBWRADDR[7] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[4]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ADDRBWRADDR[8] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[5]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ADDRBWRADDR[9] (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/addrb[6]) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ENARDEN (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/wea) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/flogic/RAM_FULL_i) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ENARDEN (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/wea) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/rpremod/read_data_valid_i) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ENBWREN (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/enb) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/rpremod/ram_valid_i) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ENBWREN (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/enb) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/rpremod/read_data_valid_i) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ENBWREN (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/enb) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/elogic/RAM_EMPTY_i) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/ENBWREN (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/enb) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/RSTRAMARSTRAM (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/sinita) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8 has an input control pin jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/B8/RSTRAMB (net: jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1nc.coreinst/sinitb) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_idct_p/jpeg_idct_core_12_p/B7108 has an input control pin jpeg_idct_p/jpeg_idct_core_12_p/B7108/ADDRARDADDR[10] (net: jpeg_idct_p/jpeg_idct_core_12_p/N118) which is driven by a register (jpeg_idct_p/jpeg_idct_core_12_p/BU6991) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_idct_p/jpeg_idct_core_12_p/B7108 has an input control pin jpeg_idct_p/jpeg_idct_core_12_p/B7108/ADDRARDADDR[4] (net: jpeg_idct_p/jpeg_idct_core_12_p/N124) which is driven by a register (jpeg_idct_p/jpeg_idct_core_12_p/BU7026) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_idct_p/jpeg_idct_core_12_p/B7108 has an input control pin jpeg_idct_p/jpeg_idct_core_12_p/B7108/ADDRARDADDR[5] (net: jpeg_idct_p/jpeg_idct_core_12_p/N123) which is driven by a register (jpeg_idct_p/jpeg_idct_core_12_p/BU7021) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_idct_p/jpeg_idct_core_12_p/B7108 has an input control pin jpeg_idct_p/jpeg_idct_core_12_p/B7108/ADDRARDADDR[6] (net: jpeg_idct_p/jpeg_idct_core_12_p/N122) which is driven by a register (jpeg_idct_p/jpeg_idct_core_12_p/BU7015) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_idct_p/jpeg_idct_core_12_p/B7108 has an input control pin jpeg_idct_p/jpeg_idct_core_12_p/B7108/ADDRARDADDR[7] (net: jpeg_idct_p/jpeg_idct_core_12_p/N121) which is driven by a register (jpeg_idct_p/jpeg_idct_core_12_p/BU7009) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_idct_p/jpeg_idct_core_12_p/B7108 has an input control pin jpeg_idct_p/jpeg_idct_core_12_p/B7108/ADDRARDADDR[8] (net: jpeg_idct_p/jpeg_idct_core_12_p/N120) which is driven by a register (jpeg_idct_p/jpeg_idct_core_12_p/BU7003) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_idct_p/jpeg_idct_core_12_p/B7108 has an input control pin jpeg_idct_p/jpeg_idct_core_12_p/B7108/ADDRARDADDR[9] (net: jpeg_idct_p/jpeg_idct_core_12_p/N119) which is driven by a register (jpeg_idct_p/jpeg_idct_core_12_p/BU6997) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_idct_p/jpeg_idct_core_12_p/B7108 has an input control pin jpeg_idct_p/jpeg_idct_core_12_p/B7108/ADDRBWRADDR[10] (net: jpeg_idct_p/jpeg_idct_core_12_p/N104) which is driven by a register (jpeg_idct_p/jpeg_idct_core_12_p/BU7052) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_idct_p/jpeg_idct_core_12_p/B7108 has an input control pin jpeg_idct_p/jpeg_idct_core_12_p/B7108/ADDRBWRADDR[4] (net: jpeg_idct_p/jpeg_idct_core_12_p/N110) which is driven by a register (jpeg_idct_p/jpeg_idct_core_12_p/BU7069) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_idct_p/jpeg_idct_core_12_p/B7108 has an input control pin jpeg_idct_p/jpeg_idct_core_12_p/B7108/ADDRBWRADDR[5] (net: jpeg_idct_p/jpeg_idct_core_12_p/N109) which is driven by a register (jpeg_idct_p/jpeg_idct_core_12_p/BU7046) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_idct_p/jpeg_idct_core_12_p/B7108 has an input control pin jpeg_idct_p/jpeg_idct_core_12_p/B7108/ADDRBWRADDR[6] (net: jpeg_idct_p/jpeg_idct_core_12_p/N108) which is driven by a register (jpeg_idct_p/jpeg_idct_core_12_p/BU7040) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_idct_p/jpeg_idct_core_12_p/B7108 has an input control pin jpeg_idct_p/jpeg_idct_core_12_p/B7108/ADDRBWRADDR[7] (net: jpeg_idct_p/jpeg_idct_core_12_p/N107) which is driven by a register (jpeg_idct_p/jpeg_idct_core_12_p/BU7034) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_idct_p/jpeg_idct_core_12_p/B7108 has an input control pin jpeg_idct_p/jpeg_idct_core_12_p/B7108/ADDRBWRADDR[8] (net: jpeg_idct_p/jpeg_idct_core_12_p/N106) which is driven by a register (jpeg_idct_p/jpeg_idct_core_12_p/BU7064) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_idct_p/jpeg_idct_core_12_p/B7108 has an input control pin jpeg_idct_p/jpeg_idct_core_12_p/B7108/ADDRBWRADDR[9] (net: jpeg_idct_p/jpeg_idct_core_12_p/N105) which is driven by a register (jpeg_idct_p/jpeg_idct_core_12_p/BU7058) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_idct_p/jpeg_idct_core_12_p/B7108 has an input control pin jpeg_idct_p/jpeg_idct_core_12_p/B7108/ENARDEN (net: jpeg_idct_p/jpeg_idct_core_12_p/N21) which is driven by a register (jpeg_idct_p/jpeg_idct_core_12_p/BU179) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_idct_p/jpeg_idct_core_12_p/B7108 has an input control pin jpeg_idct_p/jpeg_idct_core_12_p/B7108/WEA[0] (net: jpeg_idct_p/jpeg_idct_core_12_p/N21) which is driven by a register (jpeg_idct_p/jpeg_idct_core_12_p/BU179) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ADDRARDADDR[10] (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/addra[7]) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ADDRARDADDR[11] (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/addra[8]) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ADDRARDADDR[12] (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/addra[9]) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_9) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ADDRARDADDR[13] (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/addra[10]) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_10) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ADDRARDADDR[3] (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/addra[0]) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ADDRARDADDR[4] (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/addra[1]) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ADDRARDADDR[5] (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/addra[2]) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ADDRARDADDR[6] (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/addra[3]) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ADDRARDADDR[7] (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/addra[4]) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ADDRARDADDR[8] (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/addra[5]) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ADDRARDADDR[9] (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/addra[6]) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_rd_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ADDRBWRADDR[10] (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/addrb[5]) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_5) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ADDRBWRADDR[11] (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/addrb[6]) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_6) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ADDRBWRADDR[12] (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/addrb[7]) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_7) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ADDRBWRADDR[13] (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/addrb[8]) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_8) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ADDRBWRADDR[5] (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/addrb[0]) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_0) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ADDRBWRADDR[6] (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/addrb[1]) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_1) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ADDRBWRADDR[7] (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/addrb[2]) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_2) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ADDRBWRADDR[8] (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/addrb[3]) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_3) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ADDRBWRADDR[9] (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/addrb[4]) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.cntblk/gen_cntr.gen_wr_cntr/gen_bin_cnt_top.bin_cnt_top/gen_bsc_bin_cnt.bld_bin_cnt/count_4) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ENARDEN (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/ena) which is driven by a register (jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/flogic/RAM_FULL_i) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ENARDEN (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/ena) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/rpremod/ram_valid_i) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ENARDEN (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/ena) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/rpremod/read_data_valid_i) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8 has an input control pin jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/B8/ENARDEN (net: jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.memblk/mem1ncr.coreinst/ena) which is driven by a register (jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.flblk/thrmod/elogic/RAM_EMPTY_i) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Common 17-14] Message 'DRC 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 107 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1063.352 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.058 . Memory (MB): peak = 1063.352 ; gain = 0.000

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 ParallelPlaceIOClockAndInitTop

Phase 1.1.1.1 Pre-Place Cells
Phase 1.1.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1063.352 ; gain = 0.000

Phase 1.1.1.2 Constructing HAPIClkRuleMgr
Phase 1.1.1.2 Constructing HAPIClkRuleMgr | Checksum: 00000000

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1063.352 ; gain = 0.000
WARNING: [Constraints 18-1079] Register jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg and jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_reg and jpeg_input_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_reg and jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/wr_rst_fb are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_reg and jpeg_checkff_fifo_p/BU2/U0/gen_as.fgas/normgen.inblk/rd_rst_int_0 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.1.3 IO and Clk Clean Up

Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr
Phase 1.1.1.3.1 Constructing HAPIClkRuleMgr | Checksum: 00000000

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1063.352 ; gain = 0.000
Phase 1.1.1.3 IO and Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1063.352 ; gain = 0.000

Phase 1.1.1.4 Implementation Feasibility check On IDelay
Phase 1.1.1.4 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1063.352 ; gain = 0.000

Phase 1.1.1.5 Commit IO Placement
Phase 1.1.1.5 Commit IO Placement | Checksum: c44df8a7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1063.352 ; gain = 0.000
Phase 1.1.1 ParallelPlaceIOClockAndInitTop | Checksum: c44df8a7

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1063.352 ; gain = 0.000
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 199f438f3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1063.352 ; gain = 0.000

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Make Others
Phase 1.2.1.1 Make Others | Checksum: 1b54c51c2

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1063.352 ; gain = 0.000
Phase 1.2.1 Place Init Design | Checksum: 290fbf074

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1063.352 ; gain = 0.000
Phase 1.2 Build Placer Netlist Model | Checksum: 290fbf074

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1063.352 ; gain = 0.000

Phase 1.3 Constrain Clocks/Macros
Phase 1.3 Constrain Clocks/Macros | Checksum: 290fbf074

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1063.352 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 290fbf074

Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 1063.352 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1b9f2b92c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:40 . Memory (MB): peak = 1063.352 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b9f2b92c

Time (s): cpu = 00:00:48 ; elapsed = 00:00:40 . Memory (MB): peak = 1063.352 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 22c731715

Time (s): cpu = 00:00:50 ; elapsed = 00:00:42 . Memory (MB): peak = 1063.352 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2411362c8

Time (s): cpu = 00:00:51 ; elapsed = 00:00:43 . Memory (MB): peak = 1063.352 ; gain = 0.000

Phase 3.4 Small Shape Detail Placement
Phase 3.4 Small Shape Detail Placement | Checksum: 18b13028a

Time (s): cpu = 00:01:03 ; elapsed = 00:00:56 . Memory (MB): peak = 1063.352 ; gain = 0.000

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 18b13028a

Time (s): cpu = 00:01:05 ; elapsed = 00:00:59 . Memory (MB): peak = 1063.352 ; gain = 0.000

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 18b13028a

Time (s): cpu = 00:01:05 ; elapsed = 00:00:59 . Memory (MB): peak = 1063.352 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 18b13028a

Time (s): cpu = 00:01:05 ; elapsed = 00:00:59 . Memory (MB): peak = 1063.352 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 18b13028a

Time (s): cpu = 00:01:06 ; elapsed = 00:01:00 . Memory (MB): peak = 1063.352 ; gain = 0.000

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 18b13028a

Time (s): cpu = 00:01:06 ; elapsed = 00:01:01 . Memory (MB): peak = 1063.352 ; gain = 0.000

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 18b13028a

Time (s): cpu = 00:01:06 ; elapsed = 00:01:01 . Memory (MB): peak = 1063.352 ; gain = 0.000

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 18b13028a

Time (s): cpu = 00:01:07 ; elapsed = 00:01:03 . Memory (MB): peak = 1063.352 ; gain = 0.000

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1a0f09ad2

Time (s): cpu = 00:01:07 ; elapsed = 00:01:03 . Memory (MB): peak = 1063.352 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a0f09ad2

Time (s): cpu = 00:01:07 ; elapsed = 00:01:03 . Memory (MB): peak = 1063.352 ; gain = 0.000
Ending Placer Task | Checksum: 161cd0645

Time (s): cpu = 00:01:07 ; elapsed = 00:01:06 . Memory (MB): peak = 1063.352 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:14 ; elapsed = 00:01:11 . Memory (MB): peak = 1063.352 ; gain = 0.000
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 1063.352 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 1063.352 ; gain = 0.000
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.736 . Memory (MB): peak = 1063.352 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1063.352 ; gain = 0.000
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.144 . Memory (MB): peak = 1063.352 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 76492db1 ConstDB: 0 ShapeSum: eb83d894 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: bd147f70

Time (s): cpu = 00:03:02 ; elapsed = 00:02:40 . Memory (MB): peak = 1129.699 ; gain = 66.348

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: bd147f70

Time (s): cpu = 00:03:03 ; elapsed = 00:02:43 . Memory (MB): peak = 1133.551 ; gain = 70.199

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: bd147f70

Time (s): cpu = 00:03:03 ; elapsed = 00:02:43 . Memory (MB): peak = 1133.551 ; gain = 70.199
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 70db9503

Time (s): cpu = 00:03:06 ; elapsed = 00:02:47 . Memory (MB): peak = 1155.223 ; gain = 91.871

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1162614f4

Time (s): cpu = 00:03:13 ; elapsed = 00:02:51 . Memory (MB): peak = 1155.223 ; gain = 91.871

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 251
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 164e6fcf9

Time (s): cpu = 00:03:19 ; elapsed = 00:02:55 . Memory (MB): peak = 1155.223 ; gain = 91.871
Phase 4 Rip-up And Reroute | Checksum: 164e6fcf9

Time (s): cpu = 00:03:19 ; elapsed = 00:02:55 . Memory (MB): peak = 1155.223 ; gain = 91.871

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 164e6fcf9

Time (s): cpu = 00:03:20 ; elapsed = 00:02:55 . Memory (MB): peak = 1155.223 ; gain = 91.871

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 164e6fcf9

Time (s): cpu = 00:03:20 ; elapsed = 00:02:55 . Memory (MB): peak = 1155.223 ; gain = 91.871
Phase 6 Post Hold Fix | Checksum: 164e6fcf9

Time (s): cpu = 00:03:20 ; elapsed = 00:02:55 . Memory (MB): peak = 1155.223 ; gain = 91.871

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.766027 %
  Global Horizontal Routing Utilization  = 0.972151 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 36.036%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 31.5315%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 29.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 39.7059%, No Congested Regions.
Phase 7 Route finalize | Checksum: 164e6fcf9

Time (s): cpu = 00:03:20 ; elapsed = 00:02:55 . Memory (MB): peak = 1155.223 ; gain = 91.871

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 164e6fcf9

Time (s): cpu = 00:03:20 ; elapsed = 00:02:56 . Memory (MB): peak = 1155.223 ; gain = 91.871

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 141f597c9

Time (s): cpu = 00:03:23 ; elapsed = 00:03:00 . Memory (MB): peak = 1155.223 ; gain = 91.871
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:23 ; elapsed = 00:03:00 . Memory (MB): peak = 1155.223 ; gain = 91.871

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
118 Infos, 109 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:31 ; elapsed = 00:03:18 . Memory (MB): peak = 1155.223 ; gain = 91.871
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 1155.223 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:59 . Memory (MB): peak = 1155.223 ; gain = 0.000
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/GrandTheftAuto/mjpeg/jpeg_decoder/jpeg.runs/impl_1/jpeg_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 1155.223 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
report_timing_summary: Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 1155.223 ; gain = 0.000
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
report_power: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 1172.047 ; gain = 16.824
INFO: [Common 17-206] Exiting Vivado at Thu Mar 09 17:59:52 2017...
