Time =                 5000 	| i_rst_n = 1 	| o_decision = 0 	| o_valid = 0 	|
PM_0 = 0 	| PM_1 = 0 	| PM_2 = 0 	| PM_3 = 0 	| 
=========================================
case 1: S0 -> S0
Time =                15000 	| i_rst_n = 1 	| o_decision = 0 	| o_valid = 1 	|
PM_0 = 0 	| PM_1 = 1 	| PM_2 = 2 	| PM_3 = 3 	| 
=========================================
case 2: S0 -> S2
Time =                25000 	| i_rst_n = 1 	| o_decision = 0 	| o_valid = 1 	|
PM_0 = 3 	| PM_1 = 2 	| PM_2 = 1 	| PM_3 = 0 	| 
=========================================
case 3: S2 -> S1
Time =                35000 	| i_rst_n = 1 	| o_decision = 1 	| o_valid = 1 	|
PM_0 = 2 	| PM_1 = 0 	| PM_2 = 0 	| PM_3 = 1 	| 
=========================================
case 4: S1 -> S2
Time =                45000 	| i_rst_n = 1 	| o_decision = 1 	| o_valid = 1 	|
PM_0 = 3 	| PM_1 = 0 	| PM_2 = 1 	| PM_3 = 2 	| 
=========================================
case 5: S2 -> S3
Time =                55000 	| i_rst_n = 1 	| o_decision = 0 	| o_valid = 1 	|
PM_0 = 1 	| PM_1 = 2 	| PM_2 = 3 	| PM_3 = 0 	| 
=========================================
case 6: S3 -> S3
Time =                65000 	| i_rst_n = 1 	| o_decision = 1 	| o_valid = 1 	|
PM_0 = 3 	| PM_1 = 2 	| PM_2 = 1 	| PM_3 = 0 	| 
=========================================
Testbench completed successfully
==================================
- tb_spmu.sv:113: Verilog $finish
