"C:\Program Files\ModelSim\win64/vlib" D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/vid_phy_controller_v2_1_0
"C:\Program Files\ModelSim\win64/vmap" vid_phy_controller_v2_1_0 D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/vid_phy_controller_v2_1_0
"C:\Program Files\ModelSim\win64/vlog"  -64 -L vid_phy_controller_v2_1_0 +incdir+c:\Users\fei_l\AppData\Roaming\Xilinx\Vivado\.cxl.ip/incl -work vid_phy_controller_v2_1_0 -f D:\fpga\24_ddr3_vivado\prj\ddr3.cache\compile_simlib\modelsim/vid_phy_controller_v2_1_0/.cxl.verilog.vid_phy_controller_v2_1_0.vid_phy_controller_v2_1_0.nt64.cmf
"C:\Program Files\ModelSim\win64/vlog"  -64 -L vid_phy_controller_v2_1_0 +incdir+c:\Users\fei_l\AppData\Roaming\Xilinx\Vivado\.cxl.ip/incl -sv -work vid_phy_controller_v2_1_0 -f D:\fpga\24_ddr3_vivado\prj\ddr3.cache\compile_simlib\modelsim/vid_phy_controller_v2_1_0/.cxl.systemverilog.vid_phy_controller_v2_1_0.vid_phy_controller_v2_1_0.nt64.cmf
