
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003663                       # Number of seconds simulated
sim_ticks                                  3663263000                       # Number of ticks simulated
final_tick                                 3663263000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                   1727                       # Simulator instruction rate (inst/s)
host_op_rate                                     1791                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 672037                       # Simulator tick rate (ticks/s)
host_mem_usage                                 681452                       # Number of bytes of host memory used
host_seconds                                  5450.98                       # Real time elapsed on the host
sim_insts                                     9411534                       # Number of instructions simulated
sim_ops                                       9763318                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   3663263000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           84096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          777728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             861824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        84096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         84096                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       152000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          152000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data            12152                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               13466                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          2375                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2375                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           22956583                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          212304713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             235261296                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      22956583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         22956583                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        41493062                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             41493062                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        41493062                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          22956583                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         212304713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            276754358                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       13467                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       9281                       # Number of write requests accepted
system.mem_ctrls.readBursts                     13467                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     9281                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 372160                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  489728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  125952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  861888                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               593984                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   7652                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  7289                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              3746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                79                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               152                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               74                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              151                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              319                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              279                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               209                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               119                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                50                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                80                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              391                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               46                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3663251000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 13467                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 9281                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4835                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     717                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     205                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    137                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    139                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1115                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    444.900448                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   283.909413                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   368.956732                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          236     21.17%     21.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          222     19.91%     41.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          144     12.91%     53.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           93      8.34%     62.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           80      7.17%     69.51% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           41      3.68%     73.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           25      2.24%     75.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           37      3.32%     78.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          237     21.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1115                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          121                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      47.975207                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.025914                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    223.131966                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            118     97.52%     97.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            1      0.83%     98.35% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.83%     99.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1856-1919            1      0.83%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           121                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          121                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.264463                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.246055                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.814131                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              108     89.26%     89.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      1.65%     90.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                4      3.31%     94.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                6      4.96%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.83%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           121                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     93923500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               202954750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   29075000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16151.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34901.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       101.59                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        34.38                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    235.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    162.15                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.06                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.79                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.27                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.02                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4958                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1699                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.26                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.29                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     161036.18                       # Average gap between requests
system.mem_ctrls.pageHitRate                    85.27                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  4976580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2618550                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                33086760                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                4160340                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         66381120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             71911200                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              3182880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       259498200                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        24853920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        690576945                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy             1161333285                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            317.021477                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           3497019750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      3151000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      28128000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2863283500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     64719750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     134964250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    569016500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  3063060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1612875                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 8425200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                6112620                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         20283120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             27389070                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              1089120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        41976510                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        20655360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        832950480                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              963557415                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            263.032498                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           3600251750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      2038000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       8622000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   3454519500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     53789000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      52256500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN     92038000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   3663263000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1114433                       # Number of BP lookups
system.cpu.branchPred.condPredicted            858292                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             25530                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               640318                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  584438                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             91.273086                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  108161                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                118                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           54893                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              54262                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              631                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          242                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3663263000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3663263000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   3663263000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3663263000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    36                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      3663263000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          7326527                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              61083                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       11123129                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1114433                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             746861                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       7133964                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   51518                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  779                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           648                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         1310                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   3441667                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   735                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            7223543                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.598373                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.163323                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1523276     21.09%     21.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  2351233     32.55%     53.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   852421     11.80%     65.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  2496613     34.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7223543                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.152109                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.518199                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   859094                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               2335336                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2908485                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1095331                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  25297                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               537911                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   484                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               10751249                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 73053                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                  25297                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1389093                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  573706                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          16126                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3439570                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1779751                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               10623846                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                 44306                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                651727                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 427401                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 612403                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  15811                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             9597471                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              50147020                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         12595350                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               8835720                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   761751                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                187                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            158                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2012935                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              3817363                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1837697                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2596607                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1095635                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   10589014                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 197                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  10089942                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             10430                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          825892                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      2602810                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             60                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7223543                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.396813                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.921346                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1270031     17.58%     17.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2669218     36.95%     54.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2511454     34.77%     89.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              693546      9.60%     98.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               79292      1.10%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   2      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7223543                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  126224      5.44%      5.44% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      3      0.00%      5.44% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      5.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      5.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      5.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      5.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      5.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      5.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      5.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      5.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      5.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      5.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      5.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      5.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      5.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      5.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      5.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      5.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      5.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      5.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      5.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      5.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      5.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      5.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      5.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      5.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      5.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      5.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      5.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      5.44% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      5.44% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                2032784     87.58%     93.02% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                161914      6.98%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               12      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               4714239     46.72%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  143      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              7      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     46.72% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              3639257     36.07%     82.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1736280     17.21%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               10089942                       # Type of FU issued
system.cpu.iq.rate                           1.377179                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     2320937                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.230025                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           29734750                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          11415306                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     10044315                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  44                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               12410851                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      28                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          2076578                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       291578                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          221                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       166626                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          148                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           137                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  25297                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   94724                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                162187                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            10589219                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               3817363                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1837697                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                145                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     41                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                162116                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            221                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           7253                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        17939                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                25192                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              10062362                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               3628056                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             27580                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             8                       # number of nop insts executed
system.cpu.iew.exec_refs                      5349122                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   960581                       # Number of branches executed
system.cpu.iew.exec_stores                    1721066                       # Number of stores executed
system.cpu.iew.exec_rate                     1.373415                       # Inst execution rate
system.cpu.iew.wb_sent                       10053178                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      10044331                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7096430                       # num instructions producing a value
system.cpu.iew.wb_consumers                   8594527                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.370954                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.825692                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          784157                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             137                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             25068                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      7106692                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.373820                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.041978                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3123666     43.95%     43.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      2341612     32.95%     76.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       290594      4.09%     80.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       527875      7.43%     88.42% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        53903      0.76%     89.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       208991      2.94%     92.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        60758      0.85%     92.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       362566      5.10%     98.08% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       136727      1.92%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7106692                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              9411534                       # Number of instructions committed
system.cpu.commit.committedOps                9763318                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5196856                       # Number of memory references committed
system.cpu.commit.loads                       3525785                       # Number of loads committed
system.cpu.commit.membars                          50                       # Number of memory barriers committed
system.cpu.commit.branches                     934629                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   9040493                       # Number of committed integer instructions.
system.cpu.commit.function_calls               105744                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          4566324     46.77%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             131      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            7      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     46.77% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         3525785     36.11%     82.88% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1671055     17.12%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           9763318                       # Class of committed instruction
system.cpu.commit.bw_lim_events                136727                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     17516985                       # The number of ROB reads
system.cpu.rob.rob_writes                    21211810                       # The number of ROB writes
system.cpu.timesIdled                            1269                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          102984                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     9411534                       # Number of Instructions Simulated
system.cpu.committedOps                       9763318                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.778463                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.778463                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.284583                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.284583                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 11608008                       # number of integer regfile reads
system.cpu.int_regfile_writes                 6838034                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                  41043022                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  2177081                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 5340709                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    103                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3663263000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements             12136                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.996928                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3191730                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             12152                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            262.650592                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle           2736000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.996928                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999808                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999808                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           6455540                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          6455540                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3663263000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      1524113                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1524113                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1667526                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1667526                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data           42                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           42                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data           49                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           49                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       3191639                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3191639                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      3191639                       # number of overall hits
system.cpu.dcache.overall_hits::total         3191639                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data        26749                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         26749                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         3200                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         3200                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           13                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           13                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            2                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data        29949                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          29949                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        29949                       # number of overall misses
system.cpu.dcache.overall_misses::total         29949                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   1140523500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1140523500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    111876000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    111876000                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       753500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       753500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   1252399500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1252399500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   1252399500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1252399500                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1550862                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1550862                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1670726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1670726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data           55                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           55                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           51                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      3221588                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3221588                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      3221588                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3221588                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.017248                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.017248                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001915                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001915                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.236364                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.236364                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.039216                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.039216                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.009296                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009296                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.009296                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009296                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 42637.986467                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42637.986467                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 34961.250000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34961.250000                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 57961.538462                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 57961.538462                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 41817.740158                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41817.740158                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 41817.740158                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41817.740158                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         6291                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              73                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    86.178082                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks        12136                       # number of writebacks
system.cpu.dcache.writebacks::total             12136                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        15340                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        15340                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         2459                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         2459                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           11                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        17799                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17799                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        17799                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17799                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data        11409                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        11409                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          741                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          741                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data        12150                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        12150                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data        12150                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        12150                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    438684000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    438684000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     27031000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     27031000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        43000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        43000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    465715000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    465715000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    465715000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    465715000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.007357                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007357                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000444                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000444                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.036364                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.036364                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.003771                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003771                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.003771                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003771                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 38450.696818                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38450.696818                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 36479.082321                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 36479.082321                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        21500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        21500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 38330.452675                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 38330.452675                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 38330.452675                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 38330.452675                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3663263000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3663263000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3663263000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               866                       # number of replacements
system.cpu.icache.tags.tagsinuse           405.115537                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3440103                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1314                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2618.038813                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   405.115537                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.791241                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.791241                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          339                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           6884626                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          6884626                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3663263000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      3440103                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3440103                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       3440103                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3440103                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      3440103                       # number of overall hits
system.cpu.icache.overall_hits::total         3440103                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1553                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1553                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1553                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1553                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1553                       # number of overall misses
system.cpu.icache.overall_misses::total          1553                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    103498482                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    103498482                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    103498482                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    103498482                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    103498482                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    103498482                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      3441656                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3441656                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      3441656                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3441656                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      3441656                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3441656                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000451                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000451                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000451                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000451                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000451                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000451                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 66644.225370                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66644.225370                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 66644.225370                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66644.225370                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 66644.225370                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66644.225370                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        28559                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           99                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               313                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    91.242812                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    49.500000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          866                       # number of writebacks
system.cpu.icache.writebacks::total               866                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          238                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          238                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          238                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          238                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          238                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          238                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1315                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1315                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1315                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1315                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1315                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1315                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     89707483                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     89707483                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     89707483                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     89707483                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     89707483                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     89707483                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000382                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000382                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000382                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000382                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000382                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 68218.618251                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 68218.618251                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 68218.618251                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 68218.618251                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 68218.618251                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 68218.618251                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   3663263000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   3663263000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests         26469                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        13004                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests         3721                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   3663263000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12725                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2375                       # Transaction distribution
system.membus.trans_dist::WritebackClean        10627                       # Transaction distribution
system.membus.trans_dist::ReadExReq               741                       # Transaction distribution
system.membus.trans_dist::ReadExResp              741                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1315                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         11411                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3495                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        36440                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  39935                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       139520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1554432                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1693952                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             13467                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.276454                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.447260                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    9744     72.35%     72.35% # Request fanout histogram
system.membus.snoop_fanout::1                    3723     27.65%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               13467                       # Request fanout histogram
system.membus.reqLayer0.occupancy            81374500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6973742                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           63626987                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              1.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
