- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 1
  instruction: (bvand (var a 1) (var b 1))
  instruction_name: and
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and1_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_and1_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 1
  instruction: (bvor (var a 1) (var b 1))
  instruction_name: or
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or1_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_or1_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 1
  instruction: (bvxor (var a 1) (var b 1))
  instruction_name: xor
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor1_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_xor1_2
- architecture: xilinx-ultrascale-plus
  arity: 1
  bitwidth: 1
  instruction: (bvnot (var a 1))
  instruction_name: not
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not1_1.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_not1_1
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 1
  instruction: (bvadd (var a 1) (var b 1))
  instruction_name: add
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add1_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_add1_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 1
  instruction: (bvsub (var a 1) (var b 1))
  instruction_name: sub
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub1_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_sub1_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 1
  instruction: (bool->bitvector (bveq (var a 1) (var b 1)))
  instruction_name: eq
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq1_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_eq1_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 1
  instruction: (bool->bitvector (not (bveq (var a 1) (var b 1))))
  instruction_name: neq
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq1_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_neq1_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 1
  instruction: (bool->bitvector (bvugt (var a 1) (var b 1)))
  instruction_name: ugt
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt1_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_ugt1_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 1
  instruction: (bool->bitvector (bvult (var a 1) (var b 1)))
  instruction_name: ult
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult1_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_ult1_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 1
  instruction: (bool->bitvector (bvuge (var a 1) (var b 1)))
  instruction_name: uge
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge1_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_uge1_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 1
  instruction: (bool->bitvector (bvule (var a 1) (var b 1)))
  instruction_name: ule
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule1_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_ule1_2
- architecture: xilinx-ultrascale-plus
  arity: 3
  bitwidth: 1
  instruction: (circt-comb-mux (var a 1) (var b 1) (var c 1))
  instruction_name: mux
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux1_3.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_mux1_3
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 1
  instruction: (bvand (var a 1) (var b 1))
  instruction_name: and
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_and1_2.v
  verilog_module_name: lakeroad_lattice_ecp5_and1_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 1
  instruction: (bvor (var a 1) (var b 1))
  instruction_name: or
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_or1_2.v
  verilog_module_name: lakeroad_lattice_ecp5_or1_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 1
  instruction: (bvxor (var a 1) (var b 1))
  instruction_name: xor
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_xor1_2.v
  verilog_module_name: lakeroad_lattice_ecp5_xor1_2
- architecture: lattice-ecp5
  arity: 1
  bitwidth: 1
  instruction: (bvnot (var a 1))
  instruction_name: not
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_not1_1.v
  verilog_module_name: lakeroad_lattice_ecp5_not1_1
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 1
  instruction: (bvadd (var a 1) (var b 1))
  instruction_name: add
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_add1_2.v
  verilog_module_name: lakeroad_lattice_ecp5_add1_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 1
  instruction: (bvsub (var a 1) (var b 1))
  instruction_name: sub
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_sub1_2.v
  verilog_module_name: lakeroad_lattice_ecp5_sub1_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 1
  instruction: (bool->bitvector (bveq (var a 1) (var b 1)))
  instruction_name: eq
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_eq1_2.v
  verilog_module_name: lakeroad_lattice_ecp5_eq1_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 1
  instruction: (bool->bitvector (not (bveq (var a 1) (var b 1))))
  instruction_name: neq
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_neq1_2.v
  verilog_module_name: lakeroad_lattice_ecp5_neq1_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 1
  instruction: (bool->bitvector (bvugt (var a 1) (var b 1)))
  instruction_name: ugt
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_ugt1_2.v
  verilog_module_name: lakeroad_lattice_ecp5_ugt1_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 1
  instruction: (bool->bitvector (bvult (var a 1) (var b 1)))
  instruction_name: ult
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_ult1_2.v
  verilog_module_name: lakeroad_lattice_ecp5_ult1_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 1
  instruction: (bool->bitvector (bvuge (var a 1) (var b 1)))
  instruction_name: uge
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_uge1_2.v
  verilog_module_name: lakeroad_lattice_ecp5_uge1_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 1
  instruction: (bool->bitvector (bvule (var a 1) (var b 1)))
  instruction_name: ule
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_ule1_2.v
  verilog_module_name: lakeroad_lattice_ecp5_ule1_2
- architecture: lattice-ecp5
  arity: 3
  bitwidth: 1
  instruction: (circt-comb-mux (var a 1) (var b 1) (var c 1))
  instruction_name: mux
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_mux1_3.v
  verilog_module_name: lakeroad_lattice_ecp5_mux1_3
- architecture: sofa
  arity: 2
  bitwidth: 1
  instruction: (bvand (var a 1) (var b 1))
  instruction_name: and
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_and1_2.v
  verilog_module_name: lakeroad_sofa_and1_2
- architecture: sofa
  arity: 2
  bitwidth: 1
  instruction: (bvor (var a 1) (var b 1))
  instruction_name: or
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_or1_2.v
  verilog_module_name: lakeroad_sofa_or1_2
- architecture: sofa
  arity: 2
  bitwidth: 1
  instruction: (bvxor (var a 1) (var b 1))
  instruction_name: xor
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_xor1_2.v
  verilog_module_name: lakeroad_sofa_xor1_2
- architecture: sofa
  arity: 1
  bitwidth: 1
  instruction: (bvnot (var a 1))
  instruction_name: not
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_not1_1.v
  verilog_module_name: lakeroad_sofa_not1_1
- architecture: sofa
  arity: 3
  bitwidth: 1
  instruction: (circt-comb-mux (var a 1) (var b 1) (var c 1))
  instruction_name: mux
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_mux1_3.v
  verilog_module_name: lakeroad_sofa_mux1_3
- architecture: sofa
  arity: 2
  bitwidth: 1
  instruction: (bvadd (var a 1) (var b 1))
  instruction_name: add
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_add1_2.v
  verilog_module_name: lakeroad_sofa_add1_2
- architecture: sofa
  arity: 2
  bitwidth: 1
  instruction: (bvsub (var a 1) (var b 1))
  instruction_name: sub
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_sub1_2.v
  verilog_module_name: lakeroad_sofa_sub1_2
- architecture: sofa
  arity: 2
  bitwidth: 1
  instruction: (bool->bitvector (bveq (var a 1) (var b 1)))
  instruction_name: eq
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_eq1_2.v
  verilog_module_name: lakeroad_sofa_eq1_2
- architecture: sofa
  arity: 2
  bitwidth: 1
  instruction: (bool->bitvector (not (bveq (var a 1) (var b 1))))
  instruction_name: neq
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_neq1_2.v
  verilog_module_name: lakeroad_sofa_neq1_2
- architecture: sofa
  arity: 2
  bitwidth: 1
  instruction: (bool->bitvector (bvugt (var a 1) (var b 1)))
  instruction_name: ugt
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_ugt1_2.v
  verilog_module_name: lakeroad_sofa_ugt1_2
- architecture: sofa
  arity: 2
  bitwidth: 1
  instruction: (bool->bitvector (bvult (var a 1) (var b 1)))
  instruction_name: ult
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_ult1_2.v
  verilog_module_name: lakeroad_sofa_ult1_2
- architecture: sofa
  arity: 2
  bitwidth: 1
  instruction: (bool->bitvector (bvuge (var a 1) (var b 1)))
  instruction_name: uge
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_uge1_2.v
  verilog_module_name: lakeroad_sofa_uge1_2
- architecture: sofa
  arity: 2
  bitwidth: 1
  instruction: (bool->bitvector (bvule (var a 1) (var b 1)))
  instruction_name: ule
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_ule1_2.v
  verilog_module_name: lakeroad_sofa_ule1_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 2
  instruction: (bvand (var a 2) (var b 2))
  instruction_name: and
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and2_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_and2_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 2
  instruction: (bvor (var a 2) (var b 2))
  instruction_name: or
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or2_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_or2_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 2
  instruction: (bvxor (var a 2) (var b 2))
  instruction_name: xor
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor2_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_xor2_2
- architecture: xilinx-ultrascale-plus
  arity: 1
  bitwidth: 2
  instruction: (bvnot (var a 2))
  instruction_name: not
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not2_1.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_not2_1
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 2
  instruction: (bvadd (var a 2) (var b 2))
  instruction_name: add
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add2_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_add2_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 2
  instruction: (bvsub (var a 2) (var b 2))
  instruction_name: sub
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub2_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_sub2_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 2
  instruction: (bool->bitvector (bveq (var a 2) (var b 2)))
  instruction_name: eq
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq2_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_eq2_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 2
  instruction: (bool->bitvector (not (bveq (var a 2) (var b 2))))
  instruction_name: neq
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq2_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_neq2_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 2
  instruction: (bool->bitvector (bvugt (var a 2) (var b 2)))
  instruction_name: ugt
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt2_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_ugt2_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 2
  instruction: (bool->bitvector (bvult (var a 2) (var b 2)))
  instruction_name: ult
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult2_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_ult2_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 2
  instruction: (bool->bitvector (bvuge (var a 2) (var b 2)))
  instruction_name: uge
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge2_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_uge2_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 2
  instruction: (bool->bitvector (bvule (var a 2) (var b 2)))
  instruction_name: ule
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule2_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_ule2_2
- architecture: xilinx-ultrascale-plus
  arity: 3
  bitwidth: 2
  instruction: (circt-comb-mux (var a 1) (var b 2) (var c 2))
  instruction_name: mux
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux2_3.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_mux2_3
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 2
  instruction: (bvand (var a 2) (var b 2))
  instruction_name: and
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_and2_2.v
  verilog_module_name: lakeroad_lattice_ecp5_and2_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 2
  instruction: (bvor (var a 2) (var b 2))
  instruction_name: or
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_or2_2.v
  verilog_module_name: lakeroad_lattice_ecp5_or2_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 2
  instruction: (bvxor (var a 2) (var b 2))
  instruction_name: xor
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_xor2_2.v
  verilog_module_name: lakeroad_lattice_ecp5_xor2_2
- architecture: lattice-ecp5
  arity: 1
  bitwidth: 2
  instruction: (bvnot (var a 2))
  instruction_name: not
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_not2_1.v
  verilog_module_name: lakeroad_lattice_ecp5_not2_1
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 2
  instruction: (bvadd (var a 2) (var b 2))
  instruction_name: add
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_add2_2.v
  verilog_module_name: lakeroad_lattice_ecp5_add2_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 2
  instruction: (bvsub (var a 2) (var b 2))
  instruction_name: sub
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_sub2_2.v
  verilog_module_name: lakeroad_lattice_ecp5_sub2_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 2
  instruction: (bool->bitvector (bveq (var a 2) (var b 2)))
  instruction_name: eq
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_eq2_2.v
  verilog_module_name: lakeroad_lattice_ecp5_eq2_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 2
  instruction: (bool->bitvector (not (bveq (var a 2) (var b 2))))
  instruction_name: neq
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_neq2_2.v
  verilog_module_name: lakeroad_lattice_ecp5_neq2_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 2
  instruction: (bool->bitvector (bvugt (var a 2) (var b 2)))
  instruction_name: ugt
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_ugt2_2.v
  verilog_module_name: lakeroad_lattice_ecp5_ugt2_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 2
  instruction: (bool->bitvector (bvult (var a 2) (var b 2)))
  instruction_name: ult
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_ult2_2.v
  verilog_module_name: lakeroad_lattice_ecp5_ult2_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 2
  instruction: (bool->bitvector (bvuge (var a 2) (var b 2)))
  instruction_name: uge
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_uge2_2.v
  verilog_module_name: lakeroad_lattice_ecp5_uge2_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 2
  instruction: (bool->bitvector (bvule (var a 2) (var b 2)))
  instruction_name: ule
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_ule2_2.v
  verilog_module_name: lakeroad_lattice_ecp5_ule2_2
- architecture: lattice-ecp5
  arity: 3
  bitwidth: 2
  instruction: (circt-comb-mux (var a 1) (var b 2) (var c 2))
  instruction_name: mux
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_mux2_3.v
  verilog_module_name: lakeroad_lattice_ecp5_mux2_3
- architecture: sofa
  arity: 2
  bitwidth: 2
  instruction: (bvand (var a 2) (var b 2))
  instruction_name: and
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_and2_2.v
  verilog_module_name: lakeroad_sofa_and2_2
- architecture: sofa
  arity: 2
  bitwidth: 2
  instruction: (bvor (var a 2) (var b 2))
  instruction_name: or
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_or2_2.v
  verilog_module_name: lakeroad_sofa_or2_2
- architecture: sofa
  arity: 2
  bitwidth: 2
  instruction: (bvxor (var a 2) (var b 2))
  instruction_name: xor
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_xor2_2.v
  verilog_module_name: lakeroad_sofa_xor2_2
- architecture: sofa
  arity: 1
  bitwidth: 2
  instruction: (bvnot (var a 2))
  instruction_name: not
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_not2_1.v
  verilog_module_name: lakeroad_sofa_not2_1
- architecture: sofa
  arity: 3
  bitwidth: 2
  instruction: (circt-comb-mux (var a 1) (var b 2) (var c 2))
  instruction_name: mux
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_mux2_3.v
  verilog_module_name: lakeroad_sofa_mux2_3
- architecture: sofa
  arity: 2
  bitwidth: 2
  instruction: (bvadd (var a 2) (var b 2))
  instruction_name: add
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_add2_2.v
  verilog_module_name: lakeroad_sofa_add2_2
- architecture: sofa
  arity: 2
  bitwidth: 2
  instruction: (bvsub (var a 2) (var b 2))
  instruction_name: sub
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_sub2_2.v
  verilog_module_name: lakeroad_sofa_sub2_2
- architecture: sofa
  arity: 2
  bitwidth: 2
  instruction: (bool->bitvector (bveq (var a 2) (var b 2)))
  instruction_name: eq
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_eq2_2.v
  verilog_module_name: lakeroad_sofa_eq2_2
- architecture: sofa
  arity: 2
  bitwidth: 2
  instruction: (bool->bitvector (not (bveq (var a 2) (var b 2))))
  instruction_name: neq
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_neq2_2.v
  verilog_module_name: lakeroad_sofa_neq2_2
- architecture: sofa
  arity: 2
  bitwidth: 2
  instruction: (bool->bitvector (bvugt (var a 2) (var b 2)))
  instruction_name: ugt
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_ugt2_2.v
  verilog_module_name: lakeroad_sofa_ugt2_2
- architecture: sofa
  arity: 2
  bitwidth: 2
  instruction: (bool->bitvector (bvult (var a 2) (var b 2)))
  instruction_name: ult
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_ult2_2.v
  verilog_module_name: lakeroad_sofa_ult2_2
- architecture: sofa
  arity: 2
  bitwidth: 2
  instruction: (bool->bitvector (bvuge (var a 2) (var b 2)))
  instruction_name: uge
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_uge2_2.v
  verilog_module_name: lakeroad_sofa_uge2_2
- architecture: sofa
  arity: 2
  bitwidth: 2
  instruction: (bool->bitvector (bvule (var a 2) (var b 2)))
  instruction_name: ule
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_ule2_2.v
  verilog_module_name: lakeroad_sofa_ule2_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 3
  instruction: (bvand (var a 3) (var b 3))
  instruction_name: and
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and3_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_and3_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 3
  instruction: (bvor (var a 3) (var b 3))
  instruction_name: or
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or3_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_or3_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 3
  instruction: (bvxor (var a 3) (var b 3))
  instruction_name: xor
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor3_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_xor3_2
- architecture: xilinx-ultrascale-plus
  arity: 1
  bitwidth: 3
  instruction: (bvnot (var a 3))
  instruction_name: not
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not3_1.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_not3_1
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 3
  instruction: (bvadd (var a 3) (var b 3))
  instruction_name: add
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add3_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_add3_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 3
  instruction: (bvsub (var a 3) (var b 3))
  instruction_name: sub
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub3_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_sub3_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 3
  instruction: (bool->bitvector (bveq (var a 3) (var b 3)))
  instruction_name: eq
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq3_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_eq3_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 3
  instruction: (bool->bitvector (not (bveq (var a 3) (var b 3))))
  instruction_name: neq
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq3_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_neq3_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 3
  instruction: (bool->bitvector (bvugt (var a 3) (var b 3)))
  instruction_name: ugt
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt3_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_ugt3_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 3
  instruction: (bool->bitvector (bvult (var a 3) (var b 3)))
  instruction_name: ult
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult3_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_ult3_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 3
  instruction: (bool->bitvector (bvuge (var a 3) (var b 3)))
  instruction_name: uge
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge3_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_uge3_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 3
  instruction: (bool->bitvector (bvule (var a 3) (var b 3)))
  instruction_name: ule
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule3_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_ule3_2
- architecture: xilinx-ultrascale-plus
  arity: 3
  bitwidth: 3
  instruction: (circt-comb-mux (var a 1) (var b 3) (var c 3))
  instruction_name: mux
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux3_3.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_mux3_3
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 3
  instruction: (bvand (var a 3) (var b 3))
  instruction_name: and
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_and3_2.v
  verilog_module_name: lakeroad_lattice_ecp5_and3_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 3
  instruction: (bvor (var a 3) (var b 3))
  instruction_name: or
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_or3_2.v
  verilog_module_name: lakeroad_lattice_ecp5_or3_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 3
  instruction: (bvxor (var a 3) (var b 3))
  instruction_name: xor
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_xor3_2.v
  verilog_module_name: lakeroad_lattice_ecp5_xor3_2
- architecture: lattice-ecp5
  arity: 1
  bitwidth: 3
  instruction: (bvnot (var a 3))
  instruction_name: not
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_not3_1.v
  verilog_module_name: lakeroad_lattice_ecp5_not3_1
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 3
  instruction: (bvadd (var a 3) (var b 3))
  instruction_name: add
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_add3_2.v
  verilog_module_name: lakeroad_lattice_ecp5_add3_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 3
  instruction: (bvsub (var a 3) (var b 3))
  instruction_name: sub
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_sub3_2.v
  verilog_module_name: lakeroad_lattice_ecp5_sub3_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 3
  instruction: (bool->bitvector (bveq (var a 3) (var b 3)))
  instruction_name: eq
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_eq3_2.v
  verilog_module_name: lakeroad_lattice_ecp5_eq3_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 3
  instruction: (bool->bitvector (not (bveq (var a 3) (var b 3))))
  instruction_name: neq
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_neq3_2.v
  verilog_module_name: lakeroad_lattice_ecp5_neq3_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 3
  instruction: (bool->bitvector (bvugt (var a 3) (var b 3)))
  instruction_name: ugt
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_ugt3_2.v
  verilog_module_name: lakeroad_lattice_ecp5_ugt3_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 3
  instruction: (bool->bitvector (bvult (var a 3) (var b 3)))
  instruction_name: ult
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_ult3_2.v
  verilog_module_name: lakeroad_lattice_ecp5_ult3_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 3
  instruction: (bool->bitvector (bvuge (var a 3) (var b 3)))
  instruction_name: uge
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_uge3_2.v
  verilog_module_name: lakeroad_lattice_ecp5_uge3_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 3
  instruction: (bool->bitvector (bvule (var a 3) (var b 3)))
  instruction_name: ule
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_ule3_2.v
  verilog_module_name: lakeroad_lattice_ecp5_ule3_2
- architecture: lattice-ecp5
  arity: 3
  bitwidth: 3
  instruction: (circt-comb-mux (var a 1) (var b 3) (var c 3))
  instruction_name: mux
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_mux3_3.v
  verilog_module_name: lakeroad_lattice_ecp5_mux3_3
- architecture: sofa
  arity: 2
  bitwidth: 3
  instruction: (bvand (var a 3) (var b 3))
  instruction_name: and
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_and3_2.v
  verilog_module_name: lakeroad_sofa_and3_2
- architecture: sofa
  arity: 2
  bitwidth: 3
  instruction: (bvor (var a 3) (var b 3))
  instruction_name: or
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_or3_2.v
  verilog_module_name: lakeroad_sofa_or3_2
- architecture: sofa
  arity: 2
  bitwidth: 3
  instruction: (bvxor (var a 3) (var b 3))
  instruction_name: xor
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_xor3_2.v
  verilog_module_name: lakeroad_sofa_xor3_2
- architecture: sofa
  arity: 1
  bitwidth: 3
  instruction: (bvnot (var a 3))
  instruction_name: not
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_not3_1.v
  verilog_module_name: lakeroad_sofa_not3_1
- architecture: sofa
  arity: 3
  bitwidth: 3
  instruction: (circt-comb-mux (var a 1) (var b 3) (var c 3))
  instruction_name: mux
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_mux3_3.v
  verilog_module_name: lakeroad_sofa_mux3_3
- architecture: sofa
  arity: 2
  bitwidth: 3
  instruction: (bvadd (var a 3) (var b 3))
  instruction_name: add
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_add3_2.v
  verilog_module_name: lakeroad_sofa_add3_2
- architecture: sofa
  arity: 2
  bitwidth: 3
  instruction: (bvsub (var a 3) (var b 3))
  instruction_name: sub
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_sub3_2.v
  verilog_module_name: lakeroad_sofa_sub3_2
- architecture: sofa
  arity: 2
  bitwidth: 3
  instruction: (bool->bitvector (bveq (var a 3) (var b 3)))
  instruction_name: eq
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_eq3_2.v
  verilog_module_name: lakeroad_sofa_eq3_2
- architecture: sofa
  arity: 2
  bitwidth: 3
  instruction: (bool->bitvector (not (bveq (var a 3) (var b 3))))
  instruction_name: neq
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_neq3_2.v
  verilog_module_name: lakeroad_sofa_neq3_2
- architecture: sofa
  arity: 2
  bitwidth: 3
  instruction: (bool->bitvector (bvugt (var a 3) (var b 3)))
  instruction_name: ugt
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_ugt3_2.v
  verilog_module_name: lakeroad_sofa_ugt3_2
- architecture: sofa
  arity: 2
  bitwidth: 3
  instruction: (bool->bitvector (bvult (var a 3) (var b 3)))
  instruction_name: ult
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_ult3_2.v
  verilog_module_name: lakeroad_sofa_ult3_2
- architecture: sofa
  arity: 2
  bitwidth: 3
  instruction: (bool->bitvector (bvuge (var a 3) (var b 3)))
  instruction_name: uge
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_uge3_2.v
  verilog_module_name: lakeroad_sofa_uge3_2
- architecture: sofa
  arity: 2
  bitwidth: 3
  instruction: (bool->bitvector (bvule (var a 3) (var b 3)))
  instruction_name: ule
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_ule3_2.v
  verilog_module_name: lakeroad_sofa_ule3_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 4
  instruction: (bvand (var a 4) (var b 4))
  instruction_name: and
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and4_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_and4_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 4
  instruction: (bvor (var a 4) (var b 4))
  instruction_name: or
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or4_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_or4_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 4
  instruction: (bvxor (var a 4) (var b 4))
  instruction_name: xor
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor4_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_xor4_2
- architecture: xilinx-ultrascale-plus
  arity: 1
  bitwidth: 4
  instruction: (bvnot (var a 4))
  instruction_name: not
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not4_1.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_not4_1
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 4
  instruction: (bvadd (var a 4) (var b 4))
  instruction_name: add
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add4_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_add4_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 4
  instruction: (bvsub (var a 4) (var b 4))
  instruction_name: sub
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub4_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_sub4_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 4
  instruction: (bool->bitvector (bveq (var a 4) (var b 4)))
  instruction_name: eq
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq4_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_eq4_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 4
  instruction: (bool->bitvector (not (bveq (var a 4) (var b 4))))
  instruction_name: neq
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq4_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_neq4_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 4
  instruction: (bool->bitvector (bvugt (var a 4) (var b 4)))
  instruction_name: ugt
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt4_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_ugt4_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 4
  instruction: (bool->bitvector (bvult (var a 4) (var b 4)))
  instruction_name: ult
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult4_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_ult4_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 4
  instruction: (bool->bitvector (bvuge (var a 4) (var b 4)))
  instruction_name: uge
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge4_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_uge4_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 4
  instruction: (bool->bitvector (bvule (var a 4) (var b 4)))
  instruction_name: ule
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule4_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_ule4_2
- architecture: xilinx-ultrascale-plus
  arity: 3
  bitwidth: 4
  instruction: (circt-comb-mux (var a 1) (var b 4) (var c 4))
  instruction_name: mux
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux4_3.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_mux4_3
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 4
  instruction: (bvand (var a 4) (var b 4))
  instruction_name: and
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_and4_2.v
  verilog_module_name: lakeroad_lattice_ecp5_and4_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 4
  instruction: (bvor (var a 4) (var b 4))
  instruction_name: or
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_or4_2.v
  verilog_module_name: lakeroad_lattice_ecp5_or4_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 4
  instruction: (bvxor (var a 4) (var b 4))
  instruction_name: xor
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_xor4_2.v
  verilog_module_name: lakeroad_lattice_ecp5_xor4_2
- architecture: lattice-ecp5
  arity: 1
  bitwidth: 4
  instruction: (bvnot (var a 4))
  instruction_name: not
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_not4_1.v
  verilog_module_name: lakeroad_lattice_ecp5_not4_1
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 4
  instruction: (bvadd (var a 4) (var b 4))
  instruction_name: add
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_add4_2.v
  verilog_module_name: lakeroad_lattice_ecp5_add4_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 4
  instruction: (bvsub (var a 4) (var b 4))
  instruction_name: sub
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_sub4_2.v
  verilog_module_name: lakeroad_lattice_ecp5_sub4_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 4
  instruction: (bool->bitvector (bveq (var a 4) (var b 4)))
  instruction_name: eq
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_eq4_2.v
  verilog_module_name: lakeroad_lattice_ecp5_eq4_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 4
  instruction: (bool->bitvector (not (bveq (var a 4) (var b 4))))
  instruction_name: neq
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_neq4_2.v
  verilog_module_name: lakeroad_lattice_ecp5_neq4_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 4
  instruction: (bool->bitvector (bvugt (var a 4) (var b 4)))
  instruction_name: ugt
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_ugt4_2.v
  verilog_module_name: lakeroad_lattice_ecp5_ugt4_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 4
  instruction: (bool->bitvector (bvult (var a 4) (var b 4)))
  instruction_name: ult
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_ult4_2.v
  verilog_module_name: lakeroad_lattice_ecp5_ult4_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 4
  instruction: (bool->bitvector (bvuge (var a 4) (var b 4)))
  instruction_name: uge
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_uge4_2.v
  verilog_module_name: lakeroad_lattice_ecp5_uge4_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 4
  instruction: (bool->bitvector (bvule (var a 4) (var b 4)))
  instruction_name: ule
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_ule4_2.v
  verilog_module_name: lakeroad_lattice_ecp5_ule4_2
- architecture: lattice-ecp5
  arity: 3
  bitwidth: 4
  instruction: (circt-comb-mux (var a 1) (var b 4) (var c 4))
  instruction_name: mux
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_mux4_3.v
  verilog_module_name: lakeroad_lattice_ecp5_mux4_3
- architecture: sofa
  arity: 2
  bitwidth: 4
  instruction: (bvand (var a 4) (var b 4))
  instruction_name: and
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_and4_2.v
  verilog_module_name: lakeroad_sofa_and4_2
- architecture: sofa
  arity: 2
  bitwidth: 4
  instruction: (bvor (var a 4) (var b 4))
  instruction_name: or
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_or4_2.v
  verilog_module_name: lakeroad_sofa_or4_2
- architecture: sofa
  arity: 2
  bitwidth: 4
  instruction: (bvxor (var a 4) (var b 4))
  instruction_name: xor
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_xor4_2.v
  verilog_module_name: lakeroad_sofa_xor4_2
- architecture: sofa
  arity: 1
  bitwidth: 4
  instruction: (bvnot (var a 4))
  instruction_name: not
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_not4_1.v
  verilog_module_name: lakeroad_sofa_not4_1
- architecture: sofa
  arity: 3
  bitwidth: 4
  instruction: (circt-comb-mux (var a 1) (var b 4) (var c 4))
  instruction_name: mux
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_mux4_3.v
  verilog_module_name: lakeroad_sofa_mux4_3
- architecture: sofa
  arity: 2
  bitwidth: 4
  instruction: (bvadd (var a 4) (var b 4))
  instruction_name: add
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_add4_2.v
  verilog_module_name: lakeroad_sofa_add4_2
- architecture: sofa
  arity: 2
  bitwidth: 4
  instruction: (bvsub (var a 4) (var b 4))
  instruction_name: sub
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_sub4_2.v
  verilog_module_name: lakeroad_sofa_sub4_2
- architecture: sofa
  arity: 2
  bitwidth: 4
  instruction: (bool->bitvector (bveq (var a 4) (var b 4)))
  instruction_name: eq
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_eq4_2.v
  verilog_module_name: lakeroad_sofa_eq4_2
- architecture: sofa
  arity: 2
  bitwidth: 4
  instruction: (bool->bitvector (not (bveq (var a 4) (var b 4))))
  instruction_name: neq
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_neq4_2.v
  verilog_module_name: lakeroad_sofa_neq4_2
- architecture: sofa
  arity: 2
  bitwidth: 4
  instruction: (bool->bitvector (bvugt (var a 4) (var b 4)))
  instruction_name: ugt
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_ugt4_2.v
  verilog_module_name: lakeroad_sofa_ugt4_2
- architecture: sofa
  arity: 2
  bitwidth: 4
  instruction: (bool->bitvector (bvult (var a 4) (var b 4)))
  instruction_name: ult
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_ult4_2.v
  verilog_module_name: lakeroad_sofa_ult4_2
- architecture: sofa
  arity: 2
  bitwidth: 4
  instruction: (bool->bitvector (bvuge (var a 4) (var b 4)))
  instruction_name: uge
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_uge4_2.v
  verilog_module_name: lakeroad_sofa_uge4_2
- architecture: sofa
  arity: 2
  bitwidth: 4
  instruction: (bool->bitvector (bvule (var a 4) (var b 4)))
  instruction_name: ule
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_ule4_2.v
  verilog_module_name: lakeroad_sofa_ule4_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 5
  instruction: (bvand (var a 5) (var b 5))
  instruction_name: and
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and5_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_and5_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 5
  instruction: (bvor (var a 5) (var b 5))
  instruction_name: or
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or5_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_or5_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 5
  instruction: (bvxor (var a 5) (var b 5))
  instruction_name: xor
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor5_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_xor5_2
- architecture: xilinx-ultrascale-plus
  arity: 1
  bitwidth: 5
  instruction: (bvnot (var a 5))
  instruction_name: not
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not5_1.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_not5_1
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 5
  instruction: (bvadd (var a 5) (var b 5))
  instruction_name: add
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add5_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_add5_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 5
  instruction: (bvsub (var a 5) (var b 5))
  instruction_name: sub
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub5_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_sub5_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 5
  instruction: (bool->bitvector (bveq (var a 5) (var b 5)))
  instruction_name: eq
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq5_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_eq5_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 5
  instruction: (bool->bitvector (not (bveq (var a 5) (var b 5))))
  instruction_name: neq
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq5_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_neq5_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 5
  instruction: (bool->bitvector (bvugt (var a 5) (var b 5)))
  instruction_name: ugt
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt5_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_ugt5_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 5
  instruction: (bool->bitvector (bvult (var a 5) (var b 5)))
  instruction_name: ult
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult5_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_ult5_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 5
  instruction: (bool->bitvector (bvuge (var a 5) (var b 5)))
  instruction_name: uge
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge5_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_uge5_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 5
  instruction: (bool->bitvector (bvule (var a 5) (var b 5)))
  instruction_name: ule
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule5_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_ule5_2
- architecture: xilinx-ultrascale-plus
  arity: 3
  bitwidth: 5
  instruction: (circt-comb-mux (var a 1) (var b 5) (var c 5))
  instruction_name: mux
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux5_3.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_mux5_3
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 5
  instruction: (bvand (var a 5) (var b 5))
  instruction_name: and
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_and5_2.v
  verilog_module_name: lakeroad_lattice_ecp5_and5_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 5
  instruction: (bvor (var a 5) (var b 5))
  instruction_name: or
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_or5_2.v
  verilog_module_name: lakeroad_lattice_ecp5_or5_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 5
  instruction: (bvxor (var a 5) (var b 5))
  instruction_name: xor
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_xor5_2.v
  verilog_module_name: lakeroad_lattice_ecp5_xor5_2
- architecture: lattice-ecp5
  arity: 1
  bitwidth: 5
  instruction: (bvnot (var a 5))
  instruction_name: not
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_not5_1.v
  verilog_module_name: lakeroad_lattice_ecp5_not5_1
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 5
  instruction: (bvadd (var a 5) (var b 5))
  instruction_name: add
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_add5_2.v
  verilog_module_name: lakeroad_lattice_ecp5_add5_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 5
  instruction: (bvsub (var a 5) (var b 5))
  instruction_name: sub
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_sub5_2.v
  verilog_module_name: lakeroad_lattice_ecp5_sub5_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 5
  instruction: (bool->bitvector (bveq (var a 5) (var b 5)))
  instruction_name: eq
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_eq5_2.v
  verilog_module_name: lakeroad_lattice_ecp5_eq5_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 5
  instruction: (bool->bitvector (not (bveq (var a 5) (var b 5))))
  instruction_name: neq
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_neq5_2.v
  verilog_module_name: lakeroad_lattice_ecp5_neq5_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 5
  instruction: (bool->bitvector (bvugt (var a 5) (var b 5)))
  instruction_name: ugt
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_ugt5_2.v
  verilog_module_name: lakeroad_lattice_ecp5_ugt5_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 5
  instruction: (bool->bitvector (bvult (var a 5) (var b 5)))
  instruction_name: ult
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_ult5_2.v
  verilog_module_name: lakeroad_lattice_ecp5_ult5_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 5
  instruction: (bool->bitvector (bvuge (var a 5) (var b 5)))
  instruction_name: uge
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_uge5_2.v
  verilog_module_name: lakeroad_lattice_ecp5_uge5_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 5
  instruction: (bool->bitvector (bvule (var a 5) (var b 5)))
  instruction_name: ule
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_ule5_2.v
  verilog_module_name: lakeroad_lattice_ecp5_ule5_2
- architecture: lattice-ecp5
  arity: 3
  bitwidth: 5
  instruction: (circt-comb-mux (var a 1) (var b 5) (var c 5))
  instruction_name: mux
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_mux5_3.v
  verilog_module_name: lakeroad_lattice_ecp5_mux5_3
- architecture: sofa
  arity: 2
  bitwidth: 5
  instruction: (bvand (var a 5) (var b 5))
  instruction_name: and
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_and5_2.v
  verilog_module_name: lakeroad_sofa_and5_2
- architecture: sofa
  arity: 2
  bitwidth: 5
  instruction: (bvor (var a 5) (var b 5))
  instruction_name: or
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_or5_2.v
  verilog_module_name: lakeroad_sofa_or5_2
- architecture: sofa
  arity: 2
  bitwidth: 5
  instruction: (bvxor (var a 5) (var b 5))
  instruction_name: xor
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_xor5_2.v
  verilog_module_name: lakeroad_sofa_xor5_2
- architecture: sofa
  arity: 1
  bitwidth: 5
  instruction: (bvnot (var a 5))
  instruction_name: not
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_not5_1.v
  verilog_module_name: lakeroad_sofa_not5_1
- architecture: sofa
  arity: 3
  bitwidth: 5
  instruction: (circt-comb-mux (var a 1) (var b 5) (var c 5))
  instruction_name: mux
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_mux5_3.v
  verilog_module_name: lakeroad_sofa_mux5_3
- architecture: sofa
  arity: 2
  bitwidth: 5
  instruction: (bvadd (var a 5) (var b 5))
  instruction_name: add
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_add5_2.v
  verilog_module_name: lakeroad_sofa_add5_2
- architecture: sofa
  arity: 2
  bitwidth: 5
  instruction: (bvsub (var a 5) (var b 5))
  instruction_name: sub
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_sub5_2.v
  verilog_module_name: lakeroad_sofa_sub5_2
- architecture: sofa
  arity: 2
  bitwidth: 5
  instruction: (bool->bitvector (bveq (var a 5) (var b 5)))
  instruction_name: eq
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_eq5_2.v
  verilog_module_name: lakeroad_sofa_eq5_2
- architecture: sofa
  arity: 2
  bitwidth: 5
  instruction: (bool->bitvector (not (bveq (var a 5) (var b 5))))
  instruction_name: neq
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_neq5_2.v
  verilog_module_name: lakeroad_sofa_neq5_2
- architecture: sofa
  arity: 2
  bitwidth: 5
  instruction: (bool->bitvector (bvugt (var a 5) (var b 5)))
  instruction_name: ugt
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_ugt5_2.v
  verilog_module_name: lakeroad_sofa_ugt5_2
- architecture: sofa
  arity: 2
  bitwidth: 5
  instruction: (bool->bitvector (bvult (var a 5) (var b 5)))
  instruction_name: ult
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_ult5_2.v
  verilog_module_name: lakeroad_sofa_ult5_2
- architecture: sofa
  arity: 2
  bitwidth: 5
  instruction: (bool->bitvector (bvuge (var a 5) (var b 5)))
  instruction_name: uge
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_uge5_2.v
  verilog_module_name: lakeroad_sofa_uge5_2
- architecture: sofa
  arity: 2
  bitwidth: 5
  instruction: (bool->bitvector (bvule (var a 5) (var b 5)))
  instruction_name: ule
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_ule5_2.v
  verilog_module_name: lakeroad_sofa_ule5_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 6
  instruction: (bvand (var a 6) (var b 6))
  instruction_name: and
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and6_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_and6_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 6
  instruction: (bvor (var a 6) (var b 6))
  instruction_name: or
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or6_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_or6_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 6
  instruction: (bvxor (var a 6) (var b 6))
  instruction_name: xor
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor6_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_xor6_2
- architecture: xilinx-ultrascale-plus
  arity: 1
  bitwidth: 6
  instruction: (bvnot (var a 6))
  instruction_name: not
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not6_1.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_not6_1
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 6
  instruction: (bvadd (var a 6) (var b 6))
  instruction_name: add
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add6_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_add6_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 6
  instruction: (bvsub (var a 6) (var b 6))
  instruction_name: sub
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub6_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_sub6_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 6
  instruction: (bool->bitvector (bveq (var a 6) (var b 6)))
  instruction_name: eq
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq6_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_eq6_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 6
  instruction: (bool->bitvector (not (bveq (var a 6) (var b 6))))
  instruction_name: neq
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq6_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_neq6_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 6
  instruction: (bool->bitvector (bvugt (var a 6) (var b 6)))
  instruction_name: ugt
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt6_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_ugt6_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 6
  instruction: (bool->bitvector (bvult (var a 6) (var b 6)))
  instruction_name: ult
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult6_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_ult6_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 6
  instruction: (bool->bitvector (bvuge (var a 6) (var b 6)))
  instruction_name: uge
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge6_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_uge6_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 6
  instruction: (bool->bitvector (bvule (var a 6) (var b 6)))
  instruction_name: ule
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule6_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_ule6_2
- architecture: xilinx-ultrascale-plus
  arity: 3
  bitwidth: 6
  instruction: (circt-comb-mux (var a 1) (var b 6) (var c 6))
  instruction_name: mux
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux6_3.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_mux6_3
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 6
  instruction: (bvand (var a 6) (var b 6))
  instruction_name: and
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_and6_2.v
  verilog_module_name: lakeroad_lattice_ecp5_and6_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 6
  instruction: (bvor (var a 6) (var b 6))
  instruction_name: or
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_or6_2.v
  verilog_module_name: lakeroad_lattice_ecp5_or6_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 6
  instruction: (bvxor (var a 6) (var b 6))
  instruction_name: xor
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_xor6_2.v
  verilog_module_name: lakeroad_lattice_ecp5_xor6_2
- architecture: lattice-ecp5
  arity: 1
  bitwidth: 6
  instruction: (bvnot (var a 6))
  instruction_name: not
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_not6_1.v
  verilog_module_name: lakeroad_lattice_ecp5_not6_1
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 6
  instruction: (bvadd (var a 6) (var b 6))
  instruction_name: add
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_add6_2.v
  verilog_module_name: lakeroad_lattice_ecp5_add6_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 6
  instruction: (bvsub (var a 6) (var b 6))
  instruction_name: sub
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_sub6_2.v
  verilog_module_name: lakeroad_lattice_ecp5_sub6_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 6
  instruction: (bool->bitvector (bveq (var a 6) (var b 6)))
  instruction_name: eq
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_eq6_2.v
  verilog_module_name: lakeroad_lattice_ecp5_eq6_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 6
  instruction: (bool->bitvector (not (bveq (var a 6) (var b 6))))
  instruction_name: neq
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_neq6_2.v
  verilog_module_name: lakeroad_lattice_ecp5_neq6_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 6
  instruction: (bool->bitvector (bvugt (var a 6) (var b 6)))
  instruction_name: ugt
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_ugt6_2.v
  verilog_module_name: lakeroad_lattice_ecp5_ugt6_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 6
  instruction: (bool->bitvector (bvult (var a 6) (var b 6)))
  instruction_name: ult
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_ult6_2.v
  verilog_module_name: lakeroad_lattice_ecp5_ult6_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 6
  instruction: (bool->bitvector (bvuge (var a 6) (var b 6)))
  instruction_name: uge
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_uge6_2.v
  verilog_module_name: lakeroad_lattice_ecp5_uge6_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 6
  instruction: (bool->bitvector (bvule (var a 6) (var b 6)))
  instruction_name: ule
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_ule6_2.v
  verilog_module_name: lakeroad_lattice_ecp5_ule6_2
- architecture: lattice-ecp5
  arity: 3
  bitwidth: 6
  instruction: (circt-comb-mux (var a 1) (var b 6) (var c 6))
  instruction_name: mux
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_mux6_3.v
  verilog_module_name: lakeroad_lattice_ecp5_mux6_3
- architecture: sofa
  arity: 2
  bitwidth: 6
  instruction: (bvand (var a 6) (var b 6))
  instruction_name: and
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_and6_2.v
  verilog_module_name: lakeroad_sofa_and6_2
- architecture: sofa
  arity: 2
  bitwidth: 6
  instruction: (bvor (var a 6) (var b 6))
  instruction_name: or
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_or6_2.v
  verilog_module_name: lakeroad_sofa_or6_2
- architecture: sofa
  arity: 2
  bitwidth: 6
  instruction: (bvxor (var a 6) (var b 6))
  instruction_name: xor
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_xor6_2.v
  verilog_module_name: lakeroad_sofa_xor6_2
- architecture: sofa
  arity: 1
  bitwidth: 6
  instruction: (bvnot (var a 6))
  instruction_name: not
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_not6_1.v
  verilog_module_name: lakeroad_sofa_not6_1
- architecture: sofa
  arity: 3
  bitwidth: 6
  instruction: (circt-comb-mux (var a 1) (var b 6) (var c 6))
  instruction_name: mux
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_mux6_3.v
  verilog_module_name: lakeroad_sofa_mux6_3
- architecture: sofa
  arity: 2
  bitwidth: 6
  instruction: (bvadd (var a 6) (var b 6))
  instruction_name: add
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_add6_2.v
  verilog_module_name: lakeroad_sofa_add6_2
- architecture: sofa
  arity: 2
  bitwidth: 6
  instruction: (bvsub (var a 6) (var b 6))
  instruction_name: sub
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_sub6_2.v
  verilog_module_name: lakeroad_sofa_sub6_2
- architecture: sofa
  arity: 2
  bitwidth: 6
  instruction: (bool->bitvector (bveq (var a 6) (var b 6)))
  instruction_name: eq
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_eq6_2.v
  verilog_module_name: lakeroad_sofa_eq6_2
- architecture: sofa
  arity: 2
  bitwidth: 6
  instruction: (bool->bitvector (not (bveq (var a 6) (var b 6))))
  instruction_name: neq
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_neq6_2.v
  verilog_module_name: lakeroad_sofa_neq6_2
- architecture: sofa
  arity: 2
  bitwidth: 6
  instruction: (bool->bitvector (bvugt (var a 6) (var b 6)))
  instruction_name: ugt
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_ugt6_2.v
  verilog_module_name: lakeroad_sofa_ugt6_2
- architecture: sofa
  arity: 2
  bitwidth: 6
  instruction: (bool->bitvector (bvult (var a 6) (var b 6)))
  instruction_name: ult
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_ult6_2.v
  verilog_module_name: lakeroad_sofa_ult6_2
- architecture: sofa
  arity: 2
  bitwidth: 6
  instruction: (bool->bitvector (bvuge (var a 6) (var b 6)))
  instruction_name: uge
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_uge6_2.v
  verilog_module_name: lakeroad_sofa_uge6_2
- architecture: sofa
  arity: 2
  bitwidth: 6
  instruction: (bool->bitvector (bvule (var a 6) (var b 6)))
  instruction_name: ule
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_ule6_2.v
  verilog_module_name: lakeroad_sofa_ule6_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 7
  instruction: (bvand (var a 7) (var b 7))
  instruction_name: and
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and7_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_and7_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 7
  instruction: (bvor (var a 7) (var b 7))
  instruction_name: or
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or7_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_or7_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 7
  instruction: (bvxor (var a 7) (var b 7))
  instruction_name: xor
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor7_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_xor7_2
- architecture: xilinx-ultrascale-plus
  arity: 1
  bitwidth: 7
  instruction: (bvnot (var a 7))
  instruction_name: not
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not7_1.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_not7_1
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 7
  instruction: (bvadd (var a 7) (var b 7))
  instruction_name: add
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add7_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_add7_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 7
  instruction: (bvsub (var a 7) (var b 7))
  instruction_name: sub
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub7_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_sub7_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 7
  instruction: (bool->bitvector (bveq (var a 7) (var b 7)))
  instruction_name: eq
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq7_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_eq7_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 7
  instruction: (bool->bitvector (not (bveq (var a 7) (var b 7))))
  instruction_name: neq
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq7_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_neq7_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 7
  instruction: (bool->bitvector (bvugt (var a 7) (var b 7)))
  instruction_name: ugt
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt7_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_ugt7_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 7
  instruction: (bool->bitvector (bvult (var a 7) (var b 7)))
  instruction_name: ult
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult7_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_ult7_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 7
  instruction: (bool->bitvector (bvuge (var a 7) (var b 7)))
  instruction_name: uge
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge7_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_uge7_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 7
  instruction: (bool->bitvector (bvule (var a 7) (var b 7)))
  instruction_name: ule
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule7_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_ule7_2
- architecture: xilinx-ultrascale-plus
  arity: 3
  bitwidth: 7
  instruction: (circt-comb-mux (var a 1) (var b 7) (var c 7))
  instruction_name: mux
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux7_3.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_mux7_3
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 7
  instruction: (bvand (var a 7) (var b 7))
  instruction_name: and
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_and7_2.v
  verilog_module_name: lakeroad_lattice_ecp5_and7_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 7
  instruction: (bvor (var a 7) (var b 7))
  instruction_name: or
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_or7_2.v
  verilog_module_name: lakeroad_lattice_ecp5_or7_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 7
  instruction: (bvxor (var a 7) (var b 7))
  instruction_name: xor
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_xor7_2.v
  verilog_module_name: lakeroad_lattice_ecp5_xor7_2
- architecture: lattice-ecp5
  arity: 1
  bitwidth: 7
  instruction: (bvnot (var a 7))
  instruction_name: not
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_not7_1.v
  verilog_module_name: lakeroad_lattice_ecp5_not7_1
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 7
  instruction: (bvadd (var a 7) (var b 7))
  instruction_name: add
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_add7_2.v
  verilog_module_name: lakeroad_lattice_ecp5_add7_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 7
  instruction: (bvsub (var a 7) (var b 7))
  instruction_name: sub
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_sub7_2.v
  verilog_module_name: lakeroad_lattice_ecp5_sub7_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 7
  instruction: (bool->bitvector (bveq (var a 7) (var b 7)))
  instruction_name: eq
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_eq7_2.v
  verilog_module_name: lakeroad_lattice_ecp5_eq7_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 7
  instruction: (bool->bitvector (not (bveq (var a 7) (var b 7))))
  instruction_name: neq
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_neq7_2.v
  verilog_module_name: lakeroad_lattice_ecp5_neq7_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 7
  instruction: (bool->bitvector (bvugt (var a 7) (var b 7)))
  instruction_name: ugt
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_ugt7_2.v
  verilog_module_name: lakeroad_lattice_ecp5_ugt7_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 7
  instruction: (bool->bitvector (bvult (var a 7) (var b 7)))
  instruction_name: ult
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_ult7_2.v
  verilog_module_name: lakeroad_lattice_ecp5_ult7_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 7
  instruction: (bool->bitvector (bvuge (var a 7) (var b 7)))
  instruction_name: uge
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_uge7_2.v
  verilog_module_name: lakeroad_lattice_ecp5_uge7_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 7
  instruction: (bool->bitvector (bvule (var a 7) (var b 7)))
  instruction_name: ule
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_ule7_2.v
  verilog_module_name: lakeroad_lattice_ecp5_ule7_2
- architecture: lattice-ecp5
  arity: 3
  bitwidth: 7
  instruction: (circt-comb-mux (var a 1) (var b 7) (var c 7))
  instruction_name: mux
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_mux7_3.v
  verilog_module_name: lakeroad_lattice_ecp5_mux7_3
- architecture: sofa
  arity: 2
  bitwidth: 7
  instruction: (bvand (var a 7) (var b 7))
  instruction_name: and
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_and7_2.v
  verilog_module_name: lakeroad_sofa_and7_2
- architecture: sofa
  arity: 2
  bitwidth: 7
  instruction: (bvor (var a 7) (var b 7))
  instruction_name: or
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_or7_2.v
  verilog_module_name: lakeroad_sofa_or7_2
- architecture: sofa
  arity: 2
  bitwidth: 7
  instruction: (bvxor (var a 7) (var b 7))
  instruction_name: xor
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_xor7_2.v
  verilog_module_name: lakeroad_sofa_xor7_2
- architecture: sofa
  arity: 1
  bitwidth: 7
  instruction: (bvnot (var a 7))
  instruction_name: not
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_not7_1.v
  verilog_module_name: lakeroad_sofa_not7_1
- architecture: sofa
  arity: 3
  bitwidth: 7
  instruction: (circt-comb-mux (var a 1) (var b 7) (var c 7))
  instruction_name: mux
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_mux7_3.v
  verilog_module_name: lakeroad_sofa_mux7_3
- architecture: sofa
  arity: 2
  bitwidth: 7
  instruction: (bvadd (var a 7) (var b 7))
  instruction_name: add
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_add7_2.v
  verilog_module_name: lakeroad_sofa_add7_2
- architecture: sofa
  arity: 2
  bitwidth: 7
  instruction: (bvsub (var a 7) (var b 7))
  instruction_name: sub
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_sub7_2.v
  verilog_module_name: lakeroad_sofa_sub7_2
- architecture: sofa
  arity: 2
  bitwidth: 7
  instruction: (bool->bitvector (bveq (var a 7) (var b 7)))
  instruction_name: eq
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_eq7_2.v
  verilog_module_name: lakeroad_sofa_eq7_2
- architecture: sofa
  arity: 2
  bitwidth: 7
  instruction: (bool->bitvector (not (bveq (var a 7) (var b 7))))
  instruction_name: neq
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_neq7_2.v
  verilog_module_name: lakeroad_sofa_neq7_2
- architecture: sofa
  arity: 2
  bitwidth: 7
  instruction: (bool->bitvector (bvugt (var a 7) (var b 7)))
  instruction_name: ugt
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_ugt7_2.v
  verilog_module_name: lakeroad_sofa_ugt7_2
- architecture: sofa
  arity: 2
  bitwidth: 7
  instruction: (bool->bitvector (bvult (var a 7) (var b 7)))
  instruction_name: ult
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_ult7_2.v
  verilog_module_name: lakeroad_sofa_ult7_2
- architecture: sofa
  arity: 2
  bitwidth: 7
  instruction: (bool->bitvector (bvuge (var a 7) (var b 7)))
  instruction_name: uge
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_uge7_2.v
  verilog_module_name: lakeroad_sofa_uge7_2
- architecture: sofa
  arity: 2
  bitwidth: 7
  instruction: (bool->bitvector (bvule (var a 7) (var b 7)))
  instruction_name: ule
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_ule7_2.v
  verilog_module_name: lakeroad_sofa_ule7_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 8
  instruction: (bvand (var a 8) (var b 8))
  instruction_name: and
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and8_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_and8_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 8
  instruction: (bvor (var a 8) (var b 8))
  instruction_name: or
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or8_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_or8_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 8
  instruction: (bvxor (var a 8) (var b 8))
  instruction_name: xor
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor8_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_xor8_2
- architecture: xilinx-ultrascale-plus
  arity: 1
  bitwidth: 8
  instruction: (bvnot (var a 8))
  instruction_name: not
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not8_1.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_not8_1
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 8
  instruction: (bvadd (var a 8) (var b 8))
  instruction_name: add
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add8_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_add8_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 8
  instruction: (bvsub (var a 8) (var b 8))
  instruction_name: sub
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub8_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_sub8_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 8
  instruction: (bool->bitvector (bveq (var a 8) (var b 8)))
  instruction_name: eq
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq8_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_eq8_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 8
  instruction: (bool->bitvector (not (bveq (var a 8) (var b 8))))
  instruction_name: neq
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq8_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_neq8_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 8
  instruction: (bool->bitvector (bvugt (var a 8) (var b 8)))
  instruction_name: ugt
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt8_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_ugt8_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 8
  instruction: (bool->bitvector (bvult (var a 8) (var b 8)))
  instruction_name: ult
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult8_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_ult8_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 8
  instruction: (bool->bitvector (bvuge (var a 8) (var b 8)))
  instruction_name: uge
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge8_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_uge8_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 8
  instruction: (bool->bitvector (bvule (var a 8) (var b 8)))
  instruction_name: ule
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule8_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_ule8_2
- architecture: xilinx-ultrascale-plus
  arity: 3
  bitwidth: 8
  instruction: (circt-comb-mux (var a 1) (var b 8) (var c 8))
  instruction_name: mux
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux8_3.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_mux8_3
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 8
  instruction: (bvand (var a 8) (var b 8))
  instruction_name: and
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_and8_2.v
  verilog_module_name: lakeroad_lattice_ecp5_and8_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 8
  instruction: (bvor (var a 8) (var b 8))
  instruction_name: or
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_or8_2.v
  verilog_module_name: lakeroad_lattice_ecp5_or8_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 8
  instruction: (bvxor (var a 8) (var b 8))
  instruction_name: xor
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_xor8_2.v
  verilog_module_name: lakeroad_lattice_ecp5_xor8_2
- architecture: lattice-ecp5
  arity: 1
  bitwidth: 8
  instruction: (bvnot (var a 8))
  instruction_name: not
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_not8_1.v
  verilog_module_name: lakeroad_lattice_ecp5_not8_1
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 8
  instruction: (bvadd (var a 8) (var b 8))
  instruction_name: add
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_add8_2.v
  verilog_module_name: lakeroad_lattice_ecp5_add8_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 8
  instruction: (bvsub (var a 8) (var b 8))
  instruction_name: sub
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_sub8_2.v
  verilog_module_name: lakeroad_lattice_ecp5_sub8_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 8
  instruction: (bool->bitvector (bveq (var a 8) (var b 8)))
  instruction_name: eq
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_eq8_2.v
  verilog_module_name: lakeroad_lattice_ecp5_eq8_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 8
  instruction: (bool->bitvector (not (bveq (var a 8) (var b 8))))
  instruction_name: neq
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_neq8_2.v
  verilog_module_name: lakeroad_lattice_ecp5_neq8_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 8
  instruction: (bool->bitvector (bvugt (var a 8) (var b 8)))
  instruction_name: ugt
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_ugt8_2.v
  verilog_module_name: lakeroad_lattice_ecp5_ugt8_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 8
  instruction: (bool->bitvector (bvult (var a 8) (var b 8)))
  instruction_name: ult
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_ult8_2.v
  verilog_module_name: lakeroad_lattice_ecp5_ult8_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 8
  instruction: (bool->bitvector (bvuge (var a 8) (var b 8)))
  instruction_name: uge
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_uge8_2.v
  verilog_module_name: lakeroad_lattice_ecp5_uge8_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 8
  instruction: (bool->bitvector (bvule (var a 8) (var b 8)))
  instruction_name: ule
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_ule8_2.v
  verilog_module_name: lakeroad_lattice_ecp5_ule8_2
- architecture: lattice-ecp5
  arity: 3
  bitwidth: 8
  instruction: (circt-comb-mux (var a 1) (var b 8) (var c 8))
  instruction_name: mux
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_mux8_3.v
  verilog_module_name: lakeroad_lattice_ecp5_mux8_3
- architecture: sofa
  arity: 2
  bitwidth: 8
  instruction: (bvand (var a 8) (var b 8))
  instruction_name: and
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_and8_2.v
  verilog_module_name: lakeroad_sofa_and8_2
- architecture: sofa
  arity: 2
  bitwidth: 8
  instruction: (bvor (var a 8) (var b 8))
  instruction_name: or
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_or8_2.v
  verilog_module_name: lakeroad_sofa_or8_2
- architecture: sofa
  arity: 2
  bitwidth: 8
  instruction: (bvxor (var a 8) (var b 8))
  instruction_name: xor
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_xor8_2.v
  verilog_module_name: lakeroad_sofa_xor8_2
- architecture: sofa
  arity: 1
  bitwidth: 8
  instruction: (bvnot (var a 8))
  instruction_name: not
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_not8_1.v
  verilog_module_name: lakeroad_sofa_not8_1
- architecture: sofa
  arity: 3
  bitwidth: 8
  instruction: (circt-comb-mux (var a 1) (var b 8) (var c 8))
  instruction_name: mux
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_mux8_3.v
  verilog_module_name: lakeroad_sofa_mux8_3
- architecture: sofa
  arity: 2
  bitwidth: 8
  instruction: (bvadd (var a 8) (var b 8))
  instruction_name: add
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_add8_2.v
  verilog_module_name: lakeroad_sofa_add8_2
- architecture: sofa
  arity: 2
  bitwidth: 8
  instruction: (bvsub (var a 8) (var b 8))
  instruction_name: sub
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_sub8_2.v
  verilog_module_name: lakeroad_sofa_sub8_2
- architecture: sofa
  arity: 2
  bitwidth: 8
  instruction: (bool->bitvector (bveq (var a 8) (var b 8)))
  instruction_name: eq
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_eq8_2.v
  verilog_module_name: lakeroad_sofa_eq8_2
- architecture: sofa
  arity: 2
  bitwidth: 8
  instruction: (bool->bitvector (not (bveq (var a 8) (var b 8))))
  instruction_name: neq
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_neq8_2.v
  verilog_module_name: lakeroad_sofa_neq8_2
- architecture: sofa
  arity: 2
  bitwidth: 8
  instruction: (bool->bitvector (bvugt (var a 8) (var b 8)))
  instruction_name: ugt
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_ugt8_2.v
  verilog_module_name: lakeroad_sofa_ugt8_2
- architecture: sofa
  arity: 2
  bitwidth: 8
  instruction: (bool->bitvector (bvult (var a 8) (var b 8)))
  instruction_name: ult
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_ult8_2.v
  verilog_module_name: lakeroad_sofa_ult8_2
- architecture: sofa
  arity: 2
  bitwidth: 8
  instruction: (bool->bitvector (bvuge (var a 8) (var b 8)))
  instruction_name: uge
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_uge8_2.v
  verilog_module_name: lakeroad_sofa_uge8_2
- architecture: sofa
  arity: 2
  bitwidth: 8
  instruction: (bool->bitvector (bvule (var a 8) (var b 8)))
  instruction_name: ule
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_ule8_2.v
  verilog_module_name: lakeroad_sofa_ule8_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 16
  instruction: (bvand (var a 16) (var b 16))
  instruction_name: and
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and16_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_and16_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 16
  instruction: (bvor (var a 16) (var b 16))
  instruction_name: or
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or16_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_or16_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 16
  instruction: (bvxor (var a 16) (var b 16))
  instruction_name: xor
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor16_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_xor16_2
- architecture: xilinx-ultrascale-plus
  arity: 1
  bitwidth: 16
  instruction: (bvnot (var a 16))
  instruction_name: not
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not16_1.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_not16_1
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 16
  instruction: (bvadd (var a 16) (var b 16))
  instruction_name: add
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add16_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_add16_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 16
  instruction: (bvsub (var a 16) (var b 16))
  instruction_name: sub
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub16_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_sub16_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 16
  instruction: (bool->bitvector (bveq (var a 16) (var b 16)))
  instruction_name: eq
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq16_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_eq16_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 16
  instruction: (bool->bitvector (not (bveq (var a 16) (var b 16))))
  instruction_name: neq
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq16_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_neq16_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 16
  instruction: (bool->bitvector (bvugt (var a 16) (var b 16)))
  instruction_name: ugt
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt16_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_ugt16_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 16
  instruction: (bool->bitvector (bvult (var a 16) (var b 16)))
  instruction_name: ult
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult16_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_ult16_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 16
  instruction: (bool->bitvector (bvuge (var a 16) (var b 16)))
  instruction_name: uge
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge16_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_uge16_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 16
  instruction: (bool->bitvector (bvule (var a 16) (var b 16)))
  instruction_name: ule
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule16_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_ule16_2
- architecture: xilinx-ultrascale-plus
  arity: 3
  bitwidth: 16
  instruction: (circt-comb-mux (var a 1) (var b 16) (var c 16))
  instruction_name: mux
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux16_3.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_mux16_3
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 16
  instruction: (bvand (var a 16) (var b 16))
  instruction_name: and
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_and16_2.v
  verilog_module_name: lakeroad_lattice_ecp5_and16_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 16
  instruction: (bvor (var a 16) (var b 16))
  instruction_name: or
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_or16_2.v
  verilog_module_name: lakeroad_lattice_ecp5_or16_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 16
  instruction: (bvxor (var a 16) (var b 16))
  instruction_name: xor
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_xor16_2.v
  verilog_module_name: lakeroad_lattice_ecp5_xor16_2
- architecture: lattice-ecp5
  arity: 1
  bitwidth: 16
  instruction: (bvnot (var a 16))
  instruction_name: not
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_not16_1.v
  verilog_module_name: lakeroad_lattice_ecp5_not16_1
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 16
  instruction: (bvadd (var a 16) (var b 16))
  instruction_name: add
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_add16_2.v
  verilog_module_name: lakeroad_lattice_ecp5_add16_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 16
  instruction: (bvsub (var a 16) (var b 16))
  instruction_name: sub
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_sub16_2.v
  verilog_module_name: lakeroad_lattice_ecp5_sub16_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 16
  instruction: (bool->bitvector (bveq (var a 16) (var b 16)))
  instruction_name: eq
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_eq16_2.v
  verilog_module_name: lakeroad_lattice_ecp5_eq16_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 16
  instruction: (bool->bitvector (not (bveq (var a 16) (var b 16))))
  instruction_name: neq
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_neq16_2.v
  verilog_module_name: lakeroad_lattice_ecp5_neq16_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 16
  instruction: (bool->bitvector (bvugt (var a 16) (var b 16)))
  instruction_name: ugt
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_ugt16_2.v
  verilog_module_name: lakeroad_lattice_ecp5_ugt16_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 16
  instruction: (bool->bitvector (bvult (var a 16) (var b 16)))
  instruction_name: ult
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_ult16_2.v
  verilog_module_name: lakeroad_lattice_ecp5_ult16_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 16
  instruction: (bool->bitvector (bvuge (var a 16) (var b 16)))
  instruction_name: uge
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_uge16_2.v
  verilog_module_name: lakeroad_lattice_ecp5_uge16_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 16
  instruction: (bool->bitvector (bvule (var a 16) (var b 16)))
  instruction_name: ule
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_ule16_2.v
  verilog_module_name: lakeroad_lattice_ecp5_ule16_2
- architecture: lattice-ecp5
  arity: 3
  bitwidth: 16
  instruction: (circt-comb-mux (var a 1) (var b 16) (var c 16))
  instruction_name: mux
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_mux16_3.v
  verilog_module_name: lakeroad_lattice_ecp5_mux16_3
- architecture: sofa
  arity: 2
  bitwidth: 16
  instruction: (bvand (var a 16) (var b 16))
  instruction_name: and
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_and16_2.v
  verilog_module_name: lakeroad_sofa_and16_2
- architecture: sofa
  arity: 2
  bitwidth: 16
  instruction: (bvor (var a 16) (var b 16))
  instruction_name: or
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_or16_2.v
  verilog_module_name: lakeroad_sofa_or16_2
- architecture: sofa
  arity: 2
  bitwidth: 16
  instruction: (bvxor (var a 16) (var b 16))
  instruction_name: xor
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_xor16_2.v
  verilog_module_name: lakeroad_sofa_xor16_2
- architecture: sofa
  arity: 1
  bitwidth: 16
  instruction: (bvnot (var a 16))
  instruction_name: not
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_not16_1.v
  verilog_module_name: lakeroad_sofa_not16_1
- architecture: sofa
  arity: 3
  bitwidth: 16
  instruction: (circt-comb-mux (var a 1) (var b 16) (var c 16))
  instruction_name: mux
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_mux16_3.v
  verilog_module_name: lakeroad_sofa_mux16_3
- architecture: sofa
  arity: 2
  bitwidth: 16
  instruction: (bvadd (var a 16) (var b 16))
  instruction_name: add
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_add16_2.v
  verilog_module_name: lakeroad_sofa_add16_2
- architecture: sofa
  arity: 2
  bitwidth: 16
  instruction: (bvsub (var a 16) (var b 16))
  instruction_name: sub
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_sub16_2.v
  verilog_module_name: lakeroad_sofa_sub16_2
- architecture: sofa
  arity: 2
  bitwidth: 16
  instruction: (bool->bitvector (bveq (var a 16) (var b 16)))
  instruction_name: eq
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_eq16_2.v
  verilog_module_name: lakeroad_sofa_eq16_2
- architecture: sofa
  arity: 2
  bitwidth: 16
  instruction: (bool->bitvector (not (bveq (var a 16) (var b 16))))
  instruction_name: neq
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_neq16_2.v
  verilog_module_name: lakeroad_sofa_neq16_2
- architecture: sofa
  arity: 2
  bitwidth: 16
  instruction: (bool->bitvector (bvugt (var a 16) (var b 16)))
  instruction_name: ugt
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_ugt16_2.v
  verilog_module_name: lakeroad_sofa_ugt16_2
- architecture: sofa
  arity: 2
  bitwidth: 16
  instruction: (bool->bitvector (bvult (var a 16) (var b 16)))
  instruction_name: ult
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_ult16_2.v
  verilog_module_name: lakeroad_sofa_ult16_2
- architecture: sofa
  arity: 2
  bitwidth: 16
  instruction: (bool->bitvector (bvuge (var a 16) (var b 16)))
  instruction_name: uge
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_uge16_2.v
  verilog_module_name: lakeroad_sofa_uge16_2
- architecture: sofa
  arity: 2
  bitwidth: 16
  instruction: (bool->bitvector (bvule (var a 16) (var b 16)))
  instruction_name: ule
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_ule16_2.v
  verilog_module_name: lakeroad_sofa_ule16_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 32
  instruction: (bvand (var a 32) (var b 32))
  instruction_name: and
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and32_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_and32_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 32
  instruction: (bvor (var a 32) (var b 32))
  instruction_name: or
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or32_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_or32_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 32
  instruction: (bvxor (var a 32) (var b 32))
  instruction_name: xor
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor32_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_xor32_2
- architecture: xilinx-ultrascale-plus
  arity: 1
  bitwidth: 32
  instruction: (bvnot (var a 32))
  instruction_name: not
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not32_1.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_not32_1
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 32
  instruction: (bvadd (var a 32) (var b 32))
  instruction_name: add
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add32_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_add32_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 32
  instruction: (bvsub (var a 32) (var b 32))
  instruction_name: sub
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub32_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_sub32_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 32
  instruction: (bool->bitvector (bveq (var a 32) (var b 32)))
  instruction_name: eq
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq32_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_eq32_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 32
  instruction: (bool->bitvector (not (bveq (var a 32) (var b 32))))
  instruction_name: neq
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq32_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_neq32_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 32
  instruction: (bool->bitvector (bvugt (var a 32) (var b 32)))
  instruction_name: ugt
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt32_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_ugt32_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 32
  instruction: (bool->bitvector (bvult (var a 32) (var b 32)))
  instruction_name: ult
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult32_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_ult32_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 32
  instruction: (bool->bitvector (bvuge (var a 32) (var b 32)))
  instruction_name: uge
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge32_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_uge32_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 32
  instruction: (bool->bitvector (bvule (var a 32) (var b 32)))
  instruction_name: ule
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule32_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_ule32_2
- architecture: xilinx-ultrascale-plus
  arity: 3
  bitwidth: 32
  instruction: (circt-comb-mux (var a 1) (var b 32) (var c 32))
  instruction_name: mux
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux32_3.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_mux32_3
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 32
  instruction: (bvand (var a 32) (var b 32))
  instruction_name: and
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_and32_2.v
  verilog_module_name: lakeroad_lattice_ecp5_and32_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 32
  instruction: (bvor (var a 32) (var b 32))
  instruction_name: or
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_or32_2.v
  verilog_module_name: lakeroad_lattice_ecp5_or32_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 32
  instruction: (bvxor (var a 32) (var b 32))
  instruction_name: xor
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_xor32_2.v
  verilog_module_name: lakeroad_lattice_ecp5_xor32_2
- architecture: lattice-ecp5
  arity: 1
  bitwidth: 32
  instruction: (bvnot (var a 32))
  instruction_name: not
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_not32_1.v
  verilog_module_name: lakeroad_lattice_ecp5_not32_1
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 32
  instruction: (bvadd (var a 32) (var b 32))
  instruction_name: add
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_add32_2.v
  verilog_module_name: lakeroad_lattice_ecp5_add32_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 32
  instruction: (bvsub (var a 32) (var b 32))
  instruction_name: sub
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_sub32_2.v
  verilog_module_name: lakeroad_lattice_ecp5_sub32_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 32
  instruction: (bool->bitvector (bveq (var a 32) (var b 32)))
  instruction_name: eq
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_eq32_2.v
  verilog_module_name: lakeroad_lattice_ecp5_eq32_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 32
  instruction: (bool->bitvector (not (bveq (var a 32) (var b 32))))
  instruction_name: neq
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_neq32_2.v
  verilog_module_name: lakeroad_lattice_ecp5_neq32_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 32
  instruction: (bool->bitvector (bvugt (var a 32) (var b 32)))
  instruction_name: ugt
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_ugt32_2.v
  verilog_module_name: lakeroad_lattice_ecp5_ugt32_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 32
  instruction: (bool->bitvector (bvult (var a 32) (var b 32)))
  instruction_name: ult
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_ult32_2.v
  verilog_module_name: lakeroad_lattice_ecp5_ult32_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 32
  instruction: (bool->bitvector (bvuge (var a 32) (var b 32)))
  instruction_name: uge
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_uge32_2.v
  verilog_module_name: lakeroad_lattice_ecp5_uge32_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 32
  instruction: (bool->bitvector (bvule (var a 32) (var b 32)))
  instruction_name: ule
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_ule32_2.v
  verilog_module_name: lakeroad_lattice_ecp5_ule32_2
- architecture: lattice-ecp5
  arity: 3
  bitwidth: 32
  instruction: (circt-comb-mux (var a 1) (var b 32) (var c 32))
  instruction_name: mux
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_mux32_3.v
  verilog_module_name: lakeroad_lattice_ecp5_mux32_3
- architecture: sofa
  arity: 2
  bitwidth: 32
  instruction: (bvand (var a 32) (var b 32))
  instruction_name: and
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_and32_2.v
  verilog_module_name: lakeroad_sofa_and32_2
- architecture: sofa
  arity: 2
  bitwidth: 32
  instruction: (bvor (var a 32) (var b 32))
  instruction_name: or
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_or32_2.v
  verilog_module_name: lakeroad_sofa_or32_2
- architecture: sofa
  arity: 2
  bitwidth: 32
  instruction: (bvxor (var a 32) (var b 32))
  instruction_name: xor
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_xor32_2.v
  verilog_module_name: lakeroad_sofa_xor32_2
- architecture: sofa
  arity: 1
  bitwidth: 32
  instruction: (bvnot (var a 32))
  instruction_name: not
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_not32_1.v
  verilog_module_name: lakeroad_sofa_not32_1
- architecture: sofa
  arity: 3
  bitwidth: 32
  instruction: (circt-comb-mux (var a 1) (var b 32) (var c 32))
  instruction_name: mux
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_mux32_3.v
  verilog_module_name: lakeroad_sofa_mux32_3
- architecture: sofa
  arity: 2
  bitwidth: 32
  instruction: (bvadd (var a 32) (var b 32))
  instruction_name: add
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_add32_2.v
  verilog_module_name: lakeroad_sofa_add32_2
- architecture: sofa
  arity: 2
  bitwidth: 32
  instruction: (bvsub (var a 32) (var b 32))
  instruction_name: sub
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_sub32_2.v
  verilog_module_name: lakeroad_sofa_sub32_2
- architecture: sofa
  arity: 2
  bitwidth: 32
  instruction: (bool->bitvector (bveq (var a 32) (var b 32)))
  instruction_name: eq
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_eq32_2.v
  verilog_module_name: lakeroad_sofa_eq32_2
- architecture: sofa
  arity: 2
  bitwidth: 32
  instruction: (bool->bitvector (not (bveq (var a 32) (var b 32))))
  instruction_name: neq
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_neq32_2.v
  verilog_module_name: lakeroad_sofa_neq32_2
- architecture: sofa
  arity: 2
  bitwidth: 32
  instruction: (bool->bitvector (bvugt (var a 32) (var b 32)))
  instruction_name: ugt
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_ugt32_2.v
  verilog_module_name: lakeroad_sofa_ugt32_2
- architecture: sofa
  arity: 2
  bitwidth: 32
  instruction: (bool->bitvector (bvult (var a 32) (var b 32)))
  instruction_name: ult
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_ult32_2.v
  verilog_module_name: lakeroad_sofa_ult32_2
- architecture: sofa
  arity: 2
  bitwidth: 32
  instruction: (bool->bitvector (bvuge (var a 32) (var b 32)))
  instruction_name: uge
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_uge32_2.v
  verilog_module_name: lakeroad_sofa_uge32_2
- architecture: sofa
  arity: 2
  bitwidth: 32
  instruction: (bool->bitvector (bvule (var a 32) (var b 32)))
  instruction_name: ule
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_ule32_2.v
  verilog_module_name: lakeroad_sofa_ule32_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 64
  instruction: (bvand (var a 64) (var b 64))
  instruction_name: and
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and64_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_and64_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 64
  instruction: (bvor (var a 64) (var b 64))
  instruction_name: or
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or64_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_or64_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 64
  instruction: (bvxor (var a 64) (var b 64))
  instruction_name: xor
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor64_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_xor64_2
- architecture: xilinx-ultrascale-plus
  arity: 1
  bitwidth: 64
  instruction: (bvnot (var a 64))
  instruction_name: not
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not64_1.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_not64_1
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 64
  instruction: (bvadd (var a 64) (var b 64))
  instruction_name: add
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add64_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_add64_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 64
  instruction: (bvsub (var a 64) (var b 64))
  instruction_name: sub
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub64_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_sub64_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 64
  instruction: (bool->bitvector (bveq (var a 64) (var b 64)))
  instruction_name: eq
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq64_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_eq64_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 64
  instruction: (bool->bitvector (not (bveq (var a 64) (var b 64))))
  instruction_name: neq
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq64_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_neq64_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 64
  instruction: (bool->bitvector (bvugt (var a 64) (var b 64)))
  instruction_name: ugt
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt64_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_ugt64_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 64
  instruction: (bool->bitvector (bvult (var a 64) (var b 64)))
  instruction_name: ult
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult64_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_ult64_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 64
  instruction: (bool->bitvector (bvuge (var a 64) (var b 64)))
  instruction_name: uge
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge64_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_uge64_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 64
  instruction: (bool->bitvector (bvule (var a 64) (var b 64)))
  instruction_name: ule
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule64_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_ule64_2
- architecture: xilinx-ultrascale-plus
  arity: 3
  bitwidth: 64
  instruction: (circt-comb-mux (var a 1) (var b 64) (var c 64))
  instruction_name: mux
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux64_3.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_mux64_3
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 64
  instruction: (bvand (var a 64) (var b 64))
  instruction_name: and
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_and64_2.v
  verilog_module_name: lakeroad_lattice_ecp5_and64_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 64
  instruction: (bvor (var a 64) (var b 64))
  instruction_name: or
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_or64_2.v
  verilog_module_name: lakeroad_lattice_ecp5_or64_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 64
  instruction: (bvxor (var a 64) (var b 64))
  instruction_name: xor
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_xor64_2.v
  verilog_module_name: lakeroad_lattice_ecp5_xor64_2
- architecture: lattice-ecp5
  arity: 1
  bitwidth: 64
  instruction: (bvnot (var a 64))
  instruction_name: not
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_not64_1.v
  verilog_module_name: lakeroad_lattice_ecp5_not64_1
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 64
  instruction: (bvadd (var a 64) (var b 64))
  instruction_name: add
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_add64_2.v
  verilog_module_name: lakeroad_lattice_ecp5_add64_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 64
  instruction: (bvsub (var a 64) (var b 64))
  instruction_name: sub
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_sub64_2.v
  verilog_module_name: lakeroad_lattice_ecp5_sub64_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 64
  instruction: (bool->bitvector (bveq (var a 64) (var b 64)))
  instruction_name: eq
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_eq64_2.v
  verilog_module_name: lakeroad_lattice_ecp5_eq64_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 64
  instruction: (bool->bitvector (not (bveq (var a 64) (var b 64))))
  instruction_name: neq
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_neq64_2.v
  verilog_module_name: lakeroad_lattice_ecp5_neq64_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 64
  instruction: (bool->bitvector (bvugt (var a 64) (var b 64)))
  instruction_name: ugt
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_ugt64_2.v
  verilog_module_name: lakeroad_lattice_ecp5_ugt64_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 64
  instruction: (bool->bitvector (bvult (var a 64) (var b 64)))
  instruction_name: ult
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_ult64_2.v
  verilog_module_name: lakeroad_lattice_ecp5_ult64_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 64
  instruction: (bool->bitvector (bvuge (var a 64) (var b 64)))
  instruction_name: uge
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_uge64_2.v
  verilog_module_name: lakeroad_lattice_ecp5_uge64_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 64
  instruction: (bool->bitvector (bvule (var a 64) (var b 64)))
  instruction_name: ule
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_ule64_2.v
  verilog_module_name: lakeroad_lattice_ecp5_ule64_2
- architecture: lattice-ecp5
  arity: 3
  bitwidth: 64
  instruction: (circt-comb-mux (var a 1) (var b 64) (var c 64))
  instruction_name: mux
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_mux64_3.v
  verilog_module_name: lakeroad_lattice_ecp5_mux64_3
- architecture: sofa
  arity: 2
  bitwidth: 64
  instruction: (bvand (var a 64) (var b 64))
  instruction_name: and
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_and64_2.v
  verilog_module_name: lakeroad_sofa_and64_2
- architecture: sofa
  arity: 2
  bitwidth: 64
  instruction: (bvor (var a 64) (var b 64))
  instruction_name: or
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_or64_2.v
  verilog_module_name: lakeroad_sofa_or64_2
- architecture: sofa
  arity: 2
  bitwidth: 64
  instruction: (bvxor (var a 64) (var b 64))
  instruction_name: xor
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_xor64_2.v
  verilog_module_name: lakeroad_sofa_xor64_2
- architecture: sofa
  arity: 1
  bitwidth: 64
  instruction: (bvnot (var a 64))
  instruction_name: not
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_not64_1.v
  verilog_module_name: lakeroad_sofa_not64_1
- architecture: sofa
  arity: 3
  bitwidth: 64
  instruction: (circt-comb-mux (var a 1) (var b 64) (var c 64))
  instruction_name: mux
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_mux64_3.v
  verilog_module_name: lakeroad_sofa_mux64_3
- architecture: sofa
  arity: 2
  bitwidth: 64
  instruction: (bvadd (var a 64) (var b 64))
  instruction_name: add
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_add64_2.v
  verilog_module_name: lakeroad_sofa_add64_2
- architecture: sofa
  arity: 2
  bitwidth: 64
  instruction: (bvsub (var a 64) (var b 64))
  instruction_name: sub
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_sub64_2.v
  verilog_module_name: lakeroad_sofa_sub64_2
- architecture: sofa
  arity: 2
  bitwidth: 64
  instruction: (bool->bitvector (bveq (var a 64) (var b 64)))
  instruction_name: eq
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_eq64_2.v
  verilog_module_name: lakeroad_sofa_eq64_2
- architecture: sofa
  arity: 2
  bitwidth: 64
  instruction: (bool->bitvector (not (bveq (var a 64) (var b 64))))
  instruction_name: neq
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_neq64_2.v
  verilog_module_name: lakeroad_sofa_neq64_2
- architecture: sofa
  arity: 2
  bitwidth: 64
  instruction: (bool->bitvector (bvugt (var a 64) (var b 64)))
  instruction_name: ugt
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_ugt64_2.v
  verilog_module_name: lakeroad_sofa_ugt64_2
- architecture: sofa
  arity: 2
  bitwidth: 64
  instruction: (bool->bitvector (bvult (var a 64) (var b 64)))
  instruction_name: ult
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_ult64_2.v
  verilog_module_name: lakeroad_sofa_ult64_2
- architecture: sofa
  arity: 2
  bitwidth: 64
  instruction: (bool->bitvector (bvuge (var a 64) (var b 64)))
  instruction_name: uge
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_uge64_2.v
  verilog_module_name: lakeroad_sofa_uge64_2
- architecture: sofa
  arity: 2
  bitwidth: 64
  instruction: (bool->bitvector (bvule (var a 64) (var b 64)))
  instruction_name: ule
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_ule64_2.v
  verilog_module_name: lakeroad_sofa_ule64_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 128
  instruction: (bvand (var a 128) (var b 128))
  instruction_name: and
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_and128_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_and128_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 128
  instruction: (bvor (var a 128) (var b 128))
  instruction_name: or
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_or128_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_or128_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 128
  instruction: (bvxor (var a 128) (var b 128))
  instruction_name: xor
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_xor128_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_xor128_2
- architecture: xilinx-ultrascale-plus
  arity: 1
  bitwidth: 128
  instruction: (bvnot (var a 128))
  instruction_name: not
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_not128_1.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_not128_1
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 128
  instruction: (bvadd (var a 128) (var b 128))
  instruction_name: add
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_add128_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_add128_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 128
  instruction: (bvsub (var a 128) (var b 128))
  instruction_name: sub
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_sub128_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_sub128_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 128
  instruction: (bool->bitvector (bveq (var a 128) (var b 128)))
  instruction_name: eq
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_eq128_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_eq128_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 128
  instruction: (bool->bitvector (not (bveq (var a 128) (var b 128))))
  instruction_name: neq
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_neq128_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_neq128_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 128
  instruction: (bool->bitvector (bvugt (var a 128) (var b 128)))
  instruction_name: ugt
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ugt128_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_ugt128_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 128
  instruction: (bool->bitvector (bvult (var a 128) (var b 128)))
  instruction_name: ult
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ult128_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_ult128_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 128
  instruction: (bool->bitvector (bvuge (var a 128) (var b 128)))
  instruction_name: uge
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_uge128_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_uge128_2
- architecture: xilinx-ultrascale-plus
  arity: 2
  bitwidth: 128
  instruction: (bool->bitvector (bvule (var a 128) (var b 128)))
  instruction_name: ule
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_ule128_2.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_ule128_2
- architecture: xilinx-ultrascale-plus
  arity: 3
  bitwidth: 128
  instruction: (circt-comb-mux (var a 1) (var b 128) (var c 128))
  instruction_name: mux
  relative_output_filepath: lakeroad_impls/xilinx_ultrascale_plus/lakeroad_xilinx_ultrascale_plus_mux128_3.v
  verilog_module_name: lakeroad_xilinx_ultrascale_plus_mux128_3
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 128
  instruction: (bvand (var a 128) (var b 128))
  instruction_name: and
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_and128_2.v
  verilog_module_name: lakeroad_lattice_ecp5_and128_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 128
  instruction: (bvor (var a 128) (var b 128))
  instruction_name: or
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_or128_2.v
  verilog_module_name: lakeroad_lattice_ecp5_or128_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 128
  instruction: (bvxor (var a 128) (var b 128))
  instruction_name: xor
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_xor128_2.v
  verilog_module_name: lakeroad_lattice_ecp5_xor128_2
- architecture: lattice-ecp5
  arity: 1
  bitwidth: 128
  instruction: (bvnot (var a 128))
  instruction_name: not
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_not128_1.v
  verilog_module_name: lakeroad_lattice_ecp5_not128_1
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 128
  instruction: (bvadd (var a 128) (var b 128))
  instruction_name: add
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_add128_2.v
  verilog_module_name: lakeroad_lattice_ecp5_add128_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 128
  instruction: (bvsub (var a 128) (var b 128))
  instruction_name: sub
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_sub128_2.v
  verilog_module_name: lakeroad_lattice_ecp5_sub128_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 128
  instruction: (bool->bitvector (bveq (var a 128) (var b 128)))
  instruction_name: eq
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_eq128_2.v
  verilog_module_name: lakeroad_lattice_ecp5_eq128_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 128
  instruction: (bool->bitvector (not (bveq (var a 128) (var b 128))))
  instruction_name: neq
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_neq128_2.v
  verilog_module_name: lakeroad_lattice_ecp5_neq128_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 128
  instruction: (bool->bitvector (bvugt (var a 128) (var b 128)))
  instruction_name: ugt
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_ugt128_2.v
  verilog_module_name: lakeroad_lattice_ecp5_ugt128_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 128
  instruction: (bool->bitvector (bvult (var a 128) (var b 128)))
  instruction_name: ult
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_ult128_2.v
  verilog_module_name: lakeroad_lattice_ecp5_ult128_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 128
  instruction: (bool->bitvector (bvuge (var a 128) (var b 128)))
  instruction_name: uge
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_uge128_2.v
  verilog_module_name: lakeroad_lattice_ecp5_uge128_2
- architecture: lattice-ecp5
  arity: 2
  bitwidth: 128
  instruction: (bool->bitvector (bvule (var a 128) (var b 128)))
  instruction_name: ule
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_ule128_2.v
  verilog_module_name: lakeroad_lattice_ecp5_ule128_2
- architecture: lattice-ecp5
  arity: 3
  bitwidth: 128
  instruction: (circt-comb-mux (var a 1) (var b 128) (var c 128))
  instruction_name: mux
  relative_output_filepath: lakeroad_impls/lattice_ecp5/lakeroad_lattice_ecp5_mux128_3.v
  verilog_module_name: lakeroad_lattice_ecp5_mux128_3
- architecture: sofa
  arity: 2
  bitwidth: 128
  instruction: (bvand (var a 128) (var b 128))
  instruction_name: and
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_and128_2.v
  verilog_module_name: lakeroad_sofa_and128_2
- architecture: sofa
  arity: 2
  bitwidth: 128
  instruction: (bvor (var a 128) (var b 128))
  instruction_name: or
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_or128_2.v
  verilog_module_name: lakeroad_sofa_or128_2
- architecture: sofa
  arity: 2
  bitwidth: 128
  instruction: (bvxor (var a 128) (var b 128))
  instruction_name: xor
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_xor128_2.v
  verilog_module_name: lakeroad_sofa_xor128_2
- architecture: sofa
  arity: 1
  bitwidth: 128
  instruction: (bvnot (var a 128))
  instruction_name: not
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_not128_1.v
  verilog_module_name: lakeroad_sofa_not128_1
- architecture: sofa
  arity: 3
  bitwidth: 128
  instruction: (circt-comb-mux (var a 1) (var b 128) (var c 128))
  instruction_name: mux
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_mux128_3.v
  verilog_module_name: lakeroad_sofa_mux128_3
- architecture: sofa
  arity: 2
  bitwidth: 128
  instruction: (bvadd (var a 128) (var b 128))
  instruction_name: add
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_add128_2.v
  verilog_module_name: lakeroad_sofa_add128_2
- architecture: sofa
  arity: 2
  bitwidth: 128
  instruction: (bvsub (var a 128) (var b 128))
  instruction_name: sub
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_sub128_2.v
  verilog_module_name: lakeroad_sofa_sub128_2
- architecture: sofa
  arity: 2
  bitwidth: 128
  instruction: (bool->bitvector (bveq (var a 128) (var b 128)))
  instruction_name: eq
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_eq128_2.v
  verilog_module_name: lakeroad_sofa_eq128_2
- architecture: sofa
  arity: 2
  bitwidth: 128
  instruction: (bool->bitvector (not (bveq (var a 128) (var b 128))))
  instruction_name: neq
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_neq128_2.v
  verilog_module_name: lakeroad_sofa_neq128_2
- architecture: sofa
  arity: 2
  bitwidth: 128
  instruction: (bool->bitvector (bvugt (var a 128) (var b 128)))
  instruction_name: ugt
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_ugt128_2.v
  verilog_module_name: lakeroad_sofa_ugt128_2
- architecture: sofa
  arity: 2
  bitwidth: 128
  instruction: (bool->bitvector (bvult (var a 128) (var b 128)))
  instruction_name: ult
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_ult128_2.v
  verilog_module_name: lakeroad_sofa_ult128_2
- architecture: sofa
  arity: 2
  bitwidth: 128
  instruction: (bool->bitvector (bvuge (var a 128) (var b 128)))
  instruction_name: uge
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_uge128_2.v
  verilog_module_name: lakeroad_sofa_uge128_2
- architecture: sofa
  arity: 2
  bitwidth: 128
  instruction: (bool->bitvector (bvule (var a 128) (var b 128)))
  instruction_name: ule
  relative_output_filepath: lakeroad_impls/sofa/lakeroad_sofa_ule128_2.v
  verilog_module_name: lakeroad_sofa_ule128_2
