// Seed: 3049455083
module module_0 (
    output supply1 id_0,
    input tri1 id_1,
    output tri id_2
);
  wire id_4;
  module_2(
      id_4, id_4
  );
endmodule
module module_1 (
    input uwire id_0,
    input wor id_1,
    output uwire id_2,
    input wor id_3,
    output supply1 id_4
);
  wire id_6;
  module_0(
      id_2, id_0, id_2
  ); id_8(
      .id_0(1), .id_1(1)
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_2 = 1'b0;
endmodule
