
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.105156                       # Number of seconds simulated
sim_ticks                                105156220000                       # Number of ticks simulated
final_tick                               105156220000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  68857                       # Simulator instruction rate (inst/s)
host_op_rate                                    71645                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               17978260                       # Simulator tick rate (ticks/s)
host_mem_usage                                 666348                       # Number of bytes of host memory used
host_seconds                                  5849.08                       # Real time elapsed on the host
sim_insts                                   402752520                       # Number of instructions simulated
sim_ops                                     419059513                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 105156220000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           71808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           33664                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::l2.prefetcher        98048                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             203520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        71808                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         71808                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::cpu.inst             1122                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              526                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::l2.prefetcher         1532                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                3180                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             682870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data             320133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::l2.prefetcher        932403                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               1935406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        682870                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           682870                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            682870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data            320133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher       932403                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              1935406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        3180                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      3180                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 203520                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  203520                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               228                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               201                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               257                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              207                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              409                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               71                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  105156140500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  3180                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    1282                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      47                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      35                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          573                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    352.502618                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   190.264723                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   377.636928                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          238     41.54%     41.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           99     17.28%     58.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           49      8.55%     67.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           28      4.89%     72.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           15      2.62%     74.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           17      2.97%     77.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      1.05%     78.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      1.22%     80.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          114     19.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          573                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                    139411172                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               199036172                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   15900000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     43839.99                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                62589.99                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         1.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      1.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.02                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     2600                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 81.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   33067968.71                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1977780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1036035                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                11995200                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         155503920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             43150710                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              9951360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       308814030                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       242160480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy      24936096300                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy            25710685815                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            244.499905                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         105035633287                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     20431000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      66230000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 103727823000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    630625493                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      33877963                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    677232544                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2163420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1138500                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                10710000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         214509360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             52874340                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             14052000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       435968490                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       320997600                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy      24829890780                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy            25882304490                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            246.131941                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         105003045297                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     29148500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      91382000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 103211666000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    835927250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      32011953                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    956084297                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 105156220000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                53054519                       # Number of BP lookups
system.cpu.branchPred.condPredicted          45823185                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            778553                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             41529804                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                39236650                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             94.478293                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                 3204466                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              79362                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          248340                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             243474                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4866                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          620                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 105156220000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 105156220000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 105156220000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 105156220000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    16                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    105156220000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        210312441                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             822498                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      429039280                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    53054519                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           42684590                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     208516996                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 1620730                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                 1316                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           329                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles         1600                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                 127183799                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  1938                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          210153104                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.138893                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.016826                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6814743      3.24%      3.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 75630686     35.99%     39.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  9258734      4.41%     43.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                118448941     56.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            210153104                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.252265                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.040009                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  7736224                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              13298287                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 180212602                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               8158640                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 747351                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved             38752325                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                 63212                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts              438547434                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts               3480317                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 747351                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 14155679                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 1962651                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        2421872                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 181808144                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               9057407                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              435687033                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts               1440112                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents               2536736                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                2977076                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    648                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  41283                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands           602058859                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            2183040693                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        730487482                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             576947938                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 25110920                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts             155343                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts          31574                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  15725904                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             38348067                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            38624611                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            560621                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           547650                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  434362255                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               32158                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 424627586                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           1453644                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        15334899                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     52088279                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             50                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     210153104                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.020563                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.791915                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            11543423      5.49%      5.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            27799190     13.23%     18.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2           116954011     55.65%     74.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            52505547     24.98%     99.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1350932      0.64%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   1      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       210153104                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                74924873     86.72%     86.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     21      0.00%     86.72% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     86.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     86.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     86.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     86.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     86.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     86.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     86.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     86.72% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     86.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     86.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     86.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     86.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     86.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     86.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     86.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     86.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     86.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     86.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     86.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     86.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     86.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     86.72% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     86.72% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                5668386      6.56%     93.28% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               5810073      6.72%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               16      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                14      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             346097933     81.51%     81.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              1600500      0.38%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     81.88% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc         154681      0.04%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     81.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             38773206      9.13%     91.05% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            38001236      8.95%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              424627586                       # Type of FU issued
system.cpu.iq.rate                           2.019032                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    86403369                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.203480                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         1147265241                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         449730213                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    422907157                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  48                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              511030909                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      32                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           411401                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      1159358                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          216                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          920                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       922470                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads       843531                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2065                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 747351                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                 1427581                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   444                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           434394423                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              38348067                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             38624611                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts              31574                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                     69                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   260                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            920                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect         448607                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       319557                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               768164                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             423967782                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              38588396                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            659804                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            10                       # number of nop insts executed
system.cpu.iew.exec_refs                     76452810                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 49479647                       # Number of branches executed
system.cpu.iew.exec_stores                   37864414                       # Number of stores executed
system.cpu.iew.exec_rate                     2.015895                       # Inst execution rate
system.cpu.iew.wb_sent                      422943708                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     422907173                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 319305187                       # num instructions producing a value
system.cpu.iew.wb_consumers                 791410754                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.010852                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.403463                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts        13975476                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           32108                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            715545                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    207991983                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.014787                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.055036                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0     42942979     20.65%     20.65% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     59407140     28.56%     49.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     61666450     29.65%     78.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      8635312      4.15%     83.01% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      5153395      2.48%     85.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     16337003      7.85%     93.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       945494      0.45%     93.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       791702      0.38%     94.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     12112508      5.82%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    207991983                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            402752520                       # Number of instructions committed
system.cpu.commit.committedOps              419059513                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       74890850                       # Number of memory references committed
system.cpu.commit.loads                      37188709                       # Number of loads committed
system.cpu.commit.membars                         584                       # Number of memory barriers committed
system.cpu.commit.branches                   48961079                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 376724794                       # Number of committed integer instructions.
system.cpu.commit.function_calls              3239999                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        342417093     81.71%     81.71% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult         1596889      0.38%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc       154681      0.04%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.13% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        37188709      8.87%     91.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       37702125      9.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         419059513                       # Class of committed instruction
system.cpu.commit.bw_lim_events              12112508                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                    628883344                       # The number of ROB reads
system.cpu.rob.rob_writes                   868200425                       # The number of ROB writes
system.cpu.timesIdled                            1023                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          159337                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   402752520                       # Number of Instructions Simulated
system.cpu.committedOps                     419059513                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.522188                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.522188                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.915020                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.915020                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                693501826                       # number of integer regfile reads
system.cpu.int_regfile_writes               298652914                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                1387315869                       # number of cc regfile reads
system.cpu.cc_regfile_writes                282971850                       # number of cc regfile writes
system.cpu.misc_regfile_reads                75690973                       # number of misc regfile reads
system.cpu.misc_regfile_writes                  33258                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 105156220000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              5985                       # number of replacements
system.cpu.dcache.tags.tagsinuse          1022.094744                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            58250117                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7009                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           8310.760023                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            166500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data  1022.094744                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998139                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998139                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           34                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          164                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          477                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          305                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         116564945                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        116564945                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 105156220000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data     36571449                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        36571449                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     21677518                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       21677518                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          567                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          567                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          583                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          583                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      58248967                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         58248967                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     58248967                       # number of overall hits
system.cpu.dcache.overall_hits::total        58248967                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         4985                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          4985                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        23850                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        23850                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           16                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           16                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        28835                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          28835                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        28835                       # number of overall misses
system.cpu.dcache.overall_misses::total         28835                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    139880500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    139880500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    215204500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    215204500                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       170500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       170500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    355085000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    355085000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    355085000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    355085000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     36576434                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     36576434                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     21701368                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     21701368                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          583                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          583                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          583                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          583                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     58277802                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     58277802                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     58277802                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     58277802                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000136                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000136                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001099                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001099                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.027444                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.027444                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000495                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000495                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000495                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000495                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 28060.280843                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 28060.280843                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data  9023.249476                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9023.249476                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 10656.250000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 10656.250000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 12314.374892                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12314.374892                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12314.374892                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12314.374892                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        21617                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            2211                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets     9.777024                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         5985                       # number of writebacks
system.cpu.dcache.writebacks::total              5985                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1727                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1727                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data        20099                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        20099                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data           16                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           16                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        21826                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21826                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        21826                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21826                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         3258                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3258                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         3751                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         3751                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         7009                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7009                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         7009                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7009                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     94520500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     94520500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     43755500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     43755500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    138276000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    138276000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    138276000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    138276000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000089                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000173                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000173                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000120                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000120                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000120                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000120                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 29011.817066                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 29011.817066                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11665.022661                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11665.022661                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 19728.349265                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 19728.349265                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 19728.349265                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19728.349265                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 105156220000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 105156220000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 105156220000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              4815                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.318891                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           127178158                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5071                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          25079.502662                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             83500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   255.318891                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.997339                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997339                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          142                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         254372653                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        254372653                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 105156220000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst    127178158                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       127178158                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst     127178158                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        127178158                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst    127178158                       # number of overall hits
system.cpu.icache.overall_hits::total       127178158                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         5633                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5633                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         5633                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5633                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         5633                       # number of overall misses
system.cpu.icache.overall_misses::total          5633                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    208000970                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    208000970                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    208000970                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    208000970                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    208000970                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    208000970                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst    127183791                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    127183791                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst    127183791                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    127183791                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst    127183791                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    127183791                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000044                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000044                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 36925.434049                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 36925.434049                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 36925.434049                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 36925.434049                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 36925.434049                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 36925.434049                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        40470                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          261                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               638                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               6                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    63.432602                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    43.500000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         4815                       # number of writebacks
system.cpu.icache.writebacks::total              4815                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          561                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          561                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          561                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          561                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          561                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          561                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         5072                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5072                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         5072                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5072                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         5072                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5072                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    171696975                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    171696975                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    171696975                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    171696975                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    171696975                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    171696975                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000040                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000040                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000040                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000040                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000040                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000040                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 33851.927248                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 33851.927248                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 33851.927248                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 33851.927248                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 33851.927248                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 33851.927248                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 105156220000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 105156220000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 105156220000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued            18874                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               18874                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  2510                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 105156220000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   851.403946                       # Cycle average of tags in use
system.l2.tags.total_refs                           0                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1535                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             0                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                   2739000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks      832.413341                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher    18.990606                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.203226                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.004636                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.207862                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            27                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          1508                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           19                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          210                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          180                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          201                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          565                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          352                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.006592                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.368164                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    192005                       # Number of tag accesses
system.l2.tags.data_accesses                   192005                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 105156220000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         4970                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             4970                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5455                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5455                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data               3626                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3626                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst            3948                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3948                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data           2818                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              2818                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                  3948                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  6444                       # number of demand (read+write) hits
system.l2.demand_hits::total                    10392                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 3948                       # number of overall hits
system.l2.overall_hits::cpu.data                 6444                       # number of overall hits
system.l2.overall_hits::total                   10392                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data              125                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 125                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst          1124                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1124                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          440                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             440                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                1124                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                 565                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1689                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1124                       # number of overall misses
system.l2.overall_misses::cpu.data                565                       # number of overall misses
system.l2.overall_misses::total                  1689                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data     14098000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      14098000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    140583000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    140583000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     71194500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     71194500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     140583000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      85292500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        225875500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    140583000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     85292500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       225875500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         4970                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         4970                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5455                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5455                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           3751                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              3751                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst         5072                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           5072                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         3258                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          3258                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              5072                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              7009                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                12081                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             5072                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             7009                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               12081                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.033324                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.033324                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.221609                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.221609                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.135052                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.135052                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.221609                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.080611                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.139806                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.221609                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.080611                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.139806                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data       112784                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total       112784                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 125073.843416                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 125073.843416                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 161805.681818                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 161805.681818                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 125073.843416                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 150960.176991                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 133733.274127                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 125073.843416                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 150960.176991                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 133733.274127                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.ReadExReq_mshr_hits::cpu.data            30                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               30                       # number of ReadExReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu.data            9                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            9                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst                1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu.data               39                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  40                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst               1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu.data              39                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 40                       # number of overall MSHR hits
system.l2.HardPFReq_mshr_misses::l2.prefetcher         3676                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           3676                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data           95                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             95                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst         1123                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1123                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          431                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          431                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1123                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data            526                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1649                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1123                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data           526                       # number of overall MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher         3676                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5325                       # number of overall MSHR misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher     94513412                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total     94513412                       # number of HardPFReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     12095000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     12095000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    133785500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    133785500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     68044000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     68044000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    133785500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     80139000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    213924500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    133785500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     80139000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher     94513412                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    308437912                       # number of overall MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.025327                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.025327                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.221412                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.221412                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.132290                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.132290                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.221412                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.075046                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.136495                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.221412                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.075046                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.440775                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 25710.939064                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 25710.939064                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 127315.789474                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 127315.789474                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 119132.235085                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 119132.235085                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 157874.709977                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 157874.709977                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 119132.235085                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 152355.513308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 129729.836264                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 119132.235085                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 152355.513308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 25710.939064                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 57922.612582                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          3180                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          378                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 105156220000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3085                       # Transaction distribution
system.membus.trans_dist::ReadExReq                95                       # Transaction distribution
system.membus.trans_dist::ReadExResp               95                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           3085                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         6360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   6360                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       203520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  203520                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              3180                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    3180    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                3180                       # Request fanout histogram
system.membus.reqLayer0.occupancy             4738189                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           16698265                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        22881                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        10813                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests          375                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           2144                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         2144                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 105156220000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              8329                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         4970                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5830                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             3913                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             3751                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            3751                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          5072                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         3258                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        14958                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        20003                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 34961                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       632704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       831616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1464320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            3913                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            15994                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.158309                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.365042                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  13462     84.17%     84.17% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   2532     15.83%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              15994                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           22240500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           7607498                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          10517991                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
