<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'image_wr' is power-on initialization." projectName="collector_display" solutionName="solution1" date="2023-09-02T15:37:34.725+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'image_ok' is power-on initialization." projectName="collector_display" solutionName="solution1" date="2023-09-02T15:37:34.681+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'columns_counter' is power-on initialization." projectName="collector_display" solutionName="solution1" date="2023-09-02T15:37:34.635+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'rows_counter' is power-on initialization." projectName="collector_display" solutionName="solution1" date="2023-09-02T15:37:34.591+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'accum' is power-on initialization." projectName="collector_display" solutionName="solution1" date="2023-09-02T15:37:34.526+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'numWrites' is power-on initialization." projectName="collector_display" solutionName="solution1" date="2023-09-02T15:37:34.477+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Port 'received' with mode 'ap_none' may require an associated data valid signal to correctly communicate with other blocks or a test bench; automatic C/RTL co-simulation may not be able to verify such a port." projectName="collector_display" solutionName="solution1" date="2023-09-02T15:37:34.282+0200" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="collector_display" solutionName="solution1" date="2023-09-02T15:37:33.915+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-1016] The critical path in module 'colector_display' consists of the following:&#xD;&#xA;&#x9;axis read operation ('empty', ../hls_src/collector_display.cpp:50) on port 'strm_in_V_data_V' (../hls_src/collector_display.cpp:50) [49]  (0.000 ns)&#xD;&#xA;&#x9;'add' operation ('add_ln70_1', ../hls_src/collector_display.cpp:70) [83]  (2.552 ns)&#xD;&#xA;&#x9;'add' operation ('add_ln70', ../hls_src/collector_display.cpp:70) [85]  (3.520 ns)&#xD;&#xA;&#xD;&#xA;Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-1016.html" projectName="collector_display" solutionName="solution1" date="2023-09-02T15:37:33.261+0200" type="Warning"/>
        <logs message="WARNING: [HLS 200-871] Estimated clock period (6.072 ns) exceeds the target (target clock period: 7.000 ns, clock uncertainty: 1.890 ns, effective delay budget: 5.110 ns).&#xD;&#xA;Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2023.1;t=hls+guidance;d=200-871.html" projectName="collector_display" solutionName="solution1" date="2023-09-02T15:37:33.222+0200" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
