#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu May  2 18:28:15 2019
# Process ID: 99105
# Current directory: /home/jinson/vivado/Lab07_movDisplay/Lab07_movDisplay.runs/synth_1
# Command line: vivado -log Lab07_movDisplay.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab07_movDisplay.tcl
# Log file: /home/jinson/vivado/Lab07_movDisplay/Lab07_movDisplay.runs/synth_1/Lab07_movDisplay.vds
# Journal file: /home/jinson/vivado/Lab07_movDisplay/Lab07_movDisplay.runs/synth_1/vivado.jou
#-----------------------------------------------------------
CRITICAL WARNING: [Common 17-741] No write access right to the local Tcl store at '/home/jinson/.Xilinx/Vivado/2018.3/XilinxTclStore'. XilinxTclStore is reverted to the installation area. If you want to use local Tcl Store, please change the access right and relaunch Vivado.
source Lab07_movDisplay.tcl -notrace
Command: synth_design -top Lab07_movDisplay -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 99120 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1384.355 ; gain = 0.000 ; free physical = 977 ; free virtual = 2526
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Lab07_movDisplay' [/home/jinson/vivado/Lab07_movDisplay/Lab07_movDisplay.srcs/sources_1/new/Lab07_movDisplay.sv:23]
INFO: [Synth 8-226] default block is never used [/home/jinson/vivado/Lab07_movDisplay/Lab07_movDisplay.srcs/sources_1/new/Lab07_movDisplay.sv:50]
INFO: [Synth 8-226] default block is never used [/home/jinson/vivado/Lab07_movDisplay/Lab07_movDisplay.srcs/sources_1/new/Lab07_movDisplay.sv:91]
INFO: [Synth 8-226] default block is never used [/home/jinson/vivado/Lab07_movDisplay/Lab07_movDisplay.srcs/sources_1/new/Lab07_movDisplay.sv:132]
INFO: [Synth 8-226] default block is never used [/home/jinson/vivado/Lab07_movDisplay/Lab07_movDisplay.srcs/sources_1/new/Lab07_movDisplay.sv:173]
INFO: [Synth 8-226] default block is never used [/home/jinson/vivado/Lab07_movDisplay/Lab07_movDisplay.srcs/sources_1/new/Lab07_movDisplay.sv:214]
INFO: [Synth 8-226] default block is never used [/home/jinson/vivado/Lab07_movDisplay/Lab07_movDisplay.srcs/sources_1/new/Lab07_movDisplay.sv:255]
INFO: [Synth 8-226] default block is never used [/home/jinson/vivado/Lab07_movDisplay/Lab07_movDisplay.srcs/sources_1/new/Lab07_movDisplay.sv:296]
INFO: [Synth 8-226] default block is never used [/home/jinson/vivado/Lab07_movDisplay/Lab07_movDisplay.srcs/sources_1/new/Lab07_movDisplay.sv:337]
INFO: [Synth 8-6155] done synthesizing module 'Lab07_movDisplay' (1#1) [/home/jinson/vivado/Lab07_movDisplay/Lab07_movDisplay.srcs/sources_1/new/Lab07_movDisplay.sv:23]
WARNING: [Synth 8-3917] design Lab07_movDisplay has port dp driven by constant 1
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1387.281 ; gain = 2.926 ; free physical = 988 ; free virtual = 2539
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1387.281 ; gain = 2.926 ; free physical = 987 ; free virtual = 2538
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1387.281 ; gain = 2.926 ; free physical = 987 ; free virtual = 2538
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/jinson/vivado/Lab07_movDisplay/Lab07_movDisplay.srcs/constrs_1/new/Lab07_movDisplay.xdc]
Finished Parsing XDC File [/home/jinson/vivado/Lab07_movDisplay/Lab07_movDisplay.srcs/constrs_1/new/Lab07_movDisplay.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/jinson/vivado/Lab07_movDisplay/Lab07_movDisplay.srcs/constrs_1/new/Lab07_movDisplay.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Lab07_movDisplay_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Lab07_movDisplay_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1700.156 ; gain = 0.000 ; free physical = 706 ; free virtual = 2283
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1700.156 ; gain = 0.000 ; free physical = 706 ; free virtual = 2283
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1700.156 ; gain = 0.000 ; free physical = 706 ; free virtual = 2283
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1700.156 ; gain = 0.000 ; free physical = 706 ; free virtual = 2283
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1700.156 ; gain = 315.801 ; free physical = 774 ; free virtual = 2351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1700.156 ; gain = 315.801 ; free physical = 774 ; free virtual = 2351
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1700.156 ; gain = 315.801 ; free physical = 775 ; free virtual = 2353
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1700.156 ; gain = 315.801 ; free physical = 766 ; free virtual = 2344
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Lab07_movDisplay 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 2     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      7 Bit        Muxes := 8     
	   2 Input      2 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design Lab07_movDisplay has port dp driven by constant 1
INFO: [Synth 8-3886] merging instance 'num_reg[0]' (FD) to 'num_reg[3]'
INFO: [Synth 8-3886] merging instance 'num_reg[3]' (FD) to 'num_reg[4]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1700.156 ; gain = 315.801 ; free physical = 754 ; free virtual = 2334
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1700.156 ; gain = 315.801 ; free physical = 625 ; free virtual = 2210
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1700.156 ; gain = 315.801 ; free physical = 625 ; free virtual = 2210
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1702.172 ; gain = 317.816 ; free physical = 625 ; free virtual = 2209
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1702.172 ; gain = 317.816 ; free physical = 625 ; free virtual = 2209
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1702.172 ; gain = 317.816 ; free physical = 625 ; free virtual = 2209
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1702.172 ; gain = 317.816 ; free physical = 625 ; free virtual = 2209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1702.172 ; gain = 317.816 ; free physical = 625 ; free virtual = 2209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1702.172 ; gain = 317.816 ; free physical = 625 ; free virtual = 2209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1702.172 ; gain = 317.816 ; free physical = 625 ; free virtual = 2209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     4|
|4     |LUT2   |     5|
|5     |LUT3   |     5|
|6     |LUT4   |     1|
|7     |LUT6   |     5|
|8     |FDRE   |    40|
|9     |FDSE   |     5|
|10    |IBUF   |     2|
|11    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    91|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1702.172 ; gain = 317.816 ; free physical = 625 ; free virtual = 2209
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1702.172 ; gain = 4.941 ; free physical = 680 ; free virtual = 2264
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1702.180 ; gain = 317.816 ; free physical = 680 ; free virtual = 2264
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1708.172 ; gain = 0.000 ; free physical = 621 ; free virtual = 2205
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 1708.172 ; gain = 323.891 ; free physical = 678 ; free virtual = 2262
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1708.172 ; gain = 0.000 ; free physical = 678 ; free virtual = 2262
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/jinson/vivado/Lab07_movDisplay/Lab07_movDisplay.runs/synth_1/Lab07_movDisplay.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Lab07_movDisplay_utilization_synth.rpt -pb Lab07_movDisplay_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu May  2 18:28:39 2019...
