{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1770272064178 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1770272064179 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb  5 01:14:24 2026 " "Processing started: Thu Feb  5 01:14:24 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1770272064179 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770272064179 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CNN4IC -c CNN4IC " "Command: quartus_map --read_settings_files=on --write_settings_files=off CNN4IC -c CNN4IC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770272064179 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1770272064583 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1770272064584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/pool.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/pool.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pool " "Found entity 1: Pool" {  } { { "rtl/Pool.v" "" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNN4IC/Proyect_files/rtl/Pool.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770272074280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770272074280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/requant.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/requant.v" { { "Info" "ISGN_ENTITY_NAME" "1 Requant " "Found entity 1: Requant" {  } { { "rtl/Requant.v" "" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNN4IC/Proyect_files/rtl/Requant.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770272074284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770272074284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/conv.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/conv.v" { { "Info" "ISGN_ENTITY_NAME" "1 Conv " "Found entity 1: Conv" {  } { { "rtl/Conv.v" "" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNN4IC/Proyect_files/rtl/Conv.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770272074290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770272074290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cnn_control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cnn_control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNN_Control_Unit " "Found entity 1: CNN_Control_Unit" {  } { { "rtl/CNN_Control_Unit.v" "" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNN4IC/Proyect_files/rtl/CNN_Control_Unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770272074296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770272074296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/spi_control.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/spi_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_Control " "Found entity 1: SPI_Control" {  } { { "rtl/SPI_Control.v" "" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNN4IC/Proyect_files/rtl/SPI_Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770272074301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770272074301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rtl/cnn.v 1 1 " "Found 1 design units, including 1 entities, in source file rtl/cnn.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNN " "Found entity 1: CNN" {  } { { "rtl/CNN.v" "" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNN4IC/Proyect_files/rtl/CNN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770272074307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770272074307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnn4ic.v 1 1 " "Found 1 design units, including 1 entities, in source file cnn4ic.v" { { "Info" "ISGN_ENTITY_NAME" "1 CNN4IC " "Found entity 1: CNN4IC" {  } { { "CNN4IC.v" "" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNN4IC/Proyect_files/CNN4IC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1770272074311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1770272074311 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CNN4IC_Data_OutBUS CNN4IC.v(52) " "Verilog HDL Implicit Net warning at CNN4IC.v(52): created implicit net for \"CNN4IC_Data_OutBUS\"" {  } { { "CNN4IC.v" "" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNN4IC/Proyect_files/CNN4IC.v" 52 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770272074311 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CNN4IC " "Elaborating entity \"CNN4IC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1770272074357 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "CNN4IC_data_OutBUS CNN4IC.v(4) " "Output port \"CNN4IC_data_OutBUS\" at CNN4IC.v(4) has no driver" {  } { { "CNN4IC.v" "" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNN4IC/Proyect_files/CNN4IC.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1770272074365 "|CNN4IC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_Control SPI_Control:SPI_Control_u0 " "Elaborating entity \"SPI_Control\" for hierarchy \"SPI_Control:SPI_Control_u0\"" {  } { { "CNN4IC.v" "SPI_Control_u0" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNN4IC/Proyect_files/CNN4IC.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770272074367 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SPI_Control_MISO SPI_Control.v(7) " "Output port \"SPI_Control_MISO\" at SPI_Control.v(7) has no driver" {  } { { "rtl/SPI_Control.v" "" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNN4IC/Proyect_files/rtl/SPI_Control.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1770272074368 "|CNN4IC|SPI_Control:SPI_Control_u0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SPI_Control_Weight_OutBUS SPI_Control.v(9) " "Output port \"SPI_Control_Weight_OutBUS\" at SPI_Control.v(9) has no driver" {  } { { "rtl/SPI_Control.v" "" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNN4IC/Proyect_files/rtl/SPI_Control.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1770272074368 "|CNN4IC|SPI_Control:SPI_Control_u0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SPI_Control_Addr_OutBUS SPI_Control.v(10) " "Output port \"SPI_Control_Addr_OutBUS\" at SPI_Control.v(10) has no driver" {  } { { "rtl/SPI_Control.v" "" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNN4IC/Proyect_files/rtl/SPI_Control.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1770272074369 "|CNN4IC|SPI_Control:SPI_Control_u0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SPI_Control_Data_Ready SPI_Control.v(11) " "Output port \"SPI_Control_Data_Ready\" at SPI_Control.v(11) has no driver" {  } { { "rtl/SPI_Control.v" "" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNN4IC/Proyect_files/rtl/SPI_Control.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1770272074369 "|CNN4IC|SPI_Control:SPI_Control_u0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "SPI_Control_Is_Weight SPI_Control.v(12) " "Output port \"SPI_Control_Is_Weight\" at SPI_Control.v(12) has no driver" {  } { { "rtl/SPI_Control.v" "" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNN4IC/Proyect_files/rtl/SPI_Control.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1770272074369 "|CNN4IC|SPI_Control:SPI_Control_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNN CNN:CNN_u0 " "Elaborating entity \"CNN\" for hierarchy \"CNN:CNN_u0\"" {  } { { "CNN4IC.v" "CNN_u0" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNN4IC/Proyect_files/CNN4IC.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770272074391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Conv CNN:CNN_u0\|Conv:Conv_u0 " "Elaborating entity \"Conv\" for hierarchy \"CNN:CNN_u0\|Conv:Conv_u0\"" {  } { { "rtl/CNN.v" "Conv_u0" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNN4IC/Proyect_files/rtl/CNN.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770272074431 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Conv_OutBUS Conv.v(8) " "Output port \"Conv_OutBUS\" at Conv.v(8) has no driver" {  } { { "rtl/Conv.v" "" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNN4IC/Proyect_files/rtl/Conv.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1770272074433 "|CNN4IC|CNN:CNN_u0|Conv:Conv_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Requant CNN:CNN_u0\|Requant:Requant_u0 " "Elaborating entity \"Requant\" for hierarchy \"CNN:CNN_u0\|Requant:Requant_u0\"" {  } { { "rtl/CNN.v" "Requant_u0" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNN4IC/Proyect_files/rtl/CNN.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770272074448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pool CNN:CNN_u0\|Pool:Pool_u0 " "Elaborating entity \"Pool\" for hierarchy \"CNN:CNN_u0\|Pool:Pool_u0\"" {  } { { "rtl/CNN.v" "Pool_u0" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNN4IC/Proyect_files/rtl/CNN.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770272074463 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Pool_OutBUS Pool.v(4) " "Output port \"Pool_OutBUS\" at Pool.v(4) has no driver" {  } { { "rtl/Pool.v" "" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNN4IC/Proyect_files/rtl/Pool.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1770272074463 "|CNN4IC|CNN:CNN_u0|Pool:Pool_u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Requant CNN:CNN_u0\|Requant:Requant_u1 " "Elaborating entity \"Requant\" for hierarchy \"CNN:CNN_u0\|Requant:Requant_u1\"" {  } { { "rtl/CNN.v" "Requant_u1" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNN4IC/Proyect_files/rtl/CNN.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770272074477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CNN_Control_Unit CNN:CNN_u0\|CNN_Control_Unit:CNN_Control_Unit_u0 " "Elaborating entity \"CNN_Control_Unit\" for hierarchy \"CNN:CNN_u0\|CNN_Control_Unit:CNN_Control_Unit_u0\"" {  } { { "rtl/CNN.v" "CNN_Control_Unit_u0" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNN4IC/Proyect_files/rtl/CNN.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1770272074540 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CNN_Control_Unit.v(93) " "Verilog HDL Case Statement information at CNN_Control_Unit.v(93): all case item expressions in this case statement are onehot" {  } { { "rtl/CNN_Control_Unit.v" "" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNN4IC/Proyect_files/rtl/CNN_Control_Unit.v" 93 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1770272074544 "|CNN4IC|CNN:CNN_u0|CNN_Control_Unit:CNN_Control_Unit_u0"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "FC_u0 FC " "Node instance \"FC_u0\" instantiates undefined entity \"FC\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "rtl/CNN.v" "FC_u0" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNN4IC/Proyect_files/rtl/CNN.v" 99 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1770272074563 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "Max_Act_u0 Max_Activation " "Node instance \"Max_Act_u0\" instantiates undefined entity \"Max_Activation\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "rtl/CNN.v" "Max_Act_u0" { Text "C:/Users/jacob/Desktop/UNIC_CASS/CNN4IC/Proyect_files/rtl/CNN.v" 106 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1770272074563 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4791 " "Peak virtual memory: 4791 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1770272074695 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Feb  5 01:14:34 2026 " "Processing ended: Thu Feb  5 01:14:34 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1770272074695 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1770272074695 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1770272074695 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1770272074695 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 10 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1770272075366 ""}
