Running: /home/dev/software/xilinx/installation/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/dev/projects/es4/fhdw-vhdl-stack/src/stack/stack_tb_isim_beh.exe -prj /home/dev/projects/es4/fhdw-vhdl-stack/src/stack/stack_tb_beh.prj work.stack_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/home/dev/projects/es4/fhdw-vhdl-stack/src/stack/stack.vhd" into library work
Parsing VHDL file "/home/dev/projects/es4/fhdw-vhdl-stack/src/stack/stack_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 103828 KB
Fuse CPU Usage: 970 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package textio
Compiling package numeric_std
Compiling package vcomponents
Compiling package vital_timing
Compiling package vital_primitives
Compiling package vpkg
Compiling architecture ramb4_s8_v of entity RAMB4_S8 [\RAMB4_S8("000000000000000000000...]
Compiling architecture stack_arch of entity stack [stack_default]
Compiling architecture test_bench of entity stack_tb
Time Resolution for simulation is 1ps.
Compiled 13 VHDL Units
Built simulation executable /home/dev/projects/es4/fhdw-vhdl-stack/src/stack/stack_tb_isim_beh.exe
Fuse Memory Usage: 1214368 KB
Fuse CPU Usage: 1130 ms
GCC CPU Usage: 680 ms
