\documentclass[10pt,a4paper]{article}
\input{../../../../../../latex-templates/gtu-solutions/preamble.tex}
\input{../../../../../../latex-templates/gtu-solutions/english-boxes.tex}

\begin{document}

\begin{center}
{\Huge\bfseries\color{headcolor} Subject Name Solutions}\\[5pt]
{\LARGE 4341101 -- Summer 2023}\\[3pt]
{\large Semester 1 Study Material}\\[3pt]
{\normalsize\textit{Detailed Solutions and Explanations}}
\end{center}

\vspace{10pt}

\subsection*{Question 1(a) [3 marks]}\label{q1a}

\textbf{Compare Microprocessor and Microcontroller.}

\begin{solutionbox}

{\def\LTcaptype{none} % do not increment counter
\begin{longtable}[]{@{}lll@{}}
\toprule\noalign{}
Feature & Microprocessor & Microcontroller \\
\midrule\noalign{}
\endhead
\bottomrule\noalign{}
\endlastfoot
Definition & CPU on single chip & Complete computer on single chip \\
Memory & External RAM/ROM needed & Built-in RAM/ROM \\
Applications & General computing, PCs & Embedded systems, IoT \\
Examples & Intel 8085, 8086 & 8051, Arduino, PIC \\
Cost & Higher & Lower \\
\end{longtable}
}

\end{solutionbox}
\begin{mnemonicbox}
``PCRAM'' - ``Processors Connect to RAM,
Microcontrollers Already have Memory''

\end{mnemonicbox}
\subsection*{Question 1(b) [4 marks]}\label{q1b}

\textbf{Compare RISC and CISC.}

\begin{solutionbox}

{\def\LTcaptype{none} % do not increment counter
\begin{longtable}[]{@{}
  >{\raggedright\arraybackslash}p{(\linewidth - 4\tabcolsep) * \real{0.1011}}
  >{\raggedright\arraybackslash}p{(\linewidth - 4\tabcolsep) * \real{0.4494}}
  >{\raggedright\arraybackslash}p{(\linewidth - 4\tabcolsep) * \real{0.4494}}@{}}
\toprule\noalign{}
\begin{minipage}[b]{\linewidth}\raggedright
Feature
\end{minipage} & \begin{minipage}[b]{\linewidth}\raggedright
RISC (Reduced Instruction Set Computer)
\end{minipage} & \begin{minipage}[b]{\linewidth}\raggedright
CISC (Complex Instruction Set Computer)
\end{minipage} \\
\midrule\noalign{}
\endhead
\bottomrule\noalign{}
\endlastfoot
Instructions & Few, simple instructions & Many, complex instructions \\
Execution Time & Fixed (1 clock cycle) & Variable (multiple cycles) \\
Memory Access & Only through load/store & Multiple memory access
modes \\
Pipelining & Easy implementation & Difficult implementation \\
Examples & ARM, MIPS & Intel x86, 8085 \\
Hardware & Simple, less transistors & Complex, more transistors \\
Register Set & Large number of registers & Fewer registers \\
\end{longtable}
}

\end{solutionbox}
\begin{mnemonicbox}
``RISC-Fast, CISC-Many'' (RISC uses Fast execution,
CISC has Many instructions)

\end{mnemonicbox}
\subsection*{Question 1(c) [7 marks]}\label{q1c}

\textbf{Define: Microprocessor, Operand, Instruction Cycle, Opcode, ALU,
Machine Cycle, T-State}

\begin{solutionbox}

{\def\LTcaptype{none} % do not increment counter
\begin{longtable}[]{@{}
  >{\raggedright\arraybackslash}p{(\linewidth - 2\tabcolsep) * \real{0.3333}}
  >{\raggedright\arraybackslash}p{(\linewidth - 2\tabcolsep) * \real{0.6667}}@{}}
\toprule\noalign{}
\begin{minipage}[b]{\linewidth}\raggedright
Term
\end{minipage} & \begin{minipage}[b]{\linewidth}\raggedright
Definition
\end{minipage} \\
\midrule\noalign{}
\endhead
\bottomrule\noalign{}
\endlastfoot
\textbf{Microprocessor} & CPU on a single integrated circuit that
processes instructions \\
\textbf{Operand} & Data value used in an instruction operation \\
\textbf{Instruction Cycle} & Complete process to fetch, decode and
execute an instruction \\
\textbf{Opcode} & Operation code that tells CPU what operation to
perform \\
\textbf{ALU} & Arithmetic Logic Unit that performs mathematical
computations \\
\textbf{Machine Cycle} & Basic operation like memory read/write (subset
of instruction cycle) \\
\textbf{T-State} & Time state - smallest unit of time in processor
operation (clock period) \\
\end{longtable}
}

\textbf{Diagram:}

\begin{verbatim}
+{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+     +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+     +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
| FETCH             |     | DECODE            |     | EXECUTE           |
| Get instruction   |{-{-}{-}{-}| Interpret opcode  |{-}{-}{-}{-}| Perform operation |}
| from memory       |     | Identify operands |     | Store results     |
+{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+     +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+     +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
           \^{                                                 |}
           |                                                 |
           +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
                        INSTRUCTION CYCLE
\end{verbatim}

\end{solutionbox}
\begin{mnemonicbox}
``My Old Intel Chip Only Makes Trouble''
(Microprocessor, Operand, Instruction, Opcode, ALU, Machine, T-state)

\end{mnemonicbox}
\subsection*{Question 1(c OR) [7
marks]}\label{question-1c-or-7-marks}

\textbf{Compare Von-Neumann and Harvard architecture.}

\begin{solutionbox}

{\def\LTcaptype{none} % do not increment counter
\begin{longtable}[]{@{}
  >{\raggedright\arraybackslash}p{(\linewidth - 4\tabcolsep) * \real{0.1579}}
  >{\raggedright\arraybackslash}p{(\linewidth - 4\tabcolsep) * \real{0.4561}}
  >{\raggedright\arraybackslash}p{(\linewidth - 4\tabcolsep) * \real{0.3860}}@{}}
\toprule\noalign{}
\begin{minipage}[b]{\linewidth}\raggedright
Feature
\end{minipage} & \begin{minipage}[b]{\linewidth}\raggedright
Von-Neumann Architecture
\end{minipage} & \begin{minipage}[b]{\linewidth}\raggedright
Harvard Architecture
\end{minipage} \\
\midrule\noalign{}
\endhead
\bottomrule\noalign{}
\endlastfoot
Memory Buses & Single memory bus for instructions and data & Separate
buses for program and data memory \\
Execution & Sequential execution & Parallel fetch and execute
possible \\
Speed & Slower due to bus bottleneck & Faster due to simultaneous
access \\
Complexity & Simpler design & More complex design \\
Applications & General-purpose computing & DSP, microcontrollers,
embedded systems \\
Security & Less secure (code can be modified as data) & More secure
(code separation from data) \\
Example & Most PCs, 8085, 8086 & 8051, PIC, ARM Cortex-M \\
\end{longtable}
}

\textbf{Diagram:}

\begin{verbatim}
Von{-Neumann:                    Harvard:}
+{-{-}{-}{-}{-}{-}{-}{-}{-}+                     +{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
|         |                     |         |
|   CPU   |{{-}{-}{-}{-}| Memory |     |   CPU   |{-}{-}{-}{-}| Program Memory |}
|         |                     |         |
+{-{-}{-}{-}{-}{-}{-}{-}{-}+                     +{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
                                     \^{}
                                     |
                                     v
                                | Data Memory |
\end{verbatim}

\end{solutionbox}
\begin{mnemonicbox}
``Harvard Has Separate Streets'' (Harvard Has
Separate memory paths)

\end{mnemonicbox}
\subsection*{Question 2(a) [3 marks]}\label{q2a}

\textbf{Draw Flag Register of 8085 microprocessor \& explain it.}

\begin{solutionbox}

\textbf{Diagram:}

\begin{verbatim}
+{-{-}{-}+{-}{-}{-}+{-}{-}{-}+{-}{-}{-}+{-}{-}{-}+{-}{-}{-}+{-}{-}{-}+{-}{-}{-}+}
| S | Z | {- | AC| {-} | P | {-} | CY|}
+{-{-}{-}+{-}{-}{-}+{-}{-}{-}+{-}{-}{-}+{-}{-}{-}+{-}{-}{-}+{-}{-}{-}+{-}{-}{-}+}
  7   6   5   4   3   2   1   0
      FLAG REGISTER (F)
\end{verbatim}

{\def\LTcaptype{none} % do not increment counter
\begin{longtable}[]{@{}lll@{}}
\toprule\noalign{}
Flag & Name & Purpose \\
\midrule\noalign{}
\endhead
\bottomrule\noalign{}
\endlastfoot
S & Sign & Set if result is negative (bit 7=1) \\
Z & Zero & Set if result is zero \\
AC & Auxiliary Carry & Set if carry from bit 3 to bit 4 \\
P & Parity & Set if result has even parity \\
CY & Carry & Set if carry from bit 7 or borrow to bit 7 \\
\end{longtable}
}

\end{solutionbox}
\begin{mnemonicbox}
``Smart Zombies Always Prefer Candy'' (Sign, Zero,
Auxiliary, Parity, Carry)

\end{mnemonicbox}
\subsection*{Question 2(b) [4 marks]}\label{q2b}

\textbf{Explain De-multiplexing of Address and Data buses for 8085
Microprocessor.}

\begin{solutionbox}

\textbf{Diagram:}

\begin{verbatim}
                   +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
A15{-A8 {-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}|          |}
                   |          |{-{-}{-}{-}{-}{-}{-}{-}{-} A15{-}A8 (Higher Address)}
                   |          |
AD7{-AD0 {-}{-}{-}{-}{-}{-}{-}{-}{-}| 8085 CPU |{-}{-}{-}{-}+}
                   |          |     |
                   |          |     |    +{-{-}{-}{-}{-}{-}{-}{-}+}
                   +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}+     +{-}{-}{-}| 74LS373|{-}{-}{-}{-} A7{-}A0 (Lower Address)}
                        |                | Latch  |
                        |                +{-{-}{-}{-}{-}{-}{-}{-}+}
                        |                    \^{}
                        |                    |
                     ALE {-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}}
\end{verbatim}

\begin{itemize}
\tightlist
\item
  \textbf{Need}: 8085 has multiplexed pins (AD0-AD7) to save pins
\item
  \textbf{Process}:

  \begin{enumerate}
  \tightlist
  \item
    CPU places address on AD0-AD7 pins
  \item
    ALE (Address Latch Enable) signal goes HIGH
  \item
    Address latch (74LS373) captures lower address bits
  \item
    ALE goes LOW, latching the address
  \item
    AD0-AD7 pins now free for data transfer
  \end{enumerate}
\end{itemize}

\end{solutionbox}
\begin{mnemonicbox}
``ALE Latches, Data Follows'' (Address Latch Enable
captures address first, then data)

\end{mnemonicbox}
\subsection*{Question 2(c) [7 marks]}\label{q2c}

\textbf{Describe architecture of 8085 microprocessor with the help of
neat diagram.}

\begin{solutionbox}

\textbf{Diagram:}

\begin{verbatim}
    +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
    |               8085 CPU                    |
    |                                           |
    |  +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+       +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+   |}
    |  | REGISTERS   |       | CONTROL UNIT |   |
    |  |{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}|       |{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}|   |}
    |  | A (Accum.)  |{{-}{-}{-}{-}{-}| Instruction  |   |}
    |  | B,C,D,E,H,L |       | Decoder      |   |
    |  | SP, PC      |       |              |   |
    |  | Flags       |       | Timing \&     |   |
    |  +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+       | Control      |   |}
    |       \^{                +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+   |}
    |       |                      \^{            |}
    |       v                      |            |
    |  +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+             |            |}
    |  |    ALU      |{{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+            |}
    |  +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+                          |}
    |       \^{                                   |}
    +{-{-}{-}{-}{-}{-}{-}|{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
            |
    +{-{-}{-}{-}{-}{-}{-}|{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
    |       v                                   |
    |  +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+       +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+   |}
    |  | Address Bus |{-{-}{-}{-}{-}{-}| Memory \&     |   |}
    |  +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+       | I/O Devices  |   |}
    |  | Data Bus    |{{-}{-}{-}{-}{-}|              |   |}
    |  +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+       +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+   |}
    +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
\end{verbatim}

\begin{itemize}
\tightlist
\item
  \textbf{Main Components}:

  \begin{itemize}
  \tightlist
  \item
    \textbf{Registers}: Storage locations (A, B-L, SP, PC, Flags)
  \item
    \textbf{ALU}: Performs arithmetic and logical operations
  \item
    \textbf{Control Unit}: Generates timing and control signals
  \item
    \textbf{Buses}: Address bus (16-bit), Data bus (8-bit), Control bus
  \end{itemize}
\item
  \textbf{Key Features}:

  \begin{itemize}
  \tightlist
  \item
    8-bit data bus, 16-bit address bus (64KB addressable memory)
  \item
    6 general-purpose registers (B,C,D,E,H,L) and accumulator
  \item
    5 flags for status information
  \end{itemize}
\end{itemize}

\end{solutionbox}
\begin{mnemonicbox}
``RABC'' - ``Registers, ALU, Buses, Control'' (main
components)

\end{mnemonicbox}
\subsection*{Question 2(a OR) [3
marks]}\label{question-2a-or-3-marks}

\textbf{Explain Bus Organization of 8085 microprocessor.}

\begin{solutionbox}

{\def\LTcaptype{none} % do not increment counter
\begin{longtable}[]{@{}
  >{\raggedright\arraybackslash}p{(\linewidth - 4\tabcolsep) * \real{0.3704}}
  >{\raggedright\arraybackslash}p{(\linewidth - 4\tabcolsep) * \real{0.2593}}
  >{\raggedright\arraybackslash}p{(\linewidth - 4\tabcolsep) * \real{0.3704}}@{}}
\toprule\noalign{}
\begin{minipage}[b]{\linewidth}\raggedright
Bus Type
\end{minipage} & \begin{minipage}[b]{\linewidth}\raggedright
Width
\end{minipage} & \begin{minipage}[b]{\linewidth}\raggedright
Function
\end{minipage} \\
\midrule\noalign{}
\endhead
\bottomrule\noalign{}
\endlastfoot
\textbf{Address Bus} & 16-bit (A0-A15) & Carries memory/I/O device
addresses \\
\textbf{Data Bus} & 8-bit (D0-D7) & Transfers data between CPU \&
memory/I/O \\
\textbf{Control Bus} & Various signals & Coordinates system
operations \\
\end{longtable}
}

\textbf{Key Control Signals}:

\begin{itemize}
\tightlist
\item
  \textbf{RD̅}: Read signal (active low)
\item
  \textbf{WR̅}: Write signal (active low)
\item
  \textbf{ALE}: Address Latch Enable
\item
  \textbf{IO/M̅}: Distinguishes I/O (high) from memory (low) operations
\end{itemize}

\textbf{Diagram:}

\begin{verbatim}
                    +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
                    |   8085   |
                    |   CPU    |
                    +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
                       |  |  |
           +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+  |  +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
           |              |               |
    +{-{-}{-}{-}{-}{-}v{-}{-}{-}{-}{-}+  +{-}{-}{-}{-}{-}v{-}{-}{-}{-}{-}{-}+  +{-}{-}{-}{-}{-}v{-}{-}{-}{-}{-}{-}{-}+}
    | Address Bus|  |  Data Bus  |  | Control Bus |
    | (16{-bit)   |  |  (8{-}bit)   |  | RD,WR,ALE   |}
    +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+  +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+  +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
\end{verbatim}

\end{solutionbox}
\begin{mnemonicbox}
``ADC'' - ``Address finds, Data travels, Control
coordinates''

\end{mnemonicbox}
\subsection*{Question 2(b OR) [4
marks]}\label{question-2b-or-4-marks}

\textbf{Explain: Program Counter \& Stack pointer}

\begin{solutionbox}

{\def\LTcaptype{none} % do not increment counter
\begin{longtable}[]{@{}
  >{\raggedright\arraybackslash}p{(\linewidth - 4\tabcolsep) * \real{0.3846}}
  >{\raggedright\arraybackslash}p{(\linewidth - 4\tabcolsep) * \real{0.2308}}
  >{\raggedright\arraybackslash}p{(\linewidth - 4\tabcolsep) * \real{0.3846}}@{}}
\toprule\noalign{}
\begin{minipage}[b]{\linewidth}\raggedright
Register
\end{minipage} & \begin{minipage}[b]{\linewidth}\raggedright
Size
\end{minipage} & \begin{minipage}[b]{\linewidth}\raggedright
Function
\end{minipage} \\
\midrule\noalign{}
\endhead
\bottomrule\noalign{}
\endlastfoot
\textbf{Program Counter (PC)} & 16-bit & Holds address of next
instruction to execute \\
\textbf{Stack Pointer (SP)} & 16-bit & Points to the top of the stack in
memory \\
\end{longtable}
}

\textbf{Program Counter (PC)}:

\begin{itemize}
\tightlist
\item
  Automatically increments after instruction fetch
\item
  Modified by jump/call instructions
\item
  Controls program execution sequence
\item
  Initially set to 0000H on reset
\end{itemize}

\textbf{Stack Pointer (SP)}:

\begin{itemize}
\tightlist
\item
  Points to last data item pushed onto stack
\item
  Stack works in LIFO (Last In First Out) manner
\item
  Used during subroutine calls and interrupts
\item
  Stack grows downward in memory (decrements)
\end{itemize}

\textbf{Diagram:}

\begin{verbatim}
Memory:            PC:             SP:
+{-{-}{-}{-}{-}{-}{-}{-}{-}+        +{-}{-}{-}{-}{-}{-}{-}{-}+      +{-}{-}{-}{-}{-}{-}{-}{-}+}
| Instr 1 |{{-}{-}{-}{-}{-}{-}{-}| 2001H  |      | 3FFEH  |{-}{-}{-}+}
+{-{-}{-}{-}{-}{-}{-}{-}{-}+        +{-}{-}{-}{-}{-}{-}{-}{-}+      +{-}{-}{-}{-}{-}{-}{-}{-}+   |}
| Instr 2 |                                     |
+{-{-}{-}{-}{-}{-}{-}{-}{-}+        Stack:                       |}
    ...            ...                          |
+{-{-}{-}{-}{-}{-}{-}{-}+        +{-}{-}{-}{-}{-}{-}{-}{-}+                    |}
| Data 1 |        | Empty  |                    |
+{-{-}{-}{-}{-}{-}{-}{-}+        +{-}{-}{-}{-}{-}{-}{-}{-}+                    |}
| Data 2 |{{-}{-}{-}{-}{-}{-}{-}| Data A |{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
+{-{-}{-}{-}{-}{-}{-}{-}+        +{-}{-}{-}{-}{-}{-}{-}{-}+}
\end{verbatim}

\end{solutionbox}
\begin{mnemonicbox}
``PC Previews, SP Stacks'' (PC points to next
instruction, SP manages stack)

\end{mnemonicbox}
\subsection*{Question 2(c OR) [7
marks]}\label{question-2c-or-7-marks}

\textbf{Describe Pin diagram of 8085 microprocessor with the help of
neat diagram.}

\begin{solutionbox}

\textbf{Diagram:}

\begin{verbatim}
                 +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
        +5V {-{-}{-}{-}|                   |{-}{-}{-}{-} GND}
                 |                   |
         X1 {-{-}{-}{-}|                   |{-}{-}{-}{-} X2}
                 |                   |
      RESET {-{-}{-}{-}|                   |{-}{-}{-}{-} READY}
                 |                   |
      HOLD {-{-}{-}{-}{-}|                   |{-}{-}{-}{-} CLK OUT}
                 |                   |
     HLDA {{-}{-}{-}{-}{-}{-}|      8085         |{-}{-}{-}{-} RESET IN}
                 |                   |
   INTR {-{-}{-}{-}{-}{-}{-}{-}|                   |{-}{-}{-}{-} RST 7.5}
                 |                   |
   INTA {{-}{-}{-}{-}{-}{-}{-}{-}|                   |{-}{-}{-}{-} RST 6.5}
                 |                   |
      SOD {{-}{-}{-}{-}{-}{-}|                   |{-}{-}{-}{-} RST 5.5}
                 |                   |
      SID {-{-}{-}{-}{-}{-}|                   |{-}{-}{-}{-} TRAP}
                 |                   |
     RD {{-}{-}{-}{-}{-}{-}{-}{-}|                   |}
                 |                   |
     WR {{-}{-}{-}{-}{-}{-}{-}{-}|                   |}
                 |                   |
    IO/M {{-}{-}{-}{-}{-}{-}{-}|                   |}
                 |                   |
     ALE {{-}{-}{-}{-}{-}{-}{-}|                   |}
                 |                   |
      S1 {{-}{-}{-}{-}{-}{-}{-}|                   |}
                 |                   |
      S0 {{-}{-}{-}{-}{-}{-}{-}|                   |}
                 |                   |
    A15{-A8 {-}{-}{-}{-}{-}|                   |}
                 |                   |
  AD7{-AD0 {-}{-}{-}{-}{-}|                   |}
                 +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
\end{verbatim}

\textbf{Pin Groups}:

\begin{enumerate}
\tightlist
\item
  \textbf{Power \& Clock}: Vcc, GND, X1, X2, CLK
\item
  \textbf{Address/Data}: A8-A15, AD0-AD7 (multiplexed)
\item
  \textbf{Control}: ALE, RD̅, WR̅, IO/M̅
\item
  \textbf{Interrupt}: INTR, INTA, RST 5.5/6.5/7.5, TRAP
\item
  \textbf{DMA}: HOLD, HLDA
\item
  \textbf{Serial I/O}: SID, SOD
\item
  \textbf{Status}: S0, S1
\end{enumerate}

\end{solutionbox}
\begin{mnemonicbox}
``PACI-DHS'' (Power, Address, Control, Interrupt,
DMA, Hardware status, Serial)

\end{mnemonicbox}
\subsection*{Question 3(a) [3 marks]}\label{q3a}

\textbf{Explain Stack, Stack Pointer and Stack operation.}

\begin{solutionbox}

{\def\LTcaptype{none} % do not increment counter
\begin{longtable}[]{@{}
  >{\raggedright\arraybackslash}p{(\linewidth - 2\tabcolsep) * \real{0.3333}}
  >{\raggedright\arraybackslash}p{(\linewidth - 2\tabcolsep) * \real{0.6667}}@{}}
\toprule\noalign{}
\begin{minipage}[b]{\linewidth}\raggedright
Term
\end{minipage} & \begin{minipage}[b]{\linewidth}\raggedright
Definition
\end{minipage} \\
\midrule\noalign{}
\endhead
\bottomrule\noalign{}
\endlastfoot
\textbf{Stack} & Memory area used for temporary storage in LIFO order \\
\textbf{Stack Pointer} & 16-bit register that points to the top item in
stack \\
\textbf{PUSH} & Operation that stores data on stack (SP decrements) \\
\textbf{POP} & Operation that retrieves data from stack (SP
increments) \\
\end{longtable}
}

\textbf{Diagram:}

\begin{verbatim}
Memory:                Stack Operations:

Before PUSH:           PUSH B (76H):           POP H:
+{-{-}{-}{-}{-}{-}{-}{-}+ {-}{-} 2000H   +{-}{-}{-}{-}{-}{-}{-}{-}+              +{-}{-}{-}{-}{-}{-}{-}{-}+}
|        |             |        |              |        |
+{-{-}{-}{-}{-}{-}{-}{-}+ {-}{-} 1FFFH   +{-}{-}{-}{-}{-}{-}{-}{-}+              +{-}{-}{-}{-}{-}{-}{-}{-}+}
|        |             |   76H  | {{-}{-} SP       |        | {-}{-} SP}
+{-{-}{-}{-}{-}{-}{-}{-}+ {-}{-} 1FFEH   +{-}{-}{-}{-}{-}{-}{-}{-}+              +{-}{-}{-}{-}{-}{-}{-}{-}+}
|        | {{-}{-} SP      |        |              |        |}
+{-{-}{-}{-}{-}{-}{-}{-}+             +{-}{-}{-}{-}{-}{-}{-}{-}+              +{-}{-}{-}{-}{-}{-}{-}{-}+}
\end{verbatim}

\end{solutionbox}
\begin{mnemonicbox}
``LIFO Saves Push-Pop'' (Last-In-First-Out with Push
and Pop operations)

\end{mnemonicbox}
\subsection*{Question 3(b) [4 marks]}\label{q3b}

\textbf{Draw Timers/Counters logic diagram of 8051 microcontroller and
explain it.}

\begin{solutionbox}

\textbf{Diagram:}

\begin{verbatim}
                            +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
Control Bits {-{-}{-}+           |          |}
                |           |  Control |
                +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}|  Logic   |}
                            |          |
                            +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
                                 |
                                 v
Clock {-{-}{-}{-}{-}{-}{-} Prescaler {-}{-}{-} TLx {-}{-}{-} THx {-}{-}{-} TFx (Overflow Flag)}
                                 \^{}
External Input {-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}|}
                            (Counter Mode)

                  |{-{-}{-}{-}Timer/Counter x{-}{-}{-}|}
\end{verbatim}

\begin{itemize}
\tightlist
\item
  \textbf{8051 has 2 16-bit timers/counters}: Timer 0 and Timer 1
\item
  \textbf{Each timer has two 8-bit registers}: THx (High byte) and TLx
  (Low byte)
\item
  \textbf{4 Operating Modes}:

  \begin{itemize}
  \tightlist
  \item
    Mode 0: 13-bit timer
  \item
    Mode 1: 16-bit timer
  \item
    Mode 2: 8-bit auto-reload
  \item
    Mode 3: Split timer mode
  \end{itemize}
\item
  \textbf{Two Functions}:

  \begin{itemize}
  \tightlist
  \item
    Timer: Counts internal clock pulses
  \item
    Counter: Counts external events
  \end{itemize}
\end{itemize}

\end{solutionbox}
\begin{mnemonicbox}
``TIME-C'' (Timer Input, Mode select, External count)

\end{mnemonicbox}
\subsection*{Question 3(c) [7 marks]}\label{q3c}

\textbf{With the help of neat diagram explain Pin diagram of 8051
microcontroller.}

\begin{solutionbox}

\textbf{Diagram:}

\begin{verbatim}
                 +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
        VCC {-{-}{-}{-}|                   |{-}{-}{-}{-} GND}
                 |                   |
        P1.0 {{-}{-}|                   |{-}{-} P3.0 (RXD)}
        P1.1 {{-}{-}|                   |{-}{-} P3.1 (TXD)}
        P1.2 {{-}{-}|                   |{-}{-} P3.2 (INT0)}
        P1.3 {{-}{-}|                   |{-}{-} P3.3 (INT1)}
        P1.4 {{-}{-}|                   |{-}{-} P3.4 (T0)}
        P1.5 {{-}{-}|                   |{-}{-} P3.5 (T1)}
        P1.6 {{-}{-}|      8051         |{-}{-} P3.6 (WR)}
        P1.7 {{-}{-}|                   |{-}{-} P3.7 (RD)}
                 |                   |
        RST {-{-}{-}{-}|                   |{-}{-}{-}{-} XTAL2}
                 |                   |
        P2.0 {{-}{-}|                   |{-}{-}{-}{-} XTAL1}
        P2.1 {{-}{-}|                   |{-}{-} P0.0 (AD0)}
        P2.2 {{-}{-}|                   |{-}{-} P0.1 (AD1)}
        P2.3 {{-}{-}|                   |{-}{-} P0.2 (AD2)}
        P2.4 {{-}{-}|                   |{-}{-} P0.3 (AD3)}
        P2.5 {{-}{-}|                   |{-}{-} P0.4 (AD4)}
        P2.6 {{-}{-}|                   |{-}{-} P0.5 (AD5)}
        P2.7 {{-}{-}|                   |{-}{-} P0.6 (AD6)}
                 |                   |{{-}{-} P0.7 (AD7)}
        PSEN {-{-}{-}|                   |}
                 |                   |
        ALE {-{-}{-}{-}|                   |{-}{-}{-}{-} EA}
                 +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
\end{verbatim}

\textbf{Pin Groups}:

\begin{enumerate}
\tightlist
\item
  \textbf{Port Pins}:

  \begin{itemize}
  \tightlist
  \item
    P0 (Port 0): 8-bit bidirectional, multiplexed address/data
  \item
    P1 (Port 1): 8-bit bidirectional I/O
  \item
    P2 (Port 2): 8-bit bidirectional, higher address byte
  \item
    P3 (Port 3): 8-bit bidirectional with alternate functions
  \end{itemize}
\item
  \textbf{Power \& Clock}: VCC, GND, XTAL1, XTAL2
\item
  \textbf{Control Signals}:

  \begin{itemize}
  \tightlist
  \item
    RST: Reset input
  \item
    ALE: Address Latch Enable
  \item
    PSEN: Program Store Enable
  \item
    EA: External Access
  \end{itemize}
\end{enumerate}

\end{solutionbox}
\begin{mnemonicbox}
``PORT-CAPS'' (Ports 0-3, Clock, Address latch,
Program store, Supply)

\end{mnemonicbox}
\subsection*{Question 3(a OR) [3
marks]}\label{question-3a-or-3-marks}

\textbf{Explain Serial communication modes of 8051 microcontroller.}

\begin{solutionbox}

{\def\LTcaptype{none} % do not increment counter
\begin{longtable}[]{@{}
  >{\raggedright\arraybackslash}p{(\linewidth - 6\tabcolsep) * \real{0.1463}}
  >{\raggedright\arraybackslash}p{(\linewidth - 6\tabcolsep) * \real{0.3171}}
  >{\raggedright\arraybackslash}p{(\linewidth - 6\tabcolsep) * \real{0.2683}}
  >{\raggedright\arraybackslash}p{(\linewidth - 6\tabcolsep) * \real{0.2683}}@{}}
\toprule\noalign{}
\begin{minipage}[b]{\linewidth}\raggedright
Mode
\end{minipage} & \begin{minipage}[b]{\linewidth}\raggedright
Description
\end{minipage} & \begin{minipage}[b]{\linewidth}\raggedright
Baud Rate
\end{minipage} & \begin{minipage}[b]{\linewidth}\raggedright
Data Bits
\end{minipage} \\
\midrule\noalign{}
\endhead
\bottomrule\noalign{}
\endlastfoot
\textbf{Mode 0} & Shift register & Fixed (FOSC/12) & 8 bits \\
\textbf{Mode 1} & 8-bit UART & Variable & 10 bits (8+start+stop) \\
\textbf{Mode 2} & 9-bit UART & Fixed (FOSC/32 or FOSC/64) & 11 bits
(9+start+stop) \\
\textbf{Mode 3} & 9-bit UART & Variable & 11 bits (9+start+stop) \\
\end{longtable}
}

\textbf{Key Components}:

\begin{itemize}
\tightlist
\item
  \textbf{SBUF}: Serial buffer register
\item
  \textbf{SCON}: Serial control register
\item
  \textbf{P3.0 (RXD)}: Receive pin
\item
  \textbf{P3.1 (TXD)}: Transmit pin
\end{itemize}

\textbf{Diagram:}

\begin{verbatim}
+{-{-}{-}{-}{-}{-}{-}{-}{-}+     +{-}{-}{-}{-}{-}{-}{-}+     +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
| Timer 1 |{-{-}{-}{-}| Baud  |{-}{-}{-}{-}|           |     +{-}{-}{-}{-}{-}+}
+{-{-}{-}{-}{-}{-}{-}{-}{-}+     | Rate  |     |  Serial   |{-}{-}{-}{-}| TXD |{-}{-}}
                | Gen   |     |  Control  |     +{-{-}{-}{-}{-}+}
                +{-{-}{-}{-}{-}{-}{-}+     |  Logic    |}
                              |           |     +{-{-}{-}{-}{-}+}
                              |           |{{-}{-}{-}{-}| RXD |{-}{-}}
                              +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+     +{-}{-}{-}{-}{-}+}
                                    |
                                    v
                                 +{-{-}{-}{-}{-}{-}+}
                                 | SBUF |
                                 +{-{-}{-}{-}{-}{-}+}
\end{verbatim}

\end{solutionbox}
\begin{mnemonicbox}
``SMART'' (Serial Modes Are Rate and Timing
dependent)

\end{mnemonicbox}
\subsection*{Question 3(b OR) [4
marks]}\label{question-3b-or-4-marks}

\textbf{Explain Internal RAM Organization of 8051 microcontroller.}

\begin{solutionbox}

\textbf{Diagram:}

\begin{verbatim}
8051 Internal RAM (128 bytes):
+{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+ 7FH}
|                   |
|  General Purpose  |
|       RAM         |
|                   |
+{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+ 30H}
|    Bit{-Addressable|}
|       Area        |
+{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+ 20H}
|                   |
|  Register Banks   |
|    (R0{-R7)        |}
|                   |
+{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+ 00H}
\end{verbatim}

{\def\LTcaptype{none} % do not increment counter
\begin{longtable}[]{@{}
  >{\raggedright\arraybackslash}p{(\linewidth - 4\tabcolsep) * \real{0.3488}}
  >{\raggedright\arraybackslash}p{(\linewidth - 4\tabcolsep) * \real{0.3488}}
  >{\raggedright\arraybackslash}p{(\linewidth - 4\tabcolsep) * \real{0.3023}}@{}}
\toprule\noalign{}
\begin{minipage}[b]{\linewidth}\raggedright
Memory Region
\end{minipage} & \begin{minipage}[b]{\linewidth}\raggedright
Address Range
\end{minipage} & \begin{minipage}[b]{\linewidth}\raggedright
Description
\end{minipage} \\
\midrule\noalign{}
\endhead
\bottomrule\noalign{}
\endlastfoot
\textbf{Register Banks} & 00H-1FH & Four banks (0-3) of 8 registers
each \\
\textbf{Bit-Addressable} & 20H-2FH & 16 bytes (128 bits) individually
addressable \\
\textbf{General Purpose} & 30H-7FH & Scratch pad RAM for variables \\
\textbf{SFR} & 80H-FFH & Special Function Registers (not in RAM) \\
\end{longtable}
}

\textbf{Key Features}:

\begin{itemize}
\tightlist
\item
  Only one register bank active at a time (selected by PSW bits)
\item
  Each bit in bit-addressable area has its own address (20H.0-2FH.7)
\item
  Stack can be located anywhere in internal RAM
\end{itemize}

\end{solutionbox}
\begin{mnemonicbox}
``RGB-S'' (Registers, General purpose,
Bit-addressable, SFRs)

\end{mnemonicbox}
\subsection*{Question 3(c OR) [7
marks]}\label{question-3c-or-7-marks}

\textbf{Explain architecture of 8051 microcontroller with the help of
neat diagram.}

\begin{solutionbox}

\textbf{Diagram:}

\begin{verbatim}
+{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
|                    8051 ARCHITECTURE                  |
|                                                       |
|  +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}+     +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+     +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+     |}
|  |          |     |          |     |            |     |
|  |   CPU    |{{-}{-}{-}|  Timers/ |     |  Interrupts|     |}
|  |          |     | Counters |     |            |     |
|  +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}+     +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+     +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+     |}
|       \^{                                  \^{}            |}
|       |                                  |            |
|       v                                  v            |
|  +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}+     +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+     +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+     |}
|  |          |     |          |     |            |     |
|  | Internal |{{-}{-}{-}|  Serial  |{-}{-}{-}| I/O Ports  |     |}
|  |   RAM    |     |   Port   |     |  P0,P1,P2,P3|    |
|  |          |     |          |     |            |     |
|  +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}+     +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+     +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+     |}
|       \^{                                  \^{}            |}
|       |                                  |            |
|       v                                  v            |
|  +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}+                      +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+     |}
|  |          |                      |            |     |
|  | Internal |                      | External   |     |
|  |   ROM    |                      | Interface  |     |
|  |  (4K)    |                      |            |     |
|  +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}+                      +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+     |}
|                                         |             |
+{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
                                          |
                                          v
                                 External Memory \& Devices
\end{verbatim}

\textbf{Key Components}:

\begin{itemize}
\tightlist
\item
  \textbf{CPU}: 8-bit processor with ALU, registers, and control logic
\item
  \textbf{Memory}:

  \begin{itemize}
  \tightlist
  \item
    4KB internal ROM (program memory)
  \item
    128 bytes internal RAM (data memory)
  \end{itemize}
\item
  \textbf{I/O}: Four 8-bit I/O ports (P0-P3)
\item
  \textbf{Timers}: Two 16-bit timers/counters
\item
  \textbf{Serial Port}: Full-duplex UART
\item
  \textbf{Interrupts}: Five interrupt sources with two priority levels
\end{itemize}

\end{solutionbox}
\begin{mnemonicbox}
``BASICS'' (Bus, Architecture with CPU, Serial port,
I/O ports, Counters/timers, Special functions)

\end{mnemonicbox}
\subsection*{Question 4(a) [3 marks]}\label{q4a}

\textbf{Write an 8051 Assembly Language Program to Exchange lower
nibbles of register R5 and R6: put the lower nibble of R5 into R6, and
the lower nibble of R6 into R5.}

\begin{solutionbox}

\begin{verbatim}
      ; Exchange lower nibbles of R5 and R6
      MOV A, R5    ; Copy R5 to accumulator
      ANL A, \#0FH  ; Mask upper nibble (keep only lower nibble)
      MOV B, A     ; Save R5{s lower nibble in B}
      
      MOV A, R6    ; Copy R6 to accumulator
      ANL A, \#0FH  ; Mask upper nibble (keep only lower nibble)
      MOV C, A     ; Save temporarily in a free register (R7)
      
      MOV A, R5    ; Get R5 again
      ANL A, \#F0H  ; Keep only upper nibble of R5
      ORL A, C     ; Combine with lower nibble from R6
      MOV R5, A    ; Store result back in R5
      
      MOV A, R6    ; Get R6 again
      ANL A, \#F0H  ; Keep only upper nibble of R6
      ORL A, B     ; Combine with lower nibble from R5
      MOV R6, A    ; Store result back in R6
\end{verbatim}

\textbf{Diagram:}

\begin{verbatim}
Initially:         After Exchange:
R5: 1010 1100     R5: 1010 0011
    ↑↑↑↑ ↑↑↑↑         ↑↑↑↑ ↑↑↑↑
     |    |            |    |
     |    +{-{-}+         |    |}
     |       |         |    |
     |    +{-{-}v         |    v}
     |    |            |    From R6
     v    v            v
R6: 0011 0011     R6: 0011 1100
\end{verbatim}

\end{solutionbox}
\begin{mnemonicbox}
``MAMS'' (Mask, And, Move, Swap)

\end{mnemonicbox}
\subsection*{Question 4(b) [4 marks]}\label{q4b}

\textbf{Write an 8051 Assembly Language Program to blink LED interfaced
at port P1.0 at time interval of 1ms.}

\begin{solutionbox}

\begin{verbatim}
      ORG 0000H        ; Start at memory location 0000H
MAIN: CPL P1.0         ; Complement P1.0 (toggle LED)
      ACALL DELAY      ; Call delay subroutine
      SJMP MAIN        ; Loop forever

DELAY: MOV R7, \#2      ; Load R7 for outer loop (2)
DELAY1: MOV R6, \#250   ; Load R6 for inner loop (250)
DELAY2: NOP            ; No operation (consume time)
        NOP            ; Additional delay
        DJNZ R6, DELAY2 ; Decrement R6 \& loop until zero
        DJNZ R7, DELAY1 ; Decrement R7 \& loop until zero
        RET            ; Return from subroutine
\end{verbatim}

\textbf{Diagram:}

\begin{verbatim}
+{-{-}{-}{-}{-}{-}{-}{-}{-}{-}+          +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
|          |          |          |
| P1.0 = 1 |{-{-}{-}{-}{-}{-}{-}{-}{-}| P1.0 = 0 |}
|          |   1ms    |          |
+{-{-}{-}{-}{-}{-}{-}{-}{-}{-}+          +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
      \^{                    |}
      |                    |
      |                    |
      +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
             1ms
\end{verbatim}

\end{solutionbox}
\begin{mnemonicbox}
``TCDL'' (Toggle, Call, Delay, Loop)

\end{mnemonicbox}
\subsection*{Question 4(c) [7 marks]}\label{q4c}

\textbf{List Addressing Modes of 8051 Microcontroller and explain them
with at least one example.}

\begin{solutionbox}

{\def\LTcaptype{none} % do not increment counter
\begin{longtable}[]{@{}
  >{\raggedright\arraybackslash}p{(\linewidth - 4\tabcolsep) * \real{0.4359}}
  >{\raggedright\arraybackslash}p{(\linewidth - 4\tabcolsep) * \real{0.3333}}
  >{\raggedright\arraybackslash}p{(\linewidth - 4\tabcolsep) * \real{0.2308}}@{}}
\toprule\noalign{}
\begin{minipage}[b]{\linewidth}\raggedright
Addressing Mode
\end{minipage} & \begin{minipage}[b]{\linewidth}\raggedright
Description
\end{minipage} & \begin{minipage}[b]{\linewidth}\raggedright
Example
\end{minipage} \\
\midrule\noalign{}
\endhead
\bottomrule\noalign{}
\endlastfoot
\textbf{Register} & Uses registers (R0-R7) & \texttt{MOV\ A,\ R0} (Move
R0 to A) \\
\textbf{Direct} & Uses direct memory address & \texttt{MOV\ A,\ 30H}
(Move data from 30H to A) \\
\textbf{Register Indirect} & Uses register as pointer &
\texttt{MOV\ A,\ @R0} (Move data from address in R0 to A) \\
\textbf{Immediate} & Uses constant data & \texttt{MOV\ A,\ \#25H} (Load
A with 25H) \\
\textbf{Indexed} & Base address + offset & \texttt{MOVC\ A,\ @A+DPTR}
(Code memory access) \\
\textbf{Bit} & Operates on individual bits & \texttt{SETB\ P1.0} (Set
bit 0 of Port 1) \\
\textbf{Implied} & Implicit operand & \texttt{RRC\ A} (Rotate A right
through carry) \\
\end{longtable}
}

\textbf{Diagram:}

\begin{verbatim}
+{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+    +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+    +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
| Register         |    | Direct           |    | Indirect         |
| MOV A, R5        |    | MOV A, 40H       |    | MOV A, @R1       |
| +{-{-}{-}+     +{-}{-}{-}+  |    | +{-}{-}{-}+     +{-}{-}{-}+  |    | +{-}{-}{-}+    +{-}{-}{-}+   |}
| | A |{{-}{-}{-}{-}| R5|  |    | | A |{-}{-}{-}{-}|40H|  |    | | A |{-}{-}{-}| X |   |}
| +{-{-}{-}+     +{-}{-}{-}+  |    | +{-}{-}{-}+     +{-}{-}{-}+  |    | +{-}{-}{-}+    +{-}{-}{-}+   |}
+{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+    +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+    |            \^{}     |}
                                                |            |     |
                                                |         +{-{-}+{-}{-}+  |}
                                                |         | R1=X|  |
                                                |         +{-{-}{-}{-}{-}+  |}
                                                +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
\end{verbatim}

\end{solutionbox}
\begin{mnemonicbox}
``RIDDIBM'' (Register, Immediate, Direct, Data,
Indirect, Bit, iMplied)

\end{mnemonicbox}
\subsection*{Question 4(a OR) [3
marks]}\label{question-4a-or-3-marks}

\textbf{Write an 8051 Assembly Language Program to add the byte in
register R2 and R3, put the result in external RAM 2040h (LSB) and 2041h
(MSB).}

\begin{solutionbox}

\begin{verbatim}
      MOV A, R2      ; Move R2 to accumulator
      ADD A, R3      ; Add R3 to accumulator
      MOV DPTR, \#2040H ; Set DPTR to external RAM address 2040H
      MOVX @DPTR, A  ; Store the result (LSB) at 2040H
      
      MOV A, \#00H    ; Clear accumulator
      ADDC A, \#00H   ; Add carry flag to accumulator
      INC DPTR       ; Increment DPTR to 2041H
      MOVX @DPTR, A  ; Store the result (MSB) at 2041H
\end{verbatim}

\textbf{Diagram:}

\begin{verbatim}
  R2    R3           External RAM
+{-{-}{-}{-}+ +{-}{-}{-}{-}+        +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
| 25H| | 45H|        | 2040H: 6A |  (25H + 45H = 6AH)
+{-{-}{-}{-}+ +{-}{-}{-}{-}+        +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
   |      |          | 2041H: 00 |  (No carry)
   v      v          +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
  +{-{-}{-}{-}{-}{-}{-}{-}+         }
  |   ADD  |
  +{-{-}{-}{-}{-}{-}{-}{-}+}
\end{verbatim}

\end{solutionbox}
\begin{mnemonicbox}
``MASIM'' (Move, Add, Store, Increment, Move again)

\end{mnemonicbox}
\subsection*{Question 4(b OR) [4
marks]}\label{question-4b-or-4-marks}

\textbf{For 8051 Microcontroller with a crystal frequency of 12 MHz,
generate a delay of 5ms.}

\begin{solutionbox}

\begin{verbatim}
      ; Delay of 5ms with 12MHz Crystal (1 machine cycle = 1μs)
DELAY: MOV R7, \#5     ; 5 loops of 1ms each
LOOP1: MOV R6, \#250   ; 250 x 4μs = 1000μs = 1ms
LOOP2: NOP            ; 1μs
       NOP            ; 1μs
       DJNZ R6, LOOP2 ; 2μs (if jump taken)
       DJNZ R7, LOOP1 ; Repeat 5 times for 5ms
       RET            ; Return from subroutine
\end{verbatim}

\textbf{Diagram:}

\begin{verbatim}
        +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
        | Start    |
        +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
             |
             v
      +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
      | R7 = 5      |{{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
      +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+          |}
             |                 |
             v                 |
      +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+          |}
      | R6 = 250    |{{-}{-}{-}{-}+    |}
      +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+     |    |}
             |            |    |
             v            |    |
      +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+     |    |}
      | 2 NOPs      |     |    |
      +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+     |    |}
             |            |    |
             v            |    |
      +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+     |    |}
      | Decrement R6|{-{-}{-}{-}{-}+    |}
      +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+          |}
             |                 |
             v                 |
      +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+          |}
      | Decrement R7|{-{-}{-}{-}{-}{-}{-}{-}{-}+}
      +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
             |
             v
      +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
      | Return      |
      +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
\end{verbatim}

\textbf{Calculation}:

\begin{itemize}
\tightlist
\item
  12MHz crystal = 1μs machine cycle
\item
  Inner loop: 2 NOPs (2μs) + DJNZ (2μs) = 4μs per iteration
\item
  250 iterations \times 4μs = 1000μs = 1ms
\item
  Outer loop: 5 iterations \times 1ms = 5ms
\end{itemize}

\end{solutionbox}
\begin{mnemonicbox}
``LOON-5'' (LOOp Nested for 5ms)

\end{mnemonicbox}
\subsection*{Question 4(c OR) [7
marks]}\label{question-4c-or-7-marks}

\textbf{Explain any seven Arithmetic Instructions with example for 8051
Microcontroller.}

\begin{solutionbox}

{\def\LTcaptype{none} % do not increment counter
\begin{longtable}[]{@{}
  >{\raggedright\arraybackslash}p{(\linewidth - 6\tabcolsep) * \real{0.2826}}
  >{\raggedright\arraybackslash}p{(\linewidth - 6\tabcolsep) * \real{0.2174}}
  >{\raggedright\arraybackslash}p{(\linewidth - 6\tabcolsep) * \real{0.1957}}
  >{\raggedright\arraybackslash}p{(\linewidth - 6\tabcolsep) * \real{0.3043}}@{}}
\toprule\noalign{}
\begin{minipage}[b]{\linewidth}\raggedright
Instruction
\end{minipage} & \begin{minipage}[b]{\linewidth}\raggedright
Function
\end{minipage} & \begin{minipage}[b]{\linewidth}\raggedright
Example
\end{minipage} & \begin{minipage}[b]{\linewidth}\raggedright
Flag Affected
\end{minipage} \\
\midrule\noalign{}
\endhead
\bottomrule\noalign{}
\endlastfoot
\textbf{ADD A,src} & Add source to A & \texttt{ADD\ A,R0} (A=A+R0) & C,
OV, AC \\
\textbf{ADDC A,src} & Add source + carry to A & \texttt{ADDC\ A,\#25H}
(A=A+25H+C) & C, OV, AC \\
\textbf{SUBB A,src} & Subtract source + borrow from A &
\texttt{SUBB\ A,@R1} (A=A-@R1-C) & C, OV, AC \\
\textbf{INC} & Increment by 1 & \texttt{INC\ R3} (R3=R3+1) & None \\
\textbf{DEC} & Decrement by 1 & \texttt{DEC\ A} (A=A-1) & None \\
\textbf{MUL AB} & Multiply A and B & \texttt{MUL\ AB} (B:A=A\timesB) & C,
OV \\
\textbf{DIV AB} & Divide A by B & \texttt{DIV\ AB} (A=quotient,
B=remainder) & C, OV \\
\end{longtable}
}

\textbf{Diagram:}

\begin{verbatim}
+{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+     +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+     +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
| ADD A,R0          |     | MUL AB            |     | DIV AB            |
|                   |     |                   |     |                   |
|

A = 25H, R0 = 15H |     |

A = 05H,

B = 03H  |     |

A = 14H,

B = 05H  |

|

A = 25H + 15H     |     | B:A = 05H  03H   |     |

A = 14H  05H     |

|

A = 3AH           |     |

B = 00H,

A = 0FH  |     |

A = 04H,

B = 00H  |

+{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+     +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+     +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
\end{verbatim}

\end{solutionbox}
\begin{mnemonicbox}
``ACID-IBM'' (Add, Carry add, Inc, Dec, Mul, Borrow
subtract, Divide)

\end{mnemonicbox}
\subsection*{Question 5(a) [3 marks]}\label{q5a}

\textbf{List Applications of microcontroller in various fields.}

\begin{solutionbox}

{\def\LTcaptype{none} % do not increment counter
\begin{longtable}[]{@{}
  >{\raggedright\arraybackslash}p{(\linewidth - 2\tabcolsep) * \real{0.3500}}
  >{\raggedright\arraybackslash}p{(\linewidth - 2\tabcolsep) * \real{0.6500}}@{}}
\toprule\noalign{}
\begin{minipage}[b]{\linewidth}\raggedright
Field
\end{minipage} & \begin{minipage}[b]{\linewidth}\raggedright
Applications
\end{minipage} \\
\midrule\noalign{}
\endhead
\bottomrule\noalign{}
\endlastfoot
\textbf{Consumer Electronics} & TV, washing machine, microwave, remote
control \\
\textbf{Automotive} & Engine control, anti-lock braking, airbag
systems \\
\textbf{Industrial} & Automation, robotics, process control \\
\textbf{Medical} & Patient monitoring, medical instruments, implants \\
\textbf{Home Automation} & Smart lighting, security systems, HVAC
control \\
\textbf{Communication} & Mobile phones, routers, modems \\
\textbf{Aerospace} & Navigation systems, flight control, satellite
systems \\
\end{longtable}
}

\textbf{Diagram:}

\begin{verbatim}
                   +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
                   | Microcontroller   |
                   | Applications      |
                   +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
                            |
         +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
         |                  |                  |
+{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+  +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+  +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
| Consumer      |  | Industrial     |  | Communication |
| Electronics   |  | Automation     |  | Systems       |
+{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+  +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+  +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
         |                  |                  |
+{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+  +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+  +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
| Automotive    |  | Medical        |  | Home          |
| Systems       |  | Devices        |  | Automation    |
+{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+  +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+  +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
\end{verbatim}

\end{solutionbox}
\begin{mnemonicbox}
``CHAIM-MA'' (Consumer, Home, Automotive, Industrial,
Medical, Mobile, Aerospace)

\end{mnemonicbox}
\subsection*{Question 5(b) [4 marks]}\label{q5b}

\textbf{Interface Relay with 8051 microcontroller.}

\begin{solutionbox}

\textbf{Diagram:}

\begin{verbatim}
+{-{-}{-}{-}{-}{-}{-}{-}+         +{-}{-}{-}{-}{-}{-}{-}{-}+         +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
|        |         |        |         |            |
|        |         |        |         |            |
|  8051  |{-{-}{-}P1.0{-}{-}| Driver |{-}{-}{-}(+){-}{-}{-}| Relay Coil |}
|        |         | ULN2003|    |    |            |
|        |         |        |    |    |            |
+{-{-}{-}{-}{-}{-}{-}{-}+         +{-}{-}{-}{-}{-}{-}{-}{-}+    |    +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
                                 |          |
                                 |          |
                        +{-{-}{-}{-}{-}{-}{-}{-}+          |}
                        |                   |
                        | +5V               |
                        +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
                                 |
                            Protection
                              Diode
\end{verbatim}

\textbf{Components Required}:

\begin{itemize}
\tightlist
\item
  8051 microcontroller
\item
  ULN2003 or similar driver IC
\item
  Relay (5V or 12V)
\item
  Protection diode (1N4007)
\item
  Power supply
\end{itemize}

\textbf{Working}:

\begin{enumerate}
\tightlist
\item
  8051 sends control signal from P1.0
\item
  Driver amplifies current to drive relay
\item
  Protection diode prevents back EMF damage
\item
  Relay switches connected devices
\end{enumerate}

\end{solutionbox}
\begin{mnemonicbox}
``DRIPS'' (Driver, Relay, Input from µC, Protection
diode, Switching)

\end{mnemonicbox}
\subsection*{Question 5(c) [7 marks]}\label{q5c}

\textbf{Interface LCD with 8051 microcontroller.}

\begin{solutionbox}

\textbf{Diagram:}

\begin{verbatim}
        8051                    16x2 LCD
    +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}+             +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
    |          |             |          |
    |      P1.0|{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}|RS        |}
    |      P1.1|{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}|R/W       |}
    |      P1.2|{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}|E         |}
    |          |             |          |
    |      P2.0|{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}|D0        |}
    |      P2.1|{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}|D1        |}
    |      P2.2|{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}|D2        |}
    |      P2.3|{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}|D3        |}
    |      P2.4|{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}|D4        |}
    |      P2.5|{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}|D5        |}
    |      P2.6|{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}|D6        |}
    |      P2.7|{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}|D7        |}
    |          |             |          |
    +{-{-}{-}{-}{-}{-}{-}{-}{-}{-}+             +{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
                                 |
                             +{-{-}{-}+{-}{-}{-}+}
                             |  VCC  |
                             |  Pot  |
                             |  GND  |
                             +{-{-}{-}{-}{-}{-}{-}+}
\end{verbatim}

\textbf{Connections}:

\begin{itemize}
\tightlist
\item
  \textbf{Control Lines}:

  \begin{itemize}
  \tightlist
  \item
    P1.0 \rightarrow RS (Register Select)
  \item
    P1.1 \rightarrow R/W (Read/Write)
  \item
    P1.2 \rightarrow E (Enable)
  \end{itemize}
\item
  \textbf{Data Lines}:

  \begin{itemize}
  \tightlist
  \item
    P2.0-P2.7 \rightarrow D0-D7 (8-bit data bus)
  \end{itemize}
\end{itemize}

\textbf{Code to Initialize LCD}:

\begin{verbatim}
MOV A, \#38H      ; 2 lines, 5x7 matrix
ACALL COMMAND    ; Send command

MOV A, \#0EH      ; Display ON, cursor ON
ACALL COMMAND    ; Send command

MOV A, \#01H      ; Clear LCD
ACALL COMMAND    ; Send command

MOV A, \#06H      ; Increment cursor
ACALL COMMAND    ; Send command
\end{verbatim}

\end{solutionbox}
\begin{mnemonicbox}
``CIDER-8'' (Control lines, Initialize, Data bus,
Enable, Register select, 8-bit mode)

\end{mnemonicbox}
\subsection*{Question 5(a OR) [3
marks]}\label{question-5a-or-3-marks}

\textbf{Draw Interfacing of LED with 8051 microcontroller.}

\begin{solutionbox}

\textbf{Diagram:}

\begin{verbatim}
       +5V
        |
        |
        R (220Ω)
        |
        |
        v
    +{-{-}{-}+{-}{-}{-}+}
    |       |
    | LED   |
    |       |
    +{-{-}{-}+{-}{-}{-}+}
        |
        |
        v
+{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
|                |
|       P1.0     |
|                |
|      8051      |
|                |
+{-{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
\end{verbatim}

\textbf{Components}:

\begin{itemize}
\tightlist
\item
  8051 microcontroller
\item
  LED
\item
  Current limiting resistor (220Ω)
\item
  Power supply
\end{itemize}

\textbf{Working Principle}:

\begin{itemize}
\tightlist
\item
  Active-Low configuration: LED ON when pin = 0
\item
  P1.0 drives LED through current limiting resistor
\item
  Maximum current should not exceed 20mA per pin
\end{itemize}

\textbf{Code for LED Blinking}:

\begin{verbatim}
MAIN: CLR P1.0    ; Turn ON LED (active low)
      CALL DELAY  ; Wait
      SETB P1.0   ; Turn OFF LED
      CALL DELAY  ; Wait
      SJMP MAIN   ; Repeat
\end{verbatim}

\end{solutionbox}
\begin{mnemonicbox}
``CIRCLE'' (Current limiting Resistor, IO pin,
Cathode to LED, LED to Earth/ground)

\end{mnemonicbox}
\subsection*{Question 5(b OR) [4
marks]}\label{question-5b-or-4-marks}

\textbf{Interface DC Motor with 8051 microcontroller.}

\begin{solutionbox}

\textbf{Diagram:}

\begin{verbatim}
+{-{-}{-}{-}{-}{-}{-}{-}+         +{-}{-}{-}{-}{-}{-}{-}{-}+        +{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
|        |         |        |        |         |
|  8051  |{-{-}P1.0{-}{-}| L293D  |{-}{-}Out1{-}{-}+         |}
|        |         | Motor  |        |   DC    |
|        |{-{-}P1.1{-}{-}| Driver |{-}{-}Out2{-}{-}+  Motor  |}
|        |         |        |        |         |
+{-{-}{-}{-}{-}{-}{-}{-}+         +{-}{-}{-}{-}{-}{-}{-}{-}+        +{-}{-}{-}{-}{-}{-}{-}{-}{-}+}
                       |
                       |
                    +{-{-}+{-}{-}+}
                    | +5V |
                    +{-{-}{-}{-}{-}+}
\end{verbatim}

\textbf{Components}:

\begin{itemize}
\tightlist
\item
  8051 microcontroller
\item
  L293D motor driver IC
\item
  DC motor
\item
  Power supply
\end{itemize}

\textbf{Control Logic}:

{\def\LTcaptype{none} % do not increment counter
\begin{longtable}[]{@{}lll@{}}
\toprule\noalign{}
P1.0 & P1.1 & Motor Action \\
\midrule\noalign{}
\endhead
\bottomrule\noalign{}
\endlastfoot
0 & 0 & Stop (Brake) \\
0 & 1 & Clockwise \\
1 & 0 & Counter-clockwise \\
1 & 1 & Stop (Free-running) \\
\end{longtable}
}

\textbf{Code for Motor Control}:

\begin{verbatim}
MOV P1, \#02H  ; P1.0=0, P1.1=1 (Clockwise)
CALL DELAY    ; Run for some time
MOV P1, \#01H  ; P1.0=1, P1.1=0 (Counter{-clockwise)}
CALL DELAY    ; Run for some time
MOV P1, \#00H  ; P1.0=0, P1.1=0 (Stop)
\end{verbatim}

\end{solutionbox}
\begin{mnemonicbox}
``DICER'' (Driver chip, Input from µC, Control logic,
Enable motor, Rotation)

\end{mnemonicbox}
\subsection*{Question 5(c OR) [7
marks]}\label{question-5c-or-7-marks}

\textbf{Interface DAC0808 with 8051 microcontroller.}

\begin{solutionbox}

\textbf{Diagram:}

\begin{verbatim}
+{-{-}{-}{-}{-}{-}{-}{-}+              +{-}{-}{-}{-}{-}{-}{-}{-}+          +{-}{-}{-}{-}{-}{-}{-}{-}+}
|        |              |        |          |        |
|        |{-{-}P1.0{-}P1.7{-}{-}|D0{-}D7   |          |        |}
|  8051  |              |        |{-{-}Output{-}{-}| Filter |{-}{-}{-} Analog}
|        |              | DAC0808|          |        |     Output
|        |{-{-}P3.0{-}{-}{-}{-}{-}{-}{-}|CS      |          |        |}
|        |              |        |          |        |
+{-{-}{-}{-}{-}{-}{-}{-}+              +{-}{-}{-}{-}{-}{-}{-}{-}+          +{-}{-}{-}{-}{-}{-}{-}{-}+}
                            |
                        +{-{-}{-}+{-}{-}{-}+}
                        | {-5V   |}
                        | +5V   |
                        | GND   |
                        +{-{-}{-}{-}{-}{-}{-}+}
\end{verbatim}

\textbf{Components}:

\begin{itemize}
\tightlist
\item
  8051 microcontroller
\item
  DAC0808 (8-bit digital-to-analog converter)
\item
  Operational amplifier (for output buffering)
\item
  RC filter (for smoothing)
\item
  Reference voltage source
\end{itemize}

\textbf{Connections}:

\begin{itemize}
\tightlist
\item
  P1.0-P1.7 \rightarrow D0-D7 (8-bit digital input)
\item
  P3.0 \rightarrow CS (Chip Select)
\item
  DAC output \rightarrow filter \rightarrow final analog output
\end{itemize}

\textbf{Sample Code for Ramp Signal Generation}:

\begin{verbatim}
START: MOV R0, \#00H      ; Start from 0
LOOP:  MOV P1, R0        ; Output value to DAC
       CALL DELAY        ; Wait
       INC R0            ; Increment value
       SJMP LOOP         ; Loop to create ramp
\end{verbatim}

\textbf{Applications}:

\begin{itemize}
\tightlist
\item
  Waveform generation
\item
  Programmable voltage source
\item
  Motor speed control
\item
  Audio applications
\end{itemize}

\end{solutionbox}
\begin{mnemonicbox}
``DACR'' (Digital input, Analog output, Conversion,
Reference voltage)

\end{mnemonicbox}

\end{document}
