Project Information                               c:\max2work\8633\d1v63v4.rpt

MAX+plus II Compiler Report File
Version 6.1 02/28/96
Compiled: 06/19/98 15:27:34

Copyright (c) 1996 by Altera Corporation.  All rights reserved.  This text
contains proprietary, confidential information of Altera Corporation, and
may be used, copied, and/or disclosed only pursuant to the terms of a
valid software license agreement with Altera Corporation.  This copyright
notice must be retained as part of this text at all times.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input   Output   Bidir         Shareable
POF       Device          Pins    Pins     Pins     LCs  Expanders  % Utilized

d1v63v4   EPM7128LC84      27       41       0      93      41          72 %

User Pins:                 27       41       0  



Project Information                               c:\max2work\8633\d1v63v4.rpt

** PROJECT COMPILATION MESSAGES **

Warning: GLOBAL primitive on node 'MRES' feeds logic -- non-global signal usage may result
Warning: Can't run "Multichip Partitioner": all network licenses are in use
Warning: Project has user pin or logic cell assignments, but has never been compiled before. For best fitting results, let the Compiler choose the first set of assignments instead.
Info: Reserved unused input pin 'FIELD2' for future use because it has a pin assignment--pin is tri-stated and must be connected to your board


Project Information                               c:\max2work\8633\d1v63v4.rpt

** AUTO GLOBAL SIGNALS **



INFO: Signal 'CLK' chosen for auto global Clock
INFO: Signal 'MRES' chosen for auto global Clear
INFO: Signal 'PAGE1' chosen for auto global Output Enable


Project Information                               c:\max2work\8633\d1v63v4.rpt

** PIN/LC/CHIP ASSIGNMENTS **

                  Actual                  
    User       Assignments                
Assignments   (if different)     Node Name

d1v63v4@61                        ABU0
d1v63v4@60                        ABU1
d1v63v4@58                        ABU2
d1v63v4@57                        ABU3
d1v63v4@56                        ABU4
d1v63v4@55                        ABU5
d1v63v4@54                        ABU6
d1v63v4@52                        ABU7
d1v63v4@51                        ABU8
d1v63v4@50                        ABU9
d1v63v4@49                        ABU10
d1v63v4@48                        ABU11
d1v63v4@46                        ABU12
d1v63v4@45                        ABU13
d1v63v4@44                        ABU14
d1v63v4@28                        ADDEN
d1v63v4@27                        ADJUST
d1v63v4@2                         A0
d1v63v4@14                        BBCKLIK
d1v63v4@29                        CHECKSUM
d1v63v4@83                        CLK
d1v63v4@76                        D0
d1v63v4@75                        D1
d1v63v4@74                        D2
d1v63v4@73                        D3
d1v63v4@70                        D4
d1v63v4@69                        D5
d1v63v4@68                        D6
d1v63v4@67                        D7
d1v63v4@65                        D8
d1v63v4@64                        D9
d1v63v4@63                        D10
d1v63v4@71                        FIELD2
d1v63v4@79                        HINT
d1v63v4@34                        HLOAD1
d1v63v4@9                         H0
d1v63v4@10                        H1
d1v63v4@11                        H2
d1v63v4@12                        H3
d1v63v4@4                         H4
d1v63v4@16                        H5
d1v63v4@17                        H6
d1v63v4@18                        H7
d1v63v4@20                        H8
d1v63v4@21                        H9
d1v63v4@22                        H10
d1v63v4@6                         KLIK
d1v63v4@62                        MOVEBIT
d1v63v4@1                         MRES
d1v63v4@15                        NOTH3
d1v63v4@8                         NOTH5
d1v63v4@84                        PAGE1
d1v63v4@31                        RAMDATA
d1v63v4@24                        SOUND
d1v63v4@81                        SYS_H
d1v63v4@77                        SYSSEL
d1v63v4@33                        S0
d1v63v4@5                         S1
d1v63v4@35                        TXTBLK0
d1v63v4@36                        TXTBLK1
d1v63v4@37                        TXTNR0
d1v63v4@39                        TXTNR1
d1v63v4@40                        TXTNR2
d1v63v4@41                        TXTNR3
d1v63v4@23                        WINDOW
d1v63v4@25                        3OR4
d1v63v4@30                        3OR4BUF
d1v63v4@80                        16x9


Project Information                               c:\max2work\8633\d1v63v4.rpt

** FILE HIERARCHY **



|3dffs:35|
|3dffs:22|
|resetgen:45|
|linecntw:54|
|ramadrda:55|
|hdecodwa:60|
|txtadr3:62|


Device-Specific Information:                      c:\max2work\8633\d1v63v4.rpt
d1v63v4

***** Logic for device 'd1v63v4' compiled without errors.




Device: EPM7128LC84
Turbo: ON
Security: OFF


Device-Specific Information:                      c:\max2work\8633\d1v63v4.rpt
d1v63v4

** ERROR SUMMARY **

Info: Chip 'd1v63v4' in device 'EPM7128LC84' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
                                                                             
                                                                             
                                                                    S        
                       N                       P        S           Y        
                       O     K              M  A        Y  1  H     S        
                       T  G  L        V     R  G  C  G  S  6  I  V  S        
              H  H  H  H  N  I  S  H  C  A  E  E  L  N  _  x  N  C  E  D  D  
              2  1  0  5  D  K  1  4  C  0  S  1  K  D  H  9  T  C  L  0  1  
            -----------------------------------------------------------------_ 
          /  11 10  9  8  7  6  5  4  3  2  1 84 83 82 81 80 79 78 77 76 75   | 
      H3 | 12                                                              74 | D2 
     VCC | 13                                                              73 | D3 
 BBCKLIK | 14                                                              72 | GND 
   NOTH3 | 15                                                              71 | FIELD2 
      H5 | 16                                                              70 | D4 
      H6 | 17                                                              69 | D5 
      H7 | 18                                                              68 | D6 
     GND | 19                                                              67 | D7 
      H8 | 20                                                              66 | VCC 
      H9 | 21                                                              65 | D8 
     H10 | 22                         EPM7128LC84                          64 | D9 
  WINDOW | 23                                                              63 | D10 
   SOUND | 24                                                              62 | MOVEBIT 
    3OR4 | 25                                                              61 | ABU0 
     VCC | 26                                                              60 | ABU1 
  ADJUST | 27                                                              59 | GND 
   ADDEN | 28                                                              58 | ABU2 
CHECKSUM | 29                                                              57 | ABU3 
 3OR4BUF | 30                                                              56 | ABU4 
 RAMDATA | 31                                                              55 | ABU5 
     GND | 32                                                              54 | ABU6 
         |_  33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53  _| 
           ------------------------------------------------------------------ 
              S  H  T  T  T  V  T  T  T  G  V  A  A  A  G  A  A  A  A  A  V  
              0  L  X  X  X  C  X  X  X  N  C  B  B  B  N  B  B  B  B  B  C  
                 O  T  T  T  C  T  T  T  D  C  U  U  U  D  U  U  U  U  U  C  
                 A  B  B  N     N  N  N        1  1  1     1  1  9  8  7     
                 D  L  L  R     R  R  R        4  3  2     1  0              
                 1  K  K  0     1  2  3                                      
                    0  1                                                     
                                                                             


N.C. = Not Connected.
VCC = Dedicated power pin, which MUST be connected to VCC.
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.



Device-Specific Information:                      c:\max2work\8633\d1v63v4.rpt
d1v63v4

** RESOURCE USAGE **

                                                Shareable     External
Logic Array Block     Logic Cells   I/O Pins    Expanders   Interconnect

A:     LC1 - LC16    10/16( 62%)   8/ 8(100%)  13/16( 81%)  24/36( 66%) 
B:    LC17 - LC32     7/16( 43%)   8/ 8(100%)   3/16( 18%)  20/36( 55%) 
C:    LC33 - LC48     6/16( 37%)   8/ 8(100%)  14/16( 87%)  19/36( 52%) 
D:    LC49 - LC64     7/16( 43%)   8/ 8(100%)   0/16(  0%)  20/36( 55%) 
E:    LC65 - LC80    15/16( 93%)   8/ 8(100%)   0/16(  0%)  28/36( 77%) 
F:    LC81 - LC96    16/16(100%)   8/ 8(100%)   1/16(  6%)  25/36( 69%) 
G:   LC97 - LC112    16/16(100%)   8/ 8(100%)   2/16( 12%)  21/36( 58%) 
H:  LC113 - LC128    16/16(100%)   8/ 8(100%)  12/16( 75%)  25/36( 69%) 


Total dedicated input pins used:                 4/4    (100%)
Total I/O pins used:                            64/64   (100%)
Total logic cells used:                         93/128  ( 72%)
Total shareable expanders used:                 41/128  ( 32%)
Total Turbo logic cells used:                   93/128  ( 72%)
Total shareable expanders not available (n/a):   4/128  (  3%)

Total input pins required:                      27
Total output pins required:                     41
Total bidirectional pins required:               0
Total logic cells required:                     93
Total flipflops required:                       76
Total shareable expanders in database:          40

Synthesized logic cells:                         0/ 128 (  0%)



Device-Specific Information:                      c:\max2work\8633\d1v63v4.rpt
d1v63v4

** INPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  27   (43)  (C)      INPUT              0      0   0    0    0    0    1  ADJUST
   2      -   -       INPUT              0      0   0    0    0    1    0  A0
  14   (32)  (B)      INPUT              0      0   0    0    0    1    0  BBCKLIK
  83      -   -       INPUT              0      0   0    0    0    0    0  CLK
  76  (120)  (H)      INPUT              0      0   0    0    0    1    0  D0
  75  (118)  (H)      INPUT              0      0   0    0    0    1    0  D1
  74  (117)  (H)      INPUT              0      0   0    0    0    1    0  D2
  73  (115)  (H)      INPUT              0      0   0    0    0    2    0  D3
  70  (109)  (G)      INPUT              0      0   0    0    0    1    0  D4
  69  (107)  (G)      INPUT              0      0   0    0    0    2    0  D5
  68  (105)  (G)      INPUT              0      0   0    0    0    1    0  D6
  67  (104)  (G)      INPUT              0      0   0    0    0    1    0  D7
  65  (101)  (G)      INPUT              0      0   0    0    0    1    0  D8
  64   (99)  (G)      INPUT              0      0   0    0    0    1    0  D9
  63   (97)  (G)      INPUT              0      0   0    0    0    1    0  D10
  71  (112)  (G)      INPUT              0      0   0    0    0    0    0  FIELD2
   6   (13)  (A)      INPUT              0      0   0    0    0    0    1  KLIK
  62   (96)  (F)      INPUT              0      0   0    0    0    0   11  MOVEBIT
   1      -   -       INPUT              0      0   0    0    0    1    2  MRES
  84      -   -       INPUT              0      0   0    0    0    0    0  PAGE1
  24   (46)  (C)      INPUT              0      0   0    0    0    0    1  SOUND
  81  (128)  (H)      INPUT              0      0   0    0    0    0    1  SYS_H
  77  (123)  (H)      INPUT              0      0   0    0    0    6    0  SYSSEL
  33   (64)  (D)      INPUT              0      0   0    0    0    1    0  S0
   5   (14)  (A)      INPUT              0      0   0    0    0    0    1  S1
  25   (45)  (C)      INPUT              0      0   0    0    0    1    0  3OR4
  80  (126)  (H)      INPUT              0      0   0    0    0    1    7  16x9


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                      c:\max2work\8633\d1v63v4.rpt
d1v63v4

** OUTPUTS **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
  61     94    F        TRI     t        0      0   0    0    3    0    0  ABU0
  60     93    F        TRI     t        0      0   0    0    3    0    0  ABU1
  58     91    F        TRI     t        0      0   0    0    3    0    0  ABU2
  57     88    F        TRI     t        0      0   0    0    3    0    0  ABU3
  56     86    F        TRI     t        0      0   0    0    3    0    0  ABU4
  55     85    F        TRI     t        0      0   0    0    3    0    0  ABU5
  54     83    F        TRI     t        0      0   0    0    3    0    0  ABU6
  52     80    E        TRI     t        0      0   0    0    3    0    0  ABU7
  51     77    E        TRI     t        0      0   0    0    3    0    0  ABU8
  50     75    E        TRI     t        0      0   0    0    3    0    0  ABU9
  49     73    E        TRI     t        0      0   0    0    3    0    0  ABU10
  48     72    E        TRI     t        0      0   0    0    2    0    0  ABU11
  46     69    E        TRI     t        0      0   0    0    2    0    0  ABU12
  45     67    E        TRI     t        0      0   0    0    2    0    0  ABU13
  44     65    E        TRI     t        0      0   0    1    3    0    0  ABU14
  28     40    C         FF  +  t        7      0   0    0   13    0    0  ADDEN (|hdecodwa:60|:54)
  29     38    C         FF  +  t        0      0   0    0   13    0    0  CHECKSUM (|hdecodwa:60|:55)
  79    125    H     OUTPUT     t        0      0   0    1    3    0    0  HINT
  34     61    D         FF  +  t        0      0   0    0   11    1   13  HLOAD1 (|hdecodwa:60|:57)
   9      8    A         FF  +  t        0      0   0    1    2   18    9  H0 (|linecntw:54|:67)
  10      6    A         FF  +  t        0      0   0    1    3   17    9  H1 (|linecntw:54|:66)
  11      5    A         FF  +  t        2      0   1    2   12   16    9  H2 (|linecntw:54|:65)
  12      3    A         FF  +  t        1      1   0    2   12    0    0  H3 (|linecntw:54|:64)
   4     16    A         FF  +  t        0      0   0    2   12   16    9  H4 (|linecntw:54|:63)
  16     27    B         FF  +  t        1      0   1    2   12    0    0  H5 (|linecntw:54|:62)
  17     25    B         FF  +  t        1      0   0    1   12   16    9  H6 (|linecntw:54|:61)
  18     24    B         FF  +  t        0      0   0    1   12   16    9  H7 (|linecntw:54|:60)
  20     21    B         FF  +  t        0      0   0    1   10   16    9  H8 (|linecntw:54|:59)
  21     19    B         FF  +  t        0      0   0    1   12   15    9  H9 (|linecntw:54|:58)
  22     17    B         FF  +  t        0      0   0    1   12   15    9  H10 (|linecntw:54|:57)
  15     29    B         FF  +  t !      1      1   0    2   12   16    9  NOTH3 (|linecntw:54|:64)
   8     11    A         FF  +  t !      0      0   0    2   12   16    9  NOTH5 (|linecntw:54|:62)
  31     35    C         FF  +  t        0      0   0    0   13    0    0  RAMDATA (|hdecodwa:60|ramdata)
  35     59    D         FF     t        0      0   0    1    1    1    0  TXTBLK0 (|3dffs:22|sa)
  36     57    D     OUTPUT     t        0      0   0    1    1    0    0  TXTBLK1
  37     56    D         FF     t        0      0   0    0    7    4    0  TXTNR0 (|txtadr3:62|:40)
  39     53    D         FF     t        0      0   0    0    2    3    0  TXTNR1 (|txtadr3:62|:39)
  40     51    D         FF     t        0      0   0    0    3    2    0  TXTNR2 (|txtadr3:62|:38)
  41     49    D         FF     t        0      0   0    0    4    1    0  TXTNR3 (|txtadr3:62|:37)
  23     48    C         FF  +  t        7      0   0    1   13   15   11  WINDOW (|linecntw:54|:68)
  30     37    C         FF     t        0      0   0    1    1    2    2  3OR4BUF (|3dffs:35|sa)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                      c:\max2work\8633\d1v63v4.rpt
d1v63v4

** BURIED LOGIC **

                                         Shareable
                                         Expanders     Fan-In    Fan-Out
 Pin     LC  LAB  Primitive    Code   Total Shared n/a INP  FBK  OUT  FBK  Name
 (73)   115    H       DFFE  +  t        8      0   0    0   11    0    1  |hdecodwa:60|framereset
 (80)   126    H       DFFE  +  t        0      0   0    0   11    0    1  |hdecodwa:60|hsync
 (81)   128    H       DFFE  +  t        0      0   0    0   12    1    0  |hdecodwa:60|pause
 (74)   117    H       DFFE  +  t        0      0   0    0   11    1    2  |hdecodwa:60.hint (|hdecodwa:60|:53)
   -    122    H       DFFE  +  t        4      0   0    0   13    0   14  |hdecodwa:60.count (|hdecodwa:60|:56)
   -    127    H       DFFE  +  t        0      0   0    1   13    0   15  |hdecodwa:60.ramadj (|hdecodwa:60|:58)
   -      9    A       DFFE  +  t       10      0   0    0   12    1    0  |hdecodwa:60.frameb (|hdecodwa:60|:59)
 (77)   123    H       DFFE  +  t        0      0   0    0   11    5    2  |hdecodwa:60.upint (|hdecodwa:60|:60)
   -      2    A       DFFE  +  t        0      0   0    1    0   13    0  |linecntw:54|hclr
   -     42    C       DFFE  +  t        0      0   0    1   11    1    0  |linecntw:54|rstwindow
 (75)   118    H       DFFE  +  t        0      0   0    0    1    0    1  |ramadrda:55|adjust1
 (76)   120    H       TFFE  +  t        0      0   0    0    2    1   13  |ramadrda:55|hsound0
   -    116    H       TFFE  +  t        0      0   0    0    3    1   12  |ramadrda:55|hsound1
   -    113    H       TFFE  +  t        0      0   0    0    4    1   11  |ramadrda:55|hsound2
   -    121    H       TFFE  +  t        0      0   0    0    5    1   10  |ramadrda:55|hsound3
   -    119    H       TFFE  +  t        0      0   0    0    6    1    9  |ramadrda:55|hsound4
   -     90    F       TFFE  +  t        0      0   0    0    7    1    8  |ramadrda:55|hsound5
   -     87    F       TFFE  +  t        0      0   0    0    8    1    7  |ramadrda:55|hsound6
 (62)    96    F       TFFE  +  t        0      0   0    0    9    1    6  |ramadrda:55|hsound7
   -     95    F       TFFE  +  t        1      0   0    0   16    1    6  |ramadrda:55|hsound8
   -     92    F       TFFE  +  t        0      0   0    0   13    1    6  |ramadrda:55|hsound9
   -     89    F       TFFE  +  t        0      0   0    0   16    1    5  |ramadrda:55|hsound10
   -     84    F       TFFE  +  t        0      0   0    0   16    1    5  |ramadrda:55|hsound11
   -     82    F       TFFE  +  t        0      0   0    0   14    1    4  |ramadrda:55|hsound12
   -     81    F       TFFE  +  t        0      0   0    0   16    1    4  |ramadrda:55|hsound13
   -     70    E       TFFE     t        0      0   0    1    0    0   10  |ramadrda:55|offset0
 (65)   101    G       TFFE     t        0      0   0    2   10    0   10  |ramadrda:55|offset1
 (67)   104    G       DFFE     t        1      0   1    2   10    0   10  |ramadrda:55|offset2
 (69)   107    G       TFFE     t        0      0   0    1   10    0   10  |ramadrda:55|offset3
   -    100    G       TFFE     t        0      0   0    1   10    0   10  |ramadrda:55|offset4
 (68)   105    G       TFFE     t        0      0   0    2   10    0   10  |ramadrda:55|offset5
 (64)    99    G       TFFE     t        1      0   1    2   10    0   10  |ramadrda:55|offset6
   -     98    G       TFFE     t        0      0   0    2   10    0   10  |ramadrda:55|offset7
 (63)    97    G       TFFE     t        0      0   0    2   10    0   10  |ramadrda:55|offset8
   -    106    G       TFFE     t        0      0   0    1   10    0   10  |ramadrda:55|offset9
 (71)   112    G       DFFE  +  t        0      0   0    0    4    1   11  |ramadrda:55|ramtekst0
 (70)   109    G       DFFE  +  t        0      0   0    0    5    1   10  |ramadrda:55|ramtekst1
   -    102    G       TFFE  +  t        0      0   0    0    6    1    9  |ramadrda:55|ramtekst2
   -    103    G       TFFE  +  t        0      0   0    0    7    1    8  |ramadrda:55|ramtekst3
   -    108    G       TFFE  +  t        0      0   0    0    8    1    7  |ramadrda:55|ramtekst4
   -    110    G       TFFE  +  t        0      0   0    0    9    1    6  |ramadrda:55|ramtekst5
   -    111    G       TFFE  +  t        0      0   0    0   10    1    5  |ramadrda:55|ramtekst6
   -     66    E       TFFE  +  t        0      0   0    0   11    1    4  |ramadrda:55|ramtekst7
   -     78    E       TFFE  +  t        0      0   0    0   12    1    3  |ramadrda:55|ramtekst8
   -     76    E       TFFE  +  t        0      0   0    0   13    1    2  |ramadrda:55|ramtekst9
   -     74    E       TFFE  +  t        0      0   0    0   13    1    1  |ramadrda:55|ramtekst10
   -    114    H       TFFE     t        0      0   0    1    3    1    2  |resetgen:45|d0
   -    124    H       TFFE     t        0      0   0    1    3    1    2  |resetgen:45|d1
   -     12    A       DFFE     t        0      0   0    1    1    2    0  |3dffs:22.s1b (|3dffs:22|sb)
   -      4    A       DFFE     t        0      0   0    1    1    1    0  |3dffs:22.s0b (|3dffs:22|sc)
   -     79    E       DFFE     t        0      0   0    1    1    3    2  |3dffs:35.s1b (|3dffs:35|sb)
   -     68    E       DFFE     t        0      0   0    1    1    1    0  |3dffs:35.s0b (|3dffs:35|sc)


Code:

s = Synthesized pin or logic cell
t = Turbo logic cell
+ = Synchronous flipflop
! = NOT gate push-back
r = Fitter-inserted logic cell


Device-Specific Information:                      c:\max2work\8633\d1v63v4.rpt
d1v63v4

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'A':

                             Logic cells placed in LAB 'A'
        +------------------- LC9 |hdecodwa:60.frameb
        | +----------------- LC8 H0
        | | +--------------- LC6 H1
        | | | +------------- LC5 H2
        | | | | +----------- LC3 H3
        | | | | | +--------- LC16 H4
        | | | | | | +------- LC2 |linecntw:54|hclr
        | | | | | | | +----- LC11 NOTH5
        | | | | | | | | +--- LC12 |3dffs:22.s1b
        | | | | | | | | | +- LC4 |3dffs:22.s0b
        | | | | | | | | | | 
        | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | |   that feed LAB 'A'
LC      | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'A':
LC8  -> * * * * * * - * - - | * * * * - - - * | <-- H0
LC6  -> * - * * * * - * - - | * * * * - - - * | <-- H1
LC5  -> * - - * * * - * - - | * * * * - - - * | <-- H2
LC16 -> * - - * * * - * - - | * * * * - - - * | <-- H4
LC2  -> - * * * * * - * - - | * * - - - - - - | <-- |linecntw:54|hclr
LC11 -> * - - * * * - * - - | * * * * - - - * | <-- NOTH5

Pin
2    -> - - - - - - - - - - | - - - * - - - - | <-- A0
83   -> - - - - - - - - - - | - - - - - - - - | <-- CLK
76   -> - * - - - - - - - - | * - - - - - - - | <-- D0
75   -> - - * - - - - - - - | * - - - - - - - | <-- D1
74   -> - - - * - - - - - - | * - - - - - - - | <-- D2
73   -> - - - - * - - - - - | * * - - - - - - | <-- D3
70   -> - - - - - * - - - - | * - - - - - - - | <-- D4
69   -> - - - - - - - * - - | * * - - - - - - | <-- D5
6    -> - - - - - - - - - * | * - - - - - - - | <-- KLIK
1    -> - - - - - - - - - - | - - - - - - - * | <-- MRES
84   -> - - - - - - - - - - | - - - - - - - - | <-- PAGE1
81   -> - - - - - - * - - - | * - - - - - - - | <-- SYS_H
77   -> - - - * * * - * - - | * * - - - - - - | <-- SYSSEL
5    -> - - - - - - - - * - | * - - - - - - - | <-- S1
LC115-> * - - - - - - - - - | * - - - - - - - | <-- |hdecodwa:60|framereset
LC123-> - - - - - - - - * * | * - - * - - - - | <-- |hdecodwa:60.upint
LC25 -> * - - * * * - * - - | * * * * - - - * | <-- H6
LC24 -> * - - * * * - * - - | * * * * - - - * | <-- H7
LC21 -> * - - * * * - * - - | * * * * - - - * | <-- H8
LC19 -> * - - * * * - * - - | * * * * - - - * | <-- H9
LC17 -> * - - * * * - * - - | * * * * - - - * | <-- H10
LC29 -> * - - * * * - * - - | * * * * - - - * | <-- NOTH3


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                      c:\max2work\8633\d1v63v4.rpt
d1v63v4

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'B':

                       Logic cells placed in LAB 'B'
        +------------- LC27 H5
        | +----------- LC25 H6
        | | +--------- LC24 H7
        | | | +------- LC21 H8
        | | | | +----- LC19 H9
        | | | | | +--- LC17 H10
        | | | | | | +- LC29 NOTH3
        | | | | | | | 
        | | | | | | |   Other LABs fed by signals
        | | | | | | |   that feed LAB 'B'
LC      | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'B':
LC25 -> * * * * * * * | * * * * - - - * | <-- H6
LC24 -> * * * * * * * | * * * * - - - * | <-- H7
LC21 -> * * * * * * * | * * * * - - - * | <-- H8
LC19 -> * * * - * * * | * * * * - - - * | <-- H9
LC17 -> * * * - * * * | * * * * - - - * | <-- H10
LC29 -> * * * * * * * | * * * * - - - * | <-- NOTH3

Pin
2    -> - - - - - - - | - - - * - - - - | <-- A0
83   -> - - - - - - - | - - - - - - - - | <-- CLK
73   -> - - - - - - * | * * - - - - - - | <-- D3
69   -> * - - - - - - | * * - - - - - - | <-- D5
68   -> - * - - - - - | - * - - - - - - | <-- D6
67   -> - - * - - - - | - * - - - - - - | <-- D7
65   -> - - - * - - - | - * - - - - - - | <-- D8
64   -> - - - - * - - | - * - - - - - - | <-- D9
63   -> - - - - - * - | - * - - - - - - | <-- D10
1    -> - - - - - - - | - - - - - - - * | <-- MRES
84   -> - - - - - - - | - - - - - - - - | <-- PAGE1
77   -> * - - - - - * | * * - - - - - - | <-- SYSSEL
LC8  -> * * * * * * * | * * * * - - - * | <-- H0
LC6  -> * * * * * * * | * * * * - - - * | <-- H1
LC5  -> * * * * * * * | * * * * - - - * | <-- H2
LC16 -> * * * * * * * | * * * * - - - * | <-- H4
LC2  -> * * * * * * * | * * - - - - - - | <-- |linecntw:54|hclr
LC11 -> * * * * * * * | * * * * - - - * | <-- NOTH5


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                      c:\max2work\8633\d1v63v4.rpt
d1v63v4

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'C':

                     Logic cells placed in LAB 'C'
        +----------- LC40 ADDEN
        | +--------- LC38 CHECKSUM
        | | +------- LC42 |linecntw:54|rstwindow
        | | | +----- LC35 RAMDATA
        | | | | +--- LC48 WINDOW
        | | | | | +- LC37 3OR4BUF
        | | | | | | 
        | | | | | |   Other LABs fed by signals
        | | | | | |   that feed LAB 'C'
LC      | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'C':
LC42 -> - - - - * - | - - * - - - - - | <-- |linecntw:54|rstwindow
LC37 -> * * - - - - | - - * - - - - * | <-- 3OR4BUF

Pin
2    -> - - - - - - | - - - * - - - - | <-- A0
83   -> - - - - - - | - - - - - - - - | <-- CLK
1    -> - - - - - - | - - - - - - - * | <-- MRES
84   -> - - - - - - | - - - - - - - - | <-- PAGE1
25   -> - - - - - * | - - * - - - - - | <-- 3OR4
80   -> - - * - * - | - - * - - - * - | <-- 16x9
LC128-> - - - * - - | - - * - - - - - | <-- |hdecodwa:60|pause
LC61 -> - - - - - * | - - * - * - * - | <-- HLOAD1
LC8  -> * * * * * - | * * * * - - - * | <-- H0
LC6  -> * * * * * - | * * * * - - - * | <-- H1
LC5  -> * * * * * - | * * * * - - - * | <-- H2
LC16 -> * * * * * - | * * * * - - - * | <-- H4
LC25 -> * * * * * - | * * * * - - - * | <-- H6
LC24 -> * * * * * - | * * * * - - - * | <-- H7
LC21 -> * * * * * - | * * * * - - - * | <-- H8
LC19 -> * * * * * - | * * * * - - - * | <-- H9
LC17 -> * * * * * - | * * * * - - - * | <-- H10
LC29 -> * * * * * - | * * * * - - - * | <-- NOTH3
LC11 -> * * * * * - | * * * * - - - * | <-- NOTH5
LC79 -> * * - * - - | - - * - - - - * | <-- |3dffs:35.s1b
LC68 -> - - - - * - | - - * - - - - - | <-- |3dffs:35.s0b


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                      c:\max2work\8633\d1v63v4.rpt
d1v63v4

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'D':

                       Logic cells placed in LAB 'D'
        +------------- LC61 HLOAD1
        | +----------- LC59 TXTBLK0
        | | +--------- LC57 TXTBLK1
        | | | +------- LC56 TXTNR0
        | | | | +----- LC53 TXTNR1
        | | | | | +--- LC51 TXTNR2
        | | | | | | +- LC49 TXTNR3
        | | | | | | | 
        | | | | | | |   Other LABs fed by signals
        | | | | | | |   that feed LAB 'D'
LC      | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'D':
LC59 -> - - - * - - - | - - - * - - - - | <-- TXTBLK0
LC56 -> - - - * * * * | - - - * - - - - | <-- TXTNR0
LC53 -> - - - * * * * | - - - * - - - - | <-- TXTNR1
LC51 -> - - - * - * * | - - - * - - - - | <-- TXTNR2
LC49 -> - - - * - - * | - - - * - - - - | <-- TXTNR3

Pin
2    -> - - * - - - - | - - - * - - - - | <-- A0
83   -> - - - - - - - | - - - - - - - - | <-- CLK
1    -> - - - - - - - | - - - - - - - * | <-- MRES
84   -> - - - - - - - | - - - - - - - - | <-- PAGE1
33   -> - * - - - - - | - - - * - - - - | <-- S0
LC123-> - * - * * * * | * - - * - - - - | <-- |hdecodwa:60.upint
LC8  -> * - - - - - - | * * * * - - - * | <-- H0
LC6  -> * - - - - - - | * * * * - - - * | <-- H1
LC5  -> * - - - - - - | * * * * - - - * | <-- H2
LC16 -> * - - - - - - | * * * * - - - * | <-- H4
LC25 -> * - - - - - - | * * * * - - - * | <-- H6
LC24 -> * - - - - - - | * * * * - - - * | <-- H7
LC21 -> * - - - - - - | * * * * - - - * | <-- H8
LC19 -> * - - - - - - | * * * * - - - * | <-- H9
LC17 -> * - - - - - - | * * * * - - - * | <-- H10
LC29 -> * - - - - - - | * * * * - - - * | <-- NOTH3
LC11 -> * - - - - - - | * * * * - - - * | <-- NOTH5
LC12 -> - - * * - - - | - - - * - - - - | <-- |3dffs:22.s1b


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                      c:\max2work\8633\d1v63v4.rpt
d1v63v4

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'E':

                                       Logic cells placed in LAB 'E'
        +----------------------------- LC80 ABU7
        | +--------------------------- LC77 ABU8
        | | +------------------------- LC75 ABU9
        | | | +----------------------- LC73 ABU10
        | | | | +--------------------- LC72 ABU11
        | | | | | +------------------- LC69 ABU12
        | | | | | | +----------------- LC67 ABU13
        | | | | | | | +--------------- LC65 ABU14
        | | | | | | | | +------------- LC70 |ramadrda:55|offset0
        | | | | | | | | | +----------- LC66 |ramadrda:55|ramtekst7
        | | | | | | | | | | +--------- LC78 |ramadrda:55|ramtekst8
        | | | | | | | | | | | +------- LC76 |ramadrda:55|ramtekst9
        | | | | | | | | | | | | +----- LC74 |ramadrda:55|ramtekst10
        | | | | | | | | | | | | | +--- LC79 |3dffs:35.s1b
        | | | | | | | | | | | | | | +- LC68 |3dffs:35.s0b
        | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | |   that feed LAB 'E'
LC      | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'E':
LC66 -> * - - - - - - - - * * * * - - | - - - - * - - - | <-- |ramadrda:55|ramtekst7
LC78 -> - * - - - - - - - - * * * - - | - - - - * - - - | <-- |ramadrda:55|ramtekst8
LC76 -> - - * - - - - - - - - * * - - | - - - - * - - - | <-- |ramadrda:55|ramtekst9
LC74 -> - - - * - - - - - - - - * - - | - - - - * - - - | <-- |ramadrda:55|ramtekst10

Pin
2    -> - - - - - - - - - - - - - - - | - - - * - - - - | <-- A0
14   -> - - - - - - - * - - - - - - - | - - - - * - - - | <-- BBCKLIK
83   -> - - - - - - - - - - - - - - - | - - - - - - - - | <-- CLK
62   -> - - - - - - - - * - - - - - * | - - - - * - * - | <-- MOVEBIT
1    -> - - - - - - - - - - - - - - - | - - - - - - - * | <-- MRES
84   -> - - - - - - - - - - - - - - - | - - - - - - - - | <-- PAGE1
24   -> - - - - - - - - - - - - - * - | - - - - * - - - | <-- SOUND
LC9  -> - - - - - - - * - - - - - - - | - - - - * - - - | <-- |hdecodwa:60.frameb
LC61 -> - - - - - - - - - * * * * * * | - - * - * - * - | <-- HLOAD1
LC96 -> * - - - - - - - - - - - - - - | - - - - * * - - | <-- |ramadrda:55|hsound7
LC95 -> - * - - - - - - - - - - - - - | - - - - * * - - | <-- |ramadrda:55|hsound8
LC92 -> - - * - - - - - - - - - - - - | - - - - * * - - | <-- |ramadrda:55|hsound9
LC89 -> - - - * - - - - - - - - - - - | - - - - * * - - | <-- |ramadrda:55|hsound10
LC84 -> - - - - * - - - - - - - - - - | - - - - * * - - | <-- |ramadrda:55|hsound11
LC82 -> - - - - - * - - - - - - - - - | - - - - * * - - | <-- |ramadrda:55|hsound12
LC81 -> - - - - - - * - - - - - - - - | - - - - * * - - | <-- |ramadrda:55|hsound13
LC98 -> - - - - - - - - - * - - - - - | - - - - * - * - | <-- |ramadrda:55|offset7
LC97 -> - - - - - - - - - - * - - - - | - - - - * - * - | <-- |ramadrda:55|offset8
LC106-> - - - - - - - - - - - * - - - | - - - - * - * - | <-- |ramadrda:55|offset9
LC112-> - - - - - - - - - * * * * - - | - - - - * * * - | <-- |ramadrda:55|ramtekst0
LC109-> - - - - - - - - - * * * * - - | - - - - * * * - | <-- |ramadrda:55|ramtekst1
LC102-> - - - - - - - - - * * * * - - | - - - - * * * - | <-- |ramadrda:55|ramtekst2
LC103-> - - - - - - - - - * * * * - - | - - - - * * * - | <-- |ramadrda:55|ramtekst3
LC108-> - - - - - - - - - * * * * - - | - - - - * * * - | <-- |ramadrda:55|ramtekst4
LC110-> - - - - - - - - - * * * * - - | - - - - * * * - | <-- |ramadrda:55|ramtekst5
LC111-> - - - - - - - - - * * * * - - | - - - - * * * - | <-- |ramadrda:55|ramtekst6
LC48 -> * * * * * * * * - * * * * - - | - - - - * * * - | <-- WINDOW
LC4  -> - - - - - - - * - - - - - - - | - - - - * - - - | <-- |3dffs:22.s0b


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                      c:\max2work\8633\d1v63v4.rpt
d1v63v4

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'F':

                                         Logic cells placed in LAB 'F'
        +------------------------------- LC94 ABU0
        | +----------------------------- LC93 ABU1
        | | +--------------------------- LC91 ABU2
        | | | +------------------------- LC88 ABU3
        | | | | +----------------------- LC86 ABU4
        | | | | | +--------------------- LC85 ABU5
        | | | | | | +------------------- LC83 ABU6
        | | | | | | | +----------------- LC90 |ramadrda:55|hsound5
        | | | | | | | | +--------------- LC87 |ramadrda:55|hsound6
        | | | | | | | | | +------------- LC96 |ramadrda:55|hsound7
        | | | | | | | | | | +----------- LC95 |ramadrda:55|hsound8
        | | | | | | | | | | | +--------- LC92 |ramadrda:55|hsound9
        | | | | | | | | | | | | +------- LC89 |ramadrda:55|hsound10
        | | | | | | | | | | | | | +----- LC84 |ramadrda:55|hsound11
        | | | | | | | | | | | | | | +--- LC82 |ramadrda:55|hsound12
        | | | | | | | | | | | | | | | +- LC81 |ramadrda:55|hsound13
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'F'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'F':
LC90 -> - - - - - * - * * * * * * * * * | - - - - - * - - | <-- |ramadrda:55|hsound5
LC87 -> - - - - - - * - * * * * * * * * | - - - - - * - - | <-- |ramadrda:55|hsound6
LC96 -> - - - - - - - - - * * * * * * * | - - - - * * - - | <-- |ramadrda:55|hsound7
LC95 -> - - - - - - - - - - * * * * * * | - - - - * * - - | <-- |ramadrda:55|hsound8
LC92 -> - - - - - - - - - - * * * * * * | - - - - * * - - | <-- |ramadrda:55|hsound9
LC89 -> - - - - - - - - - - * - * * * * | - - - - * * - - | <-- |ramadrda:55|hsound10
LC84 -> - - - - - - - - - - * - * * * * | - - - - * * - - | <-- |ramadrda:55|hsound11
LC82 -> - - - - - - - - - - * - * * * * | - - - - * * - - | <-- |ramadrda:55|hsound12
LC81 -> - - - - - - - - - - * - * * - * | - - - - * * - - | <-- |ramadrda:55|hsound13

Pin
2    -> - - - - - - - - - - - - - - - - | - - - * - - - - | <-- A0
83   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- CLK
1    -> - - - - - - - - - - - - - - - - | - - - - - - - * | <-- MRES
84   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- PAGE1
LC122-> - - - - - - - * * * * * * * * * | - - - - - * - * | <-- |hdecodwa:60.count
LC127-> - - - - - - - * * * * * * * * * | - - - - - * - * | <-- |hdecodwa:60.ramadj
LC118-> - - - - - - - - - - - * - - - - | - - - - - * - - | <-- |ramadrda:55|adjust1
LC120-> * - - - - - - * * * * * * * * * | - - - - - * - * | <-- |ramadrda:55|hsound0
LC116-> - * - - - - - * * * * * * * * * | - - - - - * - * | <-- |ramadrda:55|hsound1
LC113-> - - * - - - - * * * * * * * * * | - - - - - * - * | <-- |ramadrda:55|hsound2
LC121-> - - - * - - - * * * * * * * * * | - - - - - * - * | <-- |ramadrda:55|hsound3
LC119-> - - - - * - - * * * * * * * * * | - - - - - * - - | <-- |ramadrda:55|hsound4
LC112-> * - - - - - - - - - - - - - - - | - - - - * * * - | <-- |ramadrda:55|ramtekst0
LC109-> - * - - - - - - - - - - - - - - | - - - - * * * - | <-- |ramadrda:55|ramtekst1
LC102-> - - * - - - - - - - - - - - - - | - - - - * * * - | <-- |ramadrda:55|ramtekst2
LC103-> - - - * - - - - - - - - - - - - | - - - - * * * - | <-- |ramadrda:55|ramtekst3
LC108-> - - - - * - - - - - - - - - - - | - - - - * * * - | <-- |ramadrda:55|ramtekst4
LC110-> - - - - - * - - - - - - - - - - | - - - - * * * - | <-- |ramadrda:55|ramtekst5
LC111-> - - - - - - * - - - - - - - - - | - - - - * * * - | <-- |ramadrda:55|ramtekst6
LC48 -> * * * * * * * - - - - - - - - - | - - - - * * * - | <-- WINDOW


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                      c:\max2work\8633\d1v63v4.rpt
d1v63v4

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'G':

                                         Logic cells placed in LAB 'G'
        +------------------------------- LC101 |ramadrda:55|offset1
        | +----------------------------- LC104 |ramadrda:55|offset2
        | | +--------------------------- LC107 |ramadrda:55|offset3
        | | | +------------------------- LC100 |ramadrda:55|offset4
        | | | | +----------------------- LC105 |ramadrda:55|offset5
        | | | | | +--------------------- LC99 |ramadrda:55|offset6
        | | | | | | +------------------- LC98 |ramadrda:55|offset7
        | | | | | | | +----------------- LC97 |ramadrda:55|offset8
        | | | | | | | | +--------------- LC106 |ramadrda:55|offset9
        | | | | | | | | | +------------- LC112 |ramadrda:55|ramtekst0
        | | | | | | | | | | +----------- LC109 |ramadrda:55|ramtekst1
        | | | | | | | | | | | +--------- LC102 |ramadrda:55|ramtekst2
        | | | | | | | | | | | | +------- LC103 |ramadrda:55|ramtekst3
        | | | | | | | | | | | | | +----- LC108 |ramadrda:55|ramtekst4
        | | | | | | | | | | | | | | +--- LC110 |ramadrda:55|ramtekst5
        | | | | | | | | | | | | | | | +- LC111 |ramadrda:55|ramtekst6
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'G'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'G':
LC101-> * * * * * * * * * - * - - - - - | - - - - - - * - | <-- |ramadrda:55|offset1
LC104-> * * * * * * * * * - - * - - - - | - - - - - - * - | <-- |ramadrda:55|offset2
LC107-> * * * * * * * * * - - - * - - - | - - - - - - * - | <-- |ramadrda:55|offset3
LC100-> * * * * * * * * * - - - - * - - | - - - - - - * - | <-- |ramadrda:55|offset4
LC105-> * * * * * * * * * - - - - - * - | - - - - - - * - | <-- |ramadrda:55|offset5
LC99 -> * * * * * * * * * - - - - - - * | - - - - - - * - | <-- |ramadrda:55|offset6
LC98 -> * * * * * * * * * - - - - - - - | - - - - * - * - | <-- |ramadrda:55|offset7
LC97 -> * * * * * * * * * - - - - - - - | - - - - * - * - | <-- |ramadrda:55|offset8
LC106-> * * * * * * * * * - - - - - - - | - - - - * - * - | <-- |ramadrda:55|offset9
LC112-> - - - - - - - - - * * * * * * * | - - - - * * * - | <-- |ramadrda:55|ramtekst0
LC109-> - - - - - - - - - - * * * * * * | - - - - * * * - | <-- |ramadrda:55|ramtekst1
LC102-> - - - - - - - - - - - * * * * * | - - - - * * * - | <-- |ramadrda:55|ramtekst2
LC103-> - - - - - - - - - - - - * * * * | - - - - * * * - | <-- |ramadrda:55|ramtekst3
LC108-> - - - - - - - - - - - - - * * * | - - - - * * * - | <-- |ramadrda:55|ramtekst4
LC110-> - - - - - - - - - - - - - - * * | - - - - * * * - | <-- |ramadrda:55|ramtekst5
LC111-> - - - - - - - - - - - - - - - * | - - - - * * * - | <-- |ramadrda:55|ramtekst6

Pin
2    -> - - - - - - - - - - - - - - - - | - - - * - - - - | <-- A0
83   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- CLK
62   -> * * * * * * * * * - - - - - - - | - - - - * - * - | <-- MOVEBIT
1    -> - - - - - - - - - - - - - - - - | - - - - - - - * | <-- MRES
84   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- PAGE1
80   -> * * - - * * * * - - - - - - - - | - - * - - - * - | <-- 16x9
LC61 -> - - - - - - - - - * * * * * * * | - - * - * - * - | <-- HLOAD1
LC70 -> * * * * * * * * * * - - - - - - | - - - - - - * - | <-- |ramadrda:55|offset0
LC48 -> - - - - - - - - - * * * * * * * | - - - - * * * - | <-- WINDOW


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                      c:\max2work\8633\d1v63v4.rpt
d1v63v4

** LOGIC CELL INTERCONNECTIONS **

Logic Array Block 'H':

                                         Logic cells placed in LAB 'H'
        +------------------------------- LC115 |hdecodwa:60|framereset
        | +----------------------------- LC126 |hdecodwa:60|hsync
        | | +--------------------------- LC128 |hdecodwa:60|pause
        | | | +------------------------- LC117 |hdecodwa:60.hint
        | | | | +----------------------- LC122 |hdecodwa:60.count
        | | | | | +--------------------- LC127 |hdecodwa:60.ramadj
        | | | | | | +------------------- LC123 |hdecodwa:60.upint
        | | | | | | | +----------------- LC125 HINT
        | | | | | | | | +--------------- LC118 |ramadrda:55|adjust1
        | | | | | | | | | +------------- LC120 |ramadrda:55|hsound0
        | | | | | | | | | | +----------- LC116 |ramadrda:55|hsound1
        | | | | | | | | | | | +--------- LC113 |ramadrda:55|hsound2
        | | | | | | | | | | | | +------- LC121 |ramadrda:55|hsound3
        | | | | | | | | | | | | | +----- LC119 |ramadrda:55|hsound4
        | | | | | | | | | | | | | | +--- LC114 |resetgen:45|d0
        | | | | | | | | | | | | | | | +- LC124 |resetgen:45|d1
        | | | | | | | | | | | | | | | | 
        | | | | | | | | | | | | | | | |   Other LABs fed by signals
        | | | | | | | | | | | | | | | |   that feed LAB 'H'
LC      | | | | | | | | | | | | | | | | | A B C D E F G H |     Logic cells that feed LAB 'H':
LC126-> - - - - - * - - - - - - - - - - | - - - - - - - * | <-- |hdecodwa:60|hsync
LC117-> - - - - - - - * - - - - - - * * | - - - - - - - * | <-- |hdecodwa:60.hint
LC122-> - - - - - - - - - * * * * * - - | - - - - - * - * | <-- |hdecodwa:60.count
LC127-> - - - - - - - - * * * * * * - - | - - - - - * - * | <-- |hdecodwa:60.ramadj
LC120-> - - - - - - - - - * * * * * - - | - - - - - * - * | <-- |ramadrda:55|hsound0
LC116-> - - - - - - - - - - * * * * - - | - - - - - * - * | <-- |ramadrda:55|hsound1
LC113-> - - - - - - - - - - - * * * - - | - - - - - * - * | <-- |ramadrda:55|hsound2
LC121-> - - - - - - - - - - - - * * - - | - - - - - * - * | <-- |ramadrda:55|hsound3
LC114-> - - - - - - - * - - - - - - * * | - - - - - - - * | <-- |resetgen:45|d0
LC124-> - - - - - - - * - - - - - - * * | - - - - - - - * | <-- |resetgen:45|d1

Pin
27   -> - - - - - * - - - - - - - - - - | - - - - - - - * | <-- ADJUST
2    -> - - - - - - - - - - - - - - - - | - - - * - - - - | <-- A0
83   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- CLK
1    -> - - - - - - - * - - - - - - * * | - - - - - - - * | <-- MRES
84   -> - - - - - - - - - - - - - - - - | - - - - - - - - | <-- PAGE1
LC8  -> * * * * * * * - - - - - - - - - | * * * * - - - * | <-- H0
LC6  -> * * * * * * * - - - - - - - - - | * * * * - - - * | <-- H1
LC5  -> * * * * * * * - - - - - - - - - | * * * * - - - * | <-- H2
LC16 -> * * * * * * * - - - - - - - - - | * * * * - - - * | <-- H4
LC25 -> * * * * * * * - - - - - - - - - | * * * * - - - * | <-- H6
LC24 -> * * * * * * * - - - - - - - - - | * * * * - - - * | <-- H7
LC21 -> * * * * * * * - - - - - - - - - | * * * * - - - * | <-- H8
LC19 -> * * * * * * * - - - - - - - - - | * * * * - - - * | <-- H9
LC17 -> * * * * * * * - - - - - - - - - | * * * * - - - * | <-- H10
LC29 -> * * * * * * * - - - - - - - - - | * * * * - - - * | <-- NOTH3
LC11 -> * * * * * * * - - - - - - - - - | * * * * - - - * | <-- NOTH5
LC79 -> - - - - * * - - - - - - - - - - | - - * - - - - * | <-- |3dffs:35.s1b
LC37 -> - - * - * - - - - - - - - - - - | - - * - - - - * | <-- 3OR4BUF


* = The logic cell or pin is an input to the logic cell (or LAB) through the PIA.
- = The logic cell or pin is not an input to the logic cell (or LAB).


Device-Specific Information:                      c:\max2work\8633\d1v63v4.rpt
d1v63v4

** EQUATIONS **

ADJUST   : INPUT;
A0       : INPUT;
BBCKLIK  : INPUT;
CLK      : INPUT;
D0       : INPUT;
D1       : INPUT;
D2       : INPUT;
D3       : INPUT;
D4       : INPUT;
D5       : INPUT;
D6       : INPUT;
D7       : INPUT;
D8       : INPUT;
D9       : INPUT;
D10      : INPUT;
FIELD2   : INPUT;
KLIK     : INPUT;
MOVEBIT  : INPUT;
MRES     : INPUT;
PAGE1    : INPUT;
SOUND    : INPUT;
SYS_H    : INPUT;
SYSSEL   : INPUT;
S0       : INPUT;
S1       : INPUT;
3OR4     : INPUT;
16x9     : INPUT;

-- Node name is 'ABU0' 
-- Equation name is 'ABU0', location is LC094, type is output.
ABU0     = TRI(_LC094, GLOBAL(!PAGE1));
_LC094   = LCELL( _EQ001 $  GND);
  _EQ001 =  _LC112 &  WINDOW
         #  _LC120 & !WINDOW;

-- Node name is 'ABU1' 
-- Equation name is 'ABU1', location is LC093, type is output.
ABU1     = TRI(_LC093, GLOBAL(!PAGE1));
_LC093   = LCELL( _EQ002 $  GND);
  _EQ002 =  _LC109 &  WINDOW
         #  _LC116 & !WINDOW;

-- Node name is 'ABU2' 
-- Equation name is 'ABU2', location is LC091, type is output.
ABU2     = TRI(_LC091, GLOBAL(!PAGE1));
_LC091   = LCELL( _EQ003 $  GND);
  _EQ003 =  _LC102 &  WINDOW
         #  _LC113 & !WINDOW;

-- Node name is 'ABU3' 
-- Equation name is 'ABU3', location is LC088, type is output.
ABU3     = TRI(_LC088, GLOBAL(!PAGE1));
_LC088   = LCELL( _EQ004 $  GND);
  _EQ004 =  _LC103 &  WINDOW
         #  _LC121 & !WINDOW;

-- Node name is 'ABU4' 
-- Equation name is 'ABU4', location is LC086, type is output.
ABU4     = TRI(_LC086, GLOBAL(!PAGE1));
_LC086   = LCELL( _EQ005 $  GND);
  _EQ005 =  _LC108 &  WINDOW
         #  _LC119 & !WINDOW;

-- Node name is 'ABU5' 
-- Equation name is 'ABU5', location is LC085, type is output.
ABU5     = TRI(_LC085, GLOBAL(!PAGE1));
_LC085   = LCELL( _EQ006 $  GND);
  _EQ006 =  _LC110 &  WINDOW
         #  _LC090 & !WINDOW;

-- Node name is 'ABU6' 
-- Equation name is 'ABU6', location is LC083, type is output.
ABU6     = TRI(_LC083, GLOBAL(!PAGE1));
_LC083   = LCELL( _EQ007 $  GND);
  _EQ007 =  _LC111 &  WINDOW
         #  _LC087 & !WINDOW;

-- Node name is 'ABU7' 
-- Equation name is 'ABU7', location is LC080, type is output.
ABU7     = TRI(_LC080, GLOBAL(!PAGE1));
_LC080   = LCELL( _EQ008 $  GND);
  _EQ008 =  _LC066 &  WINDOW
         #  _LC096 & !WINDOW;

-- Node name is 'ABU8' 
-- Equation name is 'ABU8', location is LC077, type is output.
ABU8     = TRI(_LC077, GLOBAL(!PAGE1));
_LC077   = LCELL( _EQ009 $  GND);
  _EQ009 =  _LC078 &  WINDOW
         #  _LC095 & !WINDOW;

-- Node name is 'ABU9' 
-- Equation name is 'ABU9', location is LC075, type is output.
ABU9     = TRI(_LC075, GLOBAL(!PAGE1));
_LC075   = LCELL( _EQ010 $  GND);
  _EQ010 =  _LC076 &  WINDOW
         #  _LC092 & !WINDOW;

-- Node name is 'ABU10' 
-- Equation name is 'ABU10', location is LC073, type is output.
ABU10    = TRI(_LC073, GLOBAL(!PAGE1));
_LC073   = LCELL( _EQ011 $  GND);
  _EQ011 =  _LC074 &  WINDOW
         #  _LC089 & !WINDOW;

-- Node name is 'ABU11' 
-- Equation name is 'ABU11', location is LC072, type is output.
ABU11    = TRI(_LC072, GLOBAL(!PAGE1));
_LC072   = LCELL( _EQ012 $  VCC);
  _EQ012 = !_LC084 & !WINDOW;

-- Node name is 'ABU12' 
-- Equation name is 'ABU12', location is LC069, type is output.
ABU12    = TRI(_LC069, GLOBAL(!PAGE1));
_LC069   = LCELL( _EQ013 $  VCC);
  _EQ013 = !_LC082 & !WINDOW;

-- Node name is 'ABU13' 
-- Equation name is 'ABU13', location is LC067, type is output.
ABU13    = TRI(_LC067, GLOBAL(!PAGE1));
_LC067   = LCELL( _EQ014 $  VCC);
  _EQ014 = !_LC081 & !WINDOW;

-- Node name is 'ABU14' 
-- Equation name is 'ABU14', location is LC065, type is output.
ABU14    = TRI(_LC065, GLOBAL(!PAGE1));
_LC065   = LCELL( _EQ015 $  GND);
  _EQ015 =  BBCKLIK &  _LC009 & !WINDOW
         #  _LC004 & !_LC009 & !WINDOW;

-- Node name is 'ADDEN' = '|hdecodwa:60.addenable' from file "hdecodwa.tdf" line 13, column 2
-- Equation name is 'ADDEN', type is output 
 ADDEN   = DFFE( GND $  VCC, GLOBAL( CLK), !_EQ016,  VCC,  _EQ017);
  _EQ016 =  H0 & !H1 & !H7 & !H8 &  H9 &  H10 &  NOTH3 &  _X001 &  _X002 & 
              _X003 &  _X004 &  _X005 &  _X006 &  _X007;
  _X001  = EXP( H2 &  H6);
  _X002  = EXP(!H2 & !3OR4BUF);
  _X003  = EXP( H4 &  3OR4BUF);
  _X004  = EXP(!NOTH5 &  3OR4BUF);
  _X005  = EXP( H2 & !H4);
  _X006  = EXP( H2 &  NOTH5);
  _X007  = EXP(!H6 &  3OR4BUF);
  _EQ017 =  H0 &  H1 & !H2 & !H4 & !H6 & !H7 & !H8 &  H9 &  H10 &  _LC079 & 
             !NOTH3 &  NOTH5;

-- Node name is 'CHECKSUM' = '|hdecodwa:60.checksum' from file "hdecodwa.tdf" line 11, column 8
-- Equation name is 'CHECKSUM', type is output 
 CHECKSUM = DFFE( _EQ018 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ018 = !H0 &  H1 &  H2 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 &  _LC079 & 
             !NOTH3 & !NOTH5 &  3OR4BUF
         # !H0 &  H1 & !H2 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 &  _LC079 & 
              NOTH3 & !NOTH5 & !3OR4BUF;

-- Node name is 'HINT' 
-- Equation name is 'HINT', location is LC125, type is output.
 HINT    = LCELL( _EQ019 $  GND);
  _EQ019 =  _LC114 &  _LC117 &  _LC124 &  MRES;

-- Node name is 'HLOAD1' = '|hdecodwa:60.hload1' from file "hdecodwa.tdf" line 11, column 23
-- Equation name is 'HLOAD1', type is output 
 HLOAD1  = DFFE( _EQ020 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ020 =  H0 &  H1 &  H2 & !H4 &  H6 &  H7 &  H8 & !H9 &  H10 & !NOTH3 & 
              NOTH5;

-- Node name is 'H0' = '|linecntw:54.h0' from file "linecntw.tdf" line 9, column 3
-- Equation name is 'H0', type is output 
 H0      = DFFE( _EQ021 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ021 =  H0 & !_LC002
         # !D0 &  _LC002;

-- Node name is 'H1' = '|linecntw:54.h1' from file "linecntw.tdf" line 9, column 3
-- Equation name is 'H1', type is output 
 H1      = DFFE( _EQ022 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ022 =  H0 &  H1 & !_LC002
         # !H0 & !H1 & !_LC002
         # !D1 &  _LC002;

-- Node name is 'H2' = '|linecntw:54.h2' from file "linecntw.tdf" line 9, column 3
-- Equation name is 'H2', type is output 
 H2      = DFFE( _EQ023 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ023 =  H0 &  H1 &  H4 & !H6 &  H7 & !H8 &  H9 &  H10 & !_LC002 &  NOTH3 & 
              NOTH5 &  SYSSEL
         #  D2 &  H2 &  H4 & !H6 &  H7 & !H8 &  H9 &  H10 &  NOTH3 &  NOTH5 & 
              SYSSEL
         #  H0 &  H1 & !H2 & !_LC002
         #  H2 & !_LC002 &  _X008
         #  D2 &  _LC002;
  _X008  = EXP( H0 &  H1);

-- Node name is 'H3' = '|linecntw~54.h3~1' from file "linecntw.tdf" line 9, column 3
-- Equation name is 'H3', type is output 
 H3      = DFFE( _EQ024 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ024 =  H4 & !H6 &  H7 & !H8 &  H9 &  H10 & !_LC002 &  NOTH3 &  NOTH5 & 
              SYSSEL
         #  H0 &  H1 &  H2 & !_LC002 & !NOTH3
         # !_LC002 &  NOTH3 &  _X009
         # !D3 &  _LC002;
  _X009  = EXP( H0 &  H1 &  H2);

-- Node name is 'H4' = '|linecntw:54.h4' from file "linecntw.tdf" line 9, column 3
-- Equation name is 'H4', type is output 
 H4      = TFFE( _EQ025, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ025 =  H0 &  H1 &  H2 &  H4 & !H6 &  H7 & !H8 &  H9 &  H10 & !_LC002 & 
              NOTH3 &  NOTH5 &  SYSSEL
         #  H0 &  H1 &  H2 & !_LC002 & !NOTH3
         #  D4 & !H4 &  _LC002
         # !D4 &  H4 &  _LC002;

-- Node name is 'H5' = '|linecntw~54.h5~1' from file "linecntw.tdf" line 9, column 3
-- Equation name is 'H5', type is output 
 H5      = DFFE( _EQ026 $ !NOTH5, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ026 =  H0 &  H1 &  H2 &  H4 & !H6 &  H7 & !H8 &  H9 &  H10 & !_LC002 & 
              NOTH5 &  SYSSEL
         #  H0 &  H1 &  H2 &  H4 & !_LC002 & !NOTH3
         #  D5 &  _LC002 &  NOTH5
         # !D5 &  _LC002 & !NOTH5;

-- Node name is 'H6' = '|linecntw:54.h6' from file "linecntw.tdf" line 9, column 3
-- Equation name is 'H6', type is output 
 H6      = DFFE( _EQ027 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ027 =  H0 &  H1 &  H2 &  H4 &  H6 & !_LC002 & !NOTH3 & !NOTH5
         # !H6 &  H7 & !H8 &  H9 &  H10 & !_LC002
         # !H6 & !_LC002 &  _X010
         # !D6 &  _LC002;
  _X010  = EXP( H0 &  H1 &  H2 &  H4 & !NOTH3 & !NOTH5);

-- Node name is 'H7' = '|linecntw:54.h7' from file "linecntw.tdf" line 9, column 3
-- Equation name is 'H7', type is output 
 H7      = TFFE( _EQ028, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ028 =  H0 &  H1 &  H2 &  H4 & !H6 &  H7 & !H8 &  H9 &  H10 & !_LC002 & 
             !NOTH3 & !NOTH5
         #  H0 &  H1 &  H2 &  H4 &  H6 & !_LC002 & !NOTH3 & !NOTH5
         #  D7 & !H7 &  _LC002
         # !D7 &  H7 &  _LC002;

-- Node name is 'H8' = '|linecntw:54.h8' from file "linecntw.tdf" line 9, column 3
-- Equation name is 'H8', type is output 
 H8      = TFFE( _EQ029, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ029 =  H0 &  H1 &  H2 &  H4 &  H6 &  H7 & !_LC002 & !NOTH3 & !NOTH5
         #  D8 & !H8 &  _LC002
         # !D8 &  H8 &  _LC002;

-- Node name is 'H9' = '|linecntw:54.h9' from file "linecntw.tdf" line 9, column 3
-- Equation name is 'H9', type is output 
 H9      = TFFE( _EQ030, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ030 =  H0 &  H1 &  H2 &  H4 & !H6 &  H7 & !H8 &  H9 &  H10 & !_LC002 & 
             !NOTH3 & !NOTH5
         #  H0 &  H1 &  H2 &  H4 &  H6 &  H7 &  H8 & !_LC002 & !NOTH3 & 
             !NOTH5
         #  D9 & !H9 &  _LC002
         # !D9 &  H9 &  _LC002;

-- Node name is 'H10' = '|linecntw:54.h10' from file "linecntw.tdf" line 9, column 3
-- Equation name is 'H10', type is output 
 H10     = TFFE( _EQ031, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ031 =  H0 &  H1 &  H2 &  H4 & !H6 &  H7 & !H8 &  H9 &  H10 & !_LC002 & 
             !NOTH3 & !NOTH5
         #  H0 &  H1 &  H2 &  H4 &  H6 &  H7 &  H8 &  H9 & !_LC002 & !NOTH3 & 
             !NOTH5
         #  D10 & !H10 &  _LC002
         # !D10 &  H10 &  _LC002;

-- Node name is 'NOTH3' = '|linecntw:54.h3' from file "linecntw.tdf" line 9, column 3
-- Equation name is 'NOTH3', type is output 
NOTH3    = _LC029~NOT;
_LC029~NOT = DFFE( _EQ032 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ032 =  H4 & !H6 &  H7 & !H8 &  H9 &  H10 & !_LC002 &  NOTH3 &  NOTH5 & 
              SYSSEL
         #  H0 &  H1 &  H2 & !_LC002 & !NOTH3
         # !_LC002 &  NOTH3 &  _X009
         # !D3 &  _LC002;
  _X009  = EXP( H0 &  H1 &  H2);

-- Node name is 'NOTH5' = '|linecntw:54.h5' from file "linecntw.tdf" line 9, column 3
-- Equation name is 'NOTH5', type is output 
NOTH5    = _LC011~NOT;
_LC011~NOT = TFFE( _EQ033, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ033 =  H0 &  H1 &  H2 &  H4 & !H6 &  H7 & !H8 &  H9 &  H10 & !_LC002 & 
              NOTH5 &  SYSSEL
         #  H0 &  H1 &  H2 &  H4 & !_LC002 & !NOTH3
         #  D5 &  _LC002 &  NOTH5
         # !D5 &  _LC002 & !NOTH5;

-- Node name is 'RAMDATA' = '|hdecodwa:60.rambit' from file "hdecodwa.tdf" line 13, column 18
-- Equation name is 'RAMDATA', type is output 
 RAMDATA = DFFE( GND $  VCC, GLOBAL( CLK), !_LC128,  VCC,  _EQ034);
  _EQ034 =  H0 & !H1 &  H2 & !H4 & !H6 & !H7 & !H8 &  H9 &  H10 &  _LC079 & 
              NOTH3 &  NOTH5;

-- Node name is 'TXTBLK0' = '|3dffs:22.s2b' from file "3dffs.tdf" line 7, column 2
-- Equation name is 'TXTBLK0', type is output 
 TXTBLK0 = DFFE( S0 $  GND,  _LC123,  VCC,  VCC,  VCC);

-- Node name is 'TXTBLK1' 
-- Equation name is 'TXTBLK1', location is LC057, type is output.
 TXTBLK1 = LCELL( _EQ035 $  VCC);
  _EQ035 = !A0 & !_LC012;

-- Node name is 'TXTNR0' = '|txtadr3:62.txtnr0' from file "txtadr3.tdf" line 8, column 7
-- Equation name is 'TXTNR0', type is output 
 TXTNR0  = TFFE(!_EQ036,  _LC123,  VCC,  VCC,  VCC);
  _EQ036 = !_LC012 & !TXTBLK0 & !TXTNR0 & !TXTNR1 & !TXTNR2 & !TXTNR3;

-- Node name is 'TXTNR1' = '|txtadr3:62.txtnr1' from file "txtadr3.tdf" line 8, column 7
-- Equation name is 'TXTNR1', type is output 
 TXTNR1  = TFFE( TXTNR0,  _LC123,  VCC,  VCC,  VCC);

-- Node name is 'TXTNR2' = '|txtadr3:62.txtnr2' from file "txtadr3.tdf" line 8, column 7
-- Equation name is 'TXTNR2', type is output 
 TXTNR2  = TFFE( _EQ037,  _LC123,  VCC,  VCC,  VCC);
  _EQ037 =  TXTNR0 &  TXTNR1;

-- Node name is 'TXTNR3' = '|txtadr3:62.txtnr3' from file "txtadr3.tdf" line 8, column 7
-- Equation name is 'TXTNR3', type is output 
 TXTNR3  = TFFE( _EQ038,  _LC123,  VCC,  VCC,  VCC);
  _EQ038 =  TXTNR0 &  TXTNR1 &  TXTNR2;

-- Node name is 'WINDOW' = '|linecntw:54.window' from file "linecntw.tdf" line 10, column 2
-- Equation name is 'WINDOW', type is output 
 WINDOW  = DFFE( GND $  VCC, GLOBAL( CLK), !_LC042,  VCC,  _EQ039);
  _EQ039 = !H0 & !H2 &  H4 & !H8 &  H9 & !H10 &  _LC068 &  NOTH5 &  _X011 & 
              _X012 &  _X013 &  _X014 &  _X015 &  _X016 &  _X017;
  _X011  = EXP( H6 &  16x9);
  _X012  = EXP( H1 & !NOTH3);
  _X013  = EXP( H7 & !NOTH3);
  _X014  = EXP(!H1 &  16x9);
  _X015  = EXP(!H7 &  16x9);
  _X016  = EXP(!H6 & !NOTH3);
  _X017  = EXP( NOTH3 & !16x9);

-- Node name is '3OR4BUF' = '|3dffs:35.s2b' from file "3dffs.tdf" line 7, column 2
-- Equation name is '3OR4BUF', type is output 
 3OR4BUF = DFFE( 3OR4 $  GND,  HLOAD1,  VCC,  VCC,  VCC);

-- Node name is '|hdecodwa:60|:56' = '|hdecodwa:60.count' from file "hdecodwa.tdf" line 13, column 12
-- Equation name is '_LC122', type is buried 
_LC122   = DFFE( GND $  VCC, GLOBAL( CLK), !_EQ040,  VCC,  _EQ041);
  _EQ040 = !H0 &  H1 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 & !NOTH5 &  _X018 & 
              _X019 &  _X020 &  _X021;
  _X018  = EXP(!H2 &  3OR4BUF);
  _X019  = EXP( NOTH3 &  3OR4BUF);
  _X020  = EXP( H2 & !3OR4BUF);
  _X021  = EXP(!NOTH3 & !3OR4BUF);
  _EQ041 =  H0 & !H1 &  H2 & !H4 & !H6 & !H7 & !H8 &  H9 &  H10 &  _LC079 & 
             !NOTH3 &  NOTH5;

-- Node name is '|hdecodwa:60|:59' = '|hdecodwa:60.frameb' from file "hdecodwa.tdf" line 14, column 2
-- Equation name is '_LC009', type is buried 
_LC009   = DFFE( GND $  VCC, GLOBAL( CLK), !_LC115,  VCC,  _EQ042);
  _EQ042 =  H0 & !H6 & !H7 & !H8 &  H9 &  H10 &  _X022 &  _X023 &  _X024 & 
              _X025 &  _X026 &  _X027 &  _X028 &  _X029 &  _X030 &  _X031;
  _X022  = EXP( H2 &  H4 & !NOTH3 & !NOTH5);
  _X023  = EXP( H1 & !NOTH3 &  NOTH5);
  _X024  = EXP( H1 &  H2 &  NOTH3 & !NOTH5);
  _X025  = EXP( H1 & !H2 & !H4 & !NOTH3);
  _X026  = EXP( H1 & !H2 &  H4 &  NOTH3);
  _X027  = EXP(!H1 & !H2 &  H4 & !NOTH3);
  _X028  = EXP(!H1 &  H2 &  NOTH3 &  NOTH5);
  _X029  = EXP(!H1 & !H2 &  NOTH3 & !NOTH5);
  _X030  = EXP(!H4 &  NOTH5);
  _X031  = EXP(!H1 &  H2 & !H4);

-- Node name is '|hdecodwa:60|framereset' from file "hdecodwa.tdf" line 12, column 2
-- Equation name is '_LC115', type is buried 
_LC115   = DFFE( _EQ043 $  VCC, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ043 =  _X032 &  _X033 &  _X034 &  _X035 &  _X036 &  _X037 &  _X038 & 
              _X039;
  _X032  = EXP(!H0 & !H1 & !H2 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 & !NOTH3 & 
             !NOTH5);
  _X033  = EXP(!H0 &  H1 &  H2 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 & !NOTH3 & 
             !NOTH5);
  _X034  = EXP(!H0 &  H1 & !H2 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 &  NOTH3 & 
             !NOTH5);
  _X035  = EXP(!H0 & !H1 &  H2 & !H4 & !H6 & !H7 & !H8 &  H9 &  H10 & !NOTH3 & 
             !NOTH5);
  _X036  = EXP(!H0 &  H1 &  H2 & !H4 & !H6 & !H7 & !H8 &  H9 &  H10 &  NOTH3 & 
             !NOTH5);
  _X037  = EXP(!H0 &  H1 & !H2 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 & !NOTH3 & 
              NOTH5);
  _X038  = EXP(!H0 & !H1 &  H2 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 &  NOTH3 & 
              NOTH5);
  _X039  = EXP(!H0 & !H1 & !H2 & !H4 & !H6 & !H7 & !H8 &  H9 &  H10 &  NOTH3 & 
             !NOTH5);

-- Node name is '|hdecodwa:60|:53' = '|hdecodwa:60.hint' from file "hdecodwa.tdf" line 13, column 26
-- Equation name is '_LC117', type is buried 
_LC117   = DFFE( GND $  VCC, GLOBAL( CLK), !_EQ044,  VCC,  _EQ045);
  _EQ044 =  H0 &  H1 &  H2 & !H4 &  H6 & !H7 &  H8 & !H9 &  H10 & !NOTH3 & 
             !NOTH5;
  _EQ045 =  H0 & !H1 &  H2 & !H4 &  H6 &  H7 &  H8 & !H9 &  H10 & !NOTH3 & 
              NOTH5;

-- Node name is '|hdecodwa:60|hsync' from file "hdecodwa.tdf" line 11, column 2
-- Equation name is '_LC126', type is buried 
_LC126   = DFFE( _EQ046 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ046 =  H0 &  H1 &  H2 &  H4 & !H6 &  H7 &  H8 & !H9 &  H10 & !NOTH3 & 
              NOTH5;

-- Node name is '|hdecodwa:60|pause' from file "hdecodwa.tdf" line 11, column 17
-- Equation name is '_LC128', type is buried 
_LC128   = DFFE( _EQ047 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ047 =  H0 & !H1 &  H2 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 & !NOTH3 & 
             !NOTH5 &  3OR4BUF
         #  H0 & !H1 & !H2 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 &  NOTH3 & 
             !NOTH5 & !3OR4BUF;

-- Node name is '|hdecodwa:60|:58' = '|hdecodwa:60.ramadj' from file "hdecodwa.tdf" line 13, column 31
-- Equation name is '_LC127', type is buried 
_LC127   = DFFE( GND $  VCC, GLOBAL( CLK), !_LC126,  VCC,  _EQ048);
  _EQ048 = !ADJUST &  H0 & !H1 & !H2 &  H4 & !H6 & !H7 & !H8 &  H9 &  H10 & 
              _LC079 &  NOTH3 &  NOTH5;

-- Node name is '|hdecodwa:60|:60' = '|hdecodwa:60.upint' from file "hdecodwa.tdf" line 12, column 13
-- Equation name is '_LC123', type is buried 
_LC123   = DFFE( _EQ049 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ049 = !H0 & !H1 & !H2 & !H4 & !H6 & !H7 & !H8 &  H9 &  H10 & !NOTH3 & 
              NOTH5;

-- Node name is '|linecntw:54|hclr' from file "linecntw.tdf" line 9, column 12
-- Equation name is '_LC002', type is buried 
_LC002   = DFFE( SYS_H $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|linecntw:54|rstwindow' from file "linecntw.tdf" line 11, column 2
-- Equation name is '_LC042', type is buried 
_LC042   = DFFE( _EQ050 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ050 = !H0 &  H1 & !H2 &  H4 &  H6 &  H7 &  H8 &  H9 & !H10 & !NOTH3 & 
              NOTH5 &  16x9
         # !H0 &  H1 & !H2 &  H4 & !H6 & !H7 & !H8 & !H9 &  H10 &  NOTH3 & 
              NOTH5;

-- Node name is '|ramadrda:55|adjust1' from file "ramadrda.tdf" line 13, column 16
-- Equation name is '_LC118', type is buried 
_LC118   = DFFE( _LC127 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);

-- Node name is '|ramadrda:55|hsound0' from file "ramadrda.tdf" line 13, column 8
-- Equation name is '_LC120', type is buried 
_LC120   = TFFE( _LC122, GLOBAL( CLK), !_LC127,  VCC,  VCC);

-- Node name is '|ramadrda:55|hsound1' from file "ramadrda.tdf" line 13, column 8
-- Equation name is '_LC116', type is buried 
_LC116   = TFFE( _EQ051, GLOBAL( CLK), !_LC127,  VCC,  VCC);
  _EQ051 =  _LC120 &  _LC122;

-- Node name is '|ramadrda:55|hsound2' from file "ramadrda.tdf" line 13, column 8
-- Equation name is '_LC113', type is buried 
_LC113   = TFFE( _EQ052, GLOBAL( CLK), !_LC127,  VCC,  VCC);
  _EQ052 =  _LC116 &  _LC120 &  _LC122;

-- Node name is '|ramadrda:55|hsound3' from file "ramadrda.tdf" line 13, column 8
-- Equation name is '_LC121', type is buried 
_LC121   = TFFE( _EQ053, GLOBAL( CLK), !_LC127,  VCC,  VCC);
  _EQ053 =  _LC113 &  _LC116 &  _LC120 &  _LC122;

-- Node name is '|ramadrda:55|hsound4' from file "ramadrda.tdf" line 13, column 8
-- Equation name is '_LC119', type is buried 
_LC119   = TFFE( _EQ054, GLOBAL( CLK), !_LC127,  VCC,  VCC);
  _EQ054 =  _LC113 &  _LC116 &  _LC120 &  _LC121 &  _LC122;

-- Node name is '|ramadrda:55|hsound5' from file "ramadrda.tdf" line 13, column 8
-- Equation name is '_LC090', type is buried 
_LC090   = TFFE( _EQ055, GLOBAL( CLK), !_LC127,  VCC,  VCC);
  _EQ055 =  _LC113 &  _LC116 &  _LC119 &  _LC120 &  _LC121 &  _LC122;

-- Node name is '|ramadrda:55|hsound6' from file "ramadrda.tdf" line 13, column 8
-- Equation name is '_LC087', type is buried 
_LC087   = TFFE( _EQ056, GLOBAL( CLK), !_LC127,  VCC,  VCC);
  _EQ056 =  _LC090 &  _LC113 &  _LC116 &  _LC119 &  _LC120 &  _LC121 & 
              _LC122;

-- Node name is '|ramadrda:55|hsound7' from file "ramadrda.tdf" line 13, column 8
-- Equation name is '_LC096', type is buried 
_LC096   = TFFE( _EQ057, GLOBAL( CLK), !_LC127,  VCC,  VCC);
  _EQ057 =  _LC087 &  _LC090 &  _LC113 &  _LC116 &  _LC119 &  _LC120 & 
              _LC121 &  _LC122;

-- Node name is '|ramadrda:55|hsound8' from file "ramadrda.tdf" line 13, column 8
-- Equation name is '_LC095', type is buried 
_LC095   = TFFE( _EQ058, GLOBAL( CLK), !_LC127,  VCC,  VCC);
  _EQ058 =  _LC087 &  _LC090 & !_LC095 &  _LC096 &  _LC113 &  _LC116 & 
              _LC119 &  _LC120 &  _LC121 &  _LC122 &  _X040
         #  _LC087 &  _LC090 &  _LC095 &  _LC096 &  _LC113 &  _LC116 & 
              _LC119 &  _LC120 &  _LC121 &  _LC122;
  _X040  = EXP( _LC081 & !_LC082 &  _LC084 &  _LC089 &  _LC092);

-- Node name is '|ramadrda:55|hsound9' from file "ramadrda.tdf" line 13, column 8
-- Equation name is '_LC092', type is buried 
_LC092   = TFFE( _EQ059, GLOBAL( CLK), !_LC127,  VCC,  VCC);
  _EQ059 =  _LC087 &  _LC090 &  _LC095 &  _LC096 &  _LC113 &  _LC116 & 
              _LC119 &  _LC120 &  _LC121 &  _LC122
         # !_LC092 &  _LC118 & !_LC122;

-- Node name is '|ramadrda:55|hsound10' from file "ramadrda.tdf" line 13, column 8
-- Equation name is '_LC089', type is buried 
_LC089   = TFFE( _EQ060, GLOBAL( CLK), !_LC127,  VCC,  VCC);
  _EQ060 =  _LC081 & !_LC082 &  _LC084 &  _LC087 &  _LC089 &  _LC090 & 
              _LC092 & !_LC095 &  _LC096 &  _LC113 &  _LC116 &  _LC119 & 
              _LC120 &  _LC121 &  _LC122
         #  _LC087 &  _LC090 &  _LC092 &  _LC095 &  _LC096 &  _LC113 & 
              _LC116 &  _LC119 &  _LC120 &  _LC121 &  _LC122;

-- Node name is '|ramadrda:55|hsound11' from file "ramadrda.tdf" line 13, column 8
-- Equation name is '_LC084', type is buried 
_LC084   = TFFE( _EQ061, GLOBAL( CLK), !_LC127,  VCC,  VCC);
  _EQ061 =  _LC081 & !_LC082 &  _LC084 &  _LC087 &  _LC089 &  _LC090 & 
              _LC092 & !_LC095 &  _LC096 &  _LC113 &  _LC116 &  _LC119 & 
              _LC120 &  _LC121 &  _LC122
         #  _LC087 &  _LC089 &  _LC090 &  _LC092 &  _LC095 &  _LC096 & 
              _LC113 &  _LC116 &  _LC119 &  _LC120 &  _LC121 &  _LC122;

-- Node name is '|ramadrda:55|hsound12' from file "ramadrda.tdf" line 13, column 8
-- Equation name is '_LC082', type is buried 
_LC082   = TFFE( _EQ062, GLOBAL( CLK), !_LC127,  VCC,  VCC);
  _EQ062 =  _LC084 &  _LC087 &  _LC089 &  _LC090 &  _LC092 &  _LC095 & 
              _LC096 &  _LC113 &  _LC116 &  _LC119 &  _LC120 &  _LC121 & 
              _LC122;

-- Node name is '|ramadrda:55|hsound13' from file "ramadrda.tdf" line 13, column 8
-- Equation name is '_LC081', type is buried 
_LC081   = TFFE( _EQ063, GLOBAL( CLK), !_LC127,  VCC,  VCC);
  _EQ063 =  _LC081 & !_LC082 &  _LC084 &  _LC087 &  _LC089 &  _LC090 & 
              _LC092 & !_LC095 &  _LC096 &  _LC113 &  _LC116 &  _LC119 & 
              _LC120 &  _LC121 &  _LC122
         #  _LC082 &  _LC084 &  _LC087 &  _LC089 &  _LC090 &  _LC092 & 
              _LC095 &  _LC096 &  _LC113 &  _LC116 &  _LC119 &  _LC120 & 
              _LC121 &  _LC122;

-- Node name is '|ramadrda:55|offset0' from file "ramadrda.tdf" line 14, column 8
-- Equation name is '_LC070', type is buried 
_LC070   = TFFE( GND,  MOVEBIT,  VCC,  VCC,  VCC);

-- Node name is '|ramadrda:55|offset1' from file "ramadrda.tdf" line 14, column 8
-- Equation name is '_LC101', type is buried 
_LC101   = TFFE(!_EQ064,  MOVEBIT,  VCC,  VCC,  VCC);
  _EQ064 = !_LC070 &  _LC097 &  _LC098 & !_LC099 & !_LC100 & !_LC101 & 
             !_LC104 &  _LC105 &  _LC106 &  _LC107 &  16x9
         # !_LC070 &  _LC097 &  _LC098 & !_LC099 & !_LC100 & !_LC101 & 
              _LC104 &  _LC105 &  _LC106 &  _LC107
         # !_LC070 & !_LC097 & !_LC098 & !_LC099 & !_LC100 & !_LC101 & 
             !_LC104 & !_LC105 & !_LC106 & !_LC107;

-- Node name is '|ramadrda:55|offset2' from file "ramadrda.tdf" line 14, column 8
-- Equation name is '_LC104', type is buried 
_LC104   = DFFE( _EQ065 $  _LC101,  MOVEBIT,  VCC,  VCC,  VCC);
  _EQ065 = !_LC070 &  _LC097 &  _LC098 & !_LC099 & !_LC100 & !_LC101 & 
             !_LC104 &  _LC105 &  _LC106 &  _LC107 &  16x9
         # !_LC070 & !_LC097 & !_LC098 & !_LC099 & !_LC100 & !_LC101 & 
             !_LC104 & !_LC105 & !_LC106 & !_LC107
         #  _LC104;

-- Node name is '|ramadrda:55|offset3' from file "ramadrda.tdf" line 14, column 8
-- Equation name is '_LC107', type is buried 
_LC107   = TFFE( _EQ066,  MOVEBIT,  VCC,  VCC,  VCC);
  _EQ066 = !_LC070 &  _LC097 &  _LC098 & !_LC099 & !_LC100 & !_LC101 & 
              _LC104 &  _LC105 &  _LC106 &  _LC107
         # !_LC070 & !_LC097 & !_LC098 & !_LC099 & !_LC100 & !_LC101 & 
             !_LC104 & !_LC105 & !_LC106 & !_LC107
         #  _LC101 &  _LC104;

-- Node name is '|ramadrda:55|offset4' from file "ramadrda.tdf" line 14, column 8
-- Equation name is '_LC100', type is buried 
_LC100   = TFFE( _EQ067,  MOVEBIT,  VCC,  VCC,  VCC);
  _EQ067 = !_LC070 &  _LC097 &  _LC098 & !_LC099 & !_LC100 & !_LC101 & 
              _LC104 &  _LC105 &  _LC106 &  _LC107
         #  _LC101 &  _LC104 &  _LC107;

-- Node name is '|ramadrda:55|offset5' from file "ramadrda.tdf" line 14, column 8
-- Equation name is '_LC105', type is buried 
_LC105   = TFFE( _EQ068,  MOVEBIT,  VCC,  VCC,  VCC);
  _EQ068 = !_LC070 &  _LC097 &  _LC098 & !_LC099 & !_LC100 & !_LC101 & 
             !_LC104 &  _LC105 &  _LC106 &  _LC107 &  16x9
         #  _LC100 &  _LC101 &  _LC104 &  _LC107;

-- Node name is '|ramadrda:55|offset6' from file "ramadrda.tdf" line 14, column 8
-- Equation name is '_LC099', type is buried 
_LC099   = TFFE( _EQ069,  MOVEBIT,  VCC,  VCC,  VCC);
  _EQ069 = !_LC070 &  _LC097 &  _LC098 & !_LC099 & !_LC100 & !_LC101 & 
             !_LC104 &  _LC105 &  _LC106 &  _LC107 &  16x9
         # !_LC070 &  _LC097 &  _LC098 & !_LC099 & !_LC100 & !_LC101 & 
              _LC104 &  _LC105 &  _LC106 &  _LC107
         # !_LC070 & !_LC097 & !_LC098 & !_LC099 & !_LC100 & !_LC101 & 
             !_LC104 & !_LC105 & !_LC106 & !_LC107
         #  _LC100 &  _LC101 &  _LC104 &  _LC105 &  _LC107;

-- Node name is '|ramadrda:55|offset7' from file "ramadrda.tdf" line 14, column 8
-- Equation name is '_LC098', type is buried 
_LC098   = TFFE( _EQ070,  MOVEBIT,  VCC,  VCC,  VCC);
  _EQ070 = !_LC070 &  _LC097 &  _LC098 & !_LC099 & !_LC100 & !_LC101 & 
             !_LC104 &  _LC105 &  _LC106 &  _LC107 &  16x9
         #  _LC099 &  _LC100 &  _LC101 &  _LC104 &  _LC105 &  _LC107;

-- Node name is '|ramadrda:55|offset8' from file "ramadrda.tdf" line 14, column 8
-- Equation name is '_LC097', type is buried 
_LC097   = TFFE( _EQ071,  MOVEBIT,  VCC,  VCC,  VCC);
  _EQ071 = !_LC070 &  _LC097 &  _LC098 & !_LC099 & !_LC100 & !_LC101 & 
             !_LC104 &  _LC105 &  _LC106 &  _LC107 &  16x9
         #  _LC098 &  _LC099 &  _LC100 &  _LC101 &  _LC104 &  _LC105 & 
              _LC107;

-- Node name is '|ramadrda:55|offset9' from file "ramadrda.tdf" line 14, column 8
-- Equation name is '_LC106', type is buried 
_LC106   = TFFE( _EQ072,  MOVEBIT,  VCC,  VCC,  VCC);
  _EQ072 = !_LC070 &  _LC097 &  _LC098 & !_LC099 & !_LC100 & !_LC101 & 
              _LC104 &  _LC105 &  _LC106 &  _LC107
         # !_LC070 & !_LC097 & !_LC098 & !_LC099 & !_LC100 & !_LC101 & 
             !_LC104 & !_LC105 & !_LC106 & !_LC107
         #  _LC097 &  _LC098 &  _LC099 &  _LC100 &  _LC101 &  _LC104 & 
              _LC105 &  _LC107;

-- Node name is '|ramadrda:55|ramtekst0' from file "ramadrda.tdf" line 15, column 10
-- Equation name is '_LC112', type is buried 
_LC112   = DFFE( _EQ073 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ073 = !HLOAD1 & !_LC112 &  WINDOW
         # !HLOAD1 &  _LC112 & !WINDOW
         #  HLOAD1 &  _LC070;

-- Node name is '|ramadrda:55|ramtekst1' from file "ramadrda.tdf" line 15, column 10
-- Equation name is '_LC109', type is buried 
_LC109   = DFFE( _EQ074 $  GND, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ074 = !HLOAD1 &  _LC109 & !_LC112 &  WINDOW
         # !HLOAD1 & !_LC109 &  _LC112 &  WINDOW
         # !HLOAD1 &  _LC109 & !WINDOW
         #  HLOAD1 &  _LC101;

-- Node name is '|ramadrda:55|ramtekst2' from file "ramadrda.tdf" line 15, column 10
-- Equation name is '_LC102', type is buried 
_LC102   = TFFE( _EQ075, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ075 = !HLOAD1 &  _LC109 &  _LC112 &  WINDOW
         #  HLOAD1 & !_LC102 &  _LC104
         #  HLOAD1 &  _LC102 & !_LC104;

-- Node name is '|ramadrda:55|ramtekst3' from file "ramadrda.tdf" line 15, column 10
-- Equation name is '_LC103', type is buried 
_LC103   = TFFE( _EQ076, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ076 = !HLOAD1 &  _LC102 &  _LC109 &  _LC112 &  WINDOW
         #  HLOAD1 & !_LC103 &  _LC107
         #  HLOAD1 &  _LC103 & !_LC107;

-- Node name is '|ramadrda:55|ramtekst4' from file "ramadrda.tdf" line 15, column 10
-- Equation name is '_LC108', type is buried 
_LC108   = TFFE( _EQ077, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ077 = !HLOAD1 &  _LC102 &  _LC103 &  _LC109 &  _LC112 &  WINDOW
         #  HLOAD1 &  _LC100 & !_LC108
         #  HLOAD1 & !_LC100 &  _LC108;

-- Node name is '|ramadrda:55|ramtekst5' from file "ramadrda.tdf" line 15, column 10
-- Equation name is '_LC110', type is buried 
_LC110   = TFFE( _EQ078, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ078 = !HLOAD1 &  _LC102 &  _LC103 &  _LC108 &  _LC109 &  _LC112 & 
              WINDOW
         #  HLOAD1 &  _LC105 & !_LC110
         #  HLOAD1 & !_LC105 &  _LC110;

-- Node name is '|ramadrda:55|ramtekst6' from file "ramadrda.tdf" line 15, column 10
-- Equation name is '_LC111', type is buried 
_LC111   = TFFE( _EQ079, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ079 = !HLOAD1 &  _LC102 &  _LC103 &  _LC108 &  _LC109 &  _LC110 & 
              _LC112 &  WINDOW
         #  HLOAD1 &  _LC099 & !_LC111
         #  HLOAD1 & !_LC099 &  _LC111;

-- Node name is '|ramadrda:55|ramtekst7' from file "ramadrda.tdf" line 15, column 10
-- Equation name is '_LC066', type is buried 
_LC066   = TFFE( _EQ080, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ080 = !HLOAD1 &  _LC102 &  _LC103 &  _LC108 &  _LC109 &  _LC110 & 
              _LC111 &  _LC112 &  WINDOW
         #  HLOAD1 & !_LC066 &  _LC098
         #  HLOAD1 &  _LC066 & !_LC098;

-- Node name is '|ramadrda:55|ramtekst8' from file "ramadrda.tdf" line 15, column 10
-- Equation name is '_LC078', type is buried 
_LC078   = TFFE( _EQ081, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ081 = !HLOAD1 &  _LC066 &  _LC102 &  _LC103 &  _LC108 &  _LC109 & 
              _LC110 &  _LC111 &  _LC112 &  WINDOW
         #  HLOAD1 & !_LC078 &  _LC097
         #  HLOAD1 &  _LC078 & !_LC097;

-- Node name is '|ramadrda:55|ramtekst9' from file "ramadrda.tdf" line 15, column 10
-- Equation name is '_LC076', type is buried 
_LC076   = TFFE( _EQ082, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ082 = !HLOAD1 &  _LC066 &  _LC078 &  _LC102 &  _LC103 &  _LC108 & 
              _LC109 &  _LC110 &  _LC111 &  _LC112 &  WINDOW
         #  HLOAD1 & !_LC076 &  _LC106
         #  HLOAD1 &  _LC076 & !_LC106;

-- Node name is '|ramadrda:55|ramtekst10' from file "ramadrda.tdf" line 15, column 10
-- Equation name is '_LC074', type is buried 
_LC074   = TFFE( _EQ083, GLOBAL( CLK),  VCC,  VCC,  VCC);
  _EQ083 = !HLOAD1 &  _LC066 & !_LC074 &  _LC076 &  _LC078 &  _LC102 & 
              _LC103 &  _LC108 &  _LC109 &  _LC110 &  _LC111 &  _LC112 & 
              WINDOW
         #  _LC066 &  _LC074 &  _LC076 &  _LC078 &  _LC102 &  _LC103 & 
              _LC108 &  _LC109 &  _LC110 &  _LC111 &  _LC112 &  WINDOW
         #  HLOAD1 &  _LC074;

-- Node name is '|resetgen:45|d0' from file "resetgen.tdf" line 7, column 3
-- Equation name is '_LC114', type is buried 
_LC114   = TFFE( _EQ084,  _LC117, GLOBAL( MRES),  VCC,  VCC);
  _EQ084 =  _LC114 & !_LC124 &  MRES
         # !_LC114 &  MRES;

-- Node name is '|resetgen:45|d1' from file "resetgen.tdf" line 7, column 3
-- Equation name is '_LC124', type is buried 
_LC124   = TFFE( _EQ085,  _LC117, GLOBAL( MRES),  VCC,  VCC);
  _EQ085 =  _LC114 & !_LC124 &  MRES;

-- Node name is '|3dffs:22|sc' = '|3dffs:22.s0b' from file "3dffs.tdf" line 7, column 8
-- Equation name is '_LC004', type is buried 
_LC004   = DFFE( KLIK $  GND,  _LC123,  VCC,  VCC,  VCC);

-- Node name is '|3dffs:22|sb' = '|3dffs:22.s1b' from file "3dffs.tdf" line 7, column 5
-- Equation name is '_LC012', type is buried 
_LC012   = DFFE( S1 $  GND,  _LC123,  VCC,  VCC,  VCC);

-- Node name is '|3dffs:35|sc' = '|3dffs:35.s0b' from file "3dffs.tdf" line 7, column 8
-- Equation name is '_LC068', type is buried 
_LC068   = DFFE( MOVEBIT $  GND,  HLOAD1,  VCC,  VCC,  VCC);

-- Node name is '|3dffs:35|sb' = '|3dffs:35.s1b' from file "3dffs.tdf" line 7, column 5
-- Equation name is '_LC079', type is buried 
_LC079   = DFFE( SOUND $  GND,  HLOAD1,  VCC,  VCC,  VCC);



--     Shareable expanders that are duplicated in multiple LABs:
--    _X009 occurs in LABs AB------




Project Information                               c:\max2work\8633\d1v63v4.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = off

Logic Synthesis:

   Synthesis Type Used                    = Standard

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'MAX7000' family

      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      PARALLEL_EXPANDERS                  = off
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SOFT_BUFFER_INSERTION               = on
      SUBFACTOR_EXTRACTION                = on
      TURBO_BIT                           = on
      XOR_SYNTHESIS                       = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic I/O Cell Registers        = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      One-Hot State Machine Encoding      = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = on

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Smart Recompile                           = off
Total Recompile                           = off

Interface Menu Commands
-----------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:02
   Database Builder                       00:00:03
   Logic Synthesizer                      00:00:04
   Partitioner                            00:00:03
   Fitter                                 00:00:14
   Timing SNF Extractor                   00:00:02
   Assembler                              00:00:00
   --------------------------             --------
   Total Time                             00:00:28


Memory Allocated
-----------------

Peak memory allocated during compilation  = 4,176K
