Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Mon Apr 11 12:17:05 2022
| Host         : DESKTOP-U2JI0L1 running 64-bit major release  (build 9200)
| Command      : report_methodology -file SD2HDMI_wrapper_methodology_drc_routed.rpt -pb SD2HDMI_wrapper_methodology_drc_routed.pb -rpx SD2HDMI_wrapper_methodology_drc_routed.rpx
| Design       : SD2HDMI_wrapper
| Device       : xc7z020clg400-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 4
+-----------+------------------+-------------------------------------------------------------+------------+
| Rule      | Severity         | Description                                                 | Violations |
+-----------+------------------+-------------------------------------------------------------+------------+
| TIMING-36 | Critical Warning | Invalid Generated Clock due to missing edge propagation     | 1          |
| TIMING-9  | Warning          | Unknown CDC Logic                                           | 1          |
| TIMING-30 | Warning          | Sub-optimal master source pin selection for generated clock | 1          |
| XDCB-5    | Warning          | Runtime inefficient way to find pin objects                 | 1          |
+-----------+------------------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-36#1 Critical Warning
Invalid Generated Clock due to missing edge propagation  
There is no rising/falling edge propagation between master clock axi_dynclk_0_PXL_CLK_O to generated clock SD2HDMI_i/rgb2dvi_0/U0/SerialClk
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-30#1 Warning
Sub-optimal master source pin selection for generated clock  
The generated clock SD2HDMI_i/rgb2dvi_0/U0/SerialClk has a sub-optimal master source pin selection, timing can be pessimistic
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-through : [get_pins -filter {NAME =~ *SyncAsync*/oSyncStages_reg[0]/D} -hier]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '9' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: f:/FKNV/SD2HDMI/SD2HDMI/SD2HDMI.gen/sources_1/bd/SD2HDMI/ip/SD2HDMI_rgb2dvi_0_0/src/rgb2dvi.xdc (Line: 5)
Related violations: <none>


