{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1715856020791 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1715856020791 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 16 13:40:20 2024 " "Processing started: Thu May 16 13:40:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1715856020791 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715856020791 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4_g29_p1 -c lab4_g29_p1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4_g29_p1 -c lab4_g29_p1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715856020791 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1715856021022 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1715856021022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_g29_p1_pos_edge.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4_g29_p1_pos_edge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_g29_p1_pos_edge " "Found entity 1: lab4_g29_p1_pos_edge" {  } { { "lab4_g29_p1_pos_edge.sv" "" { Text "D:/quartus_lab/lab4/lab4_g29_p1/lab4_g29_p1_pos_edge.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715856028943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715856028943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_g29_p1_neg_edge.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4_g29_p1_neg_edge.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_g29_p1_neg_edge " "Found entity 1: lab4_g29_p1_neg_edge" {  } { { "lab4_g29_p1_neg_edge.sv" "" { Text "D:/quartus_lab/lab4/lab4_g29_p1/lab4_g29_p1_neg_edge.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715856028943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715856028943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_flipflops.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_flipflops.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_flipflops " "Found entity 1: tb_flipflops" {  } { { "tb_flipflops.sv" "" { Text "D:/quartus_lab/lab4/lab4_g29_p1/tb_flipflops.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715856028943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715856028943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.sv 1 1 " "Found 1 design units, including 1 entities, in source file main.sv" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.sv" "" { Text "D:/quartus_lab/lab4/lab4_g29_p1/main.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715856028943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715856028943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4_g29_p1_latch.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab4_g29_p1_latch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab4_g29_p1_latch " "Found entity 1: lab4_g29_p1_latch" {  } { { "lab4_g29_p1_latch.sv" "" { Text "D:/quartus_lab/lab4/lab4_g29_p1/lab4_g29_p1_latch.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1715856028943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1715856028943 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1715856028963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_g29_p1_pos_edge lab4_g29_p1_pos_edge:pos_ff " "Elaborating entity \"lab4_g29_p1_pos_edge\" for hierarchy \"lab4_g29_p1_pos_edge:pos_ff\"" {  } { { "main.sv" "pos_ff" { Text "D:/quartus_lab/lab4/lab4_g29_p1/main.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715856028974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_g29_p1_neg_edge lab4_g29_p1_neg_edge:neg_ff " "Elaborating entity \"lab4_g29_p1_neg_edge\" for hierarchy \"lab4_g29_p1_neg_edge:neg_ff\"" {  } { { "main.sv" "neg_ff" { Text "D:/quartus_lab/lab4/lab4_g29_p1/main.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715856028974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab4_g29_p1_latch lab4_g29_p1_latch:latch " "Elaborating entity \"lab4_g29_p1_latch\" for hierarchy \"lab4_g29_p1_latch:latch\"" {  } { { "main.sv" "latch" { Text "D:/quartus_lab/lab4/lab4_g29_p1/main.sv" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715856028974 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "Qn_int lab4_g29_p1_latch.sv(14) " "Verilog HDL warning at lab4_g29_p1_latch.sv(14): assignments to Qn_int create a combinational loop" {  } { { "lab4_g29_p1_latch.sv" "" { Text "D:/quartus_lab/lab4/lab4_g29_p1/lab4_g29_p1_latch.sv" 14 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1715856028974 "|main|lab4_g29_p1_latch:latch"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1715856029313 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1715856029674 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1715856029674 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1715856029684 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1715856029684 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1715856029684 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1715856029684 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4749 " "Peak virtual memory: 4749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1715856029704 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 16 13:40:29 2024 " "Processing ended: Thu May 16 13:40:29 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1715856029704 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1715856029704 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1715856029704 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1715856029704 ""}
