# open\_covg\_daq\_pcb 
### (this is the Eagle project name)

Printed Circuit Board (PCB) design using Eagle 9.5.1. This readme describes the first revision of the ADC and DAC board that interfaces to an Opal Kelly XEM6310.

### Part Datasheets
[datasheets](documentation/datasheets)

### ADC 

**High-speed ADC**

ADC configuration
[AD7960 Eval Kit](documentation/eval_kits/AD7960FMCZ_Schematic.pdf)
Power supplies:

* +5 V (500 mA)
* +7 V (300 mA)
* -2.5 V (250 mA)
* 1.8 V

### DAC 

[AD5453](https://www.analog.com/media/en/technical-documentation/data-sheets/AD5450_5451_5452_5453.pdf) Multiplying R-2R ladder so the REF voltage can span a wide range (-10 V to 10 V) well beyond VDD. The input VREF could be dynamic or it could vary statically to allow for different gains of the DAC output.

External connections for bipolar operation are described in Figure 45. 
AD5453 (14 bit) has a +/-2.5 LSB gain error. Resistors R1,R2 in Fig. 45 are intended to correct this gain error. This is not necessary in our design. 

### Level Shifters

Need two types of level-shifters: 

* (low-voltage to low-voltage) bi-directional (for I2C) 
* (low-voltage to high negative voltage) unidirectional for gate drive of FET switches 

**For gate drive of FET switches:** Use a BJT circuit [level shifter](Negative level shifter:
https://electronics.stackexchange.com/questions/305295/negative-level-shifter) (to get 0 V to negative) followed by a [Schmitt-Comparator input inverter](http://www.ti.com/lit/ds/symlink/cd40106b.pdf) where the inverter is powered by 3 V and -6V.  

### GPIO Expanders 
TBD, let's see how many GPIO we need 

### PCB Design Rules 
[Design rule notes](design_rules/notes.txt)


### Opal Kelly 
[XEM6310](https://opalkelly.com/products/xem6310/)

[Pins page](https://pins.opalkelly.com/pin_list/XEM6310) 


### Samtec Connectors 
BTE-040-02-F-D-A

### Other connectors 


### I/O and Power Supplies
[Excel tracker](documentation/signals/XEM6310.xlsx)


### Digikey Cart 
[Web ID: 305426708](https://www.digikey.com/MyDigiKey/Home/ResumeOrder?webId=305426708&accessId=82908) 


### Fabrication History 


### Similar Work: Review of Scientific Instruments
Folder to [literature](documentation/literature)

Yu discusses the performance limitations of an FPGA-based digital servo at Review of Scientific Instruments: [Yu2017](https://doi.org/10.1063/1.5001312) also available at [Arxiv](https://arxiv.org/pdf/1708.05892)

A team at NIST Boulder published "An open source digital servo for atomic, molecular, and optical physics experiments"
[Leibrandt2015](https://doi.org/10.1063/1.4938282) also available at [Arxiv](https://arxiv.org/abs/1508.06319v2) with the design on [GitHub](https://github.com/nist-ionstorage/digital-servo)

### Eagle PCB Design Methodology 

**Blocks (and layout reuse):**

Note that design blocks do not link back to a source/parent. So best practice is to completely finish the design before creating copies. [Forum discussion](https://www.element14.com/community/thread/59958/l/design-block?displayFullThread=true)

See this YouTube [video](https://www.youtube.com/watch?v=i-ChFk2pagA)

**Part Libraries** 

Within the project is a folder parts/open_covg.lbr. Most parts here are downloaded from Ultra Librarian. 

The *Value* of a part can be changed so that a symbol / footprint combination can be reused. 

**Eagle/Autodesk Libraries**
[library.io](https://library.io/search?q=)

### Block Diagram
[draw.io](https://app.diagrams.net/#G1cag96miJY35-pZFsIFOat7tR4uEEA6qU)

[Google drive draw.io](/Users/koer2434/Google Drive/UST/research/patch_clamp/board_design1/) is within this folder

### Python Tools for Eagle

[Package parser] (https://github.com/derpston/pyEagleSCR)

#### Need a tool to automatically rename nets 
ULP:

name "newname" (x y);

And possibly create the Xilinx UCF file 


[Swoop](http://nvsl.ucsd.edu/Swoop/) Can work with the schematic and board files. PyPI has it last updated in 2019 

**What I need:**

* spreadsheet from OpalKelly pins that creates UCF 
* UCF file is parsed by Eagle 
* And a way to indicate voltage levels? 

Note that the OpalKelly breakout board mates the FPGA JP1 to breakout JP2 and JP2 to breakout JP1.

"Totally do-able with a ULP. I imagine the process would be something like this: run MyULP.ulp Dialog opens and you enter the FPGA name from the schematic (say U1). In that same dialog you select the .qsf file of interest. ULP parses the file and matches pin names to qsf data
Identifies pin location,direction, and creates a script that runs when the ULP ends."

**Important note** the ULP just finds things, need to create a script that runs at the end that draws wires, labels nets, etc. 

It draws a short named net wire out from the pin in the appropriate direction and labels it with the signal name.

The script **'cmd-net-list2sch.ulp'** helps a lot to understand how to access (from the Control Panel see 'User Language Programs/examples/'):

- Pin.name

- Pin.coord(x, y)

- trace and label wires with 'NET' and 'LABEL' commands

NET (-0.7 7.1) (-0.2 7.1)



[SparkFun Git](https://github.com/sparkfun/SparkFun_Eagle_Settings)
for example ULPs:
 
#### Plan to export netlist and simulate

#### Change Directories 
Options -> Directories...

#### Documented plan to name nets 

* I have edited *find\_name\_pins.ulp* and creates *net\_draw\_label.scr* 
* Edit test\_pin\_name that is within the with a Python script 

#### Autorouter 
Use fanout for VDD and GND to planes 