0.7
2020.2
May  7 2023
15:24:31
D:/Semester 7/CS4362 Hardware Description Languages/Project/HDL/HDL.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
D:/Semester 7/CS4362 Hardware Description Languages/Project/HDL/HDL.srcs/sim_1/new/tb_DataProcessor.v,1703660694,verilog,,,,tb_DataProcessor,,,,,,,,
D:/Semester 7/CS4362 Hardware Description Languages/Project/HDL/HDL.srcs/sim_1/new/tb_Filter.v,1703639186,verilog,,,,tb_Filter,,,,,,,,
D:/Semester 7/CS4362 Hardware Description Languages/Project/HDL/HDL.srcs/sources_1/new/DataProcessor.v,1703662761,verilog,,D:/Semester 7/CS4362 Hardware Description Languages/Project/HDL/HDL.srcs/sources_1/new/Filter.v,,DataProcessor,,,,,,,,
D:/Semester 7/CS4362 Hardware Description Languages/Project/HDL/HDL.srcs/sources_1/new/Filter.v,1703662710,verilog,,D:/Semester 7/CS4362 Hardware Description Languages/Project/HDL/HDL.srcs/sim_1/new/tb_DataProcessor.v,,Filter,,,,,,,,
