{"sha": "58eec9908c01e2f5a6eb9cd76bbf037bbe2cf5e6", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6NThlZWM5OTA4YzAxZTJmNWE2ZWI5Y2Q3NmJiZjAzN2JiZTJjZjVlNg==", "commit": {"author": {"name": "Michael Meissner", "email": "meissner@linux.ibm.com", "date": "2021-08-13T23:43:27Z"}, "committer": {"name": "Michael Meissner", "email": "meissner@linux.ibm.com", "date": "2021-08-13T23:43:27Z"}, "message": "Fix xxeval predicates (PR 99921).\n\nI noticed that the xxeval built-in function used the altivec_register_operand\npredicate.  Since it takes vsx registers, this might force the register\nallocate to issue a move when it could use a traditional floating point\nregister.  This patch fixes that.\n\n2021-08-13  Michael Meissner  <meissner@linux.ibm.com>\n\ngcc/\n\tPR target/99921\n\t* config/rs6000/altivec.md (xxeval): Use register_predicate\n\tinstead of altivec_register_predicate.", "tree": {"sha": "30a6586ae3da885024646b148c5400ac1fa6adc0", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/30a6586ae3da885024646b148c5400ac1fa6adc0"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/58eec9908c01e2f5a6eb9cd76bbf037bbe2cf5e6", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/58eec9908c01e2f5a6eb9cd76bbf037bbe2cf5e6", "html_url": "https://github.com/Rust-GCC/gccrs/commit/58eec9908c01e2f5a6eb9cd76bbf037bbe2cf5e6", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/58eec9908c01e2f5a6eb9cd76bbf037bbe2cf5e6/comments", "author": null, "committer": null, "parents": [{"sha": "2cc65fcbd470de8240f64317629a60fab879dfc5", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/2cc65fcbd470de8240f64317629a60fab879dfc5", "html_url": "https://github.com/Rust-GCC/gccrs/commit/2cc65fcbd470de8240f64317629a60fab879dfc5"}], "stats": {"total": 6, "additions": 3, "deletions": 3}, "files": [{"sha": "fd86c300981778a1eb0000981832ae4dcd3e542f", "filename": "gcc/config/rs6000/altivec.md", "status": "modified", "additions": 3, "deletions": 3, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/58eec9908c01e2f5a6eb9cd76bbf037bbe2cf5e6/gcc%2Fconfig%2Frs6000%2Faltivec.md", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/58eec9908c01e2f5a6eb9cd76bbf037bbe2cf5e6/gcc%2Fconfig%2Frs6000%2Faltivec.md", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fconfig%2Frs6000%2Faltivec.md?ref=58eec9908c01e2f5a6eb9cd76bbf037bbe2cf5e6", "patch": "@@ -3875,9 +3875,9 @@\n \n (define_insn \"xxeval\"\n   [(set (match_operand:V2DI 0 \"register_operand\" \"=wa\")\n-\t(unspec:V2DI [(match_operand:V2DI 1 \"altivec_register_operand\" \"wa\")\n-\t\t      (match_operand:V2DI 2 \"altivec_register_operand\" \"wa\")\n-\t\t      (match_operand:V2DI 3 \"altivec_register_operand\" \"wa\")\n+\t(unspec:V2DI [(match_operand:V2DI 1 \"register_operand\" \"wa\")\n+\t\t      (match_operand:V2DI 2 \"register_operand\" \"wa\")\n+\t\t      (match_operand:V2DI 3 \"register_operand\" \"wa\")\n \t\t      (match_operand:QI 4 \"u8bit_cint_operand\" \"n\")]\n \t\t     UNSPEC_XXEVAL))]\n    \"TARGET_POWER10\""}]}