<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated
     by the Xilinx ISE software.  Any direct editing or
     changes made to this file may result in unpredictable
     behavior or data corruption.  It is strongly advised that
     users do not edit the contents of this file. -->
<messages>
<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6554: Port <arg fmt="%s" index="1">IOCLK</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6563: Port <arg fmt="%s" index="1">CLKFBDCM</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6619: Port <arg fmt="%s" index="1">LOCK</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6669: Port <arg fmt="%s" index="1">CLKFX180</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6765: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6796: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6824: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6855: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6883: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6914: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6942: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6973: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7001: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7032: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7060: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7091: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7119: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7150: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7178: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7209: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7237: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7268: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7296: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7327: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7355: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7386: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7414: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7445: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7473: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7504: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7532: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7563: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7591: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7622: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7650: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7681: Port <arg fmt="%s" index="1">CFB0</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7709: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="1016" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7735: Port <arg fmt="%s" index="1">SHIFTOUT1</arg> is not connected to this instance
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 49: Using initial value of <arg fmt="%s" index="1">basesoc_ctrl_reset_reset_w</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 91: Using initial value of <arg fmt="%s" index="1">basesoc_sram_bus_err</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 110: Using initial value of <arg fmt="%s" index="1">basesoc_bus_wishbone_err</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 127: Using initial value of <arg fmt="%s" index="1">basesoc_uart_phy_source_first</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 128: Using initial value of <arg fmt="%s" index="1">basesoc_uart_phy_source_last</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 164: Using initial value of <arg fmt="%s" index="1">basesoc_uart_tx_fifo_sink_first</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 165: Using initial value of <arg fmt="%s" index="1">basesoc_uart_tx_fifo_sink_last</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 181: Using initial value of <arg fmt="%s" index="1">basesoc_uart_tx_fifo_replace</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 218: Using initial value of <arg fmt="%s" index="1">basesoc_uart_rx_fifo_replace</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 236: Using initial value of <arg fmt="%s" index="1">basesoc_uart_reset</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 248: Using initial value of <arg fmt="%s" index="1">basesoc_timer0_update_value_w</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 276: Using initial value of <arg fmt="%s" index="1">basesoc_interface0_wb_sdram_err</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 280: Using initial value of <arg fmt="%s" index="1">sdram_half_rst</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 285: Using initial value of <arg fmt="%s" index="1">crg_reset</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 375: Using initial value of <arg fmt="%s" index="1">spiflash_bus_err</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 487: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_inti_p0_act_n</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 503: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_inti_p1_act_n</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 582: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_phaseinjector0_command_issue_w</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 598: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_phaseinjector1_command_issue_w</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 618: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_dfi_p0_act_n</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 634: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_dfi_p1_act_n</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 680: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_cmd_payload_is_read</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 681: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_cmd_payload_is_write</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 685: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_timer_load</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 686: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_timer_load_count</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 713: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_first</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 714: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_last</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 730: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_bankmachine0_cmd_buffer_lookahead_replace</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 775: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_bankmachine0_trccon_ready</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 777: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_bankmachine0_trascon_ready</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 800: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_first</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 801: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_last</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 817: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_bankmachine1_cmd_buffer_lookahead_replace</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 862: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_bankmachine1_trccon_ready</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 864: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_bankmachine1_trascon_ready</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 887: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_first</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 888: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_last</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 904: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_bankmachine2_cmd_buffer_lookahead_replace</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 949: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_bankmachine2_trccon_ready</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 951: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_bankmachine2_trascon_ready</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 974: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_first</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 975: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_last</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 991: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_bankmachine3_cmd_buffer_lookahead_replace</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1036: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_bankmachine3_trccon_ready</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1038: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_bankmachine3_trascon_ready</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1041: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_choose_cmd_want_reads</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1042: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_choose_cmd_want_writes</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1043: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_choose_cmd_want_cmds</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1061: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_choose_req_want_cmds</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1062: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_choose_req_want_activates</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1077: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_nop_a</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1078: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_nop_ba</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1081: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_steerer0</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1082: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_steerer1</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1083: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_steerer2</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1084: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_steerer3</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1086: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_trrdcon_ready</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1088: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_tfawcon_ready</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1106: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_bandwidth_update_w</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1109: Using initial value of <arg fmt="%s" index="1">basesoc_sdram_bandwidth_data_width_status</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1192: Using initial value of <arg fmt="%s" index="1">locked0</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1193: Using initial value of <arg fmt="%s" index="1">locked1</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1194: Using initial value of <arg fmt="%s" index="1">locked2</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="872" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1195: Using initial value of <arg fmt="%s" index="1">locked3</arg> since it is never assigned
</msg>

<msg type="warning" file="HDLCompiler" num="1670" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6500: Signal &lt;<arg fmt="%s" index="1">mem</arg>&gt; in initial block is partially initialized.
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1788: Assignment to <arg fmt="%s" index="1">basesoc_uart_phy_sink_first</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1789: Assignment to <arg fmt="%s" index="1">basesoc_uart_phy_sink_last</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1793: Assignment to <arg fmt="%s" index="1">basesoc_uart_phy_source_ready</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1839: Assignment to <arg fmt="%s" index="1">basesoc_uart_tx_fifo_level1</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1864: Assignment to <arg fmt="%s" index="1">basesoc_uart_rx_fifo_source_first</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1865: Assignment to <arg fmt="%s" index="1">basesoc_uart_rx_fifo_source_last</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1869: Assignment to <arg fmt="%s" index="1">basesoc_uart_rx_fifo_level1</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 1979: Assignment to <arg fmt="%s" index="1">irq</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2016: Assignment to <arg fmt="%s" index="1">ddrphy_record1_wrdata</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2017: Assignment to <arg fmt="%s" index="1">ddrphy_record1_wrdata_mask</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2038: Assignment to <arg fmt="%s" index="1">ddrphy_dfi_p0_act_n</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2054: Assignment to <arg fmt="%s" index="1">ddrphy_dfi_p1_act_n</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2076: Assignment to <arg fmt="%s" index="1">basesoc_sdram_dfi_p0_rddata_valid</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2092: Assignment to <arg fmt="%s" index="1">basesoc_sdram_dfi_p1_rddata_valid</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2278: Result of <arg fmt="%d" index="1">2</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">1</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2333: Assignment to <arg fmt="%s" index="1">basesoc_sdram_bankmachine0_trccon_valid</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2334: Assignment to <arg fmt="%s" index="1">basesoc_sdram_bankmachine0_trascon_valid</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2375: Assignment to <arg fmt="%s" index="1">basesoc_sdram_bankmachine0_cmd_buffer_busy</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2376: Assignment to <arg fmt="%s" index="1">basesoc_sdram_bankmachine0_cmd_buffer_source_first</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2377: Assignment to <arg fmt="%s" index="1">basesoc_sdram_bankmachine0_cmd_buffer_source_last</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2495: Assignment to <arg fmt="%s" index="1">basesoc_sdram_bankmachine1_trccon_valid</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2496: Assignment to <arg fmt="%s" index="1">basesoc_sdram_bankmachine1_trascon_valid</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2537: Assignment to <arg fmt="%s" index="1">basesoc_sdram_bankmachine1_cmd_buffer_busy</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2538: Assignment to <arg fmt="%s" index="1">basesoc_sdram_bankmachine1_cmd_buffer_source_first</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2539: Assignment to <arg fmt="%s" index="1">basesoc_sdram_bankmachine1_cmd_buffer_source_last</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2657: Assignment to <arg fmt="%s" index="1">basesoc_sdram_bankmachine2_trccon_valid</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2658: Assignment to <arg fmt="%s" index="1">basesoc_sdram_bankmachine2_trascon_valid</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2699: Assignment to <arg fmt="%s" index="1">basesoc_sdram_bankmachine2_cmd_buffer_busy</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2700: Assignment to <arg fmt="%s" index="1">basesoc_sdram_bankmachine2_cmd_buffer_source_first</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2701: Assignment to <arg fmt="%s" index="1">basesoc_sdram_bankmachine2_cmd_buffer_source_last</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2819: Assignment to <arg fmt="%s" index="1">basesoc_sdram_bankmachine3_trccon_valid</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2820: Assignment to <arg fmt="%s" index="1">basesoc_sdram_bankmachine3_trascon_valid</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2861: Assignment to <arg fmt="%s" index="1">basesoc_sdram_bankmachine3_cmd_buffer_busy</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2862: Assignment to <arg fmt="%s" index="1">basesoc_sdram_bankmachine3_cmd_buffer_source_first</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2863: Assignment to <arg fmt="%s" index="1">basesoc_sdram_bankmachine3_cmd_buffer_source_last</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2958: Assignment to <arg fmt="%s" index="1">basesoc_sdram_trrdcon_valid</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2959: Assignment to <arg fmt="%s" index="1">basesoc_sdram_tfawcon_valid</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 2989: Assignment to <arg fmt="%s" index="1">basesoc_sdram_choose_cmd_cmd_payload_is_cmd</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3022: Assignment to <arg fmt="%s" index="1">basesoc_sdram_choose_req_cmd_payload_is_cmd</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3166: Assignment to <arg fmt="%s" index="1">roundrobin0_request</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3167: Assignment to <arg fmt="%s" index="1">roundrobin0_ce</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3171: Assignment to <arg fmt="%s" index="1">roundrobin1_request</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3172: Assignment to <arg fmt="%s" index="1">roundrobin1_ce</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3176: Assignment to <arg fmt="%s" index="1">roundrobin2_request</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3177: Assignment to <arg fmt="%s" index="1">roundrobin2_ce</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3181: Assignment to <arg fmt="%s" index="1">roundrobin3_request</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3182: Assignment to <arg fmt="%s" index="1">roundrobin3_ce</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3239: Result of <arg fmt="%d" index="1">31</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">30</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3240: Assignment to <arg fmt="%s" index="1">basesoc_word_clr</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3322: Result of <arg fmt="%d" index="1">30</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">23</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3307: Assignment to <arg fmt="%s" index="1">basesoc_port_rdata_ready</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3362: Assignment to <arg fmt="%s" index="1">basesoc_interface0_wb_sdram_cti</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3363: Assignment to <arg fmt="%s" index="1">basesoc_interface0_wb_sdram_bte</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3367: Assignment to <arg fmt="%s" index="1">wb_sdram_con_request</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3396: Assignment to <arg fmt="%s" index="1">basesoc_sram_bus_cti</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3397: Assignment to <arg fmt="%s" index="1">basesoc_sram_bus_bte</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3400: Assignment to <arg fmt="%s" index="1">basesoc_bus_wishbone_sel</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3403: Assignment to <arg fmt="%s" index="1">basesoc_bus_wishbone_cti</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3404: Assignment to <arg fmt="%s" index="1">basesoc_bus_wishbone_bte</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3406: Assignment to <arg fmt="%s" index="1">spiflash_bus_dat_w</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3407: Assignment to <arg fmt="%s" index="1">spiflash_bus_sel</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3409: Assignment to <arg fmt="%s" index="1">spiflash_bus_we</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3410: Assignment to <arg fmt="%s" index="1">spiflash_bus_cti</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3411: Assignment to <arg fmt="%s" index="1">spiflash_bus_bte</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3441: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank0_switches_in_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3442: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank0_switches_in_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3443: Assignment to <arg fmt="%s" index="1">eventmanager_status_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3444: Assignment to <arg fmt="%s" index="1">eventmanager_status_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3455: Assignment to <arg fmt="%s" index="1">basesoc_ctrl_reset_reset_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3465: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank1_bus_errors3_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3466: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank1_bus_errors3_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3467: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank1_bus_errors2_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3468: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank1_bus_errors2_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3469: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank1_bus_errors1_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3470: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank1_bus_errors1_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3471: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank1_bus_errors0_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3472: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank1_bus_errors0_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3473: Assignment to <arg fmt="%s" index="1">basesoc_ctrl_storage</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3491: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_dna_id7_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3492: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_dna_id7_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3493: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_dna_id6_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3494: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_dna_id6_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3495: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_dna_id5_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3496: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_dna_id5_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3497: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_dna_id4_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3498: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_dna_id4_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3499: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_dna_id3_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3500: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_dna_id3_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3501: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_dna_id2_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3502: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_dna_id2_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3503: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_dna_id1_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3504: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_dna_id1_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3505: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_dna_id0_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3506: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_dna_id0_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3507: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_git_commit19_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3508: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_git_commit19_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3509: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_git_commit18_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3510: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_git_commit18_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3511: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_git_commit17_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3512: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_git_commit17_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3513: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_git_commit16_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3514: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_git_commit16_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3515: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_git_commit15_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3516: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_git_commit15_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3517: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_git_commit14_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3518: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_git_commit14_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3519: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_git_commit13_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3520: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_git_commit13_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3521: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_git_commit12_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3522: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_git_commit12_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3523: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_git_commit11_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3524: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_git_commit11_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3525: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_git_commit10_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3526: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_git_commit10_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3527: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_git_commit9_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3528: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_git_commit9_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3529: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_git_commit8_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3530: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_git_commit8_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3531: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_git_commit7_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3532: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_git_commit7_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3533: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_git_commit6_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3534: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_git_commit6_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3535: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_git_commit5_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3536: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_git_commit5_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3537: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_git_commit4_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3538: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_git_commit4_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3539: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_git_commit3_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3540: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_git_commit3_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3541: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_git_commit2_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3542: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_git_commit2_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3543: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_git_commit1_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3544: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_git_commit1_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3545: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_git_commit0_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3546: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_git_commit0_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3547: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_platform_platform7_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3548: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_platform_platform7_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3549: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_platform_platform6_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3550: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_platform_platform6_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3551: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_platform_platform5_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3552: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_platform_platform5_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3553: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_platform_platform4_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3554: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_platform_platform4_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3555: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_platform_platform3_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3556: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_platform_platform3_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3557: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_platform_platform2_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3558: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_platform_platform2_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3559: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_platform_platform1_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3560: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_platform_platform1_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3561: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_platform_platform0_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3562: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_platform_platform0_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3563: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_platform_target7_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3564: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_platform_target7_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3565: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_platform_target6_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3566: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_platform_target6_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3567: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_platform_target5_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3568: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_platform_target5_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3569: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_platform_target4_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3570: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_platform_target4_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3571: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_platform_target3_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3572: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_platform_target3_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3573: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_platform_target2_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3574: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_platform_target2_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3575: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_platform_target1_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3576: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_platform_target1_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3577: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_platform_target0_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3578: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank2_platform_target0_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3628: Assignment to <arg fmt="%s" index="1">basesoc_sdram_phaseinjector0_command_issue_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3644: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank3_dfii_pi0_rddata3_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3645: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank3_dfii_pi0_rddata3_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3646: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank3_dfii_pi0_rddata2_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3647: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank3_dfii_pi0_rddata2_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3648: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank3_dfii_pi0_rddata1_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3649: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank3_dfii_pi0_rddata1_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3650: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank3_dfii_pi0_rddata0_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3651: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank3_dfii_pi0_rddata0_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3654: Assignment to <arg fmt="%s" index="1">basesoc_sdram_phaseinjector1_command_issue_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3670: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank3_dfii_pi1_rddata3_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3671: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank3_dfii_pi1_rddata3_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3672: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank3_dfii_pi1_rddata2_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3673: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank3_dfii_pi1_rddata2_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3674: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank3_dfii_pi1_rddata1_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3675: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank3_dfii_pi1_rddata1_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3676: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank3_dfii_pi1_rddata0_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3677: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank3_dfii_pi1_rddata0_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3678: Assignment to <arg fmt="%s" index="1">basesoc_sdram_bandwidth_update_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3680: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank3_controller_bandwidth_nreads2_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3681: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank3_controller_bandwidth_nreads2_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3682: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank3_controller_bandwidth_nreads1_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3683: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank3_controller_bandwidth_nreads1_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3684: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank3_controller_bandwidth_nreads0_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3685: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank3_controller_bandwidth_nreads0_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3686: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank3_controller_bandwidth_nwrites2_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3687: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank3_controller_bandwidth_nwrites2_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3688: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank3_controller_bandwidth_nwrites1_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3689: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank3_controller_bandwidth_nwrites1_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3690: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank3_controller_bandwidth_nwrites0_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3691: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank3_controller_bandwidth_nwrites0_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3692: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank3_controller_bandwidth_data_width_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3693: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank3_controller_bandwidth_data_width_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3738: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank4_miso_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3739: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank4_miso_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3766: Assignment to <arg fmt="%s" index="1">basesoc_timer0_update_value_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3768: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank5_value3_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3769: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank5_value3_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3770: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank5_value2_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3771: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank5_value2_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3772: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank5_value1_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3773: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank5_value1_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3774: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank5_value0_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3775: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank5_value0_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3776: Assignment to <arg fmt="%s" index="1">basesoc_timer0_eventmanager_status_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3777: Assignment to <arg fmt="%s" index="1">basesoc_timer0_eventmanager_status_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3803: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank6_txfull_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3804: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank6_txfull_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3805: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank6_rxempty_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3806: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_csrbank6_rxempty_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3807: Assignment to <arg fmt="%s" index="1">basesoc_uart_eventmanager_status_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3808: Assignment to <arg fmt="%s" index="1">basesoc_uart_eventmanager_status_re</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3852: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_sram_bus_we</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 3861: Assignment to <arg fmt="%s" index="1">basesoc_csrbankarray_sram_bus_dat_w</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 4840: Result of <arg fmt="%d" index="1">4</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">3</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 4808: Assignment to <arg fmt="%s" index="1">ddrphy_record0_reset_n</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 4884: Result of <arg fmt="%d" index="1">32</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">8</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 4885: Result of <arg fmt="%d" index="1">30</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">14</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 5057: Result of <arg fmt="%d" index="1">58</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">57</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="413" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 5146: Result of <arg fmt="%d" index="1">32</arg>-bit expression is truncated to fit in <arg fmt="%d" index="2">24</arg>-bit target.
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 4873: Assignment to <arg fmt="%s" index="1">rbank</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6517: Assignment to <arg fmt="%s" index="1">basesoc_uart_tx_fifo_wrport_dat_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6534: Assignment to <arg fmt="%s" index="1">basesoc_uart_rx_fifo_wrport_dat_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6597: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">DADDR</arg>&gt;. Formal port size is <arg fmt="%d" index="2">5</arg>-bit while actual signal size is <arg fmt="%d" index="1">1</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6600: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">DI</arg>&gt;. Formal port size is <arg fmt="%d" index="2">16</arg>-bit while actual signal size is <arg fmt="%d" index="1">1</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6606: Assignment to <arg fmt="%s" index="1">crg_unbuf_unused</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 6609: Assignment to <arg fmt="%s" index="1">crg_unbuf_periph</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7772: Assignment to <arg fmt="%s" index="1">basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7786: Assignment to <arg fmt="%s" index="1">basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7800: Assignment to <arg fmt="%s" index="1">basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7814: Assignment to <arg fmt="%s" index="1">basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 224: Assignment to <arg fmt="%s" index="1">lineLoader_wayToAllocate_willClear</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 226: Assignment to <arg fmt="%s" index="1">lineLoader_wayToAllocate_willOverflow</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 300: Assignment to <arg fmt="%s" index="1">decodeStage_mmuRsp_isIoAccess</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2550: Assignment to <arg fmt="%s" index="1">IBusCachedPlugin_cache_io_cpu_fetch_physicalAddress</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 548: Assignment to <arg fmt="%s" index="1">haltCpu</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 935: Assignment to <arg fmt="%s" index="1">tagsWriteLastCmd_valid</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2601: Assignment to <arg fmt="%s" index="1">dataCache_1__io_cpu_writeBack_isWrite</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3340: Assignment to <arg fmt="%s" index="1">writeBack_FORMAL_PC_NEXT</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3716: Assignment to <arg fmt="%s" index="1">lastStageInstruction</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3717: Assignment to <arg fmt="%s" index="1">lastStagePc</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3718: Assignment to <arg fmt="%s" index="1">lastStageIsValid</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3719: Assignment to <arg fmt="%s" index="1">lastStageIsFiring</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3743: Assignment to <arg fmt="%s" index="1">IBusCachedPlugin_incomingInstruction</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3815: Assignment to <arg fmt="%s" index="1">IBusCachedPlugin_iBusRsp_stages_0_inputSample</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3826: Assignment to <arg fmt="%s" index="1">IBusCachedPlugin_iBusRsp_stages_0_output_payload</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3866: Assignment to <arg fmt="%s" index="1">IBusCachedPlugin_pcValids_1</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3867: Assignment to <arg fmt="%s" index="1">IBusCachedPlugin_pcValids_2</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3999: Assignment to <arg fmt="%s" index="1">iBus_cmd_payload_size</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 4060: Assignment to <arg fmt="%s" index="1">IBusCachedPlugin_mmuBus_cmd_isValid</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 4062: Assignment to <arg fmt="%s" index="1">IBusCachedPlugin_mmuBus_cmd_bypassTranslation</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 4063: Assignment to <arg fmt="%s" index="1">IBusCachedPlugin_mmuBus_end</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 4088: Assignment to <arg fmt="%s" index="1">dBus_cmd_payload_last</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 4110: Assignment to <arg fmt="%s" index="1">DBusCachedPlugin_mmuBus_cmd_isValid</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 4112: Assignment to <arg fmt="%s" index="1">DBusCachedPlugin_mmuBus_cmd_bypassTranslation</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 4120: Assignment to <arg fmt="%s" index="1">DBusCachedPlugin_mmuBus_end</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 4786: Assignment to <arg fmt="%s" index="1">IBusCachedPlugin_decodePrediction_rsp_wasWrong</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 4794: Assignment to <arg fmt="%s" index="1">CsrPlugin_misa_base</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 4795: Assignment to <arg fmt="%s" index="1">CsrPlugin_misa_extensions</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 4840: Assignment to <arg fmt="%s" index="1">CsrPlugin_exceptionPendings_0</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 4841: Assignment to <arg fmt="%s" index="1">CsrPlugin_exceptionPendings_1</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 4842: Assignment to <arg fmt="%s" index="1">CsrPlugin_exceptionPendings_2</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 4843: Assignment to <arg fmt="%s" index="1">CsrPlugin_exceptionPendings_3</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 4845: Assignment to <arg fmt="%s" index="1">CsrPlugin_lastStageWasWfi</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 4871: Assignment to <arg fmt="%s" index="1">CsrPlugin_xtvec_mode</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 4893: Assignment to <arg fmt="%s" index="1">contextSwitching</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 4896: Assignment to <arg fmt="%s" index="1">execute_CsrPlugin_inWfi</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 4898: Assignment to <arg fmt="%s" index="1">execute_CsrPlugin_illegalAccess</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 4952: Assignment to <arg fmt="%s" index="1">execute_CsrPlugin_illegalInstruction</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 5009: Assignment to <arg fmt="%s" index="1">execute_CsrPlugin_readEnable</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 5140: Assignment to <arg fmt="%s" index="1">decode_arbitration_isMoving</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 5144: Assignment to <arg fmt="%s" index="1">execute_arbitration_isMoving</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 5145: Assignment to <arg fmt="%s" index="1">execute_arbitration_isFiring</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 5148: Assignment to <arg fmt="%s" index="1">memory_arbitration_isMoving</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 5149: Assignment to <arg fmt="%s" index="1">memory_arbitration_isFiring</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 5152: Assignment to <arg fmt="%s" index="1">writeBack_arbitration_isMoving</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 5195: Assignment to <arg fmt="%s" index="1">execute_CsrPlugin_wfiWake</arg> ignored, since the identifier is never used
</msg>

<msg type="warning" file="HDLCompiler" num="189" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7857: Size mismatch in connection of port &lt;<arg fmt="%s" index="3">externalResetVector</arg>&gt;. Formal port size is <arg fmt="%d" index="2">32</arg>-bit while actual signal size is <arg fmt="%d" index="1">30</arg>-bit.
</msg>

<msg type="warning" file="HDLCompiler" num="1127" delta="new" >"/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v" Line 7939: Assignment to <arg fmt="%s" index="1">base50_rst</arg> ignored, since the identifier is never used
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v</arg>&quot; line <arg fmt="%s" index="2">7851</arg>: Output port &lt;<arg fmt="%s" index="3">iBusWishbone_BTE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">VexRiscv</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v</arg>&quot; line <arg fmt="%s" index="2">7851</arg>: Output port &lt;<arg fmt="%s" index="3">iBusWishbone_CTI</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">VexRiscv</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v</arg>&quot; line <arg fmt="%s" index="2">7851</arg>: Output port &lt;<arg fmt="%s" index="3">dBusWishbone_BTE</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">VexRiscv</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/mimasv2_base_vexriscv/gateware/top.v</arg>&quot; line <arg fmt="%s" index="2">7851</arg>: Output port &lt;<arg fmt="%s" index="3">dBusWishbone_CTI</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">VexRiscv</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="warning" file="Xst" num="2999" delta="new" >Signal &apos;<arg fmt="%s" index="1">mem_1</arg>&apos;, unconnected in block &apos;<arg fmt="%s" index="2">top</arg>&apos;, is tied to its initial value.
</msg>

<msg type="warning" file="Xst" num="2404" delta="new" > FFs/Latches &lt;<arg fmt="%s" index="1">basesoc_sdram_cmd_payload_ba</arg>&lt;<arg fmt="%d" index="2">1</arg>:<arg fmt="%d" index="3">0</arg>&gt;&gt; (without init value) have a constant value of <arg fmt="%c" index="4">0</arg> in block &lt;<arg fmt="%s" index="5">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="0" delta="new" >Value &quot;<arg fmt="%s" index="1">1</arg>&quot; of property &quot;<arg fmt="%s" index="2">keep</arg>&quot; is not applicable. List of valid values is &quot;<arg fmt="%s" index="3">false, no, soft, true, yes</arg>&quot; 
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">iBusWishbone_ERR</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">dBusWishbone_ERR</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v</arg>&quot; line <arg fmt="%s" index="2">2526</arg>: Output port &lt;<arg fmt="%s" index="3">io_cpu_fetch_physicalAddress</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">IBusCachedPlugin_cache</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v</arg>&quot; line <arg fmt="%s" index="2">2526</arg>: Output port &lt;<arg fmt="%s" index="3">io_mem_cmd_payload_size</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">IBusCachedPlugin_cache</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v</arg>&quot; line <arg fmt="%s" index="2">2526</arg>: Output port &lt;<arg fmt="%s" index="3">io_cpu_fetch_mmuBus_cmd_isValid</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">IBusCachedPlugin_cache</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v</arg>&quot; line <arg fmt="%s" index="2">2526</arg>: Output port &lt;<arg fmt="%s" index="3">io_cpu_fetch_mmuBus_cmd_bypassTranslation</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">IBusCachedPlugin_cache</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v</arg>&quot; line <arg fmt="%s" index="2">2526</arg>: Output port &lt;<arg fmt="%s" index="3">io_cpu_fetch_mmuBus_end</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">IBusCachedPlugin_cache</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v</arg>&quot; line <arg fmt="%s" index="2">2574</arg>: Output port &lt;<arg fmt="%s" index="3">io_cpu_memory_isWrite</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">dataCache_1_</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v</arg>&quot; line <arg fmt="%s" index="2">2574</arg>: Output port &lt;<arg fmt="%s" index="3">io_cpu_memory_mmuBus_cmd_isValid</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">dataCache_1_</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v</arg>&quot; line <arg fmt="%s" index="2">2574</arg>: Output port &lt;<arg fmt="%s" index="3">io_cpu_memory_mmuBus_cmd_bypassTranslation</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">dataCache_1_</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v</arg>&quot; line <arg fmt="%s" index="2">2574</arg>: Output port &lt;<arg fmt="%s" index="3">io_cpu_memory_mmuBus_end</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">dataCache_1_</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v</arg>&quot; line <arg fmt="%s" index="2">2574</arg>: Output port &lt;<arg fmt="%s" index="3">io_cpu_writeBack_isWrite</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">dataCache_1_</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="info" file="Xst" num="3210" delta="new" >&quot;<arg fmt="%s" index="1">/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v</arg>&quot; line <arg fmt="%s" index="2">2574</arg>: Output port &lt;<arg fmt="%s" index="3">io_mem_cmd_payload_last</arg>&gt; of the instance &lt;<arg fmt="%s" index="4">dataCache_1_</arg>&gt; is unconnected or connected to loadless signal.
</msg>

<msg type="warning" file="Xst" num="2404" delta="new" > FFs/Latches &lt;<arg fmt="%s" index="1">CsrPlugin_mip_MTIP</arg>&lt;<arg fmt="%d" index="2">0</arg>:<arg fmt="%d" index="3">0</arg>&gt;&gt; (without init value) have a constant value of <arg fmt="%c" index="4">0</arg> in block &lt;<arg fmt="%s" index="5">VexRiscv</arg>&gt;.
</msg>

<msg type="info" file="Xst" num="2774" delta="new" >HDL ADVISOR - <arg fmt="%s" index="1">KEEP</arg> <arg fmt="%s" index="2">property</arg> attached to signal <arg fmt="%s" index="3">IBusCachedPlugin_predictionJumpInterface_payload</arg> may hinder XST clustering optimizations.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">io_cpu_prefetch_pc&lt;1:0&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">io_cpu_prefetch_pc&lt;31:12&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">io_cpu_decode_pc</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">io_cpu_prefetch_isValid</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">io_cpu_fetch_mmuBus_rsp_isIoAccess</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">io_cpu_fetch_mmuBus_rsp_allowRead</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">io_cpu_fetch_mmuBus_rsp_allowWrite</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">io_cpu_decode_isValid</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">io_cpu_decode_isUser</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">io_cpu_execute_address&lt;31:12&gt;</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">io_cpu_writeBack_address</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">io_cpu_memory_mmuBus_rsp_allowExecute</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">io_cpu_memory_mmuBus_busy</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="warning" file="Xst" num="647" delta="new" >Input &lt;<arg fmt="%s" index="1">io_cpu_writeBack_isUser</arg>&gt; is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_ways_0_data_symbol0</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_ways_0_data_symbol1</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_ways_0_data_symbol2</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_ways_0_data_symbol3</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_ways_0_tags</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_ways_0_tags</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_ways_0_datas</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3212" delta="new" >HDL ADVISOR - Asynchronous or synchronous initialization of the register &lt;<arg fmt="%s" index="1">memory_to_writeBack_INSTRUCTION</arg>&gt; prevents it from being combined with the RAM &lt;<arg fmt="%s" index="2">Mram_RegFilePlugin_regFile</arg>&gt; for implementation as read-only block RAM.
</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_RegFilePlugin_regFile</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3212" delta="new" >HDL ADVISOR - Asynchronous or synchronous initialization of the register &lt;<arg fmt="%s" index="1">memory_to_writeBack_INSTRUCTION</arg>&gt; prevents it from being combined with the RAM &lt;<arg fmt="%s" index="2">Mram_RegFilePlugin_regFile1</arg>&gt; for implementation as read-only block RAM.
</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_RegFilePlugin_regFile1</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="2385" delta="new" >HDL ADVISOR - You can improve the performance of the multiplier <arg fmt="%s" index="1">Mmult__zz_31_</arg> by adding <arg fmt="%d" index="2">1</arg> register level(s).
</msg>

<msg type="info" file="Xst" num="2385" delta="new" >HDL ADVISOR - You can improve the performance of the multiplier <arg fmt="%s" index="1">Mmult__zz_30_</arg> by adding <arg fmt="%d" index="2">1</arg> register level(s).
</msg>

<msg type="info" file="Xst" num="2385" delta="new" >HDL ADVISOR - You can improve the performance of the multiplier <arg fmt="%s" index="1">Mmult__zz_29_</arg> by adding <arg fmt="%d" index="2">1</arg> register level(s).
</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_data_mem</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3231" delta="new" >The small RAM &lt;<arg fmt="%s" index="1">Mram_mem_1</arg>&gt; will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_mem</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3231" delta="new" >The small RAM &lt;<arg fmt="%s" index="1">Mram_storage</arg>&gt; will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
</msg>

<msg type="info" file="Xst" num="3226" delta="new" >The RAM &lt;<arg fmt="%s" index="1">Mram_tag_mem</arg>&gt; will be implemented as a BLOCK RAM, absorbing the following register(s):</msg>

<msg type="info" file="Xst" num="3231" delta="new" >The small RAM &lt;<arg fmt="%s" index="1">Mram_storage_1</arg>&gt; will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
</msg>

<msg type="info" file="Xst" num="3218" delta="new" >HDL ADVISOR - The RAM &lt;<arg fmt="%s" index="1">Mram_storage_2</arg>&gt; will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
</msg>

<msg type="info" file="Xst" num="3218" delta="new" >HDL ADVISOR - The RAM &lt;<arg fmt="%s" index="1">Mram_storage_3</arg>&gt; will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
</msg>

<msg type="info" file="Xst" num="3218" delta="new" >HDL ADVISOR - The RAM &lt;<arg fmt="%s" index="1">Mram_storage_4</arg>&gt; will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
</msg>

<msg type="info" file="Xst" num="3218" delta="new" >HDL ADVISOR - The RAM &lt;<arg fmt="%s" index="1">Mram_storage_5</arg>&gt; will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">decode_to_execute_INSTRUCTION_0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">decode_to_execute_INSTRUCTION_1</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">decode_to_execute_INSTRUCTION_2</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">decode_to_execute_INSTRUCTION_3</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">decode_to_execute_INSTRUCTION_4</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">decode_to_execute_INSTRUCTION_5</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">decode_to_execute_INSTRUCTION_6</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">execute_to_memory_INSTRUCTION_0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">execute_to_memory_INSTRUCTION_1</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">execute_to_memory_INSTRUCTION_2</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">execute_to_memory_INSTRUCTION_3</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">execute_to_memory_INSTRUCTION_4</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">execute_to_memory_INSTRUCTION_5</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">execute_to_memory_INSTRUCTION_6</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">execute_to_memory_INSTRUCTION_15</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">execute_to_memory_INSTRUCTION_16</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">execute_to_memory_INSTRUCTION_17</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">execute_to_memory_INSTRUCTION_18</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">execute_to_memory_INSTRUCTION_19</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">execute_to_memory_INSTRUCTION_20</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">execute_to_memory_INSTRUCTION_21</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">execute_to_memory_INSTRUCTION_22</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">execute_to_memory_INSTRUCTION_23</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">execute_to_memory_INSTRUCTION_24</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">execute_to_memory_INSTRUCTION_25</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">execute_to_memory_INSTRUCTION_26</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">execute_to_memory_INSTRUCTION_27</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">execute_to_memory_INSTRUCTION_30</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">execute_to_memory_INSTRUCTION_31</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memory_to_writeBack_INSTRUCTION_0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memory_to_writeBack_INSTRUCTION_1</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memory_to_writeBack_INSTRUCTION_2</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memory_to_writeBack_INSTRUCTION_3</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memory_to_writeBack_INSTRUCTION_4</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memory_to_writeBack_INSTRUCTION_5</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memory_to_writeBack_INSTRUCTION_6</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memory_to_writeBack_INSTRUCTION_15</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memory_to_writeBack_INSTRUCTION_16</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memory_to_writeBack_INSTRUCTION_17</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memory_to_writeBack_INSTRUCTION_18</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memory_to_writeBack_INSTRUCTION_19</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memory_to_writeBack_INSTRUCTION_20</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memory_to_writeBack_INSTRUCTION_21</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memory_to_writeBack_INSTRUCTION_22</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memory_to_writeBack_INSTRUCTION_23</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memory_to_writeBack_INSTRUCTION_24</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memory_to_writeBack_INSTRUCTION_25</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memory_to_writeBack_INSTRUCTION_26</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memory_to_writeBack_INSTRUCTION_27</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memory_to_writeBack_INSTRUCTION_30</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memory_to_writeBack_INSTRUCTION_31</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">_zz_137__0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">_zz_137__1</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">lineLoader_address_0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">InstructionCache</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">lineLoader_address_1</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">InstructionCache</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">lineLoader_address_2</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">InstructionCache</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">lineLoader_address_3</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">InstructionCache</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">lineLoader_address_4</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">InstructionCache</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">basesoc_interface_adr_6</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">basesoc_interface_adr_7</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">basesoc_interface_adr_8</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memdat_3_8</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memdat_3_9</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memdat_1_8</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memdat_1_9</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1710" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">IBusCachedPlugin_s1_tightlyCoupledHit</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">VexRiscv</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1895" delta="new" >Due to other FF/Latch trimming, FF/Latch &lt;<arg fmt="%s" index="1">CsrPlugin_interrupt_code_0</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">1</arg> in block &lt;<arg fmt="%s" index="3">VexRiscv</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1895" delta="new" >Due to other FF/Latch trimming, FF/Latch &lt;<arg fmt="%s" index="1">CsrPlugin_interrupt_code_1</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">1</arg> in block &lt;<arg fmt="%s" index="3">VexRiscv</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1895" delta="new" >Due to other FF/Latch trimming, FF/Latch &lt;<arg fmt="%s" index="1">CsrPlugin_interrupt_code_2</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">VexRiscv</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1895" delta="new" >Due to other FF/Latch trimming, FF/Latch &lt;<arg fmt="%s" index="1">execute_to_memory_BRANCH_CALC_0</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">VexRiscv</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1895" delta="new" >Due to other FF/Latch trimming, FF/Latch &lt;<arg fmt="%s" index="1">IBusCachedPlugin_s2_tightlyCoupledHit</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">VexRiscv</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1710" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">decodeStage_mmuRsp_exception</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">InstructionCache</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1895" delta="new" >Due to other FF/Latch trimming, FF/Latch &lt;<arg fmt="%s" index="1">decodeStage_mmuRsp_refilling</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">InstructionCache</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1710" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">stageB_mmuRsp_exception</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">DataCache</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1895" delta="new" >Due to other FF/Latch trimming, FF/Latch &lt;<arg fmt="%s" index="1">stageB_mmuRsp_refilling</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">DataCache</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_26</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_27</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_28</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_29</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_30</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_31</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_sdram_cmd_payload_a_0</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_sdram_cmd_payload_a_1</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_sdram_cmd_payload_a_2</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_sdram_cmd_payload_a_3</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_sdram_cmd_payload_a_4</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_sdram_cmd_payload_a_5</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_sdram_cmd_payload_a_6</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_sdram_cmd_payload_a_7</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_sdram_cmd_payload_a_8</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_sdram_cmd_payload_a_9</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_sdram_cmd_payload_a_11</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_sdram_cmd_payload_a_12</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_8</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_9</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_10</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_11</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_12</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_13</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_14</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_15</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_16</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_17</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_18</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_19</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_20</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_21</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_22</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_23</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_24</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_bus_wishbone_dat_r_25</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">decode_to_execute_IS_RS2_SIGNED</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;decode_to_execute_IS_RS1_SIGNED&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">decode_to_execute_INSTRUCTION_12</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;decode_to_execute_ALU_BITWISE_CTRL_1&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">basesoc_interface_adr_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;basesoc_adr_offset_r&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">iBusWishbone_DAT_MISO_regNext_25</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;dBusWishbone_DAT_MISO_regNext_25&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">iBusWishbone_DAT_MISO_regNext_30</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;dBusWishbone_DAT_MISO_regNext_30&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">iBusWishbone_DAT_MISO_regNext_26</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;dBusWishbone_DAT_MISO_regNext_26&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">iBusWishbone_DAT_MISO_regNext_31</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;dBusWishbone_DAT_MISO_regNext_31&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">iBusWishbone_DAT_MISO_regNext_27</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;dBusWishbone_DAT_MISO_regNext_27&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">iBusWishbone_DAT_MISO_regNext_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;dBusWishbone_DAT_MISO_regNext_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">iBusWishbone_DAT_MISO_regNext_28</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;dBusWishbone_DAT_MISO_regNext_28&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">iBusWishbone_DAT_MISO_regNext_1</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;dBusWishbone_DAT_MISO_regNext_1&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">iBusWishbone_DAT_MISO_regNext_29</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;dBusWishbone_DAT_MISO_regNext_29&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">iBusWishbone_DAT_MISO_regNext_2</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;dBusWishbone_DAT_MISO_regNext_2&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">iBusWishbone_DAT_MISO_regNext_3</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;dBusWishbone_DAT_MISO_regNext_3&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">iBusWishbone_DAT_MISO_regNext_4</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;dBusWishbone_DAT_MISO_regNext_4&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">iBusWishbone_DAT_MISO_regNext_5</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;dBusWishbone_DAT_MISO_regNext_5&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">iBusWishbone_DAT_MISO_regNext_6</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;dBusWishbone_DAT_MISO_regNext_6&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">iBusWishbone_DAT_MISO_regNext_7</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;dBusWishbone_DAT_MISO_regNext_7&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">iBusWishbone_DAT_MISO_regNext_8</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;dBusWishbone_DAT_MISO_regNext_8&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">iBusWishbone_DAT_MISO_regNext_9</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;dBusWishbone_DAT_MISO_regNext_9&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">externalInterruptArray_regNext_2</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">29 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;externalInterruptArray_regNext_3&gt; &lt;externalInterruptArray_regNext_4&gt; &lt;externalInterruptArray_regNext_5&gt; &lt;externalInterruptArray_regNext_6&gt; &lt;externalInterruptArray_regNext_7&gt; &lt;externalInterruptArray_regNext_8&gt; &lt;externalInterruptArray_regNext_9&gt; &lt;externalInterruptArray_regNext_10&gt; &lt;externalInterruptArray_regNext_11&gt; &lt;externalInterruptArray_regNext_12&gt; &lt;externalInterruptArray_regNext_13&gt; &lt;externalInterruptArray_regNext_14&gt; &lt;externalInterruptArray_regNext_15&gt; &lt;externalInterruptArray_regNext_16&gt; &lt;externalInterruptArray_regNext_17&gt; &lt;externalInterruptArray_regNext_18&gt; &lt;externalInterruptArray_regNext_19&gt; &lt;externalInterruptArray_regNext_20&gt; &lt;externalInterruptArray_regNext_21&gt; &lt;externalInterruptArray_regNext_22&gt; &lt;externalInterruptArray_regNext_23&gt; &lt;externalInterruptArray_regNext_24&gt; &lt;externalInterruptArray_regNext_25&gt; &lt;externalInterruptArray_regNext_26&gt; &lt;externalInterruptArray_regNext_27&gt; &lt;externalInterruptArray_regNext_28&gt; &lt;externalInterruptArray_regNext_29&gt; &lt;externalInterruptArray_regNext_30&gt; &lt;externalInterruptArray_regNext_31&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">iBusWishbone_DAT_MISO_regNext_10</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;dBusWishbone_DAT_MISO_regNext_10&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">iBusWishbone_DAT_MISO_regNext_11</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;dBusWishbone_DAT_MISO_regNext_11&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">iBusWishbone_DAT_MISO_regNext_12</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;dBusWishbone_DAT_MISO_regNext_12&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">iBusWishbone_DAT_MISO_regNext_13</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;dBusWishbone_DAT_MISO_regNext_13&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">iBusWishbone_DAT_MISO_regNext_14</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;dBusWishbone_DAT_MISO_regNext_14&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">iBusWishbone_DAT_MISO_regNext_15</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;dBusWishbone_DAT_MISO_regNext_15&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">iBusWishbone_DAT_MISO_regNext_20</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;dBusWishbone_DAT_MISO_regNext_20&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">iBusWishbone_DAT_MISO_regNext_16</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;dBusWishbone_DAT_MISO_regNext_16&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">iBusWishbone_DAT_MISO_regNext_21</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;dBusWishbone_DAT_MISO_regNext_21&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">iBusWishbone_DAT_MISO_regNext_17</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;dBusWishbone_DAT_MISO_regNext_17&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">iBusWishbone_DAT_MISO_regNext_22</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;dBusWishbone_DAT_MISO_regNext_22&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">iBusWishbone_DAT_MISO_regNext_18</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;dBusWishbone_DAT_MISO_regNext_18&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">iBusWishbone_DAT_MISO_regNext_23</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;dBusWishbone_DAT_MISO_regNext_23&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">iBusWishbone_DAT_MISO_regNext_19</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;dBusWishbone_DAT_MISO_regNext_19&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">iBusWishbone_DAT_MISO_regNext_24</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;dBusWishbone_DAT_MISO_regNext_24&gt; </arg>
</msg>

<msg type="warning" file="Xst" num="1710" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">externalInterruptArray_regNext_2</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">VexRiscv</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage9</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage10</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_19</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_110</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_223</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_224</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_523</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_524</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_323</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_324</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_423</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">Mram_storage_424</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1710" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">IBusCachedPlugin_fetchPc_pcReg_0</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">VexRiscv</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1895" delta="new" >Due to other FF/Latch trimming, FF/Latch &lt;<arg fmt="%s" index="1">IBusCachedPlugin_fetchPc_pcReg_1</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">VexRiscv</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1895" delta="new" >Due to other FF/Latch trimming, FF/Latch &lt;<arg fmt="%s" index="1">_zz_115__0</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">VexRiscv</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1895" delta="new" >Due to other FF/Latch trimming, FF/Latch &lt;<arg fmt="%s" index="1">_zz_115__1</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">VexRiscv</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1895" delta="new" >Due to other FF/Latch trimming, FF/Latch &lt;<arg fmt="%s" index="1">decode_to_execute_PC_0</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">VexRiscv</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">memory_DivPlugin_rs1_32</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">_zz_130__0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">_zz_130__1</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">VexRiscv</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1710" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">decode_to_execute_PC_1</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">VexRiscv</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1895" delta="new" >Due to other FF/Latch trimming, FF/Latch &lt;<arg fmt="%s" index="1">execute_to_memory_PC_0</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">VexRiscv</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1895" delta="new" >Due to other FF/Latch trimming, FF/Latch &lt;<arg fmt="%s" index="1">execute_to_memory_PC_1</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">VexRiscv</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1895" delta="new" >Due to other FF/Latch trimming, FF/Latch &lt;<arg fmt="%s" index="1">memory_to_writeBack_PC_0</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">VexRiscv</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1895" delta="new" >Due to other FF/Latch trimming, FF/Latch &lt;<arg fmt="%s" index="1">memory_to_writeBack_PC_1</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">VexRiscv</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_csrbankarray_interface4_bank_bus_dat_r_4</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_csrbankarray_interface4_bank_bus_dat_r_5</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_csrbankarray_interface4_bank_bus_dat_r_6</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_csrbankarray_interface4_bank_bus_dat_r_7</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">ddrphy_record2_wrdata_mask_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">5 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;ddrphy_record2_wrdata_mask_1&gt; &lt;ddrphy_record3_wrdata_mask_0&gt; &lt;ddrphy_record3_wrdata_mask_1&gt; &lt;ddrphy_record3_wrdata_mask_2&gt; &lt;ddrphy_record3_wrdata_mask_3&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">inst_LPM_FF_1</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;inst_LPM_FF1&gt; </arg>
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_4</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_3</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_2</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_1</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="2677" delta="new" >Node &lt;<arg fmt="%s" index="1">VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_0</arg>&gt; of sequential type is unconnected in block &lt;<arg fmt="%s" index="2">top</arg>&gt;.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_sdram_dfi_p0_wrdata_en</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">basesoc_sdram_dfi_p1_rddata_en</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">ddrphy_bitslip_cnt_1</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">ddrphy_bitslip_cnt_2</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1293" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">ddrphy_bitslip_cnt_3</arg>&gt; has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1710" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_3</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="warning" file="Xst" num="1710" delta="new" >FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/IBusCachedPlugin_injector_decodeRemoved</arg>&gt; (without init value) has a constant value of <arg fmt="%d" index="2">0</arg> in block &lt;<arg fmt="%s" index="3">top</arg>&gt;. This FF/Latch will be trimmed during the optimization process.
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/_zz_115__24</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_24&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/_zz_115__19</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_19&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/_zz_115__30</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_30&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/_zz_115__25</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_25&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/_zz_115__31</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_31&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/_zz_115__26</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_26&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/_zz_115__27</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_27&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/_zz_115__28</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_28&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/_zz_115__29</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_29&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/_zz_140__2</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">2 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/_zz_140__1&gt; &lt;VexRiscv/_zz_140__0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">basesoc_sdram_bandwidth_period</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;spiflash_i_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/execute_to_memory_INSTRUCTION_12</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/dataCache_1_/stageA_request_size_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/execute_to_memory_INSTRUCTION_13</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/dataCache_1_/stageA_request_size_1&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/memory_DivPlugin_rs2_0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/dataCache_1_/stageA_request_data_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">spiflash_clk1</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">2 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;basesoc_sdram_bandwidth_counter_0&gt; &lt;spiflash_i_1&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/memory_to_writeBack_MEMORY_WR</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/dataCache_1_/stageB_request_wr&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/_zz_115__5</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_5&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/_zz_115__6</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_6&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/_zz_115__7</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_7&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/_zz_115__8</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_8&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/_zz_115__9</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_9&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/_zz_133__2</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">2 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/_zz_133__1&gt; &lt;VexRiscv/_zz_133__0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/execute_to_memory_MEMORY_WR</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/dataCache_1_/stageA_request_wr&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">basesoc_sdram_cmd_payload_a_10</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;ddrphy_bitslip_cnt_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">new_master_wdata_ready</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;basesoc_sdram_dfi_p1_wrdata_en&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/_zz_115__10</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_10&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/_zz_115__11</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_11&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/_zz_115__12</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_12&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/_zz_115__13</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_13&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/_zz_115__14</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_14&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/_zz_115__20</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_20&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/_zz_115__15</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_15&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/_zz_115__21</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_21&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/_zz_115__16</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_16&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/_zz_115__22</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_22&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/_zz_115__17</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_17&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">new_master_rdata_valid0</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;basesoc_sdram_dfi_p0_rddata_en&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/_zz_115__18</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_18&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/_zz_115__23</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_23&gt; </arg>
</msg>

<msg type="info" file="Xst" num="3203" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">basesoc_sdram_bandwidth_period</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is the opposite to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;basesoc_sdram_timer_count_0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="3203" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">spiflash_clk1</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is the opposite to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;basesoc_sdram_timer_count_1&gt; </arg>
</msg>

<msg type="info" file="Xst" num="3203" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">new_master_wdata_ready</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is the opposite to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;basesoc_sdram_dfi_p1_cas_n&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/decode_to_execute_MEMORY_WR</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">2 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/decode_to_execute_IS_MUL_BRB4&gt; &lt;VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE_BRB0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/decode_to_execute_INSTRUCTION_14</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">2 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/decode_to_execute_IS_MUL_BRB1&gt; &lt;VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE_BRB1&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/dataCache_1_/stageA_request_data_1</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">3 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/dataCache_1_/stageA_request_data_17_BRB1&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_9_BRB3&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_25_BRB3&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/dataCache_1_/stageA_request_data_2</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">3 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/dataCache_1_/stageA_request_data_18_BRB1&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_10_BRB3&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_26_BRB3&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/dataCache_1_/stageA_request_data_3</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">3 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/dataCache_1_/stageA_request_data_19_BRB1&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_11_BRB3&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_27_BRB3&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/dataCache_1_/stageA_request_data_4</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">3 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/dataCache_1_/stageA_request_data_20_BRB1&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_12_BRB3&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_28_BRB3&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/dataCache_1_/stageA_request_data_5</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">3 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/dataCache_1_/stageA_request_data_21_BRB1&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_13_BRB3&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_29_BRB3&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/decode_to_execute_INSTRUCTION_25</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">2 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/decode_to_execute_IS_MUL_BRB3&gt; &lt;VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE_BRB2&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/dataCache_1_/stageA_request_data_6</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">3 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/dataCache_1_/stageA_request_data_22_BRB1&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_14_BRB3&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_30_BRB3&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/dataCache_1_/stageA_request_data_7</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">3 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/dataCache_1_/stageA_request_data_23_BRB1&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_15_BRB3&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_31_BRB3&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/execute_to_memory_INSTRUCTION_12</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">16 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/dataCache_1_/stageA_request_data_15_BRB1&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_14_BRB1&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_13_BRB1&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_12_BRB1&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_11_BRB1&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_10_BRB1&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_9_BRB1&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_8_BRB1&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_31_BRB1&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_30_BRB1&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_29_BRB1&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_28_BRB1&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_27_BRB1&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_26_BRB1&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_25_BRB1&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_24_BRB1&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/execute_to_memory_INSTRUCTION_13</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">24 FFs/Latches</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/dataCache_1_/stageA_request_data_23_BRB0&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_22_BRB0&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_21_BRB0&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_20_BRB0&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_19_BRB0&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_18_BRB0&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_17_BRB0&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_16_BRB0&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_15_BRB2&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_14_BRB2&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_13_BRB2&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_12_BRB2&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_11_BRB2&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_10_BRB2&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_9_BRB2&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_8_BRB2&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_31_BRB0&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_30_BRB0&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_29_BRB0&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_28_BRB0&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_27_BRB0&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_26_BRB0&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_25_BRB0&gt; &lt;VexRiscv/dataCache_1_/stageA_request_data_24_BRB0&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/execute_to_memory_INSTRUCTION_14</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/execute_to_memory_IS_MUL_BRB1&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/execute_to_memory_MEMORY_WR</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/execute_to_memory_IS_MUL_BRB4&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">basesoc_sdram_bandwidth_cmd_valid</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;basesoc_sdram_choose_req_grant_FSM_FFd2_BRB1&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/dataCache_1_/stageA_mask_1</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/dataCache_1_/stage0_colisions_regNextWhen_0_BRB3&gt; </arg>
</msg>

<msg type="info" file="Xst" num="2261" delta="new" >The FF/Latch &lt;<arg fmt="%s" index="1">VexRiscv/execute_to_memory_INSTRUCTION_8</arg>&gt; in Unit &lt;<arg fmt="%s" index="2">top</arg>&gt; is equivalent to the following <arg fmt="%s" index="3">FF/Latch</arg>, which will be removed : <arg fmt="%s" index="4">&lt;VexRiscv/execute_to_memory_BRANCH_DO_BRB5&gt; </arg>
</msg>

</messages>

