

================================================================
== Vivado HLS Report for 'workload'
================================================================
* Date:           Fri Apr 10 23:55:28 2020

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        aes_bug2
* Solution:       solution1
* Product family: aartix7
* Target device:  xa7a12tcsg325-1q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+--------+----------+------------+
    |  Clock | Target | Estimated| Uncertainty|
    +--------+--------+----------+------------+
    |ap_clk  |  100.00|     9.254|       12.50|
    +--------+--------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  105|  105|  105|  105|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+--------------------+-----+-----+-----+-----+---------+
        |                               |                    |  Latency  |  Interval | Pipeline|
        |            Instance           |       Module       | min | max | min | max |   Type  |
        +-------------------------------+--------------------+-----+-----+-----+-----+---------+
        |grp_aes256_encrypt_ecb_fu_258  |aes256_encrypt_ecb  |   46|   46|   46|   46|   none  |
        |grp_aes256_encrypt_ecb_fu_269  |aes256_encrypt_ecb  |   46|   46|   46|   46|   none  |
        +-------------------------------+--------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1         |   32|   32|         2|          1|          1|    32|    yes   |
        |- major_loop     |   70|   70|        70|          -|          -|     1|    no    |
        | + reshape1      |   12|   12|         6|          -|          -|     2|    no    |
        |  ++ reshape1.1  |    4|    4|         2|          -|          -|     2|    no    |
        | + reshape2      |    8|    8|         4|          -|          -|     2|    no    |
        |  ++ reshape2.1  |    2|    2|         1|          -|          -|     2|    no    |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond2)
	3  / (!exitcond2)
3 --> 
	2  / true
4 --> 
	5  / true
5 --> 
	6  / (!i_2)
6 --> 
	9  / (exitcond3)
	7  / (!exitcond3)
7 --> 
	8  / (!exitcond5)
	6  / (exitcond5)
8 --> 
	7  / true
9 --> 
	10  / true
10 --> 
	11  / (!exitcond6)
	5  / (exitcond6)
11 --> 
	11  / (!exitcond)
	10  / (exitcond)

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.15>
ST_1 : Operation 12 [1/1] (2.15ns)   --->   "%local_key_0 = alloca [32 x i8], align 1" [buf4bug2.cpp:245]   --->   Operation 12 'alloca' 'local_key_0' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 13 [1/1] (2.15ns)   --->   "%local_key_1 = alloca [32 x i8], align 1" [buf4bug2.cpp:245]   --->   Operation 13 'alloca' 'local_key_1' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_1 : Operation 14 [1/1] (1.66ns)   --->   "br label %.preheader83" [buf4bug2.cpp:254]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.49>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%j = phi i6 [ %j_2, %0 ], [ 0, %.preheader83.preheader ]"   --->   Operation 15 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (1.45ns)   --->   "%exitcond2 = icmp eq i6 %j, -32" [buf4bug2.cpp:254]   --->   Operation 16 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 17 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.94ns)   --->   "%j_2 = add i6 %j, 1" [buf4bug2.cpp:254]   --->   Operation 18 'add' 'j_2' <Predicate = true> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader1.preheader, label %0" [buf4bug2.cpp:254]   --->   Operation 19 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_7 = zext i6 %j to i64" [buf4bug2.cpp:258]   --->   Operation 20 'zext' 'tmp_7' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%local_key_0_addr = getelementptr [32 x i8]* %local_key_0, i64 0, i64 %tmp_7" [buf4bug2.cpp:258]   --->   Operation 21 'getelementptr' 'local_key_0_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_2 : Operation 22 [2/2] (2.15ns)   --->   "%local_key_0_load = load i8* %local_key_0_addr, align 1" [buf4bug2.cpp:258]   --->   Operation 22 'load' 'local_key_0_load' <Predicate = (!exitcond2)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 4.30>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str10)" [buf4bug2.cpp:254]   --->   Operation 23 'specregionbegin' 'tmp' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [buf4bug2.cpp:255]   --->   Operation 24 'specpipeline' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 25 [1/2] (2.15ns)   --->   "%local_key_0_load = load i8* %local_key_0_addr, align 1" [buf4bug2.cpp:258]   --->   Operation 25 'load' 'local_key_0_load' <Predicate = (!exitcond2)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%local_key_1_addr = getelementptr [32 x i8]* %local_key_1, i64 0, i64 %tmp_7" [buf4bug2.cpp:258]   --->   Operation 26 'getelementptr' 'local_key_1_addr' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (2.15ns)   --->   "store i8 %local_key_0_load, i8* %local_key_1_addr, align 1" [buf4bug2.cpp:258]   --->   Operation 27 'store' <Predicate = (!exitcond2)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str10, i32 %tmp)" [buf4bug2.cpp:260]   --->   Operation 28 'specregionend' 'empty_3' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "br label %.preheader83" [buf4bug2.cpp:254]   --->   Operation 29 'br' <Predicate = (!exitcond2)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.66>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%buf_1_0 = alloca i8"   --->   Operation 30 'alloca' 'buf_1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%buf_1_1 = alloca i8"   --->   Operation 31 'alloca' 'buf_1_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (1.66ns)   --->   "br label %.preheader1"   --->   Operation 32 'br' <Predicate = true> <Delay = 1.66>

State 5 <SV = 3> <Delay = 1.66>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%buf_0_1 = phi i8 [ %buf_0_1_3, %9 ], [ undef, %.preheader1.preheader ]"   --->   Operation 33 'phi' 'buf_0_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%buf_0_0 = phi i8 [ %buf_0_0_3, %9 ], [ undef, %.preheader1.preheader ]"   --->   Operation 34 'phi' 'buf_0_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%i_2 = phi i1 [ true, %9 ], [ false, %.preheader1.preheader ]"   --->   Operation 35 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)"   --->   Operation 36 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %i_2, label %10, label %1" [buf4bug2.cpp:269]   --->   Operation 37 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str12) nounwind" [buf4bug2.cpp:269]   --->   Operation 38 'specloopname' <Predicate = (!i_2)> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str12)" [buf4bug2.cpp:269]   --->   Operation 39 'specregionbegin' 'tmp_2' <Predicate = (!i_2)> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (1.66ns)   --->   "br label %2" [buf4bug2.cpp:270]   --->   Operation 40 'br' <Predicate = (!i_2)> <Delay = 1.66>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "ret void" [buf4bug2.cpp:291]   --->   Operation 41 'ret' <Predicate = (i_2)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.97>
ST_6 : Operation 42 [1/1] (0.00ns)   --->   "%buf_0_1_1 = phi i8 [ %buf_0_1, %1 ], [ %buf_0_1_2, %5 ]" [buf4bug2.cpp:234->buf4bug2.cpp:280]   --->   Operation 42 'phi' 'buf_0_1_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%buf_0_0_1 = phi i8 [ %buf_0_0, %1 ], [ %buf_0_0_2, %5 ]" [buf4bug2.cpp:234->buf4bug2.cpp:280]   --->   Operation 43 'phi' 'buf_0_0_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%j_1 = phi i2 [ 0, %1 ], [ %j_4, %5 ]"   --->   Operation 44 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/1] (0.93ns)   --->   "%exitcond3 = icmp eq i2 %j_1, -2" [buf4bug2.cpp:270]   --->   Operation 45 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 46 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 47 [1/1] (1.58ns)   --->   "%j_4 = add i2 %j_1, 1" [buf4bug2.cpp:270]   --->   Operation 47 'add' 'j_4' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader82.0, label %3" [buf4bug2.cpp:270]   --->   Operation 48 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str13) nounwind" [buf4bug2.cpp:270]   --->   Operation 49 'specloopname' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str13)" [buf4bug2.cpp:270]   --->   Operation 50 'specregionbegin' 'tmp_3' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_1 = shl i2 %j_1, 1" [buf4bug2.cpp:273]   --->   Operation 51 'shl' 'tmp_1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 52 [1/1] (1.66ns)   --->   "br label %4" [buf4bug2.cpp:271]   --->   Operation 52 'br' <Predicate = (!exitcond3)> <Delay = 1.66>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%buf_1_0_load = load i8* %buf_1_0" [buf4bug2.cpp:234->buf4bug2.cpp:280]   --->   Operation 53 'load' 'buf_1_0_load' <Predicate = (exitcond3)> <Delay = 0.00>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%buf_1_1_load = load i8* %buf_1_1" [buf4bug2.cpp:234->buf4bug2.cpp:280]   --->   Operation 54 'load' 'buf_1_1_load' <Predicate = (exitcond3)> <Delay = 0.00>
ST_6 : Operation 55 [2/2] (1.66ns)   --->   "%call_ret4 = call fastcc { i8, i8 } @aes256_encrypt_ecb([32 x i8]* %local_key_0, i8 %buf_0_0_1, i8 %buf_0_1_1)" [buf4bug2.cpp:234->buf4bug2.cpp:280]   --->   Operation 55 'call' 'call_ret4' <Predicate = (exitcond3)> <Delay = 1.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 56 [2/2] (1.66ns)   --->   "%call_ret = call fastcc { i8, i8 } @aes256_encrypt_ecb([32 x i8]* %local_key_1, i8 %buf_1_0_load, i8 %buf_1_1_load)" [buf4bug2.cpp:234->buf4bug2.cpp:280]   --->   Operation 56 'call' 'call_ret' <Predicate = (exitcond3)> <Delay = 1.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 5> <Delay = 3.73>
ST_7 : Operation 57 [1/1] (0.00ns)   --->   "%buf_0_1_2 = phi i8 [ %buf_0_1_1, %3 ], [ %buf_1_1_2, %branch2 ]"   --->   Operation 57 'phi' 'buf_0_1_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 58 [1/1] (0.00ns)   --->   "%buf_0_0_2 = phi i8 [ %buf_0_0_1, %3 ], [ %buf_1_1_3, %branch2 ]"   --->   Operation 58 'phi' 'buf_0_0_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 59 [1/1] (0.00ns)   --->   "%k = phi i2 [ 0, %3 ], [ %k_2, %branch2 ]"   --->   Operation 59 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 60 [1/1] (0.93ns)   --->   "%exitcond5 = icmp eq i2 %k, -2" [buf4bug2.cpp:271]   --->   Operation 60 'icmp' 'exitcond5' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 61 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [1/1] (1.58ns)   --->   "%k_2 = add i2 %k, 1" [buf4bug2.cpp:271]   --->   Operation 62 'add' 'k_2' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %5, label %branch2" [buf4bug2.cpp:271]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 64 [1/1] (1.58ns)   --->   "%tmp7 = add i2 %k, %tmp_1" [buf4bug2.cpp:271]   --->   Operation 64 'add' 'tmp7' <Predicate = (!exitcond5)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%sum3_cast = zext i2 %tmp7 to i64" [buf4bug2.cpp:271]   --->   Operation 65 'zext' 'sum3_cast' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (0.00ns)   --->   "%data_addr = getelementptr [16 x i8]* %data, i64 0, i64 %sum3_cast" [buf4bug2.cpp:273]   --->   Operation 66 'getelementptr' 'data_addr' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_7 : Operation 67 [2/2] (2.15ns)   --->   "%buf_0_1_5 = load i8* %data_addr, align 1" [buf4bug2.cpp:273]   --->   Operation 67 'load' 'buf_0_1_5' <Predicate = (!exitcond5)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_7 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_5 = trunc i2 %k to i1" [buf4bug2.cpp:271]   --->   Operation 68 'trunc' 'tmp_5' <Predicate = (!exitcond5)> <Delay = 0.00>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str13, i32 %tmp_3)" [buf4bug2.cpp:277]   --->   Operation 69 'specregionend' 'empty_7' <Predicate = (exitcond5)> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "br label %2" [buf4bug2.cpp:270]   --->   Operation 70 'br' <Predicate = (exitcond5)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 3.52>
ST_8 : Operation 71 [1/2] (2.15ns)   --->   "%buf_0_1_5 = load i8* %data_addr, align 1" [buf4bug2.cpp:273]   --->   Operation 71 'load' 'buf_0_1_5' <Predicate = true> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_8 : Operation 72 [1/1] (1.37ns)   --->   "%buf_1_1_2 = select i1 %tmp_5, i8 %buf_0_1_5, i8 %buf_0_1_2" [buf4bug2.cpp:273]   --->   Operation 72 'select' 'buf_1_1_2' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (1.37ns)   --->   "%buf_1_1_3 = select i1 %tmp_5, i8 %buf_0_0_2, i8 %buf_0_1_5" [buf4bug2.cpp:273]   --->   Operation 73 'select' 'buf_1_1_3' <Predicate = true> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "br label %4" [buf4bug2.cpp:271]   --->   Operation 74 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 1.66>
ST_9 : Operation 75 [1/2] (0.00ns)   --->   "%call_ret4 = call fastcc { i8, i8 } @aes256_encrypt_ecb([32 x i8]* %local_key_0, i8 %buf_0_0_1, i8 %buf_0_1_1)" [buf4bug2.cpp:234->buf4bug2.cpp:280]   --->   Operation 75 'call' 'call_ret4' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%buf_0_0_3 = extractvalue { i8, i8 } %call_ret4, 0" [buf4bug2.cpp:234->buf4bug2.cpp:280]   --->   Operation 76 'extractvalue' 'buf_0_0_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 77 [1/1] (0.00ns)   --->   "%buf_0_1_3 = extractvalue { i8, i8 } %call_ret4, 1" [buf4bug2.cpp:234->buf4bug2.cpp:280]   --->   Operation 77 'extractvalue' 'buf_0_1_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 78 [1/2] (0.00ns)   --->   "%call_ret = call fastcc { i8, i8 } @aes256_encrypt_ecb([32 x i8]* %local_key_1, i8 %buf_1_0_load, i8 %buf_1_1_load)" [buf4bug2.cpp:234->buf4bug2.cpp:280]   --->   Operation 78 'call' 'call_ret' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 79 [1/1] (0.00ns)   --->   "%buf_1_0_1 = extractvalue { i8, i8 } %call_ret, 0" [buf4bug2.cpp:234->buf4bug2.cpp:280]   --->   Operation 79 'extractvalue' 'buf_1_0_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%buf_1_1_1 = extractvalue { i8, i8 } %call_ret, 1" [buf4bug2.cpp:234->buf4bug2.cpp:280]   --->   Operation 80 'extractvalue' 'buf_1_1_1' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "store i8 %buf_1_1_1, i8* %buf_1_1" [buf4bug2.cpp:234->buf4bug2.cpp:280]   --->   Operation 81 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "store i8 %buf_1_0_1, i8* %buf_1_0" [buf4bug2.cpp:234->buf4bug2.cpp:280]   --->   Operation 82 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (1.66ns)   --->   "br label %.preheader" [buf4bug2.cpp:282]   --->   Operation 83 'br' <Predicate = true> <Delay = 1.66>

State 10 <SV = 6> <Delay = 1.97>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%j_3 = phi i2 [ %j_5, %8 ], [ 0, %.preheader82.0 ]"   --->   Operation 84 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.93ns)   --->   "%exitcond6 = icmp eq i2 %j_3, -2" [buf4bug2.cpp:282]   --->   Operation 85 'icmp' 'exitcond6' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 86 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (1.58ns)   --->   "%j_5 = add i2 %j_3, 1" [buf4bug2.cpp:282]   --->   Operation 87 'add' 'j_5' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "br i1 %exitcond6, label %9, label %6" [buf4bug2.cpp:282]   --->   Operation 88 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str15) nounwind" [buf4bug2.cpp:282]   --->   Operation 89 'specloopname' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_10 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_8 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str15)" [buf4bug2.cpp:282]   --->   Operation 90 'specregionbegin' 'tmp_8' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_10 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_4 = shl i2 %j_3, 1" [buf4bug2.cpp:285]   --->   Operation 91 'shl' 'tmp_4' <Predicate = (!exitcond6)> <Delay = 0.00>
ST_10 : Operation 92 [1/1] (1.66ns)   --->   "br label %7" [buf4bug2.cpp:283]   --->   Operation 92 'br' <Predicate = (!exitcond6)> <Delay = 1.66>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str12, i32 %tmp_2)" [buf4bug2.cpp:290]   --->   Operation 93 'specregionend' 'empty_11' <Predicate = (exitcond6)> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "br label %.preheader1" [buf4bug2.cpp:269]   --->   Operation 94 'br' <Predicate = (exitcond6)> <Delay = 0.00>

State 11 <SV = 7> <Delay = 3.73>
ST_11 : Operation 95 [1/1] (0.00ns)   --->   "%k_1 = phi i2 [ 0, %6 ], [ %k_3, %_ifconv ]"   --->   Operation 95 'phi' 'k_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 96 [1/1] (0.93ns)   --->   "%exitcond = icmp eq i2 %k_1, -2" [buf4bug2.cpp:283]   --->   Operation 96 'icmp' 'exitcond' <Predicate = true> <Delay = 0.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 97 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 97 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 98 [1/1] (1.58ns)   --->   "%k_3 = add i2 %k_1, 1" [buf4bug2.cpp:283]   --->   Operation 98 'add' 'k_3' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 99 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %8, label %_ifconv" [buf4bug2.cpp:283]   --->   Operation 99 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_6 = trunc i2 %k_1 to i1" [buf4bug2.cpp:283]   --->   Operation 100 'trunc' 'tmp_6' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 101 [1/1] (1.37ns)   --->   "%buf_0_load_phi = select i1 %tmp_6, i8 %buf_0_1_3, i8 %buf_0_0_3" [buf4bug2.cpp:285]   --->   Operation 101 'select' 'buf_0_load_phi' <Predicate = (!exitcond)> <Delay = 1.37> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 102 [1/1] (1.58ns)   --->   "%tmp8 = add i2 %k_1, %tmp_4" [buf4bug2.cpp:283]   --->   Operation 102 'add' 'tmp8' <Predicate = (!exitcond)> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 103 [1/1] (0.00ns)   --->   "%sum5_cast = zext i2 %tmp8 to i64" [buf4bug2.cpp:283]   --->   Operation 103 'zext' 'sum5_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 104 [1/1] (0.00ns)   --->   "%data_addr_1 = getelementptr [16 x i8]* %data, i64 0, i64 %sum5_cast" [buf4bug2.cpp:285]   --->   Operation 104 'getelementptr' 'data_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 105 [1/1] (2.15ns)   --->   "store i8 %buf_0_load_phi, i8* %data_addr_1, align 1" [buf4bug2.cpp:285]   --->   Operation 105 'store' <Predicate = (!exitcond)> <Delay = 2.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_11 : Operation 106 [1/1] (0.00ns)   --->   "br label %7" [buf4bug2.cpp:283]   --->   Operation 106 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str15, i32 %tmp_8)" [buf4bug2.cpp:289]   --->   Operation 107 'specregionend' 'empty_10' <Predicate = (exitcond)> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "br label %.preheader" [buf4bug2.cpp:282]   --->   Operation 108 'br' <Predicate = (exitcond)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ sbox]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
local_key_0      (alloca           ) [ 001111111111]
local_key_1      (alloca           ) [ 001111111111]
StgValue_14      (br               ) [ 011100000000]
j                (phi              ) [ 001000000000]
exitcond2        (icmp             ) [ 001100000000]
empty            (speclooptripcount) [ 000000000000]
j_2              (add              ) [ 011100000000]
StgValue_19      (br               ) [ 000000000000]
tmp_7            (zext             ) [ 001100000000]
local_key_0_addr (getelementptr    ) [ 001100000000]
tmp              (specregionbegin  ) [ 000000000000]
StgValue_24      (specpipeline     ) [ 000000000000]
local_key_0_load (load             ) [ 000000000000]
local_key_1_addr (getelementptr    ) [ 000000000000]
StgValue_27      (store            ) [ 000000000000]
empty_3          (specregionend    ) [ 000000000000]
StgValue_29      (br               ) [ 011100000000]
buf_1_0          (alloca           ) [ 000001111111]
buf_1_1          (alloca           ) [ 000001111111]
StgValue_32      (br               ) [ 000011111111]
buf_0_1          (phi              ) [ 000001111000]
buf_0_0          (phi              ) [ 000001111000]
i_2              (phi              ) [ 000001111111]
empty_4          (speclooptripcount) [ 000000000000]
StgValue_37      (br               ) [ 000000000000]
StgValue_38      (specloopname     ) [ 000000000000]
tmp_2            (specregionbegin  ) [ 000000111111]
StgValue_40      (br               ) [ 000001111111]
StgValue_41      (ret              ) [ 000000000000]
buf_0_1_1        (phi              ) [ 000000111100]
buf_0_0_1        (phi              ) [ 000000111100]
j_1              (phi              ) [ 000000100000]
exitcond3        (icmp             ) [ 000001111111]
empty_5          (speclooptripcount) [ 000000000000]
j_4              (add              ) [ 000001111111]
StgValue_48      (br               ) [ 000000000000]
StgValue_49      (specloopname     ) [ 000000000000]
tmp_3            (specregionbegin  ) [ 000000011000]
tmp_1            (shl              ) [ 000000011000]
StgValue_52      (br               ) [ 000001111111]
buf_1_0_load     (load             ) [ 000000000100]
buf_1_1_load     (load             ) [ 000000000100]
buf_0_1_2        (phi              ) [ 000001111111]
buf_0_0_2        (phi              ) [ 000001111111]
k                (phi              ) [ 000000010000]
exitcond5        (icmp             ) [ 000001111111]
empty_6          (speclooptripcount) [ 000000000000]
k_2              (add              ) [ 000001111111]
StgValue_63      (br               ) [ 000000000000]
tmp7             (add              ) [ 000000000000]
sum3_cast        (zext             ) [ 000000000000]
data_addr        (getelementptr    ) [ 000000001000]
tmp_5            (trunc            ) [ 000000001000]
empty_7          (specregionend    ) [ 000000000000]
StgValue_70      (br               ) [ 000001111111]
buf_0_1_5        (load             ) [ 000000000000]
buf_1_1_2        (select           ) [ 000001111111]
buf_1_1_3        (select           ) [ 000001111111]
StgValue_74      (br               ) [ 000001111111]
call_ret4        (call             ) [ 000000000000]
buf_0_0_3        (extractvalue     ) [ 000011000011]
buf_0_1_3        (extractvalue     ) [ 000011000011]
call_ret         (call             ) [ 000000000000]
buf_1_0_1        (extractvalue     ) [ 000000000000]
buf_1_1_1        (extractvalue     ) [ 000000000000]
StgValue_81      (store            ) [ 000000000000]
StgValue_82      (store            ) [ 000000000000]
StgValue_83      (br               ) [ 000001111111]
j_3              (phi              ) [ 000000000010]
exitcond6        (icmp             ) [ 000001111111]
empty_8          (speclooptripcount) [ 000000000000]
j_5              (add              ) [ 000001111111]
StgValue_88      (br               ) [ 000000000000]
StgValue_89      (specloopname     ) [ 000000000000]
tmp_8            (specregionbegin  ) [ 000000000001]
tmp_4            (shl              ) [ 000000000001]
StgValue_92      (br               ) [ 000001111111]
empty_11         (specregionend    ) [ 000000000000]
StgValue_94      (br               ) [ 000011111111]
k_1              (phi              ) [ 000000000001]
exitcond         (icmp             ) [ 000001111111]
empty_9          (speclooptripcount) [ 000000000000]
k_3              (add              ) [ 000001111111]
StgValue_99      (br               ) [ 000000000000]
tmp_6            (trunc            ) [ 000000000000]
buf_0_load_phi   (select           ) [ 000000000000]
tmp8             (add              ) [ 000000000000]
sum5_cast        (zext             ) [ 000000000000]
data_addr_1      (getelementptr    ) [ 000000000000]
StgValue_105     (store            ) [ 000000000000]
StgValue_106     (br               ) [ 000001111111]
empty_10         (specregionend    ) [ 000000000000]
StgValue_108     (br               ) [ 000001111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sbox">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sbox"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str10"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str12"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str13"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="aes256_encrypt_ecb"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str15"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="local_key_0_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_key_0/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="local_key_1_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_key_1/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="buf_1_0_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_1_0/4 "/>
</bind>
</comp>

<comp id="70" class="1004" name="buf_1_1_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_1_1/4 "/>
</bind>
</comp>

<comp id="74" class="1004" name="local_key_0_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="6" slack="0"/>
<pin id="78" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_key_0_addr/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_access_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="5" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="83" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="84" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="local_key_0_load/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="local_key_1_addr_gep_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="88" dir="0" index="1" bw="1" slack="0"/>
<pin id="89" dir="0" index="2" bw="6" slack="1"/>
<pin id="90" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_key_1_addr/3 "/>
</bind>
</comp>

<comp id="92" class="1004" name="StgValue_27_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="5" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_27/3 "/>
</bind>
</comp>

<comp id="99" class="1004" name="data_addr_gep_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="8" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="0" index="2" bw="2" slack="0"/>
<pin id="103" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/7 "/>
</bind>
</comp>

<comp id="106" class="1004" name="grp_access_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buf_0_1_5/7 StgValue_105/11 "/>
</bind>
</comp>

<comp id="112" class="1004" name="data_addr_1_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="8" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="2" slack="0"/>
<pin id="116" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr_1/11 "/>
</bind>
</comp>

<comp id="120" class="1005" name="j_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="6" slack="1"/>
<pin id="122" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="j_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="6" slack="0"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="1" slack="1"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/2 "/>
</bind>
</comp>

<comp id="131" class="1005" name="buf_0_1_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8" slack="1"/>
<pin id="133" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_1 (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="buf_0_1_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="1"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="1" slack="1"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_0_1/5 "/>
</bind>
</comp>

<comp id="143" class="1005" name="buf_0_0_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="8" slack="1"/>
<pin id="145" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_0 (phireg) "/>
</bind>
</comp>

<comp id="147" class="1004" name="buf_0_0_phi_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8" slack="1"/>
<pin id="149" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="1" slack="1"/>
<pin id="151" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_0_0/5 "/>
</bind>
</comp>

<comp id="155" class="1005" name="i_2_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="160" class="1004" name="i_2_phi_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="1" slack="1"/>
<pin id="162" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="1" slack="1"/>
<pin id="164" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="4" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/5 "/>
</bind>
</comp>

<comp id="168" class="1005" name="buf_0_1_1_reg_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="1"/>
<pin id="170" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_1_1 (phireg) "/>
</bind>
</comp>

<comp id="171" class="1004" name="buf_0_1_1_phi_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="1"/>
<pin id="173" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="174" dir="0" index="2" bw="8" slack="1"/>
<pin id="175" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_0_1_1/6 "/>
</bind>
</comp>

<comp id="179" class="1005" name="buf_0_0_1_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="1"/>
<pin id="181" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_0_1 (phireg) "/>
</bind>
</comp>

<comp id="182" class="1004" name="buf_0_0_1_phi_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="8" slack="1"/>
<pin id="184" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="8" slack="1"/>
<pin id="186" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_0_0_1/6 "/>
</bind>
</comp>

<comp id="190" class="1005" name="j_1_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="2" slack="1"/>
<pin id="192" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="194" class="1004" name="j_1_phi_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="1"/>
<pin id="196" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="197" dir="0" index="2" bw="2" slack="0"/>
<pin id="198" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/6 "/>
</bind>
</comp>

<comp id="201" class="1005" name="buf_0_1_2_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="8" slack="1"/>
<pin id="203" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_1_2 (phireg) "/>
</bind>
</comp>

<comp id="205" class="1004" name="buf_0_1_2_phi_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="8" slack="1"/>
<pin id="207" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="8" slack="1"/>
<pin id="209" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="210" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_0_1_2/7 "/>
</bind>
</comp>

<comp id="213" class="1005" name="buf_0_0_2_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="8" slack="1"/>
<pin id="215" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_0_2 (phireg) "/>
</bind>
</comp>

<comp id="217" class="1004" name="buf_0_0_2_phi_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="1"/>
<pin id="219" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="8" slack="1"/>
<pin id="221" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="222" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="buf_0_0_2/7 "/>
</bind>
</comp>

<comp id="225" class="1005" name="k_reg_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="2" slack="1"/>
<pin id="227" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="229" class="1004" name="k_phi_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="1"/>
<pin id="231" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="2" slack="0"/>
<pin id="233" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/7 "/>
</bind>
</comp>

<comp id="236" class="1005" name="j_3_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="2" slack="1"/>
<pin id="238" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="j_3 (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="j_3_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="2" slack="0"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="1" slack="1"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_3/10 "/>
</bind>
</comp>

<comp id="247" class="1005" name="k_1_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="2" slack="1"/>
<pin id="249" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="k_1_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="1" slack="1"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="2" slack="0"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/11 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_aes256_encrypt_ecb_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="0"/>
<pin id="260" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="8" slack="0"/>
<pin id="262" dir="0" index="3" bw="8" slack="0"/>
<pin id="263" dir="0" index="4" bw="8" slack="0"/>
<pin id="264" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4/6 "/>
</bind>
</comp>

<comp id="269" class="1004" name="grp_aes256_encrypt_ecb_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="16" slack="0"/>
<pin id="271" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="8" slack="0"/>
<pin id="273" dir="0" index="3" bw="8" slack="0"/>
<pin id="274" dir="0" index="4" bw="8" slack="0"/>
<pin id="275" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/6 "/>
</bind>
</comp>

<comp id="278" class="1004" name="exitcond2_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="6" slack="0"/>
<pin id="280" dir="0" index="1" bw="6" slack="0"/>
<pin id="281" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="j_2_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="6" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="tmp_7_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="6" slack="0"/>
<pin id="292" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="exitcond3_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="2" slack="0"/>
<pin id="297" dir="0" index="1" bw="2" slack="0"/>
<pin id="298" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/6 "/>
</bind>
</comp>

<comp id="301" class="1004" name="j_4_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="2" slack="0"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_4/6 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp_1_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="2" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_1/6 "/>
</bind>
</comp>

<comp id="313" class="1004" name="buf_1_0_load_load_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="8" slack="2"/>
<pin id="315" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_1_0_load/6 "/>
</bind>
</comp>

<comp id="317" class="1004" name="buf_1_1_load_load_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="2"/>
<pin id="319" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buf_1_1_load/6 "/>
</bind>
</comp>

<comp id="321" class="1004" name="exitcond5_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="2" slack="0"/>
<pin id="323" dir="0" index="1" bw="2" slack="0"/>
<pin id="324" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/7 "/>
</bind>
</comp>

<comp id="327" class="1004" name="k_2_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="2" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_2/7 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp7_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="2" slack="0"/>
<pin id="335" dir="0" index="1" bw="2" slack="1"/>
<pin id="336" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/7 "/>
</bind>
</comp>

<comp id="338" class="1004" name="sum3_cast_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="2" slack="0"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum3_cast/7 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_5_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="2" slack="0"/>
<pin id="345" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="347" class="1004" name="buf_1_1_2_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="1" slack="1"/>
<pin id="349" dir="0" index="1" bw="8" slack="0"/>
<pin id="350" dir="0" index="2" bw="8" slack="1"/>
<pin id="351" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_1_1_2/8 "/>
</bind>
</comp>

<comp id="354" class="1004" name="buf_1_1_3_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="1"/>
<pin id="356" dir="0" index="1" bw="8" slack="1"/>
<pin id="357" dir="0" index="2" bw="8" slack="0"/>
<pin id="358" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_1_1_3/8 "/>
</bind>
</comp>

<comp id="361" class="1004" name="buf_0_0_3_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="16" slack="0"/>
<pin id="363" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_0_0_3/9 "/>
</bind>
</comp>

<comp id="365" class="1004" name="buf_0_1_3_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="16" slack="0"/>
<pin id="367" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_0_1_3/9 "/>
</bind>
</comp>

<comp id="369" class="1004" name="buf_1_0_1_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="16" slack="0"/>
<pin id="371" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_1_0_1/9 "/>
</bind>
</comp>

<comp id="373" class="1004" name="buf_1_1_1_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="16" slack="0"/>
<pin id="375" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="buf_1_1_1/9 "/>
</bind>
</comp>

<comp id="377" class="1004" name="StgValue_81_store_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="0"/>
<pin id="379" dir="0" index="1" bw="8" slack="3"/>
<pin id="380" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_81/9 "/>
</bind>
</comp>

<comp id="382" class="1004" name="StgValue_82_store_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="0"/>
<pin id="384" dir="0" index="1" bw="8" slack="3"/>
<pin id="385" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_82/9 "/>
</bind>
</comp>

<comp id="387" class="1004" name="exitcond6_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="2" slack="0"/>
<pin id="389" dir="0" index="1" bw="2" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond6/10 "/>
</bind>
</comp>

<comp id="393" class="1004" name="j_5_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="2" slack="0"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_5/10 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_4_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="2" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_4/10 "/>
</bind>
</comp>

<comp id="405" class="1004" name="exitcond_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="2" slack="0"/>
<pin id="407" dir="0" index="1" bw="2" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/11 "/>
</bind>
</comp>

<comp id="411" class="1004" name="k_3_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="2" slack="0"/>
<pin id="413" dir="0" index="1" bw="1" slack="0"/>
<pin id="414" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_3/11 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_6_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="2" slack="0"/>
<pin id="419" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_6/11 "/>
</bind>
</comp>

<comp id="421" class="1004" name="buf_0_load_phi_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="8" slack="2"/>
<pin id="424" dir="0" index="2" bw="8" slack="2"/>
<pin id="425" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buf_0_load_phi/11 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp8_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="2" slack="0"/>
<pin id="430" dir="0" index="1" bw="2" slack="1"/>
<pin id="431" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp8/11 "/>
</bind>
</comp>

<comp id="433" class="1004" name="sum5_cast_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="2" slack="0"/>
<pin id="435" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum5_cast/11 "/>
</bind>
</comp>

<comp id="438" class="1005" name="exitcond2_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="1"/>
<pin id="440" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond2 "/>
</bind>
</comp>

<comp id="442" class="1005" name="j_2_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="6" slack="0"/>
<pin id="444" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="447" class="1005" name="tmp_7_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="64" slack="1"/>
<pin id="449" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="452" class="1005" name="local_key_0_addr_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="5" slack="1"/>
<pin id="454" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="local_key_0_addr "/>
</bind>
</comp>

<comp id="457" class="1005" name="buf_1_0_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="2"/>
<pin id="459" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="buf_1_0 "/>
</bind>
</comp>

<comp id="463" class="1005" name="buf_1_1_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="2"/>
<pin id="465" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="buf_1_1 "/>
</bind>
</comp>

<comp id="472" class="1005" name="j_4_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="2" slack="0"/>
<pin id="474" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_4 "/>
</bind>
</comp>

<comp id="477" class="1005" name="tmp_1_reg_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="2" slack="1"/>
<pin id="479" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="482" class="1005" name="buf_1_0_load_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="8" slack="1"/>
<pin id="484" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_0_load "/>
</bind>
</comp>

<comp id="487" class="1005" name="buf_1_1_load_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="8" slack="1"/>
<pin id="489" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_1_load "/>
</bind>
</comp>

<comp id="495" class="1005" name="k_2_reg_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="2" slack="0"/>
<pin id="497" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_2 "/>
</bind>
</comp>

<comp id="500" class="1005" name="data_addr_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="4" slack="1"/>
<pin id="502" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

<comp id="505" class="1005" name="tmp_5_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="1"/>
<pin id="507" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="511" class="1005" name="buf_1_1_2_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="8" slack="1"/>
<pin id="513" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_1_2 "/>
</bind>
</comp>

<comp id="516" class="1005" name="buf_1_1_3_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="1"/>
<pin id="518" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_1_1_3 "/>
</bind>
</comp>

<comp id="521" class="1005" name="buf_0_0_3_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="8" slack="1"/>
<pin id="523" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_0_3 "/>
</bind>
</comp>

<comp id="527" class="1005" name="buf_0_1_3_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="8" slack="1"/>
<pin id="529" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buf_0_1_3 "/>
</bind>
</comp>

<comp id="536" class="1005" name="j_5_reg_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="2" slack="0"/>
<pin id="538" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j_5 "/>
</bind>
</comp>

<comp id="541" class="1005" name="tmp_4_reg_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="2" slack="1"/>
<pin id="543" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="549" class="1005" name="k_3_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="2" slack="0"/>
<pin id="551" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="k_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="4" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="26" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="26" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="16" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="74" pin="3"/><net_sink comp="80" pin=0"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="97"><net_src comp="80" pin="3"/><net_sink comp="92" pin=1"/></net>

<net id="98"><net_src comp="86" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="104"><net_src comp="0" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="105"><net_src comp="16" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="111"><net_src comp="99" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="117"><net_src comp="0" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="16" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="112" pin="3"/><net_sink comp="106" pin=0"/></net>

<net id="123"><net_src comp="6" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="120" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="134"><net_src comp="34" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="142"><net_src comp="135" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="146"><net_src comp="34" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="153"><net_src comp="143" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="154"><net_src comp="147" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="158"><net_src comp="36" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="38" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="166"><net_src comp="155" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="167"><net_src comp="155" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="177"><net_src comp="131" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="178"><net_src comp="171" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="188"><net_src comp="143" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="182" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="193"><net_src comp="44" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="200"><net_src comp="190" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="201" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="211"><net_src comp="168" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="212"><net_src comp="205" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="216"><net_src comp="213" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="223"><net_src comp="179" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="217" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="228"><net_src comp="44" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="225" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="44" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="236" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="250"><net_src comp="44" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="247" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="265"><net_src comp="54" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="266"><net_src comp="182" pin="4"/><net_sink comp="258" pin=2"/></net>

<net id="267"><net_src comp="171" pin="4"/><net_sink comp="258" pin=3"/></net>

<net id="268"><net_src comp="2" pin="0"/><net_sink comp="258" pin=4"/></net>

<net id="276"><net_src comp="54" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="277"><net_src comp="2" pin="0"/><net_sink comp="269" pin=4"/></net>

<net id="282"><net_src comp="124" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="283"><net_src comp="8" pin="0"/><net_sink comp="278" pin=1"/></net>

<net id="288"><net_src comp="124" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="14" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="124" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="299"><net_src comp="194" pin="4"/><net_sink comp="295" pin=0"/></net>

<net id="300"><net_src comp="46" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="305"><net_src comp="194" pin="4"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="50" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="194" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="50" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="313" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="320"><net_src comp="317" pin="1"/><net_sink comp="269" pin=3"/></net>

<net id="325"><net_src comp="229" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="46" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="331"><net_src comp="229" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="50" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="229" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="341"><net_src comp="333" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="99" pin=2"/></net>

<net id="346"><net_src comp="229" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="352"><net_src comp="106" pin="3"/><net_sink comp="347" pin=1"/></net>

<net id="353"><net_src comp="201" pin="1"/><net_sink comp="347" pin=2"/></net>

<net id="359"><net_src comp="213" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="360"><net_src comp="106" pin="3"/><net_sink comp="354" pin=2"/></net>

<net id="364"><net_src comp="258" pin="5"/><net_sink comp="361" pin=0"/></net>

<net id="368"><net_src comp="258" pin="5"/><net_sink comp="365" pin=0"/></net>

<net id="372"><net_src comp="269" pin="5"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="269" pin="5"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="373" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="386"><net_src comp="369" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="391"><net_src comp="240" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="46" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="240" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="50" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="240" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="50" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="251" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="46" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="251" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="50" pin="0"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="251" pin="4"/><net_sink comp="417" pin=0"/></net>

<net id="426"><net_src comp="417" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="421" pin="3"/><net_sink comp="106" pin=1"/></net>

<net id="432"><net_src comp="251" pin="4"/><net_sink comp="428" pin=0"/></net>

<net id="436"><net_src comp="428" pin="2"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="441"><net_src comp="278" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="284" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="450"><net_src comp="290" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="455"><net_src comp="74" pin="3"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="460"><net_src comp="66" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="462"><net_src comp="457" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="466"><net_src comp="70" pin="1"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="468"><net_src comp="463" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="475"><net_src comp="301" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="480"><net_src comp="307" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="481"><net_src comp="477" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="485"><net_src comp="313" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="490"><net_src comp="317" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="269" pin=3"/></net>

<net id="498"><net_src comp="327" pin="2"/><net_sink comp="495" pin=0"/></net>

<net id="499"><net_src comp="495" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="503"><net_src comp="99" pin="3"/><net_sink comp="500" pin=0"/></net>

<net id="504"><net_src comp="500" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="508"><net_src comp="343" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="510"><net_src comp="505" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="514"><net_src comp="347" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="519"><net_src comp="354" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="524"><net_src comp="361" pin="1"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="526"><net_src comp="521" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="530"><net_src comp="365" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="532"><net_src comp="527" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="539"><net_src comp="393" pin="2"/><net_sink comp="536" pin=0"/></net>

<net id="540"><net_src comp="536" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="544"><net_src comp="399" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="545"><net_src comp="541" pin="1"/><net_sink comp="428" pin=1"/></net>

<net id="552"><net_src comp="411" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="251" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data | {11 }
 - Input state : 
	Port: workload : data | {7 8 }
	Port: workload : sbox | {6 9 }
  - Chain level:
	State 1
	State 2
		exitcond2 : 1
		j_2 : 1
		StgValue_19 : 2
		tmp_7 : 1
		local_key_0_addr : 2
		local_key_0_load : 3
	State 3
		StgValue_27 : 1
		empty_3 : 1
	State 4
	State 5
		StgValue_37 : 1
	State 6
		exitcond3 : 1
		j_4 : 1
		StgValue_48 : 2
		tmp_1 : 1
		call_ret4 : 1
		call_ret : 1
	State 7
		exitcond5 : 1
		k_2 : 1
		StgValue_63 : 2
		tmp7 : 1
		sum3_cast : 2
		data_addr : 3
		buf_0_1_5 : 4
		tmp_5 : 1
	State 8
		buf_1_1_2 : 1
		buf_1_1_3 : 1
	State 9
		buf_0_0_3 : 1
		buf_0_1_3 : 1
		buf_1_0_1 : 1
		buf_1_1_1 : 1
		StgValue_81 : 2
		StgValue_82 : 2
	State 10
		exitcond6 : 1
		j_5 : 1
		StgValue_88 : 2
		tmp_4 : 1
	State 11
		exitcond : 1
		k_3 : 1
		StgValue_99 : 2
		tmp_6 : 1
		buf_0_load_phi : 2
		tmp8 : 1
		sum5_cast : 2
		data_addr_1 : 3
		StgValue_105 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|---------|
| Operation|        Functional Unit        |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|---------|
|   call   | grp_aes256_encrypt_ecb_fu_258 |    1    |  8.4095 |   379   |   255   |
|          | grp_aes256_encrypt_ecb_fu_269 |    1    |  8.4095 |   379   |   255   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |           j_2_fu_284          |    0    |    0    |    0    |    15   |
|          |           j_4_fu_301          |    0    |    0    |    0    |    10   |
|          |           k_2_fu_327          |    0    |    0    |    0    |    10   |
|    add   |          tmp7_fu_333          |    0    |    0    |    0    |    10   |
|          |           j_5_fu_393          |    0    |    0    |    0    |    10   |
|          |           k_3_fu_411          |    0    |    0    |    0    |    10   |
|          |          tmp8_fu_428          |    0    |    0    |    0    |    10   |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        exitcond2_fu_278       |    0    |    0    |    0    |    11   |
|          |        exitcond3_fu_295       |    0    |    0    |    0    |    8    |
|   icmp   |        exitcond5_fu_321       |    0    |    0    |    0    |    8    |
|          |        exitcond6_fu_387       |    0    |    0    |    0    |    8    |
|          |        exitcond_fu_405        |    0    |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        buf_1_1_2_fu_347       |    0    |    0    |    0    |    8    |
|  select  |        buf_1_1_3_fu_354       |    0    |    0    |    0    |    8    |
|          |     buf_0_load_phi_fu_421     |    0    |    0    |    0    |    8    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |          tmp_7_fu_290         |    0    |    0    |    0    |    0    |
|   zext   |        sum3_cast_fu_338       |    0    |    0    |    0    |    0    |
|          |        sum5_cast_fu_433       |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|    shl   |          tmp_1_fu_307         |    0    |    0    |    0    |    0    |
|          |          tmp_4_fu_399         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   trunc  |          tmp_5_fu_343         |    0    |    0    |    0    |    0    |
|          |          tmp_6_fu_417         |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|          |        buf_0_0_3_fu_361       |    0    |    0    |    0    |    0    |
|extractvalue|        buf_0_1_3_fu_365       |    0    |    0    |    0    |    0    |
|          |        buf_1_0_1_fu_369       |    0    |    0    |    0    |    0    |
|          |        buf_1_1_1_fu_373       |    0    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|---------|
|   Total  |                               |    2    |  16.819 |   758   |   652   |
|----------|-------------------------------|---------|---------|---------|---------|

Memories:
+-----------+--------+--------+--------+
|           |  BRAM  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|local_key_0|    0   |   16   |    4   |
|local_key_1|    0   |   16   |    4   |
+-----------+--------+--------+--------+
|   Total   |    0   |   32   |    8   |
+-----------+--------+--------+--------+

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    buf_0_0_1_reg_179   |    8   |
|    buf_0_0_2_reg_213   |    8   |
|    buf_0_0_3_reg_521   |    8   |
|     buf_0_0_reg_143    |    8   |
|    buf_0_1_1_reg_168   |    8   |
|    buf_0_1_2_reg_201   |    8   |
|    buf_0_1_3_reg_527   |    8   |
|     buf_0_1_reg_131    |    8   |
|  buf_1_0_load_reg_482  |    8   |
|     buf_1_0_reg_457    |    8   |
|    buf_1_1_2_reg_511   |    8   |
|    buf_1_1_3_reg_516   |    8   |
|  buf_1_1_load_reg_487  |    8   |
|     buf_1_1_reg_463    |    8   |
|    data_addr_reg_500   |    4   |
|    exitcond2_reg_438   |    1   |
|       i_2_reg_155      |    1   |
|       j_1_reg_190      |    2   |
|       j_2_reg_442      |    6   |
|       j_3_reg_236      |    2   |
|       j_4_reg_472      |    2   |
|       j_5_reg_536      |    2   |
|        j_reg_120       |    6   |
|       k_1_reg_247      |    2   |
|       k_2_reg_495      |    2   |
|       k_3_reg_549      |    2   |
|        k_reg_225       |    2   |
|local_key_0_addr_reg_452|    5   |
|      tmp_1_reg_477     |    2   |
|      tmp_4_reg_541     |    2   |
|      tmp_5_reg_505     |    1   |
|      tmp_7_reg_447     |   64   |
+------------------------+--------+
|          Total         |   220  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------|------|------|------|--------||---------||---------|
|              Comp             |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------|------|------|------|--------||---------||---------|
|        grp_access_fu_80       |  p0  |   2  |   5  |   10   ||    9    |
|       grp_access_fu_106       |  p0  |   3  |   4  |   12   ||    15   |
|        buf_0_1_reg_131        |  p0  |   2  |   8  |   16   ||    9    |
|        buf_0_0_reg_143        |  p0  |   2  |   8  |   16   ||    9    |
|          i_2_reg_155          |  p0  |   2  |   1  |    2   |
| grp_aes256_encrypt_ecb_fu_269 |  p2  |   2  |   8  |   16   ||    9    |
| grp_aes256_encrypt_ecb_fu_269 |  p3  |   2  |   8  |   16   ||    9    |
|-------------------------------|------|------|------|--------||---------||---------|
|             Total             |      |      |      |   88   || 11.6927 ||    60   |
|-------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |   16   |   758  |   652  |
|   Memory  |    0   |    -   |   32   |    8   |
|Multiplexer|    -   |   11   |    -   |   60   |
|  Register |    -   |    -   |   220  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |   28   |  1010  |   720  |
+-----------+--------+--------+--------+--------+
