-- Test Bench VHDL for IBM SMS ALD page 14.71.36.1
-- Title: F AR READOUT-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 9/7/2020 11:00:16 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_14_71_36_1_F_AR_READOUT_ACC_tb is
end ALD_14_71_36_1_F_AR_READOUT_ACC_tb;

architecture behavioral of ALD_14_71_36_1_F_AR_READOUT_ACC_tb is

	-- Component Declaration for the Unit Under Test (UUT)

	component ALD_14_71_36_1_F_AR_READOUT_ACC
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		MV_CE_RO_F_AR:	 in STD_LOGIC;
		PS_F_CYCLE_CTRL:	 in STD_LOGIC;
		PS_F_CH_OVLP_IN_PROCESS:	 in STD_LOGIC;
		MS_CONSOLE_INHIBIT_AR_RO:	 in STD_LOGIC;
		PS_STORE_ADDR_REG_OPS_RO_GATE:	 in STD_LOGIC;
		PS_F_SYMBOL_OP_MODIFIER:	 in STD_LOGIC;
		PS_RO_F_AR:	 out STD_LOGIC);
	end component;

	-- Inputs

	signal FPGA_CLK: STD_LOGIC := '0';
	signal MV_CE_RO_F_AR: STD_LOGIC := '1';
	signal PS_F_CYCLE_CTRL: STD_LOGIC := '0';
	signal PS_F_CH_OVLP_IN_PROCESS: STD_LOGIC := '0';
	signal MS_CONSOLE_INHIBIT_AR_RO: STD_LOGIC := '1';
	signal PS_STORE_ADDR_REG_OPS_RO_GATE: STD_LOGIC := '0';
	signal PS_F_SYMBOL_OP_MODIFIER: STD_LOGIC := '0';

	-- Outputs

	signal PS_RO_F_AR: STD_LOGIC;

-- START USER TEST BENCH DECLARATIONS

-- The user test bench declarations, if any, must be
-- placed AFTER the line starts with the first line of text 
-- with -- START USER TEST BENCH DECLARATIONS and ends
-- with the line containing -- END (and the rest of the line) below.
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

   constant HDL_C_BIT: integer := 7;
   constant HDL_WM_BIT: integer := 6;
   constant HDL_B_BIT: integer := 5;
   constant HDL_A_BIT: integer := 4;
   constant HDL_8_BIT: integer := 3;
   constant HDL_4_BIT: integer := 2;
   constant HDL_2_BIT: integer := 1;
   constant HDL_1_BIT: integer := 0;

procedure check1(
    checked: in STD_LOGIC;
    val: in STD_LOGIC;
    testname: in string;
    test: in string) is
    begin    
    assert checked = val report testname & " (" & test & ") failed." severity failure;
    end procedure;
      


   -- Your test bench declarations go here

-- END USER TEST BENCH DECLARATIONS
   

	begin

	-- Instantiate the Unit Under Test (UUT)

	UUT: ALD_14_71_36_1_F_AR_READOUT_ACC port map(
		FPGA_CLK => FPGA_CLK,
		MV_CE_RO_F_AR => MV_CE_RO_F_AR,
		PS_F_CYCLE_CTRL => PS_F_CYCLE_CTRL,
		PS_F_CH_OVLP_IN_PROCESS => PS_F_CH_OVLP_IN_PROCESS,
		MS_CONSOLE_INHIBIT_AR_RO => MS_CONSOLE_INHIBIT_AR_RO,
		PS_STORE_ADDR_REG_OPS_RO_GATE => PS_STORE_ADDR_REG_OPS_RO_GATE,
		PS_F_SYMBOL_OP_MODIFIER => PS_F_SYMBOL_OP_MODIFIER,
		PS_RO_F_AR => PS_RO_F_AR);

-- START USER TEST BENCH PROCESS

-- The user test bench code MUST be placed between the
-- line that starts with the first line of text that
-- begins with "-- START USERS TEST BENCH PROCESS" 
-- and ends with "-- END"
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

-- 
-- TestBenchFPGAClock.vhdl
--
-- Process to simulate the FPGA clock for a VHDL test bench
--

--fpga_clk_process: process

--   constant clk_period : time := 10 ns;

--   begin
--      fpga_clk <= '0';
--      wait for clk_period / 2;
--      fpga_clk <= '1';
--      wait for clk_period / 2;
--   end process;

--
-- End of TestBenchFPGAClock.vhdl
--   

-- Place your test bench code in the uut_process

uut_process: process

   variable testName: string(1 to 18);
   variable subtest: integer;
   variable tv: std_logic_vector(15 downto 0);
   variable a,b,c,d,e,f,g,h,i,j,k,l,m,n,o,p: std_logic;
   variable g1, g2, g3, g4, g5, g6: std_logic;

   begin

   -- Your test bench code

   testName := "14.71.36.1        ";
   
   for tt in 0 to 63 loop  
      tv := std_logic_vector(to_unsigned(tt,tv'Length));
      a := tv(0); 
      b := tv(1);
      c := tv(2);
      d := tv(3);
      e := tv(4);
      f := tv(5);

   	MV_CE_RO_F_AR <= not a;
   	PS_F_CYCLE_CTRL <= b;
   	PS_F_CH_OVLP_IN_PROCESS <= c;
   	MS_CONSOLE_INHIBIT_AR_RO <= not d;
   	PS_STORE_ADDR_REG_OPS_RO_GATE <= e;
   	PS_F_SYMBOL_OP_MODIFIER <= f;

      wait for 30 ns;

      check1(PS_RO_F_AR,a or (c and b and not d) or (e and f),testName,"RO FAR");   
               
   end loop;

   assert false report "Simulation Ended NORMALLY" severity failure;

   wait;
   end process;

-- The following is needed for older VHDL simulations to
-- terminate the simulation process.  If your environment
-- does not need it, it may be deleted.

stop_simulation: process
   begin
   wait for 2 ms;  -- Determines how long your simulation runs
   assert false report "Simulation Ended NORMALLY (TIMEOUT)" severity failure;
   end process;

-- END USER TEST BENCH PROCESS
   

end;
