Fitter report for soc_system
Tue Jul 05 10:39:11 2016
Quartus Prime Version 16.0.1 Build 218 06/01/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Conflicts
  8. Ignored Assignments
  9. Fitter Resource Usage Summary
 10. Input Pins
 11. Output Pins
 12. Bidir Pins
 13. I/O Bank Usage
 14. All Package Pins
 15. DLL Summary
 16. Delay Chain Summary
 17. Pad To Core Delay Chain Fanout
 18. Control Signals
 19. Global & Other Fast Signals
 20. Non-Global High Fan-Out Signals
 21. Fitter RAM Summary
 22. Fitter DSP Block Usage Summary
 23. DSP Block Details
 24. Fitter Device Options
 25. Operating Settings and Conditions
 26. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+---------------------------------+-------------------------------------------------+
; Fitter Status                   ; Failed - Tue Jul 05 10:39:11 2016               ;
; Quartus Prime Version           ; 16.0.1 Build 218 06/01/2016 SJ Standard Edition ;
; Revision Name                   ; soc_system                                      ;
; Top-level Entity Name           ; toplevel_hps_speedy                             ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEMA4U23C6                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 6,346 / 15,880 ( 40 % )                         ;
; Total registers                 ; 7357                                            ;
; Total pins                      ; 152 / 314 ( 48 % )                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,210,368 / 2,764,800 ( 44 % )                  ;
; Total RAM Blocks                ; 0 / 270 ( 0 % )                                 ;
; Total DSP Blocks                ; 13 / 84 ( 15 % )                                ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0 / 5 ( 0 % )                                   ;
; Total DLLs                      ; 1 / 4 ( 25 % )                                  ;
+---------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSEMA4U23C6                          ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Regenerate Full Fit Report During ECO Compiles                             ; On                                    ; Off                                   ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization During Fitting                                ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization                       ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                             ; On                                    ; On                                    ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 19090 ) ; 0.00 % ( 0 / 19090 )       ; 0.00 % ( 0 / 19090 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 19090 ) ; 0.00 % ( 0 / 19090 )       ; 0.00 % ( 0 / 19090 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                                       ;
+---------------------------------------+----------------+--------------------------+-------------------------+------------------------+------------------------------+------------------------------------------------------------------------------------------------------------+
; Partition Name                        ; Partition Type ; Netlist Type Used        ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                   ;
+---------------------------------------+----------------+--------------------------+-------------------------+------------------------+------------------------------+------------------------------------------------------------------------------------------------------------+
; Top                                   ; User-created   ; Hybrid (Rapid Recompile) ; Placement and Routing   ; Source File            ; N/A                          ;                                                                                                            ;
; sld_hub:auto_hub                      ; Auto-generated ; Hybrid (Rapid Recompile) ; Placement and Routing   ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub                                                                                           ;
; sld_signaltap:auto_signaltap_0        ; Auto-generated ; Hybrid (Rapid Recompile) ; Placement and Routing   ; Post-Synthesis         ; N/A                          ; sld_signaltap:auto_signaltap_0                                                                             ;
; soc_system_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis           ; N/A                     ; Post-Synthesis         ; N/A                          ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border ;
; hard_block:auto_generated_inst        ; Auto-generated ; Source File              ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                             ;
+---------------------------------------+----------------+--------------------------+-------------------------+------------------------+------------------------------+------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Conflicts                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Location             ; Partition 1      ; Partition 2                    ; Node 1                                                                                                                                                                                                                                                                                                                                                                                                ; Node 2                                                                                                                                                                                                                                                                                                                                                      ;
+----------------------+------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FF_X8_Y5_N13         ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]              ;
; FF_X6_Y4_N7          ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]                                                                                                                                                                                                                                                                       ; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA                                                                                                                 ;
; FF_X6_Y8_N28         ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]                                                                                                                                                               ; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor                                                                                                                            ;
; MLABCELL_X6_Y4_N0    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~21                                                                                                                                                                                                                                                                                   ; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[7]~19                                                                                                                       ;
; MLABCELL_X6_Y4_N3    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~25                                                                                                                                                                                                                                                                                   ; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                               ;
; MLABCELL_X6_Y4_N6    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~29                                                                                                                                                                                                                                                                                   ; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA~feeder                                                                                                          ;
; MLABCELL_X6_Y4_N21   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~93                                                                                                                                                                                                                                                                                   ; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[7]~feeder                                                                                                        ;
; MLABCELL_X6_Y4_N30   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~101                                                                                                                                                                                                                                                                                  ; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2~0                                                                                                                  ;
; MLABCELL_X6_Y4_N27   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~109                                                                                                                                                                                                                                                                                  ; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|virtual_state_sdr~0                                                                                                                                 ;
; MLABCELL_X6_Y4_N24   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~125                                                                                                                                                                                                                                                                                  ; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out~14                                                                                                                          ;
; FF_X8_Y5_N40         ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                        ;
; LABCELL_X9_Y3_N42    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~1                                                                                                                                                                                                                                         ; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter~0                                                                                                                  ;
; LABCELL_X9_Y3_N45    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~5                                                                                                                                                                                                                                         ; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                               ;
; LABCELL_X9_Y3_N36    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~13                                                                                                                                                                                                                                        ; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter~2                                                                                                                  ;
; LABCELL_X9_Y3_N24    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~21                                                                                                                                                                                                                                        ; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add9~0                                                                                                                                   ;
; LABCELL_X9_Y3_N27    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~25                                                                                                                                                                                                                                        ; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter~3                                                                                                                  ;
; LABCELL_X9_Y3_N30    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~29                                                                                                                                                                                                                                        ; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter~2                                                                                                                 ;
; LABCELL_X9_Y3_N15    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~33                                                                                                                                                                                                                                        ; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready~0                                                                                                             ;
; LABCELL_X9_Y3_N18    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~37                                                                                                                                                                                                                                        ; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal16~0                                                                                                                                ;
; LABCELL_X9_Y3_N21    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~41                                                                                                                                                                                                                                        ; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add6~1                                                                                                                                   ;
; LABCELL_X9_Y3_N0     ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~45                                                                                                                                                                                                                                        ; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter~4                                                                                                                 ;
; LABCELL_X9_Y3_N3     ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~49                                                                                                                                                                                                                                        ; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter~3                                                                                                                 ;
; LABCELL_X9_Y3_N6     ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~53                                                                                                                                                                                                                                        ; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Selector33~0                                                                                                                             ;
; LABCELL_X9_Y3_N12    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~61                                                                                                                                                                                                                                        ; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state~10                                                                                                                            ;
; FF_X8_Y5_N43         ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]              ;
; FF_X8_Y5_N4          ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                       ;
; FF_X8_Y5_N25         ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                        ;
; FF_X8_Y5_N31         ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                        ;
; FF_X11_Y4_N13        ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]                                                                                                                                                                                                                                                                                                                                                     ; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]                                                                                                                           ;
; FF_X11_Y4_N26        ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]                                                                                                                                                                                                                                                                                                                                                     ; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1                                                                                 ;
; FF_X17_Y3_N17        ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                                                                                                                                                                                                                                  ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|e_m2_sum_var[5]                                                                                                                                                                                                                                             ;
; FF_X17_Y3_N35        ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                                                                                                                                                                                                                                  ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|e_m2_sum_var[11]                                                                                                                                                                                                                                            ;
; FF_X6_Y3_N22         ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                 ;
; MLABCELL_X6_Y3_N18   ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~4                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                 ;
; LABCELL_X1_Y1_N24    ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~5                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]~feeder ;
; LABCELL_X2_Y1_N36    ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~4                                  ;
; MLABCELL_X6_Y4_N48   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LessThan0~5                                                                                                                                                                                                                                                                               ; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|virtual_state_udr~0                                                                                                                                ;
; MLABCELL_X6_Y4_N42   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LessThan0~6                                                                                                                                                                                                                                                                               ; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]~9                                                                                                                            ;
; MLABCELL_X6_Y3_N0    ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~4                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~1          ;
; LABCELL_X7_Y3_N36    ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~7                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0                           ;
; FF_X13_Y9_N4         ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]                                                                                                                                                                                                                ; soc_system:hps|interface_motor_modul:motor_modul|circle_distance_part_m1_reg_ava[1]                                                                                                                                                                                                                                                                         ;
; FF_X9_Y3_N5          ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]                                                                                                                                                                                                                                    ; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                                                                                                ;
; FF_X11_Y8_N43        ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]                                                                                                                                                                                                                ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Encoder1_Full_Register[14]~DUPLICATE                                                                                                                                                                                                         ;
; LABCELL_X7_Y3_N30    ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~9                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~1                                   ;
; FF_X9_Y3_N8          ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]                                                                                                                                                                                                                                    ; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                                                                                                ;
; FF_X17_Y3_N44        ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_63p:auto_generated|sld_reserved_soc_system_auto_signaltap_0_1_e87d:mgl_prim1|lpm_shiftreg:config_shiftreg_6|dffs[0]                                                ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|e_m2_sum_var[14]                                                                                                                                                                                                                                            ;
; FF_X17_Y3_N5         ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_63p:auto_generated|sld_reserved_soc_system_auto_signaltap_0_1_e87d:mgl_prim1|lpm_shiftreg:config_shiftreg_5|dffs[2]                                                ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|e_m2_sum_var[1]                                                                                                                                                                                                                                             ;
; FF_X9_Y3_N41         ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[14]                                                                                                                                                                                                                                   ; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                                                                                                 ;
; FF_X9_Y3_N29         ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]                                                                                                                                                                                                                                   ; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                                                                                                 ;
; FF_X6_Y7_N40         ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]                                                                                                                                                                                                                                                      ; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[3]                                                                                                                              ;
; MLABCELL_X6_Y3_N42   ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~12                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0                             ;
; FF_X11_Y8_N40        ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]                                                                                                                                                                                                                ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Encoder1_Full_Register[13]~DUPLICATE                                                                                                                                                                                                         ;
; FF_X6_Y7_N31         ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]                                                                                                                                                                                                                                                      ; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[4]                                                                                                                              ;
; FF_X6_Y7_N13         ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]                                                                                                                                                                                                                                                     ; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]~DUPLICATE                                                                                                     ;
; FF_X11_Y8_N49        ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]                                                                                                                                                                                                                ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Encoder1_Full_Register[16]~DUPLICATE                                                                                                                                                                                                         ;
; FF_X8_Y5_N34         ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                        ;
; FF_X6_Y7_N10         ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]                                                                                                                                                                                                                                                     ; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                                                                                               ;
; FF_X11_Y8_N10        ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]                                                                                                                                                                                                               ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Encoder1_Full_Register[3]                                                                                                                                                                                                                    ;
; MLABCELL_X8_Y5_N54   ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg~2                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2                        ;
; FF_X6_Y7_N28         ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]                                                                                                                                                                                                                                                     ; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                                                                                               ;
; FF_X11_Y8_N46        ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]                                                                                                                                                                                                               ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Encoder1_Full_Register[15]                                                                                                                                                                                                                   ;
; FF_X11_Y8_N31        ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]                                                                                                                                                                                                               ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Encoder1_Full_Register[10]                                                                                                                                                                                                                   ;
; FF_X19_Y7_N14        ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]                                                                                                                                                                                                                                                                ; soc_system:hps|interface_motor_modul:motor_modul|state_s.send_to_next_level_st                                                                                                                                                                                                                                                                              ;
; FF_X11_Y4_N10        ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]                                                                                                                                                                                                                                                                ; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1                                                                       ;
; FF_X19_Y7_N28        ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]                                                                                                                                                                                                                                                                ; soc_system:hps|interface_motor_modul:motor_modul|speed_reg[15]                                                                                                                                                                                                                                                                                              ;
; FF_X15_Y6_N1         ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]                                                                                                                                                                  ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|curve_angle_reg[4]                                                                                                                                                                                                                                                            ;
; FF_X11_Y4_N56        ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]                                                                                                                                                                                                                                                                ; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]                                                                                                                           ;
; FF_X19_Y7_N50        ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]                                                                                                                                                                                                                                                                ; soc_system:hps|interface_motor_modul:motor_modul|state_s.read_cmd_st                                                                                                                                                                                                                                                                                        ;
; FF_X11_Y4_N38        ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]                                                                                                                                                                                                                                                                ; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                 ;
; LABCELL_X13_Y9_N36   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]~14                                                                                                                                                                                                                      ; soc_system:hps|interface_motor_modul:motor_modul|resolution_reg_ava[1]~10                                                                                                                                                                                                                                                                                   ;
; LABCELL_X13_Y9_N39   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]~15                                                                                                                                                                                                                      ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|resolution_in_sig[1]~11                                                                                                                                                                                                                                                       ;
; MLABCELL_X6_Y8_N30   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]~feeder                                                                                                                                                        ; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]~feeder                                                                 ;
; LABCELL_X10_Y9_N21   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]~feeder                                                                                                                                                                                                                                                    ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_12~1                                                                                                                                                                       ;
; MLABCELL_X8_Y5_N39   ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]~feeder                                                                                                 ;
; MLABCELL_X6_Y8_N33   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]~feeder                                                                                                                                                        ; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]~feeder                                                                 ;
; MLABCELL_X6_Y9_N24   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]~feeder                                                                                                                                                          ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[247]~100                                                                                                                                                             ;
; MLABCELL_X6_Y8_N36   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]~feeder                                                                                                                                                        ; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]~feeder                                                                 ;
; MLABCELL_X6_Y9_N27   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]~feeder                                                                                                                                                          ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[244]~140                                                                                                                                                             ;
; MLABCELL_X6_Y9_N18   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]~feeder                                                                                                                                                          ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[269]~89                                                                                                                                                              ;
; LABCELL_X10_Y9_N15   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]~feeder                                                                                                                                                                                                                                                    ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_12~10                                                                                                                                                                      ;
; MLABCELL_X6_Y8_N54   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]~feeder                                                                                                                                                        ; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1~feeder                                                                  ;
; MLABCELL_X8_Y5_N3    ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3                        ;
; MLABCELL_X6_Y9_N21   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]~feeder                                                                                                                                                          ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[265]~101                                                                                                                                                             ;
; MLABCELL_X6_Y8_N57   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]~feeder                                                                                                                                                        ; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]~feeder                                                                 ;
; MLABCELL_X6_Y9_N0    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]~feeder                                                                                                                                                          ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_8~9                                                                                                                                                                        ;
; MLABCELL_X6_Y9_N3    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]~feeder                                                                                                                                                          ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_8~21                                                                                                                                                                       ;
; MLABCELL_X8_Y5_N24   ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~feeder                                                                                                 ;
; MLABCELL_X6_Y9_N6    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]~feeder                                                                                                                                                         ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_8~13                                                                                                                                                                       ;
; MLABCELL_X6_Y9_N9    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]~feeder                                                                                                                                                         ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_8~1                                                                                                                                                                        ;
; MLABCELL_X6_Y9_N36   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]~feeder                                                                                                                                                         ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[257]~182                                                                                                                                                             ;
; MLABCELL_X6_Y9_N39   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]~feeder                                                                                                                                                         ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[240]~178                                                                                                                                                             ;
; MLABCELL_X6_Y9_N30   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]~feeder                                                                                                                                                         ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[252]~73                                                                                                                                                              ;
; MLABCELL_X6_Y9_N33   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]~feeder                                                                                                                                                         ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[245]~127                                                                                                                                                             ;
; MLABCELL_X6_Y9_N12   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]~feeder                                                                                                                                                         ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[251]~88                                                                                                                                                              ;
; MLABCELL_X6_Y8_N48   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]~feeder                                                                                                                                                       ; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]~feeder                                                                 ;
; MLABCELL_X6_Y9_N15   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]~feeder                                                                                                                                                         ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[242]~156                                                                                                                                                             ;
; LABCELL_X9_Y9_N39    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[14]~feeder                                                                                                                                                                                                                                                   ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[303]~16                                                                                                                                                              ;
; LABCELL_X7_Y6_N36    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]~feeder                                                                                                                                                       ; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal2~0                                                                                                                                ;
; MLABCELL_X19_Y7_N24  ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder                                                                                                                                                                                                                                                         ; soc_system:hps|interface_motor_modul:motor_modul|cmd_reg[1]~feeder                                                                                                                                                                                                                                                                                          ;
; LABCELL_X21_Y5_N0    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder                                                                                                                                                                                                                                                         ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|lpm_divide:Div1|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider|StageOut[67]~1                                                                                                                                                  ;
; LABCELL_X11_Y4_N33   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder                                                                                                                                                                                                                                                         ; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_valid_internal                                                                                                                ;
; LABCELL_X21_Y5_N9    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder                                                                                                                                                                                                                                                         ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|lpm_divide:Div1|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider|StageOut[69]~36                                                                                                                                                 ;
; LABCELL_X21_Y5_N18   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder                                                                                                                                                                                                                                                         ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|lpm_divide:Div1|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider|StageOut[75]~23                                                                                                                                                 ;
; LABCELL_X17_Y3_N0    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_63p:auto_generated|sld_reserved_soc_system_auto_signaltap_0_1_e87d:mgl_prim1|lpm_shiftreg:config_shiftreg_2|dffs[0]~feeder                                         ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|Add7~61                                                                                                                                                                                                                                                     ;
; LABCELL_X17_Y3_N51   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_63p:auto_generated|sld_reserved_soc_system_auto_signaltap_0_1_e87d:mgl_prim1|lpm_shiftreg:config_shiftreg_5|dffs[1]~feeder                                         ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|Add7~57                                                                                                                                                                                                                                                     ;
; LABCELL_X11_Y8_N39   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder                                                                                                                                                                                                         ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Add5~45                                                                                                                                                                                                                                      ;
; LABCELL_X11_Y8_N48   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder                                                                                                                                                                                                         ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Add5~57                                                                                                                                                                                                                                      ;
; LABCELL_X11_Y8_N9    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder                                                                                                                                                                                                        ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Add5~9                                                                                                                                                                                                                                       ;
; LABCELL_X11_Y8_N45   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder                                                                                                                                                                                                        ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Add5~53                                                                                                                                                                                                                                      ;
; LABCELL_X11_Y8_N51   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~feeder                                                                                                                                                                                                        ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Add5~61                                                                                                                                                                                                                                      ;
; MLABCELL_X19_Y7_N12  ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder                                                                                                                                                                                                                                                         ; soc_system:hps|interface_motor_modul:motor_modul|state_s.send_to_next_level_st~feeder                                                                                                                                                                                                                                                                       ;
; MLABCELL_X19_Y7_N18  ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder                                                                                                                                                                                                                                                         ; soc_system:hps|interface_motor_modul:motor_modul|relation_calc_var[1]~0                                                                                                                                                                                                                                                                                     ;
; LABCELL_X21_Y5_N6    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder                                                                                                                                                                                                                                                         ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|lpm_divide:Div1|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider|StageOut[69]~18                                                                                                                                                 ;
; MLABCELL_X19_Y7_N27  ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder                                                                                                                                                                                                                                                         ; soc_system:hps|interface_motor_modul:motor_modul|speed_reg[15]~feeder                                                                                                                                                                                                                                                                                       ;
; LABCELL_X21_Y5_N45   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder                                                                                                                                                                                                                                                         ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|lpm_divide:Div1|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|op_1~62                                                                                                                                                                               ;
; LABCELL_X21_Y5_N33   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder                                                                                                                                                                                                                                                         ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|lpm_divide:Div1|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|op_1~78                                                                                                                                                                               ;
; LABCELL_X21_Y5_N30   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder                                                                                                                                                                                                                                                         ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|lpm_divide:Div1|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|op_1~82                                                                                                                                                                               ;
; MLABCELL_X19_Y7_N48  ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder                                                                                                                                                                                                                                                         ; soc_system:hps|interface_motor_modul:motor_modul|speed_reg[15]~0                                                                                                                                                                                                                                                                                            ;
; LABCELL_X11_Y4_N18   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder                                                                                                                                                                                                                                                         ; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out~16                                                                                                                           ;
; LABCELL_X13_Y9_N54   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~feeder                                                                                                                                                                                                                       ; soc_system:hps|interface_motor_modul:motor_modul|resolution_reg_ava[4]~6                                                                                                                                                                                                                                                                                    ;
; LABCELL_X10_Y4_N18   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0                                                                                                                                                                                     ; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]~feeder                                                                       ;
; LABCELL_X13_Y9_N51   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~1                                                                                                                                                                      ; soc_system:hps|interface_motor_modul:motor_modul|curve_resolution_out_sig[9]~feeder                                                                                                                                                                                                                                                                         ;
; MLABCELL_X14_Y14_N0  ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~0                                                                                                                                                                      ; soc_system:hps|soc_system_jtag_uart:jtag_uart|Add1~1                                                                                                                                                                                                                                                                                                        ;
; MLABCELL_X14_Y14_N51 ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~4                                                                                                                                                                      ; soc_system:hps|soc_system_jtag_uart:jtag_uart|LessThan0~1                                                                                                                                                                                                                                                                                                   ;
; LABCELL_X15_Y13_N51  ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~3                                                                                                                                                                      ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[140]~45                                                                                                                                                              ;
; LABCELL_X13_Y14_N24  ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~7                                                                                                                                                                      ; soc_system:hps|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|always2~1                                                                                                                                                                                                                                            ;
; MLABCELL_X19_Y8_N3   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~6                                                                                                                                                                      ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|w1_speed_out_sig[15]~0                                                                                                                                                                                                                                                        ;
; LABCELL_X23_Y6_N42   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~9                                                                                                                                                                      ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|Selector36~0                                                                                                                                                                                                                                                                  ;
; LABCELL_X23_Y6_N18   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~12                                                                                                                                                                     ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|w2_speed_out_sig[7]~3                                                                                                                                                                                                                                                         ;
; LABCELL_X23_Y6_N36   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~16                                                                                                                                                                     ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|Selector35~0                                                                                                                                                                                                                                                                  ;
; MLABCELL_X14_Y14_N24 ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~18                                                                                                                                                                     ; soc_system:hps|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1                                                                                                                                                 ;
; LABCELL_X13_Y14_N15  ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~25                                                                                                                                                                     ; soc_system:hps|soc_system_jtag_uart:jtag_uart|fifo_wr~0                                                                                                                                                                                                                                                                                                     ;
; MLABCELL_X6_Y7_N18   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|crc_rom_sr_ena~0                                                                                                                                                                                                                                                                          ; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info~2                                                                                                                               ;
; LABCELL_X11_Y10_N21  ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[0]~3                                                                                                                                                                 ; soc_system:hps|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                              ;
; LABCELL_X11_Y10_N12  ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[1]~2                                                                                                                                                                 ; soc_system:hps|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~1                                                                                                                                            ;
; MLABCELL_X6_Y7_N21   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_load_on~0                                                                                                                                                                                                                                                                          ; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid~0                                                                                                                      ;
; MLABCELL_X6_Y7_N51   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~1                                                                                                                                                                                                                                                          ; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                             ;
; MLABCELL_X6_Y7_N36   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~2                                                                                                                                                                                                                                                          ; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info~3                                                                                                                               ;
; MLABCELL_X6_Y7_N39   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~4                                                                                                                                                                                                                                                          ; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info~4                                                                                                                               ;
; MLABCELL_X6_Y7_N45   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~5                                                                                                                                                                                                                                                          ; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter~3                                                                                                                    ;
; MLABCELL_X6_Y7_N0    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~6                                                                                                                                                                                                                                                          ; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter~3                                                                                                                ;
; MLABCELL_X6_Y7_N3    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~7                                                                                                                                                                                                                                                          ; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|virtual_state_sdr~0                                                                                                                                ;
; MLABCELL_X6_Y7_N30   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~8                                                                                                                                                                                                                                                          ; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info~5                                                                                                                               ;
; MLABCELL_X6_Y7_N33   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~9                                                                                                                                                                                                                                                          ; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready~2                                                                                                            ;
; MLABCELL_X6_Y7_N12   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~10                                                                                                                                                                                                                                                         ; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter~0                                                                                                                ;
; FF_X11_Y8_N25        ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][29]                                                                                                                                                                                                               ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Encoder1_Full_Register[8]                                                                                                                                                                                                                    ;
; MLABCELL_X6_Y7_N15   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~11                                                                                                                                                                                                                                                         ; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add3~0                                                                                                                                  ;
; MLABCELL_X6_Y7_N6    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~12                                                                                                                                                                                                                                                         ; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter~2                                                                                                                ;
; FF_X11_Y8_N19        ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28]                                                                                                                                                                                                               ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Encoder1_Full_Register[6]                                                                                                                                                                                                                    ;
; MLABCELL_X6_Y7_N24   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~14                                                                                                                                                                                                                                                         ; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid~4                                                                                                                       ;
; MLABCELL_X6_Y7_N54   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~16                                                                                                                                                                                                                                                         ; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|always2~0                                                                                                                               ;
; FF_X11_Y8_N34        ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]                                                                                                                                                                                                               ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Encoder1_Full_Register[11]~DUPLICATE                                                                                                                                                                                                         ;
; FF_X11_Y8_N37        ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]                                                                                                                                                                                                               ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Encoder1_Full_Register[12]                                                                                                                                                                                                                   ;
; FF_X11_Y8_N28        ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]                                                                                                                                                                                                               ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Encoder1_Full_Register[9]                                                                                                                                                                                                                    ;
; FF_X11_Y8_N22        ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]                                                                                                                                                                                                               ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Encoder1_Full_Register[7]~DUPLICATE                                                                                                                                                                                                          ;
; FF_X11_Y8_N23        ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]                                                                                                                                                                                                               ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Encoder1_Full_Register[7]                                                                                                                                                                                                                    ;
; LABCELL_X9_Y5_N33    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]~9                                                                                                                                                                                                                                         ; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]~feeder                                                                  ;
; LABCELL_X9_Y4_N42    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~1_rrname                                                                                                                                                                                                                                                                     ; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1~feeder                                                                                                                            ;
; LABCELL_X9_Y5_N36    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr~2                                                                                                                                                                                                                                            ; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]~feeder                                                                  ;
; FF_X9_Y5_N49         ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                                                                           ; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor                                                                                                                             ;
; LABCELL_X9_Y5_N45    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr~0                                                                                                                                                                                                                                            ; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]~feeder                                                                  ;
; FF_X13_Y9_N41        ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]                                                                                                                                                                                                                         ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|resolution_in_sig[1]                                                                                                                                                                                                                                                          ;
; FF_X13_Y9_N38        ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]                                                                                                                                                                                                                         ; soc_system:hps|interface_motor_modul:motor_modul|resolution_reg_ava[1]                                                                                                                                                                                                                                                                                      ;
; MLABCELL_X6_Y8_N27   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]~feeder_2                                                                                                                                                      ; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor~feeder                                                                                                                     ;
; LABCELL_X10_Y9_N54   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]~feeder_1                                                                                                                                                                                                                                                  ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[300]~118                                                                                                                                                             ;
; LABCELL_X11_Y8_N30   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_2                                                                                                                                                                                                      ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Add5~33                                                                                                                                                                                                                                      ;
; LABCELL_X10_Y9_N6    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder                                                                                                                                                                                                        ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_12~22                                                                                                                                                                      ;
; LABCELL_X10_Y9_N48   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder_4                                                                                                                                                                                                      ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[300]~104                                                                                                                                                             ;
; LABCELL_X10_Y9_N42   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder                                                                                                                                                                                                        ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[302]~38                                                                                                                                                              ;
; LABCELL_X11_Y8_N24   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder_5                                                                                                                                                                                                      ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Add5~25                                                                                                                                                                                                                                      ;
; LABCELL_X11_Y8_N27   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder                                                                                                                                                                                                        ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Add5~29                                                                                                                                                                                                                                      ;
; LABCELL_X11_Y8_N21   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder_6                                                                                                                                                                                                      ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Add5~21                                                                                                                                                                                                                                      ;
; LABCELL_X10_Y9_N0    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~feeder                                                                                                                                                                                                        ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_12~30                                                                                                                                                                      ;
; LABCELL_X7_Y9_N51    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~feeder                                                                                                                                                                                                        ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[252]~72                                                                                                                                                              ;
; LABCELL_X7_Y9_N42    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27]~feeder                                                                                                                                                                                                        ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[266]~52                                                                                                                                                              ;
; LABCELL_X11_Y8_N33   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]~feeder_7                                                                                                                                                                                                      ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Add5~37                                                                                                                                                                                                                                      ;
; LABCELL_X7_Y9_N36    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][29]~feeder_8                                                                                                                                                                                                      ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[265]~90                                                                                                                                                              ;
; LABCELL_X21_Y5_N27   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_2                                                                                                                                                                                                                                                       ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|lpm_divide:Div1|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider|StageOut[67]~24                                                                                                                                                 ;
; LABCELL_X11_Y8_N18   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~feeder_11                                                                                                                                                                                                     ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Add5~17                                                                                                                                                                                                                                      ;
; MLABCELL_X8_Y5_N30   ; sld_hub:auto_hub ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder_5                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]~feeder                                                                                                 ;
; LABCELL_X11_Y5_N30   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]~feeder_2                                                                                                                                                       ; soc_system:hps|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0                                                                                                                                               ;
; MLABCELL_X6_Y9_N57   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]~feeder_3                                                                                                                                                       ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[244]~133                                                                                                                                                             ;
; MLABCELL_X6_Y9_N54   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]~feeder_4                                                                                                                                                       ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[263]~128                                                                                                                                                             ;
; MLABCELL_X6_Y9_N42   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]~feeder_6                                                                                                                                                        ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[239]~184                                                                                                                                                             ;
; MLABCELL_X6_Y9_N51   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]~feeder_7                                                                                                                                                        ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[246]~106                                                                                                                                                             ;
; MLABCELL_X6_Y9_N48   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]~feeder_8                                                                                                                                                        ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[294]                                                                                                                                                                  ;
; LABCELL_X11_Y4_N24   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]~feeder_10                                                                                                                                                                                                                                                                                                                                           ; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~1                                                                               ;
; FF_X9_Y3_N59         ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_63p:auto_generated|sld_reserved_soc_system_auto_signaltap_0_1_e87d:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[2]                                                ; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]                                                                                                                 ;
; MLABCELL_X14_Y7_N54  ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~1                                                                                                                                                                                                                                       ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|circle_part_distance1_in_ticks_var[17]~15                                                                                                                                                                                                                                     ;
; MLABCELL_X14_Y7_N15  ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~65                                                                                                                                                                                                                                        ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|circle_part_distance1_in_ticks_var[11]~9                                                                                                                                                                                                                                      ;
; MLABCELL_X14_Y7_N12  ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~61                                                                                                                                                                                                                                        ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|LessThan2~5                                                                                                                                                                                                                                                                   ;
; MLABCELL_X14_Y7_N9   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~57                                                                                                                                                                                                                                        ; soc_system:hps|interface_motor_modul:motor_modul|circle_distance_part_m1_reg_ava[4]~5                                                                                                                                                                                                                                                                       ;
; MLABCELL_X14_Y7_N6   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~53                                                                                                                                                                                                                                        ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|circle_part_distance1_in_ticks_var[12]~10                                                                                                                                                                                                                                     ;
; MLABCELL_X14_Y7_N3   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~49                                                                                                                                                                                                                                        ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|circle_part_distance1_in_ticks_var[16]~14                                                                                                                                                                                                                                     ;
; MLABCELL_X14_Y7_N0   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~45                                                                                                                                                                                                                                        ; soc_system:hps|interface_motor_modul:motor_modul|circle_distance_part_m1_reg_ava[13]~14                                                                                                                                                                                                                                                                     ;
; MLABCELL_X14_Y7_N24  ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~41                                                                                                                                                                                                                                        ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|LessThan2~8                                                                                                                                                                                                                                                                   ;
; MLABCELL_X14_Y7_N21  ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~37                                                                                                                                                                                                                                        ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|circle_part_distance1_in_ticks_var[15]~13                                                                                                                                                                                                                                     ;
; MLABCELL_X14_Y7_N18  ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~33                                                                                                                                                                                                                                        ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|LessThan2~10                                                                                                                                                                                                                                                                  ;
; MLABCELL_X14_Y7_N42  ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~17                                                                                                                                                                                                                                        ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|LessThan2~11                                                                                                                                                                                                                                                                  ;
; MLABCELL_X14_Y7_N39  ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~13                                                                                                                                                                                                                                        ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|resolution_in_sig[14]~16                                                                                                                                                                                                                                                      ;
; MLABCELL_X14_Y7_N36  ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~9                                                                                                                                                                                                                                         ; soc_system:hps|interface_motor_modul:motor_modul|resolution_reg_ava[14]~15                                                                                                                                                                                                                                                                                  ;
; LABCELL_X21_Y5_N57   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_63p:auto_generated|sld_reserved_soc_system_auto_signaltap_0_1_e87d:mgl_prim1|output25a~10                                                                          ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|lpm_divide:Div1|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|op_1~46                                                                                                                                                                               ;
; LABCELL_X17_Y3_N45   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_63p:auto_generated|sld_reserved_soc_system_auto_signaltap_0_1_e87d:mgl_prim1|output25a~9                                                                           ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|Add7~121                                                                                                                                                                                                                                                    ;
; LABCELL_X17_Y3_N30   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_63p:auto_generated|sld_reserved_soc_system_auto_signaltap_0_1_e87d:mgl_prim1|output25a~8                                                                           ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|Add7~101                                                                                                                                                                                                                                                    ;
; LABCELL_X17_Y3_N24   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_63p:auto_generated|sld_reserved_soc_system_auto_signaltap_0_1_e87d:mgl_prim1|output25a~7                                                                           ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|Add7~93                                                                                                                                                                                                                                                     ;
; LABCELL_X11_Y4_N51   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_63p:auto_generated|sld_reserved_soc_system_auto_signaltap_0_1_e87d:mgl_prim1|output25a~4                                                                           ; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1~2                                                                               ;
; FF_X11_Y4_N44        ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                                                                                                                                                                                                                                  ; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped                                                                                                           ;
; FF_X19_Y7_N55        ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]                                                                                                                                                                                                                                                                                                                                                  ; soc_system:hps|interface_motor_modul:motor_modul|cmd_reg[2]                                                                                                                                                                                                                                                                                                 ;
; LABCELL_X17_Y3_N9    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_63p:auto_generated|sld_reserved_soc_system_auto_signaltap_0_1_e87d:mgl_prim1|output25a~1                                                                           ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|Add7~73                                                                                                                                                                                                                                                     ;
; FF_X17_Y3_N41        ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_63p:auto_generated|sld_reserved_soc_system_auto_signaltap_0_1_e87d:mgl_prim1|sld_mbpmg:mbpm_22|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff        ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|e_m2_sum_var[13]                                                                                                                                                                                                                                            ;
; LABCELL_X9_Y9_N18    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped~4                                                                                                                                                                                                                            ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_11~1                                                                                                                                                                       ;
; LABCELL_X9_Y9_N36    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped~3                                                                                                                                                                                                                            ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|sel[77]                                                                                                                                                                       ;
; MLABCELL_X8_Y9_N9    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~61                                                                                                                                                                                                                                        ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_10~5                                                                                                                                                                       ;
; MLABCELL_X8_Y9_N6    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~57                                                                                                                                                                                                                                        ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_10~17                                                                                                                                                                      ;
; MLABCELL_X8_Y9_N3    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~53                                                                                                                                                                                                                                        ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_10~21                                                                                                                                                                      ;
; MLABCELL_X8_Y9_N0    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~49                                                                                                                                                                                                                                        ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_10~25                                                                                                                                                                      ;
; MLABCELL_X8_Y9_N36   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~41                                                                                                                                                                                                                                        ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[285]~15                                                                                                                                                              ;
; MLABCELL_X8_Y9_N33   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~1                                                                                                                                                                                                                                         ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[267]~14                                                                                                                                                              ;
; MLABCELL_X8_Y9_N27   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~25                                                                                                                                                                                                                                        ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[267]~1                                                                                                                                                               ;
; MLABCELL_X8_Y9_N24   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~21                                                                                                                                                                                                                                        ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[269]~74                                                                                                                                                              ;
; MLABCELL_X8_Y9_N18   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~13                                                                                                                                                                                                                                        ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_10~1                                                                                                                                                                       ;
; MLABCELL_X8_Y9_N15   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~37                                                                                                                                                                                                                                        ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_10~14                                                                                                                                                                      ;
; MLABCELL_X8_Y9_N12   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~33                                                                                                                                                                                                                                        ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_10~9                                                                                                                                                                       ;
; LABCELL_X9_Y9_N54    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped~2                                                                                                                                                                                                                            ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[301]~103                                                                                                                                                             ;
; MLABCELL_X8_Y9_N42   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~29                                                                                                                                                                                                                                        ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[283]~102                                                                                                                                                             ;
; MLABCELL_X8_Y9_N54   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]~feeder_4                                                                                                                                                                                                                                                  ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[241]~169                                                                                                                                                             ;
; LABCELL_X9_Y3_N48    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]~feeder_1                                                                                                                                                                                                      ; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add6~0                                                                                                                                   ;
; LABCELL_X9_Y3_N57    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_63p:auto_generated|sld_reserved_soc_system_auto_signaltap_0_1_e87d:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[2]~feeder                                         ; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready~2                                                                                                             ;
; LABCELL_X11_Y4_N6    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder_4                                                                                                                                                                                                                                                       ; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc~0                                                                              ;
; LABCELL_X11_Y4_N36   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder                                                                                                                                                                                                                                                         ; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1~1                                                                               ;
; LABCELL_X9_Y3_N51    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_63p:auto_generated|sld_reserved_soc_system_auto_signaltap_0_1_e87d:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[2]~feeder_1                                      ; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter~0                                                                                                                 ;
; LABCELL_X9_Y3_N54    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_63p:auto_generated|sld_reserved_soc_system_auto_signaltap_0_1_e87d:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[0]~feeder_1                                      ; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal1~0                                                                                                                                 ;
; LABCELL_X11_Y4_N45   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_63p:auto_generated|sld_reserved_soc_system_auto_signaltap_0_1_e87d:mgl_prim1|sld_mbpmg:mbpm_13|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder ; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                               ;
; LABCELL_X11_Y4_N42   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_63p:auto_generated|sld_reserved_soc_system_auto_signaltap_0_1_e87d:mgl_prim1|sld_mbpmg:mbpm_10|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder ; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_taken                                                                                                                    ;
; LABCELL_X9_Y9_N12    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]~feeder_3                                                                                                                                                                                           ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_11~9                                                                                                                                                                       ;
; LABCELL_X9_Y9_N3     ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[13]~feeder_2                                                                                                                                                                                          ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_11~21                                                                                                                                                                      ;
; LABCELL_X9_Y9_N0     ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[12]~feeder_2                                                                                                                                                                                          ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_11~25                                                                                                                                                                      ;
; LABCELL_X7_Y9_N54    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder_2                                                                                                                                                                                                     ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[268]~32                                                                                                                                                              ;
; LABCELL_X9_Y9_N6     ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10]~feeder_2                                                                                                                                                                                          ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_11~17                                                                                                                                                                      ;
; LABCELL_X7_Y9_N30    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder_3                                                                                                                                                                                                      ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[261]~151                                                                                                                                                             ;
; LABCELL_X7_Y9_N12    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder_4                                                                                                                                                                                                      ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_9~21                                                                                                                                                                       ;
; LABCELL_X9_Y9_N48    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]~feeder_2                                                                                                                                                                                           ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[302]~54                                                                                                                                                              ;
; LABCELL_X9_Y9_N30    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]~feeder_2                                                                                                                                                                                           ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[286]~33                                                                                                                                                              ;
; LABCELL_X7_Y9_N27    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_5                                                                                                                                                                                                      ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[246]~115                                                                                                                                                             ;
; LABCELL_X9_Y9_N27    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]~feeder_2                                                                                                                                                                                           ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[282]~117                                                                                                                                                             ;
; LABCELL_X9_Y9_N42    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[14]~feeder_2                                                                                                                                                                                          ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[282]~105                                                                                                                                                             ;
; LABCELL_X7_Y9_N57    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[15]~feeder_6                                                                                                                                                                                                     ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[250]~18                                                                                                                                                              ;
; LABCELL_X9_Y9_N45    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[15]~feeder_2                                                                                                                                                                                          ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[284]~53                                                                                                                                                              ;
; LABCELL_X13_Y9_N3    ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]~feeder_2                                                                                                                                                                                                       ; soc_system:hps|interface_motor_modul:motor_modul|circle_distance_part_m1_reg_ava[1]~1                                                                                                                                                                                                                                                                       ;
; LABCELL_X21_Y5_N51   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]~feeder                                                                                                                                                                                                                                                                                                                                           ; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|lpm_divide:Div1|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|op_1~54                                                                                                                                                                               ;
; LABCELL_X11_Y4_N12   ; Top              ; sld_signaltap:auto_signaltap_0 ; sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]~feeder                                                                                                                                                                                                                                                                                                                                              ; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out~36                                                                                                                           ;
+----------------------+------------------+--------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------+----------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------------------------------+-------------------------------------+
; Name                                                      ; Ignored Entity                   ; Ignored From ; Ignored To                                                                                   ; Ignored Value                         ; Ignored Source                      ;
+-----------------------------------------------------------+----------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------------------------------+-------------------------------------+
; HPS_LOCATION                                              ; soc_system_hps_0_fpga_interfaces ;              ; boot_from_fpga                                                                               ; HPSINTERFACEBOOTFROMFPGA_X32_Y46_N111 ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                                              ; soc_system_hps_0_fpga_interfaces ;              ; debug_apb                                                                                    ; HPSINTERFACEDBGAPB_X32_Y53_N111       ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                                              ; soc_system_hps_0_fpga_interfaces ;              ; f2sdram                                                                                      ; HPSINTERFACEFPGA2SDRAM_X32_Y27_N111   ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                                              ; soc_system_hps_0_fpga_interfaces ;              ; interrupts                                                                                   ; HPSINTERFACEINTERRUPTS_X32_Y19_N111   ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                                              ; soc_system_hps_0_fpga_interfaces ;              ; stm_event                                                                                    ; HPSINTERFACESTMEVENT_X32_Y21_N111     ; soc_system/synthesis/soc_system.qip ;
; HPS_LOCATION                                              ; soc_system_hps_0_fpga_interfaces ;              ; tpiu                                                                                         ; HPSINTERFACETPIUTRACE_X32_Y18_N111    ; soc_system/synthesis/soc_system.qip ;
; I/O Standard                                              ; toplevel_hps_speedy              ;              ; ENCODER_A                                                                                    ; 3.3-V LVTTL                           ; QSF Assignment                      ;
; I/O Standard                                              ; toplevel_hps_speedy              ;              ; ENCODER_B                                                                                    ; 3.3-V LVTTL                           ; QSF Assignment                      ;
; PLL Compensation Mode                                     ; toplevel_hps_speedy              ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT                                ; QSF Assignment                      ;
; Global Signal                                             ; toplevel_hps_speedy              ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF                                   ; QSF Assignment                      ;
; Global Signal                                             ; toplevel_hps_speedy              ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer ; OFF                                   ; QSF Assignment                      ;
; Global Signal                                             ; toplevel_hps_speedy              ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer ; OFF                                   ; QSF Assignment                      ;
; Global Signal                                             ; toplevel_hps_speedy              ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer ; OFF                                   ; QSF Assignment                      ;
; Global Signal                                             ; toplevel_hps_speedy              ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF                                   ; QSF Assignment                      ;
; Global Signal                                             ; toplevel_hps_speedy              ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]    ; OFF                                   ; QSF Assignment                      ;
; Global Signal                                             ; toplevel_hps_speedy              ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]    ; OFF                                   ; QSF Assignment                      ;
; Global Signal                                             ; toplevel_hps_speedy              ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]    ; OFF                                   ; QSF Assignment                      ;
; Global Signal                                             ; toplevel_hps_speedy              ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF                                   ; QSF Assignment                      ;
; Global Signal                                             ; toplevel_hps_speedy              ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]   ; OFF                                   ; QSF Assignment                      ;
; Global Signal                                             ; toplevel_hps_speedy              ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]   ; OFF                                   ; QSF Assignment                      ;
; Global Signal                                             ; toplevel_hps_speedy              ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]   ; OFF                                   ; QSF Assignment                      ;
; Global Signal                                             ; toplevel_hps_speedy              ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF                                   ; QSF Assignment                      ;
; Global Signal                                             ; toplevel_hps_speedy              ;              ; u0|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF                                   ; QSF Assignment                      ;
; Enable Beneficial Skew Optimization for non global clocks ; toplevel_hps_speedy              ;              ; u0|hps_0|hps_io|border|hps_sdram_inst                                                        ; ON                                    ; QSF Assignment                      ;
+-----------------------------------------------------------+----------------------------------+--------------+----------------------------------------------------------------------------------------------+---------------------------------------+-------------------------------------+


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 5,809 / 15,880        ; 37 %  ;
; ALMs needed [=A-B+C]                                        ; 5,809                 ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 6,346 / 15,880        ; 40 %  ;
;         [a] ALMs used for LUT logic and registers           ; 1,770                 ;       ;
;         [b] ALMs used for LUT logic                         ; 2,760                 ;       ;
;         [c] ALMs used for registers                         ; 1,816                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 588 / 15,880          ; 4 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 51 / 15,880           ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 13                    ;       ;
;         [c] Due to LAB input limits                         ; 38                    ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; No fit                ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 693 / 1,588           ; 44 %  ;
;     -- Logic LABs                                           ; 693                   ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 9,040                 ;       ;
;     -- 7 input functions                                    ; 56                    ;       ;
;     -- 6 input functions                                    ; 952                   ;       ;
;     -- 5 input functions                                    ; 1,472                 ;       ;
;     -- 4 input functions                                    ; 2,149                 ;       ;
;     -- <=3 input functions                                  ; 4,411                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 1,689                 ;       ;
; Dedicated logic registers                                   ; 7,171                 ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 7,171 / 31,760        ; 23 %  ;
;         -- Secondary logic registers                        ; 0 / 31,760            ; 0 %   ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 6,920                 ;       ;
;         -- Routing optimization registers                   ; 251                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 152 / 314             ; 48 %  ;
;     -- Clock pins                                           ; 0 / 6                 ; 0 %   ;
;     -- Dedicated input pins                                 ; 0 / 21                ; 0 %   ;
; I/O registers                                               ; 186                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 0 / 1 ( 0 % )         ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 1 / 1 ( 100 % )       ;       ;
;     -- SDRAM                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 1 / 2 ( 50 % )        ;       ;
;     -- I2C                                                  ; 4 / 4 ( 100 % )       ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- SPI Master                                           ; 1 / 2 ( 50 % )        ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 2 / 2 ( 100 % )       ;       ;
;     -- USB                                                  ; 1 / 2 ( 50 % )        ;       ;
;                                                             ;                       ;       ;
; Global signals                                              ; 2                     ;       ;
; M10K blocks                                                 ; 152 / 270             ; 56 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 1,210,368 / 2,764,800 ; 44 %  ;
; Total block memory implementation bits                      ; 1,556,480 / 2,764,800 ; 56 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 13 / 84               ; 15 %  ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 5                 ; 0 %   ;
; Global clocks                                               ; 2 / 16                ; 13 %  ;
; Quadrant clocks                                             ; 0 / 72                ; 0 %   ;
; Horizontal periphery clocks                                 ; 0 / 12                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 76                ; 0 %   ;
; SERDES Receivers                                            ; 0 / 76                ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 3                 ; 33 %  ;
; Hard Memory Controllers                                     ; 1 / 2                 ; 50 %  ;
; Maximum fan-out                                             ; 5984                  ;       ;
; Highest non-global fan-out                                  ; 2998                  ;       ;
; Total fan-out                                               ; 69357                 ;       ;
; Average fan-out                                             ; 3.63                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                    ;
+---------------------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name                ; Pin #      ; I/O Bank ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+---------------------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; ENCODER_A[0]        ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; ENCODER_A[1]        ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; ENCODER_B[0]        ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; ENCODER_B[1]        ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; FPGA_CLK1_50        ; Unassigned ; --       ; 5984                  ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; None            ; Off         ; --                        ; User                 ; no        ;
; FPGA_UART1_RX       ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; FPGA_UART_XBEE_RXD  ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_DDR3_RZQ        ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ; no        ;
; HPS_ENET_RX_CLK     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[0] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[1] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[2] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DATA[3] ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_ENET_RX_DV      ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_SPIM_MISO       ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_UART_RX         ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_CLKOUT      ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_DIR         ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; HPS_USB_NXT         ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[0]              ; Unassigned ; --       ; 17                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; KEY[1]              ; Unassigned ; --       ; 17                    ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
; SW[0]               ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; None            ; Off         ; --                        ; User                 ; no        ;
; SW[1]               ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; None            ; Off         ; --                        ; User                 ; no        ;
; SW[2]               ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; None            ; Off         ; --                        ; User                 ; no        ;
; SW[3]               ; Unassigned ; --       ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; None            ; Off         ; --                        ; User                 ; no        ;
; UART_LASER_RXD      ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ; no        ;
+---------------------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------------------+------------+----------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+-----------------+------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                ; Pin #      ; I/O Bank ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                 ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+---------------------+------------+----------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+-----------------+------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; DRIVE_LED[0]        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; DRIVE_LED[1]        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; FPGA_UART1_TX       ; Unassigned ; --       ; no              ; no                     ; no        ; no              ; no         ; no            ; no       ; Off          ; None            ; Default          ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; FPGA_UART_XBEE_TXD  ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 16mA             ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[0]    ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[10]   ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[11]   ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[12]   ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[13]   ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[14]   ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[1]    ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[2]    ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[3]    ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[4]    ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[5]    ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[6]    ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[7]    ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[8]    ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ADDR[9]    ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[0]      ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[1]      ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_BA[2]      ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CAS_N      ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CKE        ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_N       ; Unassigned ; --       ; yes             ; no                     ; no        ; no              ; no         ; yes           ; no       ; Off          ; None            ; Default          ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CK_P       ; Unassigned ; --       ; yes             ; no                     ; no        ; no              ; no         ; yes           ; no       ; Off          ; None            ; Default          ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_CS_N       ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[0]      ; Unassigned ; --       ; yes             ; no                     ; no        ; no              ; no         ; yes           ; no       ; Off          ; None            ; Default          ; Off                               ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[1]      ; Unassigned ; --       ; yes             ; no                     ; no        ; no              ; no         ; yes           ; no       ; Off          ; None            ; Default          ; Off                               ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[2]      ; Unassigned ; --       ; yes             ; no                     ; no        ; no              ; no         ; yes           ; no       ; Off          ; None            ; Default          ; Off                               ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_DM[3]      ; Unassigned ; --       ; yes             ; no                     ; no        ; no              ; no         ; yes           ; no       ; Off          ; None            ; Default          ; Off                               ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_ODT        ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RAS_N      ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_RESET_N    ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_DDR3_WE_N       ; Unassigned ; --       ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I ; 12mA             ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; HPS_ENET_GTX_CLK    ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 8mA              ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_MDC        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 8mA              ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[0] ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 8mA              ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[1] ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 8mA              ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[2] ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 8mA              ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_DATA[3] ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 8mA              ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_ENET_TX_EN      ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 8mA              ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SD_CLK          ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 8mA              ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_CLK        ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 8mA              ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_SPIM_MOSI       ; Unassigned ; --       ; no              ; no                     ; no        ; no              ; no         ; yes           ; no       ; Off          ; None            ; Default          ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_UART_TX         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 8mA              ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_USB_STP         ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 8mA              ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LASER_ON_N          ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 16mA             ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[0]              ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 16mA             ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[1]              ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 16mA             ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[2]              ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 16mA             ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[3]              ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 16mA             ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[4]              ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 16mA             ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[5]              ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 16mA             ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[6]              ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 16mA             ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; LED[7]              ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 16mA             ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; TAKT                ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V           ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; UART_LASER_TXD      ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 16mA             ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; UART_SABER          ; Unassigned ; --       ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL     ; 16mA             ; Off                               ; --                                                                                                                                                                        ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+---------------------+------------+----------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+-----------------+------------------+-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------------------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; Pin #      ; I/O Bank ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Input Termination ; Output Termination ; Termination Control Block                                                                                                                                                 ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                                ;
+-------------------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; FPGA_I2C1_SCLK    ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; --                                                                                                                                                                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|i2c1_out_clk[0] (inverted)                                                                                                                                                                                                                                                  ;
; FPGA_I2C1_SDAT    ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; --                                                                                                                                                                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|i2c1_out_data[0] (inverted)                                                                                                                                                                                                                                                 ;
; FPGA_I2C2_SCLK    ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; --                                                                                                                                                                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|i2c_emac0_out_clk[0] (inverted)                                                                                                                                                                                                                                             ;
; FPGA_I2C2_SDAT    ; Unassigned ; --       ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; --                                                                                                                                                                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|i2c_emac0_out_data[0] (inverted)                                                                                                                                                                                                                                            ;
; HPS_CONV_USB_N    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; --                                                                                                                                                                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[33] (inverted)                                                                                                                                                                                                                             ;
; HPS_DDR3_DQS_N[0] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[1] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[2] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[3] ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; yes             ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_P[0] ; Unassigned ; --       ; 17                    ; 0                  ; no     ; no             ; yes             ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[1] ; Unassigned ; --       ; 17                    ; 0                  ; no     ; no             ; yes             ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[2] ; Unassigned ; --       ; 17                    ; 0                  ; no     ; no             ; yes             ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[3] ; Unassigned ; --       ; 17                    ; 0                  ; no     ; no             ; yes             ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQ[0]    ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[10]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[11]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[12]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[13]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[14]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[15]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[16]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[17]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[18]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[19]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[1]    ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[20]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[21]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[22]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[23]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[24]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[25]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[26]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[27]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[28]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[29]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[2]    ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[30]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[31]   ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[3]    ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[4]    ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[5]    ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[6]    ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[7]    ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[8]    ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[9]    ; Unassigned ; --       ; 0                     ; 2                  ; no     ; yes            ; yes             ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; Fitter               ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_ENET_INT_N    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; --                                                                                                                                                                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[35] (inverted)                                                                                                                                                                                                                             ;
; HPS_ENET_MDIO     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; --                                                                                                                                                                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[1] (inverted)                                                                                                                                                                                                                              ;
; HPS_GSENSOR_INT   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; --                                                                                                                                                                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[43] (inverted)                                                                                                                                                                                                                             ;
; HPS_I2C0_SCLK     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no        ; no              ; yes        ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; --                                                                                                                                                                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[31]                                                                                                                                                                                                                                        ;
; HPS_I2C0_SDAT     ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no        ; no              ; yes        ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; --                                                                                                                                                                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[30]                                                                                                                                                                                                                                        ;
; HPS_KEY           ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; --                                                                                                                                                                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[41] (inverted)                                                                                                                                                                                                                             ;
; HPS_LED           ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; --                                                                                                                                                                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[39] (inverted)                                                                                                                                                                                                                             ;
; HPS_LTC_GPIO      ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; --                                                                                                                                                                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[37] (inverted)                                                                                                                                                                                                                             ;
; HPS_SD_CMD        ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; --                                                                                                                                                                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[3] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[0]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; --                                                                                                                                                                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[5] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[1]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; --                                                                                                                                                                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[7] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[2]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; --                                                                                                                                                                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[9] (inverted)                                                                                                                                                                                                                              ;
; HPS_SD_DATA[3]    ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; --                                                                                                                                                                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[11] (inverted)                                                                                                                                                                                                                             ;
; HPS_SPIM_SS       ; Unassigned ; --       ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off               ; Off                ; --                                                                                                                                                                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; -                                                                                                                                                                                                                                                                                                                                                                  ;
; HPS_USB_DATA[0]   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; --                                                                                                                                                                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[13] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[1]   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; --                                                                                                                                                                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[15] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[2]   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; --                                                                                                                                                                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[17] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[3]   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; --                                                                                                                                                                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[19] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[4]   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; --                                                                                                                                                                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[21] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[5]   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; --                                                                                                                                                                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[23] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[6]   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; --                                                                                                                                                                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[25] (inverted)                                                                                                                                                                                                                             ;
; HPS_USB_DATA[7]   ; Unassigned ; --       ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no        ; no              ; no         ; no       ; Off          ; None         ; Default          ; Off               ; Off                ; --                                                                                                                                                                        ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[27] (inverted)                                                                                                                                                                                                                             ;
+-------------------+------------+----------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+-------------------+--------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; I/O Bank Usage                                                           ;
+----------+----------------+---------------+--------------+---------------+
; I/O Bank ; Usage          ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+----------------+---------------+--------------+---------------+
; B1L      ; 0 / 0 ( -- )   ; --            ; --           ; --            ;
; 3A       ; 0 / 16 ( 0 % ) ; --            ; --           ; 0V            ;
; 3B       ; 0 / 32 ( 0 % ) ; --            ; --           ; 0V            ;
; 4A       ; 0 / 68 ( 0 % ) ; --            ; --           ; 0V            ;
; 5A       ; 0 / 16 ( 0 % ) ; --            ; --           ; 0V            ;
; 6B       ; 0 / 44 ( 0 % ) ; --            ; --           ; 0V            ;
; 6A       ; 0 / 56 ( 0 % ) ; --            ; --           ; 0V            ;
; 7A       ; 0 / 19 ( 0 % ) ; --            ; --           ; 0V            ;
; 7B       ; 0 / 22 ( 0 % ) ; --            ; --           ; 0V            ;
; 7C       ; 0 / 12 ( 0 % ) ; --            ; --           ; 0V            ;
; 7D       ; 0 / 14 ( 0 % ) ; --            ; --           ; 0V            ;
; 8A       ; 0 / 13 ( 0 % ) ; --            ; --           ; 0V            ;
; Unknown  ; 156            ; --            ;              ;               ;
+----------+----------------+---------------+--------------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                      ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard ; Voltage ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; A4       ; 357        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 353        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 347        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 345        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 343        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 341        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; A11      ; 339        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 337        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 335        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 333        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 331        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 329        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 321        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 317        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 315        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 313        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 311        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 309        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 296        ; 7A             ; ^HPS_nRST                       ;        ;              ;         ; --           ;                 ; --       ; --           ;
; A24      ; 283        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; A25      ; 281        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; A26      ; 279        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; A27      ; 275        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; AA1      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AA4      ; 45         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; AA6      ; 29         ; 3A             ; ^nCSO, DATA4                    ;        ;              ;         ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 36         ; 3A             ; ^DCLK                           ;        ;              ;         ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; AA11     ; 50         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; AA13     ; 98         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; AA15     ; 114        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AA18     ; 122        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AA19     ; 124        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 167        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; AA23     ; 180        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; AA24     ; 178        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; AA25     ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AA26     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AA27     ; 201        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; AA28     ; 211        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AB4      ; 43         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AB5      ; 32         ; 3A             ; #TCK                            ; input  ;              ;         ; --           ;                 ; --       ; --           ;
; AB6      ; 31         ; 3A             ; ^AS_DATA3, DATA3                ;        ;              ;         ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 176        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; AB24     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AB25     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AB26     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AB27     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AB28     ; 199        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; AC1      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AC4      ; 49         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AC5      ; 33         ; 3A             ; ^AS_DATA2, DATA2                ;        ;              ;         ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 35         ; 3A             ; ^AS_DATA1, DATA1                ;        ;              ;         ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 30         ; 3A             ; #TMS                            ; input  ;              ;         ; --           ;                 ; --       ; --           ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; AC22     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 154        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AC24     ; 174        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; AC27     ; 197        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 195        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AD4      ; 47         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AD5      ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AD6      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AD7      ; 37         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;              ;         ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; AD10     ; 57         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 65         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 79         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; AD17     ; 113        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; AD19     ; 119        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 127        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AD23     ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AD26     ; 172        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; AD28     ; 185        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AE4      ; 56         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; AE6      ; 51         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AE7      ; 61         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 64         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AE9      ; 55         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; AE11     ; 63         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 81         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; AE15     ; 95         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AE16     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AE17     ; 111        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AE18     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AE19     ; 121        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AE20     ; 129        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; AE22     ; 138        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AE24     ; 153        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AE25     ; 170        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; AE26     ; 168        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 187        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 183        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AF4      ; 54         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 69         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 67         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AF7      ; 72         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AF8      ; 59         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 62         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 71         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 73         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; AF13     ; 87         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; AF15     ; 97         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; AF17     ; 105        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AF18     ; 120        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; AF20     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 135        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AF22     ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AF24     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AF25     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 166        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; AF27     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AF28     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; AG5      ; 80         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 70         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AG7      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AG8      ; 88         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AG9      ; 93         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AG10     ; 96         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 101        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; AG13     ; 89         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AG14     ; 109        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AG15     ; 112        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 103        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AG17     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AG18     ; 125        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AG19     ; 128        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AG20     ; 131        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; AG23     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AG24     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AG25     ; 159        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AG27     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AG28     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AH2      ; 75         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 77         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 78         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 83         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AH6      ; 85         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AH7      ; 86         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 91         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 94         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AH10     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AH11     ; 99         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AH12     ; 104        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 107        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AH14     ; 110        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; AH16     ; 115        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AH17     ; 117        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 123        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 126        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AH20     ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; AH21     ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AH22     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 144        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; AH26     ; 155        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; AH27     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;                ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; B4       ; 359        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; B6       ; 355        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; B8       ; 361        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 363        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; B11      ; 362        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 360        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; B14      ; 349        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; B16      ; 324        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; B18      ; 319        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 325        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; B21      ; 310        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; B23      ; 298        ; 7A             ; ^HPS_TDO                        ;        ;              ;         ; --           ;                 ; --       ; --           ;
; B24      ; 285        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; B25      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; B26      ; 273        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; B27      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; B28      ; 265        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; C1       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; C4       ; 368        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 375        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; C6       ; 373        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 371        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 369        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 367        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 365        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; C12      ; 382        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 354        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 348        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 340        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 326        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 318        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 316        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 323        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; C21      ; 308        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 302        ; 7A             ; ^HPS_TRST                       ;        ;              ;         ; --           ;                 ; --       ; --           ;
; C23      ; 300        ; 7A             ; ^HPS_TMS                        ;        ;              ;         ; --           ;                 ; --       ; --           ;
; C24      ; 289        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; C26      ; 271        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; C28      ; 263        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; D1       ;            ;                ; DNU                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; D4       ; 370        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 377        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; D8       ; 387        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; D11      ; 398        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 380        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; D14      ; 352        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 342        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; D17      ; 332        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; D20      ; 307        ; 7A             ; ^HPS_CLK2                       ;        ;              ;         ; --           ;                 ; --       ; --           ;
; D21      ; 304        ; 7A             ; ^GND                            ;        ;              ;         ; --           ;                 ; --       ; --           ;
; D22      ; 303        ; 7A             ; ^HPS_TDI                        ;        ;              ;         ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; D24      ; 287        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; D25      ; 293        ; 6A             ; HPS_RZQ_0                       ;        ;              ;         ; --           ;                 ; no       ; On           ;
; D26      ; 269        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; D27      ; 257        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; D28      ; 255        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; E1       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; E4       ; 364        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 376        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 432        ; 9A             ; ^nCE                            ;        ;              ;         ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; E8       ; 385        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; E9       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; E11      ; 396        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; E12      ;            ;                ; DNU                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; E16      ; 334        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; E18      ; 305        ; 7A             ; ^HPS_PORSEL                     ;        ;              ;         ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; E20      ; 306        ; 7A             ; ^HPS_CLK1                       ;        ;              ;         ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; E23      ; 295        ; 7A             ; ^GND                            ;        ;              ;         ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; E25      ; 291        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; E26      ; 267        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; E27      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; E28      ; 259        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; F1       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; F4       ; 372        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; F5       ; 366        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; F6       ; 437        ; 9A             ; ^GND                            ;        ;              ;         ; --           ;                 ; --       ; --           ;
; F7       ; 435        ; 9A             ; ^nCONFIG                        ;        ;              ;         ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; F23      ; 294        ; 7A             ; ^GND                            ;        ;              ;         ; --           ;                 ; --       ; --           ;
; F24      ; 292        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 284        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; F26      ; 282        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; F28      ; 249        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; G1       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; G4       ; 374        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; G6       ; 433        ; 9A             ; ^MSEL2                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; G23      ; 290        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; G25      ; 276        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 253        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 251        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; G28      ; 247        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; H1       ;            ;                ; DNU                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; H4       ; 427        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; H5       ; 423        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; H6       ; 421        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 431        ; 9A             ; ^nSTATUS                        ;        ;              ;         ; --           ;                 ; --       ; --           ;
; H9       ; 430        ; 9A             ; ^MSEL1                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; H12      ; 358        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 356        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; H16      ; 344        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 322        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; H19      ; 297        ; 7A             ; ^HPS_nPOR                       ;        ;              ;         ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; H25      ; 274        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; H28      ; 261        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; J8       ; 429        ; 9A             ; ^CONF_DONE                      ;        ;              ;         ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; J10      ; 428        ; 9A             ; ^MSEL0                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; J12      ; 338        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 336        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 330        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; J15      ; 328        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; J16      ; 346        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 320        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 314        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 299        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;              ;         ; --           ;                 ; --       ; --           ;
; J20      ; 268        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; J21      ; 266        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; J24      ; 258        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; J25      ; 260        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; J26      ; 252        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 243        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; J28      ; 241        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; K1       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; K8       ; 426        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; K9       ; 436        ; 9A             ; ^MSEL4                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; K10      ; 434        ; 9A             ; ^MSEL3                          ;        ;              ;         ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; K18      ; 312        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 301        ; 7A             ; ^HPS_TCK                        ;        ;              ;         ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; K25      ; 244        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; K26      ; 250        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; K27      ; 245        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 239        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; L4       ;            ;                ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; L8       ; 424        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; L9       ; 422        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; L10      ; 420        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; L11      ;            ; --             ; VCC                             ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; L20      ; 288        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 286        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; L24      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; L25      ; 242        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; L28      ; 237        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;                ; DNU                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; M4       ;            ;                ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; M5       ;            ;                ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; M25      ; 246        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 234        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; M27      ; 236        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; M28      ; 235        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; N1       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; N5       ;            ;                ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; N20      ; 272        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; N21      ; 270        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 228        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; N25      ; 226        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; N26      ; 220        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; N27      ; 218        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; N28      ; 233        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; P26      ; 221        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; P28      ; 231        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; R1       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; R4       ;            ;                ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; R5       ;            ;                ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; R16      ; 256        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; R17      ; 254        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; R18      ; 240        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; R19      ; 238        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; R20      ; 232        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 230        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 204        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; R25      ; 210        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; R26      ; 212        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; R27      ; 219        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; R28      ; 229        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; T4       ;            ;                ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; T5       ;            ;                ; GND                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; T8       ; 42         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; T9       ;            ; --             ; VCC                             ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; T11      ; 60         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; T12      ; 74         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; T13      ; 76         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; T14      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; T16      ; 214        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 216        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 224        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; T19      ; 222        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; T20      ; 208        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; T24      ; 202        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; T26      ; 196        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 205        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 227        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; U1       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; U9       ; 44         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; U10      ; 48         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 58         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; U12      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; U13      ; 90         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; U14      ; 92         ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; U15      ; 200        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 198        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; U19      ; 206        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; U20      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; U25      ; 194        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; U28      ; 225        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; V1       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; V10      ; 46         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; V11      ; 68         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; V12      ; 84         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; V13      ; 106        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; V14      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; V15      ; 181        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; V16      ; 179        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; V17      ; 192        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 190        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 188        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 186        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; V24      ; 191        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 193        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; V27      ; 217        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 223        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; W1       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; W8       ; 40         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; W10      ; 34         ; 3A             ; #TDI                            ; input  ;              ;         ; --           ;                 ; --       ; --           ;
; W11      ; 66         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; W12      ; 82         ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; W14      ; 108        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; W15      ; 177        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; W16      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; W19      ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; W20      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; W21      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; W24      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; W25      ;            ;                ; NC                              ;        ;              ;         ; --           ;                 ; --       ; --           ;
; W26      ; 209        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; W28      ; 215        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; Y1       ;            ;                ; DNU                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;              ;         ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; Y4       ; 39         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; Y5       ; 41         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; Y8       ; 38         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; Y9       ; 28         ; 3A             ; #TDO                            ; output ;              ;         ; --           ;                 ; --       ; --           ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; Y11      ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; Y13      ; 100        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; Y14      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; Y15      ; 116        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 175        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; Y17      ; 171        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; Y18      ; 173        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; Y19      ; 169        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; Y20      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;              ;         ; --           ;                 ; --       ; --           ;
; Y24      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; Y25      ;            ;                ; GND                             ; gnd    ;              ;         ; --           ;                 ; --       ; --           ;
; Y26      ; 207        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 203        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 213        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;              ;         ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+--------------+---------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                          ; Location ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------------------+-------------------------+------------------------+
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; --       ; Low Jitter           ; 1280                    ; normal                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------+----------------------+-------------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                              ;
+---------------------+----------+----+------+------+----+----+-------+--------+------------------------+--------------------------+
; Name                ; Pin Type ; D1 ; D3_0 ; D3_1 ; D4 ; D5 ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------------+----------+----+------+------+----+----+-------+--------+------------------------+--------------------------+
; LED[0]              ; Output   ; -- ; --   ; --   ; -- ; 0  ; 31    ; --     ; --                     ; --                       ;
; TAKT                ; Output   ; -- ; --   ; --   ; -- ; 0  ; 31    ; --     ; --                     ; --                       ;
; FPGA_UART_XBEE_TXD  ; Output   ; -- ; --   ; --   ; -- ; 0  ; 31    ; --     ; --                     ; --                       ;
; UART_SABER          ; Output   ; -- ; --   ; --   ; -- ; 0  ; 31    ; --     ; --                     ; --                       ;
; UART_LASER_TXD      ; Output   ; -- ; --   ; --   ; -- ; 0  ; 31    ; --     ; --                     ; --                       ;
; DRIVE_LED[0]        ; Output   ; -- ; --   ; --   ; -- ; 0  ; 31    ; --     ; --                     ; --                       ;
; DRIVE_LED[1]        ; Output   ; -- ; --   ; --   ; -- ; 0  ; 31    ; --     ; --                     ; --                       ;
; LED[1]              ; Output   ; -- ; --   ; --   ; -- ; 0  ; 31    ; --     ; --                     ; --                       ;
; LED[2]              ; Output   ; -- ; --   ; --   ; -- ; 0  ; 31    ; --     ; --                     ; --                       ;
; LED[3]              ; Output   ; -- ; --   ; --   ; -- ; 0  ; 31    ; --     ; --                     ; --                       ;
; LED[4]              ; Output   ; -- ; --   ; --   ; -- ; 0  ; 31    ; --     ; --                     ; --                       ;
; LED[5]              ; Output   ; -- ; --   ; --   ; -- ; 0  ; 31    ; --     ; --                     ; --                       ;
; LED[6]              ; Output   ; -- ; --   ; --   ; -- ; 0  ; 31    ; --     ; --                     ; --                       ;
; LED[7]              ; Output   ; -- ; --   ; --   ; -- ; 0  ; 31    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[0]    ; Output   ; -- ; --   ; --   ; -- ; 6  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[1]    ; Output   ; -- ; --   ; --   ; -- ; 7  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[2]    ; Output   ; -- ; --   ; --   ; -- ; 6  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[3]    ; Output   ; -- ; --   ; --   ; -- ; 7  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[4]    ; Output   ; -- ; --   ; --   ; -- ; 11 ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[5]    ; Output   ; -- ; --   ; --   ; -- ; 11 ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[6]    ; Output   ; -- ; --   ; --   ; -- ; 6  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[7]    ; Output   ; -- ; --   ; --   ; -- ; 7  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[8]    ; Output   ; -- ; --   ; --   ; -- ; 11 ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[9]    ; Output   ; -- ; --   ; --   ; -- ; 11 ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[10]   ; Output   ; -- ; --   ; --   ; -- ; 6  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[11]   ; Output   ; -- ; --   ; --   ; -- ; 7  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[12]   ; Output   ; -- ; --   ; --   ; -- ; 7  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[13]   ; Output   ; -- ; --   ; --   ; -- ; 8  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[14]   ; Output   ; -- ; --   ; --   ; -- ; 11 ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[0]      ; Output   ; -- ; --   ; --   ; -- ; 6  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[1]      ; Output   ; -- ; --   ; --   ; -- ; 11 ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[2]      ; Output   ; -- ; --   ; --   ; -- ; 11 ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CKE        ; Output   ; -- ; --   ; --   ; -- ; 8  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CS_N       ; Output   ; -- ; --   ; --   ; -- ; 11 ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RAS_N      ; Output   ; -- ; --   ; --   ; -- ; 7  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CAS_N      ; Output   ; -- ; --   ; --   ; -- ; 6  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_WE_N       ; Output   ; -- ; --   ; --   ; -- ; 7  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RESET_N    ; Output   ; -- ; --   ; --   ; -- ; 0  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ODT        ; Output   ; -- ; --   ; --   ; -- ; 6  ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_GTX_CLK    ; Output   ; -- ; --   ; --   ; -- ; 0  ; 31    ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[0] ; Output   ; -- ; --   ; --   ; -- ; 0  ; 31    ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[1] ; Output   ; -- ; --   ; --   ; -- ; 0  ; 31    ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[2] ; Output   ; -- ; --   ; --   ; -- ; 0  ; 31    ; --     ; --                     ; --                       ;
; HPS_ENET_TX_DATA[3] ; Output   ; -- ; --   ; --   ; -- ; 0  ; 31    ; --     ; --                     ; --                       ;
; HPS_ENET_MDC        ; Output   ; -- ; --   ; --   ; -- ; 0  ; 31    ; --     ; --                     ; --                       ;
; HPS_ENET_TX_EN      ; Output   ; -- ; --   ; --   ; -- ; 0  ; 31    ; --     ; --                     ; --                       ;
; HPS_SD_CLK          ; Output   ; -- ; --   ; --   ; -- ; 0  ; 31    ; --     ; --                     ; --                       ;
; HPS_USB_STP         ; Output   ; -- ; --   ; --   ; -- ; 0  ; 31    ; --     ; --                     ; --                       ;
; HPS_SPIM_CLK        ; Output   ; -- ; --   ; --   ; -- ; 0  ; 31    ; --     ; --                     ; --                       ;
; HPS_UART_TX         ; Output   ; -- ; --   ; --   ; -- ; 0  ; 31    ; --     ; --                     ; --                       ;
; LASER_ON_N          ; Output   ; -- ; --   ; --   ; -- ; 0  ; 31    ; --     ; --                     ; --                       ;
; HPS_SPIM_SS         ; Bidir    ; -- ; --   ; --   ; -- ; 0  ; 31    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[0] ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[1] ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[2] ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DATA[3] ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_CLK     ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; HPS_ENET_RX_DV      ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; HPS_SPIM_MISO       ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; HPS_UART_RX         ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; HPS_USB_CLKOUT      ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; HPS_USB_DIR         ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; HPS_USB_NXT         ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RZQ        ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; KEY[0]              ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; KEY[1]              ; Input    ; -- ; --   ; 0    ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; FPGA_UART1_RX       ; Input    ; -- ; 0    ; 0    ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; ENCODER_B[0]        ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; ENCODER_B[1]        ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; ENCODER_A[0]        ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; ENCODER_A[1]        ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; FPGA_UART_XBEE_RXD  ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; UART_LASER_RXD      ; Input    ; -- ; --   ; 0    ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; FPGA_UART1_TX       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; FPGA_CLK1_50        ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; SW[0]               ; Input    ; -- ; --   ; 0    ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; SW[1]               ; Input    ; -- ; --   ; 0    ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; SW[2]               ; Input    ; -- ; 0    ; --   ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; SW[3]               ; Input    ; -- ; --   ; 0    ; -- ; -- ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_P       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_N       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HPS_DDR3_DM[0]      ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DM[1]      ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DM[2]      ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DM[3]      ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_SPIM_MOSI       ; Output   ; -- ; --   ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; FPGA_I2C1_SDAT      ; Bidir    ; -- ; 0    ; 0    ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; FPGA_I2C1_SCLK      ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; FPGA_I2C2_SDAT      ; Bidir    ; -- ; 0    ; 0    ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; FPGA_I2C2_SCLK      ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[0]      ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[1]      ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[2]      ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[3]      ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[4]      ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[5]      ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[6]      ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[7]      ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[8]      ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[9]      ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[10]     ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[11]     ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[12]     ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[13]     ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[14]     ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[15]     ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[16]     ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[17]     ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[18]     ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[19]     ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[20]     ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[21]     ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[22]     ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[23]     ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[24]     ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[25]     ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[26]     ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[27]     ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[28]     ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[29]     ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[30]     ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQ[31]     ; Bidir    ; 0  ; 0    ; --   ; -- ; 0  ; 0     ; 0      ; --                     ; --                       ;
; HPS_DDR3_DQS_P[0]   ; Bidir    ; -- ; 0    ; --   ; 0  ; 0  ; 0     ; 0      ; 0                      ; 0                        ;
; HPS_DDR3_DQS_P[1]   ; Bidir    ; -- ; 0    ; --   ; 0  ; 0  ; 0     ; 0      ; 0                      ; 0                        ;
; HPS_DDR3_DQS_P[2]   ; Bidir    ; -- ; 0    ; --   ; 0  ; 0  ; 0     ; 0      ; 0                      ; 0                        ;
; HPS_DDR3_DQS_P[3]   ; Bidir    ; -- ; 0    ; --   ; 0  ; 0  ; 0     ; 0      ; 0                      ; 0                        ;
; HPS_DDR3_DQS_N[0]   ; Bidir    ; -- ; 0    ; --   ; 0  ; 0  ; 0     ; 0      ; 0                      ; 0                        ;
; HPS_DDR3_DQS_N[1]   ; Bidir    ; -- ; 0    ; --   ; 0  ; 0  ; 0     ; 0      ; 0                      ; 0                        ;
; HPS_DDR3_DQS_N[2]   ; Bidir    ; -- ; 0    ; --   ; 0  ; 0  ; 0     ; 0      ; 0                      ; 0                        ;
; HPS_DDR3_DQS_N[3]   ; Bidir    ; -- ; 0    ; --   ; 0  ; 0  ; 0     ; 0      ; 0                      ; 0                        ;
; HPS_ENET_MDIO       ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HPS_SD_CMD          ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HPS_SD_DATA[0]      ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HPS_SD_DATA[1]      ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HPS_SD_DATA[2]      ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HPS_SD_DATA[3]      ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HPS_USB_DATA[0]     ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HPS_USB_DATA[1]     ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HPS_USB_DATA[2]     ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HPS_USB_DATA[3]     ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HPS_USB_DATA[4]     ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HPS_USB_DATA[5]     ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HPS_USB_DATA[6]     ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HPS_USB_DATA[7]     ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HPS_I2C0_SDAT       ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HPS_I2C0_SCLK       ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HPS_CONV_USB_N      ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HPS_ENET_INT_N      ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HPS_LTC_GPIO        ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HPS_LED             ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HPS_KEY             ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
; HPS_GSENSOR_INT     ; Bidir    ; -- ; 0    ; --   ; -- ; 0  ; 0     ; --     ; --                     ; --                       ;
+---------------------+----------+----+------+------+----+----+-------+--------+------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                     ; Pad To Core Index ; Setting ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; HPS_SPIM_SS                                                                                                                                                                                             ;                   ;         ;
; HPS_ENET_RX_DATA[0]                                                                                                                                                                                     ;                   ;         ;
; HPS_ENET_RX_DATA[1]                                                                                                                                                                                     ;                   ;         ;
; HPS_ENET_RX_DATA[2]                                                                                                                                                                                     ;                   ;         ;
; HPS_ENET_RX_DATA[3]                                                                                                                                                                                     ;                   ;         ;
; HPS_ENET_RX_CLK                                                                                                                                                                                         ;                   ;         ;
; HPS_ENET_RX_DV                                                                                                                                                                                          ;                   ;         ;
; HPS_SPIM_MISO                                                                                                                                                                                           ;                   ;         ;
; HPS_UART_RX                                                                                                                                                                                             ;                   ;         ;
; HPS_USB_CLKOUT                                                                                                                                                                                          ;                   ;         ;
; HPS_USB_DIR                                                                                                                                                                                             ;                   ;         ;
; HPS_USB_NXT                                                                                                                                                                                             ;                   ;         ;
; HPS_DDR3_RZQ                                                                                                                                                                                            ;                   ;         ;
; KEY[0]                                                                                                                                                                                                  ;                   ;         ;
;      - debounce:debounce_key|counter[0][5]                                                                                                                                                              ; 0                 ; 0       ;
;      - debounce:debounce_key|counter[0][10]                                                                                                                                                             ; 0                 ; 0       ;
;      - debounce:debounce_key|counter[0][4]                                                                                                                                                              ; 0                 ; 0       ;
;      - debounce:debounce_key|counter[0][14]                                                                                                                                                             ; 0                 ; 0       ;
;      - debounce:debounce_key|counter[0][15]                                                                                                                                                             ; 0                 ; 0       ;
;      - debounce:debounce_key|counter[0][9]                                                                                                                                                              ; 0                 ; 0       ;
;      - debounce:debounce_key|counter[0][7]                                                                                                                                                              ; 0                 ; 0       ;
;      - debounce:debounce_key|counter[0][3]                                                                                                                                                              ; 0                 ; 0       ;
;      - debounce:debounce_key|counter[0][6]                                                                                                                                                              ; 0                 ; 0       ;
;      - debounce:debounce_key|counter[0][8]                                                                                                                                                              ; 0                 ; 0       ;
;      - debounce:debounce_key|counter[0][0]                                                                                                                                                              ; 0                 ; 0       ;
;      - debounce:debounce_key|counter[0][1]                                                                                                                                                              ; 0                 ; 0       ;
;      - debounce:debounce_key|counter[0][2]                                                                                                                                                              ; 0                 ; 0       ;
;      - debounce:debounce_key|counter[0][11]                                                                                                                                                             ; 0                 ; 0       ;
;      - debounce:debounce_key|counter[0][12]                                                                                                                                                             ; 0                 ; 0       ;
;      - debounce:debounce_key|counter[0][13]                                                                                                                                                             ; 0                 ; 0       ;
;      - debounce:debounce_key|counter[0][5]~0                                                                                                                                                            ; 0                 ; 0       ;
; KEY[1]                                                                                                                                                                                                  ;                   ;         ;
;      - debounce:debounce_key|counter[1][6]                                                                                                                                                              ; 1                 ; 0       ;
;      - debounce:debounce_key|counter[1][7]                                                                                                                                                              ; 1                 ; 0       ;
;      - debounce:debounce_key|counter[1][8]                                                                                                                                                              ; 1                 ; 0       ;
;      - debounce:debounce_key|counter[1][9]                                                                                                                                                              ; 1                 ; 0       ;
;      - debounce:debounce_key|counter[1][10]                                                                                                                                                             ; 1                 ; 0       ;
;      - debounce:debounce_key|counter[1][11]                                                                                                                                                             ; 1                 ; 0       ;
;      - debounce:debounce_key|counter[1][4]                                                                                                                                                              ; 1                 ; 0       ;
;      - debounce:debounce_key|counter[1][13]                                                                                                                                                             ; 1                 ; 0       ;
;      - debounce:debounce_key|counter[1][14]                                                                                                                                                             ; 1                 ; 0       ;
;      - debounce:debounce_key|counter[1][15]                                                                                                                                                             ; 1                 ; 0       ;
;      - debounce:debounce_key|counter[1][3]                                                                                                                                                              ; 1                 ; 0       ;
;      - debounce:debounce_key|counter[1][12]                                                                                                                                                             ; 1                 ; 0       ;
;      - debounce:debounce_key|counter[1][2]                                                                                                                                                              ; 1                 ; 0       ;
;      - debounce:debounce_key|counter[1][1]                                                                                                                                                              ; 1                 ; 0       ;
;      - debounce:debounce_key|counter[1][0]                                                                                                                                                              ; 1                 ; 0       ;
;      - debounce:debounce_key|counter[1][5]                                                                                                                                                              ; 1                 ; 0       ;
;      - debounce:debounce_key|counter[1][6]~1                                                                                                                                                            ; 1                 ; 0       ;
; FPGA_UART1_RX                                                                                                                                                                                           ;                   ;         ;
;      - dflipflop:dff_uart|Q[0]~feeder                                                                                                                                                                   ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[4]                                                                                                                                                ; 1                 ; 0       ;
; ENCODER_B[0]                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Encoder2_DriveSystem_FF[0]                                                        ; 0                 ; 0       ;
; ENCODER_B[1]                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Encoder2_DriveSystem_FF[1]                                                        ; 0                 ; 0       ;
; ENCODER_A[0]                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Encoder1_DriveSystem_FF[0]                                                        ; 0                 ; 0       ;
; ENCODER_A[1]                                                                                                                                                                                            ;                   ;         ;
;      - soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Encoder1_DriveSystem_FF[1]                                                        ; 0                 ; 0       ;
; FPGA_UART_XBEE_RXD                                                                                                                                                                                      ;                   ;         ;
;      - soc_system:hps|soc_system_fifoed_avalon_uart:fifoed_avalon_uart|soc_system_fifoed_avalon_uart_rx:the_soc_system_fifoed_avalon_uart_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ; 0                 ; 0       ;
; UART_LASER_RXD                                                                                                                                                                                          ;                   ;         ;
;      - dflipflop:dff_laser|Q[0]~feeder                                                                                                                                                                  ; 1                 ; 0       ;
; FPGA_CLK1_50                                                                                                                                                                                            ;                   ;         ;
; SW[0]                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:hps|soc_system_dipsw_pio:dipsw_pio|read_mux_out[0]~0                                                                                                                                  ; 1                 ; 0       ;
;      - soc_system:hps|soc_system_dipsw_pio:dipsw_pio|d1_data_in[0]                                                                                                                                      ; 1                 ; 0       ;
; SW[1]                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:hps|soc_system_dipsw_pio:dipsw_pio|read_mux_out[1]~1                                                                                                                                  ; 1                 ; 0       ;
;      - soc_system:hps|soc_system_dipsw_pio:dipsw_pio|d1_data_in[1]                                                                                                                                      ; 1                 ; 0       ;
; SW[2]                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:hps|soc_system_dipsw_pio:dipsw_pio|d1_data_in[2]~feeder                                                                                                                               ; 0                 ; 0       ;
;      - soc_system:hps|soc_system_dipsw_pio:dipsw_pio|read_mux_out[2]~2                                                                                                                                  ; 0                 ; 0       ;
; SW[3]                                                                                                                                                                                                   ;                   ;         ;
;      - soc_system:hps|soc_system_dipsw_pio:dipsw_pio|read_mux_out[3]~3                                                                                                                                  ; 1                 ; 0       ;
;      - soc_system:hps|soc_system_dipsw_pio:dipsw_pio|d1_data_in[3]                                                                                                                                      ; 1                 ; 0       ;
; FPGA_I2C1_SDAT                                                                                                                                                                                          ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]                                                                                                                                             ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[1]                                                                                                                                                ; 1                 ; 0       ;
; FPGA_I2C1_SCLK                                                                                                                                                                                          ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]                                                                                                                                             ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[0]~feeder                                                                                                                                         ; 0                 ; 0       ;
; FPGA_I2C2_SDAT                                                                                                                                                                                          ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]                                                                                                                                             ; 1                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]~feeder                                                                                                                                         ; 1                 ; 0       ;
; FPGA_I2C2_SCLK                                                                                                                                                                                          ;                   ;         ;
;      - sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]~feeder                                                                                                                                      ; 0                 ; 0       ;
;      - sld_signaltap:auto_signaltap_0|acq_data_in_reg[2]~feeder                                                                                                                                         ; 0                 ; 0       ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                         ;                   ;         ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                         ;                   ;         ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                         ;                   ;         ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                         ;                   ;         ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                         ;                   ;         ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                         ;                   ;         ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                         ;                   ;         ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                         ;                   ;         ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                         ;                   ;         ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                         ;                   ;         ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                         ;                   ;         ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                         ;                   ;         ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                         ;                   ;         ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                         ;                   ;         ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                         ;                   ;         ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                         ;                   ;         ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                         ;                   ;         ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                         ;                   ;         ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                         ;                   ;         ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                         ;                   ;         ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                         ;                   ;         ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                         ;                   ;         ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                       ;                   ;         ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                       ;                   ;         ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                       ;                   ;         ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                       ;                   ;         ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                       ;                   ;         ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                       ;                   ;         ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                       ;                   ;         ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                       ;                   ;         ;
; HPS_ENET_MDIO                                                                                                                                                                                           ;                   ;         ;
; HPS_SD_CMD                                                                                                                                                                                              ;                   ;         ;
; HPS_SD_DATA[0]                                                                                                                                                                                          ;                   ;         ;
; HPS_SD_DATA[1]                                                                                                                                                                                          ;                   ;         ;
; HPS_SD_DATA[2]                                                                                                                                                                                          ;                   ;         ;
; HPS_SD_DATA[3]                                                                                                                                                                                          ;                   ;         ;
; HPS_USB_DATA[0]                                                                                                                                                                                         ;                   ;         ;
; HPS_USB_DATA[1]                                                                                                                                                                                         ;                   ;         ;
; HPS_USB_DATA[2]                                                                                                                                                                                         ;                   ;         ;
; HPS_USB_DATA[3]                                                                                                                                                                                         ;                   ;         ;
; HPS_USB_DATA[4]                                                                                                                                                                                         ;                   ;         ;
; HPS_USB_DATA[5]                                                                                                                                                                                         ;                   ;         ;
; HPS_USB_DATA[6]                                                                                                                                                                                         ;                   ;         ;
; HPS_USB_DATA[7]                                                                                                                                                                                         ;                   ;         ;
; HPS_I2C0_SDAT                                                                                                                                                                                           ;                   ;         ;
; HPS_I2C0_SCLK                                                                                                                                                                                           ;                   ;         ;
; HPS_CONV_USB_N                                                                                                                                                                                          ;                   ;         ;
; HPS_ENET_INT_N                                                                                                                                                                                          ;                   ;         ;
; HPS_LTC_GPIO                                                                                                                                                                                            ;                   ;         ;
; HPS_LED                                                                                                                                                                                                 ;                   ;         ;
; HPS_KEY                                                                                                                                                                                                 ;                   ;         ;
; HPS_GSENSOR_INT                                                                                                                                                                                         ;                   ;         ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                         ; Location   ; Fan-Out ; Usage                                   ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+
; Equal0~6                                                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 40      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; Equal1~6                                                                                                                                                                                                                                                                                                                                                                     ; Unassigned ; 35      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; FPGA_CLK1_50                                                                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 5978    ; Clock                                   ; yes    ; Global Clock         ; Not Available    ; --                        ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                       ; Unassigned ; 17      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; KEY[1]                                                                                                                                                                                                                                                                                                                                                                       ; Unassigned ; 17      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; altera_edge_detector:pulse_cold_reset|reset_qual_n                                                                                                                                                                                                                                                                                                                           ; Unassigned ; 6       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; altera_edge_detector:pulse_debug_reset|reset_qual_n                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 33      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; altera_edge_detector:pulse_warm_reset|reset_qual_n                                                                                                                                                                                                                                                                                                                           ; Unassigned ; 2       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 1045    ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 40      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; debounce:debounce_key|counter[0][5]~0                                                                                                                                                                                                                                                                                                                                        ; Unassigned ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; debounce:debounce_key|counter[1][6]~1                                                                                                                                                                                                                                                                                                                                        ; Unassigned ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]~4                                                                                                                                                                                    ; Unassigned ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]~2                                                                                                                                            ; Unassigned ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]~1                                                                                                                                       ; Unassigned ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; signal_tap_s                                                                                                                                                                                                                                                                                                                                                                 ; Unassigned ; 350     ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                     ; Unassigned ; 107     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~3                                        ; Unassigned ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                          ; Unassigned ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                             ; Unassigned ; 38      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                             ; Unassigned ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8                                             ; Unassigned ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[3][0]~14                                            ; Unassigned ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[4][0]~19                                            ; Unassigned ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][0]~22                                            ; Unassigned ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][4]                                               ; Unassigned ; 89      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[5][7]                                               ; Unassigned ; 43      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~3                                               ; Unassigned ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~9                                               ; Unassigned ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1                                ; Unassigned ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2                                                  ; Unassigned ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~6                                      ; Unassigned ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[3][0]~11                                     ; Unassigned ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[4][0]~16                                     ; Unassigned ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[5][0]~18                                     ; Unassigned ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]~3                        ; Unassigned ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]~1                   ; Unassigned ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                          ; Unassigned ; 17      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell                ; Unassigned ; 5       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                         ; Unassigned ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                          ; Unassigned ; 103     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                          ; Unassigned ; 186     ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                   ; Unassigned ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                         ; Unassigned ; 203     ; Async. clear, Clock enable              ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                       ; Unassigned ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[0]~1                                                                                                                                        ; Unassigned ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[0]~3                                                                                                                                        ; Unassigned ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[1]~0                                                                                                                                        ; Unassigned ; 17      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[1]~2                                                                                                                                        ; Unassigned ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|xraddr[0]                                                                                                                                                                                         ; Unassigned ; 33      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i784:auto_generated|decode_dla:decode2|w_anode1080w[3]                                                                                                                                                ; Unassigned ; 10      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i784:auto_generated|decode_dla:decode2|w_anode1097w[3]                                                                                                                                                ; Unassigned ; 10      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i784:auto_generated|decode_dla:decode2|w_anode1107w[3]                                                                                                                                                ; Unassigned ; 10      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i784:auto_generated|decode_dla:decode2|w_anode1117w[3]                                                                                                                                                ; Unassigned ; 10      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i784:auto_generated|decode_dla:decode2|w_anode1127w[3]                                                                                                                                                ; Unassigned ; 10      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i784:auto_generated|decode_dla:decode2|w_anode1137w[3]                                                                                                                                                ; Unassigned ; 10      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i784:auto_generated|decode_dla:decode2|w_anode1147w[3]                                                                                                                                                ; Unassigned ; 10      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i784:auto_generated|decode_dla:decode2|w_anode1157w[3]                                                                                                                                                ; Unassigned ; 10      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|cdr~0                                                                                                                                                                                                                                                            ; Unassigned ; 13      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|collect_data                                                                                                                                                                                                                                                     ; Unassigned ; 38      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~0                                                                                                                                                                                                                                                      ; Unassigned ; 32      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1                                                                                                                                                                                                                                                      ; Unassigned ; 32      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all                                                                                                                                                                                                                                                        ; Unassigned ; 217     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sdr~0                                                                                                                                                                                                                                                            ; Unassigned ; 34      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]~9                                                                                                                                                                                                                ; Unassigned ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[3]~1                                                                                                                                                                                                                ; Unassigned ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]~0                                                                                                                                                                         ; Unassigned ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[11]~1                                                                                                                                                                                                         ; Unassigned ; 17      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[0]~0                                                                                                                                                                                    ; Unassigned ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_shift_var~0                                                                                                                                                                                                   ; Unassigned ; 50      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|Equal2~0                                                                                                                                                                        ; Unassigned ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset                                                                                                                                                              ; Unassigned ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_r8i:auto_generated|cout_actual                                                                                   ; Unassigned ; 4       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_29i:auto_generated|cout_actual                                                                                                  ; Unassigned ; 6       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_29i:auto_generated|cout_actual~4                                                                                                ; Unassigned ; 7       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated|cout_actual                                                                                                     ; Unassigned ; 1       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|offload_shift_ena                                                                                                                                                               ; Unassigned ; 14      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|read_pointer_counter_clk_ena                                                                                                                                                    ; Unassigned ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_buf_read_reset                                                                                                                                                           ; Unassigned ; 1       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena                                                                                                                                                        ; Unassigned ; 6       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_offload_shift_ena~0                                                                                                                                                      ; Unassigned ; 7       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|status_ram_shift_load                                                                                                                                                           ; Unassigned ; 32      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~5                                                                                                                                                                                                                               ; Unassigned ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[0]~1                                                                                                                                                                                                                          ; Unassigned ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_shift_enable~0                                                                                                                                                                                                                                            ; Unassigned ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_gen~0                                                                                                                                                                                                                                                    ; Unassigned ; 10      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[11]~0                                                                                                                                                                                                                                            ; Unassigned ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]~0                                                                                                                                                                                                                                       ; Unassigned ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|trigger_setup_ena                                                                                                                                                                                                                                                ; Unassigned ; 62      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|angle_reg_ava[15]~0                                                                                                                                                                                                                                                                                                         ; Unassigned ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|cmd_reg_ava[2]~1                                                                                                                                                                                                                                                                                                            ; Unassigned ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|command_m1_sig[0]~0                                                                                                                                                                                                                                                                                                         ; Unassigned ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|curve_resolution_out_sig[0]~0                                                                                                                                                                                                                                                                                               ; Unassigned ; 51      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|distance_reg_ava[15]~1                                                                                                                                                                                                                                                                                                      ; Unassigned ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|Encoder_New_Command_sig                                                                                                                                                                                                                                                                        ; Unassigned ; 53      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|active_regler_sig                                                                                                                                                                                                                                                                              ; Unassigned ; 109     ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|baud_gen_k:inst_baud_gen|Equal0~2                                                                                                                                                                                                                                                              ; Unassigned ; 12      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|count_var[9]~0                                                                                                                                                                                                                                                                                 ; Unassigned ; 28      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|curve_angle_reg[0]~0                                                                                                                                                                                                                                                                           ; Unassigned ; 29      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|curve_angle_sum_var[19]~1                                                                                                                                                                                                                                                                      ; Unassigned ; 28      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|curve_enable_in_sig                                                                                                                                                                                                                                                                            ; Unassigned ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Encoder1_Full_Register[16]~0                                                                                                                                                                                                                                  ; Unassigned ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Encoder2_Full_Register[18]~0                                                                                                                                                                                                                                  ; Unassigned ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Equal1~4                                                                                                                                                                                                                                                      ; Unassigned ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Equal4~0                                                                                                                                                                                                                                                      ; Unassigned ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Equal5~0                                                                                                                                                                                                                                                      ; Unassigned ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|LessThan0~4                                                                                                                                                                                                                                                   ; Unassigned ; 90      ; Clock enable, Sync. clear               ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Mux0~0                                                                                                                                                                                                                                                        ; Unassigned ; 23      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Mux2~0                                                                                                                                                                                                                                                        ; Unassigned ; 1       ; Latch enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Mux4~0                                                                                                                                                                                                                                                        ; Unassigned ; 1       ; Latch enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Mux6~0                                                                                                                                                                                                                                                        ; Unassigned ; 1       ; Latch enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Mux8~0                                                                                                                                                                                                                                                        ; Unassigned ; 1       ; Latch enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|\process_8:cnt[2]~0                                                                                                                                                                                                                                           ; Unassigned ; 16      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|\process_8:cnt[2]~1                                                                                                                                                                                                                                           ; Unassigned ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|cnt[6]~0                                                                                                                                                                                                                                                      ; Unassigned ; 18      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|cnt[6]~1                                                                                                                                                                                                                                                      ; Unassigned ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|\process_1:cnt_var[0]~0                                                                                                                                                                                                                                                      ; Unassigned ; 23      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|\process_1:cnt_var[0]~1                                                                                                                                                                                                                                                      ; Unassigned ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|cnt_var[7]~0                                                                                                                                                                                                                                                                 ; Unassigned ; 23      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|cnt_var[7]~1                                                                                                                                                                                                                                                                 ; Unassigned ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|e_m2_sum_var[31]~1                                                                                                                                                                                                                                                           ; Unassigned ; 72      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|w_ug_m2_int[16]~0                                                                                                                                                                                                                                                            ; Unassigned ; 101     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|y1_out[7]~2                                                                                                                                                                                                                                                                  ; Unassigned ; 58      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|sabertooth_m1_command_reg[1]~0                                                                                                                                                                                                                                                                 ; Unassigned ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|sabertooth_m_distance_in_ticks_var[3]~2                                                                                                                                                                                                                                                        ; Unassigned ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|send_m1_in_sig[15]~1                                                                                                                                                                                                                                                                           ; Unassigned ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|send_m1_in_sig[31]~3                                                                                                                                                                                                                                                                           ; Unassigned ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|send_m2_in_sig[11]~0                                                                                                                                                                                                                                                                           ; Unassigned ; 31      ; Sync. clear, Sync. load                 ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|state_s.curve1_st                                                                                                                                                                                                                                                                              ; Unassigned ; 46      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|state_s.get_cmd_st                                                                                                                                                                                                                                                                             ; Unassigned ; 51      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|turn_enable_in_sig                                                                                                                                                                                                                                                                             ; Unassigned ; 31      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|w1_speed_out_sig[15]~5                                                                                                                                                                                                                                                                         ; Unassigned ; 27      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|w1_speed_out_sig[1]~11                                                                                                                                                                                                                                                                         ; Unassigned ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|w1_speed_out_sig[7]~6                                                                                                                                                                                                                                                                          ; Unassigned ; 8       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|w1_speed_out_sig[7]~7                                                                                                                                                                                                                                                                          ; Unassigned ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|w2_speed_out_sig[1]~5                                                                                                                                                                                                                                                                          ; Unassigned ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|winkel_modul:inst_winkel_modul|LessThan0~3                                                                                                                                                                                                                                                     ; Unassigned ; 15      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|winkel_modul:inst_winkel_modul|LessThan2~3                                                                                                                                                                                                                                                     ; Unassigned ; 15      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|winkel_modul:inst_winkel_modul|\process_1:count[19]~0                                                                                                                                                                                                                                          ; Unassigned ; 23      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|winkel_modul:inst_winkel_modul|\process_2:count[3]~0                                                                                                                                                                                                                                           ; Unassigned ; 23      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|winkel_modul:inst_winkel_modul|curve_angle_out[0]~0                                                                                                                                                                                                                                            ; Unassigned ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|winkel_modul:inst_winkel_modul|gyro_angle_in_FF_sig~0                                                                                                                                                                                                                                          ; Unassigned ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|winkel_modul:inst_winkel_modul|process_0~0                                                                                                                                                                                                                                                     ; Unassigned ; 40      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|speed_reg[15]~1                                                                                                                                                                                                                                                                                                             ; Unassigned ; 52      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|speed_reg_ava[15]~0                                                                                                                                                                                                                                                                                                         ; Unassigned ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|interface_motor_modul:motor_modul|state_s.send_to_next_level_st                                                                                                                                                                                                                                                                                               ; Unassigned ; 56      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|nios_interface_laser:laser|add_reg_s[31]~0                                                                                                                                                                                                                                                                                                                    ; Unassigned ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|nios_interface_laser:laser|cmd_number_reg_s[7]~1                                                                                                                                                                                                                                                                                                              ; Unassigned ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|nios_interface_laser:laser|modul_laser:inst_laser|laser_memory:inst_laser_memory|buffer_v[12]~0                                                                                                                                                                                                                                                               ; Unassigned ; 37      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|nios_interface_laser:laser|modul_laser:inst_laser|laser_memory:inst_laser_memory|buffer_v[7]~1                                                                                                                                                                                                                                                                ; Unassigned ; 37      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|nios_interface_laser:laser|modul_laser:inst_laser|laser_memory:inst_laser_memory|charBuffer_s[7]~0                                                                                                                                                                                                                                                            ; Unassigned ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|nios_interface_laser:laser|modul_laser:inst_laser|laser_memory:inst_laser_memory|memPos_v[1]~0                                                                                                                                                                                                                                                                ; Unassigned ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|nios_interface_laser:laser|modul_laser:inst_laser|laser_memory:inst_laser_memory|memPos_v[1]~1                                                                                                                                                                                                                                                                ; Unassigned ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|nios_interface_laser:laser|modul_laser:inst_laser|laser_memory:inst_laser_memory|schreibFlag_s                                                                                                                                                                                                                                                                ; Unassigned ; 2       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|nios_interface_laser:laser|modul_laser:inst_laser|laser_memory:inst_laser_memory|state_s.idle_st                                                                                                                                                                                                                                                              ; Unassigned ; 25      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|nios_interface_laser:laser|modul_laser:inst_laser|modul_uart:inst_modul_uart|baud_gen:inst_baud_gen|Equal15~1                                                                                                                                                                                                                                                 ; Unassigned ; 14      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|nios_interface_laser:laser|modul_laser:inst_laser|modul_uart:inst_modul_uart|uart_receive:inst_uart_receive|data_s[0]~5                                                                                                                                                                                                                                       ; Unassigned ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|nios_interface_laser:laser|modul_laser:inst_laser|modul_uart:inst_modul_uart|uart_receive:inst_uart_receive|data_s[1]~8                                                                                                                                                                                                                                       ; Unassigned ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|nios_interface_laser:laser|modul_laser:inst_laser|modul_uart:inst_modul_uart|uart_receive:inst_uart_receive|data_s[2]~9                                                                                                                                                                                                                                       ; Unassigned ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|nios_interface_laser:laser|modul_laser:inst_laser|modul_uart:inst_modul_uart|uart_receive:inst_uart_receive|data_s[3]~10                                                                                                                                                                                                                                      ; Unassigned ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|nios_interface_laser:laser|modul_laser:inst_laser|modul_uart:inst_modul_uart|uart_receive:inst_uart_receive|data_s[4]~11                                                                                                                                                                                                                                      ; Unassigned ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|nios_interface_laser:laser|modul_laser:inst_laser|modul_uart:inst_modul_uart|uart_receive:inst_uart_receive|data_s[5]~12                                                                                                                                                                                                                                      ; Unassigned ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|nios_interface_laser:laser|modul_laser:inst_laser|modul_uart:inst_modul_uart|uart_receive:inst_uart_receive|data_s[6]~13                                                                                                                                                                                                                                      ; Unassigned ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|nios_interface_laser:laser|modul_laser:inst_laser|modul_uart:inst_modul_uart|uart_receive:inst_uart_receive|data_s[7]~14                                                                                                                                                                                                                                      ; Unassigned ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|nios_interface_laser:laser|modul_laser:inst_laser|modul_uart:inst_modul_uart|uart_receive:inst_uart_receive|rx_byte_buffer[7]~1                                                                                                                                                                                                                               ; Unassigned ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|nios_interface_laser:laser|modul_laser:inst_laser|modul_uart:inst_modul_uart|uart_receive:inst_uart_receive|state_s.receiving_st                                                                                                                                                                                                                              ; Unassigned ; 36      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|nios_interface_laser:laser|modul_laser:inst_laser|send_cmd:inst_send_cmd|Selector32~0                                                                                                                                                                                                                                                                         ; Unassigned ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|nios_interface_laser:laser|modul_laser:inst_laser|send_cmd:inst_send_cmd|cmdNumber_v[3]~1                                                                                                                                                                                                                                                                     ; Unassigned ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|nios_interface_laser:laser|modul_laser:inst_laser|send_cmd:inst_send_cmd|stringPos_v[23]~1                                                                                                                                                                                                                                                                    ; Unassigned ; 4       ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|nios_interface_laser:laser|modul_laser:inst_laser|send_cmd:inst_send_cmd|stringPos_v[23]~2                                                                                                                                                                                                                                                                    ; Unassigned ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|nios_interface_laser:laser|modul_laser:inst_laser|send_cmd:inst_send_cmd|tx_byte_buffer[7]~0                                                                                                                                                                                                                                                                  ; Unassigned ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_button_pio:button_pio|always1~0                                                                                                                                                                                                                                                                                                                    ; Unassigned ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_dipsw_pio:dipsw_pio|always1~0                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fifoed_avalon_uart:fifoed_avalon_uart|soc_system_fifoed_avalon_uart_regs:the_soc_system_fifoed_avalon_uart_regs|control_wr_strobe~0                                                                                                                                                                                                                ; Unassigned ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fifoed_avalon_uart:fifoed_avalon_uart|soc_system_fifoed_avalon_uart_regs:the_soc_system_fifoed_avalon_uart_regs|d1_rx_rd_strobe                                                                                                                                                                                                                    ; Unassigned ; 21      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fifoed_avalon_uart:fifoed_avalon_uart|soc_system_fifoed_avalon_uart_regs:the_soc_system_fifoed_avalon_uart_regs|gap_wr_strobe~1                                                                                                                                                                                                                    ; Unassigned ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fifoed_avalon_uart:fifoed_avalon_uart|soc_system_fifoed_avalon_uart_regs:the_soc_system_fifoed_avalon_uart_regs|soc_system_fifoed_avalon_uart_rxfifo:the_soc_system_fifoed_avalon_uart_rxfifo|scfifo:rxfifo|scfifo_1v31:auto_generated|a_dpfifo_km31:dpfifo|cntr_847:usedw_counter|_~0                                                             ; Unassigned ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fifoed_avalon_uart:fifoed_avalon_uart|soc_system_fifoed_avalon_uart_regs:the_soc_system_fifoed_avalon_uart_regs|soc_system_fifoed_avalon_uart_rxfifo:the_soc_system_fifoed_avalon_uart_rxfifo|scfifo:rxfifo|scfifo_1v31:auto_generated|a_dpfifo_km31:dpfifo|cntr_k2b:rd_ptr_msb|_~0                                                                ; Unassigned ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fifoed_avalon_uart:fifoed_avalon_uart|soc_system_fifoed_avalon_uart_regs:the_soc_system_fifoed_avalon_uart_regs|soc_system_fifoed_avalon_uart_rxfifo:the_soc_system_fifoed_avalon_uart_rxfifo|scfifo:rxfifo|scfifo_1v31:auto_generated|a_dpfifo_km31:dpfifo|cntr_s3b:wr_ptr|_~0                                                                    ; Unassigned ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fifoed_avalon_uart:fifoed_avalon_uart|soc_system_fifoed_avalon_uart_regs:the_soc_system_fifoed_avalon_uart_regs|soc_system_fifoed_avalon_uart_rxfifo:the_soc_system_fifoed_avalon_uart_rxfifo|scfifo:rxfifo|scfifo_1v31:auto_generated|a_dpfifo_km31:dpfifo|rd_ptr_lsb~1                                                                           ; Unassigned ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fifoed_avalon_uart:fifoed_avalon_uart|soc_system_fifoed_avalon_uart_regs:the_soc_system_fifoed_avalon_uart_regs|soc_system_fifoed_avalon_uart_rxfifo:the_soc_system_fifoed_avalon_uart_rxfifo|scfifo:rxfifo|scfifo_1v31:auto_generated|a_dpfifo_km31:dpfifo|valid_wreq                                                                             ; Unassigned ; 17      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fifoed_avalon_uart:fifoed_avalon_uart|soc_system_fifoed_avalon_uart_regs:the_soc_system_fifoed_avalon_uart_regs|soc_system_fifoed_avalon_uart_txfifo:the_soc_system_fifoed_avalon_uart_txfifo|scfifo:txfifo|scfifo_as31:auto_generated|a_dpfifo_tj31:dpfifo|cntr_037:usedw_counter|_~0                                                             ; Unassigned ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fifoed_avalon_uart:fifoed_avalon_uart|soc_system_fifoed_avalon_uart_regs:the_soc_system_fifoed_avalon_uart_regs|soc_system_fifoed_avalon_uart_txfifo:the_soc_system_fifoed_avalon_uart_txfifo|scfifo:txfifo|scfifo_as31:auto_generated|a_dpfifo_tj31:dpfifo|cntr_j2b:rd_ptr_msb|_~0                                                                ; Unassigned ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fifoed_avalon_uart:fifoed_avalon_uart|soc_system_fifoed_avalon_uart_regs:the_soc_system_fifoed_avalon_uart_regs|soc_system_fifoed_avalon_uart_txfifo:the_soc_system_fifoed_avalon_uart_txfifo|scfifo:txfifo|scfifo_as31:auto_generated|a_dpfifo_tj31:dpfifo|cntr_k2b:wr_ptr|_~0                                                                    ; Unassigned ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fifoed_avalon_uart:fifoed_avalon_uart|soc_system_fifoed_avalon_uart_regs:the_soc_system_fifoed_avalon_uart_regs|soc_system_fifoed_avalon_uart_txfifo:the_soc_system_fifoed_avalon_uart_txfifo|scfifo:txfifo|scfifo_as31:auto_generated|a_dpfifo_tj31:dpfifo|rd_ptr_lsb~1                                                                           ; Unassigned ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fifoed_avalon_uart:fifoed_avalon_uart|soc_system_fifoed_avalon_uart_regs:the_soc_system_fifoed_avalon_uart_regs|soc_system_fifoed_avalon_uart_txfifo:the_soc_system_fifoed_avalon_uart_txfifo|scfifo:txfifo|scfifo_as31:auto_generated|a_dpfifo_tj31:dpfifo|valid_wreq~0                                                                           ; Unassigned ; 16      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fifoed_avalon_uart:fifoed_avalon_uart|soc_system_fifoed_avalon_uart_regs:the_soc_system_fifoed_avalon_uart_regs|tx_wr_strobe                                                                                                                                                                                                                       ; Unassigned ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fifoed_avalon_uart:fifoed_avalon_uart|soc_system_fifoed_avalon_uart_rx:the_soc_system_fifoed_avalon_uart_rx|got_new_char                                                                                                                                                                                                                           ; Unassigned ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fifoed_avalon_uart:fifoed_avalon_uart|soc_system_fifoed_avalon_uart_rx:the_soc_system_fifoed_avalon_uart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]~0                                                                                                                                                                               ; Unassigned ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fifoed_avalon_uart:fifoed_avalon_uart|soc_system_fifoed_avalon_uart_tx:the_soc_system_fifoed_avalon_uart_tx|always3~0                                                                                                                                                                                                                              ; Unassigned ; 10      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fifoed_avalon_uart:fifoed_avalon_uart|soc_system_fifoed_avalon_uart_tx:the_soc_system_fifoed_avalon_uart_tx|do_load_shifter                                                                                                                                                                                                                        ; Unassigned ; 15      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fifoed_avalon_uart:fifoed_avalon_uart|soc_system_fifoed_avalon_uart_tx:the_soc_system_fifoed_avalon_uart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1                                                                                                                                                                        ; Unassigned ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[10]~3                                                                                                                                                                                                                                    ; Unassigned ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22]~2                                                                                                                                                                                                                                    ; Unassigned ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[3]~1                                                                                                                                                                                                                                     ; Unassigned ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                                        ; Unassigned ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]~0                                                                                                                                                                                                                                     ; Unassigned ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[9]~1                                                                                                                                                                                                                                     ; Unassigned ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~3                                                                                                                                                                                                                                ; Unassigned ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]~3                                                                                                                                                                                                                                    ; Unassigned ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                                                                       ; Unassigned ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                                  ; Unassigned ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                                  ; Unassigned ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                             ; Unassigned ; 35      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[0]~1                                                                                                                                                                                                                        ; Unassigned ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~1                                                                                                                                                                                                                                  ; Unassigned ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~2                                                                                                                                                                                                                                  ; Unassigned ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~3                                                                                                                                                                                                                                  ; Unassigned ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~0                                                                                                                                                                                                                                   ; Unassigned ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                    ; Unassigned ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                                 ; Unassigned ; 9       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                                  ; Unassigned ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[0]~0                                                                                                                                                                                                                                                           ; Unassigned ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                 ; Unassigned ; 20      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                                               ; Unassigned ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_taken                                                                                                                                    ; Unassigned ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                      ; Unassigned ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                       ; Unassigned ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                                ; Unassigned ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1                                                                                                                                                ; Unassigned ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                     ; Unassigned ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                         ; Unassigned ; 1       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[6]~1                                                                                                                                  ; Unassigned ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~0                                                                                                                                     ; Unassigned ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                      ; Unassigned ; 8       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                                          ; Unassigned ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~9                                                                                                                                         ; Unassigned ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                                            ; Unassigned ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                                             ; Unassigned ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~1                                                                                                                                          ; Unassigned ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~1                                                                                                                               ; Unassigned ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                                              ; Unassigned ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                              ; Unassigned ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[2]~1                                                                                                                              ; Unassigned ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid                                                                                                                                  ; Unassigned ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                              ; Unassigned ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                                                  ; Unassigned ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                                  ; Unassigned ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                                               ; Unassigned ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]~0                                                                                                                                         ; Unassigned ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]~0                                                                                                                            ; Unassigned ; 21      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]~11                                                                                                                           ; Unassigned ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                                                                                ; Unassigned ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~3                                                                                                                ; Unassigned ; 17      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                                              ; Unassigned ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~1                                                                                                                                   ; Unassigned ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid~0                                                                                                                                       ; Unassigned ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                  ; Unassigned ; 42      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|in_ready~1                                                                                                                                                                                                                                                                 ; Unassigned ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                                                                               ; Unassigned ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_eop~1                                                                                                                                                                                                                                                                 ; Unassigned ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_sop~1                                                                                                                                                                                                                                                                 ; Unassigned ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                        ; Unassigned ; 243     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[15]~2                                                                                                                                                                                                                                     ; Unassigned ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[22]~3                                                                                                                                                                                                                                     ; Unassigned ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[30]~4                                                                                                                                                                                                                                     ; Unassigned ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[7]~1                                                                                                                                                                                                                                      ; Unassigned ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                                         ; Unassigned ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[0]~0                                                                                                                                                                                                                                      ; Unassigned ; 14      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[8]~1                                                                                                                                                                                                                                      ; Unassigned ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~3                                                                                                                                                                                                                                 ; Unassigned ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[4]~4                                                                                                                                                                                                                                     ; Unassigned ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                                                                        ; Unassigned ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR1                                                                                                                                                                                                                                   ; Unassigned ; 15      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                                   ; Unassigned ; 14      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                                   ; Unassigned ; 14      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                              ; Unassigned ; 34      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[2]~1                                                                                                                                                                                                                         ; Unassigned ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~1                                                                                                                                                                                                                                   ; Unassigned ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~2                                                                                                                                                                                                                                   ; Unassigned ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[31]~3                                                                                                                                                                                                                                   ; Unassigned ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~0                                                                                                                                                                                                                                    ; Unassigned ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                     ; Unassigned ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                                  ; Unassigned ; 8       ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                                   ; Unassigned ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_bytes_to_packets:b2p|out_channel[0]~0                                                                                                                                                                                                                                                            ; Unassigned ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                  ; Unassigned ; 22      ; Clock enable, Sync. load                ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                                                ; Unassigned ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_taken                                                                                                                                     ; Unassigned ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                       ; Unassigned ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                        ; Unassigned ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                                 ; Unassigned ; 24      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1                                                                                                                                                 ; Unassigned ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                      ; Unassigned ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                          ; Unassigned ; 1       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[6]~1                                                                                                                                   ; Unassigned ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~0                                                                                                                                      ; Unassigned ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                       ; Unassigned ; 8       ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                                           ; Unassigned ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~9                                                                                                                                          ; Unassigned ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                                             ; Unassigned ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                                              ; Unassigned ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~1                                                                                                                                           ; Unassigned ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~1                                                                                                                                ; Unassigned ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~1                                                                                                                               ; Unassigned ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                               ; Unassigned ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[2]~1                                                                                                                               ; Unassigned ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_valid                                                                                                                                   ; Unassigned ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                               ; Unassigned ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                                                   ; Unassigned ; 8       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                                   ; Unassigned ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                                                ; Unassigned ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length[0]~0                                                                                                                                          ; Unassigned ; 15      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[6]~0                                                                                                                             ; Unassigned ; 22      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]~11                                                                                                                            ; Unassigned ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~1                                                                                                                 ; Unassigned ; 27      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~3                                                                                                                 ; Unassigned ; 18      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                                               ; Unassigned ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~1                                                                                                                                    ; Unassigned ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid~0                                                                                                                                        ; Unassigned ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                   ; Unassigned ; 44      ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|in_ready~1                                                                                                                                                                                                                                                                  ; Unassigned ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_channel                                                                                                                                                                                                                                                                ; Unassigned ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_eop~1                                                                                                                                                                                                                                                                  ; Unassigned ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_packets_to_bytes:p2b|sent_sop~1                                                                                                                                                                                                                                                                  ; Unassigned ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                         ; Unassigned ; 247     ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_AWBURST[0]                                                                                                                                                                                                                                                                        ; Unassigned ; 17      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_lw_AWBURST[0]                                                                                                                                                                                                                                                                     ; Unassigned ; 28      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                          ; Unassigned ; 132     ; Async. clear                            ; yes    ; Global Clock         ; Not Available    ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|i2c1_out_clk[0]                                                                                                                                                                                                                                                                       ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|i2c1_out_data[0]                                                                                                                                                                                                                                                                      ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|i2c_emac0_out_clk[0]                                                                                                                                                                                                                                                                  ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|i2c_emac0_out_data[0]                                                                                                                                                                                                                                                                 ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; Unassigned ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                               ; Unassigned ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                               ; Unassigned ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                               ; Unassigned ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                               ; Unassigned ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                               ; Unassigned ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                               ; Unassigned ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                               ; Unassigned ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                               ; Unassigned ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                               ; Unassigned ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                               ; Unassigned ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                                ; Unassigned ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                               ; Unassigned ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                               ; Unassigned ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                               ; Unassigned ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                               ; Unassigned ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                               ; Unassigned ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                                ; Unassigned ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                                ; Unassigned ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                                ; Unassigned ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                                ; Unassigned ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                                ; Unassigned ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                                ; Unassigned ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; Unassigned ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                                ; Unassigned ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                          ; Unassigned ; 1       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; Unassigned ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; Unassigned ; 13      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; Unassigned ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; Unassigned ; 42      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; Unassigned ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; Unassigned ; 13      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; Unassigned ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; Unassigned ; 42      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; Unassigned ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; Unassigned ; 13      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; Unassigned ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; Unassigned ; 42      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; Unassigned ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; Unassigned ; 13      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; Unassigned ; 17      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; Unassigned ; 42      ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_avl_clk                                                                                                                                                                                                            ; Unassigned ; 130     ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                          ; Unassigned ; 5       ; Clock                                   ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[11]                                                                                                                                                                                                                                                  ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[13]                                                                                                                                                                                                                                                  ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[15]                                                                                                                                                                                                                                                  ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[17]                                                                                                                                                                                                                                                  ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[19]                                                                                                                                                                                                                                                  ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[1]                                                                                                                                                                                                                                                   ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[21]                                                                                                                                                                                                                                                  ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[23]                                                                                                                                                                                                                                                  ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[25]                                                                                                                                                                                                                                                  ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[27]                                                                                                                                                                                                                                                  ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[29]                                                                                                                                                                                                                                                  ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[33]                                                                                                                                                                                                                                                  ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[35]                                                                                                                                                                                                                                                  ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[37]                                                                                                                                                                                                                                                  ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[39]                                                                                                                                                                                                                                                  ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[3]                                                                                                                                                                                                                                                   ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[41]                                                                                                                                                                                                                                                  ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[43]                                                                                                                                                                                                                                                  ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[5]                                                                                                                                                                                                                                                   ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[7]                                                                                                                                                                                                                                                   ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|intermediate[9]                                                                                                                                                                                                                                                   ; Unassigned ; 1       ; Output enable                           ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                               ; Unassigned ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|td_shift[0]~2                                                                                                                                                                                                                                                         ; Unassigned ; 21      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[0]~0                                                                                                                                                                                                                                                            ; Unassigned ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|wdata[7]~1                                                                                                                                                                                                                                                            ; Unassigned ; 9       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_jtag_uart:jtag_uart|fifo_rd~0                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_jtag_uart:jtag_uart|fifo_rd~1                                                                                                                                                                                                                                                                                                                      ; Unassigned ; 10      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_jtag_uart:jtag_uart|fifo_wr                                                                                                                                                                                                                                                                                                                        ; Unassigned ; 15      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_jtag_uart:jtag_uart|ien_AE~0                                                                                                                                                                                                                                                                                                                       ; Unassigned ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_jtag_uart:jtag_uart|rd_wfifo                                                                                                                                                                                                                                                                                                                       ; Unassigned ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_jtag_uart:jtag_uart|read_0                                                                                                                                                                                                                                                                                                                         ; Unassigned ; 16      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                       ; Unassigned ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                       ; Unassigned ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_jtag_uart:jtag_uart|woverflow~0                                                                                                                                                                                                                                                                                                                    ; Unassigned ; 1       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_jtag_uart:jtag_uart|wr_rfifo                                                                                                                                                                                                                                                                                                                       ; Unassigned ; 13      ; Clock enable, Write enable              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_led_pio:led_pio|always0~0                                                                                                                                                                                                                                                                                                                          ; Unassigned ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                 ; Unassigned ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                   ; Unassigned ; 28      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:button_pio_s1_agent_rsp_fifo|read~0                                                                                                                                                                                                                                                      ; Unassigned ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                  ; Unassigned ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:dipsw_pio_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                    ; Unassigned ; 28      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifoed_avalon_uart_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                         ; Unassigned ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:fifoed_avalon_uart_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                           ; Unassigned ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                ; Unassigned ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:intr_capturer_0_avalon_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                  ; Unassigned ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                   ; Unassigned ; 22      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                     ; Unassigned ; 28      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo|read~0                                                                                                                                                                                                                                        ; Unassigned ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:laser_avalon_slave_0_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                          ; Unassigned ; 32      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:laser_avalon_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                            ; Unassigned ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                                    ; Unassigned ; 8       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:led_pio_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                      ; Unassigned ; 30      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_modul_avalon_slave_0_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                    ; Unassigned ; 16      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:motor_modul_avalon_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                      ; Unassigned ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                           ; Unassigned ; 64      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_memory2_0_s1_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                             ; Unassigned ; 34      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rdata_fifo|always0~0                                                                                                                                                                                                                                      ; Unassigned ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sysid_qsys_control_slave_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                        ; Unassigned ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|always2~0                                                                                                                                                                                         ; Unassigned ; 26      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                     ; Unassigned ; 36      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                      ; Unassigned ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                          ; Unassigned ; 27      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:button_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                  ; Unassigned ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                      ; Unassigned ; 36      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                       ; Unassigned ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                           ; Unassigned ; 31      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:dipsw_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                   ; Unassigned ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifoed_avalon_uart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                             ; Unassigned ; 49      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifoed_avalon_uart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                              ; Unassigned ; 41      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifoed_avalon_uart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                  ; Unassigned ; 33      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:fifoed_avalon_uart_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                          ; Unassigned ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                       ; Unassigned ; 40      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                        ; Unassigned ; 31      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                            ; Unassigned ; 22      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:jtag_uart_avalon_jtag_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                    ; Unassigned ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:laser_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                              ; Unassigned ; 63      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:laser_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                               ; Unassigned ; 37      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:laser_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                   ; Unassigned ; 30      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:laser_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                           ; Unassigned ; 10      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                        ; Unassigned ; 41      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                         ; Unassigned ; 35      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                                             ; Unassigned ; 31      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:led_pio_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                                     ; Unassigned ; 9       ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:motor_modul_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                        ; Unassigned ; 47      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:motor_modul_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                         ; Unassigned ; 39      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:motor_modul_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                             ; Unassigned ; 34      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:motor_modul_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                     ; Unassigned ; 10      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                               ; Unassigned ; 104     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                ; Unassigned ; 60      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                          ; Unassigned ; 31      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                           ; Unassigned ; 31      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg                                                                                                                                               ; Unassigned ; 21      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sysid_qsys_control_slave_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                       ; Unassigned ; 10      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:dipsw_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                           ; Unassigned ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:fifoed_avalon_uart_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                  ; Unassigned ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:laser_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                   ; Unassigned ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:led_pio_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                             ; Unassigned ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:motor_modul_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                             ; Unassigned ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                                    ; Unassigned ; 7       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_memory2_0_s1_agent|m0_write~0                                                                                                                                                                                                                                                 ; Unassigned ; 64      ; Write enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sysid_qsys_control_slave_agent|altera_merlin_burst_uncompressor:uncompressor|always0~0                                                                                                                                                                                               ; Unassigned ; 13      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:laser_avalon_slave_0_translator|av_readdata_pre[25]~2                                                                                                                                                                                                                           ; Unassigned ; 25      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:motor_modul_avalon_slave_0_translator|av_readdata_pre[4]~2                                                                                                                                                                                                                      ; Unassigned ; 13      ; Sync. clear                             ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:fpga_only_master_master_limiter|pending_response_count[1]~0                                                                                                                                                                                                                      ; Unassigned ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:fpga_only_master_master_limiter|save_dest_id~0                                                                                                                                                                                                                                   ; Unassigned ; 11      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|internal_valid~1                                                                                                                                                                                                                              ; Unassigned ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|pending_response_count[1]~0                                                                                                                                                                                                                   ; Unassigned ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|internal_valid~0                                                                                                                                                                                                                              ; Unassigned ; 12      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|nonposted_cmd_accepted~1                                                                                                                                                                                                                      ; Unassigned ; 33      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|pending_response_count[1]~0                                                                                                                                                                                                                   ; Unassigned ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]~0                                                                                                                                                                                                                ; Unassigned ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux:cmd_mux|update_grant~0                                                                                                                                                                                                                                                    ; Unassigned ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[1]~0                                                                                                                                                                                                        ; Unassigned ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001|update_grant~0                                                                                                                                                                                                                                            ; Unassigned ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]~0                                                                                                                                                                                                        ; Unassigned ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_003|update_grant~0                                                                                                                                                                                                                                            ; Unassigned ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|altera_merlin_arbitrator:arb|top_priority_reg[2]~0                                                                                                                                                                                                        ; Unassigned ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_004|update_grant~0                                                                                                                                                                                                                                            ; Unassigned ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_005|altera_merlin_arbitrator:arb|top_priority_reg[2]~0                                                                                                                                                                                                        ; Unassigned ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_005|update_grant~0                                                                                                                                                                                                                                            ; Unassigned ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_006|altera_merlin_arbitrator:arb|top_priority_reg[1]~0                                                                                                                                                                                                        ; Unassigned ; 3       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_001:cmd_mux_006|update_grant~0                                                                                                                                                                                                                                            ; Unassigned ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                        ; Unassigned ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007|update_grant~0                                                                                                                                                                                                                                            ; Unassigned ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_007:cmd_mux_008|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                        ; Unassigned ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_007:cmd_mux_008|update_grant~0                                                                                                                                                                                                                                            ; Unassigned ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_007:cmd_mux_009|altera_merlin_arbitrator:arb|top_priority_reg[0]~0                                                                                                                                                                                                        ; Unassigned ; 2       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_0:mm_interconnect_0|soc_system_mm_interconnect_0_cmd_mux_007:cmd_mux_009|update_grant~0                                                                                                                                                                                                                                            ; Unassigned ; 5       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always0~0                                                                                                                                                                                                             ; Unassigned ; 23      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always1~0                                                                                                                                                                                                             ; Unassigned ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always2~0                                                                                                                                                                                                             ; Unassigned ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always3~0                                                                                                                                                                                                             ; Unassigned ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always4~0                                                                                                                                                                                                             ; Unassigned ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always5~0                                                                                                                                                                                                             ; Unassigned ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|always6~0                                                                                                                                                                                                             ; Unassigned ; 18      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[1]                                                                                                                                                                                                           ; Unassigned ; 26      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                         ; Unassigned ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[2]                                                                                                                                                                                                           ; Unassigned ; 21      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[3]                                                                                                                                                                                                           ; Unassigned ; 21      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[4]                                                                                                                                                                                                           ; Unassigned ; 21      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[5]                                                                                                                                                                                                           ; Unassigned ; 21      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem_used[6]                                                                                                                                                                                                           ; Unassigned ; 21      ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always0~0                                                                                                                                                                                                            ; Unassigned ; 151     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always1~0                                                                                                                                                                                                            ; Unassigned ; 146     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always2~0                                                                                                                                                                                                            ; Unassigned ; 146     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always3~0                                                                                                                                                                                                            ; Unassigned ; 146     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always4~0                                                                                                                                                                                                            ; Unassigned ; 146     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always5~0                                                                                                                                                                                                            ; Unassigned ; 146     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|always6~0                                                                                                                                                                                                            ; Unassigned ; 146     ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[1]                                                                                                                                                                                                          ; Unassigned ; 154     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[1]~3                                                                                                                                                                                                        ; Unassigned ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[2]                                                                                                                                                                                                          ; Unassigned ; 149     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[3]                                                                                                                                                                                                          ; Unassigned ; 149     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[4]                                                                                                                                                                                                          ; Unassigned ; 149     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[5]                                                                                                                                                                                                          ; Unassigned ; 149     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_axi_slave_ni:hps_0_f2h_axi_slave_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem_used[6]                                                                                                                                                                                                          ; Unassigned ; 149     ; Sync. load                              ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_only_master_master_limiter|pending_response_count[4]~0                                                                                                                                                                                                                       ; Unassigned ; 6       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:hps_only_master_master_limiter|save_dest_id~0                                                                                                                                                                                                                                    ; Unassigned ; 4       ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_early_rst                                                                                                                                                                                                                                                                   ; Unassigned ; 64      ; Clock enable                            ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                                                                                                                                                                                                    ; Unassigned ; 2998    ; Async. clear, Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; soc_system:hps|soc_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                ; Unassigned ; 1427    ; Async. clear                            ; no     ; --                   ; --               ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------+---------+-----------------------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------+------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                ; Location   ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------+------------+---------+----------------------+------------------+---------------------------+
; FPGA_CLK1_50                                                                                        ; Unassigned ; 5978    ; Global Clock         ; Not Available    ; --                        ;
; soc_system:hps|soc_system_hps_0:hps_0|soc_system_hps_0_fpga_interfaces:fpga_interfaces|h2f_rst_n[0] ; Unassigned ; 132     ; Global Clock         ; Not Available    ; --                        ;
+-----------------------------------------------------------------------------------------------------+------------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                          ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; soc_system:hps|soc_system_rst_controller:rst_controller|altera_reset_controller:rst_controller|r_sync_rst                                                                                     ; 2998    ;
; soc_system:hps|soc_system_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 1427    ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                  ; 1045    ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------------+------------+----------------------+-----------------+-----------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                     ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                             ; Location   ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------------+------------+----------------------+-----------------+-----------------+----------+------------------------+---------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i784:auto_generated|ALTSYNCRAM                                                                                                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 65536        ; 10           ; 65536        ; 10           ; yes                    ; no                      ; yes                    ; no                      ; 655360 ; 65536                       ; 10                          ; 65536                       ; 10                          ; 655360              ; 80          ; 0          ; None                            ; Unassigned ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; soc_system:hps|nios_interface_laser:laser|modul_laser:inst_laser|laser_memory:inst_laser_memory|speicher:inst_speicher|altsyncram:ram_block[0][7]__1|altsyncram_mcj1:auto_generated|ALTSYNCRAM                                                                                                                           ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 8            ; 2048         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 16384  ; 2048                        ; 8                           ; 2048                        ; 8                           ; 16384               ; 2           ; 0          ; None                            ; Unassigned ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; soc_system:hps|soc_system_fifoed_avalon_uart:fifoed_avalon_uart|soc_system_fifoed_avalon_uart_regs:the_soc_system_fifoed_avalon_uart_regs|soc_system_fifoed_avalon_uart_rxfifo:the_soc_system_fifoed_avalon_uart_rxfifo|scfifo:rxfifo|scfifo_1v31:auto_generated|a_dpfifo_km31:dpfifo|altsyncram_96i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0          ; None                            ; Unassigned ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; soc_system:hps|soc_system_fifoed_avalon_uart:fifoed_avalon_uart|soc_system_fifoed_avalon_uart_regs:the_soc_system_fifoed_avalon_uart_regs|soc_system_fifoed_avalon_uart_txfifo:the_soc_system_fifoed_avalon_uart_txfifo|scfifo:txfifo|scfifo_as31:auto_generated|a_dpfifo_tj31:dpfifo|altsyncram_r0i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 4096   ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0          ; None                            ; Unassigned ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                            ; Unassigned ; Old data             ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                            ; Unassigned ; Old data             ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; soc_system:hps|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_r:the_soc_system_jtag_uart_scfifo_r|scfifo:rfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                            ; Unassigned ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; soc_system:hps|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|altsyncram_7pu1:FIFOram|ALTSYNCRAM                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                            ; Unassigned ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
; soc_system:hps|soc_system_onchip_memory2_0:onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_vkj1:auto_generated|ALTSYNCRAM                                                                                                                                                                                          ; AUTO ; Single Port      ; Single Clock ; 8192         ; 64           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 524288 ; 8192                        ; 64                          ; --                          ; --                          ; 524288              ; 64          ; 0          ; soc_system_onchip_memory2_0.hex ; Unassigned ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------------+------------+----------------------+-----------------+-----------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Fitter DSP Block Usage Summary                  ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 7           ;
; Independent 18x18 plus 36         ; 6           ;
; Total number of DSP blocks        ; 13          ;
;                                   ;             ;
; Fixed Point Unsigned Multiplier   ; 7           ;
; Fixed Point Mixed Sign Multiplier ; 6           ;
+-----------------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------+---------------------------+------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                             ; Mode                      ; Location   ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+------------------------------------------------------------------------------------------------------------------+---------------------------+------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|Mult0~mult_hlmac ; Independent 18x18 plus 36 ; Unassigned ; Mixed               ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|Mult1~mult_hlmac ; Independent 18x18 plus 36 ; Unassigned ; Mixed               ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|Mult2~mult_hlmac ; Independent 18x18 plus 36 ; Unassigned ; Mixed               ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|Mult3~mult_hlmac ; Independent 18x18 plus 36 ; Unassigned ; Mixed               ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|Mult4~mult_hlmac ; Independent 18x18 plus 36 ; Unassigned ; Mixed               ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|Mult5~mult_hlmac ; Independent 18x18 plus 36 ; Unassigned ; Mixed               ; no                     ; no                     ; --                     ; no                     ; no                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|Mult0~320        ; Two Independent 18x18     ; Unassigned ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|Mult1~321        ; Two Independent 18x18     ; Unassigned ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|Mult2~322        ; Two Independent 18x18     ; Unassigned ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|Mult3~320        ; Two Independent 18x18     ; Unassigned ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|Mult4~321        ; Two Independent 18x18     ; Unassigned ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|Mult5~322        ; Two Independent 18x18     ; Unassigned ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
; soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|Mult0~8                            ; Two Independent 18x18     ; Unassigned ; Unsigned            ; yes                    ; yes                    ; --                     ; --                     ; --                     ; --                     ; no              ; no                             ; no                  ; no                            ; no                           ; no                           ;
+------------------------------------------------------------------------------------------------------------------+---------------------------+------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (119006): Selected device 5CSEMA4U23C6 for design "soc_system"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Info (13184): Fitter is attempting to run in Rapid Recompile mode.
Info (13185): Rapid Recompile is attempting to preserve results from 4 out of 5 design partition(s):
    Info (13186): Partition "Top" -- Placement preservation requested is 99.81 percent.
    Info (13186): Partition "sld_hub:auto_hub" -- Placement preservation requested is 44.14 percent.
    Info (13186): Partition "sld_signaltap:auto_signaltap_0" -- Placement preservation requested is 99.84 percent.
    Info (13186): Partition "soc_system_hps_0_hps_io_border:border" -- Placement preservation requested is 0.00 percent.
Info (13187): Rapid Recompile has disengaged on 1 out of 5 design partition(s) prior to fitting:
    Info (13188): Partition "hard_block:auto_generated_inst" -- Rapid Recompile disengaged: Rapid Recompile does not preserve a modified hard_block partition. .
Info (171122): Fitter is preserving placement for 94.13 percent of the design from 0 Post-Fit partition(s) and 0 imported partition(s) of 5 total partition(s)
Error (171102): Found conflicting placement requirements for partitions preserving placement
    Info (171104): Following nodes simultaneously request to be placed at "FF_X8_Y5_N13"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[0]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]" in partition "sld_hub:auto_hub"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X6_Y4_N7"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[22]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X6_Y8_N28"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y4_N0"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~21" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[7]~19" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y4_N3"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~25" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y4_N6"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~29" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_READ_DATA~feeder" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y4_N21"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~93" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_buffer[7]~feeder" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y4_N30"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~101" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_to_sample_div2~0" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y4_N27"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~109" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|virtual_state_sdr~0" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y4_N24"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|Add0~125" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out~14" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X8_Y5_N40"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]" in partition "sld_hub:auto_hub"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X9_Y3_N42"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~1" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter~0" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X9_Y3_N45"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~5" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X9_Y3_N36"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~13" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter~2" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X9_Y3_N24"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~21" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add9~0" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X9_Y3_N27"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~25" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter~3" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X9_Y3_N30"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~29" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter~2" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X9_Y3_N15"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~33" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready~0" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X9_Y3_N18"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~37" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal16~0" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X9_Y3_N21"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~41" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add6~1" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X9_Y3_N0"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~45" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter~4" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X9_Y3_N3"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~49" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter~3" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X9_Y3_N6"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~53" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Selector33~0" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X9_Y3_N12"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add0~61" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state~10" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X8_Y5_N43"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]" in partition "sld_hub:auto_hub"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X8_Y5_N4"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]" in partition "sld_hub:auto_hub"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X8_Y5_N25"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]" in partition "sld_hub:auto_hub"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X8_Y5_N31"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]" in partition "sld_hub:auto_hub"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X11_Y4_N13"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[2]" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X11_Y4_N26"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X17_Y3_N17"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[0]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|e_m2_sum_var[5]" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X17_Y3_N35"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[1]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|e_m2_sum_var[11]" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X6_Y3_N22"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]" in partition "sld_hub:auto_hub"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y3_N18"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~4" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~2" in partition "sld_hub:auto_hub"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X1_Y1_N24"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]~5" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]~feeder" in partition "sld_hub:auto_hub"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X2_Y1_N36"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|process_0~1" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg~4" in partition "sld_hub:auto_hub"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y4_N48"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LessThan0~5" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|virtual_state_udr~0" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y4_N42"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|LessThan0~6" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[8]~9" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y3_N0"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter~4" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state~1" in partition "sld_hub:auto_hub"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X7_Y3_N36"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~7" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0" in partition "sld_hub:auto_hub"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X13_Y9_N4"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|circle_distance_part_m1_reg_ava[1]" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X9_Y3_N5"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[2]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X11_Y8_N43"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][0]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Encoder1_Full_Register[14]~DUPLICATE" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X7_Y3_N30"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~9" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|Equal0~1" in partition "sld_hub:auto_hub"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X9_Y3_N8"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[3]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X17_Y3_N44"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_63p:auto_generated|sld_reserved_soc_system_auto_signaltap_0_1_e87d:mgl_prim1|lpm_shiftreg:config_shiftreg_6|dffs[0]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|e_m2_sum_var[14]" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X17_Y3_N5"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_63p:auto_generated|sld_reserved_soc_system_auto_signaltap_0_1_e87d:mgl_prim1|lpm_shiftreg:config_shiftreg_5|dffs[2]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|e_m2_sum_var[1]" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X9_Y3_N41"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[14]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X9_Y3_N29"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize|dffs[10]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X6_Y7_N40"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[4]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[3]" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y3_N42"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR~12" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0" in partition "sld_hub:auto_hub"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X11_Y8_N40"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Encoder1_Full_Register[13]~DUPLICATE" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X6_Y7_N31"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[8]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[4]" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X6_Y7_N13"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[10]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]~DUPLICATE" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X11_Y8_N49"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Encoder1_Full_Register[16]~DUPLICATE" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X8_Y5_N34"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[13]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]" in partition "sld_hub:auto_hub"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X6_Y7_N10"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[13]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X11_Y8_N10"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Encoder1_Full_Register[3]" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X8_Y5_N54"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg~2" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2" in partition "sld_hub:auto_hub"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X6_Y7_N28"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|dffs[15]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X11_Y8_N46"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Encoder1_Full_Register[15]" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X11_Y8_N31"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Encoder1_Full_Register[10]" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X19_Y7_N14"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|state_s.send_to_next_level_st" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X11_Y4_N10"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][3]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X19_Y7_N28"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|speed_reg[15]" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X15_Y6_N1"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[9]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|curve_angle_reg[4]" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X11_Y4_N56"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][7]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[1]" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X19_Y7_N50"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|state_s.read_cmd_st" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X11_Y4_N38"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X13_Y9_N36"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]~14" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|resolution_reg_ava[1]~10" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X13_Y9_N39"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]~15" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|resolution_in_sig[1]~11" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y8_N30"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[2]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[3]~feeder" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X10_Y9_N21"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_12~1" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X8_Y5_N39"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[3]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]~feeder" in partition "sld_hub:auto_hub"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y8_N33"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[3]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]~feeder" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y9_N24"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[4]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[247]~100" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y8_N36"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[4]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]~feeder" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y9_N27"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[5]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[244]~140" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y9_N18"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[6]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[269]~89" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X10_Y9_N15"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[2]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_12~10" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y8_N54"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[6]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|din_s1~feeder" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X8_Y5_N3"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[7]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3" in partition "sld_hub:auto_hub"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y9_N21"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[7]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[265]~101" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y8_N57"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[7]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]~feeder" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y9_N0"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[8]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_8~9" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y9_N3"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[9]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_8~21" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X8_Y5_N24"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[10]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~feeder" in partition "sld_hub:auto_hub"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y9_N6"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[10]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_8~13" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y9_N9"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[11]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_8~1" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y9_N36"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[12]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[257]~182" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y9_N39"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[13]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[240]~178" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y9_N30"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[14]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[252]~73" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y9_N33"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[15]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[245]~127" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y9_N12"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[16]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[251]~88" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y8_N48"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[16]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[1]~feeder" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y9_N15"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[17]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[242]~156" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X9_Y9_N39"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|last_trigger_address_delayed[14]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[303]~16" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X7_Y6_N36"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[22]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal2~0" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X19_Y7_N24"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][2]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|cmd_reg[1]~feeder" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X21_Y5_N0"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][4]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|lpm_divide:Div1|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider|StageOut[67]~1" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X11_Y4_N33"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][7]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_valid_internal" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X21_Y5_N9"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][8]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|lpm_divide:Div1|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider|StageOut[69]~36" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X21_Y5_N18"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[0][9]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|lpm_divide:Div1|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider|StageOut[75]~23" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X17_Y3_N0"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_63p:auto_generated|sld_reserved_soc_system_auto_signaltap_0_1_e87d:mgl_prim1|lpm_shiftreg:config_shiftreg_2|dffs[0]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|Add7~61" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X17_Y3_N51"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_63p:auto_generated|sld_reserved_soc_system_auto_signaltap_0_1_e87d:mgl_prim1|lpm_shiftreg:config_shiftreg_5|dffs[1]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|Add7~57" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X11_Y8_N39"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][4]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Add5~45" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X11_Y8_N48"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][9]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Add5~57" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X11_Y8_N9"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][12]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Add5~9" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X11_Y8_N45"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][13]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Add5~53" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X11_Y8_N51"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Add5~61" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X19_Y7_N12"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][2]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|state_s.send_to_next_level_st~feeder" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X19_Y7_N18"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][2]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|relation_calc_var[1]~0" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X21_Y5_N6"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][4]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|lpm_divide:Div1|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider|StageOut[69]~18" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X19_Y7_N27"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][2]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|speed_reg[15]~feeder" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X21_Y5_N45"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][4]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|lpm_divide:Div1|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|op_1~62" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X21_Y5_N33"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[2][5]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|lpm_divide:Div1|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|op_1~78" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X21_Y5_N30"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][5]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|lpm_divide:Div1|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|op_1~82" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X19_Y7_N48"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[3][8]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|speed_reg[15]~0" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X11_Y4_N18"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][7]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out~16" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X13_Y9_N54"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|final_trigger_set~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|resolution_reg_ava[4]~6" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X10_Y4_N18"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]~feeder" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X13_Y9_N51"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~1" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|curve_resolution_out_sig[9]~feeder" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X14_Y14_N0"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~0" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_jtag_uart:jtag_uart|Add1~1" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X14_Y14_N51"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~4" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_jtag_uart:jtag_uart|LessThan0~1" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X15_Y13_N51"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~3" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[140]~45" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X13_Y14_N24"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~7" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|always2~1" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X19_Y8_N3"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~6" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|w1_speed_out_sig[15]~0" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X23_Y6_N42"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~9" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|Selector36~0" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X23_Y6_N18"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~12" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|w2_speed_out_sig[7]~3" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X23_Y6_N36"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~16" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|Selector35~0" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X14_Y14_N24"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~18" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_full~1" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X13_Y14_N15"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|_~25" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_jtag_uart:jtag_uart|fifo_wr~0" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y7_N18"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|crc_rom_sr_ena~0" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info~2" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X11_Y10_N21"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[0]~3" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_jtag_uart:jtag_uart|alt_jtag_atlantic:soc_system_jtag_uart_alt_jtag_atlantic|r_ena~0" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X11_Y10_N12"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated|eq_node[1]~2" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty~1" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y7_N21"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_load_on~0" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid~0" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y7_N51"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~1" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y7_N36"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~2" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info~3" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y7_N39"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~4" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info~4" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y7_N45"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~5" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter~3" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y7_N0"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~6" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter~3" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y7_N3"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~7" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|virtual_state_sdr~0" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y7_N30"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~8" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info~5" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y7_N33"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~9" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready~2" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y7_N12"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~10" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter~0" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X11_Y8_N25"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][29]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Encoder1_Full_Register[8]" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y7_N15"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~11" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add3~0" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y7_N6"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~12" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter~2" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X11_Y8_N19"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][28]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Encoder1_Full_Register[6]" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y7_N24"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~14" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid~4" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y7_N54"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register|_~16" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|always2~0" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X11_Y8_N34"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Encoder1_Full_Register[11]~DUPLICATE" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X11_Y8_N37"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][26]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Encoder1_Full_Register[12]" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X11_Y8_N28"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][25]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Encoder1_Full_Register[9]" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X11_Y8_N22"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Encoder1_Full_Register[7]~DUPLICATE" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X11_Y8_N23"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][17]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Encoder1_Full_Register[7]" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X9_Y5_N33"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]~9" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[2]~feeder" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X9_Y4_N42"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_internal~1_rrname" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|din_s1~feeder" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X9_Y5_N36"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr~2" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[4]~feeder" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X9_Y5_N49"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X9_Y5_N45"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr~0" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]~feeder" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X13_Y9_N41"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|resolution_in_sig[1]" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X13_Y9_N38"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|resolution_reg_ava[1]" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y8_N27"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[1]~feeder_2" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:fpga_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sensor~feeder" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X10_Y9_N54"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]~feeder_1" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[300]~118" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X11_Y8_N30"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][14]~feeder_2" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Add5~33" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X10_Y9_N6"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][18]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_12~22" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X10_Y9_N48"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][19]~feeder_4" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[300]~104" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X10_Y9_N42"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][19]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[302]~38" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X11_Y8_N24"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][21]~feeder_5" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Add5~25" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X11_Y8_N27"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][22]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Add5~29" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X11_Y8_N21"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][23]~feeder_6" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Add5~21" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X10_Y9_N0"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][25]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_12~30" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X7_Y9_N51"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][26]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[252]~72" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X7_Y9_N42"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][27]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[266]~52" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X11_Y8_N33"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][27]~feeder_7" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Add5~37" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X7_Y9_N36"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[1][29]~feeder_8" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[265]~90" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X21_Y5_N27"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][9]~feeder_2" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|lpm_divide:Div1|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|alt_u_div_ove:divider|StageOut[67]~24" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X11_Y8_N18"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|cells[0][24]~feeder_11" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|encoder_motor:inst_encoder_motor|Add5~17" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X8_Y5_N30"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[12]~feeder_5" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]~feeder" in partition "sld_hub:auto_hub"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X11_Y5_N30"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[20]~feeder_2" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_jtag_uart:jtag_uart|soc_system_jtag_uart_scfifo_w:the_soc_system_jtag_uart_scfifo_w|scfifo:wfifo|scfifo_3291:auto_generated|a_dpfifo_5771:dpfifo|cntr_jgb:wr_ptr|counter_comb_bita0" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y9_N57"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[19]~feeder_3" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[244]~133" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y9_N54"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[18]~feeder_4" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[263]~128" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y9_N42"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[2]~feeder_6" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[239]~184" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y9_N51"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[1]~feeder_7" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[246]~106" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X6_Y9_N48"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]~feeder_8" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|selnose[294]" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X11_Y4_N24"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|acq_data_in_reg[6]~feeder_10" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~1" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X9_Y3_N59"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_63p:auto_generated|sld_reserved_soc_system_auto_signaltap_0_1_e87d:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[2]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[1]" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X14_Y7_N54"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Equal0~1" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|circle_part_distance1_in_ticks_var[17]~15" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X14_Y7_N15"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~65" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|circle_part_distance1_in_ticks_var[11]~9" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X14_Y7_N12"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~61" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|LessThan2~5" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X14_Y7_N9"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~57" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|circle_distance_part_m1_reg_ava[4]~5" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X14_Y7_N6"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~53" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|circle_part_distance1_in_ticks_var[12]~10" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X14_Y7_N3"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~49" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|circle_part_distance1_in_ticks_var[16]~14" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X14_Y7_N0"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~45" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|circle_distance_part_m1_reg_ava[13]~14" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X14_Y7_N24"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~41" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|LessThan2~8" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X14_Y7_N21"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~37" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|circle_part_distance1_in_ticks_var[15]~13" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X14_Y7_N18"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~33" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|LessThan2~10" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X14_Y7_N42"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~17" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|LessThan2~11" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X14_Y7_N39"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~13" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|resolution_in_sig[14]~16" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X14_Y7_N36"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add3~9" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|resolution_reg_ava[14]~15" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X21_Y5_N57"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_63p:auto_generated|sld_reserved_soc_system_auto_signaltap_0_1_e87d:mgl_prim1|output25a~10" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|lpm_divide:Div1|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|op_1~46" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X17_Y3_N45"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_63p:auto_generated|sld_reserved_soc_system_auto_signaltap_0_1_e87d:mgl_prim1|output25a~9" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|Add7~121" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X17_Y3_N30"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_63p:auto_generated|sld_reserved_soc_system_auto_signaltap_0_1_e87d:mgl_prim1|output25a~8" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|Add7~101" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X17_Y3_N24"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_63p:auto_generated|sld_reserved_soc_system_auto_signaltap_0_1_e87d:mgl_prim1|output25a~7" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|Add7~93" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X11_Y4_N51"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_63p:auto_generated|sld_reserved_soc_system_auto_signaltap_0_1_e87d:mgl_prim1|output25a~4" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1~2" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X11_Y4_N44"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[3]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_toggle_flopped" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X19_Y7_N55"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[2]" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|cmd_reg[2]" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X17_Y3_N9"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_63p:auto_generated|sld_reserved_soc_system_auto_signaltap_0_1_e87d:mgl_prim1|output25a~1" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|Add7~73" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "FF_X17_Y3_N41"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_63p:auto_generated|sld_reserved_soc_system_auto_signaltap_0_1_e87d:mgl_prim1|sld_mbpmg:mbpm_22|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|e_m2_sum_var[13]" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X9_Y9_N18"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped~4" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_11~1" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X9_Y9_N36"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped~3" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|sel[77]" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X8_Y9_N9"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~61" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_10~5" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X8_Y9_N6"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~57" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_10~17" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X8_Y9_N3"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~53" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_10~21" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X8_Y9_N0"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~49" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_10~25" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X8_Y9_N36"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~41" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[285]~15" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X8_Y9_N33"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~1" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[267]~14" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X8_Y9_N27"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~25" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[267]~1" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X8_Y9_N24"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~21" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[269]~74" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X8_Y9_N18"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~13" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_10~1" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X8_Y9_N15"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~37" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_10~14" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X8_Y9_N12"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~33" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_10~9" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X9_Y9_N54"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|is_buffer_wrapped~2" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[301]~103" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X8_Y9_N42"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|Add2~29" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[283]~102" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "MLABCELL_X8_Y9_N54"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]~feeder_4" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[241]~169" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X9_Y3_N48"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize|dffs[0]~feeder_1" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Add6~0" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X9_Y3_N57"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_63p:auto_generated|sld_reserved_soc_system_auto_signaltap_0_1_e87d:mgl_prim1|lpm_shiftreg:config_shiftreg_8|dffs[2]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_inserter_source_ready~2" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X11_Y4_N6"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][3]~feeder_4" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc~0" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X11_Y4_N36"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|acq_data_in_pipe_reg[1][6]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1~1" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X9_Y3_N51"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_63p:auto_generated|sld_reserved_soc_system_auto_signaltap_0_1_e87d:mgl_prim1|lpm_shiftreg:config_shiftreg_23|dffs[2]~feeder_1" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter~0" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X9_Y3_N54"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_63p:auto_generated|sld_reserved_soc_system_auto_signaltap_0_1_e87d:mgl_prim1|lpm_shiftreg:config_shiftreg_21|dffs[0]~feeder_1" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal1~0" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X11_Y4_N45"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_63p:auto_generated|sld_reserved_soc_system_auto_signaltap_0_1_e87d:mgl_prim1|sld_mbpmg:mbpm_13|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X11_Y4_N42"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_63p:auto_generated|sld_reserved_soc_system_auto_signaltap_0_1_e87d:mgl_prim1|sld_mbpmg:mbpm_10|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|holdff~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|out_data_taken" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X9_Y9_N12"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[0]~feeder_3" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_11~9" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X9_Y9_N3"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[13]~feeder_2" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_11~21" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X9_Y9_N0"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[12]~feeder_2" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_11~25" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X7_Y9_N54"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[10]~feeder_2" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[268]~32" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X9_Y9_N6"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[10]~feeder_2" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_11~17" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X7_Y9_N30"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[9]~feeder_3" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[261]~151" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X7_Y9_N12"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[8]~feeder_4" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|op_9~21" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X9_Y9_N48"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[8]~feeder_2" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[302]~54" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X9_Y9_N30"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[6]~feeder_2" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[286]~33" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X7_Y9_N27"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[5]~feeder_5" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[246]~115" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X9_Y9_N27"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[5]~feeder_2" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[282]~117" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X9_Y9_N42"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[14]~feeder_2" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[282]~105" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X7_Y9_N57"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|last_buffer_write_address_sig[15]~feeder_6" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[250]~18" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X9_Y9_N45"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:last_trigger_address_var[15]~feeder_2" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|lpm_divide:Div0|lpm_divide_2dm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_m2f:divider|StageOut[284]~53" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X13_Y9_N3"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:base_address[0]~feeder_2" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|circle_distance_part_m1_reg_ava[1]~1" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X21_Y5_N51"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|acq_trigger_in_reg[7]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|interface_motor_modul:motor_modul|motor_modul:inst_motor_modul|pid_regler:regler|lpm_divide:Div1|lpm_divide_bpo:auto_generated|abs_divider_kbg:divider|op_1~54" in partition "Top"
    Info (171104): Following nodes simultaneously request to be placed at "LABCELL_X11_Y4_N12"
        Info (171105): Node "sld_signaltap:auto_signaltap_0|acq_data_in_reg[3]~feeder" in partition "sld_signaltap:auto_signaltap_0"
        Info (171105): Node "soc_system:hps|soc_system_fpga_only_master:hps_only_master|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out~36" in partition "Top"
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:05
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Error (11802): Can't fit design in device. Modify your design to reduce resources, or choose a larger device. The Altera Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number.
Error (13209): Fitter failed while performing Rapid Recompile.
Error: Quartus Prime Fitter was unsuccessful. 3 errors, 2 warnings
    Error: Peak virtual memory: 1409 megabytes
    Error: Processing ended: Tue Jul 05 10:39:12 2016
    Error: Elapsed time: 00:00:49
    Error: Total CPU time (on all processors): 00:00:47


