

================================================================
== Vivado HLS Report for 'Cipher'
================================================================
* Date:           Wed May 13 20:18:51 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        VLSI_Project
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.405 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       13|       13| 0.130 us | 0.130 us |   13|   13|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Cipher_label33  |        9|        9|         2|          1|          1|     9|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 5 4 
4 --> 3 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%RoundKey_0_addr = getelementptr [15 x i8]* %RoundKey_0, i64 0, i64 0" [aes.c:252->aes.c:431]   --->   Operation 7 'getelementptr' 'RoundKey_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (1.42ns)   --->   "%RoundKey_0_load = load i8* %RoundKey_0_addr, align 1" [aes.c:252->aes.c:431]   --->   Operation 8 'load' 'RoundKey_0_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%RoundKey_1_addr = getelementptr [15 x i8]* %RoundKey_1, i64 0, i64 0" [aes.c:252->aes.c:431]   --->   Operation 9 'getelementptr' 'RoundKey_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (1.42ns)   --->   "%RoundKey_1_load = load i8* %RoundKey_1_addr, align 1" [aes.c:252->aes.c:431]   --->   Operation 10 'load' 'RoundKey_1_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%RoundKey_2_addr = getelementptr [15 x i8]* %RoundKey_2, i64 0, i64 0" [aes.c:252->aes.c:431]   --->   Operation 11 'getelementptr' 'RoundKey_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (1.42ns)   --->   "%RoundKey_2_load = load i8* %RoundKey_2_addr, align 1" [aes.c:252->aes.c:431]   --->   Operation 12 'load' 'RoundKey_2_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%RoundKey_3_addr = getelementptr [15 x i8]* %RoundKey_3, i64 0, i64 0" [aes.c:252->aes.c:431]   --->   Operation 13 'getelementptr' 'RoundKey_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (1.42ns)   --->   "%RoundKey_3_load = load i8* %RoundKey_3_addr, align 1" [aes.c:252->aes.c:431]   --->   Operation 14 'load' 'RoundKey_3_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%RoundKey_4_addr = getelementptr [15 x i8]* %RoundKey_4, i64 0, i64 0" [aes.c:252->aes.c:431]   --->   Operation 15 'getelementptr' 'RoundKey_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (1.42ns)   --->   "%RoundKey_4_load = load i8* %RoundKey_4_addr, align 1" [aes.c:252->aes.c:431]   --->   Operation 16 'load' 'RoundKey_4_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%RoundKey_5_addr = getelementptr [15 x i8]* %RoundKey_5, i64 0, i64 0" [aes.c:252->aes.c:431]   --->   Operation 17 'getelementptr' 'RoundKey_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (1.42ns)   --->   "%RoundKey_5_load = load i8* %RoundKey_5_addr, align 1" [aes.c:252->aes.c:431]   --->   Operation 18 'load' 'RoundKey_5_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%RoundKey_6_addr = getelementptr [15 x i8]* %RoundKey_6, i64 0, i64 0" [aes.c:252->aes.c:431]   --->   Operation 19 'getelementptr' 'RoundKey_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [2/2] (1.42ns)   --->   "%RoundKey_6_load = load i8* %RoundKey_6_addr, align 1" [aes.c:252->aes.c:431]   --->   Operation 20 'load' 'RoundKey_6_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%RoundKey_7_addr = getelementptr [15 x i8]* %RoundKey_7, i64 0, i64 0" [aes.c:252->aes.c:431]   --->   Operation 21 'getelementptr' 'RoundKey_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [2/2] (1.42ns)   --->   "%RoundKey_7_load = load i8* %RoundKey_7_addr, align 1" [aes.c:252->aes.c:431]   --->   Operation 22 'load' 'RoundKey_7_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%RoundKey_8_addr = getelementptr [15 x i8]* %RoundKey_8, i64 0, i64 0" [aes.c:252->aes.c:431]   --->   Operation 23 'getelementptr' 'RoundKey_8_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.42ns)   --->   "%RoundKey_8_load = load i8* %RoundKey_8_addr, align 1" [aes.c:252->aes.c:431]   --->   Operation 24 'load' 'RoundKey_8_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%RoundKey_9_addr = getelementptr [15 x i8]* %RoundKey_9, i64 0, i64 0" [aes.c:252->aes.c:431]   --->   Operation 25 'getelementptr' 'RoundKey_9_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.42ns)   --->   "%RoundKey_9_load = load i8* %RoundKey_9_addr, align 1" [aes.c:252->aes.c:431]   --->   Operation 26 'load' 'RoundKey_9_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%RoundKey_10_addr = getelementptr [15 x i8]* %RoundKey_10, i64 0, i64 0" [aes.c:252->aes.c:431]   --->   Operation 27 'getelementptr' 'RoundKey_10_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.42ns)   --->   "%RoundKey_10_load = load i8* %RoundKey_10_addr, align 1" [aes.c:252->aes.c:431]   --->   Operation 28 'load' 'RoundKey_10_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%RoundKey_11_addr = getelementptr [15 x i8]* %RoundKey_11, i64 0, i64 0" [aes.c:252->aes.c:431]   --->   Operation 29 'getelementptr' 'RoundKey_11_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.42ns)   --->   "%RoundKey_11_load = load i8* %RoundKey_11_addr, align 1" [aes.c:252->aes.c:431]   --->   Operation 30 'load' 'RoundKey_11_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%RoundKey_12_addr = getelementptr [15 x i8]* %RoundKey_12, i64 0, i64 0" [aes.c:252->aes.c:431]   --->   Operation 31 'getelementptr' 'RoundKey_12_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.42ns)   --->   "%RoundKey_12_load = load i8* %RoundKey_12_addr, align 1" [aes.c:252->aes.c:431]   --->   Operation 32 'load' 'RoundKey_12_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%RoundKey_13_addr = getelementptr [15 x i8]* %RoundKey_13, i64 0, i64 0" [aes.c:252->aes.c:431]   --->   Operation 33 'getelementptr' 'RoundKey_13_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (1.42ns)   --->   "%RoundKey_13_load = load i8* %RoundKey_13_addr, align 1" [aes.c:252->aes.c:431]   --->   Operation 34 'load' 'RoundKey_13_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%RoundKey_14_addr = getelementptr [15 x i8]* %RoundKey_14, i64 0, i64 0" [aes.c:252->aes.c:431]   --->   Operation 35 'getelementptr' 'RoundKey_14_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.42ns)   --->   "%RoundKey_14_load = load i8* %RoundKey_14_addr, align 1" [aes.c:252->aes.c:431]   --->   Operation 36 'load' 'RoundKey_14_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%RoundKey_15_addr = getelementptr [15 x i8]* %RoundKey_15, i64 0, i64 0" [aes.c:252->aes.c:431]   --->   Operation 37 'getelementptr' 'RoundKey_15_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (1.42ns)   --->   "%RoundKey_15_load = load i8* %RoundKey_15_addr, align 1" [aes.c:252->aes.c:431]   --->   Operation 38 'load' 'RoundKey_15_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>

State 2 <SV = 1> <Delay = 2.08>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_3_3), !map !50"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_3_2), !map !56"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_3_1), !map !62"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_3_0), !map !68"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_2_3), !map !74"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_2_2), !map !79"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_2_1), !map !84"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_2_0), !map !89"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_1_3), !map !94"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_1_2), !map !99"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_1_1), !map !104"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_1_0), !map !109"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_0_3), !map !114"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_0_2), !map !119"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_0_1), !map !124"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %state_0_0), !map !129"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_15), !map !134"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_14), !map !140"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_13), !map !146"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_12), !map !152"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_11), !map !158"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_10), !map !164"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_9), !map !170"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_8), !map !176"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_7), !map !182"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_6), !map !188"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_5), !map !194"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_4), !map !200"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_3), !map !206"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_2), !map !212"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_1), !map !218"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([15 x i8]* %RoundKey_0), !map !224"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @Cipher_str) nounwind"   --->   Operation 71 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/2] (1.42ns)   --->   "%RoundKey_0_load = load i8* %RoundKey_0_addr, align 1" [aes.c:252->aes.c:431]   --->   Operation 72 'load' 'RoundKey_0_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%state_0_0_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_0_0)" [aes.c:252->aes.c:431]   --->   Operation 73 'read' 'state_0_0_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.66ns)   --->   "%xor_ln252 = xor i8 %state_0_0_read, %RoundKey_0_load" [aes.c:252->aes.c:431]   --->   Operation 74 'xor' 'xor_ln252' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 75 [1/2] (1.42ns)   --->   "%RoundKey_1_load = load i8* %RoundKey_1_addr, align 1" [aes.c:252->aes.c:431]   --->   Operation 75 'load' 'RoundKey_1_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%state_0_1_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_0_1)" [aes.c:252->aes.c:431]   --->   Operation 76 'read' 'state_0_1_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.66ns)   --->   "%xor_ln252_1 = xor i8 %state_0_1_read, %RoundKey_1_load" [aes.c:252->aes.c:431]   --->   Operation 77 'xor' 'xor_ln252_1' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/2] (1.42ns)   --->   "%RoundKey_2_load = load i8* %RoundKey_2_addr, align 1" [aes.c:252->aes.c:431]   --->   Operation 78 'load' 'RoundKey_2_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%state_0_2_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_0_2)" [aes.c:252->aes.c:431]   --->   Operation 79 'read' 'state_0_2_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.66ns)   --->   "%xor_ln252_2 = xor i8 %state_0_2_read, %RoundKey_2_load" [aes.c:252->aes.c:431]   --->   Operation 80 'xor' 'xor_ln252_2' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 81 [1/2] (1.42ns)   --->   "%RoundKey_3_load = load i8* %RoundKey_3_addr, align 1" [aes.c:252->aes.c:431]   --->   Operation 81 'load' 'RoundKey_3_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%state_0_3_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_0_3)" [aes.c:252->aes.c:431]   --->   Operation 82 'read' 'state_0_3_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.66ns)   --->   "%xor_ln252_3 = xor i8 %state_0_3_read, %RoundKey_3_load" [aes.c:252->aes.c:431]   --->   Operation 83 'xor' 'xor_ln252_3' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/2] (1.42ns)   --->   "%RoundKey_4_load = load i8* %RoundKey_4_addr, align 1" [aes.c:252->aes.c:431]   --->   Operation 84 'load' 'RoundKey_4_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%state_1_0_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_1_0)" [aes.c:252->aes.c:431]   --->   Operation 85 'read' 'state_1_0_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.66ns)   --->   "%xor_ln252_4 = xor i8 %state_1_0_read, %RoundKey_4_load" [aes.c:252->aes.c:431]   --->   Operation 86 'xor' 'xor_ln252_4' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/2] (1.42ns)   --->   "%RoundKey_5_load = load i8* %RoundKey_5_addr, align 1" [aes.c:252->aes.c:431]   --->   Operation 87 'load' 'RoundKey_5_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%state_1_1_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_1_1)" [aes.c:252->aes.c:431]   --->   Operation 88 'read' 'state_1_1_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.66ns)   --->   "%xor_ln252_5 = xor i8 %state_1_1_read, %RoundKey_5_load" [aes.c:252->aes.c:431]   --->   Operation 89 'xor' 'xor_ln252_5' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/2] (1.42ns)   --->   "%RoundKey_6_load = load i8* %RoundKey_6_addr, align 1" [aes.c:252->aes.c:431]   --->   Operation 90 'load' 'RoundKey_6_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%state_1_2_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_1_2)" [aes.c:252->aes.c:431]   --->   Operation 91 'read' 'state_1_2_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.66ns)   --->   "%xor_ln252_6 = xor i8 %state_1_2_read, %RoundKey_6_load" [aes.c:252->aes.c:431]   --->   Operation 92 'xor' 'xor_ln252_6' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/2] (1.42ns)   --->   "%RoundKey_7_load = load i8* %RoundKey_7_addr, align 1" [aes.c:252->aes.c:431]   --->   Operation 93 'load' 'RoundKey_7_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%state_1_3_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_1_3)" [aes.c:252->aes.c:431]   --->   Operation 94 'read' 'state_1_3_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.66ns)   --->   "%xor_ln252_7 = xor i8 %state_1_3_read, %RoundKey_7_load" [aes.c:252->aes.c:431]   --->   Operation 95 'xor' 'xor_ln252_7' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 96 [1/2] (1.42ns)   --->   "%RoundKey_8_load = load i8* %RoundKey_8_addr, align 1" [aes.c:252->aes.c:431]   --->   Operation 96 'load' 'RoundKey_8_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%state_2_0_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_2_0)" [aes.c:252->aes.c:431]   --->   Operation 97 'read' 'state_2_0_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (0.66ns)   --->   "%xor_ln252_8 = xor i8 %state_2_0_read, %RoundKey_8_load" [aes.c:252->aes.c:431]   --->   Operation 98 'xor' 'xor_ln252_8' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/2] (1.42ns)   --->   "%RoundKey_9_load = load i8* %RoundKey_9_addr, align 1" [aes.c:252->aes.c:431]   --->   Operation 99 'load' 'RoundKey_9_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%state_2_1_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_2_1)" [aes.c:252->aes.c:431]   --->   Operation 100 'read' 'state_2_1_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.66ns)   --->   "%xor_ln252_9 = xor i8 %state_2_1_read, %RoundKey_9_load" [aes.c:252->aes.c:431]   --->   Operation 101 'xor' 'xor_ln252_9' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/2] (1.42ns)   --->   "%RoundKey_10_load = load i8* %RoundKey_10_addr, align 1" [aes.c:252->aes.c:431]   --->   Operation 102 'load' 'RoundKey_10_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%state_2_2_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_2_2)" [aes.c:252->aes.c:431]   --->   Operation 103 'read' 'state_2_2_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.66ns)   --->   "%xor_ln252_10 = xor i8 %state_2_2_read, %RoundKey_10_load" [aes.c:252->aes.c:431]   --->   Operation 104 'xor' 'xor_ln252_10' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/2] (1.42ns)   --->   "%RoundKey_11_load = load i8* %RoundKey_11_addr, align 1" [aes.c:252->aes.c:431]   --->   Operation 105 'load' 'RoundKey_11_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%state_2_3_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_2_3)" [aes.c:252->aes.c:431]   --->   Operation 106 'read' 'state_2_3_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.66ns)   --->   "%xor_ln252_11 = xor i8 %state_2_3_read, %RoundKey_11_load" [aes.c:252->aes.c:431]   --->   Operation 107 'xor' 'xor_ln252_11' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/2] (1.42ns)   --->   "%RoundKey_12_load = load i8* %RoundKey_12_addr, align 1" [aes.c:252->aes.c:431]   --->   Operation 108 'load' 'RoundKey_12_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%state_3_0_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_3_0)" [aes.c:252->aes.c:431]   --->   Operation 109 'read' 'state_3_0_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.66ns)   --->   "%xor_ln252_12 = xor i8 %state_3_0_read, %RoundKey_12_load" [aes.c:252->aes.c:431]   --->   Operation 110 'xor' 'xor_ln252_12' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/2] (1.42ns)   --->   "%RoundKey_13_load = load i8* %RoundKey_13_addr, align 1" [aes.c:252->aes.c:431]   --->   Operation 111 'load' 'RoundKey_13_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%state_3_1_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_3_1)" [aes.c:252->aes.c:431]   --->   Operation 112 'read' 'state_3_1_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.66ns)   --->   "%xor_ln252_13 = xor i8 %state_3_1_read, %RoundKey_13_load" [aes.c:252->aes.c:431]   --->   Operation 113 'xor' 'xor_ln252_13' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/2] (1.42ns)   --->   "%RoundKey_14_load = load i8* %RoundKey_14_addr, align 1" [aes.c:252->aes.c:431]   --->   Operation 114 'load' 'RoundKey_14_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%state_3_2_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_3_2)" [aes.c:252->aes.c:431]   --->   Operation 115 'read' 'state_3_2_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.66ns)   --->   "%xor_ln252_14 = xor i8 %state_3_2_read, %RoundKey_14_load" [aes.c:252->aes.c:431]   --->   Operation 116 'xor' 'xor_ln252_14' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/2] (1.42ns)   --->   "%RoundKey_15_load = load i8* %RoundKey_15_addr, align 1" [aes.c:252->aes.c:431]   --->   Operation 117 'load' 'RoundKey_15_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%state_3_3_read = call i8 @_ssdm_op_Read.ap_auto.i8P(i8* %state_3_3)" [aes.c:252->aes.c:431]   --->   Operation 118 'read' 'state_3_3_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.66ns)   --->   "%xor_ln252_15 = xor i8 %state_3_3_read, %RoundKey_15_load" [aes.c:252->aes.c:431]   --->   Operation 119 'xor' 'xor_ln252_15' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (1.18ns)   --->   "br label %AddRoundKey.exit14" [aes.c:436]   --->   Operation 120 'br' <Predicate = true> <Delay = 1.18>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 121 [1/1] (0.00ns)   --->   "%state_load_33_3_3 = phi i8 [ %xor_ln252_47, %Cipher_label33 ], [ %xor_ln252_15, %AddRoundKey.exit14.preheader ]" [aes.c:252->aes.c:442]   --->   Operation 121 'phi' 'state_load_33_3_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (0.00ns)   --->   "%state_load_33_3_2 = phi i8 [ %xor_ln252_43, %Cipher_label33 ], [ %xor_ln252_11, %AddRoundKey.exit14.preheader ]" [aes.c:252->aes.c:442]   --->   Operation 122 'phi' 'state_load_33_3_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%state_load_33_3_1 = phi i8 [ %xor_ln252_39, %Cipher_label33 ], [ %xor_ln252_7, %AddRoundKey.exit14.preheader ]" [aes.c:252->aes.c:442]   --->   Operation 123 'phi' 'state_load_33_3_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%state_load_33_3_0 = phi i8 [ %xor_ln252_35, %Cipher_label33 ], [ %xor_ln252_3, %AddRoundKey.exit14.preheader ]" [aes.c:252->aes.c:442]   --->   Operation 124 'phi' 'state_load_33_3_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%state_load_33_2_3 = phi i8 [ %xor_ln252_46, %Cipher_label33 ], [ %xor_ln252_14, %AddRoundKey.exit14.preheader ]" [aes.c:252->aes.c:442]   --->   Operation 125 'phi' 'state_load_33_2_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%state_load_33_2_2 = phi i8 [ %xor_ln252_42, %Cipher_label33 ], [ %xor_ln252_10, %AddRoundKey.exit14.preheader ]" [aes.c:252->aes.c:442]   --->   Operation 126 'phi' 'state_load_33_2_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%state_load_33_2_1 = phi i8 [ %xor_ln252_38, %Cipher_label33 ], [ %xor_ln252_6, %AddRoundKey.exit14.preheader ]" [aes.c:252->aes.c:442]   --->   Operation 127 'phi' 'state_load_33_2_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%state_load_33_2_0 = phi i8 [ %xor_ln252_34, %Cipher_label33 ], [ %xor_ln252_2, %AddRoundKey.exit14.preheader ]" [aes.c:252->aes.c:442]   --->   Operation 128 'phi' 'state_load_33_2_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%state_load_33_1_3 = phi i8 [ %xor_ln252_45, %Cipher_label33 ], [ %xor_ln252_13, %AddRoundKey.exit14.preheader ]" [aes.c:252->aes.c:442]   --->   Operation 129 'phi' 'state_load_33_1_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%state_load_33_1_2 = phi i8 [ %xor_ln252_41, %Cipher_label33 ], [ %xor_ln252_9, %AddRoundKey.exit14.preheader ]" [aes.c:252->aes.c:442]   --->   Operation 130 'phi' 'state_load_33_1_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%state_load_33_1_1 = phi i8 [ %xor_ln252_37, %Cipher_label33 ], [ %xor_ln252_5, %AddRoundKey.exit14.preheader ]" [aes.c:252->aes.c:442]   --->   Operation 131 'phi' 'state_load_33_1_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%state_load_33_1_0 = phi i8 [ %xor_ln252_33, %Cipher_label33 ], [ %xor_ln252_1, %AddRoundKey.exit14.preheader ]" [aes.c:252->aes.c:442]   --->   Operation 132 'phi' 'state_load_33_1_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%state_load_33_0_3 = phi i8 [ %xor_ln252_44, %Cipher_label33 ], [ %xor_ln252_12, %AddRoundKey.exit14.preheader ]" [aes.c:252->aes.c:442]   --->   Operation 133 'phi' 'state_load_33_0_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%state_load_33_0_2 = phi i8 [ %xor_ln252_40, %Cipher_label33 ], [ %xor_ln252_8, %AddRoundKey.exit14.preheader ]" [aes.c:252->aes.c:442]   --->   Operation 134 'phi' 'state_load_33_0_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%state_load_33_0_1 = phi i8 [ %xor_ln252_36, %Cipher_label33 ], [ %xor_ln252_4, %AddRoundKey.exit14.preheader ]" [aes.c:252->aes.c:442]   --->   Operation 135 'phi' 'state_load_33_0_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%state_load_33_0_0 = phi i8 [ %xor_ln252_32, %Cipher_label33 ], [ %xor_ln252, %AddRoundKey.exit14.preheader ]" [aes.c:252->aes.c:442]   --->   Operation 136 'phi' 'state_load_33_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%round_assign = phi i4 [ %round, %Cipher_label33 ], [ 1, %AddRoundKey.exit14.preheader ]"   --->   Operation 137 'phi' 'round_assign' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (1.12ns)   --->   "%icmp_ln436 = icmp eq i4 %round_assign, -6" [aes.c:436]   --->   Operation 138 'icmp' 'icmp_ln436' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9) nounwind"   --->   Operation 139 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "br i1 %icmp_ln436, label %SubBytes.exit, label %Cipher_label33" [aes.c:436]   --->   Operation 140 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln270_16 = zext i8 %state_load_33_0_0 to i64" [aes.c:270->aes.c:439]   --->   Operation 141 'zext' 'zext_ln270_16' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.00ns)   --->   "%sbox_addr_16 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln270_16" [aes.c:270->aes.c:439]   --->   Operation 142 'getelementptr' 'sbox_addr_16' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 143 [2/2] (2.66ns)   --->   "%sbox_load_16 = load i8* %sbox_addr_16, align 1" [aes.c:270->aes.c:439]   --->   Operation 143 'load' 'sbox_load_16' <Predicate = (!icmp_ln436)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln270_17 = zext i8 %state_load_33_0_1 to i64" [aes.c:270->aes.c:439]   --->   Operation 144 'zext' 'zext_ln270_17' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.00ns)   --->   "%sbox_addr_17 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln270_17" [aes.c:270->aes.c:439]   --->   Operation 145 'getelementptr' 'sbox_addr_17' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 146 [2/2] (2.66ns)   --->   "%sbox_load_17 = load i8* %sbox_addr_17, align 1" [aes.c:270->aes.c:439]   --->   Operation 146 'load' 'sbox_load_17' <Predicate = (!icmp_ln436)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln270_18 = zext i8 %state_load_33_0_2 to i64" [aes.c:270->aes.c:439]   --->   Operation 147 'zext' 'zext_ln270_18' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (0.00ns)   --->   "%sbox_addr_18 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln270_18" [aes.c:270->aes.c:439]   --->   Operation 148 'getelementptr' 'sbox_addr_18' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 149 [2/2] (2.66ns)   --->   "%sbox_load_18 = load i8* %sbox_addr_18, align 1" [aes.c:270->aes.c:439]   --->   Operation 149 'load' 'sbox_load_18' <Predicate = (!icmp_ln436)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln270_19 = zext i8 %state_load_33_0_3 to i64" [aes.c:270->aes.c:439]   --->   Operation 150 'zext' 'zext_ln270_19' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%sbox_addr_19 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln270_19" [aes.c:270->aes.c:439]   --->   Operation 151 'getelementptr' 'sbox_addr_19' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 152 [2/2] (2.66ns)   --->   "%sbox_load_19 = load i8* %sbox_addr_19, align 1" [aes.c:270->aes.c:439]   --->   Operation 152 'load' 'sbox_load_19' <Predicate = (!icmp_ln436)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln270_20 = zext i8 %state_load_33_1_0 to i64" [aes.c:270->aes.c:439]   --->   Operation 153 'zext' 'zext_ln270_20' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 154 [1/1] (0.00ns)   --->   "%sbox_addr_20 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln270_20" [aes.c:270->aes.c:439]   --->   Operation 154 'getelementptr' 'sbox_addr_20' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 155 [2/2] (2.66ns)   --->   "%temp_4 = load i8* %sbox_addr_20, align 1" [aes.c:270->aes.c:439]   --->   Operation 155 'load' 'temp_4' <Predicate = (!icmp_ln436)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln270_21 = zext i8 %state_load_33_1_1 to i64" [aes.c:270->aes.c:439]   --->   Operation 156 'zext' 'zext_ln270_21' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%sbox_addr_21 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln270_21" [aes.c:270->aes.c:439]   --->   Operation 157 'getelementptr' 'sbox_addr_21' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 158 [2/2] (2.66ns)   --->   "%sbox_load_21 = load i8* %sbox_addr_21, align 1" [aes.c:270->aes.c:439]   --->   Operation 158 'load' 'sbox_load_21' <Predicate = (!icmp_ln436)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln270_22 = zext i8 %state_load_33_1_2 to i64" [aes.c:270->aes.c:439]   --->   Operation 159 'zext' 'zext_ln270_22' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%sbox_addr_22 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln270_22" [aes.c:270->aes.c:439]   --->   Operation 160 'getelementptr' 'sbox_addr_22' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 161 [2/2] (2.66ns)   --->   "%sbox_load_22 = load i8* %sbox_addr_22, align 1" [aes.c:270->aes.c:439]   --->   Operation 161 'load' 'sbox_load_22' <Predicate = (!icmp_ln436)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln270_23 = zext i8 %state_load_33_1_3 to i64" [aes.c:270->aes.c:439]   --->   Operation 162 'zext' 'zext_ln270_23' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.00ns)   --->   "%sbox_addr_23 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln270_23" [aes.c:270->aes.c:439]   --->   Operation 163 'getelementptr' 'sbox_addr_23' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 164 [2/2] (2.66ns)   --->   "%sbox_load_23 = load i8* %sbox_addr_23, align 1" [aes.c:270->aes.c:439]   --->   Operation 164 'load' 'sbox_load_23' <Predicate = (!icmp_ln436)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln270_24 = zext i8 %state_load_33_2_0 to i64" [aes.c:270->aes.c:439]   --->   Operation 165 'zext' 'zext_ln270_24' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.00ns)   --->   "%sbox_addr_24 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln270_24" [aes.c:270->aes.c:439]   --->   Operation 166 'getelementptr' 'sbox_addr_24' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 167 [2/2] (2.66ns)   --->   "%temp_5 = load i8* %sbox_addr_24, align 1" [aes.c:270->aes.c:439]   --->   Operation 167 'load' 'temp_5' <Predicate = (!icmp_ln436)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln270_25 = zext i8 %state_load_33_2_1 to i64" [aes.c:270->aes.c:439]   --->   Operation 168 'zext' 'zext_ln270_25' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.00ns)   --->   "%sbox_addr_25 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln270_25" [aes.c:270->aes.c:439]   --->   Operation 169 'getelementptr' 'sbox_addr_25' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 170 [2/2] (2.66ns)   --->   "%temp_6 = load i8* %sbox_addr_25, align 1" [aes.c:270->aes.c:439]   --->   Operation 170 'load' 'temp_6' <Predicate = (!icmp_ln436)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln270_26 = zext i8 %state_load_33_2_2 to i64" [aes.c:270->aes.c:439]   --->   Operation 171 'zext' 'zext_ln270_26' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%sbox_addr_26 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln270_26" [aes.c:270->aes.c:439]   --->   Operation 172 'getelementptr' 'sbox_addr_26' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 173 [2/2] (2.66ns)   --->   "%sbox_load_26 = load i8* %sbox_addr_26, align 1" [aes.c:270->aes.c:439]   --->   Operation 173 'load' 'sbox_load_26' <Predicate = (!icmp_ln436)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln270_27 = zext i8 %state_load_33_2_3 to i64" [aes.c:270->aes.c:439]   --->   Operation 174 'zext' 'zext_ln270_27' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%sbox_addr_27 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln270_27" [aes.c:270->aes.c:439]   --->   Operation 175 'getelementptr' 'sbox_addr_27' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 176 [2/2] (2.66ns)   --->   "%sbox_load_27 = load i8* %sbox_addr_27, align 1" [aes.c:270->aes.c:439]   --->   Operation 176 'load' 'sbox_load_27' <Predicate = (!icmp_ln436)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%zext_ln270_28 = zext i8 %state_load_33_3_0 to i64" [aes.c:270->aes.c:439]   --->   Operation 177 'zext' 'zext_ln270_28' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%sbox_addr_28 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln270_28" [aes.c:270->aes.c:439]   --->   Operation 178 'getelementptr' 'sbox_addr_28' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 179 [2/2] (2.66ns)   --->   "%temp_7 = load i8* %sbox_addr_28, align 1" [aes.c:270->aes.c:439]   --->   Operation 179 'load' 'temp_7' <Predicate = (!icmp_ln436)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln270_29 = zext i8 %state_load_33_3_1 to i64" [aes.c:270->aes.c:439]   --->   Operation 180 'zext' 'zext_ln270_29' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%sbox_addr_29 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln270_29" [aes.c:270->aes.c:439]   --->   Operation 181 'getelementptr' 'sbox_addr_29' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 182 [2/2] (2.66ns)   --->   "%sbox_load_29 = load i8* %sbox_addr_29, align 1" [aes.c:270->aes.c:439]   --->   Operation 182 'load' 'sbox_load_29' <Predicate = (!icmp_ln436)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln270_30 = zext i8 %state_load_33_3_2 to i64" [aes.c:270->aes.c:439]   --->   Operation 183 'zext' 'zext_ln270_30' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%sbox_addr_30 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln270_30" [aes.c:270->aes.c:439]   --->   Operation 184 'getelementptr' 'sbox_addr_30' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 185 [2/2] (2.66ns)   --->   "%sbox_load_30 = load i8* %sbox_addr_30, align 1" [aes.c:270->aes.c:439]   --->   Operation 185 'load' 'sbox_load_30' <Predicate = (!icmp_ln436)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln270_31 = zext i8 %state_load_33_3_3 to i64" [aes.c:270->aes.c:439]   --->   Operation 186 'zext' 'zext_ln270_31' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%sbox_addr_31 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln270_31" [aes.c:270->aes.c:439]   --->   Operation 187 'getelementptr' 'sbox_addr_31' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 188 [2/2] (2.66ns)   --->   "%sbox_load_31 = load i8* %sbox_addr_31, align 1" [aes.c:270->aes.c:439]   --->   Operation 188 'load' 'sbox_load_31' <Predicate = (!icmp_ln436)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln252 = zext i4 %round_assign to i64" [aes.c:252->aes.c:442]   --->   Operation 189 'zext' 'zext_ln252' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_2 = getelementptr [15 x i8]* %RoundKey_0, i64 0, i64 %zext_ln252" [aes.c:252->aes.c:442]   --->   Operation 190 'getelementptr' 'RoundKey_0_addr_2' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 191 [2/2] (1.42ns)   --->   "%RoundKey_0_load_2 = load i8* %RoundKey_0_addr_2, align 1" [aes.c:252->aes.c:442]   --->   Operation 191 'load' 'RoundKey_0_load_2' <Predicate = (!icmp_ln436)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_2 = getelementptr [15 x i8]* %RoundKey_1, i64 0, i64 %zext_ln252" [aes.c:252->aes.c:442]   --->   Operation 192 'getelementptr' 'RoundKey_1_addr_2' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 193 [2/2] (1.42ns)   --->   "%RoundKey_1_load_2 = load i8* %RoundKey_1_addr_2, align 1" [aes.c:252->aes.c:442]   --->   Operation 193 'load' 'RoundKey_1_load_2' <Predicate = (!icmp_ln436)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_2 = getelementptr [15 x i8]* %RoundKey_2, i64 0, i64 %zext_ln252" [aes.c:252->aes.c:442]   --->   Operation 194 'getelementptr' 'RoundKey_2_addr_2' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 195 [2/2] (1.42ns)   --->   "%RoundKey_2_load_2 = load i8* %RoundKey_2_addr_2, align 1" [aes.c:252->aes.c:442]   --->   Operation 195 'load' 'RoundKey_2_load_2' <Predicate = (!icmp_ln436)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 196 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_2 = getelementptr [15 x i8]* %RoundKey_3, i64 0, i64 %zext_ln252" [aes.c:252->aes.c:442]   --->   Operation 196 'getelementptr' 'RoundKey_3_addr_2' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 197 [2/2] (1.42ns)   --->   "%RoundKey_3_load_2 = load i8* %RoundKey_3_addr_2, align 1" [aes.c:252->aes.c:442]   --->   Operation 197 'load' 'RoundKey_3_load_2' <Predicate = (!icmp_ln436)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 198 [1/1] (0.00ns)   --->   "%RoundKey_4_addr_2 = getelementptr [15 x i8]* %RoundKey_4, i64 0, i64 %zext_ln252" [aes.c:252->aes.c:442]   --->   Operation 198 'getelementptr' 'RoundKey_4_addr_2' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 199 [2/2] (1.42ns)   --->   "%RoundKey_4_load_2 = load i8* %RoundKey_4_addr_2, align 1" [aes.c:252->aes.c:442]   --->   Operation 199 'load' 'RoundKey_4_load_2' <Predicate = (!icmp_ln436)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%RoundKey_5_addr_2 = getelementptr [15 x i8]* %RoundKey_5, i64 0, i64 %zext_ln252" [aes.c:252->aes.c:442]   --->   Operation 200 'getelementptr' 'RoundKey_5_addr_2' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 201 [2/2] (1.42ns)   --->   "%RoundKey_5_load_2 = load i8* %RoundKey_5_addr_2, align 1" [aes.c:252->aes.c:442]   --->   Operation 201 'load' 'RoundKey_5_load_2' <Predicate = (!icmp_ln436)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 202 [1/1] (0.00ns)   --->   "%RoundKey_6_addr_2 = getelementptr [15 x i8]* %RoundKey_6, i64 0, i64 %zext_ln252" [aes.c:252->aes.c:442]   --->   Operation 202 'getelementptr' 'RoundKey_6_addr_2' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 203 [2/2] (1.42ns)   --->   "%RoundKey_6_load_2 = load i8* %RoundKey_6_addr_2, align 1" [aes.c:252->aes.c:442]   --->   Operation 203 'load' 'RoundKey_6_load_2' <Predicate = (!icmp_ln436)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%RoundKey_7_addr_2 = getelementptr [15 x i8]* %RoundKey_7, i64 0, i64 %zext_ln252" [aes.c:252->aes.c:442]   --->   Operation 204 'getelementptr' 'RoundKey_7_addr_2' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 205 [2/2] (1.42ns)   --->   "%RoundKey_7_load_2 = load i8* %RoundKey_7_addr_2, align 1" [aes.c:252->aes.c:442]   --->   Operation 205 'load' 'RoundKey_7_load_2' <Predicate = (!icmp_ln436)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%RoundKey_8_addr_2 = getelementptr [15 x i8]* %RoundKey_8, i64 0, i64 %zext_ln252" [aes.c:252->aes.c:442]   --->   Operation 206 'getelementptr' 'RoundKey_8_addr_2' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 207 [2/2] (1.42ns)   --->   "%RoundKey_8_load_2 = load i8* %RoundKey_8_addr_2, align 1" [aes.c:252->aes.c:442]   --->   Operation 207 'load' 'RoundKey_8_load_2' <Predicate = (!icmp_ln436)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%RoundKey_9_addr_2 = getelementptr [15 x i8]* %RoundKey_9, i64 0, i64 %zext_ln252" [aes.c:252->aes.c:442]   --->   Operation 208 'getelementptr' 'RoundKey_9_addr_2' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 209 [2/2] (1.42ns)   --->   "%RoundKey_9_load_2 = load i8* %RoundKey_9_addr_2, align 1" [aes.c:252->aes.c:442]   --->   Operation 209 'load' 'RoundKey_9_load_2' <Predicate = (!icmp_ln436)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 210 [1/1] (0.00ns)   --->   "%RoundKey_10_addr_2 = getelementptr [15 x i8]* %RoundKey_10, i64 0, i64 %zext_ln252" [aes.c:252->aes.c:442]   --->   Operation 210 'getelementptr' 'RoundKey_10_addr_2' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 211 [2/2] (1.42ns)   --->   "%RoundKey_10_load_2 = load i8* %RoundKey_10_addr_2, align 1" [aes.c:252->aes.c:442]   --->   Operation 211 'load' 'RoundKey_10_load_2' <Predicate = (!icmp_ln436)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 212 [1/1] (0.00ns)   --->   "%RoundKey_11_addr_2 = getelementptr [15 x i8]* %RoundKey_11, i64 0, i64 %zext_ln252" [aes.c:252->aes.c:442]   --->   Operation 212 'getelementptr' 'RoundKey_11_addr_2' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 213 [2/2] (1.42ns)   --->   "%RoundKey_11_load_2 = load i8* %RoundKey_11_addr_2, align 1" [aes.c:252->aes.c:442]   --->   Operation 213 'load' 'RoundKey_11_load_2' <Predicate = (!icmp_ln436)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 214 [1/1] (0.00ns)   --->   "%RoundKey_12_addr_2 = getelementptr [15 x i8]* %RoundKey_12, i64 0, i64 %zext_ln252" [aes.c:252->aes.c:442]   --->   Operation 214 'getelementptr' 'RoundKey_12_addr_2' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 215 [2/2] (1.42ns)   --->   "%RoundKey_12_load_2 = load i8* %RoundKey_12_addr_2, align 1" [aes.c:252->aes.c:442]   --->   Operation 215 'load' 'RoundKey_12_load_2' <Predicate = (!icmp_ln436)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%RoundKey_13_addr_2 = getelementptr [15 x i8]* %RoundKey_13, i64 0, i64 %zext_ln252" [aes.c:252->aes.c:442]   --->   Operation 216 'getelementptr' 'RoundKey_13_addr_2' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 217 [2/2] (1.42ns)   --->   "%RoundKey_13_load_2 = load i8* %RoundKey_13_addr_2, align 1" [aes.c:252->aes.c:442]   --->   Operation 217 'load' 'RoundKey_13_load_2' <Predicate = (!icmp_ln436)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%RoundKey_14_addr_2 = getelementptr [15 x i8]* %RoundKey_14, i64 0, i64 %zext_ln252" [aes.c:252->aes.c:442]   --->   Operation 218 'getelementptr' 'RoundKey_14_addr_2' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 219 [2/2] (1.42ns)   --->   "%RoundKey_14_load_2 = load i8* %RoundKey_14_addr_2, align 1" [aes.c:252->aes.c:442]   --->   Operation 219 'load' 'RoundKey_14_load_2' <Predicate = (!icmp_ln436)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%RoundKey_15_addr_2 = getelementptr [15 x i8]* %RoundKey_15, i64 0, i64 %zext_ln252" [aes.c:252->aes.c:442]   --->   Operation 220 'getelementptr' 'RoundKey_15_addr_2' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_3 : Operation 221 [2/2] (1.42ns)   --->   "%RoundKey_15_load_2 = load i8* %RoundKey_15_addr_2, align 1" [aes.c:252->aes.c:442]   --->   Operation 221 'load' 'RoundKey_15_load_2' <Predicate = (!icmp_ln436)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_3 : Operation 222 [1/1] (1.36ns)   --->   "%round = add i4 %round_assign, 1" [aes.c:436]   --->   Operation 222 'add' 'round' <Predicate = (!icmp_ln436)> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.40>
ST_4 : Operation 223 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str5) nounwind" [aes.c:437]   --->   Operation 223 'specloopname' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str5) nounwind" [aes.c:437]   --->   Operation 224 'specregionbegin' 'tmp' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [aes.c:438]   --->   Operation 225 'specpipeline' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_4 : Operation 226 [1/2] (2.66ns)   --->   "%sbox_load_16 = load i8* %sbox_addr_16, align 1" [aes.c:270->aes.c:439]   --->   Operation 226 'load' 'sbox_load_16' <Predicate = (!icmp_ln436)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 227 [1/2] (2.66ns)   --->   "%sbox_load_17 = load i8* %sbox_addr_17, align 1" [aes.c:270->aes.c:439]   --->   Operation 227 'load' 'sbox_load_17' <Predicate = (!icmp_ln436)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 228 [1/2] (2.66ns)   --->   "%sbox_load_18 = load i8* %sbox_addr_18, align 1" [aes.c:270->aes.c:439]   --->   Operation 228 'load' 'sbox_load_18' <Predicate = (!icmp_ln436)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 229 [1/2] (2.66ns)   --->   "%sbox_load_19 = load i8* %sbox_addr_19, align 1" [aes.c:270->aes.c:439]   --->   Operation 229 'load' 'sbox_load_19' <Predicate = (!icmp_ln436)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 230 [1/2] (2.66ns)   --->   "%temp_4 = load i8* %sbox_addr_20, align 1" [aes.c:270->aes.c:439]   --->   Operation 230 'load' 'temp_4' <Predicate = (!icmp_ln436)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 231 [1/2] (2.66ns)   --->   "%sbox_load_21 = load i8* %sbox_addr_21, align 1" [aes.c:270->aes.c:439]   --->   Operation 231 'load' 'sbox_load_21' <Predicate = (!icmp_ln436)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 232 [1/2] (2.66ns)   --->   "%sbox_load_22 = load i8* %sbox_addr_22, align 1" [aes.c:270->aes.c:439]   --->   Operation 232 'load' 'sbox_load_22' <Predicate = (!icmp_ln436)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 233 [1/2] (2.66ns)   --->   "%sbox_load_23 = load i8* %sbox_addr_23, align 1" [aes.c:270->aes.c:439]   --->   Operation 233 'load' 'sbox_load_23' <Predicate = (!icmp_ln436)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 234 [1/2] (2.66ns)   --->   "%temp_5 = load i8* %sbox_addr_24, align 1" [aes.c:270->aes.c:439]   --->   Operation 234 'load' 'temp_5' <Predicate = (!icmp_ln436)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 235 [1/2] (2.66ns)   --->   "%temp_6 = load i8* %sbox_addr_25, align 1" [aes.c:270->aes.c:439]   --->   Operation 235 'load' 'temp_6' <Predicate = (!icmp_ln436)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 236 [1/2] (2.66ns)   --->   "%sbox_load_26 = load i8* %sbox_addr_26, align 1" [aes.c:270->aes.c:439]   --->   Operation 236 'load' 'sbox_load_26' <Predicate = (!icmp_ln436)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 237 [1/2] (2.66ns)   --->   "%sbox_load_27 = load i8* %sbox_addr_27, align 1" [aes.c:270->aes.c:439]   --->   Operation 237 'load' 'sbox_load_27' <Predicate = (!icmp_ln436)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 238 [1/2] (2.66ns)   --->   "%temp_7 = load i8* %sbox_addr_28, align 1" [aes.c:270->aes.c:439]   --->   Operation 238 'load' 'temp_7' <Predicate = (!icmp_ln436)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 239 [1/2] (2.66ns)   --->   "%sbox_load_29 = load i8* %sbox_addr_29, align 1" [aes.c:270->aes.c:439]   --->   Operation 239 'load' 'sbox_load_29' <Predicate = (!icmp_ln436)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 240 [1/2] (2.66ns)   --->   "%sbox_load_30 = load i8* %sbox_addr_30, align 1" [aes.c:270->aes.c:439]   --->   Operation 240 'load' 'sbox_load_30' <Predicate = (!icmp_ln436)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 241 [1/2] (2.66ns)   --->   "%sbox_load_31 = load i8* %sbox_addr_31, align 1" [aes.c:270->aes.c:439]   --->   Operation 241 'load' 'sbox_load_31' <Predicate = (!icmp_ln436)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_4 : Operation 242 [1/1] (1.41ns)   --->   "%call_ret = call fastcc { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } @MixColumns(i8 %sbox_load_16, i8 %sbox_load_21, i8 %sbox_load_26, i8 %sbox_load_31, i8 %sbox_load_17, i8 %sbox_load_22, i8 %sbox_load_27, i8 %temp_7, i8 %sbox_load_18, i8 %sbox_load_23, i8 %temp_5, i8 %sbox_load_29, i8 %sbox_load_19, i8 %temp_4, i8 %temp_6, i8 %sbox_load_30)" [aes.c:441]   --->   Operation 242 'call' 'call_ret' <Predicate = (!icmp_ln436)> <Delay = 1.41> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_32)   --->   "%state_0_0_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 0" [aes.c:441]   --->   Operation 243 'extractvalue' 'state_0_0_ret' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_33)   --->   "%state_0_1_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 1" [aes.c:441]   --->   Operation 244 'extractvalue' 'state_0_1_ret' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_34)   --->   "%state_0_2_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 2" [aes.c:441]   --->   Operation 245 'extractvalue' 'state_0_2_ret' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_4 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_35)   --->   "%state_0_3_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 3" [aes.c:441]   --->   Operation 246 'extractvalue' 'state_0_3_ret' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_4 : Operation 247 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_36)   --->   "%state_1_0_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 4" [aes.c:441]   --->   Operation 247 'extractvalue' 'state_1_0_ret' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_4 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_37)   --->   "%state_1_1_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 5" [aes.c:441]   --->   Operation 248 'extractvalue' 'state_1_1_ret' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_4 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_38)   --->   "%state_1_2_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 6" [aes.c:441]   --->   Operation 249 'extractvalue' 'state_1_2_ret' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_4 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_39)   --->   "%state_1_3_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 7" [aes.c:441]   --->   Operation 250 'extractvalue' 'state_1_3_ret' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_4 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_40)   --->   "%state_2_0_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 8" [aes.c:441]   --->   Operation 251 'extractvalue' 'state_2_0_ret' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_4 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_41)   --->   "%state_2_1_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 9" [aes.c:441]   --->   Operation 252 'extractvalue' 'state_2_1_ret' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_4 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_42)   --->   "%state_2_2_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 10" [aes.c:441]   --->   Operation 253 'extractvalue' 'state_2_2_ret' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_4 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_43)   --->   "%state_2_3_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 11" [aes.c:441]   --->   Operation 254 'extractvalue' 'state_2_3_ret' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_4 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_44)   --->   "%state_3_0_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 12" [aes.c:441]   --->   Operation 255 'extractvalue' 'state_3_0_ret' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_4 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_45)   --->   "%state_3_1_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 13" [aes.c:441]   --->   Operation 256 'extractvalue' 'state_3_1_ret' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_4 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_46)   --->   "%state_3_2_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 14" [aes.c:441]   --->   Operation 257 'extractvalue' 'state_3_2_ret' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_4 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node xor_ln252_47)   --->   "%state_3_3_ret = extractvalue { i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8, i8 } %call_ret, 15" [aes.c:441]   --->   Operation 258 'extractvalue' 'state_3_3_ret' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_4 : Operation 259 [1/2] (1.42ns)   --->   "%RoundKey_0_load_2 = load i8* %RoundKey_0_addr_2, align 1" [aes.c:252->aes.c:442]   --->   Operation 259 'load' 'RoundKey_0_load_2' <Predicate = (!icmp_ln436)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 260 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_32 = xor i8 %RoundKey_0_load_2, %state_0_0_ret" [aes.c:252->aes.c:442]   --->   Operation 260 'xor' 'xor_ln252_32' <Predicate = (!icmp_ln436)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 261 [1/2] (1.42ns)   --->   "%RoundKey_1_load_2 = load i8* %RoundKey_1_addr_2, align 1" [aes.c:252->aes.c:442]   --->   Operation 261 'load' 'RoundKey_1_load_2' <Predicate = (!icmp_ln436)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 262 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_33 = xor i8 %RoundKey_1_load_2, %state_0_1_ret" [aes.c:252->aes.c:442]   --->   Operation 262 'xor' 'xor_ln252_33' <Predicate = (!icmp_ln436)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 263 [1/2] (1.42ns)   --->   "%RoundKey_2_load_2 = load i8* %RoundKey_2_addr_2, align 1" [aes.c:252->aes.c:442]   --->   Operation 263 'load' 'RoundKey_2_load_2' <Predicate = (!icmp_ln436)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 264 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_34 = xor i8 %RoundKey_2_load_2, %state_0_2_ret" [aes.c:252->aes.c:442]   --->   Operation 264 'xor' 'xor_ln252_34' <Predicate = (!icmp_ln436)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 265 [1/2] (1.42ns)   --->   "%RoundKey_3_load_2 = load i8* %RoundKey_3_addr_2, align 1" [aes.c:252->aes.c:442]   --->   Operation 265 'load' 'RoundKey_3_load_2' <Predicate = (!icmp_ln436)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 266 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_35 = xor i8 %RoundKey_3_load_2, %state_0_3_ret" [aes.c:252->aes.c:442]   --->   Operation 266 'xor' 'xor_ln252_35' <Predicate = (!icmp_ln436)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 267 [1/2] (1.42ns)   --->   "%RoundKey_4_load_2 = load i8* %RoundKey_4_addr_2, align 1" [aes.c:252->aes.c:442]   --->   Operation 267 'load' 'RoundKey_4_load_2' <Predicate = (!icmp_ln436)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 268 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_36 = xor i8 %RoundKey_4_load_2, %state_1_0_ret" [aes.c:252->aes.c:442]   --->   Operation 268 'xor' 'xor_ln252_36' <Predicate = (!icmp_ln436)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 269 [1/2] (1.42ns)   --->   "%RoundKey_5_load_2 = load i8* %RoundKey_5_addr_2, align 1" [aes.c:252->aes.c:442]   --->   Operation 269 'load' 'RoundKey_5_load_2' <Predicate = (!icmp_ln436)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 270 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_37 = xor i8 %RoundKey_5_load_2, %state_1_1_ret" [aes.c:252->aes.c:442]   --->   Operation 270 'xor' 'xor_ln252_37' <Predicate = (!icmp_ln436)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 271 [1/2] (1.42ns)   --->   "%RoundKey_6_load_2 = load i8* %RoundKey_6_addr_2, align 1" [aes.c:252->aes.c:442]   --->   Operation 271 'load' 'RoundKey_6_load_2' <Predicate = (!icmp_ln436)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 272 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_38 = xor i8 %RoundKey_6_load_2, %state_1_2_ret" [aes.c:252->aes.c:442]   --->   Operation 272 'xor' 'xor_ln252_38' <Predicate = (!icmp_ln436)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 273 [1/2] (1.42ns)   --->   "%RoundKey_7_load_2 = load i8* %RoundKey_7_addr_2, align 1" [aes.c:252->aes.c:442]   --->   Operation 273 'load' 'RoundKey_7_load_2' <Predicate = (!icmp_ln436)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 274 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_39 = xor i8 %RoundKey_7_load_2, %state_1_3_ret" [aes.c:252->aes.c:442]   --->   Operation 274 'xor' 'xor_ln252_39' <Predicate = (!icmp_ln436)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 275 [1/2] (1.42ns)   --->   "%RoundKey_8_load_2 = load i8* %RoundKey_8_addr_2, align 1" [aes.c:252->aes.c:442]   --->   Operation 275 'load' 'RoundKey_8_load_2' <Predicate = (!icmp_ln436)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 276 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_40 = xor i8 %RoundKey_8_load_2, %state_2_0_ret" [aes.c:252->aes.c:442]   --->   Operation 276 'xor' 'xor_ln252_40' <Predicate = (!icmp_ln436)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 277 [1/2] (1.42ns)   --->   "%RoundKey_9_load_2 = load i8* %RoundKey_9_addr_2, align 1" [aes.c:252->aes.c:442]   --->   Operation 277 'load' 'RoundKey_9_load_2' <Predicate = (!icmp_ln436)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 278 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_41 = xor i8 %RoundKey_9_load_2, %state_2_1_ret" [aes.c:252->aes.c:442]   --->   Operation 278 'xor' 'xor_ln252_41' <Predicate = (!icmp_ln436)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 279 [1/2] (1.42ns)   --->   "%RoundKey_10_load_2 = load i8* %RoundKey_10_addr_2, align 1" [aes.c:252->aes.c:442]   --->   Operation 279 'load' 'RoundKey_10_load_2' <Predicate = (!icmp_ln436)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 280 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_42 = xor i8 %RoundKey_10_load_2, %state_2_2_ret" [aes.c:252->aes.c:442]   --->   Operation 280 'xor' 'xor_ln252_42' <Predicate = (!icmp_ln436)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 281 [1/2] (1.42ns)   --->   "%RoundKey_11_load_2 = load i8* %RoundKey_11_addr_2, align 1" [aes.c:252->aes.c:442]   --->   Operation 281 'load' 'RoundKey_11_load_2' <Predicate = (!icmp_ln436)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 282 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_43 = xor i8 %RoundKey_11_load_2, %state_2_3_ret" [aes.c:252->aes.c:442]   --->   Operation 282 'xor' 'xor_ln252_43' <Predicate = (!icmp_ln436)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 283 [1/2] (1.42ns)   --->   "%RoundKey_12_load_2 = load i8* %RoundKey_12_addr_2, align 1" [aes.c:252->aes.c:442]   --->   Operation 283 'load' 'RoundKey_12_load_2' <Predicate = (!icmp_ln436)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 284 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_44 = xor i8 %RoundKey_12_load_2, %state_3_0_ret" [aes.c:252->aes.c:442]   --->   Operation 284 'xor' 'xor_ln252_44' <Predicate = (!icmp_ln436)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 285 [1/2] (1.42ns)   --->   "%RoundKey_13_load_2 = load i8* %RoundKey_13_addr_2, align 1" [aes.c:252->aes.c:442]   --->   Operation 285 'load' 'RoundKey_13_load_2' <Predicate = (!icmp_ln436)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 286 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_45 = xor i8 %RoundKey_13_load_2, %state_3_1_ret" [aes.c:252->aes.c:442]   --->   Operation 286 'xor' 'xor_ln252_45' <Predicate = (!icmp_ln436)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 287 [1/2] (1.42ns)   --->   "%RoundKey_14_load_2 = load i8* %RoundKey_14_addr_2, align 1" [aes.c:252->aes.c:442]   --->   Operation 287 'load' 'RoundKey_14_load_2' <Predicate = (!icmp_ln436)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 288 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_46 = xor i8 %RoundKey_14_load_2, %state_3_2_ret" [aes.c:252->aes.c:442]   --->   Operation 288 'xor' 'xor_ln252_46' <Predicate = (!icmp_ln436)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 289 [1/2] (1.42ns)   --->   "%RoundKey_15_load_2 = load i8* %RoundKey_15_addr_2, align 1" [aes.c:252->aes.c:442]   --->   Operation 289 'load' 'RoundKey_15_load_2' <Predicate = (!icmp_ln436)> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_4 : Operation 290 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln252_47 = xor i8 %RoundKey_15_load_2, %state_3_3_ret" [aes.c:252->aes.c:442]   --->   Operation 290 'xor' 'xor_ln252_47' <Predicate = (!icmp_ln436)> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 291 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str5, i32 %tmp) nounwind" [aes.c:443]   --->   Operation 291 'specregionend' 'empty_5' <Predicate = (!icmp_ln436)> <Delay = 0.00>
ST_4 : Operation 292 [1/1] (0.00ns)   --->   "br label %AddRoundKey.exit14" [aes.c:436]   --->   Operation 292 'br' <Predicate = (!icmp_ln436)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 2.66>
ST_5 : Operation 293 [1/1] (0.00ns)   --->   "%zext_ln270 = zext i8 %state_load_33_0_0 to i64" [aes.c:270->aes.c:447]   --->   Operation 293 'zext' 'zext_ln270' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 294 [1/1] (0.00ns)   --->   "%sbox_addr = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln270" [aes.c:270->aes.c:447]   --->   Operation 294 'getelementptr' 'sbox_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 295 [2/2] (2.66ns)   --->   "%sbox_load = load i8* %sbox_addr, align 1" [aes.c:270->aes.c:447]   --->   Operation 295 'load' 'sbox_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 296 [1/1] (0.00ns)   --->   "%zext_ln270_1 = zext i8 %state_load_33_0_1 to i64" [aes.c:270->aes.c:447]   --->   Operation 296 'zext' 'zext_ln270_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 297 [1/1] (0.00ns)   --->   "%sbox_addr_1 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln270_1" [aes.c:270->aes.c:447]   --->   Operation 297 'getelementptr' 'sbox_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 298 [2/2] (2.66ns)   --->   "%sbox_load_1 = load i8* %sbox_addr_1, align 1" [aes.c:270->aes.c:447]   --->   Operation 298 'load' 'sbox_load_1' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln270_2 = zext i8 %state_load_33_0_2 to i64" [aes.c:270->aes.c:447]   --->   Operation 299 'zext' 'zext_ln270_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 300 [1/1] (0.00ns)   --->   "%sbox_addr_2 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln270_2" [aes.c:270->aes.c:447]   --->   Operation 300 'getelementptr' 'sbox_addr_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 301 [2/2] (2.66ns)   --->   "%sbox_load_2 = load i8* %sbox_addr_2, align 1" [aes.c:270->aes.c:447]   --->   Operation 301 'load' 'sbox_load_2' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 302 [1/1] (0.00ns)   --->   "%zext_ln270_3 = zext i8 %state_load_33_0_3 to i64" [aes.c:270->aes.c:447]   --->   Operation 302 'zext' 'zext_ln270_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 303 [1/1] (0.00ns)   --->   "%sbox_addr_3 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln270_3" [aes.c:270->aes.c:447]   --->   Operation 303 'getelementptr' 'sbox_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 304 [2/2] (2.66ns)   --->   "%sbox_load_3 = load i8* %sbox_addr_3, align 1" [aes.c:270->aes.c:447]   --->   Operation 304 'load' 'sbox_load_3' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln270_4 = zext i8 %state_load_33_1_0 to i64" [aes.c:270->aes.c:447]   --->   Operation 305 'zext' 'zext_ln270_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%sbox_addr_4 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln270_4" [aes.c:270->aes.c:447]   --->   Operation 306 'getelementptr' 'sbox_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 307 [2/2] (2.66ns)   --->   "%temp = load i8* %sbox_addr_4, align 1" [aes.c:270->aes.c:447]   --->   Operation 307 'load' 'temp' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln270_5 = zext i8 %state_load_33_1_1 to i64" [aes.c:270->aes.c:447]   --->   Operation 308 'zext' 'zext_ln270_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 309 [1/1] (0.00ns)   --->   "%sbox_addr_5 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln270_5" [aes.c:270->aes.c:447]   --->   Operation 309 'getelementptr' 'sbox_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 310 [2/2] (2.66ns)   --->   "%sbox_load_5 = load i8* %sbox_addr_5, align 1" [aes.c:270->aes.c:447]   --->   Operation 310 'load' 'sbox_load_5' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln270_6 = zext i8 %state_load_33_1_2 to i64" [aes.c:270->aes.c:447]   --->   Operation 311 'zext' 'zext_ln270_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 312 [1/1] (0.00ns)   --->   "%sbox_addr_6 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln270_6" [aes.c:270->aes.c:447]   --->   Operation 312 'getelementptr' 'sbox_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 313 [2/2] (2.66ns)   --->   "%sbox_load_6 = load i8* %sbox_addr_6, align 1" [aes.c:270->aes.c:447]   --->   Operation 313 'load' 'sbox_load_6' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 314 [1/1] (0.00ns)   --->   "%zext_ln270_7 = zext i8 %state_load_33_1_3 to i64" [aes.c:270->aes.c:447]   --->   Operation 314 'zext' 'zext_ln270_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 315 [1/1] (0.00ns)   --->   "%sbox_addr_7 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln270_7" [aes.c:270->aes.c:447]   --->   Operation 315 'getelementptr' 'sbox_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 316 [2/2] (2.66ns)   --->   "%sbox_load_7 = load i8* %sbox_addr_7, align 1" [aes.c:270->aes.c:447]   --->   Operation 316 'load' 'sbox_load_7' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln270_8 = zext i8 %state_load_33_2_0 to i64" [aes.c:270->aes.c:447]   --->   Operation 317 'zext' 'zext_ln270_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 318 [1/1] (0.00ns)   --->   "%sbox_addr_8 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln270_8" [aes.c:270->aes.c:447]   --->   Operation 318 'getelementptr' 'sbox_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 319 [2/2] (2.66ns)   --->   "%temp_1 = load i8* %sbox_addr_8, align 1" [aes.c:270->aes.c:447]   --->   Operation 319 'load' 'temp_1' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 320 [1/1] (0.00ns)   --->   "%zext_ln270_9 = zext i8 %state_load_33_2_1 to i64" [aes.c:270->aes.c:447]   --->   Operation 320 'zext' 'zext_ln270_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 321 [1/1] (0.00ns)   --->   "%sbox_addr_9 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln270_9" [aes.c:270->aes.c:447]   --->   Operation 321 'getelementptr' 'sbox_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 322 [2/2] (2.66ns)   --->   "%temp_2 = load i8* %sbox_addr_9, align 1" [aes.c:270->aes.c:447]   --->   Operation 322 'load' 'temp_2' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 323 [1/1] (0.00ns)   --->   "%zext_ln270_10 = zext i8 %state_load_33_2_2 to i64" [aes.c:270->aes.c:447]   --->   Operation 323 'zext' 'zext_ln270_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 324 [1/1] (0.00ns)   --->   "%sbox_addr_10 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln270_10" [aes.c:270->aes.c:447]   --->   Operation 324 'getelementptr' 'sbox_addr_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 325 [2/2] (2.66ns)   --->   "%sbox_load_10 = load i8* %sbox_addr_10, align 1" [aes.c:270->aes.c:447]   --->   Operation 325 'load' 'sbox_load_10' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln270_11 = zext i8 %state_load_33_2_3 to i64" [aes.c:270->aes.c:447]   --->   Operation 326 'zext' 'zext_ln270_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 327 [1/1] (0.00ns)   --->   "%sbox_addr_11 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln270_11" [aes.c:270->aes.c:447]   --->   Operation 327 'getelementptr' 'sbox_addr_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 328 [2/2] (2.66ns)   --->   "%sbox_load_11 = load i8* %sbox_addr_11, align 1" [aes.c:270->aes.c:447]   --->   Operation 328 'load' 'sbox_load_11' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln270_12 = zext i8 %state_load_33_3_0 to i64" [aes.c:270->aes.c:447]   --->   Operation 329 'zext' 'zext_ln270_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 330 [1/1] (0.00ns)   --->   "%sbox_addr_12 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln270_12" [aes.c:270->aes.c:447]   --->   Operation 330 'getelementptr' 'sbox_addr_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 331 [2/2] (2.66ns)   --->   "%temp_3 = load i8* %sbox_addr_12, align 1" [aes.c:270->aes.c:447]   --->   Operation 331 'load' 'temp_3' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 332 [1/1] (0.00ns)   --->   "%zext_ln270_13 = zext i8 %state_load_33_3_1 to i64" [aes.c:270->aes.c:447]   --->   Operation 332 'zext' 'zext_ln270_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 333 [1/1] (0.00ns)   --->   "%sbox_addr_13 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln270_13" [aes.c:270->aes.c:447]   --->   Operation 333 'getelementptr' 'sbox_addr_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 334 [2/2] (2.66ns)   --->   "%sbox_load_13 = load i8* %sbox_addr_13, align 1" [aes.c:270->aes.c:447]   --->   Operation 334 'load' 'sbox_load_13' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln270_14 = zext i8 %state_load_33_3_2 to i64" [aes.c:270->aes.c:447]   --->   Operation 335 'zext' 'zext_ln270_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 336 [1/1] (0.00ns)   --->   "%sbox_addr_14 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln270_14" [aes.c:270->aes.c:447]   --->   Operation 336 'getelementptr' 'sbox_addr_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 337 [2/2] (2.66ns)   --->   "%sbox_load_14 = load i8* %sbox_addr_14, align 1" [aes.c:270->aes.c:447]   --->   Operation 337 'load' 'sbox_load_14' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 338 [1/1] (0.00ns)   --->   "%zext_ln270_15 = zext i8 %state_load_33_3_3 to i64" [aes.c:270->aes.c:447]   --->   Operation 338 'zext' 'zext_ln270_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 339 [1/1] (0.00ns)   --->   "%sbox_addr_15 = getelementptr inbounds [256 x i8]* @sbox, i64 0, i64 %zext_ln270_15" [aes.c:270->aes.c:447]   --->   Operation 339 'getelementptr' 'sbox_addr_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 340 [2/2] (2.66ns)   --->   "%sbox_load_15 = load i8* %sbox_addr_15, align 1" [aes.c:270->aes.c:447]   --->   Operation 340 'load' 'sbox_load_15' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_5 : Operation 341 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_1 = getelementptr [15 x i8]* %RoundKey_0, i64 0, i64 10" [aes.c:252->aes.c:449]   --->   Operation 341 'getelementptr' 'RoundKey_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 342 [2/2] (1.42ns)   --->   "%RoundKey_0_load_1 = load i8* %RoundKey_0_addr_1, align 1" [aes.c:252->aes.c:449]   --->   Operation 342 'load' 'RoundKey_0_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_5 : Operation 343 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_1 = getelementptr [15 x i8]* %RoundKey_1, i64 0, i64 10" [aes.c:252->aes.c:449]   --->   Operation 343 'getelementptr' 'RoundKey_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 344 [2/2] (1.42ns)   --->   "%RoundKey_1_load_1 = load i8* %RoundKey_1_addr_1, align 1" [aes.c:252->aes.c:449]   --->   Operation 344 'load' 'RoundKey_1_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_5 : Operation 345 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_1 = getelementptr [15 x i8]* %RoundKey_2, i64 0, i64 10" [aes.c:252->aes.c:449]   --->   Operation 345 'getelementptr' 'RoundKey_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 346 [2/2] (1.42ns)   --->   "%RoundKey_2_load_1 = load i8* %RoundKey_2_addr_1, align 1" [aes.c:252->aes.c:449]   --->   Operation 346 'load' 'RoundKey_2_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_5 : Operation 347 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_1 = getelementptr [15 x i8]* %RoundKey_3, i64 0, i64 10" [aes.c:252->aes.c:449]   --->   Operation 347 'getelementptr' 'RoundKey_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 348 [2/2] (1.42ns)   --->   "%RoundKey_3_load_1 = load i8* %RoundKey_3_addr_1, align 1" [aes.c:252->aes.c:449]   --->   Operation 348 'load' 'RoundKey_3_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_5 : Operation 349 [1/1] (0.00ns)   --->   "%RoundKey_4_addr_1 = getelementptr [15 x i8]* %RoundKey_4, i64 0, i64 10" [aes.c:252->aes.c:449]   --->   Operation 349 'getelementptr' 'RoundKey_4_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 350 [2/2] (1.42ns)   --->   "%RoundKey_4_load_1 = load i8* %RoundKey_4_addr_1, align 1" [aes.c:252->aes.c:449]   --->   Operation 350 'load' 'RoundKey_4_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_5 : Operation 351 [1/1] (0.00ns)   --->   "%RoundKey_5_addr_1 = getelementptr [15 x i8]* %RoundKey_5, i64 0, i64 10" [aes.c:252->aes.c:449]   --->   Operation 351 'getelementptr' 'RoundKey_5_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 352 [2/2] (1.42ns)   --->   "%RoundKey_5_load_1 = load i8* %RoundKey_5_addr_1, align 1" [aes.c:252->aes.c:449]   --->   Operation 352 'load' 'RoundKey_5_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_5 : Operation 353 [1/1] (0.00ns)   --->   "%RoundKey_6_addr_1 = getelementptr [15 x i8]* %RoundKey_6, i64 0, i64 10" [aes.c:252->aes.c:449]   --->   Operation 353 'getelementptr' 'RoundKey_6_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 354 [2/2] (1.42ns)   --->   "%RoundKey_6_load_1 = load i8* %RoundKey_6_addr_1, align 1" [aes.c:252->aes.c:449]   --->   Operation 354 'load' 'RoundKey_6_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_5 : Operation 355 [1/1] (0.00ns)   --->   "%RoundKey_7_addr_1 = getelementptr [15 x i8]* %RoundKey_7, i64 0, i64 10" [aes.c:252->aes.c:449]   --->   Operation 355 'getelementptr' 'RoundKey_7_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 356 [2/2] (1.42ns)   --->   "%RoundKey_7_load_1 = load i8* %RoundKey_7_addr_1, align 1" [aes.c:252->aes.c:449]   --->   Operation 356 'load' 'RoundKey_7_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_5 : Operation 357 [1/1] (0.00ns)   --->   "%RoundKey_8_addr_1 = getelementptr [15 x i8]* %RoundKey_8, i64 0, i64 10" [aes.c:252->aes.c:449]   --->   Operation 357 'getelementptr' 'RoundKey_8_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 358 [2/2] (1.42ns)   --->   "%RoundKey_8_load_1 = load i8* %RoundKey_8_addr_1, align 1" [aes.c:252->aes.c:449]   --->   Operation 358 'load' 'RoundKey_8_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_5 : Operation 359 [1/1] (0.00ns)   --->   "%RoundKey_9_addr_1 = getelementptr [15 x i8]* %RoundKey_9, i64 0, i64 10" [aes.c:252->aes.c:449]   --->   Operation 359 'getelementptr' 'RoundKey_9_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 360 [2/2] (1.42ns)   --->   "%RoundKey_9_load_1 = load i8* %RoundKey_9_addr_1, align 1" [aes.c:252->aes.c:449]   --->   Operation 360 'load' 'RoundKey_9_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_5 : Operation 361 [1/1] (0.00ns)   --->   "%RoundKey_10_addr_1 = getelementptr [15 x i8]* %RoundKey_10, i64 0, i64 10" [aes.c:252->aes.c:449]   --->   Operation 361 'getelementptr' 'RoundKey_10_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 362 [2/2] (1.42ns)   --->   "%RoundKey_10_load_1 = load i8* %RoundKey_10_addr_1, align 1" [aes.c:252->aes.c:449]   --->   Operation 362 'load' 'RoundKey_10_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_5 : Operation 363 [1/1] (0.00ns)   --->   "%RoundKey_11_addr_1 = getelementptr [15 x i8]* %RoundKey_11, i64 0, i64 10" [aes.c:252->aes.c:449]   --->   Operation 363 'getelementptr' 'RoundKey_11_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 364 [2/2] (1.42ns)   --->   "%RoundKey_11_load_1 = load i8* %RoundKey_11_addr_1, align 1" [aes.c:252->aes.c:449]   --->   Operation 364 'load' 'RoundKey_11_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_5 : Operation 365 [1/1] (0.00ns)   --->   "%RoundKey_12_addr_1 = getelementptr [15 x i8]* %RoundKey_12, i64 0, i64 10" [aes.c:252->aes.c:449]   --->   Operation 365 'getelementptr' 'RoundKey_12_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 366 [2/2] (1.42ns)   --->   "%RoundKey_12_load_1 = load i8* %RoundKey_12_addr_1, align 1" [aes.c:252->aes.c:449]   --->   Operation 366 'load' 'RoundKey_12_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_5 : Operation 367 [1/1] (0.00ns)   --->   "%RoundKey_13_addr_1 = getelementptr [15 x i8]* %RoundKey_13, i64 0, i64 10" [aes.c:252->aes.c:449]   --->   Operation 367 'getelementptr' 'RoundKey_13_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 368 [2/2] (1.42ns)   --->   "%RoundKey_13_load_1 = load i8* %RoundKey_13_addr_1, align 1" [aes.c:252->aes.c:449]   --->   Operation 368 'load' 'RoundKey_13_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_5 : Operation 369 [1/1] (0.00ns)   --->   "%RoundKey_14_addr_1 = getelementptr [15 x i8]* %RoundKey_14, i64 0, i64 10" [aes.c:252->aes.c:449]   --->   Operation 369 'getelementptr' 'RoundKey_14_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 370 [2/2] (1.42ns)   --->   "%RoundKey_14_load_1 = load i8* %RoundKey_14_addr_1, align 1" [aes.c:252->aes.c:449]   --->   Operation 370 'load' 'RoundKey_14_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_5 : Operation 371 [1/1] (0.00ns)   --->   "%RoundKey_15_addr_1 = getelementptr [15 x i8]* %RoundKey_15, i64 0, i64 10" [aes.c:252->aes.c:449]   --->   Operation 371 'getelementptr' 'RoundKey_15_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 372 [2/2] (1.42ns)   --->   "%RoundKey_15_load_1 = load i8* %RoundKey_15_addr_1, align 1" [aes.c:252->aes.c:449]   --->   Operation 372 'load' 'RoundKey_15_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>

State 6 <SV = 4> <Delay = 3.32>
ST_6 : Operation 373 [1/2] (2.66ns)   --->   "%sbox_load = load i8* %sbox_addr, align 1" [aes.c:270->aes.c:447]   --->   Operation 373 'load' 'sbox_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 374 [1/2] (2.66ns)   --->   "%sbox_load_1 = load i8* %sbox_addr_1, align 1" [aes.c:270->aes.c:447]   --->   Operation 374 'load' 'sbox_load_1' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 375 [1/2] (2.66ns)   --->   "%sbox_load_2 = load i8* %sbox_addr_2, align 1" [aes.c:270->aes.c:447]   --->   Operation 375 'load' 'sbox_load_2' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 376 [1/2] (2.66ns)   --->   "%sbox_load_3 = load i8* %sbox_addr_3, align 1" [aes.c:270->aes.c:447]   --->   Operation 376 'load' 'sbox_load_3' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 377 [1/2] (2.66ns)   --->   "%temp = load i8* %sbox_addr_4, align 1" [aes.c:270->aes.c:447]   --->   Operation 377 'load' 'temp' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 378 [1/2] (2.66ns)   --->   "%sbox_load_5 = load i8* %sbox_addr_5, align 1" [aes.c:270->aes.c:447]   --->   Operation 378 'load' 'sbox_load_5' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 379 [1/2] (2.66ns)   --->   "%sbox_load_6 = load i8* %sbox_addr_6, align 1" [aes.c:270->aes.c:447]   --->   Operation 379 'load' 'sbox_load_6' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 380 [1/2] (2.66ns)   --->   "%sbox_load_7 = load i8* %sbox_addr_7, align 1" [aes.c:270->aes.c:447]   --->   Operation 380 'load' 'sbox_load_7' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 381 [1/2] (2.66ns)   --->   "%temp_1 = load i8* %sbox_addr_8, align 1" [aes.c:270->aes.c:447]   --->   Operation 381 'load' 'temp_1' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 382 [1/2] (2.66ns)   --->   "%temp_2 = load i8* %sbox_addr_9, align 1" [aes.c:270->aes.c:447]   --->   Operation 382 'load' 'temp_2' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 383 [1/2] (2.66ns)   --->   "%sbox_load_10 = load i8* %sbox_addr_10, align 1" [aes.c:270->aes.c:447]   --->   Operation 383 'load' 'sbox_load_10' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 384 [1/2] (2.66ns)   --->   "%sbox_load_11 = load i8* %sbox_addr_11, align 1" [aes.c:270->aes.c:447]   --->   Operation 384 'load' 'sbox_load_11' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 385 [1/2] (2.66ns)   --->   "%temp_3 = load i8* %sbox_addr_12, align 1" [aes.c:270->aes.c:447]   --->   Operation 385 'load' 'temp_3' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 386 [1/2] (2.66ns)   --->   "%sbox_load_13 = load i8* %sbox_addr_13, align 1" [aes.c:270->aes.c:447]   --->   Operation 386 'load' 'sbox_load_13' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 387 [1/2] (2.66ns)   --->   "%sbox_load_14 = load i8* %sbox_addr_14, align 1" [aes.c:270->aes.c:447]   --->   Operation 387 'load' 'sbox_load_14' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 388 [1/2] (2.66ns)   --->   "%sbox_load_15 = load i8* %sbox_addr_15, align 1" [aes.c:270->aes.c:447]   --->   Operation 388 'load' 'sbox_load_15' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 256> <ROM>
ST_6 : Operation 389 [1/2] (1.42ns)   --->   "%RoundKey_0_load_1 = load i8* %RoundKey_0_addr_1, align 1" [aes.c:252->aes.c:449]   --->   Operation 389 'load' 'RoundKey_0_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_6 : Operation 390 [1/1] (0.66ns)   --->   "%xor_ln252_16 = xor i8 %sbox_load, %RoundKey_0_load_1" [aes.c:252->aes.c:449]   --->   Operation 390 'xor' 'xor_ln252_16' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 391 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_0_0, i8 %xor_ln252_16)" [aes.c:252->aes.c:449]   --->   Operation 391 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 392 [1/2] (1.42ns)   --->   "%RoundKey_1_load_1 = load i8* %RoundKey_1_addr_1, align 1" [aes.c:252->aes.c:449]   --->   Operation 392 'load' 'RoundKey_1_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_6 : Operation 393 [1/1] (0.66ns)   --->   "%xor_ln252_17 = xor i8 %sbox_load_5, %RoundKey_1_load_1" [aes.c:252->aes.c:449]   --->   Operation 393 'xor' 'xor_ln252_17' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 394 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_0_1, i8 %xor_ln252_17)" [aes.c:252->aes.c:449]   --->   Operation 394 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 395 [1/2] (1.42ns)   --->   "%RoundKey_2_load_1 = load i8* %RoundKey_2_addr_1, align 1" [aes.c:252->aes.c:449]   --->   Operation 395 'load' 'RoundKey_2_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_6 : Operation 396 [1/1] (0.66ns)   --->   "%xor_ln252_18 = xor i8 %sbox_load_10, %RoundKey_2_load_1" [aes.c:252->aes.c:449]   --->   Operation 396 'xor' 'xor_ln252_18' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 397 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_0_2, i8 %xor_ln252_18)" [aes.c:252->aes.c:449]   --->   Operation 397 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 398 [1/2] (1.42ns)   --->   "%RoundKey_3_load_1 = load i8* %RoundKey_3_addr_1, align 1" [aes.c:252->aes.c:449]   --->   Operation 398 'load' 'RoundKey_3_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_6 : Operation 399 [1/1] (0.66ns)   --->   "%xor_ln252_19 = xor i8 %sbox_load_15, %RoundKey_3_load_1" [aes.c:252->aes.c:449]   --->   Operation 399 'xor' 'xor_ln252_19' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 400 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_0_3, i8 %xor_ln252_19)" [aes.c:252->aes.c:449]   --->   Operation 400 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 401 [1/2] (1.42ns)   --->   "%RoundKey_4_load_1 = load i8* %RoundKey_4_addr_1, align 1" [aes.c:252->aes.c:449]   --->   Operation 401 'load' 'RoundKey_4_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_6 : Operation 402 [1/1] (0.66ns)   --->   "%xor_ln252_20 = xor i8 %sbox_load_1, %RoundKey_4_load_1" [aes.c:252->aes.c:449]   --->   Operation 402 'xor' 'xor_ln252_20' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 403 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_1_0, i8 %xor_ln252_20)" [aes.c:252->aes.c:449]   --->   Operation 403 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 404 [1/2] (1.42ns)   --->   "%RoundKey_5_load_1 = load i8* %RoundKey_5_addr_1, align 1" [aes.c:252->aes.c:449]   --->   Operation 404 'load' 'RoundKey_5_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_6 : Operation 405 [1/1] (0.66ns)   --->   "%xor_ln252_21 = xor i8 %sbox_load_6, %RoundKey_5_load_1" [aes.c:252->aes.c:449]   --->   Operation 405 'xor' 'xor_ln252_21' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 406 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_1_1, i8 %xor_ln252_21)" [aes.c:252->aes.c:449]   --->   Operation 406 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 407 [1/2] (1.42ns)   --->   "%RoundKey_6_load_1 = load i8* %RoundKey_6_addr_1, align 1" [aes.c:252->aes.c:449]   --->   Operation 407 'load' 'RoundKey_6_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_6 : Operation 408 [1/1] (0.66ns)   --->   "%xor_ln252_22 = xor i8 %sbox_load_11, %RoundKey_6_load_1" [aes.c:252->aes.c:449]   --->   Operation 408 'xor' 'xor_ln252_22' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 409 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_1_2, i8 %xor_ln252_22)" [aes.c:252->aes.c:449]   --->   Operation 409 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 410 [1/2] (1.42ns)   --->   "%RoundKey_7_load_1 = load i8* %RoundKey_7_addr_1, align 1" [aes.c:252->aes.c:449]   --->   Operation 410 'load' 'RoundKey_7_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_6 : Operation 411 [1/1] (0.66ns)   --->   "%xor_ln252_23 = xor i8 %temp_3, %RoundKey_7_load_1" [aes.c:252->aes.c:449]   --->   Operation 411 'xor' 'xor_ln252_23' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 412 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_1_3, i8 %xor_ln252_23)" [aes.c:252->aes.c:449]   --->   Operation 412 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 413 [1/2] (1.42ns)   --->   "%RoundKey_8_load_1 = load i8* %RoundKey_8_addr_1, align 1" [aes.c:252->aes.c:449]   --->   Operation 413 'load' 'RoundKey_8_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_6 : Operation 414 [1/1] (0.66ns)   --->   "%xor_ln252_24 = xor i8 %sbox_load_2, %RoundKey_8_load_1" [aes.c:252->aes.c:449]   --->   Operation 414 'xor' 'xor_ln252_24' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 415 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_2_0, i8 %xor_ln252_24)" [aes.c:252->aes.c:449]   --->   Operation 415 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 416 [1/2] (1.42ns)   --->   "%RoundKey_9_load_1 = load i8* %RoundKey_9_addr_1, align 1" [aes.c:252->aes.c:449]   --->   Operation 416 'load' 'RoundKey_9_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_6 : Operation 417 [1/1] (0.66ns)   --->   "%xor_ln252_25 = xor i8 %sbox_load_7, %RoundKey_9_load_1" [aes.c:252->aes.c:449]   --->   Operation 417 'xor' 'xor_ln252_25' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 418 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_2_1, i8 %xor_ln252_25)" [aes.c:252->aes.c:449]   --->   Operation 418 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 419 [1/2] (1.42ns)   --->   "%RoundKey_10_load_1 = load i8* %RoundKey_10_addr_1, align 1" [aes.c:252->aes.c:449]   --->   Operation 419 'load' 'RoundKey_10_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_6 : Operation 420 [1/1] (0.66ns)   --->   "%xor_ln252_26 = xor i8 %temp_1, %RoundKey_10_load_1" [aes.c:252->aes.c:449]   --->   Operation 420 'xor' 'xor_ln252_26' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 421 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_2_2, i8 %xor_ln252_26)" [aes.c:252->aes.c:449]   --->   Operation 421 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 422 [1/2] (1.42ns)   --->   "%RoundKey_11_load_1 = load i8* %RoundKey_11_addr_1, align 1" [aes.c:252->aes.c:449]   --->   Operation 422 'load' 'RoundKey_11_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_6 : Operation 423 [1/1] (0.66ns)   --->   "%xor_ln252_27 = xor i8 %sbox_load_13, %RoundKey_11_load_1" [aes.c:252->aes.c:449]   --->   Operation 423 'xor' 'xor_ln252_27' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 424 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_2_3, i8 %xor_ln252_27)" [aes.c:252->aes.c:449]   --->   Operation 424 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 425 [1/2] (1.42ns)   --->   "%RoundKey_12_load_1 = load i8* %RoundKey_12_addr_1, align 1" [aes.c:252->aes.c:449]   --->   Operation 425 'load' 'RoundKey_12_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_6 : Operation 426 [1/1] (0.66ns)   --->   "%xor_ln252_28 = xor i8 %sbox_load_3, %RoundKey_12_load_1" [aes.c:252->aes.c:449]   --->   Operation 426 'xor' 'xor_ln252_28' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 427 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_3_0, i8 %xor_ln252_28)" [aes.c:252->aes.c:449]   --->   Operation 427 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 428 [1/2] (1.42ns)   --->   "%RoundKey_13_load_1 = load i8* %RoundKey_13_addr_1, align 1" [aes.c:252->aes.c:449]   --->   Operation 428 'load' 'RoundKey_13_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_6 : Operation 429 [1/1] (0.66ns)   --->   "%xor_ln252_29 = xor i8 %temp, %RoundKey_13_load_1" [aes.c:252->aes.c:449]   --->   Operation 429 'xor' 'xor_ln252_29' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 430 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_3_1, i8 %xor_ln252_29)" [aes.c:252->aes.c:449]   --->   Operation 430 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 431 [1/2] (1.42ns)   --->   "%RoundKey_14_load_1 = load i8* %RoundKey_14_addr_1, align 1" [aes.c:252->aes.c:449]   --->   Operation 431 'load' 'RoundKey_14_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_6 : Operation 432 [1/1] (0.66ns)   --->   "%xor_ln252_30 = xor i8 %temp_2, %RoundKey_14_load_1" [aes.c:252->aes.c:449]   --->   Operation 432 'xor' 'xor_ln252_30' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 433 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_3_2, i8 %xor_ln252_30)" [aes.c:252->aes.c:449]   --->   Operation 433 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 434 [1/2] (1.42ns)   --->   "%RoundKey_15_load_1 = load i8* %RoundKey_15_addr_1, align 1" [aes.c:252->aes.c:449]   --->   Operation 434 'load' 'RoundKey_15_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 15> <RAM>
ST_6 : Operation 435 [1/1] (0.66ns)   --->   "%xor_ln252_31 = xor i8 %sbox_load_14, %RoundKey_15_load_1" [aes.c:252->aes.c:449]   --->   Operation 435 'xor' 'xor_ln252_31' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 436 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i8P(i8* %state_3_3, i8 %xor_ln252_31)" [aes.c:252->aes.c:449]   --->   Operation 436 'write' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 437 [1/1] (0.00ns)   --->   "ret void" [aes.c:450]   --->   Operation 437 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.43ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_0_addr', aes.c:252->aes.c:431) [68]  (0 ns)
	'load' operation ('RoundKey_0_load', aes.c:252->aes.c:431) on array 'RoundKey_0' [69]  (1.43 ns)

 <State 2>: 2.08ns
The critical path consists of the following:
	'load' operation ('RoundKey_0_load', aes.c:252->aes.c:431) on array 'RoundKey_0' [69]  (1.43 ns)
	'xor' operation ('xor_ln252', aes.c:252->aes.c:431) [71]  (0.66 ns)

 <State 3>: 2.66ns
The critical path consists of the following:
	'phi' operation ('state_load_33_3_3', aes.c:252->aes.c:442) with incoming values : ('xor_ln252_15', aes.c:252->aes.c:431) ('xor_ln252_47', aes.c:252->aes.c:442) [134]  (0 ns)
	'getelementptr' operation ('sbox_addr_31', aes.c:270->aes.c:439) [204]  (0 ns)
	'load' operation ('sbox_load_31', aes.c:270->aes.c:439) on array 'sbox' [205]  (2.66 ns)

 <State 4>: 7.41ns
The critical path consists of the following:
	'load' operation ('sbox_load_16', aes.c:270->aes.c:439) on array 'sbox' [160]  (2.66 ns)
	'call' operation ('call_ret', aes.c:441) to 'MixColumns' [206]  (1.42 ns)
	'xor' operation ('xor_ln252_32', aes.c:252->aes.c:442) [226]  (0.66 ns)
	'phi' operation ('state_load_33_0_0', aes.c:252->aes.c:442) with incoming values : ('xor_ln252', aes.c:252->aes.c:431) ('xor_ln252_32', aes.c:252->aes.c:442) [149]  (0 ns)
	'getelementptr' operation ('sbox_addr_16', aes.c:270->aes.c:439) [159]  (0 ns)
	'load' operation ('sbox_load_16', aes.c:270->aes.c:439) on array 'sbox' [160]  (2.66 ns)

 <State 5>: 2.66ns
The critical path consists of the following:
	'getelementptr' operation ('sbox_addr', aes.c:270->aes.c:447) [277]  (0 ns)
	'load' operation ('sbox_load', aes.c:270->aes.c:447) on array 'sbox' [278]  (2.66 ns)

 <State 6>: 3.32ns
The critical path consists of the following:
	'load' operation ('sbox_load', aes.c:270->aes.c:447) on array 'sbox' [278]  (2.66 ns)
	'xor' operation ('xor_ln252_16', aes.c:252->aes.c:449) [326]  (0.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
