# ğŸ§  RAM Module Project ğŸ–¥ï¸

Welcome to the RAM Module Project! This repository contains Verilog implementations of Single-Port and Dual-Port RAM modules and their respective testbenches.

## ğŸ“ Contents

- **Dual Port RAM**
  - [`Dual_port_ram.v`](./Dual%20port%20ram/Dual_port_ram.v)
  - [`Dual_port_ram_tb.v`](./Dual%20port%20ram/Dual_port_ram_tb.v)
- **Single Port RAM**
  - [`Single_port_ram.v`](./Single_port_ram.v)
  - [`Single_port_ram_tb.v`](./Single_port_ram_tb.v)
- [`LICENSE`](./LICENSE)
- [`README.md`](./README.md)


## ğŸš€ Features

- Parameterized designs for flexible data width and memory depth
- Synchronous read and write operations
- Reset functionality
- Dual-port design with independent read/write access

## ğŸ› ï¸ Usage

1. Clone this repository: https://github.com/PRAVIN-MALASHETTI/Digital-Memory-Implementations
2. Open the project in your preferred Verilog simulator (e.g., ModelSim, Vivado, Icarus Verilog).
3. Simulate the modules using their respective testbenches.

## ğŸ§ª Simulation

To simulate the modules:

1. Load the desired module (.v file) and its corresponding testbench (_tb.v file) into your simulator.
2. Simulate the specified duration in the testbench.
3. Analyze the waveforms and console output to verify correct functionality.

## ğŸ‘¨â€ğŸ’» Author

Pravin Malashetti

<div style="text-align: center; margin: 85px;">
    <h3>ğŸ‘¨â€ğŸ’» Author</h3>
    <a href="https://www.linkedin.com/in/pravin-m-403564308/" style="text-decoration: none;">
        <img src="https://img.shields.io/badge/-LinkedIn-blue?style=flat-square&logo=Linkedin&logoColor=white" alt="LinkedIn" style="width: 80px; height: 25px;"/>
    </a>
    <a href="https://github.com/PRAVIN-MALASHETTI/Digital-Memory-Implementations" style="text-decoration: none;">
        <img src="https://img.shields.io/badge/-GitHub-black?style=flat-square&logo=github&logoColor=white" alt="GitHub" style="width: 80px; height: 25px;"/>
    </a>
</div>


## ğŸ“œ License

This project is licensed under the MIT License - see the [LICENSE.md](LICENSE.md) file for details.

## ğŸš€ Boost This Project!

Did this RAM implementation light up your digital circuits? Show your support:

â­ Star this repo to illuminate the path for other developers!
ğŸ› Found a bug? Open an issue and be a debugging hero!
ğŸ”§ Have an improvement? Fork, enhance, and send a pull request!
ğŸ“ Using this in your project? Share your success story!

Every star, issue, and contribution helps this project grow. 
Let's build the future of digital memory together! ğŸ’¾âœ¨
