// Seed: 3895373959
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  assign module_1.id_10 = 0;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_13;
  wire [-1 : -1] id_14;
endmodule
module module_1 (
    input wire id_0,
    output tri0 id_1
    , id_15, id_16,
    output uwire id_2,
    input tri1 id_3,
    output tri1 id_4,
    input supply0 id_5,
    input wire id_6,
    input uwire id_7,
    input tri id_8,
    input supply1 id_9,
    output supply1 id_10,
    input wand id_11,
    input uwire id_12,
    input uwire id_13
);
  assign id_4  = -1 * -1;
  assign id_10 = id_8;
  wire \id_17 = id_3;
  module_0 modCall_1 (
      \id_17 ,
      id_16,
      id_16,
      id_16,
      id_15,
      id_16,
      \id_17 ,
      \id_17 ,
      id_16,
      id_15,
      id_16,
      id_15
  );
endmodule
