$date
	Sat May 06 22:20:17 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$scope module a1 $end
$var wire 1 ! i0 $end
$var wire 1 " i1 $end
$var wire 1 # o0 $end
$var wire 1 $ o1 $end
$var wire 1 % o2 $end
$var wire 1 & o3 $end
$var wire 1 ' w0 $end
$var wire 1 ( w1 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1(
1'
0&
0%
0$
1#
0"
0!
$end
#1
0#
0'
1$
1!
#2
1%
1'
0$
0(
0!
1"
#3
0%
0'
1&
1!
#4
