OpenROAD 41a51eaf4ca2171c92ff38afb91eb37bbd3f36da 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/alu/runs/RUN_2025.07.27_12.38.31/tmp/routing/22-fill.odb'…
define_corners Typical
read_liberty -corner Typical /home/nidesh/.ciel/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/openlane/designs/alu/runs/RUN_2025.07.27_12.38.31/tmp/17-alu.sdc'…
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   alu
Die area:                 ( 0 0 ) ( 51370 62090 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     230
Number of terminals:      18
Number of snets:          2
Number of nets:           85

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 69.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 2390.
[INFO DRT-0033] mcon shape region query size = 912.
[INFO DRT-0033] met1 shape region query size = 550.
[INFO DRT-0033] via shape region query size = 300.
[INFO DRT-0033] met2 shape region query size = 188.
[INFO DRT-0033] via2 shape region query size = 240.
[INFO DRT-0033] met3 shape region query size = 188.
[INFO DRT-0033] via3 shape region query size = 240.
[INFO DRT-0033] met4 shape region query size = 108.
[INFO DRT-0033] via4 shape region query size = 32.
[INFO DRT-0033] met5 shape region query size = 48.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0078]   Complete 173 pins.
[INFO DRT-0081]   Complete 51 unique inst patterns.
[INFO DRT-0084]   Complete 52 groups.
#scanned instances     = 230
#unique  instances     = 69
#stdCellGenAp          = 1392
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 1112
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 244
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:03, memory = 111.33 (MB), peak = 111.33 (MB)

Number of guides:     466

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 7 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 8 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 177.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 117.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 60.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 8.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 0.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 237 vertical wires in 1 frboxes and 125 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 26 vertical wires in 1 frboxes and 38 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 112.33 (MB), peak = 112.33 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 112.33 (MB), peak = 112.33 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 126.99 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 128.24 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer        met1   met2
Metal Spacing        3      2
Short                4      0
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 128.35 (MB), peak = 477.11 (MB)
Total wire length = 1274 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 654 um.
Total wire length on LAYER met2 = 593 um.
Total wire length on LAYER met3 = 27 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 440.
Up-via summary (total 440):.

----------------------
 FR_MASTERSLICE      0
            li1    244
           met1    188
           met2      8
           met3      0
           met4      0
----------------------
                   440


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 129.22 (MB).
    Completing 20% with 18 violations.
    elapsed time = 00:00:00, memory = 134.97 (MB).
    Completing 30% with 20 violations.
    elapsed time = 00:00:00, memory = 134.97 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:00, memory = 134.97 (MB).
[INFO DRT-0199]   Number of violations = 19.
Viol/Layer        met1
Metal Spacing        5
Short               14
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 137.19 (MB), peak = 482.97 (MB)
Total wire length = 1271 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 655 um.
Total wire length on LAYER met2 = 592 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 440.
Up-via summary (total 440):.

----------------------
 FR_MASTERSLICE      0
            li1    244
           met1    188
           met2      8
           met3      0
           met4      0
----------------------
                   440


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 19 violations.
    elapsed time = 00:00:00, memory = 137.19 (MB).
    Completing 20% with 19 violations.
    elapsed time = 00:00:00, memory = 137.19 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:00, memory = 137.19 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:00, memory = 151.44 (MB).
[INFO DRT-0199]   Number of violations = 7.
Viol/Layer        met1   met2
Metal Spacing        3      1
Short                3      0
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 126.66 (MB), peak = 482.97 (MB)
Total wire length = 1274 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 657 um.
Total wire length on LAYER met2 = 593 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 447.
Up-via summary (total 447):.

----------------------
 FR_MASTERSLICE      0
            li1    244
           met1    195
           met2      8
           met3      0
           met4      0
----------------------
                   447


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 7 violations.
    elapsed time = 00:00:00, memory = 128.50 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 128.50 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 130.41 (MB), peak = 482.97 (MB)
Total wire length = 1273 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 656 um.
Total wire length on LAYER met2 = 594 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 450.
Up-via summary (total 450):.

----------------------
 FR_MASTERSLICE      0
            li1    244
           met1    198
           met2      8
           met3      0
           met4      0
----------------------
                   450


[INFO DRT-0198] Complete detail routing.
Total wire length = 1273 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 656 um.
Total wire length on LAYER met2 = 594 um.
Total wire length on LAYER met3 = 22 um.
Total wire length on LAYER met4 = 0 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 450.
Up-via summary (total 450):.

----------------------
 FR_MASTERSLICE      0
            li1    244
           met1    198
           met2      8
           met3      0
           met4      0
----------------------
                   450


[INFO DRT-0267] cpu time = 00:00:04, elapsed time = 00:00:04, memory = 130.41 (MB), peak = 482.97 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/openlane/designs/alu/runs/RUN_2025.07.27_12.38.31/results/routing/alu.odb'…
Writing netlist to '/openlane/designs/alu/runs/RUN_2025.07.27_12.38.31/results/routing/alu.nl.v'…
Writing powered netlist to '/openlane/designs/alu/runs/RUN_2025.07.27_12.38.31/results/routing/alu.pnl.v'…
Writing layout to '/openlane/designs/alu/runs/RUN_2025.07.27_12.38.31/results/routing/alu.def'…
