Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 2414fe12185c45149c4fd8f9b5b9d96e --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot myModule_tb_behav xil_defaultlib.myModule_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.myModule
Compiling module xil_defaultlib.myModule2
Compiling module xil_defaultlib.myModule_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot myModule_tb_behav
