#!/bin/bash

. env.tcl

NAME=$1

cosim=$2
cosim=${cosim:-"false"}
if [ "$cosim" != "true" ] && [ "$cosim" != "false" ]; then
    echo "Unrecognized LSQ setup. Expected true or false" && exit 1
fi

preprocess $1

$OPT -load $DASS/dass/build/VitisHLS/libVitisHLS.so \
-add-vhls-attr ${NAME}.ll -S -o ${NAME}_vhls.ll -top=${NAME}

if [ "$cosim" != "false" ]; then
    cat > static.tcl <<-END
open_project -reset ${NAME}
set_top ${NAME}
add_files {${NAME}.cpp}
add_files -tb {${NAME}.cpp}
open_solution -reset "solution1"
set_part {xc7z020clg484-1}
create_clock -period 10 -name default
config_bind -effort high
config_compile -pipeline_loops 1
set ::LLVM_CUSTOM_CMD {${OPT} -no-warn ./${NAME}_vhls.ll -o \$LLVM_CUSTOM_OUTPUT}
csim_design
csynth_design
cosim_design
export_design -flow syn -rtl vhdl -format ip_catalog
END
else
    cat > static.tcl <<-END
open_project -reset ${NAME}
set_top ${NAME}
add_files {${NAME}.cpp}
add_files -tb {${NAME}.cpp}
open_solution -reset "solution1"
set_part {xc7z020clg484-1}
create_clock -period 10 -name default
config_bind -effort high
config_compile -pipeline_loops 1
set ::LLVM_CUSTOM_CMD {${OPT} -no-warn ./${NAME}_vhls.ll -o \$LLVM_CUSTOM_OUTPUT}
csynth_design
export_design -flow syn -rtl vhdl -format ip_catalog
END
fi

vitis_hls static.tcl