[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/OneImport/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 223
LIB: work
FILE: ${SURELOG_DIR}/tests/OneImport/dut.sv
n<> u<222> t<Top_level_rule> c<1> l<1:1> el<23:1>
  n<> u<1> t<Null_rule> p<222> s<221> l<1:1>
  n<> u<221> t<Source_text> p<222> c<52> l<1:1> el<20:10>
    n<> u<52> t<Description> p<221> c<51> s<220> l<1:1> el<9:11>
      n<> u<51> t<Package_declaration> p<52> c<2> l<1:1> el<9:11>
        n<> u<2> t<PACKAGE> p<51> s<3> l<1:1> el<1:8>
        n<my_pkg> u<3> t<STRING_CONST> p<51> s<33> l<1:9> el<1:15>
        n<> u<33> t<Package_item> p<51> c<32> s<49> l<2:3> el<5:14>
          n<> u<32> t<Package_or_generate_item_declaration> p<33> c<31> l<2:3> el<5:14>
            n<> u<31> t<Data_declaration> p<32> c<30> l<2:3> el<5:14>
              n<> u<30> t<Type_declaration> p<31> c<28> l<2:3> el<5:14>
                n<> u<28> t<Data_type> p<30> c<15> s<29> l<2:11> el<5:4>
                  n<> u<15> t<Enum_base_type> p<28> c<4> s<21> l<2:16> el<2:27>
                    n<> u<4> t<IntVec_TypeLogic> p<15> s<14> l<2:16> el<2:21>
                    n<> u<14> t<Packed_dimension> p<15> c<13> l<2:22> el<2:27>
                      n<> u<13> t<Constant_range> p<14> c<8> l<2:23> el<2:26>
                        n<> u<8> t<Constant_expression> p<13> c<7> s<12> l<2:23> el<2:24>
                          n<> u<7> t<Constant_primary> p<8> c<6> l<2:23> el<2:24>
                            n<> u<6> t<Primary_literal> p<7> c<5> l<2:23> el<2:24>
                              n<5> u<5> t<INT_CONST> p<6> l<2:23> el<2:24>
                        n<> u<12> t<Constant_expression> p<13> c<11> l<2:25> el<2:26>
                          n<> u<11> t<Constant_primary> p<12> c<10> l<2:25> el<2:26>
                            n<> u<10> t<Primary_literal> p<11> c<9> l<2:25> el<2:26>
                              n<0> u<9> t<INT_CONST> p<10> l<2:25> el<2:26>
                  n<> u<21> t<Enum_name_declaration> p<28> c<16> s<27> l<3:5> el<3:28>
                    n<OPCODE_LOAD> u<16> t<STRING_CONST> p<21> s<20> l<3:5> el<3:16>
                    n<> u<20> t<Constant_expression> p<21> c<19> l<3:23> el<3:28>
                      n<> u<19> t<Constant_primary> p<20> c<18> l<3:23> el<3:28>
                        n<> u<18> t<Primary_literal> p<19> c<17> l<3:23> el<3:28>
                          n<6'h03> u<17> t<INT_CONST> p<18> l<3:23> el<3:28>
                  n<> u<27> t<Enum_name_declaration> p<28> c<22> l<4:5> el<4:28>
                    n<OPCODE_STORE> u<22> t<STRING_CONST> p<27> s<26> l<4:5> el<4:17>
                    n<> u<26> t<Constant_expression> p<27> c<25> l<4:23> el<4:28>
                      n<> u<25> t<Constant_primary> p<26> c<24> l<4:23> el<4:28>
                        n<> u<24> t<Primary_literal> p<25> c<23> l<4:23> el<4:28>
                          n<6'h13> u<23> t<INT_CONST> p<24> l<4:23> el<4:28>
                n<opcode_e> u<29> t<STRING_CONST> p<30> l<5:5> el<5:13>
        n<> u<49> t<Package_item> p<51> c<48> s<50> l<7:1> el<7:38>
          n<> u<48> t<Package_or_generate_item_declaration> p<49> c<47> l<7:1> el<7:38>
            n<> u<47> t<Parameter_declaration> p<48> c<37> l<7:1> el<7:37>
              n<> u<37> t<Data_type_or_implicit> p<47> c<36> s<46> l<7:11> el<7:23>
                n<> u<36> t<Data_type> p<37> c<34> l<7:11> el<7:23>
                  n<> u<34> t<IntegerAtomType_Int> p<36> s<35> l<7:11> el<7:14>
                  n<> u<35> t<Signing_Unsigned> p<36> l<7:15> el<7:23>
              n<> u<46> t<Param_assignment_list> p<47> c<45> l<7:24> el<7:37>
                n<> u<45> t<Param_assignment> p<46> c<38> l<7:24> el<7:37>
                  n<PMP_CFG_W> u<38> t<STRING_CONST> p<45> s<44> l<7:24> el<7:33>
                  n<> u<44> t<Constant_param_expression> p<45> c<43> l<7:36> el<7:37>
                    n<> u<43> t<Constant_mintypmax_expression> p<44> c<42> l<7:36> el<7:37>
                      n<> u<42> t<Constant_expression> p<43> c<41> l<7:36> el<7:37>
                        n<> u<41> t<Constant_primary> p<42> c<40> l<7:36> el<7:37>
                          n<> u<40> t<Primary_literal> p<41> c<39> l<7:36> el<7:37>
                            n<2> u<39> t<INT_CONST> p<40> l<7:36> el<7:37>
        n<> u<50> t<ENDPACKAGE> p<51> l<9:1> el<9:11>
    n<> u<220> t<Description> p<221> c<219> l<11:1> el<20:10>
      n<> u<219> t<Module_declaration> p<220> c<69> l<11:1> el<20:10>
        n<> u<69> t<Module_nonansi_header> p<219> c<53> s<79> l<11:1> el<11:19>
          n<module> u<53> t<Module_keyword> p<69> s<54> l<11:1> el<11:7>
          n<dut> u<54> t<STRING_CONST> p<69> s<55> l<11:8> el<11:11>
          n<> u<55> t<Package_import_declaration_list> p<69> s<68> l<11:12> el<11:12>
          n<> u<68> t<Port_list> p<69> c<61> l<11:12> el<11:18>
            n<> u<61> t<Port> p<68> c<60> s<67> l<11:13> el<11:14>
              n<> u<60> t<Port_expression> p<61> c<59> l<11:13> el<11:14>
                n<> u<59> t<Port_reference> p<60> c<56> l<11:13> el<11:14>
                  n<a> u<56> t<STRING_CONST> p<59> s<58> l<11:13> el<11:14>
                  n<> u<58> t<Constant_select> p<59> c<57> l<11:14> el<11:14>
                    n<> u<57> t<Constant_bit_select> p<58> l<11:14> el<11:14>
            n<> u<67> t<Port> p<68> c<66> l<11:16> el<11:17>
              n<> u<66> t<Port_expression> p<67> c<65> l<11:16> el<11:17>
                n<> u<65> t<Port_reference> p<66> c<62> l<11:16> el<11:17>
                  n<b> u<62> t<STRING_CONST> p<65> s<64> l<11:16> el<11:17>
                  n<> u<64> t<Constant_select> p<65> c<63> l<11:17> el<11:17>
                    n<> u<63> t<Constant_bit_select> p<64> l<11:17> el<11:17>
        n<> u<79> t<Module_item> p<219> c<78> s<93> l<12:3> el<12:20>
          n<> u<78> t<Non_port_module_item> p<79> c<77> l<12:3> el<12:20>
            n<> u<77> t<Module_or_generate_item> p<78> c<76> l<12:3> el<12:20>
              n<> u<76> t<Module_common_item> p<77> c<75> l<12:3> el<12:20>
                n<> u<75> t<Module_or_generate_item_declaration> p<76> c<74> l<12:3> el<12:20>
                  n<> u<74> t<Package_or_generate_item_declaration> p<75> c<73> l<12:3> el<12:20>
                    n<> u<73> t<Data_declaration> p<74> c<72> l<12:3> el<12:20>
                      n<> u<72> t<Package_import_declaration> p<73> c<71> l<12:3> el<12:20>
                        n<> u<71> t<Package_import_item> p<72> c<70> l<12:10> el<12:19>
                          n<my_pkg> u<70> t<STRING_CONST> p<71> l<12:10> el<12:16>
        n<> u<93> t<Module_item> p<219> c<92> s<110> l<13:3> el<13:48>
          n<> u<92> t<Non_port_module_item> p<93> c<91> l<13:3> el<13:48>
            n<> u<91> t<Module_or_generate_item> p<92> c<90> l<13:3> el<13:48>
              n<> u<90> t<Module_common_item> p<91> c<89> l<13:3> el<13:48>
                n<> u<89> t<Module_or_generate_item_declaration> p<90> c<88> l<13:3> el<13:48>
                  n<> u<88> t<Package_or_generate_item_declaration> p<89> c<87> l<13:3> el<13:48>
                    n<> u<87> t<Data_declaration> p<88> c<86> l<13:3> el<13:48>
                      n<> u<86> t<Package_import_declaration> p<87> c<82> l<13:3> el<13:48>
                        n<> u<82> t<Package_import_item> p<86> c<80> s<85> l<13:10> el<13:26>
                          n<my_pkg> u<80> t<STRING_CONST> p<82> s<81> l<13:10> el<13:16>
                          n<opcode_e> u<81> t<STRING_CONST> p<82> l<13:18> el<13:26>
                        n<> u<85> t<Package_import_item> p<86> c<83> l<13:28> el<13:47>
                          n<my_pkg> u<83> t<STRING_CONST> p<85> s<84> l<13:28> el<13:34>
                          n<OPCODE_LOAD> u<84> t<STRING_CONST> p<85> l<13:36> el<13:47>
        n<> u<110> t<Module_item> p<219> c<109> s<127> l<14:3> el<14:17>
          n<> u<109> t<Port_declaration> p<110> c<108> l<14:3> el<14:16>
            n<> u<108> t<Input_declaration> p<109> c<105> l<14:3> el<14:16>
              n<> u<105> t<Net_port_type> p<108> c<104> s<107> l<14:9> el<14:14>
                n<> u<104> t<Data_type_or_implicit> p<105> c<103> l<14:9> el<14:14>
                  n<> u<103> t<Packed_dimension> p<104> c<102> l<14:9> el<14:14>
                    n<> u<102> t<Constant_range> p<103> c<97> l<14:10> el<14:13>
                      n<> u<97> t<Constant_expression> p<102> c<96> s<101> l<14:10> el<14:11>
                        n<> u<96> t<Constant_primary> p<97> c<95> l<14:10> el<14:11>
                          n<> u<95> t<Primary_literal> p<96> c<94> l<14:10> el<14:11>
                            n<5> u<94> t<INT_CONST> p<95> l<14:10> el<14:11>
                      n<> u<101> t<Constant_expression> p<102> c<100> l<14:12> el<14:13>
                        n<> u<100> t<Constant_primary> p<101> c<99> l<14:12> el<14:13>
                          n<> u<99> t<Primary_literal> p<100> c<98> l<14:12> el<14:13>
                            n<0> u<98> t<INT_CONST> p<99> l<14:12> el<14:13>
              n<> u<107> t<Port_identifier_list> p<108> c<106> l<14:15> el<14:16>
                n<a> u<106> t<STRING_CONST> p<107> l<14:15> el<14:16>
        n<> u<127> t<Module_item> p<219> c<126> s<149> l<15:3> el<15:18>
          n<> u<126> t<Port_declaration> p<127> c<125> l<15:3> el<15:17>
            n<> u<125> t<Output_declaration> p<126> c<122> l<15:3> el<15:17>
              n<> u<122> t<Net_port_type> p<125> c<121> s<124> l<15:10> el<15:15>
                n<> u<121> t<Data_type_or_implicit> p<122> c<120> l<15:10> el<15:15>
                  n<> u<120> t<Packed_dimension> p<121> c<119> l<15:10> el<15:15>
                    n<> u<119> t<Constant_range> p<120> c<114> l<15:11> el<15:14>
                      n<> u<114> t<Constant_expression> p<119> c<113> s<118> l<15:11> el<15:12>
                        n<> u<113> t<Constant_primary> p<114> c<112> l<15:11> el<15:12>
                          n<> u<112> t<Primary_literal> p<113> c<111> l<15:11> el<15:12>
                            n<2> u<111> t<INT_CONST> p<112> l<15:11> el<15:12>
                      n<> u<118> t<Constant_expression> p<119> c<117> l<15:13> el<15:14>
                        n<> u<117> t<Constant_primary> p<118> c<116> l<15:13> el<15:14>
                          n<> u<116> t<Primary_literal> p<117> c<115> l<15:13> el<15:14>
                            n<0> u<115> t<INT_CONST> p<116> l<15:13> el<15:14>
              n<> u<124> t<Port_identifier_list> p<125> c<123> l<15:16> el<15:17>
                n<b> u<123> t<STRING_CONST> p<124> l<15:16> el<15:17>
        n<> u<149> t<Module_item> p<219> c<148> s<172> l<16:3> el<16:16>
          n<> u<148> t<Non_port_module_item> p<149> c<147> l<16:3> el<16:16>
            n<> u<147> t<Module_or_generate_item> p<148> c<146> l<16:3> el<16:16>
              n<> u<146> t<Module_common_item> p<147> c<145> l<16:3> el<16:16>
                n<> u<145> t<Module_or_generate_item_declaration> p<146> c<144> l<16:3> el<16:16>
                  n<> u<144> t<Package_or_generate_item_declaration> p<145> c<143> l<16:3> el<16:16>
                    n<> u<143> t<Net_declaration> p<144> c<128> l<16:3> el<16:16>
                      n<> u<128> t<NetType_Wire> p<143> s<139> l<16:3> el<16:7>
                      n<> u<139> t<Data_type_or_implicit> p<143> c<138> s<142> l<16:8> el<16:13>
                        n<> u<138> t<Packed_dimension> p<139> c<137> l<16:8> el<16:13>
                          n<> u<137> t<Constant_range> p<138> c<132> l<16:9> el<16:12>
                            n<> u<132> t<Constant_expression> p<137> c<131> s<136> l<16:9> el<16:10>
                              n<> u<131> t<Constant_primary> p<132> c<130> l<16:9> el<16:10>
                                n<> u<130> t<Primary_literal> p<131> c<129> l<16:9> el<16:10>
                                  n<5> u<129> t<INT_CONST> p<130> l<16:9> el<16:10>
                            n<> u<136> t<Constant_expression> p<137> c<135> l<16:11> el<16:12>
                              n<> u<135> t<Constant_primary> p<136> c<134> l<16:11> el<16:12>
                                n<> u<134> t<Primary_literal> p<135> c<133> l<16:11> el<16:12>
                                  n<0> u<133> t<INT_CONST> p<134> l<16:11> el<16:12>
                      n<> u<142> t<Net_decl_assignment_list> p<143> c<141> l<16:14> el<16:15>
                        n<> u<141> t<Net_decl_assignment> p<142> c<140> l<16:14> el<16:15>
                          n<a> u<140> t<STRING_CONST> p<141> l<16:14> el<16:15>
        n<> u<172> t<Module_item> p<219> c<171> s<217> l<17:3> el<17:15>
          n<> u<171> t<Non_port_module_item> p<172> c<170> l<17:3> el<17:15>
            n<> u<170> t<Module_or_generate_item> p<171> c<169> l<17:3> el<17:15>
              n<> u<169> t<Module_common_item> p<170> c<168> l<17:3> el<17:15>
                n<> u<168> t<Module_or_generate_item_declaration> p<169> c<167> l<17:3> el<17:15>
                  n<> u<167> t<Package_or_generate_item_declaration> p<168> c<166> l<17:3> el<17:15>
                    n<> u<166> t<Data_declaration> p<167> c<165> l<17:3> el<17:15>
                      n<> u<165> t<Variable_declaration> p<166> c<161> l<17:3> el<17:15>
                        n<> u<161> t<Data_type> p<165> c<150> s<164> l<17:3> el<17:12>
                          n<> u<150> t<IntVec_TypeReg> p<161> s<160> l<17:3> el<17:6>
                          n<> u<160> t<Packed_dimension> p<161> c<159> l<17:7> el<17:12>
                            n<> u<159> t<Constant_range> p<160> c<154> l<17:8> el<17:11>
                              n<> u<154> t<Constant_expression> p<159> c<153> s<158> l<17:8> el<17:9>
                                n<> u<153> t<Constant_primary> p<154> c<152> l<17:8> el<17:9>
                                  n<> u<152> t<Primary_literal> p<153> c<151> l<17:8> el<17:9>
                                    n<2> u<151> t<INT_CONST> p<152> l<17:8> el<17:9>
                              n<> u<158> t<Constant_expression> p<159> c<157> l<17:10> el<17:11>
                                n<> u<157> t<Constant_primary> p<158> c<156> l<17:10> el<17:11>
                                  n<> u<156> t<Primary_literal> p<157> c<155> l<17:10> el<17:11>
                                    n<0> u<155> t<INT_CONST> p<156> l<17:10> el<17:11>
                        n<> u<164> t<Variable_decl_assignment_list> p<165> c<163> l<17:13> el<17:14>
                          n<> u<163> t<Variable_decl_assignment> p<164> c<162> l<17:13> el<17:14>
                            n<b> u<162> t<STRING_CONST> p<163> l<17:13> el<17:14>
        n<> u<217> t<Module_item> p<219> c<216> s<218> l<18:3> el<19:36>
          n<> u<216> t<Non_port_module_item> p<217> c<215> l<18:3> el<19:36>
            n<> u<215> t<Module_or_generate_item> p<216> c<214> l<18:3> el<19:36>
              n<> u<214> t<Module_common_item> p<215> c<213> l<18:3> el<19:36>
                n<> u<213> t<Continuous_assign> p<214> c<212> l<18:3> el<19:36>
                  n<> u<212> t<Net_assignment_list> p<213> c<211> l<18:10> el<19:35>
                    n<> u<211> t<Net_assignment> p<212> c<177> l<18:10> el<19:35>
                      n<> u<177> t<Net_lvalue> p<211> c<174> s<210> l<18:10> el<18:11>
                        n<> u<174> t<Ps_or_hierarchical_identifier> p<177> c<173> s<176> l<18:10> el<18:11>
                          n<b> u<173> t<STRING_CONST> p<174> l<18:10> el<18:11>
                        n<> u<176> t<Constant_select> p<177> c<175> l<18:12> el<18:12>
                          n<> u<175> t<Constant_bit_select> p<176> l<18:12> el<18:12>
                      n<> u<210> t<Expression> p<211> c<192> l<18:14> el<19:35>
                        n<> u<192> t<Expression> p<210> c<191> s<209> l<18:14> el<18:35>
                          n<> u<191> t<Primary> p<192> c<190> l<18:14> el<18:35>
                            n<> u<190> t<Cast> p<191> c<180> l<18:14> el<18:35>
                              n<> u<180> t<Casting_type> p<190> c<179> s<189> l<18:14> el<18:15>
                                n<> u<179> t<Primary_literal> p<180> c<178> l<18:14> el<18:15>
                                  n<3> u<178> t<INT_CONST> p<179> l<18:14> el<18:15>
                              n<> u<189> t<Expression> p<190> c<188> l<18:17> el<18:34>
                                n<> u<188> t<Primary> p<189> c<187> l<18:17> el<18:34>
                                  n<> u<187> t<Complex_func_call> p<188> c<183> l<18:17> el<18:34>
                                    n<> u<183> t<Class_scope> p<187> c<182> s<184> l<18:17> el<18:25>
                                      n<> u<182> t<Class_type> p<183> c<181> l<18:17> el<18:23>
                                        n<my_pkg> u<181> t<STRING_CONST> p<182> l<18:17> el<18:23>
                                    n<PMP_CFG_W> u<184> t<STRING_CONST> p<187> s<186> l<18:25> el<18:34>
                                    n<> u<186> t<Select> p<187> c<185> l<18:34> el<18:34>
                                      n<> u<185> t<Bit_select> p<186> l<18:34> el<18:34>
                        n<> u<209> t<BinOp_BitwOr> p<210> s<208> l<19:13> el<19:14>
                        n<> u<208> t<Expression> p<210> c<207> l<19:15> el<19:35>
                          n<> u<207> t<Primary> p<208> c<206> l<19:15> el<19:35>
                            n<> u<206> t<Cast> p<207> c<195> l<19:15> el<19:35>
                              n<> u<195> t<Casting_type> p<206> c<194> s<205> l<19:15> el<19:16>
                                n<> u<194> t<Primary_literal> p<195> c<193> l<19:15> el<19:16>
                                  n<3> u<193> t<INT_CONST> p<194> l<19:15> el<19:16>
                              n<> u<205> t<Expression> p<206> c<199> l<19:18> el<19:34>
                                n<> u<199> t<Expression> p<205> c<198> s<204> l<19:18> el<19:19>
                                  n<> u<198> t<Primary> p<199> c<197> l<19:18> el<19:19>
                                    n<> u<197> t<Primary_literal> p<198> c<196> l<19:18> el<19:19>
                                      n<a> u<196> t<STRING_CONST> p<197> l<19:18> el<19:19>
                                n<> u<204> t<BinOp_Equiv> p<205> s<203> l<19:20> el<19:22>
                                n<> u<203> t<Expression> p<205> c<202> l<19:23> el<19:34>
                                  n<> u<202> t<Primary> p<203> c<201> l<19:23> el<19:34>
                                    n<> u<201> t<Primary_literal> p<202> c<200> l<19:23> el<19:34>
                                      n<OPCODE_LOAD> u<200> t<STRING_CONST> p<201> l<19:23> el<19:34>
        n<> u<218> t<ENDMODULE> p<219> l<20:1> el<20:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/OneImport/dut.sv:1:1: No timescale set for "my_pkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/OneImport/dut.sv:11:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/OneImport/dut.sv:11:1: Compile module "work@dut".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                              26
ContAssign                                             1
Design                                                 1
EnumConst                                              2
EnumTypespec                                           1
ImportTypespec                                         4
IntTypespec                                            1
LogicNet                                               4
LogicTypespec                                          7
Module                                                 2
Operation                                              4
Package                                                1
ParamAssign                                            1
Parameter                                              1
Port                                                   2
Range                                                  7
RefObj                                                 3
RefTypespec                                           10
SourceFile                                             1
TypedefTypespec                                        1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/OneImport/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/OneImport/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllPackages:
\_Package: my_pkg (my_pkg), file:${SURELOG_DIR}/tests/OneImport/dut.sv, line:1:1, endln:9:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:my_pkg
  |vpiParameter:
  \_Parameter: (my_pkg::PMP_CFG_W), line:7:24, endln:7:37
    |vpiParent:
    \_Package: my_pkg (my_pkg), file:${SURELOG_DIR}/tests/OneImport/dut.sv, line:1:1, endln:9:11
    |UINT:2
    |vpiTypespec:
    \_RefTypespec: (my_pkg::PMP_CFG_W), line:7:11, endln:7:23
      |vpiParent:
      \_Parameter: (my_pkg::PMP_CFG_W), line:7:24, endln:7:37
      |vpiFullName:my_pkg::PMP_CFG_W
      |vpiActual:
      \_IntTypespec: 
    |vpiName:PMP_CFG_W
    |vpiFullName:my_pkg::PMP_CFG_W
  |vpiParamAssign:
  \_ParamAssign: , line:7:24, endln:7:37
    |vpiParent:
    \_Package: my_pkg (my_pkg), file:${SURELOG_DIR}/tests/OneImport/dut.sv, line:1:1, endln:9:11
    |vpiRhs:
    \_Constant: , line:7:36, endln:7:37
      |vpiParent:
      \_ParamAssign: , line:7:24, endln:7:37
      |vpiDecompile:2
      |vpiSize:64
      |UINT:2
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (my_pkg::PMP_CFG_W), line:7:24, endln:7:37
  |vpiTypedef:
  \_EnumTypespec: , line:2:11, endln:5:13
    |vpiParent:
    \_Package: my_pkg (my_pkg), file:${SURELOG_DIR}/tests/OneImport/dut.sv, line:1:1, endln:9:11
    |vpiBaseTypespec:
    \_RefTypespec: (my_pkg), line:2:16, endln:2:27
      |vpiParent:
      \_EnumTypespec: , line:2:11, endln:5:13
      |vpiFullName:my_pkg
      |vpiActual:
      \_LogicTypespec: 
    |vpiEnumConst:
    \_EnumConst: (OPCODE_LOAD), line:3:5, endln:3:28
      |vpiParent:
      \_EnumTypespec: , line:2:11, endln:5:13
      |vpiName:OPCODE_LOAD
      |HEX:03
      |vpiDecompile:6'h03
      |vpiSize:6
    |vpiEnumConst:
    \_EnumConst: (OPCODE_STORE), line:4:5, endln:4:28
      |vpiParent:
      \_EnumTypespec: , line:2:11, endln:5:13
      |vpiName:OPCODE_STORE
      |HEX:13
      |vpiDecompile:6'h13
      |vpiSize:6
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Package: my_pkg (my_pkg), file:${SURELOG_DIR}/tests/OneImport/dut.sv, line:1:1, endln:9:11
    |vpiRange:
    \_Range: , line:2:22, endln:2:27
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:2:23, endln:2:24
        |vpiParent:
        \_Range: , line:2:22, endln:2:27
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:25, endln:2:26
        |vpiParent:
        \_Range: , line:2:22, endln:2:27
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_TypedefTypespec: (my_pkg::opcode_e), line:5:5, endln:5:13
    |vpiParent:
    \_Package: my_pkg (my_pkg), file:${SURELOG_DIR}/tests/OneImport/dut.sv, line:1:1, endln:9:11
    |vpiName:my_pkg::opcode_e
    |vpiTypedefAlias:
    \_RefTypespec: (my_pkg::opcode_e), line:2:11, endln:5:4
      |vpiParent:
      \_TypedefTypespec: (my_pkg::opcode_e), line:5:5, endln:5:13
      |vpiFullName:my_pkg::opcode_e
      |vpiActual:
      \_EnumTypespec: , line:2:11, endln:5:13
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Package: my_pkg (my_pkg), file:${SURELOG_DIR}/tests/OneImport/dut.sv, line:1:1, endln:9:11
  |vpiImportTypespec:
  \_EnumTypespec: , line:2:11, endln:5:13
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_TypedefTypespec: (my_pkg::opcode_e), line:5:5, endln:5:13
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiDefName:my_pkg
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneImport/dut.sv, line:11:1, endln:20:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@dut
  |vpiTypedef:
  \_ImportTypespec: (my_pkg), line:12:10, endln:12:19
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneImport/dut.sv, line:11:1, endln:20:10
    |vpiName:my_pkg
    |vpiImportTypespecItem:
    \_Constant: , line:12:10, endln:12:19
      |vpiParent:
      \_ImportTypespec: (my_pkg), line:12:10, endln:12:19
      |vpiDecompile:*
      |vpiSize:8
      |STRING:*
      |vpiConstType:8
  |vpiTypedef:
  \_ImportTypespec: (my_pkg), line:13:10, endln:13:26
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneImport/dut.sv, line:11:1, endln:20:10
    |vpiName:my_pkg
    |vpiImportTypespecItem:
    \_Constant: , line:13:18, endln:13:26
      |vpiParent:
      \_ImportTypespec: (my_pkg), line:13:10, endln:13:26
      |vpiDecompile:opcode_e
      |vpiSize:64
      |STRING:opcode_e
      |vpiConstType:8
  |vpiTypedef:
  \_ImportTypespec: (my_pkg), line:13:28, endln:13:47
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneImport/dut.sv, line:11:1, endln:20:10
    |vpiName:my_pkg
    |vpiImportTypespecItem:
    \_Constant: , line:13:36, endln:13:47
      |vpiParent:
      \_ImportTypespec: (my_pkg), line:13:28, endln:13:47
      |vpiDecompile:OPCODE_LOAD
      |vpiSize:88
      |STRING:OPCODE_LOAD
      |vpiConstType:8
  |vpiTypedef:
  \_ImportTypespec: (my_pkg), line:13:28, endln:13:47
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneImport/dut.sv, line:11:1, endln:20:10
    |vpiName:my_pkg
    |vpiImportTypespecItem:
    \_Constant: , line:13:36, endln:13:47
      |vpiParent:
      \_ImportTypespec: (my_pkg), line:13:28, endln:13:47
      |vpiDecompile:OPCODE_LOAD
      |vpiSize:88
      |STRING:OPCODE_LOAD
      |vpiConstType:8
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneImport/dut.sv, line:11:1, endln:20:10
    |vpiRange:
    \_Range: , line:14:9, endln:14:14
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:14:10, endln:14:11
        |vpiParent:
        \_Range: , line:14:9, endln:14:14
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:14:12, endln:14:13
        |vpiParent:
        \_Range: , line:14:9, endln:14:14
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneImport/dut.sv, line:11:1, endln:20:10
    |vpiRange:
    \_Range: , line:15:10, endln:15:15
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:15:11, endln:15:12
        |vpiParent:
        \_Range: , line:15:10, endln:15:15
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:15:13, endln:15:14
        |vpiParent:
        \_Range: , line:15:10, endln:15:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneImport/dut.sv, line:11:1, endln:20:10
    |vpiRange:
    \_Range: , line:16:8, endln:16:13
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:16:9, endln:16:10
        |vpiParent:
        \_Range: , line:16:8, endln:16:13
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:16:11, endln:16:12
        |vpiParent:
        \_Range: , line:16:8, endln:16:13
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneImport/dut.sv, line:11:1, endln:20:10
    |vpiRange:
    \_Range: , line:17:7, endln:17:12
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:17:8, endln:17:9
        |vpiParent:
        \_Range: , line:17:7, endln:17:12
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:17:10, endln:17:11
        |vpiParent:
        \_Range: , line:17:7, endln:17:12
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneImport/dut.sv, line:11:1, endln:20:10
    |vpiRange:
    \_Range: , line:14:9, endln:14:14
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:14:10, endln:14:11
        |vpiParent:
        \_Range: , line:14:9, endln:14:14
        |vpiDecompile:5
        |vpiSize:64
        |UINT:5
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:14:12, endln:14:13
        |vpiParent:
        \_Range: , line:14:9, endln:14:14
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneImport/dut.sv, line:11:1, endln:20:10
    |vpiRange:
    \_Range: , line:15:10, endln:15:15
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:15:11, endln:15:12
        |vpiParent:
        \_Range: , line:15:10, endln:15:15
        |vpiDecompile:2
        |vpiSize:64
        |UINT:2
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:15:13, endln:15:14
        |vpiParent:
        \_Range: , line:15:10, endln:15:15
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_ImportTypespec: (my_pkg), line:12:10, endln:12:19
  |vpiImportTypespec:
  \_ImportTypespec: (my_pkg), line:13:10, endln:13:26
  |vpiImportTypespec:
  \_ImportTypespec: (my_pkg), line:13:28, endln:13:47
  |vpiImportTypespec:
  \_ImportTypespec: (my_pkg), line:13:28, endln:13:47
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@dut.a), line:11:13, endln:11:14
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneImport/dut.sv, line:11:1, endln:20:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.a), line:14:9, endln:14:14
      |vpiParent:
      \_LogicNet: (work@dut.a), line:11:13, endln:11:14
      |vpiFullName:work@dut.a
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:a
    |vpiFullName:work@dut.a
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@dut.b), line:11:16, endln:11:17
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneImport/dut.sv, line:11:1, endln:20:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.b), line:15:10, endln:15:15
      |vpiParent:
      \_LogicNet: (work@dut.b), line:11:16, endln:11:17
      |vpiFullName:work@dut.b
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:b
    |vpiFullName:work@dut.b
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@dut.a), line:16:14, endln:16:15
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneImport/dut.sv, line:11:1, endln:20:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.a), line:16:3, endln:16:7
      |vpiParent:
      \_LogicNet: (work@dut.a), line:16:14, endln:16:15
      |vpiFullName:work@dut.a
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:a
    |vpiFullName:work@dut.a
    |vpiNetType:1
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@dut.b), line:17:13, endln:17:14
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneImport/dut.sv, line:11:1, endln:20:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.b), line:17:3, endln:17:12
      |vpiParent:
      \_LogicNet: (work@dut.b), line:17:13, endln:17:14
      |vpiFullName:work@dut.b
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:b
    |vpiFullName:work@dut.b
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@dut.OPCODE_LOAD), line:19:23, endln:19:34
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneImport/dut.sv, line:11:1, endln:20:10
    |vpiName:OPCODE_LOAD
    |vpiFullName:work@dut.OPCODE_LOAD
    |vpiNetType:1
  |vpiDefName:work@dut
  |vpiNet:
  \_LogicNet: (work@dut.a), line:11:13, endln:11:14
  |vpiNet:
  \_LogicNet: (work@dut.b), line:11:16, endln:11:17
  |vpiNet:
  \_LogicNet: (work@dut.a), line:16:14, endln:16:15
  |vpiNet:
  \_LogicNet: (work@dut.b), line:17:13, endln:17:14
  |vpiNet:
  \_LogicNet: (work@dut.OPCODE_LOAD), line:19:23, endln:19:34
  |vpiPort:
  \_Port: (a), line:11:13, endln:11:14
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneImport/dut.sv, line:11:1, endln:20:10
    |vpiName:a
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@dut.a), line:14:9, endln:14:14
      |vpiParent:
      \_Port: (a), line:11:13, endln:11:14
      |vpiFullName:work@dut.a
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (b), line:11:16, endln:11:17
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneImport/dut.sv, line:11:1, endln:20:10
    |vpiName:b
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@dut.b), line:15:10, endln:15:15
      |vpiParent:
      \_Port: (b), line:11:16, endln:11:17
      |vpiFullName:work@dut.b
      |vpiActual:
      \_LogicTypespec: 
  |vpiContAssign:
  \_ContAssign: , line:18:10, endln:19:35
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/OneImport/dut.sv, line:11:1, endln:20:10
    |vpiRhs:
    \_Operation: , line:18:14, endln:19:35
      |vpiParent:
      \_ContAssign: , line:18:10, endln:19:35
      |vpiOpType:29
      |vpiOperand:
      \_Operation: , line:18:14, endln:18:35
        |vpiParent:
        \_Operation: , line:18:14, endln:19:35
        |vpiOpType:67
        |vpiOperand:
        \_Constant: , line:18:25, endln:18:34
          |vpiParent:
          \_Operation: , line:18:14, endln:18:35
          |vpiDecompile:2
          |vpiSize:32
          |UINT:2
          |vpiConstType:9
      |vpiOperand:
      \_Operation: , line:19:15, endln:19:35
        |vpiParent:
        \_Operation: , line:18:14, endln:19:35
        |vpiOpType:67
        |vpiOperand:
        \_Operation: , line:19:18, endln:19:34
          |vpiParent:
          \_Operation: , line:19:15, endln:19:35
          |vpiOpType:14
          |vpiOperand:
          \_RefObj: (work@dut.a), line:19:18, endln:19:19
            |vpiParent:
            \_Operation: , line:19:18, endln:19:34
            |vpiName:a
            |vpiFullName:work@dut.a
            |vpiActual:
            \_LogicNet: (work@dut.a), line:11:13, endln:11:14
          |vpiOperand:
          \_RefObj: (work@dut.OPCODE_LOAD), line:19:23, endln:19:34
            |vpiParent:
            \_Operation: , line:19:18, endln:19:34
            |vpiName:OPCODE_LOAD
            |vpiFullName:work@dut.OPCODE_LOAD
            |vpiActual:
            \_LogicNet: (work@dut.OPCODE_LOAD), line:19:23, endln:19:34
    |vpiLhs:
    \_RefObj: (work@dut.b), line:18:10, endln:18:11
      |vpiParent:
      \_ContAssign: , line:18:10, endln:19:35
      |vpiName:b
      |vpiFullName:work@dut.b
      |vpiActual:
      \_LogicNet: (work@dut.b), line:11:16, endln:11:17
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
