`timescale 1ns / 1ps
`include "macro.v"
module E (
    input clk,
    input reset,
    input Stall,
    //å›å†™æ§åˆ¶ä¿¡æ¯
    input [2:0] EAFMUXSrc,
    input [2:0] EBFMUXSrc,
    //Dçº§ä¿¡ï¿
    input [31:0] D_Instr,
    input [31:0] D_PC,
    input [31:0] D_RegData,
    input [31:0] GRF_RD1,//ç»è¿‡Dçº§çš„è½¬å‘ä½†æœªç»è¿‡Eçº§è½¬ï¿
    input [31:0] GRF_RD2,//ç»è¿‡Dçº§çš„è½¬å‘ä½†æœªç»è¿‡Eçº§è½¬ï¿
    input [31:0] EXT_Imm,
    input [4:0] D_RegAddr,
    input D_RegWrite,
    //Mçº§ä¿¡ï¿
    input [31:0] M_FRegData,
    //Wçº§ä¿¡ï¿
    input [31:0] W_FRegData,
    //è¾“å‡ºä¿¡æ¯
    output [31:0] E_Instr,
    output [31:0] E_PC,
    output [31:0] E_RegData,
    output [31:0] E_FRegData,//ä¸“é—¨è¿›è¡Œè½¬å‘çš„æ•°ï¿
    output [31:0] ALUResult,
    output [31:0] E_RD2,//ç»è¿‡äº†Eçº§çš„è½¬å‘
    output [4:0] E_RegAddr,
	 output [4:0] E_rs,
	 output [4:0] E_rt,
    output E_RegWrite,
    output [2:0] E_Tnew,
    output E_Busy);
    
    //å£°æ˜éƒ¨åˆ†
    wire [31:0] E_RD1/*åªæœ‰è½¬å‘*/, ALUB/*æ—¢æœ‰è½¬å‘è¿˜æœ‰ä¸ç«‹å³æ•°çš„é€‰æ‹©*/, E_EXT_Imm, E_GRF_RD1, E_GRF_RD2, HI, LO;
    wire [4:0] ALUop, s;
    wire [3:0] E_RDMUXSrc;
    wire [2:0] MADop;
    wire [1:0] AMFSrc, BMFSrc;
    wire ALUSrc, Start, Busy;
    parameter [2:0] level = `E_level;

    //æ•°æ®é€šè·¯éƒ¨åˆ†(å¯„å­˜å™¨è¯»å‡ºçš„æ‰æ˜¯æœ¬çº§å¯ä»¥ä½¿ç”¨çš„ä¿¡ï¿
    E_register e_register(.clk(clk),
                        .reset(reset || Stall),
                        .D_Instr(D_Instr),
                        .D_PC(D_PC),
                        .D_RegData(D_RegData),
                        .GRF_RD1(GRF_RD1),
                        .GRF_RD2(GRF_RD2),
                        .EXT_Imm(EXT_Imm),
                        .RegAddr(D_RegAddr), 
                        .RegWrite(D_RegWrite),
                        .E_Instr(E_Instr),
                        .E_PC(E_PC),
                        .E_FRegData(E_FRegData),
                        .E_GRF_RD1(E_GRF_RD1),
                        .E_GRF_RD2(E_GRF_RD2),
                        .E_EXT_Imm(E_EXT_Imm),
                        .E_RegWrite(E_RegWrite),
                        .E_RegAddr(E_RegAddr));
    
    ALU alu(.A(E_RD1),
            .B(ALUB),
	    .s(s),
            .ALUop(ALUop),
            .data(ALUResult));

    ALUMUX alumux(.RD2(E_RD2),
                  .EXT_Imm(E_EXT_Imm),
                  .ALUSrc(ALUSrc),
                  .ALUB(ALUB));
    
    MAD mad(.clk(clk),
            .reset(reset),
            .A(E_RD1),
            .B(E_RD2),
            .MADop(MADop),
            .HI(HI),
            .LO(LO),
            .Busy(Busy));
    
    assign E_Busy = Busy | Start;
    
    FMUX EAFMUX(.Origin(E_GRF_RD1),
                  .M_FRegData(M_FRegData),
                  .W_FRegData(W_FRegData),
                  .FMUXSrc(EAFMUXSrc),
                  .RD(E_RD1));
    
    FMUX EBFMUX(.Origin(E_GRF_RD2),
                  .M_FRegData(M_FRegData),
                  .W_FRegData(W_FRegData),
                  .FMUXSrc(EBFMUXSrc),
                  .RD(E_RD2));
    
    RDMUX E_RDMUX(.ALUResult(ALUResult),
                  .HI(HI),
                  .LO(LO),
                  .Front_RegData(E_FRegData),
                  .RDMUXSrc(E_RDMUXSrc),
                  .RegData(E_RegData));

    //æ§åˆ¶ä¿¡å·éƒ¨åˆ†
    Control_Unit E_control_unit(.Instr(E_Instr),
                                .State(level),
                                .rs(E_rs),
                                .rt(E_rt),
	                        .s(s),
                                .ALUSrc(ALUSrc),
                                .ALUop(ALUop),
                                .Start(Start),
                                .MADop(MADop),
				.E_RDMUXSrc(E_RDMUXSrc),
                                .Tnew(E_Tnew));
endmodule
