==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.2
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 6.66667ns.
@I [SYN-201] Setting up clock 'default' with an uncertainty of 0.63ns.
@I [HLS-10] Setting target device to 'xc7z045ffg900-2'
@I [XFORM-102] Automatic array promotion enabled: cut-off elements per dimension is 64.
@I [XFORM-102] Size-based automatic array partition enabled: cut-off elements per dimension is 4.
@I [XFORM-102] Enabled automatic array partitioning for throughput optimization.
@I [XFORM-102] Do not partition external global variables.
@I [XFORM-102] Do not partition I/O variables.
@I [XFORM-1171] Pipeline the innermost loop with trip count more than 0 or its parent loop when its trip count is less than or equal 0.
@I [XFORM-1172] Optimizing floating point zeros and discarding its signedness.
@I [XFORM-1172] Optimizing floating point zeros and discarding its signedness.
@I [XFORM-1173] Reordering floating point operations aggressively.
@I [XFORM-1176] Optimizing floating point comparison without checking NaN.
@I [XFORM-1161] The maximum of name length is set into 30.
@I [XFORM-102] Automatic array promotion enabled: cut-off elements per dimension is 64.
@I [XFORM-102] Size-based automatic array partition enabled: cut-off elements per dimension is 4.
@I [XFORM-102] Enabled automatic array partitioning for throughput optimization.
@I [XFORM-1171] Pipeline the innermost loop with trip count more than 0 or its parent loop when its trip count is less than or equal 0.
@I [XFORM-1161] The maximum of name length is set into 30.
@I [HLS-10] Analyzing design file 'assign_intensity/src/assign_intensity.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'ap_fixed_base<110, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::cast_IEEE754<unsigned long long, float>' (r:/builds/2016.2/continuous/2016_06_02_1577090/src/products/hls/hls_lib/src/hls/hls_round.h:395).
@I [XFORM-603] Inlining function 'ap_fixed_base<1, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 65, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<87, 87, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
@I [HLS-10] Checking synthesizability ...
@I [XFORM-602] Inlining function 'fp_struct<float>::mantissa' into 'hls::cast_IEEE754<unsigned long long, float>' (r:/builds/2016.2/continuous/2016_06_02_1577090/src/products/hls/hls_lib/src/hls/hls_round.h:392) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::expv' into 'hls::cast_IEEE754<unsigned long long, float>' (r:/builds/2016.2/continuous/2016_06_02_1577090/src/products/hls/hls_lib/src/hls/hls_round.h:395) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::__signbit' into 'hls::cast_IEEE754<unsigned long long, float>' (r:/builds/2016.2/continuous/2016_06_02_1577090/src/products/hls/hls_lib/src/hls/hls_round.h:402) automatically.
@I [XFORM-602] Inlining function 'hls::cast_IEEE754<unsigned long long, float>' into '__hls_fptoui_float_i64' (r:/builds/2016.2/continuous/2016_06_02_1577090/src/products/hls/hls_lib/src/lib_floatconversion.cpp:50) automatically.
@I [XFORM-602] Inlining function '__hls_fptoui_float_i64' into 'cumsum_reciprocal' (assign_intensity/src/assign_intensity.cpp:66) automatically.
@I [XFORM-501] Unrolling loop 'assign_intensity_label4' (assign_intensity/src/assign_intensity.cpp:104) in function 'assign_intensity' completely.
@W [XFORM-505] Pipeline directive for loop 'assign_intensity_label4' (assign_intensity/src/assign_intensity.cpp:104) in function 'assign_intensity' has been removed because the loop is unrolled completely.
@I [XFORM-602] Inlining function 'fp_struct<float>::mantissa' into 'hls::cast_IEEE754<unsigned long long, float>' (r:/builds/2016.2/continuous/2016_06_02_1577090/src/products/hls/hls_lib/src/hls/hls_round.h:392) automatically.
@I [XFORM-602] Inlining function 'fp_struct<float>::expv' into 'hls::cast_IEEE754<unsigned long long, float>' (r:/builds/2016.2/continuous/2016_06_02_1577090/src/products/hls/hls_lib/src/hls/hls_round.h:395) automatically.
@I [XFORM-602] Inlining function 'hls::cast_IEEE754<unsigned long long, float>' into '__hls_fptoui_float_i64' (r:/builds/2016.2/continuous/2016_06_02_1577090/src/products/hls/hls_lib/src/lib_floatconversion.cpp:50) automatically.
@I [XFORM-602] Inlining function '__hls_fptoui_float_i64' into 'cumsum_reciprocal' (assign_intensity/src/assign_intensity.cpp:66) automatically.
@I [XFORM-602] Inlining function 'cumsum_reciprocal' into 'assign_intensity' (assign_intensity/src/assign_intensity.cpp:99) automatically.
@I [XFORM-401] Performing if-conversion on hyperblock to (assign_intensity/src/assign_intensity.cpp:107:40) in function 'assign_intensity'... converting 6 basic blocks.
@I [XFORM-11] Balancing expressions in function 'assign_intensity' (assign_intensity/src/assign_intensity.cpp:82)...15 expression(s) balanced.
@W [XFORM-532] Unable to perform loop rewinding: Function 'assign_intensity' (assign_intensity/src/assign_intensity.cpp:82) contains multiple loops.
@I [HLS-111] Elapsed time: 21.703 seconds; current memory usage: 329 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'assign_intensity' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'assign_intensity' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'assign_intensity_label1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 15.
@I [SCHED-61] Pipelining loop 'assign_intensity_label1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 15.
@I [SCHED-61] Pipelining loop 'assign_intensity_label1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 15.
@I [SCHED-61] Pipelining loop 'assign_intensity_label1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 15.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.86 seconds; current memory usage: 329 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'assign_intensity' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.21 seconds; current memory usage: 329 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'assign_intensity' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'assign_intensity/alphabuf' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'assign_intensity/intensity' to 'ap_none'.
@I [RTGEN-500] Setting interface mode on port 'assign_intensity/node_output' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on port 'assign_intensity/node_count' to 'ap_memory'.
@I [RTGEN-500] Setting interface mode on function 'assign_intensity' to 'ap_ctrl_hs'.
@I [RTGEN-100] Generating core module 'assign_intensity_fadd_32ns_32ns_32_7_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'assign_intensity_fmul_32ns_32ns_32_4_max_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'assign_intensity_frecip_32ns_32ns_32_11_full_dsp': 1 instance(s).
@I [RTGEN-100] Generating core module 'assign_intensity_mul_32ns_48s_48_6': 1 instance(s).
@I [RTGEN-100] Generating core module 'assign_intensity_mul_36ns_48ns_52_6': 3 instance(s).
@I [RTGEN-100] Generating core module 'assign_intensity_mul_48ns_36ns_52_6': 1 instance(s).
@I [RTGEN-100] Generating core module 'assign_intensity_mul_48s_32ns_48_6': 3 instance(s).
@I [RTGEN-100] Generating core module 'assign_intensity_uitofp_64ns_32_6': 1 instance(s).
@I [RTGEN-100] Finished creating RTL model for 'assign_intensity'.
@I [HLS-111] Elapsed time: 0.392 seconds; current memory usage: 331 MB.
@I [RTMG-282] Generating pipelined core: 'assign_intensity_mul_48s_32ns_48_6_Mul6S_0'
@I [RTMG-282] Generating pipelined core: 'assign_intensity_mul_36ns_48ns_52_6_Mul6S_1'
@I [RTMG-282] Generating pipelined core: 'assign_intensity_mul_32ns_48s_48_6_Mul6S_2'
@I [RTMG-282] Generating pipelined core: 'assign_intensity_mul_48ns_36ns_52_6_Mul6S_3'
@I [HLS-10] Finished generating all RTL models.
@I [SYSC-301] Generating SystemC RTL for assign_intensity.
@I [VHDL-304] Generating VHDL RTL for assign_intensity.
@I [VLOG-307] Generating Verilog RTL for assign_intensity.
@I [HLS-112] Total elapsed time: 25.93 seconds; peak memory usage: 331 MB.
