{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1462372222799 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ace-synth EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"ace-synth\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1462372222805 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1462372222852 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1462372222854 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1462372222854 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1462372223148 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1462372223159 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1462372223743 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1462372223743 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1462372223743 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1462372223743 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1462372223743 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1462372223743 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1462372223743 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1462372223743 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1462372223743 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1462372223743 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/altera/q2web/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/q2web/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 633 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1462372223752 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/altera/q2web/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/q2web/quartus/linux/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 635 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1462372223752 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/altera/q2web/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/q2web/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 637 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1462372223752 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/altera/q2web/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/q2web/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 639 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1462372223752 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/opt/altera/q2web/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/q2web/quartus/linux/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 641 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1462372223752 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1462372223752 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1462372223758 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "9 " "TimeQuest Timing Analyzer is analyzing 9 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1462372225517 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ace-synth.sdc " "Synopsys Design Constraints File file not found: 'ace-synth.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1462372225519 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1462372225519 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1462372225525 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1462372225526 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1462372225526 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clock_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1462372225544 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|cpu:cpu\|mem_write " "Destination node ace:inst\|cpu:cpu\|mem_write" {  } { { "../src/cpu.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/cpu.v" 6 -1 0 } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|mem_write } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 254 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1462372225544 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1462372225544 ""}  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 248 376 544 264 "clock_50" "" } } } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 628 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1462372225544 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ace:inst\|cpu:cpu\|mem_read  " "Automatically promoted node ace:inst\|cpu:cpu\|mem_read " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1462372225544 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|io_ctrl:io_ctrl\|ack_next~0 " "Destination node ace:inst\|io_ctrl:io_ctrl\|ack_next~0" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 75 -1 0 } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|io_ctrl:io_ctrl|ack_next~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 371 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1462372225544 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|io_ctrl:io_ctrl\|ledr_next\[12\]~0 " "Destination node ace:inst\|io_ctrl:io_ctrl\|ledr_next\[12\]~0" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 -1 0 } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|io_ctrl:io_ctrl|ledr_next[12]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 448 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1462372225544 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ace:inst\|io_ctrl:io_ctrl\|ledr_next\[0\]~1 " "Destination node ace:inst\|io_ctrl:io_ctrl\|ledr_next\[0\]~1" {  } { { "../src/io_ctrl.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/io_ctrl.v" 114 -1 0 } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|io_ctrl:io_ctrl|ledr_next[0]~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 449 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1462372225544 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ledg\[3\]~output " "Destination node ledg\[3\]~output" {  } { { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 504 752 928 520 "ledg" "" } } } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { ledg[3]~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 569 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1462372225544 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1462372225544 ""}  } { { "../src/cpu.v" "" { Text "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/src/cpu.v" 5 -1 0 } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { ace:inst|cpu:cpu|mem_read } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 255 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1462372225544 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1462372225996 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1462372225997 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1462372225997 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1462372225999 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1462372226001 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1462372226002 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1462372226002 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1462372226002 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1462372226438 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1462372226438 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1462372226438 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462372226527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1462372231927 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462372232254 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1462372232268 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1462372235861 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462372235861 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1462372236436 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X104_Y37 X115_Y48 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y37 to location X115_Y48" {  } { { "loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y37 to location X115_Y48"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y37 to location X115_Y48"} 104 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1462372240226 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1462372240226 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462372242461 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1462372242463 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1462372242463 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.50 " "Total time spent on timing analysis during the Fitter is 0.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1462372242488 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1462372242559 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1462372243164 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1462372243227 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1462372243816 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1462372244692 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "17 Cyclone IV E " "17 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[15\] 3.3-V LVTTL AG3 " "Pin sram_dq\[15\] uses I/O standard 3.3-V LVTTL at AG3" {  } { { "/opt/altera/q2web/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/q2web/quartus/linux/pin_planner.ppl" { sram_dq[15] } } } { "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[15\]" } } } } { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1462372245395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[14\] 3.3-V LVTTL AF3 " "Pin sram_dq\[14\] uses I/O standard 3.3-V LVTTL at AF3" {  } { { "/opt/altera/q2web/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/q2web/quartus/linux/pin_planner.ppl" { sram_dq[14] } } } { "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[14\]" } } } } { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1462372245395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[13\] 3.3-V LVTTL AE4 " "Pin sram_dq\[13\] uses I/O standard 3.3-V LVTTL at AE4" {  } { { "/opt/altera/q2web/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/q2web/quartus/linux/pin_planner.ppl" { sram_dq[13] } } } { "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[13\]" } } } } { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1462372245395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[12\] 3.3-V LVTTL AE3 " "Pin sram_dq\[12\] uses I/O standard 3.3-V LVTTL at AE3" {  } { { "/opt/altera/q2web/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/q2web/quartus/linux/pin_planner.ppl" { sram_dq[12] } } } { "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[12\]" } } } } { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1462372245395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[11\] 3.3-V LVTTL AE1 " "Pin sram_dq\[11\] uses I/O standard 3.3-V LVTTL at AE1" {  } { { "/opt/altera/q2web/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/q2web/quartus/linux/pin_planner.ppl" { sram_dq[11] } } } { "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[11\]" } } } } { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1462372245395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[10\] 3.3-V LVTTL AE2 " "Pin sram_dq\[10\] uses I/O standard 3.3-V LVTTL at AE2" {  } { { "/opt/altera/q2web/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/q2web/quartus/linux/pin_planner.ppl" { sram_dq[10] } } } { "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[10\]" } } } } { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1462372245395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[9\] 3.3-V LVTTL AD2 " "Pin sram_dq\[9\] uses I/O standard 3.3-V LVTTL at AD2" {  } { { "/opt/altera/q2web/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/q2web/quartus/linux/pin_planner.ppl" { sram_dq[9] } } } { "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[9\]" } } } } { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1462372245395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[8\] 3.3-V LVTTL AD1 " "Pin sram_dq\[8\] uses I/O standard 3.3-V LVTTL at AD1" {  } { { "/opt/altera/q2web/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/q2web/quartus/linux/pin_planner.ppl" { sram_dq[8] } } } { "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[8\]" } } } } { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1462372245395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[7\] 3.3-V LVTTL AF7 " "Pin sram_dq\[7\] uses I/O standard 3.3-V LVTTL at AF7" {  } { { "/opt/altera/q2web/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/q2web/quartus/linux/pin_planner.ppl" { sram_dq[7] } } } { "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[7\]" } } } } { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1462372245395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[6\] 3.3-V LVTTL AH6 " "Pin sram_dq\[6\] uses I/O standard 3.3-V LVTTL at AH6" {  } { { "/opt/altera/q2web/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/q2web/quartus/linux/pin_planner.ppl" { sram_dq[6] } } } { "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[6\]" } } } } { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1462372245395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[5\] 3.3-V LVTTL AG6 " "Pin sram_dq\[5\] uses I/O standard 3.3-V LVTTL at AG6" {  } { { "/opt/altera/q2web/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/q2web/quartus/linux/pin_planner.ppl" { sram_dq[5] } } } { "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[5\]" } } } } { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1462372245395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[4\] 3.3-V LVTTL AF6 " "Pin sram_dq\[4\] uses I/O standard 3.3-V LVTTL at AF6" {  } { { "/opt/altera/q2web/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/q2web/quartus/linux/pin_planner.ppl" { sram_dq[4] } } } { "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[4\]" } } } } { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1462372245395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[3\] 3.3-V LVTTL AH4 " "Pin sram_dq\[3\] uses I/O standard 3.3-V LVTTL at AH4" {  } { { "/opt/altera/q2web/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/q2web/quartus/linux/pin_planner.ppl" { sram_dq[3] } } } { "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[3\]" } } } } { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1462372245395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[2\] 3.3-V LVTTL AG4 " "Pin sram_dq\[2\] uses I/O standard 3.3-V LVTTL at AG4" {  } { { "/opt/altera/q2web/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/q2web/quartus/linux/pin_planner.ppl" { sram_dq[2] } } } { "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[2\]" } } } } { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1462372245395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[1\] 3.3-V LVTTL AF4 " "Pin sram_dq\[1\] uses I/O standard 3.3-V LVTTL at AF4" {  } { { "/opt/altera/q2web/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/q2web/quartus/linux/pin_planner.ppl" { sram_dq[1] } } } { "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[1\]" } } } } { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1462372245395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "sram_dq\[0\] 3.3-V LVTTL AH3 " "Pin sram_dq\[0\] uses I/O standard 3.3-V LVTTL at AH3" {  } { { "/opt/altera/q2web/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/q2web/quartus/linux/pin_planner.ppl" { sram_dq[0] } } } { "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[0\]" } } } } { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1462372245395 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clock_50 3.3-V LVTTL Y2 " "Pin clock_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/opt/altera/q2web/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/q2web/quartus/linux/pin_planner.ppl" { clock_50 } } } { "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" 1 { { 0 "clock_50" } } } } { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 248 376 544 264 "clock_50" "" } } } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { clock_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 172 9224 9983 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1462372245395 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1462372245395 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "16 " "Following 16 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[15\] a permanently disabled " "Pin sram_dq\[15\] has a permanently disabled output enable" {  } { { "/opt/altera/q2web/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/q2web/quartus/linux/pin_planner.ppl" { sram_dq[15] } } } { "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[15\]" } } } } { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1462372245397 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[14\] a permanently disabled " "Pin sram_dq\[14\] has a permanently disabled output enable" {  } { { "/opt/altera/q2web/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/q2web/quartus/linux/pin_planner.ppl" { sram_dq[14] } } } { "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[14\]" } } } } { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1462372245397 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[13\] a permanently disabled " "Pin sram_dq\[13\] has a permanently disabled output enable" {  } { { "/opt/altera/q2web/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/q2web/quartus/linux/pin_planner.ppl" { sram_dq[13] } } } { "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[13\]" } } } } { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1462372245397 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[12\] a permanently disabled " "Pin sram_dq\[12\] has a permanently disabled output enable" {  } { { "/opt/altera/q2web/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/q2web/quartus/linux/pin_planner.ppl" { sram_dq[12] } } } { "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[12\]" } } } } { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1462372245397 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[11\] a permanently disabled " "Pin sram_dq\[11\] has a permanently disabled output enable" {  } { { "/opt/altera/q2web/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/q2web/quartus/linux/pin_planner.ppl" { sram_dq[11] } } } { "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[11\]" } } } } { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1462372245397 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[10\] a permanently disabled " "Pin sram_dq\[10\] has a permanently disabled output enable" {  } { { "/opt/altera/q2web/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/q2web/quartus/linux/pin_planner.ppl" { sram_dq[10] } } } { "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[10\]" } } } } { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1462372245397 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[9\] a permanently disabled " "Pin sram_dq\[9\] has a permanently disabled output enable" {  } { { "/opt/altera/q2web/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/q2web/quartus/linux/pin_planner.ppl" { sram_dq[9] } } } { "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[9\]" } } } } { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1462372245397 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[8\] a permanently disabled " "Pin sram_dq\[8\] has a permanently disabled output enable" {  } { { "/opt/altera/q2web/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/q2web/quartus/linux/pin_planner.ppl" { sram_dq[8] } } } { "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[8\]" } } } } { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1462372245397 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[7\] a permanently disabled " "Pin sram_dq\[7\] has a permanently disabled output enable" {  } { { "/opt/altera/q2web/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/q2web/quartus/linux/pin_planner.ppl" { sram_dq[7] } } } { "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[7\]" } } } } { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1462372245397 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[6\] a permanently disabled " "Pin sram_dq\[6\] has a permanently disabled output enable" {  } { { "/opt/altera/q2web/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/q2web/quartus/linux/pin_planner.ppl" { sram_dq[6] } } } { "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[6\]" } } } } { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1462372245397 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[5\] a permanently disabled " "Pin sram_dq\[5\] has a permanently disabled output enable" {  } { { "/opt/altera/q2web/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/q2web/quartus/linux/pin_planner.ppl" { sram_dq[5] } } } { "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[5\]" } } } } { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1462372245397 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[4\] a permanently disabled " "Pin sram_dq\[4\] has a permanently disabled output enable" {  } { { "/opt/altera/q2web/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/q2web/quartus/linux/pin_planner.ppl" { sram_dq[4] } } } { "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[4\]" } } } } { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1462372245397 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[3\] a permanently disabled " "Pin sram_dq\[3\] has a permanently disabled output enable" {  } { { "/opt/altera/q2web/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/q2web/quartus/linux/pin_planner.ppl" { sram_dq[3] } } } { "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[3\]" } } } } { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1462372245397 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[2\] a permanently disabled " "Pin sram_dq\[2\] has a permanently disabled output enable" {  } { { "/opt/altera/q2web/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/q2web/quartus/linux/pin_planner.ppl" { sram_dq[2] } } } { "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[2\]" } } } } { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1462372245397 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[1\] a permanently disabled " "Pin sram_dq\[1\] has a permanently disabled output enable" {  } { { "/opt/altera/q2web/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/q2web/quartus/linux/pin_planner.ppl" { sram_dq[1] } } } { "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[1\]" } } } } { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1462372245397 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "sram_dq\[0\] a permanently disabled " "Pin sram_dq\[0\] has a permanently disabled output enable" {  } { { "/opt/altera/q2web/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/q2web/quartus/linux/pin_planner.ppl" { sram_dq[0] } } } { "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/q2web/quartus/linux/Assignment Editor.qase" 1 { { 0 "sram_dq\[0\]" } } } } { "ace-top.bdf" "" { Schematic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/ace-top.bdf" { { 264 752 928 280 "sram_dq" "" } } } } { "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/q2web/quartus/linux/TimingClosureFloorplan.fld" "" "" { sram_dq[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1462372245397 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1462372245397 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/output_files/ace-synth.fit.smsg " "Generated suppressed messages file /home/ediaz/Documents/UPC/Q2/PD/ace-synth/project/output_files/ace-synth.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1462372245555 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "645 " "Peak virtual memory: 645 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1462372245902 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May  4 16:30:45 2016 " "Processing ended: Wed May  4 16:30:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1462372245902 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1462372245902 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1462372245902 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1462372245902 ""}
