Source Block: oh/emesh/dv/ememory.v@71:81@HdlStmAssign
   assign mem_wr = (access_in & write_in );
   
   assign en =  mem_rd | mem_wr;

   //Pushback Circuit (pass through problems?)
   assign wait_out = access_in & wait_in;
   
   //Address-in (shifted by three bits, 64 bit wide memory)
   assign addr[MAW-1:0] = dstaddr_in[MAW+2:3];     

   //Shift up

Diff Content:
- 76    assign wait_out = access_in & wait_in;
+ 76    assign wait_out = (access_in & wait_all);

Clone Blocks:
