

================================================================
== Vivado HLS Report for 'depthwise_conv2d_fix'
================================================================
* Date:           Fri Dec  6 20:45:55 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.40|     2.077|        1.27|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  4593|  4593|  4593|  4593|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  4592|  4592|       164|          -|          -|    28|    no    |
        | + Loop 1.1  |   161|   161|        23|          -|          -|     7|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    641|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     21|    1449|     21|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|   1871|
|Register         |        -|      -|     785|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     21|    2234|   2533|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      9|       2|      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------------+---------+-------+----+----+
    |             Instance            |            Module           | BRAM_18K| DSP48E| FF | LUT|
    +---------------------------------+-----------------------------+---------+-------+----+----+
    |network_mul_16s_11s_27_4_1_U14   |network_mul_16s_11s_27_4_1   |        0|      1|  69|   1|
    |network_mul_16s_11s_27_4_1_U23   |network_mul_16s_11s_27_4_1   |        0|      1|  69|   1|
    |network_mul_16s_12ns_28_4_1_U6   |network_mul_16s_12ns_28_4_1  |        0|      1|  69|   1|
    |network_mul_16s_12ns_28_4_1_U19  |network_mul_16s_12ns_28_4_1  |        0|      1|  69|   1|
    |network_mul_16s_12s_28_4_1_U7    |network_mul_16s_12s_28_4_1   |        0|      1|  69|   1|
    |network_mul_16s_13ns_29_4_1_U10  |network_mul_16s_13ns_29_4_1  |        0|      1|  69|   1|
    |network_mul_16s_13ns_29_4_1_U18  |network_mul_16s_13ns_29_4_1  |        0|      1|  69|   1|
    |network_mul_16s_13s_29_4_1_U9    |network_mul_16s_13s_29_4_1   |        0|      1|  69|   1|
    |network_mul_16s_13s_29_4_1_U13   |network_mul_16s_13s_29_4_1   |        0|      1|  69|   1|
    |network_mul_16s_14s_29_4_1_U21   |network_mul_16s_14s_29_4_1   |        0|      1|  69|   1|
    |network_mul_16s_14s_30_4_1_U12   |network_mul_16s_14s_30_4_1   |        0|      1|  69|   1|
    |network_mul_16s_14s_30_4_1_U16   |network_mul_16s_14s_30_4_1   |        0|      1|  69|   1|
    |network_mul_16s_14s_30_4_1_U20   |network_mul_16s_14s_30_4_1   |        0|      1|  69|   1|
    |network_mul_16s_14s_30_4_1_U22   |network_mul_16s_14s_30_4_1   |        0|      1|  69|   1|
    |network_mul_16s_14s_30_4_1_U25   |network_mul_16s_14s_30_4_1   |        0|      1|  69|   1|
    |network_mul_16s_15s_30_4_1_U8    |network_mul_16s_15s_30_4_1   |        0|      1|  69|   1|
    |network_mul_16s_15s_30_4_1_U11   |network_mul_16s_15s_30_4_1   |        0|      1|  69|   1|
    |network_mul_16s_15s_30_4_1_U15   |network_mul_16s_15s_30_4_1   |        0|      1|  69|   1|
    |network_mul_16s_15s_30_4_1_U17   |network_mul_16s_15s_30_4_1   |        0|      1|  69|   1|
    |network_mul_16s_15s_30_4_1_U24   |network_mul_16s_15s_30_4_1   |        0|      1|  69|   1|
    |network_mul_16s_15s_30_4_1_U26   |network_mul_16s_15s_30_4_1   |        0|      1|  69|   1|
    +---------------------------------+-----------------------------+---------+-------+----+----+
    |Total                            |                             |        0|     21|1449|  21|
    +---------------------------------+-----------------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_349_p2             |     +    |      0|  0|  23|          16|          16|
    |grp_fu_350_p2             |     +    |      0|  0|  23|          16|          16|
    |grp_fu_351_p2             |     +    |      0|  0|  23|          16|          16|
    |grp_fu_352_p2             |     +    |      0|  0|  14|          10|          10|
    |grp_fu_353_p2             |     +    |      0|  0|  13|          11|          11|
    |grp_fu_354_p2             |     +    |      0|  0|  23|          16|          16|
    |grp_fu_355_p2             |     +    |      0|  0|  13|          11|          11|
    |grp_fu_356_p2             |     +    |      0|  0|  13|          11|          11|
    |grp_fu_357_p2             |     +    |      0|  0|  23|          16|          16|
    |grp_fu_358_p2             |     +    |      0|  0|  23|          16|          16|
    |grp_fu_359_p2             |     +    |      0|  0|  13|          11|          11|
    |grp_fu_360_p2             |     +    |      0|  0|  23|          16|          16|
    |grp_fu_361_p2             |     +    |      0|  0|  13|          11|          11|
    |grp_fu_362_p2             |     +    |      0|  0|  23|          16|          16|
    |grp_fu_363_p2             |     +    |      0|  0|  23|          16|          16|
    |grp_fu_364_p2             |     +    |      0|  0|  23|          16|          16|
    |grp_fu_365_p2             |     +    |      0|  0|  23|          16|          16|
    |grp_fu_366_p2             |     +    |      0|  0|  23|          16|          16|
    |grp_fu_367_p2             |     +    |      0|  0|  23|          16|          16|
    |grp_fu_368_p2             |     +    |      0|  0|  23|          16|          16|
    |grp_fu_369_p2             |     +    |      0|  0|  13|          11|          11|
    |grp_fu_370_p2             |     +    |      0|  0|  23|          16|          16|
    |grp_fu_371_p2             |     +    |      0|  0|  23|          16|          16|
    |grp_fu_372_p2             |     +    |      0|  0|  23|          16|          16|
    |grp_fu_373_p2             |     +    |      0|  0|  23|          16|          16|
    |grp_fu_374_p2             |     +    |      0|  0|  13|          11|          11|
    |grp_fu_375_p2             |     +    |      0|  0|  13|          11|          11|
    |grp_fu_376_p2             |     +    |      0|  0|  23|          16|          16|
    |grp_fu_377_p2             |     +    |      0|  0|  23|          16|          16|
    |tmp41_fu_7006_p2          |     -    |      0|  0|  13|          11|          11|
    |tmp7_fu_7028_p2           |     -    |      0|  0|  13|          11|          11|
    |exitcond2_fu_7034_p2      |   icmp   |      0|  0|  11|           5|           4|
    |exitcond3_fu_6976_p2      |   icmp   |      0|  0|  11|           5|           4|
    |tmp_111_0_0_1_fu_7074_p2  |    or    |      0|  0|   5|           5|           2|
    |tmp_111_0_0_s_fu_7045_p2  |    or    |      0|  0|   5|           5|           1|
    |tmp_111_1_0_s_fu_7188_p2  |    or    |      0|  0|   5|           5|           2|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 641|         465|         453|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  125|         27|    1|         27|
    |grp_fu_349_p0      |   15|          3|   16|         48|
    |grp_fu_349_p1      |   15|          3|   16|         48|
    |grp_fu_350_p0      |   15|          3|   16|         48|
    |grp_fu_350_p1      |   15|          3|   16|         48|
    |grp_fu_351_p0      |   15|          3|   16|         48|
    |grp_fu_351_p1      |   15|          3|   16|         48|
    |grp_fu_352_p0      |   15|          3|   10|         30|
    |grp_fu_352_p1      |   15|          3|   10|         30|
    |grp_fu_353_p0      |   15|          3|   11|         33|
    |grp_fu_353_p1      |   15|          3|   11|         33|
    |grp_fu_354_p0      |   21|          4|   16|         64|
    |grp_fu_354_p1      |   21|          4|   16|         64|
    |grp_fu_355_p0      |   15|          3|   11|         33|
    |grp_fu_355_p1      |   15|          3|   11|         33|
    |grp_fu_356_p0      |   15|          3|   11|         33|
    |grp_fu_356_p1      |   15|          3|   11|         33|
    |grp_fu_357_p0      |   21|          4|   16|         64|
    |grp_fu_357_p1      |   21|          4|   16|         64|
    |grp_fu_358_p0      |   15|          3|   16|         48|
    |grp_fu_358_p1      |   15|          3|   16|         48|
    |grp_fu_359_p0      |   15|          3|   11|         33|
    |grp_fu_359_p1      |   15|          3|   11|         33|
    |grp_fu_360_p0      |   21|          4|   16|         64|
    |grp_fu_360_p1      |   21|          4|   16|         64|
    |grp_fu_361_p0      |   15|          3|   11|         33|
    |grp_fu_361_p1      |   15|          3|   11|         33|
    |grp_fu_362_p0      |   15|          3|   16|         48|
    |grp_fu_362_p1      |   15|          3|   16|         48|
    |grp_fu_363_p0      |   21|          4|   16|         64|
    |grp_fu_363_p1      |   21|          4|   16|         64|
    |grp_fu_364_p0      |   21|          4|   16|         64|
    |grp_fu_364_p1      |   21|          4|   16|         64|
    |grp_fu_365_p0      |   15|          3|   16|         48|
    |grp_fu_365_p1      |   15|          3|   16|         48|
    |grp_fu_366_p0      |   15|          3|   16|         48|
    |grp_fu_366_p1      |   15|          3|   16|         48|
    |grp_fu_367_p0      |   15|          3|   16|         48|
    |grp_fu_367_p1      |   15|          3|   16|         48|
    |grp_fu_368_p0      |   21|          4|   16|         64|
    |grp_fu_368_p1      |   21|          4|   16|         64|
    |grp_fu_369_p0      |   15|          3|   11|         33|
    |grp_fu_369_p1      |   15|          3|   11|         33|
    |grp_fu_370_p0      |   15|          3|   16|         48|
    |grp_fu_370_p1      |   15|          3|   16|         48|
    |grp_fu_371_p0      |   21|          4|   16|         64|
    |grp_fu_371_p1      |   21|          4|   16|         64|
    |grp_fu_372_p0      |   21|          4|   16|         64|
    |grp_fu_372_p1      |   21|          4|   16|         64|
    |grp_fu_373_p0      |   15|          3|   16|         48|
    |grp_fu_373_p1      |   15|          3|   16|         48|
    |grp_fu_374_p0      |   15|          3|   11|         33|
    |grp_fu_374_p1      |   15|          3|   11|         33|
    |grp_fu_375_p0      |   15|          3|   11|         33|
    |grp_fu_375_p1      |   15|          3|   11|         33|
    |grp_fu_376_p0      |   21|          4|   16|         64|
    |grp_fu_376_p1      |   15|          3|   16|         48|
    |grp_fu_377_p0      |   21|          4|   16|         64|
    |grp_fu_377_p1      |   21|          4|   16|         64|
    |grp_fu_3861_p0     |   15|          3|   16|         48|
    |grp_fu_3863_p0     |   15|          3|   16|         48|
    |grp_fu_3867_p0     |   15|          3|   16|         48|
    |grp_fu_3867_p1     |   15|          3|   13|         39|
    |grp_fu_3868_p0     |   15|          3|   16|         48|
    |grp_fu_3869_p0     |   15|          3|   16|         48|
    |grp_fu_3871_p0     |   15|          3|   16|         48|
    |grp_fu_3874_p0     |   15|          3|   16|         48|
    |grp_fu_3874_p1     |   15|          3|   15|         45|
    |grp_fu_3875_p0     |   15|          3|   16|         48|
    |grp_fu_3876_p0     |   15|          3|   16|         48|
    |grp_fu_3878_p0     |   15|          3|   16|         48|
    |grp_fu_3880_p0     |   15|          3|   16|         48|
    |grp_fu_3880_p1     |   15|          3|   14|         42|
    |grp_fu_3882_p0     |   15|          3|   16|         48|
    |grp_fu_3882_p1     |   15|          3|   14|         42|
    |grp_fu_3883_p0     |   15|          3|   16|         48|
    |grp_fu_3886_p0     |   15|          3|   16|         48|
    |grp_fu_3886_p1     |   15|          3|   14|         42|
    |grp_fu_3888_p0     |   15|          3|   16|         48|
    |grp_fu_3888_p1     |   15|          3|   15|         45|
    |input_r_address0   |   56|         13|   14|        182|
    |input_r_address1   |   56|         13|   14|        182|
    |output_r_address0  |   27|          5|   14|         70|
    |reg_1620           |   15|          3|   10|         30|
    |reg_2394           |   41|          8|   16|        128|
    |reg_2398           |   21|          4|   16|         64|
    |reg_2669           |   38|          7|   16|        112|
    |reg_2673           |   21|          4|   16|         64|
    |reg_2677           |   15|          3|   16|         48|
    |reg_326            |   15|          3|   10|         30|
    |reg_337            |   21|          4|   11|         44|
    |reg_6902           |    9|          2|   16|         32|
    |reg_6907           |    9|          2|   16|         32|
    |reg_6912           |    9|          2|   16|         32|
    |reg_6921           |    9|          2|   16|         32|
    |reg_936            |   41|          8|   16|        128|
    |reg_940            |   44|          9|   16|        144|
    +-------------------+-----+-----------+-----+-----------+
    |Total              | 1871|        375| 1411|       5168|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  26|   0|   26|          0|
    |input_load_213_reg_8025      |  16|   0|   16|          0|
    |out_h_4_reg_528              |   5|   0|    5|          0|
    |reg_1620                     |  10|   0|   10|          0|
    |reg_2394                     |  16|   0|   16|          0|
    |reg_2398                     |  16|   0|   16|          0|
    |reg_2669                     |  16|   0|   16|          0|
    |reg_2673                     |  16|   0|   16|          0|
    |reg_2677                     |  16|   0|   16|          0|
    |reg_326                      |  10|   0|   10|          0|
    |reg_337                      |  11|   0|   11|          0|
    |reg_6898                     |  16|   0|   16|          0|
    |reg_6902                     |  16|   0|   16|          0|
    |reg_6907                     |  16|   0|   16|          0|
    |reg_6912                     |  16|   0|   16|          0|
    |reg_6917                     |  16|   0|   16|          0|
    |reg_6921                     |  16|   0|   16|          0|
    |reg_6926                     |  16|   0|   16|          0|
    |reg_6932                     |  14|   0|   14|          0|
    |reg_6936                     |  16|   0|   16|          0|
    |reg_6942                     |  16|   0|   16|          0|
    |reg_6948                     |  15|   0|   15|          0|
    |reg_6952                     |  15|   0|   15|          0|
    |reg_6956                     |  16|   0|   16|          0|
    |reg_6962                     |  16|   0|   16|          0|
    |reg_6968                     |  14|   0|   14|          0|
    |reg_6972                     |  14|   0|   14|          0|
    |reg_936                      |  16|   0|   16|          0|
    |reg_940                      |  16|   0|   16|          0|
    |tmp41_reg_7782               |  10|   0|   11|          1|
    |tmp5_0_1_reg_769             |  11|   0|   11|          0|
    |tmp7_reg_7800                |   9|   0|   11|          2|
    |tmp_105_1_reg_2402           |  11|   0|   11|          0|
    |tmp_105_3_reg_2408           |  11|   0|   11|          0|
    |tmp_111_0_0_1_cast_reg_7845  |   4|   0|   11|          7|
    |tmp_111_0_0_1_reg_7839       |   4|   0|    5|          1|
    |tmp_111_0_0_cast_reg_7823    |   4|   0|   11|          7|
    |tmp_111_0_0_s_reg_7817       |   4|   0|    5|          1|
    |tmp_111_1_0_1_cast_reg_7902  |   6|   0|   11|          5|
    |tmp_111_1_0_cast_reg_7923    |   3|   0|   11|          8|
    |tmp_111_1_0_s_reg_7917       |   3|   0|    5|          2|
    |tmp_111_2_0_2_cast_reg_7984  |   6|   0|   11|          5|
    |tmp_112_3_1_1_reg_2885       |  11|   0|   11|          0|
    |tmp_121_1_1_reg_8092         |  16|   0|   16|          0|
    |tmp_121_2_0_1_reg_8163       |  16|   0|   16|          0|
    |tmp_121_2_1_1_reg_8213       |  16|   0|   16|          0|
    |tmp_121_2_1_reg_8168         |  16|   0|   16|          0|
    |tmp_121_2_reg_8158           |  16|   0|   16|          0|
    |tmp_42_reg_7795              |   9|   0|   10|          1|
    |tmp_45_reg_8015              |  13|   0|   13|          0|
    |tmp_49_reg_8193              |  14|   0|   14|          0|
    |tmp_50_reg_8056              |  13|   0|   13|          0|
    |tmp_51_reg_8133              |  15|   0|   15|          0|
    |tmp_53_cast_reg_7811         |   5|   0|   11|          6|
    |tmp_56_reg_8077              |  13|   0|   13|          0|
    |tmp_57_reg_8173              |  15|   0|   15|          0|
    |tmp_58_reg_8198              |  15|   0|   15|          0|
    |tmp_60_reg_8218              |  14|   0|   14|          0|
    |tmp_61_reg_8188              |  13|   0|   13|          0|
    |tmp_63_reg_8223              |  15|   0|   15|          0|
    |tmp_72_reg_7944              |  16|   0|   16|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 785|   0|  831|         46|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_start           |  in |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_done            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_idle            | out |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|ap_ready           | out |    1| ap_ctrl_hs | depthwise_conv2d_fix | return value |
|input_r_address0   | out |   14|  ap_memory |        input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |        input_r       |     array    |
|input_r_address1   | out |   14|  ap_memory |        input_r       |     array    |
|input_r_ce1        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q1         |  in |   16|  ap_memory |        input_r       |     array    |
|output_r_address0  | out |   14|  ap_memory |       output_r       |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

