
FreeRTO_test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000477c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  0800494c  0800494c  0001494c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004a4c  08004a4c  00020074  2**0
                  CONTENTS
  4 .ARM          00000008  08004a4c  08004a4c  00014a4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004a54  08004a54  00020074  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004a54  08004a54  00014a54  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004a58  08004a58  00014a58  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000074  20000000  08004a5c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000040d0  20000074  08004ad0  00020074  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004144  08004ad0  00024144  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020074  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015179  00000000  00000000  000200a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002e1e  00000000  00000000  0003521d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001190  00000000  00000000  00038040  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001068  00000000  00000000  000391d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024678  00000000  00000000  0003a238  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013d17  00000000  00000000  0005e8b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000dab8b  00000000  00000000  000725c7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0014d152  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004f58  00000000  00000000  0014d1a4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000074 	.word	0x20000074
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08004934 	.word	0x08004934

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000078 	.word	0x20000078
 800020c:	08004934 	.word	0x08004934

08000210 <__aeabi_uldivmod>:
 8000210:	b953      	cbnz	r3, 8000228 <__aeabi_uldivmod+0x18>
 8000212:	b94a      	cbnz	r2, 8000228 <__aeabi_uldivmod+0x18>
 8000214:	2900      	cmp	r1, #0
 8000216:	bf08      	it	eq
 8000218:	2800      	cmpeq	r0, #0
 800021a:	bf1c      	itt	ne
 800021c:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000220:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000224:	f000 b974 	b.w	8000510 <__aeabi_idiv0>
 8000228:	f1ad 0c08 	sub.w	ip, sp, #8
 800022c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000230:	f000 f806 	bl	8000240 <__udivmoddi4>
 8000234:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000238:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800023c:	b004      	add	sp, #16
 800023e:	4770      	bx	lr

08000240 <__udivmoddi4>:
 8000240:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000244:	9d08      	ldr	r5, [sp, #32]
 8000246:	4604      	mov	r4, r0
 8000248:	468e      	mov	lr, r1
 800024a:	2b00      	cmp	r3, #0
 800024c:	d14d      	bne.n	80002ea <__udivmoddi4+0xaa>
 800024e:	428a      	cmp	r2, r1
 8000250:	4694      	mov	ip, r2
 8000252:	d969      	bls.n	8000328 <__udivmoddi4+0xe8>
 8000254:	fab2 f282 	clz	r2, r2
 8000258:	b152      	cbz	r2, 8000270 <__udivmoddi4+0x30>
 800025a:	fa01 f302 	lsl.w	r3, r1, r2
 800025e:	f1c2 0120 	rsb	r1, r2, #32
 8000262:	fa20 f101 	lsr.w	r1, r0, r1
 8000266:	fa0c fc02 	lsl.w	ip, ip, r2
 800026a:	ea41 0e03 	orr.w	lr, r1, r3
 800026e:	4094      	lsls	r4, r2
 8000270:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000274:	0c21      	lsrs	r1, r4, #16
 8000276:	fbbe f6f8 	udiv	r6, lr, r8
 800027a:	fa1f f78c 	uxth.w	r7, ip
 800027e:	fb08 e316 	mls	r3, r8, r6, lr
 8000282:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000286:	fb06 f107 	mul.w	r1, r6, r7
 800028a:	4299      	cmp	r1, r3
 800028c:	d90a      	bls.n	80002a4 <__udivmoddi4+0x64>
 800028e:	eb1c 0303 	adds.w	r3, ip, r3
 8000292:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000296:	f080 811f 	bcs.w	80004d8 <__udivmoddi4+0x298>
 800029a:	4299      	cmp	r1, r3
 800029c:	f240 811c 	bls.w	80004d8 <__udivmoddi4+0x298>
 80002a0:	3e02      	subs	r6, #2
 80002a2:	4463      	add	r3, ip
 80002a4:	1a5b      	subs	r3, r3, r1
 80002a6:	b2a4      	uxth	r4, r4
 80002a8:	fbb3 f0f8 	udiv	r0, r3, r8
 80002ac:	fb08 3310 	mls	r3, r8, r0, r3
 80002b0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002b4:	fb00 f707 	mul.w	r7, r0, r7
 80002b8:	42a7      	cmp	r7, r4
 80002ba:	d90a      	bls.n	80002d2 <__udivmoddi4+0x92>
 80002bc:	eb1c 0404 	adds.w	r4, ip, r4
 80002c0:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 80002c4:	f080 810a 	bcs.w	80004dc <__udivmoddi4+0x29c>
 80002c8:	42a7      	cmp	r7, r4
 80002ca:	f240 8107 	bls.w	80004dc <__udivmoddi4+0x29c>
 80002ce:	4464      	add	r4, ip
 80002d0:	3802      	subs	r0, #2
 80002d2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80002d6:	1be4      	subs	r4, r4, r7
 80002d8:	2600      	movs	r6, #0
 80002da:	b11d      	cbz	r5, 80002e4 <__udivmoddi4+0xa4>
 80002dc:	40d4      	lsrs	r4, r2
 80002de:	2300      	movs	r3, #0
 80002e0:	e9c5 4300 	strd	r4, r3, [r5]
 80002e4:	4631      	mov	r1, r6
 80002e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0xc2>
 80002ee:	2d00      	cmp	r5, #0
 80002f0:	f000 80ef 	beq.w	80004d2 <__udivmoddi4+0x292>
 80002f4:	2600      	movs	r6, #0
 80002f6:	e9c5 0100 	strd	r0, r1, [r5]
 80002fa:	4630      	mov	r0, r6
 80002fc:	4631      	mov	r1, r6
 80002fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000302:	fab3 f683 	clz	r6, r3
 8000306:	2e00      	cmp	r6, #0
 8000308:	d14a      	bne.n	80003a0 <__udivmoddi4+0x160>
 800030a:	428b      	cmp	r3, r1
 800030c:	d302      	bcc.n	8000314 <__udivmoddi4+0xd4>
 800030e:	4282      	cmp	r2, r0
 8000310:	f200 80f9 	bhi.w	8000506 <__udivmoddi4+0x2c6>
 8000314:	1a84      	subs	r4, r0, r2
 8000316:	eb61 0303 	sbc.w	r3, r1, r3
 800031a:	2001      	movs	r0, #1
 800031c:	469e      	mov	lr, r3
 800031e:	2d00      	cmp	r5, #0
 8000320:	d0e0      	beq.n	80002e4 <__udivmoddi4+0xa4>
 8000322:	e9c5 4e00 	strd	r4, lr, [r5]
 8000326:	e7dd      	b.n	80002e4 <__udivmoddi4+0xa4>
 8000328:	b902      	cbnz	r2, 800032c <__udivmoddi4+0xec>
 800032a:	deff      	udf	#255	; 0xff
 800032c:	fab2 f282 	clz	r2, r2
 8000330:	2a00      	cmp	r2, #0
 8000332:	f040 8092 	bne.w	800045a <__udivmoddi4+0x21a>
 8000336:	eba1 010c 	sub.w	r1, r1, ip
 800033a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800033e:	fa1f fe8c 	uxth.w	lr, ip
 8000342:	2601      	movs	r6, #1
 8000344:	0c20      	lsrs	r0, r4, #16
 8000346:	fbb1 f3f7 	udiv	r3, r1, r7
 800034a:	fb07 1113 	mls	r1, r7, r3, r1
 800034e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000352:	fb0e f003 	mul.w	r0, lr, r3
 8000356:	4288      	cmp	r0, r1
 8000358:	d908      	bls.n	800036c <__udivmoddi4+0x12c>
 800035a:	eb1c 0101 	adds.w	r1, ip, r1
 800035e:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000362:	d202      	bcs.n	800036a <__udivmoddi4+0x12a>
 8000364:	4288      	cmp	r0, r1
 8000366:	f200 80cb 	bhi.w	8000500 <__udivmoddi4+0x2c0>
 800036a:	4643      	mov	r3, r8
 800036c:	1a09      	subs	r1, r1, r0
 800036e:	b2a4      	uxth	r4, r4
 8000370:	fbb1 f0f7 	udiv	r0, r1, r7
 8000374:	fb07 1110 	mls	r1, r7, r0, r1
 8000378:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800037c:	fb0e fe00 	mul.w	lr, lr, r0
 8000380:	45a6      	cmp	lr, r4
 8000382:	d908      	bls.n	8000396 <__udivmoddi4+0x156>
 8000384:	eb1c 0404 	adds.w	r4, ip, r4
 8000388:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 800038c:	d202      	bcs.n	8000394 <__udivmoddi4+0x154>
 800038e:	45a6      	cmp	lr, r4
 8000390:	f200 80bb 	bhi.w	800050a <__udivmoddi4+0x2ca>
 8000394:	4608      	mov	r0, r1
 8000396:	eba4 040e 	sub.w	r4, r4, lr
 800039a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800039e:	e79c      	b.n	80002da <__udivmoddi4+0x9a>
 80003a0:	f1c6 0720 	rsb	r7, r6, #32
 80003a4:	40b3      	lsls	r3, r6
 80003a6:	fa22 fc07 	lsr.w	ip, r2, r7
 80003aa:	ea4c 0c03 	orr.w	ip, ip, r3
 80003ae:	fa20 f407 	lsr.w	r4, r0, r7
 80003b2:	fa01 f306 	lsl.w	r3, r1, r6
 80003b6:	431c      	orrs	r4, r3
 80003b8:	40f9      	lsrs	r1, r7
 80003ba:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003be:	fa00 f306 	lsl.w	r3, r0, r6
 80003c2:	fbb1 f8f9 	udiv	r8, r1, r9
 80003c6:	0c20      	lsrs	r0, r4, #16
 80003c8:	fa1f fe8c 	uxth.w	lr, ip
 80003cc:	fb09 1118 	mls	r1, r9, r8, r1
 80003d0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003d4:	fb08 f00e 	mul.w	r0, r8, lr
 80003d8:	4288      	cmp	r0, r1
 80003da:	fa02 f206 	lsl.w	r2, r2, r6
 80003de:	d90b      	bls.n	80003f8 <__udivmoddi4+0x1b8>
 80003e0:	eb1c 0101 	adds.w	r1, ip, r1
 80003e4:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 80003e8:	f080 8088 	bcs.w	80004fc <__udivmoddi4+0x2bc>
 80003ec:	4288      	cmp	r0, r1
 80003ee:	f240 8085 	bls.w	80004fc <__udivmoddi4+0x2bc>
 80003f2:	f1a8 0802 	sub.w	r8, r8, #2
 80003f6:	4461      	add	r1, ip
 80003f8:	1a09      	subs	r1, r1, r0
 80003fa:	b2a4      	uxth	r4, r4
 80003fc:	fbb1 f0f9 	udiv	r0, r1, r9
 8000400:	fb09 1110 	mls	r1, r9, r0, r1
 8000404:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000408:	fb00 fe0e 	mul.w	lr, r0, lr
 800040c:	458e      	cmp	lr, r1
 800040e:	d908      	bls.n	8000422 <__udivmoddi4+0x1e2>
 8000410:	eb1c 0101 	adds.w	r1, ip, r1
 8000414:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000418:	d26c      	bcs.n	80004f4 <__udivmoddi4+0x2b4>
 800041a:	458e      	cmp	lr, r1
 800041c:	d96a      	bls.n	80004f4 <__udivmoddi4+0x2b4>
 800041e:	3802      	subs	r0, #2
 8000420:	4461      	add	r1, ip
 8000422:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000426:	fba0 9402 	umull	r9, r4, r0, r2
 800042a:	eba1 010e 	sub.w	r1, r1, lr
 800042e:	42a1      	cmp	r1, r4
 8000430:	46c8      	mov	r8, r9
 8000432:	46a6      	mov	lr, r4
 8000434:	d356      	bcc.n	80004e4 <__udivmoddi4+0x2a4>
 8000436:	d053      	beq.n	80004e0 <__udivmoddi4+0x2a0>
 8000438:	b15d      	cbz	r5, 8000452 <__udivmoddi4+0x212>
 800043a:	ebb3 0208 	subs.w	r2, r3, r8
 800043e:	eb61 010e 	sbc.w	r1, r1, lr
 8000442:	fa01 f707 	lsl.w	r7, r1, r7
 8000446:	fa22 f306 	lsr.w	r3, r2, r6
 800044a:	40f1      	lsrs	r1, r6
 800044c:	431f      	orrs	r7, r3
 800044e:	e9c5 7100 	strd	r7, r1, [r5]
 8000452:	2600      	movs	r6, #0
 8000454:	4631      	mov	r1, r6
 8000456:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800045a:	f1c2 0320 	rsb	r3, r2, #32
 800045e:	40d8      	lsrs	r0, r3
 8000460:	fa0c fc02 	lsl.w	ip, ip, r2
 8000464:	fa21 f303 	lsr.w	r3, r1, r3
 8000468:	4091      	lsls	r1, r2
 800046a:	4301      	orrs	r1, r0
 800046c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000470:	fa1f fe8c 	uxth.w	lr, ip
 8000474:	fbb3 f0f7 	udiv	r0, r3, r7
 8000478:	fb07 3610 	mls	r6, r7, r0, r3
 800047c:	0c0b      	lsrs	r3, r1, #16
 800047e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000482:	fb00 f60e 	mul.w	r6, r0, lr
 8000486:	429e      	cmp	r6, r3
 8000488:	fa04 f402 	lsl.w	r4, r4, r2
 800048c:	d908      	bls.n	80004a0 <__udivmoddi4+0x260>
 800048e:	eb1c 0303 	adds.w	r3, ip, r3
 8000492:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000496:	d22f      	bcs.n	80004f8 <__udivmoddi4+0x2b8>
 8000498:	429e      	cmp	r6, r3
 800049a:	d92d      	bls.n	80004f8 <__udivmoddi4+0x2b8>
 800049c:	3802      	subs	r0, #2
 800049e:	4463      	add	r3, ip
 80004a0:	1b9b      	subs	r3, r3, r6
 80004a2:	b289      	uxth	r1, r1
 80004a4:	fbb3 f6f7 	udiv	r6, r3, r7
 80004a8:	fb07 3316 	mls	r3, r7, r6, r3
 80004ac:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004b0:	fb06 f30e 	mul.w	r3, r6, lr
 80004b4:	428b      	cmp	r3, r1
 80004b6:	d908      	bls.n	80004ca <__udivmoddi4+0x28a>
 80004b8:	eb1c 0101 	adds.w	r1, ip, r1
 80004bc:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 80004c0:	d216      	bcs.n	80004f0 <__udivmoddi4+0x2b0>
 80004c2:	428b      	cmp	r3, r1
 80004c4:	d914      	bls.n	80004f0 <__udivmoddi4+0x2b0>
 80004c6:	3e02      	subs	r6, #2
 80004c8:	4461      	add	r1, ip
 80004ca:	1ac9      	subs	r1, r1, r3
 80004cc:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80004d0:	e738      	b.n	8000344 <__udivmoddi4+0x104>
 80004d2:	462e      	mov	r6, r5
 80004d4:	4628      	mov	r0, r5
 80004d6:	e705      	b.n	80002e4 <__udivmoddi4+0xa4>
 80004d8:	4606      	mov	r6, r0
 80004da:	e6e3      	b.n	80002a4 <__udivmoddi4+0x64>
 80004dc:	4618      	mov	r0, r3
 80004de:	e6f8      	b.n	80002d2 <__udivmoddi4+0x92>
 80004e0:	454b      	cmp	r3, r9
 80004e2:	d2a9      	bcs.n	8000438 <__udivmoddi4+0x1f8>
 80004e4:	ebb9 0802 	subs.w	r8, r9, r2
 80004e8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004ec:	3801      	subs	r0, #1
 80004ee:	e7a3      	b.n	8000438 <__udivmoddi4+0x1f8>
 80004f0:	4646      	mov	r6, r8
 80004f2:	e7ea      	b.n	80004ca <__udivmoddi4+0x28a>
 80004f4:	4620      	mov	r0, r4
 80004f6:	e794      	b.n	8000422 <__udivmoddi4+0x1e2>
 80004f8:	4640      	mov	r0, r8
 80004fa:	e7d1      	b.n	80004a0 <__udivmoddi4+0x260>
 80004fc:	46d0      	mov	r8, sl
 80004fe:	e77b      	b.n	80003f8 <__udivmoddi4+0x1b8>
 8000500:	3b02      	subs	r3, #2
 8000502:	4461      	add	r1, ip
 8000504:	e732      	b.n	800036c <__udivmoddi4+0x12c>
 8000506:	4630      	mov	r0, r6
 8000508:	e709      	b.n	800031e <__udivmoddi4+0xde>
 800050a:	4464      	add	r4, ip
 800050c:	3802      	subs	r0, #2
 800050e:	e742      	b.n	8000396 <__udivmoddi4+0x156>

08000510 <__aeabi_idiv0>:
 8000510:	4770      	bx	lr
 8000512:	bf00      	nop

08000514 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000514:	b480      	push	{r7}
 8000516:	b085      	sub	sp, #20
 8000518:	af00      	add	r7, sp, #0
 800051a:	60f8      	str	r0, [r7, #12]
 800051c:	60b9      	str	r1, [r7, #8]
 800051e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000520:	68fb      	ldr	r3, [r7, #12]
 8000522:	4a07      	ldr	r2, [pc, #28]	; (8000540 <vApplicationGetIdleTaskMemory+0x2c>)
 8000524:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000526:	68bb      	ldr	r3, [r7, #8]
 8000528:	4a06      	ldr	r2, [pc, #24]	; (8000544 <vApplicationGetIdleTaskMemory+0x30>)
 800052a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	2280      	movs	r2, #128	; 0x80
 8000530:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000532:	bf00      	nop
 8000534:	3714      	adds	r7, #20
 8000536:	46bd      	mov	sp, r7
 8000538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053c:	4770      	bx	lr
 800053e:	bf00      	nop
 8000540:	20000090 	.word	0x20000090
 8000544:	20000144 	.word	0x20000144

08000548 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000548:	b480      	push	{r7}
 800054a:	b083      	sub	sp, #12
 800054c:	af00      	add	r7, sp, #0
 800054e:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000550:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000554:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000558:	f003 0301 	and.w	r3, r3, #1
 800055c:	2b00      	cmp	r3, #0
 800055e:	d013      	beq.n	8000588 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000560:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000564:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000568:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800056c:	2b00      	cmp	r3, #0
 800056e:	d00b      	beq.n	8000588 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000570:	e000      	b.n	8000574 <ITM_SendChar+0x2c>
    {
      __NOP();
 8000572:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8000574:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	2b00      	cmp	r3, #0
 800057c:	d0f9      	beq.n	8000572 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800057e:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000582:	687a      	ldr	r2, [r7, #4]
 8000584:	b2d2      	uxtb	r2, r2
 8000586:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8000588:	687b      	ldr	r3, [r7, #4]
}
 800058a:	4618      	mov	r0, r3
 800058c:	370c      	adds	r7, #12
 800058e:	46bd      	mov	sp, r7
 8000590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000594:	4770      	bx	lr
	...

08000598 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000598:	b5b0      	push	{r4, r5, r7, lr}
 800059a:	b08e      	sub	sp, #56	; 0x38
 800059c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800059e:	f000 fb55 	bl	8000c4c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005a2:	f000 f84f 	bl	8000644 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005a6:	f000 f8e5 	bl	8000774 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005aa:	f000 f8b9 	bl	8000720 <MX_USART2_UART_Init>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of Task1 */
  osThreadDef(Task1, StartDefaultTask, osPriorityLow, 0, 128);
 80005ae:	4b13      	ldr	r3, [pc, #76]	; (80005fc <main+0x64>)
 80005b0:	f107 041c 	add.w	r4, r7, #28
 80005b4:	461d      	mov	r5, r3
 80005b6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005b8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005ba:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005be:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task1Handle = osThreadCreate(osThread(Task1), NULL);
 80005c2:	f107 031c 	add.w	r3, r7, #28
 80005c6:	2100      	movs	r1, #0
 80005c8:	4618      	mov	r0, r3
 80005ca:	f002 f9ba 	bl	8002942 <osThreadCreate>
 80005ce:	4603      	mov	r3, r0
 80005d0:	4a0b      	ldr	r2, [pc, #44]	; (8000600 <main+0x68>)
 80005d2:	6013      	str	r3, [r2, #0]

  /* definition and creation of Task2 */
  osThreadDef(Task2, StartTask02, osPriorityNormal, 0, 128);
 80005d4:	4b0b      	ldr	r3, [pc, #44]	; (8000604 <main+0x6c>)
 80005d6:	463c      	mov	r4, r7
 80005d8:	461d      	mov	r5, r3
 80005da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005de:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005e2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  Task2Handle = osThreadCreate(osThread(Task2), NULL);
 80005e6:	463b      	mov	r3, r7
 80005e8:	2100      	movs	r1, #0
 80005ea:	4618      	mov	r0, r3
 80005ec:	f002 f9a9 	bl	8002942 <osThreadCreate>
 80005f0:	4603      	mov	r3, r0
 80005f2:	4a05      	ldr	r2, [pc, #20]	; (8000608 <main+0x70>)
 80005f4:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 80005f6:	f002 f99d 	bl	8002934 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80005fa:	e7fe      	b.n	80005fa <main+0x62>
 80005fc:	0800495c 	.word	0x0800495c
 8000600:	20000388 	.word	0x20000388
 8000604:	08004978 	.word	0x08004978
 8000608:	2000038c 	.word	0x2000038c

0800060c <_write>:
  }
  /* USER CODE END 3 */
}

int _write(int file, char *ptr, int len)
{
 800060c:	b580      	push	{r7, lr}
 800060e:	b086      	sub	sp, #24
 8000610:	af00      	add	r7, sp, #0
 8000612:	60f8      	str	r0, [r7, #12]
 8000614:	60b9      	str	r1, [r7, #8]
 8000616:	607a      	str	r2, [r7, #4]
(void)file;
int DataIdx;

for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000618:	2300      	movs	r3, #0
 800061a:	617b      	str	r3, [r7, #20]
 800061c:	e009      	b.n	8000632 <_write+0x26>
{
  ITM_SendChar(*ptr++);
 800061e:	68bb      	ldr	r3, [r7, #8]
 8000620:	1c5a      	adds	r2, r3, #1
 8000622:	60ba      	str	r2, [r7, #8]
 8000624:	781b      	ldrb	r3, [r3, #0]
 8000626:	4618      	mov	r0, r3
 8000628:	f7ff ff8e 	bl	8000548 <ITM_SendChar>
for (DataIdx = 0; DataIdx < len; DataIdx++)
 800062c:	697b      	ldr	r3, [r7, #20]
 800062e:	3301      	adds	r3, #1
 8000630:	617b      	str	r3, [r7, #20]
 8000632:	697a      	ldr	r2, [r7, #20]
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	429a      	cmp	r2, r3
 8000638:	dbf1      	blt.n	800061e <_write+0x12>
}
return len;
 800063a:	687b      	ldr	r3, [r7, #4]
}
 800063c:	4618      	mov	r0, r3
 800063e:	3718      	adds	r7, #24
 8000640:	46bd      	mov	sp, r7
 8000642:	bd80      	pop	{r7, pc}

08000644 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b094      	sub	sp, #80	; 0x50
 8000648:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800064a:	f107 031c 	add.w	r3, r7, #28
 800064e:	2234      	movs	r2, #52	; 0x34
 8000650:	2100      	movs	r1, #0
 8000652:	4618      	mov	r0, r3
 8000654:	f003 fcf5 	bl	8004042 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000658:	f107 0308 	add.w	r3, r7, #8
 800065c:	2200      	movs	r2, #0
 800065e:	601a      	str	r2, [r3, #0]
 8000660:	605a      	str	r2, [r3, #4]
 8000662:	609a      	str	r2, [r3, #8]
 8000664:	60da      	str	r2, [r3, #12]
 8000666:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000668:	2300      	movs	r3, #0
 800066a:	607b      	str	r3, [r7, #4]
 800066c:	4b2a      	ldr	r3, [pc, #168]	; (8000718 <SystemClock_Config+0xd4>)
 800066e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000670:	4a29      	ldr	r2, [pc, #164]	; (8000718 <SystemClock_Config+0xd4>)
 8000672:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000676:	6413      	str	r3, [r2, #64]	; 0x40
 8000678:	4b27      	ldr	r3, [pc, #156]	; (8000718 <SystemClock_Config+0xd4>)
 800067a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800067c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000680:	607b      	str	r3, [r7, #4]
 8000682:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000684:	2300      	movs	r3, #0
 8000686:	603b      	str	r3, [r7, #0]
 8000688:	4b24      	ldr	r3, [pc, #144]	; (800071c <SystemClock_Config+0xd8>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000690:	4a22      	ldr	r2, [pc, #136]	; (800071c <SystemClock_Config+0xd8>)
 8000692:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000696:	6013      	str	r3, [r2, #0]
 8000698:	4b20      	ldr	r3, [pc, #128]	; (800071c <SystemClock_Config+0xd8>)
 800069a:	681b      	ldr	r3, [r3, #0]
 800069c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80006a0:	603b      	str	r3, [r7, #0]
 80006a2:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006a4:	2302      	movs	r3, #2
 80006a6:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006a8:	2301      	movs	r3, #1
 80006aa:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006ac:	2310      	movs	r3, #16
 80006ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006b0:	2302      	movs	r3, #2
 80006b2:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006b4:	2300      	movs	r3, #0
 80006b6:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80006b8:	2310      	movs	r3, #16
 80006ba:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80006bc:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80006c0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80006c2:	2304      	movs	r3, #4
 80006c4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80006c6:	2302      	movs	r3, #2
 80006c8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006ca:	2302      	movs	r3, #2
 80006cc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006ce:	f107 031c 	add.w	r3, r7, #28
 80006d2:	4618      	mov	r0, r3
 80006d4:	f001 f908 	bl	80018e8 <HAL_RCC_OscConfig>
 80006d8:	4603      	mov	r3, r0
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d001      	beq.n	80006e2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 80006de:	f000 f8e5 	bl	80008ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006e2:	230f      	movs	r3, #15
 80006e4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006e6:	2302      	movs	r3, #2
 80006e8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006ea:	2300      	movs	r3, #0
 80006ec:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80006ee:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006f2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006f4:	2300      	movs	r3, #0
 80006f6:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006f8:	f107 0308 	add.w	r3, r7, #8
 80006fc:	2102      	movs	r1, #2
 80006fe:	4618      	mov	r0, r3
 8000700:	f000 fd76 	bl	80011f0 <HAL_RCC_ClockConfig>
 8000704:	4603      	mov	r3, r0
 8000706:	2b00      	cmp	r3, #0
 8000708:	d001      	beq.n	800070e <SystemClock_Config+0xca>
  {
    Error_Handler();
 800070a:	f000 f8cf 	bl	80008ac <Error_Handler>
  }
}
 800070e:	bf00      	nop
 8000710:	3750      	adds	r7, #80	; 0x50
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	40023800 	.word	0x40023800
 800071c:	40007000 	.word	0x40007000

08000720 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000720:	b580      	push	{r7, lr}
 8000722:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000724:	4b11      	ldr	r3, [pc, #68]	; (800076c <MX_USART2_UART_Init+0x4c>)
 8000726:	4a12      	ldr	r2, [pc, #72]	; (8000770 <MX_USART2_UART_Init+0x50>)
 8000728:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800072a:	4b10      	ldr	r3, [pc, #64]	; (800076c <MX_USART2_UART_Init+0x4c>)
 800072c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000730:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000732:	4b0e      	ldr	r3, [pc, #56]	; (800076c <MX_USART2_UART_Init+0x4c>)
 8000734:	2200      	movs	r2, #0
 8000736:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000738:	4b0c      	ldr	r3, [pc, #48]	; (800076c <MX_USART2_UART_Init+0x4c>)
 800073a:	2200      	movs	r2, #0
 800073c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800073e:	4b0b      	ldr	r3, [pc, #44]	; (800076c <MX_USART2_UART_Init+0x4c>)
 8000740:	2200      	movs	r2, #0
 8000742:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000744:	4b09      	ldr	r3, [pc, #36]	; (800076c <MX_USART2_UART_Init+0x4c>)
 8000746:	220c      	movs	r2, #12
 8000748:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800074a:	4b08      	ldr	r3, [pc, #32]	; (800076c <MX_USART2_UART_Init+0x4c>)
 800074c:	2200      	movs	r2, #0
 800074e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000750:	4b06      	ldr	r3, [pc, #24]	; (800076c <MX_USART2_UART_Init+0x4c>)
 8000752:	2200      	movs	r2, #0
 8000754:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000756:	4805      	ldr	r0, [pc, #20]	; (800076c <MX_USART2_UART_Init+0x4c>)
 8000758:	f001 fe12 	bl	8002380 <HAL_UART_Init>
 800075c:	4603      	mov	r3, r0
 800075e:	2b00      	cmp	r3, #0
 8000760:	d001      	beq.n	8000766 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000762:	f000 f8a3 	bl	80008ac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000766:	bf00      	nop
 8000768:	bd80      	pop	{r7, pc}
 800076a:	bf00      	nop
 800076c:	20000344 	.word	0x20000344
 8000770:	40004400 	.word	0x40004400

08000774 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000774:	b580      	push	{r7, lr}
 8000776:	b08a      	sub	sp, #40	; 0x28
 8000778:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800077a:	f107 0314 	add.w	r3, r7, #20
 800077e:	2200      	movs	r2, #0
 8000780:	601a      	str	r2, [r3, #0]
 8000782:	605a      	str	r2, [r3, #4]
 8000784:	609a      	str	r2, [r3, #8]
 8000786:	60da      	str	r2, [r3, #12]
 8000788:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800078a:	2300      	movs	r3, #0
 800078c:	613b      	str	r3, [r7, #16]
 800078e:	4b2d      	ldr	r3, [pc, #180]	; (8000844 <MX_GPIO_Init+0xd0>)
 8000790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000792:	4a2c      	ldr	r2, [pc, #176]	; (8000844 <MX_GPIO_Init+0xd0>)
 8000794:	f043 0304 	orr.w	r3, r3, #4
 8000798:	6313      	str	r3, [r2, #48]	; 0x30
 800079a:	4b2a      	ldr	r3, [pc, #168]	; (8000844 <MX_GPIO_Init+0xd0>)
 800079c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800079e:	f003 0304 	and.w	r3, r3, #4
 80007a2:	613b      	str	r3, [r7, #16]
 80007a4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80007a6:	2300      	movs	r3, #0
 80007a8:	60fb      	str	r3, [r7, #12]
 80007aa:	4b26      	ldr	r3, [pc, #152]	; (8000844 <MX_GPIO_Init+0xd0>)
 80007ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ae:	4a25      	ldr	r2, [pc, #148]	; (8000844 <MX_GPIO_Init+0xd0>)
 80007b0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80007b4:	6313      	str	r3, [r2, #48]	; 0x30
 80007b6:	4b23      	ldr	r3, [pc, #140]	; (8000844 <MX_GPIO_Init+0xd0>)
 80007b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80007be:	60fb      	str	r3, [r7, #12]
 80007c0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80007c2:	2300      	movs	r3, #0
 80007c4:	60bb      	str	r3, [r7, #8]
 80007c6:	4b1f      	ldr	r3, [pc, #124]	; (8000844 <MX_GPIO_Init+0xd0>)
 80007c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ca:	4a1e      	ldr	r2, [pc, #120]	; (8000844 <MX_GPIO_Init+0xd0>)
 80007cc:	f043 0301 	orr.w	r3, r3, #1
 80007d0:	6313      	str	r3, [r2, #48]	; 0x30
 80007d2:	4b1c      	ldr	r3, [pc, #112]	; (8000844 <MX_GPIO_Init+0xd0>)
 80007d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d6:	f003 0301 	and.w	r3, r3, #1
 80007da:	60bb      	str	r3, [r7, #8]
 80007dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007de:	2300      	movs	r3, #0
 80007e0:	607b      	str	r3, [r7, #4]
 80007e2:	4b18      	ldr	r3, [pc, #96]	; (8000844 <MX_GPIO_Init+0xd0>)
 80007e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007e6:	4a17      	ldr	r2, [pc, #92]	; (8000844 <MX_GPIO_Init+0xd0>)
 80007e8:	f043 0302 	orr.w	r3, r3, #2
 80007ec:	6313      	str	r3, [r2, #48]	; 0x30
 80007ee:	4b15      	ldr	r3, [pc, #84]	; (8000844 <MX_GPIO_Init+0xd0>)
 80007f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007f2:	f003 0302 	and.w	r3, r3, #2
 80007f6:	607b      	str	r3, [r7, #4]
 80007f8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80007fa:	2200      	movs	r2, #0
 80007fc:	2120      	movs	r1, #32
 80007fe:	4812      	ldr	r0, [pc, #72]	; (8000848 <MX_GPIO_Init+0xd4>)
 8000800:	f000 fcdc 	bl	80011bc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000804:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000808:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800080a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800080e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000810:	2300      	movs	r3, #0
 8000812:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000814:	f107 0314 	add.w	r3, r7, #20
 8000818:	4619      	mov	r1, r3
 800081a:	480c      	ldr	r0, [pc, #48]	; (800084c <MX_GPIO_Init+0xd8>)
 800081c:	f000 fb3a 	bl	8000e94 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000820:	2320      	movs	r3, #32
 8000822:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000824:	2301      	movs	r3, #1
 8000826:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000828:	2300      	movs	r3, #0
 800082a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800082c:	2300      	movs	r3, #0
 800082e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000830:	f107 0314 	add.w	r3, r7, #20
 8000834:	4619      	mov	r1, r3
 8000836:	4804      	ldr	r0, [pc, #16]	; (8000848 <MX_GPIO_Init+0xd4>)
 8000838:	f000 fb2c 	bl	8000e94 <HAL_GPIO_Init>

}
 800083c:	bf00      	nop
 800083e:	3728      	adds	r7, #40	; 0x28
 8000840:	46bd      	mov	sp, r7
 8000842:	bd80      	pop	{r7, pc}
 8000844:	40023800 	.word	0x40023800
 8000848:	40020000 	.word	0x40020000
 800084c:	40020800 	.word	0x40020800

08000850 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b082      	sub	sp, #8
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
      printf("Task1 running on SWV + UART2\r\n");
 8000858:	4803      	ldr	r0, [pc, #12]	; (8000868 <StartDefaultTask+0x18>)
 800085a:	f003 fcfd 	bl	8004258 <puts>
    osDelay(1000);
 800085e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000862:	f002 f8ba 	bl	80029da <osDelay>
      printf("Task1 running on SWV + UART2\r\n");
 8000866:	e7f7      	b.n	8000858 <StartDefaultTask+0x8>
 8000868:	08004994 	.word	0x08004994

0800086c <StartTask02>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTask02 */
void StartTask02(void const * argument)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	b082      	sub	sp, #8
 8000870:	af00      	add	r7, sp, #0
 8000872:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTask02 */
  /* Infinite loop */
  for(;;)
  {
      printf("Task2 says hello!\r\n");
 8000874:	4803      	ldr	r0, [pc, #12]	; (8000884 <StartTask02+0x18>)
 8000876:	f003 fcef 	bl	8004258 <puts>
    osDelay(1000);
 800087a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800087e:	f002 f8ac 	bl	80029da <osDelay>
      printf("Task2 says hello!\r\n");
 8000882:	e7f7      	b.n	8000874 <StartTask02+0x8>
 8000884:	080049b4 	.word	0x080049b4

08000888 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b082      	sub	sp, #8
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	4a04      	ldr	r2, [pc, #16]	; (80008a8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000896:	4293      	cmp	r3, r2
 8000898:	d101      	bne.n	800089e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800089a:	f000 f9f9 	bl	8000c90 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800089e:	bf00      	nop
 80008a0:	3708      	adds	r7, #8
 80008a2:	46bd      	mov	sp, r7
 80008a4:	bd80      	pop	{r7, pc}
 80008a6:	bf00      	nop
 80008a8:	40010000 	.word	0x40010000

080008ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008ac:	b480      	push	{r7}
 80008ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008b0:	b672      	cpsid	i
}
 80008b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008b4:	e7fe      	b.n	80008b4 <Error_Handler+0x8>
	...

080008b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b082      	sub	sp, #8
 80008bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008be:	2300      	movs	r3, #0
 80008c0:	607b      	str	r3, [r7, #4]
 80008c2:	4b12      	ldr	r3, [pc, #72]	; (800090c <HAL_MspInit+0x54>)
 80008c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008c6:	4a11      	ldr	r2, [pc, #68]	; (800090c <HAL_MspInit+0x54>)
 80008c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008cc:	6453      	str	r3, [r2, #68]	; 0x44
 80008ce:	4b0f      	ldr	r3, [pc, #60]	; (800090c <HAL_MspInit+0x54>)
 80008d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80008d6:	607b      	str	r3, [r7, #4]
 80008d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008da:	2300      	movs	r3, #0
 80008dc:	603b      	str	r3, [r7, #0]
 80008de:	4b0b      	ldr	r3, [pc, #44]	; (800090c <HAL_MspInit+0x54>)
 80008e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008e2:	4a0a      	ldr	r2, [pc, #40]	; (800090c <HAL_MspInit+0x54>)
 80008e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008e8:	6413      	str	r3, [r2, #64]	; 0x40
 80008ea:	4b08      	ldr	r3, [pc, #32]	; (800090c <HAL_MspInit+0x54>)
 80008ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008f2:	603b      	str	r3, [r7, #0]
 80008f4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 80008f6:	2200      	movs	r2, #0
 80008f8:	210f      	movs	r1, #15
 80008fa:	f06f 0001 	mvn.w	r0, #1
 80008fe:	f000 fa9f 	bl	8000e40 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000902:	bf00      	nop
 8000904:	3708      	adds	r7, #8
 8000906:	46bd      	mov	sp, r7
 8000908:	bd80      	pop	{r7, pc}
 800090a:	bf00      	nop
 800090c:	40023800 	.word	0x40023800

08000910 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000910:	b580      	push	{r7, lr}
 8000912:	b08a      	sub	sp, #40	; 0x28
 8000914:	af00      	add	r7, sp, #0
 8000916:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000918:	f107 0314 	add.w	r3, r7, #20
 800091c:	2200      	movs	r2, #0
 800091e:	601a      	str	r2, [r3, #0]
 8000920:	605a      	str	r2, [r3, #4]
 8000922:	609a      	str	r2, [r3, #8]
 8000924:	60da      	str	r2, [r3, #12]
 8000926:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	4a19      	ldr	r2, [pc, #100]	; (8000994 <HAL_UART_MspInit+0x84>)
 800092e:	4293      	cmp	r3, r2
 8000930:	d12b      	bne.n	800098a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000932:	2300      	movs	r3, #0
 8000934:	613b      	str	r3, [r7, #16]
 8000936:	4b18      	ldr	r3, [pc, #96]	; (8000998 <HAL_UART_MspInit+0x88>)
 8000938:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800093a:	4a17      	ldr	r2, [pc, #92]	; (8000998 <HAL_UART_MspInit+0x88>)
 800093c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000940:	6413      	str	r3, [r2, #64]	; 0x40
 8000942:	4b15      	ldr	r3, [pc, #84]	; (8000998 <HAL_UART_MspInit+0x88>)
 8000944:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000946:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800094a:	613b      	str	r3, [r7, #16]
 800094c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800094e:	2300      	movs	r3, #0
 8000950:	60fb      	str	r3, [r7, #12]
 8000952:	4b11      	ldr	r3, [pc, #68]	; (8000998 <HAL_UART_MspInit+0x88>)
 8000954:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000956:	4a10      	ldr	r2, [pc, #64]	; (8000998 <HAL_UART_MspInit+0x88>)
 8000958:	f043 0301 	orr.w	r3, r3, #1
 800095c:	6313      	str	r3, [r2, #48]	; 0x30
 800095e:	4b0e      	ldr	r3, [pc, #56]	; (8000998 <HAL_UART_MspInit+0x88>)
 8000960:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000962:	f003 0301 	and.w	r3, r3, #1
 8000966:	60fb      	str	r3, [r7, #12]
 8000968:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800096a:	230c      	movs	r3, #12
 800096c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800096e:	2302      	movs	r3, #2
 8000970:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000972:	2300      	movs	r3, #0
 8000974:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000976:	2303      	movs	r3, #3
 8000978:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800097a:	2307      	movs	r3, #7
 800097c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800097e:	f107 0314 	add.w	r3, r7, #20
 8000982:	4619      	mov	r1, r3
 8000984:	4805      	ldr	r0, [pc, #20]	; (800099c <HAL_UART_MspInit+0x8c>)
 8000986:	f000 fa85 	bl	8000e94 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800098a:	bf00      	nop
 800098c:	3728      	adds	r7, #40	; 0x28
 800098e:	46bd      	mov	sp, r7
 8000990:	bd80      	pop	{r7, pc}
 8000992:	bf00      	nop
 8000994:	40004400 	.word	0x40004400
 8000998:	40023800 	.word	0x40023800
 800099c:	40020000 	.word	0x40020000

080009a0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	b08c      	sub	sp, #48	; 0x30
 80009a4:	af00      	add	r7, sp, #0
 80009a6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80009a8:	2300      	movs	r3, #0
 80009aa:	62bb      	str	r3, [r7, #40]	; 0x28

  uint32_t              uwPrescalerValue = 0U;
 80009ac:	2300      	movs	r3, #0
 80009ae:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80009b0:	2300      	movs	r3, #0
 80009b2:	60bb      	str	r3, [r7, #8]
 80009b4:	4b2e      	ldr	r3, [pc, #184]	; (8000a70 <HAL_InitTick+0xd0>)
 80009b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009b8:	4a2d      	ldr	r2, [pc, #180]	; (8000a70 <HAL_InitTick+0xd0>)
 80009ba:	f043 0301 	orr.w	r3, r3, #1
 80009be:	6453      	str	r3, [r2, #68]	; 0x44
 80009c0:	4b2b      	ldr	r3, [pc, #172]	; (8000a70 <HAL_InitTick+0xd0>)
 80009c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80009c4:	f003 0301 	and.w	r3, r3, #1
 80009c8:	60bb      	str	r3, [r7, #8]
 80009ca:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80009cc:	f107 020c 	add.w	r2, r7, #12
 80009d0:	f107 0310 	add.w	r3, r7, #16
 80009d4:	4611      	mov	r1, r2
 80009d6:	4618      	mov	r0, r3
 80009d8:	f000 fd24 	bl	8001424 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 80009dc:	f000 fd0e 	bl	80013fc <HAL_RCC_GetPCLK2Freq>
 80009e0:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80009e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80009e4:	4a23      	ldr	r2, [pc, #140]	; (8000a74 <HAL_InitTick+0xd4>)
 80009e6:	fba2 2303 	umull	r2, r3, r2, r3
 80009ea:	0c9b      	lsrs	r3, r3, #18
 80009ec:	3b01      	subs	r3, #1
 80009ee:	627b      	str	r3, [r7, #36]	; 0x24

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80009f0:	4b21      	ldr	r3, [pc, #132]	; (8000a78 <HAL_InitTick+0xd8>)
 80009f2:	4a22      	ldr	r2, [pc, #136]	; (8000a7c <HAL_InitTick+0xdc>)
 80009f4:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80009f6:	4b20      	ldr	r3, [pc, #128]	; (8000a78 <HAL_InitTick+0xd8>)
 80009f8:	f240 32e7 	movw	r2, #999	; 0x3e7
 80009fc:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80009fe:	4a1e      	ldr	r2, [pc, #120]	; (8000a78 <HAL_InitTick+0xd8>)
 8000a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a02:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8000a04:	4b1c      	ldr	r3, [pc, #112]	; (8000a78 <HAL_InitTick+0xd8>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a0a:	4b1b      	ldr	r3, [pc, #108]	; (8000a78 <HAL_InitTick+0xd8>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	609a      	str	r2, [r3, #8]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000a10:	4b19      	ldr	r3, [pc, #100]	; (8000a78 <HAL_InitTick+0xd8>)
 8000a12:	2200      	movs	r2, #0
 8000a14:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim1);
 8000a16:	4818      	ldr	r0, [pc, #96]	; (8000a78 <HAL_InitTick+0xd8>)
 8000a18:	f001 fa04 	bl	8001e24 <HAL_TIM_Base_Init>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (status == HAL_OK)
 8000a22:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d11b      	bne.n	8000a62 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8000a2a:	4813      	ldr	r0, [pc, #76]	; (8000a78 <HAL_InitTick+0xd8>)
 8000a2c:	f001 fa54 	bl	8001ed8 <HAL_TIM_Base_Start_IT>
 8000a30:	4603      	mov	r3, r0
 8000a32:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (status == HAL_OK)
 8000a36:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d111      	bne.n	8000a62 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8000a3e:	2019      	movs	r0, #25
 8000a40:	f000 fa1a 	bl	8000e78 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	2b0f      	cmp	r3, #15
 8000a48:	d808      	bhi.n	8000a5c <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, TickPriority, 0U);
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	6879      	ldr	r1, [r7, #4]
 8000a4e:	2019      	movs	r0, #25
 8000a50:	f000 f9f6 	bl	8000e40 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000a54:	4a0a      	ldr	r2, [pc, #40]	; (8000a80 <HAL_InitTick+0xe0>)
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	6013      	str	r3, [r2, #0]
 8000a5a:	e002      	b.n	8000a62 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000a5c:	2301      	movs	r3, #1
 8000a5e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000a62:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8000a66:	4618      	mov	r0, r3
 8000a68:	3730      	adds	r7, #48	; 0x30
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	40023800 	.word	0x40023800
 8000a74:	431bde83 	.word	0x431bde83
 8000a78:	20000390 	.word	0x20000390
 8000a7c:	40010000 	.word	0x40010000
 8000a80:	20000004 	.word	0x20000004

08000a84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000a88:	e7fe      	b.n	8000a88 <NMI_Handler+0x4>

08000a8a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a8a:	b480      	push	{r7}
 8000a8c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a8e:	e7fe      	b.n	8000a8e <HardFault_Handler+0x4>

08000a90 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a90:	b480      	push	{r7}
 8000a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a94:	e7fe      	b.n	8000a94 <MemManage_Handler+0x4>

08000a96 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a96:	b480      	push	{r7}
 8000a98:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000a9a:	e7fe      	b.n	8000a9a <BusFault_Handler+0x4>

08000a9c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000aa0:	e7fe      	b.n	8000aa0 <UsageFault_Handler+0x4>

08000aa2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000aa2:	b480      	push	{r7}
 8000aa4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000aa6:	bf00      	nop
 8000aa8:	46bd      	mov	sp, r7
 8000aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aae:	4770      	bx	lr

08000ab0 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8000ab4:	4802      	ldr	r0, [pc, #8]	; (8000ac0 <TIM1_UP_TIM10_IRQHandler+0x10>)
 8000ab6:	f001 fa7f 	bl	8001fb8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8000aba:	bf00      	nop
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	20000390 	.word	0x20000390

08000ac4 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b086      	sub	sp, #24
 8000ac8:	af00      	add	r7, sp, #0
 8000aca:	60f8      	str	r0, [r7, #12]
 8000acc:	60b9      	str	r1, [r7, #8]
 8000ace:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	617b      	str	r3, [r7, #20]
 8000ad4:	e00a      	b.n	8000aec <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ad6:	f3af 8000 	nop.w
 8000ada:	4601      	mov	r1, r0
 8000adc:	68bb      	ldr	r3, [r7, #8]
 8000ade:	1c5a      	adds	r2, r3, #1
 8000ae0:	60ba      	str	r2, [r7, #8]
 8000ae2:	b2ca      	uxtb	r2, r1
 8000ae4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ae6:	697b      	ldr	r3, [r7, #20]
 8000ae8:	3301      	adds	r3, #1
 8000aea:	617b      	str	r3, [r7, #20]
 8000aec:	697a      	ldr	r2, [r7, #20]
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	429a      	cmp	r2, r3
 8000af2:	dbf0      	blt.n	8000ad6 <_read+0x12>
  }

  return len;
 8000af4:	687b      	ldr	r3, [r7, #4]
}
 8000af6:	4618      	mov	r0, r3
 8000af8:	3718      	adds	r7, #24
 8000afa:	46bd      	mov	sp, r7
 8000afc:	bd80      	pop	{r7, pc}

08000afe <_close>:
  }
  return len;
}

int _close(int file)
{
 8000afe:	b480      	push	{r7}
 8000b00:	b083      	sub	sp, #12
 8000b02:	af00      	add	r7, sp, #0
 8000b04:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000b06:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	370c      	adds	r7, #12
 8000b0e:	46bd      	mov	sp, r7
 8000b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b14:	4770      	bx	lr

08000b16 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000b16:	b480      	push	{r7}
 8000b18:	b083      	sub	sp, #12
 8000b1a:	af00      	add	r7, sp, #0
 8000b1c:	6078      	str	r0, [r7, #4]
 8000b1e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000b20:	683b      	ldr	r3, [r7, #0]
 8000b22:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000b26:	605a      	str	r2, [r3, #4]
  return 0;
 8000b28:	2300      	movs	r3, #0
}
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	370c      	adds	r7, #12
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b34:	4770      	bx	lr

08000b36 <_isatty>:

int _isatty(int file)
{
 8000b36:	b480      	push	{r7}
 8000b38:	b083      	sub	sp, #12
 8000b3a:	af00      	add	r7, sp, #0
 8000b3c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000b3e:	2301      	movs	r3, #1
}
 8000b40:	4618      	mov	r0, r3
 8000b42:	370c      	adds	r7, #12
 8000b44:	46bd      	mov	sp, r7
 8000b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4a:	4770      	bx	lr

08000b4c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000b4c:	b480      	push	{r7}
 8000b4e:	b085      	sub	sp, #20
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	60f8      	str	r0, [r7, #12]
 8000b54:	60b9      	str	r1, [r7, #8]
 8000b56:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000b58:	2300      	movs	r3, #0
}
 8000b5a:	4618      	mov	r0, r3
 8000b5c:	3714      	adds	r7, #20
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b64:	4770      	bx	lr
	...

08000b68 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b086      	sub	sp, #24
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000b70:	4a14      	ldr	r2, [pc, #80]	; (8000bc4 <_sbrk+0x5c>)
 8000b72:	4b15      	ldr	r3, [pc, #84]	; (8000bc8 <_sbrk+0x60>)
 8000b74:	1ad3      	subs	r3, r2, r3
 8000b76:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000b78:	697b      	ldr	r3, [r7, #20]
 8000b7a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000b7c:	4b13      	ldr	r3, [pc, #76]	; (8000bcc <_sbrk+0x64>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	2b00      	cmp	r3, #0
 8000b82:	d102      	bne.n	8000b8a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000b84:	4b11      	ldr	r3, [pc, #68]	; (8000bcc <_sbrk+0x64>)
 8000b86:	4a12      	ldr	r2, [pc, #72]	; (8000bd0 <_sbrk+0x68>)
 8000b88:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000b8a:	4b10      	ldr	r3, [pc, #64]	; (8000bcc <_sbrk+0x64>)
 8000b8c:	681a      	ldr	r2, [r3, #0]
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	4413      	add	r3, r2
 8000b92:	693a      	ldr	r2, [r7, #16]
 8000b94:	429a      	cmp	r2, r3
 8000b96:	d207      	bcs.n	8000ba8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000b98:	f003 f930 	bl	8003dfc <__errno>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	220c      	movs	r2, #12
 8000ba0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000ba2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000ba6:	e009      	b.n	8000bbc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000ba8:	4b08      	ldr	r3, [pc, #32]	; (8000bcc <_sbrk+0x64>)
 8000baa:	681b      	ldr	r3, [r3, #0]
 8000bac:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bae:	4b07      	ldr	r3, [pc, #28]	; (8000bcc <_sbrk+0x64>)
 8000bb0:	681a      	ldr	r2, [r3, #0]
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	4413      	add	r3, r2
 8000bb6:	4a05      	ldr	r2, [pc, #20]	; (8000bcc <_sbrk+0x64>)
 8000bb8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bba:	68fb      	ldr	r3, [r7, #12]
}
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	3718      	adds	r7, #24
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	20020000 	.word	0x20020000
 8000bc8:	00000400 	.word	0x00000400
 8000bcc:	200003d8 	.word	0x200003d8
 8000bd0:	20004148 	.word	0x20004148

08000bd4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000bd8:	4b06      	ldr	r3, [pc, #24]	; (8000bf4 <SystemInit+0x20>)
 8000bda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000bde:	4a05      	ldr	r2, [pc, #20]	; (8000bf4 <SystemInit+0x20>)
 8000be0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000be4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000be8:	bf00      	nop
 8000bea:	46bd      	mov	sp, r7
 8000bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf0:	4770      	bx	lr
 8000bf2:	bf00      	nop
 8000bf4:	e000ed00 	.word	0xe000ed00

08000bf8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8000bf8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c30 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000bfc:	480d      	ldr	r0, [pc, #52]	; (8000c34 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000bfe:	490e      	ldr	r1, [pc, #56]	; (8000c38 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000c00:	4a0e      	ldr	r2, [pc, #56]	; (8000c3c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000c02:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c04:	e002      	b.n	8000c0c <LoopCopyDataInit>

08000c06 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c06:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c08:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c0a:	3304      	adds	r3, #4

08000c0c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c0c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c0e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c10:	d3f9      	bcc.n	8000c06 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c12:	4a0b      	ldr	r2, [pc, #44]	; (8000c40 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000c14:	4c0b      	ldr	r4, [pc, #44]	; (8000c44 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000c16:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c18:	e001      	b.n	8000c1e <LoopFillZerobss>

08000c1a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c1a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c1c:	3204      	adds	r2, #4

08000c1e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c1e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c20:	d3fb      	bcc.n	8000c1a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000c22:	f7ff ffd7 	bl	8000bd4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c26:	f003 f9e5 	bl	8003ff4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c2a:	f7ff fcb5 	bl	8000598 <main>
  bx  lr    
 8000c2e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000c30:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c38:	20000074 	.word	0x20000074
  ldr r2, =_sidata
 8000c3c:	08004a5c 	.word	0x08004a5c
  ldr r2, =_sbss
 8000c40:	20000074 	.word	0x20000074
  ldr r4, =_ebss
 8000c44:	20004144 	.word	0x20004144

08000c48 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c48:	e7fe      	b.n	8000c48 <ADC_IRQHandler>
	...

08000c4c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c50:	4b0e      	ldr	r3, [pc, #56]	; (8000c8c <HAL_Init+0x40>)
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	4a0d      	ldr	r2, [pc, #52]	; (8000c8c <HAL_Init+0x40>)
 8000c56:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c5a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c5c:	4b0b      	ldr	r3, [pc, #44]	; (8000c8c <HAL_Init+0x40>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	4a0a      	ldr	r2, [pc, #40]	; (8000c8c <HAL_Init+0x40>)
 8000c62:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c66:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c68:	4b08      	ldr	r3, [pc, #32]	; (8000c8c <HAL_Init+0x40>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	4a07      	ldr	r2, [pc, #28]	; (8000c8c <HAL_Init+0x40>)
 8000c6e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c72:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c74:	2003      	movs	r0, #3
 8000c76:	f000 f8d8 	bl	8000e2a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c7a:	200f      	movs	r0, #15
 8000c7c:	f7ff fe90 	bl	80009a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c80:	f7ff fe1a 	bl	80008b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c84:	2300      	movs	r3, #0
}
 8000c86:	4618      	mov	r0, r3
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	40023c00 	.word	0x40023c00

08000c90 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c90:	b480      	push	{r7}
 8000c92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c94:	4b06      	ldr	r3, [pc, #24]	; (8000cb0 <HAL_IncTick+0x20>)
 8000c96:	781b      	ldrb	r3, [r3, #0]
 8000c98:	461a      	mov	r2, r3
 8000c9a:	4b06      	ldr	r3, [pc, #24]	; (8000cb4 <HAL_IncTick+0x24>)
 8000c9c:	681b      	ldr	r3, [r3, #0]
 8000c9e:	4413      	add	r3, r2
 8000ca0:	4a04      	ldr	r2, [pc, #16]	; (8000cb4 <HAL_IncTick+0x24>)
 8000ca2:	6013      	str	r3, [r2, #0]
}
 8000ca4:	bf00      	nop
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cac:	4770      	bx	lr
 8000cae:	bf00      	nop
 8000cb0:	20000008 	.word	0x20000008
 8000cb4:	200003dc 	.word	0x200003dc

08000cb8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	af00      	add	r7, sp, #0
  return uwTick;
 8000cbc:	4b03      	ldr	r3, [pc, #12]	; (8000ccc <HAL_GetTick+0x14>)
 8000cbe:	681b      	ldr	r3, [r3, #0]
}
 8000cc0:	4618      	mov	r0, r3
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop
 8000ccc:	200003dc 	.word	0x200003dc

08000cd0 <__NVIC_SetPriorityGrouping>:
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	b085      	sub	sp, #20
 8000cd4:	af00      	add	r7, sp, #0
 8000cd6:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	f003 0307 	and.w	r3, r3, #7
 8000cde:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ce0:	4b0c      	ldr	r3, [pc, #48]	; (8000d14 <__NVIC_SetPriorityGrouping+0x44>)
 8000ce2:	68db      	ldr	r3, [r3, #12]
 8000ce4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ce6:	68ba      	ldr	r2, [r7, #8]
 8000ce8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000cec:	4013      	ands	r3, r2
 8000cee:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000cf0:	68fb      	ldr	r3, [r7, #12]
 8000cf2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000cf4:	68bb      	ldr	r3, [r7, #8]
 8000cf6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000cf8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000cfc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d00:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d02:	4a04      	ldr	r2, [pc, #16]	; (8000d14 <__NVIC_SetPriorityGrouping+0x44>)
 8000d04:	68bb      	ldr	r3, [r7, #8]
 8000d06:	60d3      	str	r3, [r2, #12]
}
 8000d08:	bf00      	nop
 8000d0a:	3714      	adds	r7, #20
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d12:	4770      	bx	lr
 8000d14:	e000ed00 	.word	0xe000ed00

08000d18 <__NVIC_GetPriorityGrouping>:
{
 8000d18:	b480      	push	{r7}
 8000d1a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d1c:	4b04      	ldr	r3, [pc, #16]	; (8000d30 <__NVIC_GetPriorityGrouping+0x18>)
 8000d1e:	68db      	ldr	r3, [r3, #12]
 8000d20:	0a1b      	lsrs	r3, r3, #8
 8000d22:	f003 0307 	and.w	r3, r3, #7
}
 8000d26:	4618      	mov	r0, r3
 8000d28:	46bd      	mov	sp, r7
 8000d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2e:	4770      	bx	lr
 8000d30:	e000ed00 	.word	0xe000ed00

08000d34 <__NVIC_EnableIRQ>:
{
 8000d34:	b480      	push	{r7}
 8000d36:	b083      	sub	sp, #12
 8000d38:	af00      	add	r7, sp, #0
 8000d3a:	4603      	mov	r3, r0
 8000d3c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	db0b      	blt.n	8000d5e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d46:	79fb      	ldrb	r3, [r7, #7]
 8000d48:	f003 021f 	and.w	r2, r3, #31
 8000d4c:	4907      	ldr	r1, [pc, #28]	; (8000d6c <__NVIC_EnableIRQ+0x38>)
 8000d4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d52:	095b      	lsrs	r3, r3, #5
 8000d54:	2001      	movs	r0, #1
 8000d56:	fa00 f202 	lsl.w	r2, r0, r2
 8000d5a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000d5e:	bf00      	nop
 8000d60:	370c      	adds	r7, #12
 8000d62:	46bd      	mov	sp, r7
 8000d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d68:	4770      	bx	lr
 8000d6a:	bf00      	nop
 8000d6c:	e000e100 	.word	0xe000e100

08000d70 <__NVIC_SetPriority>:
{
 8000d70:	b480      	push	{r7}
 8000d72:	b083      	sub	sp, #12
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	4603      	mov	r3, r0
 8000d78:	6039      	str	r1, [r7, #0]
 8000d7a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d7c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	db0a      	blt.n	8000d9a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d84:	683b      	ldr	r3, [r7, #0]
 8000d86:	b2da      	uxtb	r2, r3
 8000d88:	490c      	ldr	r1, [pc, #48]	; (8000dbc <__NVIC_SetPriority+0x4c>)
 8000d8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d8e:	0112      	lsls	r2, r2, #4
 8000d90:	b2d2      	uxtb	r2, r2
 8000d92:	440b      	add	r3, r1
 8000d94:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000d98:	e00a      	b.n	8000db0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000d9a:	683b      	ldr	r3, [r7, #0]
 8000d9c:	b2da      	uxtb	r2, r3
 8000d9e:	4908      	ldr	r1, [pc, #32]	; (8000dc0 <__NVIC_SetPriority+0x50>)
 8000da0:	79fb      	ldrb	r3, [r7, #7]
 8000da2:	f003 030f 	and.w	r3, r3, #15
 8000da6:	3b04      	subs	r3, #4
 8000da8:	0112      	lsls	r2, r2, #4
 8000daa:	b2d2      	uxtb	r2, r2
 8000dac:	440b      	add	r3, r1
 8000dae:	761a      	strb	r2, [r3, #24]
}
 8000db0:	bf00      	nop
 8000db2:	370c      	adds	r7, #12
 8000db4:	46bd      	mov	sp, r7
 8000db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dba:	4770      	bx	lr
 8000dbc:	e000e100 	.word	0xe000e100
 8000dc0:	e000ed00 	.word	0xe000ed00

08000dc4 <NVIC_EncodePriority>:
{
 8000dc4:	b480      	push	{r7}
 8000dc6:	b089      	sub	sp, #36	; 0x24
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	60f8      	str	r0, [r7, #12]
 8000dcc:	60b9      	str	r1, [r7, #8]
 8000dce:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000dd0:	68fb      	ldr	r3, [r7, #12]
 8000dd2:	f003 0307 	and.w	r3, r3, #7
 8000dd6:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000dd8:	69fb      	ldr	r3, [r7, #28]
 8000dda:	f1c3 0307 	rsb	r3, r3, #7
 8000dde:	2b04      	cmp	r3, #4
 8000de0:	bf28      	it	cs
 8000de2:	2304      	movcs	r3, #4
 8000de4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000de6:	69fb      	ldr	r3, [r7, #28]
 8000de8:	3304      	adds	r3, #4
 8000dea:	2b06      	cmp	r3, #6
 8000dec:	d902      	bls.n	8000df4 <NVIC_EncodePriority+0x30>
 8000dee:	69fb      	ldr	r3, [r7, #28]
 8000df0:	3b03      	subs	r3, #3
 8000df2:	e000      	b.n	8000df6 <NVIC_EncodePriority+0x32>
 8000df4:	2300      	movs	r3, #0
 8000df6:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000df8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000dfc:	69bb      	ldr	r3, [r7, #24]
 8000dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8000e02:	43da      	mvns	r2, r3
 8000e04:	68bb      	ldr	r3, [r7, #8]
 8000e06:	401a      	ands	r2, r3
 8000e08:	697b      	ldr	r3, [r7, #20]
 8000e0a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e0c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000e10:	697b      	ldr	r3, [r7, #20]
 8000e12:	fa01 f303 	lsl.w	r3, r1, r3
 8000e16:	43d9      	mvns	r1, r3
 8000e18:	687b      	ldr	r3, [r7, #4]
 8000e1a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e1c:	4313      	orrs	r3, r2
}
 8000e1e:	4618      	mov	r0, r3
 8000e20:	3724      	adds	r7, #36	; 0x24
 8000e22:	46bd      	mov	sp, r7
 8000e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e28:	4770      	bx	lr

08000e2a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e2a:	b580      	push	{r7, lr}
 8000e2c:	b082      	sub	sp, #8
 8000e2e:	af00      	add	r7, sp, #0
 8000e30:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e32:	6878      	ldr	r0, [r7, #4]
 8000e34:	f7ff ff4c 	bl	8000cd0 <__NVIC_SetPriorityGrouping>
}
 8000e38:	bf00      	nop
 8000e3a:	3708      	adds	r7, #8
 8000e3c:	46bd      	mov	sp, r7
 8000e3e:	bd80      	pop	{r7, pc}

08000e40 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b086      	sub	sp, #24
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	4603      	mov	r3, r0
 8000e48:	60b9      	str	r1, [r7, #8]
 8000e4a:	607a      	str	r2, [r7, #4]
 8000e4c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e52:	f7ff ff61 	bl	8000d18 <__NVIC_GetPriorityGrouping>
 8000e56:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e58:	687a      	ldr	r2, [r7, #4]
 8000e5a:	68b9      	ldr	r1, [r7, #8]
 8000e5c:	6978      	ldr	r0, [r7, #20]
 8000e5e:	f7ff ffb1 	bl	8000dc4 <NVIC_EncodePriority>
 8000e62:	4602      	mov	r2, r0
 8000e64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e68:	4611      	mov	r1, r2
 8000e6a:	4618      	mov	r0, r3
 8000e6c:	f7ff ff80 	bl	8000d70 <__NVIC_SetPriority>
}
 8000e70:	bf00      	nop
 8000e72:	3718      	adds	r7, #24
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}

08000e78 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e78:	b580      	push	{r7, lr}
 8000e7a:	b082      	sub	sp, #8
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	4603      	mov	r3, r0
 8000e80:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000e82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e86:	4618      	mov	r0, r3
 8000e88:	f7ff ff54 	bl	8000d34 <__NVIC_EnableIRQ>
}
 8000e8c:	bf00      	nop
 8000e8e:	3708      	adds	r7, #8
 8000e90:	46bd      	mov	sp, r7
 8000e92:	bd80      	pop	{r7, pc}

08000e94 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e94:	b480      	push	{r7}
 8000e96:	b089      	sub	sp, #36	; 0x24
 8000e98:	af00      	add	r7, sp, #0
 8000e9a:	6078      	str	r0, [r7, #4]
 8000e9c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000ea2:	2300      	movs	r3, #0
 8000ea4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000ea6:	2300      	movs	r3, #0
 8000ea8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000eaa:	2300      	movs	r3, #0
 8000eac:	61fb      	str	r3, [r7, #28]
 8000eae:	e165      	b.n	800117c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	69fb      	ldr	r3, [r7, #28]
 8000eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	697a      	ldr	r2, [r7, #20]
 8000ec0:	4013      	ands	r3, r2
 8000ec2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000ec4:	693a      	ldr	r2, [r7, #16]
 8000ec6:	697b      	ldr	r3, [r7, #20]
 8000ec8:	429a      	cmp	r2, r3
 8000eca:	f040 8154 	bne.w	8001176 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000ece:	683b      	ldr	r3, [r7, #0]
 8000ed0:	685b      	ldr	r3, [r3, #4]
 8000ed2:	f003 0303 	and.w	r3, r3, #3
 8000ed6:	2b01      	cmp	r3, #1
 8000ed8:	d005      	beq.n	8000ee6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	685b      	ldr	r3, [r3, #4]
 8000ede:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000ee2:	2b02      	cmp	r3, #2
 8000ee4:	d130      	bne.n	8000f48 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	689b      	ldr	r3, [r3, #8]
 8000eea:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000eec:	69fb      	ldr	r3, [r7, #28]
 8000eee:	005b      	lsls	r3, r3, #1
 8000ef0:	2203      	movs	r2, #3
 8000ef2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ef6:	43db      	mvns	r3, r3
 8000ef8:	69ba      	ldr	r2, [r7, #24]
 8000efa:	4013      	ands	r3, r2
 8000efc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	68da      	ldr	r2, [r3, #12]
 8000f02:	69fb      	ldr	r3, [r7, #28]
 8000f04:	005b      	lsls	r3, r3, #1
 8000f06:	fa02 f303 	lsl.w	r3, r2, r3
 8000f0a:	69ba      	ldr	r2, [r7, #24]
 8000f0c:	4313      	orrs	r3, r2
 8000f0e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f10:	687b      	ldr	r3, [r7, #4]
 8000f12:	69ba      	ldr	r2, [r7, #24]
 8000f14:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	685b      	ldr	r3, [r3, #4]
 8000f1a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f1c:	2201      	movs	r2, #1
 8000f1e:	69fb      	ldr	r3, [r7, #28]
 8000f20:	fa02 f303 	lsl.w	r3, r2, r3
 8000f24:	43db      	mvns	r3, r3
 8000f26:	69ba      	ldr	r2, [r7, #24]
 8000f28:	4013      	ands	r3, r2
 8000f2a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000f2c:	683b      	ldr	r3, [r7, #0]
 8000f2e:	685b      	ldr	r3, [r3, #4]
 8000f30:	091b      	lsrs	r3, r3, #4
 8000f32:	f003 0201 	and.w	r2, r3, #1
 8000f36:	69fb      	ldr	r3, [r7, #28]
 8000f38:	fa02 f303 	lsl.w	r3, r2, r3
 8000f3c:	69ba      	ldr	r2, [r7, #24]
 8000f3e:	4313      	orrs	r3, r2
 8000f40:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	69ba      	ldr	r2, [r7, #24]
 8000f46:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000f48:	683b      	ldr	r3, [r7, #0]
 8000f4a:	685b      	ldr	r3, [r3, #4]
 8000f4c:	f003 0303 	and.w	r3, r3, #3
 8000f50:	2b03      	cmp	r3, #3
 8000f52:	d017      	beq.n	8000f84 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	68db      	ldr	r3, [r3, #12]
 8000f58:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000f5a:	69fb      	ldr	r3, [r7, #28]
 8000f5c:	005b      	lsls	r3, r3, #1
 8000f5e:	2203      	movs	r2, #3
 8000f60:	fa02 f303 	lsl.w	r3, r2, r3
 8000f64:	43db      	mvns	r3, r3
 8000f66:	69ba      	ldr	r2, [r7, #24]
 8000f68:	4013      	ands	r3, r2
 8000f6a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	689a      	ldr	r2, [r3, #8]
 8000f70:	69fb      	ldr	r3, [r7, #28]
 8000f72:	005b      	lsls	r3, r3, #1
 8000f74:	fa02 f303 	lsl.w	r3, r2, r3
 8000f78:	69ba      	ldr	r2, [r7, #24]
 8000f7a:	4313      	orrs	r3, r2
 8000f7c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	69ba      	ldr	r2, [r7, #24]
 8000f82:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f84:	683b      	ldr	r3, [r7, #0]
 8000f86:	685b      	ldr	r3, [r3, #4]
 8000f88:	f003 0303 	and.w	r3, r3, #3
 8000f8c:	2b02      	cmp	r3, #2
 8000f8e:	d123      	bne.n	8000fd8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000f90:	69fb      	ldr	r3, [r7, #28]
 8000f92:	08da      	lsrs	r2, r3, #3
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	3208      	adds	r2, #8
 8000f98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000f9e:	69fb      	ldr	r3, [r7, #28]
 8000fa0:	f003 0307 	and.w	r3, r3, #7
 8000fa4:	009b      	lsls	r3, r3, #2
 8000fa6:	220f      	movs	r2, #15
 8000fa8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fac:	43db      	mvns	r3, r3
 8000fae:	69ba      	ldr	r2, [r7, #24]
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	691a      	ldr	r2, [r3, #16]
 8000fb8:	69fb      	ldr	r3, [r7, #28]
 8000fba:	f003 0307 	and.w	r3, r3, #7
 8000fbe:	009b      	lsls	r3, r3, #2
 8000fc0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc4:	69ba      	ldr	r2, [r7, #24]
 8000fc6:	4313      	orrs	r3, r2
 8000fc8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000fca:	69fb      	ldr	r3, [r7, #28]
 8000fcc:	08da      	lsrs	r2, r3, #3
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	3208      	adds	r2, #8
 8000fd2:	69b9      	ldr	r1, [r7, #24]
 8000fd4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	681b      	ldr	r3, [r3, #0]
 8000fdc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000fde:	69fb      	ldr	r3, [r7, #28]
 8000fe0:	005b      	lsls	r3, r3, #1
 8000fe2:	2203      	movs	r2, #3
 8000fe4:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe8:	43db      	mvns	r3, r3
 8000fea:	69ba      	ldr	r2, [r7, #24]
 8000fec:	4013      	ands	r3, r2
 8000fee:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	f003 0203 	and.w	r2, r3, #3
 8000ff8:	69fb      	ldr	r3, [r7, #28]
 8000ffa:	005b      	lsls	r3, r3, #1
 8000ffc:	fa02 f303 	lsl.w	r3, r2, r3
 8001000:	69ba      	ldr	r2, [r7, #24]
 8001002:	4313      	orrs	r3, r2
 8001004:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	69ba      	ldr	r2, [r7, #24]
 800100a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800100c:	683b      	ldr	r3, [r7, #0]
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001014:	2b00      	cmp	r3, #0
 8001016:	f000 80ae 	beq.w	8001176 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800101a:	2300      	movs	r3, #0
 800101c:	60fb      	str	r3, [r7, #12]
 800101e:	4b5d      	ldr	r3, [pc, #372]	; (8001194 <HAL_GPIO_Init+0x300>)
 8001020:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001022:	4a5c      	ldr	r2, [pc, #368]	; (8001194 <HAL_GPIO_Init+0x300>)
 8001024:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001028:	6453      	str	r3, [r2, #68]	; 0x44
 800102a:	4b5a      	ldr	r3, [pc, #360]	; (8001194 <HAL_GPIO_Init+0x300>)
 800102c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800102e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001032:	60fb      	str	r3, [r7, #12]
 8001034:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001036:	4a58      	ldr	r2, [pc, #352]	; (8001198 <HAL_GPIO_Init+0x304>)
 8001038:	69fb      	ldr	r3, [r7, #28]
 800103a:	089b      	lsrs	r3, r3, #2
 800103c:	3302      	adds	r3, #2
 800103e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001042:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001044:	69fb      	ldr	r3, [r7, #28]
 8001046:	f003 0303 	and.w	r3, r3, #3
 800104a:	009b      	lsls	r3, r3, #2
 800104c:	220f      	movs	r2, #15
 800104e:	fa02 f303 	lsl.w	r3, r2, r3
 8001052:	43db      	mvns	r3, r3
 8001054:	69ba      	ldr	r2, [r7, #24]
 8001056:	4013      	ands	r3, r2
 8001058:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	4a4f      	ldr	r2, [pc, #316]	; (800119c <HAL_GPIO_Init+0x308>)
 800105e:	4293      	cmp	r3, r2
 8001060:	d025      	beq.n	80010ae <HAL_GPIO_Init+0x21a>
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	4a4e      	ldr	r2, [pc, #312]	; (80011a0 <HAL_GPIO_Init+0x30c>)
 8001066:	4293      	cmp	r3, r2
 8001068:	d01f      	beq.n	80010aa <HAL_GPIO_Init+0x216>
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	4a4d      	ldr	r2, [pc, #308]	; (80011a4 <HAL_GPIO_Init+0x310>)
 800106e:	4293      	cmp	r3, r2
 8001070:	d019      	beq.n	80010a6 <HAL_GPIO_Init+0x212>
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	4a4c      	ldr	r2, [pc, #304]	; (80011a8 <HAL_GPIO_Init+0x314>)
 8001076:	4293      	cmp	r3, r2
 8001078:	d013      	beq.n	80010a2 <HAL_GPIO_Init+0x20e>
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	4a4b      	ldr	r2, [pc, #300]	; (80011ac <HAL_GPIO_Init+0x318>)
 800107e:	4293      	cmp	r3, r2
 8001080:	d00d      	beq.n	800109e <HAL_GPIO_Init+0x20a>
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	4a4a      	ldr	r2, [pc, #296]	; (80011b0 <HAL_GPIO_Init+0x31c>)
 8001086:	4293      	cmp	r3, r2
 8001088:	d007      	beq.n	800109a <HAL_GPIO_Init+0x206>
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	4a49      	ldr	r2, [pc, #292]	; (80011b4 <HAL_GPIO_Init+0x320>)
 800108e:	4293      	cmp	r3, r2
 8001090:	d101      	bne.n	8001096 <HAL_GPIO_Init+0x202>
 8001092:	2306      	movs	r3, #6
 8001094:	e00c      	b.n	80010b0 <HAL_GPIO_Init+0x21c>
 8001096:	2307      	movs	r3, #7
 8001098:	e00a      	b.n	80010b0 <HAL_GPIO_Init+0x21c>
 800109a:	2305      	movs	r3, #5
 800109c:	e008      	b.n	80010b0 <HAL_GPIO_Init+0x21c>
 800109e:	2304      	movs	r3, #4
 80010a0:	e006      	b.n	80010b0 <HAL_GPIO_Init+0x21c>
 80010a2:	2303      	movs	r3, #3
 80010a4:	e004      	b.n	80010b0 <HAL_GPIO_Init+0x21c>
 80010a6:	2302      	movs	r3, #2
 80010a8:	e002      	b.n	80010b0 <HAL_GPIO_Init+0x21c>
 80010aa:	2301      	movs	r3, #1
 80010ac:	e000      	b.n	80010b0 <HAL_GPIO_Init+0x21c>
 80010ae:	2300      	movs	r3, #0
 80010b0:	69fa      	ldr	r2, [r7, #28]
 80010b2:	f002 0203 	and.w	r2, r2, #3
 80010b6:	0092      	lsls	r2, r2, #2
 80010b8:	4093      	lsls	r3, r2
 80010ba:	69ba      	ldr	r2, [r7, #24]
 80010bc:	4313      	orrs	r3, r2
 80010be:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80010c0:	4935      	ldr	r1, [pc, #212]	; (8001198 <HAL_GPIO_Init+0x304>)
 80010c2:	69fb      	ldr	r3, [r7, #28]
 80010c4:	089b      	lsrs	r3, r3, #2
 80010c6:	3302      	adds	r3, #2
 80010c8:	69ba      	ldr	r2, [r7, #24]
 80010ca:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80010ce:	4b3a      	ldr	r3, [pc, #232]	; (80011b8 <HAL_GPIO_Init+0x324>)
 80010d0:	689b      	ldr	r3, [r3, #8]
 80010d2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010d4:	693b      	ldr	r3, [r7, #16]
 80010d6:	43db      	mvns	r3, r3
 80010d8:	69ba      	ldr	r2, [r7, #24]
 80010da:	4013      	ands	r3, r2
 80010dc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80010de:	683b      	ldr	r3, [r7, #0]
 80010e0:	685b      	ldr	r3, [r3, #4]
 80010e2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80010e6:	2b00      	cmp	r3, #0
 80010e8:	d003      	beq.n	80010f2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80010ea:	69ba      	ldr	r2, [r7, #24]
 80010ec:	693b      	ldr	r3, [r7, #16]
 80010ee:	4313      	orrs	r3, r2
 80010f0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80010f2:	4a31      	ldr	r2, [pc, #196]	; (80011b8 <HAL_GPIO_Init+0x324>)
 80010f4:	69bb      	ldr	r3, [r7, #24]
 80010f6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80010f8:	4b2f      	ldr	r3, [pc, #188]	; (80011b8 <HAL_GPIO_Init+0x324>)
 80010fa:	68db      	ldr	r3, [r3, #12]
 80010fc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80010fe:	693b      	ldr	r3, [r7, #16]
 8001100:	43db      	mvns	r3, r3
 8001102:	69ba      	ldr	r2, [r7, #24]
 8001104:	4013      	ands	r3, r2
 8001106:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001108:	683b      	ldr	r3, [r7, #0]
 800110a:	685b      	ldr	r3, [r3, #4]
 800110c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001110:	2b00      	cmp	r3, #0
 8001112:	d003      	beq.n	800111c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8001114:	69ba      	ldr	r2, [r7, #24]
 8001116:	693b      	ldr	r3, [r7, #16]
 8001118:	4313      	orrs	r3, r2
 800111a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800111c:	4a26      	ldr	r2, [pc, #152]	; (80011b8 <HAL_GPIO_Init+0x324>)
 800111e:	69bb      	ldr	r3, [r7, #24]
 8001120:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001122:	4b25      	ldr	r3, [pc, #148]	; (80011b8 <HAL_GPIO_Init+0x324>)
 8001124:	685b      	ldr	r3, [r3, #4]
 8001126:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001128:	693b      	ldr	r3, [r7, #16]
 800112a:	43db      	mvns	r3, r3
 800112c:	69ba      	ldr	r2, [r7, #24]
 800112e:	4013      	ands	r3, r2
 8001130:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001132:	683b      	ldr	r3, [r7, #0]
 8001134:	685b      	ldr	r3, [r3, #4]
 8001136:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800113a:	2b00      	cmp	r3, #0
 800113c:	d003      	beq.n	8001146 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800113e:	69ba      	ldr	r2, [r7, #24]
 8001140:	693b      	ldr	r3, [r7, #16]
 8001142:	4313      	orrs	r3, r2
 8001144:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001146:	4a1c      	ldr	r2, [pc, #112]	; (80011b8 <HAL_GPIO_Init+0x324>)
 8001148:	69bb      	ldr	r3, [r7, #24]
 800114a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800114c:	4b1a      	ldr	r3, [pc, #104]	; (80011b8 <HAL_GPIO_Init+0x324>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001152:	693b      	ldr	r3, [r7, #16]
 8001154:	43db      	mvns	r3, r3
 8001156:	69ba      	ldr	r2, [r7, #24]
 8001158:	4013      	ands	r3, r2
 800115a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	685b      	ldr	r3, [r3, #4]
 8001160:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001164:	2b00      	cmp	r3, #0
 8001166:	d003      	beq.n	8001170 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001168:	69ba      	ldr	r2, [r7, #24]
 800116a:	693b      	ldr	r3, [r7, #16]
 800116c:	4313      	orrs	r3, r2
 800116e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001170:	4a11      	ldr	r2, [pc, #68]	; (80011b8 <HAL_GPIO_Init+0x324>)
 8001172:	69bb      	ldr	r3, [r7, #24]
 8001174:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001176:	69fb      	ldr	r3, [r7, #28]
 8001178:	3301      	adds	r3, #1
 800117a:	61fb      	str	r3, [r7, #28]
 800117c:	69fb      	ldr	r3, [r7, #28]
 800117e:	2b0f      	cmp	r3, #15
 8001180:	f67f ae96 	bls.w	8000eb0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001184:	bf00      	nop
 8001186:	bf00      	nop
 8001188:	3724      	adds	r7, #36	; 0x24
 800118a:	46bd      	mov	sp, r7
 800118c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001190:	4770      	bx	lr
 8001192:	bf00      	nop
 8001194:	40023800 	.word	0x40023800
 8001198:	40013800 	.word	0x40013800
 800119c:	40020000 	.word	0x40020000
 80011a0:	40020400 	.word	0x40020400
 80011a4:	40020800 	.word	0x40020800
 80011a8:	40020c00 	.word	0x40020c00
 80011ac:	40021000 	.word	0x40021000
 80011b0:	40021400 	.word	0x40021400
 80011b4:	40021800 	.word	0x40021800
 80011b8:	40013c00 	.word	0x40013c00

080011bc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011bc:	b480      	push	{r7}
 80011be:	b083      	sub	sp, #12
 80011c0:	af00      	add	r7, sp, #0
 80011c2:	6078      	str	r0, [r7, #4]
 80011c4:	460b      	mov	r3, r1
 80011c6:	807b      	strh	r3, [r7, #2]
 80011c8:	4613      	mov	r3, r2
 80011ca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80011cc:	787b      	ldrb	r3, [r7, #1]
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d003      	beq.n	80011da <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80011d2:	887a      	ldrh	r2, [r7, #2]
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80011d8:	e003      	b.n	80011e2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80011da:	887b      	ldrh	r3, [r7, #2]
 80011dc:	041a      	lsls	r2, r3, #16
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	619a      	str	r2, [r3, #24]
}
 80011e2:	bf00      	nop
 80011e4:	370c      	adds	r7, #12
 80011e6:	46bd      	mov	sp, r7
 80011e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ec:	4770      	bx	lr
	...

080011f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b084      	sub	sp, #16
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
 80011f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d101      	bne.n	8001204 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001200:	2301      	movs	r3, #1
 8001202:	e0cc      	b.n	800139e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001204:	4b68      	ldr	r3, [pc, #416]	; (80013a8 <HAL_RCC_ClockConfig+0x1b8>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	f003 030f 	and.w	r3, r3, #15
 800120c:	683a      	ldr	r2, [r7, #0]
 800120e:	429a      	cmp	r2, r3
 8001210:	d90c      	bls.n	800122c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001212:	4b65      	ldr	r3, [pc, #404]	; (80013a8 <HAL_RCC_ClockConfig+0x1b8>)
 8001214:	683a      	ldr	r2, [r7, #0]
 8001216:	b2d2      	uxtb	r2, r2
 8001218:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800121a:	4b63      	ldr	r3, [pc, #396]	; (80013a8 <HAL_RCC_ClockConfig+0x1b8>)
 800121c:	681b      	ldr	r3, [r3, #0]
 800121e:	f003 030f 	and.w	r3, r3, #15
 8001222:	683a      	ldr	r2, [r7, #0]
 8001224:	429a      	cmp	r2, r3
 8001226:	d001      	beq.n	800122c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001228:	2301      	movs	r3, #1
 800122a:	e0b8      	b.n	800139e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	f003 0302 	and.w	r3, r3, #2
 8001234:	2b00      	cmp	r3, #0
 8001236:	d020      	beq.n	800127a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001238:	687b      	ldr	r3, [r7, #4]
 800123a:	681b      	ldr	r3, [r3, #0]
 800123c:	f003 0304 	and.w	r3, r3, #4
 8001240:	2b00      	cmp	r3, #0
 8001242:	d005      	beq.n	8001250 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001244:	4b59      	ldr	r3, [pc, #356]	; (80013ac <HAL_RCC_ClockConfig+0x1bc>)
 8001246:	689b      	ldr	r3, [r3, #8]
 8001248:	4a58      	ldr	r2, [pc, #352]	; (80013ac <HAL_RCC_ClockConfig+0x1bc>)
 800124a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800124e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f003 0308 	and.w	r3, r3, #8
 8001258:	2b00      	cmp	r3, #0
 800125a:	d005      	beq.n	8001268 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800125c:	4b53      	ldr	r3, [pc, #332]	; (80013ac <HAL_RCC_ClockConfig+0x1bc>)
 800125e:	689b      	ldr	r3, [r3, #8]
 8001260:	4a52      	ldr	r2, [pc, #328]	; (80013ac <HAL_RCC_ClockConfig+0x1bc>)
 8001262:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001266:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001268:	4b50      	ldr	r3, [pc, #320]	; (80013ac <HAL_RCC_ClockConfig+0x1bc>)
 800126a:	689b      	ldr	r3, [r3, #8]
 800126c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	689b      	ldr	r3, [r3, #8]
 8001274:	494d      	ldr	r1, [pc, #308]	; (80013ac <HAL_RCC_ClockConfig+0x1bc>)
 8001276:	4313      	orrs	r3, r2
 8001278:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	681b      	ldr	r3, [r3, #0]
 800127e:	f003 0301 	and.w	r3, r3, #1
 8001282:	2b00      	cmp	r3, #0
 8001284:	d044      	beq.n	8001310 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	685b      	ldr	r3, [r3, #4]
 800128a:	2b01      	cmp	r3, #1
 800128c:	d107      	bne.n	800129e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800128e:	4b47      	ldr	r3, [pc, #284]	; (80013ac <HAL_RCC_ClockConfig+0x1bc>)
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001296:	2b00      	cmp	r3, #0
 8001298:	d119      	bne.n	80012ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800129a:	2301      	movs	r3, #1
 800129c:	e07f      	b.n	800139e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	685b      	ldr	r3, [r3, #4]
 80012a2:	2b02      	cmp	r3, #2
 80012a4:	d003      	beq.n	80012ae <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80012aa:	2b03      	cmp	r3, #3
 80012ac:	d107      	bne.n	80012be <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80012ae:	4b3f      	ldr	r3, [pc, #252]	; (80013ac <HAL_RCC_ClockConfig+0x1bc>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d109      	bne.n	80012ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012ba:	2301      	movs	r3, #1
 80012bc:	e06f      	b.n	800139e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80012be:	4b3b      	ldr	r3, [pc, #236]	; (80013ac <HAL_RCC_ClockConfig+0x1bc>)
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	f003 0302 	and.w	r3, r3, #2
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d101      	bne.n	80012ce <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80012ca:	2301      	movs	r3, #1
 80012cc:	e067      	b.n	800139e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80012ce:	4b37      	ldr	r3, [pc, #220]	; (80013ac <HAL_RCC_ClockConfig+0x1bc>)
 80012d0:	689b      	ldr	r3, [r3, #8]
 80012d2:	f023 0203 	bic.w	r2, r3, #3
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	685b      	ldr	r3, [r3, #4]
 80012da:	4934      	ldr	r1, [pc, #208]	; (80013ac <HAL_RCC_ClockConfig+0x1bc>)
 80012dc:	4313      	orrs	r3, r2
 80012de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80012e0:	f7ff fcea 	bl	8000cb8 <HAL_GetTick>
 80012e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012e6:	e00a      	b.n	80012fe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80012e8:	f7ff fce6 	bl	8000cb8 <HAL_GetTick>
 80012ec:	4602      	mov	r2, r0
 80012ee:	68fb      	ldr	r3, [r7, #12]
 80012f0:	1ad3      	subs	r3, r2, r3
 80012f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80012f6:	4293      	cmp	r3, r2
 80012f8:	d901      	bls.n	80012fe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80012fa:	2303      	movs	r3, #3
 80012fc:	e04f      	b.n	800139e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80012fe:	4b2b      	ldr	r3, [pc, #172]	; (80013ac <HAL_RCC_ClockConfig+0x1bc>)
 8001300:	689b      	ldr	r3, [r3, #8]
 8001302:	f003 020c 	and.w	r2, r3, #12
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	685b      	ldr	r3, [r3, #4]
 800130a:	009b      	lsls	r3, r3, #2
 800130c:	429a      	cmp	r2, r3
 800130e:	d1eb      	bne.n	80012e8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001310:	4b25      	ldr	r3, [pc, #148]	; (80013a8 <HAL_RCC_ClockConfig+0x1b8>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f003 030f 	and.w	r3, r3, #15
 8001318:	683a      	ldr	r2, [r7, #0]
 800131a:	429a      	cmp	r2, r3
 800131c:	d20c      	bcs.n	8001338 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800131e:	4b22      	ldr	r3, [pc, #136]	; (80013a8 <HAL_RCC_ClockConfig+0x1b8>)
 8001320:	683a      	ldr	r2, [r7, #0]
 8001322:	b2d2      	uxtb	r2, r2
 8001324:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001326:	4b20      	ldr	r3, [pc, #128]	; (80013a8 <HAL_RCC_ClockConfig+0x1b8>)
 8001328:	681b      	ldr	r3, [r3, #0]
 800132a:	f003 030f 	and.w	r3, r3, #15
 800132e:	683a      	ldr	r2, [r7, #0]
 8001330:	429a      	cmp	r2, r3
 8001332:	d001      	beq.n	8001338 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001334:	2301      	movs	r3, #1
 8001336:	e032      	b.n	800139e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	f003 0304 	and.w	r3, r3, #4
 8001340:	2b00      	cmp	r3, #0
 8001342:	d008      	beq.n	8001356 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001344:	4b19      	ldr	r3, [pc, #100]	; (80013ac <HAL_RCC_ClockConfig+0x1bc>)
 8001346:	689b      	ldr	r3, [r3, #8]
 8001348:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	68db      	ldr	r3, [r3, #12]
 8001350:	4916      	ldr	r1, [pc, #88]	; (80013ac <HAL_RCC_ClockConfig+0x1bc>)
 8001352:	4313      	orrs	r3, r2
 8001354:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	f003 0308 	and.w	r3, r3, #8
 800135e:	2b00      	cmp	r3, #0
 8001360:	d009      	beq.n	8001376 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001362:	4b12      	ldr	r3, [pc, #72]	; (80013ac <HAL_RCC_ClockConfig+0x1bc>)
 8001364:	689b      	ldr	r3, [r3, #8]
 8001366:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	691b      	ldr	r3, [r3, #16]
 800136e:	00db      	lsls	r3, r3, #3
 8001370:	490e      	ldr	r1, [pc, #56]	; (80013ac <HAL_RCC_ClockConfig+0x1bc>)
 8001372:	4313      	orrs	r3, r2
 8001374:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001376:	f000 f887 	bl	8001488 <HAL_RCC_GetSysClockFreq>
 800137a:	4602      	mov	r2, r0
 800137c:	4b0b      	ldr	r3, [pc, #44]	; (80013ac <HAL_RCC_ClockConfig+0x1bc>)
 800137e:	689b      	ldr	r3, [r3, #8]
 8001380:	091b      	lsrs	r3, r3, #4
 8001382:	f003 030f 	and.w	r3, r3, #15
 8001386:	490a      	ldr	r1, [pc, #40]	; (80013b0 <HAL_RCC_ClockConfig+0x1c0>)
 8001388:	5ccb      	ldrb	r3, [r1, r3]
 800138a:	fa22 f303 	lsr.w	r3, r2, r3
 800138e:	4a09      	ldr	r2, [pc, #36]	; (80013b4 <HAL_RCC_ClockConfig+0x1c4>)
 8001390:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001392:	4b09      	ldr	r3, [pc, #36]	; (80013b8 <HAL_RCC_ClockConfig+0x1c8>)
 8001394:	681b      	ldr	r3, [r3, #0]
 8001396:	4618      	mov	r0, r3
 8001398:	f7ff fb02 	bl	80009a0 <HAL_InitTick>

  return HAL_OK;
 800139c:	2300      	movs	r3, #0
}
 800139e:	4618      	mov	r0, r3
 80013a0:	3710      	adds	r7, #16
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
 80013a6:	bf00      	nop
 80013a8:	40023c00 	.word	0x40023c00
 80013ac:	40023800 	.word	0x40023800
 80013b0:	080049d0 	.word	0x080049d0
 80013b4:	20000000 	.word	0x20000000
 80013b8:	20000004 	.word	0x20000004

080013bc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80013bc:	b480      	push	{r7}
 80013be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80013c0:	4b03      	ldr	r3, [pc, #12]	; (80013d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80013c2:	681b      	ldr	r3, [r3, #0]
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	46bd      	mov	sp, r7
 80013c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013cc:	4770      	bx	lr
 80013ce:	bf00      	nop
 80013d0:	20000000 	.word	0x20000000

080013d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80013d8:	f7ff fff0 	bl	80013bc <HAL_RCC_GetHCLKFreq>
 80013dc:	4602      	mov	r2, r0
 80013de:	4b05      	ldr	r3, [pc, #20]	; (80013f4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80013e0:	689b      	ldr	r3, [r3, #8]
 80013e2:	0a9b      	lsrs	r3, r3, #10
 80013e4:	f003 0307 	and.w	r3, r3, #7
 80013e8:	4903      	ldr	r1, [pc, #12]	; (80013f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80013ea:	5ccb      	ldrb	r3, [r1, r3]
 80013ec:	fa22 f303 	lsr.w	r3, r2, r3
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	bd80      	pop	{r7, pc}
 80013f4:	40023800 	.word	0x40023800
 80013f8:	080049e0 	.word	0x080049e0

080013fc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001400:	f7ff ffdc 	bl	80013bc <HAL_RCC_GetHCLKFreq>
 8001404:	4602      	mov	r2, r0
 8001406:	4b05      	ldr	r3, [pc, #20]	; (800141c <HAL_RCC_GetPCLK2Freq+0x20>)
 8001408:	689b      	ldr	r3, [r3, #8]
 800140a:	0b5b      	lsrs	r3, r3, #13
 800140c:	f003 0307 	and.w	r3, r3, #7
 8001410:	4903      	ldr	r1, [pc, #12]	; (8001420 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001412:	5ccb      	ldrb	r3, [r1, r3]
 8001414:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001418:	4618      	mov	r0, r3
 800141a:	bd80      	pop	{r7, pc}
 800141c:	40023800 	.word	0x40023800
 8001420:	080049e0 	.word	0x080049e0

08001424 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001424:	b480      	push	{r7}
 8001426:	b083      	sub	sp, #12
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
 800142c:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	220f      	movs	r2, #15
 8001432:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001434:	4b12      	ldr	r3, [pc, #72]	; (8001480 <HAL_RCC_GetClockConfig+0x5c>)
 8001436:	689b      	ldr	r3, [r3, #8]
 8001438:	f003 0203 	and.w	r2, r3, #3
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001440:	4b0f      	ldr	r3, [pc, #60]	; (8001480 <HAL_RCC_GetClockConfig+0x5c>)
 8001442:	689b      	ldr	r3, [r3, #8]
 8001444:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001448:	687b      	ldr	r3, [r7, #4]
 800144a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800144c:	4b0c      	ldr	r3, [pc, #48]	; (8001480 <HAL_RCC_GetClockConfig+0x5c>)
 800144e:	689b      	ldr	r3, [r3, #8]
 8001450:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001458:	4b09      	ldr	r3, [pc, #36]	; (8001480 <HAL_RCC_GetClockConfig+0x5c>)
 800145a:	689b      	ldr	r3, [r3, #8]
 800145c:	08db      	lsrs	r3, r3, #3
 800145e:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001466:	4b07      	ldr	r3, [pc, #28]	; (8001484 <HAL_RCC_GetClockConfig+0x60>)
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	f003 020f 	and.w	r2, r3, #15
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	601a      	str	r2, [r3, #0]
}
 8001472:	bf00      	nop
 8001474:	370c      	adds	r7, #12
 8001476:	46bd      	mov	sp, r7
 8001478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147c:	4770      	bx	lr
 800147e:	bf00      	nop
 8001480:	40023800 	.word	0x40023800
 8001484:	40023c00 	.word	0x40023c00

08001488 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001488:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800148c:	b0ae      	sub	sp, #184	; 0xb8
 800148e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001490:	2300      	movs	r3, #0
 8001492:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8001496:	2300      	movs	r3, #0
 8001498:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 800149c:	2300      	movs	r3, #0
 800149e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 80014a2:	2300      	movs	r3, #0
 80014a4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 80014a8:	2300      	movs	r3, #0
 80014aa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80014ae:	4bcb      	ldr	r3, [pc, #812]	; (80017dc <HAL_RCC_GetSysClockFreq+0x354>)
 80014b0:	689b      	ldr	r3, [r3, #8]
 80014b2:	f003 030c 	and.w	r3, r3, #12
 80014b6:	2b0c      	cmp	r3, #12
 80014b8:	f200 8206 	bhi.w	80018c8 <HAL_RCC_GetSysClockFreq+0x440>
 80014bc:	a201      	add	r2, pc, #4	; (adr r2, 80014c4 <HAL_RCC_GetSysClockFreq+0x3c>)
 80014be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014c2:	bf00      	nop
 80014c4:	080014f9 	.word	0x080014f9
 80014c8:	080018c9 	.word	0x080018c9
 80014cc:	080018c9 	.word	0x080018c9
 80014d0:	080018c9 	.word	0x080018c9
 80014d4:	08001501 	.word	0x08001501
 80014d8:	080018c9 	.word	0x080018c9
 80014dc:	080018c9 	.word	0x080018c9
 80014e0:	080018c9 	.word	0x080018c9
 80014e4:	08001509 	.word	0x08001509
 80014e8:	080018c9 	.word	0x080018c9
 80014ec:	080018c9 	.word	0x080018c9
 80014f0:	080018c9 	.word	0x080018c9
 80014f4:	080016f9 	.word	0x080016f9
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80014f8:	4bb9      	ldr	r3, [pc, #740]	; (80017e0 <HAL_RCC_GetSysClockFreq+0x358>)
 80014fa:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 80014fe:	e1e7      	b.n	80018d0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001500:	4bb8      	ldr	r3, [pc, #736]	; (80017e4 <HAL_RCC_GetSysClockFreq+0x35c>)
 8001502:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8001506:	e1e3      	b.n	80018d0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001508:	4bb4      	ldr	r3, [pc, #720]	; (80017dc <HAL_RCC_GetSysClockFreq+0x354>)
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001510:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001514:	4bb1      	ldr	r3, [pc, #708]	; (80017dc <HAL_RCC_GetSysClockFreq+0x354>)
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800151c:	2b00      	cmp	r3, #0
 800151e:	d071      	beq.n	8001604 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001520:	4bae      	ldr	r3, [pc, #696]	; (80017dc <HAL_RCC_GetSysClockFreq+0x354>)
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	099b      	lsrs	r3, r3, #6
 8001526:	2200      	movs	r2, #0
 8001528:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800152c:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8001530:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001534:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001538:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800153c:	2300      	movs	r3, #0
 800153e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001542:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8001546:	4622      	mov	r2, r4
 8001548:	462b      	mov	r3, r5
 800154a:	f04f 0000 	mov.w	r0, #0
 800154e:	f04f 0100 	mov.w	r1, #0
 8001552:	0159      	lsls	r1, r3, #5
 8001554:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001558:	0150      	lsls	r0, r2, #5
 800155a:	4602      	mov	r2, r0
 800155c:	460b      	mov	r3, r1
 800155e:	4621      	mov	r1, r4
 8001560:	1a51      	subs	r1, r2, r1
 8001562:	6439      	str	r1, [r7, #64]	; 0x40
 8001564:	4629      	mov	r1, r5
 8001566:	eb63 0301 	sbc.w	r3, r3, r1
 800156a:	647b      	str	r3, [r7, #68]	; 0x44
 800156c:	f04f 0200 	mov.w	r2, #0
 8001570:	f04f 0300 	mov.w	r3, #0
 8001574:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8001578:	4649      	mov	r1, r9
 800157a:	018b      	lsls	r3, r1, #6
 800157c:	4641      	mov	r1, r8
 800157e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001582:	4641      	mov	r1, r8
 8001584:	018a      	lsls	r2, r1, #6
 8001586:	4641      	mov	r1, r8
 8001588:	1a51      	subs	r1, r2, r1
 800158a:	63b9      	str	r1, [r7, #56]	; 0x38
 800158c:	4649      	mov	r1, r9
 800158e:	eb63 0301 	sbc.w	r3, r3, r1
 8001592:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001594:	f04f 0200 	mov.w	r2, #0
 8001598:	f04f 0300 	mov.w	r3, #0
 800159c:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 80015a0:	4649      	mov	r1, r9
 80015a2:	00cb      	lsls	r3, r1, #3
 80015a4:	4641      	mov	r1, r8
 80015a6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80015aa:	4641      	mov	r1, r8
 80015ac:	00ca      	lsls	r2, r1, #3
 80015ae:	4610      	mov	r0, r2
 80015b0:	4619      	mov	r1, r3
 80015b2:	4603      	mov	r3, r0
 80015b4:	4622      	mov	r2, r4
 80015b6:	189b      	adds	r3, r3, r2
 80015b8:	633b      	str	r3, [r7, #48]	; 0x30
 80015ba:	462b      	mov	r3, r5
 80015bc:	460a      	mov	r2, r1
 80015be:	eb42 0303 	adc.w	r3, r2, r3
 80015c2:	637b      	str	r3, [r7, #52]	; 0x34
 80015c4:	f04f 0200 	mov.w	r2, #0
 80015c8:	f04f 0300 	mov.w	r3, #0
 80015cc:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80015d0:	4629      	mov	r1, r5
 80015d2:	024b      	lsls	r3, r1, #9
 80015d4:	4621      	mov	r1, r4
 80015d6:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80015da:	4621      	mov	r1, r4
 80015dc:	024a      	lsls	r2, r1, #9
 80015de:	4610      	mov	r0, r2
 80015e0:	4619      	mov	r1, r3
 80015e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80015e6:	2200      	movs	r2, #0
 80015e8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80015ec:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80015f0:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80015f4:	f7fe fe0c 	bl	8000210 <__aeabi_uldivmod>
 80015f8:	4602      	mov	r2, r0
 80015fa:	460b      	mov	r3, r1
 80015fc:	4613      	mov	r3, r2
 80015fe:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8001602:	e067      	b.n	80016d4 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001604:	4b75      	ldr	r3, [pc, #468]	; (80017dc <HAL_RCC_GetSysClockFreq+0x354>)
 8001606:	685b      	ldr	r3, [r3, #4]
 8001608:	099b      	lsrs	r3, r3, #6
 800160a:	2200      	movs	r2, #0
 800160c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8001610:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8001614:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001618:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800161c:	67bb      	str	r3, [r7, #120]	; 0x78
 800161e:	2300      	movs	r3, #0
 8001620:	67fb      	str	r3, [r7, #124]	; 0x7c
 8001622:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8001626:	4622      	mov	r2, r4
 8001628:	462b      	mov	r3, r5
 800162a:	f04f 0000 	mov.w	r0, #0
 800162e:	f04f 0100 	mov.w	r1, #0
 8001632:	0159      	lsls	r1, r3, #5
 8001634:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001638:	0150      	lsls	r0, r2, #5
 800163a:	4602      	mov	r2, r0
 800163c:	460b      	mov	r3, r1
 800163e:	4621      	mov	r1, r4
 8001640:	1a51      	subs	r1, r2, r1
 8001642:	62b9      	str	r1, [r7, #40]	; 0x28
 8001644:	4629      	mov	r1, r5
 8001646:	eb63 0301 	sbc.w	r3, r3, r1
 800164a:	62fb      	str	r3, [r7, #44]	; 0x2c
 800164c:	f04f 0200 	mov.w	r2, #0
 8001650:	f04f 0300 	mov.w	r3, #0
 8001654:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8001658:	4649      	mov	r1, r9
 800165a:	018b      	lsls	r3, r1, #6
 800165c:	4641      	mov	r1, r8
 800165e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001662:	4641      	mov	r1, r8
 8001664:	018a      	lsls	r2, r1, #6
 8001666:	4641      	mov	r1, r8
 8001668:	ebb2 0a01 	subs.w	sl, r2, r1
 800166c:	4649      	mov	r1, r9
 800166e:	eb63 0b01 	sbc.w	fp, r3, r1
 8001672:	f04f 0200 	mov.w	r2, #0
 8001676:	f04f 0300 	mov.w	r3, #0
 800167a:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800167e:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8001682:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001686:	4692      	mov	sl, r2
 8001688:	469b      	mov	fp, r3
 800168a:	4623      	mov	r3, r4
 800168c:	eb1a 0303 	adds.w	r3, sl, r3
 8001690:	623b      	str	r3, [r7, #32]
 8001692:	462b      	mov	r3, r5
 8001694:	eb4b 0303 	adc.w	r3, fp, r3
 8001698:	627b      	str	r3, [r7, #36]	; 0x24
 800169a:	f04f 0200 	mov.w	r2, #0
 800169e:	f04f 0300 	mov.w	r3, #0
 80016a2:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 80016a6:	4629      	mov	r1, r5
 80016a8:	028b      	lsls	r3, r1, #10
 80016aa:	4621      	mov	r1, r4
 80016ac:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80016b0:	4621      	mov	r1, r4
 80016b2:	028a      	lsls	r2, r1, #10
 80016b4:	4610      	mov	r0, r2
 80016b6:	4619      	mov	r1, r3
 80016b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80016bc:	2200      	movs	r2, #0
 80016be:	673b      	str	r3, [r7, #112]	; 0x70
 80016c0:	677a      	str	r2, [r7, #116]	; 0x74
 80016c2:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80016c6:	f7fe fda3 	bl	8000210 <__aeabi_uldivmod>
 80016ca:	4602      	mov	r2, r0
 80016cc:	460b      	mov	r3, r1
 80016ce:	4613      	mov	r3, r2
 80016d0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80016d4:	4b41      	ldr	r3, [pc, #260]	; (80017dc <HAL_RCC_GetSysClockFreq+0x354>)
 80016d6:	685b      	ldr	r3, [r3, #4]
 80016d8:	0c1b      	lsrs	r3, r3, #16
 80016da:	f003 0303 	and.w	r3, r3, #3
 80016de:	3301      	adds	r3, #1
 80016e0:	005b      	lsls	r3, r3, #1
 80016e2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 80016e6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80016ea:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80016ee:	fbb2 f3f3 	udiv	r3, r2, r3
 80016f2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80016f6:	e0eb      	b.n	80018d0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80016f8:	4b38      	ldr	r3, [pc, #224]	; (80017dc <HAL_RCC_GetSysClockFreq+0x354>)
 80016fa:	685b      	ldr	r3, [r3, #4]
 80016fc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001700:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001704:	4b35      	ldr	r3, [pc, #212]	; (80017dc <HAL_RCC_GetSysClockFreq+0x354>)
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800170c:	2b00      	cmp	r3, #0
 800170e:	d06b      	beq.n	80017e8 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001710:	4b32      	ldr	r3, [pc, #200]	; (80017dc <HAL_RCC_GetSysClockFreq+0x354>)
 8001712:	685b      	ldr	r3, [r3, #4]
 8001714:	099b      	lsrs	r3, r3, #6
 8001716:	2200      	movs	r2, #0
 8001718:	66bb      	str	r3, [r7, #104]	; 0x68
 800171a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800171c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800171e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001722:	663b      	str	r3, [r7, #96]	; 0x60
 8001724:	2300      	movs	r3, #0
 8001726:	667b      	str	r3, [r7, #100]	; 0x64
 8001728:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 800172c:	4622      	mov	r2, r4
 800172e:	462b      	mov	r3, r5
 8001730:	f04f 0000 	mov.w	r0, #0
 8001734:	f04f 0100 	mov.w	r1, #0
 8001738:	0159      	lsls	r1, r3, #5
 800173a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800173e:	0150      	lsls	r0, r2, #5
 8001740:	4602      	mov	r2, r0
 8001742:	460b      	mov	r3, r1
 8001744:	4621      	mov	r1, r4
 8001746:	1a51      	subs	r1, r2, r1
 8001748:	61b9      	str	r1, [r7, #24]
 800174a:	4629      	mov	r1, r5
 800174c:	eb63 0301 	sbc.w	r3, r3, r1
 8001750:	61fb      	str	r3, [r7, #28]
 8001752:	f04f 0200 	mov.w	r2, #0
 8001756:	f04f 0300 	mov.w	r3, #0
 800175a:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 800175e:	4659      	mov	r1, fp
 8001760:	018b      	lsls	r3, r1, #6
 8001762:	4651      	mov	r1, sl
 8001764:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001768:	4651      	mov	r1, sl
 800176a:	018a      	lsls	r2, r1, #6
 800176c:	4651      	mov	r1, sl
 800176e:	ebb2 0801 	subs.w	r8, r2, r1
 8001772:	4659      	mov	r1, fp
 8001774:	eb63 0901 	sbc.w	r9, r3, r1
 8001778:	f04f 0200 	mov.w	r2, #0
 800177c:	f04f 0300 	mov.w	r3, #0
 8001780:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001784:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001788:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800178c:	4690      	mov	r8, r2
 800178e:	4699      	mov	r9, r3
 8001790:	4623      	mov	r3, r4
 8001792:	eb18 0303 	adds.w	r3, r8, r3
 8001796:	613b      	str	r3, [r7, #16]
 8001798:	462b      	mov	r3, r5
 800179a:	eb49 0303 	adc.w	r3, r9, r3
 800179e:	617b      	str	r3, [r7, #20]
 80017a0:	f04f 0200 	mov.w	r2, #0
 80017a4:	f04f 0300 	mov.w	r3, #0
 80017a8:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80017ac:	4629      	mov	r1, r5
 80017ae:	024b      	lsls	r3, r1, #9
 80017b0:	4621      	mov	r1, r4
 80017b2:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80017b6:	4621      	mov	r1, r4
 80017b8:	024a      	lsls	r2, r1, #9
 80017ba:	4610      	mov	r0, r2
 80017bc:	4619      	mov	r1, r3
 80017be:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80017c2:	2200      	movs	r2, #0
 80017c4:	65bb      	str	r3, [r7, #88]	; 0x58
 80017c6:	65fa      	str	r2, [r7, #92]	; 0x5c
 80017c8:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80017cc:	f7fe fd20 	bl	8000210 <__aeabi_uldivmod>
 80017d0:	4602      	mov	r2, r0
 80017d2:	460b      	mov	r3, r1
 80017d4:	4613      	mov	r3, r2
 80017d6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80017da:	e065      	b.n	80018a8 <HAL_RCC_GetSysClockFreq+0x420>
 80017dc:	40023800 	.word	0x40023800
 80017e0:	00f42400 	.word	0x00f42400
 80017e4:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80017e8:	4b3d      	ldr	r3, [pc, #244]	; (80018e0 <HAL_RCC_GetSysClockFreq+0x458>)
 80017ea:	685b      	ldr	r3, [r3, #4]
 80017ec:	099b      	lsrs	r3, r3, #6
 80017ee:	2200      	movs	r2, #0
 80017f0:	4618      	mov	r0, r3
 80017f2:	4611      	mov	r1, r2
 80017f4:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80017f8:	653b      	str	r3, [r7, #80]	; 0x50
 80017fa:	2300      	movs	r3, #0
 80017fc:	657b      	str	r3, [r7, #84]	; 0x54
 80017fe:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 8001802:	4642      	mov	r2, r8
 8001804:	464b      	mov	r3, r9
 8001806:	f04f 0000 	mov.w	r0, #0
 800180a:	f04f 0100 	mov.w	r1, #0
 800180e:	0159      	lsls	r1, r3, #5
 8001810:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001814:	0150      	lsls	r0, r2, #5
 8001816:	4602      	mov	r2, r0
 8001818:	460b      	mov	r3, r1
 800181a:	4641      	mov	r1, r8
 800181c:	1a51      	subs	r1, r2, r1
 800181e:	60b9      	str	r1, [r7, #8]
 8001820:	4649      	mov	r1, r9
 8001822:	eb63 0301 	sbc.w	r3, r3, r1
 8001826:	60fb      	str	r3, [r7, #12]
 8001828:	f04f 0200 	mov.w	r2, #0
 800182c:	f04f 0300 	mov.w	r3, #0
 8001830:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8001834:	4659      	mov	r1, fp
 8001836:	018b      	lsls	r3, r1, #6
 8001838:	4651      	mov	r1, sl
 800183a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800183e:	4651      	mov	r1, sl
 8001840:	018a      	lsls	r2, r1, #6
 8001842:	4651      	mov	r1, sl
 8001844:	1a54      	subs	r4, r2, r1
 8001846:	4659      	mov	r1, fp
 8001848:	eb63 0501 	sbc.w	r5, r3, r1
 800184c:	f04f 0200 	mov.w	r2, #0
 8001850:	f04f 0300 	mov.w	r3, #0
 8001854:	00eb      	lsls	r3, r5, #3
 8001856:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800185a:	00e2      	lsls	r2, r4, #3
 800185c:	4614      	mov	r4, r2
 800185e:	461d      	mov	r5, r3
 8001860:	4643      	mov	r3, r8
 8001862:	18e3      	adds	r3, r4, r3
 8001864:	603b      	str	r3, [r7, #0]
 8001866:	464b      	mov	r3, r9
 8001868:	eb45 0303 	adc.w	r3, r5, r3
 800186c:	607b      	str	r3, [r7, #4]
 800186e:	f04f 0200 	mov.w	r2, #0
 8001872:	f04f 0300 	mov.w	r3, #0
 8001876:	e9d7 4500 	ldrd	r4, r5, [r7]
 800187a:	4629      	mov	r1, r5
 800187c:	028b      	lsls	r3, r1, #10
 800187e:	4621      	mov	r1, r4
 8001880:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001884:	4621      	mov	r1, r4
 8001886:	028a      	lsls	r2, r1, #10
 8001888:	4610      	mov	r0, r2
 800188a:	4619      	mov	r1, r3
 800188c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001890:	2200      	movs	r2, #0
 8001892:	64bb      	str	r3, [r7, #72]	; 0x48
 8001894:	64fa      	str	r2, [r7, #76]	; 0x4c
 8001896:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800189a:	f7fe fcb9 	bl	8000210 <__aeabi_uldivmod>
 800189e:	4602      	mov	r2, r0
 80018a0:	460b      	mov	r3, r1
 80018a2:	4613      	mov	r3, r2
 80018a4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80018a8:	4b0d      	ldr	r3, [pc, #52]	; (80018e0 <HAL_RCC_GetSysClockFreq+0x458>)
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	0f1b      	lsrs	r3, r3, #28
 80018ae:	f003 0307 	and.w	r3, r3, #7
 80018b2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 80018b6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80018ba:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80018be:	fbb2 f3f3 	udiv	r3, r2, r3
 80018c2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80018c6:	e003      	b.n	80018d0 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80018c8:	4b06      	ldr	r3, [pc, #24]	; (80018e4 <HAL_RCC_GetSysClockFreq+0x45c>)
 80018ca:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80018ce:	bf00      	nop
    }
  }
  return sysclockfreq;
 80018d0:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 80018d4:	4618      	mov	r0, r3
 80018d6:	37b8      	adds	r7, #184	; 0xb8
 80018d8:	46bd      	mov	sp, r7
 80018da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80018de:	bf00      	nop
 80018e0:	40023800 	.word	0x40023800
 80018e4:	00f42400 	.word	0x00f42400

080018e8 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80018e8:	b580      	push	{r7, lr}
 80018ea:	b086      	sub	sp, #24
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d101      	bne.n	80018fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80018f6:	2301      	movs	r3, #1
 80018f8:	e28d      	b.n	8001e16 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f003 0301 	and.w	r3, r3, #1
 8001902:	2b00      	cmp	r3, #0
 8001904:	f000 8083 	beq.w	8001a0e <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8001908:	4b94      	ldr	r3, [pc, #592]	; (8001b5c <HAL_RCC_OscConfig+0x274>)
 800190a:	689b      	ldr	r3, [r3, #8]
 800190c:	f003 030c 	and.w	r3, r3, #12
 8001910:	2b04      	cmp	r3, #4
 8001912:	d019      	beq.n	8001948 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001914:	4b91      	ldr	r3, [pc, #580]	; (8001b5c <HAL_RCC_OscConfig+0x274>)
 8001916:	689b      	ldr	r3, [r3, #8]
 8001918:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800191c:	2b08      	cmp	r3, #8
 800191e:	d106      	bne.n	800192e <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001920:	4b8e      	ldr	r3, [pc, #568]	; (8001b5c <HAL_RCC_OscConfig+0x274>)
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001928:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800192c:	d00c      	beq.n	8001948 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800192e:	4b8b      	ldr	r3, [pc, #556]	; (8001b5c <HAL_RCC_OscConfig+0x274>)
 8001930:	689b      	ldr	r3, [r3, #8]
 8001932:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8001936:	2b0c      	cmp	r3, #12
 8001938:	d112      	bne.n	8001960 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800193a:	4b88      	ldr	r3, [pc, #544]	; (8001b5c <HAL_RCC_OscConfig+0x274>)
 800193c:	685b      	ldr	r3, [r3, #4]
 800193e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001942:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001946:	d10b      	bne.n	8001960 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001948:	4b84      	ldr	r3, [pc, #528]	; (8001b5c <HAL_RCC_OscConfig+0x274>)
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001950:	2b00      	cmp	r3, #0
 8001952:	d05b      	beq.n	8001a0c <HAL_RCC_OscConfig+0x124>
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	685b      	ldr	r3, [r3, #4]
 8001958:	2b00      	cmp	r3, #0
 800195a:	d157      	bne.n	8001a0c <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 800195c:	2301      	movs	r3, #1
 800195e:	e25a      	b.n	8001e16 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	685b      	ldr	r3, [r3, #4]
 8001964:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001968:	d106      	bne.n	8001978 <HAL_RCC_OscConfig+0x90>
 800196a:	4b7c      	ldr	r3, [pc, #496]	; (8001b5c <HAL_RCC_OscConfig+0x274>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	4a7b      	ldr	r2, [pc, #492]	; (8001b5c <HAL_RCC_OscConfig+0x274>)
 8001970:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001974:	6013      	str	r3, [r2, #0]
 8001976:	e01d      	b.n	80019b4 <HAL_RCC_OscConfig+0xcc>
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001980:	d10c      	bne.n	800199c <HAL_RCC_OscConfig+0xb4>
 8001982:	4b76      	ldr	r3, [pc, #472]	; (8001b5c <HAL_RCC_OscConfig+0x274>)
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	4a75      	ldr	r2, [pc, #468]	; (8001b5c <HAL_RCC_OscConfig+0x274>)
 8001988:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800198c:	6013      	str	r3, [r2, #0]
 800198e:	4b73      	ldr	r3, [pc, #460]	; (8001b5c <HAL_RCC_OscConfig+0x274>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	4a72      	ldr	r2, [pc, #456]	; (8001b5c <HAL_RCC_OscConfig+0x274>)
 8001994:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001998:	6013      	str	r3, [r2, #0]
 800199a:	e00b      	b.n	80019b4 <HAL_RCC_OscConfig+0xcc>
 800199c:	4b6f      	ldr	r3, [pc, #444]	; (8001b5c <HAL_RCC_OscConfig+0x274>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	4a6e      	ldr	r2, [pc, #440]	; (8001b5c <HAL_RCC_OscConfig+0x274>)
 80019a2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80019a6:	6013      	str	r3, [r2, #0]
 80019a8:	4b6c      	ldr	r3, [pc, #432]	; (8001b5c <HAL_RCC_OscConfig+0x274>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	4a6b      	ldr	r2, [pc, #428]	; (8001b5c <HAL_RCC_OscConfig+0x274>)
 80019ae:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80019b2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	685b      	ldr	r3, [r3, #4]
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d013      	beq.n	80019e4 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019bc:	f7ff f97c 	bl	8000cb8 <HAL_GetTick>
 80019c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019c2:	e008      	b.n	80019d6 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80019c4:	f7ff f978 	bl	8000cb8 <HAL_GetTick>
 80019c8:	4602      	mov	r2, r0
 80019ca:	693b      	ldr	r3, [r7, #16]
 80019cc:	1ad3      	subs	r3, r2, r3
 80019ce:	2b64      	cmp	r3, #100	; 0x64
 80019d0:	d901      	bls.n	80019d6 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80019d2:	2303      	movs	r3, #3
 80019d4:	e21f      	b.n	8001e16 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80019d6:	4b61      	ldr	r3, [pc, #388]	; (8001b5c <HAL_RCC_OscConfig+0x274>)
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d0f0      	beq.n	80019c4 <HAL_RCC_OscConfig+0xdc>
 80019e2:	e014      	b.n	8001a0e <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80019e4:	f7ff f968 	bl	8000cb8 <HAL_GetTick>
 80019e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019ea:	e008      	b.n	80019fe <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80019ec:	f7ff f964 	bl	8000cb8 <HAL_GetTick>
 80019f0:	4602      	mov	r2, r0
 80019f2:	693b      	ldr	r3, [r7, #16]
 80019f4:	1ad3      	subs	r3, r2, r3
 80019f6:	2b64      	cmp	r3, #100	; 0x64
 80019f8:	d901      	bls.n	80019fe <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80019fa:	2303      	movs	r3, #3
 80019fc:	e20b      	b.n	8001e16 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80019fe:	4b57      	ldr	r3, [pc, #348]	; (8001b5c <HAL_RCC_OscConfig+0x274>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d1f0      	bne.n	80019ec <HAL_RCC_OscConfig+0x104>
 8001a0a:	e000      	b.n	8001a0e <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a0c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f003 0302 	and.w	r3, r3, #2
 8001a16:	2b00      	cmp	r3, #0
 8001a18:	d06f      	beq.n	8001afa <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001a1a:	4b50      	ldr	r3, [pc, #320]	; (8001b5c <HAL_RCC_OscConfig+0x274>)
 8001a1c:	689b      	ldr	r3, [r3, #8]
 8001a1e:	f003 030c 	and.w	r3, r3, #12
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d017      	beq.n	8001a56 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001a26:	4b4d      	ldr	r3, [pc, #308]	; (8001b5c <HAL_RCC_OscConfig+0x274>)
 8001a28:	689b      	ldr	r3, [r3, #8]
 8001a2a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8001a2e:	2b08      	cmp	r3, #8
 8001a30:	d105      	bne.n	8001a3e <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001a32:	4b4a      	ldr	r3, [pc, #296]	; (8001b5c <HAL_RCC_OscConfig+0x274>)
 8001a34:	685b      	ldr	r3, [r3, #4]
 8001a36:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d00b      	beq.n	8001a56 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a3e:	4b47      	ldr	r3, [pc, #284]	; (8001b5c <HAL_RCC_OscConfig+0x274>)
 8001a40:	689b      	ldr	r3, [r3, #8]
 8001a42:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8001a46:	2b0c      	cmp	r3, #12
 8001a48:	d11c      	bne.n	8001a84 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a4a:	4b44      	ldr	r3, [pc, #272]	; (8001b5c <HAL_RCC_OscConfig+0x274>)
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d116      	bne.n	8001a84 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a56:	4b41      	ldr	r3, [pc, #260]	; (8001b5c <HAL_RCC_OscConfig+0x274>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f003 0302 	and.w	r3, r3, #2
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d005      	beq.n	8001a6e <HAL_RCC_OscConfig+0x186>
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	68db      	ldr	r3, [r3, #12]
 8001a66:	2b01      	cmp	r3, #1
 8001a68:	d001      	beq.n	8001a6e <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 8001a6a:	2301      	movs	r3, #1
 8001a6c:	e1d3      	b.n	8001e16 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a6e:	4b3b      	ldr	r3, [pc, #236]	; (8001b5c <HAL_RCC_OscConfig+0x274>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	691b      	ldr	r3, [r3, #16]
 8001a7a:	00db      	lsls	r3, r3, #3
 8001a7c:	4937      	ldr	r1, [pc, #220]	; (8001b5c <HAL_RCC_OscConfig+0x274>)
 8001a7e:	4313      	orrs	r3, r2
 8001a80:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a82:	e03a      	b.n	8001afa <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	68db      	ldr	r3, [r3, #12]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d020      	beq.n	8001ace <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001a8c:	4b34      	ldr	r3, [pc, #208]	; (8001b60 <HAL_RCC_OscConfig+0x278>)
 8001a8e:	2201      	movs	r2, #1
 8001a90:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001a92:	f7ff f911 	bl	8000cb8 <HAL_GetTick>
 8001a96:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a98:	e008      	b.n	8001aac <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001a9a:	f7ff f90d 	bl	8000cb8 <HAL_GetTick>
 8001a9e:	4602      	mov	r2, r0
 8001aa0:	693b      	ldr	r3, [r7, #16]
 8001aa2:	1ad3      	subs	r3, r2, r3
 8001aa4:	2b02      	cmp	r3, #2
 8001aa6:	d901      	bls.n	8001aac <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 8001aa8:	2303      	movs	r3, #3
 8001aaa:	e1b4      	b.n	8001e16 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001aac:	4b2b      	ldr	r3, [pc, #172]	; (8001b5c <HAL_RCC_OscConfig+0x274>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f003 0302 	and.w	r3, r3, #2
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d0f0      	beq.n	8001a9a <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ab8:	4b28      	ldr	r3, [pc, #160]	; (8001b5c <HAL_RCC_OscConfig+0x274>)
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	691b      	ldr	r3, [r3, #16]
 8001ac4:	00db      	lsls	r3, r3, #3
 8001ac6:	4925      	ldr	r1, [pc, #148]	; (8001b5c <HAL_RCC_OscConfig+0x274>)
 8001ac8:	4313      	orrs	r3, r2
 8001aca:	600b      	str	r3, [r1, #0]
 8001acc:	e015      	b.n	8001afa <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001ace:	4b24      	ldr	r3, [pc, #144]	; (8001b60 <HAL_RCC_OscConfig+0x278>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001ad4:	f7ff f8f0 	bl	8000cb8 <HAL_GetTick>
 8001ad8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ada:	e008      	b.n	8001aee <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001adc:	f7ff f8ec 	bl	8000cb8 <HAL_GetTick>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	693b      	ldr	r3, [r7, #16]
 8001ae4:	1ad3      	subs	r3, r2, r3
 8001ae6:	2b02      	cmp	r3, #2
 8001ae8:	d901      	bls.n	8001aee <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8001aea:	2303      	movs	r3, #3
 8001aec:	e193      	b.n	8001e16 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001aee:	4b1b      	ldr	r3, [pc, #108]	; (8001b5c <HAL_RCC_OscConfig+0x274>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	f003 0302 	and.w	r3, r3, #2
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d1f0      	bne.n	8001adc <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	f003 0308 	and.w	r3, r3, #8
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d036      	beq.n	8001b74 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	695b      	ldr	r3, [r3, #20]
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d016      	beq.n	8001b3c <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b0e:	4b15      	ldr	r3, [pc, #84]	; (8001b64 <HAL_RCC_OscConfig+0x27c>)
 8001b10:	2201      	movs	r2, #1
 8001b12:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b14:	f7ff f8d0 	bl	8000cb8 <HAL_GetTick>
 8001b18:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b1a:	e008      	b.n	8001b2e <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b1c:	f7ff f8cc 	bl	8000cb8 <HAL_GetTick>
 8001b20:	4602      	mov	r2, r0
 8001b22:	693b      	ldr	r3, [r7, #16]
 8001b24:	1ad3      	subs	r3, r2, r3
 8001b26:	2b02      	cmp	r3, #2
 8001b28:	d901      	bls.n	8001b2e <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8001b2a:	2303      	movs	r3, #3
 8001b2c:	e173      	b.n	8001e16 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b2e:	4b0b      	ldr	r3, [pc, #44]	; (8001b5c <HAL_RCC_OscConfig+0x274>)
 8001b30:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001b32:	f003 0302 	and.w	r3, r3, #2
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d0f0      	beq.n	8001b1c <HAL_RCC_OscConfig+0x234>
 8001b3a:	e01b      	b.n	8001b74 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b3c:	4b09      	ldr	r3, [pc, #36]	; (8001b64 <HAL_RCC_OscConfig+0x27c>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b42:	f7ff f8b9 	bl	8000cb8 <HAL_GetTick>
 8001b46:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b48:	e00e      	b.n	8001b68 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b4a:	f7ff f8b5 	bl	8000cb8 <HAL_GetTick>
 8001b4e:	4602      	mov	r2, r0
 8001b50:	693b      	ldr	r3, [r7, #16]
 8001b52:	1ad3      	subs	r3, r2, r3
 8001b54:	2b02      	cmp	r3, #2
 8001b56:	d907      	bls.n	8001b68 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 8001b58:	2303      	movs	r3, #3
 8001b5a:	e15c      	b.n	8001e16 <HAL_RCC_OscConfig+0x52e>
 8001b5c:	40023800 	.word	0x40023800
 8001b60:	42470000 	.word	0x42470000
 8001b64:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b68:	4b8a      	ldr	r3, [pc, #552]	; (8001d94 <HAL_RCC_OscConfig+0x4ac>)
 8001b6a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001b6c:	f003 0302 	and.w	r3, r3, #2
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d1ea      	bne.n	8001b4a <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	f003 0304 	and.w	r3, r3, #4
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	f000 8097 	beq.w	8001cb0 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001b82:	2300      	movs	r3, #0
 8001b84:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001b86:	4b83      	ldr	r3, [pc, #524]	; (8001d94 <HAL_RCC_OscConfig+0x4ac>)
 8001b88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d10f      	bne.n	8001bb2 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001b92:	2300      	movs	r3, #0
 8001b94:	60bb      	str	r3, [r7, #8]
 8001b96:	4b7f      	ldr	r3, [pc, #508]	; (8001d94 <HAL_RCC_OscConfig+0x4ac>)
 8001b98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001b9a:	4a7e      	ldr	r2, [pc, #504]	; (8001d94 <HAL_RCC_OscConfig+0x4ac>)
 8001b9c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ba0:	6413      	str	r3, [r2, #64]	; 0x40
 8001ba2:	4b7c      	ldr	r3, [pc, #496]	; (8001d94 <HAL_RCC_OscConfig+0x4ac>)
 8001ba4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001baa:	60bb      	str	r3, [r7, #8]
 8001bac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bb2:	4b79      	ldr	r3, [pc, #484]	; (8001d98 <HAL_RCC_OscConfig+0x4b0>)
 8001bb4:	681b      	ldr	r3, [r3, #0]
 8001bb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d118      	bne.n	8001bf0 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001bbe:	4b76      	ldr	r3, [pc, #472]	; (8001d98 <HAL_RCC_OscConfig+0x4b0>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4a75      	ldr	r2, [pc, #468]	; (8001d98 <HAL_RCC_OscConfig+0x4b0>)
 8001bc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001bc8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001bca:	f7ff f875 	bl	8000cb8 <HAL_GetTick>
 8001bce:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bd0:	e008      	b.n	8001be4 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001bd2:	f7ff f871 	bl	8000cb8 <HAL_GetTick>
 8001bd6:	4602      	mov	r2, r0
 8001bd8:	693b      	ldr	r3, [r7, #16]
 8001bda:	1ad3      	subs	r3, r2, r3
 8001bdc:	2b02      	cmp	r3, #2
 8001bde:	d901      	bls.n	8001be4 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8001be0:	2303      	movs	r3, #3
 8001be2:	e118      	b.n	8001e16 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001be4:	4b6c      	ldr	r3, [pc, #432]	; (8001d98 <HAL_RCC_OscConfig+0x4b0>)
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d0f0      	beq.n	8001bd2 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	689b      	ldr	r3, [r3, #8]
 8001bf4:	2b01      	cmp	r3, #1
 8001bf6:	d106      	bne.n	8001c06 <HAL_RCC_OscConfig+0x31e>
 8001bf8:	4b66      	ldr	r3, [pc, #408]	; (8001d94 <HAL_RCC_OscConfig+0x4ac>)
 8001bfa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001bfc:	4a65      	ldr	r2, [pc, #404]	; (8001d94 <HAL_RCC_OscConfig+0x4ac>)
 8001bfe:	f043 0301 	orr.w	r3, r3, #1
 8001c02:	6713      	str	r3, [r2, #112]	; 0x70
 8001c04:	e01c      	b.n	8001c40 <HAL_RCC_OscConfig+0x358>
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	689b      	ldr	r3, [r3, #8]
 8001c0a:	2b05      	cmp	r3, #5
 8001c0c:	d10c      	bne.n	8001c28 <HAL_RCC_OscConfig+0x340>
 8001c0e:	4b61      	ldr	r3, [pc, #388]	; (8001d94 <HAL_RCC_OscConfig+0x4ac>)
 8001c10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c12:	4a60      	ldr	r2, [pc, #384]	; (8001d94 <HAL_RCC_OscConfig+0x4ac>)
 8001c14:	f043 0304 	orr.w	r3, r3, #4
 8001c18:	6713      	str	r3, [r2, #112]	; 0x70
 8001c1a:	4b5e      	ldr	r3, [pc, #376]	; (8001d94 <HAL_RCC_OscConfig+0x4ac>)
 8001c1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c1e:	4a5d      	ldr	r2, [pc, #372]	; (8001d94 <HAL_RCC_OscConfig+0x4ac>)
 8001c20:	f043 0301 	orr.w	r3, r3, #1
 8001c24:	6713      	str	r3, [r2, #112]	; 0x70
 8001c26:	e00b      	b.n	8001c40 <HAL_RCC_OscConfig+0x358>
 8001c28:	4b5a      	ldr	r3, [pc, #360]	; (8001d94 <HAL_RCC_OscConfig+0x4ac>)
 8001c2a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c2c:	4a59      	ldr	r2, [pc, #356]	; (8001d94 <HAL_RCC_OscConfig+0x4ac>)
 8001c2e:	f023 0301 	bic.w	r3, r3, #1
 8001c32:	6713      	str	r3, [r2, #112]	; 0x70
 8001c34:	4b57      	ldr	r3, [pc, #348]	; (8001d94 <HAL_RCC_OscConfig+0x4ac>)
 8001c36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c38:	4a56      	ldr	r2, [pc, #344]	; (8001d94 <HAL_RCC_OscConfig+0x4ac>)
 8001c3a:	f023 0304 	bic.w	r3, r3, #4
 8001c3e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	689b      	ldr	r3, [r3, #8]
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d015      	beq.n	8001c74 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c48:	f7ff f836 	bl	8000cb8 <HAL_GetTick>
 8001c4c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c4e:	e00a      	b.n	8001c66 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c50:	f7ff f832 	bl	8000cb8 <HAL_GetTick>
 8001c54:	4602      	mov	r2, r0
 8001c56:	693b      	ldr	r3, [r7, #16]
 8001c58:	1ad3      	subs	r3, r2, r3
 8001c5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c5e:	4293      	cmp	r3, r2
 8001c60:	d901      	bls.n	8001c66 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8001c62:	2303      	movs	r3, #3
 8001c64:	e0d7      	b.n	8001e16 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c66:	4b4b      	ldr	r3, [pc, #300]	; (8001d94 <HAL_RCC_OscConfig+0x4ac>)
 8001c68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c6a:	f003 0302 	and.w	r3, r3, #2
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	d0ee      	beq.n	8001c50 <HAL_RCC_OscConfig+0x368>
 8001c72:	e014      	b.n	8001c9e <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c74:	f7ff f820 	bl	8000cb8 <HAL_GetTick>
 8001c78:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c7a:	e00a      	b.n	8001c92 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c7c:	f7ff f81c 	bl	8000cb8 <HAL_GetTick>
 8001c80:	4602      	mov	r2, r0
 8001c82:	693b      	ldr	r3, [r7, #16]
 8001c84:	1ad3      	subs	r3, r2, r3
 8001c86:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c8a:	4293      	cmp	r3, r2
 8001c8c:	d901      	bls.n	8001c92 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8001c8e:	2303      	movs	r3, #3
 8001c90:	e0c1      	b.n	8001e16 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001c92:	4b40      	ldr	r3, [pc, #256]	; (8001d94 <HAL_RCC_OscConfig+0x4ac>)
 8001c94:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c96:	f003 0302 	and.w	r3, r3, #2
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d1ee      	bne.n	8001c7c <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001c9e:	7dfb      	ldrb	r3, [r7, #23]
 8001ca0:	2b01      	cmp	r3, #1
 8001ca2:	d105      	bne.n	8001cb0 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ca4:	4b3b      	ldr	r3, [pc, #236]	; (8001d94 <HAL_RCC_OscConfig+0x4ac>)
 8001ca6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ca8:	4a3a      	ldr	r2, [pc, #232]	; (8001d94 <HAL_RCC_OscConfig+0x4ac>)
 8001caa:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001cae:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	699b      	ldr	r3, [r3, #24]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	f000 80ad 	beq.w	8001e14 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001cba:	4b36      	ldr	r3, [pc, #216]	; (8001d94 <HAL_RCC_OscConfig+0x4ac>)
 8001cbc:	689b      	ldr	r3, [r3, #8]
 8001cbe:	f003 030c 	and.w	r3, r3, #12
 8001cc2:	2b08      	cmp	r3, #8
 8001cc4:	d060      	beq.n	8001d88 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	699b      	ldr	r3, [r3, #24]
 8001cca:	2b02      	cmp	r3, #2
 8001ccc:	d145      	bne.n	8001d5a <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cce:	4b33      	ldr	r3, [pc, #204]	; (8001d9c <HAL_RCC_OscConfig+0x4b4>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cd4:	f7fe fff0 	bl	8000cb8 <HAL_GetTick>
 8001cd8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cda:	e008      	b.n	8001cee <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001cdc:	f7fe ffec 	bl	8000cb8 <HAL_GetTick>
 8001ce0:	4602      	mov	r2, r0
 8001ce2:	693b      	ldr	r3, [r7, #16]
 8001ce4:	1ad3      	subs	r3, r2, r3
 8001ce6:	2b02      	cmp	r3, #2
 8001ce8:	d901      	bls.n	8001cee <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8001cea:	2303      	movs	r3, #3
 8001cec:	e093      	b.n	8001e16 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001cee:	4b29      	ldr	r3, [pc, #164]	; (8001d94 <HAL_RCC_OscConfig+0x4ac>)
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d1f0      	bne.n	8001cdc <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	69da      	ldr	r2, [r3, #28]
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6a1b      	ldr	r3, [r3, #32]
 8001d02:	431a      	orrs	r2, r3
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d08:	019b      	lsls	r3, r3, #6
 8001d0a:	431a      	orrs	r2, r3
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d10:	085b      	lsrs	r3, r3, #1
 8001d12:	3b01      	subs	r3, #1
 8001d14:	041b      	lsls	r3, r3, #16
 8001d16:	431a      	orrs	r2, r3
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d1c:	061b      	lsls	r3, r3, #24
 8001d1e:	431a      	orrs	r2, r3
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d24:	071b      	lsls	r3, r3, #28
 8001d26:	491b      	ldr	r1, [pc, #108]	; (8001d94 <HAL_RCC_OscConfig+0x4ac>)
 8001d28:	4313      	orrs	r3, r2
 8001d2a:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d2c:	4b1b      	ldr	r3, [pc, #108]	; (8001d9c <HAL_RCC_OscConfig+0x4b4>)
 8001d2e:	2201      	movs	r2, #1
 8001d30:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d32:	f7fe ffc1 	bl	8000cb8 <HAL_GetTick>
 8001d36:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d38:	e008      	b.n	8001d4c <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d3a:	f7fe ffbd 	bl	8000cb8 <HAL_GetTick>
 8001d3e:	4602      	mov	r2, r0
 8001d40:	693b      	ldr	r3, [r7, #16]
 8001d42:	1ad3      	subs	r3, r2, r3
 8001d44:	2b02      	cmp	r3, #2
 8001d46:	d901      	bls.n	8001d4c <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8001d48:	2303      	movs	r3, #3
 8001d4a:	e064      	b.n	8001e16 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d4c:	4b11      	ldr	r3, [pc, #68]	; (8001d94 <HAL_RCC_OscConfig+0x4ac>)
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d0f0      	beq.n	8001d3a <HAL_RCC_OscConfig+0x452>
 8001d58:	e05c      	b.n	8001e14 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d5a:	4b10      	ldr	r3, [pc, #64]	; (8001d9c <HAL_RCC_OscConfig+0x4b4>)
 8001d5c:	2200      	movs	r2, #0
 8001d5e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001d60:	f7fe ffaa 	bl	8000cb8 <HAL_GetTick>
 8001d64:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d66:	e008      	b.n	8001d7a <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d68:	f7fe ffa6 	bl	8000cb8 <HAL_GetTick>
 8001d6c:	4602      	mov	r2, r0
 8001d6e:	693b      	ldr	r3, [r7, #16]
 8001d70:	1ad3      	subs	r3, r2, r3
 8001d72:	2b02      	cmp	r3, #2
 8001d74:	d901      	bls.n	8001d7a <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 8001d76:	2303      	movs	r3, #3
 8001d78:	e04d      	b.n	8001e16 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d7a:	4b06      	ldr	r3, [pc, #24]	; (8001d94 <HAL_RCC_OscConfig+0x4ac>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d1f0      	bne.n	8001d68 <HAL_RCC_OscConfig+0x480>
 8001d86:	e045      	b.n	8001e14 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	699b      	ldr	r3, [r3, #24]
 8001d8c:	2b01      	cmp	r3, #1
 8001d8e:	d107      	bne.n	8001da0 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8001d90:	2301      	movs	r3, #1
 8001d92:	e040      	b.n	8001e16 <HAL_RCC_OscConfig+0x52e>
 8001d94:	40023800 	.word	0x40023800
 8001d98:	40007000 	.word	0x40007000
 8001d9c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001da0:	4b1f      	ldr	r3, [pc, #124]	; (8001e20 <HAL_RCC_OscConfig+0x538>)
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	699b      	ldr	r3, [r3, #24]
 8001daa:	2b01      	cmp	r3, #1
 8001dac:	d030      	beq.n	8001e10 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001db8:	429a      	cmp	r2, r3
 8001dba:	d129      	bne.n	8001e10 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dc6:	429a      	cmp	r2, r3
 8001dc8:	d122      	bne.n	8001e10 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001dca:	68fa      	ldr	r2, [r7, #12]
 8001dcc:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	687a      	ldr	r2, [r7, #4]
 8001dd4:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001dd6:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001dd8:	4293      	cmp	r3, r2
 8001dda:	d119      	bne.n	8001e10 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001de6:	085b      	lsrs	r3, r3, #1
 8001de8:	3b01      	subs	r3, #1
 8001dea:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001dec:	429a      	cmp	r2, r3
 8001dee:	d10f      	bne.n	8001e10 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dfa:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001dfc:	429a      	cmp	r2, r3
 8001dfe:	d107      	bne.n	8001e10 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e0a:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001e0c:	429a      	cmp	r2, r3
 8001e0e:	d001      	beq.n	8001e14 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8001e10:	2301      	movs	r3, #1
 8001e12:	e000      	b.n	8001e16 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8001e14:	2300      	movs	r3, #0
}
 8001e16:	4618      	mov	r0, r3
 8001e18:	3718      	adds	r7, #24
 8001e1a:	46bd      	mov	sp, r7
 8001e1c:	bd80      	pop	{r7, pc}
 8001e1e:	bf00      	nop
 8001e20:	40023800 	.word	0x40023800

08001e24 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b082      	sub	sp, #8
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	d101      	bne.n	8001e36 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001e32:	2301      	movs	r3, #1
 8001e34:	e041      	b.n	8001eba <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001e3c:	b2db      	uxtb	r3, r3
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d106      	bne.n	8001e50 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	2200      	movs	r2, #0
 8001e46:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001e4a:	6878      	ldr	r0, [r7, #4]
 8001e4c:	f000 f839 	bl	8001ec2 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	2202      	movs	r2, #2
 8001e54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681a      	ldr	r2, [r3, #0]
 8001e5c:	687b      	ldr	r3, [r7, #4]
 8001e5e:	3304      	adds	r3, #4
 8001e60:	4619      	mov	r1, r3
 8001e62:	4610      	mov	r0, r2
 8001e64:	f000 f9d8 	bl	8002218 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	2201      	movs	r2, #1
 8001e6c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	2201      	movs	r2, #1
 8001e74:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	2201      	movs	r2, #1
 8001e7c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	2201      	movs	r2, #1
 8001e84:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	2201      	movs	r2, #1
 8001e8c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	2201      	movs	r2, #1
 8001e94:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	2201      	movs	r2, #1
 8001e9c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	2201      	movs	r2, #1
 8001ea4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	2201      	movs	r2, #1
 8001eac:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	2201      	movs	r2, #1
 8001eb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001eb8:	2300      	movs	r3, #0
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	3708      	adds	r7, #8
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}

08001ec2 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001ec2:	b480      	push	{r7}
 8001ec4:	b083      	sub	sp, #12
 8001ec6:	af00      	add	r7, sp, #0
 8001ec8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001eca:	bf00      	nop
 8001ecc:	370c      	adds	r7, #12
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed4:	4770      	bx	lr
	...

08001ed8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001ed8:	b480      	push	{r7}
 8001eda:	b085      	sub	sp, #20
 8001edc:	af00      	add	r7, sp, #0
 8001ede:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001ee6:	b2db      	uxtb	r3, r3
 8001ee8:	2b01      	cmp	r3, #1
 8001eea:	d001      	beq.n	8001ef0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001eec:	2301      	movs	r3, #1
 8001eee:	e04e      	b.n	8001f8e <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2202      	movs	r2, #2
 8001ef4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	68da      	ldr	r2, [r3, #12]
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f042 0201 	orr.w	r2, r2, #1
 8001f06:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a23      	ldr	r2, [pc, #140]	; (8001f9c <HAL_TIM_Base_Start_IT+0xc4>)
 8001f0e:	4293      	cmp	r3, r2
 8001f10:	d022      	beq.n	8001f58 <HAL_TIM_Base_Start_IT+0x80>
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f1a:	d01d      	beq.n	8001f58 <HAL_TIM_Base_Start_IT+0x80>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	4a1f      	ldr	r2, [pc, #124]	; (8001fa0 <HAL_TIM_Base_Start_IT+0xc8>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d018      	beq.n	8001f58 <HAL_TIM_Base_Start_IT+0x80>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	4a1e      	ldr	r2, [pc, #120]	; (8001fa4 <HAL_TIM_Base_Start_IT+0xcc>)
 8001f2c:	4293      	cmp	r3, r2
 8001f2e:	d013      	beq.n	8001f58 <HAL_TIM_Base_Start_IT+0x80>
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	4a1c      	ldr	r2, [pc, #112]	; (8001fa8 <HAL_TIM_Base_Start_IT+0xd0>)
 8001f36:	4293      	cmp	r3, r2
 8001f38:	d00e      	beq.n	8001f58 <HAL_TIM_Base_Start_IT+0x80>
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	4a1b      	ldr	r2, [pc, #108]	; (8001fac <HAL_TIM_Base_Start_IT+0xd4>)
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d009      	beq.n	8001f58 <HAL_TIM_Base_Start_IT+0x80>
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	681b      	ldr	r3, [r3, #0]
 8001f48:	4a19      	ldr	r2, [pc, #100]	; (8001fb0 <HAL_TIM_Base_Start_IT+0xd8>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d004      	beq.n	8001f58 <HAL_TIM_Base_Start_IT+0x80>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	4a18      	ldr	r2, [pc, #96]	; (8001fb4 <HAL_TIM_Base_Start_IT+0xdc>)
 8001f54:	4293      	cmp	r3, r2
 8001f56:	d111      	bne.n	8001f7c <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	681b      	ldr	r3, [r3, #0]
 8001f5c:	689b      	ldr	r3, [r3, #8]
 8001f5e:	f003 0307 	and.w	r3, r3, #7
 8001f62:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	2b06      	cmp	r3, #6
 8001f68:	d010      	beq.n	8001f8c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	681a      	ldr	r2, [r3, #0]
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f042 0201 	orr.w	r2, r2, #1
 8001f78:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001f7a:	e007      	b.n	8001f8c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	681a      	ldr	r2, [r3, #0]
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	f042 0201 	orr.w	r2, r2, #1
 8001f8a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001f8c:	2300      	movs	r3, #0
}
 8001f8e:	4618      	mov	r0, r3
 8001f90:	3714      	adds	r7, #20
 8001f92:	46bd      	mov	sp, r7
 8001f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f98:	4770      	bx	lr
 8001f9a:	bf00      	nop
 8001f9c:	40010000 	.word	0x40010000
 8001fa0:	40000400 	.word	0x40000400
 8001fa4:	40000800 	.word	0x40000800
 8001fa8:	40000c00 	.word	0x40000c00
 8001fac:	40010400 	.word	0x40010400
 8001fb0:	40014000 	.word	0x40014000
 8001fb4:	40001800 	.word	0x40001800

08001fb8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b082      	sub	sp, #8
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	691b      	ldr	r3, [r3, #16]
 8001fc6:	f003 0302 	and.w	r3, r3, #2
 8001fca:	2b02      	cmp	r3, #2
 8001fcc:	d122      	bne.n	8002014 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	68db      	ldr	r3, [r3, #12]
 8001fd4:	f003 0302 	and.w	r3, r3, #2
 8001fd8:	2b02      	cmp	r3, #2
 8001fda:	d11b      	bne.n	8002014 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f06f 0202 	mvn.w	r2, #2
 8001fe4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	2201      	movs	r2, #1
 8001fea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	699b      	ldr	r3, [r3, #24]
 8001ff2:	f003 0303 	and.w	r3, r3, #3
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	d003      	beq.n	8002002 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001ffa:	6878      	ldr	r0, [r7, #4]
 8001ffc:	f000 f8ee 	bl	80021dc <HAL_TIM_IC_CaptureCallback>
 8002000:	e005      	b.n	800200e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002002:	6878      	ldr	r0, [r7, #4]
 8002004:	f000 f8e0 	bl	80021c8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002008:	6878      	ldr	r0, [r7, #4]
 800200a:	f000 f8f1 	bl	80021f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2200      	movs	r2, #0
 8002012:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	681b      	ldr	r3, [r3, #0]
 8002018:	691b      	ldr	r3, [r3, #16]
 800201a:	f003 0304 	and.w	r3, r3, #4
 800201e:	2b04      	cmp	r3, #4
 8002020:	d122      	bne.n	8002068 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	68db      	ldr	r3, [r3, #12]
 8002028:	f003 0304 	and.w	r3, r3, #4
 800202c:	2b04      	cmp	r3, #4
 800202e:	d11b      	bne.n	8002068 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	f06f 0204 	mvn.w	r2, #4
 8002038:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	2202      	movs	r2, #2
 800203e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	699b      	ldr	r3, [r3, #24]
 8002046:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800204a:	2b00      	cmp	r3, #0
 800204c:	d003      	beq.n	8002056 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800204e:	6878      	ldr	r0, [r7, #4]
 8002050:	f000 f8c4 	bl	80021dc <HAL_TIM_IC_CaptureCallback>
 8002054:	e005      	b.n	8002062 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002056:	6878      	ldr	r0, [r7, #4]
 8002058:	f000 f8b6 	bl	80021c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800205c:	6878      	ldr	r0, [r7, #4]
 800205e:	f000 f8c7 	bl	80021f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	2200      	movs	r2, #0
 8002066:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	691b      	ldr	r3, [r3, #16]
 800206e:	f003 0308 	and.w	r3, r3, #8
 8002072:	2b08      	cmp	r3, #8
 8002074:	d122      	bne.n	80020bc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	68db      	ldr	r3, [r3, #12]
 800207c:	f003 0308 	and.w	r3, r3, #8
 8002080:	2b08      	cmp	r3, #8
 8002082:	d11b      	bne.n	80020bc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	f06f 0208 	mvn.w	r2, #8
 800208c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	2204      	movs	r2, #4
 8002092:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	69db      	ldr	r3, [r3, #28]
 800209a:	f003 0303 	and.w	r3, r3, #3
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d003      	beq.n	80020aa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020a2:	6878      	ldr	r0, [r7, #4]
 80020a4:	f000 f89a 	bl	80021dc <HAL_TIM_IC_CaptureCallback>
 80020a8:	e005      	b.n	80020b6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020aa:	6878      	ldr	r0, [r7, #4]
 80020ac:	f000 f88c 	bl	80021c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020b0:	6878      	ldr	r0, [r7, #4]
 80020b2:	f000 f89d 	bl	80021f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2200      	movs	r2, #0
 80020ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	691b      	ldr	r3, [r3, #16]
 80020c2:	f003 0310 	and.w	r3, r3, #16
 80020c6:	2b10      	cmp	r3, #16
 80020c8:	d122      	bne.n	8002110 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	68db      	ldr	r3, [r3, #12]
 80020d0:	f003 0310 	and.w	r3, r3, #16
 80020d4:	2b10      	cmp	r3, #16
 80020d6:	d11b      	bne.n	8002110 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f06f 0210 	mvn.w	r2, #16
 80020e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	2208      	movs	r2, #8
 80020e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	69db      	ldr	r3, [r3, #28]
 80020ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d003      	beq.n	80020fe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80020f6:	6878      	ldr	r0, [r7, #4]
 80020f8:	f000 f870 	bl	80021dc <HAL_TIM_IC_CaptureCallback>
 80020fc:	e005      	b.n	800210a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80020fe:	6878      	ldr	r0, [r7, #4]
 8002100:	f000 f862 	bl	80021c8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002104:	6878      	ldr	r0, [r7, #4]
 8002106:	f000 f873 	bl	80021f0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2200      	movs	r2, #0
 800210e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	691b      	ldr	r3, [r3, #16]
 8002116:	f003 0301 	and.w	r3, r3, #1
 800211a:	2b01      	cmp	r3, #1
 800211c:	d10e      	bne.n	800213c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	68db      	ldr	r3, [r3, #12]
 8002124:	f003 0301 	and.w	r3, r3, #1
 8002128:	2b01      	cmp	r3, #1
 800212a:	d107      	bne.n	800213c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	f06f 0201 	mvn.w	r2, #1
 8002134:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002136:	6878      	ldr	r0, [r7, #4]
 8002138:	f7fe fba6 	bl	8000888 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	691b      	ldr	r3, [r3, #16]
 8002142:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002146:	2b80      	cmp	r3, #128	; 0x80
 8002148:	d10e      	bne.n	8002168 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	68db      	ldr	r3, [r3, #12]
 8002150:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002154:	2b80      	cmp	r3, #128	; 0x80
 8002156:	d107      	bne.n	8002168 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002160:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002162:	6878      	ldr	r0, [r7, #4]
 8002164:	f000 f902 	bl	800236c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002168:	687b      	ldr	r3, [r7, #4]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	691b      	ldr	r3, [r3, #16]
 800216e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002172:	2b40      	cmp	r3, #64	; 0x40
 8002174:	d10e      	bne.n	8002194 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	68db      	ldr	r3, [r3, #12]
 800217c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002180:	2b40      	cmp	r3, #64	; 0x40
 8002182:	d107      	bne.n	8002194 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800218c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800218e:	6878      	ldr	r0, [r7, #4]
 8002190:	f000 f838 	bl	8002204 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	691b      	ldr	r3, [r3, #16]
 800219a:	f003 0320 	and.w	r3, r3, #32
 800219e:	2b20      	cmp	r3, #32
 80021a0:	d10e      	bne.n	80021c0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	68db      	ldr	r3, [r3, #12]
 80021a8:	f003 0320 	and.w	r3, r3, #32
 80021ac:	2b20      	cmp	r3, #32
 80021ae:	d107      	bne.n	80021c0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	f06f 0220 	mvn.w	r2, #32
 80021b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80021ba:	6878      	ldr	r0, [r7, #4]
 80021bc:	f000 f8cc 	bl	8002358 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80021c0:	bf00      	nop
 80021c2:	3708      	adds	r7, #8
 80021c4:	46bd      	mov	sp, r7
 80021c6:	bd80      	pop	{r7, pc}

080021c8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80021c8:	b480      	push	{r7}
 80021ca:	b083      	sub	sp, #12
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80021d0:	bf00      	nop
 80021d2:	370c      	adds	r7, #12
 80021d4:	46bd      	mov	sp, r7
 80021d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021da:	4770      	bx	lr

080021dc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80021dc:	b480      	push	{r7}
 80021de:	b083      	sub	sp, #12
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80021e4:	bf00      	nop
 80021e6:	370c      	adds	r7, #12
 80021e8:	46bd      	mov	sp, r7
 80021ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ee:	4770      	bx	lr

080021f0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80021f0:	b480      	push	{r7}
 80021f2:	b083      	sub	sp, #12
 80021f4:	af00      	add	r7, sp, #0
 80021f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80021f8:	bf00      	nop
 80021fa:	370c      	adds	r7, #12
 80021fc:	46bd      	mov	sp, r7
 80021fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002202:	4770      	bx	lr

08002204 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002204:	b480      	push	{r7}
 8002206:	b083      	sub	sp, #12
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800220c:	bf00      	nop
 800220e:	370c      	adds	r7, #12
 8002210:	46bd      	mov	sp, r7
 8002212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002216:	4770      	bx	lr

08002218 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002218:	b480      	push	{r7}
 800221a:	b085      	sub	sp, #20
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
 8002220:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	4a40      	ldr	r2, [pc, #256]	; (800232c <TIM_Base_SetConfig+0x114>)
 800222c:	4293      	cmp	r3, r2
 800222e:	d013      	beq.n	8002258 <TIM_Base_SetConfig+0x40>
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002236:	d00f      	beq.n	8002258 <TIM_Base_SetConfig+0x40>
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	4a3d      	ldr	r2, [pc, #244]	; (8002330 <TIM_Base_SetConfig+0x118>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d00b      	beq.n	8002258 <TIM_Base_SetConfig+0x40>
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	4a3c      	ldr	r2, [pc, #240]	; (8002334 <TIM_Base_SetConfig+0x11c>)
 8002244:	4293      	cmp	r3, r2
 8002246:	d007      	beq.n	8002258 <TIM_Base_SetConfig+0x40>
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	4a3b      	ldr	r2, [pc, #236]	; (8002338 <TIM_Base_SetConfig+0x120>)
 800224c:	4293      	cmp	r3, r2
 800224e:	d003      	beq.n	8002258 <TIM_Base_SetConfig+0x40>
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	4a3a      	ldr	r2, [pc, #232]	; (800233c <TIM_Base_SetConfig+0x124>)
 8002254:	4293      	cmp	r3, r2
 8002256:	d108      	bne.n	800226a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800225e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002260:	683b      	ldr	r3, [r7, #0]
 8002262:	685b      	ldr	r3, [r3, #4]
 8002264:	68fa      	ldr	r2, [r7, #12]
 8002266:	4313      	orrs	r3, r2
 8002268:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	4a2f      	ldr	r2, [pc, #188]	; (800232c <TIM_Base_SetConfig+0x114>)
 800226e:	4293      	cmp	r3, r2
 8002270:	d02b      	beq.n	80022ca <TIM_Base_SetConfig+0xb2>
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002278:	d027      	beq.n	80022ca <TIM_Base_SetConfig+0xb2>
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	4a2c      	ldr	r2, [pc, #176]	; (8002330 <TIM_Base_SetConfig+0x118>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d023      	beq.n	80022ca <TIM_Base_SetConfig+0xb2>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	4a2b      	ldr	r2, [pc, #172]	; (8002334 <TIM_Base_SetConfig+0x11c>)
 8002286:	4293      	cmp	r3, r2
 8002288:	d01f      	beq.n	80022ca <TIM_Base_SetConfig+0xb2>
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	4a2a      	ldr	r2, [pc, #168]	; (8002338 <TIM_Base_SetConfig+0x120>)
 800228e:	4293      	cmp	r3, r2
 8002290:	d01b      	beq.n	80022ca <TIM_Base_SetConfig+0xb2>
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	4a29      	ldr	r2, [pc, #164]	; (800233c <TIM_Base_SetConfig+0x124>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d017      	beq.n	80022ca <TIM_Base_SetConfig+0xb2>
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	4a28      	ldr	r2, [pc, #160]	; (8002340 <TIM_Base_SetConfig+0x128>)
 800229e:	4293      	cmp	r3, r2
 80022a0:	d013      	beq.n	80022ca <TIM_Base_SetConfig+0xb2>
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	4a27      	ldr	r2, [pc, #156]	; (8002344 <TIM_Base_SetConfig+0x12c>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d00f      	beq.n	80022ca <TIM_Base_SetConfig+0xb2>
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	4a26      	ldr	r2, [pc, #152]	; (8002348 <TIM_Base_SetConfig+0x130>)
 80022ae:	4293      	cmp	r3, r2
 80022b0:	d00b      	beq.n	80022ca <TIM_Base_SetConfig+0xb2>
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	4a25      	ldr	r2, [pc, #148]	; (800234c <TIM_Base_SetConfig+0x134>)
 80022b6:	4293      	cmp	r3, r2
 80022b8:	d007      	beq.n	80022ca <TIM_Base_SetConfig+0xb2>
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	4a24      	ldr	r2, [pc, #144]	; (8002350 <TIM_Base_SetConfig+0x138>)
 80022be:	4293      	cmp	r3, r2
 80022c0:	d003      	beq.n	80022ca <TIM_Base_SetConfig+0xb2>
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	4a23      	ldr	r2, [pc, #140]	; (8002354 <TIM_Base_SetConfig+0x13c>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d108      	bne.n	80022dc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80022d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	68db      	ldr	r3, [r3, #12]
 80022d6:	68fa      	ldr	r2, [r7, #12]
 80022d8:	4313      	orrs	r3, r2
 80022da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80022dc:	68fb      	ldr	r3, [r7, #12]
 80022de:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	695b      	ldr	r3, [r3, #20]
 80022e6:	4313      	orrs	r3, r2
 80022e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	68fa      	ldr	r2, [r7, #12]
 80022ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80022f0:	683b      	ldr	r3, [r7, #0]
 80022f2:	689a      	ldr	r2, [r3, #8]
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	681a      	ldr	r2, [r3, #0]
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	4a0a      	ldr	r2, [pc, #40]	; (800232c <TIM_Base_SetConfig+0x114>)
 8002304:	4293      	cmp	r3, r2
 8002306:	d003      	beq.n	8002310 <TIM_Base_SetConfig+0xf8>
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	4a0c      	ldr	r2, [pc, #48]	; (800233c <TIM_Base_SetConfig+0x124>)
 800230c:	4293      	cmp	r3, r2
 800230e:	d103      	bne.n	8002318 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	691a      	ldr	r2, [r3, #16]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	2201      	movs	r2, #1
 800231c:	615a      	str	r2, [r3, #20]
}
 800231e:	bf00      	nop
 8002320:	3714      	adds	r7, #20
 8002322:	46bd      	mov	sp, r7
 8002324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002328:	4770      	bx	lr
 800232a:	bf00      	nop
 800232c:	40010000 	.word	0x40010000
 8002330:	40000400 	.word	0x40000400
 8002334:	40000800 	.word	0x40000800
 8002338:	40000c00 	.word	0x40000c00
 800233c:	40010400 	.word	0x40010400
 8002340:	40014000 	.word	0x40014000
 8002344:	40014400 	.word	0x40014400
 8002348:	40014800 	.word	0x40014800
 800234c:	40001800 	.word	0x40001800
 8002350:	40001c00 	.word	0x40001c00
 8002354:	40002000 	.word	0x40002000

08002358 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002358:	b480      	push	{r7}
 800235a:	b083      	sub	sp, #12
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002360:	bf00      	nop
 8002362:	370c      	adds	r7, #12
 8002364:	46bd      	mov	sp, r7
 8002366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236a:	4770      	bx	lr

0800236c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800236c:	b480      	push	{r7}
 800236e:	b083      	sub	sp, #12
 8002370:	af00      	add	r7, sp, #0
 8002372:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002374:	bf00      	nop
 8002376:	370c      	adds	r7, #12
 8002378:	46bd      	mov	sp, r7
 800237a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800237e:	4770      	bx	lr

08002380 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b082      	sub	sp, #8
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	2b00      	cmp	r3, #0
 800238c:	d101      	bne.n	8002392 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800238e:	2301      	movs	r3, #1
 8002390:	e03f      	b.n	8002412 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002398:	b2db      	uxtb	r3, r3
 800239a:	2b00      	cmp	r3, #0
 800239c:	d106      	bne.n	80023ac <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	2200      	movs	r2, #0
 80023a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80023a6:	6878      	ldr	r0, [r7, #4]
 80023a8:	f7fe fab2 	bl	8000910 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	2224      	movs	r2, #36	; 0x24
 80023b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	68da      	ldr	r2, [r3, #12]
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80023c2:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80023c4:	6878      	ldr	r0, [r7, #4]
 80023c6:	f000 f829 	bl	800241c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80023ca:	687b      	ldr	r3, [r7, #4]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	691a      	ldr	r2, [r3, #16]
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80023d8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	695a      	ldr	r2, [r3, #20]
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80023e8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	68da      	ldr	r2, [r3, #12]
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80023f8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	2200      	movs	r2, #0
 80023fe:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2220      	movs	r2, #32
 8002404:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2220      	movs	r2, #32
 800240c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002410:	2300      	movs	r3, #0
}
 8002412:	4618      	mov	r0, r3
 8002414:	3708      	adds	r7, #8
 8002416:	46bd      	mov	sp, r7
 8002418:	bd80      	pop	{r7, pc}
	...

0800241c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800241c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002420:	b0c0      	sub	sp, #256	; 0x100
 8002422:	af00      	add	r7, sp, #0
 8002424:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002428:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	691b      	ldr	r3, [r3, #16]
 8002430:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8002434:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002438:	68d9      	ldr	r1, [r3, #12]
 800243a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800243e:	681a      	ldr	r2, [r3, #0]
 8002440:	ea40 0301 	orr.w	r3, r0, r1
 8002444:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002446:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800244a:	689a      	ldr	r2, [r3, #8]
 800244c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002450:	691b      	ldr	r3, [r3, #16]
 8002452:	431a      	orrs	r2, r3
 8002454:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002458:	695b      	ldr	r3, [r3, #20]
 800245a:	431a      	orrs	r2, r3
 800245c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002460:	69db      	ldr	r3, [r3, #28]
 8002462:	4313      	orrs	r3, r2
 8002464:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002468:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	68db      	ldr	r3, [r3, #12]
 8002470:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8002474:	f021 010c 	bic.w	r1, r1, #12
 8002478:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800247c:	681a      	ldr	r2, [r3, #0]
 800247e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8002482:	430b      	orrs	r3, r1
 8002484:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002486:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	695b      	ldr	r3, [r3, #20]
 800248e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8002492:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8002496:	6999      	ldr	r1, [r3, #24]
 8002498:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800249c:	681a      	ldr	r2, [r3, #0]
 800249e:	ea40 0301 	orr.w	r3, r0, r1
 80024a2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80024a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024a8:	681a      	ldr	r2, [r3, #0]
 80024aa:	4b8f      	ldr	r3, [pc, #572]	; (80026e8 <UART_SetConfig+0x2cc>)
 80024ac:	429a      	cmp	r2, r3
 80024ae:	d005      	beq.n	80024bc <UART_SetConfig+0xa0>
 80024b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024b4:	681a      	ldr	r2, [r3, #0]
 80024b6:	4b8d      	ldr	r3, [pc, #564]	; (80026ec <UART_SetConfig+0x2d0>)
 80024b8:	429a      	cmp	r2, r3
 80024ba:	d104      	bne.n	80024c6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80024bc:	f7fe ff9e 	bl	80013fc <HAL_RCC_GetPCLK2Freq>
 80024c0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80024c4:	e003      	b.n	80024ce <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80024c6:	f7fe ff85 	bl	80013d4 <HAL_RCC_GetPCLK1Freq>
 80024ca:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80024ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80024d2:	69db      	ldr	r3, [r3, #28]
 80024d4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80024d8:	f040 810c 	bne.w	80026f4 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80024dc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80024e0:	2200      	movs	r2, #0
 80024e2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80024e6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80024ea:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80024ee:	4622      	mov	r2, r4
 80024f0:	462b      	mov	r3, r5
 80024f2:	1891      	adds	r1, r2, r2
 80024f4:	65b9      	str	r1, [r7, #88]	; 0x58
 80024f6:	415b      	adcs	r3, r3
 80024f8:	65fb      	str	r3, [r7, #92]	; 0x5c
 80024fa:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80024fe:	4621      	mov	r1, r4
 8002500:	eb12 0801 	adds.w	r8, r2, r1
 8002504:	4629      	mov	r1, r5
 8002506:	eb43 0901 	adc.w	r9, r3, r1
 800250a:	f04f 0200 	mov.w	r2, #0
 800250e:	f04f 0300 	mov.w	r3, #0
 8002512:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002516:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800251a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800251e:	4690      	mov	r8, r2
 8002520:	4699      	mov	r9, r3
 8002522:	4623      	mov	r3, r4
 8002524:	eb18 0303 	adds.w	r3, r8, r3
 8002528:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800252c:	462b      	mov	r3, r5
 800252e:	eb49 0303 	adc.w	r3, r9, r3
 8002532:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8002536:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800253a:	685b      	ldr	r3, [r3, #4]
 800253c:	2200      	movs	r2, #0
 800253e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8002542:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8002546:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800254a:	460b      	mov	r3, r1
 800254c:	18db      	adds	r3, r3, r3
 800254e:	653b      	str	r3, [r7, #80]	; 0x50
 8002550:	4613      	mov	r3, r2
 8002552:	eb42 0303 	adc.w	r3, r2, r3
 8002556:	657b      	str	r3, [r7, #84]	; 0x54
 8002558:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800255c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8002560:	f7fd fe56 	bl	8000210 <__aeabi_uldivmod>
 8002564:	4602      	mov	r2, r0
 8002566:	460b      	mov	r3, r1
 8002568:	4b61      	ldr	r3, [pc, #388]	; (80026f0 <UART_SetConfig+0x2d4>)
 800256a:	fba3 2302 	umull	r2, r3, r3, r2
 800256e:	095b      	lsrs	r3, r3, #5
 8002570:	011c      	lsls	r4, r3, #4
 8002572:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002576:	2200      	movs	r2, #0
 8002578:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 800257c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8002580:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8002584:	4642      	mov	r2, r8
 8002586:	464b      	mov	r3, r9
 8002588:	1891      	adds	r1, r2, r2
 800258a:	64b9      	str	r1, [r7, #72]	; 0x48
 800258c:	415b      	adcs	r3, r3
 800258e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002590:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8002594:	4641      	mov	r1, r8
 8002596:	eb12 0a01 	adds.w	sl, r2, r1
 800259a:	4649      	mov	r1, r9
 800259c:	eb43 0b01 	adc.w	fp, r3, r1
 80025a0:	f04f 0200 	mov.w	r2, #0
 80025a4:	f04f 0300 	mov.w	r3, #0
 80025a8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80025ac:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80025b0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80025b4:	4692      	mov	sl, r2
 80025b6:	469b      	mov	fp, r3
 80025b8:	4643      	mov	r3, r8
 80025ba:	eb1a 0303 	adds.w	r3, sl, r3
 80025be:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80025c2:	464b      	mov	r3, r9
 80025c4:	eb4b 0303 	adc.w	r3, fp, r3
 80025c8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80025cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80025d0:	685b      	ldr	r3, [r3, #4]
 80025d2:	2200      	movs	r2, #0
 80025d4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80025d8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80025dc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80025e0:	460b      	mov	r3, r1
 80025e2:	18db      	adds	r3, r3, r3
 80025e4:	643b      	str	r3, [r7, #64]	; 0x40
 80025e6:	4613      	mov	r3, r2
 80025e8:	eb42 0303 	adc.w	r3, r2, r3
 80025ec:	647b      	str	r3, [r7, #68]	; 0x44
 80025ee:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80025f2:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80025f6:	f7fd fe0b 	bl	8000210 <__aeabi_uldivmod>
 80025fa:	4602      	mov	r2, r0
 80025fc:	460b      	mov	r3, r1
 80025fe:	4611      	mov	r1, r2
 8002600:	4b3b      	ldr	r3, [pc, #236]	; (80026f0 <UART_SetConfig+0x2d4>)
 8002602:	fba3 2301 	umull	r2, r3, r3, r1
 8002606:	095b      	lsrs	r3, r3, #5
 8002608:	2264      	movs	r2, #100	; 0x64
 800260a:	fb02 f303 	mul.w	r3, r2, r3
 800260e:	1acb      	subs	r3, r1, r3
 8002610:	00db      	lsls	r3, r3, #3
 8002612:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8002616:	4b36      	ldr	r3, [pc, #216]	; (80026f0 <UART_SetConfig+0x2d4>)
 8002618:	fba3 2302 	umull	r2, r3, r3, r2
 800261c:	095b      	lsrs	r3, r3, #5
 800261e:	005b      	lsls	r3, r3, #1
 8002620:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002624:	441c      	add	r4, r3
 8002626:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800262a:	2200      	movs	r2, #0
 800262c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002630:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8002634:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8002638:	4642      	mov	r2, r8
 800263a:	464b      	mov	r3, r9
 800263c:	1891      	adds	r1, r2, r2
 800263e:	63b9      	str	r1, [r7, #56]	; 0x38
 8002640:	415b      	adcs	r3, r3
 8002642:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002644:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002648:	4641      	mov	r1, r8
 800264a:	1851      	adds	r1, r2, r1
 800264c:	6339      	str	r1, [r7, #48]	; 0x30
 800264e:	4649      	mov	r1, r9
 8002650:	414b      	adcs	r3, r1
 8002652:	637b      	str	r3, [r7, #52]	; 0x34
 8002654:	f04f 0200 	mov.w	r2, #0
 8002658:	f04f 0300 	mov.w	r3, #0
 800265c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8002660:	4659      	mov	r1, fp
 8002662:	00cb      	lsls	r3, r1, #3
 8002664:	4651      	mov	r1, sl
 8002666:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800266a:	4651      	mov	r1, sl
 800266c:	00ca      	lsls	r2, r1, #3
 800266e:	4610      	mov	r0, r2
 8002670:	4619      	mov	r1, r3
 8002672:	4603      	mov	r3, r0
 8002674:	4642      	mov	r2, r8
 8002676:	189b      	adds	r3, r3, r2
 8002678:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800267c:	464b      	mov	r3, r9
 800267e:	460a      	mov	r2, r1
 8002680:	eb42 0303 	adc.w	r3, r2, r3
 8002684:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002688:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800268c:	685b      	ldr	r3, [r3, #4]
 800268e:	2200      	movs	r2, #0
 8002690:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8002694:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8002698:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 800269c:	460b      	mov	r3, r1
 800269e:	18db      	adds	r3, r3, r3
 80026a0:	62bb      	str	r3, [r7, #40]	; 0x28
 80026a2:	4613      	mov	r3, r2
 80026a4:	eb42 0303 	adc.w	r3, r2, r3
 80026a8:	62fb      	str	r3, [r7, #44]	; 0x2c
 80026aa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80026ae:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80026b2:	f7fd fdad 	bl	8000210 <__aeabi_uldivmod>
 80026b6:	4602      	mov	r2, r0
 80026b8:	460b      	mov	r3, r1
 80026ba:	4b0d      	ldr	r3, [pc, #52]	; (80026f0 <UART_SetConfig+0x2d4>)
 80026bc:	fba3 1302 	umull	r1, r3, r3, r2
 80026c0:	095b      	lsrs	r3, r3, #5
 80026c2:	2164      	movs	r1, #100	; 0x64
 80026c4:	fb01 f303 	mul.w	r3, r1, r3
 80026c8:	1ad3      	subs	r3, r2, r3
 80026ca:	00db      	lsls	r3, r3, #3
 80026cc:	3332      	adds	r3, #50	; 0x32
 80026ce:	4a08      	ldr	r2, [pc, #32]	; (80026f0 <UART_SetConfig+0x2d4>)
 80026d0:	fba2 2303 	umull	r2, r3, r2, r3
 80026d4:	095b      	lsrs	r3, r3, #5
 80026d6:	f003 0207 	and.w	r2, r3, #7
 80026da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	4422      	add	r2, r4
 80026e2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80026e4:	e105      	b.n	80028f2 <UART_SetConfig+0x4d6>
 80026e6:	bf00      	nop
 80026e8:	40011000 	.word	0x40011000
 80026ec:	40011400 	.word	0x40011400
 80026f0:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80026f4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80026f8:	2200      	movs	r2, #0
 80026fa:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80026fe:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8002702:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8002706:	4642      	mov	r2, r8
 8002708:	464b      	mov	r3, r9
 800270a:	1891      	adds	r1, r2, r2
 800270c:	6239      	str	r1, [r7, #32]
 800270e:	415b      	adcs	r3, r3
 8002710:	627b      	str	r3, [r7, #36]	; 0x24
 8002712:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8002716:	4641      	mov	r1, r8
 8002718:	1854      	adds	r4, r2, r1
 800271a:	4649      	mov	r1, r9
 800271c:	eb43 0501 	adc.w	r5, r3, r1
 8002720:	f04f 0200 	mov.w	r2, #0
 8002724:	f04f 0300 	mov.w	r3, #0
 8002728:	00eb      	lsls	r3, r5, #3
 800272a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800272e:	00e2      	lsls	r2, r4, #3
 8002730:	4614      	mov	r4, r2
 8002732:	461d      	mov	r5, r3
 8002734:	4643      	mov	r3, r8
 8002736:	18e3      	adds	r3, r4, r3
 8002738:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 800273c:	464b      	mov	r3, r9
 800273e:	eb45 0303 	adc.w	r3, r5, r3
 8002742:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8002746:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800274a:	685b      	ldr	r3, [r3, #4]
 800274c:	2200      	movs	r2, #0
 800274e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8002752:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8002756:	f04f 0200 	mov.w	r2, #0
 800275a:	f04f 0300 	mov.w	r3, #0
 800275e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8002762:	4629      	mov	r1, r5
 8002764:	008b      	lsls	r3, r1, #2
 8002766:	4621      	mov	r1, r4
 8002768:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800276c:	4621      	mov	r1, r4
 800276e:	008a      	lsls	r2, r1, #2
 8002770:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8002774:	f7fd fd4c 	bl	8000210 <__aeabi_uldivmod>
 8002778:	4602      	mov	r2, r0
 800277a:	460b      	mov	r3, r1
 800277c:	4b60      	ldr	r3, [pc, #384]	; (8002900 <UART_SetConfig+0x4e4>)
 800277e:	fba3 2302 	umull	r2, r3, r3, r2
 8002782:	095b      	lsrs	r3, r3, #5
 8002784:	011c      	lsls	r4, r3, #4
 8002786:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800278a:	2200      	movs	r2, #0
 800278c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8002790:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8002794:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8002798:	4642      	mov	r2, r8
 800279a:	464b      	mov	r3, r9
 800279c:	1891      	adds	r1, r2, r2
 800279e:	61b9      	str	r1, [r7, #24]
 80027a0:	415b      	adcs	r3, r3
 80027a2:	61fb      	str	r3, [r7, #28]
 80027a4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80027a8:	4641      	mov	r1, r8
 80027aa:	1851      	adds	r1, r2, r1
 80027ac:	6139      	str	r1, [r7, #16]
 80027ae:	4649      	mov	r1, r9
 80027b0:	414b      	adcs	r3, r1
 80027b2:	617b      	str	r3, [r7, #20]
 80027b4:	f04f 0200 	mov.w	r2, #0
 80027b8:	f04f 0300 	mov.w	r3, #0
 80027bc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80027c0:	4659      	mov	r1, fp
 80027c2:	00cb      	lsls	r3, r1, #3
 80027c4:	4651      	mov	r1, sl
 80027c6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80027ca:	4651      	mov	r1, sl
 80027cc:	00ca      	lsls	r2, r1, #3
 80027ce:	4610      	mov	r0, r2
 80027d0:	4619      	mov	r1, r3
 80027d2:	4603      	mov	r3, r0
 80027d4:	4642      	mov	r2, r8
 80027d6:	189b      	adds	r3, r3, r2
 80027d8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80027dc:	464b      	mov	r3, r9
 80027de:	460a      	mov	r2, r1
 80027e0:	eb42 0303 	adc.w	r3, r2, r3
 80027e4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80027e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	2200      	movs	r2, #0
 80027f0:	67bb      	str	r3, [r7, #120]	; 0x78
 80027f2:	67fa      	str	r2, [r7, #124]	; 0x7c
 80027f4:	f04f 0200 	mov.w	r2, #0
 80027f8:	f04f 0300 	mov.w	r3, #0
 80027fc:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8002800:	4649      	mov	r1, r9
 8002802:	008b      	lsls	r3, r1, #2
 8002804:	4641      	mov	r1, r8
 8002806:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800280a:	4641      	mov	r1, r8
 800280c:	008a      	lsls	r2, r1, #2
 800280e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8002812:	f7fd fcfd 	bl	8000210 <__aeabi_uldivmod>
 8002816:	4602      	mov	r2, r0
 8002818:	460b      	mov	r3, r1
 800281a:	4b39      	ldr	r3, [pc, #228]	; (8002900 <UART_SetConfig+0x4e4>)
 800281c:	fba3 1302 	umull	r1, r3, r3, r2
 8002820:	095b      	lsrs	r3, r3, #5
 8002822:	2164      	movs	r1, #100	; 0x64
 8002824:	fb01 f303 	mul.w	r3, r1, r3
 8002828:	1ad3      	subs	r3, r2, r3
 800282a:	011b      	lsls	r3, r3, #4
 800282c:	3332      	adds	r3, #50	; 0x32
 800282e:	4a34      	ldr	r2, [pc, #208]	; (8002900 <UART_SetConfig+0x4e4>)
 8002830:	fba2 2303 	umull	r2, r3, r2, r3
 8002834:	095b      	lsrs	r3, r3, #5
 8002836:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800283a:	441c      	add	r4, r3
 800283c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8002840:	2200      	movs	r2, #0
 8002842:	673b      	str	r3, [r7, #112]	; 0x70
 8002844:	677a      	str	r2, [r7, #116]	; 0x74
 8002846:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800284a:	4642      	mov	r2, r8
 800284c:	464b      	mov	r3, r9
 800284e:	1891      	adds	r1, r2, r2
 8002850:	60b9      	str	r1, [r7, #8]
 8002852:	415b      	adcs	r3, r3
 8002854:	60fb      	str	r3, [r7, #12]
 8002856:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800285a:	4641      	mov	r1, r8
 800285c:	1851      	adds	r1, r2, r1
 800285e:	6039      	str	r1, [r7, #0]
 8002860:	4649      	mov	r1, r9
 8002862:	414b      	adcs	r3, r1
 8002864:	607b      	str	r3, [r7, #4]
 8002866:	f04f 0200 	mov.w	r2, #0
 800286a:	f04f 0300 	mov.w	r3, #0
 800286e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8002872:	4659      	mov	r1, fp
 8002874:	00cb      	lsls	r3, r1, #3
 8002876:	4651      	mov	r1, sl
 8002878:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800287c:	4651      	mov	r1, sl
 800287e:	00ca      	lsls	r2, r1, #3
 8002880:	4610      	mov	r0, r2
 8002882:	4619      	mov	r1, r3
 8002884:	4603      	mov	r3, r0
 8002886:	4642      	mov	r2, r8
 8002888:	189b      	adds	r3, r3, r2
 800288a:	66bb      	str	r3, [r7, #104]	; 0x68
 800288c:	464b      	mov	r3, r9
 800288e:	460a      	mov	r2, r1
 8002890:	eb42 0303 	adc.w	r3, r2, r3
 8002894:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002896:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800289a:	685b      	ldr	r3, [r3, #4]
 800289c:	2200      	movs	r2, #0
 800289e:	663b      	str	r3, [r7, #96]	; 0x60
 80028a0:	667a      	str	r2, [r7, #100]	; 0x64
 80028a2:	f04f 0200 	mov.w	r2, #0
 80028a6:	f04f 0300 	mov.w	r3, #0
 80028aa:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80028ae:	4649      	mov	r1, r9
 80028b0:	008b      	lsls	r3, r1, #2
 80028b2:	4641      	mov	r1, r8
 80028b4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80028b8:	4641      	mov	r1, r8
 80028ba:	008a      	lsls	r2, r1, #2
 80028bc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80028c0:	f7fd fca6 	bl	8000210 <__aeabi_uldivmod>
 80028c4:	4602      	mov	r2, r0
 80028c6:	460b      	mov	r3, r1
 80028c8:	4b0d      	ldr	r3, [pc, #52]	; (8002900 <UART_SetConfig+0x4e4>)
 80028ca:	fba3 1302 	umull	r1, r3, r3, r2
 80028ce:	095b      	lsrs	r3, r3, #5
 80028d0:	2164      	movs	r1, #100	; 0x64
 80028d2:	fb01 f303 	mul.w	r3, r1, r3
 80028d6:	1ad3      	subs	r3, r2, r3
 80028d8:	011b      	lsls	r3, r3, #4
 80028da:	3332      	adds	r3, #50	; 0x32
 80028dc:	4a08      	ldr	r2, [pc, #32]	; (8002900 <UART_SetConfig+0x4e4>)
 80028de:	fba2 2303 	umull	r2, r3, r2, r3
 80028e2:	095b      	lsrs	r3, r3, #5
 80028e4:	f003 020f 	and.w	r2, r3, #15
 80028e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	4422      	add	r2, r4
 80028f0:	609a      	str	r2, [r3, #8]
}
 80028f2:	bf00      	nop
 80028f4:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80028f8:	46bd      	mov	sp, r7
 80028fa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80028fe:	bf00      	nop
 8002900:	51eb851f 	.word	0x51eb851f

08002904 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8002904:	b480      	push	{r7}
 8002906:	b085      	sub	sp, #20
 8002908:	af00      	add	r7, sp, #0
 800290a:	4603      	mov	r3, r0
 800290c:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800290e:	2300      	movs	r3, #0
 8002910:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8002912:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002916:	2b84      	cmp	r3, #132	; 0x84
 8002918:	d005      	beq.n	8002926 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800291a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	4413      	add	r3, r2
 8002922:	3303      	adds	r3, #3
 8002924:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8002926:	68fb      	ldr	r3, [r7, #12]
}
 8002928:	4618      	mov	r0, r3
 800292a:	3714      	adds	r7, #20
 800292c:	46bd      	mov	sp, r7
 800292e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002932:	4770      	bx	lr

08002934 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8002938:	f000 faf6 	bl	8002f28 <vTaskStartScheduler>
  
  return osOK;
 800293c:	2300      	movs	r3, #0
}
 800293e:	4618      	mov	r0, r3
 8002940:	bd80      	pop	{r7, pc}

08002942 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8002942:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002944:	b089      	sub	sp, #36	; 0x24
 8002946:	af04      	add	r7, sp, #16
 8002948:	6078      	str	r0, [r7, #4]
 800294a:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	695b      	ldr	r3, [r3, #20]
 8002950:	2b00      	cmp	r3, #0
 8002952:	d020      	beq.n	8002996 <osThreadCreate+0x54>
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	699b      	ldr	r3, [r3, #24]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d01c      	beq.n	8002996 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	685c      	ldr	r4, [r3, #4]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681d      	ldr	r5, [r3, #0]
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	691e      	ldr	r6, [r3, #16]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800296e:	4618      	mov	r0, r3
 8002970:	f7ff ffc8 	bl	8002904 <makeFreeRtosPriority>
 8002974:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	695b      	ldr	r3, [r3, #20]
 800297a:	687a      	ldr	r2, [r7, #4]
 800297c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800297e:	9202      	str	r2, [sp, #8]
 8002980:	9301      	str	r3, [sp, #4]
 8002982:	9100      	str	r1, [sp, #0]
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	4632      	mov	r2, r6
 8002988:	4629      	mov	r1, r5
 800298a:	4620      	mov	r0, r4
 800298c:	f000 f8ed 	bl	8002b6a <xTaskCreateStatic>
 8002990:	4603      	mov	r3, r0
 8002992:	60fb      	str	r3, [r7, #12]
 8002994:	e01c      	b.n	80029d0 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	685c      	ldr	r4, [r3, #4]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 80029a2:	b29e      	uxth	r6, r3
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80029aa:	4618      	mov	r0, r3
 80029ac:	f7ff ffaa 	bl	8002904 <makeFreeRtosPriority>
 80029b0:	4602      	mov	r2, r0
 80029b2:	f107 030c 	add.w	r3, r7, #12
 80029b6:	9301      	str	r3, [sp, #4]
 80029b8:	9200      	str	r2, [sp, #0]
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	4632      	mov	r2, r6
 80029be:	4629      	mov	r1, r5
 80029c0:	4620      	mov	r0, r4
 80029c2:	f000 f92f 	bl	8002c24 <xTaskCreate>
 80029c6:	4603      	mov	r3, r0
 80029c8:	2b01      	cmp	r3, #1
 80029ca:	d001      	beq.n	80029d0 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 80029cc:	2300      	movs	r3, #0
 80029ce:	e000      	b.n	80029d2 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 80029d0:	68fb      	ldr	r3, [r7, #12]
}
 80029d2:	4618      	mov	r0, r3
 80029d4:	3714      	adds	r7, #20
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080029da <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 80029da:	b580      	push	{r7, lr}
 80029dc:	b084      	sub	sp, #16
 80029de:	af00      	add	r7, sp, #0
 80029e0:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d001      	beq.n	80029f0 <osDelay+0x16>
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	e000      	b.n	80029f2 <osDelay+0x18>
 80029f0:	2301      	movs	r3, #1
 80029f2:	4618      	mov	r0, r3
 80029f4:	f000 fa64 	bl	8002ec0 <vTaskDelay>
  
  return osOK;
 80029f8:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 80029fa:	4618      	mov	r0, r3
 80029fc:	3710      	adds	r7, #16
 80029fe:	46bd      	mov	sp, r7
 8002a00:	bd80      	pop	{r7, pc}

08002a02 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8002a02:	b480      	push	{r7}
 8002a04:	b083      	sub	sp, #12
 8002a06:	af00      	add	r7, sp, #0
 8002a08:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	f103 0208 	add.w	r2, r3, #8
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002a1a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	f103 0208 	add.w	r2, r3, #8
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	f103 0208 	add.w	r2, r3, #8
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	2200      	movs	r2, #0
 8002a34:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002a36:	bf00      	nop
 8002a38:	370c      	adds	r7, #12
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a40:	4770      	bx	lr

08002a42 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8002a42:	b480      	push	{r7}
 8002a44:	b083      	sub	sp, #12
 8002a46:	af00      	add	r7, sp, #0
 8002a48:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8002a50:	bf00      	nop
 8002a52:	370c      	adds	r7, #12
 8002a54:	46bd      	mov	sp, r7
 8002a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5a:	4770      	bx	lr

08002a5c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b085      	sub	sp, #20
 8002a60:	af00      	add	r7, sp, #0
 8002a62:	6078      	str	r0, [r7, #4]
 8002a64:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	685b      	ldr	r3, [r3, #4]
 8002a6a:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	68fa      	ldr	r2, [r7, #12]
 8002a70:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	689a      	ldr	r2, [r3, #8]
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002a7a:	68fb      	ldr	r3, [r7, #12]
 8002a7c:	689b      	ldr	r3, [r3, #8]
 8002a7e:	683a      	ldr	r2, [r7, #0]
 8002a80:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	683a      	ldr	r2, [r7, #0]
 8002a86:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8002a88:	683b      	ldr	r3, [r7, #0]
 8002a8a:	687a      	ldr	r2, [r7, #4]
 8002a8c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	1c5a      	adds	r2, r3, #1
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	601a      	str	r2, [r3, #0]
}
 8002a98:	bf00      	nop
 8002a9a:	3714      	adds	r7, #20
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa2:	4770      	bx	lr

08002aa4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8002aa4:	b480      	push	{r7}
 8002aa6:	b085      	sub	sp, #20
 8002aa8:	af00      	add	r7, sp, #0
 8002aaa:	6078      	str	r0, [r7, #4]
 8002aac:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8002aae:	683b      	ldr	r3, [r7, #0]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002aba:	d103      	bne.n	8002ac4 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	691b      	ldr	r3, [r3, #16]
 8002ac0:	60fb      	str	r3, [r7, #12]
 8002ac2:	e00c      	b.n	8002ade <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	3308      	adds	r3, #8
 8002ac8:	60fb      	str	r3, [r7, #12]
 8002aca:	e002      	b.n	8002ad2 <vListInsert+0x2e>
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	685b      	ldr	r3, [r3, #4]
 8002ad0:	60fb      	str	r3, [r7, #12]
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	685b      	ldr	r3, [r3, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	68ba      	ldr	r2, [r7, #8]
 8002ada:	429a      	cmp	r2, r3
 8002adc:	d2f6      	bcs.n	8002acc <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	685a      	ldr	r2, [r3, #4]
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	685b      	ldr	r3, [r3, #4]
 8002aea:	683a      	ldr	r2, [r7, #0]
 8002aec:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	68fa      	ldr	r2, [r7, #12]
 8002af2:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	683a      	ldr	r2, [r7, #0]
 8002af8:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8002afa:	683b      	ldr	r3, [r7, #0]
 8002afc:	687a      	ldr	r2, [r7, #4]
 8002afe:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	1c5a      	adds	r2, r3, #1
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	601a      	str	r2, [r3, #0]
}
 8002b0a:	bf00      	nop
 8002b0c:	3714      	adds	r7, #20
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b14:	4770      	bx	lr

08002b16 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002b16:	b480      	push	{r7}
 8002b18:	b085      	sub	sp, #20
 8002b1a:	af00      	add	r7, sp, #0
 8002b1c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	691b      	ldr	r3, [r3, #16]
 8002b22:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	685b      	ldr	r3, [r3, #4]
 8002b28:	687a      	ldr	r2, [r7, #4]
 8002b2a:	6892      	ldr	r2, [r2, #8]
 8002b2c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	689b      	ldr	r3, [r3, #8]
 8002b32:	687a      	ldr	r2, [r7, #4]
 8002b34:	6852      	ldr	r2, [r2, #4]
 8002b36:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	685b      	ldr	r3, [r3, #4]
 8002b3c:	687a      	ldr	r2, [r7, #4]
 8002b3e:	429a      	cmp	r2, r3
 8002b40:	d103      	bne.n	8002b4a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8002b42:	687b      	ldr	r3, [r7, #4]
 8002b44:	689a      	ldr	r2, [r3, #8]
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	2200      	movs	r2, #0
 8002b4e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	1e5a      	subs	r2, r3, #1
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	3714      	adds	r7, #20
 8002b62:	46bd      	mov	sp, r7
 8002b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b68:	4770      	bx	lr

08002b6a <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8002b6a:	b580      	push	{r7, lr}
 8002b6c:	b08e      	sub	sp, #56	; 0x38
 8002b6e:	af04      	add	r7, sp, #16
 8002b70:	60f8      	str	r0, [r7, #12]
 8002b72:	60b9      	str	r1, [r7, #8]
 8002b74:	607a      	str	r2, [r7, #4]
 8002b76:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8002b78:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d10a      	bne.n	8002b94 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8002b7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b82:	f383 8811 	msr	BASEPRI, r3
 8002b86:	f3bf 8f6f 	isb	sy
 8002b8a:	f3bf 8f4f 	dsb	sy
 8002b8e:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8002b90:	bf00      	nop
 8002b92:	e7fe      	b.n	8002b92 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8002b94:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002b96:	2b00      	cmp	r3, #0
 8002b98:	d10a      	bne.n	8002bb0 <xTaskCreateStatic+0x46>
	__asm volatile
 8002b9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002b9e:	f383 8811 	msr	BASEPRI, r3
 8002ba2:	f3bf 8f6f 	isb	sy
 8002ba6:	f3bf 8f4f 	dsb	sy
 8002baa:	61fb      	str	r3, [r7, #28]
}
 8002bac:	bf00      	nop
 8002bae:	e7fe      	b.n	8002bae <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8002bb0:	23b4      	movs	r3, #180	; 0xb4
 8002bb2:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8002bb4:	693b      	ldr	r3, [r7, #16]
 8002bb6:	2bb4      	cmp	r3, #180	; 0xb4
 8002bb8:	d00a      	beq.n	8002bd0 <xTaskCreateStatic+0x66>
	__asm volatile
 8002bba:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002bbe:	f383 8811 	msr	BASEPRI, r3
 8002bc2:	f3bf 8f6f 	isb	sy
 8002bc6:	f3bf 8f4f 	dsb	sy
 8002bca:	61bb      	str	r3, [r7, #24]
}
 8002bcc:	bf00      	nop
 8002bce:	e7fe      	b.n	8002bce <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8002bd0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8002bd2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d01e      	beq.n	8002c16 <xTaskCreateStatic+0xac>
 8002bd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d01b      	beq.n	8002c16 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8002bde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002be0:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8002be2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002be4:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8002be6:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8002be8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bea:	2202      	movs	r2, #2
 8002bec:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	9303      	str	r3, [sp, #12]
 8002bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bf6:	9302      	str	r3, [sp, #8]
 8002bf8:	f107 0314 	add.w	r3, r7, #20
 8002bfc:	9301      	str	r3, [sp, #4]
 8002bfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c00:	9300      	str	r3, [sp, #0]
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	687a      	ldr	r2, [r7, #4]
 8002c06:	68b9      	ldr	r1, [r7, #8]
 8002c08:	68f8      	ldr	r0, [r7, #12]
 8002c0a:	f000 f851 	bl	8002cb0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002c0e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002c10:	f000 f8ec 	bl	8002dec <prvAddNewTaskToReadyList>
 8002c14:	e001      	b.n	8002c1a <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8002c16:	2300      	movs	r3, #0
 8002c18:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8002c1a:	697b      	ldr	r3, [r7, #20]
	}
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	3728      	adds	r7, #40	; 0x28
 8002c20:	46bd      	mov	sp, r7
 8002c22:	bd80      	pop	{r7, pc}

08002c24 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8002c24:	b580      	push	{r7, lr}
 8002c26:	b08c      	sub	sp, #48	; 0x30
 8002c28:	af04      	add	r7, sp, #16
 8002c2a:	60f8      	str	r0, [r7, #12]
 8002c2c:	60b9      	str	r1, [r7, #8]
 8002c2e:	603b      	str	r3, [r7, #0]
 8002c30:	4613      	mov	r3, r2
 8002c32:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002c34:	88fb      	ldrh	r3, [r7, #6]
 8002c36:	009b      	lsls	r3, r3, #2
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f000 fef5 	bl	8003a28 <pvPortMalloc>
 8002c3e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002c40:	697b      	ldr	r3, [r7, #20]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d00e      	beq.n	8002c64 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8002c46:	20b4      	movs	r0, #180	; 0xb4
 8002c48:	f000 feee 	bl	8003a28 <pvPortMalloc>
 8002c4c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002c4e:	69fb      	ldr	r3, [r7, #28]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	d003      	beq.n	8002c5c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002c54:	69fb      	ldr	r3, [r7, #28]
 8002c56:	697a      	ldr	r2, [r7, #20]
 8002c58:	631a      	str	r2, [r3, #48]	; 0x30
 8002c5a:	e005      	b.n	8002c68 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002c5c:	6978      	ldr	r0, [r7, #20]
 8002c5e:	f000 ffaf 	bl	8003bc0 <vPortFree>
 8002c62:	e001      	b.n	8002c68 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002c64:	2300      	movs	r3, #0
 8002c66:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8002c68:	69fb      	ldr	r3, [r7, #28]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d017      	beq.n	8002c9e <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8002c6e:	69fb      	ldr	r3, [r7, #28]
 8002c70:	2200      	movs	r2, #0
 8002c72:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002c76:	88fa      	ldrh	r2, [r7, #6]
 8002c78:	2300      	movs	r3, #0
 8002c7a:	9303      	str	r3, [sp, #12]
 8002c7c:	69fb      	ldr	r3, [r7, #28]
 8002c7e:	9302      	str	r3, [sp, #8]
 8002c80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c82:	9301      	str	r3, [sp, #4]
 8002c84:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c86:	9300      	str	r3, [sp, #0]
 8002c88:	683b      	ldr	r3, [r7, #0]
 8002c8a:	68b9      	ldr	r1, [r7, #8]
 8002c8c:	68f8      	ldr	r0, [r7, #12]
 8002c8e:	f000 f80f 	bl	8002cb0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8002c92:	69f8      	ldr	r0, [r7, #28]
 8002c94:	f000 f8aa 	bl	8002dec <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8002c98:	2301      	movs	r3, #1
 8002c9a:	61bb      	str	r3, [r7, #24]
 8002c9c:	e002      	b.n	8002ca4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8002c9e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002ca2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8002ca4:	69bb      	ldr	r3, [r7, #24]
	}
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	3720      	adds	r7, #32
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}
	...

08002cb0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8002cb0:	b580      	push	{r7, lr}
 8002cb2:	b088      	sub	sp, #32
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	60f8      	str	r0, [r7, #12]
 8002cb8:	60b9      	str	r1, [r7, #8]
 8002cba:	607a      	str	r2, [r7, #4]
 8002cbc:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002cbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002cc0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002cc8:	3b01      	subs	r3, #1
 8002cca:	009b      	lsls	r3, r3, #2
 8002ccc:	4413      	add	r3, r2
 8002cce:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002cd0:	69bb      	ldr	r3, [r7, #24]
 8002cd2:	f023 0307 	bic.w	r3, r3, #7
 8002cd6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8002cd8:	69bb      	ldr	r3, [r7, #24]
 8002cda:	f003 0307 	and.w	r3, r3, #7
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d00a      	beq.n	8002cf8 <prvInitialiseNewTask+0x48>
	__asm volatile
 8002ce2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ce6:	f383 8811 	msr	BASEPRI, r3
 8002cea:	f3bf 8f6f 	isb	sy
 8002cee:	f3bf 8f4f 	dsb	sy
 8002cf2:	617b      	str	r3, [r7, #20]
}
 8002cf4:	bf00      	nop
 8002cf6:	e7fe      	b.n	8002cf6 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8002cf8:	68bb      	ldr	r3, [r7, #8]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d01f      	beq.n	8002d3e <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002cfe:	2300      	movs	r3, #0
 8002d00:	61fb      	str	r3, [r7, #28]
 8002d02:	e012      	b.n	8002d2a <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002d04:	68ba      	ldr	r2, [r7, #8]
 8002d06:	69fb      	ldr	r3, [r7, #28]
 8002d08:	4413      	add	r3, r2
 8002d0a:	7819      	ldrb	r1, [r3, #0]
 8002d0c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d0e:	69fb      	ldr	r3, [r7, #28]
 8002d10:	4413      	add	r3, r2
 8002d12:	3334      	adds	r3, #52	; 0x34
 8002d14:	460a      	mov	r2, r1
 8002d16:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8002d18:	68ba      	ldr	r2, [r7, #8]
 8002d1a:	69fb      	ldr	r3, [r7, #28]
 8002d1c:	4413      	add	r3, r2
 8002d1e:	781b      	ldrb	r3, [r3, #0]
 8002d20:	2b00      	cmp	r3, #0
 8002d22:	d006      	beq.n	8002d32 <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002d24:	69fb      	ldr	r3, [r7, #28]
 8002d26:	3301      	adds	r3, #1
 8002d28:	61fb      	str	r3, [r7, #28]
 8002d2a:	69fb      	ldr	r3, [r7, #28]
 8002d2c:	2b0f      	cmp	r3, #15
 8002d2e:	d9e9      	bls.n	8002d04 <prvInitialiseNewTask+0x54>
 8002d30:	e000      	b.n	8002d34 <prvInitialiseNewTask+0x84>
			{
				break;
 8002d32:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002d34:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d36:	2200      	movs	r2, #0
 8002d38:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8002d3c:	e003      	b.n	8002d46 <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8002d3e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d40:	2200      	movs	r2, #0
 8002d42:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002d46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d48:	2b06      	cmp	r3, #6
 8002d4a:	d901      	bls.n	8002d50 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8002d4c:	2306      	movs	r3, #6
 8002d4e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002d50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d52:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002d54:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8002d56:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d58:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002d5a:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8002d5c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d5e:	2200      	movs	r2, #0
 8002d60:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002d62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d64:	3304      	adds	r3, #4
 8002d66:	4618      	mov	r0, r3
 8002d68:	f7ff fe6b 	bl	8002a42 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8002d6c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d6e:	3318      	adds	r3, #24
 8002d70:	4618      	mov	r0, r3
 8002d72:	f7ff fe66 	bl	8002a42 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002d76:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d78:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d7a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002d7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002d7e:	f1c3 0207 	rsb	r2, r3, #7
 8002d82:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d84:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002d86:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d88:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002d8a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002d8c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d8e:	2200      	movs	r2, #0
 8002d90:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8002d94:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d96:	2200      	movs	r2, #0
 8002d98:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8002d9c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d9e:	334c      	adds	r3, #76	; 0x4c
 8002da0:	2260      	movs	r2, #96	; 0x60
 8002da2:	2100      	movs	r1, #0
 8002da4:	4618      	mov	r0, r3
 8002da6:	f001 f94c 	bl	8004042 <memset>
 8002daa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dac:	4a0c      	ldr	r2, [pc, #48]	; (8002de0 <prvInitialiseNewTask+0x130>)
 8002dae:	651a      	str	r2, [r3, #80]	; 0x50
 8002db0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002db2:	4a0c      	ldr	r2, [pc, #48]	; (8002de4 <prvInitialiseNewTask+0x134>)
 8002db4:	655a      	str	r2, [r3, #84]	; 0x54
 8002db6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002db8:	4a0b      	ldr	r2, [pc, #44]	; (8002de8 <prvInitialiseNewTask+0x138>)
 8002dba:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8002dbc:	683a      	ldr	r2, [r7, #0]
 8002dbe:	68f9      	ldr	r1, [r7, #12]
 8002dc0:	69b8      	ldr	r0, [r7, #24]
 8002dc2:	f000 fc1f 	bl	8003604 <pxPortInitialiseStack>
 8002dc6:	4602      	mov	r2, r0
 8002dc8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002dca:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8002dcc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d002      	beq.n	8002dd8 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002dd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002dd4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002dd6:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002dd8:	bf00      	nop
 8002dda:	3720      	adds	r7, #32
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	bd80      	pop	{r7, pc}
 8002de0:	08004a08 	.word	0x08004a08
 8002de4:	08004a28 	.word	0x08004a28
 8002de8:	080049e8 	.word	0x080049e8

08002dec <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b082      	sub	sp, #8
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8002df4:	f000 fd36 	bl	8003864 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8002df8:	4b2a      	ldr	r3, [pc, #168]	; (8002ea4 <prvAddNewTaskToReadyList+0xb8>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	3301      	adds	r3, #1
 8002dfe:	4a29      	ldr	r2, [pc, #164]	; (8002ea4 <prvAddNewTaskToReadyList+0xb8>)
 8002e00:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8002e02:	4b29      	ldr	r3, [pc, #164]	; (8002ea8 <prvAddNewTaskToReadyList+0xbc>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	2b00      	cmp	r3, #0
 8002e08:	d109      	bne.n	8002e1e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8002e0a:	4a27      	ldr	r2, [pc, #156]	; (8002ea8 <prvAddNewTaskToReadyList+0xbc>)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002e10:	4b24      	ldr	r3, [pc, #144]	; (8002ea4 <prvAddNewTaskToReadyList+0xb8>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	2b01      	cmp	r3, #1
 8002e16:	d110      	bne.n	8002e3a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8002e18:	f000 facc 	bl	80033b4 <prvInitialiseTaskLists>
 8002e1c:	e00d      	b.n	8002e3a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8002e1e:	4b23      	ldr	r3, [pc, #140]	; (8002eac <prvAddNewTaskToReadyList+0xc0>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	d109      	bne.n	8002e3a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8002e26:	4b20      	ldr	r3, [pc, #128]	; (8002ea8 <prvAddNewTaskToReadyList+0xbc>)
 8002e28:	681b      	ldr	r3, [r3, #0]
 8002e2a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e30:	429a      	cmp	r2, r3
 8002e32:	d802      	bhi.n	8002e3a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002e34:	4a1c      	ldr	r2, [pc, #112]	; (8002ea8 <prvAddNewTaskToReadyList+0xbc>)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8002e3a:	4b1d      	ldr	r3, [pc, #116]	; (8002eb0 <prvAddNewTaskToReadyList+0xc4>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	3301      	adds	r3, #1
 8002e40:	4a1b      	ldr	r2, [pc, #108]	; (8002eb0 <prvAddNewTaskToReadyList+0xc4>)
 8002e42:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e48:	2201      	movs	r2, #1
 8002e4a:	409a      	lsls	r2, r3
 8002e4c:	4b19      	ldr	r3, [pc, #100]	; (8002eb4 <prvAddNewTaskToReadyList+0xc8>)
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4313      	orrs	r3, r2
 8002e52:	4a18      	ldr	r2, [pc, #96]	; (8002eb4 <prvAddNewTaskToReadyList+0xc8>)
 8002e54:	6013      	str	r3, [r2, #0]
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e5a:	4613      	mov	r3, r2
 8002e5c:	009b      	lsls	r3, r3, #2
 8002e5e:	4413      	add	r3, r2
 8002e60:	009b      	lsls	r3, r3, #2
 8002e62:	4a15      	ldr	r2, [pc, #84]	; (8002eb8 <prvAddNewTaskToReadyList+0xcc>)
 8002e64:	441a      	add	r2, r3
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	3304      	adds	r3, #4
 8002e6a:	4619      	mov	r1, r3
 8002e6c:	4610      	mov	r0, r2
 8002e6e:	f7ff fdf5 	bl	8002a5c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8002e72:	f000 fd27 	bl	80038c4 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8002e76:	4b0d      	ldr	r3, [pc, #52]	; (8002eac <prvAddNewTaskToReadyList+0xc0>)
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	2b00      	cmp	r3, #0
 8002e7c:	d00e      	beq.n	8002e9c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8002e7e:	4b0a      	ldr	r3, [pc, #40]	; (8002ea8 <prvAddNewTaskToReadyList+0xbc>)
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e88:	429a      	cmp	r2, r3
 8002e8a:	d207      	bcs.n	8002e9c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8002e8c:	4b0b      	ldr	r3, [pc, #44]	; (8002ebc <prvAddNewTaskToReadyList+0xd0>)
 8002e8e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002e92:	601a      	str	r2, [r3, #0]
 8002e94:	f3bf 8f4f 	dsb	sy
 8002e98:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8002e9c:	bf00      	nop
 8002e9e:	3708      	adds	r7, #8
 8002ea0:	46bd      	mov	sp, r7
 8002ea2:	bd80      	pop	{r7, pc}
 8002ea4:	200004e0 	.word	0x200004e0
 8002ea8:	200003e0 	.word	0x200003e0
 8002eac:	200004ec 	.word	0x200004ec
 8002eb0:	200004fc 	.word	0x200004fc
 8002eb4:	200004e8 	.word	0x200004e8
 8002eb8:	200003e4 	.word	0x200003e4
 8002ebc:	e000ed04 	.word	0xe000ed04

08002ec0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b084      	sub	sp, #16
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d017      	beq.n	8002f02 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8002ed2:	4b13      	ldr	r3, [pc, #76]	; (8002f20 <vTaskDelay+0x60>)
 8002ed4:	681b      	ldr	r3, [r3, #0]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d00a      	beq.n	8002ef0 <vTaskDelay+0x30>
	__asm volatile
 8002eda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ede:	f383 8811 	msr	BASEPRI, r3
 8002ee2:	f3bf 8f6f 	isb	sy
 8002ee6:	f3bf 8f4f 	dsb	sy
 8002eea:	60bb      	str	r3, [r7, #8]
}
 8002eec:	bf00      	nop
 8002eee:	e7fe      	b.n	8002eee <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8002ef0:	f000 f884 	bl	8002ffc <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002ef4:	2100      	movs	r1, #0
 8002ef6:	6878      	ldr	r0, [r7, #4]
 8002ef8:	f000 fb1e 	bl	8003538 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002efc:	f000 f88c 	bl	8003018 <xTaskResumeAll>
 8002f00:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	d107      	bne.n	8002f18 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8002f08:	4b06      	ldr	r3, [pc, #24]	; (8002f24 <vTaskDelay+0x64>)
 8002f0a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002f0e:	601a      	str	r2, [r3, #0]
 8002f10:	f3bf 8f4f 	dsb	sy
 8002f14:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002f18:	bf00      	nop
 8002f1a:	3710      	adds	r7, #16
 8002f1c:	46bd      	mov	sp, r7
 8002f1e:	bd80      	pop	{r7, pc}
 8002f20:	20000508 	.word	0x20000508
 8002f24:	e000ed04 	.word	0xe000ed04

08002f28 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002f28:	b580      	push	{r7, lr}
 8002f2a:	b08a      	sub	sp, #40	; 0x28
 8002f2c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8002f2e:	2300      	movs	r3, #0
 8002f30:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8002f32:	2300      	movs	r3, #0
 8002f34:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8002f36:	463a      	mov	r2, r7
 8002f38:	1d39      	adds	r1, r7, #4
 8002f3a:	f107 0308 	add.w	r3, r7, #8
 8002f3e:	4618      	mov	r0, r3
 8002f40:	f7fd fae8 	bl	8000514 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8002f44:	6839      	ldr	r1, [r7, #0]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	68ba      	ldr	r2, [r7, #8]
 8002f4a:	9202      	str	r2, [sp, #8]
 8002f4c:	9301      	str	r3, [sp, #4]
 8002f4e:	2300      	movs	r3, #0
 8002f50:	9300      	str	r3, [sp, #0]
 8002f52:	2300      	movs	r3, #0
 8002f54:	460a      	mov	r2, r1
 8002f56:	4921      	ldr	r1, [pc, #132]	; (8002fdc <vTaskStartScheduler+0xb4>)
 8002f58:	4821      	ldr	r0, [pc, #132]	; (8002fe0 <vTaskStartScheduler+0xb8>)
 8002f5a:	f7ff fe06 	bl	8002b6a <xTaskCreateStatic>
 8002f5e:	4603      	mov	r3, r0
 8002f60:	4a20      	ldr	r2, [pc, #128]	; (8002fe4 <vTaskStartScheduler+0xbc>)
 8002f62:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8002f64:	4b1f      	ldr	r3, [pc, #124]	; (8002fe4 <vTaskStartScheduler+0xbc>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d002      	beq.n	8002f72 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	617b      	str	r3, [r7, #20]
 8002f70:	e001      	b.n	8002f76 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8002f72:	2300      	movs	r3, #0
 8002f74:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	2b01      	cmp	r3, #1
 8002f7a:	d11b      	bne.n	8002fb4 <vTaskStartScheduler+0x8c>
	__asm volatile
 8002f7c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f80:	f383 8811 	msr	BASEPRI, r3
 8002f84:	f3bf 8f6f 	isb	sy
 8002f88:	f3bf 8f4f 	dsb	sy
 8002f8c:	613b      	str	r3, [r7, #16]
}
 8002f8e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8002f90:	4b15      	ldr	r3, [pc, #84]	; (8002fe8 <vTaskStartScheduler+0xc0>)
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	334c      	adds	r3, #76	; 0x4c
 8002f96:	4a15      	ldr	r2, [pc, #84]	; (8002fec <vTaskStartScheduler+0xc4>)
 8002f98:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8002f9a:	4b15      	ldr	r3, [pc, #84]	; (8002ff0 <vTaskStartScheduler+0xc8>)
 8002f9c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002fa0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8002fa2:	4b14      	ldr	r3, [pc, #80]	; (8002ff4 <vTaskStartScheduler+0xcc>)
 8002fa4:	2201      	movs	r2, #1
 8002fa6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002fa8:	4b13      	ldr	r3, [pc, #76]	; (8002ff8 <vTaskStartScheduler+0xd0>)
 8002faa:	2200      	movs	r2, #0
 8002fac:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8002fae:	f000 fbb7 	bl	8003720 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8002fb2:	e00e      	b.n	8002fd2 <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002fb4:	697b      	ldr	r3, [r7, #20]
 8002fb6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002fba:	d10a      	bne.n	8002fd2 <vTaskStartScheduler+0xaa>
	__asm volatile
 8002fbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002fc0:	f383 8811 	msr	BASEPRI, r3
 8002fc4:	f3bf 8f6f 	isb	sy
 8002fc8:	f3bf 8f4f 	dsb	sy
 8002fcc:	60fb      	str	r3, [r7, #12]
}
 8002fce:	bf00      	nop
 8002fd0:	e7fe      	b.n	8002fd0 <vTaskStartScheduler+0xa8>
}
 8002fd2:	bf00      	nop
 8002fd4:	3718      	adds	r7, #24
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	bd80      	pop	{r7, pc}
 8002fda:	bf00      	nop
 8002fdc:	080049c8 	.word	0x080049c8
 8002fe0:	08003385 	.word	0x08003385
 8002fe4:	20000504 	.word	0x20000504
 8002fe8:	200003e0 	.word	0x200003e0
 8002fec:	20000010 	.word	0x20000010
 8002ff0:	20000500 	.word	0x20000500
 8002ff4:	200004ec 	.word	0x200004ec
 8002ff8:	200004e4 	.word	0x200004e4

08002ffc <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8003000:	4b04      	ldr	r3, [pc, #16]	; (8003014 <vTaskSuspendAll+0x18>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	3301      	adds	r3, #1
 8003006:	4a03      	ldr	r2, [pc, #12]	; (8003014 <vTaskSuspendAll+0x18>)
 8003008:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800300a:	bf00      	nop
 800300c:	46bd      	mov	sp, r7
 800300e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003012:	4770      	bx	lr
 8003014:	20000508 	.word	0x20000508

08003018 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b084      	sub	sp, #16
 800301c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800301e:	2300      	movs	r3, #0
 8003020:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8003022:	2300      	movs	r3, #0
 8003024:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8003026:	4b41      	ldr	r3, [pc, #260]	; (800312c <xTaskResumeAll+0x114>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	2b00      	cmp	r3, #0
 800302c:	d10a      	bne.n	8003044 <xTaskResumeAll+0x2c>
	__asm volatile
 800302e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003032:	f383 8811 	msr	BASEPRI, r3
 8003036:	f3bf 8f6f 	isb	sy
 800303a:	f3bf 8f4f 	dsb	sy
 800303e:	603b      	str	r3, [r7, #0]
}
 8003040:	bf00      	nop
 8003042:	e7fe      	b.n	8003042 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8003044:	f000 fc0e 	bl	8003864 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8003048:	4b38      	ldr	r3, [pc, #224]	; (800312c <xTaskResumeAll+0x114>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	3b01      	subs	r3, #1
 800304e:	4a37      	ldr	r2, [pc, #220]	; (800312c <xTaskResumeAll+0x114>)
 8003050:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003052:	4b36      	ldr	r3, [pc, #216]	; (800312c <xTaskResumeAll+0x114>)
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	2b00      	cmp	r3, #0
 8003058:	d161      	bne.n	800311e <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800305a:	4b35      	ldr	r3, [pc, #212]	; (8003130 <xTaskResumeAll+0x118>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	2b00      	cmp	r3, #0
 8003060:	d05d      	beq.n	800311e <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8003062:	e02e      	b.n	80030c2 <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003064:	4b33      	ldr	r3, [pc, #204]	; (8003134 <xTaskResumeAll+0x11c>)
 8003066:	68db      	ldr	r3, [r3, #12]
 8003068:	68db      	ldr	r3, [r3, #12]
 800306a:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	3318      	adds	r3, #24
 8003070:	4618      	mov	r0, r3
 8003072:	f7ff fd50 	bl	8002b16 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003076:	68fb      	ldr	r3, [r7, #12]
 8003078:	3304      	adds	r3, #4
 800307a:	4618      	mov	r0, r3
 800307c:	f7ff fd4b 	bl	8002b16 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003084:	2201      	movs	r2, #1
 8003086:	409a      	lsls	r2, r3
 8003088:	4b2b      	ldr	r3, [pc, #172]	; (8003138 <xTaskResumeAll+0x120>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4313      	orrs	r3, r2
 800308e:	4a2a      	ldr	r2, [pc, #168]	; (8003138 <xTaskResumeAll+0x120>)
 8003090:	6013      	str	r3, [r2, #0]
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003096:	4613      	mov	r3, r2
 8003098:	009b      	lsls	r3, r3, #2
 800309a:	4413      	add	r3, r2
 800309c:	009b      	lsls	r3, r3, #2
 800309e:	4a27      	ldr	r2, [pc, #156]	; (800313c <xTaskResumeAll+0x124>)
 80030a0:	441a      	add	r2, r3
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	3304      	adds	r3, #4
 80030a6:	4619      	mov	r1, r3
 80030a8:	4610      	mov	r0, r2
 80030aa:	f7ff fcd7 	bl	8002a5c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030b2:	4b23      	ldr	r3, [pc, #140]	; (8003140 <xTaskResumeAll+0x128>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030b8:	429a      	cmp	r2, r3
 80030ba:	d302      	bcc.n	80030c2 <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80030bc:	4b21      	ldr	r3, [pc, #132]	; (8003144 <xTaskResumeAll+0x12c>)
 80030be:	2201      	movs	r2, #1
 80030c0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80030c2:	4b1c      	ldr	r3, [pc, #112]	; (8003134 <xTaskResumeAll+0x11c>)
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d1cc      	bne.n	8003064 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d001      	beq.n	80030d4 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80030d0:	f000 fa12 	bl	80034f8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80030d4:	4b1c      	ldr	r3, [pc, #112]	; (8003148 <xTaskResumeAll+0x130>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	2b00      	cmp	r3, #0
 80030de:	d010      	beq.n	8003102 <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80030e0:	f000 f836 	bl	8003150 <xTaskIncrementTick>
 80030e4:	4603      	mov	r3, r0
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d002      	beq.n	80030f0 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 80030ea:	4b16      	ldr	r3, [pc, #88]	; (8003144 <xTaskResumeAll+0x12c>)
 80030ec:	2201      	movs	r2, #1
 80030ee:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	3b01      	subs	r3, #1
 80030f4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d1f1      	bne.n	80030e0 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 80030fc:	4b12      	ldr	r3, [pc, #72]	; (8003148 <xTaskResumeAll+0x130>)
 80030fe:	2200      	movs	r2, #0
 8003100:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8003102:	4b10      	ldr	r3, [pc, #64]	; (8003144 <xTaskResumeAll+0x12c>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d009      	beq.n	800311e <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800310a:	2301      	movs	r3, #1
 800310c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800310e:	4b0f      	ldr	r3, [pc, #60]	; (800314c <xTaskResumeAll+0x134>)
 8003110:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003114:	601a      	str	r2, [r3, #0]
 8003116:	f3bf 8f4f 	dsb	sy
 800311a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800311e:	f000 fbd1 	bl	80038c4 <vPortExitCritical>

	return xAlreadyYielded;
 8003122:	68bb      	ldr	r3, [r7, #8]
}
 8003124:	4618      	mov	r0, r3
 8003126:	3710      	adds	r7, #16
 8003128:	46bd      	mov	sp, r7
 800312a:	bd80      	pop	{r7, pc}
 800312c:	20000508 	.word	0x20000508
 8003130:	200004e0 	.word	0x200004e0
 8003134:	200004a0 	.word	0x200004a0
 8003138:	200004e8 	.word	0x200004e8
 800313c:	200003e4 	.word	0x200003e4
 8003140:	200003e0 	.word	0x200003e0
 8003144:	200004f4 	.word	0x200004f4
 8003148:	200004f0 	.word	0x200004f0
 800314c:	e000ed04 	.word	0xe000ed04

08003150 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8003150:	b580      	push	{r7, lr}
 8003152:	b086      	sub	sp, #24
 8003154:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8003156:	2300      	movs	r3, #0
 8003158:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800315a:	4b4e      	ldr	r3, [pc, #312]	; (8003294 <xTaskIncrementTick+0x144>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	2b00      	cmp	r3, #0
 8003160:	f040 808e 	bne.w	8003280 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8003164:	4b4c      	ldr	r3, [pc, #304]	; (8003298 <xTaskIncrementTick+0x148>)
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	3301      	adds	r3, #1
 800316a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 800316c:	4a4a      	ldr	r2, [pc, #296]	; (8003298 <xTaskIncrementTick+0x148>)
 800316e:	693b      	ldr	r3, [r7, #16]
 8003170:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8003172:	693b      	ldr	r3, [r7, #16]
 8003174:	2b00      	cmp	r3, #0
 8003176:	d120      	bne.n	80031ba <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8003178:	4b48      	ldr	r3, [pc, #288]	; (800329c <xTaskIncrementTick+0x14c>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	2b00      	cmp	r3, #0
 8003180:	d00a      	beq.n	8003198 <xTaskIncrementTick+0x48>
	__asm volatile
 8003182:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003186:	f383 8811 	msr	BASEPRI, r3
 800318a:	f3bf 8f6f 	isb	sy
 800318e:	f3bf 8f4f 	dsb	sy
 8003192:	603b      	str	r3, [r7, #0]
}
 8003194:	bf00      	nop
 8003196:	e7fe      	b.n	8003196 <xTaskIncrementTick+0x46>
 8003198:	4b40      	ldr	r3, [pc, #256]	; (800329c <xTaskIncrementTick+0x14c>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	60fb      	str	r3, [r7, #12]
 800319e:	4b40      	ldr	r3, [pc, #256]	; (80032a0 <xTaskIncrementTick+0x150>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	4a3e      	ldr	r2, [pc, #248]	; (800329c <xTaskIncrementTick+0x14c>)
 80031a4:	6013      	str	r3, [r2, #0]
 80031a6:	4a3e      	ldr	r2, [pc, #248]	; (80032a0 <xTaskIncrementTick+0x150>)
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	6013      	str	r3, [r2, #0]
 80031ac:	4b3d      	ldr	r3, [pc, #244]	; (80032a4 <xTaskIncrementTick+0x154>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	3301      	adds	r3, #1
 80031b2:	4a3c      	ldr	r2, [pc, #240]	; (80032a4 <xTaskIncrementTick+0x154>)
 80031b4:	6013      	str	r3, [r2, #0]
 80031b6:	f000 f99f 	bl	80034f8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80031ba:	4b3b      	ldr	r3, [pc, #236]	; (80032a8 <xTaskIncrementTick+0x158>)
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	693a      	ldr	r2, [r7, #16]
 80031c0:	429a      	cmp	r2, r3
 80031c2:	d348      	bcc.n	8003256 <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80031c4:	4b35      	ldr	r3, [pc, #212]	; (800329c <xTaskIncrementTick+0x14c>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d104      	bne.n	80031d8 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80031ce:	4b36      	ldr	r3, [pc, #216]	; (80032a8 <xTaskIncrementTick+0x158>)
 80031d0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80031d4:	601a      	str	r2, [r3, #0]
					break;
 80031d6:	e03e      	b.n	8003256 <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80031d8:	4b30      	ldr	r3, [pc, #192]	; (800329c <xTaskIncrementTick+0x14c>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	68db      	ldr	r3, [r3, #12]
 80031de:	68db      	ldr	r3, [r3, #12]
 80031e0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80031e2:	68bb      	ldr	r3, [r7, #8]
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80031e8:	693a      	ldr	r2, [r7, #16]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	429a      	cmp	r2, r3
 80031ee:	d203      	bcs.n	80031f8 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80031f0:	4a2d      	ldr	r2, [pc, #180]	; (80032a8 <xTaskIncrementTick+0x158>)
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80031f6:	e02e      	b.n	8003256 <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80031f8:	68bb      	ldr	r3, [r7, #8]
 80031fa:	3304      	adds	r3, #4
 80031fc:	4618      	mov	r0, r3
 80031fe:	f7ff fc8a 	bl	8002b16 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003202:	68bb      	ldr	r3, [r7, #8]
 8003204:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003206:	2b00      	cmp	r3, #0
 8003208:	d004      	beq.n	8003214 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800320a:	68bb      	ldr	r3, [r7, #8]
 800320c:	3318      	adds	r3, #24
 800320e:	4618      	mov	r0, r3
 8003210:	f7ff fc81 	bl	8002b16 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003214:	68bb      	ldr	r3, [r7, #8]
 8003216:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003218:	2201      	movs	r2, #1
 800321a:	409a      	lsls	r2, r3
 800321c:	4b23      	ldr	r3, [pc, #140]	; (80032ac <xTaskIncrementTick+0x15c>)
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	4313      	orrs	r3, r2
 8003222:	4a22      	ldr	r2, [pc, #136]	; (80032ac <xTaskIncrementTick+0x15c>)
 8003224:	6013      	str	r3, [r2, #0]
 8003226:	68bb      	ldr	r3, [r7, #8]
 8003228:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800322a:	4613      	mov	r3, r2
 800322c:	009b      	lsls	r3, r3, #2
 800322e:	4413      	add	r3, r2
 8003230:	009b      	lsls	r3, r3, #2
 8003232:	4a1f      	ldr	r2, [pc, #124]	; (80032b0 <xTaskIncrementTick+0x160>)
 8003234:	441a      	add	r2, r3
 8003236:	68bb      	ldr	r3, [r7, #8]
 8003238:	3304      	adds	r3, #4
 800323a:	4619      	mov	r1, r3
 800323c:	4610      	mov	r0, r2
 800323e:	f7ff fc0d 	bl	8002a5c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8003242:	68bb      	ldr	r3, [r7, #8]
 8003244:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003246:	4b1b      	ldr	r3, [pc, #108]	; (80032b4 <xTaskIncrementTick+0x164>)
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800324c:	429a      	cmp	r2, r3
 800324e:	d3b9      	bcc.n	80031c4 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8003250:	2301      	movs	r3, #1
 8003252:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8003254:	e7b6      	b.n	80031c4 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003256:	4b17      	ldr	r3, [pc, #92]	; (80032b4 <xTaskIncrementTick+0x164>)
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800325c:	4914      	ldr	r1, [pc, #80]	; (80032b0 <xTaskIncrementTick+0x160>)
 800325e:	4613      	mov	r3, r2
 8003260:	009b      	lsls	r3, r3, #2
 8003262:	4413      	add	r3, r2
 8003264:	009b      	lsls	r3, r3, #2
 8003266:	440b      	add	r3, r1
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	2b01      	cmp	r3, #1
 800326c:	d901      	bls.n	8003272 <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 800326e:	2301      	movs	r3, #1
 8003270:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8003272:	4b11      	ldr	r3, [pc, #68]	; (80032b8 <xTaskIncrementTick+0x168>)
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	2b00      	cmp	r3, #0
 8003278:	d007      	beq.n	800328a <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 800327a:	2301      	movs	r3, #1
 800327c:	617b      	str	r3, [r7, #20]
 800327e:	e004      	b.n	800328a <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8003280:	4b0e      	ldr	r3, [pc, #56]	; (80032bc <xTaskIncrementTick+0x16c>)
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	3301      	adds	r3, #1
 8003286:	4a0d      	ldr	r2, [pc, #52]	; (80032bc <xTaskIncrementTick+0x16c>)
 8003288:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 800328a:	697b      	ldr	r3, [r7, #20]
}
 800328c:	4618      	mov	r0, r3
 800328e:	3718      	adds	r7, #24
 8003290:	46bd      	mov	sp, r7
 8003292:	bd80      	pop	{r7, pc}
 8003294:	20000508 	.word	0x20000508
 8003298:	200004e4 	.word	0x200004e4
 800329c:	20000498 	.word	0x20000498
 80032a0:	2000049c 	.word	0x2000049c
 80032a4:	200004f8 	.word	0x200004f8
 80032a8:	20000500 	.word	0x20000500
 80032ac:	200004e8 	.word	0x200004e8
 80032b0:	200003e4 	.word	0x200003e4
 80032b4:	200003e0 	.word	0x200003e0
 80032b8:	200004f4 	.word	0x200004f4
 80032bc:	200004f0 	.word	0x200004f0

080032c0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80032c0:	b480      	push	{r7}
 80032c2:	b087      	sub	sp, #28
 80032c4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80032c6:	4b29      	ldr	r3, [pc, #164]	; (800336c <vTaskSwitchContext+0xac>)
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d003      	beq.n	80032d6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80032ce:	4b28      	ldr	r3, [pc, #160]	; (8003370 <vTaskSwitchContext+0xb0>)
 80032d0:	2201      	movs	r2, #1
 80032d2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80032d4:	e044      	b.n	8003360 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 80032d6:	4b26      	ldr	r3, [pc, #152]	; (8003370 <vTaskSwitchContext+0xb0>)
 80032d8:	2200      	movs	r2, #0
 80032da:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80032dc:	4b25      	ldr	r3, [pc, #148]	; (8003374 <vTaskSwitchContext+0xb4>)
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	fab3 f383 	clz	r3, r3
 80032e8:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 80032ea:	7afb      	ldrb	r3, [r7, #11]
 80032ec:	f1c3 031f 	rsb	r3, r3, #31
 80032f0:	617b      	str	r3, [r7, #20]
 80032f2:	4921      	ldr	r1, [pc, #132]	; (8003378 <vTaskSwitchContext+0xb8>)
 80032f4:	697a      	ldr	r2, [r7, #20]
 80032f6:	4613      	mov	r3, r2
 80032f8:	009b      	lsls	r3, r3, #2
 80032fa:	4413      	add	r3, r2
 80032fc:	009b      	lsls	r3, r3, #2
 80032fe:	440b      	add	r3, r1
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d10a      	bne.n	800331c <vTaskSwitchContext+0x5c>
	__asm volatile
 8003306:	f04f 0350 	mov.w	r3, #80	; 0x50
 800330a:	f383 8811 	msr	BASEPRI, r3
 800330e:	f3bf 8f6f 	isb	sy
 8003312:	f3bf 8f4f 	dsb	sy
 8003316:	607b      	str	r3, [r7, #4]
}
 8003318:	bf00      	nop
 800331a:	e7fe      	b.n	800331a <vTaskSwitchContext+0x5a>
 800331c:	697a      	ldr	r2, [r7, #20]
 800331e:	4613      	mov	r3, r2
 8003320:	009b      	lsls	r3, r3, #2
 8003322:	4413      	add	r3, r2
 8003324:	009b      	lsls	r3, r3, #2
 8003326:	4a14      	ldr	r2, [pc, #80]	; (8003378 <vTaskSwitchContext+0xb8>)
 8003328:	4413      	add	r3, r2
 800332a:	613b      	str	r3, [r7, #16]
 800332c:	693b      	ldr	r3, [r7, #16]
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	685a      	ldr	r2, [r3, #4]
 8003332:	693b      	ldr	r3, [r7, #16]
 8003334:	605a      	str	r2, [r3, #4]
 8003336:	693b      	ldr	r3, [r7, #16]
 8003338:	685a      	ldr	r2, [r3, #4]
 800333a:	693b      	ldr	r3, [r7, #16]
 800333c:	3308      	adds	r3, #8
 800333e:	429a      	cmp	r2, r3
 8003340:	d104      	bne.n	800334c <vTaskSwitchContext+0x8c>
 8003342:	693b      	ldr	r3, [r7, #16]
 8003344:	685b      	ldr	r3, [r3, #4]
 8003346:	685a      	ldr	r2, [r3, #4]
 8003348:	693b      	ldr	r3, [r7, #16]
 800334a:	605a      	str	r2, [r3, #4]
 800334c:	693b      	ldr	r3, [r7, #16]
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	68db      	ldr	r3, [r3, #12]
 8003352:	4a0a      	ldr	r2, [pc, #40]	; (800337c <vTaskSwitchContext+0xbc>)
 8003354:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8003356:	4b09      	ldr	r3, [pc, #36]	; (800337c <vTaskSwitchContext+0xbc>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	334c      	adds	r3, #76	; 0x4c
 800335c:	4a08      	ldr	r2, [pc, #32]	; (8003380 <vTaskSwitchContext+0xc0>)
 800335e:	6013      	str	r3, [r2, #0]
}
 8003360:	bf00      	nop
 8003362:	371c      	adds	r7, #28
 8003364:	46bd      	mov	sp, r7
 8003366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336a:	4770      	bx	lr
 800336c:	20000508 	.word	0x20000508
 8003370:	200004f4 	.word	0x200004f4
 8003374:	200004e8 	.word	0x200004e8
 8003378:	200003e4 	.word	0x200003e4
 800337c:	200003e0 	.word	0x200003e0
 8003380:	20000010 	.word	0x20000010

08003384 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b082      	sub	sp, #8
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800338c:	f000 f852 	bl	8003434 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003390:	4b06      	ldr	r3, [pc, #24]	; (80033ac <prvIdleTask+0x28>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	2b01      	cmp	r3, #1
 8003396:	d9f9      	bls.n	800338c <prvIdleTask+0x8>
			{
				taskYIELD();
 8003398:	4b05      	ldr	r3, [pc, #20]	; (80033b0 <prvIdleTask+0x2c>)
 800339a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800339e:	601a      	str	r2, [r3, #0]
 80033a0:	f3bf 8f4f 	dsb	sy
 80033a4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80033a8:	e7f0      	b.n	800338c <prvIdleTask+0x8>
 80033aa:	bf00      	nop
 80033ac:	200003e4 	.word	0x200003e4
 80033b0:	e000ed04 	.word	0xe000ed04

080033b4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80033b4:	b580      	push	{r7, lr}
 80033b6:	b082      	sub	sp, #8
 80033b8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80033ba:	2300      	movs	r3, #0
 80033bc:	607b      	str	r3, [r7, #4]
 80033be:	e00c      	b.n	80033da <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80033c0:	687a      	ldr	r2, [r7, #4]
 80033c2:	4613      	mov	r3, r2
 80033c4:	009b      	lsls	r3, r3, #2
 80033c6:	4413      	add	r3, r2
 80033c8:	009b      	lsls	r3, r3, #2
 80033ca:	4a12      	ldr	r2, [pc, #72]	; (8003414 <prvInitialiseTaskLists+0x60>)
 80033cc:	4413      	add	r3, r2
 80033ce:	4618      	mov	r0, r3
 80033d0:	f7ff fb17 	bl	8002a02 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	3301      	adds	r3, #1
 80033d8:	607b      	str	r3, [r7, #4]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2b06      	cmp	r3, #6
 80033de:	d9ef      	bls.n	80033c0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80033e0:	480d      	ldr	r0, [pc, #52]	; (8003418 <prvInitialiseTaskLists+0x64>)
 80033e2:	f7ff fb0e 	bl	8002a02 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80033e6:	480d      	ldr	r0, [pc, #52]	; (800341c <prvInitialiseTaskLists+0x68>)
 80033e8:	f7ff fb0b 	bl	8002a02 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80033ec:	480c      	ldr	r0, [pc, #48]	; (8003420 <prvInitialiseTaskLists+0x6c>)
 80033ee:	f7ff fb08 	bl	8002a02 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80033f2:	480c      	ldr	r0, [pc, #48]	; (8003424 <prvInitialiseTaskLists+0x70>)
 80033f4:	f7ff fb05 	bl	8002a02 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80033f8:	480b      	ldr	r0, [pc, #44]	; (8003428 <prvInitialiseTaskLists+0x74>)
 80033fa:	f7ff fb02 	bl	8002a02 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80033fe:	4b0b      	ldr	r3, [pc, #44]	; (800342c <prvInitialiseTaskLists+0x78>)
 8003400:	4a05      	ldr	r2, [pc, #20]	; (8003418 <prvInitialiseTaskLists+0x64>)
 8003402:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8003404:	4b0a      	ldr	r3, [pc, #40]	; (8003430 <prvInitialiseTaskLists+0x7c>)
 8003406:	4a05      	ldr	r2, [pc, #20]	; (800341c <prvInitialiseTaskLists+0x68>)
 8003408:	601a      	str	r2, [r3, #0]
}
 800340a:	bf00      	nop
 800340c:	3708      	adds	r7, #8
 800340e:	46bd      	mov	sp, r7
 8003410:	bd80      	pop	{r7, pc}
 8003412:	bf00      	nop
 8003414:	200003e4 	.word	0x200003e4
 8003418:	20000470 	.word	0x20000470
 800341c:	20000484 	.word	0x20000484
 8003420:	200004a0 	.word	0x200004a0
 8003424:	200004b4 	.word	0x200004b4
 8003428:	200004cc 	.word	0x200004cc
 800342c:	20000498 	.word	0x20000498
 8003430:	2000049c 	.word	0x2000049c

08003434 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b082      	sub	sp, #8
 8003438:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800343a:	e019      	b.n	8003470 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800343c:	f000 fa12 	bl	8003864 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003440:	4b10      	ldr	r3, [pc, #64]	; (8003484 <prvCheckTasksWaitingTermination+0x50>)
 8003442:	68db      	ldr	r3, [r3, #12]
 8003444:	68db      	ldr	r3, [r3, #12]
 8003446:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	3304      	adds	r3, #4
 800344c:	4618      	mov	r0, r3
 800344e:	f7ff fb62 	bl	8002b16 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8003452:	4b0d      	ldr	r3, [pc, #52]	; (8003488 <prvCheckTasksWaitingTermination+0x54>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	3b01      	subs	r3, #1
 8003458:	4a0b      	ldr	r2, [pc, #44]	; (8003488 <prvCheckTasksWaitingTermination+0x54>)
 800345a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800345c:	4b0b      	ldr	r3, [pc, #44]	; (800348c <prvCheckTasksWaitingTermination+0x58>)
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	3b01      	subs	r3, #1
 8003462:	4a0a      	ldr	r2, [pc, #40]	; (800348c <prvCheckTasksWaitingTermination+0x58>)
 8003464:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8003466:	f000 fa2d 	bl	80038c4 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800346a:	6878      	ldr	r0, [r7, #4]
 800346c:	f000 f810 	bl	8003490 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003470:	4b06      	ldr	r3, [pc, #24]	; (800348c <prvCheckTasksWaitingTermination+0x58>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d1e1      	bne.n	800343c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8003478:	bf00      	nop
 800347a:	bf00      	nop
 800347c:	3708      	adds	r7, #8
 800347e:	46bd      	mov	sp, r7
 8003480:	bd80      	pop	{r7, pc}
 8003482:	bf00      	nop
 8003484:	200004b4 	.word	0x200004b4
 8003488:	200004e0 	.word	0x200004e0
 800348c:	200004c8 	.word	0x200004c8

08003490 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8003490:	b580      	push	{r7, lr}
 8003492:	b084      	sub	sp, #16
 8003494:	af00      	add	r7, sp, #0
 8003496:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	334c      	adds	r3, #76	; 0x4c
 800349c:	4618      	mov	r0, r3
 800349e:	f000 fef1 	bl	8004284 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d108      	bne.n	80034be <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034b0:	4618      	mov	r0, r3
 80034b2:	f000 fb85 	bl	8003bc0 <vPortFree>
				vPortFree( pxTCB );
 80034b6:	6878      	ldr	r0, [r7, #4]
 80034b8:	f000 fb82 	bl	8003bc0 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80034bc:	e018      	b.n	80034f0 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80034c4:	2b01      	cmp	r3, #1
 80034c6:	d103      	bne.n	80034d0 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80034c8:	6878      	ldr	r0, [r7, #4]
 80034ca:	f000 fb79 	bl	8003bc0 <vPortFree>
	}
 80034ce:	e00f      	b.n	80034f0 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80034d6:	2b02      	cmp	r3, #2
 80034d8:	d00a      	beq.n	80034f0 <prvDeleteTCB+0x60>
	__asm volatile
 80034da:	f04f 0350 	mov.w	r3, #80	; 0x50
 80034de:	f383 8811 	msr	BASEPRI, r3
 80034e2:	f3bf 8f6f 	isb	sy
 80034e6:	f3bf 8f4f 	dsb	sy
 80034ea:	60fb      	str	r3, [r7, #12]
}
 80034ec:	bf00      	nop
 80034ee:	e7fe      	b.n	80034ee <prvDeleteTCB+0x5e>
	}
 80034f0:	bf00      	nop
 80034f2:	3710      	adds	r7, #16
 80034f4:	46bd      	mov	sp, r7
 80034f6:	bd80      	pop	{r7, pc}

080034f8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80034f8:	b480      	push	{r7}
 80034fa:	b083      	sub	sp, #12
 80034fc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80034fe:	4b0c      	ldr	r3, [pc, #48]	; (8003530 <prvResetNextTaskUnblockTime+0x38>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	2b00      	cmp	r3, #0
 8003506:	d104      	bne.n	8003512 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8003508:	4b0a      	ldr	r3, [pc, #40]	; (8003534 <prvResetNextTaskUnblockTime+0x3c>)
 800350a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800350e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8003510:	e008      	b.n	8003524 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8003512:	4b07      	ldr	r3, [pc, #28]	; (8003530 <prvResetNextTaskUnblockTime+0x38>)
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	68db      	ldr	r3, [r3, #12]
 8003518:	68db      	ldr	r3, [r3, #12]
 800351a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	685b      	ldr	r3, [r3, #4]
 8003520:	4a04      	ldr	r2, [pc, #16]	; (8003534 <prvResetNextTaskUnblockTime+0x3c>)
 8003522:	6013      	str	r3, [r2, #0]
}
 8003524:	bf00      	nop
 8003526:	370c      	adds	r7, #12
 8003528:	46bd      	mov	sp, r7
 800352a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352e:	4770      	bx	lr
 8003530:	20000498 	.word	0x20000498
 8003534:	20000500 	.word	0x20000500

08003538 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8003538:	b580      	push	{r7, lr}
 800353a:	b084      	sub	sp, #16
 800353c:	af00      	add	r7, sp, #0
 800353e:	6078      	str	r0, [r7, #4]
 8003540:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8003542:	4b29      	ldr	r3, [pc, #164]	; (80035e8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8003548:	4b28      	ldr	r3, [pc, #160]	; (80035ec <prvAddCurrentTaskToDelayedList+0xb4>)
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	3304      	adds	r3, #4
 800354e:	4618      	mov	r0, r3
 8003550:	f7ff fae1 	bl	8002b16 <uxListRemove>
 8003554:	4603      	mov	r3, r0
 8003556:	2b00      	cmp	r3, #0
 8003558:	d10b      	bne.n	8003572 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800355a:	4b24      	ldr	r3, [pc, #144]	; (80035ec <prvAddCurrentTaskToDelayedList+0xb4>)
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003560:	2201      	movs	r2, #1
 8003562:	fa02 f303 	lsl.w	r3, r2, r3
 8003566:	43da      	mvns	r2, r3
 8003568:	4b21      	ldr	r3, [pc, #132]	; (80035f0 <prvAddCurrentTaskToDelayedList+0xb8>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	4013      	ands	r3, r2
 800356e:	4a20      	ldr	r2, [pc, #128]	; (80035f0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8003570:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003578:	d10a      	bne.n	8003590 <prvAddCurrentTaskToDelayedList+0x58>
 800357a:	683b      	ldr	r3, [r7, #0]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d007      	beq.n	8003590 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003580:	4b1a      	ldr	r3, [pc, #104]	; (80035ec <prvAddCurrentTaskToDelayedList+0xb4>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	3304      	adds	r3, #4
 8003586:	4619      	mov	r1, r3
 8003588:	481a      	ldr	r0, [pc, #104]	; (80035f4 <prvAddCurrentTaskToDelayedList+0xbc>)
 800358a:	f7ff fa67 	bl	8002a5c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800358e:	e026      	b.n	80035de <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8003590:	68fa      	ldr	r2, [r7, #12]
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	4413      	add	r3, r2
 8003596:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003598:	4b14      	ldr	r3, [pc, #80]	; (80035ec <prvAddCurrentTaskToDelayedList+0xb4>)
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	68ba      	ldr	r2, [r7, #8]
 800359e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80035a0:	68ba      	ldr	r2, [r7, #8]
 80035a2:	68fb      	ldr	r3, [r7, #12]
 80035a4:	429a      	cmp	r2, r3
 80035a6:	d209      	bcs.n	80035bc <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80035a8:	4b13      	ldr	r3, [pc, #76]	; (80035f8 <prvAddCurrentTaskToDelayedList+0xc0>)
 80035aa:	681a      	ldr	r2, [r3, #0]
 80035ac:	4b0f      	ldr	r3, [pc, #60]	; (80035ec <prvAddCurrentTaskToDelayedList+0xb4>)
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	3304      	adds	r3, #4
 80035b2:	4619      	mov	r1, r3
 80035b4:	4610      	mov	r0, r2
 80035b6:	f7ff fa75 	bl	8002aa4 <vListInsert>
}
 80035ba:	e010      	b.n	80035de <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80035bc:	4b0f      	ldr	r3, [pc, #60]	; (80035fc <prvAddCurrentTaskToDelayedList+0xc4>)
 80035be:	681a      	ldr	r2, [r3, #0]
 80035c0:	4b0a      	ldr	r3, [pc, #40]	; (80035ec <prvAddCurrentTaskToDelayedList+0xb4>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	3304      	adds	r3, #4
 80035c6:	4619      	mov	r1, r3
 80035c8:	4610      	mov	r0, r2
 80035ca:	f7ff fa6b 	bl	8002aa4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80035ce:	4b0c      	ldr	r3, [pc, #48]	; (8003600 <prvAddCurrentTaskToDelayedList+0xc8>)
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	68ba      	ldr	r2, [r7, #8]
 80035d4:	429a      	cmp	r2, r3
 80035d6:	d202      	bcs.n	80035de <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 80035d8:	4a09      	ldr	r2, [pc, #36]	; (8003600 <prvAddCurrentTaskToDelayedList+0xc8>)
 80035da:	68bb      	ldr	r3, [r7, #8]
 80035dc:	6013      	str	r3, [r2, #0]
}
 80035de:	bf00      	nop
 80035e0:	3710      	adds	r7, #16
 80035e2:	46bd      	mov	sp, r7
 80035e4:	bd80      	pop	{r7, pc}
 80035e6:	bf00      	nop
 80035e8:	200004e4 	.word	0x200004e4
 80035ec:	200003e0 	.word	0x200003e0
 80035f0:	200004e8 	.word	0x200004e8
 80035f4:	200004cc 	.word	0x200004cc
 80035f8:	2000049c 	.word	0x2000049c
 80035fc:	20000498 	.word	0x20000498
 8003600:	20000500 	.word	0x20000500

08003604 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8003604:	b480      	push	{r7}
 8003606:	b085      	sub	sp, #20
 8003608:	af00      	add	r7, sp, #0
 800360a:	60f8      	str	r0, [r7, #12]
 800360c:	60b9      	str	r1, [r7, #8]
 800360e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8003610:	68fb      	ldr	r3, [r7, #12]
 8003612:	3b04      	subs	r3, #4
 8003614:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800361c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	3b04      	subs	r3, #4
 8003622:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8003624:	68bb      	ldr	r3, [r7, #8]
 8003626:	f023 0201 	bic.w	r2, r3, #1
 800362a:	68fb      	ldr	r3, [r7, #12]
 800362c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	3b04      	subs	r3, #4
 8003632:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8003634:	4a0c      	ldr	r2, [pc, #48]	; (8003668 <pxPortInitialiseStack+0x64>)
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	3b14      	subs	r3, #20
 800363e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8003640:	687a      	ldr	r2, [r7, #4]
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	3b04      	subs	r3, #4
 800364a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	f06f 0202 	mvn.w	r2, #2
 8003652:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8003654:	68fb      	ldr	r3, [r7, #12]
 8003656:	3b20      	subs	r3, #32
 8003658:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800365a:	68fb      	ldr	r3, [r7, #12]
}
 800365c:	4618      	mov	r0, r3
 800365e:	3714      	adds	r7, #20
 8003660:	46bd      	mov	sp, r7
 8003662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003666:	4770      	bx	lr
 8003668:	0800366d 	.word	0x0800366d

0800366c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800366c:	b480      	push	{r7}
 800366e:	b085      	sub	sp, #20
 8003670:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8003672:	2300      	movs	r3, #0
 8003674:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8003676:	4b12      	ldr	r3, [pc, #72]	; (80036c0 <prvTaskExitError+0x54>)
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800367e:	d00a      	beq.n	8003696 <prvTaskExitError+0x2a>
	__asm volatile
 8003680:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003684:	f383 8811 	msr	BASEPRI, r3
 8003688:	f3bf 8f6f 	isb	sy
 800368c:	f3bf 8f4f 	dsb	sy
 8003690:	60fb      	str	r3, [r7, #12]
}
 8003692:	bf00      	nop
 8003694:	e7fe      	b.n	8003694 <prvTaskExitError+0x28>
	__asm volatile
 8003696:	f04f 0350 	mov.w	r3, #80	; 0x50
 800369a:	f383 8811 	msr	BASEPRI, r3
 800369e:	f3bf 8f6f 	isb	sy
 80036a2:	f3bf 8f4f 	dsb	sy
 80036a6:	60bb      	str	r3, [r7, #8]
}
 80036a8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80036aa:	bf00      	nop
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d0fc      	beq.n	80036ac <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80036b2:	bf00      	nop
 80036b4:	bf00      	nop
 80036b6:	3714      	adds	r7, #20
 80036b8:	46bd      	mov	sp, r7
 80036ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036be:	4770      	bx	lr
 80036c0:	2000000c 	.word	0x2000000c
	...

080036d0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80036d0:	4b07      	ldr	r3, [pc, #28]	; (80036f0 <pxCurrentTCBConst2>)
 80036d2:	6819      	ldr	r1, [r3, #0]
 80036d4:	6808      	ldr	r0, [r1, #0]
 80036d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80036da:	f380 8809 	msr	PSP, r0
 80036de:	f3bf 8f6f 	isb	sy
 80036e2:	f04f 0000 	mov.w	r0, #0
 80036e6:	f380 8811 	msr	BASEPRI, r0
 80036ea:	4770      	bx	lr
 80036ec:	f3af 8000 	nop.w

080036f0 <pxCurrentTCBConst2>:
 80036f0:	200003e0 	.word	0x200003e0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80036f4:	bf00      	nop
 80036f6:	bf00      	nop

080036f8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80036f8:	4808      	ldr	r0, [pc, #32]	; (800371c <prvPortStartFirstTask+0x24>)
 80036fa:	6800      	ldr	r0, [r0, #0]
 80036fc:	6800      	ldr	r0, [r0, #0]
 80036fe:	f380 8808 	msr	MSP, r0
 8003702:	f04f 0000 	mov.w	r0, #0
 8003706:	f380 8814 	msr	CONTROL, r0
 800370a:	b662      	cpsie	i
 800370c:	b661      	cpsie	f
 800370e:	f3bf 8f4f 	dsb	sy
 8003712:	f3bf 8f6f 	isb	sy
 8003716:	df00      	svc	0
 8003718:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800371a:	bf00      	nop
 800371c:	e000ed08 	.word	0xe000ed08

08003720 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8003720:	b580      	push	{r7, lr}
 8003722:	b086      	sub	sp, #24
 8003724:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8003726:	4b46      	ldr	r3, [pc, #280]	; (8003840 <xPortStartScheduler+0x120>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	4a46      	ldr	r2, [pc, #280]	; (8003844 <xPortStartScheduler+0x124>)
 800372c:	4293      	cmp	r3, r2
 800372e:	d10a      	bne.n	8003746 <xPortStartScheduler+0x26>
	__asm volatile
 8003730:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003734:	f383 8811 	msr	BASEPRI, r3
 8003738:	f3bf 8f6f 	isb	sy
 800373c:	f3bf 8f4f 	dsb	sy
 8003740:	613b      	str	r3, [r7, #16]
}
 8003742:	bf00      	nop
 8003744:	e7fe      	b.n	8003744 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8003746:	4b3e      	ldr	r3, [pc, #248]	; (8003840 <xPortStartScheduler+0x120>)
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	4a3f      	ldr	r2, [pc, #252]	; (8003848 <xPortStartScheduler+0x128>)
 800374c:	4293      	cmp	r3, r2
 800374e:	d10a      	bne.n	8003766 <xPortStartScheduler+0x46>
	__asm volatile
 8003750:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003754:	f383 8811 	msr	BASEPRI, r3
 8003758:	f3bf 8f6f 	isb	sy
 800375c:	f3bf 8f4f 	dsb	sy
 8003760:	60fb      	str	r3, [r7, #12]
}
 8003762:	bf00      	nop
 8003764:	e7fe      	b.n	8003764 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8003766:	4b39      	ldr	r3, [pc, #228]	; (800384c <xPortStartScheduler+0x12c>)
 8003768:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800376a:	697b      	ldr	r3, [r7, #20]
 800376c:	781b      	ldrb	r3, [r3, #0]
 800376e:	b2db      	uxtb	r3, r3
 8003770:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8003772:	697b      	ldr	r3, [r7, #20]
 8003774:	22ff      	movs	r2, #255	; 0xff
 8003776:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8003778:	697b      	ldr	r3, [r7, #20]
 800377a:	781b      	ldrb	r3, [r3, #0]
 800377c:	b2db      	uxtb	r3, r3
 800377e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8003780:	78fb      	ldrb	r3, [r7, #3]
 8003782:	b2db      	uxtb	r3, r3
 8003784:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003788:	b2da      	uxtb	r2, r3
 800378a:	4b31      	ldr	r3, [pc, #196]	; (8003850 <xPortStartScheduler+0x130>)
 800378c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800378e:	4b31      	ldr	r3, [pc, #196]	; (8003854 <xPortStartScheduler+0x134>)
 8003790:	2207      	movs	r2, #7
 8003792:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8003794:	e009      	b.n	80037aa <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8003796:	4b2f      	ldr	r3, [pc, #188]	; (8003854 <xPortStartScheduler+0x134>)
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	3b01      	subs	r3, #1
 800379c:	4a2d      	ldr	r2, [pc, #180]	; (8003854 <xPortStartScheduler+0x134>)
 800379e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80037a0:	78fb      	ldrb	r3, [r7, #3]
 80037a2:	b2db      	uxtb	r3, r3
 80037a4:	005b      	lsls	r3, r3, #1
 80037a6:	b2db      	uxtb	r3, r3
 80037a8:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80037aa:	78fb      	ldrb	r3, [r7, #3]
 80037ac:	b2db      	uxtb	r3, r3
 80037ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037b2:	2b80      	cmp	r3, #128	; 0x80
 80037b4:	d0ef      	beq.n	8003796 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80037b6:	4b27      	ldr	r3, [pc, #156]	; (8003854 <xPortStartScheduler+0x134>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	f1c3 0307 	rsb	r3, r3, #7
 80037be:	2b04      	cmp	r3, #4
 80037c0:	d00a      	beq.n	80037d8 <xPortStartScheduler+0xb8>
	__asm volatile
 80037c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80037c6:	f383 8811 	msr	BASEPRI, r3
 80037ca:	f3bf 8f6f 	isb	sy
 80037ce:	f3bf 8f4f 	dsb	sy
 80037d2:	60bb      	str	r3, [r7, #8]
}
 80037d4:	bf00      	nop
 80037d6:	e7fe      	b.n	80037d6 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80037d8:	4b1e      	ldr	r3, [pc, #120]	; (8003854 <xPortStartScheduler+0x134>)
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	021b      	lsls	r3, r3, #8
 80037de:	4a1d      	ldr	r2, [pc, #116]	; (8003854 <xPortStartScheduler+0x134>)
 80037e0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80037e2:	4b1c      	ldr	r3, [pc, #112]	; (8003854 <xPortStartScheduler+0x134>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80037ea:	4a1a      	ldr	r2, [pc, #104]	; (8003854 <xPortStartScheduler+0x134>)
 80037ec:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	b2da      	uxtb	r2, r3
 80037f2:	697b      	ldr	r3, [r7, #20]
 80037f4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80037f6:	4b18      	ldr	r3, [pc, #96]	; (8003858 <xPortStartScheduler+0x138>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4a17      	ldr	r2, [pc, #92]	; (8003858 <xPortStartScheduler+0x138>)
 80037fc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003800:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8003802:	4b15      	ldr	r3, [pc, #84]	; (8003858 <xPortStartScheduler+0x138>)
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a14      	ldr	r2, [pc, #80]	; (8003858 <xPortStartScheduler+0x138>)
 8003808:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800380c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800380e:	f000 f8dd 	bl	80039cc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8003812:	4b12      	ldr	r3, [pc, #72]	; (800385c <xPortStartScheduler+0x13c>)
 8003814:	2200      	movs	r2, #0
 8003816:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8003818:	f000 f8fc 	bl	8003a14 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800381c:	4b10      	ldr	r3, [pc, #64]	; (8003860 <xPortStartScheduler+0x140>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a0f      	ldr	r2, [pc, #60]	; (8003860 <xPortStartScheduler+0x140>)
 8003822:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8003826:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8003828:	f7ff ff66 	bl	80036f8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800382c:	f7ff fd48 	bl	80032c0 <vTaskSwitchContext>
	prvTaskExitError();
 8003830:	f7ff ff1c 	bl	800366c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8003834:	2300      	movs	r3, #0
}
 8003836:	4618      	mov	r0, r3
 8003838:	3718      	adds	r7, #24
 800383a:	46bd      	mov	sp, r7
 800383c:	bd80      	pop	{r7, pc}
 800383e:	bf00      	nop
 8003840:	e000ed00 	.word	0xe000ed00
 8003844:	410fc271 	.word	0x410fc271
 8003848:	410fc270 	.word	0x410fc270
 800384c:	e000e400 	.word	0xe000e400
 8003850:	2000050c 	.word	0x2000050c
 8003854:	20000510 	.word	0x20000510
 8003858:	e000ed20 	.word	0xe000ed20
 800385c:	2000000c 	.word	0x2000000c
 8003860:	e000ef34 	.word	0xe000ef34

08003864 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8003864:	b480      	push	{r7}
 8003866:	b083      	sub	sp, #12
 8003868:	af00      	add	r7, sp, #0
	__asm volatile
 800386a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800386e:	f383 8811 	msr	BASEPRI, r3
 8003872:	f3bf 8f6f 	isb	sy
 8003876:	f3bf 8f4f 	dsb	sy
 800387a:	607b      	str	r3, [r7, #4]
}
 800387c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800387e:	4b0f      	ldr	r3, [pc, #60]	; (80038bc <vPortEnterCritical+0x58>)
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	3301      	adds	r3, #1
 8003884:	4a0d      	ldr	r2, [pc, #52]	; (80038bc <vPortEnterCritical+0x58>)
 8003886:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8003888:	4b0c      	ldr	r3, [pc, #48]	; (80038bc <vPortEnterCritical+0x58>)
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	2b01      	cmp	r3, #1
 800388e:	d10f      	bne.n	80038b0 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8003890:	4b0b      	ldr	r3, [pc, #44]	; (80038c0 <vPortEnterCritical+0x5c>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	b2db      	uxtb	r3, r3
 8003896:	2b00      	cmp	r3, #0
 8003898:	d00a      	beq.n	80038b0 <vPortEnterCritical+0x4c>
	__asm volatile
 800389a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800389e:	f383 8811 	msr	BASEPRI, r3
 80038a2:	f3bf 8f6f 	isb	sy
 80038a6:	f3bf 8f4f 	dsb	sy
 80038aa:	603b      	str	r3, [r7, #0]
}
 80038ac:	bf00      	nop
 80038ae:	e7fe      	b.n	80038ae <vPortEnterCritical+0x4a>
	}
}
 80038b0:	bf00      	nop
 80038b2:	370c      	adds	r7, #12
 80038b4:	46bd      	mov	sp, r7
 80038b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ba:	4770      	bx	lr
 80038bc:	2000000c 	.word	0x2000000c
 80038c0:	e000ed04 	.word	0xe000ed04

080038c4 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80038c4:	b480      	push	{r7}
 80038c6:	b083      	sub	sp, #12
 80038c8:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80038ca:	4b12      	ldr	r3, [pc, #72]	; (8003914 <vPortExitCritical+0x50>)
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d10a      	bne.n	80038e8 <vPortExitCritical+0x24>
	__asm volatile
 80038d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80038d6:	f383 8811 	msr	BASEPRI, r3
 80038da:	f3bf 8f6f 	isb	sy
 80038de:	f3bf 8f4f 	dsb	sy
 80038e2:	607b      	str	r3, [r7, #4]
}
 80038e4:	bf00      	nop
 80038e6:	e7fe      	b.n	80038e6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80038e8:	4b0a      	ldr	r3, [pc, #40]	; (8003914 <vPortExitCritical+0x50>)
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	3b01      	subs	r3, #1
 80038ee:	4a09      	ldr	r2, [pc, #36]	; (8003914 <vPortExitCritical+0x50>)
 80038f0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80038f2:	4b08      	ldr	r3, [pc, #32]	; (8003914 <vPortExitCritical+0x50>)
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d105      	bne.n	8003906 <vPortExitCritical+0x42>
 80038fa:	2300      	movs	r3, #0
 80038fc:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003904:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8003906:	bf00      	nop
 8003908:	370c      	adds	r7, #12
 800390a:	46bd      	mov	sp, r7
 800390c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003910:	4770      	bx	lr
 8003912:	bf00      	nop
 8003914:	2000000c 	.word	0x2000000c
	...

08003920 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8003920:	f3ef 8009 	mrs	r0, PSP
 8003924:	f3bf 8f6f 	isb	sy
 8003928:	4b15      	ldr	r3, [pc, #84]	; (8003980 <pxCurrentTCBConst>)
 800392a:	681a      	ldr	r2, [r3, #0]
 800392c:	f01e 0f10 	tst.w	lr, #16
 8003930:	bf08      	it	eq
 8003932:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8003936:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800393a:	6010      	str	r0, [r2, #0]
 800393c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8003940:	f04f 0050 	mov.w	r0, #80	; 0x50
 8003944:	f380 8811 	msr	BASEPRI, r0
 8003948:	f3bf 8f4f 	dsb	sy
 800394c:	f3bf 8f6f 	isb	sy
 8003950:	f7ff fcb6 	bl	80032c0 <vTaskSwitchContext>
 8003954:	f04f 0000 	mov.w	r0, #0
 8003958:	f380 8811 	msr	BASEPRI, r0
 800395c:	bc09      	pop	{r0, r3}
 800395e:	6819      	ldr	r1, [r3, #0]
 8003960:	6808      	ldr	r0, [r1, #0]
 8003962:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003966:	f01e 0f10 	tst.w	lr, #16
 800396a:	bf08      	it	eq
 800396c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003970:	f380 8809 	msr	PSP, r0
 8003974:	f3bf 8f6f 	isb	sy
 8003978:	4770      	bx	lr
 800397a:	bf00      	nop
 800397c:	f3af 8000 	nop.w

08003980 <pxCurrentTCBConst>:
 8003980:	200003e0 	.word	0x200003e0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8003984:	bf00      	nop
 8003986:	bf00      	nop

08003988 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003988:	b580      	push	{r7, lr}
 800398a:	b082      	sub	sp, #8
 800398c:	af00      	add	r7, sp, #0
	__asm volatile
 800398e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003992:	f383 8811 	msr	BASEPRI, r3
 8003996:	f3bf 8f6f 	isb	sy
 800399a:	f3bf 8f4f 	dsb	sy
 800399e:	607b      	str	r3, [r7, #4]
}
 80039a0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80039a2:	f7ff fbd5 	bl	8003150 <xTaskIncrementTick>
 80039a6:	4603      	mov	r3, r0
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d003      	beq.n	80039b4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80039ac:	4b06      	ldr	r3, [pc, #24]	; (80039c8 <SysTick_Handler+0x40>)
 80039ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80039b2:	601a      	str	r2, [r3, #0]
 80039b4:	2300      	movs	r3, #0
 80039b6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	f383 8811 	msr	BASEPRI, r3
}
 80039be:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80039c0:	bf00      	nop
 80039c2:	3708      	adds	r7, #8
 80039c4:	46bd      	mov	sp, r7
 80039c6:	bd80      	pop	{r7, pc}
 80039c8:	e000ed04 	.word	0xe000ed04

080039cc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80039cc:	b480      	push	{r7}
 80039ce:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80039d0:	4b0b      	ldr	r3, [pc, #44]	; (8003a00 <vPortSetupTimerInterrupt+0x34>)
 80039d2:	2200      	movs	r2, #0
 80039d4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80039d6:	4b0b      	ldr	r3, [pc, #44]	; (8003a04 <vPortSetupTimerInterrupt+0x38>)
 80039d8:	2200      	movs	r2, #0
 80039da:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80039dc:	4b0a      	ldr	r3, [pc, #40]	; (8003a08 <vPortSetupTimerInterrupt+0x3c>)
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4a0a      	ldr	r2, [pc, #40]	; (8003a0c <vPortSetupTimerInterrupt+0x40>)
 80039e2:	fba2 2303 	umull	r2, r3, r2, r3
 80039e6:	099b      	lsrs	r3, r3, #6
 80039e8:	4a09      	ldr	r2, [pc, #36]	; (8003a10 <vPortSetupTimerInterrupt+0x44>)
 80039ea:	3b01      	subs	r3, #1
 80039ec:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80039ee:	4b04      	ldr	r3, [pc, #16]	; (8003a00 <vPortSetupTimerInterrupt+0x34>)
 80039f0:	2207      	movs	r2, #7
 80039f2:	601a      	str	r2, [r3, #0]
}
 80039f4:	bf00      	nop
 80039f6:	46bd      	mov	sp, r7
 80039f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fc:	4770      	bx	lr
 80039fe:	bf00      	nop
 8003a00:	e000e010 	.word	0xe000e010
 8003a04:	e000e018 	.word	0xe000e018
 8003a08:	20000000 	.word	0x20000000
 8003a0c:	10624dd3 	.word	0x10624dd3
 8003a10:	e000e014 	.word	0xe000e014

08003a14 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8003a14:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8003a24 <vPortEnableVFP+0x10>
 8003a18:	6801      	ldr	r1, [r0, #0]
 8003a1a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8003a1e:	6001      	str	r1, [r0, #0]
 8003a20:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8003a22:	bf00      	nop
 8003a24:	e000ed88 	.word	0xe000ed88

08003a28 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8003a28:	b580      	push	{r7, lr}
 8003a2a:	b08a      	sub	sp, #40	; 0x28
 8003a2c:	af00      	add	r7, sp, #0
 8003a2e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8003a30:	2300      	movs	r3, #0
 8003a32:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8003a34:	f7ff fae2 	bl	8002ffc <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8003a38:	4b5b      	ldr	r3, [pc, #364]	; (8003ba8 <pvPortMalloc+0x180>)
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	2b00      	cmp	r3, #0
 8003a3e:	d101      	bne.n	8003a44 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8003a40:	f000 f920 	bl	8003c84 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003a44:	4b59      	ldr	r3, [pc, #356]	; (8003bac <pvPortMalloc+0x184>)
 8003a46:	681a      	ldr	r2, [r3, #0]
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	4013      	ands	r3, r2
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	f040 8093 	bne.w	8003b78 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d01d      	beq.n	8003a94 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8003a58:	2208      	movs	r2, #8
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	4413      	add	r3, r2
 8003a5e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	f003 0307 	and.w	r3, r3, #7
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d014      	beq.n	8003a94 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	f023 0307 	bic.w	r3, r3, #7
 8003a70:	3308      	adds	r3, #8
 8003a72:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	f003 0307 	and.w	r3, r3, #7
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d00a      	beq.n	8003a94 <pvPortMalloc+0x6c>
	__asm volatile
 8003a7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003a82:	f383 8811 	msr	BASEPRI, r3
 8003a86:	f3bf 8f6f 	isb	sy
 8003a8a:	f3bf 8f4f 	dsb	sy
 8003a8e:	617b      	str	r3, [r7, #20]
}
 8003a90:	bf00      	nop
 8003a92:	e7fe      	b.n	8003a92 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d06e      	beq.n	8003b78 <pvPortMalloc+0x150>
 8003a9a:	4b45      	ldr	r3, [pc, #276]	; (8003bb0 <pvPortMalloc+0x188>)
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	687a      	ldr	r2, [r7, #4]
 8003aa0:	429a      	cmp	r2, r3
 8003aa2:	d869      	bhi.n	8003b78 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8003aa4:	4b43      	ldr	r3, [pc, #268]	; (8003bb4 <pvPortMalloc+0x18c>)
 8003aa6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8003aa8:	4b42      	ldr	r3, [pc, #264]	; (8003bb4 <pvPortMalloc+0x18c>)
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003aae:	e004      	b.n	8003aba <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8003ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ab2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8003ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003abc:	685b      	ldr	r3, [r3, #4]
 8003abe:	687a      	ldr	r2, [r7, #4]
 8003ac0:	429a      	cmp	r2, r3
 8003ac2:	d903      	bls.n	8003acc <pvPortMalloc+0xa4>
 8003ac4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d1f1      	bne.n	8003ab0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8003acc:	4b36      	ldr	r3, [pc, #216]	; (8003ba8 <pvPortMalloc+0x180>)
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ad2:	429a      	cmp	r2, r3
 8003ad4:	d050      	beq.n	8003b78 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003ad6:	6a3b      	ldr	r3, [r7, #32]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	2208      	movs	r2, #8
 8003adc:	4413      	add	r3, r2
 8003ade:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8003ae0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ae2:	681a      	ldr	r2, [r3, #0]
 8003ae4:	6a3b      	ldr	r3, [r7, #32]
 8003ae6:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003ae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aea:	685a      	ldr	r2, [r3, #4]
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	1ad2      	subs	r2, r2, r3
 8003af0:	2308      	movs	r3, #8
 8003af2:	005b      	lsls	r3, r3, #1
 8003af4:	429a      	cmp	r2, r3
 8003af6:	d91f      	bls.n	8003b38 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003af8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	4413      	add	r3, r2
 8003afe:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8003b00:	69bb      	ldr	r3, [r7, #24]
 8003b02:	f003 0307 	and.w	r3, r3, #7
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d00a      	beq.n	8003b20 <pvPortMalloc+0xf8>
	__asm volatile
 8003b0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b0e:	f383 8811 	msr	BASEPRI, r3
 8003b12:	f3bf 8f6f 	isb	sy
 8003b16:	f3bf 8f4f 	dsb	sy
 8003b1a:	613b      	str	r3, [r7, #16]
}
 8003b1c:	bf00      	nop
 8003b1e:	e7fe      	b.n	8003b1e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8003b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b22:	685a      	ldr	r2, [r3, #4]
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	1ad2      	subs	r2, r2, r3
 8003b28:	69bb      	ldr	r3, [r7, #24]
 8003b2a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8003b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b2e:	687a      	ldr	r2, [r7, #4]
 8003b30:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8003b32:	69b8      	ldr	r0, [r7, #24]
 8003b34:	f000 f908 	bl	8003d48 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003b38:	4b1d      	ldr	r3, [pc, #116]	; (8003bb0 <pvPortMalloc+0x188>)
 8003b3a:	681a      	ldr	r2, [r3, #0]
 8003b3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b3e:	685b      	ldr	r3, [r3, #4]
 8003b40:	1ad3      	subs	r3, r2, r3
 8003b42:	4a1b      	ldr	r2, [pc, #108]	; (8003bb0 <pvPortMalloc+0x188>)
 8003b44:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003b46:	4b1a      	ldr	r3, [pc, #104]	; (8003bb0 <pvPortMalloc+0x188>)
 8003b48:	681a      	ldr	r2, [r3, #0]
 8003b4a:	4b1b      	ldr	r3, [pc, #108]	; (8003bb8 <pvPortMalloc+0x190>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	429a      	cmp	r2, r3
 8003b50:	d203      	bcs.n	8003b5a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8003b52:	4b17      	ldr	r3, [pc, #92]	; (8003bb0 <pvPortMalloc+0x188>)
 8003b54:	681b      	ldr	r3, [r3, #0]
 8003b56:	4a18      	ldr	r2, [pc, #96]	; (8003bb8 <pvPortMalloc+0x190>)
 8003b58:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8003b5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b5c:	685a      	ldr	r2, [r3, #4]
 8003b5e:	4b13      	ldr	r3, [pc, #76]	; (8003bac <pvPortMalloc+0x184>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	431a      	orrs	r2, r3
 8003b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b66:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8003b68:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b6a:	2200      	movs	r2, #0
 8003b6c:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8003b6e:	4b13      	ldr	r3, [pc, #76]	; (8003bbc <pvPortMalloc+0x194>)
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	3301      	adds	r3, #1
 8003b74:	4a11      	ldr	r2, [pc, #68]	; (8003bbc <pvPortMalloc+0x194>)
 8003b76:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8003b78:	f7ff fa4e 	bl	8003018 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8003b7c:	69fb      	ldr	r3, [r7, #28]
 8003b7e:	f003 0307 	and.w	r3, r3, #7
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d00a      	beq.n	8003b9c <pvPortMalloc+0x174>
	__asm volatile
 8003b86:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003b8a:	f383 8811 	msr	BASEPRI, r3
 8003b8e:	f3bf 8f6f 	isb	sy
 8003b92:	f3bf 8f4f 	dsb	sy
 8003b96:	60fb      	str	r3, [r7, #12]
}
 8003b98:	bf00      	nop
 8003b9a:	e7fe      	b.n	8003b9a <pvPortMalloc+0x172>
	return pvReturn;
 8003b9c:	69fb      	ldr	r3, [r7, #28]
}
 8003b9e:	4618      	mov	r0, r3
 8003ba0:	3728      	adds	r7, #40	; 0x28
 8003ba2:	46bd      	mov	sp, r7
 8003ba4:	bd80      	pop	{r7, pc}
 8003ba6:	bf00      	nop
 8003ba8:	2000411c 	.word	0x2000411c
 8003bac:	20004130 	.word	0x20004130
 8003bb0:	20004120 	.word	0x20004120
 8003bb4:	20004114 	.word	0x20004114
 8003bb8:	20004124 	.word	0x20004124
 8003bbc:	20004128 	.word	0x20004128

08003bc0 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b086      	sub	sp, #24
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d04d      	beq.n	8003c6e <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8003bd2:	2308      	movs	r3, #8
 8003bd4:	425b      	negs	r3, r3
 8003bd6:	697a      	ldr	r2, [r7, #20]
 8003bd8:	4413      	add	r3, r2
 8003bda:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8003bdc:	697b      	ldr	r3, [r7, #20]
 8003bde:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8003be0:	693b      	ldr	r3, [r7, #16]
 8003be2:	685a      	ldr	r2, [r3, #4]
 8003be4:	4b24      	ldr	r3, [pc, #144]	; (8003c78 <vPortFree+0xb8>)
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	4013      	ands	r3, r2
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d10a      	bne.n	8003c04 <vPortFree+0x44>
	__asm volatile
 8003bee:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003bf2:	f383 8811 	msr	BASEPRI, r3
 8003bf6:	f3bf 8f6f 	isb	sy
 8003bfa:	f3bf 8f4f 	dsb	sy
 8003bfe:	60fb      	str	r3, [r7, #12]
}
 8003c00:	bf00      	nop
 8003c02:	e7fe      	b.n	8003c02 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003c04:	693b      	ldr	r3, [r7, #16]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d00a      	beq.n	8003c22 <vPortFree+0x62>
	__asm volatile
 8003c0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003c10:	f383 8811 	msr	BASEPRI, r3
 8003c14:	f3bf 8f6f 	isb	sy
 8003c18:	f3bf 8f4f 	dsb	sy
 8003c1c:	60bb      	str	r3, [r7, #8]
}
 8003c1e:	bf00      	nop
 8003c20:	e7fe      	b.n	8003c20 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8003c22:	693b      	ldr	r3, [r7, #16]
 8003c24:	685a      	ldr	r2, [r3, #4]
 8003c26:	4b14      	ldr	r3, [pc, #80]	; (8003c78 <vPortFree+0xb8>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4013      	ands	r3, r2
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d01e      	beq.n	8003c6e <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8003c30:	693b      	ldr	r3, [r7, #16]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d11a      	bne.n	8003c6e <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003c38:	693b      	ldr	r3, [r7, #16]
 8003c3a:	685a      	ldr	r2, [r3, #4]
 8003c3c:	4b0e      	ldr	r3, [pc, #56]	; (8003c78 <vPortFree+0xb8>)
 8003c3e:	681b      	ldr	r3, [r3, #0]
 8003c40:	43db      	mvns	r3, r3
 8003c42:	401a      	ands	r2, r3
 8003c44:	693b      	ldr	r3, [r7, #16]
 8003c46:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8003c48:	f7ff f9d8 	bl	8002ffc <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8003c4c:	693b      	ldr	r3, [r7, #16]
 8003c4e:	685a      	ldr	r2, [r3, #4]
 8003c50:	4b0a      	ldr	r3, [pc, #40]	; (8003c7c <vPortFree+0xbc>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	4413      	add	r3, r2
 8003c56:	4a09      	ldr	r2, [pc, #36]	; (8003c7c <vPortFree+0xbc>)
 8003c58:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8003c5a:	6938      	ldr	r0, [r7, #16]
 8003c5c:	f000 f874 	bl	8003d48 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8003c60:	4b07      	ldr	r3, [pc, #28]	; (8003c80 <vPortFree+0xc0>)
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	3301      	adds	r3, #1
 8003c66:	4a06      	ldr	r2, [pc, #24]	; (8003c80 <vPortFree+0xc0>)
 8003c68:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8003c6a:	f7ff f9d5 	bl	8003018 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8003c6e:	bf00      	nop
 8003c70:	3718      	adds	r7, #24
 8003c72:	46bd      	mov	sp, r7
 8003c74:	bd80      	pop	{r7, pc}
 8003c76:	bf00      	nop
 8003c78:	20004130 	.word	0x20004130
 8003c7c:	20004120 	.word	0x20004120
 8003c80:	2000412c 	.word	0x2000412c

08003c84 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8003c84:	b480      	push	{r7}
 8003c86:	b085      	sub	sp, #20
 8003c88:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8003c8a:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 8003c8e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8003c90:	4b27      	ldr	r3, [pc, #156]	; (8003d30 <prvHeapInit+0xac>)
 8003c92:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	f003 0307 	and.w	r3, r3, #7
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d00c      	beq.n	8003cb8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	3307      	adds	r3, #7
 8003ca2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	f023 0307 	bic.w	r3, r3, #7
 8003caa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8003cac:	68ba      	ldr	r2, [r7, #8]
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	1ad3      	subs	r3, r2, r3
 8003cb2:	4a1f      	ldr	r2, [pc, #124]	; (8003d30 <prvHeapInit+0xac>)
 8003cb4:	4413      	add	r3, r2
 8003cb6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003cbc:	4a1d      	ldr	r2, [pc, #116]	; (8003d34 <prvHeapInit+0xb0>)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8003cc2:	4b1c      	ldr	r3, [pc, #112]	; (8003d34 <prvHeapInit+0xb0>)
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	68ba      	ldr	r2, [r7, #8]
 8003ccc:	4413      	add	r3, r2
 8003cce:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8003cd0:	2208      	movs	r2, #8
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	1a9b      	subs	r3, r3, r2
 8003cd6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	f023 0307 	bic.w	r3, r3, #7
 8003cde:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	4a15      	ldr	r2, [pc, #84]	; (8003d38 <prvHeapInit+0xb4>)
 8003ce4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8003ce6:	4b14      	ldr	r3, [pc, #80]	; (8003d38 <prvHeapInit+0xb4>)
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	2200      	movs	r2, #0
 8003cec:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8003cee:	4b12      	ldr	r3, [pc, #72]	; (8003d38 <prvHeapInit+0xb4>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	68fa      	ldr	r2, [r7, #12]
 8003cfe:	1ad2      	subs	r2, r2, r3
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003d04:	4b0c      	ldr	r3, [pc, #48]	; (8003d38 <prvHeapInit+0xb4>)
 8003d06:	681a      	ldr	r2, [r3, #0]
 8003d08:	683b      	ldr	r3, [r7, #0]
 8003d0a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	4a0a      	ldr	r2, [pc, #40]	; (8003d3c <prvHeapInit+0xb8>)
 8003d12:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003d14:	683b      	ldr	r3, [r7, #0]
 8003d16:	685b      	ldr	r3, [r3, #4]
 8003d18:	4a09      	ldr	r2, [pc, #36]	; (8003d40 <prvHeapInit+0xbc>)
 8003d1a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003d1c:	4b09      	ldr	r3, [pc, #36]	; (8003d44 <prvHeapInit+0xc0>)
 8003d1e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8003d22:	601a      	str	r2, [r3, #0]
}
 8003d24:	bf00      	nop
 8003d26:	3714      	adds	r7, #20
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d2e:	4770      	bx	lr
 8003d30:	20000514 	.word	0x20000514
 8003d34:	20004114 	.word	0x20004114
 8003d38:	2000411c 	.word	0x2000411c
 8003d3c:	20004124 	.word	0x20004124
 8003d40:	20004120 	.word	0x20004120
 8003d44:	20004130 	.word	0x20004130

08003d48 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8003d48:	b480      	push	{r7}
 8003d4a:	b085      	sub	sp, #20
 8003d4c:	af00      	add	r7, sp, #0
 8003d4e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8003d50:	4b28      	ldr	r3, [pc, #160]	; (8003df4 <prvInsertBlockIntoFreeList+0xac>)
 8003d52:	60fb      	str	r3, [r7, #12]
 8003d54:	e002      	b.n	8003d5c <prvInsertBlockIntoFreeList+0x14>
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	60fb      	str	r3, [r7, #12]
 8003d5c:	68fb      	ldr	r3, [r7, #12]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	687a      	ldr	r2, [r7, #4]
 8003d62:	429a      	cmp	r2, r3
 8003d64:	d8f7      	bhi.n	8003d56 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	68ba      	ldr	r2, [r7, #8]
 8003d70:	4413      	add	r3, r2
 8003d72:	687a      	ldr	r2, [r7, #4]
 8003d74:	429a      	cmp	r2, r3
 8003d76:	d108      	bne.n	8003d8a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	685a      	ldr	r2, [r3, #4]
 8003d7c:	687b      	ldr	r3, [r7, #4]
 8003d7e:	685b      	ldr	r3, [r3, #4]
 8003d80:	441a      	add	r2, r3
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	68ba      	ldr	r2, [r7, #8]
 8003d94:	441a      	add	r2, r3
 8003d96:	68fb      	ldr	r3, [r7, #12]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	429a      	cmp	r2, r3
 8003d9c:	d118      	bne.n	8003dd0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	681a      	ldr	r2, [r3, #0]
 8003da2:	4b15      	ldr	r3, [pc, #84]	; (8003df8 <prvInsertBlockIntoFreeList+0xb0>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	429a      	cmp	r2, r3
 8003da8:	d00d      	beq.n	8003dc6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	685a      	ldr	r2, [r3, #4]
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	685b      	ldr	r3, [r3, #4]
 8003db4:	441a      	add	r2, r3
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	681b      	ldr	r3, [r3, #0]
 8003dbe:	681a      	ldr	r2, [r3, #0]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	601a      	str	r2, [r3, #0]
 8003dc4:	e008      	b.n	8003dd8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8003dc6:	4b0c      	ldr	r3, [pc, #48]	; (8003df8 <prvInsertBlockIntoFreeList+0xb0>)
 8003dc8:	681a      	ldr	r2, [r3, #0]
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	601a      	str	r2, [r3, #0]
 8003dce:	e003      	b.n	8003dd8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	681a      	ldr	r2, [r3, #0]
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8003dd8:	68fa      	ldr	r2, [r7, #12]
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	429a      	cmp	r2, r3
 8003dde:	d002      	beq.n	8003de6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8003de0:	68fb      	ldr	r3, [r7, #12]
 8003de2:	687a      	ldr	r2, [r7, #4]
 8003de4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8003de6:	bf00      	nop
 8003de8:	3714      	adds	r7, #20
 8003dea:	46bd      	mov	sp, r7
 8003dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003df0:	4770      	bx	lr
 8003df2:	bf00      	nop
 8003df4:	20004114 	.word	0x20004114
 8003df8:	2000411c 	.word	0x2000411c

08003dfc <__errno>:
 8003dfc:	4b01      	ldr	r3, [pc, #4]	; (8003e04 <__errno+0x8>)
 8003dfe:	6818      	ldr	r0, [r3, #0]
 8003e00:	4770      	bx	lr
 8003e02:	bf00      	nop
 8003e04:	20000010 	.word	0x20000010

08003e08 <std>:
 8003e08:	2300      	movs	r3, #0
 8003e0a:	b510      	push	{r4, lr}
 8003e0c:	4604      	mov	r4, r0
 8003e0e:	e9c0 3300 	strd	r3, r3, [r0]
 8003e12:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003e16:	6083      	str	r3, [r0, #8]
 8003e18:	8181      	strh	r1, [r0, #12]
 8003e1a:	6643      	str	r3, [r0, #100]	; 0x64
 8003e1c:	81c2      	strh	r2, [r0, #14]
 8003e1e:	6183      	str	r3, [r0, #24]
 8003e20:	4619      	mov	r1, r3
 8003e22:	2208      	movs	r2, #8
 8003e24:	305c      	adds	r0, #92	; 0x5c
 8003e26:	f000 f90c 	bl	8004042 <memset>
 8003e2a:	4b05      	ldr	r3, [pc, #20]	; (8003e40 <std+0x38>)
 8003e2c:	6263      	str	r3, [r4, #36]	; 0x24
 8003e2e:	4b05      	ldr	r3, [pc, #20]	; (8003e44 <std+0x3c>)
 8003e30:	62a3      	str	r3, [r4, #40]	; 0x28
 8003e32:	4b05      	ldr	r3, [pc, #20]	; (8003e48 <std+0x40>)
 8003e34:	62e3      	str	r3, [r4, #44]	; 0x2c
 8003e36:	4b05      	ldr	r3, [pc, #20]	; (8003e4c <std+0x44>)
 8003e38:	6224      	str	r4, [r4, #32]
 8003e3a:	6323      	str	r3, [r4, #48]	; 0x30
 8003e3c:	bd10      	pop	{r4, pc}
 8003e3e:	bf00      	nop
 8003e40:	0800435d 	.word	0x0800435d
 8003e44:	0800437f 	.word	0x0800437f
 8003e48:	080043b7 	.word	0x080043b7
 8003e4c:	080043db 	.word	0x080043db

08003e50 <_cleanup_r>:
 8003e50:	4901      	ldr	r1, [pc, #4]	; (8003e58 <_cleanup_r+0x8>)
 8003e52:	f000 b8af 	b.w	8003fb4 <_fwalk_reent>
 8003e56:	bf00      	nop
 8003e58:	080046b5 	.word	0x080046b5

08003e5c <__sfmoreglue>:
 8003e5c:	b570      	push	{r4, r5, r6, lr}
 8003e5e:	2268      	movs	r2, #104	; 0x68
 8003e60:	1e4d      	subs	r5, r1, #1
 8003e62:	4355      	muls	r5, r2
 8003e64:	460e      	mov	r6, r1
 8003e66:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8003e6a:	f000 f913 	bl	8004094 <_malloc_r>
 8003e6e:	4604      	mov	r4, r0
 8003e70:	b140      	cbz	r0, 8003e84 <__sfmoreglue+0x28>
 8003e72:	2100      	movs	r1, #0
 8003e74:	e9c0 1600 	strd	r1, r6, [r0]
 8003e78:	300c      	adds	r0, #12
 8003e7a:	60a0      	str	r0, [r4, #8]
 8003e7c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003e80:	f000 f8df 	bl	8004042 <memset>
 8003e84:	4620      	mov	r0, r4
 8003e86:	bd70      	pop	{r4, r5, r6, pc}

08003e88 <__sfp_lock_acquire>:
 8003e88:	4801      	ldr	r0, [pc, #4]	; (8003e90 <__sfp_lock_acquire+0x8>)
 8003e8a:	f000 b8d8 	b.w	800403e <__retarget_lock_acquire_recursive>
 8003e8e:	bf00      	nop
 8003e90:	20004135 	.word	0x20004135

08003e94 <__sfp_lock_release>:
 8003e94:	4801      	ldr	r0, [pc, #4]	; (8003e9c <__sfp_lock_release+0x8>)
 8003e96:	f000 b8d3 	b.w	8004040 <__retarget_lock_release_recursive>
 8003e9a:	bf00      	nop
 8003e9c:	20004135 	.word	0x20004135

08003ea0 <__sinit_lock_acquire>:
 8003ea0:	4801      	ldr	r0, [pc, #4]	; (8003ea8 <__sinit_lock_acquire+0x8>)
 8003ea2:	f000 b8cc 	b.w	800403e <__retarget_lock_acquire_recursive>
 8003ea6:	bf00      	nop
 8003ea8:	20004136 	.word	0x20004136

08003eac <__sinit_lock_release>:
 8003eac:	4801      	ldr	r0, [pc, #4]	; (8003eb4 <__sinit_lock_release+0x8>)
 8003eae:	f000 b8c7 	b.w	8004040 <__retarget_lock_release_recursive>
 8003eb2:	bf00      	nop
 8003eb4:	20004136 	.word	0x20004136

08003eb8 <__sinit>:
 8003eb8:	b510      	push	{r4, lr}
 8003eba:	4604      	mov	r4, r0
 8003ebc:	f7ff fff0 	bl	8003ea0 <__sinit_lock_acquire>
 8003ec0:	69a3      	ldr	r3, [r4, #24]
 8003ec2:	b11b      	cbz	r3, 8003ecc <__sinit+0x14>
 8003ec4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003ec8:	f7ff bff0 	b.w	8003eac <__sinit_lock_release>
 8003ecc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8003ed0:	6523      	str	r3, [r4, #80]	; 0x50
 8003ed2:	4b13      	ldr	r3, [pc, #76]	; (8003f20 <__sinit+0x68>)
 8003ed4:	4a13      	ldr	r2, [pc, #76]	; (8003f24 <__sinit+0x6c>)
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	62a2      	str	r2, [r4, #40]	; 0x28
 8003eda:	42a3      	cmp	r3, r4
 8003edc:	bf04      	itt	eq
 8003ede:	2301      	moveq	r3, #1
 8003ee0:	61a3      	streq	r3, [r4, #24]
 8003ee2:	4620      	mov	r0, r4
 8003ee4:	f000 f820 	bl	8003f28 <__sfp>
 8003ee8:	6060      	str	r0, [r4, #4]
 8003eea:	4620      	mov	r0, r4
 8003eec:	f000 f81c 	bl	8003f28 <__sfp>
 8003ef0:	60a0      	str	r0, [r4, #8]
 8003ef2:	4620      	mov	r0, r4
 8003ef4:	f000 f818 	bl	8003f28 <__sfp>
 8003ef8:	2200      	movs	r2, #0
 8003efa:	60e0      	str	r0, [r4, #12]
 8003efc:	2104      	movs	r1, #4
 8003efe:	6860      	ldr	r0, [r4, #4]
 8003f00:	f7ff ff82 	bl	8003e08 <std>
 8003f04:	68a0      	ldr	r0, [r4, #8]
 8003f06:	2201      	movs	r2, #1
 8003f08:	2109      	movs	r1, #9
 8003f0a:	f7ff ff7d 	bl	8003e08 <std>
 8003f0e:	68e0      	ldr	r0, [r4, #12]
 8003f10:	2202      	movs	r2, #2
 8003f12:	2112      	movs	r1, #18
 8003f14:	f7ff ff78 	bl	8003e08 <std>
 8003f18:	2301      	movs	r3, #1
 8003f1a:	61a3      	str	r3, [r4, #24]
 8003f1c:	e7d2      	b.n	8003ec4 <__sinit+0xc>
 8003f1e:	bf00      	nop
 8003f20:	08004a48 	.word	0x08004a48
 8003f24:	08003e51 	.word	0x08003e51

08003f28 <__sfp>:
 8003f28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f2a:	4607      	mov	r7, r0
 8003f2c:	f7ff ffac 	bl	8003e88 <__sfp_lock_acquire>
 8003f30:	4b1e      	ldr	r3, [pc, #120]	; (8003fac <__sfp+0x84>)
 8003f32:	681e      	ldr	r6, [r3, #0]
 8003f34:	69b3      	ldr	r3, [r6, #24]
 8003f36:	b913      	cbnz	r3, 8003f3e <__sfp+0x16>
 8003f38:	4630      	mov	r0, r6
 8003f3a:	f7ff ffbd 	bl	8003eb8 <__sinit>
 8003f3e:	3648      	adds	r6, #72	; 0x48
 8003f40:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003f44:	3b01      	subs	r3, #1
 8003f46:	d503      	bpl.n	8003f50 <__sfp+0x28>
 8003f48:	6833      	ldr	r3, [r6, #0]
 8003f4a:	b30b      	cbz	r3, 8003f90 <__sfp+0x68>
 8003f4c:	6836      	ldr	r6, [r6, #0]
 8003f4e:	e7f7      	b.n	8003f40 <__sfp+0x18>
 8003f50:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003f54:	b9d5      	cbnz	r5, 8003f8c <__sfp+0x64>
 8003f56:	4b16      	ldr	r3, [pc, #88]	; (8003fb0 <__sfp+0x88>)
 8003f58:	60e3      	str	r3, [r4, #12]
 8003f5a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003f5e:	6665      	str	r5, [r4, #100]	; 0x64
 8003f60:	f000 f86c 	bl	800403c <__retarget_lock_init_recursive>
 8003f64:	f7ff ff96 	bl	8003e94 <__sfp_lock_release>
 8003f68:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8003f6c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003f70:	6025      	str	r5, [r4, #0]
 8003f72:	61a5      	str	r5, [r4, #24]
 8003f74:	2208      	movs	r2, #8
 8003f76:	4629      	mov	r1, r5
 8003f78:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003f7c:	f000 f861 	bl	8004042 <memset>
 8003f80:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003f84:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8003f88:	4620      	mov	r0, r4
 8003f8a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003f8c:	3468      	adds	r4, #104	; 0x68
 8003f8e:	e7d9      	b.n	8003f44 <__sfp+0x1c>
 8003f90:	2104      	movs	r1, #4
 8003f92:	4638      	mov	r0, r7
 8003f94:	f7ff ff62 	bl	8003e5c <__sfmoreglue>
 8003f98:	4604      	mov	r4, r0
 8003f9a:	6030      	str	r0, [r6, #0]
 8003f9c:	2800      	cmp	r0, #0
 8003f9e:	d1d5      	bne.n	8003f4c <__sfp+0x24>
 8003fa0:	f7ff ff78 	bl	8003e94 <__sfp_lock_release>
 8003fa4:	230c      	movs	r3, #12
 8003fa6:	603b      	str	r3, [r7, #0]
 8003fa8:	e7ee      	b.n	8003f88 <__sfp+0x60>
 8003faa:	bf00      	nop
 8003fac:	08004a48 	.word	0x08004a48
 8003fb0:	ffff0001 	.word	0xffff0001

08003fb4 <_fwalk_reent>:
 8003fb4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8003fb8:	4606      	mov	r6, r0
 8003fba:	4688      	mov	r8, r1
 8003fbc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8003fc0:	2700      	movs	r7, #0
 8003fc2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8003fc6:	f1b9 0901 	subs.w	r9, r9, #1
 8003fca:	d505      	bpl.n	8003fd8 <_fwalk_reent+0x24>
 8003fcc:	6824      	ldr	r4, [r4, #0]
 8003fce:	2c00      	cmp	r4, #0
 8003fd0:	d1f7      	bne.n	8003fc2 <_fwalk_reent+0xe>
 8003fd2:	4638      	mov	r0, r7
 8003fd4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003fd8:	89ab      	ldrh	r3, [r5, #12]
 8003fda:	2b01      	cmp	r3, #1
 8003fdc:	d907      	bls.n	8003fee <_fwalk_reent+0x3a>
 8003fde:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8003fe2:	3301      	adds	r3, #1
 8003fe4:	d003      	beq.n	8003fee <_fwalk_reent+0x3a>
 8003fe6:	4629      	mov	r1, r5
 8003fe8:	4630      	mov	r0, r6
 8003fea:	47c0      	blx	r8
 8003fec:	4307      	orrs	r7, r0
 8003fee:	3568      	adds	r5, #104	; 0x68
 8003ff0:	e7e9      	b.n	8003fc6 <_fwalk_reent+0x12>
	...

08003ff4 <__libc_init_array>:
 8003ff4:	b570      	push	{r4, r5, r6, lr}
 8003ff6:	4d0d      	ldr	r5, [pc, #52]	; (800402c <__libc_init_array+0x38>)
 8003ff8:	4c0d      	ldr	r4, [pc, #52]	; (8004030 <__libc_init_array+0x3c>)
 8003ffa:	1b64      	subs	r4, r4, r5
 8003ffc:	10a4      	asrs	r4, r4, #2
 8003ffe:	2600      	movs	r6, #0
 8004000:	42a6      	cmp	r6, r4
 8004002:	d109      	bne.n	8004018 <__libc_init_array+0x24>
 8004004:	4d0b      	ldr	r5, [pc, #44]	; (8004034 <__libc_init_array+0x40>)
 8004006:	4c0c      	ldr	r4, [pc, #48]	; (8004038 <__libc_init_array+0x44>)
 8004008:	f000 fc94 	bl	8004934 <_init>
 800400c:	1b64      	subs	r4, r4, r5
 800400e:	10a4      	asrs	r4, r4, #2
 8004010:	2600      	movs	r6, #0
 8004012:	42a6      	cmp	r6, r4
 8004014:	d105      	bne.n	8004022 <__libc_init_array+0x2e>
 8004016:	bd70      	pop	{r4, r5, r6, pc}
 8004018:	f855 3b04 	ldr.w	r3, [r5], #4
 800401c:	4798      	blx	r3
 800401e:	3601      	adds	r6, #1
 8004020:	e7ee      	b.n	8004000 <__libc_init_array+0xc>
 8004022:	f855 3b04 	ldr.w	r3, [r5], #4
 8004026:	4798      	blx	r3
 8004028:	3601      	adds	r6, #1
 800402a:	e7f2      	b.n	8004012 <__libc_init_array+0x1e>
 800402c:	08004a54 	.word	0x08004a54
 8004030:	08004a54 	.word	0x08004a54
 8004034:	08004a54 	.word	0x08004a54
 8004038:	08004a58 	.word	0x08004a58

0800403c <__retarget_lock_init_recursive>:
 800403c:	4770      	bx	lr

0800403e <__retarget_lock_acquire_recursive>:
 800403e:	4770      	bx	lr

08004040 <__retarget_lock_release_recursive>:
 8004040:	4770      	bx	lr

08004042 <memset>:
 8004042:	4402      	add	r2, r0
 8004044:	4603      	mov	r3, r0
 8004046:	4293      	cmp	r3, r2
 8004048:	d100      	bne.n	800404c <memset+0xa>
 800404a:	4770      	bx	lr
 800404c:	f803 1b01 	strb.w	r1, [r3], #1
 8004050:	e7f9      	b.n	8004046 <memset+0x4>
	...

08004054 <sbrk_aligned>:
 8004054:	b570      	push	{r4, r5, r6, lr}
 8004056:	4e0e      	ldr	r6, [pc, #56]	; (8004090 <sbrk_aligned+0x3c>)
 8004058:	460c      	mov	r4, r1
 800405a:	6831      	ldr	r1, [r6, #0]
 800405c:	4605      	mov	r5, r0
 800405e:	b911      	cbnz	r1, 8004066 <sbrk_aligned+0x12>
 8004060:	f000 f96c 	bl	800433c <_sbrk_r>
 8004064:	6030      	str	r0, [r6, #0]
 8004066:	4621      	mov	r1, r4
 8004068:	4628      	mov	r0, r5
 800406a:	f000 f967 	bl	800433c <_sbrk_r>
 800406e:	1c43      	adds	r3, r0, #1
 8004070:	d00a      	beq.n	8004088 <sbrk_aligned+0x34>
 8004072:	1cc4      	adds	r4, r0, #3
 8004074:	f024 0403 	bic.w	r4, r4, #3
 8004078:	42a0      	cmp	r0, r4
 800407a:	d007      	beq.n	800408c <sbrk_aligned+0x38>
 800407c:	1a21      	subs	r1, r4, r0
 800407e:	4628      	mov	r0, r5
 8004080:	f000 f95c 	bl	800433c <_sbrk_r>
 8004084:	3001      	adds	r0, #1
 8004086:	d101      	bne.n	800408c <sbrk_aligned+0x38>
 8004088:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800408c:	4620      	mov	r0, r4
 800408e:	bd70      	pop	{r4, r5, r6, pc}
 8004090:	2000413c 	.word	0x2000413c

08004094 <_malloc_r>:
 8004094:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004098:	1ccd      	adds	r5, r1, #3
 800409a:	f025 0503 	bic.w	r5, r5, #3
 800409e:	3508      	adds	r5, #8
 80040a0:	2d0c      	cmp	r5, #12
 80040a2:	bf38      	it	cc
 80040a4:	250c      	movcc	r5, #12
 80040a6:	2d00      	cmp	r5, #0
 80040a8:	4607      	mov	r7, r0
 80040aa:	db01      	blt.n	80040b0 <_malloc_r+0x1c>
 80040ac:	42a9      	cmp	r1, r5
 80040ae:	d905      	bls.n	80040bc <_malloc_r+0x28>
 80040b0:	230c      	movs	r3, #12
 80040b2:	603b      	str	r3, [r7, #0]
 80040b4:	2600      	movs	r6, #0
 80040b6:	4630      	mov	r0, r6
 80040b8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80040bc:	4e2e      	ldr	r6, [pc, #184]	; (8004178 <_malloc_r+0xe4>)
 80040be:	f000 fbad 	bl	800481c <__malloc_lock>
 80040c2:	6833      	ldr	r3, [r6, #0]
 80040c4:	461c      	mov	r4, r3
 80040c6:	bb34      	cbnz	r4, 8004116 <_malloc_r+0x82>
 80040c8:	4629      	mov	r1, r5
 80040ca:	4638      	mov	r0, r7
 80040cc:	f7ff ffc2 	bl	8004054 <sbrk_aligned>
 80040d0:	1c43      	adds	r3, r0, #1
 80040d2:	4604      	mov	r4, r0
 80040d4:	d14d      	bne.n	8004172 <_malloc_r+0xde>
 80040d6:	6834      	ldr	r4, [r6, #0]
 80040d8:	4626      	mov	r6, r4
 80040da:	2e00      	cmp	r6, #0
 80040dc:	d140      	bne.n	8004160 <_malloc_r+0xcc>
 80040de:	6823      	ldr	r3, [r4, #0]
 80040e0:	4631      	mov	r1, r6
 80040e2:	4638      	mov	r0, r7
 80040e4:	eb04 0803 	add.w	r8, r4, r3
 80040e8:	f000 f928 	bl	800433c <_sbrk_r>
 80040ec:	4580      	cmp	r8, r0
 80040ee:	d13a      	bne.n	8004166 <_malloc_r+0xd2>
 80040f0:	6821      	ldr	r1, [r4, #0]
 80040f2:	3503      	adds	r5, #3
 80040f4:	1a6d      	subs	r5, r5, r1
 80040f6:	f025 0503 	bic.w	r5, r5, #3
 80040fa:	3508      	adds	r5, #8
 80040fc:	2d0c      	cmp	r5, #12
 80040fe:	bf38      	it	cc
 8004100:	250c      	movcc	r5, #12
 8004102:	4629      	mov	r1, r5
 8004104:	4638      	mov	r0, r7
 8004106:	f7ff ffa5 	bl	8004054 <sbrk_aligned>
 800410a:	3001      	adds	r0, #1
 800410c:	d02b      	beq.n	8004166 <_malloc_r+0xd2>
 800410e:	6823      	ldr	r3, [r4, #0]
 8004110:	442b      	add	r3, r5
 8004112:	6023      	str	r3, [r4, #0]
 8004114:	e00e      	b.n	8004134 <_malloc_r+0xa0>
 8004116:	6822      	ldr	r2, [r4, #0]
 8004118:	1b52      	subs	r2, r2, r5
 800411a:	d41e      	bmi.n	800415a <_malloc_r+0xc6>
 800411c:	2a0b      	cmp	r2, #11
 800411e:	d916      	bls.n	800414e <_malloc_r+0xba>
 8004120:	1961      	adds	r1, r4, r5
 8004122:	42a3      	cmp	r3, r4
 8004124:	6025      	str	r5, [r4, #0]
 8004126:	bf18      	it	ne
 8004128:	6059      	strne	r1, [r3, #4]
 800412a:	6863      	ldr	r3, [r4, #4]
 800412c:	bf08      	it	eq
 800412e:	6031      	streq	r1, [r6, #0]
 8004130:	5162      	str	r2, [r4, r5]
 8004132:	604b      	str	r3, [r1, #4]
 8004134:	4638      	mov	r0, r7
 8004136:	f104 060b 	add.w	r6, r4, #11
 800413a:	f000 fb75 	bl	8004828 <__malloc_unlock>
 800413e:	f026 0607 	bic.w	r6, r6, #7
 8004142:	1d23      	adds	r3, r4, #4
 8004144:	1af2      	subs	r2, r6, r3
 8004146:	d0b6      	beq.n	80040b6 <_malloc_r+0x22>
 8004148:	1b9b      	subs	r3, r3, r6
 800414a:	50a3      	str	r3, [r4, r2]
 800414c:	e7b3      	b.n	80040b6 <_malloc_r+0x22>
 800414e:	6862      	ldr	r2, [r4, #4]
 8004150:	42a3      	cmp	r3, r4
 8004152:	bf0c      	ite	eq
 8004154:	6032      	streq	r2, [r6, #0]
 8004156:	605a      	strne	r2, [r3, #4]
 8004158:	e7ec      	b.n	8004134 <_malloc_r+0xa0>
 800415a:	4623      	mov	r3, r4
 800415c:	6864      	ldr	r4, [r4, #4]
 800415e:	e7b2      	b.n	80040c6 <_malloc_r+0x32>
 8004160:	4634      	mov	r4, r6
 8004162:	6876      	ldr	r6, [r6, #4]
 8004164:	e7b9      	b.n	80040da <_malloc_r+0x46>
 8004166:	230c      	movs	r3, #12
 8004168:	603b      	str	r3, [r7, #0]
 800416a:	4638      	mov	r0, r7
 800416c:	f000 fb5c 	bl	8004828 <__malloc_unlock>
 8004170:	e7a1      	b.n	80040b6 <_malloc_r+0x22>
 8004172:	6025      	str	r5, [r4, #0]
 8004174:	e7de      	b.n	8004134 <_malloc_r+0xa0>
 8004176:	bf00      	nop
 8004178:	20004138 	.word	0x20004138

0800417c <_puts_r>:
 800417c:	b570      	push	{r4, r5, r6, lr}
 800417e:	460e      	mov	r6, r1
 8004180:	4605      	mov	r5, r0
 8004182:	b118      	cbz	r0, 800418c <_puts_r+0x10>
 8004184:	6983      	ldr	r3, [r0, #24]
 8004186:	b90b      	cbnz	r3, 800418c <_puts_r+0x10>
 8004188:	f7ff fe96 	bl	8003eb8 <__sinit>
 800418c:	69ab      	ldr	r3, [r5, #24]
 800418e:	68ac      	ldr	r4, [r5, #8]
 8004190:	b913      	cbnz	r3, 8004198 <_puts_r+0x1c>
 8004192:	4628      	mov	r0, r5
 8004194:	f7ff fe90 	bl	8003eb8 <__sinit>
 8004198:	4b2c      	ldr	r3, [pc, #176]	; (800424c <_puts_r+0xd0>)
 800419a:	429c      	cmp	r4, r3
 800419c:	d120      	bne.n	80041e0 <_puts_r+0x64>
 800419e:	686c      	ldr	r4, [r5, #4]
 80041a0:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80041a2:	07db      	lsls	r3, r3, #31
 80041a4:	d405      	bmi.n	80041b2 <_puts_r+0x36>
 80041a6:	89a3      	ldrh	r3, [r4, #12]
 80041a8:	0598      	lsls	r0, r3, #22
 80041aa:	d402      	bmi.n	80041b2 <_puts_r+0x36>
 80041ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80041ae:	f7ff ff46 	bl	800403e <__retarget_lock_acquire_recursive>
 80041b2:	89a3      	ldrh	r3, [r4, #12]
 80041b4:	0719      	lsls	r1, r3, #28
 80041b6:	d51d      	bpl.n	80041f4 <_puts_r+0x78>
 80041b8:	6923      	ldr	r3, [r4, #16]
 80041ba:	b1db      	cbz	r3, 80041f4 <_puts_r+0x78>
 80041bc:	3e01      	subs	r6, #1
 80041be:	68a3      	ldr	r3, [r4, #8]
 80041c0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80041c4:	3b01      	subs	r3, #1
 80041c6:	60a3      	str	r3, [r4, #8]
 80041c8:	bb39      	cbnz	r1, 800421a <_puts_r+0x9e>
 80041ca:	2b00      	cmp	r3, #0
 80041cc:	da38      	bge.n	8004240 <_puts_r+0xc4>
 80041ce:	4622      	mov	r2, r4
 80041d0:	210a      	movs	r1, #10
 80041d2:	4628      	mov	r0, r5
 80041d4:	f000 f906 	bl	80043e4 <__swbuf_r>
 80041d8:	3001      	adds	r0, #1
 80041da:	d011      	beq.n	8004200 <_puts_r+0x84>
 80041dc:	250a      	movs	r5, #10
 80041de:	e011      	b.n	8004204 <_puts_r+0x88>
 80041e0:	4b1b      	ldr	r3, [pc, #108]	; (8004250 <_puts_r+0xd4>)
 80041e2:	429c      	cmp	r4, r3
 80041e4:	d101      	bne.n	80041ea <_puts_r+0x6e>
 80041e6:	68ac      	ldr	r4, [r5, #8]
 80041e8:	e7da      	b.n	80041a0 <_puts_r+0x24>
 80041ea:	4b1a      	ldr	r3, [pc, #104]	; (8004254 <_puts_r+0xd8>)
 80041ec:	429c      	cmp	r4, r3
 80041ee:	bf08      	it	eq
 80041f0:	68ec      	ldreq	r4, [r5, #12]
 80041f2:	e7d5      	b.n	80041a0 <_puts_r+0x24>
 80041f4:	4621      	mov	r1, r4
 80041f6:	4628      	mov	r0, r5
 80041f8:	f000 f958 	bl	80044ac <__swsetup_r>
 80041fc:	2800      	cmp	r0, #0
 80041fe:	d0dd      	beq.n	80041bc <_puts_r+0x40>
 8004200:	f04f 35ff 	mov.w	r5, #4294967295	; 0xffffffff
 8004204:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8004206:	07da      	lsls	r2, r3, #31
 8004208:	d405      	bmi.n	8004216 <_puts_r+0x9a>
 800420a:	89a3      	ldrh	r3, [r4, #12]
 800420c:	059b      	lsls	r3, r3, #22
 800420e:	d402      	bmi.n	8004216 <_puts_r+0x9a>
 8004210:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004212:	f7ff ff15 	bl	8004040 <__retarget_lock_release_recursive>
 8004216:	4628      	mov	r0, r5
 8004218:	bd70      	pop	{r4, r5, r6, pc}
 800421a:	2b00      	cmp	r3, #0
 800421c:	da04      	bge.n	8004228 <_puts_r+0xac>
 800421e:	69a2      	ldr	r2, [r4, #24]
 8004220:	429a      	cmp	r2, r3
 8004222:	dc06      	bgt.n	8004232 <_puts_r+0xb6>
 8004224:	290a      	cmp	r1, #10
 8004226:	d004      	beq.n	8004232 <_puts_r+0xb6>
 8004228:	6823      	ldr	r3, [r4, #0]
 800422a:	1c5a      	adds	r2, r3, #1
 800422c:	6022      	str	r2, [r4, #0]
 800422e:	7019      	strb	r1, [r3, #0]
 8004230:	e7c5      	b.n	80041be <_puts_r+0x42>
 8004232:	4622      	mov	r2, r4
 8004234:	4628      	mov	r0, r5
 8004236:	f000 f8d5 	bl	80043e4 <__swbuf_r>
 800423a:	3001      	adds	r0, #1
 800423c:	d1bf      	bne.n	80041be <_puts_r+0x42>
 800423e:	e7df      	b.n	8004200 <_puts_r+0x84>
 8004240:	6823      	ldr	r3, [r4, #0]
 8004242:	250a      	movs	r5, #10
 8004244:	1c5a      	adds	r2, r3, #1
 8004246:	6022      	str	r2, [r4, #0]
 8004248:	701d      	strb	r5, [r3, #0]
 800424a:	e7db      	b.n	8004204 <_puts_r+0x88>
 800424c:	08004a08 	.word	0x08004a08
 8004250:	08004a28 	.word	0x08004a28
 8004254:	080049e8 	.word	0x080049e8

08004258 <puts>:
 8004258:	4b02      	ldr	r3, [pc, #8]	; (8004264 <puts+0xc>)
 800425a:	4601      	mov	r1, r0
 800425c:	6818      	ldr	r0, [r3, #0]
 800425e:	f7ff bf8d 	b.w	800417c <_puts_r>
 8004262:	bf00      	nop
 8004264:	20000010 	.word	0x20000010

08004268 <cleanup_glue>:
 8004268:	b538      	push	{r3, r4, r5, lr}
 800426a:	460c      	mov	r4, r1
 800426c:	6809      	ldr	r1, [r1, #0]
 800426e:	4605      	mov	r5, r0
 8004270:	b109      	cbz	r1, 8004276 <cleanup_glue+0xe>
 8004272:	f7ff fff9 	bl	8004268 <cleanup_glue>
 8004276:	4621      	mov	r1, r4
 8004278:	4628      	mov	r0, r5
 800427a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800427e:	f000 bad9 	b.w	8004834 <_free_r>
	...

08004284 <_reclaim_reent>:
 8004284:	4b2c      	ldr	r3, [pc, #176]	; (8004338 <_reclaim_reent+0xb4>)
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	4283      	cmp	r3, r0
 800428a:	b570      	push	{r4, r5, r6, lr}
 800428c:	4604      	mov	r4, r0
 800428e:	d051      	beq.n	8004334 <_reclaim_reent+0xb0>
 8004290:	6a43      	ldr	r3, [r0, #36]	; 0x24
 8004292:	b143      	cbz	r3, 80042a6 <_reclaim_reent+0x22>
 8004294:	68db      	ldr	r3, [r3, #12]
 8004296:	2b00      	cmp	r3, #0
 8004298:	d14a      	bne.n	8004330 <_reclaim_reent+0xac>
 800429a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800429c:	6819      	ldr	r1, [r3, #0]
 800429e:	b111      	cbz	r1, 80042a6 <_reclaim_reent+0x22>
 80042a0:	4620      	mov	r0, r4
 80042a2:	f000 fac7 	bl	8004834 <_free_r>
 80042a6:	6961      	ldr	r1, [r4, #20]
 80042a8:	b111      	cbz	r1, 80042b0 <_reclaim_reent+0x2c>
 80042aa:	4620      	mov	r0, r4
 80042ac:	f000 fac2 	bl	8004834 <_free_r>
 80042b0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80042b2:	b111      	cbz	r1, 80042ba <_reclaim_reent+0x36>
 80042b4:	4620      	mov	r0, r4
 80042b6:	f000 fabd 	bl	8004834 <_free_r>
 80042ba:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80042bc:	b111      	cbz	r1, 80042c4 <_reclaim_reent+0x40>
 80042be:	4620      	mov	r0, r4
 80042c0:	f000 fab8 	bl	8004834 <_free_r>
 80042c4:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 80042c6:	b111      	cbz	r1, 80042ce <_reclaim_reent+0x4a>
 80042c8:	4620      	mov	r0, r4
 80042ca:	f000 fab3 	bl	8004834 <_free_r>
 80042ce:	6c21      	ldr	r1, [r4, #64]	; 0x40
 80042d0:	b111      	cbz	r1, 80042d8 <_reclaim_reent+0x54>
 80042d2:	4620      	mov	r0, r4
 80042d4:	f000 faae 	bl	8004834 <_free_r>
 80042d8:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 80042da:	b111      	cbz	r1, 80042e2 <_reclaim_reent+0x5e>
 80042dc:	4620      	mov	r0, r4
 80042de:	f000 faa9 	bl	8004834 <_free_r>
 80042e2:	6da1      	ldr	r1, [r4, #88]	; 0x58
 80042e4:	b111      	cbz	r1, 80042ec <_reclaim_reent+0x68>
 80042e6:	4620      	mov	r0, r4
 80042e8:	f000 faa4 	bl	8004834 <_free_r>
 80042ec:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80042ee:	b111      	cbz	r1, 80042f6 <_reclaim_reent+0x72>
 80042f0:	4620      	mov	r0, r4
 80042f2:	f000 fa9f 	bl	8004834 <_free_r>
 80042f6:	69a3      	ldr	r3, [r4, #24]
 80042f8:	b1e3      	cbz	r3, 8004334 <_reclaim_reent+0xb0>
 80042fa:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80042fc:	4620      	mov	r0, r4
 80042fe:	4798      	blx	r3
 8004300:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 8004302:	b1b9      	cbz	r1, 8004334 <_reclaim_reent+0xb0>
 8004304:	4620      	mov	r0, r4
 8004306:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800430a:	f7ff bfad 	b.w	8004268 <cleanup_glue>
 800430e:	5949      	ldr	r1, [r1, r5]
 8004310:	b941      	cbnz	r1, 8004324 <_reclaim_reent+0xa0>
 8004312:	3504      	adds	r5, #4
 8004314:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004316:	2d80      	cmp	r5, #128	; 0x80
 8004318:	68d9      	ldr	r1, [r3, #12]
 800431a:	d1f8      	bne.n	800430e <_reclaim_reent+0x8a>
 800431c:	4620      	mov	r0, r4
 800431e:	f000 fa89 	bl	8004834 <_free_r>
 8004322:	e7ba      	b.n	800429a <_reclaim_reent+0x16>
 8004324:	680e      	ldr	r6, [r1, #0]
 8004326:	4620      	mov	r0, r4
 8004328:	f000 fa84 	bl	8004834 <_free_r>
 800432c:	4631      	mov	r1, r6
 800432e:	e7ef      	b.n	8004310 <_reclaim_reent+0x8c>
 8004330:	2500      	movs	r5, #0
 8004332:	e7ef      	b.n	8004314 <_reclaim_reent+0x90>
 8004334:	bd70      	pop	{r4, r5, r6, pc}
 8004336:	bf00      	nop
 8004338:	20000010 	.word	0x20000010

0800433c <_sbrk_r>:
 800433c:	b538      	push	{r3, r4, r5, lr}
 800433e:	4d06      	ldr	r5, [pc, #24]	; (8004358 <_sbrk_r+0x1c>)
 8004340:	2300      	movs	r3, #0
 8004342:	4604      	mov	r4, r0
 8004344:	4608      	mov	r0, r1
 8004346:	602b      	str	r3, [r5, #0]
 8004348:	f7fc fc0e 	bl	8000b68 <_sbrk>
 800434c:	1c43      	adds	r3, r0, #1
 800434e:	d102      	bne.n	8004356 <_sbrk_r+0x1a>
 8004350:	682b      	ldr	r3, [r5, #0]
 8004352:	b103      	cbz	r3, 8004356 <_sbrk_r+0x1a>
 8004354:	6023      	str	r3, [r4, #0]
 8004356:	bd38      	pop	{r3, r4, r5, pc}
 8004358:	20004140 	.word	0x20004140

0800435c <__sread>:
 800435c:	b510      	push	{r4, lr}
 800435e:	460c      	mov	r4, r1
 8004360:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004364:	f000 fab2 	bl	80048cc <_read_r>
 8004368:	2800      	cmp	r0, #0
 800436a:	bfab      	itete	ge
 800436c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800436e:	89a3      	ldrhlt	r3, [r4, #12]
 8004370:	181b      	addge	r3, r3, r0
 8004372:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8004376:	bfac      	ite	ge
 8004378:	6563      	strge	r3, [r4, #84]	; 0x54
 800437a:	81a3      	strhlt	r3, [r4, #12]
 800437c:	bd10      	pop	{r4, pc}

0800437e <__swrite>:
 800437e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004382:	461f      	mov	r7, r3
 8004384:	898b      	ldrh	r3, [r1, #12]
 8004386:	05db      	lsls	r3, r3, #23
 8004388:	4605      	mov	r5, r0
 800438a:	460c      	mov	r4, r1
 800438c:	4616      	mov	r6, r2
 800438e:	d505      	bpl.n	800439c <__swrite+0x1e>
 8004390:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004394:	2302      	movs	r3, #2
 8004396:	2200      	movs	r2, #0
 8004398:	f000 f9c8 	bl	800472c <_lseek_r>
 800439c:	89a3      	ldrh	r3, [r4, #12]
 800439e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80043a2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80043a6:	81a3      	strh	r3, [r4, #12]
 80043a8:	4632      	mov	r2, r6
 80043aa:	463b      	mov	r3, r7
 80043ac:	4628      	mov	r0, r5
 80043ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80043b2:	f000 b869 	b.w	8004488 <_write_r>

080043b6 <__sseek>:
 80043b6:	b510      	push	{r4, lr}
 80043b8:	460c      	mov	r4, r1
 80043ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043be:	f000 f9b5 	bl	800472c <_lseek_r>
 80043c2:	1c43      	adds	r3, r0, #1
 80043c4:	89a3      	ldrh	r3, [r4, #12]
 80043c6:	bf15      	itete	ne
 80043c8:	6560      	strne	r0, [r4, #84]	; 0x54
 80043ca:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80043ce:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80043d2:	81a3      	strheq	r3, [r4, #12]
 80043d4:	bf18      	it	ne
 80043d6:	81a3      	strhne	r3, [r4, #12]
 80043d8:	bd10      	pop	{r4, pc}

080043da <__sclose>:
 80043da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80043de:	f000 b8d3 	b.w	8004588 <_close_r>
	...

080043e4 <__swbuf_r>:
 80043e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80043e6:	460e      	mov	r6, r1
 80043e8:	4614      	mov	r4, r2
 80043ea:	4605      	mov	r5, r0
 80043ec:	b118      	cbz	r0, 80043f6 <__swbuf_r+0x12>
 80043ee:	6983      	ldr	r3, [r0, #24]
 80043f0:	b90b      	cbnz	r3, 80043f6 <__swbuf_r+0x12>
 80043f2:	f7ff fd61 	bl	8003eb8 <__sinit>
 80043f6:	4b21      	ldr	r3, [pc, #132]	; (800447c <__swbuf_r+0x98>)
 80043f8:	429c      	cmp	r4, r3
 80043fa:	d12b      	bne.n	8004454 <__swbuf_r+0x70>
 80043fc:	686c      	ldr	r4, [r5, #4]
 80043fe:	69a3      	ldr	r3, [r4, #24]
 8004400:	60a3      	str	r3, [r4, #8]
 8004402:	89a3      	ldrh	r3, [r4, #12]
 8004404:	071a      	lsls	r2, r3, #28
 8004406:	d52f      	bpl.n	8004468 <__swbuf_r+0x84>
 8004408:	6923      	ldr	r3, [r4, #16]
 800440a:	b36b      	cbz	r3, 8004468 <__swbuf_r+0x84>
 800440c:	6923      	ldr	r3, [r4, #16]
 800440e:	6820      	ldr	r0, [r4, #0]
 8004410:	1ac0      	subs	r0, r0, r3
 8004412:	6963      	ldr	r3, [r4, #20]
 8004414:	b2f6      	uxtb	r6, r6
 8004416:	4283      	cmp	r3, r0
 8004418:	4637      	mov	r7, r6
 800441a:	dc04      	bgt.n	8004426 <__swbuf_r+0x42>
 800441c:	4621      	mov	r1, r4
 800441e:	4628      	mov	r0, r5
 8004420:	f000 f948 	bl	80046b4 <_fflush_r>
 8004424:	bb30      	cbnz	r0, 8004474 <__swbuf_r+0x90>
 8004426:	68a3      	ldr	r3, [r4, #8]
 8004428:	3b01      	subs	r3, #1
 800442a:	60a3      	str	r3, [r4, #8]
 800442c:	6823      	ldr	r3, [r4, #0]
 800442e:	1c5a      	adds	r2, r3, #1
 8004430:	6022      	str	r2, [r4, #0]
 8004432:	701e      	strb	r6, [r3, #0]
 8004434:	6963      	ldr	r3, [r4, #20]
 8004436:	3001      	adds	r0, #1
 8004438:	4283      	cmp	r3, r0
 800443a:	d004      	beq.n	8004446 <__swbuf_r+0x62>
 800443c:	89a3      	ldrh	r3, [r4, #12]
 800443e:	07db      	lsls	r3, r3, #31
 8004440:	d506      	bpl.n	8004450 <__swbuf_r+0x6c>
 8004442:	2e0a      	cmp	r6, #10
 8004444:	d104      	bne.n	8004450 <__swbuf_r+0x6c>
 8004446:	4621      	mov	r1, r4
 8004448:	4628      	mov	r0, r5
 800444a:	f000 f933 	bl	80046b4 <_fflush_r>
 800444e:	b988      	cbnz	r0, 8004474 <__swbuf_r+0x90>
 8004450:	4638      	mov	r0, r7
 8004452:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004454:	4b0a      	ldr	r3, [pc, #40]	; (8004480 <__swbuf_r+0x9c>)
 8004456:	429c      	cmp	r4, r3
 8004458:	d101      	bne.n	800445e <__swbuf_r+0x7a>
 800445a:	68ac      	ldr	r4, [r5, #8]
 800445c:	e7cf      	b.n	80043fe <__swbuf_r+0x1a>
 800445e:	4b09      	ldr	r3, [pc, #36]	; (8004484 <__swbuf_r+0xa0>)
 8004460:	429c      	cmp	r4, r3
 8004462:	bf08      	it	eq
 8004464:	68ec      	ldreq	r4, [r5, #12]
 8004466:	e7ca      	b.n	80043fe <__swbuf_r+0x1a>
 8004468:	4621      	mov	r1, r4
 800446a:	4628      	mov	r0, r5
 800446c:	f000 f81e 	bl	80044ac <__swsetup_r>
 8004470:	2800      	cmp	r0, #0
 8004472:	d0cb      	beq.n	800440c <__swbuf_r+0x28>
 8004474:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8004478:	e7ea      	b.n	8004450 <__swbuf_r+0x6c>
 800447a:	bf00      	nop
 800447c:	08004a08 	.word	0x08004a08
 8004480:	08004a28 	.word	0x08004a28
 8004484:	080049e8 	.word	0x080049e8

08004488 <_write_r>:
 8004488:	b538      	push	{r3, r4, r5, lr}
 800448a:	4d07      	ldr	r5, [pc, #28]	; (80044a8 <_write_r+0x20>)
 800448c:	4604      	mov	r4, r0
 800448e:	4608      	mov	r0, r1
 8004490:	4611      	mov	r1, r2
 8004492:	2200      	movs	r2, #0
 8004494:	602a      	str	r2, [r5, #0]
 8004496:	461a      	mov	r2, r3
 8004498:	f7fc f8b8 	bl	800060c <_write>
 800449c:	1c43      	adds	r3, r0, #1
 800449e:	d102      	bne.n	80044a6 <_write_r+0x1e>
 80044a0:	682b      	ldr	r3, [r5, #0]
 80044a2:	b103      	cbz	r3, 80044a6 <_write_r+0x1e>
 80044a4:	6023      	str	r3, [r4, #0]
 80044a6:	bd38      	pop	{r3, r4, r5, pc}
 80044a8:	20004140 	.word	0x20004140

080044ac <__swsetup_r>:
 80044ac:	4b32      	ldr	r3, [pc, #200]	; (8004578 <__swsetup_r+0xcc>)
 80044ae:	b570      	push	{r4, r5, r6, lr}
 80044b0:	681d      	ldr	r5, [r3, #0]
 80044b2:	4606      	mov	r6, r0
 80044b4:	460c      	mov	r4, r1
 80044b6:	b125      	cbz	r5, 80044c2 <__swsetup_r+0x16>
 80044b8:	69ab      	ldr	r3, [r5, #24]
 80044ba:	b913      	cbnz	r3, 80044c2 <__swsetup_r+0x16>
 80044bc:	4628      	mov	r0, r5
 80044be:	f7ff fcfb 	bl	8003eb8 <__sinit>
 80044c2:	4b2e      	ldr	r3, [pc, #184]	; (800457c <__swsetup_r+0xd0>)
 80044c4:	429c      	cmp	r4, r3
 80044c6:	d10f      	bne.n	80044e8 <__swsetup_r+0x3c>
 80044c8:	686c      	ldr	r4, [r5, #4]
 80044ca:	89a3      	ldrh	r3, [r4, #12]
 80044cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80044d0:	0719      	lsls	r1, r3, #28
 80044d2:	d42c      	bmi.n	800452e <__swsetup_r+0x82>
 80044d4:	06dd      	lsls	r5, r3, #27
 80044d6:	d411      	bmi.n	80044fc <__swsetup_r+0x50>
 80044d8:	2309      	movs	r3, #9
 80044da:	6033      	str	r3, [r6, #0]
 80044dc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80044e0:	81a3      	strh	r3, [r4, #12]
 80044e2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80044e6:	e03e      	b.n	8004566 <__swsetup_r+0xba>
 80044e8:	4b25      	ldr	r3, [pc, #148]	; (8004580 <__swsetup_r+0xd4>)
 80044ea:	429c      	cmp	r4, r3
 80044ec:	d101      	bne.n	80044f2 <__swsetup_r+0x46>
 80044ee:	68ac      	ldr	r4, [r5, #8]
 80044f0:	e7eb      	b.n	80044ca <__swsetup_r+0x1e>
 80044f2:	4b24      	ldr	r3, [pc, #144]	; (8004584 <__swsetup_r+0xd8>)
 80044f4:	429c      	cmp	r4, r3
 80044f6:	bf08      	it	eq
 80044f8:	68ec      	ldreq	r4, [r5, #12]
 80044fa:	e7e6      	b.n	80044ca <__swsetup_r+0x1e>
 80044fc:	0758      	lsls	r0, r3, #29
 80044fe:	d512      	bpl.n	8004526 <__swsetup_r+0x7a>
 8004500:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004502:	b141      	cbz	r1, 8004516 <__swsetup_r+0x6a>
 8004504:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004508:	4299      	cmp	r1, r3
 800450a:	d002      	beq.n	8004512 <__swsetup_r+0x66>
 800450c:	4630      	mov	r0, r6
 800450e:	f000 f991 	bl	8004834 <_free_r>
 8004512:	2300      	movs	r3, #0
 8004514:	6363      	str	r3, [r4, #52]	; 0x34
 8004516:	89a3      	ldrh	r3, [r4, #12]
 8004518:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800451c:	81a3      	strh	r3, [r4, #12]
 800451e:	2300      	movs	r3, #0
 8004520:	6063      	str	r3, [r4, #4]
 8004522:	6923      	ldr	r3, [r4, #16]
 8004524:	6023      	str	r3, [r4, #0]
 8004526:	89a3      	ldrh	r3, [r4, #12]
 8004528:	f043 0308 	orr.w	r3, r3, #8
 800452c:	81a3      	strh	r3, [r4, #12]
 800452e:	6923      	ldr	r3, [r4, #16]
 8004530:	b94b      	cbnz	r3, 8004546 <__swsetup_r+0x9a>
 8004532:	89a3      	ldrh	r3, [r4, #12]
 8004534:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8004538:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800453c:	d003      	beq.n	8004546 <__swsetup_r+0x9a>
 800453e:	4621      	mov	r1, r4
 8004540:	4630      	mov	r0, r6
 8004542:	f000 f92b 	bl	800479c <__smakebuf_r>
 8004546:	89a0      	ldrh	r0, [r4, #12]
 8004548:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800454c:	f010 0301 	ands.w	r3, r0, #1
 8004550:	d00a      	beq.n	8004568 <__swsetup_r+0xbc>
 8004552:	2300      	movs	r3, #0
 8004554:	60a3      	str	r3, [r4, #8]
 8004556:	6963      	ldr	r3, [r4, #20]
 8004558:	425b      	negs	r3, r3
 800455a:	61a3      	str	r3, [r4, #24]
 800455c:	6923      	ldr	r3, [r4, #16]
 800455e:	b943      	cbnz	r3, 8004572 <__swsetup_r+0xc6>
 8004560:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8004564:	d1ba      	bne.n	80044dc <__swsetup_r+0x30>
 8004566:	bd70      	pop	{r4, r5, r6, pc}
 8004568:	0781      	lsls	r1, r0, #30
 800456a:	bf58      	it	pl
 800456c:	6963      	ldrpl	r3, [r4, #20]
 800456e:	60a3      	str	r3, [r4, #8]
 8004570:	e7f4      	b.n	800455c <__swsetup_r+0xb0>
 8004572:	2000      	movs	r0, #0
 8004574:	e7f7      	b.n	8004566 <__swsetup_r+0xba>
 8004576:	bf00      	nop
 8004578:	20000010 	.word	0x20000010
 800457c:	08004a08 	.word	0x08004a08
 8004580:	08004a28 	.word	0x08004a28
 8004584:	080049e8 	.word	0x080049e8

08004588 <_close_r>:
 8004588:	b538      	push	{r3, r4, r5, lr}
 800458a:	4d06      	ldr	r5, [pc, #24]	; (80045a4 <_close_r+0x1c>)
 800458c:	2300      	movs	r3, #0
 800458e:	4604      	mov	r4, r0
 8004590:	4608      	mov	r0, r1
 8004592:	602b      	str	r3, [r5, #0]
 8004594:	f7fc fab3 	bl	8000afe <_close>
 8004598:	1c43      	adds	r3, r0, #1
 800459a:	d102      	bne.n	80045a2 <_close_r+0x1a>
 800459c:	682b      	ldr	r3, [r5, #0]
 800459e:	b103      	cbz	r3, 80045a2 <_close_r+0x1a>
 80045a0:	6023      	str	r3, [r4, #0]
 80045a2:	bd38      	pop	{r3, r4, r5, pc}
 80045a4:	20004140 	.word	0x20004140

080045a8 <__sflush_r>:
 80045a8:	898a      	ldrh	r2, [r1, #12]
 80045aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80045ae:	4605      	mov	r5, r0
 80045b0:	0710      	lsls	r0, r2, #28
 80045b2:	460c      	mov	r4, r1
 80045b4:	d458      	bmi.n	8004668 <__sflush_r+0xc0>
 80045b6:	684b      	ldr	r3, [r1, #4]
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	dc05      	bgt.n	80045c8 <__sflush_r+0x20>
 80045bc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80045be:	2b00      	cmp	r3, #0
 80045c0:	dc02      	bgt.n	80045c8 <__sflush_r+0x20>
 80045c2:	2000      	movs	r0, #0
 80045c4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80045c8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80045ca:	2e00      	cmp	r6, #0
 80045cc:	d0f9      	beq.n	80045c2 <__sflush_r+0x1a>
 80045ce:	2300      	movs	r3, #0
 80045d0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80045d4:	682f      	ldr	r7, [r5, #0]
 80045d6:	602b      	str	r3, [r5, #0]
 80045d8:	d032      	beq.n	8004640 <__sflush_r+0x98>
 80045da:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80045dc:	89a3      	ldrh	r3, [r4, #12]
 80045de:	075a      	lsls	r2, r3, #29
 80045e0:	d505      	bpl.n	80045ee <__sflush_r+0x46>
 80045e2:	6863      	ldr	r3, [r4, #4]
 80045e4:	1ac0      	subs	r0, r0, r3
 80045e6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80045e8:	b10b      	cbz	r3, 80045ee <__sflush_r+0x46>
 80045ea:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80045ec:	1ac0      	subs	r0, r0, r3
 80045ee:	2300      	movs	r3, #0
 80045f0:	4602      	mov	r2, r0
 80045f2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80045f4:	6a21      	ldr	r1, [r4, #32]
 80045f6:	4628      	mov	r0, r5
 80045f8:	47b0      	blx	r6
 80045fa:	1c43      	adds	r3, r0, #1
 80045fc:	89a3      	ldrh	r3, [r4, #12]
 80045fe:	d106      	bne.n	800460e <__sflush_r+0x66>
 8004600:	6829      	ldr	r1, [r5, #0]
 8004602:	291d      	cmp	r1, #29
 8004604:	d82c      	bhi.n	8004660 <__sflush_r+0xb8>
 8004606:	4a2a      	ldr	r2, [pc, #168]	; (80046b0 <__sflush_r+0x108>)
 8004608:	40ca      	lsrs	r2, r1
 800460a:	07d6      	lsls	r6, r2, #31
 800460c:	d528      	bpl.n	8004660 <__sflush_r+0xb8>
 800460e:	2200      	movs	r2, #0
 8004610:	6062      	str	r2, [r4, #4]
 8004612:	04d9      	lsls	r1, r3, #19
 8004614:	6922      	ldr	r2, [r4, #16]
 8004616:	6022      	str	r2, [r4, #0]
 8004618:	d504      	bpl.n	8004624 <__sflush_r+0x7c>
 800461a:	1c42      	adds	r2, r0, #1
 800461c:	d101      	bne.n	8004622 <__sflush_r+0x7a>
 800461e:	682b      	ldr	r3, [r5, #0]
 8004620:	b903      	cbnz	r3, 8004624 <__sflush_r+0x7c>
 8004622:	6560      	str	r0, [r4, #84]	; 0x54
 8004624:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8004626:	602f      	str	r7, [r5, #0]
 8004628:	2900      	cmp	r1, #0
 800462a:	d0ca      	beq.n	80045c2 <__sflush_r+0x1a>
 800462c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8004630:	4299      	cmp	r1, r3
 8004632:	d002      	beq.n	800463a <__sflush_r+0x92>
 8004634:	4628      	mov	r0, r5
 8004636:	f000 f8fd 	bl	8004834 <_free_r>
 800463a:	2000      	movs	r0, #0
 800463c:	6360      	str	r0, [r4, #52]	; 0x34
 800463e:	e7c1      	b.n	80045c4 <__sflush_r+0x1c>
 8004640:	6a21      	ldr	r1, [r4, #32]
 8004642:	2301      	movs	r3, #1
 8004644:	4628      	mov	r0, r5
 8004646:	47b0      	blx	r6
 8004648:	1c41      	adds	r1, r0, #1
 800464a:	d1c7      	bne.n	80045dc <__sflush_r+0x34>
 800464c:	682b      	ldr	r3, [r5, #0]
 800464e:	2b00      	cmp	r3, #0
 8004650:	d0c4      	beq.n	80045dc <__sflush_r+0x34>
 8004652:	2b1d      	cmp	r3, #29
 8004654:	d001      	beq.n	800465a <__sflush_r+0xb2>
 8004656:	2b16      	cmp	r3, #22
 8004658:	d101      	bne.n	800465e <__sflush_r+0xb6>
 800465a:	602f      	str	r7, [r5, #0]
 800465c:	e7b1      	b.n	80045c2 <__sflush_r+0x1a>
 800465e:	89a3      	ldrh	r3, [r4, #12]
 8004660:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004664:	81a3      	strh	r3, [r4, #12]
 8004666:	e7ad      	b.n	80045c4 <__sflush_r+0x1c>
 8004668:	690f      	ldr	r7, [r1, #16]
 800466a:	2f00      	cmp	r7, #0
 800466c:	d0a9      	beq.n	80045c2 <__sflush_r+0x1a>
 800466e:	0793      	lsls	r3, r2, #30
 8004670:	680e      	ldr	r6, [r1, #0]
 8004672:	bf08      	it	eq
 8004674:	694b      	ldreq	r3, [r1, #20]
 8004676:	600f      	str	r7, [r1, #0]
 8004678:	bf18      	it	ne
 800467a:	2300      	movne	r3, #0
 800467c:	eba6 0807 	sub.w	r8, r6, r7
 8004680:	608b      	str	r3, [r1, #8]
 8004682:	f1b8 0f00 	cmp.w	r8, #0
 8004686:	dd9c      	ble.n	80045c2 <__sflush_r+0x1a>
 8004688:	6a21      	ldr	r1, [r4, #32]
 800468a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800468c:	4643      	mov	r3, r8
 800468e:	463a      	mov	r2, r7
 8004690:	4628      	mov	r0, r5
 8004692:	47b0      	blx	r6
 8004694:	2800      	cmp	r0, #0
 8004696:	dc06      	bgt.n	80046a6 <__sflush_r+0xfe>
 8004698:	89a3      	ldrh	r3, [r4, #12]
 800469a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800469e:	81a3      	strh	r3, [r4, #12]
 80046a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80046a4:	e78e      	b.n	80045c4 <__sflush_r+0x1c>
 80046a6:	4407      	add	r7, r0
 80046a8:	eba8 0800 	sub.w	r8, r8, r0
 80046ac:	e7e9      	b.n	8004682 <__sflush_r+0xda>
 80046ae:	bf00      	nop
 80046b0:	20400001 	.word	0x20400001

080046b4 <_fflush_r>:
 80046b4:	b538      	push	{r3, r4, r5, lr}
 80046b6:	690b      	ldr	r3, [r1, #16]
 80046b8:	4605      	mov	r5, r0
 80046ba:	460c      	mov	r4, r1
 80046bc:	b913      	cbnz	r3, 80046c4 <_fflush_r+0x10>
 80046be:	2500      	movs	r5, #0
 80046c0:	4628      	mov	r0, r5
 80046c2:	bd38      	pop	{r3, r4, r5, pc}
 80046c4:	b118      	cbz	r0, 80046ce <_fflush_r+0x1a>
 80046c6:	6983      	ldr	r3, [r0, #24]
 80046c8:	b90b      	cbnz	r3, 80046ce <_fflush_r+0x1a>
 80046ca:	f7ff fbf5 	bl	8003eb8 <__sinit>
 80046ce:	4b14      	ldr	r3, [pc, #80]	; (8004720 <_fflush_r+0x6c>)
 80046d0:	429c      	cmp	r4, r3
 80046d2:	d11b      	bne.n	800470c <_fflush_r+0x58>
 80046d4:	686c      	ldr	r4, [r5, #4]
 80046d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d0ef      	beq.n	80046be <_fflush_r+0xa>
 80046de:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80046e0:	07d0      	lsls	r0, r2, #31
 80046e2:	d404      	bmi.n	80046ee <_fflush_r+0x3a>
 80046e4:	0599      	lsls	r1, r3, #22
 80046e6:	d402      	bmi.n	80046ee <_fflush_r+0x3a>
 80046e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80046ea:	f7ff fca8 	bl	800403e <__retarget_lock_acquire_recursive>
 80046ee:	4628      	mov	r0, r5
 80046f0:	4621      	mov	r1, r4
 80046f2:	f7ff ff59 	bl	80045a8 <__sflush_r>
 80046f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80046f8:	07da      	lsls	r2, r3, #31
 80046fa:	4605      	mov	r5, r0
 80046fc:	d4e0      	bmi.n	80046c0 <_fflush_r+0xc>
 80046fe:	89a3      	ldrh	r3, [r4, #12]
 8004700:	059b      	lsls	r3, r3, #22
 8004702:	d4dd      	bmi.n	80046c0 <_fflush_r+0xc>
 8004704:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8004706:	f7ff fc9b 	bl	8004040 <__retarget_lock_release_recursive>
 800470a:	e7d9      	b.n	80046c0 <_fflush_r+0xc>
 800470c:	4b05      	ldr	r3, [pc, #20]	; (8004724 <_fflush_r+0x70>)
 800470e:	429c      	cmp	r4, r3
 8004710:	d101      	bne.n	8004716 <_fflush_r+0x62>
 8004712:	68ac      	ldr	r4, [r5, #8]
 8004714:	e7df      	b.n	80046d6 <_fflush_r+0x22>
 8004716:	4b04      	ldr	r3, [pc, #16]	; (8004728 <_fflush_r+0x74>)
 8004718:	429c      	cmp	r4, r3
 800471a:	bf08      	it	eq
 800471c:	68ec      	ldreq	r4, [r5, #12]
 800471e:	e7da      	b.n	80046d6 <_fflush_r+0x22>
 8004720:	08004a08 	.word	0x08004a08
 8004724:	08004a28 	.word	0x08004a28
 8004728:	080049e8 	.word	0x080049e8

0800472c <_lseek_r>:
 800472c:	b538      	push	{r3, r4, r5, lr}
 800472e:	4d07      	ldr	r5, [pc, #28]	; (800474c <_lseek_r+0x20>)
 8004730:	4604      	mov	r4, r0
 8004732:	4608      	mov	r0, r1
 8004734:	4611      	mov	r1, r2
 8004736:	2200      	movs	r2, #0
 8004738:	602a      	str	r2, [r5, #0]
 800473a:	461a      	mov	r2, r3
 800473c:	f7fc fa06 	bl	8000b4c <_lseek>
 8004740:	1c43      	adds	r3, r0, #1
 8004742:	d102      	bne.n	800474a <_lseek_r+0x1e>
 8004744:	682b      	ldr	r3, [r5, #0]
 8004746:	b103      	cbz	r3, 800474a <_lseek_r+0x1e>
 8004748:	6023      	str	r3, [r4, #0]
 800474a:	bd38      	pop	{r3, r4, r5, pc}
 800474c:	20004140 	.word	0x20004140

08004750 <__swhatbuf_r>:
 8004750:	b570      	push	{r4, r5, r6, lr}
 8004752:	460e      	mov	r6, r1
 8004754:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004758:	2900      	cmp	r1, #0
 800475a:	b096      	sub	sp, #88	; 0x58
 800475c:	4614      	mov	r4, r2
 800475e:	461d      	mov	r5, r3
 8004760:	da08      	bge.n	8004774 <__swhatbuf_r+0x24>
 8004762:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8004766:	2200      	movs	r2, #0
 8004768:	602a      	str	r2, [r5, #0]
 800476a:	061a      	lsls	r2, r3, #24
 800476c:	d410      	bmi.n	8004790 <__swhatbuf_r+0x40>
 800476e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004772:	e00e      	b.n	8004792 <__swhatbuf_r+0x42>
 8004774:	466a      	mov	r2, sp
 8004776:	f000 f8bb 	bl	80048f0 <_fstat_r>
 800477a:	2800      	cmp	r0, #0
 800477c:	dbf1      	blt.n	8004762 <__swhatbuf_r+0x12>
 800477e:	9a01      	ldr	r2, [sp, #4]
 8004780:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8004784:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8004788:	425a      	negs	r2, r3
 800478a:	415a      	adcs	r2, r3
 800478c:	602a      	str	r2, [r5, #0]
 800478e:	e7ee      	b.n	800476e <__swhatbuf_r+0x1e>
 8004790:	2340      	movs	r3, #64	; 0x40
 8004792:	2000      	movs	r0, #0
 8004794:	6023      	str	r3, [r4, #0]
 8004796:	b016      	add	sp, #88	; 0x58
 8004798:	bd70      	pop	{r4, r5, r6, pc}
	...

0800479c <__smakebuf_r>:
 800479c:	898b      	ldrh	r3, [r1, #12]
 800479e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80047a0:	079d      	lsls	r5, r3, #30
 80047a2:	4606      	mov	r6, r0
 80047a4:	460c      	mov	r4, r1
 80047a6:	d507      	bpl.n	80047b8 <__smakebuf_r+0x1c>
 80047a8:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80047ac:	6023      	str	r3, [r4, #0]
 80047ae:	6123      	str	r3, [r4, #16]
 80047b0:	2301      	movs	r3, #1
 80047b2:	6163      	str	r3, [r4, #20]
 80047b4:	b002      	add	sp, #8
 80047b6:	bd70      	pop	{r4, r5, r6, pc}
 80047b8:	ab01      	add	r3, sp, #4
 80047ba:	466a      	mov	r2, sp
 80047bc:	f7ff ffc8 	bl	8004750 <__swhatbuf_r>
 80047c0:	9900      	ldr	r1, [sp, #0]
 80047c2:	4605      	mov	r5, r0
 80047c4:	4630      	mov	r0, r6
 80047c6:	f7ff fc65 	bl	8004094 <_malloc_r>
 80047ca:	b948      	cbnz	r0, 80047e0 <__smakebuf_r+0x44>
 80047cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80047d0:	059a      	lsls	r2, r3, #22
 80047d2:	d4ef      	bmi.n	80047b4 <__smakebuf_r+0x18>
 80047d4:	f023 0303 	bic.w	r3, r3, #3
 80047d8:	f043 0302 	orr.w	r3, r3, #2
 80047dc:	81a3      	strh	r3, [r4, #12]
 80047de:	e7e3      	b.n	80047a8 <__smakebuf_r+0xc>
 80047e0:	4b0d      	ldr	r3, [pc, #52]	; (8004818 <__smakebuf_r+0x7c>)
 80047e2:	62b3      	str	r3, [r6, #40]	; 0x28
 80047e4:	89a3      	ldrh	r3, [r4, #12]
 80047e6:	6020      	str	r0, [r4, #0]
 80047e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80047ec:	81a3      	strh	r3, [r4, #12]
 80047ee:	9b00      	ldr	r3, [sp, #0]
 80047f0:	6163      	str	r3, [r4, #20]
 80047f2:	9b01      	ldr	r3, [sp, #4]
 80047f4:	6120      	str	r0, [r4, #16]
 80047f6:	b15b      	cbz	r3, 8004810 <__smakebuf_r+0x74>
 80047f8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80047fc:	4630      	mov	r0, r6
 80047fe:	f000 f889 	bl	8004914 <_isatty_r>
 8004802:	b128      	cbz	r0, 8004810 <__smakebuf_r+0x74>
 8004804:	89a3      	ldrh	r3, [r4, #12]
 8004806:	f023 0303 	bic.w	r3, r3, #3
 800480a:	f043 0301 	orr.w	r3, r3, #1
 800480e:	81a3      	strh	r3, [r4, #12]
 8004810:	89a0      	ldrh	r0, [r4, #12]
 8004812:	4305      	orrs	r5, r0
 8004814:	81a5      	strh	r5, [r4, #12]
 8004816:	e7cd      	b.n	80047b4 <__smakebuf_r+0x18>
 8004818:	08003e51 	.word	0x08003e51

0800481c <__malloc_lock>:
 800481c:	4801      	ldr	r0, [pc, #4]	; (8004824 <__malloc_lock+0x8>)
 800481e:	f7ff bc0e 	b.w	800403e <__retarget_lock_acquire_recursive>
 8004822:	bf00      	nop
 8004824:	20004134 	.word	0x20004134

08004828 <__malloc_unlock>:
 8004828:	4801      	ldr	r0, [pc, #4]	; (8004830 <__malloc_unlock+0x8>)
 800482a:	f7ff bc09 	b.w	8004040 <__retarget_lock_release_recursive>
 800482e:	bf00      	nop
 8004830:	20004134 	.word	0x20004134

08004834 <_free_r>:
 8004834:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8004836:	2900      	cmp	r1, #0
 8004838:	d044      	beq.n	80048c4 <_free_r+0x90>
 800483a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800483e:	9001      	str	r0, [sp, #4]
 8004840:	2b00      	cmp	r3, #0
 8004842:	f1a1 0404 	sub.w	r4, r1, #4
 8004846:	bfb8      	it	lt
 8004848:	18e4      	addlt	r4, r4, r3
 800484a:	f7ff ffe7 	bl	800481c <__malloc_lock>
 800484e:	4a1e      	ldr	r2, [pc, #120]	; (80048c8 <_free_r+0x94>)
 8004850:	9801      	ldr	r0, [sp, #4]
 8004852:	6813      	ldr	r3, [r2, #0]
 8004854:	b933      	cbnz	r3, 8004864 <_free_r+0x30>
 8004856:	6063      	str	r3, [r4, #4]
 8004858:	6014      	str	r4, [r2, #0]
 800485a:	b003      	add	sp, #12
 800485c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004860:	f7ff bfe2 	b.w	8004828 <__malloc_unlock>
 8004864:	42a3      	cmp	r3, r4
 8004866:	d908      	bls.n	800487a <_free_r+0x46>
 8004868:	6825      	ldr	r5, [r4, #0]
 800486a:	1961      	adds	r1, r4, r5
 800486c:	428b      	cmp	r3, r1
 800486e:	bf01      	itttt	eq
 8004870:	6819      	ldreq	r1, [r3, #0]
 8004872:	685b      	ldreq	r3, [r3, #4]
 8004874:	1949      	addeq	r1, r1, r5
 8004876:	6021      	streq	r1, [r4, #0]
 8004878:	e7ed      	b.n	8004856 <_free_r+0x22>
 800487a:	461a      	mov	r2, r3
 800487c:	685b      	ldr	r3, [r3, #4]
 800487e:	b10b      	cbz	r3, 8004884 <_free_r+0x50>
 8004880:	42a3      	cmp	r3, r4
 8004882:	d9fa      	bls.n	800487a <_free_r+0x46>
 8004884:	6811      	ldr	r1, [r2, #0]
 8004886:	1855      	adds	r5, r2, r1
 8004888:	42a5      	cmp	r5, r4
 800488a:	d10b      	bne.n	80048a4 <_free_r+0x70>
 800488c:	6824      	ldr	r4, [r4, #0]
 800488e:	4421      	add	r1, r4
 8004890:	1854      	adds	r4, r2, r1
 8004892:	42a3      	cmp	r3, r4
 8004894:	6011      	str	r1, [r2, #0]
 8004896:	d1e0      	bne.n	800485a <_free_r+0x26>
 8004898:	681c      	ldr	r4, [r3, #0]
 800489a:	685b      	ldr	r3, [r3, #4]
 800489c:	6053      	str	r3, [r2, #4]
 800489e:	4421      	add	r1, r4
 80048a0:	6011      	str	r1, [r2, #0]
 80048a2:	e7da      	b.n	800485a <_free_r+0x26>
 80048a4:	d902      	bls.n	80048ac <_free_r+0x78>
 80048a6:	230c      	movs	r3, #12
 80048a8:	6003      	str	r3, [r0, #0]
 80048aa:	e7d6      	b.n	800485a <_free_r+0x26>
 80048ac:	6825      	ldr	r5, [r4, #0]
 80048ae:	1961      	adds	r1, r4, r5
 80048b0:	428b      	cmp	r3, r1
 80048b2:	bf04      	itt	eq
 80048b4:	6819      	ldreq	r1, [r3, #0]
 80048b6:	685b      	ldreq	r3, [r3, #4]
 80048b8:	6063      	str	r3, [r4, #4]
 80048ba:	bf04      	itt	eq
 80048bc:	1949      	addeq	r1, r1, r5
 80048be:	6021      	streq	r1, [r4, #0]
 80048c0:	6054      	str	r4, [r2, #4]
 80048c2:	e7ca      	b.n	800485a <_free_r+0x26>
 80048c4:	b003      	add	sp, #12
 80048c6:	bd30      	pop	{r4, r5, pc}
 80048c8:	20004138 	.word	0x20004138

080048cc <_read_r>:
 80048cc:	b538      	push	{r3, r4, r5, lr}
 80048ce:	4d07      	ldr	r5, [pc, #28]	; (80048ec <_read_r+0x20>)
 80048d0:	4604      	mov	r4, r0
 80048d2:	4608      	mov	r0, r1
 80048d4:	4611      	mov	r1, r2
 80048d6:	2200      	movs	r2, #0
 80048d8:	602a      	str	r2, [r5, #0]
 80048da:	461a      	mov	r2, r3
 80048dc:	f7fc f8f2 	bl	8000ac4 <_read>
 80048e0:	1c43      	adds	r3, r0, #1
 80048e2:	d102      	bne.n	80048ea <_read_r+0x1e>
 80048e4:	682b      	ldr	r3, [r5, #0]
 80048e6:	b103      	cbz	r3, 80048ea <_read_r+0x1e>
 80048e8:	6023      	str	r3, [r4, #0]
 80048ea:	bd38      	pop	{r3, r4, r5, pc}
 80048ec:	20004140 	.word	0x20004140

080048f0 <_fstat_r>:
 80048f0:	b538      	push	{r3, r4, r5, lr}
 80048f2:	4d07      	ldr	r5, [pc, #28]	; (8004910 <_fstat_r+0x20>)
 80048f4:	2300      	movs	r3, #0
 80048f6:	4604      	mov	r4, r0
 80048f8:	4608      	mov	r0, r1
 80048fa:	4611      	mov	r1, r2
 80048fc:	602b      	str	r3, [r5, #0]
 80048fe:	f7fc f90a 	bl	8000b16 <_fstat>
 8004902:	1c43      	adds	r3, r0, #1
 8004904:	d102      	bne.n	800490c <_fstat_r+0x1c>
 8004906:	682b      	ldr	r3, [r5, #0]
 8004908:	b103      	cbz	r3, 800490c <_fstat_r+0x1c>
 800490a:	6023      	str	r3, [r4, #0]
 800490c:	bd38      	pop	{r3, r4, r5, pc}
 800490e:	bf00      	nop
 8004910:	20004140 	.word	0x20004140

08004914 <_isatty_r>:
 8004914:	b538      	push	{r3, r4, r5, lr}
 8004916:	4d06      	ldr	r5, [pc, #24]	; (8004930 <_isatty_r+0x1c>)
 8004918:	2300      	movs	r3, #0
 800491a:	4604      	mov	r4, r0
 800491c:	4608      	mov	r0, r1
 800491e:	602b      	str	r3, [r5, #0]
 8004920:	f7fc f909 	bl	8000b36 <_isatty>
 8004924:	1c43      	adds	r3, r0, #1
 8004926:	d102      	bne.n	800492e <_isatty_r+0x1a>
 8004928:	682b      	ldr	r3, [r5, #0]
 800492a:	b103      	cbz	r3, 800492e <_isatty_r+0x1a>
 800492c:	6023      	str	r3, [r4, #0]
 800492e:	bd38      	pop	{r3, r4, r5, pc}
 8004930:	20004140 	.word	0x20004140

08004934 <_init>:
 8004934:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004936:	bf00      	nop
 8004938:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800493a:	bc08      	pop	{r3}
 800493c:	469e      	mov	lr, r3
 800493e:	4770      	bx	lr

08004940 <_fini>:
 8004940:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004942:	bf00      	nop
 8004944:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004946:	bc08      	pop	{r3}
 8004948:	469e      	mov	lr, r3
 800494a:	4770      	bx	lr
