netMap,*MultiChannelAFE_TB_2,*gnd!,*cds_globals.\gnd! 
instMap,*MultiChannelAFE_TB_2,*I4,*I4
instMaster,*MultiChannelAFE_TB_2,*I4,*MultiChannel_EMG_Model_ClockGenMultiFreq_functional
instMap,*MultiChannelAFE_TB_2,*I30,*I30
instMaster,*MultiChannelAFE_TB_2,*I30,*MultiChannel_EMG_Model_Chopper_schematic
instMap,*MultiChannelAFE_TB_2,*I12,*I12
instMaster,*MultiChannelAFE_TB_2,*I12,*MultiChannel_EMG_Model_Chopper_schematic
instMap,*MultiChannelAFE_TB_2,*I34,*I34
instMaster,*MultiChannelAFE_TB_2,*I34,*MultiChannel_EMG_Model_LPF_Butter_verilogams
instMap,*MultiChannelAFE_TB_2,*I35,*I35
instMaster,*MultiChannelAFE_TB_2,*I35,*MultiChannel_EMG_Model_LPF_Butter_verilogams
instMap,*MultiChannelAFE_TB_2,*I3,*I3
instMaster,*MultiChannelAFE_TB_2,*I3,*MultiChannel_EMG_Model_FrontEnd_Amplifier_verilogams
instMap,*MultiChannelAFE_TB_2,*I74,*I74
instMaster,*MultiChannelAFE_TB_2,*I74,*MultiChannel_EMG_IMP_ChoppingTCA_DSL_imp_schematic
instMap,*MultiChannelAFE_TB_2,*I73,*I73
instMaster,*MultiChannelAFE_TB_2,*I73,*MultiChannel_EMG_IMP_ChoppingTCA_DSL_imp_schematic
cellMap,*MultiChannelAFE_TB_2,*MultiChannelAFE_TB_2,*MultiChannel_EMG_TestBench,*schematic
topMap,*MultiChannelAFE_TB_2
