$date
	Sat Oct 19 13:04:22 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Test_ControlUnit $end
$var wire 1 ! regWrite $end
$var wire 1 " memWrite $end
$var wire 1 # memRead $end
$var wire 1 $ jump $end
$var wire 2 % aluOp [1:0] $end
$var reg 4 & opcode [3:0] $end
$scope module uut $end
$var wire 4 ' opcode [3:0] $end
$var reg 2 ( aluOp [1:0] $end
$var reg 1 $ jump $end
$var reg 1 # memRead $end
$var reg 1 " memWrite $end
$var reg 1 ! regWrite $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b10 (
b0 '
b0 &
b10 %
0$
0#
0"
1!
$end
#10
b11 %
b11 (
1!
b1 &
b1 '
#20
1#
b0 %
b0 (
1!
b10 &
b10 '
#30
1"
0#
0!
b11 &
b11 '
#40
1$
0"
b100 &
b100 '
