
SW_Controller_420.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000600c  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  080062a4  080062a4  000072a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08006328  08006328  00007328  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08006330  08006330  00007330  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08006334  08006334  00007334  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000010  24000000  08006338  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000002f8  24000010  08006348  00008010  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24000308  08006348  00008308  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00008010  2**0
                  CONTENTS, READONLY
 10 .debug_info   000149e5  00000000  00000000  0000803e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000221d  00000000  00000000  0001ca23  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00000f38  00000000  00000000  0001ec40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000bce  00000000  00000000  0001fb78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00037ac7  00000000  00000000  00020746  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00012e3f  00000000  00000000  0005820d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    001670e0  00000000  00000000  0006b04c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001d212c  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000041b0  00000000  00000000  001d2170  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000006f  00000000  00000000  001d6320  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	0800628c 	.word	0x0800628c

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	0800628c 	.word	0x0800628c

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b988 	b.w	8000600 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	468e      	mov	lr, r1
 8000310:	4604      	mov	r4, r0
 8000312:	4688      	mov	r8, r1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d14a      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d962      	bls.n	80003e4 <__udivmoddi4+0xdc>
 800031e:	fab2 f682 	clz	r6, r2
 8000322:	b14e      	cbz	r6, 8000338 <__udivmoddi4+0x30>
 8000324:	f1c6 0320 	rsb	r3, r6, #32
 8000328:	fa01 f806 	lsl.w	r8, r1, r6
 800032c:	fa20 f303 	lsr.w	r3, r0, r3
 8000330:	40b7      	lsls	r7, r6
 8000332:	ea43 0808 	orr.w	r8, r3, r8
 8000336:	40b4      	lsls	r4, r6
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	fa1f fc87 	uxth.w	ip, r7
 8000340:	fbb8 f1fe 	udiv	r1, r8, lr
 8000344:	0c23      	lsrs	r3, r4, #16
 8000346:	fb0e 8811 	mls	r8, lr, r1, r8
 800034a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800034e:	fb01 f20c 	mul.w	r2, r1, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d909      	bls.n	800036a <__udivmoddi4+0x62>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f101 30ff 	add.w	r0, r1, #4294967295
 800035c:	f080 80ea 	bcs.w	8000534 <__udivmoddi4+0x22c>
 8000360:	429a      	cmp	r2, r3
 8000362:	f240 80e7 	bls.w	8000534 <__udivmoddi4+0x22c>
 8000366:	3902      	subs	r1, #2
 8000368:	443b      	add	r3, r7
 800036a:	1a9a      	subs	r2, r3, r2
 800036c:	b2a3      	uxth	r3, r4
 800036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000372:	fb0e 2210 	mls	r2, lr, r0, r2
 8000376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800037a:	fb00 fc0c 	mul.w	ip, r0, ip
 800037e:	459c      	cmp	ip, r3
 8000380:	d909      	bls.n	8000396 <__udivmoddi4+0x8e>
 8000382:	18fb      	adds	r3, r7, r3
 8000384:	f100 32ff 	add.w	r2, r0, #4294967295
 8000388:	f080 80d6 	bcs.w	8000538 <__udivmoddi4+0x230>
 800038c:	459c      	cmp	ip, r3
 800038e:	f240 80d3 	bls.w	8000538 <__udivmoddi4+0x230>
 8000392:	443b      	add	r3, r7
 8000394:	3802      	subs	r0, #2
 8000396:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800039a:	eba3 030c 	sub.w	r3, r3, ip
 800039e:	2100      	movs	r1, #0
 80003a0:	b11d      	cbz	r5, 80003aa <__udivmoddi4+0xa2>
 80003a2:	40f3      	lsrs	r3, r6
 80003a4:	2200      	movs	r2, #0
 80003a6:	e9c5 3200 	strd	r3, r2, [r5]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d905      	bls.n	80003be <__udivmoddi4+0xb6>
 80003b2:	b10d      	cbz	r5, 80003b8 <__udivmoddi4+0xb0>
 80003b4:	e9c5 0100 	strd	r0, r1, [r5]
 80003b8:	2100      	movs	r1, #0
 80003ba:	4608      	mov	r0, r1
 80003bc:	e7f5      	b.n	80003aa <__udivmoddi4+0xa2>
 80003be:	fab3 f183 	clz	r1, r3
 80003c2:	2900      	cmp	r1, #0
 80003c4:	d146      	bne.n	8000454 <__udivmoddi4+0x14c>
 80003c6:	4573      	cmp	r3, lr
 80003c8:	d302      	bcc.n	80003d0 <__udivmoddi4+0xc8>
 80003ca:	4282      	cmp	r2, r0
 80003cc:	f200 8105 	bhi.w	80005da <__udivmoddi4+0x2d2>
 80003d0:	1a84      	subs	r4, r0, r2
 80003d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003d6:	2001      	movs	r0, #1
 80003d8:	4690      	mov	r8, r2
 80003da:	2d00      	cmp	r5, #0
 80003dc:	d0e5      	beq.n	80003aa <__udivmoddi4+0xa2>
 80003de:	e9c5 4800 	strd	r4, r8, [r5]
 80003e2:	e7e2      	b.n	80003aa <__udivmoddi4+0xa2>
 80003e4:	2a00      	cmp	r2, #0
 80003e6:	f000 8090 	beq.w	800050a <__udivmoddi4+0x202>
 80003ea:	fab2 f682 	clz	r6, r2
 80003ee:	2e00      	cmp	r6, #0
 80003f0:	f040 80a4 	bne.w	800053c <__udivmoddi4+0x234>
 80003f4:	1a8a      	subs	r2, r1, r2
 80003f6:	0c03      	lsrs	r3, r0, #16
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	b280      	uxth	r0, r0
 80003fe:	b2bc      	uxth	r4, r7
 8000400:	2101      	movs	r1, #1
 8000402:	fbb2 fcfe 	udiv	ip, r2, lr
 8000406:	fb0e 221c 	mls	r2, lr, ip, r2
 800040a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800040e:	fb04 f20c 	mul.w	r2, r4, ip
 8000412:	429a      	cmp	r2, r3
 8000414:	d907      	bls.n	8000426 <__udivmoddi4+0x11e>
 8000416:	18fb      	adds	r3, r7, r3
 8000418:	f10c 38ff 	add.w	r8, ip, #4294967295
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x11c>
 800041e:	429a      	cmp	r2, r3
 8000420:	f200 80e0 	bhi.w	80005e4 <__udivmoddi4+0x2dc>
 8000424:	46c4      	mov	ip, r8
 8000426:	1a9b      	subs	r3, r3, r2
 8000428:	fbb3 f2fe 	udiv	r2, r3, lr
 800042c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000430:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000434:	fb02 f404 	mul.w	r4, r2, r4
 8000438:	429c      	cmp	r4, r3
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x144>
 800043c:	18fb      	adds	r3, r7, r3
 800043e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x142>
 8000444:	429c      	cmp	r4, r3
 8000446:	f200 80ca 	bhi.w	80005de <__udivmoddi4+0x2d6>
 800044a:	4602      	mov	r2, r0
 800044c:	1b1b      	subs	r3, r3, r4
 800044e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000452:	e7a5      	b.n	80003a0 <__udivmoddi4+0x98>
 8000454:	f1c1 0620 	rsb	r6, r1, #32
 8000458:	408b      	lsls	r3, r1
 800045a:	fa22 f706 	lsr.w	r7, r2, r6
 800045e:	431f      	orrs	r7, r3
 8000460:	fa0e f401 	lsl.w	r4, lr, r1
 8000464:	fa20 f306 	lsr.w	r3, r0, r6
 8000468:	fa2e fe06 	lsr.w	lr, lr, r6
 800046c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000470:	4323      	orrs	r3, r4
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	fa1f fc87 	uxth.w	ip, r7
 800047a:	fbbe f0f9 	udiv	r0, lr, r9
 800047e:	0c1c      	lsrs	r4, r3, #16
 8000480:	fb09 ee10 	mls	lr, r9, r0, lr
 8000484:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000488:	fb00 fe0c 	mul.w	lr, r0, ip
 800048c:	45a6      	cmp	lr, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	d909      	bls.n	80004a8 <__udivmoddi4+0x1a0>
 8000494:	193c      	adds	r4, r7, r4
 8000496:	f100 3aff 	add.w	sl, r0, #4294967295
 800049a:	f080 809c 	bcs.w	80005d6 <__udivmoddi4+0x2ce>
 800049e:	45a6      	cmp	lr, r4
 80004a0:	f240 8099 	bls.w	80005d6 <__udivmoddi4+0x2ce>
 80004a4:	3802      	subs	r0, #2
 80004a6:	443c      	add	r4, r7
 80004a8:	eba4 040e 	sub.w	r4, r4, lr
 80004ac:	fa1f fe83 	uxth.w	lr, r3
 80004b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004b4:	fb09 4413 	mls	r4, r9, r3, r4
 80004b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c0:	45a4      	cmp	ip, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x1ce>
 80004c4:	193c      	adds	r4, r7, r4
 80004c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80004ca:	f080 8082 	bcs.w	80005d2 <__udivmoddi4+0x2ca>
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d97f      	bls.n	80005d2 <__udivmoddi4+0x2ca>
 80004d2:	3b02      	subs	r3, #2
 80004d4:	443c      	add	r4, r7
 80004d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	fba0 ec02 	umull	lr, ip, r0, r2
 80004e2:	4564      	cmp	r4, ip
 80004e4:	4673      	mov	r3, lr
 80004e6:	46e1      	mov	r9, ip
 80004e8:	d362      	bcc.n	80005b0 <__udivmoddi4+0x2a8>
 80004ea:	d05f      	beq.n	80005ac <__udivmoddi4+0x2a4>
 80004ec:	b15d      	cbz	r5, 8000506 <__udivmoddi4+0x1fe>
 80004ee:	ebb8 0203 	subs.w	r2, r8, r3
 80004f2:	eb64 0409 	sbc.w	r4, r4, r9
 80004f6:	fa04 f606 	lsl.w	r6, r4, r6
 80004fa:	fa22 f301 	lsr.w	r3, r2, r1
 80004fe:	431e      	orrs	r6, r3
 8000500:	40cc      	lsrs	r4, r1
 8000502:	e9c5 6400 	strd	r6, r4, [r5]
 8000506:	2100      	movs	r1, #0
 8000508:	e74f      	b.n	80003aa <__udivmoddi4+0xa2>
 800050a:	fbb1 fcf2 	udiv	ip, r1, r2
 800050e:	0c01      	lsrs	r1, r0, #16
 8000510:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000514:	b280      	uxth	r0, r0
 8000516:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800051a:	463b      	mov	r3, r7
 800051c:	4638      	mov	r0, r7
 800051e:	463c      	mov	r4, r7
 8000520:	46b8      	mov	r8, r7
 8000522:	46be      	mov	lr, r7
 8000524:	2620      	movs	r6, #32
 8000526:	fbb1 f1f7 	udiv	r1, r1, r7
 800052a:	eba2 0208 	sub.w	r2, r2, r8
 800052e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000532:	e766      	b.n	8000402 <__udivmoddi4+0xfa>
 8000534:	4601      	mov	r1, r0
 8000536:	e718      	b.n	800036a <__udivmoddi4+0x62>
 8000538:	4610      	mov	r0, r2
 800053a:	e72c      	b.n	8000396 <__udivmoddi4+0x8e>
 800053c:	f1c6 0220 	rsb	r2, r6, #32
 8000540:	fa2e f302 	lsr.w	r3, lr, r2
 8000544:	40b7      	lsls	r7, r6
 8000546:	40b1      	lsls	r1, r6
 8000548:	fa20 f202 	lsr.w	r2, r0, r2
 800054c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000550:	430a      	orrs	r2, r1
 8000552:	fbb3 f8fe 	udiv	r8, r3, lr
 8000556:	b2bc      	uxth	r4, r7
 8000558:	fb0e 3318 	mls	r3, lr, r8, r3
 800055c:	0c11      	lsrs	r1, r2, #16
 800055e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000562:	fb08 f904 	mul.w	r9, r8, r4
 8000566:	40b0      	lsls	r0, r6
 8000568:	4589      	cmp	r9, r1
 800056a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800056e:	b280      	uxth	r0, r0
 8000570:	d93e      	bls.n	80005f0 <__udivmoddi4+0x2e8>
 8000572:	1879      	adds	r1, r7, r1
 8000574:	f108 3cff 	add.w	ip, r8, #4294967295
 8000578:	d201      	bcs.n	800057e <__udivmoddi4+0x276>
 800057a:	4589      	cmp	r9, r1
 800057c:	d81f      	bhi.n	80005be <__udivmoddi4+0x2b6>
 800057e:	eba1 0109 	sub.w	r1, r1, r9
 8000582:	fbb1 f9fe 	udiv	r9, r1, lr
 8000586:	fb09 f804 	mul.w	r8, r9, r4
 800058a:	fb0e 1119 	mls	r1, lr, r9, r1
 800058e:	b292      	uxth	r2, r2
 8000590:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000594:	4542      	cmp	r2, r8
 8000596:	d229      	bcs.n	80005ec <__udivmoddi4+0x2e4>
 8000598:	18ba      	adds	r2, r7, r2
 800059a:	f109 31ff 	add.w	r1, r9, #4294967295
 800059e:	d2c4      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a0:	4542      	cmp	r2, r8
 80005a2:	d2c2      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a4:	f1a9 0102 	sub.w	r1, r9, #2
 80005a8:	443a      	add	r2, r7
 80005aa:	e7be      	b.n	800052a <__udivmoddi4+0x222>
 80005ac:	45f0      	cmp	r8, lr
 80005ae:	d29d      	bcs.n	80004ec <__udivmoddi4+0x1e4>
 80005b0:	ebbe 0302 	subs.w	r3, lr, r2
 80005b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b8:	3801      	subs	r0, #1
 80005ba:	46e1      	mov	r9, ip
 80005bc:	e796      	b.n	80004ec <__udivmoddi4+0x1e4>
 80005be:	eba7 0909 	sub.w	r9, r7, r9
 80005c2:	4449      	add	r1, r9
 80005c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005cc:	fb09 f804 	mul.w	r8, r9, r4
 80005d0:	e7db      	b.n	800058a <__udivmoddi4+0x282>
 80005d2:	4673      	mov	r3, lr
 80005d4:	e77f      	b.n	80004d6 <__udivmoddi4+0x1ce>
 80005d6:	4650      	mov	r0, sl
 80005d8:	e766      	b.n	80004a8 <__udivmoddi4+0x1a0>
 80005da:	4608      	mov	r0, r1
 80005dc:	e6fd      	b.n	80003da <__udivmoddi4+0xd2>
 80005de:	443b      	add	r3, r7
 80005e0:	3a02      	subs	r2, #2
 80005e2:	e733      	b.n	800044c <__udivmoddi4+0x144>
 80005e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e8:	443b      	add	r3, r7
 80005ea:	e71c      	b.n	8000426 <__udivmoddi4+0x11e>
 80005ec:	4649      	mov	r1, r9
 80005ee:	e79c      	b.n	800052a <__udivmoddi4+0x222>
 80005f0:	eba1 0109 	sub.w	r1, r1, r9
 80005f4:	46c4      	mov	ip, r8
 80005f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fa:	fb09 f804 	mul.w	r8, r9, r4
 80005fe:	e7c4      	b.n	800058a <__udivmoddi4+0x282>

08000600 <__aeabi_idiv0>:
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop

08000604 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000608:	f000 fad0 	bl	8000bac <MPU_Config>

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800060c:	f000 fe0a 	bl	8001224 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000610:	f000 f80e 	bl	8000630 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000614:	f000 fa3a 	bl	8000a8c <MX_GPIO_Init>
  MX_FDCAN1_Init();
 8000618:	f000 f88c 	bl	8000734 <MX_FDCAN1_Init>
  MX_SPI4_Init();
 800061c:	f000 f8ee 	bl	80007fc <MX_SPI4_Init>
  MX_SPI6_Init();
 8000620:	f000 f942 	bl	80008a8 <MX_SPI6_Init>
  MX_USART1_UART_Init();
 8000624:	f000 f996 	bl	8000954 <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8000628:	f000 f9e0 	bl	80009ec <MX_USART2_UART_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800062c:	bf00      	nop
 800062e:	e7fd      	b.n	800062c <main+0x28>

08000630 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b09c      	sub	sp, #112	@ 0x70
 8000634:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000636:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800063a:	224c      	movs	r2, #76	@ 0x4c
 800063c:	2100      	movs	r1, #0
 800063e:	4618      	mov	r0, r3
 8000640:	f005 fdea 	bl	8006218 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000644:	1d3b      	adds	r3, r7, #4
 8000646:	2220      	movs	r2, #32
 8000648:	2100      	movs	r1, #0
 800064a:	4618      	mov	r0, r3
 800064c:	f005 fde4 	bl	8006218 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000650:	2002      	movs	r0, #2
 8000652:	f001 fd0f 	bl	8002074 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000656:	2300      	movs	r3, #0
 8000658:	603b      	str	r3, [r7, #0]
 800065a:	4b34      	ldr	r3, [pc, #208]	@ (800072c <SystemClock_Config+0xfc>)
 800065c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800065e:	4a33      	ldr	r2, [pc, #204]	@ (800072c <SystemClock_Config+0xfc>)
 8000660:	f023 0301 	bic.w	r3, r3, #1
 8000664:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8000666:	4b31      	ldr	r3, [pc, #196]	@ (800072c <SystemClock_Config+0xfc>)
 8000668:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800066a:	f003 0301 	and.w	r3, r3, #1
 800066e:	603b      	str	r3, [r7, #0]
 8000670:	4b2f      	ldr	r3, [pc, #188]	@ (8000730 <SystemClock_Config+0x100>)
 8000672:	699b      	ldr	r3, [r3, #24]
 8000674:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000678:	4a2d      	ldr	r2, [pc, #180]	@ (8000730 <SystemClock_Config+0x100>)
 800067a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800067e:	6193      	str	r3, [r2, #24]
 8000680:	4b2b      	ldr	r3, [pc, #172]	@ (8000730 <SystemClock_Config+0x100>)
 8000682:	699b      	ldr	r3, [r3, #24]
 8000684:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000688:	603b      	str	r3, [r7, #0]
 800068a:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 800068c:	bf00      	nop
 800068e:	4b28      	ldr	r3, [pc, #160]	@ (8000730 <SystemClock_Config+0x100>)
 8000690:	699b      	ldr	r3, [r3, #24]
 8000692:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000696:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800069a:	d1f8      	bne.n	800068e <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_CSI|RCC_OSCILLATORTYPE_HSI;
 800069c:	2312      	movs	r3, #18
 800069e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80006a0:	2301      	movs	r3, #1
 80006a2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006a4:	2340      	movs	r3, #64	@ 0x40
 80006a6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.CSIState = RCC_CSI_ON;
 80006a8:	2380      	movs	r3, #128	@ 0x80
 80006aa:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.CSICalibrationValue = RCC_CSICALIBRATION_DEFAULT;
 80006ac:	2320      	movs	r3, #32
 80006ae:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006b0:	2302      	movs	r3, #2
 80006b2:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_CSI;
 80006b4:	2301      	movs	r3, #1
 80006b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80006b8:	2304      	movs	r3, #4
 80006ba:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 150;
 80006bc:	2396      	movs	r3, #150	@ 0x96
 80006be:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 80006c0:	2302      	movs	r3, #2
 80006c2:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 3;
 80006c4:	2303      	movs	r3, #3
 80006c6:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 80006c8:	2302      	movs	r3, #2
 80006ca:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_0;
 80006cc:	2300      	movs	r3, #0
 80006ce:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 80006d0:	2302      	movs	r3, #2
 80006d2:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 80006d4:	2300      	movs	r3, #0
 80006d6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80006dc:	4618      	mov	r0, r3
 80006de:	f001 fd03 	bl	80020e8 <HAL_RCC_OscConfig>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d001      	beq.n	80006ec <SystemClock_Config+0xbc>
  {
    Error_Handler();
 80006e8:	f000 fa8c 	bl	8000c04 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006ec:	233f      	movs	r3, #63	@ 0x3f
 80006ee:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80006f0:	2300      	movs	r3, #0
 80006f2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 80006f4:	2300      	movs	r3, #0
 80006f6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 80006f8:	2300      	movs	r3, #0
 80006fa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 80006fc:	2300      	movs	r3, #0
 80006fe:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000700:	2340      	movs	r3, #64	@ 0x40
 8000702:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000704:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000708:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800070a:	2340      	movs	r3, #64	@ 0x40
 800070c:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800070e:	1d3b      	adds	r3, r7, #4
 8000710:	2101      	movs	r1, #1
 8000712:	4618      	mov	r0, r3
 8000714:	f002 f942 	bl	800299c <HAL_RCC_ClockConfig>
 8000718:	4603      	mov	r3, r0
 800071a:	2b00      	cmp	r3, #0
 800071c:	d001      	beq.n	8000722 <SystemClock_Config+0xf2>
  {
    Error_Handler();
 800071e:	f000 fa71 	bl	8000c04 <Error_Handler>
  }
}
 8000722:	bf00      	nop
 8000724:	3770      	adds	r7, #112	@ 0x70
 8000726:	46bd      	mov	sp, r7
 8000728:	bd80      	pop	{r7, pc}
 800072a:	bf00      	nop
 800072c:	58000400 	.word	0x58000400
 8000730:	58024800 	.word	0x58024800

08000734 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000738:	4b2e      	ldr	r3, [pc, #184]	@ (80007f4 <MX_FDCAN1_Init+0xc0>)
 800073a:	4a2f      	ldr	r2, [pc, #188]	@ (80007f8 <MX_FDCAN1_Init+0xc4>)
 800073c:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 800073e:	4b2d      	ldr	r3, [pc, #180]	@ (80007f4 <MX_FDCAN1_Init+0xc0>)
 8000740:	2200      	movs	r2, #0
 8000742:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000744:	4b2b      	ldr	r3, [pc, #172]	@ (80007f4 <MX_FDCAN1_Init+0xc0>)
 8000746:	2200      	movs	r2, #0
 8000748:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 800074a:	4b2a      	ldr	r3, [pc, #168]	@ (80007f4 <MX_FDCAN1_Init+0xc0>)
 800074c:	2200      	movs	r2, #0
 800074e:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000750:	4b28      	ldr	r3, [pc, #160]	@ (80007f4 <MX_FDCAN1_Init+0xc0>)
 8000752:	2200      	movs	r2, #0
 8000754:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000756:	4b27      	ldr	r3, [pc, #156]	@ (80007f4 <MX_FDCAN1_Init+0xc0>)
 8000758:	2200      	movs	r2, #0
 800075a:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 800075c:	4b25      	ldr	r3, [pc, #148]	@ (80007f4 <MX_FDCAN1_Init+0xc0>)
 800075e:	2210      	movs	r2, #16
 8000760:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000762:	4b24      	ldr	r3, [pc, #144]	@ (80007f4 <MX_FDCAN1_Init+0xc0>)
 8000764:	2201      	movs	r2, #1
 8000766:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 1;
 8000768:	4b22      	ldr	r3, [pc, #136]	@ (80007f4 <MX_FDCAN1_Init+0xc0>)
 800076a:	2201      	movs	r2, #1
 800076c:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 800076e:	4b21      	ldr	r3, [pc, #132]	@ (80007f4 <MX_FDCAN1_Init+0xc0>)
 8000770:	2201      	movs	r2, #1
 8000772:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000774:	4b1f      	ldr	r3, [pc, #124]	@ (80007f4 <MX_FDCAN1_Init+0xc0>)
 8000776:	2201      	movs	r2, #1
 8000778:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 800077a:	4b1e      	ldr	r3, [pc, #120]	@ (80007f4 <MX_FDCAN1_Init+0xc0>)
 800077c:	2201      	movs	r2, #1
 800077e:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000780:	4b1c      	ldr	r3, [pc, #112]	@ (80007f4 <MX_FDCAN1_Init+0xc0>)
 8000782:	2201      	movs	r2, #1
 8000784:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000786:	4b1b      	ldr	r3, [pc, #108]	@ (80007f4 <MX_FDCAN1_Init+0xc0>)
 8000788:	2201      	movs	r2, #1
 800078a:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.MessageRAMOffset = 0;
 800078c:	4b19      	ldr	r3, [pc, #100]	@ (80007f4 <MX_FDCAN1_Init+0xc0>)
 800078e:	2200      	movs	r2, #0
 8000790:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.StdFiltersNbr = 0;
 8000792:	4b18      	ldr	r3, [pc, #96]	@ (80007f4 <MX_FDCAN1_Init+0xc0>)
 8000794:	2200      	movs	r2, #0
 8000796:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000798:	4b16      	ldr	r3, [pc, #88]	@ (80007f4 <MX_FDCAN1_Init+0xc0>)
 800079a:	2200      	movs	r2, #0
 800079c:	63da      	str	r2, [r3, #60]	@ 0x3c
  hfdcan1.Init.RxFifo0ElmtsNbr = 0;
 800079e:	4b15      	ldr	r3, [pc, #84]	@ (80007f4 <MX_FDCAN1_Init+0xc0>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	641a      	str	r2, [r3, #64]	@ 0x40
  hfdcan1.Init.RxFifo0ElmtSize = FDCAN_DATA_BYTES_8;
 80007a4:	4b13      	ldr	r3, [pc, #76]	@ (80007f4 <MX_FDCAN1_Init+0xc0>)
 80007a6:	2204      	movs	r2, #4
 80007a8:	645a      	str	r2, [r3, #68]	@ 0x44
  hfdcan1.Init.RxFifo1ElmtsNbr = 0;
 80007aa:	4b12      	ldr	r3, [pc, #72]	@ (80007f4 <MX_FDCAN1_Init+0xc0>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	649a      	str	r2, [r3, #72]	@ 0x48
  hfdcan1.Init.RxFifo1ElmtSize = FDCAN_DATA_BYTES_8;
 80007b0:	4b10      	ldr	r3, [pc, #64]	@ (80007f4 <MX_FDCAN1_Init+0xc0>)
 80007b2:	2204      	movs	r2, #4
 80007b4:	64da      	str	r2, [r3, #76]	@ 0x4c
  hfdcan1.Init.RxBuffersNbr = 0;
 80007b6:	4b0f      	ldr	r3, [pc, #60]	@ (80007f4 <MX_FDCAN1_Init+0xc0>)
 80007b8:	2200      	movs	r2, #0
 80007ba:	651a      	str	r2, [r3, #80]	@ 0x50
  hfdcan1.Init.RxBufferSize = FDCAN_DATA_BYTES_8;
 80007bc:	4b0d      	ldr	r3, [pc, #52]	@ (80007f4 <MX_FDCAN1_Init+0xc0>)
 80007be:	2204      	movs	r2, #4
 80007c0:	655a      	str	r2, [r3, #84]	@ 0x54
  hfdcan1.Init.TxEventsNbr = 0;
 80007c2:	4b0c      	ldr	r3, [pc, #48]	@ (80007f4 <MX_FDCAN1_Init+0xc0>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	659a      	str	r2, [r3, #88]	@ 0x58
  hfdcan1.Init.TxBuffersNbr = 0;
 80007c8:	4b0a      	ldr	r3, [pc, #40]	@ (80007f4 <MX_FDCAN1_Init+0xc0>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	65da      	str	r2, [r3, #92]	@ 0x5c
  hfdcan1.Init.TxFifoQueueElmtsNbr = 0;
 80007ce:	4b09      	ldr	r3, [pc, #36]	@ (80007f4 <MX_FDCAN1_Init+0xc0>)
 80007d0:	2200      	movs	r2, #0
 80007d2:	661a      	str	r2, [r3, #96]	@ 0x60
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 80007d4:	4b07      	ldr	r3, [pc, #28]	@ (80007f4 <MX_FDCAN1_Init+0xc0>)
 80007d6:	2200      	movs	r2, #0
 80007d8:	665a      	str	r2, [r3, #100]	@ 0x64
  hfdcan1.Init.TxElmtSize = FDCAN_DATA_BYTES_8;
 80007da:	4b06      	ldr	r3, [pc, #24]	@ (80007f4 <MX_FDCAN1_Init+0xc0>)
 80007dc:	2204      	movs	r2, #4
 80007de:	669a      	str	r2, [r3, #104]	@ 0x68
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 80007e0:	4804      	ldr	r0, [pc, #16]	@ (80007f4 <MX_FDCAN1_Init+0xc0>)
 80007e2:	f000 ff19 	bl	8001618 <HAL_FDCAN_Init>
 80007e6:	4603      	mov	r3, r0
 80007e8:	2b00      	cmp	r3, #0
 80007ea:	d001      	beq.n	80007f0 <MX_FDCAN1_Init+0xbc>
  {
    Error_Handler();
 80007ec:	f000 fa0a 	bl	8000c04 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 80007f0:	bf00      	nop
 80007f2:	bd80      	pop	{r7, pc}
 80007f4:	2400002c 	.word	0x2400002c
 80007f8:	4000a000 	.word	0x4000a000

080007fc <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8000800:	4b27      	ldr	r3, [pc, #156]	@ (80008a0 <MX_SPI4_Init+0xa4>)
 8000802:	4a28      	ldr	r2, [pc, #160]	@ (80008a4 <MX_SPI4_Init+0xa8>)
 8000804:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8000806:	4b26      	ldr	r3, [pc, #152]	@ (80008a0 <MX_SPI4_Init+0xa4>)
 8000808:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 800080c:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 800080e:	4b24      	ldr	r3, [pc, #144]	@ (80008a0 <MX_SPI4_Init+0xa4>)
 8000810:	2200      	movs	r2, #0
 8000812:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8000814:	4b22      	ldr	r3, [pc, #136]	@ (80008a0 <MX_SPI4_Init+0xa4>)
 8000816:	2207      	movs	r2, #7
 8000818:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 800081a:	4b21      	ldr	r3, [pc, #132]	@ (80008a0 <MX_SPI4_Init+0xa4>)
 800081c:	2200      	movs	r2, #0
 800081e:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000820:	4b1f      	ldr	r3, [pc, #124]	@ (80008a0 <MX_SPI4_Init+0xa4>)
 8000822:	2200      	movs	r2, #0
 8000824:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8000826:	4b1e      	ldr	r3, [pc, #120]	@ (80008a0 <MX_SPI4_Init+0xa4>)
 8000828:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 800082c:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800082e:	4b1c      	ldr	r3, [pc, #112]	@ (80008a0 <MX_SPI4_Init+0xa4>)
 8000830:	2200      	movs	r2, #0
 8000832:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000834:	4b1a      	ldr	r3, [pc, #104]	@ (80008a0 <MX_SPI4_Init+0xa4>)
 8000836:	2200      	movs	r2, #0
 8000838:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 800083a:	4b19      	ldr	r3, [pc, #100]	@ (80008a0 <MX_SPI4_Init+0xa4>)
 800083c:	2200      	movs	r2, #0
 800083e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000840:	4b17      	ldr	r3, [pc, #92]	@ (80008a0 <MX_SPI4_Init+0xa4>)
 8000842:	2200      	movs	r2, #0
 8000844:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi4.Init.CRCPolynomial = 0x0;
 8000846:	4b16      	ldr	r3, [pc, #88]	@ (80008a0 <MX_SPI4_Init+0xa4>)
 8000848:	2200      	movs	r2, #0
 800084a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi4.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 800084c:	4b14      	ldr	r3, [pc, #80]	@ (80008a0 <MX_SPI4_Init+0xa4>)
 800084e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000852:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi4.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000854:	4b12      	ldr	r3, [pc, #72]	@ (80008a0 <MX_SPI4_Init+0xa4>)
 8000856:	2200      	movs	r2, #0
 8000858:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi4.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 800085a:	4b11      	ldr	r3, [pc, #68]	@ (80008a0 <MX_SPI4_Init+0xa4>)
 800085c:	2200      	movs	r2, #0
 800085e:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi4.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000860:	4b0f      	ldr	r3, [pc, #60]	@ (80008a0 <MX_SPI4_Init+0xa4>)
 8000862:	2200      	movs	r2, #0
 8000864:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi4.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000866:	4b0e      	ldr	r3, [pc, #56]	@ (80008a0 <MX_SPI4_Init+0xa4>)
 8000868:	2200      	movs	r2, #0
 800086a:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi4.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 800086c:	4b0c      	ldr	r3, [pc, #48]	@ (80008a0 <MX_SPI4_Init+0xa4>)
 800086e:	2200      	movs	r2, #0
 8000870:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi4.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 8000872:	4b0b      	ldr	r3, [pc, #44]	@ (80008a0 <MX_SPI4_Init+0xa4>)
 8000874:	2200      	movs	r2, #0
 8000876:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi4.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000878:	4b09      	ldr	r3, [pc, #36]	@ (80008a0 <MX_SPI4_Init+0xa4>)
 800087a:	2200      	movs	r2, #0
 800087c:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi4.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800087e:	4b08      	ldr	r3, [pc, #32]	@ (80008a0 <MX_SPI4_Init+0xa4>)
 8000880:	2200      	movs	r2, #0
 8000882:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi4.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000884:	4b06      	ldr	r3, [pc, #24]	@ (80008a0 <MX_SPI4_Init+0xa4>)
 8000886:	2200      	movs	r2, #0
 8000888:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 800088a:	4805      	ldr	r0, [pc, #20]	@ (80008a0 <MX_SPI4_Init+0xa4>)
 800088c:	f004 fa3e 	bl	8004d0c <HAL_SPI_Init>
 8000890:	4603      	mov	r3, r0
 8000892:	2b00      	cmp	r3, #0
 8000894:	d001      	beq.n	800089a <MX_SPI4_Init+0x9e>
  {
    Error_Handler();
 8000896:	f000 f9b5 	bl	8000c04 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 800089a:	bf00      	nop
 800089c:	bd80      	pop	{r7, pc}
 800089e:	bf00      	nop
 80008a0:	240000cc 	.word	0x240000cc
 80008a4:	40013400 	.word	0x40013400

080008a8 <MX_SPI6_Init>:
  * @brief SPI6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI6_Init(void)
{
 80008a8:	b580      	push	{r7, lr}
 80008aa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI6_Init 1 */

  /* USER CODE END SPI6_Init 1 */
  /* SPI6 parameter configuration*/
  hspi6.Instance = SPI6;
 80008ac:	4b27      	ldr	r3, [pc, #156]	@ (800094c <MX_SPI6_Init+0xa4>)
 80008ae:	4a28      	ldr	r2, [pc, #160]	@ (8000950 <MX_SPI6_Init+0xa8>)
 80008b0:	601a      	str	r2, [r3, #0]
  hspi6.Init.Mode = SPI_MODE_MASTER;
 80008b2:	4b26      	ldr	r3, [pc, #152]	@ (800094c <MX_SPI6_Init+0xa4>)
 80008b4:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 80008b8:	605a      	str	r2, [r3, #4]
  hspi6.Init.Direction = SPI_DIRECTION_2LINES;
 80008ba:	4b24      	ldr	r3, [pc, #144]	@ (800094c <MX_SPI6_Init+0xa4>)
 80008bc:	2200      	movs	r2, #0
 80008be:	609a      	str	r2, [r3, #8]
  hspi6.Init.DataSize = SPI_DATASIZE_4BIT;
 80008c0:	4b22      	ldr	r3, [pc, #136]	@ (800094c <MX_SPI6_Init+0xa4>)
 80008c2:	2203      	movs	r2, #3
 80008c4:	60da      	str	r2, [r3, #12]
  hspi6.Init.CLKPolarity = SPI_POLARITY_LOW;
 80008c6:	4b21      	ldr	r3, [pc, #132]	@ (800094c <MX_SPI6_Init+0xa4>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	611a      	str	r2, [r3, #16]
  hspi6.Init.CLKPhase = SPI_PHASE_1EDGE;
 80008cc:	4b1f      	ldr	r3, [pc, #124]	@ (800094c <MX_SPI6_Init+0xa4>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	615a      	str	r2, [r3, #20]
  hspi6.Init.NSS = SPI_NSS_SOFT;
 80008d2:	4b1e      	ldr	r3, [pc, #120]	@ (800094c <MX_SPI6_Init+0xa4>)
 80008d4:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80008d8:	619a      	str	r2, [r3, #24]
  hspi6.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80008da:	4b1c      	ldr	r3, [pc, #112]	@ (800094c <MX_SPI6_Init+0xa4>)
 80008dc:	2200      	movs	r2, #0
 80008de:	61da      	str	r2, [r3, #28]
  hspi6.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80008e0:	4b1a      	ldr	r3, [pc, #104]	@ (800094c <MX_SPI6_Init+0xa4>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	621a      	str	r2, [r3, #32]
  hspi6.Init.TIMode = SPI_TIMODE_DISABLE;
 80008e6:	4b19      	ldr	r3, [pc, #100]	@ (800094c <MX_SPI6_Init+0xa4>)
 80008e8:	2200      	movs	r2, #0
 80008ea:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi6.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80008ec:	4b17      	ldr	r3, [pc, #92]	@ (800094c <MX_SPI6_Init+0xa4>)
 80008ee:	2200      	movs	r2, #0
 80008f0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi6.Init.CRCPolynomial = 0x0;
 80008f2:	4b16      	ldr	r3, [pc, #88]	@ (800094c <MX_SPI6_Init+0xa4>)
 80008f4:	2200      	movs	r2, #0
 80008f6:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi6.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80008f8:	4b14      	ldr	r3, [pc, #80]	@ (800094c <MX_SPI6_Init+0xa4>)
 80008fa:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80008fe:	635a      	str	r2, [r3, #52]	@ 0x34
  hspi6.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 8000900:	4b12      	ldr	r3, [pc, #72]	@ (800094c <MX_SPI6_Init+0xa4>)
 8000902:	2200      	movs	r2, #0
 8000904:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi6.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 8000906:	4b11      	ldr	r3, [pc, #68]	@ (800094c <MX_SPI6_Init+0xa4>)
 8000908:	2200      	movs	r2, #0
 800090a:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi6.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 800090c:	4b0f      	ldr	r3, [pc, #60]	@ (800094c <MX_SPI6_Init+0xa4>)
 800090e:	2200      	movs	r2, #0
 8000910:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi6.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 8000912:	4b0e      	ldr	r3, [pc, #56]	@ (800094c <MX_SPI6_Init+0xa4>)
 8000914:	2200      	movs	r2, #0
 8000916:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi6.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 8000918:	4b0c      	ldr	r3, [pc, #48]	@ (800094c <MX_SPI6_Init+0xa4>)
 800091a:	2200      	movs	r2, #0
 800091c:	649a      	str	r2, [r3, #72]	@ 0x48
  hspi6.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 800091e:	4b0b      	ldr	r3, [pc, #44]	@ (800094c <MX_SPI6_Init+0xa4>)
 8000920:	2200      	movs	r2, #0
 8000922:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi6.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 8000924:	4b09      	ldr	r3, [pc, #36]	@ (800094c <MX_SPI6_Init+0xa4>)
 8000926:	2200      	movs	r2, #0
 8000928:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi6.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 800092a:	4b08      	ldr	r3, [pc, #32]	@ (800094c <MX_SPI6_Init+0xa4>)
 800092c:	2200      	movs	r2, #0
 800092e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi6.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 8000930:	4b06      	ldr	r3, [pc, #24]	@ (800094c <MX_SPI6_Init+0xa4>)
 8000932:	2200      	movs	r2, #0
 8000934:	659a      	str	r2, [r3, #88]	@ 0x58
  if (HAL_SPI_Init(&hspi6) != HAL_OK)
 8000936:	4805      	ldr	r0, [pc, #20]	@ (800094c <MX_SPI6_Init+0xa4>)
 8000938:	f004 f9e8 	bl	8004d0c <HAL_SPI_Init>
 800093c:	4603      	mov	r3, r0
 800093e:	2b00      	cmp	r3, #0
 8000940:	d001      	beq.n	8000946 <MX_SPI6_Init+0x9e>
  {
    Error_Handler();
 8000942:	f000 f95f 	bl	8000c04 <Error_Handler>
  }
  /* USER CODE BEGIN SPI6_Init 2 */

  /* USER CODE END SPI6_Init 2 */

}
 8000946:	bf00      	nop
 8000948:	bd80      	pop	{r7, pc}
 800094a:	bf00      	nop
 800094c:	24000154 	.word	0x24000154
 8000950:	58001400 	.word	0x58001400

08000954 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000954:	b580      	push	{r7, lr}
 8000956:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000958:	4b22      	ldr	r3, [pc, #136]	@ (80009e4 <MX_USART1_UART_Init+0x90>)
 800095a:	4a23      	ldr	r2, [pc, #140]	@ (80009e8 <MX_USART1_UART_Init+0x94>)
 800095c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800095e:	4b21      	ldr	r3, [pc, #132]	@ (80009e4 <MX_USART1_UART_Init+0x90>)
 8000960:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000964:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000966:	4b1f      	ldr	r3, [pc, #124]	@ (80009e4 <MX_USART1_UART_Init+0x90>)
 8000968:	2200      	movs	r2, #0
 800096a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800096c:	4b1d      	ldr	r3, [pc, #116]	@ (80009e4 <MX_USART1_UART_Init+0x90>)
 800096e:	2200      	movs	r2, #0
 8000970:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000972:	4b1c      	ldr	r3, [pc, #112]	@ (80009e4 <MX_USART1_UART_Init+0x90>)
 8000974:	2200      	movs	r2, #0
 8000976:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000978:	4b1a      	ldr	r3, [pc, #104]	@ (80009e4 <MX_USART1_UART_Init+0x90>)
 800097a:	220c      	movs	r2, #12
 800097c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800097e:	4b19      	ldr	r3, [pc, #100]	@ (80009e4 <MX_USART1_UART_Init+0x90>)
 8000980:	2200      	movs	r2, #0
 8000982:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000984:	4b17      	ldr	r3, [pc, #92]	@ (80009e4 <MX_USART1_UART_Init+0x90>)
 8000986:	2200      	movs	r2, #0
 8000988:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800098a:	4b16      	ldr	r3, [pc, #88]	@ (80009e4 <MX_USART1_UART_Init+0x90>)
 800098c:	2200      	movs	r2, #0
 800098e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000990:	4b14      	ldr	r3, [pc, #80]	@ (80009e4 <MX_USART1_UART_Init+0x90>)
 8000992:	2200      	movs	r2, #0
 8000994:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000996:	4b13      	ldr	r3, [pc, #76]	@ (80009e4 <MX_USART1_UART_Init+0x90>)
 8000998:	2200      	movs	r2, #0
 800099a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800099c:	4811      	ldr	r0, [pc, #68]	@ (80009e4 <MX_USART1_UART_Init+0x90>)
 800099e:	f004 faf4 	bl	8004f8a <HAL_UART_Init>
 80009a2:	4603      	mov	r3, r0
 80009a4:	2b00      	cmp	r3, #0
 80009a6:	d001      	beq.n	80009ac <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80009a8:	f000 f92c 	bl	8000c04 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009ac:	2100      	movs	r1, #0
 80009ae:	480d      	ldr	r0, [pc, #52]	@ (80009e4 <MX_USART1_UART_Init+0x90>)
 80009b0:	f005 fb67 	bl	8006082 <HAL_UARTEx_SetTxFifoThreshold>
 80009b4:	4603      	mov	r3, r0
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d001      	beq.n	80009be <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80009ba:	f000 f923 	bl	8000c04 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009be:	2100      	movs	r1, #0
 80009c0:	4808      	ldr	r0, [pc, #32]	@ (80009e4 <MX_USART1_UART_Init+0x90>)
 80009c2:	f005 fb9c 	bl	80060fe <HAL_UARTEx_SetRxFifoThreshold>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d001      	beq.n	80009d0 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80009cc:	f000 f91a 	bl	8000c04 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80009d0:	4804      	ldr	r0, [pc, #16]	@ (80009e4 <MX_USART1_UART_Init+0x90>)
 80009d2:	f005 fb1d 	bl	8006010 <HAL_UARTEx_DisableFifoMode>
 80009d6:	4603      	mov	r3, r0
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d001      	beq.n	80009e0 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80009dc:	f000 f912 	bl	8000c04 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80009e0:	bf00      	nop
 80009e2:	bd80      	pop	{r7, pc}
 80009e4:	240001dc 	.word	0x240001dc
 80009e8:	40011000 	.word	0x40011000

080009ec <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80009f0:	4b24      	ldr	r3, [pc, #144]	@ (8000a84 <MX_USART2_UART_Init+0x98>)
 80009f2:	4a25      	ldr	r2, [pc, #148]	@ (8000a88 <MX_USART2_UART_Init+0x9c>)
 80009f4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80009f6:	4b23      	ldr	r3, [pc, #140]	@ (8000a84 <MX_USART2_UART_Init+0x98>)
 80009f8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009fc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009fe:	4b21      	ldr	r3, [pc, #132]	@ (8000a84 <MX_USART2_UART_Init+0x98>)
 8000a00:	2200      	movs	r2, #0
 8000a02:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a04:	4b1f      	ldr	r3, [pc, #124]	@ (8000a84 <MX_USART2_UART_Init+0x98>)
 8000a06:	2200      	movs	r2, #0
 8000a08:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a0a:	4b1e      	ldr	r3, [pc, #120]	@ (8000a84 <MX_USART2_UART_Init+0x98>)
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a10:	4b1c      	ldr	r3, [pc, #112]	@ (8000a84 <MX_USART2_UART_Init+0x98>)
 8000a12:	220c      	movs	r2, #12
 8000a14:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a16:	4b1b      	ldr	r3, [pc, #108]	@ (8000a84 <MX_USART2_UART_Init+0x98>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a1c:	4b19      	ldr	r3, [pc, #100]	@ (8000a84 <MX_USART2_UART_Init+0x98>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a22:	4b18      	ldr	r3, [pc, #96]	@ (8000a84 <MX_USART2_UART_Init+0x98>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a28:	4b16      	ldr	r3, [pc, #88]	@ (8000a84 <MX_USART2_UART_Init+0x98>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a2e:	4b15      	ldr	r3, [pc, #84]	@ (8000a84 <MX_USART2_UART_Init+0x98>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RS485Ex_Init(&huart2, UART_DE_POLARITY_HIGH, 0, 0) != HAL_OK)
 8000a34:	2300      	movs	r3, #0
 8000a36:	2200      	movs	r2, #0
 8000a38:	2100      	movs	r1, #0
 8000a3a:	4812      	ldr	r0, [pc, #72]	@ (8000a84 <MX_USART2_UART_Init+0x98>)
 8000a3c:	f005 fa7e 	bl	8005f3c <HAL_RS485Ex_Init>
 8000a40:	4603      	mov	r3, r0
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d001      	beq.n	8000a4a <MX_USART2_UART_Init+0x5e>
  {
    Error_Handler();
 8000a46:	f000 f8dd 	bl	8000c04 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a4a:	2100      	movs	r1, #0
 8000a4c:	480d      	ldr	r0, [pc, #52]	@ (8000a84 <MX_USART2_UART_Init+0x98>)
 8000a4e:	f005 fb18 	bl	8006082 <HAL_UARTEx_SetTxFifoThreshold>
 8000a52:	4603      	mov	r3, r0
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d001      	beq.n	8000a5c <MX_USART2_UART_Init+0x70>
  {
    Error_Handler();
 8000a58:	f000 f8d4 	bl	8000c04 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a5c:	2100      	movs	r1, #0
 8000a5e:	4809      	ldr	r0, [pc, #36]	@ (8000a84 <MX_USART2_UART_Init+0x98>)
 8000a60:	f005 fb4d 	bl	80060fe <HAL_UARTEx_SetRxFifoThreshold>
 8000a64:	4603      	mov	r3, r0
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d001      	beq.n	8000a6e <MX_USART2_UART_Init+0x82>
  {
    Error_Handler();
 8000a6a:	f000 f8cb 	bl	8000c04 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000a6e:	4805      	ldr	r0, [pc, #20]	@ (8000a84 <MX_USART2_UART_Init+0x98>)
 8000a70:	f005 face 	bl	8006010 <HAL_UARTEx_DisableFifoMode>
 8000a74:	4603      	mov	r3, r0
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d001      	beq.n	8000a7e <MX_USART2_UART_Init+0x92>
  {
    Error_Handler();
 8000a7a:	f000 f8c3 	bl	8000c04 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a7e:	bf00      	nop
 8000a80:	bd80      	pop	{r7, pc}
 8000a82:	bf00      	nop
 8000a84:	24000270 	.word	0x24000270
 8000a88:	40004400 	.word	0x40004400

08000a8c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b08c      	sub	sp, #48	@ 0x30
 8000a90:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a92:	f107 031c 	add.w	r3, r7, #28
 8000a96:	2200      	movs	r2, #0
 8000a98:	601a      	str	r2, [r3, #0]
 8000a9a:	605a      	str	r2, [r3, #4]
 8000a9c:	609a      	str	r2, [r3, #8]
 8000a9e:	60da      	str	r2, [r3, #12]
 8000aa0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000aa2:	4b40      	ldr	r3, [pc, #256]	@ (8000ba4 <MX_GPIO_Init+0x118>)
 8000aa4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000aa8:	4a3e      	ldr	r2, [pc, #248]	@ (8000ba4 <MX_GPIO_Init+0x118>)
 8000aaa:	f043 0310 	orr.w	r3, r3, #16
 8000aae:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ab2:	4b3c      	ldr	r3, [pc, #240]	@ (8000ba4 <MX_GPIO_Init+0x118>)
 8000ab4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ab8:	f003 0310 	and.w	r3, r3, #16
 8000abc:	61bb      	str	r3, [r7, #24]
 8000abe:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ac0:	4b38      	ldr	r3, [pc, #224]	@ (8000ba4 <MX_GPIO_Init+0x118>)
 8000ac2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ac6:	4a37      	ldr	r2, [pc, #220]	@ (8000ba4 <MX_GPIO_Init+0x118>)
 8000ac8:	f043 0304 	orr.w	r3, r3, #4
 8000acc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000ad0:	4b34      	ldr	r3, [pc, #208]	@ (8000ba4 <MX_GPIO_Init+0x118>)
 8000ad2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ad6:	f003 0304 	and.w	r3, r3, #4
 8000ada:	617b      	str	r3, [r7, #20]
 8000adc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000ade:	4b31      	ldr	r3, [pc, #196]	@ (8000ba4 <MX_GPIO_Init+0x118>)
 8000ae0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000ae4:	4a2f      	ldr	r2, [pc, #188]	@ (8000ba4 <MX_GPIO_Init+0x118>)
 8000ae6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000aea:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000aee:	4b2d      	ldr	r3, [pc, #180]	@ (8000ba4 <MX_GPIO_Init+0x118>)
 8000af0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000af4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000af8:	613b      	str	r3, [r7, #16]
 8000afa:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000afc:	4b29      	ldr	r3, [pc, #164]	@ (8000ba4 <MX_GPIO_Init+0x118>)
 8000afe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b02:	4a28      	ldr	r2, [pc, #160]	@ (8000ba4 <MX_GPIO_Init+0x118>)
 8000b04:	f043 0302 	orr.w	r3, r3, #2
 8000b08:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b0c:	4b25      	ldr	r3, [pc, #148]	@ (8000ba4 <MX_GPIO_Init+0x118>)
 8000b0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b12:	f003 0302 	and.w	r3, r3, #2
 8000b16:	60fb      	str	r3, [r7, #12]
 8000b18:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b1a:	4b22      	ldr	r3, [pc, #136]	@ (8000ba4 <MX_GPIO_Init+0x118>)
 8000b1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b20:	4a20      	ldr	r2, [pc, #128]	@ (8000ba4 <MX_GPIO_Init+0x118>)
 8000b22:	f043 0301 	orr.w	r3, r3, #1
 8000b26:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b2a:	4b1e      	ldr	r3, [pc, #120]	@ (8000ba4 <MX_GPIO_Init+0x118>)
 8000b2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b30:	f003 0301 	and.w	r3, r3, #1
 8000b34:	60bb      	str	r3, [r7, #8]
 8000b36:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b38:	4b1a      	ldr	r3, [pc, #104]	@ (8000ba4 <MX_GPIO_Init+0x118>)
 8000b3a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b3e:	4a19      	ldr	r2, [pc, #100]	@ (8000ba4 <MX_GPIO_Init+0x118>)
 8000b40:	f043 0308 	orr.w	r3, r3, #8
 8000b44:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b48:	4b16      	ldr	r3, [pc, #88]	@ (8000ba4 <MX_GPIO_Init+0x118>)
 8000b4a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b4e:	f003 0308 	and.w	r3, r3, #8
 8000b52:	607b      	str	r3, [r7, #4]
 8000b54:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000b56:	4b13      	ldr	r3, [pc, #76]	@ (8000ba4 <MX_GPIO_Init+0x118>)
 8000b58:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b5c:	4a11      	ldr	r2, [pc, #68]	@ (8000ba4 <MX_GPIO_Init+0x118>)
 8000b5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000b62:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b66:	4b0f      	ldr	r3, [pc, #60]	@ (8000ba4 <MX_GPIO_Init+0x118>)
 8000b68:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b6c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000b70:	603b      	str	r3, [r7, #0]
 8000b72:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_1|GPIO_PIN_2, GPIO_PIN_RESET);
 8000b74:	2200      	movs	r2, #0
 8000b76:	2106      	movs	r1, #6
 8000b78:	480b      	ldr	r0, [pc, #44]	@ (8000ba8 <MX_GPIO_Init+0x11c>)
 8000b7a:	f001 fa61 	bl	8002040 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PD1 PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8000b7e:	2306      	movs	r3, #6
 8000b80:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b82:	2301      	movs	r3, #1
 8000b84:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b86:	2300      	movs	r3, #0
 8000b88:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b8a:	2300      	movs	r3, #0
 8000b8c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000b8e:	f107 031c 	add.w	r3, r7, #28
 8000b92:	4619      	mov	r1, r3
 8000b94:	4804      	ldr	r0, [pc, #16]	@ (8000ba8 <MX_GPIO_Init+0x11c>)
 8000b96:	f001 f8a3 	bl	8001ce0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000b9a:	bf00      	nop
 8000b9c:	3730      	adds	r7, #48	@ 0x30
 8000b9e:	46bd      	mov	sp, r7
 8000ba0:	bd80      	pop	{r7, pc}
 8000ba2:	bf00      	nop
 8000ba4:	58024400 	.word	0x58024400
 8000ba8:	58020c00 	.word	0x58020c00

08000bac <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b084      	sub	sp, #16
 8000bb0:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000bb2:	463b      	mov	r3, r7
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	601a      	str	r2, [r3, #0]
 8000bb8:	605a      	str	r2, [r3, #4]
 8000bba:	609a      	str	r2, [r3, #8]
 8000bbc:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000bbe:	f000 fcb3 	bl	8001528 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000bc2:	2301      	movs	r3, #1
 8000bc4:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000bce:	231f      	movs	r3, #31
 8000bd0:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000bd2:	2387      	movs	r3, #135	@ 0x87
 8000bd4:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000bd6:	2300      	movs	r3, #0
 8000bd8:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000bda:	2300      	movs	r3, #0
 8000bdc:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000bde:	2301      	movs	r3, #1
 8000be0:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000be2:	2301      	movs	r3, #1
 8000be4:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000be6:	2300      	movs	r3, #0
 8000be8:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000bea:	2300      	movs	r3, #0
 8000bec:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000bee:	463b      	mov	r3, r7
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	f000 fcd1 	bl	8001598 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000bf6:	2004      	movs	r0, #4
 8000bf8:	f000 fcae 	bl	8001558 <HAL_MPU_Enable>

}
 8000bfc:	bf00      	nop
 8000bfe:	3710      	adds	r7, #16
 8000c00:	46bd      	mov	sp, r7
 8000c02:	bd80      	pop	{r7, pc}

08000c04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c08:	b672      	cpsid	i
}
 8000c0a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c0c:	bf00      	nop
 8000c0e:	e7fd      	b.n	8000c0c <Error_Handler+0x8>

08000c10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	b083      	sub	sp, #12
 8000c14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c16:	4b0a      	ldr	r3, [pc, #40]	@ (8000c40 <HAL_MspInit+0x30>)
 8000c18:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000c1c:	4a08      	ldr	r2, [pc, #32]	@ (8000c40 <HAL_MspInit+0x30>)
 8000c1e:	f043 0302 	orr.w	r3, r3, #2
 8000c22:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000c26:	4b06      	ldr	r3, [pc, #24]	@ (8000c40 <HAL_MspInit+0x30>)
 8000c28:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000c2c:	f003 0302 	and.w	r3, r3, #2
 8000c30:	607b      	str	r3, [r7, #4]
 8000c32:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c34:	bf00      	nop
 8000c36:	370c      	adds	r7, #12
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3e:	4770      	bx	lr
 8000c40:	58024400 	.word	0x58024400

08000c44 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b0ba      	sub	sp, #232	@ 0xe8
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000c4c:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000c50:	2200      	movs	r2, #0
 8000c52:	601a      	str	r2, [r3, #0]
 8000c54:	605a      	str	r2, [r3, #4]
 8000c56:	609a      	str	r2, [r3, #8]
 8000c58:	60da      	str	r2, [r3, #12]
 8000c5a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000c5c:	f107 0310 	add.w	r3, r7, #16
 8000c60:	22c0      	movs	r2, #192	@ 0xc0
 8000c62:	2100      	movs	r1, #0
 8000c64:	4618      	mov	r0, r3
 8000c66:	f005 fad7 	bl	8006218 <memset>
  if(hfdcan->Instance==FDCAN1)
 8000c6a:	687b      	ldr	r3, [r7, #4]
 8000c6c:	681b      	ldr	r3, [r3, #0]
 8000c6e:	4a27      	ldr	r2, [pc, #156]	@ (8000d0c <HAL_FDCAN_MspInit+0xc8>)
 8000c70:	4293      	cmp	r3, r2
 8000c72:	d147      	bne.n	8000d04 <HAL_FDCAN_MspInit+0xc0>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_FDCAN;
 8000c74:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000c78:	f04f 0300 	mov.w	r3, #0
 8000c7c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 8000c80:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000c84:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000c88:	f107 0310 	add.w	r3, r7, #16
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	f002 fa11 	bl	80030b4 <HAL_RCCEx_PeriphCLKConfig>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d001      	beq.n	8000c9c <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 8000c98:	f7ff ffb4 	bl	8000c04 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 8000c9c:	4b1c      	ldr	r3, [pc, #112]	@ (8000d10 <HAL_FDCAN_MspInit+0xcc>)
 8000c9e:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000ca2:	4a1b      	ldr	r2, [pc, #108]	@ (8000d10 <HAL_FDCAN_MspInit+0xcc>)
 8000ca4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ca8:	f8c2 30ec 	str.w	r3, [r2, #236]	@ 0xec
 8000cac:	4b18      	ldr	r3, [pc, #96]	@ (8000d10 <HAL_FDCAN_MspInit+0xcc>)
 8000cae:	f8d3 30ec 	ldr.w	r3, [r3, #236]	@ 0xec
 8000cb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000cb6:	60fb      	str	r3, [r7, #12]
 8000cb8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000cba:	4b15      	ldr	r3, [pc, #84]	@ (8000d10 <HAL_FDCAN_MspInit+0xcc>)
 8000cbc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cc0:	4a13      	ldr	r2, [pc, #76]	@ (8000d10 <HAL_FDCAN_MspInit+0xcc>)
 8000cc2:	f043 0301 	orr.w	r3, r3, #1
 8000cc6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000cca:	4b11      	ldr	r3, [pc, #68]	@ (8000d10 <HAL_FDCAN_MspInit+0xcc>)
 8000ccc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000cd0:	f003 0301 	and.w	r3, r3, #1
 8000cd4:	60bb      	str	r3, [r7, #8]
 8000cd6:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PA11     ------> FDCAN1_RX
    PA12     ------> FDCAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8000cd8:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8000cdc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ce0:	2302      	movs	r3, #2
 8000ce2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000cec:	2300      	movs	r3, #0
 8000cee:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8000cf2:	2309      	movs	r3, #9
 8000cf4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000cf8:	f107 03d4 	add.w	r3, r7, #212	@ 0xd4
 8000cfc:	4619      	mov	r1, r3
 8000cfe:	4805      	ldr	r0, [pc, #20]	@ (8000d14 <HAL_FDCAN_MspInit+0xd0>)
 8000d00:	f000 ffee 	bl	8001ce0 <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8000d04:	bf00      	nop
 8000d06:	37e8      	adds	r7, #232	@ 0xe8
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bd80      	pop	{r7, pc}
 8000d0c:	4000a000 	.word	0x4000a000
 8000d10:	58024400 	.word	0x58024400
 8000d14:	58020000 	.word	0x58020000

08000d18 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b0bc      	sub	sp, #240	@ 0xf0
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d20:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000d24:	2200      	movs	r2, #0
 8000d26:	601a      	str	r2, [r3, #0]
 8000d28:	605a      	str	r2, [r3, #4]
 8000d2a:	609a      	str	r2, [r3, #8]
 8000d2c:	60da      	str	r2, [r3, #12]
 8000d2e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000d30:	f107 0318 	add.w	r3, r7, #24
 8000d34:	22c0      	movs	r2, #192	@ 0xc0
 8000d36:	2100      	movs	r1, #0
 8000d38:	4618      	mov	r0, r3
 8000d3a:	f005 fa6d 	bl	8006218 <memset>
  if(hspi->Instance==SPI4)
 8000d3e:	687b      	ldr	r3, [r7, #4]
 8000d40:	681b      	ldr	r3, [r3, #0]
 8000d42:	4a4c      	ldr	r2, [pc, #304]	@ (8000e74 <HAL_SPI_MspInit+0x15c>)
 8000d44:	4293      	cmp	r3, r2
 8000d46:	d145      	bne.n	8000dd4 <HAL_SPI_MspInit+0xbc>

    /* USER CODE END SPI4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI4;
 8000d48:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000d4c:	f04f 0300 	mov.w	r3, #0
 8000d50:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi45ClockSelection = RCC_SPI45CLKSOURCE_D2PCLK1;
 8000d54:	2300      	movs	r3, #0
 8000d56:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000d58:	f107 0318 	add.w	r3, r7, #24
 8000d5c:	4618      	mov	r0, r3
 8000d5e:	f002 f9a9 	bl	80030b4 <HAL_RCCEx_PeriphCLKConfig>
 8000d62:	4603      	mov	r3, r0
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d001      	beq.n	8000d6c <HAL_SPI_MspInit+0x54>
    {
      Error_Handler();
 8000d68:	f7ff ff4c 	bl	8000c04 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI4_CLK_ENABLE();
 8000d6c:	4b42      	ldr	r3, [pc, #264]	@ (8000e78 <HAL_SPI_MspInit+0x160>)
 8000d6e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000d72:	4a41      	ldr	r2, [pc, #260]	@ (8000e78 <HAL_SPI_MspInit+0x160>)
 8000d74:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000d78:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000d7c:	4b3e      	ldr	r3, [pc, #248]	@ (8000e78 <HAL_SPI_MspInit+0x160>)
 8000d7e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000d82:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000d86:	617b      	str	r3, [r7, #20]
 8000d88:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d8a:	4b3b      	ldr	r3, [pc, #236]	@ (8000e78 <HAL_SPI_MspInit+0x160>)
 8000d8c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d90:	4a39      	ldr	r2, [pc, #228]	@ (8000e78 <HAL_SPI_MspInit+0x160>)
 8000d92:	f043 0310 	orr.w	r3, r3, #16
 8000d96:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d9a:	4b37      	ldr	r3, [pc, #220]	@ (8000e78 <HAL_SPI_MspInit+0x160>)
 8000d9c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000da0:	f003 0310 	and.w	r3, r3, #16
 8000da4:	613b      	str	r3, [r7, #16]
 8000da6:	693b      	ldr	r3, [r7, #16]
    /**SPI4 GPIO Configuration
    PE2     ------> SPI4_SCK
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 8000da8:	2364      	movs	r3, #100	@ 0x64
 8000daa:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000dae:	2302      	movs	r3, #2
 8000db0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db4:	2300      	movs	r3, #0
 8000db6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000dba:	2300      	movs	r3, #0
 8000dbc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 8000dc0:	2305      	movs	r3, #5
 8000dc2:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000dc6:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000dca:	4619      	mov	r1, r3
 8000dcc:	482b      	ldr	r0, [pc, #172]	@ (8000e7c <HAL_SPI_MspInit+0x164>)
 8000dce:	f000 ff87 	bl	8001ce0 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI6_MspInit 1 */

    /* USER CODE END SPI6_MspInit 1 */
  }

}
 8000dd2:	e04b      	b.n	8000e6c <HAL_SPI_MspInit+0x154>
  else if(hspi->Instance==SPI6)
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	4a29      	ldr	r2, [pc, #164]	@ (8000e80 <HAL_SPI_MspInit+0x168>)
 8000dda:	4293      	cmp	r3, r2
 8000ddc:	d146      	bne.n	8000e6c <HAL_SPI_MspInit+0x154>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SPI6;
 8000dde:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000de2:	f04f 0300 	mov.w	r3, #0
 8000de6:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Spi6ClockSelection = RCC_SPI6CLKSOURCE_D3PCLK1;
 8000dea:	2300      	movs	r3, #0
 8000dec:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000df0:	f107 0318 	add.w	r3, r7, #24
 8000df4:	4618      	mov	r0, r3
 8000df6:	f002 f95d 	bl	80030b4 <HAL_RCCEx_PeriphCLKConfig>
 8000dfa:	4603      	mov	r3, r0
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d001      	beq.n	8000e04 <HAL_SPI_MspInit+0xec>
      Error_Handler();
 8000e00:	f7ff ff00 	bl	8000c04 <Error_Handler>
    __HAL_RCC_SPI6_CLK_ENABLE();
 8000e04:	4b1c      	ldr	r3, [pc, #112]	@ (8000e78 <HAL_SPI_MspInit+0x160>)
 8000e06:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000e0a:	4a1b      	ldr	r2, [pc, #108]	@ (8000e78 <HAL_SPI_MspInit+0x160>)
 8000e0c:	f043 0320 	orr.w	r3, r3, #32
 8000e10:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000e14:	4b18      	ldr	r3, [pc, #96]	@ (8000e78 <HAL_SPI_MspInit+0x160>)
 8000e16:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000e1a:	f003 0320 	and.w	r3, r3, #32
 8000e1e:	60fb      	str	r3, [r7, #12]
 8000e20:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000e22:	4b15      	ldr	r3, [pc, #84]	@ (8000e78 <HAL_SPI_MspInit+0x160>)
 8000e24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e28:	4a13      	ldr	r2, [pc, #76]	@ (8000e78 <HAL_SPI_MspInit+0x160>)
 8000e2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000e2e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e32:	4b11      	ldr	r3, [pc, #68]	@ (8000e78 <HAL_SPI_MspInit+0x160>)
 8000e34:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e38:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000e3c:	60bb      	str	r3, [r7, #8]
 8000e3e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 8000e40:	f44f 43e0 	mov.w	r3, #28672	@ 0x7000
 8000e44:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e48:	2302      	movs	r3, #2
 8000e4a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e54:	2300      	movs	r3, #0
 8000e56:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI6;
 8000e5a:	2305      	movs	r3, #5
 8000e5c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000e60:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000e64:	4619      	mov	r1, r3
 8000e66:	4807      	ldr	r0, [pc, #28]	@ (8000e84 <HAL_SPI_MspInit+0x16c>)
 8000e68:	f000 ff3a 	bl	8001ce0 <HAL_GPIO_Init>
}
 8000e6c:	bf00      	nop
 8000e6e:	37f0      	adds	r7, #240	@ 0xf0
 8000e70:	46bd      	mov	sp, r7
 8000e72:	bd80      	pop	{r7, pc}
 8000e74:	40013400 	.word	0x40013400
 8000e78:	58024400 	.word	0x58024400
 8000e7c:	58021000 	.word	0x58021000
 8000e80:	58001400 	.word	0x58001400
 8000e84:	58021800 	.word	0x58021800

08000e88 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b0bc      	sub	sp, #240	@ 0xf0
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e90:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000e94:	2200      	movs	r2, #0
 8000e96:	601a      	str	r2, [r3, #0]
 8000e98:	605a      	str	r2, [r3, #4]
 8000e9a:	609a      	str	r2, [r3, #8]
 8000e9c:	60da      	str	r2, [r3, #12]
 8000e9e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ea0:	f107 0318 	add.w	r3, r7, #24
 8000ea4:	22c0      	movs	r2, #192	@ 0xc0
 8000ea6:	2100      	movs	r1, #0
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f005 f9b5 	bl	8006218 <memset>
  if(huart->Instance==USART1)
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	4a4d      	ldr	r2, [pc, #308]	@ (8000fe8 <HAL_UART_MspInit+0x160>)
 8000eb4:	4293      	cmp	r3, r2
 8000eb6:	d147      	bne.n	8000f48 <HAL_UART_MspInit+0xc0>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000eb8:	f04f 0201 	mov.w	r2, #1
 8000ebc:	f04f 0300 	mov.w	r3, #0
 8000ec0:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000eca:	f107 0318 	add.w	r3, r7, #24
 8000ece:	4618      	mov	r0, r3
 8000ed0:	f002 f8f0 	bl	80030b4 <HAL_RCCEx_PeriphCLKConfig>
 8000ed4:	4603      	mov	r3, r0
 8000ed6:	2b00      	cmp	r3, #0
 8000ed8:	d001      	beq.n	8000ede <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 8000eda:	f7ff fe93 	bl	8000c04 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000ede:	4b43      	ldr	r3, [pc, #268]	@ (8000fec <HAL_UART_MspInit+0x164>)
 8000ee0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000ee4:	4a41      	ldr	r2, [pc, #260]	@ (8000fec <HAL_UART_MspInit+0x164>)
 8000ee6:	f043 0310 	orr.w	r3, r3, #16
 8000eea:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000eee:	4b3f      	ldr	r3, [pc, #252]	@ (8000fec <HAL_UART_MspInit+0x164>)
 8000ef0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000ef4:	f003 0310 	and.w	r3, r3, #16
 8000ef8:	617b      	str	r3, [r7, #20]
 8000efa:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000efc:	4b3b      	ldr	r3, [pc, #236]	@ (8000fec <HAL_UART_MspInit+0x164>)
 8000efe:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f02:	4a3a      	ldr	r2, [pc, #232]	@ (8000fec <HAL_UART_MspInit+0x164>)
 8000f04:	f043 0302 	orr.w	r3, r3, #2
 8000f08:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000f0c:	4b37      	ldr	r3, [pc, #220]	@ (8000fec <HAL_UART_MspInit+0x164>)
 8000f0e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f12:	f003 0302 	and.w	r3, r3, #2
 8000f16:	613b      	str	r3, [r7, #16]
 8000f18:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8000f1a:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8000f1e:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f22:	2302      	movs	r3, #2
 8000f24:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f28:	2300      	movs	r3, #0
 8000f2a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f2e:	2300      	movs	r3, #0
 8000f30:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000f34:	2304      	movs	r3, #4
 8000f36:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f3a:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000f3e:	4619      	mov	r1, r3
 8000f40:	482b      	ldr	r0, [pc, #172]	@ (8000ff0 <HAL_UART_MspInit+0x168>)
 8000f42:	f000 fecd 	bl	8001ce0 <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8000f46:	e04a      	b.n	8000fde <HAL_UART_MspInit+0x156>
  else if(huart->Instance==USART2)
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	681b      	ldr	r3, [r3, #0]
 8000f4c:	4a29      	ldr	r2, [pc, #164]	@ (8000ff4 <HAL_UART_MspInit+0x16c>)
 8000f4e:	4293      	cmp	r3, r2
 8000f50:	d145      	bne.n	8000fde <HAL_UART_MspInit+0x156>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000f52:	f04f 0202 	mov.w	r2, #2
 8000f56:	f04f 0300 	mov.w	r3, #0
 8000f5a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000f64:	f107 0318 	add.w	r3, r7, #24
 8000f68:	4618      	mov	r0, r3
 8000f6a:	f002 f8a3 	bl	80030b4 <HAL_RCCEx_PeriphCLKConfig>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	d001      	beq.n	8000f78 <HAL_UART_MspInit+0xf0>
      Error_Handler();
 8000f74:	f7ff fe46 	bl	8000c04 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000f78:	4b1c      	ldr	r3, [pc, #112]	@ (8000fec <HAL_UART_MspInit+0x164>)
 8000f7a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000f7e:	4a1b      	ldr	r2, [pc, #108]	@ (8000fec <HAL_UART_MspInit+0x164>)
 8000f80:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f84:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000f88:	4b18      	ldr	r3, [pc, #96]	@ (8000fec <HAL_UART_MspInit+0x164>)
 8000f8a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000f8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000f92:	60fb      	str	r3, [r7, #12]
 8000f94:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f96:	4b15      	ldr	r3, [pc, #84]	@ (8000fec <HAL_UART_MspInit+0x164>)
 8000f98:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000f9c:	4a13      	ldr	r2, [pc, #76]	@ (8000fec <HAL_UART_MspInit+0x164>)
 8000f9e:	f043 0308 	orr.w	r3, r3, #8
 8000fa2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000fa6:	4b11      	ldr	r3, [pc, #68]	@ (8000fec <HAL_UART_MspInit+0x164>)
 8000fa8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000fac:	f003 0308 	and.w	r3, r3, #8
 8000fb0:	60bb      	str	r3, [r7, #8]
 8000fb2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 8000fb4:	2370      	movs	r3, #112	@ 0x70
 8000fb6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fba:	2302      	movs	r3, #2
 8000fbc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000fcc:	2307      	movs	r3, #7
 8000fce:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000fd2:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000fd6:	4619      	mov	r1, r3
 8000fd8:	4807      	ldr	r0, [pc, #28]	@ (8000ff8 <HAL_UART_MspInit+0x170>)
 8000fda:	f000 fe81 	bl	8001ce0 <HAL_GPIO_Init>
}
 8000fde:	bf00      	nop
 8000fe0:	37f0      	adds	r7, #240	@ 0xf0
 8000fe2:	46bd      	mov	sp, r7
 8000fe4:	bd80      	pop	{r7, pc}
 8000fe6:	bf00      	nop
 8000fe8:	40011000 	.word	0x40011000
 8000fec:	58024400 	.word	0x58024400
 8000ff0:	58020400 	.word	0x58020400
 8000ff4:	40004400 	.word	0x40004400
 8000ff8:	58020c00 	.word	0x58020c00

08000ffc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001000:	bf00      	nop
 8001002:	e7fd      	b.n	8001000 <NMI_Handler+0x4>

08001004 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001008:	bf00      	nop
 800100a:	e7fd      	b.n	8001008 <HardFault_Handler+0x4>

0800100c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800100c:	b480      	push	{r7}
 800100e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001010:	bf00      	nop
 8001012:	e7fd      	b.n	8001010 <MemManage_Handler+0x4>

08001014 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001014:	b480      	push	{r7}
 8001016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001018:	bf00      	nop
 800101a:	e7fd      	b.n	8001018 <BusFault_Handler+0x4>

0800101c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001020:	bf00      	nop
 8001022:	e7fd      	b.n	8001020 <UsageFault_Handler+0x4>

08001024 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001024:	b480      	push	{r7}
 8001026:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001028:	bf00      	nop
 800102a:	46bd      	mov	sp, r7
 800102c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001030:	4770      	bx	lr

08001032 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001032:	b480      	push	{r7}
 8001034:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001036:	bf00      	nop
 8001038:	46bd      	mov	sp, r7
 800103a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800103e:	4770      	bx	lr

08001040 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001040:	b480      	push	{r7}
 8001042:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001044:	bf00      	nop
 8001046:	46bd      	mov	sp, r7
 8001048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800104c:	4770      	bx	lr

0800104e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800104e:	b580      	push	{r7, lr}
 8001050:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001052:	f000 f959 	bl	8001308 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001056:	bf00      	nop
 8001058:	bd80      	pop	{r7, pc}
	...

0800105c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800105c:	b480      	push	{r7}
 800105e:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001060:	4b43      	ldr	r3, [pc, #268]	@ (8001170 <SystemInit+0x114>)
 8001062:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001066:	4a42      	ldr	r2, [pc, #264]	@ (8001170 <SystemInit+0x114>)
 8001068:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800106c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001070:	4b40      	ldr	r3, [pc, #256]	@ (8001174 <SystemInit+0x118>)
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	f003 030f 	and.w	r3, r3, #15
 8001078:	2b06      	cmp	r3, #6
 800107a:	d807      	bhi.n	800108c <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800107c:	4b3d      	ldr	r3, [pc, #244]	@ (8001174 <SystemInit+0x118>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	f023 030f 	bic.w	r3, r3, #15
 8001084:	4a3b      	ldr	r2, [pc, #236]	@ (8001174 <SystemInit+0x118>)
 8001086:	f043 0307 	orr.w	r3, r3, #7
 800108a:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 800108c:	4b3a      	ldr	r3, [pc, #232]	@ (8001178 <SystemInit+0x11c>)
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4a39      	ldr	r2, [pc, #228]	@ (8001178 <SystemInit+0x11c>)
 8001092:	f043 0301 	orr.w	r3, r3, #1
 8001096:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001098:	4b37      	ldr	r3, [pc, #220]	@ (8001178 <SystemInit+0x11c>)
 800109a:	2200      	movs	r2, #0
 800109c:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 800109e:	4b36      	ldr	r3, [pc, #216]	@ (8001178 <SystemInit+0x11c>)
 80010a0:	681a      	ldr	r2, [r3, #0]
 80010a2:	4935      	ldr	r1, [pc, #212]	@ (8001178 <SystemInit+0x11c>)
 80010a4:	4b35      	ldr	r3, [pc, #212]	@ (800117c <SystemInit+0x120>)
 80010a6:	4013      	ands	r3, r2
 80010a8:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 80010aa:	4b32      	ldr	r3, [pc, #200]	@ (8001174 <SystemInit+0x118>)
 80010ac:	681b      	ldr	r3, [r3, #0]
 80010ae:	f003 0308 	and.w	r3, r3, #8
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d007      	beq.n	80010c6 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 80010b6:	4b2f      	ldr	r3, [pc, #188]	@ (8001174 <SystemInit+0x118>)
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	f023 030f 	bic.w	r3, r3, #15
 80010be:	4a2d      	ldr	r2, [pc, #180]	@ (8001174 <SystemInit+0x118>)
 80010c0:	f043 0307 	orr.w	r3, r3, #7
 80010c4:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 80010c6:	4b2c      	ldr	r3, [pc, #176]	@ (8001178 <SystemInit+0x11c>)
 80010c8:	2200      	movs	r2, #0
 80010ca:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 80010cc:	4b2a      	ldr	r3, [pc, #168]	@ (8001178 <SystemInit+0x11c>)
 80010ce:	2200      	movs	r2, #0
 80010d0:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 80010d2:	4b29      	ldr	r3, [pc, #164]	@ (8001178 <SystemInit+0x11c>)
 80010d4:	2200      	movs	r2, #0
 80010d6:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 80010d8:	4b27      	ldr	r3, [pc, #156]	@ (8001178 <SystemInit+0x11c>)
 80010da:	4a29      	ldr	r2, [pc, #164]	@ (8001180 <SystemInit+0x124>)
 80010dc:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 80010de:	4b26      	ldr	r3, [pc, #152]	@ (8001178 <SystemInit+0x11c>)
 80010e0:	4a28      	ldr	r2, [pc, #160]	@ (8001184 <SystemInit+0x128>)
 80010e2:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 80010e4:	4b24      	ldr	r3, [pc, #144]	@ (8001178 <SystemInit+0x11c>)
 80010e6:	4a28      	ldr	r2, [pc, #160]	@ (8001188 <SystemInit+0x12c>)
 80010e8:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 80010ea:	4b23      	ldr	r3, [pc, #140]	@ (8001178 <SystemInit+0x11c>)
 80010ec:	2200      	movs	r2, #0
 80010ee:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80010f0:	4b21      	ldr	r3, [pc, #132]	@ (8001178 <SystemInit+0x11c>)
 80010f2:	4a25      	ldr	r2, [pc, #148]	@ (8001188 <SystemInit+0x12c>)
 80010f4:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80010f6:	4b20      	ldr	r3, [pc, #128]	@ (8001178 <SystemInit+0x11c>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80010fc:	4b1e      	ldr	r3, [pc, #120]	@ (8001178 <SystemInit+0x11c>)
 80010fe:	4a22      	ldr	r2, [pc, #136]	@ (8001188 <SystemInit+0x12c>)
 8001100:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8001102:	4b1d      	ldr	r3, [pc, #116]	@ (8001178 <SystemInit+0x11c>)
 8001104:	2200      	movs	r2, #0
 8001106:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8001108:	4b1b      	ldr	r3, [pc, #108]	@ (8001178 <SystemInit+0x11c>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	4a1a      	ldr	r2, [pc, #104]	@ (8001178 <SystemInit+0x11c>)
 800110e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001112:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8001114:	4b18      	ldr	r3, [pc, #96]	@ (8001178 <SystemInit+0x11c>)
 8001116:	2200      	movs	r2, #0
 8001118:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 800111a:	4b1c      	ldr	r3, [pc, #112]	@ (800118c <SystemInit+0x130>)
 800111c:	681a      	ldr	r2, [r3, #0]
 800111e:	4b1c      	ldr	r3, [pc, #112]	@ (8001190 <SystemInit+0x134>)
 8001120:	4013      	ands	r3, r2
 8001122:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8001126:	d202      	bcs.n	800112e <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8001128:	4b1a      	ldr	r3, [pc, #104]	@ (8001194 <SystemInit+0x138>)
 800112a:	2201      	movs	r2, #1
 800112c:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 800112e:	4b12      	ldr	r3, [pc, #72]	@ (8001178 <SystemInit+0x11c>)
 8001130:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001134:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001138:	2b00      	cmp	r3, #0
 800113a:	d113      	bne.n	8001164 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 800113c:	4b0e      	ldr	r3, [pc, #56]	@ (8001178 <SystemInit+0x11c>)
 800113e:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8001142:	4a0d      	ldr	r2, [pc, #52]	@ (8001178 <SystemInit+0x11c>)
 8001144:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001148:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800114c:	4b12      	ldr	r3, [pc, #72]	@ (8001198 <SystemInit+0x13c>)
 800114e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8001152:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8001154:	4b08      	ldr	r3, [pc, #32]	@ (8001178 <SystemInit+0x11c>)
 8001156:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800115a:	4a07      	ldr	r2, [pc, #28]	@ (8001178 <SystemInit+0x11c>)
 800115c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001160:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8001164:	bf00      	nop
 8001166:	46bd      	mov	sp, r7
 8001168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800116c:	4770      	bx	lr
 800116e:	bf00      	nop
 8001170:	e000ed00 	.word	0xe000ed00
 8001174:	52002000 	.word	0x52002000
 8001178:	58024400 	.word	0x58024400
 800117c:	eaf6ed7f 	.word	0xeaf6ed7f
 8001180:	02020200 	.word	0x02020200
 8001184:	01ff0000 	.word	0x01ff0000
 8001188:	01010280 	.word	0x01010280
 800118c:	5c001000 	.word	0x5c001000
 8001190:	ffff0000 	.word	0xffff0000
 8001194:	51008108 	.word	0x51008108
 8001198:	52004000 	.word	0x52004000

0800119c <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 800119c:	b480      	push	{r7}
 800119e:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 80011a0:	4b09      	ldr	r3, [pc, #36]	@ (80011c8 <ExitRun0Mode+0x2c>)
 80011a2:	68db      	ldr	r3, [r3, #12]
 80011a4:	4a08      	ldr	r2, [pc, #32]	@ (80011c8 <ExitRun0Mode+0x2c>)
 80011a6:	f043 0302 	orr.w	r3, r3, #2
 80011aa:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 80011ac:	bf00      	nop
 80011ae:	4b06      	ldr	r3, [pc, #24]	@ (80011c8 <ExitRun0Mode+0x2c>)
 80011b0:	685b      	ldr	r3, [r3, #4]
 80011b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	d0f9      	beq.n	80011ae <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 80011ba:	bf00      	nop
 80011bc:	bf00      	nop
 80011be:	46bd      	mov	sp, r7
 80011c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c4:	4770      	bx	lr
 80011c6:	bf00      	nop
 80011c8:	58024800 	.word	0x58024800

080011cc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80011cc:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001208 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80011d0:	f7ff ffe4 	bl	800119c <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80011d4:	f7ff ff42 	bl	800105c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011d8:	480c      	ldr	r0, [pc, #48]	@ (800120c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80011da:	490d      	ldr	r1, [pc, #52]	@ (8001210 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80011dc:	4a0d      	ldr	r2, [pc, #52]	@ (8001214 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80011de:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011e0:	e002      	b.n	80011e8 <LoopCopyDataInit>

080011e2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011e2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011e4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011e6:	3304      	adds	r3, #4

080011e8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011e8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011ea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011ec:	d3f9      	bcc.n	80011e2 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011ee:	4a0a      	ldr	r2, [pc, #40]	@ (8001218 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80011f0:	4c0a      	ldr	r4, [pc, #40]	@ (800121c <LoopFillZerobss+0x22>)
  movs r3, #0
 80011f2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011f4:	e001      	b.n	80011fa <LoopFillZerobss>

080011f6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011f6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011f8:	3204      	adds	r2, #4

080011fa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011fa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011fc:	d3fb      	bcc.n	80011f6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80011fe:	f005 f813 	bl	8006228 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001202:	f7ff f9ff 	bl	8000604 <main>
  bx  lr
 8001206:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001208:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 800120c:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001210:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 8001214:	08006338 	.word	0x08006338
  ldr r2, =_sbss
 8001218:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 800121c:	24000308 	.word	0x24000308

08001220 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001220:	e7fe      	b.n	8001220 <ADC3_IRQHandler>
	...

08001224 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001224:	b580      	push	{r7, lr}
 8001226:	b082      	sub	sp, #8
 8001228:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800122a:	2003      	movs	r0, #3
 800122c:	f000 f94a 	bl	80014c4 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001230:	f001 fd6a 	bl	8002d08 <HAL_RCC_GetSysClockFreq>
 8001234:	4602      	mov	r2, r0
 8001236:	4b15      	ldr	r3, [pc, #84]	@ (800128c <HAL_Init+0x68>)
 8001238:	699b      	ldr	r3, [r3, #24]
 800123a:	0a1b      	lsrs	r3, r3, #8
 800123c:	f003 030f 	and.w	r3, r3, #15
 8001240:	4913      	ldr	r1, [pc, #76]	@ (8001290 <HAL_Init+0x6c>)
 8001242:	5ccb      	ldrb	r3, [r1, r3]
 8001244:	f003 031f 	and.w	r3, r3, #31
 8001248:	fa22 f303 	lsr.w	r3, r2, r3
 800124c:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 800124e:	4b0f      	ldr	r3, [pc, #60]	@ (800128c <HAL_Init+0x68>)
 8001250:	699b      	ldr	r3, [r3, #24]
 8001252:	f003 030f 	and.w	r3, r3, #15
 8001256:	4a0e      	ldr	r2, [pc, #56]	@ (8001290 <HAL_Init+0x6c>)
 8001258:	5cd3      	ldrb	r3, [r2, r3]
 800125a:	f003 031f 	and.w	r3, r3, #31
 800125e:	687a      	ldr	r2, [r7, #4]
 8001260:	fa22 f303 	lsr.w	r3, r2, r3
 8001264:	4a0b      	ldr	r2, [pc, #44]	@ (8001294 <HAL_Init+0x70>)
 8001266:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001268:	4a0b      	ldr	r2, [pc, #44]	@ (8001298 <HAL_Init+0x74>)
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800126e:	200f      	movs	r0, #15
 8001270:	f000 f814 	bl	800129c <HAL_InitTick>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 800127a:	2301      	movs	r3, #1
 800127c:	e002      	b.n	8001284 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800127e:	f7ff fcc7 	bl	8000c10 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001282:	2300      	movs	r3, #0
}
 8001284:	4618      	mov	r0, r3
 8001286:	3708      	adds	r7, #8
 8001288:	46bd      	mov	sp, r7
 800128a:	bd80      	pop	{r7, pc}
 800128c:	58024400 	.word	0x58024400
 8001290:	080062f0 	.word	0x080062f0
 8001294:	24000004 	.word	0x24000004
 8001298:	24000000 	.word	0x24000000

0800129c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b082      	sub	sp, #8
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 80012a4:	4b15      	ldr	r3, [pc, #84]	@ (80012fc <HAL_InitTick+0x60>)
 80012a6:	781b      	ldrb	r3, [r3, #0]
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d101      	bne.n	80012b0 <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 80012ac:	2301      	movs	r3, #1
 80012ae:	e021      	b.n	80012f4 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 80012b0:	4b13      	ldr	r3, [pc, #76]	@ (8001300 <HAL_InitTick+0x64>)
 80012b2:	681a      	ldr	r2, [r3, #0]
 80012b4:	4b11      	ldr	r3, [pc, #68]	@ (80012fc <HAL_InitTick+0x60>)
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	4619      	mov	r1, r3
 80012ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80012be:	fbb3 f3f1 	udiv	r3, r3, r1
 80012c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80012c6:	4618      	mov	r0, r3
 80012c8:	f000 f921 	bl	800150e <HAL_SYSTICK_Config>
 80012cc:	4603      	mov	r3, r0
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d001      	beq.n	80012d6 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 80012d2:	2301      	movs	r3, #1
 80012d4:	e00e      	b.n	80012f4 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	2b0f      	cmp	r3, #15
 80012da:	d80a      	bhi.n	80012f2 <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80012dc:	2200      	movs	r2, #0
 80012de:	6879      	ldr	r1, [r7, #4]
 80012e0:	f04f 30ff 	mov.w	r0, #4294967295
 80012e4:	f000 f8f9 	bl	80014da <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80012e8:	4a06      	ldr	r2, [pc, #24]	@ (8001304 <HAL_InitTick+0x68>)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80012ee:	2300      	movs	r3, #0
 80012f0:	e000      	b.n	80012f4 <HAL_InitTick+0x58>
    return HAL_ERROR;
 80012f2:	2301      	movs	r3, #1
}
 80012f4:	4618      	mov	r0, r3
 80012f6:	3708      	adds	r7, #8
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	2400000c 	.word	0x2400000c
 8001300:	24000000 	.word	0x24000000
 8001304:	24000008 	.word	0x24000008

08001308 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800130c:	4b06      	ldr	r3, [pc, #24]	@ (8001328 <HAL_IncTick+0x20>)
 800130e:	781b      	ldrb	r3, [r3, #0]
 8001310:	461a      	mov	r2, r3
 8001312:	4b06      	ldr	r3, [pc, #24]	@ (800132c <HAL_IncTick+0x24>)
 8001314:	681b      	ldr	r3, [r3, #0]
 8001316:	4413      	add	r3, r2
 8001318:	4a04      	ldr	r2, [pc, #16]	@ (800132c <HAL_IncTick+0x24>)
 800131a:	6013      	str	r3, [r2, #0]
}
 800131c:	bf00      	nop
 800131e:	46bd      	mov	sp, r7
 8001320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001324:	4770      	bx	lr
 8001326:	bf00      	nop
 8001328:	2400000c 	.word	0x2400000c
 800132c:	24000304 	.word	0x24000304

08001330 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001330:	b480      	push	{r7}
 8001332:	af00      	add	r7, sp, #0
  return uwTick;
 8001334:	4b03      	ldr	r3, [pc, #12]	@ (8001344 <HAL_GetTick+0x14>)
 8001336:	681b      	ldr	r3, [r3, #0]
}
 8001338:	4618      	mov	r0, r3
 800133a:	46bd      	mov	sp, r7
 800133c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001340:	4770      	bx	lr
 8001342:	bf00      	nop
 8001344:	24000304 	.word	0x24000304

08001348 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800134c:	4b03      	ldr	r3, [pc, #12]	@ (800135c <HAL_GetREVID+0x14>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	0c1b      	lsrs	r3, r3, #16
}
 8001352:	4618      	mov	r0, r3
 8001354:	46bd      	mov	sp, r7
 8001356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135a:	4770      	bx	lr
 800135c:	5c001000 	.word	0x5c001000

08001360 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001360:	b480      	push	{r7}
 8001362:	b085      	sub	sp, #20
 8001364:	af00      	add	r7, sp, #0
 8001366:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	f003 0307 	and.w	r3, r3, #7
 800136e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001370:	4b0b      	ldr	r3, [pc, #44]	@ (80013a0 <__NVIC_SetPriorityGrouping+0x40>)
 8001372:	68db      	ldr	r3, [r3, #12]
 8001374:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001376:	68ba      	ldr	r2, [r7, #8]
 8001378:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800137c:	4013      	ands	r3, r2
 800137e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001384:	68bb      	ldr	r3, [r7, #8]
 8001386:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001388:	4b06      	ldr	r3, [pc, #24]	@ (80013a4 <__NVIC_SetPriorityGrouping+0x44>)
 800138a:	4313      	orrs	r3, r2
 800138c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800138e:	4a04      	ldr	r2, [pc, #16]	@ (80013a0 <__NVIC_SetPriorityGrouping+0x40>)
 8001390:	68bb      	ldr	r3, [r7, #8]
 8001392:	60d3      	str	r3, [r2, #12]
}
 8001394:	bf00      	nop
 8001396:	3714      	adds	r7, #20
 8001398:	46bd      	mov	sp, r7
 800139a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139e:	4770      	bx	lr
 80013a0:	e000ed00 	.word	0xe000ed00
 80013a4:	05fa0000 	.word	0x05fa0000

080013a8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013a8:	b480      	push	{r7}
 80013aa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013ac:	4b04      	ldr	r3, [pc, #16]	@ (80013c0 <__NVIC_GetPriorityGrouping+0x18>)
 80013ae:	68db      	ldr	r3, [r3, #12]
 80013b0:	0a1b      	lsrs	r3, r3, #8
 80013b2:	f003 0307 	and.w	r3, r3, #7
}
 80013b6:	4618      	mov	r0, r3
 80013b8:	46bd      	mov	sp, r7
 80013ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013be:	4770      	bx	lr
 80013c0:	e000ed00 	.word	0xe000ed00

080013c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013c4:	b480      	push	{r7}
 80013c6:	b083      	sub	sp, #12
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	4603      	mov	r3, r0
 80013cc:	6039      	str	r1, [r7, #0]
 80013ce:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80013d0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	db0a      	blt.n	80013ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013d8:	683b      	ldr	r3, [r7, #0]
 80013da:	b2da      	uxtb	r2, r3
 80013dc:	490c      	ldr	r1, [pc, #48]	@ (8001410 <__NVIC_SetPriority+0x4c>)
 80013de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80013e2:	0112      	lsls	r2, r2, #4
 80013e4:	b2d2      	uxtb	r2, r2
 80013e6:	440b      	add	r3, r1
 80013e8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013ec:	e00a      	b.n	8001404 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013ee:	683b      	ldr	r3, [r7, #0]
 80013f0:	b2da      	uxtb	r2, r3
 80013f2:	4908      	ldr	r1, [pc, #32]	@ (8001414 <__NVIC_SetPriority+0x50>)
 80013f4:	88fb      	ldrh	r3, [r7, #6]
 80013f6:	f003 030f 	and.w	r3, r3, #15
 80013fa:	3b04      	subs	r3, #4
 80013fc:	0112      	lsls	r2, r2, #4
 80013fe:	b2d2      	uxtb	r2, r2
 8001400:	440b      	add	r3, r1
 8001402:	761a      	strb	r2, [r3, #24]
}
 8001404:	bf00      	nop
 8001406:	370c      	adds	r7, #12
 8001408:	46bd      	mov	sp, r7
 800140a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140e:	4770      	bx	lr
 8001410:	e000e100 	.word	0xe000e100
 8001414:	e000ed00 	.word	0xe000ed00

08001418 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001418:	b480      	push	{r7}
 800141a:	b089      	sub	sp, #36	@ 0x24
 800141c:	af00      	add	r7, sp, #0
 800141e:	60f8      	str	r0, [r7, #12]
 8001420:	60b9      	str	r1, [r7, #8]
 8001422:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	f003 0307 	and.w	r3, r3, #7
 800142a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800142c:	69fb      	ldr	r3, [r7, #28]
 800142e:	f1c3 0307 	rsb	r3, r3, #7
 8001432:	2b04      	cmp	r3, #4
 8001434:	bf28      	it	cs
 8001436:	2304      	movcs	r3, #4
 8001438:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800143a:	69fb      	ldr	r3, [r7, #28]
 800143c:	3304      	adds	r3, #4
 800143e:	2b06      	cmp	r3, #6
 8001440:	d902      	bls.n	8001448 <NVIC_EncodePriority+0x30>
 8001442:	69fb      	ldr	r3, [r7, #28]
 8001444:	3b03      	subs	r3, #3
 8001446:	e000      	b.n	800144a <NVIC_EncodePriority+0x32>
 8001448:	2300      	movs	r3, #0
 800144a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800144c:	f04f 32ff 	mov.w	r2, #4294967295
 8001450:	69bb      	ldr	r3, [r7, #24]
 8001452:	fa02 f303 	lsl.w	r3, r2, r3
 8001456:	43da      	mvns	r2, r3
 8001458:	68bb      	ldr	r3, [r7, #8]
 800145a:	401a      	ands	r2, r3
 800145c:	697b      	ldr	r3, [r7, #20]
 800145e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001460:	f04f 31ff 	mov.w	r1, #4294967295
 8001464:	697b      	ldr	r3, [r7, #20]
 8001466:	fa01 f303 	lsl.w	r3, r1, r3
 800146a:	43d9      	mvns	r1, r3
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001470:	4313      	orrs	r3, r2
         );
}
 8001472:	4618      	mov	r0, r3
 8001474:	3724      	adds	r7, #36	@ 0x24
 8001476:	46bd      	mov	sp, r7
 8001478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147c:	4770      	bx	lr
	...

08001480 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	3b01      	subs	r3, #1
 800148c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001490:	d301      	bcc.n	8001496 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001492:	2301      	movs	r3, #1
 8001494:	e00f      	b.n	80014b6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001496:	4a0a      	ldr	r2, [pc, #40]	@ (80014c0 <SysTick_Config+0x40>)
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	3b01      	subs	r3, #1
 800149c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800149e:	210f      	movs	r1, #15
 80014a0:	f04f 30ff 	mov.w	r0, #4294967295
 80014a4:	f7ff ff8e 	bl	80013c4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014a8:	4b05      	ldr	r3, [pc, #20]	@ (80014c0 <SysTick_Config+0x40>)
 80014aa:	2200      	movs	r2, #0
 80014ac:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014ae:	4b04      	ldr	r3, [pc, #16]	@ (80014c0 <SysTick_Config+0x40>)
 80014b0:	2207      	movs	r2, #7
 80014b2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014b4:	2300      	movs	r3, #0
}
 80014b6:	4618      	mov	r0, r3
 80014b8:	3708      	adds	r7, #8
 80014ba:	46bd      	mov	sp, r7
 80014bc:	bd80      	pop	{r7, pc}
 80014be:	bf00      	nop
 80014c0:	e000e010 	.word	0xe000e010

080014c4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014cc:	6878      	ldr	r0, [r7, #4]
 80014ce:	f7ff ff47 	bl	8001360 <__NVIC_SetPriorityGrouping>
}
 80014d2:	bf00      	nop
 80014d4:	3708      	adds	r7, #8
 80014d6:	46bd      	mov	sp, r7
 80014d8:	bd80      	pop	{r7, pc}

080014da <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014da:	b580      	push	{r7, lr}
 80014dc:	b086      	sub	sp, #24
 80014de:	af00      	add	r7, sp, #0
 80014e0:	4603      	mov	r3, r0
 80014e2:	60b9      	str	r1, [r7, #8]
 80014e4:	607a      	str	r2, [r7, #4]
 80014e6:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80014e8:	f7ff ff5e 	bl	80013a8 <__NVIC_GetPriorityGrouping>
 80014ec:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014ee:	687a      	ldr	r2, [r7, #4]
 80014f0:	68b9      	ldr	r1, [r7, #8]
 80014f2:	6978      	ldr	r0, [r7, #20]
 80014f4:	f7ff ff90 	bl	8001418 <NVIC_EncodePriority>
 80014f8:	4602      	mov	r2, r0
 80014fa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80014fe:	4611      	mov	r1, r2
 8001500:	4618      	mov	r0, r3
 8001502:	f7ff ff5f 	bl	80013c4 <__NVIC_SetPriority>
}
 8001506:	bf00      	nop
 8001508:	3718      	adds	r7, #24
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}

0800150e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800150e:	b580      	push	{r7, lr}
 8001510:	b082      	sub	sp, #8
 8001512:	af00      	add	r7, sp, #0
 8001514:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001516:	6878      	ldr	r0, [r7, #4]
 8001518:	f7ff ffb2 	bl	8001480 <SysTick_Config>
 800151c:	4603      	mov	r3, r0
}
 800151e:	4618      	mov	r0, r3
 8001520:	3708      	adds	r7, #8
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}
	...

08001528 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 800152c:	f3bf 8f5f 	dmb	sy
}
 8001530:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001532:	4b07      	ldr	r3, [pc, #28]	@ (8001550 <HAL_MPU_Disable+0x28>)
 8001534:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001536:	4a06      	ldr	r2, [pc, #24]	@ (8001550 <HAL_MPU_Disable+0x28>)
 8001538:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800153c:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800153e:	4b05      	ldr	r3, [pc, #20]	@ (8001554 <HAL_MPU_Disable+0x2c>)
 8001540:	2200      	movs	r2, #0
 8001542:	605a      	str	r2, [r3, #4]
}
 8001544:	bf00      	nop
 8001546:	46bd      	mov	sp, r7
 8001548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154c:	4770      	bx	lr
 800154e:	bf00      	nop
 8001550:	e000ed00 	.word	0xe000ed00
 8001554:	e000ed90 	.word	0xe000ed90

08001558 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001558:	b480      	push	{r7}
 800155a:	b083      	sub	sp, #12
 800155c:	af00      	add	r7, sp, #0
 800155e:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001560:	4a0b      	ldr	r2, [pc, #44]	@ (8001590 <HAL_MPU_Enable+0x38>)
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	f043 0301 	orr.w	r3, r3, #1
 8001568:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 800156a:	4b0a      	ldr	r3, [pc, #40]	@ (8001594 <HAL_MPU_Enable+0x3c>)
 800156c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800156e:	4a09      	ldr	r2, [pc, #36]	@ (8001594 <HAL_MPU_Enable+0x3c>)
 8001570:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001574:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001576:	f3bf 8f4f 	dsb	sy
}
 800157a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800157c:	f3bf 8f6f 	isb	sy
}
 8001580:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001582:	bf00      	nop
 8001584:	370c      	adds	r7, #12
 8001586:	46bd      	mov	sp, r7
 8001588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800158c:	4770      	bx	lr
 800158e:	bf00      	nop
 8001590:	e000ed90 	.word	0xe000ed90
 8001594:	e000ed00 	.word	0xe000ed00

08001598 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8001598:	b480      	push	{r7}
 800159a:	b083      	sub	sp, #12
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	785a      	ldrb	r2, [r3, #1]
 80015a4:	4b1b      	ldr	r3, [pc, #108]	@ (8001614 <HAL_MPU_ConfigRegion+0x7c>)
 80015a6:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 80015a8:	4b1a      	ldr	r3, [pc, #104]	@ (8001614 <HAL_MPU_ConfigRegion+0x7c>)
 80015aa:	691b      	ldr	r3, [r3, #16]
 80015ac:	4a19      	ldr	r2, [pc, #100]	@ (8001614 <HAL_MPU_ConfigRegion+0x7c>)
 80015ae:	f023 0301 	bic.w	r3, r3, #1
 80015b2:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 80015b4:	4a17      	ldr	r2, [pc, #92]	@ (8001614 <HAL_MPU_ConfigRegion+0x7c>)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	7b1b      	ldrb	r3, [r3, #12]
 80015c0:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80015c2:	687b      	ldr	r3, [r7, #4]
 80015c4:	7adb      	ldrb	r3, [r3, #11]
 80015c6:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80015c8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	7a9b      	ldrb	r3, [r3, #10]
 80015ce:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80015d0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	7b5b      	ldrb	r3, [r3, #13]
 80015d6:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80015d8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	7b9b      	ldrb	r3, [r3, #14]
 80015de:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80015e0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	7bdb      	ldrb	r3, [r3, #15]
 80015e6:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80015e8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	7a5b      	ldrb	r3, [r3, #9]
 80015ee:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80015f0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	7a1b      	ldrb	r3, [r3, #8]
 80015f6:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80015f8:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80015fa:	687a      	ldr	r2, [r7, #4]
 80015fc:	7812      	ldrb	r2, [r2, #0]
 80015fe:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001600:	4a04      	ldr	r2, [pc, #16]	@ (8001614 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001602:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001604:	6113      	str	r3, [r2, #16]
}
 8001606:	bf00      	nop
 8001608:	370c      	adds	r7, #12
 800160a:	46bd      	mov	sp, r7
 800160c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001610:	4770      	bx	lr
 8001612:	bf00      	nop
 8001614:	e000ed90 	.word	0xe000ed90

08001618 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b098      	sub	sp, #96	@ 0x60
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  const uint32_t CvtEltSize[] = {0, 0, 0, 0, 0, 1, 2, 3, 4, 0, 5, 0, 0, 0, 6, 0, 0, 0, 7};
 8001620:	4a84      	ldr	r2, [pc, #528]	@ (8001834 <HAL_FDCAN_Init+0x21c>)
 8001622:	f107 030c 	add.w	r3, r7, #12
 8001626:	4611      	mov	r1, r2
 8001628:	224c      	movs	r2, #76	@ 0x4c
 800162a:	4618      	mov	r0, r3
 800162c:	f004 fe20 	bl	8006270 <memcpy>

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2b00      	cmp	r3, #0
 8001634:	d101      	bne.n	800163a <HAL_FDCAN_Init+0x22>
  {
    return HAL_ERROR;
 8001636:	2301      	movs	r3, #1
 8001638:	e1c6      	b.n	80019c8 <HAL_FDCAN_Init+0x3b0>
  }

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	4a7e      	ldr	r2, [pc, #504]	@ (8001838 <HAL_FDCAN_Init+0x220>)
 8001640:	4293      	cmp	r3, r2
 8001642:	d106      	bne.n	8001652 <HAL_FDCAN_Init+0x3a>
  {
    hfdcan->ttcan = (TTCAN_TypeDef *)((uint32_t)hfdcan->Instance + 0x100U);
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 800164c:	461a      	mov	r2, r3
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	605a      	str	r2, [r3, #4]

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 8001658:	b2db      	uxtb	r3, r3
 800165a:	2b00      	cmp	r3, #0
 800165c:	d106      	bne.n	800166c <HAL_FDCAN_Init+0x54>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	2200      	movs	r2, #0
 8001662:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8001666:	6878      	ldr	r0, [r7, #4]
 8001668:	f7ff faec 	bl	8000c44 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	699a      	ldr	r2, [r3, #24]
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f022 0210 	bic.w	r2, r2, #16
 800167a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 800167c:	f7ff fe58 	bl	8001330 <HAL_GetTick>
 8001680:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001682:	e014      	b.n	80016ae <HAL_FDCAN_Init+0x96>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001684:	f7ff fe54 	bl	8001330 <HAL_GetTick>
 8001688:	4602      	mov	r2, r0
 800168a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800168c:	1ad3      	subs	r3, r2, r3
 800168e:	2b0a      	cmp	r3, #10
 8001690:	d90d      	bls.n	80016ae <HAL_FDCAN_Init+0x96>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001698:	f043 0201 	orr.w	r2, r3, #1
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	2203      	movs	r2, #3
 80016a6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 80016aa:	2301      	movs	r3, #1
 80016ac:	e18c      	b.n	80019c8 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	699b      	ldr	r3, [r3, #24]
 80016b4:	f003 0308 	and.w	r3, r3, #8
 80016b8:	2b08      	cmp	r3, #8
 80016ba:	d0e3      	beq.n	8001684 <HAL_FDCAN_Init+0x6c>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	699a      	ldr	r2, [r3, #24]
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	f042 0201 	orr.w	r2, r2, #1
 80016ca:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 80016cc:	f7ff fe30 	bl	8001330 <HAL_GetTick>
 80016d0:	65f8      	str	r0, [r7, #92]	@ 0x5c

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80016d2:	e014      	b.n	80016fe <HAL_FDCAN_Init+0xe6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 80016d4:	f7ff fe2c 	bl	8001330 <HAL_GetTick>
 80016d8:	4602      	mov	r2, r0
 80016da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80016dc:	1ad3      	subs	r3, r2, r3
 80016de:	2b0a      	cmp	r3, #10
 80016e0:	d90d      	bls.n	80016fe <HAL_FDCAN_Init+0xe6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80016e8:	f043 0201 	orr.w	r2, r3, #1
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	2203      	movs	r2, #3
 80016f6:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

      return HAL_ERROR;
 80016fa:	2301      	movs	r3, #1
 80016fc:	e164      	b.n	80019c8 <HAL_FDCAN_Init+0x3b0>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	699b      	ldr	r3, [r3, #24]
 8001704:	f003 0301 	and.w	r3, r3, #1
 8001708:	2b00      	cmp	r3, #0
 800170a:	d0e3      	beq.n	80016d4 <HAL_FDCAN_Init+0xbc>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	699a      	ldr	r2, [r3, #24]
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	f042 0202 	orr.w	r2, r2, #2
 800171a:	619a      	str	r2, [r3, #24]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	7c1b      	ldrb	r3, [r3, #16]
 8001720:	2b01      	cmp	r3, #1
 8001722:	d108      	bne.n	8001736 <HAL_FDCAN_Init+0x11e>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	699a      	ldr	r2, [r3, #24]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001732:	619a      	str	r2, [r3, #24]
 8001734:	e007      	b.n	8001746 <HAL_FDCAN_Init+0x12e>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	699a      	ldr	r2, [r3, #24]
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001744:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	7c5b      	ldrb	r3, [r3, #17]
 800174a:	2b01      	cmp	r3, #1
 800174c:	d108      	bne.n	8001760 <HAL_FDCAN_Init+0x148>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	699a      	ldr	r2, [r3, #24]
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800175c:	619a      	str	r2, [r3, #24]
 800175e:	e007      	b.n	8001770 <HAL_FDCAN_Init+0x158>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	699a      	ldr	r2, [r3, #24]
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	681b      	ldr	r3, [r3, #0]
 800176a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800176e:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	7c9b      	ldrb	r3, [r3, #18]
 8001774:	2b01      	cmp	r3, #1
 8001776:	d108      	bne.n	800178a <HAL_FDCAN_Init+0x172>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	699a      	ldr	r2, [r3, #24]
 800177e:	687b      	ldr	r3, [r7, #4]
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001786:	619a      	str	r2, [r3, #24]
 8001788:	e007      	b.n	800179a <HAL_FDCAN_Init+0x182>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	699a      	ldr	r2, [r3, #24]
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001798:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 800179a:	687b      	ldr	r3, [r7, #4]
 800179c:	681b      	ldr	r3, [r3, #0]
 800179e:	699b      	ldr	r3, [r3, #24]
 80017a0:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	689a      	ldr	r2, [r3, #8]
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	430a      	orrs	r2, r1
 80017ae:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	681b      	ldr	r3, [r3, #0]
 80017b4:	699a      	ldr	r2, [r3, #24]
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 80017be:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	691a      	ldr	r2, [r3, #16]
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	f022 0210 	bic.w	r2, r2, #16
 80017ce:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	68db      	ldr	r3, [r3, #12]
 80017d4:	2b01      	cmp	r3, #1
 80017d6:	d108      	bne.n	80017ea <HAL_FDCAN_Init+0x1d2>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	699a      	ldr	r2, [r3, #24]
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	f042 0204 	orr.w	r2, r2, #4
 80017e6:	619a      	str	r2, [r3, #24]
 80017e8:	e030      	b.n	800184c <HAL_FDCAN_Init+0x234>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	68db      	ldr	r3, [r3, #12]
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d02c      	beq.n	800184c <HAL_FDCAN_Init+0x234>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	68db      	ldr	r3, [r3, #12]
 80017f6:	2b02      	cmp	r3, #2
 80017f8:	d020      	beq.n	800183c <HAL_FDCAN_Init+0x224>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	699a      	ldr	r2, [r3, #24]
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001808:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	691a      	ldr	r2, [r3, #16]
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f042 0210 	orr.w	r2, r2, #16
 8001818:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	68db      	ldr	r3, [r3, #12]
 800181e:	2b03      	cmp	r3, #3
 8001820:	d114      	bne.n	800184c <HAL_FDCAN_Init+0x234>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	699a      	ldr	r2, [r3, #24]
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	f042 0220 	orr.w	r2, r2, #32
 8001830:	619a      	str	r2, [r3, #24]
 8001832:	e00b      	b.n	800184c <HAL_FDCAN_Init+0x234>
 8001834:	080062a4 	.word	0x080062a4
 8001838:	4000a000 	.word	0x4000a000
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	681b      	ldr	r3, [r3, #0]
 8001840:	699a      	ldr	r2, [r3, #24]
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f042 0220 	orr.w	r2, r2, #32
 800184a:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	699b      	ldr	r3, [r3, #24]
 8001850:	3b01      	subs	r3, #1
 8001852:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	69db      	ldr	r3, [r3, #28]
 8001858:	3b01      	subs	r3, #1
 800185a:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 800185c:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	6a1b      	ldr	r3, [r3, #32]
 8001862:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001864:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	695b      	ldr	r3, [r3, #20]
 800186c:	3b01      	subs	r3, #1
 800186e:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001874:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001876:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	689b      	ldr	r3, [r3, #8]
 800187c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001880:	d115      	bne.n	80018ae <HAL_FDCAN_Init+0x296>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001886:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800188c:	3b01      	subs	r3, #1
 800188e:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001890:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001896:	3b01      	subs	r3, #1
 8001898:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 800189a:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018a2:	3b01      	subs	r3, #1
 80018a4:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 80018aa:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 80018ac:	60da      	str	r2, [r3, #12]
  }

  if (hfdcan->Init.TxFifoQueueElmtsNbr > 0U)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018b2:	2b00      	cmp	r3, #0
 80018b4:	d00a      	beq.n	80018cc <HAL_FDCAN_Init+0x2b4>
  {
    /* Select between Tx FIFO and Tx Queue operation modes */
    SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	681b      	ldr	r3, [r3, #0]
 80018c6:	430a      	orrs	r2, r1
 80018c8:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0
  }

  /* Configure Tx element size */
  if ((hfdcan->Init.TxBuffersNbr + hfdcan->Init.TxFifoQueueElmtsNbr) > 0U)
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018d4:	4413      	add	r3, r2
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d011      	beq.n	80018fe <HAL_FDCAN_Init+0x2e6>
  {
    MODIFY_REG(hfdcan->Instance->TXESC, FDCAN_TXESC_TBDS, CvtEltSize[hfdcan->Init.TxElmtSize]);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 80018e2:	f023 0107 	bic.w	r1, r3, #7
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80018ea:	009b      	lsls	r3, r3, #2
 80018ec:	3360      	adds	r3, #96	@ 0x60
 80018ee:	443b      	add	r3, r7
 80018f0:	f853 2c54 	ldr.w	r2, [r3, #-84]
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	430a      	orrs	r2, r1
 80018fa:	f8c3 20c8 	str.w	r2, [r3, #200]	@ 0xc8
  }

  /* Configure Rx FIFO 0 element size */
  if (hfdcan->Init.RxFifo0ElmtsNbr > 0U)
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001902:	2b00      	cmp	r3, #0
 8001904:	d011      	beq.n	800192a <HAL_FDCAN_Init+0x312>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F0DS,
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800190e:	f023 0107 	bic.w	r1, r3, #7
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001916:	009b      	lsls	r3, r3, #2
 8001918:	3360      	adds	r3, #96	@ 0x60
 800191a:	443b      	add	r3, r7
 800191c:	f853 2c54 	ldr.w	r2, [r3, #-84]
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	430a      	orrs	r2, r1
 8001926:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo0ElmtSize] << FDCAN_RXESC_F0DS_Pos));
  }

  /* Configure Rx FIFO 1 element size */
  if (hfdcan->Init.RxFifo1ElmtsNbr > 0U)
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800192e:	2b00      	cmp	r3, #0
 8001930:	d012      	beq.n	8001958 <HAL_FDCAN_Init+0x340>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_F1DS,
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 800193a:	f023 0170 	bic.w	r1, r3, #112	@ 0x70
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001942:	009b      	lsls	r3, r3, #2
 8001944:	3360      	adds	r3, #96	@ 0x60
 8001946:	443b      	add	r3, r7
 8001948:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800194c:	011a      	lsls	r2, r3, #4
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	430a      	orrs	r2, r1
 8001954:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
               (CvtEltSize[hfdcan->Init.RxFifo1ElmtSize] << FDCAN_RXESC_F1DS_Pos));
  }

  /* Configure Rx buffer element size */
  if (hfdcan->Init.RxBuffersNbr > 0U)
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800195c:	2b00      	cmp	r3, #0
 800195e:	d012      	beq.n	8001986 <HAL_FDCAN_Init+0x36e>
  {
    MODIFY_REG(hfdcan->Instance->RXESC, FDCAN_RXESC_RBDS,
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8001968:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001970:	009b      	lsls	r3, r3, #2
 8001972:	3360      	adds	r3, #96	@ 0x60
 8001974:	443b      	add	r3, r7
 8001976:	f853 3c54 	ldr.w	r3, [r3, #-84]
 800197a:	021a      	lsls	r2, r3, #8
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	430a      	orrs	r2, r1
 8001982:	f8c3 20bc 	str.w	r2, [r3, #188]	@ 0xbc
  }

  /* By default operation mode is set to Event-driven communication.
     If Time-triggered communication is needed, user should call the
     HAL_FDCAN_TT_ConfigOperation function just after the HAL_FDCAN_Init */
  if (hfdcan->Instance == FDCAN1)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4a11      	ldr	r2, [pc, #68]	@ (80019d0 <HAL_FDCAN_Init+0x3b8>)
 800198c:	4293      	cmp	r3, r2
 800198e:	d107      	bne.n	80019a0 <HAL_FDCAN_Init+0x388>
  {
    CLEAR_BIT(hfdcan->ttcan->TTOCF, FDCAN_TTOCF_OM);
 8001990:	687b      	ldr	r3, [r7, #4]
 8001992:	685b      	ldr	r3, [r3, #4]
 8001994:	689a      	ldr	r2, [r3, #8]
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	685b      	ldr	r3, [r3, #4]
 800199a:	f022 0203 	bic.w	r2, r2, #3
 800199e:	609a      	str	r2, [r3, #8]
  }

  /* Initialize the Latest Tx FIFO/Queue request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	2200      	movs	r2, #0
 80019a4:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	2200      	movs	r2, #0
 80019ac:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 80019b0:	687b      	ldr	r3, [r7, #4]
 80019b2:	2201      	movs	r2, #1
 80019b4:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

  /* Calculate each RAM block address */
  status = FDCAN_CalcultateRamBlockAddresses(hfdcan);
 80019b8:	6878      	ldr	r0, [r7, #4]
 80019ba:	f000 f80b 	bl	80019d4 <FDCAN_CalcultateRamBlockAddresses>
 80019be:	4603      	mov	r3, r0
 80019c0:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b

  /* Return function status */
  return status;
 80019c4:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
}
 80019c8:	4618      	mov	r0, r3
 80019ca:	3760      	adds	r7, #96	@ 0x60
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}
 80019d0:	4000a000 	.word	0x4000a000

080019d4 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
 */
static HAL_StatusTypeDef FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b085      	sub	sp, #20
 80019d8:	af00      	add	r7, sp, #0
 80019da:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t StartAddress;

  StartAddress = hfdcan->Init.MessageRAMOffset;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80019e0:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_FLSSA, (StartAddress << FDCAN_SIDFC_FLSSA_Pos));
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 80019ea:	4ba7      	ldr	r3, [pc, #668]	@ (8001c88 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 80019ec:	4013      	ands	r3, r2
 80019ee:	68ba      	ldr	r2, [r7, #8]
 80019f0:	0091      	lsls	r1, r2, #2
 80019f2:	687a      	ldr	r2, [r7, #4]
 80019f4:	6812      	ldr	r2, [r2, #0]
 80019f6:	430b      	orrs	r3, r1
 80019f8:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->SIDFC, FDCAN_SIDFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_SIDFC_LSS_Pos));
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8001a04:	f423 017f 	bic.w	r1, r3, #16711680	@ 0xff0000
 8001a08:	687b      	ldr	r3, [r7, #4]
 8001a0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a0c:	041a      	lsls	r2, r3, #16
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	430a      	orrs	r2, r1
 8001a14:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Extended filter list start address */
  StartAddress += hfdcan->Init.StdFiltersNbr;
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a1c:	68ba      	ldr	r2, [r7, #8]
 8001a1e:	4413      	add	r3, r2
 8001a20:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_FLESA, (StartAddress << FDCAN_XIDFC_FLESA_Pos));
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8001a2a:	4b97      	ldr	r3, [pc, #604]	@ (8001c88 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001a2c:	4013      	ands	r3, r2
 8001a2e:	68ba      	ldr	r2, [r7, #8]
 8001a30:	0091      	lsls	r1, r2, #2
 8001a32:	687a      	ldr	r2, [r7, #4]
 8001a34:	6812      	ldr	r2, [r2, #0]
 8001a36:	430b      	orrs	r3, r1
 8001a38:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->XIDFC, FDCAN_XIDFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_XIDFC_LSE_Pos));
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a44:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a4c:	041a      	lsls	r2, r3, #16
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	430a      	orrs	r2, r1
 8001a54:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Rx FIFO 0 start address */
  StartAddress += (hfdcan->Init.ExtFiltersNbr * 2U);
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a5c:	005b      	lsls	r3, r3, #1
 8001a5e:	68ba      	ldr	r2, [r7, #8]
 8001a60:	4413      	add	r3, r2
 8001a62:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0SA, (StartAddress << FDCAN_RXF0C_F0SA_Pos));
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f8d3 20a0 	ldr.w	r2, [r3, #160]	@ 0xa0
 8001a6c:	4b86      	ldr	r3, [pc, #536]	@ (8001c88 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001a6e:	4013      	ands	r3, r2
 8001a70:	68ba      	ldr	r2, [r7, #8]
 8001a72:	0091      	lsls	r1, r2, #2
 8001a74:	687a      	ldr	r2, [r7, #4]
 8001a76:	6812      	ldr	r2, [r2, #0]
 8001a78:	430b      	orrs	r3, r1
 8001a7a:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0

  /* Rx FIFO 0 elements number */
  MODIFY_REG(hfdcan->Instance->RXF0C, FDCAN_RXF0C_F0S, (hfdcan->Init.RxFifo0ElmtsNbr << FDCAN_RXF0C_F0S_Pos));
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8001a86:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a8e:	041a      	lsls	r2, r3, #16
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	430a      	orrs	r2, r1
 8001a96:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0

  /* Rx FIFO 1 start address */
  StartAddress += (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize);
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a9e:	687a      	ldr	r2, [r7, #4]
 8001aa0:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8001aa2:	fb02 f303 	mul.w	r3, r2, r3
 8001aa6:	68ba      	ldr	r2, [r7, #8]
 8001aa8:	4413      	add	r3, r2
 8001aaa:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1SA, (StartAddress << FDCAN_RXF1C_F1SA_Pos));
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8001ab4:	4b74      	ldr	r3, [pc, #464]	@ (8001c88 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	68ba      	ldr	r2, [r7, #8]
 8001aba:	0091      	lsls	r1, r2, #2
 8001abc:	687a      	ldr	r2, [r7, #4]
 8001abe:	6812      	ldr	r2, [r2, #0]
 8001ac0:	430b      	orrs	r3, r1
 8001ac2:	f8c2 30b0 	str.w	r3, [r2, #176]	@ 0xb0

  /* Rx FIFO 1 elements number */
  MODIFY_REG(hfdcan->Instance->RXF1C, FDCAN_RXF1C_F1S, (hfdcan->Init.RxFifo1ElmtsNbr << FDCAN_RXF1C_F1S_Pos));
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8001ace:	f423 01fe 	bic.w	r1, r3, #8323072	@ 0x7f0000
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ad6:	041a      	lsls	r2, r3, #16
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	430a      	orrs	r2, r1
 8001ade:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0

  /* Rx buffer list start address */
  StartAddress += (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize);
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001ae6:	687a      	ldr	r2, [r7, #4]
 8001ae8:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8001aea:	fb02 f303 	mul.w	r3, r2, r3
 8001aee:	68ba      	ldr	r2, [r7, #8]
 8001af0:	4413      	add	r3, r2
 8001af2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->RXBC, FDCAN_RXBC_RBSA, (StartAddress << FDCAN_RXBC_RBSA_Pos));
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	f8d3 20ac 	ldr.w	r2, [r3, #172]	@ 0xac
 8001afc:	4b62      	ldr	r3, [pc, #392]	@ (8001c88 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001afe:	4013      	ands	r3, r2
 8001b00:	68ba      	ldr	r2, [r7, #8]
 8001b02:	0091      	lsls	r1, r2, #2
 8001b04:	687a      	ldr	r2, [r7, #4]
 8001b06:	6812      	ldr	r2, [r2, #0]
 8001b08:	430b      	orrs	r3, r1
 8001b0a:	f8c2 30ac 	str.w	r3, [r2, #172]	@ 0xac

  /* Tx event FIFO start address */
  StartAddress += (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b12:	687a      	ldr	r2, [r7, #4]
 8001b14:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8001b16:	fb02 f303 	mul.w	r3, r2, r3
 8001b1a:	68ba      	ldr	r2, [r7, #8]
 8001b1c:	4413      	add	r3, r2
 8001b1e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFSA, (StartAddress << FDCAN_TXEFC_EFSA_Pos));
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f8d3 20f0 	ldr.w	r2, [r3, #240]	@ 0xf0
 8001b28:	4b57      	ldr	r3, [pc, #348]	@ (8001c88 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001b2a:	4013      	ands	r3, r2
 8001b2c:	68ba      	ldr	r2, [r7, #8]
 8001b2e:	0091      	lsls	r1, r2, #2
 8001b30:	687a      	ldr	r2, [r7, #4]
 8001b32:	6812      	ldr	r2, [r2, #0]
 8001b34:	430b      	orrs	r3, r1
 8001b36:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

  /* Tx event FIFO elements number */
  MODIFY_REG(hfdcan->Instance->TXEFC, FDCAN_TXEFC_EFS, (hfdcan->Init.TxEventsNbr << FDCAN_TXEFC_EFS_Pos));
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8001b42:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b4a:	041a      	lsls	r2, r3, #16
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	430a      	orrs	r2, r1
 8001b52:	f8c3 20f0 	str.w	r2, [r3, #240]	@ 0xf0

  /* Tx buffer list start address */
  StartAddress += (hfdcan->Init.TxEventsNbr * 2U);
 8001b56:	687b      	ldr	r3, [r7, #4]
 8001b58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b5a:	005b      	lsls	r3, r3, #1
 8001b5c:	68ba      	ldr	r2, [r7, #8]
 8001b5e:	4413      	add	r3, r2
 8001b60:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TBSA, (StartAddress << FDCAN_TXBC_TBSA_Pos));
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 8001b6a:	4b47      	ldr	r3, [pc, #284]	@ (8001c88 <FDCAN_CalcultateRamBlockAddresses+0x2b4>)
 8001b6c:	4013      	ands	r3, r2
 8001b6e:	68ba      	ldr	r2, [r7, #8]
 8001b70:	0091      	lsls	r1, r2, #2
 8001b72:	687a      	ldr	r2, [r7, #4]
 8001b74:	6812      	ldr	r2, [r2, #0]
 8001b76:	430b      	orrs	r3, r1
 8001b78:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0

  /* Dedicated Tx buffers number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_NDTB, (hfdcan->Init.TxBuffersNbr << FDCAN_TXBC_NDTB_Pos));
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001b84:	f423 117c 	bic.w	r1, r3, #4128768	@ 0x3f0000
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b8c:	041a      	lsls	r2, r3, #16
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	681b      	ldr	r3, [r3, #0]
 8001b92:	430a      	orrs	r2, r1
 8001b94:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Tx FIFO/queue elements number */
  MODIFY_REG(hfdcan->Instance->TXBC, FDCAN_TXBC_TFQS, (hfdcan->Init.TxFifoQueueElmtsNbr << FDCAN_TXBC_TFQS_Pos));
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001ba0:	f023 517c 	bic.w	r1, r3, #1056964608	@ 0x3f000000
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ba8:	061a      	lsls	r2, r3, #24
 8001baa:	687b      	ldr	r3, [r7, #4]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	430a      	orrs	r2, r1
 8001bb0:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  hfdcan->msgRam.StandardFilterSA = SRAMCAN_BASE + (hfdcan->Init.MessageRAMOffset * 4U);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001bb8:	4b34      	ldr	r3, [pc, #208]	@ (8001c8c <FDCAN_CalcultateRamBlockAddresses+0x2b8>)
 8001bba:	4413      	add	r3, r2
 8001bbc:	009a      	lsls	r2, r3, #2
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	66da      	str	r2, [r3, #108]	@ 0x6c
  hfdcan->msgRam.ExtendedFilterSA = hfdcan->msgRam.StandardFilterSA + (hfdcan->Init.StdFiltersNbr * 4U);
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001bca:	009b      	lsls	r3, r3, #2
 8001bcc:	441a      	add	r2, r3
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	671a      	str	r2, [r3, #112]	@ 0x70
  hfdcan->msgRam.RxFIFO0SA = hfdcan->msgRam.ExtendedFilterSA + (hfdcan->Init.ExtFiltersNbr * 2U * 4U);
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001bda:	00db      	lsls	r3, r3, #3
 8001bdc:	441a      	add	r2, r3
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	675a      	str	r2, [r3, #116]	@ 0x74
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	6f5a      	ldr	r2, [r3, #116]	@ 0x74
                             (hfdcan->Init.RxFifo0ElmtsNbr * hfdcan->Init.RxFifo0ElmtSize * 4U);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001bea:	6879      	ldr	r1, [r7, #4]
 8001bec:	6c49      	ldr	r1, [r1, #68]	@ 0x44
 8001bee:	fb01 f303 	mul.w	r3, r1, r3
 8001bf2:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxFIFO1SA = hfdcan->msgRam.RxFIFO0SA +
 8001bf4:	441a      	add	r2, r3
 8001bf6:	687b      	ldr	r3, [r7, #4]
 8001bf8:	679a      	str	r2, [r3, #120]	@ 0x78
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6f9a      	ldr	r2, [r3, #120]	@ 0x78
                              (hfdcan->Init.RxFifo1ElmtsNbr * hfdcan->Init.RxFifo1ElmtSize * 4U);
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c02:	6879      	ldr	r1, [r7, #4]
 8001c04:	6cc9      	ldr	r1, [r1, #76]	@ 0x4c
 8001c06:	fb01 f303 	mul.w	r3, r1, r3
 8001c0a:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.RxBufferSA = hfdcan->msgRam.RxFIFO1SA +
 8001c0c:	441a      	add	r2, r3
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	67da      	str	r2, [r3, #124]	@ 0x7c
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
                                 (hfdcan->Init.RxBuffersNbr * hfdcan->Init.RxBufferSize * 4U);
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001c1a:	6879      	ldr	r1, [r7, #4]
 8001c1c:	6d49      	ldr	r1, [r1, #84]	@ 0x54
 8001c1e:	fb01 f303 	mul.w	r3, r1, r3
 8001c22:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.TxEventFIFOSA = hfdcan->msgRam.RxBufferSA +
 8001c24:	441a      	add	r2, r3
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  hfdcan->msgRam.TxBufferSA = hfdcan->msgRam.TxEventFIFOSA + (hfdcan->Init.TxEventsNbr * 2U * 4U);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	f8d3 2080 	ldr.w	r2, [r3, #128]	@ 0x80
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c36:	00db      	lsls	r3, r3, #3
 8001c38:	441a      	add	r2, r3
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hfdcan->msgRam.TxFIFOQSA = hfdcan->msgRam.TxBufferSA + (hfdcan->Init.TxBuffersNbr * hfdcan->Init.TxElmtSize * 4U);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	f8d3 2084 	ldr.w	r2, [r3, #132]	@ 0x84
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c4a:	6879      	ldr	r1, [r7, #4]
 8001c4c:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8001c4e:	fb01 f303 	mul.w	r3, r1, r3
 8001c52:	009b      	lsls	r3, r3, #2
 8001c54:	441a      	add	r2, r3
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
                              (hfdcan->Init.TxFifoQueueElmtsNbr * hfdcan->Init.TxElmtSize * 4U);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001c66:	6879      	ldr	r1, [r7, #4]
 8001c68:	6e89      	ldr	r1, [r1, #104]	@ 0x68
 8001c6a:	fb01 f303 	mul.w	r3, r1, r3
 8001c6e:	009b      	lsls	r3, r3, #2
  hfdcan->msgRam.EndAddress = hfdcan->msgRam.TxFIFOQSA +
 8001c70:	441a      	add	r2, r3
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  if (hfdcan->msgRam.EndAddress > FDCAN_MESSAGE_RAM_END_ADDRESS) /* Last address of the Message RAM */
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001c7e:	4a04      	ldr	r2, [pc, #16]	@ (8001c90 <FDCAN_CalcultateRamBlockAddresses+0x2bc>)
 8001c80:	4293      	cmp	r3, r2
 8001c82:	d915      	bls.n	8001cb0 <FDCAN_CalcultateRamBlockAddresses+0x2dc>
 8001c84:	e006      	b.n	8001c94 <FDCAN_CalcultateRamBlockAddresses+0x2c0>
 8001c86:	bf00      	nop
 8001c88:	ffff0003 	.word	0xffff0003
 8001c8c:	10002b00 	.word	0x10002b00
 8001c90:	4000d3fc 	.word	0x4000d3fc
  {
    /* Update error code.
       Message RAM overflow */
    hfdcan->ErrorCode |= HAL_FDCAN_ERROR_PARAM;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8001c9a:	f043 0220 	orr.w	r2, r3, #32
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Change FDCAN state */
    hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	2203      	movs	r2, #3
 8001ca8:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98

    return HAL_ERROR;
 8001cac:	2301      	movs	r3, #1
 8001cae:	e010      	b.n	8001cd2 <FDCAN_CalcultateRamBlockAddresses+0x2fe>
  }
  else
  {
    /* Flush the allocated Message RAM area */
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001cb4:	60fb      	str	r3, [r7, #12]
 8001cb6:	e005      	b.n	8001cc4 <FDCAN_CalcultateRamBlockAddresses+0x2f0>
    {
      *(uint32_t *)(RAMcounter) = 0x00000000;
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	2200      	movs	r2, #0
 8001cbc:	601a      	str	r2, [r3, #0]
    for (RAMcounter = hfdcan->msgRam.StandardFilterSA; RAMcounter < hfdcan->msgRam.EndAddress; RAMcounter += 4U)
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	3304      	adds	r3, #4
 8001cc2:	60fb      	str	r3, [r7, #12]
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001cca:	68fa      	ldr	r2, [r7, #12]
 8001ccc:	429a      	cmp	r2, r3
 8001cce:	d3f3      	bcc.n	8001cb8 <FDCAN_CalcultateRamBlockAddresses+0x2e4>
    }
  }

  /* Return function status */
  return HAL_OK;
 8001cd0:	2300      	movs	r3, #0
}
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	3714      	adds	r7, #20
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cdc:	4770      	bx	lr
 8001cde:	bf00      	nop

08001ce0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b089      	sub	sp, #36	@ 0x24
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
 8001ce8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001cea:	2300      	movs	r3, #0
 8001cec:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001cee:	4b89      	ldr	r3, [pc, #548]	@ (8001f14 <HAL_GPIO_Init+0x234>)
 8001cf0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001cf2:	e194      	b.n	800201e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001cf4:	683b      	ldr	r3, [r7, #0]
 8001cf6:	681a      	ldr	r2, [r3, #0]
 8001cf8:	2101      	movs	r1, #1
 8001cfa:	69fb      	ldr	r3, [r7, #28]
 8001cfc:	fa01 f303 	lsl.w	r3, r1, r3
 8001d00:	4013      	ands	r3, r2
 8001d02:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001d04:	693b      	ldr	r3, [r7, #16]
 8001d06:	2b00      	cmp	r3, #0
 8001d08:	f000 8186 	beq.w	8002018 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	685b      	ldr	r3, [r3, #4]
 8001d10:	f003 0303 	and.w	r3, r3, #3
 8001d14:	2b01      	cmp	r3, #1
 8001d16:	d005      	beq.n	8001d24 <HAL_GPIO_Init+0x44>
 8001d18:	683b      	ldr	r3, [r7, #0]
 8001d1a:	685b      	ldr	r3, [r3, #4]
 8001d1c:	f003 0303 	and.w	r3, r3, #3
 8001d20:	2b02      	cmp	r3, #2
 8001d22:	d130      	bne.n	8001d86 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	689b      	ldr	r3, [r3, #8]
 8001d28:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001d2a:	69fb      	ldr	r3, [r7, #28]
 8001d2c:	005b      	lsls	r3, r3, #1
 8001d2e:	2203      	movs	r2, #3
 8001d30:	fa02 f303 	lsl.w	r3, r2, r3
 8001d34:	43db      	mvns	r3, r3
 8001d36:	69ba      	ldr	r2, [r7, #24]
 8001d38:	4013      	ands	r3, r2
 8001d3a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d3c:	683b      	ldr	r3, [r7, #0]
 8001d3e:	68da      	ldr	r2, [r3, #12]
 8001d40:	69fb      	ldr	r3, [r7, #28]
 8001d42:	005b      	lsls	r3, r3, #1
 8001d44:	fa02 f303 	lsl.w	r3, r2, r3
 8001d48:	69ba      	ldr	r2, [r7, #24]
 8001d4a:	4313      	orrs	r3, r2
 8001d4c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	69ba      	ldr	r2, [r7, #24]
 8001d52:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d5a:	2201      	movs	r2, #1
 8001d5c:	69fb      	ldr	r3, [r7, #28]
 8001d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d62:	43db      	mvns	r3, r3
 8001d64:	69ba      	ldr	r2, [r7, #24]
 8001d66:	4013      	ands	r3, r2
 8001d68:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	685b      	ldr	r3, [r3, #4]
 8001d6e:	091b      	lsrs	r3, r3, #4
 8001d70:	f003 0201 	and.w	r2, r3, #1
 8001d74:	69fb      	ldr	r3, [r7, #28]
 8001d76:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7a:	69ba      	ldr	r2, [r7, #24]
 8001d7c:	4313      	orrs	r3, r2
 8001d7e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	69ba      	ldr	r2, [r7, #24]
 8001d84:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	685b      	ldr	r3, [r3, #4]
 8001d8a:	f003 0303 	and.w	r3, r3, #3
 8001d8e:	2b03      	cmp	r3, #3
 8001d90:	d017      	beq.n	8001dc2 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	68db      	ldr	r3, [r3, #12]
 8001d96:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001d98:	69fb      	ldr	r3, [r7, #28]
 8001d9a:	005b      	lsls	r3, r3, #1
 8001d9c:	2203      	movs	r2, #3
 8001d9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001da2:	43db      	mvns	r3, r3
 8001da4:	69ba      	ldr	r2, [r7, #24]
 8001da6:	4013      	ands	r3, r2
 8001da8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001daa:	683b      	ldr	r3, [r7, #0]
 8001dac:	689a      	ldr	r2, [r3, #8]
 8001dae:	69fb      	ldr	r3, [r7, #28]
 8001db0:	005b      	lsls	r3, r3, #1
 8001db2:	fa02 f303 	lsl.w	r3, r2, r3
 8001db6:	69ba      	ldr	r2, [r7, #24]
 8001db8:	4313      	orrs	r3, r2
 8001dba:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	69ba      	ldr	r2, [r7, #24]
 8001dc0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001dc2:	683b      	ldr	r3, [r7, #0]
 8001dc4:	685b      	ldr	r3, [r3, #4]
 8001dc6:	f003 0303 	and.w	r3, r3, #3
 8001dca:	2b02      	cmp	r3, #2
 8001dcc:	d123      	bne.n	8001e16 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001dce:	69fb      	ldr	r3, [r7, #28]
 8001dd0:	08da      	lsrs	r2, r3, #3
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	3208      	adds	r2, #8
 8001dd6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001dda:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001ddc:	69fb      	ldr	r3, [r7, #28]
 8001dde:	f003 0307 	and.w	r3, r3, #7
 8001de2:	009b      	lsls	r3, r3, #2
 8001de4:	220f      	movs	r2, #15
 8001de6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dea:	43db      	mvns	r3, r3
 8001dec:	69ba      	ldr	r2, [r7, #24]
 8001dee:	4013      	ands	r3, r2
 8001df0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001df2:	683b      	ldr	r3, [r7, #0]
 8001df4:	691a      	ldr	r2, [r3, #16]
 8001df6:	69fb      	ldr	r3, [r7, #28]
 8001df8:	f003 0307 	and.w	r3, r3, #7
 8001dfc:	009b      	lsls	r3, r3, #2
 8001dfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001e02:	69ba      	ldr	r2, [r7, #24]
 8001e04:	4313      	orrs	r3, r2
 8001e06:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e08:	69fb      	ldr	r3, [r7, #28]
 8001e0a:	08da      	lsrs	r2, r3, #3
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	3208      	adds	r2, #8
 8001e10:	69b9      	ldr	r1, [r7, #24]
 8001e12:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001e1c:	69fb      	ldr	r3, [r7, #28]
 8001e1e:	005b      	lsls	r3, r3, #1
 8001e20:	2203      	movs	r2, #3
 8001e22:	fa02 f303 	lsl.w	r3, r2, r3
 8001e26:	43db      	mvns	r3, r3
 8001e28:	69ba      	ldr	r2, [r7, #24]
 8001e2a:	4013      	ands	r3, r2
 8001e2c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	685b      	ldr	r3, [r3, #4]
 8001e32:	f003 0203 	and.w	r2, r3, #3
 8001e36:	69fb      	ldr	r3, [r7, #28]
 8001e38:	005b      	lsls	r3, r3, #1
 8001e3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e3e:	69ba      	ldr	r2, [r7, #24]
 8001e40:	4313      	orrs	r3, r2
 8001e42:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	69ba      	ldr	r2, [r7, #24]
 8001e48:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	685b      	ldr	r3, [r3, #4]
 8001e4e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	f000 80e0 	beq.w	8002018 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e58:	4b2f      	ldr	r3, [pc, #188]	@ (8001f18 <HAL_GPIO_Init+0x238>)
 8001e5a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001e5e:	4a2e      	ldr	r2, [pc, #184]	@ (8001f18 <HAL_GPIO_Init+0x238>)
 8001e60:	f043 0302 	orr.w	r3, r3, #2
 8001e64:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8001e68:	4b2b      	ldr	r3, [pc, #172]	@ (8001f18 <HAL_GPIO_Init+0x238>)
 8001e6a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001e6e:	f003 0302 	and.w	r3, r3, #2
 8001e72:	60fb      	str	r3, [r7, #12]
 8001e74:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e76:	4a29      	ldr	r2, [pc, #164]	@ (8001f1c <HAL_GPIO_Init+0x23c>)
 8001e78:	69fb      	ldr	r3, [r7, #28]
 8001e7a:	089b      	lsrs	r3, r3, #2
 8001e7c:	3302      	adds	r3, #2
 8001e7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e82:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001e84:	69fb      	ldr	r3, [r7, #28]
 8001e86:	f003 0303 	and.w	r3, r3, #3
 8001e8a:	009b      	lsls	r3, r3, #2
 8001e8c:	220f      	movs	r2, #15
 8001e8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e92:	43db      	mvns	r3, r3
 8001e94:	69ba      	ldr	r2, [r7, #24]
 8001e96:	4013      	ands	r3, r2
 8001e98:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	4a20      	ldr	r2, [pc, #128]	@ (8001f20 <HAL_GPIO_Init+0x240>)
 8001e9e:	4293      	cmp	r3, r2
 8001ea0:	d052      	beq.n	8001f48 <HAL_GPIO_Init+0x268>
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	4a1f      	ldr	r2, [pc, #124]	@ (8001f24 <HAL_GPIO_Init+0x244>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d031      	beq.n	8001f0e <HAL_GPIO_Init+0x22e>
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	4a1e      	ldr	r2, [pc, #120]	@ (8001f28 <HAL_GPIO_Init+0x248>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d02b      	beq.n	8001f0a <HAL_GPIO_Init+0x22a>
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	4a1d      	ldr	r2, [pc, #116]	@ (8001f2c <HAL_GPIO_Init+0x24c>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d025      	beq.n	8001f06 <HAL_GPIO_Init+0x226>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	4a1c      	ldr	r2, [pc, #112]	@ (8001f30 <HAL_GPIO_Init+0x250>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d01f      	beq.n	8001f02 <HAL_GPIO_Init+0x222>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	4a1b      	ldr	r2, [pc, #108]	@ (8001f34 <HAL_GPIO_Init+0x254>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d019      	beq.n	8001efe <HAL_GPIO_Init+0x21e>
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	4a1a      	ldr	r2, [pc, #104]	@ (8001f38 <HAL_GPIO_Init+0x258>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d013      	beq.n	8001efa <HAL_GPIO_Init+0x21a>
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	4a19      	ldr	r2, [pc, #100]	@ (8001f3c <HAL_GPIO_Init+0x25c>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d00d      	beq.n	8001ef6 <HAL_GPIO_Init+0x216>
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	4a18      	ldr	r2, [pc, #96]	@ (8001f40 <HAL_GPIO_Init+0x260>)
 8001ede:	4293      	cmp	r3, r2
 8001ee0:	d007      	beq.n	8001ef2 <HAL_GPIO_Init+0x212>
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	4a17      	ldr	r2, [pc, #92]	@ (8001f44 <HAL_GPIO_Init+0x264>)
 8001ee6:	4293      	cmp	r3, r2
 8001ee8:	d101      	bne.n	8001eee <HAL_GPIO_Init+0x20e>
 8001eea:	2309      	movs	r3, #9
 8001eec:	e02d      	b.n	8001f4a <HAL_GPIO_Init+0x26a>
 8001eee:	230a      	movs	r3, #10
 8001ef0:	e02b      	b.n	8001f4a <HAL_GPIO_Init+0x26a>
 8001ef2:	2308      	movs	r3, #8
 8001ef4:	e029      	b.n	8001f4a <HAL_GPIO_Init+0x26a>
 8001ef6:	2307      	movs	r3, #7
 8001ef8:	e027      	b.n	8001f4a <HAL_GPIO_Init+0x26a>
 8001efa:	2306      	movs	r3, #6
 8001efc:	e025      	b.n	8001f4a <HAL_GPIO_Init+0x26a>
 8001efe:	2305      	movs	r3, #5
 8001f00:	e023      	b.n	8001f4a <HAL_GPIO_Init+0x26a>
 8001f02:	2304      	movs	r3, #4
 8001f04:	e021      	b.n	8001f4a <HAL_GPIO_Init+0x26a>
 8001f06:	2303      	movs	r3, #3
 8001f08:	e01f      	b.n	8001f4a <HAL_GPIO_Init+0x26a>
 8001f0a:	2302      	movs	r3, #2
 8001f0c:	e01d      	b.n	8001f4a <HAL_GPIO_Init+0x26a>
 8001f0e:	2301      	movs	r3, #1
 8001f10:	e01b      	b.n	8001f4a <HAL_GPIO_Init+0x26a>
 8001f12:	bf00      	nop
 8001f14:	58000080 	.word	0x58000080
 8001f18:	58024400 	.word	0x58024400
 8001f1c:	58000400 	.word	0x58000400
 8001f20:	58020000 	.word	0x58020000
 8001f24:	58020400 	.word	0x58020400
 8001f28:	58020800 	.word	0x58020800
 8001f2c:	58020c00 	.word	0x58020c00
 8001f30:	58021000 	.word	0x58021000
 8001f34:	58021400 	.word	0x58021400
 8001f38:	58021800 	.word	0x58021800
 8001f3c:	58021c00 	.word	0x58021c00
 8001f40:	58022000 	.word	0x58022000
 8001f44:	58022400 	.word	0x58022400
 8001f48:	2300      	movs	r3, #0
 8001f4a:	69fa      	ldr	r2, [r7, #28]
 8001f4c:	f002 0203 	and.w	r2, r2, #3
 8001f50:	0092      	lsls	r2, r2, #2
 8001f52:	4093      	lsls	r3, r2
 8001f54:	69ba      	ldr	r2, [r7, #24]
 8001f56:	4313      	orrs	r3, r2
 8001f58:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f5a:	4938      	ldr	r1, [pc, #224]	@ (800203c <HAL_GPIO_Init+0x35c>)
 8001f5c:	69fb      	ldr	r3, [r7, #28]
 8001f5e:	089b      	lsrs	r3, r3, #2
 8001f60:	3302      	adds	r3, #2
 8001f62:	69ba      	ldr	r2, [r7, #24]
 8001f64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001f68:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001f70:	693b      	ldr	r3, [r7, #16]
 8001f72:	43db      	mvns	r3, r3
 8001f74:	69ba      	ldr	r2, [r7, #24]
 8001f76:	4013      	ands	r3, r2
 8001f78:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	685b      	ldr	r3, [r3, #4]
 8001f7e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d003      	beq.n	8001f8e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001f86:	69ba      	ldr	r2, [r7, #24]
 8001f88:	693b      	ldr	r3, [r7, #16]
 8001f8a:	4313      	orrs	r3, r2
 8001f8c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001f8e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001f92:	69bb      	ldr	r3, [r7, #24]
 8001f94:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001f96:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001f9e:	693b      	ldr	r3, [r7, #16]
 8001fa0:	43db      	mvns	r3, r3
 8001fa2:	69ba      	ldr	r2, [r7, #24]
 8001fa4:	4013      	ands	r3, r2
 8001fa6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d003      	beq.n	8001fbc <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001fb4:	69ba      	ldr	r2, [r7, #24]
 8001fb6:	693b      	ldr	r3, [r7, #16]
 8001fb8:	4313      	orrs	r3, r2
 8001fba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001fbc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8001fc0:	69bb      	ldr	r3, [r7, #24]
 8001fc2:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001fc4:	697b      	ldr	r3, [r7, #20]
 8001fc6:	685b      	ldr	r3, [r3, #4]
 8001fc8:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001fca:	693b      	ldr	r3, [r7, #16]
 8001fcc:	43db      	mvns	r3, r3
 8001fce:	69ba      	ldr	r2, [r7, #24]
 8001fd0:	4013      	ands	r3, r2
 8001fd2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001fd4:	683b      	ldr	r3, [r7, #0]
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d003      	beq.n	8001fe8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001fe0:	69ba      	ldr	r2, [r7, #24]
 8001fe2:	693b      	ldr	r3, [r7, #16]
 8001fe4:	4313      	orrs	r3, r2
 8001fe6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001fe8:	697b      	ldr	r3, [r7, #20]
 8001fea:	69ba      	ldr	r2, [r7, #24]
 8001fec:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001fee:	697b      	ldr	r3, [r7, #20]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001ff4:	693b      	ldr	r3, [r7, #16]
 8001ff6:	43db      	mvns	r3, r3
 8001ff8:	69ba      	ldr	r2, [r7, #24]
 8001ffa:	4013      	ands	r3, r2
 8001ffc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001ffe:	683b      	ldr	r3, [r7, #0]
 8002000:	685b      	ldr	r3, [r3, #4]
 8002002:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002006:	2b00      	cmp	r3, #0
 8002008:	d003      	beq.n	8002012 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 800200a:	69ba      	ldr	r2, [r7, #24]
 800200c:	693b      	ldr	r3, [r7, #16]
 800200e:	4313      	orrs	r3, r2
 8002010:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8002012:	697b      	ldr	r3, [r7, #20]
 8002014:	69ba      	ldr	r2, [r7, #24]
 8002016:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8002018:	69fb      	ldr	r3, [r7, #28]
 800201a:	3301      	adds	r3, #1
 800201c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 800201e:	683b      	ldr	r3, [r7, #0]
 8002020:	681a      	ldr	r2, [r3, #0]
 8002022:	69fb      	ldr	r3, [r7, #28]
 8002024:	fa22 f303 	lsr.w	r3, r2, r3
 8002028:	2b00      	cmp	r3, #0
 800202a:	f47f ae63 	bne.w	8001cf4 <HAL_GPIO_Init+0x14>
  }
}
 800202e:	bf00      	nop
 8002030:	bf00      	nop
 8002032:	3724      	adds	r7, #36	@ 0x24
 8002034:	46bd      	mov	sp, r7
 8002036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203a:	4770      	bx	lr
 800203c:	58000400 	.word	0x58000400

08002040 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002040:	b480      	push	{r7}
 8002042:	b083      	sub	sp, #12
 8002044:	af00      	add	r7, sp, #0
 8002046:	6078      	str	r0, [r7, #4]
 8002048:	460b      	mov	r3, r1
 800204a:	807b      	strh	r3, [r7, #2]
 800204c:	4613      	mov	r3, r2
 800204e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002050:	787b      	ldrb	r3, [r7, #1]
 8002052:	2b00      	cmp	r3, #0
 8002054:	d003      	beq.n	800205e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002056:	887a      	ldrh	r2, [r7, #2]
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 800205c:	e003      	b.n	8002066 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800205e:	887b      	ldrh	r3, [r7, #2]
 8002060:	041a      	lsls	r2, r3, #16
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	619a      	str	r2, [r3, #24]
}
 8002066:	bf00      	nop
 8002068:	370c      	adds	r7, #12
 800206a:	46bd      	mov	sp, r7
 800206c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002070:	4770      	bx	lr
	...

08002074 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002074:	b580      	push	{r7, lr}
 8002076:	b084      	sub	sp, #16
 8002078:	af00      	add	r7, sp, #0
 800207a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 800207c:	4b19      	ldr	r3, [pc, #100]	@ (80020e4 <HAL_PWREx_ConfigSupply+0x70>)
 800207e:	68db      	ldr	r3, [r3, #12]
 8002080:	f003 0304 	and.w	r3, r3, #4
 8002084:	2b04      	cmp	r3, #4
 8002086:	d00a      	beq.n	800209e <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002088:	4b16      	ldr	r3, [pc, #88]	@ (80020e4 <HAL_PWREx_ConfigSupply+0x70>)
 800208a:	68db      	ldr	r3, [r3, #12]
 800208c:	f003 0307 	and.w	r3, r3, #7
 8002090:	687a      	ldr	r2, [r7, #4]
 8002092:	429a      	cmp	r2, r3
 8002094:	d001      	beq.n	800209a <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002096:	2301      	movs	r3, #1
 8002098:	e01f      	b.n	80020da <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800209a:	2300      	movs	r3, #0
 800209c:	e01d      	b.n	80020da <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 800209e:	4b11      	ldr	r3, [pc, #68]	@ (80020e4 <HAL_PWREx_ConfigSupply+0x70>)
 80020a0:	68db      	ldr	r3, [r3, #12]
 80020a2:	f023 0207 	bic.w	r2, r3, #7
 80020a6:	490f      	ldr	r1, [pc, #60]	@ (80020e4 <HAL_PWREx_ConfigSupply+0x70>)
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	4313      	orrs	r3, r2
 80020ac:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 80020ae:	f7ff f93f 	bl	8001330 <HAL_GetTick>
 80020b2:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80020b4:	e009      	b.n	80020ca <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 80020b6:	f7ff f93b 	bl	8001330 <HAL_GetTick>
 80020ba:	4602      	mov	r2, r0
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	1ad3      	subs	r3, r2, r3
 80020c0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80020c4:	d901      	bls.n	80020ca <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80020c6:	2301      	movs	r3, #1
 80020c8:	e007      	b.n	80020da <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80020ca:	4b06      	ldr	r3, [pc, #24]	@ (80020e4 <HAL_PWREx_ConfigSupply+0x70>)
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80020d2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80020d6:	d1ee      	bne.n	80020b6 <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80020d8:	2300      	movs	r3, #0
}
 80020da:	4618      	mov	r0, r3
 80020dc:	3710      	adds	r7, #16
 80020de:	46bd      	mov	sp, r7
 80020e0:	bd80      	pop	{r7, pc}
 80020e2:	bf00      	nop
 80020e4:	58024800 	.word	0x58024800

080020e8 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b08c      	sub	sp, #48	@ 0x30
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d102      	bne.n	80020fc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80020f6:	2301      	movs	r3, #1
 80020f8:	f000 bc48 	b.w	800298c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f003 0301 	and.w	r3, r3, #1
 8002104:	2b00      	cmp	r3, #0
 8002106:	f000 8088 	beq.w	800221a <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800210a:	4b99      	ldr	r3, [pc, #612]	@ (8002370 <HAL_RCC_OscConfig+0x288>)
 800210c:	691b      	ldr	r3, [r3, #16]
 800210e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002112:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002114:	4b96      	ldr	r3, [pc, #600]	@ (8002370 <HAL_RCC_OscConfig+0x288>)
 8002116:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002118:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 800211a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800211c:	2b10      	cmp	r3, #16
 800211e:	d007      	beq.n	8002130 <HAL_RCC_OscConfig+0x48>
 8002120:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002122:	2b18      	cmp	r3, #24
 8002124:	d111      	bne.n	800214a <HAL_RCC_OscConfig+0x62>
 8002126:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002128:	f003 0303 	and.w	r3, r3, #3
 800212c:	2b02      	cmp	r3, #2
 800212e:	d10c      	bne.n	800214a <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002130:	4b8f      	ldr	r3, [pc, #572]	@ (8002370 <HAL_RCC_OscConfig+0x288>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002138:	2b00      	cmp	r3, #0
 800213a:	d06d      	beq.n	8002218 <HAL_RCC_OscConfig+0x130>
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	2b00      	cmp	r3, #0
 8002142:	d169      	bne.n	8002218 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002144:	2301      	movs	r3, #1
 8002146:	f000 bc21 	b.w	800298c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	685b      	ldr	r3, [r3, #4]
 800214e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002152:	d106      	bne.n	8002162 <HAL_RCC_OscConfig+0x7a>
 8002154:	4b86      	ldr	r3, [pc, #536]	@ (8002370 <HAL_RCC_OscConfig+0x288>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a85      	ldr	r2, [pc, #532]	@ (8002370 <HAL_RCC_OscConfig+0x288>)
 800215a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800215e:	6013      	str	r3, [r2, #0]
 8002160:	e02e      	b.n	80021c0 <HAL_RCC_OscConfig+0xd8>
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	685b      	ldr	r3, [r3, #4]
 8002166:	2b00      	cmp	r3, #0
 8002168:	d10c      	bne.n	8002184 <HAL_RCC_OscConfig+0x9c>
 800216a:	4b81      	ldr	r3, [pc, #516]	@ (8002370 <HAL_RCC_OscConfig+0x288>)
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	4a80      	ldr	r2, [pc, #512]	@ (8002370 <HAL_RCC_OscConfig+0x288>)
 8002170:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002174:	6013      	str	r3, [r2, #0]
 8002176:	4b7e      	ldr	r3, [pc, #504]	@ (8002370 <HAL_RCC_OscConfig+0x288>)
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	4a7d      	ldr	r2, [pc, #500]	@ (8002370 <HAL_RCC_OscConfig+0x288>)
 800217c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002180:	6013      	str	r3, [r2, #0]
 8002182:	e01d      	b.n	80021c0 <HAL_RCC_OscConfig+0xd8>
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	685b      	ldr	r3, [r3, #4]
 8002188:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800218c:	d10c      	bne.n	80021a8 <HAL_RCC_OscConfig+0xc0>
 800218e:	4b78      	ldr	r3, [pc, #480]	@ (8002370 <HAL_RCC_OscConfig+0x288>)
 8002190:	681b      	ldr	r3, [r3, #0]
 8002192:	4a77      	ldr	r2, [pc, #476]	@ (8002370 <HAL_RCC_OscConfig+0x288>)
 8002194:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002198:	6013      	str	r3, [r2, #0]
 800219a:	4b75      	ldr	r3, [pc, #468]	@ (8002370 <HAL_RCC_OscConfig+0x288>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	4a74      	ldr	r2, [pc, #464]	@ (8002370 <HAL_RCC_OscConfig+0x288>)
 80021a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021a4:	6013      	str	r3, [r2, #0]
 80021a6:	e00b      	b.n	80021c0 <HAL_RCC_OscConfig+0xd8>
 80021a8:	4b71      	ldr	r3, [pc, #452]	@ (8002370 <HAL_RCC_OscConfig+0x288>)
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	4a70      	ldr	r2, [pc, #448]	@ (8002370 <HAL_RCC_OscConfig+0x288>)
 80021ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80021b2:	6013      	str	r3, [r2, #0]
 80021b4:	4b6e      	ldr	r3, [pc, #440]	@ (8002370 <HAL_RCC_OscConfig+0x288>)
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	4a6d      	ldr	r2, [pc, #436]	@ (8002370 <HAL_RCC_OscConfig+0x288>)
 80021ba:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80021be:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	685b      	ldr	r3, [r3, #4]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d013      	beq.n	80021f0 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021c8:	f7ff f8b2 	bl	8001330 <HAL_GetTick>
 80021cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80021ce:	e008      	b.n	80021e2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021d0:	f7ff f8ae 	bl	8001330 <HAL_GetTick>
 80021d4:	4602      	mov	r2, r0
 80021d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021d8:	1ad3      	subs	r3, r2, r3
 80021da:	2b64      	cmp	r3, #100	@ 0x64
 80021dc:	d901      	bls.n	80021e2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80021de:	2303      	movs	r3, #3
 80021e0:	e3d4      	b.n	800298c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80021e2:	4b63      	ldr	r3, [pc, #396]	@ (8002370 <HAL_RCC_OscConfig+0x288>)
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d0f0      	beq.n	80021d0 <HAL_RCC_OscConfig+0xe8>
 80021ee:	e014      	b.n	800221a <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021f0:	f7ff f89e 	bl	8001330 <HAL_GetTick>
 80021f4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80021f6:	e008      	b.n	800220a <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80021f8:	f7ff f89a 	bl	8001330 <HAL_GetTick>
 80021fc:	4602      	mov	r2, r0
 80021fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002200:	1ad3      	subs	r3, r2, r3
 8002202:	2b64      	cmp	r3, #100	@ 0x64
 8002204:	d901      	bls.n	800220a <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002206:	2303      	movs	r3, #3
 8002208:	e3c0      	b.n	800298c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800220a:	4b59      	ldr	r3, [pc, #356]	@ (8002370 <HAL_RCC_OscConfig+0x288>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002212:	2b00      	cmp	r3, #0
 8002214:	d1f0      	bne.n	80021f8 <HAL_RCC_OscConfig+0x110>
 8002216:	e000      	b.n	800221a <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002218:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800221a:	687b      	ldr	r3, [r7, #4]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	f003 0302 	and.w	r3, r3, #2
 8002222:	2b00      	cmp	r3, #0
 8002224:	f000 80ca 	beq.w	80023bc <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002228:	4b51      	ldr	r3, [pc, #324]	@ (8002370 <HAL_RCC_OscConfig+0x288>)
 800222a:	691b      	ldr	r3, [r3, #16]
 800222c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002230:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002232:	4b4f      	ldr	r3, [pc, #316]	@ (8002370 <HAL_RCC_OscConfig+0x288>)
 8002234:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002236:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002238:	6a3b      	ldr	r3, [r7, #32]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d007      	beq.n	800224e <HAL_RCC_OscConfig+0x166>
 800223e:	6a3b      	ldr	r3, [r7, #32]
 8002240:	2b18      	cmp	r3, #24
 8002242:	d156      	bne.n	80022f2 <HAL_RCC_OscConfig+0x20a>
 8002244:	69fb      	ldr	r3, [r7, #28]
 8002246:	f003 0303 	and.w	r3, r3, #3
 800224a:	2b00      	cmp	r3, #0
 800224c:	d151      	bne.n	80022f2 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800224e:	4b48      	ldr	r3, [pc, #288]	@ (8002370 <HAL_RCC_OscConfig+0x288>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	f003 0304 	and.w	r3, r3, #4
 8002256:	2b00      	cmp	r3, #0
 8002258:	d005      	beq.n	8002266 <HAL_RCC_OscConfig+0x17e>
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	68db      	ldr	r3, [r3, #12]
 800225e:	2b00      	cmp	r3, #0
 8002260:	d101      	bne.n	8002266 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8002262:	2301      	movs	r3, #1
 8002264:	e392      	b.n	800298c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002266:	4b42      	ldr	r3, [pc, #264]	@ (8002370 <HAL_RCC_OscConfig+0x288>)
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f023 0219 	bic.w	r2, r3, #25
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	68db      	ldr	r3, [r3, #12]
 8002272:	493f      	ldr	r1, [pc, #252]	@ (8002370 <HAL_RCC_OscConfig+0x288>)
 8002274:	4313      	orrs	r3, r2
 8002276:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002278:	f7ff f85a 	bl	8001330 <HAL_GetTick>
 800227c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800227e:	e008      	b.n	8002292 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002280:	f7ff f856 	bl	8001330 <HAL_GetTick>
 8002284:	4602      	mov	r2, r0
 8002286:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002288:	1ad3      	subs	r3, r2, r3
 800228a:	2b02      	cmp	r3, #2
 800228c:	d901      	bls.n	8002292 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800228e:	2303      	movs	r3, #3
 8002290:	e37c      	b.n	800298c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002292:	4b37      	ldr	r3, [pc, #220]	@ (8002370 <HAL_RCC_OscConfig+0x288>)
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	f003 0304 	and.w	r3, r3, #4
 800229a:	2b00      	cmp	r3, #0
 800229c:	d0f0      	beq.n	8002280 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800229e:	f7ff f853 	bl	8001348 <HAL_GetREVID>
 80022a2:	4603      	mov	r3, r0
 80022a4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80022a8:	4293      	cmp	r3, r2
 80022aa:	d817      	bhi.n	80022dc <HAL_RCC_OscConfig+0x1f4>
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	691b      	ldr	r3, [r3, #16]
 80022b0:	2b40      	cmp	r3, #64	@ 0x40
 80022b2:	d108      	bne.n	80022c6 <HAL_RCC_OscConfig+0x1de>
 80022b4:	4b2e      	ldr	r3, [pc, #184]	@ (8002370 <HAL_RCC_OscConfig+0x288>)
 80022b6:	685b      	ldr	r3, [r3, #4]
 80022b8:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80022bc:	4a2c      	ldr	r2, [pc, #176]	@ (8002370 <HAL_RCC_OscConfig+0x288>)
 80022be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80022c2:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80022c4:	e07a      	b.n	80023bc <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022c6:	4b2a      	ldr	r3, [pc, #168]	@ (8002370 <HAL_RCC_OscConfig+0x288>)
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	691b      	ldr	r3, [r3, #16]
 80022d2:	031b      	lsls	r3, r3, #12
 80022d4:	4926      	ldr	r1, [pc, #152]	@ (8002370 <HAL_RCC_OscConfig+0x288>)
 80022d6:	4313      	orrs	r3, r2
 80022d8:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80022da:	e06f      	b.n	80023bc <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80022dc:	4b24      	ldr	r3, [pc, #144]	@ (8002370 <HAL_RCC_OscConfig+0x288>)
 80022de:	685b      	ldr	r3, [r3, #4]
 80022e0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	691b      	ldr	r3, [r3, #16]
 80022e8:	061b      	lsls	r3, r3, #24
 80022ea:	4921      	ldr	r1, [pc, #132]	@ (8002370 <HAL_RCC_OscConfig+0x288>)
 80022ec:	4313      	orrs	r3, r2
 80022ee:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80022f0:	e064      	b.n	80023bc <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	68db      	ldr	r3, [r3, #12]
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d047      	beq.n	800238a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80022fa:	4b1d      	ldr	r3, [pc, #116]	@ (8002370 <HAL_RCC_OscConfig+0x288>)
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	f023 0219 	bic.w	r2, r3, #25
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	68db      	ldr	r3, [r3, #12]
 8002306:	491a      	ldr	r1, [pc, #104]	@ (8002370 <HAL_RCC_OscConfig+0x288>)
 8002308:	4313      	orrs	r3, r2
 800230a:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800230c:	f7ff f810 	bl	8001330 <HAL_GetTick>
 8002310:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002312:	e008      	b.n	8002326 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002314:	f7ff f80c 	bl	8001330 <HAL_GetTick>
 8002318:	4602      	mov	r2, r0
 800231a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800231c:	1ad3      	subs	r3, r2, r3
 800231e:	2b02      	cmp	r3, #2
 8002320:	d901      	bls.n	8002326 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8002322:	2303      	movs	r3, #3
 8002324:	e332      	b.n	800298c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002326:	4b12      	ldr	r3, [pc, #72]	@ (8002370 <HAL_RCC_OscConfig+0x288>)
 8002328:	681b      	ldr	r3, [r3, #0]
 800232a:	f003 0304 	and.w	r3, r3, #4
 800232e:	2b00      	cmp	r3, #0
 8002330:	d0f0      	beq.n	8002314 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002332:	f7ff f809 	bl	8001348 <HAL_GetREVID>
 8002336:	4603      	mov	r3, r0
 8002338:	f241 0203 	movw	r2, #4099	@ 0x1003
 800233c:	4293      	cmp	r3, r2
 800233e:	d819      	bhi.n	8002374 <HAL_RCC_OscConfig+0x28c>
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	691b      	ldr	r3, [r3, #16]
 8002344:	2b40      	cmp	r3, #64	@ 0x40
 8002346:	d108      	bne.n	800235a <HAL_RCC_OscConfig+0x272>
 8002348:	4b09      	ldr	r3, [pc, #36]	@ (8002370 <HAL_RCC_OscConfig+0x288>)
 800234a:	685b      	ldr	r3, [r3, #4]
 800234c:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8002350:	4a07      	ldr	r2, [pc, #28]	@ (8002370 <HAL_RCC_OscConfig+0x288>)
 8002352:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002356:	6053      	str	r3, [r2, #4]
 8002358:	e030      	b.n	80023bc <HAL_RCC_OscConfig+0x2d4>
 800235a:	4b05      	ldr	r3, [pc, #20]	@ (8002370 <HAL_RCC_OscConfig+0x288>)
 800235c:	685b      	ldr	r3, [r3, #4]
 800235e:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	691b      	ldr	r3, [r3, #16]
 8002366:	031b      	lsls	r3, r3, #12
 8002368:	4901      	ldr	r1, [pc, #4]	@ (8002370 <HAL_RCC_OscConfig+0x288>)
 800236a:	4313      	orrs	r3, r2
 800236c:	604b      	str	r3, [r1, #4]
 800236e:	e025      	b.n	80023bc <HAL_RCC_OscConfig+0x2d4>
 8002370:	58024400 	.word	0x58024400
 8002374:	4b9a      	ldr	r3, [pc, #616]	@ (80025e0 <HAL_RCC_OscConfig+0x4f8>)
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	691b      	ldr	r3, [r3, #16]
 8002380:	061b      	lsls	r3, r3, #24
 8002382:	4997      	ldr	r1, [pc, #604]	@ (80025e0 <HAL_RCC_OscConfig+0x4f8>)
 8002384:	4313      	orrs	r3, r2
 8002386:	604b      	str	r3, [r1, #4]
 8002388:	e018      	b.n	80023bc <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800238a:	4b95      	ldr	r3, [pc, #596]	@ (80025e0 <HAL_RCC_OscConfig+0x4f8>)
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	4a94      	ldr	r2, [pc, #592]	@ (80025e0 <HAL_RCC_OscConfig+0x4f8>)
 8002390:	f023 0301 	bic.w	r3, r3, #1
 8002394:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002396:	f7fe ffcb 	bl	8001330 <HAL_GetTick>
 800239a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800239c:	e008      	b.n	80023b0 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800239e:	f7fe ffc7 	bl	8001330 <HAL_GetTick>
 80023a2:	4602      	mov	r2, r0
 80023a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023a6:	1ad3      	subs	r3, r2, r3
 80023a8:	2b02      	cmp	r3, #2
 80023aa:	d901      	bls.n	80023b0 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 80023ac:	2303      	movs	r3, #3
 80023ae:	e2ed      	b.n	800298c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80023b0:	4b8b      	ldr	r3, [pc, #556]	@ (80025e0 <HAL_RCC_OscConfig+0x4f8>)
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	f003 0304 	and.w	r3, r3, #4
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d1f0      	bne.n	800239e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	f003 0310 	and.w	r3, r3, #16
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	f000 80a9 	beq.w	800251c <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80023ca:	4b85      	ldr	r3, [pc, #532]	@ (80025e0 <HAL_RCC_OscConfig+0x4f8>)
 80023cc:	691b      	ldr	r3, [r3, #16]
 80023ce:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80023d2:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80023d4:	4b82      	ldr	r3, [pc, #520]	@ (80025e0 <HAL_RCC_OscConfig+0x4f8>)
 80023d6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023d8:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 80023da:	69bb      	ldr	r3, [r7, #24]
 80023dc:	2b08      	cmp	r3, #8
 80023de:	d007      	beq.n	80023f0 <HAL_RCC_OscConfig+0x308>
 80023e0:	69bb      	ldr	r3, [r7, #24]
 80023e2:	2b18      	cmp	r3, #24
 80023e4:	d13a      	bne.n	800245c <HAL_RCC_OscConfig+0x374>
 80023e6:	697b      	ldr	r3, [r7, #20]
 80023e8:	f003 0303 	and.w	r3, r3, #3
 80023ec:	2b01      	cmp	r3, #1
 80023ee:	d135      	bne.n	800245c <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80023f0:	4b7b      	ldr	r3, [pc, #492]	@ (80025e0 <HAL_RCC_OscConfig+0x4f8>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d005      	beq.n	8002408 <HAL_RCC_OscConfig+0x320>
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	69db      	ldr	r3, [r3, #28]
 8002400:	2b80      	cmp	r3, #128	@ 0x80
 8002402:	d001      	beq.n	8002408 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002404:	2301      	movs	r3, #1
 8002406:	e2c1      	b.n	800298c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002408:	f7fe ff9e 	bl	8001348 <HAL_GetREVID>
 800240c:	4603      	mov	r3, r0
 800240e:	f241 0203 	movw	r2, #4099	@ 0x1003
 8002412:	4293      	cmp	r3, r2
 8002414:	d817      	bhi.n	8002446 <HAL_RCC_OscConfig+0x35e>
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6a1b      	ldr	r3, [r3, #32]
 800241a:	2b20      	cmp	r3, #32
 800241c:	d108      	bne.n	8002430 <HAL_RCC_OscConfig+0x348>
 800241e:	4b70      	ldr	r3, [pc, #448]	@ (80025e0 <HAL_RCC_OscConfig+0x4f8>)
 8002420:	685b      	ldr	r3, [r3, #4]
 8002422:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8002426:	4a6e      	ldr	r2, [pc, #440]	@ (80025e0 <HAL_RCC_OscConfig+0x4f8>)
 8002428:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800242c:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800242e:	e075      	b.n	800251c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002430:	4b6b      	ldr	r3, [pc, #428]	@ (80025e0 <HAL_RCC_OscConfig+0x4f8>)
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6a1b      	ldr	r3, [r3, #32]
 800243c:	069b      	lsls	r3, r3, #26
 800243e:	4968      	ldr	r1, [pc, #416]	@ (80025e0 <HAL_RCC_OscConfig+0x4f8>)
 8002440:	4313      	orrs	r3, r2
 8002442:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002444:	e06a      	b.n	800251c <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002446:	4b66      	ldr	r3, [pc, #408]	@ (80025e0 <HAL_RCC_OscConfig+0x4f8>)
 8002448:	68db      	ldr	r3, [r3, #12]
 800244a:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6a1b      	ldr	r3, [r3, #32]
 8002452:	061b      	lsls	r3, r3, #24
 8002454:	4962      	ldr	r1, [pc, #392]	@ (80025e0 <HAL_RCC_OscConfig+0x4f8>)
 8002456:	4313      	orrs	r3, r2
 8002458:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800245a:	e05f      	b.n	800251c <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	69db      	ldr	r3, [r3, #28]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d042      	beq.n	80024ea <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002464:	4b5e      	ldr	r3, [pc, #376]	@ (80025e0 <HAL_RCC_OscConfig+0x4f8>)
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a5d      	ldr	r2, [pc, #372]	@ (80025e0 <HAL_RCC_OscConfig+0x4f8>)
 800246a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800246e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002470:	f7fe ff5e 	bl	8001330 <HAL_GetTick>
 8002474:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002476:	e008      	b.n	800248a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002478:	f7fe ff5a 	bl	8001330 <HAL_GetTick>
 800247c:	4602      	mov	r2, r0
 800247e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002480:	1ad3      	subs	r3, r2, r3
 8002482:	2b02      	cmp	r3, #2
 8002484:	d901      	bls.n	800248a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8002486:	2303      	movs	r3, #3
 8002488:	e280      	b.n	800298c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800248a:	4b55      	ldr	r3, [pc, #340]	@ (80025e0 <HAL_RCC_OscConfig+0x4f8>)
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002492:	2b00      	cmp	r3, #0
 8002494:	d0f0      	beq.n	8002478 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002496:	f7fe ff57 	bl	8001348 <HAL_GetREVID>
 800249a:	4603      	mov	r3, r0
 800249c:	f241 0203 	movw	r2, #4099	@ 0x1003
 80024a0:	4293      	cmp	r3, r2
 80024a2:	d817      	bhi.n	80024d4 <HAL_RCC_OscConfig+0x3ec>
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	6a1b      	ldr	r3, [r3, #32]
 80024a8:	2b20      	cmp	r3, #32
 80024aa:	d108      	bne.n	80024be <HAL_RCC_OscConfig+0x3d6>
 80024ac:	4b4c      	ldr	r3, [pc, #304]	@ (80025e0 <HAL_RCC_OscConfig+0x4f8>)
 80024ae:	685b      	ldr	r3, [r3, #4]
 80024b0:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80024b4:	4a4a      	ldr	r2, [pc, #296]	@ (80025e0 <HAL_RCC_OscConfig+0x4f8>)
 80024b6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80024ba:	6053      	str	r3, [r2, #4]
 80024bc:	e02e      	b.n	800251c <HAL_RCC_OscConfig+0x434>
 80024be:	4b48      	ldr	r3, [pc, #288]	@ (80025e0 <HAL_RCC_OscConfig+0x4f8>)
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	6a1b      	ldr	r3, [r3, #32]
 80024ca:	069b      	lsls	r3, r3, #26
 80024cc:	4944      	ldr	r1, [pc, #272]	@ (80025e0 <HAL_RCC_OscConfig+0x4f8>)
 80024ce:	4313      	orrs	r3, r2
 80024d0:	604b      	str	r3, [r1, #4]
 80024d2:	e023      	b.n	800251c <HAL_RCC_OscConfig+0x434>
 80024d4:	4b42      	ldr	r3, [pc, #264]	@ (80025e0 <HAL_RCC_OscConfig+0x4f8>)
 80024d6:	68db      	ldr	r3, [r3, #12]
 80024d8:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	6a1b      	ldr	r3, [r3, #32]
 80024e0:	061b      	lsls	r3, r3, #24
 80024e2:	493f      	ldr	r1, [pc, #252]	@ (80025e0 <HAL_RCC_OscConfig+0x4f8>)
 80024e4:	4313      	orrs	r3, r2
 80024e6:	60cb      	str	r3, [r1, #12]
 80024e8:	e018      	b.n	800251c <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 80024ea:	4b3d      	ldr	r3, [pc, #244]	@ (80025e0 <HAL_RCC_OscConfig+0x4f8>)
 80024ec:	681b      	ldr	r3, [r3, #0]
 80024ee:	4a3c      	ldr	r2, [pc, #240]	@ (80025e0 <HAL_RCC_OscConfig+0x4f8>)
 80024f0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80024f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024f6:	f7fe ff1b 	bl	8001330 <HAL_GetTick>
 80024fa:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80024fc:	e008      	b.n	8002510 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80024fe:	f7fe ff17 	bl	8001330 <HAL_GetTick>
 8002502:	4602      	mov	r2, r0
 8002504:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002506:	1ad3      	subs	r3, r2, r3
 8002508:	2b02      	cmp	r3, #2
 800250a:	d901      	bls.n	8002510 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800250c:	2303      	movs	r3, #3
 800250e:	e23d      	b.n	800298c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002510:	4b33      	ldr	r3, [pc, #204]	@ (80025e0 <HAL_RCC_OscConfig+0x4f8>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002518:	2b00      	cmp	r3, #0
 800251a:	d1f0      	bne.n	80024fe <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f003 0308 	and.w	r3, r3, #8
 8002524:	2b00      	cmp	r3, #0
 8002526:	d036      	beq.n	8002596 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	695b      	ldr	r3, [r3, #20]
 800252c:	2b00      	cmp	r3, #0
 800252e:	d019      	beq.n	8002564 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002530:	4b2b      	ldr	r3, [pc, #172]	@ (80025e0 <HAL_RCC_OscConfig+0x4f8>)
 8002532:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002534:	4a2a      	ldr	r2, [pc, #168]	@ (80025e0 <HAL_RCC_OscConfig+0x4f8>)
 8002536:	f043 0301 	orr.w	r3, r3, #1
 800253a:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800253c:	f7fe fef8 	bl	8001330 <HAL_GetTick>
 8002540:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002542:	e008      	b.n	8002556 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002544:	f7fe fef4 	bl	8001330 <HAL_GetTick>
 8002548:	4602      	mov	r2, r0
 800254a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800254c:	1ad3      	subs	r3, r2, r3
 800254e:	2b02      	cmp	r3, #2
 8002550:	d901      	bls.n	8002556 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8002552:	2303      	movs	r3, #3
 8002554:	e21a      	b.n	800298c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002556:	4b22      	ldr	r3, [pc, #136]	@ (80025e0 <HAL_RCC_OscConfig+0x4f8>)
 8002558:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800255a:	f003 0302 	and.w	r3, r3, #2
 800255e:	2b00      	cmp	r3, #0
 8002560:	d0f0      	beq.n	8002544 <HAL_RCC_OscConfig+0x45c>
 8002562:	e018      	b.n	8002596 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002564:	4b1e      	ldr	r3, [pc, #120]	@ (80025e0 <HAL_RCC_OscConfig+0x4f8>)
 8002566:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002568:	4a1d      	ldr	r2, [pc, #116]	@ (80025e0 <HAL_RCC_OscConfig+0x4f8>)
 800256a:	f023 0301 	bic.w	r3, r3, #1
 800256e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002570:	f7fe fede 	bl	8001330 <HAL_GetTick>
 8002574:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8002576:	e008      	b.n	800258a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002578:	f7fe feda 	bl	8001330 <HAL_GetTick>
 800257c:	4602      	mov	r2, r0
 800257e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002580:	1ad3      	subs	r3, r2, r3
 8002582:	2b02      	cmp	r3, #2
 8002584:	d901      	bls.n	800258a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8002586:	2303      	movs	r3, #3
 8002588:	e200      	b.n	800298c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800258a:	4b15      	ldr	r3, [pc, #84]	@ (80025e0 <HAL_RCC_OscConfig+0x4f8>)
 800258c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800258e:	f003 0302 	and.w	r3, r3, #2
 8002592:	2b00      	cmp	r3, #0
 8002594:	d1f0      	bne.n	8002578 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f003 0320 	and.w	r3, r3, #32
 800259e:	2b00      	cmp	r3, #0
 80025a0:	d039      	beq.n	8002616 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	699b      	ldr	r3, [r3, #24]
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d01c      	beq.n	80025e4 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80025aa:	4b0d      	ldr	r3, [pc, #52]	@ (80025e0 <HAL_RCC_OscConfig+0x4f8>)
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	4a0c      	ldr	r2, [pc, #48]	@ (80025e0 <HAL_RCC_OscConfig+0x4f8>)
 80025b0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80025b4:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80025b6:	f7fe febb 	bl	8001330 <HAL_GetTick>
 80025ba:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80025bc:	e008      	b.n	80025d0 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80025be:	f7fe feb7 	bl	8001330 <HAL_GetTick>
 80025c2:	4602      	mov	r2, r0
 80025c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80025c6:	1ad3      	subs	r3, r2, r3
 80025c8:	2b02      	cmp	r3, #2
 80025ca:	d901      	bls.n	80025d0 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 80025cc:	2303      	movs	r3, #3
 80025ce:	e1dd      	b.n	800298c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 80025d0:	4b03      	ldr	r3, [pc, #12]	@ (80025e0 <HAL_RCC_OscConfig+0x4f8>)
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d0f0      	beq.n	80025be <HAL_RCC_OscConfig+0x4d6>
 80025dc:	e01b      	b.n	8002616 <HAL_RCC_OscConfig+0x52e>
 80025de:	bf00      	nop
 80025e0:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80025e4:	4b9b      	ldr	r3, [pc, #620]	@ (8002854 <HAL_RCC_OscConfig+0x76c>)
 80025e6:	681b      	ldr	r3, [r3, #0]
 80025e8:	4a9a      	ldr	r2, [pc, #616]	@ (8002854 <HAL_RCC_OscConfig+0x76c>)
 80025ea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80025ee:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 80025f0:	f7fe fe9e 	bl	8001330 <HAL_GetTick>
 80025f4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80025f6:	e008      	b.n	800260a <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80025f8:	f7fe fe9a 	bl	8001330 <HAL_GetTick>
 80025fc:	4602      	mov	r2, r0
 80025fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002600:	1ad3      	subs	r3, r2, r3
 8002602:	2b02      	cmp	r3, #2
 8002604:	d901      	bls.n	800260a <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 8002606:	2303      	movs	r3, #3
 8002608:	e1c0      	b.n	800298c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800260a:	4b92      	ldr	r3, [pc, #584]	@ (8002854 <HAL_RCC_OscConfig+0x76c>)
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002612:	2b00      	cmp	r3, #0
 8002614:	d1f0      	bne.n	80025f8 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	f003 0304 	and.w	r3, r3, #4
 800261e:	2b00      	cmp	r3, #0
 8002620:	f000 8081 	beq.w	8002726 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002624:	4b8c      	ldr	r3, [pc, #560]	@ (8002858 <HAL_RCC_OscConfig+0x770>)
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	4a8b      	ldr	r2, [pc, #556]	@ (8002858 <HAL_RCC_OscConfig+0x770>)
 800262a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800262e:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002630:	f7fe fe7e 	bl	8001330 <HAL_GetTick>
 8002634:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8002636:	e008      	b.n	800264a <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002638:	f7fe fe7a 	bl	8001330 <HAL_GetTick>
 800263c:	4602      	mov	r2, r0
 800263e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002640:	1ad3      	subs	r3, r2, r3
 8002642:	2b64      	cmp	r3, #100	@ 0x64
 8002644:	d901      	bls.n	800264a <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 8002646:	2303      	movs	r3, #3
 8002648:	e1a0      	b.n	800298c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800264a:	4b83      	ldr	r3, [pc, #524]	@ (8002858 <HAL_RCC_OscConfig+0x770>)
 800264c:	681b      	ldr	r3, [r3, #0]
 800264e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002652:	2b00      	cmp	r3, #0
 8002654:	d0f0      	beq.n	8002638 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	689b      	ldr	r3, [r3, #8]
 800265a:	2b01      	cmp	r3, #1
 800265c:	d106      	bne.n	800266c <HAL_RCC_OscConfig+0x584>
 800265e:	4b7d      	ldr	r3, [pc, #500]	@ (8002854 <HAL_RCC_OscConfig+0x76c>)
 8002660:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002662:	4a7c      	ldr	r2, [pc, #496]	@ (8002854 <HAL_RCC_OscConfig+0x76c>)
 8002664:	f043 0301 	orr.w	r3, r3, #1
 8002668:	6713      	str	r3, [r2, #112]	@ 0x70
 800266a:	e02d      	b.n	80026c8 <HAL_RCC_OscConfig+0x5e0>
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	689b      	ldr	r3, [r3, #8]
 8002670:	2b00      	cmp	r3, #0
 8002672:	d10c      	bne.n	800268e <HAL_RCC_OscConfig+0x5a6>
 8002674:	4b77      	ldr	r3, [pc, #476]	@ (8002854 <HAL_RCC_OscConfig+0x76c>)
 8002676:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002678:	4a76      	ldr	r2, [pc, #472]	@ (8002854 <HAL_RCC_OscConfig+0x76c>)
 800267a:	f023 0301 	bic.w	r3, r3, #1
 800267e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002680:	4b74      	ldr	r3, [pc, #464]	@ (8002854 <HAL_RCC_OscConfig+0x76c>)
 8002682:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002684:	4a73      	ldr	r2, [pc, #460]	@ (8002854 <HAL_RCC_OscConfig+0x76c>)
 8002686:	f023 0304 	bic.w	r3, r3, #4
 800268a:	6713      	str	r3, [r2, #112]	@ 0x70
 800268c:	e01c      	b.n	80026c8 <HAL_RCC_OscConfig+0x5e0>
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	689b      	ldr	r3, [r3, #8]
 8002692:	2b05      	cmp	r3, #5
 8002694:	d10c      	bne.n	80026b0 <HAL_RCC_OscConfig+0x5c8>
 8002696:	4b6f      	ldr	r3, [pc, #444]	@ (8002854 <HAL_RCC_OscConfig+0x76c>)
 8002698:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800269a:	4a6e      	ldr	r2, [pc, #440]	@ (8002854 <HAL_RCC_OscConfig+0x76c>)
 800269c:	f043 0304 	orr.w	r3, r3, #4
 80026a0:	6713      	str	r3, [r2, #112]	@ 0x70
 80026a2:	4b6c      	ldr	r3, [pc, #432]	@ (8002854 <HAL_RCC_OscConfig+0x76c>)
 80026a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026a6:	4a6b      	ldr	r2, [pc, #428]	@ (8002854 <HAL_RCC_OscConfig+0x76c>)
 80026a8:	f043 0301 	orr.w	r3, r3, #1
 80026ac:	6713      	str	r3, [r2, #112]	@ 0x70
 80026ae:	e00b      	b.n	80026c8 <HAL_RCC_OscConfig+0x5e0>
 80026b0:	4b68      	ldr	r3, [pc, #416]	@ (8002854 <HAL_RCC_OscConfig+0x76c>)
 80026b2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026b4:	4a67      	ldr	r2, [pc, #412]	@ (8002854 <HAL_RCC_OscConfig+0x76c>)
 80026b6:	f023 0301 	bic.w	r3, r3, #1
 80026ba:	6713      	str	r3, [r2, #112]	@ 0x70
 80026bc:	4b65      	ldr	r3, [pc, #404]	@ (8002854 <HAL_RCC_OscConfig+0x76c>)
 80026be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026c0:	4a64      	ldr	r2, [pc, #400]	@ (8002854 <HAL_RCC_OscConfig+0x76c>)
 80026c2:	f023 0304 	bic.w	r3, r3, #4
 80026c6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80026c8:	687b      	ldr	r3, [r7, #4]
 80026ca:	689b      	ldr	r3, [r3, #8]
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	d015      	beq.n	80026fc <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026d0:	f7fe fe2e 	bl	8001330 <HAL_GetTick>
 80026d4:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80026d6:	e00a      	b.n	80026ee <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026d8:	f7fe fe2a 	bl	8001330 <HAL_GetTick>
 80026dc:	4602      	mov	r2, r0
 80026de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026e0:	1ad3      	subs	r3, r2, r3
 80026e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d901      	bls.n	80026ee <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 80026ea:	2303      	movs	r3, #3
 80026ec:	e14e      	b.n	800298c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80026ee:	4b59      	ldr	r3, [pc, #356]	@ (8002854 <HAL_RCC_OscConfig+0x76c>)
 80026f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026f2:	f003 0302 	and.w	r3, r3, #2
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d0ee      	beq.n	80026d8 <HAL_RCC_OscConfig+0x5f0>
 80026fa:	e014      	b.n	8002726 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026fc:	f7fe fe18 	bl	8001330 <HAL_GetTick>
 8002700:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8002702:	e00a      	b.n	800271a <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002704:	f7fe fe14 	bl	8001330 <HAL_GetTick>
 8002708:	4602      	mov	r2, r0
 800270a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800270c:	1ad3      	subs	r3, r2, r3
 800270e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002712:	4293      	cmp	r3, r2
 8002714:	d901      	bls.n	800271a <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8002716:	2303      	movs	r3, #3
 8002718:	e138      	b.n	800298c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800271a:	4b4e      	ldr	r3, [pc, #312]	@ (8002854 <HAL_RCC_OscConfig+0x76c>)
 800271c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800271e:	f003 0302 	and.w	r3, r3, #2
 8002722:	2b00      	cmp	r3, #0
 8002724:	d1ee      	bne.n	8002704 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800272a:	2b00      	cmp	r3, #0
 800272c:	f000 812d 	beq.w	800298a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8002730:	4b48      	ldr	r3, [pc, #288]	@ (8002854 <HAL_RCC_OscConfig+0x76c>)
 8002732:	691b      	ldr	r3, [r3, #16]
 8002734:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002738:	2b18      	cmp	r3, #24
 800273a:	f000 80bd 	beq.w	80028b8 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002742:	2b02      	cmp	r3, #2
 8002744:	f040 809e 	bne.w	8002884 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002748:	4b42      	ldr	r3, [pc, #264]	@ (8002854 <HAL_RCC_OscConfig+0x76c>)
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	4a41      	ldr	r2, [pc, #260]	@ (8002854 <HAL_RCC_OscConfig+0x76c>)
 800274e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002752:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002754:	f7fe fdec 	bl	8001330 <HAL_GetTick>
 8002758:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800275a:	e008      	b.n	800276e <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800275c:	f7fe fde8 	bl	8001330 <HAL_GetTick>
 8002760:	4602      	mov	r2, r0
 8002762:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002764:	1ad3      	subs	r3, r2, r3
 8002766:	2b02      	cmp	r3, #2
 8002768:	d901      	bls.n	800276e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800276a:	2303      	movs	r3, #3
 800276c:	e10e      	b.n	800298c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800276e:	4b39      	ldr	r3, [pc, #228]	@ (8002854 <HAL_RCC_OscConfig+0x76c>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002776:	2b00      	cmp	r3, #0
 8002778:	d1f0      	bne.n	800275c <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800277a:	4b36      	ldr	r3, [pc, #216]	@ (8002854 <HAL_RCC_OscConfig+0x76c>)
 800277c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800277e:	4b37      	ldr	r3, [pc, #220]	@ (800285c <HAL_RCC_OscConfig+0x774>)
 8002780:	4013      	ands	r3, r2
 8002782:	687a      	ldr	r2, [r7, #4]
 8002784:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8002786:	687a      	ldr	r2, [r7, #4]
 8002788:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800278a:	0112      	lsls	r2, r2, #4
 800278c:	430a      	orrs	r2, r1
 800278e:	4931      	ldr	r1, [pc, #196]	@ (8002854 <HAL_RCC_OscConfig+0x76c>)
 8002790:	4313      	orrs	r3, r2
 8002792:	628b      	str	r3, [r1, #40]	@ 0x28
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002798:	3b01      	subs	r3, #1
 800279a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80027a2:	3b01      	subs	r3, #1
 80027a4:	025b      	lsls	r3, r3, #9
 80027a6:	b29b      	uxth	r3, r3
 80027a8:	431a      	orrs	r2, r3
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80027ae:	3b01      	subs	r3, #1
 80027b0:	041b      	lsls	r3, r3, #16
 80027b2:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80027b6:	431a      	orrs	r2, r3
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027bc:	3b01      	subs	r3, #1
 80027be:	061b      	lsls	r3, r3, #24
 80027c0:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 80027c4:	4923      	ldr	r1, [pc, #140]	@ (8002854 <HAL_RCC_OscConfig+0x76c>)
 80027c6:	4313      	orrs	r3, r2
 80027c8:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 80027ca:	4b22      	ldr	r3, [pc, #136]	@ (8002854 <HAL_RCC_OscConfig+0x76c>)
 80027cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027ce:	4a21      	ldr	r2, [pc, #132]	@ (8002854 <HAL_RCC_OscConfig+0x76c>)
 80027d0:	f023 0301 	bic.w	r3, r3, #1
 80027d4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 80027d6:	4b1f      	ldr	r3, [pc, #124]	@ (8002854 <HAL_RCC_OscConfig+0x76c>)
 80027d8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80027da:	4b21      	ldr	r3, [pc, #132]	@ (8002860 <HAL_RCC_OscConfig+0x778>)
 80027dc:	4013      	ands	r3, r2
 80027de:	687a      	ldr	r2, [r7, #4]
 80027e0:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80027e2:	00d2      	lsls	r2, r2, #3
 80027e4:	491b      	ldr	r1, [pc, #108]	@ (8002854 <HAL_RCC_OscConfig+0x76c>)
 80027e6:	4313      	orrs	r3, r2
 80027e8:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 80027ea:	4b1a      	ldr	r3, [pc, #104]	@ (8002854 <HAL_RCC_OscConfig+0x76c>)
 80027ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80027ee:	f023 020c 	bic.w	r2, r3, #12
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027f6:	4917      	ldr	r1, [pc, #92]	@ (8002854 <HAL_RCC_OscConfig+0x76c>)
 80027f8:	4313      	orrs	r3, r2
 80027fa:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 80027fc:	4b15      	ldr	r3, [pc, #84]	@ (8002854 <HAL_RCC_OscConfig+0x76c>)
 80027fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002800:	f023 0202 	bic.w	r2, r3, #2
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002808:	4912      	ldr	r1, [pc, #72]	@ (8002854 <HAL_RCC_OscConfig+0x76c>)
 800280a:	4313      	orrs	r3, r2
 800280c:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800280e:	4b11      	ldr	r3, [pc, #68]	@ (8002854 <HAL_RCC_OscConfig+0x76c>)
 8002810:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002812:	4a10      	ldr	r2, [pc, #64]	@ (8002854 <HAL_RCC_OscConfig+0x76c>)
 8002814:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002818:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800281a:	4b0e      	ldr	r3, [pc, #56]	@ (8002854 <HAL_RCC_OscConfig+0x76c>)
 800281c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800281e:	4a0d      	ldr	r2, [pc, #52]	@ (8002854 <HAL_RCC_OscConfig+0x76c>)
 8002820:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002824:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8002826:	4b0b      	ldr	r3, [pc, #44]	@ (8002854 <HAL_RCC_OscConfig+0x76c>)
 8002828:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800282a:	4a0a      	ldr	r2, [pc, #40]	@ (8002854 <HAL_RCC_OscConfig+0x76c>)
 800282c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002830:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8002832:	4b08      	ldr	r3, [pc, #32]	@ (8002854 <HAL_RCC_OscConfig+0x76c>)
 8002834:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002836:	4a07      	ldr	r2, [pc, #28]	@ (8002854 <HAL_RCC_OscConfig+0x76c>)
 8002838:	f043 0301 	orr.w	r3, r3, #1
 800283c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800283e:	4b05      	ldr	r3, [pc, #20]	@ (8002854 <HAL_RCC_OscConfig+0x76c>)
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	4a04      	ldr	r2, [pc, #16]	@ (8002854 <HAL_RCC_OscConfig+0x76c>)
 8002844:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002848:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800284a:	f7fe fd71 	bl	8001330 <HAL_GetTick>
 800284e:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002850:	e011      	b.n	8002876 <HAL_RCC_OscConfig+0x78e>
 8002852:	bf00      	nop
 8002854:	58024400 	.word	0x58024400
 8002858:	58024800 	.word	0x58024800
 800285c:	fffffc0c 	.word	0xfffffc0c
 8002860:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002864:	f7fe fd64 	bl	8001330 <HAL_GetTick>
 8002868:	4602      	mov	r2, r0
 800286a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800286c:	1ad3      	subs	r3, r2, r3
 800286e:	2b02      	cmp	r3, #2
 8002870:	d901      	bls.n	8002876 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8002872:	2303      	movs	r3, #3
 8002874:	e08a      	b.n	800298c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002876:	4b47      	ldr	r3, [pc, #284]	@ (8002994 <HAL_RCC_OscConfig+0x8ac>)
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800287e:	2b00      	cmp	r3, #0
 8002880:	d0f0      	beq.n	8002864 <HAL_RCC_OscConfig+0x77c>
 8002882:	e082      	b.n	800298a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002884:	4b43      	ldr	r3, [pc, #268]	@ (8002994 <HAL_RCC_OscConfig+0x8ac>)
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	4a42      	ldr	r2, [pc, #264]	@ (8002994 <HAL_RCC_OscConfig+0x8ac>)
 800288a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800288e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002890:	f7fe fd4e 	bl	8001330 <HAL_GetTick>
 8002894:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8002896:	e008      	b.n	80028aa <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002898:	f7fe fd4a 	bl	8001330 <HAL_GetTick>
 800289c:	4602      	mov	r2, r0
 800289e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028a0:	1ad3      	subs	r3, r2, r3
 80028a2:	2b02      	cmp	r3, #2
 80028a4:	d901      	bls.n	80028aa <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 80028a6:	2303      	movs	r3, #3
 80028a8:	e070      	b.n	800298c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80028aa:	4b3a      	ldr	r3, [pc, #232]	@ (8002994 <HAL_RCC_OscConfig+0x8ac>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80028b2:	2b00      	cmp	r3, #0
 80028b4:	d1f0      	bne.n	8002898 <HAL_RCC_OscConfig+0x7b0>
 80028b6:	e068      	b.n	800298a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 80028b8:	4b36      	ldr	r3, [pc, #216]	@ (8002994 <HAL_RCC_OscConfig+0x8ac>)
 80028ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028bc:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80028be:	4b35      	ldr	r3, [pc, #212]	@ (8002994 <HAL_RCC_OscConfig+0x8ac>)
 80028c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028c2:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028c8:	2b01      	cmp	r3, #1
 80028ca:	d031      	beq.n	8002930 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028cc:	693b      	ldr	r3, [r7, #16]
 80028ce:	f003 0203 	and.w	r2, r3, #3
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80028d6:	429a      	cmp	r2, r3
 80028d8:	d12a      	bne.n	8002930 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80028da:	693b      	ldr	r3, [r7, #16]
 80028dc:	091b      	lsrs	r3, r3, #4
 80028de:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80028e6:	429a      	cmp	r2, r3
 80028e8:	d122      	bne.n	8002930 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028f4:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 80028f6:	429a      	cmp	r2, r3
 80028f8:	d11a      	bne.n	8002930 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	0a5b      	lsrs	r3, r3, #9
 80028fe:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002906:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8002908:	429a      	cmp	r2, r3
 800290a:	d111      	bne.n	8002930 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	0c1b      	lsrs	r3, r3, #16
 8002910:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002918:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800291a:	429a      	cmp	r2, r3
 800291c:	d108      	bne.n	8002930 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	0e1b      	lsrs	r3, r3, #24
 8002922:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800292a:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800292c:	429a      	cmp	r2, r3
 800292e:	d001      	beq.n	8002934 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8002930:	2301      	movs	r3, #1
 8002932:	e02b      	b.n	800298c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8002934:	4b17      	ldr	r3, [pc, #92]	@ (8002994 <HAL_RCC_OscConfig+0x8ac>)
 8002936:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002938:	08db      	lsrs	r3, r3, #3
 800293a:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800293e:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002944:	693a      	ldr	r2, [r7, #16]
 8002946:	429a      	cmp	r2, r3
 8002948:	d01f      	beq.n	800298a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 800294a:	4b12      	ldr	r3, [pc, #72]	@ (8002994 <HAL_RCC_OscConfig+0x8ac>)
 800294c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800294e:	4a11      	ldr	r2, [pc, #68]	@ (8002994 <HAL_RCC_OscConfig+0x8ac>)
 8002950:	f023 0301 	bic.w	r3, r3, #1
 8002954:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002956:	f7fe fceb 	bl	8001330 <HAL_GetTick>
 800295a:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 800295c:	bf00      	nop
 800295e:	f7fe fce7 	bl	8001330 <HAL_GetTick>
 8002962:	4602      	mov	r2, r0
 8002964:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002966:	4293      	cmp	r3, r2
 8002968:	d0f9      	beq.n	800295e <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800296a:	4b0a      	ldr	r3, [pc, #40]	@ (8002994 <HAL_RCC_OscConfig+0x8ac>)
 800296c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800296e:	4b0a      	ldr	r3, [pc, #40]	@ (8002998 <HAL_RCC_OscConfig+0x8b0>)
 8002970:	4013      	ands	r3, r2
 8002972:	687a      	ldr	r2, [r7, #4]
 8002974:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8002976:	00d2      	lsls	r2, r2, #3
 8002978:	4906      	ldr	r1, [pc, #24]	@ (8002994 <HAL_RCC_OscConfig+0x8ac>)
 800297a:	4313      	orrs	r3, r2
 800297c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800297e:	4b05      	ldr	r3, [pc, #20]	@ (8002994 <HAL_RCC_OscConfig+0x8ac>)
 8002980:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002982:	4a04      	ldr	r2, [pc, #16]	@ (8002994 <HAL_RCC_OscConfig+0x8ac>)
 8002984:	f043 0301 	orr.w	r3, r3, #1
 8002988:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800298a:	2300      	movs	r3, #0
}
 800298c:	4618      	mov	r0, r3
 800298e:	3730      	adds	r7, #48	@ 0x30
 8002990:	46bd      	mov	sp, r7
 8002992:	bd80      	pop	{r7, pc}
 8002994:	58024400 	.word	0x58024400
 8002998:	ffff0007 	.word	0xffff0007

0800299c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b086      	sub	sp, #24
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
 80029a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d101      	bne.n	80029b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80029ac:	2301      	movs	r3, #1
 80029ae:	e19c      	b.n	8002cea <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80029b0:	4b8a      	ldr	r3, [pc, #552]	@ (8002bdc <HAL_RCC_ClockConfig+0x240>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f003 030f 	and.w	r3, r3, #15
 80029b8:	683a      	ldr	r2, [r7, #0]
 80029ba:	429a      	cmp	r2, r3
 80029bc:	d910      	bls.n	80029e0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029be:	4b87      	ldr	r3, [pc, #540]	@ (8002bdc <HAL_RCC_ClockConfig+0x240>)
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	f023 020f 	bic.w	r2, r3, #15
 80029c6:	4985      	ldr	r1, [pc, #532]	@ (8002bdc <HAL_RCC_ClockConfig+0x240>)
 80029c8:	683b      	ldr	r3, [r7, #0]
 80029ca:	4313      	orrs	r3, r2
 80029cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029ce:	4b83      	ldr	r3, [pc, #524]	@ (8002bdc <HAL_RCC_ClockConfig+0x240>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f003 030f 	and.w	r3, r3, #15
 80029d6:	683a      	ldr	r2, [r7, #0]
 80029d8:	429a      	cmp	r2, r3
 80029da:	d001      	beq.n	80029e0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80029dc:	2301      	movs	r3, #1
 80029de:	e184      	b.n	8002cea <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	f003 0304 	and.w	r3, r3, #4
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d010      	beq.n	8002a0e <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	691a      	ldr	r2, [r3, #16]
 80029f0:	4b7b      	ldr	r3, [pc, #492]	@ (8002be0 <HAL_RCC_ClockConfig+0x244>)
 80029f2:	699b      	ldr	r3, [r3, #24]
 80029f4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80029f8:	429a      	cmp	r2, r3
 80029fa:	d908      	bls.n	8002a0e <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 80029fc:	4b78      	ldr	r3, [pc, #480]	@ (8002be0 <HAL_RCC_ClockConfig+0x244>)
 80029fe:	699b      	ldr	r3, [r3, #24]
 8002a00:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	691b      	ldr	r3, [r3, #16]
 8002a08:	4975      	ldr	r1, [pc, #468]	@ (8002be0 <HAL_RCC_ClockConfig+0x244>)
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f003 0308 	and.w	r3, r3, #8
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d010      	beq.n	8002a3c <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	695a      	ldr	r2, [r3, #20]
 8002a1e:	4b70      	ldr	r3, [pc, #448]	@ (8002be0 <HAL_RCC_ClockConfig+0x244>)
 8002a20:	69db      	ldr	r3, [r3, #28]
 8002a22:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002a26:	429a      	cmp	r2, r3
 8002a28:	d908      	bls.n	8002a3c <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002a2a:	4b6d      	ldr	r3, [pc, #436]	@ (8002be0 <HAL_RCC_ClockConfig+0x244>)
 8002a2c:	69db      	ldr	r3, [r3, #28]
 8002a2e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	695b      	ldr	r3, [r3, #20]
 8002a36:	496a      	ldr	r1, [pc, #424]	@ (8002be0 <HAL_RCC_ClockConfig+0x244>)
 8002a38:	4313      	orrs	r3, r2
 8002a3a:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	f003 0310 	and.w	r3, r3, #16
 8002a44:	2b00      	cmp	r3, #0
 8002a46:	d010      	beq.n	8002a6a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	699a      	ldr	r2, [r3, #24]
 8002a4c:	4b64      	ldr	r3, [pc, #400]	@ (8002be0 <HAL_RCC_ClockConfig+0x244>)
 8002a4e:	69db      	ldr	r3, [r3, #28]
 8002a50:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002a54:	429a      	cmp	r2, r3
 8002a56:	d908      	bls.n	8002a6a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002a58:	4b61      	ldr	r3, [pc, #388]	@ (8002be0 <HAL_RCC_ClockConfig+0x244>)
 8002a5a:	69db      	ldr	r3, [r3, #28]
 8002a5c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	699b      	ldr	r3, [r3, #24]
 8002a64:	495e      	ldr	r1, [pc, #376]	@ (8002be0 <HAL_RCC_ClockConfig+0x244>)
 8002a66:	4313      	orrs	r3, r2
 8002a68:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f003 0320 	and.w	r3, r3, #32
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d010      	beq.n	8002a98 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	69da      	ldr	r2, [r3, #28]
 8002a7a:	4b59      	ldr	r3, [pc, #356]	@ (8002be0 <HAL_RCC_ClockConfig+0x244>)
 8002a7c:	6a1b      	ldr	r3, [r3, #32]
 8002a7e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002a82:	429a      	cmp	r2, r3
 8002a84:	d908      	bls.n	8002a98 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002a86:	4b56      	ldr	r3, [pc, #344]	@ (8002be0 <HAL_RCC_ClockConfig+0x244>)
 8002a88:	6a1b      	ldr	r3, [r3, #32]
 8002a8a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	69db      	ldr	r3, [r3, #28]
 8002a92:	4953      	ldr	r1, [pc, #332]	@ (8002be0 <HAL_RCC_ClockConfig+0x244>)
 8002a94:	4313      	orrs	r3, r2
 8002a96:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	f003 0302 	and.w	r3, r3, #2
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d010      	beq.n	8002ac6 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	68da      	ldr	r2, [r3, #12]
 8002aa8:	4b4d      	ldr	r3, [pc, #308]	@ (8002be0 <HAL_RCC_ClockConfig+0x244>)
 8002aaa:	699b      	ldr	r3, [r3, #24]
 8002aac:	f003 030f 	and.w	r3, r3, #15
 8002ab0:	429a      	cmp	r2, r3
 8002ab2:	d908      	bls.n	8002ac6 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002ab4:	4b4a      	ldr	r3, [pc, #296]	@ (8002be0 <HAL_RCC_ClockConfig+0x244>)
 8002ab6:	699b      	ldr	r3, [r3, #24]
 8002ab8:	f023 020f 	bic.w	r2, r3, #15
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	68db      	ldr	r3, [r3, #12]
 8002ac0:	4947      	ldr	r1, [pc, #284]	@ (8002be0 <HAL_RCC_ClockConfig+0x244>)
 8002ac2:	4313      	orrs	r3, r2
 8002ac4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f003 0301 	and.w	r3, r3, #1
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d055      	beq.n	8002b7e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8002ad2:	4b43      	ldr	r3, [pc, #268]	@ (8002be0 <HAL_RCC_ClockConfig+0x244>)
 8002ad4:	699b      	ldr	r3, [r3, #24]
 8002ad6:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	689b      	ldr	r3, [r3, #8]
 8002ade:	4940      	ldr	r1, [pc, #256]	@ (8002be0 <HAL_RCC_ClockConfig+0x244>)
 8002ae0:	4313      	orrs	r3, r2
 8002ae2:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	685b      	ldr	r3, [r3, #4]
 8002ae8:	2b02      	cmp	r3, #2
 8002aea:	d107      	bne.n	8002afc <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002aec:	4b3c      	ldr	r3, [pc, #240]	@ (8002be0 <HAL_RCC_ClockConfig+0x244>)
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d121      	bne.n	8002b3c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002af8:	2301      	movs	r3, #1
 8002afa:	e0f6      	b.n	8002cea <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	685b      	ldr	r3, [r3, #4]
 8002b00:	2b03      	cmp	r3, #3
 8002b02:	d107      	bne.n	8002b14 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8002b04:	4b36      	ldr	r3, [pc, #216]	@ (8002be0 <HAL_RCC_ClockConfig+0x244>)
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d115      	bne.n	8002b3c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002b10:	2301      	movs	r3, #1
 8002b12:	e0ea      	b.n	8002cea <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	2b01      	cmp	r3, #1
 8002b1a:	d107      	bne.n	8002b2c <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002b1c:	4b30      	ldr	r3, [pc, #192]	@ (8002be0 <HAL_RCC_ClockConfig+0x244>)
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b24:	2b00      	cmp	r3, #0
 8002b26:	d109      	bne.n	8002b3c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002b28:	2301      	movs	r3, #1
 8002b2a:	e0de      	b.n	8002cea <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002b2c:	4b2c      	ldr	r3, [pc, #176]	@ (8002be0 <HAL_RCC_ClockConfig+0x244>)
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	f003 0304 	and.w	r3, r3, #4
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d101      	bne.n	8002b3c <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8002b38:	2301      	movs	r3, #1
 8002b3a:	e0d6      	b.n	8002cea <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8002b3c:	4b28      	ldr	r3, [pc, #160]	@ (8002be0 <HAL_RCC_ClockConfig+0x244>)
 8002b3e:	691b      	ldr	r3, [r3, #16]
 8002b40:	f023 0207 	bic.w	r2, r3, #7
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	685b      	ldr	r3, [r3, #4]
 8002b48:	4925      	ldr	r1, [pc, #148]	@ (8002be0 <HAL_RCC_ClockConfig+0x244>)
 8002b4a:	4313      	orrs	r3, r2
 8002b4c:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002b4e:	f7fe fbef 	bl	8001330 <HAL_GetTick>
 8002b52:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b54:	e00a      	b.n	8002b6c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002b56:	f7fe fbeb 	bl	8001330 <HAL_GetTick>
 8002b5a:	4602      	mov	r2, r0
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	1ad3      	subs	r3, r2, r3
 8002b60:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b64:	4293      	cmp	r3, r2
 8002b66:	d901      	bls.n	8002b6c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8002b68:	2303      	movs	r3, #3
 8002b6a:	e0be      	b.n	8002cea <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002b6c:	4b1c      	ldr	r3, [pc, #112]	@ (8002be0 <HAL_RCC_ClockConfig+0x244>)
 8002b6e:	691b      	ldr	r3, [r3, #16]
 8002b70:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	00db      	lsls	r3, r3, #3
 8002b7a:	429a      	cmp	r2, r3
 8002b7c:	d1eb      	bne.n	8002b56 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	681b      	ldr	r3, [r3, #0]
 8002b82:	f003 0302 	and.w	r3, r3, #2
 8002b86:	2b00      	cmp	r3, #0
 8002b88:	d010      	beq.n	8002bac <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	68da      	ldr	r2, [r3, #12]
 8002b8e:	4b14      	ldr	r3, [pc, #80]	@ (8002be0 <HAL_RCC_ClockConfig+0x244>)
 8002b90:	699b      	ldr	r3, [r3, #24]
 8002b92:	f003 030f 	and.w	r3, r3, #15
 8002b96:	429a      	cmp	r2, r3
 8002b98:	d208      	bcs.n	8002bac <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002b9a:	4b11      	ldr	r3, [pc, #68]	@ (8002be0 <HAL_RCC_ClockConfig+0x244>)
 8002b9c:	699b      	ldr	r3, [r3, #24]
 8002b9e:	f023 020f 	bic.w	r2, r3, #15
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	68db      	ldr	r3, [r3, #12]
 8002ba6:	490e      	ldr	r1, [pc, #56]	@ (8002be0 <HAL_RCC_ClockConfig+0x244>)
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002bac:	4b0b      	ldr	r3, [pc, #44]	@ (8002bdc <HAL_RCC_ClockConfig+0x240>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	f003 030f 	and.w	r3, r3, #15
 8002bb4:	683a      	ldr	r2, [r7, #0]
 8002bb6:	429a      	cmp	r2, r3
 8002bb8:	d214      	bcs.n	8002be4 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002bba:	4b08      	ldr	r3, [pc, #32]	@ (8002bdc <HAL_RCC_ClockConfig+0x240>)
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f023 020f 	bic.w	r2, r3, #15
 8002bc2:	4906      	ldr	r1, [pc, #24]	@ (8002bdc <HAL_RCC_ClockConfig+0x240>)
 8002bc4:	683b      	ldr	r3, [r7, #0]
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002bca:	4b04      	ldr	r3, [pc, #16]	@ (8002bdc <HAL_RCC_ClockConfig+0x240>)
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f003 030f 	and.w	r3, r3, #15
 8002bd2:	683a      	ldr	r2, [r7, #0]
 8002bd4:	429a      	cmp	r2, r3
 8002bd6:	d005      	beq.n	8002be4 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8002bd8:	2301      	movs	r3, #1
 8002bda:	e086      	b.n	8002cea <HAL_RCC_ClockConfig+0x34e>
 8002bdc:	52002000 	.word	0x52002000
 8002be0:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f003 0304 	and.w	r3, r3, #4
 8002bec:	2b00      	cmp	r3, #0
 8002bee:	d010      	beq.n	8002c12 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	691a      	ldr	r2, [r3, #16]
 8002bf4:	4b3f      	ldr	r3, [pc, #252]	@ (8002cf4 <HAL_RCC_ClockConfig+0x358>)
 8002bf6:	699b      	ldr	r3, [r3, #24]
 8002bf8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	d208      	bcs.n	8002c12 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8002c00:	4b3c      	ldr	r3, [pc, #240]	@ (8002cf4 <HAL_RCC_ClockConfig+0x358>)
 8002c02:	699b      	ldr	r3, [r3, #24]
 8002c04:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	691b      	ldr	r3, [r3, #16]
 8002c0c:	4939      	ldr	r1, [pc, #228]	@ (8002cf4 <HAL_RCC_ClockConfig+0x358>)
 8002c0e:	4313      	orrs	r3, r2
 8002c10:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	681b      	ldr	r3, [r3, #0]
 8002c16:	f003 0308 	and.w	r3, r3, #8
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	d010      	beq.n	8002c40 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	695a      	ldr	r2, [r3, #20]
 8002c22:	4b34      	ldr	r3, [pc, #208]	@ (8002cf4 <HAL_RCC_ClockConfig+0x358>)
 8002c24:	69db      	ldr	r3, [r3, #28]
 8002c26:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002c2a:	429a      	cmp	r2, r3
 8002c2c:	d208      	bcs.n	8002c40 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8002c2e:	4b31      	ldr	r3, [pc, #196]	@ (8002cf4 <HAL_RCC_ClockConfig+0x358>)
 8002c30:	69db      	ldr	r3, [r3, #28]
 8002c32:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	695b      	ldr	r3, [r3, #20]
 8002c3a:	492e      	ldr	r1, [pc, #184]	@ (8002cf4 <HAL_RCC_ClockConfig+0x358>)
 8002c3c:	4313      	orrs	r3, r2
 8002c3e:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	f003 0310 	and.w	r3, r3, #16
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d010      	beq.n	8002c6e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	699a      	ldr	r2, [r3, #24]
 8002c50:	4b28      	ldr	r3, [pc, #160]	@ (8002cf4 <HAL_RCC_ClockConfig+0x358>)
 8002c52:	69db      	ldr	r3, [r3, #28]
 8002c54:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8002c58:	429a      	cmp	r2, r3
 8002c5a:	d208      	bcs.n	8002c6e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8002c5c:	4b25      	ldr	r3, [pc, #148]	@ (8002cf4 <HAL_RCC_ClockConfig+0x358>)
 8002c5e:	69db      	ldr	r3, [r3, #28]
 8002c60:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	699b      	ldr	r3, [r3, #24]
 8002c68:	4922      	ldr	r1, [pc, #136]	@ (8002cf4 <HAL_RCC_ClockConfig+0x358>)
 8002c6a:	4313      	orrs	r3, r2
 8002c6c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f003 0320 	and.w	r3, r3, #32
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d010      	beq.n	8002c9c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	69da      	ldr	r2, [r3, #28]
 8002c7e:	4b1d      	ldr	r3, [pc, #116]	@ (8002cf4 <HAL_RCC_ClockConfig+0x358>)
 8002c80:	6a1b      	ldr	r3, [r3, #32]
 8002c82:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8002c86:	429a      	cmp	r2, r3
 8002c88:	d208      	bcs.n	8002c9c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8002c8a:	4b1a      	ldr	r3, [pc, #104]	@ (8002cf4 <HAL_RCC_ClockConfig+0x358>)
 8002c8c:	6a1b      	ldr	r3, [r3, #32]
 8002c8e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	69db      	ldr	r3, [r3, #28]
 8002c96:	4917      	ldr	r1, [pc, #92]	@ (8002cf4 <HAL_RCC_ClockConfig+0x358>)
 8002c98:	4313      	orrs	r3, r2
 8002c9a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8002c9c:	f000 f834 	bl	8002d08 <HAL_RCC_GetSysClockFreq>
 8002ca0:	4602      	mov	r2, r0
 8002ca2:	4b14      	ldr	r3, [pc, #80]	@ (8002cf4 <HAL_RCC_ClockConfig+0x358>)
 8002ca4:	699b      	ldr	r3, [r3, #24]
 8002ca6:	0a1b      	lsrs	r3, r3, #8
 8002ca8:	f003 030f 	and.w	r3, r3, #15
 8002cac:	4912      	ldr	r1, [pc, #72]	@ (8002cf8 <HAL_RCC_ClockConfig+0x35c>)
 8002cae:	5ccb      	ldrb	r3, [r1, r3]
 8002cb0:	f003 031f 	and.w	r3, r3, #31
 8002cb4:	fa22 f303 	lsr.w	r3, r2, r3
 8002cb8:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8002cba:	4b0e      	ldr	r3, [pc, #56]	@ (8002cf4 <HAL_RCC_ClockConfig+0x358>)
 8002cbc:	699b      	ldr	r3, [r3, #24]
 8002cbe:	f003 030f 	and.w	r3, r3, #15
 8002cc2:	4a0d      	ldr	r2, [pc, #52]	@ (8002cf8 <HAL_RCC_ClockConfig+0x35c>)
 8002cc4:	5cd3      	ldrb	r3, [r2, r3]
 8002cc6:	f003 031f 	and.w	r3, r3, #31
 8002cca:	693a      	ldr	r2, [r7, #16]
 8002ccc:	fa22 f303 	lsr.w	r3, r2, r3
 8002cd0:	4a0a      	ldr	r2, [pc, #40]	@ (8002cfc <HAL_RCC_ClockConfig+0x360>)
 8002cd2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8002cd4:	4a0a      	ldr	r2, [pc, #40]	@ (8002d00 <HAL_RCC_ClockConfig+0x364>)
 8002cd6:	693b      	ldr	r3, [r7, #16]
 8002cd8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8002cda:	4b0a      	ldr	r3, [pc, #40]	@ (8002d04 <HAL_RCC_ClockConfig+0x368>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4618      	mov	r0, r3
 8002ce0:	f7fe fadc 	bl	800129c <HAL_InitTick>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8002ce8:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cea:	4618      	mov	r0, r3
 8002cec:	3718      	adds	r7, #24
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	bd80      	pop	{r7, pc}
 8002cf2:	bf00      	nop
 8002cf4:	58024400 	.word	0x58024400
 8002cf8:	080062f0 	.word	0x080062f0
 8002cfc:	24000004 	.word	0x24000004
 8002d00:	24000000 	.word	0x24000000
 8002d04:	24000008 	.word	0x24000008

08002d08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002d08:	b480      	push	{r7}
 8002d0a:	b089      	sub	sp, #36	@ 0x24
 8002d0c:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002d0e:	4bb3      	ldr	r3, [pc, #716]	@ (8002fdc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002d10:	691b      	ldr	r3, [r3, #16]
 8002d12:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002d16:	2b18      	cmp	r3, #24
 8002d18:	f200 8155 	bhi.w	8002fc6 <HAL_RCC_GetSysClockFreq+0x2be>
 8002d1c:	a201      	add	r2, pc, #4	@ (adr r2, 8002d24 <HAL_RCC_GetSysClockFreq+0x1c>)
 8002d1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d22:	bf00      	nop
 8002d24:	08002d89 	.word	0x08002d89
 8002d28:	08002fc7 	.word	0x08002fc7
 8002d2c:	08002fc7 	.word	0x08002fc7
 8002d30:	08002fc7 	.word	0x08002fc7
 8002d34:	08002fc7 	.word	0x08002fc7
 8002d38:	08002fc7 	.word	0x08002fc7
 8002d3c:	08002fc7 	.word	0x08002fc7
 8002d40:	08002fc7 	.word	0x08002fc7
 8002d44:	08002daf 	.word	0x08002daf
 8002d48:	08002fc7 	.word	0x08002fc7
 8002d4c:	08002fc7 	.word	0x08002fc7
 8002d50:	08002fc7 	.word	0x08002fc7
 8002d54:	08002fc7 	.word	0x08002fc7
 8002d58:	08002fc7 	.word	0x08002fc7
 8002d5c:	08002fc7 	.word	0x08002fc7
 8002d60:	08002fc7 	.word	0x08002fc7
 8002d64:	08002db5 	.word	0x08002db5
 8002d68:	08002fc7 	.word	0x08002fc7
 8002d6c:	08002fc7 	.word	0x08002fc7
 8002d70:	08002fc7 	.word	0x08002fc7
 8002d74:	08002fc7 	.word	0x08002fc7
 8002d78:	08002fc7 	.word	0x08002fc7
 8002d7c:	08002fc7 	.word	0x08002fc7
 8002d80:	08002fc7 	.word	0x08002fc7
 8002d84:	08002dbb 	.word	0x08002dbb
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002d88:	4b94      	ldr	r3, [pc, #592]	@ (8002fdc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f003 0320 	and.w	r3, r3, #32
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d009      	beq.n	8002da8 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002d94:	4b91      	ldr	r3, [pc, #580]	@ (8002fdc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	08db      	lsrs	r3, r3, #3
 8002d9a:	f003 0303 	and.w	r3, r3, #3
 8002d9e:	4a90      	ldr	r2, [pc, #576]	@ (8002fe0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002da0:	fa22 f303 	lsr.w	r3, r2, r3
 8002da4:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8002da6:	e111      	b.n	8002fcc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8002da8:	4b8d      	ldr	r3, [pc, #564]	@ (8002fe0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002daa:	61bb      	str	r3, [r7, #24]
      break;
 8002dac:	e10e      	b.n	8002fcc <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8002dae:	4b8d      	ldr	r3, [pc, #564]	@ (8002fe4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002db0:	61bb      	str	r3, [r7, #24]
      break;
 8002db2:	e10b      	b.n	8002fcc <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8002db4:	4b8c      	ldr	r3, [pc, #560]	@ (8002fe8 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8002db6:	61bb      	str	r3, [r7, #24]
      break;
 8002db8:	e108      	b.n	8002fcc <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8002dba:	4b88      	ldr	r3, [pc, #544]	@ (8002fdc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002dbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dbe:	f003 0303 	and.w	r3, r3, #3
 8002dc2:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8002dc4:	4b85      	ldr	r3, [pc, #532]	@ (8002fdc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002dc6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dc8:	091b      	lsrs	r3, r3, #4
 8002dca:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002dce:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8002dd0:	4b82      	ldr	r3, [pc, #520]	@ (8002fdc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002dd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dd4:	f003 0301 	and.w	r3, r3, #1
 8002dd8:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8002dda:	4b80      	ldr	r3, [pc, #512]	@ (8002fdc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002ddc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002dde:	08db      	lsrs	r3, r3, #3
 8002de0:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8002de4:	68fa      	ldr	r2, [r7, #12]
 8002de6:	fb02 f303 	mul.w	r3, r2, r3
 8002dea:	ee07 3a90 	vmov	s15, r3
 8002dee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002df2:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8002df6:	693b      	ldr	r3, [r7, #16]
 8002df8:	2b00      	cmp	r3, #0
 8002dfa:	f000 80e1 	beq.w	8002fc0 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8002dfe:	697b      	ldr	r3, [r7, #20]
 8002e00:	2b02      	cmp	r3, #2
 8002e02:	f000 8083 	beq.w	8002f0c <HAL_RCC_GetSysClockFreq+0x204>
 8002e06:	697b      	ldr	r3, [r7, #20]
 8002e08:	2b02      	cmp	r3, #2
 8002e0a:	f200 80a1 	bhi.w	8002f50 <HAL_RCC_GetSysClockFreq+0x248>
 8002e0e:	697b      	ldr	r3, [r7, #20]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d003      	beq.n	8002e1c <HAL_RCC_GetSysClockFreq+0x114>
 8002e14:	697b      	ldr	r3, [r7, #20]
 8002e16:	2b01      	cmp	r3, #1
 8002e18:	d056      	beq.n	8002ec8 <HAL_RCC_GetSysClockFreq+0x1c0>
 8002e1a:	e099      	b.n	8002f50 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002e1c:	4b6f      	ldr	r3, [pc, #444]	@ (8002fdc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f003 0320 	and.w	r3, r3, #32
 8002e24:	2b00      	cmp	r3, #0
 8002e26:	d02d      	beq.n	8002e84 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8002e28:	4b6c      	ldr	r3, [pc, #432]	@ (8002fdc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	08db      	lsrs	r3, r3, #3
 8002e2e:	f003 0303 	and.w	r3, r3, #3
 8002e32:	4a6b      	ldr	r2, [pc, #428]	@ (8002fe0 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8002e34:	fa22 f303 	lsr.w	r3, r2, r3
 8002e38:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	ee07 3a90 	vmov	s15, r3
 8002e40:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002e44:	693b      	ldr	r3, [r7, #16]
 8002e46:	ee07 3a90 	vmov	s15, r3
 8002e4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e4e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002e52:	4b62      	ldr	r3, [pc, #392]	@ (8002fdc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e56:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e5a:	ee07 3a90 	vmov	s15, r3
 8002e5e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002e62:	ed97 6a02 	vldr	s12, [r7, #8]
 8002e66:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8002fec <HAL_RCC_GetSysClockFreq+0x2e4>
 8002e6a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002e6e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002e72:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002e76:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002e7a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e7e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8002e82:	e087      	b.n	8002f94 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002e84:	693b      	ldr	r3, [r7, #16]
 8002e86:	ee07 3a90 	vmov	s15, r3
 8002e8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002e8e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8002ff0 <HAL_RCC_GetSysClockFreq+0x2e8>
 8002e92:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002e96:	4b51      	ldr	r3, [pc, #324]	@ (8002fdc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e9a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002e9e:	ee07 3a90 	vmov	s15, r3
 8002ea2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002ea6:	ed97 6a02 	vldr	s12, [r7, #8]
 8002eaa:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8002fec <HAL_RCC_GetSysClockFreq+0x2e4>
 8002eae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002eb2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002eb6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002eba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002ebe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ec2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002ec6:	e065      	b.n	8002f94 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002ec8:	693b      	ldr	r3, [r7, #16]
 8002eca:	ee07 3a90 	vmov	s15, r3
 8002ece:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002ed2:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8002ff4 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002ed6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002eda:	4b40      	ldr	r3, [pc, #256]	@ (8002fdc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002edc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ede:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ee2:	ee07 3a90 	vmov	s15, r3
 8002ee6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002eea:	ed97 6a02 	vldr	s12, [r7, #8]
 8002eee:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8002fec <HAL_RCC_GetSysClockFreq+0x2e4>
 8002ef2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002ef6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002efa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002efe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002f02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f06:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002f0a:	e043      	b.n	8002f94 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002f0c:	693b      	ldr	r3, [r7, #16]
 8002f0e:	ee07 3a90 	vmov	s15, r3
 8002f12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f16:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8002ff8 <HAL_RCC_GetSysClockFreq+0x2f0>
 8002f1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002f1e:	4b2f      	ldr	r3, [pc, #188]	@ (8002fdc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f26:	ee07 3a90 	vmov	s15, r3
 8002f2a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002f2e:	ed97 6a02 	vldr	s12, [r7, #8]
 8002f32:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8002fec <HAL_RCC_GetSysClockFreq+0x2e4>
 8002f36:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002f3a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002f3e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002f42:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002f46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f4a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002f4e:	e021      	b.n	8002f94 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8002f50:	693b      	ldr	r3, [r7, #16]
 8002f52:	ee07 3a90 	vmov	s15, r3
 8002f56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002f5a:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8002ff4 <HAL_RCC_GetSysClockFreq+0x2ec>
 8002f5e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002f62:	4b1e      	ldr	r3, [pc, #120]	@ (8002fdc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002f6a:	ee07 3a90 	vmov	s15, r3
 8002f6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8002f72:	ed97 6a02 	vldr	s12, [r7, #8]
 8002f76:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8002fec <HAL_RCC_GetSysClockFreq+0x2e4>
 8002f7a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8002f7e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8002f82:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8002f86:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8002f8a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f8e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8002f92:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8002f94:	4b11      	ldr	r3, [pc, #68]	@ (8002fdc <HAL_RCC_GetSysClockFreq+0x2d4>)
 8002f96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f98:	0a5b      	lsrs	r3, r3, #9
 8002f9a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002f9e:	3301      	adds	r3, #1
 8002fa0:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	ee07 3a90 	vmov	s15, r3
 8002fa8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002fac:	edd7 6a07 	vldr	s13, [r7, #28]
 8002fb0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002fb4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002fb8:	ee17 3a90 	vmov	r3, s15
 8002fbc:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8002fbe:	e005      	b.n	8002fcc <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	61bb      	str	r3, [r7, #24]
      break;
 8002fc4:	e002      	b.n	8002fcc <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8002fc6:	4b07      	ldr	r3, [pc, #28]	@ (8002fe4 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8002fc8:	61bb      	str	r3, [r7, #24]
      break;
 8002fca:	bf00      	nop
  }

  return sysclockfreq;
 8002fcc:	69bb      	ldr	r3, [r7, #24]
}
 8002fce:	4618      	mov	r0, r3
 8002fd0:	3724      	adds	r7, #36	@ 0x24
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd8:	4770      	bx	lr
 8002fda:	bf00      	nop
 8002fdc:	58024400 	.word	0x58024400
 8002fe0:	03d09000 	.word	0x03d09000
 8002fe4:	003d0900 	.word	0x003d0900
 8002fe8:	017d7840 	.word	0x017d7840
 8002fec:	46000000 	.word	0x46000000
 8002ff0:	4c742400 	.word	0x4c742400
 8002ff4:	4a742400 	.word	0x4a742400
 8002ff8:	4bbebc20 	.word	0x4bbebc20

08002ffc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002ffc:	b580      	push	{r7, lr}
 8002ffe:	b082      	sub	sp, #8
 8003000:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003002:	f7ff fe81 	bl	8002d08 <HAL_RCC_GetSysClockFreq>
 8003006:	4602      	mov	r2, r0
 8003008:	4b10      	ldr	r3, [pc, #64]	@ (800304c <HAL_RCC_GetHCLKFreq+0x50>)
 800300a:	699b      	ldr	r3, [r3, #24]
 800300c:	0a1b      	lsrs	r3, r3, #8
 800300e:	f003 030f 	and.w	r3, r3, #15
 8003012:	490f      	ldr	r1, [pc, #60]	@ (8003050 <HAL_RCC_GetHCLKFreq+0x54>)
 8003014:	5ccb      	ldrb	r3, [r1, r3]
 8003016:	f003 031f 	and.w	r3, r3, #31
 800301a:	fa22 f303 	lsr.w	r3, r2, r3
 800301e:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003020:	4b0a      	ldr	r3, [pc, #40]	@ (800304c <HAL_RCC_GetHCLKFreq+0x50>)
 8003022:	699b      	ldr	r3, [r3, #24]
 8003024:	f003 030f 	and.w	r3, r3, #15
 8003028:	4a09      	ldr	r2, [pc, #36]	@ (8003050 <HAL_RCC_GetHCLKFreq+0x54>)
 800302a:	5cd3      	ldrb	r3, [r2, r3]
 800302c:	f003 031f 	and.w	r3, r3, #31
 8003030:	687a      	ldr	r2, [r7, #4]
 8003032:	fa22 f303 	lsr.w	r3, r2, r3
 8003036:	4a07      	ldr	r2, [pc, #28]	@ (8003054 <HAL_RCC_GetHCLKFreq+0x58>)
 8003038:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800303a:	4a07      	ldr	r2, [pc, #28]	@ (8003058 <HAL_RCC_GetHCLKFreq+0x5c>)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003040:	4b04      	ldr	r3, [pc, #16]	@ (8003054 <HAL_RCC_GetHCLKFreq+0x58>)
 8003042:	681b      	ldr	r3, [r3, #0]
}
 8003044:	4618      	mov	r0, r3
 8003046:	3708      	adds	r7, #8
 8003048:	46bd      	mov	sp, r7
 800304a:	bd80      	pop	{r7, pc}
 800304c:	58024400 	.word	0x58024400
 8003050:	080062f0 	.word	0x080062f0
 8003054:	24000004 	.word	0x24000004
 8003058:	24000000 	.word	0x24000000

0800305c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800305c:	b580      	push	{r7, lr}
 800305e:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003060:	f7ff ffcc 	bl	8002ffc <HAL_RCC_GetHCLKFreq>
 8003064:	4602      	mov	r2, r0
 8003066:	4b06      	ldr	r3, [pc, #24]	@ (8003080 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003068:	69db      	ldr	r3, [r3, #28]
 800306a:	091b      	lsrs	r3, r3, #4
 800306c:	f003 0307 	and.w	r3, r3, #7
 8003070:	4904      	ldr	r1, [pc, #16]	@ (8003084 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003072:	5ccb      	ldrb	r3, [r1, r3]
 8003074:	f003 031f 	and.w	r3, r3, #31
 8003078:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800307c:	4618      	mov	r0, r3
 800307e:	bd80      	pop	{r7, pc}
 8003080:	58024400 	.word	0x58024400
 8003084:	080062f0 	.word	0x080062f0

08003088 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003088:	b580      	push	{r7, lr}
 800308a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800308c:	f7ff ffb6 	bl	8002ffc <HAL_RCC_GetHCLKFreq>
 8003090:	4602      	mov	r2, r0
 8003092:	4b06      	ldr	r3, [pc, #24]	@ (80030ac <HAL_RCC_GetPCLK2Freq+0x24>)
 8003094:	69db      	ldr	r3, [r3, #28]
 8003096:	0a1b      	lsrs	r3, r3, #8
 8003098:	f003 0307 	and.w	r3, r3, #7
 800309c:	4904      	ldr	r1, [pc, #16]	@ (80030b0 <HAL_RCC_GetPCLK2Freq+0x28>)
 800309e:	5ccb      	ldrb	r3, [r1, r3]
 80030a0:	f003 031f 	and.w	r3, r3, #31
 80030a4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 80030a8:	4618      	mov	r0, r3
 80030aa:	bd80      	pop	{r7, pc}
 80030ac:	58024400 	.word	0x58024400
 80030b0:	080062f0 	.word	0x080062f0

080030b4 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80030b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80030b8:	b0ca      	sub	sp, #296	@ 0x128
 80030ba:	af00      	add	r7, sp, #0
 80030bc:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80030c0:	2300      	movs	r3, #0
 80030c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80030c6:	2300      	movs	r3, #0
 80030c8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80030cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80030d4:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 80030d8:	2500      	movs	r5, #0
 80030da:	ea54 0305 	orrs.w	r3, r4, r5
 80030de:	d049      	beq.n	8003174 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 80030e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80030e4:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80030e6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80030ea:	d02f      	beq.n	800314c <HAL_RCCEx_PeriphCLKConfig+0x98>
 80030ec:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80030f0:	d828      	bhi.n	8003144 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80030f2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80030f6:	d01a      	beq.n	800312e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80030f8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80030fc:	d822      	bhi.n	8003144 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d003      	beq.n	800310a <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003102:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003106:	d007      	beq.n	8003118 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003108:	e01c      	b.n	8003144 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800310a:	4bb8      	ldr	r3, [pc, #736]	@ (80033ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800310c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800310e:	4ab7      	ldr	r2, [pc, #732]	@ (80033ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003110:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003114:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003116:	e01a      	b.n	800314e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003118:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800311c:	3308      	adds	r3, #8
 800311e:	2102      	movs	r1, #2
 8003120:	4618      	mov	r0, r3
 8003122:	f001 fc8f 	bl	8004a44 <RCCEx_PLL2_Config>
 8003126:	4603      	mov	r3, r0
 8003128:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 800312c:	e00f      	b.n	800314e <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800312e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003132:	3328      	adds	r3, #40	@ 0x28
 8003134:	2102      	movs	r1, #2
 8003136:	4618      	mov	r0, r3
 8003138:	f001 fd36 	bl	8004ba8 <RCCEx_PLL3_Config>
 800313c:	4603      	mov	r3, r0
 800313e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003142:	e004      	b.n	800314e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003144:	2301      	movs	r3, #1
 8003146:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800314a:	e000      	b.n	800314e <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 800314c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800314e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003152:	2b00      	cmp	r3, #0
 8003154:	d10a      	bne.n	800316c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003156:	4ba5      	ldr	r3, [pc, #660]	@ (80033ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003158:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800315a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800315e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003162:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003164:	4aa1      	ldr	r2, [pc, #644]	@ (80033ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003166:	430b      	orrs	r3, r1
 8003168:	6513      	str	r3, [r2, #80]	@ 0x50
 800316a:	e003      	b.n	8003174 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800316c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003170:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003174:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003178:	e9d3 2300 	ldrd	r2, r3, [r3]
 800317c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8003180:	f04f 0900 	mov.w	r9, #0
 8003184:	ea58 0309 	orrs.w	r3, r8, r9
 8003188:	d047      	beq.n	800321a <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800318a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800318e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003190:	2b04      	cmp	r3, #4
 8003192:	d82a      	bhi.n	80031ea <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003194:	a201      	add	r2, pc, #4	@ (adr r2, 800319c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003196:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800319a:	bf00      	nop
 800319c:	080031b1 	.word	0x080031b1
 80031a0:	080031bf 	.word	0x080031bf
 80031a4:	080031d5 	.word	0x080031d5
 80031a8:	080031f3 	.word	0x080031f3
 80031ac:	080031f3 	.word	0x080031f3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80031b0:	4b8e      	ldr	r3, [pc, #568]	@ (80033ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80031b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031b4:	4a8d      	ldr	r2, [pc, #564]	@ (80033ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80031b6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80031ba:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80031bc:	e01a      	b.n	80031f4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80031be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031c2:	3308      	adds	r3, #8
 80031c4:	2100      	movs	r1, #0
 80031c6:	4618      	mov	r0, r3
 80031c8:	f001 fc3c 	bl	8004a44 <RCCEx_PLL2_Config>
 80031cc:	4603      	mov	r3, r0
 80031ce:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80031d2:	e00f      	b.n	80031f4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80031d4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80031d8:	3328      	adds	r3, #40	@ 0x28
 80031da:	2100      	movs	r1, #0
 80031dc:	4618      	mov	r0, r3
 80031de:	f001 fce3 	bl	8004ba8 <RCCEx_PLL3_Config>
 80031e2:	4603      	mov	r3, r0
 80031e4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80031e8:	e004      	b.n	80031f4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80031ea:	2301      	movs	r3, #1
 80031ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80031f0:	e000      	b.n	80031f4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80031f2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80031f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d10a      	bne.n	8003212 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80031fc:	4b7b      	ldr	r3, [pc, #492]	@ (80033ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80031fe:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003200:	f023 0107 	bic.w	r1, r3, #7
 8003204:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003208:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800320a:	4a78      	ldr	r2, [pc, #480]	@ (80033ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800320c:	430b      	orrs	r3, r1
 800320e:	6513      	str	r3, [r2, #80]	@ 0x50
 8003210:	e003      	b.n	800321a <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003212:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003216:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 800321a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800321e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003222:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 8003226:	f04f 0b00 	mov.w	fp, #0
 800322a:	ea5a 030b 	orrs.w	r3, sl, fp
 800322e:	d04c      	beq.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8003230:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003234:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003236:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800323a:	d030      	beq.n	800329e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 800323c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003240:	d829      	bhi.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003242:	2bc0      	cmp	r3, #192	@ 0xc0
 8003244:	d02d      	beq.n	80032a2 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003246:	2bc0      	cmp	r3, #192	@ 0xc0
 8003248:	d825      	bhi.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 800324a:	2b80      	cmp	r3, #128	@ 0x80
 800324c:	d018      	beq.n	8003280 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800324e:	2b80      	cmp	r3, #128	@ 0x80
 8003250:	d821      	bhi.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003252:	2b00      	cmp	r3, #0
 8003254:	d002      	beq.n	800325c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8003256:	2b40      	cmp	r3, #64	@ 0x40
 8003258:	d007      	beq.n	800326a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800325a:	e01c      	b.n	8003296 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800325c:	4b63      	ldr	r3, [pc, #396]	@ (80033ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800325e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003260:	4a62      	ldr	r2, [pc, #392]	@ (80033ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003262:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003266:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003268:	e01c      	b.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800326a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800326e:	3308      	adds	r3, #8
 8003270:	2100      	movs	r1, #0
 8003272:	4618      	mov	r0, r3
 8003274:	f001 fbe6 	bl	8004a44 <RCCEx_PLL2_Config>
 8003278:	4603      	mov	r3, r0
 800327a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800327e:	e011      	b.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003280:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003284:	3328      	adds	r3, #40	@ 0x28
 8003286:	2100      	movs	r1, #0
 8003288:	4618      	mov	r0, r3
 800328a:	f001 fc8d 	bl	8004ba8 <RCCEx_PLL3_Config>
 800328e:	4603      	mov	r3, r0
 8003290:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003294:	e006      	b.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003296:	2301      	movs	r3, #1
 8003298:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800329c:	e002      	b.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800329e:	bf00      	nop
 80032a0:	e000      	b.n	80032a4 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 80032a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80032a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d10a      	bne.n	80032c2 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 80032ac:	4b4f      	ldr	r3, [pc, #316]	@ (80033ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80032ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80032b0:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 80032b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032b8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032ba:	4a4c      	ldr	r2, [pc, #304]	@ (80033ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80032bc:	430b      	orrs	r3, r1
 80032be:	6513      	str	r3, [r2, #80]	@ 0x50
 80032c0:	e003      	b.n	80032ca <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80032c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80032c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 80032ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032d2:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 80032d6:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 80032da:	2300      	movs	r3, #0
 80032dc:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80032e0:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 80032e4:	460b      	mov	r3, r1
 80032e6:	4313      	orrs	r3, r2
 80032e8:	d053      	beq.n	8003392 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 80032ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80032ee:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80032f2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80032f6:	d035      	beq.n	8003364 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80032f8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80032fc:	d82e      	bhi.n	800335c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80032fe:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003302:	d031      	beq.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8003304:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 8003308:	d828      	bhi.n	800335c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800330a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800330e:	d01a      	beq.n	8003346 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8003310:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003314:	d822      	bhi.n	800335c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003316:	2b00      	cmp	r3, #0
 8003318:	d003      	beq.n	8003322 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 800331a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800331e:	d007      	beq.n	8003330 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8003320:	e01c      	b.n	800335c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003322:	4b32      	ldr	r3, [pc, #200]	@ (80033ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003324:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003326:	4a31      	ldr	r2, [pc, #196]	@ (80033ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003328:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800332c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800332e:	e01c      	b.n	800336a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003330:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003334:	3308      	adds	r3, #8
 8003336:	2100      	movs	r1, #0
 8003338:	4618      	mov	r0, r3
 800333a:	f001 fb83 	bl	8004a44 <RCCEx_PLL2_Config>
 800333e:	4603      	mov	r3, r0
 8003340:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003344:	e011      	b.n	800336a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003346:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800334a:	3328      	adds	r3, #40	@ 0x28
 800334c:	2100      	movs	r1, #0
 800334e:	4618      	mov	r0, r3
 8003350:	f001 fc2a 	bl	8004ba8 <RCCEx_PLL3_Config>
 8003354:	4603      	mov	r3, r0
 8003356:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800335a:	e006      	b.n	800336a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800335c:	2301      	movs	r3, #1
 800335e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003362:	e002      	b.n	800336a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003364:	bf00      	nop
 8003366:	e000      	b.n	800336a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003368:	bf00      	nop
    }

    if (ret == HAL_OK)
 800336a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800336e:	2b00      	cmp	r3, #0
 8003370:	d10b      	bne.n	800338a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003372:	4b1e      	ldr	r3, [pc, #120]	@ (80033ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003374:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003376:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800337a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800337e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8003382:	4a1a      	ldr	r2, [pc, #104]	@ (80033ec <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003384:	430b      	orrs	r3, r1
 8003386:	6593      	str	r3, [r2, #88]	@ 0x58
 8003388:	e003      	b.n	8003392 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800338a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800338e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003392:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003396:	e9d3 2300 	ldrd	r2, r3, [r3]
 800339a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800339e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80033a2:	2300      	movs	r3, #0
 80033a4:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 80033a8:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 80033ac:	460b      	mov	r3, r1
 80033ae:	4313      	orrs	r3, r2
 80033b0:	d056      	beq.n	8003460 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 80033b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80033b6:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80033ba:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80033be:	d038      	beq.n	8003432 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 80033c0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80033c4:	d831      	bhi.n	800342a <HAL_RCCEx_PeriphCLKConfig+0x376>
 80033c6:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80033ca:	d034      	beq.n	8003436 <HAL_RCCEx_PeriphCLKConfig+0x382>
 80033cc:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80033d0:	d82b      	bhi.n	800342a <HAL_RCCEx_PeriphCLKConfig+0x376>
 80033d2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80033d6:	d01d      	beq.n	8003414 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80033d8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80033dc:	d825      	bhi.n	800342a <HAL_RCCEx_PeriphCLKConfig+0x376>
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d006      	beq.n	80033f0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 80033e2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80033e6:	d00a      	beq.n	80033fe <HAL_RCCEx_PeriphCLKConfig+0x34a>
 80033e8:	e01f      	b.n	800342a <HAL_RCCEx_PeriphCLKConfig+0x376>
 80033ea:	bf00      	nop
 80033ec:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80033f0:	4ba2      	ldr	r3, [pc, #648]	@ (800367c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80033f2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80033f4:	4aa1      	ldr	r2, [pc, #644]	@ (800367c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80033f6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80033fa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80033fc:	e01c      	b.n	8003438 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80033fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003402:	3308      	adds	r3, #8
 8003404:	2100      	movs	r1, #0
 8003406:	4618      	mov	r0, r3
 8003408:	f001 fb1c 	bl	8004a44 <RCCEx_PLL2_Config>
 800340c:	4603      	mov	r3, r0
 800340e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003412:	e011      	b.n	8003438 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003414:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003418:	3328      	adds	r3, #40	@ 0x28
 800341a:	2100      	movs	r1, #0
 800341c:	4618      	mov	r0, r3
 800341e:	f001 fbc3 	bl	8004ba8 <RCCEx_PLL3_Config>
 8003422:	4603      	mov	r3, r0
 8003424:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003428:	e006      	b.n	8003438 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800342a:	2301      	movs	r3, #1
 800342c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003430:	e002      	b.n	8003438 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003432:	bf00      	nop
 8003434:	e000      	b.n	8003438 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003436:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003438:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800343c:	2b00      	cmp	r3, #0
 800343e:	d10b      	bne.n	8003458 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003440:	4b8e      	ldr	r3, [pc, #568]	@ (800367c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003442:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003444:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 8003448:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800344c:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003450:	4a8a      	ldr	r2, [pc, #552]	@ (800367c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003452:	430b      	orrs	r3, r1
 8003454:	6593      	str	r3, [r2, #88]	@ 0x58
 8003456:	e003      	b.n	8003460 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003458:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800345c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003460:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003464:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003468:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800346c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8003470:	2300      	movs	r3, #0
 8003472:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8003476:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800347a:	460b      	mov	r3, r1
 800347c:	4313      	orrs	r3, r2
 800347e:	d03a      	beq.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8003480:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003484:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003486:	2b30      	cmp	r3, #48	@ 0x30
 8003488:	d01f      	beq.n	80034ca <HAL_RCCEx_PeriphCLKConfig+0x416>
 800348a:	2b30      	cmp	r3, #48	@ 0x30
 800348c:	d819      	bhi.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800348e:	2b20      	cmp	r3, #32
 8003490:	d00c      	beq.n	80034ac <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8003492:	2b20      	cmp	r3, #32
 8003494:	d815      	bhi.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003496:	2b00      	cmp	r3, #0
 8003498:	d019      	beq.n	80034ce <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800349a:	2b10      	cmp	r3, #16
 800349c:	d111      	bne.n	80034c2 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800349e:	4b77      	ldr	r3, [pc, #476]	@ (800367c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80034a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034a2:	4a76      	ldr	r2, [pc, #472]	@ (800367c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80034a4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80034a8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80034aa:	e011      	b.n	80034d0 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80034ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034b0:	3308      	adds	r3, #8
 80034b2:	2102      	movs	r1, #2
 80034b4:	4618      	mov	r0, r3
 80034b6:	f001 fac5 	bl	8004a44 <RCCEx_PLL2_Config>
 80034ba:	4603      	mov	r3, r0
 80034bc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 80034c0:	e006      	b.n	80034d0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80034c2:	2301      	movs	r3, #1
 80034c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80034c8:	e002      	b.n	80034d0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80034ca:	bf00      	nop
 80034cc:	e000      	b.n	80034d0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 80034ce:	bf00      	nop
    }

    if (ret == HAL_OK)
 80034d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d10a      	bne.n	80034ee <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80034d8:	4b68      	ldr	r3, [pc, #416]	@ (800367c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80034da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034dc:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80034e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80034e6:	4a65      	ldr	r2, [pc, #404]	@ (800367c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80034e8:	430b      	orrs	r3, r1
 80034ea:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80034ec:	e003      	b.n	80034f6 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80034f2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80034f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034fe:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8003502:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8003506:	2300      	movs	r3, #0
 8003508:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800350c:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8003510:	460b      	mov	r3, r1
 8003512:	4313      	orrs	r3, r2
 8003514:	d051      	beq.n	80035ba <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8003516:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800351a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800351c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003520:	d035      	beq.n	800358e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 8003522:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003526:	d82e      	bhi.n	8003586 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003528:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800352c:	d031      	beq.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800352e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8003532:	d828      	bhi.n	8003586 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003534:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003538:	d01a      	beq.n	8003570 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 800353a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800353e:	d822      	bhi.n	8003586 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8003540:	2b00      	cmp	r3, #0
 8003542:	d003      	beq.n	800354c <HAL_RCCEx_PeriphCLKConfig+0x498>
 8003544:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003548:	d007      	beq.n	800355a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 800354a:	e01c      	b.n	8003586 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800354c:	4b4b      	ldr	r3, [pc, #300]	@ (800367c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800354e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003550:	4a4a      	ldr	r2, [pc, #296]	@ (800367c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003552:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003556:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003558:	e01c      	b.n	8003594 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800355a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800355e:	3308      	adds	r3, #8
 8003560:	2100      	movs	r1, #0
 8003562:	4618      	mov	r0, r3
 8003564:	f001 fa6e 	bl	8004a44 <RCCEx_PLL2_Config>
 8003568:	4603      	mov	r3, r0
 800356a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800356e:	e011      	b.n	8003594 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003570:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003574:	3328      	adds	r3, #40	@ 0x28
 8003576:	2100      	movs	r1, #0
 8003578:	4618      	mov	r0, r3
 800357a:	f001 fb15 	bl	8004ba8 <RCCEx_PLL3_Config>
 800357e:	4603      	mov	r3, r0
 8003580:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8003584:	e006      	b.n	8003594 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800358c:	e002      	b.n	8003594 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800358e:	bf00      	nop
 8003590:	e000      	b.n	8003594 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8003592:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003594:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003598:	2b00      	cmp	r3, #0
 800359a:	d10a      	bne.n	80035b2 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800359c:	4b37      	ldr	r3, [pc, #220]	@ (800367c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800359e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035a0:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80035a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035a8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80035aa:	4a34      	ldr	r2, [pc, #208]	@ (800367c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80035ac:	430b      	orrs	r3, r1
 80035ae:	6513      	str	r3, [r2, #80]	@ 0x50
 80035b0:	e003      	b.n	80035ba <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80035b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80035b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80035ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035c2:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80035c6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80035ca:	2300      	movs	r3, #0
 80035cc:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 80035d0:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 80035d4:	460b      	mov	r3, r1
 80035d6:	4313      	orrs	r3, r2
 80035d8:	d056      	beq.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80035da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80035de:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80035e0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80035e4:	d033      	beq.n	800364e <HAL_RCCEx_PeriphCLKConfig+0x59a>
 80035e6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80035ea:	d82c      	bhi.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80035ec:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80035f0:	d02f      	beq.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80035f2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80035f6:	d826      	bhi.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80035f8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80035fc:	d02b      	beq.n	8003656 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80035fe:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003602:	d820      	bhi.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003604:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003608:	d012      	beq.n	8003630 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 800360a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800360e:	d81a      	bhi.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8003610:	2b00      	cmp	r3, #0
 8003612:	d022      	beq.n	800365a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8003614:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003618:	d115      	bne.n	8003646 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800361a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800361e:	3308      	adds	r3, #8
 8003620:	2101      	movs	r1, #1
 8003622:	4618      	mov	r0, r3
 8003624:	f001 fa0e 	bl	8004a44 <RCCEx_PLL2_Config>
 8003628:	4603      	mov	r3, r0
 800362a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800362e:	e015      	b.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003630:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003634:	3328      	adds	r3, #40	@ 0x28
 8003636:	2101      	movs	r1, #1
 8003638:	4618      	mov	r0, r3
 800363a:	f001 fab5 	bl	8004ba8 <RCCEx_PLL3_Config>
 800363e:	4603      	mov	r3, r0
 8003640:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8003644:	e00a      	b.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003646:	2301      	movs	r3, #1
 8003648:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800364c:	e006      	b.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800364e:	bf00      	nop
 8003650:	e004      	b.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003652:	bf00      	nop
 8003654:	e002      	b.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8003656:	bf00      	nop
 8003658:	e000      	b.n	800365c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800365a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800365c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003660:	2b00      	cmp	r3, #0
 8003662:	d10d      	bne.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8003664:	4b05      	ldr	r3, [pc, #20]	@ (800367c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003666:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003668:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800366c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003670:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003672:	4a02      	ldr	r2, [pc, #8]	@ (800367c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003674:	430b      	orrs	r3, r1
 8003676:	6513      	str	r3, [r2, #80]	@ 0x50
 8003678:	e006      	b.n	8003688 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800367a:	bf00      	nop
 800367c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003680:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003684:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8003688:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800368c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003690:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8003694:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003698:	2300      	movs	r3, #0
 800369a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800369e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 80036a2:	460b      	mov	r3, r1
 80036a4:	4313      	orrs	r3, r2
 80036a6:	d055      	beq.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80036a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036ac:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80036b0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80036b4:	d033      	beq.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80036b6:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80036ba:	d82c      	bhi.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80036bc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80036c0:	d02f      	beq.n	8003722 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80036c2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80036c6:	d826      	bhi.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80036c8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80036cc:	d02b      	beq.n	8003726 <HAL_RCCEx_PeriphCLKConfig+0x672>
 80036ce:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80036d2:	d820      	bhi.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80036d4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80036d8:	d012      	beq.n	8003700 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80036da:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80036de:	d81a      	bhi.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d022      	beq.n	800372a <HAL_RCCEx_PeriphCLKConfig+0x676>
 80036e4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80036e8:	d115      	bne.n	8003716 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80036ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80036ee:	3308      	adds	r3, #8
 80036f0:	2101      	movs	r1, #1
 80036f2:	4618      	mov	r0, r3
 80036f4:	f001 f9a6 	bl	8004a44 <RCCEx_PLL2_Config>
 80036f8:	4603      	mov	r3, r0
 80036fa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80036fe:	e015      	b.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003700:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003704:	3328      	adds	r3, #40	@ 0x28
 8003706:	2101      	movs	r1, #1
 8003708:	4618      	mov	r0, r3
 800370a:	f001 fa4d 	bl	8004ba8 <RCCEx_PLL3_Config>
 800370e:	4603      	mov	r3, r0
 8003710:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8003714:	e00a      	b.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8003716:	2301      	movs	r3, #1
 8003718:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800371c:	e006      	b.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800371e:	bf00      	nop
 8003720:	e004      	b.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003722:	bf00      	nop
 8003724:	e002      	b.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8003726:	bf00      	nop
 8003728:	e000      	b.n	800372c <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800372a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800372c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003730:	2b00      	cmp	r3, #0
 8003732:	d10b      	bne.n	800374c <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8003734:	4ba3      	ldr	r3, [pc, #652]	@ (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003736:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003738:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 800373c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003740:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8003744:	4a9f      	ldr	r2, [pc, #636]	@ (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003746:	430b      	orrs	r3, r1
 8003748:	6593      	str	r3, [r2, #88]	@ 0x58
 800374a:	e003      	b.n	8003754 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800374c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003750:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003754:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800375c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8003760:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003764:	2300      	movs	r3, #0
 8003766:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800376a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800376e:	460b      	mov	r3, r1
 8003770:	4313      	orrs	r3, r2
 8003772:	d037      	beq.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8003774:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003778:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800377a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800377e:	d00e      	beq.n	800379e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8003780:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003784:	d816      	bhi.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8003786:	2b00      	cmp	r3, #0
 8003788:	d018      	beq.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0x708>
 800378a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800378e:	d111      	bne.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003790:	4b8c      	ldr	r3, [pc, #560]	@ (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003792:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003794:	4a8b      	ldr	r2, [pc, #556]	@ (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003796:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800379a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800379c:	e00f      	b.n	80037be <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800379e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037a2:	3308      	adds	r3, #8
 80037a4:	2101      	movs	r1, #1
 80037a6:	4618      	mov	r0, r3
 80037a8:	f001 f94c 	bl	8004a44 <RCCEx_PLL2_Config>
 80037ac:	4603      	mov	r3, r0
 80037ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80037b2:	e004      	b.n	80037be <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80037b4:	2301      	movs	r3, #1
 80037b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80037ba:	e000      	b.n	80037be <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80037bc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80037be:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d10a      	bne.n	80037dc <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80037c6:	4b7f      	ldr	r3, [pc, #508]	@ (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80037c8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80037ca:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80037ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037d2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80037d4:	4a7b      	ldr	r2, [pc, #492]	@ (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80037d6:	430b      	orrs	r3, r1
 80037d8:	6513      	str	r3, [r2, #80]	@ 0x50
 80037da:	e003      	b.n	80037e4 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037dc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80037e0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 80037e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80037e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037ec:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 80037f0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80037f4:	2300      	movs	r3, #0
 80037f6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80037fa:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80037fe:	460b      	mov	r3, r1
 8003800:	4313      	orrs	r3, r2
 8003802:	d039      	beq.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8003804:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003808:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800380a:	2b03      	cmp	r3, #3
 800380c:	d81c      	bhi.n	8003848 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800380e:	a201      	add	r2, pc, #4	@ (adr r2, 8003814 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8003810:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003814:	08003851 	.word	0x08003851
 8003818:	08003825 	.word	0x08003825
 800381c:	08003833 	.word	0x08003833
 8003820:	08003851 	.word	0x08003851
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003824:	4b67      	ldr	r3, [pc, #412]	@ (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003826:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003828:	4a66      	ldr	r2, [pc, #408]	@ (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800382a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800382e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003830:	e00f      	b.n	8003852 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003832:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003836:	3308      	adds	r3, #8
 8003838:	2102      	movs	r1, #2
 800383a:	4618      	mov	r0, r3
 800383c:	f001 f902 	bl	8004a44 <RCCEx_PLL2_Config>
 8003840:	4603      	mov	r3, r0
 8003842:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8003846:	e004      	b.n	8003852 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003848:	2301      	movs	r3, #1
 800384a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800384e:	e000      	b.n	8003852 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8003850:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003852:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003856:	2b00      	cmp	r3, #0
 8003858:	d10a      	bne.n	8003870 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 800385a:	4b5a      	ldr	r3, [pc, #360]	@ (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800385c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800385e:	f023 0103 	bic.w	r1, r3, #3
 8003862:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003866:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003868:	4a56      	ldr	r2, [pc, #344]	@ (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800386a:	430b      	orrs	r3, r1
 800386c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800386e:	e003      	b.n	8003878 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003870:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003874:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003878:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800387c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003880:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003884:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003888:	2300      	movs	r3, #0
 800388a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800388e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003892:	460b      	mov	r3, r1
 8003894:	4313      	orrs	r3, r2
 8003896:	f000 809f 	beq.w	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800389a:	4b4b      	ldr	r3, [pc, #300]	@ (80039c8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	4a4a      	ldr	r2, [pc, #296]	@ (80039c8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80038a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80038a4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80038a6:	f7fd fd43 	bl	8001330 <HAL_GetTick>
 80038aa:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80038ae:	e00b      	b.n	80038c8 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80038b0:	f7fd fd3e 	bl	8001330 <HAL_GetTick>
 80038b4:	4602      	mov	r2, r0
 80038b6:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80038ba:	1ad3      	subs	r3, r2, r3
 80038bc:	2b64      	cmp	r3, #100	@ 0x64
 80038be:	d903      	bls.n	80038c8 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80038c0:	2303      	movs	r3, #3
 80038c2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80038c6:	e005      	b.n	80038d4 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80038c8:	4b3f      	ldr	r3, [pc, #252]	@ (80039c8 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80038d0:	2b00      	cmp	r3, #0
 80038d2:	d0ed      	beq.n	80038b0 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80038d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80038d8:	2b00      	cmp	r3, #0
 80038da:	d179      	bne.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80038dc:	4b39      	ldr	r3, [pc, #228]	@ (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80038de:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80038e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80038e4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80038e8:	4053      	eors	r3, r2
 80038ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d015      	beq.n	800391e <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80038f2:	4b34      	ldr	r3, [pc, #208]	@ (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80038f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80038f6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80038fa:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80038fe:	4b31      	ldr	r3, [pc, #196]	@ (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003900:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003902:	4a30      	ldr	r2, [pc, #192]	@ (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003904:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003908:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 800390a:	4b2e      	ldr	r3, [pc, #184]	@ (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800390c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800390e:	4a2d      	ldr	r2, [pc, #180]	@ (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003910:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003914:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8003916:	4a2b      	ldr	r2, [pc, #172]	@ (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003918:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800391c:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800391e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003922:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003926:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800392a:	d118      	bne.n	800395e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800392c:	f7fd fd00 	bl	8001330 <HAL_GetTick>
 8003930:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003934:	e00d      	b.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003936:	f7fd fcfb 	bl	8001330 <HAL_GetTick>
 800393a:	4602      	mov	r2, r0
 800393c:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8003940:	1ad2      	subs	r2, r2, r3
 8003942:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003946:	429a      	cmp	r2, r3
 8003948:	d903      	bls.n	8003952 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 800394a:	2303      	movs	r3, #3
 800394c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8003950:	e005      	b.n	800395e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003952:	4b1c      	ldr	r3, [pc, #112]	@ (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003954:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003956:	f003 0302 	and.w	r3, r3, #2
 800395a:	2b00      	cmp	r3, #0
 800395c:	d0eb      	beq.n	8003936 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800395e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003962:	2b00      	cmp	r3, #0
 8003964:	d129      	bne.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003966:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800396a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800396e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003972:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003976:	d10e      	bne.n	8003996 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8003978:	4b12      	ldr	r3, [pc, #72]	@ (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800397a:	691b      	ldr	r3, [r3, #16]
 800397c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8003980:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003984:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003988:	091a      	lsrs	r2, r3, #4
 800398a:	4b10      	ldr	r3, [pc, #64]	@ (80039cc <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800398c:	4013      	ands	r3, r2
 800398e:	4a0d      	ldr	r2, [pc, #52]	@ (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003990:	430b      	orrs	r3, r1
 8003992:	6113      	str	r3, [r2, #16]
 8003994:	e005      	b.n	80039a2 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8003996:	4b0b      	ldr	r3, [pc, #44]	@ (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8003998:	691b      	ldr	r3, [r3, #16]
 800399a:	4a0a      	ldr	r2, [pc, #40]	@ (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800399c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80039a0:	6113      	str	r3, [r2, #16]
 80039a2:	4b08      	ldr	r3, [pc, #32]	@ (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80039a4:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 80039a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039aa:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80039ae:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80039b2:	4a04      	ldr	r2, [pc, #16]	@ (80039c4 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80039b4:	430b      	orrs	r3, r1
 80039b6:	6713      	str	r3, [r2, #112]	@ 0x70
 80039b8:	e00e      	b.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80039ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039be:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 80039c2:	e009      	b.n	80039d8 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80039c4:	58024400 	.word	0x58024400
 80039c8:	58024800 	.word	0x58024800
 80039cc:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80039d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80039d4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80039d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039e0:	f002 0301 	and.w	r3, r2, #1
 80039e4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80039e8:	2300      	movs	r3, #0
 80039ea:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80039ee:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80039f2:	460b      	mov	r3, r1
 80039f4:	4313      	orrs	r3, r2
 80039f6:	f000 8089 	beq.w	8003b0c <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 80039fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80039fe:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003a00:	2b28      	cmp	r3, #40	@ 0x28
 8003a02:	d86b      	bhi.n	8003adc <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8003a04:	a201      	add	r2, pc, #4	@ (adr r2, 8003a0c <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8003a06:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a0a:	bf00      	nop
 8003a0c:	08003ae5 	.word	0x08003ae5
 8003a10:	08003add 	.word	0x08003add
 8003a14:	08003add 	.word	0x08003add
 8003a18:	08003add 	.word	0x08003add
 8003a1c:	08003add 	.word	0x08003add
 8003a20:	08003add 	.word	0x08003add
 8003a24:	08003add 	.word	0x08003add
 8003a28:	08003add 	.word	0x08003add
 8003a2c:	08003ab1 	.word	0x08003ab1
 8003a30:	08003add 	.word	0x08003add
 8003a34:	08003add 	.word	0x08003add
 8003a38:	08003add 	.word	0x08003add
 8003a3c:	08003add 	.word	0x08003add
 8003a40:	08003add 	.word	0x08003add
 8003a44:	08003add 	.word	0x08003add
 8003a48:	08003add 	.word	0x08003add
 8003a4c:	08003ac7 	.word	0x08003ac7
 8003a50:	08003add 	.word	0x08003add
 8003a54:	08003add 	.word	0x08003add
 8003a58:	08003add 	.word	0x08003add
 8003a5c:	08003add 	.word	0x08003add
 8003a60:	08003add 	.word	0x08003add
 8003a64:	08003add 	.word	0x08003add
 8003a68:	08003add 	.word	0x08003add
 8003a6c:	08003ae5 	.word	0x08003ae5
 8003a70:	08003add 	.word	0x08003add
 8003a74:	08003add 	.word	0x08003add
 8003a78:	08003add 	.word	0x08003add
 8003a7c:	08003add 	.word	0x08003add
 8003a80:	08003add 	.word	0x08003add
 8003a84:	08003add 	.word	0x08003add
 8003a88:	08003add 	.word	0x08003add
 8003a8c:	08003ae5 	.word	0x08003ae5
 8003a90:	08003add 	.word	0x08003add
 8003a94:	08003add 	.word	0x08003add
 8003a98:	08003add 	.word	0x08003add
 8003a9c:	08003add 	.word	0x08003add
 8003aa0:	08003add 	.word	0x08003add
 8003aa4:	08003add 	.word	0x08003add
 8003aa8:	08003add 	.word	0x08003add
 8003aac:	08003ae5 	.word	0x08003ae5
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003ab0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ab4:	3308      	adds	r3, #8
 8003ab6:	2101      	movs	r1, #1
 8003ab8:	4618      	mov	r0, r3
 8003aba:	f000 ffc3 	bl	8004a44 <RCCEx_PLL2_Config>
 8003abe:	4603      	mov	r3, r0
 8003ac0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003ac4:	e00f      	b.n	8003ae6 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003ac6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003aca:	3328      	adds	r3, #40	@ 0x28
 8003acc:	2101      	movs	r1, #1
 8003ace:	4618      	mov	r0, r3
 8003ad0:	f001 f86a 	bl	8004ba8 <RCCEx_PLL3_Config>
 8003ad4:	4603      	mov	r3, r0
 8003ad6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8003ada:	e004      	b.n	8003ae6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003adc:	2301      	movs	r3, #1
 8003ade:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003ae2:	e000      	b.n	8003ae6 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8003ae4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ae6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d10a      	bne.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8003aee:	4bbf      	ldr	r3, [pc, #764]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003af0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003af2:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8003af6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003afa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003afc:	4abb      	ldr	r2, [pc, #748]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003afe:	430b      	orrs	r3, r1
 8003b00:	6553      	str	r3, [r2, #84]	@ 0x54
 8003b02:	e003      	b.n	8003b0c <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b04:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b08:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8003b0c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003b14:	f002 0302 	and.w	r3, r2, #2
 8003b18:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003b22:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8003b26:	460b      	mov	r3, r1
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	d041      	beq.n	8003bb0 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8003b2c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b30:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003b32:	2b05      	cmp	r3, #5
 8003b34:	d824      	bhi.n	8003b80 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8003b36:	a201      	add	r2, pc, #4	@ (adr r2, 8003b3c <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8003b38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b3c:	08003b89 	.word	0x08003b89
 8003b40:	08003b55 	.word	0x08003b55
 8003b44:	08003b6b 	.word	0x08003b6b
 8003b48:	08003b89 	.word	0x08003b89
 8003b4c:	08003b89 	.word	0x08003b89
 8003b50:	08003b89 	.word	0x08003b89
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003b54:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b58:	3308      	adds	r3, #8
 8003b5a:	2101      	movs	r1, #1
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	f000 ff71 	bl	8004a44 <RCCEx_PLL2_Config>
 8003b62:	4603      	mov	r3, r0
 8003b64:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003b68:	e00f      	b.n	8003b8a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003b6a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b6e:	3328      	adds	r3, #40	@ 0x28
 8003b70:	2101      	movs	r1, #1
 8003b72:	4618      	mov	r0, r3
 8003b74:	f001 f818 	bl	8004ba8 <RCCEx_PLL3_Config>
 8003b78:	4603      	mov	r3, r0
 8003b7a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8003b7e:	e004      	b.n	8003b8a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003b80:	2301      	movs	r3, #1
 8003b82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003b86:	e000      	b.n	8003b8a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8003b88:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003b8a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d10a      	bne.n	8003ba8 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8003b92:	4b96      	ldr	r3, [pc, #600]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003b94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b96:	f023 0107 	bic.w	r1, r3, #7
 8003b9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003b9e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003ba0:	4a92      	ldr	r2, [pc, #584]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003ba2:	430b      	orrs	r3, r1
 8003ba4:	6553      	str	r3, [r2, #84]	@ 0x54
 8003ba6:	e003      	b.n	8003bb0 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ba8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003bac:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003bb0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bb8:	f002 0304 	and.w	r3, r2, #4
 8003bbc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003bc6:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003bca:	460b      	mov	r3, r1
 8003bcc:	4313      	orrs	r3, r2
 8003bce:	d044      	beq.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8003bd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003bd4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003bd8:	2b05      	cmp	r3, #5
 8003bda:	d825      	bhi.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8003bdc:	a201      	add	r2, pc, #4	@ (adr r2, 8003be4 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8003bde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003be2:	bf00      	nop
 8003be4:	08003c31 	.word	0x08003c31
 8003be8:	08003bfd 	.word	0x08003bfd
 8003bec:	08003c13 	.word	0x08003c13
 8003bf0:	08003c31 	.word	0x08003c31
 8003bf4:	08003c31 	.word	0x08003c31
 8003bf8:	08003c31 	.word	0x08003c31
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8003bfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c00:	3308      	adds	r3, #8
 8003c02:	2101      	movs	r1, #1
 8003c04:	4618      	mov	r0, r3
 8003c06:	f000 ff1d 	bl	8004a44 <RCCEx_PLL2_Config>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003c10:	e00f      	b.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8003c12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c16:	3328      	adds	r3, #40	@ 0x28
 8003c18:	2101      	movs	r1, #1
 8003c1a:	4618      	mov	r0, r3
 8003c1c:	f000 ffc4 	bl	8004ba8 <RCCEx_PLL3_Config>
 8003c20:	4603      	mov	r3, r0
 8003c22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8003c26:	e004      	b.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c28:	2301      	movs	r3, #1
 8003c2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003c2e:	e000      	b.n	8003c32 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8003c30:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c32:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d10b      	bne.n	8003c52 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003c3a:	4b6c      	ldr	r3, [pc, #432]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003c3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c3e:	f023 0107 	bic.w	r1, r3, #7
 8003c42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c46:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003c4a:	4a68      	ldr	r2, [pc, #416]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003c4c:	430b      	orrs	r3, r1
 8003c4e:	6593      	str	r3, [r2, #88]	@ 0x58
 8003c50:	e003      	b.n	8003c5a <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c52:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003c56:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003c5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c62:	f002 0320 	and.w	r3, r2, #32
 8003c66:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003c6a:	2300      	movs	r3, #0
 8003c6c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003c70:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003c74:	460b      	mov	r3, r1
 8003c76:	4313      	orrs	r3, r2
 8003c78:	d055      	beq.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8003c7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003c7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c82:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003c86:	d033      	beq.n	8003cf0 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8003c88:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003c8c:	d82c      	bhi.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003c8e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c92:	d02f      	beq.n	8003cf4 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8003c94:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003c98:	d826      	bhi.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003c9a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003c9e:	d02b      	beq.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8003ca0:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003ca4:	d820      	bhi.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003ca6:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003caa:	d012      	beq.n	8003cd2 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8003cac:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003cb0:	d81a      	bhi.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d022      	beq.n	8003cfc <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8003cb6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003cba:	d115      	bne.n	8003ce8 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003cbc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cc0:	3308      	adds	r3, #8
 8003cc2:	2100      	movs	r1, #0
 8003cc4:	4618      	mov	r0, r3
 8003cc6:	f000 febd 	bl	8004a44 <RCCEx_PLL2_Config>
 8003cca:	4603      	mov	r3, r0
 8003ccc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003cd0:	e015      	b.n	8003cfe <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003cd2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003cd6:	3328      	adds	r3, #40	@ 0x28
 8003cd8:	2102      	movs	r1, #2
 8003cda:	4618      	mov	r0, r3
 8003cdc:	f000 ff64 	bl	8004ba8 <RCCEx_PLL3_Config>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8003ce6:	e00a      	b.n	8003cfe <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003ce8:	2301      	movs	r3, #1
 8003cea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003cee:	e006      	b.n	8003cfe <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003cf0:	bf00      	nop
 8003cf2:	e004      	b.n	8003cfe <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003cf4:	bf00      	nop
 8003cf6:	e002      	b.n	8003cfe <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003cf8:	bf00      	nop
 8003cfa:	e000      	b.n	8003cfe <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8003cfc:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003cfe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d10b      	bne.n	8003d1e <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003d06:	4b39      	ldr	r3, [pc, #228]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003d08:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d0a:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8003d0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003d16:	4a35      	ldr	r2, [pc, #212]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003d18:	430b      	orrs	r3, r1
 8003d1a:	6553      	str	r3, [r2, #84]	@ 0x54
 8003d1c:	e003      	b.n	8003d26 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d1e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003d22:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8003d26:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d2e:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8003d32:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003d36:	2300      	movs	r3, #0
 8003d38:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003d3c:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003d40:	460b      	mov	r3, r1
 8003d42:	4313      	orrs	r3, r2
 8003d44:	d058      	beq.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8003d46:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d4a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003d4e:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003d52:	d033      	beq.n	8003dbc <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8003d54:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8003d58:	d82c      	bhi.n	8003db4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003d5a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d5e:	d02f      	beq.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8003d60:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003d64:	d826      	bhi.n	8003db4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003d66:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003d6a:	d02b      	beq.n	8003dc4 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8003d6c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003d70:	d820      	bhi.n	8003db4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003d72:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d76:	d012      	beq.n	8003d9e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8003d78:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003d7c:	d81a      	bhi.n	8003db4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d022      	beq.n	8003dc8 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8003d82:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003d86:	d115      	bne.n	8003db4 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003d88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003d8c:	3308      	adds	r3, #8
 8003d8e:	2100      	movs	r1, #0
 8003d90:	4618      	mov	r0, r3
 8003d92:	f000 fe57 	bl	8004a44 <RCCEx_PLL2_Config>
 8003d96:	4603      	mov	r3, r0
 8003d98:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003d9c:	e015      	b.n	8003dca <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003d9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003da2:	3328      	adds	r3, #40	@ 0x28
 8003da4:	2102      	movs	r1, #2
 8003da6:	4618      	mov	r0, r3
 8003da8:	f000 fefe 	bl	8004ba8 <RCCEx_PLL3_Config>
 8003dac:	4603      	mov	r3, r0
 8003dae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8003db2:	e00a      	b.n	8003dca <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003db4:	2301      	movs	r3, #1
 8003db6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003dba:	e006      	b.n	8003dca <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003dbc:	bf00      	nop
 8003dbe:	e004      	b.n	8003dca <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003dc0:	bf00      	nop
 8003dc2:	e002      	b.n	8003dca <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003dc4:	bf00      	nop
 8003dc6:	e000      	b.n	8003dca <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8003dc8:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003dca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d10e      	bne.n	8003df0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003dd2:	4b06      	ldr	r3, [pc, #24]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003dd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dd6:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8003dda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dde:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003de2:	4a02      	ldr	r2, [pc, #8]	@ (8003dec <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8003de4:	430b      	orrs	r3, r1
 8003de6:	6593      	str	r3, [r2, #88]	@ 0x58
 8003de8:	e006      	b.n	8003df8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8003dea:	bf00      	nop
 8003dec:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003df0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003df4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8003df8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003dfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e00:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8003e04:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003e08:	2300      	movs	r3, #0
 8003e0a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003e0e:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8003e12:	460b      	mov	r3, r1
 8003e14:	4313      	orrs	r3, r2
 8003e16:	d055      	beq.n	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8003e18:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e1c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003e20:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003e24:	d033      	beq.n	8003e8e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8003e26:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8003e2a:	d82c      	bhi.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003e2c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e30:	d02f      	beq.n	8003e92 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8003e32:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e36:	d826      	bhi.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003e38:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003e3c:	d02b      	beq.n	8003e96 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8003e3e:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8003e42:	d820      	bhi.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003e44:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003e48:	d012      	beq.n	8003e70 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8003e4a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003e4e:	d81a      	bhi.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d022      	beq.n	8003e9a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8003e54:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003e58:	d115      	bne.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003e5a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e5e:	3308      	adds	r3, #8
 8003e60:	2100      	movs	r1, #0
 8003e62:	4618      	mov	r0, r3
 8003e64:	f000 fdee 	bl	8004a44 <RCCEx_PLL2_Config>
 8003e68:	4603      	mov	r3, r0
 8003e6a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003e6e:	e015      	b.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003e70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003e74:	3328      	adds	r3, #40	@ 0x28
 8003e76:	2102      	movs	r1, #2
 8003e78:	4618      	mov	r0, r3
 8003e7a:	f000 fe95 	bl	8004ba8 <RCCEx_PLL3_Config>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8003e84:	e00a      	b.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003e86:	2301      	movs	r3, #1
 8003e88:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003e8c:	e006      	b.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003e8e:	bf00      	nop
 8003e90:	e004      	b.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003e92:	bf00      	nop
 8003e94:	e002      	b.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003e96:	bf00      	nop
 8003e98:	e000      	b.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8003e9a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e9c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d10b      	bne.n	8003ebc <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8003ea4:	4ba1      	ldr	r3, [pc, #644]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003ea6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ea8:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8003eac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003eb0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8003eb4:	4a9d      	ldr	r2, [pc, #628]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003eb6:	430b      	orrs	r3, r1
 8003eb8:	6593      	str	r3, [r2, #88]	@ 0x58
 8003eba:	e003      	b.n	8003ec4 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ebc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ec0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8003ec4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ecc:	f002 0308 	and.w	r3, r2, #8
 8003ed0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003ed4:	2300      	movs	r3, #0
 8003ed6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003eda:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8003ede:	460b      	mov	r3, r1
 8003ee0:	4313      	orrs	r3, r2
 8003ee2:	d01e      	beq.n	8003f22 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8003ee4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ee8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003eec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ef0:	d10c      	bne.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003ef2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003ef6:	3328      	adds	r3, #40	@ 0x28
 8003ef8:	2102      	movs	r1, #2
 8003efa:	4618      	mov	r0, r3
 8003efc:	f000 fe54 	bl	8004ba8 <RCCEx_PLL3_Config>
 8003f00:	4603      	mov	r3, r0
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d002      	beq.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8003f06:	2301      	movs	r3, #1
 8003f08:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8003f0c:	4b87      	ldr	r3, [pc, #540]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003f0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f10:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003f14:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f18:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003f1c:	4a83      	ldr	r2, [pc, #524]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003f1e:	430b      	orrs	r3, r1
 8003f20:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003f22:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f2a:	f002 0310 	and.w	r3, r2, #16
 8003f2e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003f32:	2300      	movs	r3, #0
 8003f34:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8003f38:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8003f3c:	460b      	mov	r3, r1
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	d01e      	beq.n	8003f80 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8003f42:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f46:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003f4a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003f4e:	d10c      	bne.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8003f50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f54:	3328      	adds	r3, #40	@ 0x28
 8003f56:	2102      	movs	r1, #2
 8003f58:	4618      	mov	r0, r3
 8003f5a:	f000 fe25 	bl	8004ba8 <RCCEx_PLL3_Config>
 8003f5e:	4603      	mov	r3, r0
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d002      	beq.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8003f64:	2301      	movs	r3, #1
 8003f66:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003f6a:	4b70      	ldr	r3, [pc, #448]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003f6c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f6e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003f72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f76:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8003f7a:	4a6c      	ldr	r2, [pc, #432]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8003f7c:	430b      	orrs	r3, r1
 8003f7e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003f80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f88:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8003f8c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003f90:	2300      	movs	r3, #0
 8003f92:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003f96:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8003f9a:	460b      	mov	r3, r1
 8003f9c:	4313      	orrs	r3, r2
 8003f9e:	d03e      	beq.n	800401e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8003fa0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fa4:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003fa8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003fac:	d022      	beq.n	8003ff4 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8003fae:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003fb2:	d81b      	bhi.n	8003fec <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d003      	beq.n	8003fc0 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8003fb8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003fbc:	d00b      	beq.n	8003fd6 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8003fbe:	e015      	b.n	8003fec <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003fc0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fc4:	3308      	adds	r3, #8
 8003fc6:	2100      	movs	r1, #0
 8003fc8:	4618      	mov	r0, r3
 8003fca:	f000 fd3b 	bl	8004a44 <RCCEx_PLL2_Config>
 8003fce:	4603      	mov	r3, r0
 8003fd0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003fd4:	e00f      	b.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003fd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8003fda:	3328      	adds	r3, #40	@ 0x28
 8003fdc:	2102      	movs	r1, #2
 8003fde:	4618      	mov	r0, r3
 8003fe0:	f000 fde2 	bl	8004ba8 <RCCEx_PLL3_Config>
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8003fea:	e004      	b.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003fec:	2301      	movs	r3, #1
 8003fee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8003ff2:	e000      	b.n	8003ff6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8003ff4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003ff6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d10b      	bne.n	8004016 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003ffe:	4b4b      	ldr	r3, [pc, #300]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004000:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004002:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8004006:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800400a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800400e:	4a47      	ldr	r2, [pc, #284]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004010:	430b      	orrs	r3, r1
 8004012:	6593      	str	r3, [r2, #88]	@ 0x58
 8004014:	e003      	b.n	800401e <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004016:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800401a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 800401e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004022:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004026:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 800402a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800402c:	2300      	movs	r3, #0
 800402e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8004030:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8004034:	460b      	mov	r3, r1
 8004036:	4313      	orrs	r3, r2
 8004038:	d03b      	beq.n	80040b2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 800403a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800403e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004042:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8004046:	d01f      	beq.n	8004088 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8004048:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800404c:	d818      	bhi.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 800404e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004052:	d003      	beq.n	800405c <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8004054:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004058:	d007      	beq.n	800406a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800405a:	e011      	b.n	8004080 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800405c:	4b33      	ldr	r3, [pc, #204]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800405e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004060:	4a32      	ldr	r2, [pc, #200]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004062:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004066:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004068:	e00f      	b.n	800408a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800406a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800406e:	3328      	adds	r3, #40	@ 0x28
 8004070:	2101      	movs	r1, #1
 8004072:	4618      	mov	r0, r3
 8004074:	f000 fd98 	bl	8004ba8 <RCCEx_PLL3_Config>
 8004078:	4603      	mov	r3, r0
 800407a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800407e:	e004      	b.n	800408a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004080:	2301      	movs	r3, #1
 8004082:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004086:	e000      	b.n	800408a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8004088:	bf00      	nop
    }

    if (ret == HAL_OK)
 800408a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800408e:	2b00      	cmp	r3, #0
 8004090:	d10b      	bne.n	80040aa <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004092:	4b26      	ldr	r3, [pc, #152]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004094:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004096:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800409a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800409e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040a2:	4a22      	ldr	r2, [pc, #136]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80040a4:	430b      	orrs	r3, r1
 80040a6:	6553      	str	r3, [r2, #84]	@ 0x54
 80040a8:	e003      	b.n	80040b2 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040aa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80040ae:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 80040b2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040ba:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80040be:	673b      	str	r3, [r7, #112]	@ 0x70
 80040c0:	2300      	movs	r3, #0
 80040c2:	677b      	str	r3, [r7, #116]	@ 0x74
 80040c4:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 80040c8:	460b      	mov	r3, r1
 80040ca:	4313      	orrs	r3, r2
 80040cc:	d034      	beq.n	8004138 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 80040ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040d2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d003      	beq.n	80040e0 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 80040d8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80040dc:	d007      	beq.n	80040ee <HAL_RCCEx_PeriphCLKConfig+0x103a>
 80040de:	e011      	b.n	8004104 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80040e0:	4b12      	ldr	r3, [pc, #72]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80040e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040e4:	4a11      	ldr	r2, [pc, #68]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80040e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80040ea:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80040ec:	e00e      	b.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80040ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80040f2:	3308      	adds	r3, #8
 80040f4:	2102      	movs	r1, #2
 80040f6:	4618      	mov	r0, r3
 80040f8:	f000 fca4 	bl	8004a44 <RCCEx_PLL2_Config>
 80040fc:	4603      	mov	r3, r0
 80040fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004102:	e003      	b.n	800410c <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8004104:	2301      	movs	r3, #1
 8004106:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800410a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800410c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004110:	2b00      	cmp	r3, #0
 8004112:	d10d      	bne.n	8004130 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004114:	4b05      	ldr	r3, [pc, #20]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004116:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004118:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800411c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004120:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004122:	4a02      	ldr	r2, [pc, #8]	@ (800412c <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004124:	430b      	orrs	r3, r1
 8004126:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004128:	e006      	b.n	8004138 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 800412a:	bf00      	nop
 800412c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004130:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004134:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004138:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800413c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004140:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8004144:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004146:	2300      	movs	r3, #0
 8004148:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800414a:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 800414e:	460b      	mov	r3, r1
 8004150:	4313      	orrs	r3, r2
 8004152:	d00c      	beq.n	800416e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004154:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004158:	3328      	adds	r3, #40	@ 0x28
 800415a:	2102      	movs	r1, #2
 800415c:	4618      	mov	r0, r3
 800415e:	f000 fd23 	bl	8004ba8 <RCCEx_PLL3_Config>
 8004162:	4603      	mov	r3, r0
 8004164:	2b00      	cmp	r3, #0
 8004166:	d002      	beq.n	800416e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8004168:	2301      	movs	r3, #1
 800416a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800416e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004172:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004176:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800417a:	663b      	str	r3, [r7, #96]	@ 0x60
 800417c:	2300      	movs	r3, #0
 800417e:	667b      	str	r3, [r7, #100]	@ 0x64
 8004180:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8004184:	460b      	mov	r3, r1
 8004186:	4313      	orrs	r3, r2
 8004188:	d038      	beq.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800418a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800418e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004192:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004196:	d018      	beq.n	80041ca <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8004198:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800419c:	d811      	bhi.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800419e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80041a2:	d014      	beq.n	80041ce <HAL_RCCEx_PeriphCLKConfig+0x111a>
 80041a4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80041a8:	d80b      	bhi.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	d011      	beq.n	80041d2 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 80041ae:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80041b2:	d106      	bne.n	80041c2 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80041b4:	4bc3      	ldr	r3, [pc, #780]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80041b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041b8:	4ac2      	ldr	r2, [pc, #776]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80041ba:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80041be:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 80041c0:	e008      	b.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80041c2:	2301      	movs	r3, #1
 80041c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80041c8:	e004      	b.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80041ca:	bf00      	nop
 80041cc:	e002      	b.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80041ce:	bf00      	nop
 80041d0:	e000      	b.n	80041d4 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 80041d2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041d4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041d8:	2b00      	cmp	r3, #0
 80041da:	d10b      	bne.n	80041f4 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80041dc:	4bb9      	ldr	r3, [pc, #740]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80041de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80041e0:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80041e4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80041e8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80041ec:	4ab5      	ldr	r2, [pc, #724]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80041ee:	430b      	orrs	r3, r1
 80041f0:	6553      	str	r3, [r2, #84]	@ 0x54
 80041f2:	e003      	b.n	80041fc <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80041f4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80041f8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80041fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004200:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004204:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8004208:	65bb      	str	r3, [r7, #88]	@ 0x58
 800420a:	2300      	movs	r3, #0
 800420c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800420e:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004212:	460b      	mov	r3, r1
 8004214:	4313      	orrs	r3, r2
 8004216:	d009      	beq.n	800422c <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004218:	4baa      	ldr	r3, [pc, #680]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800421a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800421c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004220:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004224:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8004226:	4aa7      	ldr	r2, [pc, #668]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004228:	430b      	orrs	r3, r1
 800422a:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 800422c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004234:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8004238:	653b      	str	r3, [r7, #80]	@ 0x50
 800423a:	2300      	movs	r3, #0
 800423c:	657b      	str	r3, [r7, #84]	@ 0x54
 800423e:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8004242:	460b      	mov	r3, r1
 8004244:	4313      	orrs	r3, r2
 8004246:	d00a      	beq.n	800425e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004248:	4b9e      	ldr	r3, [pc, #632]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800424a:	691b      	ldr	r3, [r3, #16]
 800424c:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8004250:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004254:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8004258:	4a9a      	ldr	r2, [pc, #616]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800425a:	430b      	orrs	r3, r1
 800425c:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800425e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004262:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004266:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800426a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800426c:	2300      	movs	r3, #0
 800426e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004270:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8004274:	460b      	mov	r3, r1
 8004276:	4313      	orrs	r3, r2
 8004278:	d009      	beq.n	800428e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800427a:	4b92      	ldr	r3, [pc, #584]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800427c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800427e:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8004282:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004286:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004288:	4a8e      	ldr	r2, [pc, #568]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800428a:	430b      	orrs	r3, r1
 800428c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800428e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004292:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004296:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800429a:	643b      	str	r3, [r7, #64]	@ 0x40
 800429c:	2300      	movs	r3, #0
 800429e:	647b      	str	r3, [r7, #68]	@ 0x44
 80042a0:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 80042a4:	460b      	mov	r3, r1
 80042a6:	4313      	orrs	r3, r2
 80042a8:	d00e      	beq.n	80042c8 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80042aa:	4b86      	ldr	r3, [pc, #536]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80042ac:	691b      	ldr	r3, [r3, #16]
 80042ae:	4a85      	ldr	r2, [pc, #532]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80042b0:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80042b4:	6113      	str	r3, [r2, #16]
 80042b6:	4b83      	ldr	r3, [pc, #524]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80042b8:	6919      	ldr	r1, [r3, #16]
 80042ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042be:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80042c2:	4a80      	ldr	r2, [pc, #512]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80042c4:	430b      	orrs	r3, r1
 80042c6:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 80042c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042d0:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80042d4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80042d6:	2300      	movs	r3, #0
 80042d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80042da:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80042de:	460b      	mov	r3, r1
 80042e0:	4313      	orrs	r3, r2
 80042e2:	d009      	beq.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 80042e4:	4b77      	ldr	r3, [pc, #476]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80042e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80042e8:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 80042ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042f0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80042f2:	4a74      	ldr	r2, [pc, #464]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80042f4:	430b      	orrs	r3, r1
 80042f6:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80042f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80042fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004300:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004304:	633b      	str	r3, [r7, #48]	@ 0x30
 8004306:	2300      	movs	r3, #0
 8004308:	637b      	str	r3, [r7, #52]	@ 0x34
 800430a:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 800430e:	460b      	mov	r3, r1
 8004310:	4313      	orrs	r3, r2
 8004312:	d00a      	beq.n	800432a <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004314:	4b6b      	ldr	r3, [pc, #428]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004316:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004318:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 800431c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004320:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004324:	4a67      	ldr	r2, [pc, #412]	@ (80044c4 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004326:	430b      	orrs	r3, r1
 8004328:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 800432a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800432e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004332:	2100      	movs	r1, #0
 8004334:	62b9      	str	r1, [r7, #40]	@ 0x28
 8004336:	f003 0301 	and.w	r3, r3, #1
 800433a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800433c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004340:	460b      	mov	r3, r1
 8004342:	4313      	orrs	r3, r2
 8004344:	d011      	beq.n	800436a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004346:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800434a:	3308      	adds	r3, #8
 800434c:	2100      	movs	r1, #0
 800434e:	4618      	mov	r0, r3
 8004350:	f000 fb78 	bl	8004a44 <RCCEx_PLL2_Config>
 8004354:	4603      	mov	r3, r0
 8004356:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800435a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800435e:	2b00      	cmp	r3, #0
 8004360:	d003      	beq.n	800436a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004362:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004366:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800436a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800436e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004372:	2100      	movs	r1, #0
 8004374:	6239      	str	r1, [r7, #32]
 8004376:	f003 0302 	and.w	r3, r3, #2
 800437a:	627b      	str	r3, [r7, #36]	@ 0x24
 800437c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004380:	460b      	mov	r3, r1
 8004382:	4313      	orrs	r3, r2
 8004384:	d011      	beq.n	80043aa <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004386:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800438a:	3308      	adds	r3, #8
 800438c:	2101      	movs	r1, #1
 800438e:	4618      	mov	r0, r3
 8004390:	f000 fb58 	bl	8004a44 <RCCEx_PLL2_Config>
 8004394:	4603      	mov	r3, r0
 8004396:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800439a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d003      	beq.n	80043aa <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 80043aa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043b2:	2100      	movs	r1, #0
 80043b4:	61b9      	str	r1, [r7, #24]
 80043b6:	f003 0304 	and.w	r3, r3, #4
 80043ba:	61fb      	str	r3, [r7, #28]
 80043bc:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80043c0:	460b      	mov	r3, r1
 80043c2:	4313      	orrs	r3, r2
 80043c4:	d011      	beq.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80043c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ca:	3308      	adds	r3, #8
 80043cc:	2102      	movs	r1, #2
 80043ce:	4618      	mov	r0, r3
 80043d0:	f000 fb38 	bl	8004a44 <RCCEx_PLL2_Config>
 80043d4:	4603      	mov	r3, r0
 80043d6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80043da:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d003      	beq.n	80043ea <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80043e2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80043e6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 80043ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80043ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80043f2:	2100      	movs	r1, #0
 80043f4:	6139      	str	r1, [r7, #16]
 80043f6:	f003 0308 	and.w	r3, r3, #8
 80043fa:	617b      	str	r3, [r7, #20]
 80043fc:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004400:	460b      	mov	r3, r1
 8004402:	4313      	orrs	r3, r2
 8004404:	d011      	beq.n	800442a <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004406:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800440a:	3328      	adds	r3, #40	@ 0x28
 800440c:	2100      	movs	r1, #0
 800440e:	4618      	mov	r0, r3
 8004410:	f000 fbca 	bl	8004ba8 <RCCEx_PLL3_Config>
 8004414:	4603      	mov	r3, r0
 8004416:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 800441a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800441e:	2b00      	cmp	r3, #0
 8004420:	d003      	beq.n	800442a <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004422:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004426:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 800442a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800442e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004432:	2100      	movs	r1, #0
 8004434:	60b9      	str	r1, [r7, #8]
 8004436:	f003 0310 	and.w	r3, r3, #16
 800443a:	60fb      	str	r3, [r7, #12]
 800443c:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004440:	460b      	mov	r3, r1
 8004442:	4313      	orrs	r3, r2
 8004444:	d011      	beq.n	800446a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004446:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800444a:	3328      	adds	r3, #40	@ 0x28
 800444c:	2101      	movs	r1, #1
 800444e:	4618      	mov	r0, r3
 8004450:	f000 fbaa 	bl	8004ba8 <RCCEx_PLL3_Config>
 8004454:	4603      	mov	r3, r0
 8004456:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800445a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800445e:	2b00      	cmp	r3, #0
 8004460:	d003      	beq.n	800446a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004462:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004466:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800446a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800446e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004472:	2100      	movs	r1, #0
 8004474:	6039      	str	r1, [r7, #0]
 8004476:	f003 0320 	and.w	r3, r3, #32
 800447a:	607b      	str	r3, [r7, #4]
 800447c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004480:	460b      	mov	r3, r1
 8004482:	4313      	orrs	r3, r2
 8004484:	d011      	beq.n	80044aa <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004486:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800448a:	3328      	adds	r3, #40	@ 0x28
 800448c:	2102      	movs	r1, #2
 800448e:	4618      	mov	r0, r3
 8004490:	f000 fb8a 	bl	8004ba8 <RCCEx_PLL3_Config>
 8004494:	4603      	mov	r3, r0
 8004496:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800449a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d003      	beq.n	80044aa <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044a2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80044a6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 80044aa:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d101      	bne.n	80044b6 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 80044b2:	2300      	movs	r3, #0
 80044b4:	e000      	b.n	80044b8 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 80044b6:	2301      	movs	r3, #1
}
 80044b8:	4618      	mov	r0, r3
 80044ba:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 80044be:	46bd      	mov	sp, r7
 80044c0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80044c4:	58024400 	.word	0x58024400

080044c8 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 80044cc:	f7fe fd96 	bl	8002ffc <HAL_RCC_GetHCLKFreq>
 80044d0:	4602      	mov	r2, r0
 80044d2:	4b06      	ldr	r3, [pc, #24]	@ (80044ec <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 80044d4:	6a1b      	ldr	r3, [r3, #32]
 80044d6:	091b      	lsrs	r3, r3, #4
 80044d8:	f003 0307 	and.w	r3, r3, #7
 80044dc:	4904      	ldr	r1, [pc, #16]	@ (80044f0 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 80044de:	5ccb      	ldrb	r3, [r1, r3]
 80044e0:	f003 031f 	and.w	r3, r3, #31
 80044e4:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 80044e8:	4618      	mov	r0, r3
 80044ea:	bd80      	pop	{r7, pc}
 80044ec:	58024400 	.word	0x58024400
 80044f0:	080062f0 	.word	0x080062f0

080044f4 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 80044f4:	b480      	push	{r7}
 80044f6:	b089      	sub	sp, #36	@ 0x24
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80044fc:	4ba1      	ldr	r3, [pc, #644]	@ (8004784 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80044fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004500:	f003 0303 	and.w	r3, r3, #3
 8004504:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8004506:	4b9f      	ldr	r3, [pc, #636]	@ (8004784 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004508:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800450a:	0b1b      	lsrs	r3, r3, #12
 800450c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004510:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 8004512:	4b9c      	ldr	r3, [pc, #624]	@ (8004784 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004514:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004516:	091b      	lsrs	r3, r3, #4
 8004518:	f003 0301 	and.w	r3, r3, #1
 800451c:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800451e:	4b99      	ldr	r3, [pc, #612]	@ (8004784 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004520:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004522:	08db      	lsrs	r3, r3, #3
 8004524:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004528:	693a      	ldr	r2, [r7, #16]
 800452a:	fb02 f303 	mul.w	r3, r2, r3
 800452e:	ee07 3a90 	vmov	s15, r3
 8004532:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004536:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 800453a:	697b      	ldr	r3, [r7, #20]
 800453c:	2b00      	cmp	r3, #0
 800453e:	f000 8111 	beq.w	8004764 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 8004542:	69bb      	ldr	r3, [r7, #24]
 8004544:	2b02      	cmp	r3, #2
 8004546:	f000 8083 	beq.w	8004650 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 800454a:	69bb      	ldr	r3, [r7, #24]
 800454c:	2b02      	cmp	r3, #2
 800454e:	f200 80a1 	bhi.w	8004694 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 8004552:	69bb      	ldr	r3, [r7, #24]
 8004554:	2b00      	cmp	r3, #0
 8004556:	d003      	beq.n	8004560 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8004558:	69bb      	ldr	r3, [r7, #24]
 800455a:	2b01      	cmp	r3, #1
 800455c:	d056      	beq.n	800460c <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800455e:	e099      	b.n	8004694 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004560:	4b88      	ldr	r3, [pc, #544]	@ (8004784 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f003 0320 	and.w	r3, r3, #32
 8004568:	2b00      	cmp	r3, #0
 800456a:	d02d      	beq.n	80045c8 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800456c:	4b85      	ldr	r3, [pc, #532]	@ (8004784 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	08db      	lsrs	r3, r3, #3
 8004572:	f003 0303 	and.w	r3, r3, #3
 8004576:	4a84      	ldr	r2, [pc, #528]	@ (8004788 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8004578:	fa22 f303 	lsr.w	r3, r2, r3
 800457c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800457e:	68bb      	ldr	r3, [r7, #8]
 8004580:	ee07 3a90 	vmov	s15, r3
 8004584:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004588:	697b      	ldr	r3, [r7, #20]
 800458a:	ee07 3a90 	vmov	s15, r3
 800458e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004592:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004596:	4b7b      	ldr	r3, [pc, #492]	@ (8004784 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004598:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800459a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800459e:	ee07 3a90 	vmov	s15, r3
 80045a2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80045a6:	ed97 6a03 	vldr	s12, [r7, #12]
 80045aa:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800478c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80045ae:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80045b2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80045b6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80045ba:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80045be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80045c2:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80045c6:	e087      	b.n	80046d8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80045c8:	697b      	ldr	r3, [r7, #20]
 80045ca:	ee07 3a90 	vmov	s15, r3
 80045ce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80045d2:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004790 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80045d6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80045da:	4b6a      	ldr	r3, [pc, #424]	@ (8004784 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80045dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80045de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80045e2:	ee07 3a90 	vmov	s15, r3
 80045e6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80045ea:	ed97 6a03 	vldr	s12, [r7, #12]
 80045ee:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800478c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80045f2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80045f6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80045fa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80045fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004602:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004606:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800460a:	e065      	b.n	80046d8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800460c:	697b      	ldr	r3, [r7, #20]
 800460e:	ee07 3a90 	vmov	s15, r3
 8004612:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004616:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004794 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 800461a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800461e:	4b59      	ldr	r3, [pc, #356]	@ (8004784 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004620:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004622:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004626:	ee07 3a90 	vmov	s15, r3
 800462a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800462e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004632:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800478c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8004636:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800463a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800463e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004642:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004646:	ee67 7a27 	vmul.f32	s15, s14, s15
 800464a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800464e:	e043      	b.n	80046d8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004650:	697b      	ldr	r3, [r7, #20]
 8004652:	ee07 3a90 	vmov	s15, r3
 8004656:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800465a:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004798 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800465e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004662:	4b48      	ldr	r3, [pc, #288]	@ (8004784 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004664:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004666:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800466a:	ee07 3a90 	vmov	s15, r3
 800466e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004672:	ed97 6a03 	vldr	s12, [r7, #12]
 8004676:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800478c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800467a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800467e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004682:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004686:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800468a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800468e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8004692:	e021      	b.n	80046d8 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004694:	697b      	ldr	r3, [r7, #20]
 8004696:	ee07 3a90 	vmov	s15, r3
 800469a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800469e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004794 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80046a2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80046a6:	4b37      	ldr	r3, [pc, #220]	@ (8004784 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80046a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046aa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80046ae:	ee07 3a90 	vmov	s15, r3
 80046b2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80046b6:	ed97 6a03 	vldr	s12, [r7, #12]
 80046ba:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800478c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80046be:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80046c2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80046c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80046ca:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80046ce:	ee67 7a27 	vmul.f32	s15, s14, s15
 80046d2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80046d6:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80046d8:	4b2a      	ldr	r3, [pc, #168]	@ (8004784 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80046da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046dc:	0a5b      	lsrs	r3, r3, #9
 80046de:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80046e2:	ee07 3a90 	vmov	s15, r3
 80046e6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80046ea:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80046ee:	ee37 7a87 	vadd.f32	s14, s15, s14
 80046f2:	edd7 6a07 	vldr	s13, [r7, #28]
 80046f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80046fa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80046fe:	ee17 2a90 	vmov	r2, s15
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8004706:	4b1f      	ldr	r3, [pc, #124]	@ (8004784 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004708:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800470a:	0c1b      	lsrs	r3, r3, #16
 800470c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004710:	ee07 3a90 	vmov	s15, r3
 8004714:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004718:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800471c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8004720:	edd7 6a07 	vldr	s13, [r7, #28]
 8004724:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004728:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800472c:	ee17 2a90 	vmov	r2, s15
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8004734:	4b13      	ldr	r3, [pc, #76]	@ (8004784 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8004736:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004738:	0e1b      	lsrs	r3, r3, #24
 800473a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800473e:	ee07 3a90 	vmov	s15, r3
 8004742:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004746:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800474a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800474e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004752:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004756:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800475a:	ee17 2a90 	vmov	r2, s15
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004762:	e008      	b.n	8004776 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2200      	movs	r2, #0
 8004768:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2200      	movs	r2, #0
 800476e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2200      	movs	r2, #0
 8004774:	609a      	str	r2, [r3, #8]
}
 8004776:	bf00      	nop
 8004778:	3724      	adds	r7, #36	@ 0x24
 800477a:	46bd      	mov	sp, r7
 800477c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004780:	4770      	bx	lr
 8004782:	bf00      	nop
 8004784:	58024400 	.word	0x58024400
 8004788:	03d09000 	.word	0x03d09000
 800478c:	46000000 	.word	0x46000000
 8004790:	4c742400 	.word	0x4c742400
 8004794:	4a742400 	.word	0x4a742400
 8004798:	4bbebc20 	.word	0x4bbebc20

0800479c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800479c:	b480      	push	{r7}
 800479e:	b089      	sub	sp, #36	@ 0x24
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80047a4:	4ba1      	ldr	r3, [pc, #644]	@ (8004a2c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80047a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047a8:	f003 0303 	and.w	r3, r3, #3
 80047ac:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80047ae:	4b9f      	ldr	r3, [pc, #636]	@ (8004a2c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80047b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047b2:	0d1b      	lsrs	r3, r3, #20
 80047b4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80047b8:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80047ba:	4b9c      	ldr	r3, [pc, #624]	@ (8004a2c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80047bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047be:	0a1b      	lsrs	r3, r3, #8
 80047c0:	f003 0301 	and.w	r3, r3, #1
 80047c4:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80047c6:	4b99      	ldr	r3, [pc, #612]	@ (8004a2c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80047c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047ca:	08db      	lsrs	r3, r3, #3
 80047cc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80047d0:	693a      	ldr	r2, [r7, #16]
 80047d2:	fb02 f303 	mul.w	r3, r2, r3
 80047d6:	ee07 3a90 	vmov	s15, r3
 80047da:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80047de:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80047e2:	697b      	ldr	r3, [r7, #20]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	f000 8111 	beq.w	8004a0c <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 80047ea:	69bb      	ldr	r3, [r7, #24]
 80047ec:	2b02      	cmp	r3, #2
 80047ee:	f000 8083 	beq.w	80048f8 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 80047f2:	69bb      	ldr	r3, [r7, #24]
 80047f4:	2b02      	cmp	r3, #2
 80047f6:	f200 80a1 	bhi.w	800493c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 80047fa:	69bb      	ldr	r3, [r7, #24]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d003      	beq.n	8004808 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 8004800:	69bb      	ldr	r3, [r7, #24]
 8004802:	2b01      	cmp	r3, #1
 8004804:	d056      	beq.n	80048b4 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8004806:	e099      	b.n	800493c <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004808:	4b88      	ldr	r3, [pc, #544]	@ (8004a2c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800480a:	681b      	ldr	r3, [r3, #0]
 800480c:	f003 0320 	and.w	r3, r3, #32
 8004810:	2b00      	cmp	r3, #0
 8004812:	d02d      	beq.n	8004870 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004814:	4b85      	ldr	r3, [pc, #532]	@ (8004a2c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	08db      	lsrs	r3, r3, #3
 800481a:	f003 0303 	and.w	r3, r3, #3
 800481e:	4a84      	ldr	r2, [pc, #528]	@ (8004a30 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 8004820:	fa22 f303 	lsr.w	r3, r2, r3
 8004824:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004826:	68bb      	ldr	r3, [r7, #8]
 8004828:	ee07 3a90 	vmov	s15, r3
 800482c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004830:	697b      	ldr	r3, [r7, #20]
 8004832:	ee07 3a90 	vmov	s15, r3
 8004836:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800483a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800483e:	4b7b      	ldr	r3, [pc, #492]	@ (8004a2c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004840:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004842:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004846:	ee07 3a90 	vmov	s15, r3
 800484a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800484e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004852:	eddf 5a78 	vldr	s11, [pc, #480]	@ 8004a34 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004856:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800485a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800485e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004862:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004866:	ee67 7a27 	vmul.f32	s15, s14, s15
 800486a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800486e:	e087      	b.n	8004980 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004870:	697b      	ldr	r3, [r7, #20]
 8004872:	ee07 3a90 	vmov	s15, r3
 8004876:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800487a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8004a38 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800487e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004882:	4b6a      	ldr	r3, [pc, #424]	@ (8004a2c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004886:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800488a:	ee07 3a90 	vmov	s15, r3
 800488e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004892:	ed97 6a03 	vldr	s12, [r7, #12]
 8004896:	eddf 5a67 	vldr	s11, [pc, #412]	@ 8004a34 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800489a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800489e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80048a2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80048a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80048aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048ae:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80048b2:	e065      	b.n	8004980 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80048b4:	697b      	ldr	r3, [r7, #20]
 80048b6:	ee07 3a90 	vmov	s15, r3
 80048ba:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80048be:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004a3c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80048c2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80048c6:	4b59      	ldr	r3, [pc, #356]	@ (8004a2c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80048c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048ca:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80048ce:	ee07 3a90 	vmov	s15, r3
 80048d2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80048d6:	ed97 6a03 	vldr	s12, [r7, #12]
 80048da:	eddf 5a56 	vldr	s11, [pc, #344]	@ 8004a34 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80048de:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80048e2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80048e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80048ea:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80048ee:	ee67 7a27 	vmul.f32	s15, s14, s15
 80048f2:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80048f6:	e043      	b.n	8004980 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80048f8:	697b      	ldr	r3, [r7, #20]
 80048fa:	ee07 3a90 	vmov	s15, r3
 80048fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004902:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8004a40 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8004906:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800490a:	4b48      	ldr	r3, [pc, #288]	@ (8004a2c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800490c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800490e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004912:	ee07 3a90 	vmov	s15, r3
 8004916:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800491a:	ed97 6a03 	vldr	s12, [r7, #12]
 800491e:	eddf 5a45 	vldr	s11, [pc, #276]	@ 8004a34 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004922:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004926:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800492a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800492e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004932:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004936:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800493a:	e021      	b.n	8004980 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800493c:	697b      	ldr	r3, [r7, #20]
 800493e:	ee07 3a90 	vmov	s15, r3
 8004942:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004946:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8004a3c <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 800494a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800494e:	4b37      	ldr	r3, [pc, #220]	@ (8004a2c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004952:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004956:	ee07 3a90 	vmov	s15, r3
 800495a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800495e:	ed97 6a03 	vldr	s12, [r7, #12]
 8004962:	eddf 5a34 	vldr	s11, [pc, #208]	@ 8004a34 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8004966:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800496a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800496e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004972:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004976:	ee67 7a27 	vmul.f32	s15, s14, s15
 800497a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800497e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8004980:	4b2a      	ldr	r3, [pc, #168]	@ (8004a2c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8004982:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004984:	0a5b      	lsrs	r3, r3, #9
 8004986:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800498a:	ee07 3a90 	vmov	s15, r3
 800498e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004992:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004996:	ee37 7a87 	vadd.f32	s14, s15, s14
 800499a:	edd7 6a07 	vldr	s13, [r7, #28]
 800499e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80049a2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80049a6:	ee17 2a90 	vmov	r2, s15
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80049ae:	4b1f      	ldr	r3, [pc, #124]	@ (8004a2c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80049b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049b2:	0c1b      	lsrs	r3, r3, #16
 80049b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80049b8:	ee07 3a90 	vmov	s15, r3
 80049bc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049c0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80049c4:	ee37 7a87 	vadd.f32	s14, s15, s14
 80049c8:	edd7 6a07 	vldr	s13, [r7, #28]
 80049cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80049d0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80049d4:	ee17 2a90 	vmov	r2, s15
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80049dc:	4b13      	ldr	r3, [pc, #76]	@ (8004a2c <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80049de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049e0:	0e1b      	lsrs	r3, r3, #24
 80049e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80049e6:	ee07 3a90 	vmov	s15, r3
 80049ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049ee:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80049f2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80049f6:	edd7 6a07 	vldr	s13, [r7, #28]
 80049fa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80049fe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004a02:	ee17 2a90 	vmov	r2, s15
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8004a0a:	e008      	b.n	8004a1e <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	2200      	movs	r2, #0
 8004a10:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	2200      	movs	r2, #0
 8004a16:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2200      	movs	r2, #0
 8004a1c:	609a      	str	r2, [r3, #8]
}
 8004a1e:	bf00      	nop
 8004a20:	3724      	adds	r7, #36	@ 0x24
 8004a22:	46bd      	mov	sp, r7
 8004a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a28:	4770      	bx	lr
 8004a2a:	bf00      	nop
 8004a2c:	58024400 	.word	0x58024400
 8004a30:	03d09000 	.word	0x03d09000
 8004a34:	46000000 	.word	0x46000000
 8004a38:	4c742400 	.word	0x4c742400
 8004a3c:	4a742400 	.word	0x4a742400
 8004a40:	4bbebc20 	.word	0x4bbebc20

08004a44 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8004a44:	b580      	push	{r7, lr}
 8004a46:	b084      	sub	sp, #16
 8004a48:	af00      	add	r7, sp, #0
 8004a4a:	6078      	str	r0, [r7, #4]
 8004a4c:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004a4e:	2300      	movs	r3, #0
 8004a50:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004a52:	4b53      	ldr	r3, [pc, #332]	@ (8004ba0 <RCCEx_PLL2_Config+0x15c>)
 8004a54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a56:	f003 0303 	and.w	r3, r3, #3
 8004a5a:	2b03      	cmp	r3, #3
 8004a5c:	d101      	bne.n	8004a62 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8004a5e:	2301      	movs	r3, #1
 8004a60:	e099      	b.n	8004b96 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8004a62:	4b4f      	ldr	r3, [pc, #316]	@ (8004ba0 <RCCEx_PLL2_Config+0x15c>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4a4e      	ldr	r2, [pc, #312]	@ (8004ba0 <RCCEx_PLL2_Config+0x15c>)
 8004a68:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8004a6c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004a6e:	f7fc fc5f 	bl	8001330 <HAL_GetTick>
 8004a72:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004a74:	e008      	b.n	8004a88 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004a76:	f7fc fc5b 	bl	8001330 <HAL_GetTick>
 8004a7a:	4602      	mov	r2, r0
 8004a7c:	68bb      	ldr	r3, [r7, #8]
 8004a7e:	1ad3      	subs	r3, r2, r3
 8004a80:	2b02      	cmp	r3, #2
 8004a82:	d901      	bls.n	8004a88 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004a84:	2303      	movs	r3, #3
 8004a86:	e086      	b.n	8004b96 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8004a88:	4b45      	ldr	r3, [pc, #276]	@ (8004ba0 <RCCEx_PLL2_Config+0x15c>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d1f0      	bne.n	8004a76 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8004a94:	4b42      	ldr	r3, [pc, #264]	@ (8004ba0 <RCCEx_PLL2_Config+0x15c>)
 8004a96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a98:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	031b      	lsls	r3, r3, #12
 8004aa2:	493f      	ldr	r1, [pc, #252]	@ (8004ba0 <RCCEx_PLL2_Config+0x15c>)
 8004aa4:	4313      	orrs	r3, r2
 8004aa6:	628b      	str	r3, [r1, #40]	@ 0x28
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	685b      	ldr	r3, [r3, #4]
 8004aac:	3b01      	subs	r3, #1
 8004aae:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	689b      	ldr	r3, [r3, #8]
 8004ab6:	3b01      	subs	r3, #1
 8004ab8:	025b      	lsls	r3, r3, #9
 8004aba:	b29b      	uxth	r3, r3
 8004abc:	431a      	orrs	r2, r3
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	68db      	ldr	r3, [r3, #12]
 8004ac2:	3b01      	subs	r3, #1
 8004ac4:	041b      	lsls	r3, r3, #16
 8004ac6:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004aca:	431a      	orrs	r2, r3
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	691b      	ldr	r3, [r3, #16]
 8004ad0:	3b01      	subs	r3, #1
 8004ad2:	061b      	lsls	r3, r3, #24
 8004ad4:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004ad8:	4931      	ldr	r1, [pc, #196]	@ (8004ba0 <RCCEx_PLL2_Config+0x15c>)
 8004ada:	4313      	orrs	r3, r2
 8004adc:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8004ade:	4b30      	ldr	r3, [pc, #192]	@ (8004ba0 <RCCEx_PLL2_Config+0x15c>)
 8004ae0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ae2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	695b      	ldr	r3, [r3, #20]
 8004aea:	492d      	ldr	r1, [pc, #180]	@ (8004ba0 <RCCEx_PLL2_Config+0x15c>)
 8004aec:	4313      	orrs	r3, r2
 8004aee:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8004af0:	4b2b      	ldr	r3, [pc, #172]	@ (8004ba0 <RCCEx_PLL2_Config+0x15c>)
 8004af2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004af4:	f023 0220 	bic.w	r2, r3, #32
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	699b      	ldr	r3, [r3, #24]
 8004afc:	4928      	ldr	r1, [pc, #160]	@ (8004ba0 <RCCEx_PLL2_Config+0x15c>)
 8004afe:	4313      	orrs	r3, r2
 8004b00:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8004b02:	4b27      	ldr	r3, [pc, #156]	@ (8004ba0 <RCCEx_PLL2_Config+0x15c>)
 8004b04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b06:	4a26      	ldr	r2, [pc, #152]	@ (8004ba0 <RCCEx_PLL2_Config+0x15c>)
 8004b08:	f023 0310 	bic.w	r3, r3, #16
 8004b0c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8004b0e:	4b24      	ldr	r3, [pc, #144]	@ (8004ba0 <RCCEx_PLL2_Config+0x15c>)
 8004b10:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004b12:	4b24      	ldr	r3, [pc, #144]	@ (8004ba4 <RCCEx_PLL2_Config+0x160>)
 8004b14:	4013      	ands	r3, r2
 8004b16:	687a      	ldr	r2, [r7, #4]
 8004b18:	69d2      	ldr	r2, [r2, #28]
 8004b1a:	00d2      	lsls	r2, r2, #3
 8004b1c:	4920      	ldr	r1, [pc, #128]	@ (8004ba0 <RCCEx_PLL2_Config+0x15c>)
 8004b1e:	4313      	orrs	r3, r2
 8004b20:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8004b22:	4b1f      	ldr	r3, [pc, #124]	@ (8004ba0 <RCCEx_PLL2_Config+0x15c>)
 8004b24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b26:	4a1e      	ldr	r2, [pc, #120]	@ (8004ba0 <RCCEx_PLL2_Config+0x15c>)
 8004b28:	f043 0310 	orr.w	r3, r3, #16
 8004b2c:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004b2e:	683b      	ldr	r3, [r7, #0]
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d106      	bne.n	8004b42 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8004b34:	4b1a      	ldr	r3, [pc, #104]	@ (8004ba0 <RCCEx_PLL2_Config+0x15c>)
 8004b36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b38:	4a19      	ldr	r2, [pc, #100]	@ (8004ba0 <RCCEx_PLL2_Config+0x15c>)
 8004b3a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8004b3e:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004b40:	e00f      	b.n	8004b62 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004b42:	683b      	ldr	r3, [r7, #0]
 8004b44:	2b01      	cmp	r3, #1
 8004b46:	d106      	bne.n	8004b56 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8004b48:	4b15      	ldr	r3, [pc, #84]	@ (8004ba0 <RCCEx_PLL2_Config+0x15c>)
 8004b4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b4c:	4a14      	ldr	r2, [pc, #80]	@ (8004ba0 <RCCEx_PLL2_Config+0x15c>)
 8004b4e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004b52:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004b54:	e005      	b.n	8004b62 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8004b56:	4b12      	ldr	r3, [pc, #72]	@ (8004ba0 <RCCEx_PLL2_Config+0x15c>)
 8004b58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b5a:	4a11      	ldr	r2, [pc, #68]	@ (8004ba0 <RCCEx_PLL2_Config+0x15c>)
 8004b5c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8004b60:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8004b62:	4b0f      	ldr	r3, [pc, #60]	@ (8004ba0 <RCCEx_PLL2_Config+0x15c>)
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	4a0e      	ldr	r2, [pc, #56]	@ (8004ba0 <RCCEx_PLL2_Config+0x15c>)
 8004b68:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8004b6c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004b6e:	f7fc fbdf 	bl	8001330 <HAL_GetTick>
 8004b72:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004b74:	e008      	b.n	8004b88 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8004b76:	f7fc fbdb 	bl	8001330 <HAL_GetTick>
 8004b7a:	4602      	mov	r2, r0
 8004b7c:	68bb      	ldr	r3, [r7, #8]
 8004b7e:	1ad3      	subs	r3, r2, r3
 8004b80:	2b02      	cmp	r3, #2
 8004b82:	d901      	bls.n	8004b88 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004b84:	2303      	movs	r3, #3
 8004b86:	e006      	b.n	8004b96 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8004b88:	4b05      	ldr	r3, [pc, #20]	@ (8004ba0 <RCCEx_PLL2_Config+0x15c>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d0f0      	beq.n	8004b76 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8004b94:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b96:	4618      	mov	r0, r3
 8004b98:	3710      	adds	r7, #16
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	bd80      	pop	{r7, pc}
 8004b9e:	bf00      	nop
 8004ba0:	58024400 	.word	0x58024400
 8004ba4:	ffff0007 	.word	0xffff0007

08004ba8 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8004ba8:	b580      	push	{r7, lr}
 8004baa:	b084      	sub	sp, #16
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]
 8004bb0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8004bb6:	4b53      	ldr	r3, [pc, #332]	@ (8004d04 <RCCEx_PLL3_Config+0x15c>)
 8004bb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bba:	f003 0303 	and.w	r3, r3, #3
 8004bbe:	2b03      	cmp	r3, #3
 8004bc0:	d101      	bne.n	8004bc6 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8004bc2:	2301      	movs	r3, #1
 8004bc4:	e099      	b.n	8004cfa <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8004bc6:	4b4f      	ldr	r3, [pc, #316]	@ (8004d04 <RCCEx_PLL3_Config+0x15c>)
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	4a4e      	ldr	r2, [pc, #312]	@ (8004d04 <RCCEx_PLL3_Config+0x15c>)
 8004bcc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004bd0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004bd2:	f7fc fbad 	bl	8001330 <HAL_GetTick>
 8004bd6:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004bd8:	e008      	b.n	8004bec <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004bda:	f7fc fba9 	bl	8001330 <HAL_GetTick>
 8004bde:	4602      	mov	r2, r0
 8004be0:	68bb      	ldr	r3, [r7, #8]
 8004be2:	1ad3      	subs	r3, r2, r3
 8004be4:	2b02      	cmp	r3, #2
 8004be6:	d901      	bls.n	8004bec <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8004be8:	2303      	movs	r3, #3
 8004bea:	e086      	b.n	8004cfa <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8004bec:	4b45      	ldr	r3, [pc, #276]	@ (8004d04 <RCCEx_PLL3_Config+0x15c>)
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d1f0      	bne.n	8004bda <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8004bf8:	4b42      	ldr	r3, [pc, #264]	@ (8004d04 <RCCEx_PLL3_Config+0x15c>)
 8004bfa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bfc:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	051b      	lsls	r3, r3, #20
 8004c06:	493f      	ldr	r1, [pc, #252]	@ (8004d04 <RCCEx_PLL3_Config+0x15c>)
 8004c08:	4313      	orrs	r3, r2
 8004c0a:	628b      	str	r3, [r1, #40]	@ 0x28
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	685b      	ldr	r3, [r3, #4]
 8004c10:	3b01      	subs	r3, #1
 8004c12:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8004c16:	687b      	ldr	r3, [r7, #4]
 8004c18:	689b      	ldr	r3, [r3, #8]
 8004c1a:	3b01      	subs	r3, #1
 8004c1c:	025b      	lsls	r3, r3, #9
 8004c1e:	b29b      	uxth	r3, r3
 8004c20:	431a      	orrs	r2, r3
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	68db      	ldr	r3, [r3, #12]
 8004c26:	3b01      	subs	r3, #1
 8004c28:	041b      	lsls	r3, r3, #16
 8004c2a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8004c2e:	431a      	orrs	r2, r3
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	691b      	ldr	r3, [r3, #16]
 8004c34:	3b01      	subs	r3, #1
 8004c36:	061b      	lsls	r3, r3, #24
 8004c38:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8004c3c:	4931      	ldr	r1, [pc, #196]	@ (8004d04 <RCCEx_PLL3_Config+0x15c>)
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8004c42:	4b30      	ldr	r3, [pc, #192]	@ (8004d04 <RCCEx_PLL3_Config+0x15c>)
 8004c44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c46:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	695b      	ldr	r3, [r3, #20]
 8004c4e:	492d      	ldr	r1, [pc, #180]	@ (8004d04 <RCCEx_PLL3_Config+0x15c>)
 8004c50:	4313      	orrs	r3, r2
 8004c52:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8004c54:	4b2b      	ldr	r3, [pc, #172]	@ (8004d04 <RCCEx_PLL3_Config+0x15c>)
 8004c56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c58:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	699b      	ldr	r3, [r3, #24]
 8004c60:	4928      	ldr	r1, [pc, #160]	@ (8004d04 <RCCEx_PLL3_Config+0x15c>)
 8004c62:	4313      	orrs	r3, r2
 8004c64:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8004c66:	4b27      	ldr	r3, [pc, #156]	@ (8004d04 <RCCEx_PLL3_Config+0x15c>)
 8004c68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c6a:	4a26      	ldr	r2, [pc, #152]	@ (8004d04 <RCCEx_PLL3_Config+0x15c>)
 8004c6c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004c70:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8004c72:	4b24      	ldr	r3, [pc, #144]	@ (8004d04 <RCCEx_PLL3_Config+0x15c>)
 8004c74:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004c76:	4b24      	ldr	r3, [pc, #144]	@ (8004d08 <RCCEx_PLL3_Config+0x160>)
 8004c78:	4013      	ands	r3, r2
 8004c7a:	687a      	ldr	r2, [r7, #4]
 8004c7c:	69d2      	ldr	r2, [r2, #28]
 8004c7e:	00d2      	lsls	r2, r2, #3
 8004c80:	4920      	ldr	r1, [pc, #128]	@ (8004d04 <RCCEx_PLL3_Config+0x15c>)
 8004c82:	4313      	orrs	r3, r2
 8004c84:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8004c86:	4b1f      	ldr	r3, [pc, #124]	@ (8004d04 <RCCEx_PLL3_Config+0x15c>)
 8004c88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c8a:	4a1e      	ldr	r2, [pc, #120]	@ (8004d04 <RCCEx_PLL3_Config+0x15c>)
 8004c8c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c90:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d106      	bne.n	8004ca6 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8004c98:	4b1a      	ldr	r3, [pc, #104]	@ (8004d04 <RCCEx_PLL3_Config+0x15c>)
 8004c9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c9c:	4a19      	ldr	r2, [pc, #100]	@ (8004d04 <RCCEx_PLL3_Config+0x15c>)
 8004c9e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8004ca2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004ca4:	e00f      	b.n	8004cc6 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	2b01      	cmp	r3, #1
 8004caa:	d106      	bne.n	8004cba <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8004cac:	4b15      	ldr	r3, [pc, #84]	@ (8004d04 <RCCEx_PLL3_Config+0x15c>)
 8004cae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cb0:	4a14      	ldr	r2, [pc, #80]	@ (8004d04 <RCCEx_PLL3_Config+0x15c>)
 8004cb2:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004cb6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8004cb8:	e005      	b.n	8004cc6 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8004cba:	4b12      	ldr	r3, [pc, #72]	@ (8004d04 <RCCEx_PLL3_Config+0x15c>)
 8004cbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cbe:	4a11      	ldr	r2, [pc, #68]	@ (8004d04 <RCCEx_PLL3_Config+0x15c>)
 8004cc0:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8004cc4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8004cc6:	4b0f      	ldr	r3, [pc, #60]	@ (8004d04 <RCCEx_PLL3_Config+0x15c>)
 8004cc8:	681b      	ldr	r3, [r3, #0]
 8004cca:	4a0e      	ldr	r2, [pc, #56]	@ (8004d04 <RCCEx_PLL3_Config+0x15c>)
 8004ccc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004cd0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004cd2:	f7fc fb2d 	bl	8001330 <HAL_GetTick>
 8004cd6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004cd8:	e008      	b.n	8004cec <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8004cda:	f7fc fb29 	bl	8001330 <HAL_GetTick>
 8004cde:	4602      	mov	r2, r0
 8004ce0:	68bb      	ldr	r3, [r7, #8]
 8004ce2:	1ad3      	subs	r3, r2, r3
 8004ce4:	2b02      	cmp	r3, #2
 8004ce6:	d901      	bls.n	8004cec <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8004ce8:	2303      	movs	r3, #3
 8004cea:	e006      	b.n	8004cfa <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8004cec:	4b05      	ldr	r3, [pc, #20]	@ (8004d04 <RCCEx_PLL3_Config+0x15c>)
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d0f0      	beq.n	8004cda <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8004cf8:	7bfb      	ldrb	r3, [r7, #15]
}
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	3710      	adds	r7, #16
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	bd80      	pop	{r7, pc}
 8004d02:	bf00      	nop
 8004d04:	58024400 	.word	0x58024400
 8004d08:	ffff0007 	.word	0xffff0007

08004d0c <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004d0c:	b580      	push	{r7, lr}
 8004d0e:	b084      	sub	sp, #16
 8004d10:	af00      	add	r7, sp, #0
 8004d12:	6078      	str	r0, [r7, #4]
#if (USE_SPI_CRC != 0UL)
  uint32_t crc_poly_msb_mask;
#endif /* USE_SPI_CRC */

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2b00      	cmp	r3, #0
 8004d18:	d101      	bne.n	8004d1e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004d1a:	2301      	movs	r3, #1
 8004d1c:	e10f      	b.n	8004f3e <HAL_SPI_Init+0x232>
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.TxCRCInitializationPattern));
    assert_param(IS_SPI_CRC_INITIALIZATION_PATTERN(hspi->Init.RxCRCInitializationPattern));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2200      	movs	r2, #0
 8004d22:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  /* Verify that the SPI instance supports Data Size higher than 16bits */
  if ((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (hspi->Init.DataSize > SPI_DATASIZE_16BIT))
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	4a87      	ldr	r2, [pc, #540]	@ (8004f48 <HAL_SPI_Init+0x23c>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d00f      	beq.n	8004d4e <HAL_SPI_Init+0x42>
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	4a86      	ldr	r2, [pc, #536]	@ (8004f4c <HAL_SPI_Init+0x240>)
 8004d34:	4293      	cmp	r3, r2
 8004d36:	d00a      	beq.n	8004d4e <HAL_SPI_Init+0x42>
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	4a84      	ldr	r2, [pc, #528]	@ (8004f50 <HAL_SPI_Init+0x244>)
 8004d3e:	4293      	cmp	r3, r2
 8004d40:	d005      	beq.n	8004d4e <HAL_SPI_Init+0x42>
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	68db      	ldr	r3, [r3, #12]
 8004d46:	2b0f      	cmp	r3, #15
 8004d48:	d901      	bls.n	8004d4e <HAL_SPI_Init+0x42>
  {
    return HAL_ERROR;
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	e0f7      	b.n	8004f3e <HAL_SPI_Init+0x232>
  }

  /* Verify that the SPI instance supports requested data packing */
  packet_length = SPI_GetPacketSize(hspi);
 8004d4e:	6878      	ldr	r0, [r7, #4]
 8004d50:	f000 f900 	bl	8004f54 <SPI_GetPacketSize>
 8004d54:	60f8      	str	r0, [r7, #12]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	4a7b      	ldr	r2, [pc, #492]	@ (8004f48 <HAL_SPI_Init+0x23c>)
 8004d5c:	4293      	cmp	r3, r2
 8004d5e:	d00c      	beq.n	8004d7a <HAL_SPI_Init+0x6e>
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	4a79      	ldr	r2, [pc, #484]	@ (8004f4c <HAL_SPI_Init+0x240>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d007      	beq.n	8004d7a <HAL_SPI_Init+0x6e>
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	4a78      	ldr	r2, [pc, #480]	@ (8004f50 <HAL_SPI_Init+0x244>)
 8004d70:	4293      	cmp	r3, r2
 8004d72:	d002      	beq.n	8004d7a <HAL_SPI_Init+0x6e>
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	2b08      	cmp	r3, #8
 8004d78:	d811      	bhi.n	8004d9e <HAL_SPI_Init+0x92>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
  if (((!IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_LOWEND_FIFO_SIZE)) ||
 8004d7e:	4a72      	ldr	r2, [pc, #456]	@ (8004f48 <HAL_SPI_Init+0x23c>)
 8004d80:	4293      	cmp	r3, r2
 8004d82:	d009      	beq.n	8004d98 <HAL_SPI_Init+0x8c>
      ((IS_SPI_HIGHEND_INSTANCE(hspi->Instance)) && (packet_length > SPI_HIGHEND_FIFO_SIZE)))
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	681b      	ldr	r3, [r3, #0]
 8004d88:	4a70      	ldr	r2, [pc, #448]	@ (8004f4c <HAL_SPI_Init+0x240>)
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	d004      	beq.n	8004d98 <HAL_SPI_Init+0x8c>
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	681b      	ldr	r3, [r3, #0]
 8004d92:	4a6f      	ldr	r2, [pc, #444]	@ (8004f50 <HAL_SPI_Init+0x244>)
 8004d94:	4293      	cmp	r3, r2
 8004d96:	d104      	bne.n	8004da2 <HAL_SPI_Init+0x96>
 8004d98:	68fb      	ldr	r3, [r7, #12]
 8004d9a:	2b10      	cmp	r3, #16
 8004d9c:	d901      	bls.n	8004da2 <HAL_SPI_Init+0x96>
  {
    return HAL_ERROR;
 8004d9e:	2301      	movs	r3, #1
 8004da0:	e0cd      	b.n	8004f3e <HAL_SPI_Init+0x232>
  {
    crc_length = hspi->Init.DataSize << SPI_CFG1_CRCSIZE_Pos;
  }
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	f893 3081 	ldrb.w	r3, [r3, #129]	@ 0x81
 8004da8:	b2db      	uxtb	r3, r3
 8004daa:	2b00      	cmp	r3, #0
 8004dac:	d106      	bne.n	8004dbc <HAL_SPI_Init+0xb0>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	2200      	movs	r2, #0
 8004db2:	f883 2080 	strb.w	r2, [r3, #128]	@ 0x80

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004db6:	6878      	ldr	r0, [r7, #4]
 8004db8:	f7fb ffae 	bl	8000d18 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	2202      	movs	r2, #2
 8004dc0:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	681a      	ldr	r2, [r3, #0]
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f022 0201 	bic.w	r2, r2, #1
 8004dd2:	601a      	str	r2, [r3, #0]

#if (USE_SPI_CRC == 0)
  /* Keep the default value of CRCSIZE in case of CRC is not used */
  crc_length = hspi->Instance->CFG1 & SPI_CFG1_CRCSIZE;
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	681b      	ldr	r3, [r3, #0]
 8004dd8:	689b      	ldr	r3, [r3, #8]
 8004dda:	f403 13f8 	and.w	r3, r3, #2031616	@ 0x1f0000
 8004dde:	60bb      	str	r3, [r7, #8]
  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit, CRC calculation state, CRC Length */

  /* SPIx NSS Software Management Configuration */
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	699b      	ldr	r3, [r3, #24]
 8004de4:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004de8:	d119      	bne.n	8004e1e <HAL_SPI_Init+0x112>
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	685b      	ldr	r3, [r3, #4]
 8004dee:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004df2:	d103      	bne.n	8004dfc <HAL_SPI_Init+0xf0>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
  if ((hspi->Init.NSS == SPI_NSS_SOFT) && (((hspi->Init.Mode == SPI_MODE_MASTER) &&  \
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d008      	beq.n	8004e0e <HAL_SPI_Init+0x102>
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	685b      	ldr	r3, [r3, #4]
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_LOW)) || \
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d10c      	bne.n	8004e1e <HAL_SPI_Init+0x112>
                                            (hspi->Init.NSSPolarity == SPI_NSS_POLARITY_HIGH))))
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
                                           ((hspi->Init.Mode == SPI_MODE_SLAVE) && \
 8004e08:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004e0c:	d107      	bne.n	8004e1e <HAL_SPI_Init+0x112>
  {
    SET_BIT(hspi->Instance->CR1, SPI_CR1_SSI);
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	681a      	ldr	r2, [r3, #0]
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004e1c:	601a      	str	r2, [r3, #0]
  }

  /* SPIx Master Rx Auto Suspend Configuration */
  if (((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER) && (hspi->Init.DataSize >= SPI_DATASIZE_8BIT))
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	685b      	ldr	r3, [r3, #4]
 8004e22:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d00f      	beq.n	8004e4a <HAL_SPI_Init+0x13e>
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	68db      	ldr	r3, [r3, #12]
 8004e2e:	2b06      	cmp	r3, #6
 8004e30:	d90b      	bls.n	8004e4a <HAL_SPI_Init+0x13e>
  {
    MODIFY_REG(hspi->Instance->CR1, SPI_CR1_MASRX, hspi->Init.MasterReceiverAutoSusp);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	681b      	ldr	r3, [r3, #0]
 8004e38:	f423 7180 	bic.w	r1, r3, #256	@ 0x100
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	430a      	orrs	r2, r1
 8004e46:	601a      	str	r2, [r3, #0]
 8004e48:	e007      	b.n	8004e5a <HAL_SPI_Init+0x14e>
  }
  else
  {
    CLEAR_BIT(hspi->Instance->CR1, SPI_CR1_MASRX);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	681a      	ldr	r2, [r3, #0]
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	681b      	ldr	r3, [r3, #0]
 8004e54:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004e58:	601a      	str	r2, [r3, #0]
  }

  /* SPIx CFG1 Configuration */
  WRITE_REG(hspi->Instance->CFG1, (hspi->Init.BaudRatePrescaler | hspi->Init.CRCCalculation | crc_length |
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	69da      	ldr	r2, [r3, #28]
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e62:	431a      	orrs	r2, r3
 8004e64:	68bb      	ldr	r3, [r7, #8]
 8004e66:	431a      	orrs	r2, r3
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e6c:	ea42 0103 	orr.w	r1, r2, r3
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	68da      	ldr	r2, [r3, #12]
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	430a      	orrs	r2, r1
 8004e7a:	609a      	str	r2, [r3, #8]
                                   hspi->Init.FifoThreshold     | hspi->Init.DataSize));

  /* SPIx CFG2 Configuration */
  WRITE_REG(hspi->Instance->CFG2, (hspi->Init.NSSPMode                | hspi->Init.TIMode    |
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e84:	431a      	orrs	r2, r3
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e8a:	431a      	orrs	r2, r3
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	699b      	ldr	r3, [r3, #24]
 8004e90:	431a      	orrs	r2, r3
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	691b      	ldr	r3, [r3, #16]
 8004e96:	431a      	orrs	r2, r3
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	695b      	ldr	r3, [r3, #20]
 8004e9c:	431a      	orrs	r2, r3
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	6a1b      	ldr	r3, [r3, #32]
 8004ea2:	431a      	orrs	r2, r3
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	685b      	ldr	r3, [r3, #4]
 8004ea8:	431a      	orrs	r2, r3
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004eae:	431a      	orrs	r2, r3
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	689b      	ldr	r3, [r3, #8]
 8004eb4:	431a      	orrs	r2, r3
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004eba:	ea42 0103 	orr.w	r1, r2, r3
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	430a      	orrs	r2, r1
 8004ec8:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* USE_SPI_CRC */

  /* Insure that Underrun configuration is managed only by Salve */
  if (hspi->Init.Mode == SPI_MODE_SLAVE)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	685b      	ldr	r3, [r3, #4]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d113      	bne.n	8004efa <HAL_SPI_Init+0x1ee>
    /* Set Default Underrun configuration */
#if (USE_SPI_CRC != 0UL)
    if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_DISABLE)
#endif /* USE_SPI_CRC */
    {
      MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRDET, SPI_CFG1_UDRDET_0);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	689b      	ldr	r3, [r3, #8]
 8004ed8:	f423 52c0 	bic.w	r2, r3, #6144	@ 0x1800
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004ee4:	609a      	str	r2, [r3, #8]
    }
    MODIFY_REG(hspi->Instance->CFG1, SPI_CFG1_UDRCFG, SPI_CFG1_UDRCFG_1);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	689b      	ldr	r3, [r3, #8]
 8004eec:	f423 62c0 	bic.w	r2, r3, #1536	@ 0x600
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004ef8:	609a      	str	r2, [r3, #8]
  }

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	681b      	ldr	r3, [r3, #0]
 8004f04:	f022 0201 	bic.w	r2, r2, #1
 8004f08:	651a      	str	r2, [r3, #80]	@ 0x50
#endif /* SPI_I2SCFGR_I2SMOD */

  /* Insure that AFCNTR is managed only by Master */
  if ((hspi->Init.Mode & SPI_MODE_MASTER) == SPI_MODE_MASTER)
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	685b      	ldr	r3, [r3, #4]
 8004f0e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d00a      	beq.n	8004f2c <HAL_SPI_Init+0x220>
  {
    /* Alternate function GPIOs control */
    MODIFY_REG(hspi->Instance->CFG2, SPI_CFG2_AFCNTR, (hspi->Init.MasterKeepIOState));
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	68db      	ldr	r3, [r3, #12]
 8004f1c:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	430a      	orrs	r2, r1
 8004f2a:	60da      	str	r2, [r3, #12]
  }

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2200      	movs	r2, #0
 8004f30:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  hspi->State     = HAL_SPI_STATE_READY;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	2201      	movs	r2, #1
 8004f38:	f883 2081 	strb.w	r2, [r3, #129]	@ 0x81

  return HAL_OK;
 8004f3c:	2300      	movs	r3, #0
}
 8004f3e:	4618      	mov	r0, r3
 8004f40:	3710      	adds	r7, #16
 8004f42:	46bd      	mov	sp, r7
 8004f44:	bd80      	pop	{r7, pc}
 8004f46:	bf00      	nop
 8004f48:	40013000 	.word	0x40013000
 8004f4c:	40003800 	.word	0x40003800
 8004f50:	40003c00 	.word	0x40003c00

08004f54 <SPI_GetPacketSize>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval Packet size occupied in the fifo
  */
static uint32_t SPI_GetPacketSize(const SPI_HandleTypeDef *hspi)
{
 8004f54:	b480      	push	{r7}
 8004f56:	b085      	sub	sp, #20
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
  uint32_t fifo_threashold = (hspi->Init.FifoThreshold >> SPI_CFG1_FTHLV_Pos) + 1UL;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f60:	095b      	lsrs	r3, r3, #5
 8004f62:	3301      	adds	r3, #1
 8004f64:	60fb      	str	r3, [r7, #12]
  uint32_t data_size       = (hspi->Init.DataSize      >> SPI_CFG1_DSIZE_Pos) + 1UL;
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	68db      	ldr	r3, [r3, #12]
 8004f6a:	3301      	adds	r3, #1
 8004f6c:	60bb      	str	r3, [r7, #8]

  /* Convert data size to Byte */
  data_size = (data_size + 7UL) / 8UL;
 8004f6e:	68bb      	ldr	r3, [r7, #8]
 8004f70:	3307      	adds	r3, #7
 8004f72:	08db      	lsrs	r3, r3, #3
 8004f74:	60bb      	str	r3, [r7, #8]

  return data_size * fifo_threashold;
 8004f76:	68bb      	ldr	r3, [r7, #8]
 8004f78:	68fa      	ldr	r2, [r7, #12]
 8004f7a:	fb02 f303 	mul.w	r3, r2, r3
}
 8004f7e:	4618      	mov	r0, r3
 8004f80:	3714      	adds	r7, #20
 8004f82:	46bd      	mov	sp, r7
 8004f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f88:	4770      	bx	lr

08004f8a <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004f8a:	b580      	push	{r7, lr}
 8004f8c:	b082      	sub	sp, #8
 8004f8e:	af00      	add	r7, sp, #0
 8004f90:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d101      	bne.n	8004f9c <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004f98:	2301      	movs	r3, #1
 8004f9a:	e042      	b.n	8005022 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d106      	bne.n	8004fb4 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	2200      	movs	r2, #0
 8004faa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004fae:	6878      	ldr	r0, [r7, #4]
 8004fb0:	f7fb ff6a 	bl	8000e88 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	2224      	movs	r2, #36	@ 0x24
 8004fb8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	681a      	ldr	r2, [r3, #0]
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	f022 0201 	bic.w	r2, r2, #1
 8004fca:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d002      	beq.n	8004fda <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8004fd4:	6878      	ldr	r0, [r7, #4]
 8004fd6:	f000 fd91 	bl	8005afc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004fda:	6878      	ldr	r0, [r7, #4]
 8004fdc:	f000 f826 	bl	800502c <UART_SetConfig>
 8004fe0:	4603      	mov	r3, r0
 8004fe2:	2b01      	cmp	r3, #1
 8004fe4:	d101      	bne.n	8004fea <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8004fe6:	2301      	movs	r3, #1
 8004fe8:	e01b      	b.n	8005022 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	681b      	ldr	r3, [r3, #0]
 8004fee:	685a      	ldr	r2, [r3, #4]
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004ff8:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	681b      	ldr	r3, [r3, #0]
 8004ffe:	689a      	ldr	r2, [r3, #8]
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	681b      	ldr	r3, [r3, #0]
 8005004:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005008:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800500a:	687b      	ldr	r3, [r7, #4]
 800500c:	681b      	ldr	r3, [r3, #0]
 800500e:	681a      	ldr	r2, [r3, #0]
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f042 0201 	orr.w	r2, r2, #1
 8005018:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800501a:	6878      	ldr	r0, [r7, #4]
 800501c:	f000 fe10 	bl	8005c40 <UART_CheckIdleState>
 8005020:	4603      	mov	r3, r0
}
 8005022:	4618      	mov	r0, r3
 8005024:	3708      	adds	r7, #8
 8005026:	46bd      	mov	sp, r7
 8005028:	bd80      	pop	{r7, pc}
	...

0800502c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800502c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005030:	b092      	sub	sp, #72	@ 0x48
 8005032:	af00      	add	r7, sp, #0
 8005034:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005036:	2300      	movs	r3, #0
 8005038:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800503c:	697b      	ldr	r3, [r7, #20]
 800503e:	689a      	ldr	r2, [r3, #8]
 8005040:	697b      	ldr	r3, [r7, #20]
 8005042:	691b      	ldr	r3, [r3, #16]
 8005044:	431a      	orrs	r2, r3
 8005046:	697b      	ldr	r3, [r7, #20]
 8005048:	695b      	ldr	r3, [r3, #20]
 800504a:	431a      	orrs	r2, r3
 800504c:	697b      	ldr	r3, [r7, #20]
 800504e:	69db      	ldr	r3, [r3, #28]
 8005050:	4313      	orrs	r3, r2
 8005052:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005054:	697b      	ldr	r3, [r7, #20]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	681a      	ldr	r2, [r3, #0]
 800505a:	4bbe      	ldr	r3, [pc, #760]	@ (8005354 <UART_SetConfig+0x328>)
 800505c:	4013      	ands	r3, r2
 800505e:	697a      	ldr	r2, [r7, #20]
 8005060:	6812      	ldr	r2, [r2, #0]
 8005062:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8005064:	430b      	orrs	r3, r1
 8005066:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005068:	697b      	ldr	r3, [r7, #20]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	685b      	ldr	r3, [r3, #4]
 800506e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005072:	697b      	ldr	r3, [r7, #20]
 8005074:	68da      	ldr	r2, [r3, #12]
 8005076:	697b      	ldr	r3, [r7, #20]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	430a      	orrs	r2, r1
 800507c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800507e:	697b      	ldr	r3, [r7, #20]
 8005080:	699b      	ldr	r3, [r3, #24]
 8005082:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005084:	697b      	ldr	r3, [r7, #20]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	4ab3      	ldr	r2, [pc, #716]	@ (8005358 <UART_SetConfig+0x32c>)
 800508a:	4293      	cmp	r3, r2
 800508c:	d004      	beq.n	8005098 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800508e:	697b      	ldr	r3, [r7, #20]
 8005090:	6a1b      	ldr	r3, [r3, #32]
 8005092:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005094:	4313      	orrs	r3, r2
 8005096:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005098:	697b      	ldr	r3, [r7, #20]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	689a      	ldr	r2, [r3, #8]
 800509e:	4baf      	ldr	r3, [pc, #700]	@ (800535c <UART_SetConfig+0x330>)
 80050a0:	4013      	ands	r3, r2
 80050a2:	697a      	ldr	r2, [r7, #20]
 80050a4:	6812      	ldr	r2, [r2, #0]
 80050a6:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80050a8:	430b      	orrs	r3, r1
 80050aa:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80050ac:	697b      	ldr	r3, [r7, #20]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80050b2:	f023 010f 	bic.w	r1, r3, #15
 80050b6:	697b      	ldr	r3, [r7, #20]
 80050b8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80050ba:	697b      	ldr	r3, [r7, #20]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	430a      	orrs	r2, r1
 80050c0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80050c2:	697b      	ldr	r3, [r7, #20]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	4aa6      	ldr	r2, [pc, #664]	@ (8005360 <UART_SetConfig+0x334>)
 80050c8:	4293      	cmp	r3, r2
 80050ca:	d177      	bne.n	80051bc <UART_SetConfig+0x190>
 80050cc:	4ba5      	ldr	r3, [pc, #660]	@ (8005364 <UART_SetConfig+0x338>)
 80050ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050d0:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80050d4:	2b28      	cmp	r3, #40	@ 0x28
 80050d6:	d86d      	bhi.n	80051b4 <UART_SetConfig+0x188>
 80050d8:	a201      	add	r2, pc, #4	@ (adr r2, 80050e0 <UART_SetConfig+0xb4>)
 80050da:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050de:	bf00      	nop
 80050e0:	08005185 	.word	0x08005185
 80050e4:	080051b5 	.word	0x080051b5
 80050e8:	080051b5 	.word	0x080051b5
 80050ec:	080051b5 	.word	0x080051b5
 80050f0:	080051b5 	.word	0x080051b5
 80050f4:	080051b5 	.word	0x080051b5
 80050f8:	080051b5 	.word	0x080051b5
 80050fc:	080051b5 	.word	0x080051b5
 8005100:	0800518d 	.word	0x0800518d
 8005104:	080051b5 	.word	0x080051b5
 8005108:	080051b5 	.word	0x080051b5
 800510c:	080051b5 	.word	0x080051b5
 8005110:	080051b5 	.word	0x080051b5
 8005114:	080051b5 	.word	0x080051b5
 8005118:	080051b5 	.word	0x080051b5
 800511c:	080051b5 	.word	0x080051b5
 8005120:	08005195 	.word	0x08005195
 8005124:	080051b5 	.word	0x080051b5
 8005128:	080051b5 	.word	0x080051b5
 800512c:	080051b5 	.word	0x080051b5
 8005130:	080051b5 	.word	0x080051b5
 8005134:	080051b5 	.word	0x080051b5
 8005138:	080051b5 	.word	0x080051b5
 800513c:	080051b5 	.word	0x080051b5
 8005140:	0800519d 	.word	0x0800519d
 8005144:	080051b5 	.word	0x080051b5
 8005148:	080051b5 	.word	0x080051b5
 800514c:	080051b5 	.word	0x080051b5
 8005150:	080051b5 	.word	0x080051b5
 8005154:	080051b5 	.word	0x080051b5
 8005158:	080051b5 	.word	0x080051b5
 800515c:	080051b5 	.word	0x080051b5
 8005160:	080051a5 	.word	0x080051a5
 8005164:	080051b5 	.word	0x080051b5
 8005168:	080051b5 	.word	0x080051b5
 800516c:	080051b5 	.word	0x080051b5
 8005170:	080051b5 	.word	0x080051b5
 8005174:	080051b5 	.word	0x080051b5
 8005178:	080051b5 	.word	0x080051b5
 800517c:	080051b5 	.word	0x080051b5
 8005180:	080051ad 	.word	0x080051ad
 8005184:	2301      	movs	r3, #1
 8005186:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800518a:	e222      	b.n	80055d2 <UART_SetConfig+0x5a6>
 800518c:	2304      	movs	r3, #4
 800518e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005192:	e21e      	b.n	80055d2 <UART_SetConfig+0x5a6>
 8005194:	2308      	movs	r3, #8
 8005196:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800519a:	e21a      	b.n	80055d2 <UART_SetConfig+0x5a6>
 800519c:	2310      	movs	r3, #16
 800519e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051a2:	e216      	b.n	80055d2 <UART_SetConfig+0x5a6>
 80051a4:	2320      	movs	r3, #32
 80051a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051aa:	e212      	b.n	80055d2 <UART_SetConfig+0x5a6>
 80051ac:	2340      	movs	r3, #64	@ 0x40
 80051ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051b2:	e20e      	b.n	80055d2 <UART_SetConfig+0x5a6>
 80051b4:	2380      	movs	r3, #128	@ 0x80
 80051b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051ba:	e20a      	b.n	80055d2 <UART_SetConfig+0x5a6>
 80051bc:	697b      	ldr	r3, [r7, #20]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	4a69      	ldr	r2, [pc, #420]	@ (8005368 <UART_SetConfig+0x33c>)
 80051c2:	4293      	cmp	r3, r2
 80051c4:	d130      	bne.n	8005228 <UART_SetConfig+0x1fc>
 80051c6:	4b67      	ldr	r3, [pc, #412]	@ (8005364 <UART_SetConfig+0x338>)
 80051c8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80051ca:	f003 0307 	and.w	r3, r3, #7
 80051ce:	2b05      	cmp	r3, #5
 80051d0:	d826      	bhi.n	8005220 <UART_SetConfig+0x1f4>
 80051d2:	a201      	add	r2, pc, #4	@ (adr r2, 80051d8 <UART_SetConfig+0x1ac>)
 80051d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80051d8:	080051f1 	.word	0x080051f1
 80051dc:	080051f9 	.word	0x080051f9
 80051e0:	08005201 	.word	0x08005201
 80051e4:	08005209 	.word	0x08005209
 80051e8:	08005211 	.word	0x08005211
 80051ec:	08005219 	.word	0x08005219
 80051f0:	2300      	movs	r3, #0
 80051f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051f6:	e1ec      	b.n	80055d2 <UART_SetConfig+0x5a6>
 80051f8:	2304      	movs	r3, #4
 80051fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80051fe:	e1e8      	b.n	80055d2 <UART_SetConfig+0x5a6>
 8005200:	2308      	movs	r3, #8
 8005202:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005206:	e1e4      	b.n	80055d2 <UART_SetConfig+0x5a6>
 8005208:	2310      	movs	r3, #16
 800520a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800520e:	e1e0      	b.n	80055d2 <UART_SetConfig+0x5a6>
 8005210:	2320      	movs	r3, #32
 8005212:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005216:	e1dc      	b.n	80055d2 <UART_SetConfig+0x5a6>
 8005218:	2340      	movs	r3, #64	@ 0x40
 800521a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800521e:	e1d8      	b.n	80055d2 <UART_SetConfig+0x5a6>
 8005220:	2380      	movs	r3, #128	@ 0x80
 8005222:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005226:	e1d4      	b.n	80055d2 <UART_SetConfig+0x5a6>
 8005228:	697b      	ldr	r3, [r7, #20]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	4a4f      	ldr	r2, [pc, #316]	@ (800536c <UART_SetConfig+0x340>)
 800522e:	4293      	cmp	r3, r2
 8005230:	d130      	bne.n	8005294 <UART_SetConfig+0x268>
 8005232:	4b4c      	ldr	r3, [pc, #304]	@ (8005364 <UART_SetConfig+0x338>)
 8005234:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005236:	f003 0307 	and.w	r3, r3, #7
 800523a:	2b05      	cmp	r3, #5
 800523c:	d826      	bhi.n	800528c <UART_SetConfig+0x260>
 800523e:	a201      	add	r2, pc, #4	@ (adr r2, 8005244 <UART_SetConfig+0x218>)
 8005240:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005244:	0800525d 	.word	0x0800525d
 8005248:	08005265 	.word	0x08005265
 800524c:	0800526d 	.word	0x0800526d
 8005250:	08005275 	.word	0x08005275
 8005254:	0800527d 	.word	0x0800527d
 8005258:	08005285 	.word	0x08005285
 800525c:	2300      	movs	r3, #0
 800525e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005262:	e1b6      	b.n	80055d2 <UART_SetConfig+0x5a6>
 8005264:	2304      	movs	r3, #4
 8005266:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800526a:	e1b2      	b.n	80055d2 <UART_SetConfig+0x5a6>
 800526c:	2308      	movs	r3, #8
 800526e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005272:	e1ae      	b.n	80055d2 <UART_SetConfig+0x5a6>
 8005274:	2310      	movs	r3, #16
 8005276:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800527a:	e1aa      	b.n	80055d2 <UART_SetConfig+0x5a6>
 800527c:	2320      	movs	r3, #32
 800527e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005282:	e1a6      	b.n	80055d2 <UART_SetConfig+0x5a6>
 8005284:	2340      	movs	r3, #64	@ 0x40
 8005286:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800528a:	e1a2      	b.n	80055d2 <UART_SetConfig+0x5a6>
 800528c:	2380      	movs	r3, #128	@ 0x80
 800528e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005292:	e19e      	b.n	80055d2 <UART_SetConfig+0x5a6>
 8005294:	697b      	ldr	r3, [r7, #20]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	4a35      	ldr	r2, [pc, #212]	@ (8005370 <UART_SetConfig+0x344>)
 800529a:	4293      	cmp	r3, r2
 800529c:	d130      	bne.n	8005300 <UART_SetConfig+0x2d4>
 800529e:	4b31      	ldr	r3, [pc, #196]	@ (8005364 <UART_SetConfig+0x338>)
 80052a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052a2:	f003 0307 	and.w	r3, r3, #7
 80052a6:	2b05      	cmp	r3, #5
 80052a8:	d826      	bhi.n	80052f8 <UART_SetConfig+0x2cc>
 80052aa:	a201      	add	r2, pc, #4	@ (adr r2, 80052b0 <UART_SetConfig+0x284>)
 80052ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052b0:	080052c9 	.word	0x080052c9
 80052b4:	080052d1 	.word	0x080052d1
 80052b8:	080052d9 	.word	0x080052d9
 80052bc:	080052e1 	.word	0x080052e1
 80052c0:	080052e9 	.word	0x080052e9
 80052c4:	080052f1 	.word	0x080052f1
 80052c8:	2300      	movs	r3, #0
 80052ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052ce:	e180      	b.n	80055d2 <UART_SetConfig+0x5a6>
 80052d0:	2304      	movs	r3, #4
 80052d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052d6:	e17c      	b.n	80055d2 <UART_SetConfig+0x5a6>
 80052d8:	2308      	movs	r3, #8
 80052da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052de:	e178      	b.n	80055d2 <UART_SetConfig+0x5a6>
 80052e0:	2310      	movs	r3, #16
 80052e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052e6:	e174      	b.n	80055d2 <UART_SetConfig+0x5a6>
 80052e8:	2320      	movs	r3, #32
 80052ea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052ee:	e170      	b.n	80055d2 <UART_SetConfig+0x5a6>
 80052f0:	2340      	movs	r3, #64	@ 0x40
 80052f2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052f6:	e16c      	b.n	80055d2 <UART_SetConfig+0x5a6>
 80052f8:	2380      	movs	r3, #128	@ 0x80
 80052fa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80052fe:	e168      	b.n	80055d2 <UART_SetConfig+0x5a6>
 8005300:	697b      	ldr	r3, [r7, #20]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4a1b      	ldr	r2, [pc, #108]	@ (8005374 <UART_SetConfig+0x348>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d142      	bne.n	8005390 <UART_SetConfig+0x364>
 800530a:	4b16      	ldr	r3, [pc, #88]	@ (8005364 <UART_SetConfig+0x338>)
 800530c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800530e:	f003 0307 	and.w	r3, r3, #7
 8005312:	2b05      	cmp	r3, #5
 8005314:	d838      	bhi.n	8005388 <UART_SetConfig+0x35c>
 8005316:	a201      	add	r2, pc, #4	@ (adr r2, 800531c <UART_SetConfig+0x2f0>)
 8005318:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800531c:	08005335 	.word	0x08005335
 8005320:	0800533d 	.word	0x0800533d
 8005324:	08005345 	.word	0x08005345
 8005328:	0800534d 	.word	0x0800534d
 800532c:	08005379 	.word	0x08005379
 8005330:	08005381 	.word	0x08005381
 8005334:	2300      	movs	r3, #0
 8005336:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800533a:	e14a      	b.n	80055d2 <UART_SetConfig+0x5a6>
 800533c:	2304      	movs	r3, #4
 800533e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005342:	e146      	b.n	80055d2 <UART_SetConfig+0x5a6>
 8005344:	2308      	movs	r3, #8
 8005346:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800534a:	e142      	b.n	80055d2 <UART_SetConfig+0x5a6>
 800534c:	2310      	movs	r3, #16
 800534e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005352:	e13e      	b.n	80055d2 <UART_SetConfig+0x5a6>
 8005354:	cfff69f3 	.word	0xcfff69f3
 8005358:	58000c00 	.word	0x58000c00
 800535c:	11fff4ff 	.word	0x11fff4ff
 8005360:	40011000 	.word	0x40011000
 8005364:	58024400 	.word	0x58024400
 8005368:	40004400 	.word	0x40004400
 800536c:	40004800 	.word	0x40004800
 8005370:	40004c00 	.word	0x40004c00
 8005374:	40005000 	.word	0x40005000
 8005378:	2320      	movs	r3, #32
 800537a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800537e:	e128      	b.n	80055d2 <UART_SetConfig+0x5a6>
 8005380:	2340      	movs	r3, #64	@ 0x40
 8005382:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005386:	e124      	b.n	80055d2 <UART_SetConfig+0x5a6>
 8005388:	2380      	movs	r3, #128	@ 0x80
 800538a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800538e:	e120      	b.n	80055d2 <UART_SetConfig+0x5a6>
 8005390:	697b      	ldr	r3, [r7, #20]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	4acb      	ldr	r2, [pc, #812]	@ (80056c4 <UART_SetConfig+0x698>)
 8005396:	4293      	cmp	r3, r2
 8005398:	d176      	bne.n	8005488 <UART_SetConfig+0x45c>
 800539a:	4bcb      	ldr	r3, [pc, #812]	@ (80056c8 <UART_SetConfig+0x69c>)
 800539c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800539e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80053a2:	2b28      	cmp	r3, #40	@ 0x28
 80053a4:	d86c      	bhi.n	8005480 <UART_SetConfig+0x454>
 80053a6:	a201      	add	r2, pc, #4	@ (adr r2, 80053ac <UART_SetConfig+0x380>)
 80053a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053ac:	08005451 	.word	0x08005451
 80053b0:	08005481 	.word	0x08005481
 80053b4:	08005481 	.word	0x08005481
 80053b8:	08005481 	.word	0x08005481
 80053bc:	08005481 	.word	0x08005481
 80053c0:	08005481 	.word	0x08005481
 80053c4:	08005481 	.word	0x08005481
 80053c8:	08005481 	.word	0x08005481
 80053cc:	08005459 	.word	0x08005459
 80053d0:	08005481 	.word	0x08005481
 80053d4:	08005481 	.word	0x08005481
 80053d8:	08005481 	.word	0x08005481
 80053dc:	08005481 	.word	0x08005481
 80053e0:	08005481 	.word	0x08005481
 80053e4:	08005481 	.word	0x08005481
 80053e8:	08005481 	.word	0x08005481
 80053ec:	08005461 	.word	0x08005461
 80053f0:	08005481 	.word	0x08005481
 80053f4:	08005481 	.word	0x08005481
 80053f8:	08005481 	.word	0x08005481
 80053fc:	08005481 	.word	0x08005481
 8005400:	08005481 	.word	0x08005481
 8005404:	08005481 	.word	0x08005481
 8005408:	08005481 	.word	0x08005481
 800540c:	08005469 	.word	0x08005469
 8005410:	08005481 	.word	0x08005481
 8005414:	08005481 	.word	0x08005481
 8005418:	08005481 	.word	0x08005481
 800541c:	08005481 	.word	0x08005481
 8005420:	08005481 	.word	0x08005481
 8005424:	08005481 	.word	0x08005481
 8005428:	08005481 	.word	0x08005481
 800542c:	08005471 	.word	0x08005471
 8005430:	08005481 	.word	0x08005481
 8005434:	08005481 	.word	0x08005481
 8005438:	08005481 	.word	0x08005481
 800543c:	08005481 	.word	0x08005481
 8005440:	08005481 	.word	0x08005481
 8005444:	08005481 	.word	0x08005481
 8005448:	08005481 	.word	0x08005481
 800544c:	08005479 	.word	0x08005479
 8005450:	2301      	movs	r3, #1
 8005452:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005456:	e0bc      	b.n	80055d2 <UART_SetConfig+0x5a6>
 8005458:	2304      	movs	r3, #4
 800545a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800545e:	e0b8      	b.n	80055d2 <UART_SetConfig+0x5a6>
 8005460:	2308      	movs	r3, #8
 8005462:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005466:	e0b4      	b.n	80055d2 <UART_SetConfig+0x5a6>
 8005468:	2310      	movs	r3, #16
 800546a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800546e:	e0b0      	b.n	80055d2 <UART_SetConfig+0x5a6>
 8005470:	2320      	movs	r3, #32
 8005472:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005476:	e0ac      	b.n	80055d2 <UART_SetConfig+0x5a6>
 8005478:	2340      	movs	r3, #64	@ 0x40
 800547a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800547e:	e0a8      	b.n	80055d2 <UART_SetConfig+0x5a6>
 8005480:	2380      	movs	r3, #128	@ 0x80
 8005482:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005486:	e0a4      	b.n	80055d2 <UART_SetConfig+0x5a6>
 8005488:	697b      	ldr	r3, [r7, #20]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4a8f      	ldr	r2, [pc, #572]	@ (80056cc <UART_SetConfig+0x6a0>)
 800548e:	4293      	cmp	r3, r2
 8005490:	d130      	bne.n	80054f4 <UART_SetConfig+0x4c8>
 8005492:	4b8d      	ldr	r3, [pc, #564]	@ (80056c8 <UART_SetConfig+0x69c>)
 8005494:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005496:	f003 0307 	and.w	r3, r3, #7
 800549a:	2b05      	cmp	r3, #5
 800549c:	d826      	bhi.n	80054ec <UART_SetConfig+0x4c0>
 800549e:	a201      	add	r2, pc, #4	@ (adr r2, 80054a4 <UART_SetConfig+0x478>)
 80054a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80054a4:	080054bd 	.word	0x080054bd
 80054a8:	080054c5 	.word	0x080054c5
 80054ac:	080054cd 	.word	0x080054cd
 80054b0:	080054d5 	.word	0x080054d5
 80054b4:	080054dd 	.word	0x080054dd
 80054b8:	080054e5 	.word	0x080054e5
 80054bc:	2300      	movs	r3, #0
 80054be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054c2:	e086      	b.n	80055d2 <UART_SetConfig+0x5a6>
 80054c4:	2304      	movs	r3, #4
 80054c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054ca:	e082      	b.n	80055d2 <UART_SetConfig+0x5a6>
 80054cc:	2308      	movs	r3, #8
 80054ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054d2:	e07e      	b.n	80055d2 <UART_SetConfig+0x5a6>
 80054d4:	2310      	movs	r3, #16
 80054d6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054da:	e07a      	b.n	80055d2 <UART_SetConfig+0x5a6>
 80054dc:	2320      	movs	r3, #32
 80054de:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054e2:	e076      	b.n	80055d2 <UART_SetConfig+0x5a6>
 80054e4:	2340      	movs	r3, #64	@ 0x40
 80054e6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054ea:	e072      	b.n	80055d2 <UART_SetConfig+0x5a6>
 80054ec:	2380      	movs	r3, #128	@ 0x80
 80054ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80054f2:	e06e      	b.n	80055d2 <UART_SetConfig+0x5a6>
 80054f4:	697b      	ldr	r3, [r7, #20]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	4a75      	ldr	r2, [pc, #468]	@ (80056d0 <UART_SetConfig+0x6a4>)
 80054fa:	4293      	cmp	r3, r2
 80054fc:	d130      	bne.n	8005560 <UART_SetConfig+0x534>
 80054fe:	4b72      	ldr	r3, [pc, #456]	@ (80056c8 <UART_SetConfig+0x69c>)
 8005500:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005502:	f003 0307 	and.w	r3, r3, #7
 8005506:	2b05      	cmp	r3, #5
 8005508:	d826      	bhi.n	8005558 <UART_SetConfig+0x52c>
 800550a:	a201      	add	r2, pc, #4	@ (adr r2, 8005510 <UART_SetConfig+0x4e4>)
 800550c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005510:	08005529 	.word	0x08005529
 8005514:	08005531 	.word	0x08005531
 8005518:	08005539 	.word	0x08005539
 800551c:	08005541 	.word	0x08005541
 8005520:	08005549 	.word	0x08005549
 8005524:	08005551 	.word	0x08005551
 8005528:	2300      	movs	r3, #0
 800552a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800552e:	e050      	b.n	80055d2 <UART_SetConfig+0x5a6>
 8005530:	2304      	movs	r3, #4
 8005532:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005536:	e04c      	b.n	80055d2 <UART_SetConfig+0x5a6>
 8005538:	2308      	movs	r3, #8
 800553a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800553e:	e048      	b.n	80055d2 <UART_SetConfig+0x5a6>
 8005540:	2310      	movs	r3, #16
 8005542:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005546:	e044      	b.n	80055d2 <UART_SetConfig+0x5a6>
 8005548:	2320      	movs	r3, #32
 800554a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800554e:	e040      	b.n	80055d2 <UART_SetConfig+0x5a6>
 8005550:	2340      	movs	r3, #64	@ 0x40
 8005552:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8005556:	e03c      	b.n	80055d2 <UART_SetConfig+0x5a6>
 8005558:	2380      	movs	r3, #128	@ 0x80
 800555a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800555e:	e038      	b.n	80055d2 <UART_SetConfig+0x5a6>
 8005560:	697b      	ldr	r3, [r7, #20]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	4a5b      	ldr	r2, [pc, #364]	@ (80056d4 <UART_SetConfig+0x6a8>)
 8005566:	4293      	cmp	r3, r2
 8005568:	d130      	bne.n	80055cc <UART_SetConfig+0x5a0>
 800556a:	4b57      	ldr	r3, [pc, #348]	@ (80056c8 <UART_SetConfig+0x69c>)
 800556c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800556e:	f003 0307 	and.w	r3, r3, #7
 8005572:	2b05      	cmp	r3, #5
 8005574:	d826      	bhi.n	80055c4 <UART_SetConfig+0x598>
 8005576:	a201      	add	r2, pc, #4	@ (adr r2, 800557c <UART_SetConfig+0x550>)
 8005578:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800557c:	08005595 	.word	0x08005595
 8005580:	0800559d 	.word	0x0800559d
 8005584:	080055a5 	.word	0x080055a5
 8005588:	080055ad 	.word	0x080055ad
 800558c:	080055b5 	.word	0x080055b5
 8005590:	080055bd 	.word	0x080055bd
 8005594:	2302      	movs	r3, #2
 8005596:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800559a:	e01a      	b.n	80055d2 <UART_SetConfig+0x5a6>
 800559c:	2304      	movs	r3, #4
 800559e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055a2:	e016      	b.n	80055d2 <UART_SetConfig+0x5a6>
 80055a4:	2308      	movs	r3, #8
 80055a6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055aa:	e012      	b.n	80055d2 <UART_SetConfig+0x5a6>
 80055ac:	2310      	movs	r3, #16
 80055ae:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055b2:	e00e      	b.n	80055d2 <UART_SetConfig+0x5a6>
 80055b4:	2320      	movs	r3, #32
 80055b6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055ba:	e00a      	b.n	80055d2 <UART_SetConfig+0x5a6>
 80055bc:	2340      	movs	r3, #64	@ 0x40
 80055be:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055c2:	e006      	b.n	80055d2 <UART_SetConfig+0x5a6>
 80055c4:	2380      	movs	r3, #128	@ 0x80
 80055c6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80055ca:	e002      	b.n	80055d2 <UART_SetConfig+0x5a6>
 80055cc:	2380      	movs	r3, #128	@ 0x80
 80055ce:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80055d2:	697b      	ldr	r3, [r7, #20]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	4a3f      	ldr	r2, [pc, #252]	@ (80056d4 <UART_SetConfig+0x6a8>)
 80055d8:	4293      	cmp	r3, r2
 80055da:	f040 80f8 	bne.w	80057ce <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80055de:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80055e2:	2b20      	cmp	r3, #32
 80055e4:	dc46      	bgt.n	8005674 <UART_SetConfig+0x648>
 80055e6:	2b02      	cmp	r3, #2
 80055e8:	f2c0 8082 	blt.w	80056f0 <UART_SetConfig+0x6c4>
 80055ec:	3b02      	subs	r3, #2
 80055ee:	2b1e      	cmp	r3, #30
 80055f0:	d87e      	bhi.n	80056f0 <UART_SetConfig+0x6c4>
 80055f2:	a201      	add	r2, pc, #4	@ (adr r2, 80055f8 <UART_SetConfig+0x5cc>)
 80055f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80055f8:	0800567b 	.word	0x0800567b
 80055fc:	080056f1 	.word	0x080056f1
 8005600:	08005683 	.word	0x08005683
 8005604:	080056f1 	.word	0x080056f1
 8005608:	080056f1 	.word	0x080056f1
 800560c:	080056f1 	.word	0x080056f1
 8005610:	08005693 	.word	0x08005693
 8005614:	080056f1 	.word	0x080056f1
 8005618:	080056f1 	.word	0x080056f1
 800561c:	080056f1 	.word	0x080056f1
 8005620:	080056f1 	.word	0x080056f1
 8005624:	080056f1 	.word	0x080056f1
 8005628:	080056f1 	.word	0x080056f1
 800562c:	080056f1 	.word	0x080056f1
 8005630:	080056a3 	.word	0x080056a3
 8005634:	080056f1 	.word	0x080056f1
 8005638:	080056f1 	.word	0x080056f1
 800563c:	080056f1 	.word	0x080056f1
 8005640:	080056f1 	.word	0x080056f1
 8005644:	080056f1 	.word	0x080056f1
 8005648:	080056f1 	.word	0x080056f1
 800564c:	080056f1 	.word	0x080056f1
 8005650:	080056f1 	.word	0x080056f1
 8005654:	080056f1 	.word	0x080056f1
 8005658:	080056f1 	.word	0x080056f1
 800565c:	080056f1 	.word	0x080056f1
 8005660:	080056f1 	.word	0x080056f1
 8005664:	080056f1 	.word	0x080056f1
 8005668:	080056f1 	.word	0x080056f1
 800566c:	080056f1 	.word	0x080056f1
 8005670:	080056e3 	.word	0x080056e3
 8005674:	2b40      	cmp	r3, #64	@ 0x40
 8005676:	d037      	beq.n	80056e8 <UART_SetConfig+0x6bc>
 8005678:	e03a      	b.n	80056f0 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 800567a:	f7fe ff25 	bl	80044c8 <HAL_RCCEx_GetD3PCLK1Freq>
 800567e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005680:	e03c      	b.n	80056fc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005682:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005686:	4618      	mov	r0, r3
 8005688:	f7fe ff34 	bl	80044f4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 800568c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800568e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005690:	e034      	b.n	80056fc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005692:	f107 0318 	add.w	r3, r7, #24
 8005696:	4618      	mov	r0, r3
 8005698:	f7ff f880 	bl	800479c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 800569c:	69fb      	ldr	r3, [r7, #28]
 800569e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80056a0:	e02c      	b.n	80056fc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80056a2:	4b09      	ldr	r3, [pc, #36]	@ (80056c8 <UART_SetConfig+0x69c>)
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f003 0320 	and.w	r3, r3, #32
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d016      	beq.n	80056dc <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80056ae:	4b06      	ldr	r3, [pc, #24]	@ (80056c8 <UART_SetConfig+0x69c>)
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	08db      	lsrs	r3, r3, #3
 80056b4:	f003 0303 	and.w	r3, r3, #3
 80056b8:	4a07      	ldr	r2, [pc, #28]	@ (80056d8 <UART_SetConfig+0x6ac>)
 80056ba:	fa22 f303 	lsr.w	r3, r2, r3
 80056be:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80056c0:	e01c      	b.n	80056fc <UART_SetConfig+0x6d0>
 80056c2:	bf00      	nop
 80056c4:	40011400 	.word	0x40011400
 80056c8:	58024400 	.word	0x58024400
 80056cc:	40007800 	.word	0x40007800
 80056d0:	40007c00 	.word	0x40007c00
 80056d4:	58000c00 	.word	0x58000c00
 80056d8:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 80056dc:	4b9d      	ldr	r3, [pc, #628]	@ (8005954 <UART_SetConfig+0x928>)
 80056de:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80056e0:	e00c      	b.n	80056fc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80056e2:	4b9d      	ldr	r3, [pc, #628]	@ (8005958 <UART_SetConfig+0x92c>)
 80056e4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80056e6:	e009      	b.n	80056fc <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80056e8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80056ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80056ee:	e005      	b.n	80056fc <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 80056f0:	2300      	movs	r3, #0
 80056f2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80056f4:	2301      	movs	r3, #1
 80056f6:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80056fa:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80056fc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80056fe:	2b00      	cmp	r3, #0
 8005700:	f000 81de 	beq.w	8005ac0 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8005704:	697b      	ldr	r3, [r7, #20]
 8005706:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005708:	4a94      	ldr	r2, [pc, #592]	@ (800595c <UART_SetConfig+0x930>)
 800570a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800570e:	461a      	mov	r2, r3
 8005710:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005712:	fbb3 f3f2 	udiv	r3, r3, r2
 8005716:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005718:	697b      	ldr	r3, [r7, #20]
 800571a:	685a      	ldr	r2, [r3, #4]
 800571c:	4613      	mov	r3, r2
 800571e:	005b      	lsls	r3, r3, #1
 8005720:	4413      	add	r3, r2
 8005722:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005724:	429a      	cmp	r2, r3
 8005726:	d305      	bcc.n	8005734 <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8005728:	697b      	ldr	r3, [r7, #20]
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800572e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005730:	429a      	cmp	r2, r3
 8005732:	d903      	bls.n	800573c <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8005734:	2301      	movs	r3, #1
 8005736:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800573a:	e1c1      	b.n	8005ac0 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800573c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800573e:	2200      	movs	r2, #0
 8005740:	60bb      	str	r3, [r7, #8]
 8005742:	60fa      	str	r2, [r7, #12]
 8005744:	697b      	ldr	r3, [r7, #20]
 8005746:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005748:	4a84      	ldr	r2, [pc, #528]	@ (800595c <UART_SetConfig+0x930>)
 800574a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800574e:	b29b      	uxth	r3, r3
 8005750:	2200      	movs	r2, #0
 8005752:	603b      	str	r3, [r7, #0]
 8005754:	607a      	str	r2, [r7, #4]
 8005756:	e9d7 2300 	ldrd	r2, r3, [r7]
 800575a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800575e:	f7fa fdbb 	bl	80002d8 <__aeabi_uldivmod>
 8005762:	4602      	mov	r2, r0
 8005764:	460b      	mov	r3, r1
 8005766:	4610      	mov	r0, r2
 8005768:	4619      	mov	r1, r3
 800576a:	f04f 0200 	mov.w	r2, #0
 800576e:	f04f 0300 	mov.w	r3, #0
 8005772:	020b      	lsls	r3, r1, #8
 8005774:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8005778:	0202      	lsls	r2, r0, #8
 800577a:	6979      	ldr	r1, [r7, #20]
 800577c:	6849      	ldr	r1, [r1, #4]
 800577e:	0849      	lsrs	r1, r1, #1
 8005780:	2000      	movs	r0, #0
 8005782:	460c      	mov	r4, r1
 8005784:	4605      	mov	r5, r0
 8005786:	eb12 0804 	adds.w	r8, r2, r4
 800578a:	eb43 0905 	adc.w	r9, r3, r5
 800578e:	697b      	ldr	r3, [r7, #20]
 8005790:	685b      	ldr	r3, [r3, #4]
 8005792:	2200      	movs	r2, #0
 8005794:	469a      	mov	sl, r3
 8005796:	4693      	mov	fp, r2
 8005798:	4652      	mov	r2, sl
 800579a:	465b      	mov	r3, fp
 800579c:	4640      	mov	r0, r8
 800579e:	4649      	mov	r1, r9
 80057a0:	f7fa fd9a 	bl	80002d8 <__aeabi_uldivmod>
 80057a4:	4602      	mov	r2, r0
 80057a6:	460b      	mov	r3, r1
 80057a8:	4613      	mov	r3, r2
 80057aa:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80057ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057ae:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80057b2:	d308      	bcc.n	80057c6 <UART_SetConfig+0x79a>
 80057b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80057b6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80057ba:	d204      	bcs.n	80057c6 <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80057bc:	697b      	ldr	r3, [r7, #20]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80057c2:	60da      	str	r2, [r3, #12]
 80057c4:	e17c      	b.n	8005ac0 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80057c6:	2301      	movs	r3, #1
 80057c8:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 80057cc:	e178      	b.n	8005ac0 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80057ce:	697b      	ldr	r3, [r7, #20]
 80057d0:	69db      	ldr	r3, [r3, #28]
 80057d2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80057d6:	f040 80c5 	bne.w	8005964 <UART_SetConfig+0x938>
  {
    switch (clocksource)
 80057da:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 80057de:	2b20      	cmp	r3, #32
 80057e0:	dc48      	bgt.n	8005874 <UART_SetConfig+0x848>
 80057e2:	2b00      	cmp	r3, #0
 80057e4:	db7b      	blt.n	80058de <UART_SetConfig+0x8b2>
 80057e6:	2b20      	cmp	r3, #32
 80057e8:	d879      	bhi.n	80058de <UART_SetConfig+0x8b2>
 80057ea:	a201      	add	r2, pc, #4	@ (adr r2, 80057f0 <UART_SetConfig+0x7c4>)
 80057ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057f0:	0800587b 	.word	0x0800587b
 80057f4:	08005883 	.word	0x08005883
 80057f8:	080058df 	.word	0x080058df
 80057fc:	080058df 	.word	0x080058df
 8005800:	0800588b 	.word	0x0800588b
 8005804:	080058df 	.word	0x080058df
 8005808:	080058df 	.word	0x080058df
 800580c:	080058df 	.word	0x080058df
 8005810:	0800589b 	.word	0x0800589b
 8005814:	080058df 	.word	0x080058df
 8005818:	080058df 	.word	0x080058df
 800581c:	080058df 	.word	0x080058df
 8005820:	080058df 	.word	0x080058df
 8005824:	080058df 	.word	0x080058df
 8005828:	080058df 	.word	0x080058df
 800582c:	080058df 	.word	0x080058df
 8005830:	080058ab 	.word	0x080058ab
 8005834:	080058df 	.word	0x080058df
 8005838:	080058df 	.word	0x080058df
 800583c:	080058df 	.word	0x080058df
 8005840:	080058df 	.word	0x080058df
 8005844:	080058df 	.word	0x080058df
 8005848:	080058df 	.word	0x080058df
 800584c:	080058df 	.word	0x080058df
 8005850:	080058df 	.word	0x080058df
 8005854:	080058df 	.word	0x080058df
 8005858:	080058df 	.word	0x080058df
 800585c:	080058df 	.word	0x080058df
 8005860:	080058df 	.word	0x080058df
 8005864:	080058df 	.word	0x080058df
 8005868:	080058df 	.word	0x080058df
 800586c:	080058df 	.word	0x080058df
 8005870:	080058d1 	.word	0x080058d1
 8005874:	2b40      	cmp	r3, #64	@ 0x40
 8005876:	d02e      	beq.n	80058d6 <UART_SetConfig+0x8aa>
 8005878:	e031      	b.n	80058de <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800587a:	f7fd fbef 	bl	800305c <HAL_RCC_GetPCLK1Freq>
 800587e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005880:	e033      	b.n	80058ea <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005882:	f7fd fc01 	bl	8003088 <HAL_RCC_GetPCLK2Freq>
 8005886:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005888:	e02f      	b.n	80058ea <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800588a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800588e:	4618      	mov	r0, r3
 8005890:	f7fe fe30 	bl	80044f4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005894:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005896:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005898:	e027      	b.n	80058ea <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800589a:	f107 0318 	add.w	r3, r7, #24
 800589e:	4618      	mov	r0, r3
 80058a0:	f7fe ff7c 	bl	800479c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80058a4:	69fb      	ldr	r3, [r7, #28]
 80058a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80058a8:	e01f      	b.n	80058ea <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80058aa:	4b2d      	ldr	r3, [pc, #180]	@ (8005960 <UART_SetConfig+0x934>)
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f003 0320 	and.w	r3, r3, #32
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d009      	beq.n	80058ca <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80058b6:	4b2a      	ldr	r3, [pc, #168]	@ (8005960 <UART_SetConfig+0x934>)
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	08db      	lsrs	r3, r3, #3
 80058bc:	f003 0303 	and.w	r3, r3, #3
 80058c0:	4a24      	ldr	r2, [pc, #144]	@ (8005954 <UART_SetConfig+0x928>)
 80058c2:	fa22 f303 	lsr.w	r3, r2, r3
 80058c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80058c8:	e00f      	b.n	80058ea <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 80058ca:	4b22      	ldr	r3, [pc, #136]	@ (8005954 <UART_SetConfig+0x928>)
 80058cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80058ce:	e00c      	b.n	80058ea <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 80058d0:	4b21      	ldr	r3, [pc, #132]	@ (8005958 <UART_SetConfig+0x92c>)
 80058d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80058d4:	e009      	b.n	80058ea <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80058d6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80058da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80058dc:	e005      	b.n	80058ea <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 80058de:	2300      	movs	r3, #0
 80058e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 80058e2:	2301      	movs	r3, #1
 80058e4:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 80058e8:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80058ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	f000 80e7 	beq.w	8005ac0 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80058f2:	697b      	ldr	r3, [r7, #20]
 80058f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058f6:	4a19      	ldr	r2, [pc, #100]	@ (800595c <UART_SetConfig+0x930>)
 80058f8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80058fc:	461a      	mov	r2, r3
 80058fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005900:	fbb3 f3f2 	udiv	r3, r3, r2
 8005904:	005a      	lsls	r2, r3, #1
 8005906:	697b      	ldr	r3, [r7, #20]
 8005908:	685b      	ldr	r3, [r3, #4]
 800590a:	085b      	lsrs	r3, r3, #1
 800590c:	441a      	add	r2, r3
 800590e:	697b      	ldr	r3, [r7, #20]
 8005910:	685b      	ldr	r3, [r3, #4]
 8005912:	fbb2 f3f3 	udiv	r3, r2, r3
 8005916:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005918:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800591a:	2b0f      	cmp	r3, #15
 800591c:	d916      	bls.n	800594c <UART_SetConfig+0x920>
 800591e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005920:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005924:	d212      	bcs.n	800594c <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005926:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005928:	b29b      	uxth	r3, r3
 800592a:	f023 030f 	bic.w	r3, r3, #15
 800592e:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005930:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005932:	085b      	lsrs	r3, r3, #1
 8005934:	b29b      	uxth	r3, r3
 8005936:	f003 0307 	and.w	r3, r3, #7
 800593a:	b29a      	uxth	r2, r3
 800593c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800593e:	4313      	orrs	r3, r2
 8005940:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8005942:	697b      	ldr	r3, [r7, #20]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8005948:	60da      	str	r2, [r3, #12]
 800594a:	e0b9      	b.n	8005ac0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 800594c:	2301      	movs	r3, #1
 800594e:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8005952:	e0b5      	b.n	8005ac0 <UART_SetConfig+0xa94>
 8005954:	03d09000 	.word	0x03d09000
 8005958:	003d0900 	.word	0x003d0900
 800595c:	08006300 	.word	0x08006300
 8005960:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 8005964:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8005968:	2b20      	cmp	r3, #32
 800596a:	dc49      	bgt.n	8005a00 <UART_SetConfig+0x9d4>
 800596c:	2b00      	cmp	r3, #0
 800596e:	db7c      	blt.n	8005a6a <UART_SetConfig+0xa3e>
 8005970:	2b20      	cmp	r3, #32
 8005972:	d87a      	bhi.n	8005a6a <UART_SetConfig+0xa3e>
 8005974:	a201      	add	r2, pc, #4	@ (adr r2, 800597c <UART_SetConfig+0x950>)
 8005976:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800597a:	bf00      	nop
 800597c:	08005a07 	.word	0x08005a07
 8005980:	08005a0f 	.word	0x08005a0f
 8005984:	08005a6b 	.word	0x08005a6b
 8005988:	08005a6b 	.word	0x08005a6b
 800598c:	08005a17 	.word	0x08005a17
 8005990:	08005a6b 	.word	0x08005a6b
 8005994:	08005a6b 	.word	0x08005a6b
 8005998:	08005a6b 	.word	0x08005a6b
 800599c:	08005a27 	.word	0x08005a27
 80059a0:	08005a6b 	.word	0x08005a6b
 80059a4:	08005a6b 	.word	0x08005a6b
 80059a8:	08005a6b 	.word	0x08005a6b
 80059ac:	08005a6b 	.word	0x08005a6b
 80059b0:	08005a6b 	.word	0x08005a6b
 80059b4:	08005a6b 	.word	0x08005a6b
 80059b8:	08005a6b 	.word	0x08005a6b
 80059bc:	08005a37 	.word	0x08005a37
 80059c0:	08005a6b 	.word	0x08005a6b
 80059c4:	08005a6b 	.word	0x08005a6b
 80059c8:	08005a6b 	.word	0x08005a6b
 80059cc:	08005a6b 	.word	0x08005a6b
 80059d0:	08005a6b 	.word	0x08005a6b
 80059d4:	08005a6b 	.word	0x08005a6b
 80059d8:	08005a6b 	.word	0x08005a6b
 80059dc:	08005a6b 	.word	0x08005a6b
 80059e0:	08005a6b 	.word	0x08005a6b
 80059e4:	08005a6b 	.word	0x08005a6b
 80059e8:	08005a6b 	.word	0x08005a6b
 80059ec:	08005a6b 	.word	0x08005a6b
 80059f0:	08005a6b 	.word	0x08005a6b
 80059f4:	08005a6b 	.word	0x08005a6b
 80059f8:	08005a6b 	.word	0x08005a6b
 80059fc:	08005a5d 	.word	0x08005a5d
 8005a00:	2b40      	cmp	r3, #64	@ 0x40
 8005a02:	d02e      	beq.n	8005a62 <UART_SetConfig+0xa36>
 8005a04:	e031      	b.n	8005a6a <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a06:	f7fd fb29 	bl	800305c <HAL_RCC_GetPCLK1Freq>
 8005a0a:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005a0c:	e033      	b.n	8005a76 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005a0e:	f7fd fb3b 	bl	8003088 <HAL_RCC_GetPCLK2Freq>
 8005a12:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8005a14:	e02f      	b.n	8005a76 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005a16:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005a1a:	4618      	mov	r0, r3
 8005a1c:	f7fe fd6a 	bl	80044f4 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8005a20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a22:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a24:	e027      	b.n	8005a76 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005a26:	f107 0318 	add.w	r3, r7, #24
 8005a2a:	4618      	mov	r0, r3
 8005a2c:	f7fe feb6 	bl	800479c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8005a30:	69fb      	ldr	r3, [r7, #28]
 8005a32:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a34:	e01f      	b.n	8005a76 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005a36:	4b2d      	ldr	r3, [pc, #180]	@ (8005aec <UART_SetConfig+0xac0>)
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f003 0320 	and.w	r3, r3, #32
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d009      	beq.n	8005a56 <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8005a42:	4b2a      	ldr	r3, [pc, #168]	@ (8005aec <UART_SetConfig+0xac0>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	08db      	lsrs	r3, r3, #3
 8005a48:	f003 0303 	and.w	r3, r3, #3
 8005a4c:	4a28      	ldr	r2, [pc, #160]	@ (8005af0 <UART_SetConfig+0xac4>)
 8005a4e:	fa22 f303 	lsr.w	r3, r2, r3
 8005a52:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8005a54:	e00f      	b.n	8005a76 <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 8005a56:	4b26      	ldr	r3, [pc, #152]	@ (8005af0 <UART_SetConfig+0xac4>)
 8005a58:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a5a:	e00c      	b.n	8005a76 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8005a5c:	4b25      	ldr	r3, [pc, #148]	@ (8005af4 <UART_SetConfig+0xac8>)
 8005a5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a60:	e009      	b.n	8005a76 <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a62:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005a66:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8005a68:	e005      	b.n	8005a76 <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8005a6a:	2300      	movs	r3, #0
 8005a6c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8005a6e:	2301      	movs	r3, #1
 8005a70:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8005a74:	bf00      	nop
    }

    if (pclk != 0U)
 8005a76:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d021      	beq.n	8005ac0 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005a7c:	697b      	ldr	r3, [r7, #20]
 8005a7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005a80:	4a1d      	ldr	r2, [pc, #116]	@ (8005af8 <UART_SetConfig+0xacc>)
 8005a82:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005a86:	461a      	mov	r2, r3
 8005a88:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a8a:	fbb3 f2f2 	udiv	r2, r3, r2
 8005a8e:	697b      	ldr	r3, [r7, #20]
 8005a90:	685b      	ldr	r3, [r3, #4]
 8005a92:	085b      	lsrs	r3, r3, #1
 8005a94:	441a      	add	r2, r3
 8005a96:	697b      	ldr	r3, [r7, #20]
 8005a98:	685b      	ldr	r3, [r3, #4]
 8005a9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a9e:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005aa0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005aa2:	2b0f      	cmp	r3, #15
 8005aa4:	d909      	bls.n	8005aba <UART_SetConfig+0xa8e>
 8005aa6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005aa8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005aac:	d205      	bcs.n	8005aba <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005aae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ab0:	b29a      	uxth	r2, r3
 8005ab2:	697b      	ldr	r3, [r7, #20]
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	60da      	str	r2, [r3, #12]
 8005ab8:	e002      	b.n	8005ac0 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8005aba:	2301      	movs	r3, #1
 8005abc:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005ac0:	697b      	ldr	r3, [r7, #20]
 8005ac2:	2201      	movs	r2, #1
 8005ac4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8005ac8:	697b      	ldr	r3, [r7, #20]
 8005aca:	2201      	movs	r2, #1
 8005acc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005ad0:	697b      	ldr	r3, [r7, #20]
 8005ad2:	2200      	movs	r2, #0
 8005ad4:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8005ad6:	697b      	ldr	r3, [r7, #20]
 8005ad8:	2200      	movs	r2, #0
 8005ada:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8005adc:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	3748      	adds	r7, #72	@ 0x48
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005aea:	bf00      	nop
 8005aec:	58024400 	.word	0x58024400
 8005af0:	03d09000 	.word	0x03d09000
 8005af4:	003d0900 	.word	0x003d0900
 8005af8:	08006300 	.word	0x08006300

08005afc <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005afc:	b480      	push	{r7}
 8005afe:	b083      	sub	sp, #12
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b08:	f003 0308 	and.w	r3, r3, #8
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d00a      	beq.n	8005b26 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	685b      	ldr	r3, [r3, #4]
 8005b16:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	430a      	orrs	r2, r1
 8005b24:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b2a:	f003 0301 	and.w	r3, r3, #1
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d00a      	beq.n	8005b48 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	685b      	ldr	r3, [r3, #4]
 8005b38:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	430a      	orrs	r2, r1
 8005b46:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b4c:	f003 0302 	and.w	r3, r3, #2
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d00a      	beq.n	8005b6a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	685b      	ldr	r3, [r3, #4]
 8005b5a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	430a      	orrs	r2, r1
 8005b68:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b6e:	f003 0304 	and.w	r3, r3, #4
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d00a      	beq.n	8005b8c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	685b      	ldr	r3, [r3, #4]
 8005b7c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	430a      	orrs	r2, r1
 8005b8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b90:	f003 0310 	and.w	r3, r3, #16
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d00a      	beq.n	8005bae <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	689b      	ldr	r3, [r3, #8]
 8005b9e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	430a      	orrs	r2, r1
 8005bac:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bb2:	f003 0320 	and.w	r3, r3, #32
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d00a      	beq.n	8005bd0 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	689b      	ldr	r3, [r3, #8]
 8005bc0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	430a      	orrs	r2, r1
 8005bce:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bd4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d01a      	beq.n	8005c12 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	685b      	ldr	r3, [r3, #4]
 8005be2:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	430a      	orrs	r2, r1
 8005bf0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005bf6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005bfa:	d10a      	bne.n	8005c12 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	685b      	ldr	r3, [r3, #4]
 8005c02:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	430a      	orrs	r2, r1
 8005c10:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c1a:	2b00      	cmp	r3, #0
 8005c1c:	d00a      	beq.n	8005c34 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	681b      	ldr	r3, [r3, #0]
 8005c22:	685b      	ldr	r3, [r3, #4]
 8005c24:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	430a      	orrs	r2, r1
 8005c32:	605a      	str	r2, [r3, #4]
  }
}
 8005c34:	bf00      	nop
 8005c36:	370c      	adds	r7, #12
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c3e:	4770      	bx	lr

08005c40 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005c40:	b580      	push	{r7, lr}
 8005c42:	b098      	sub	sp, #96	@ 0x60
 8005c44:	af02      	add	r7, sp, #8
 8005c46:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005c50:	f7fb fb6e 	bl	8001330 <HAL_GetTick>
 8005c54:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f003 0308 	and.w	r3, r3, #8
 8005c60:	2b08      	cmp	r3, #8
 8005c62:	d12f      	bne.n	8005cc4 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005c64:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005c68:	9300      	str	r3, [sp, #0]
 8005c6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8005c72:	6878      	ldr	r0, [r7, #4]
 8005c74:	f000 f88e 	bl	8005d94 <UART_WaitOnFlagUntilTimeout>
 8005c78:	4603      	mov	r3, r0
 8005c7a:	2b00      	cmp	r3, #0
 8005c7c:	d022      	beq.n	8005cc4 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c84:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c86:	e853 3f00 	ldrex	r3, [r3]
 8005c8a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005c8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005c8e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c92:	653b      	str	r3, [r7, #80]	@ 0x50
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	461a      	mov	r2, r3
 8005c9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8005c9c:	647b      	str	r3, [r7, #68]	@ 0x44
 8005c9e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ca0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005ca2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005ca4:	e841 2300 	strex	r3, r2, [r1]
 8005ca8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005caa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d1e6      	bne.n	8005c7e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2220      	movs	r2, #32
 8005cb4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	2200      	movs	r2, #0
 8005cbc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005cc0:	2303      	movs	r3, #3
 8005cc2:	e063      	b.n	8005d8c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	f003 0304 	and.w	r3, r3, #4
 8005cce:	2b04      	cmp	r3, #4
 8005cd0:	d149      	bne.n	8005d66 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005cd2:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8005cd6:	9300      	str	r3, [sp, #0]
 8005cd8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005cda:	2200      	movs	r2, #0
 8005cdc:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8005ce0:	6878      	ldr	r0, [r7, #4]
 8005ce2:	f000 f857 	bl	8005d94 <UART_WaitOnFlagUntilTimeout>
 8005ce6:	4603      	mov	r3, r0
 8005ce8:	2b00      	cmp	r3, #0
 8005cea:	d03c      	beq.n	8005d66 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005cf2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cf4:	e853 3f00 	ldrex	r3, [r3]
 8005cf8:	623b      	str	r3, [r7, #32]
   return(result);
 8005cfa:	6a3b      	ldr	r3, [r7, #32]
 8005cfc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005d00:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	461a      	mov	r2, r3
 8005d08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005d0a:	633b      	str	r3, [r7, #48]	@ 0x30
 8005d0c:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d0e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005d10:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005d12:	e841 2300 	strex	r3, r2, [r1]
 8005d16:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005d18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d1e6      	bne.n	8005cec <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	3308      	adds	r3, #8
 8005d24:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d26:	693b      	ldr	r3, [r7, #16]
 8005d28:	e853 3f00 	ldrex	r3, [r3]
 8005d2c:	60fb      	str	r3, [r7, #12]
   return(result);
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	f023 0301 	bic.w	r3, r3, #1
 8005d34:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	3308      	adds	r3, #8
 8005d3c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005d3e:	61fa      	str	r2, [r7, #28]
 8005d40:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d42:	69b9      	ldr	r1, [r7, #24]
 8005d44:	69fa      	ldr	r2, [r7, #28]
 8005d46:	e841 2300 	strex	r3, r2, [r1]
 8005d4a:	617b      	str	r3, [r7, #20]
   return(result);
 8005d4c:	697b      	ldr	r3, [r7, #20]
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d1e5      	bne.n	8005d1e <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2220      	movs	r2, #32
 8005d56:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005d62:	2303      	movs	r3, #3
 8005d64:	e012      	b.n	8005d8c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	2220      	movs	r2, #32
 8005d6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2220      	movs	r2, #32
 8005d72:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	2200      	movs	r2, #0
 8005d7a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2200      	movs	r2, #0
 8005d80:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	2200      	movs	r2, #0
 8005d86:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005d8a:	2300      	movs	r3, #0
}
 8005d8c:	4618      	mov	r0, r3
 8005d8e:	3758      	adds	r7, #88	@ 0x58
 8005d90:	46bd      	mov	sp, r7
 8005d92:	bd80      	pop	{r7, pc}

08005d94 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005d94:	b580      	push	{r7, lr}
 8005d96:	b084      	sub	sp, #16
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	60f8      	str	r0, [r7, #12]
 8005d9c:	60b9      	str	r1, [r7, #8]
 8005d9e:	603b      	str	r3, [r7, #0]
 8005da0:	4613      	mov	r3, r2
 8005da2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005da4:	e04f      	b.n	8005e46 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005da6:	69bb      	ldr	r3, [r7, #24]
 8005da8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005dac:	d04b      	beq.n	8005e46 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005dae:	f7fb fabf 	bl	8001330 <HAL_GetTick>
 8005db2:	4602      	mov	r2, r0
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	1ad3      	subs	r3, r2, r3
 8005db8:	69ba      	ldr	r2, [r7, #24]
 8005dba:	429a      	cmp	r2, r3
 8005dbc:	d302      	bcc.n	8005dc4 <UART_WaitOnFlagUntilTimeout+0x30>
 8005dbe:	69bb      	ldr	r3, [r7, #24]
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d101      	bne.n	8005dc8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005dc4:	2303      	movs	r3, #3
 8005dc6:	e04e      	b.n	8005e66 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	f003 0304 	and.w	r3, r3, #4
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d037      	beq.n	8005e46 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005dd6:	68bb      	ldr	r3, [r7, #8]
 8005dd8:	2b80      	cmp	r3, #128	@ 0x80
 8005dda:	d034      	beq.n	8005e46 <UART_WaitOnFlagUntilTimeout+0xb2>
 8005ddc:	68bb      	ldr	r3, [r7, #8]
 8005dde:	2b40      	cmp	r3, #64	@ 0x40
 8005de0:	d031      	beq.n	8005e46 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	69db      	ldr	r3, [r3, #28]
 8005de8:	f003 0308 	and.w	r3, r3, #8
 8005dec:	2b08      	cmp	r3, #8
 8005dee:	d110      	bne.n	8005e12 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	2208      	movs	r2, #8
 8005df6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005df8:	68f8      	ldr	r0, [r7, #12]
 8005dfa:	f000 f839 	bl	8005e70 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	2208      	movs	r2, #8
 8005e02:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	2200      	movs	r2, #0
 8005e0a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8005e0e:	2301      	movs	r3, #1
 8005e10:	e029      	b.n	8005e66 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	69db      	ldr	r3, [r3, #28]
 8005e18:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005e1c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005e20:	d111      	bne.n	8005e46 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005e2a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005e2c:	68f8      	ldr	r0, [r7, #12]
 8005e2e:	f000 f81f 	bl	8005e70 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	2220      	movs	r2, #32
 8005e36:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005e42:	2303      	movs	r3, #3
 8005e44:	e00f      	b.n	8005e66 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	69da      	ldr	r2, [r3, #28]
 8005e4c:	68bb      	ldr	r3, [r7, #8]
 8005e4e:	4013      	ands	r3, r2
 8005e50:	68ba      	ldr	r2, [r7, #8]
 8005e52:	429a      	cmp	r2, r3
 8005e54:	bf0c      	ite	eq
 8005e56:	2301      	moveq	r3, #1
 8005e58:	2300      	movne	r3, #0
 8005e5a:	b2db      	uxtb	r3, r3
 8005e5c:	461a      	mov	r2, r3
 8005e5e:	79fb      	ldrb	r3, [r7, #7]
 8005e60:	429a      	cmp	r2, r3
 8005e62:	d0a0      	beq.n	8005da6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005e64:	2300      	movs	r3, #0
}
 8005e66:	4618      	mov	r0, r3
 8005e68:	3710      	adds	r7, #16
 8005e6a:	46bd      	mov	sp, r7
 8005e6c:	bd80      	pop	{r7, pc}
	...

08005e70 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005e70:	b480      	push	{r7}
 8005e72:	b095      	sub	sp, #84	@ 0x54
 8005e74:	af00      	add	r7, sp, #0
 8005e76:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005e80:	e853 3f00 	ldrex	r3, [r3]
 8005e84:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005e86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e88:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005e8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	681b      	ldr	r3, [r3, #0]
 8005e92:	461a      	mov	r2, r3
 8005e94:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005e96:	643b      	str	r3, [r7, #64]	@ 0x40
 8005e98:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e9a:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005e9c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005e9e:	e841 2300 	strex	r3, r2, [r1]
 8005ea2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005ea4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d1e6      	bne.n	8005e78 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	3308      	adds	r3, #8
 8005eb0:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eb2:	6a3b      	ldr	r3, [r7, #32]
 8005eb4:	e853 3f00 	ldrex	r3, [r3]
 8005eb8:	61fb      	str	r3, [r7, #28]
   return(result);
 8005eba:	69fa      	ldr	r2, [r7, #28]
 8005ebc:	4b1e      	ldr	r3, [pc, #120]	@ (8005f38 <UART_EndRxTransfer+0xc8>)
 8005ebe:	4013      	ands	r3, r2
 8005ec0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	3308      	adds	r3, #8
 8005ec8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8005eca:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005ecc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ece:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8005ed0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005ed2:	e841 2300 	strex	r3, r2, [r1]
 8005ed6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8005ed8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d1e5      	bne.n	8005eaa <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005ee2:	2b01      	cmp	r3, #1
 8005ee4:	d118      	bne.n	8005f18 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	e853 3f00 	ldrex	r3, [r3]
 8005ef2:	60bb      	str	r3, [r7, #8]
   return(result);
 8005ef4:	68bb      	ldr	r3, [r7, #8]
 8005ef6:	f023 0310 	bic.w	r3, r3, #16
 8005efa:	647b      	str	r3, [r7, #68]	@ 0x44
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	461a      	mov	r2, r3
 8005f02:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8005f04:	61bb      	str	r3, [r7, #24]
 8005f06:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f08:	6979      	ldr	r1, [r7, #20]
 8005f0a:	69ba      	ldr	r2, [r7, #24]
 8005f0c:	e841 2300 	strex	r3, r2, [r1]
 8005f10:	613b      	str	r3, [r7, #16]
   return(result);
 8005f12:	693b      	ldr	r3, [r7, #16]
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d1e6      	bne.n	8005ee6 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	2220      	movs	r2, #32
 8005f1c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	2200      	movs	r2, #0
 8005f24:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	2200      	movs	r2, #0
 8005f2a:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8005f2c:	bf00      	nop
 8005f2e:	3754      	adds	r7, #84	@ 0x54
 8005f30:	46bd      	mov	sp, r7
 8005f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f36:	4770      	bx	lr
 8005f38:	effffffe 	.word	0xeffffffe

08005f3c <HAL_RS485Ex_Init>:
  *       oversampling rate).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RS485Ex_Init(UART_HandleTypeDef *huart, uint32_t Polarity, uint32_t AssertionTime,
                                   uint32_t DeassertionTime)
{
 8005f3c:	b580      	push	{r7, lr}
 8005f3e:	b086      	sub	sp, #24
 8005f40:	af00      	add	r7, sp, #0
 8005f42:	60f8      	str	r0, [r7, #12]
 8005f44:	60b9      	str	r1, [r7, #8]
 8005f46:	607a      	str	r2, [r7, #4]
 8005f48:	603b      	str	r3, [r7, #0]
  uint32_t temp;

  /* Check the UART handle allocation */
  if (huart == NULL)
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d101      	bne.n	8005f54 <HAL_RS485Ex_Init+0x18>
  {
    return HAL_ERROR;
 8005f50:	2301      	movs	r3, #1
 8005f52:	e056      	b.n	8006002 <HAL_RS485Ex_Init+0xc6>
  assert_param(IS_UART_ASSERTIONTIME(AssertionTime));

  /* Check the Driver Enable deassertion time */
  assert_param(IS_UART_DEASSERTIONTIME(DeassertionTime));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	d106      	bne.n	8005f6c <HAL_RS485Ex_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	2200      	movs	r2, #0
 8005f62:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX */
    HAL_UART_MspInit(huart);
 8005f66:	68f8      	ldr	r0, [r7, #12]
 8005f68:	f7fa ff8e 	bl	8000e88 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	2224      	movs	r2, #36	@ 0x24
 8005f70:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	681a      	ldr	r2, [r3, #0]
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f022 0201 	bic.w	r2, r2, #1
 8005f82:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d002      	beq.n	8005f92 <HAL_RS485Ex_Init+0x56>
  {
    UART_AdvFeatureConfig(huart);
 8005f8c:	68f8      	ldr	r0, [r7, #12]
 8005f8e:	f7ff fdb5 	bl	8005afc <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005f92:	68f8      	ldr	r0, [r7, #12]
 8005f94:	f7ff f84a 	bl	800502c <UART_SetConfig>
 8005f98:	4603      	mov	r3, r0
 8005f9a:	2b01      	cmp	r3, #1
 8005f9c:	d101      	bne.n	8005fa2 <HAL_RS485Ex_Init+0x66>
  {
    return HAL_ERROR;
 8005f9e:	2301      	movs	r3, #1
 8005fa0:	e02f      	b.n	8006002 <HAL_RS485Ex_Init+0xc6>
  }

  /* Enable the Driver Enable mode by setting the DEM bit in the CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DEM);
 8005fa2:	68fb      	ldr	r3, [r7, #12]
 8005fa4:	681b      	ldr	r3, [r3, #0]
 8005fa6:	689a      	ldr	r2, [r3, #8]
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005fb0:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable polarity */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_DEP, Polarity);
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	689b      	ldr	r3, [r3, #8]
 8005fb8:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005fbc:	68fb      	ldr	r3, [r7, #12]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	68ba      	ldr	r2, [r7, #8]
 8005fc2:	430a      	orrs	r2, r1
 8005fc4:	609a      	str	r2, [r3, #8]

  /* Set the Driver Enable assertion and deassertion times */
  temp = (AssertionTime << UART_CR1_DEAT_ADDRESS_LSB_POS);
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	055b      	lsls	r3, r3, #21
 8005fca:	617b      	str	r3, [r7, #20]
  temp |= (DeassertionTime << UART_CR1_DEDT_ADDRESS_LSB_POS);
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	041b      	lsls	r3, r3, #16
 8005fd0:	697a      	ldr	r2, [r7, #20]
 8005fd2:	4313      	orrs	r3, r2
 8005fd4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, (USART_CR1_DEDT | USART_CR1_DEAT), temp);
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	681a      	ldr	r2, [r3, #0]
 8005fdc:	4b0b      	ldr	r3, [pc, #44]	@ (800600c <HAL_RS485Ex_Init+0xd0>)
 8005fde:	4013      	ands	r3, r2
 8005fe0:	68fa      	ldr	r2, [r7, #12]
 8005fe2:	6812      	ldr	r2, [r2, #0]
 8005fe4:	6979      	ldr	r1, [r7, #20]
 8005fe6:	430b      	orrs	r3, r1
 8005fe8:	6013      	str	r3, [r2, #0]

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	681b      	ldr	r3, [r3, #0]
 8005fee:	681a      	ldr	r2, [r3, #0]
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f042 0201 	orr.w	r2, r2, #1
 8005ff8:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005ffa:	68f8      	ldr	r0, [r7, #12]
 8005ffc:	f7ff fe20 	bl	8005c40 <UART_CheckIdleState>
 8006000:	4603      	mov	r3, r0
}
 8006002:	4618      	mov	r0, r3
 8006004:	3718      	adds	r7, #24
 8006006:	46bd      	mov	sp, r7
 8006008:	bd80      	pop	{r7, pc}
 800600a:	bf00      	nop
 800600c:	fc00ffff 	.word	0xfc00ffff

08006010 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006010:	b480      	push	{r7}
 8006012:	b085      	sub	sp, #20
 8006014:	af00      	add	r7, sp, #0
 8006016:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800601e:	2b01      	cmp	r3, #1
 8006020:	d101      	bne.n	8006026 <HAL_UARTEx_DisableFifoMode+0x16>
 8006022:	2302      	movs	r3, #2
 8006024:	e027      	b.n	8006076 <HAL_UARTEx_DisableFifoMode+0x66>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	2201      	movs	r2, #1
 800602a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	2224      	movs	r2, #36	@ 0x24
 8006032:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	681b      	ldr	r3, [r3, #0]
 8006042:	681a      	ldr	r2, [r3, #0]
 8006044:	687b      	ldr	r3, [r7, #4]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	f022 0201 	bic.w	r2, r2, #1
 800604c:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8006054:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2200      	movs	r2, #0
 800605a:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	68fa      	ldr	r2, [r7, #12]
 8006062:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2220      	movs	r2, #32
 8006068:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2200      	movs	r2, #0
 8006070:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006074:	2300      	movs	r3, #0
}
 8006076:	4618      	mov	r0, r3
 8006078:	3714      	adds	r7, #20
 800607a:	46bd      	mov	sp, r7
 800607c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006080:	4770      	bx	lr

08006082 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006082:	b580      	push	{r7, lr}
 8006084:	b084      	sub	sp, #16
 8006086:	af00      	add	r7, sp, #0
 8006088:	6078      	str	r0, [r7, #4]
 800608a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8006092:	2b01      	cmp	r3, #1
 8006094:	d101      	bne.n	800609a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006096:	2302      	movs	r3, #2
 8006098:	e02d      	b.n	80060f6 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	2201      	movs	r2, #1
 800609e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	2224      	movs	r2, #36	@ 0x24
 80060a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	681a      	ldr	r2, [r3, #0]
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f022 0201 	bic.w	r2, r2, #1
 80060c0:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	689b      	ldr	r3, [r3, #8]
 80060c8:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	683a      	ldr	r2, [r7, #0]
 80060d2:	430a      	orrs	r2, r1
 80060d4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80060d6:	6878      	ldr	r0, [r7, #4]
 80060d8:	f000 f850 	bl	800617c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	68fa      	ldr	r2, [r7, #12]
 80060e2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	2220      	movs	r2, #32
 80060e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	2200      	movs	r2, #0
 80060f0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80060f4:	2300      	movs	r3, #0
}
 80060f6:	4618      	mov	r0, r3
 80060f8:	3710      	adds	r7, #16
 80060fa:	46bd      	mov	sp, r7
 80060fc:	bd80      	pop	{r7, pc}

080060fe <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80060fe:	b580      	push	{r7, lr}
 8006100:	b084      	sub	sp, #16
 8006102:	af00      	add	r7, sp, #0
 8006104:	6078      	str	r0, [r7, #4]
 8006106:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800610e:	2b01      	cmp	r3, #1
 8006110:	d101      	bne.n	8006116 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006112:	2302      	movs	r3, #2
 8006114:	e02d      	b.n	8006172 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	2201      	movs	r2, #1
 800611a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	2224      	movs	r2, #36	@ 0x24
 8006122:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	681a      	ldr	r2, [r3, #0]
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	f022 0201 	bic.w	r2, r2, #1
 800613c:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	689b      	ldr	r3, [r3, #8]
 8006144:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	683a      	ldr	r2, [r7, #0]
 800614e:	430a      	orrs	r2, r1
 8006150:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006152:	6878      	ldr	r0, [r7, #4]
 8006154:	f000 f812 	bl	800617c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	68fa      	ldr	r2, [r7, #12]
 800615e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	2220      	movs	r2, #32
 8006164:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	2200      	movs	r2, #0
 800616c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006170:	2300      	movs	r3, #0
}
 8006172:	4618      	mov	r0, r3
 8006174:	3710      	adds	r7, #16
 8006176:	46bd      	mov	sp, r7
 8006178:	bd80      	pop	{r7, pc}
	...

0800617c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800617c:	b480      	push	{r7}
 800617e:	b085      	sub	sp, #20
 8006180:	af00      	add	r7, sp, #0
 8006182:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006188:	2b00      	cmp	r3, #0
 800618a:	d108      	bne.n	800619e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800618c:	687b      	ldr	r3, [r7, #4]
 800618e:	2201      	movs	r2, #1
 8006190:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	2201      	movs	r2, #1
 8006198:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800619c:	e031      	b.n	8006202 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800619e:	2310      	movs	r3, #16
 80061a0:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80061a2:	2310      	movs	r3, #16
 80061a4:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	689b      	ldr	r3, [r3, #8]
 80061ac:	0e5b      	lsrs	r3, r3, #25
 80061ae:	b2db      	uxtb	r3, r3
 80061b0:	f003 0307 	and.w	r3, r3, #7
 80061b4:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	681b      	ldr	r3, [r3, #0]
 80061ba:	689b      	ldr	r3, [r3, #8]
 80061bc:	0f5b      	lsrs	r3, r3, #29
 80061be:	b2db      	uxtb	r3, r3
 80061c0:	f003 0307 	and.w	r3, r3, #7
 80061c4:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80061c6:	7bbb      	ldrb	r3, [r7, #14]
 80061c8:	7b3a      	ldrb	r2, [r7, #12]
 80061ca:	4911      	ldr	r1, [pc, #68]	@ (8006210 <UARTEx_SetNbDataToProcess+0x94>)
 80061cc:	5c8a      	ldrb	r2, [r1, r2]
 80061ce:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80061d2:	7b3a      	ldrb	r2, [r7, #12]
 80061d4:	490f      	ldr	r1, [pc, #60]	@ (8006214 <UARTEx_SetNbDataToProcess+0x98>)
 80061d6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80061d8:	fb93 f3f2 	sdiv	r3, r3, r2
 80061dc:	b29a      	uxth	r2, r3
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80061e4:	7bfb      	ldrb	r3, [r7, #15]
 80061e6:	7b7a      	ldrb	r2, [r7, #13]
 80061e8:	4909      	ldr	r1, [pc, #36]	@ (8006210 <UARTEx_SetNbDataToProcess+0x94>)
 80061ea:	5c8a      	ldrb	r2, [r1, r2]
 80061ec:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80061f0:	7b7a      	ldrb	r2, [r7, #13]
 80061f2:	4908      	ldr	r1, [pc, #32]	@ (8006214 <UARTEx_SetNbDataToProcess+0x98>)
 80061f4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80061f6:	fb93 f3f2 	sdiv	r3, r3, r2
 80061fa:	b29a      	uxth	r2, r3
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8006202:	bf00      	nop
 8006204:	3714      	adds	r7, #20
 8006206:	46bd      	mov	sp, r7
 8006208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620c:	4770      	bx	lr
 800620e:	bf00      	nop
 8006210:	08006318 	.word	0x08006318
 8006214:	08006320 	.word	0x08006320

08006218 <memset>:
 8006218:	4402      	add	r2, r0
 800621a:	4603      	mov	r3, r0
 800621c:	4293      	cmp	r3, r2
 800621e:	d100      	bne.n	8006222 <memset+0xa>
 8006220:	4770      	bx	lr
 8006222:	f803 1b01 	strb.w	r1, [r3], #1
 8006226:	e7f9      	b.n	800621c <memset+0x4>

08006228 <__libc_init_array>:
 8006228:	b570      	push	{r4, r5, r6, lr}
 800622a:	4d0d      	ldr	r5, [pc, #52]	@ (8006260 <__libc_init_array+0x38>)
 800622c:	4c0d      	ldr	r4, [pc, #52]	@ (8006264 <__libc_init_array+0x3c>)
 800622e:	1b64      	subs	r4, r4, r5
 8006230:	10a4      	asrs	r4, r4, #2
 8006232:	2600      	movs	r6, #0
 8006234:	42a6      	cmp	r6, r4
 8006236:	d109      	bne.n	800624c <__libc_init_array+0x24>
 8006238:	4d0b      	ldr	r5, [pc, #44]	@ (8006268 <__libc_init_array+0x40>)
 800623a:	4c0c      	ldr	r4, [pc, #48]	@ (800626c <__libc_init_array+0x44>)
 800623c:	f000 f826 	bl	800628c <_init>
 8006240:	1b64      	subs	r4, r4, r5
 8006242:	10a4      	asrs	r4, r4, #2
 8006244:	2600      	movs	r6, #0
 8006246:	42a6      	cmp	r6, r4
 8006248:	d105      	bne.n	8006256 <__libc_init_array+0x2e>
 800624a:	bd70      	pop	{r4, r5, r6, pc}
 800624c:	f855 3b04 	ldr.w	r3, [r5], #4
 8006250:	4798      	blx	r3
 8006252:	3601      	adds	r6, #1
 8006254:	e7ee      	b.n	8006234 <__libc_init_array+0xc>
 8006256:	f855 3b04 	ldr.w	r3, [r5], #4
 800625a:	4798      	blx	r3
 800625c:	3601      	adds	r6, #1
 800625e:	e7f2      	b.n	8006246 <__libc_init_array+0x1e>
 8006260:	08006330 	.word	0x08006330
 8006264:	08006330 	.word	0x08006330
 8006268:	08006330 	.word	0x08006330
 800626c:	08006334 	.word	0x08006334

08006270 <memcpy>:
 8006270:	440a      	add	r2, r1
 8006272:	4291      	cmp	r1, r2
 8006274:	f100 33ff 	add.w	r3, r0, #4294967295
 8006278:	d100      	bne.n	800627c <memcpy+0xc>
 800627a:	4770      	bx	lr
 800627c:	b510      	push	{r4, lr}
 800627e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006282:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006286:	4291      	cmp	r1, r2
 8006288:	d1f9      	bne.n	800627e <memcpy+0xe>
 800628a:	bd10      	pop	{r4, pc}

0800628c <_init>:
 800628c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800628e:	bf00      	nop
 8006290:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006292:	bc08      	pop	{r3}
 8006294:	469e      	mov	lr, r3
 8006296:	4770      	bx	lr

08006298 <_fini>:
 8006298:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800629a:	bf00      	nop
 800629c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800629e:	bc08      	pop	{r3}
 80062a0:	469e      	mov	lr, r3
 80062a2:	4770      	bx	lr
