{
  "comments": [
    {
      "unresolved": false,
      "key": {
        "uuid": "b5fa9e24_5a23c6f9",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 1
      },
      "lineNbr": 0,
      "author": {
        "id": 1000660
      },
      "writtenOn": "2024-07-19T11:31:20Z",
      "side": 1,
      "message": "Hi @Leo Yan,\nPatch LGTM. \nI have some generic query. Its mentioned 12bit of ACTLR_EL3/EL2 needs to be set for accessing PMU registers from EL1.\nMay I get to know, where its listed. I referred here. \n1. https://armv8.arm.com/latest_builds/v9A/sysreg/AArch64-afsr0_el3.xml\n2. https://armv8.arm.com/latest_builds/v9A/sysreg/AArch64-actlr_el3.xml\nCoudln\u0027t find details. So please share this details.",
      "revId": "ad36ea96af459d9a4203d9e1ece30be3676591a6",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": false,
      "key": {
        "uuid": "9a6dbe5a_9974f7af",
        "filename": "/PATCHSET_LEVEL",
        "patchSetId": 1
      },
      "lineNbr": 0,
      "author": {
        "id": 1000660
      },
      "writtenOn": "2024-07-19T11:32:51Z",
      "side": 1,
      "message": "Typo: https://armv8.arm.com/latest_builds/v9A/sysreg/AArch64-actlr_el2.xml",
      "parentUuid": "b5fa9e24_5a23c6f9",
      "revId": "ad36ea96af459d9a4203d9e1ece30be3676591a6",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    }
  ]
}