#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: $dff~483^Q~11.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~22-11^out1~0.data2[0] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
$dff~483^Q~11.clk[0] (.latch)                                                 0.039     0.039
$dff~483^Q~11.Q[0] (.latch) [clock-to-output]                                 0.060     0.099
dual_port_ram^MEM~22-11^out1~0.data2[0] (dual_port_ram)                       0.302     0.402
data arrival time                                                                       0.402

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
dual_port_ram^MEM~22-11^out1~0.clk[0] (dual_port_ram)                         0.039     0.039
clock uncertainty                                                             0.000     0.039
cell hold time                                                                0.238     0.277
data required time                                                                      0.277
---------------------------------------------------------------------------------------------
data required time                                                                     -0.277
data arrival time                                                                       0.402
---------------------------------------------------------------------------------------------
slack (MET)                                                                             0.124


#Path 2
Startpoint: $dff~483^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~22-5^out1~0.data2[0] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$dff~483^Q~5.clk[0] (.latch)                                                 0.039     0.039
$dff~483^Q~5.Q[0] (.latch) [clock-to-output]                                 0.060     0.099
dual_port_ram^MEM~22-5^out1~0.data2[0] (dual_port_ram)                       0.330     0.429
data arrival time                                                                      0.429

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
dual_port_ram^MEM~22-5^out1~0.clk[0] (dual_port_ram)                         0.039     0.039
clock uncertainty                                                            0.000     0.039
cell hold time                                                               0.238     0.277
data required time                                                                     0.277
--------------------------------------------------------------------------------------------
data required time                                                                    -0.277
data arrival time                                                                      0.429
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.152


#Path 3
Startpoint: $dff~483^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~22-6^out1~0.data2[0] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$dff~483^Q~6.clk[0] (.latch)                                                 0.039     0.039
$dff~483^Q~6.Q[0] (.latch) [clock-to-output]                                 0.060     0.099
dual_port_ram^MEM~22-6^out1~0.data2[0] (dual_port_ram)                       0.330     0.429
data arrival time                                                                      0.429

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
dual_port_ram^MEM~22-6^out1~0.clk[0] (dual_port_ram)                         0.039     0.039
clock uncertainty                                                            0.000     0.039
cell hold time                                                               0.238     0.277
data required time                                                                     0.277
--------------------------------------------------------------------------------------------
data required time                                                                    -0.277
data arrival time                                                                      0.429
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.152


#Path 4
Startpoint: $dff~483^Q~10.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~22-10^out1~0.data2[0] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
$dff~483^Q~10.clk[0] (.latch)                                                 0.039     0.039
$dff~483^Q~10.Q[0] (.latch) [clock-to-output]                                 0.060     0.099
dual_port_ram^MEM~22-10^out1~0.data2[0] (dual_port_ram)                       0.403     0.503
data arrival time                                                                       0.503

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
dual_port_ram^MEM~22-10^out1~0.clk[0] (dual_port_ram)                         0.039     0.039
clock uncertainty                                                             0.000     0.039
cell hold time                                                                0.238     0.277
data required time                                                                      0.277
---------------------------------------------------------------------------------------------
data required time                                                                     -0.277
data arrival time                                                                       0.503
---------------------------------------------------------------------------------------------
slack (MET)                                                                             0.225


#Path 5
Startpoint: $dff~483^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~22-17^out1~0.data2[0] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
$dff~483^Q~17.clk[0] (.latch)                                                 0.039     0.039
$dff~483^Q~17.Q[0] (.latch) [clock-to-output]                                 0.060     0.099
dual_port_ram^MEM~22-17^out1~0.data2[0] (dual_port_ram)                       0.407     0.506
data arrival time                                                                       0.506

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
dual_port_ram^MEM~22-17^out1~0.clk[0] (dual_port_ram)                         0.039     0.039
clock uncertainty                                                             0.000     0.039
cell hold time                                                                0.238     0.277
data required time                                                                      0.277
---------------------------------------------------------------------------------------------
data required time                                                                     -0.277
data arrival time                                                                       0.506
---------------------------------------------------------------------------------------------
slack (MET)                                                                             0.229


#Path 6
Startpoint: $dff~483^Q~25.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~22-25^out1~0.data2[0] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
$dff~483^Q~25.clk[0] (.latch)                                                 0.039     0.039
$dff~483^Q~25.Q[0] (.latch) [clock-to-output]                                 0.060     0.099
dual_port_ram^MEM~22-25^out1~0.data2[0] (dual_port_ram)                       0.423     0.523
data arrival time                                                                       0.523

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
dual_port_ram^MEM~22-25^out1~0.clk[0] (dual_port_ram)                         0.039     0.039
clock uncertainty                                                             0.000     0.039
cell hold time                                                                0.238     0.277
data required time                                                                      0.277
---------------------------------------------------------------------------------------------
data required time                                                                     -0.277
data arrival time                                                                       0.523
---------------------------------------------------------------------------------------------
slack (MET)                                                                             0.245


#Path 7
Startpoint: $dff~483^Q~3.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~22-3^out1~0.data2[0] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$dff~483^Q~3.clk[0] (.latch)                                                 0.039     0.039
$dff~483^Q~3.Q[0] (.latch) [clock-to-output]                                 0.060     0.099
dual_port_ram^MEM~22-3^out1~0.data2[0] (dual_port_ram)                       0.451     0.550
data arrival time                                                                      0.550

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
dual_port_ram^MEM~22-3^out1~0.clk[0] (dual_port_ram)                         0.039     0.039
clock uncertainty                                                            0.000     0.039
cell hold time                                                               0.238     0.277
data required time                                                                     0.277
--------------------------------------------------------------------------------------------
data required time                                                                    -0.277
data arrival time                                                                      0.550
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.273


#Path 8
Startpoint: $dff~483^Q~18.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~22-18^out1~0.data2[0] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
$dff~483^Q~18.clk[0] (.latch)                                                 0.039     0.039
$dff~483^Q~18.Q[0] (.latch) [clock-to-output]                                 0.060     0.099
dual_port_ram^MEM~22-18^out1~0.data2[0] (dual_port_ram)                       0.451     0.550
data arrival time                                                                       0.550

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
dual_port_ram^MEM~22-18^out1~0.clk[0] (dual_port_ram)                         0.039     0.039
clock uncertainty                                                             0.000     0.039
cell hold time                                                                0.238     0.277
data required time                                                                      0.277
---------------------------------------------------------------------------------------------
data required time                                                                     -0.277
data arrival time                                                                       0.550
---------------------------------------------------------------------------------------------
slack (MET)                                                                             0.273


#Path 9
Startpoint: iBusWishbone_ADR~13.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~23-6^out1~0.data2[0] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
iBusWishbone_ADR~13.clk[0] (.latch)                                          0.039     0.039
iBusWishbone_ADR~13.Q[0] (.latch) [clock-to-output]                          0.060     0.099
dual_port_ram^MEM~23-6^out1~0.data2[0] (dual_port_ram)                       0.468     0.568
data arrival time                                                                      0.568

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
dual_port_ram^MEM~23-6^out1~0.clk[0] (dual_port_ram)                         0.039     0.039
clock uncertainty                                                            0.000     0.039
cell hold time                                                               0.238     0.277
data required time                                                                     0.277
--------------------------------------------------------------------------------------------
data required time                                                                    -0.277
data arrival time                                                                      0.568
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.290


#Path 10
Startpoint: $dff~483^Q~28.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~22-28^out1~0.data2[0] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
$dff~483^Q~28.clk[0] (.latch)                                                 0.039     0.039
$dff~483^Q~28.Q[0] (.latch) [clock-to-output]                                 0.060     0.099
dual_port_ram^MEM~22-28^out1~0.data2[0] (dual_port_ram)                       0.470     0.569
data arrival time                                                                       0.569

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
dual_port_ram^MEM~22-28^out1~0.clk[0] (dual_port_ram)                         0.039     0.039
clock uncertainty                                                             0.000     0.039
cell hold time                                                                0.238     0.277
data required time                                                                      0.277
---------------------------------------------------------------------------------------------
data required time                                                                     -0.277
data arrival time                                                                       0.569
---------------------------------------------------------------------------------------------
slack (MET)                                                                             0.292


#Path 11
Startpoint: iBusWishbone_ADR~21.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~23-14^out1~0.data2[0] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                          Incr      Path
---------------------------------------------------------------------------------------------
clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
iBusWishbone_ADR~21.clk[0] (.latch)                                           0.039     0.039
iBusWishbone_ADR~21.Q[0] (.latch) [clock-to-output]                           0.060     0.099
dual_port_ram^MEM~23-14^out1~0.data2[0] (dual_port_ram)                       0.470     0.569
data arrival time                                                                       0.569

clock clk (rise edge)                                                         0.000     0.000
clock source latency                                                          0.000     0.000
clk.inpad[0] (.input)                                                         0.000     0.000
dual_port_ram^MEM~23-14^out1~0.clk[0] (dual_port_ram)                         0.039     0.039
clock uncertainty                                                             0.000     0.039
cell hold time                                                                0.238     0.277
data required time                                                                      0.277
---------------------------------------------------------------------------------------------
data required time                                                                     -0.277
data arrival time                                                                       0.569
---------------------------------------------------------------------------------------------
slack (MET)                                                                             0.292


#Path 12
Startpoint: $dff~483^Q~1.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~22-1^out1~0.data2[0] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$dff~483^Q~1.clk[0] (.latch)                                                 0.039     0.039
$dff~483^Q~1.Q[0] (.latch) [clock-to-output]                                 0.060     0.099
dual_port_ram^MEM~22-1^out1~0.data2[0] (dual_port_ram)                       0.470     0.569
data arrival time                                                                      0.569

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
dual_port_ram^MEM~22-1^out1~0.clk[0] (dual_port_ram)                         0.039     0.039
clock uncertainty                                                            0.000     0.039
cell hold time                                                               0.238     0.277
data required time                                                                     0.277
--------------------------------------------------------------------------------------------
data required time                                                                    -0.277
data arrival time                                                                      0.569
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.292


#Path 13
Startpoint: $dff~483^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~22-0^out1~0.data2[0] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
$dff~483^Q~0.clk[0] (.latch)                                                 0.039     0.039
$dff~483^Q~0.Q[0] (.latch) [clock-to-output]                                 0.060     0.099
dual_port_ram^MEM~22-0^out1~0.data2[0] (dual_port_ram)                       0.470     0.569
data arrival time                                                                      0.569

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
dual_port_ram^MEM~22-0^out1~0.clk[0] (dual_port_ram)                         0.039     0.039
clock uncertainty                                                            0.000     0.039
cell hold time                                                               0.238     0.277
data required time                                                                     0.277
--------------------------------------------------------------------------------------------
data required time                                                                    -0.277
data arrival time                                                                      0.569
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.292


#Path 14
Startpoint: iBusWishbone_ADR~14.Q[0] (.latch clocked by clk)
Endpoint  : dual_port_ram^MEM~23-7^out1~0.data2[0] (dual_port_ram clocked by clk)
Path Type : hold

Point                                                                         Incr      Path
--------------------------------------------------------------------------------------------
clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
iBusWishbone_ADR~14.clk[0] (.latch)                                          0.039     0.039
iBusWishbone_ADR~14.Q[0] (.latch) [clock-to-output]                          0.060     0.099
dual_port_ram^MEM~23-7^out1~0.data2[0] (dual_port_ram)                       0.471     0.570
data arrival time                                                                      0.570

clock clk (rise edge)                                                        0.000     0.000
clock source latency                                                         0.000     0.000
clk.inpad[0] (.input)                                                        0.000     0.000
dual_port_ram^MEM~23-7^out1~0.clk[0] (dual_port_ram)                         0.039     0.039
clock uncertainty                                                            0.000     0.039
cell hold time                                                               0.238     0.277
data required time                                                                     0.277
--------------------------------------------------------------------------------------------
data required time                                                                    -0.277
data arrival time                                                                      0.570
--------------------------------------------------------------------------------------------
slack (MET)                                                                            0.293


#Path 15
Startpoint: $auto$hard_block.cc:122:cell_hard_block$3544.B[39].Q[0] (.latch clocked by clk)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$3544.B[39].D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$3544.B[39].clk[0] (.latch)                       0.039     0.039
$auto$hard_block.cc:122:cell_hard_block$3544.B[39].Q[0] (.latch) [clock-to-output]       0.060     0.099
$auto$rtlil.cc:2607:MuxGate$15254.in[1] (.names)                                         0.096     0.195
$auto$rtlil.cc:2607:MuxGate$15254.out[0] (.names)                                        0.174     0.369
$auto$hard_block.cc:122:cell_hard_block$3544.B[39].D[0] (.latch)                         0.000     0.369
data arrival time                                                                                  0.369

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$3544.B[39].clk[0] (.latch)                       0.039     0.039
clock uncertainty                                                                        0.000     0.039
cell hold time                                                                           0.037     0.076
data required time                                                                                 0.076
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.076
data arrival time                                                                                  0.369
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.293


#Path 16
Startpoint: $dffe~29^Q~1.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~29^Q~1.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~29^Q~1.clk[0] (.latch)                                            0.039     0.039
$dffe~29^Q~1.Q[0] (.latch) [clock-to-output]                            0.060     0.099
$auto$rtlil.cc:2607:MuxGate$13724.in[1] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$13724.out[0] (.names)                       0.174     0.369
$dffe~29^Q~1.D[0] (.latch)                                              0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~29^Q~1.clk[0] (.latch)                                            0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 17
Startpoint: $dffe~61^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~61^Q~8.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~61^Q~8.clk[0] (.latch)                                            0.039     0.039
$dffe~61^Q~8.Q[0] (.latch) [clock-to-output]                            0.060     0.099
$auto$rtlil.cc:2607:MuxGate$14418.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$14418.out[0] (.names)                       0.174     0.369
$dffe~61^Q~8.D[0] (.latch)                                              0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~61^Q~8.clk[0] (.latch)                                            0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 18
Startpoint: $dffe~76^Q~3.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~76^Q~3.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~76^Q~3.clk[0] (.latch)                                            0.039     0.039
$dffe~76^Q~3.Q[0] (.latch) [clock-to-output]                            0.060     0.099
$auto$rtlil.cc:2607:MuxGate$13444.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$13444.out[0] (.names)                       0.174     0.369
$dffe~76^Q~3.D[0] (.latch)                                              0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~76^Q~3.clk[0] (.latch)                                            0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 19
Startpoint: $dffe~76^Q~4.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~76^Q~4.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~76^Q~4.clk[0] (.latch)                                            0.039     0.039
$dffe~76^Q~4.Q[0] (.latch) [clock-to-output]                            0.060     0.099
$auto$rtlil.cc:2607:MuxGate$13446.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$13446.out[0] (.names)                       0.174     0.369
$dffe~76^Q~4.D[0] (.latch)                                              0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~76^Q~4.clk[0] (.latch)                                            0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 20
Startpoint: $dffe~76^Q~2.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~76^Q~2.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~76^Q~2.clk[0] (.latch)                                            0.039     0.039
$dffe~76^Q~2.Q[0] (.latch) [clock-to-output]                            0.060     0.099
$auto$rtlil.cc:2607:MuxGate$13442.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$13442.out[0] (.names)                       0.174     0.369
$dffe~76^Q~2.D[0] (.latch)                                              0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~76^Q~2.clk[0] (.latch)                                            0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 21
Startpoint: $dffe~76^Q~1.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~76^Q~1.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~76^Q~1.clk[0] (.latch)                                            0.039     0.039
$dffe~76^Q~1.Q[0] (.latch) [clock-to-output]                            0.060     0.099
$auto$rtlil.cc:2607:MuxGate$13440.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$13440.out[0] (.names)                       0.174     0.369
$dffe~76^Q~1.D[0] (.latch)                                              0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~76^Q~1.clk[0] (.latch)                                            0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 22
Startpoint: $dffe~76^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~76^Q~0.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~76^Q~0.clk[0] (.latch)                                            0.039     0.039
$dffe~76^Q~0.Q[0] (.latch) [clock-to-output]                            0.060     0.099
$auto$rtlil.cc:2607:MuxGate$13438.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$13438.out[0] (.names)                       0.174     0.369
$dffe~76^Q~0.D[0] (.latch)                                              0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~76^Q~0.clk[0] (.latch)                                            0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 23
Startpoint: $dffe~29^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~29^Q~0.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~29^Q~0.clk[0] (.latch)                                            0.039     0.039
$dffe~29^Q~0.Q[0] (.latch) [clock-to-output]                            0.060     0.099
$auto$rtlil.cc:2607:MuxGate$13722.in[1] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$13722.out[0] (.names)                       0.174     0.369
$dffe~29^Q~0.D[0] (.latch)                                              0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~29^Q~0.clk[0] (.latch)                                            0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 24
Startpoint: $auto$hard_block.cc:122:cell_hard_block$3280.B[0].Q[0] (.latch clocked by clk)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$3280.B[0].D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$3280.B[0].clk[0] (.latch)                       0.039     0.039
$auto$hard_block.cc:122:cell_hard_block$3280.B[0].Q[0] (.latch) [clock-to-output]       0.060     0.099
$auto$rtlil.cc:2607:MuxGate$13516.in[1] (.names)                                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$13516.out[0] (.names)                                       0.174     0.369
$auto$hard_block.cc:122:cell_hard_block$3280.B[0].D[0] (.latch)                         0.000     0.369
data arrival time                                                                                 0.369

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$3280.B[0].clk[0] (.latch)                       0.039     0.039
clock uncertainty                                                                       0.000     0.039
cell hold time                                                                          0.037     0.076
data required time                                                                                0.076
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.076
data arrival time                                                                                 0.369
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.293


#Path 25
Startpoint: $dffe~74^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~74^Q~8.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~8.clk[0] (.latch)                                            0.039     0.039
$dffe~74^Q~8.Q[0] (.latch) [clock-to-output]                            0.060     0.099
$auto$rtlil.cc:2607:MuxGate$13596.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$13596.out[0] (.names)                       0.174     0.369
$dffe~74^Q~8.D[0] (.latch)                                              0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~8.clk[0] (.latch)                                            0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 26
Startpoint: $dffe~74^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~74^Q~9.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~9.clk[0] (.latch)                                            0.039     0.039
$dffe~74^Q~9.Q[0] (.latch) [clock-to-output]                            0.060     0.099
$auto$rtlil.cc:2607:MuxGate$13598.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$13598.out[0] (.names)                       0.174     0.369
$dffe~74^Q~9.D[0] (.latch)                                              0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~9.clk[0] (.latch)                                            0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 27
Startpoint: $dffe~74^Q~10.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~74^Q~10.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~10.clk[0] (.latch)                                           0.039     0.039
$dffe~74^Q~10.Q[0] (.latch) [clock-to-output]                           0.060     0.099
$auto$rtlil.cc:2607:MuxGate$13600.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$13600.out[0] (.names)                       0.174     0.369
$dffe~74^Q~10.D[0] (.latch)                                             0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~10.clk[0] (.latch)                                           0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 28
Startpoint: $dffe~121^Q~2.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~121^Q~2.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~121^Q~2.clk[0] (.latch)                                           0.039     0.039
$dffe~121^Q~2.Q[0] (.latch) [clock-to-output]                           0.060     0.099
$auto$rtlil.cc:2607:MuxGate$14984.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$14984.out[0] (.names)                       0.174     0.369
$dffe~121^Q~2.D[0] (.latch)                                             0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~121^Q~2.clk[0] (.latch)                                           0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 29
Startpoint: $dffe~73^Q~7.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~73^Q~7.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~73^Q~7.clk[0] (.latch)                                            0.039     0.039
$dffe~73^Q~7.Q[0] (.latch) [clock-to-output]                            0.060     0.099
$auto$rtlil.cc:2607:MuxGate$15114.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$15114.out[0] (.names)                       0.174     0.369
$dffe~73^Q~7.D[0] (.latch)                                              0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~73^Q~7.clk[0] (.latch)                                            0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 30
Startpoint: $dffe~73^Q~4.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~73^Q~4.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~73^Q~4.clk[0] (.latch)                                            0.039     0.039
$dffe~73^Q~4.Q[0] (.latch) [clock-to-output]                            0.060     0.099
$auto$rtlil.cc:2607:MuxGate$15108.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$15108.out[0] (.names)                       0.174     0.369
$dffe~73^Q~4.D[0] (.latch)                                              0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~73^Q~4.clk[0] (.latch)                                            0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 31
Startpoint: $dffe~73^Q~3.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~73^Q~3.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~73^Q~3.clk[0] (.latch)                                            0.039     0.039
$dffe~73^Q~3.Q[0] (.latch) [clock-to-output]                            0.060     0.099
$auto$rtlil.cc:2607:MuxGate$15106.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$15106.out[0] (.names)                       0.174     0.369
$dffe~73^Q~3.D[0] (.latch)                                              0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~73^Q~3.clk[0] (.latch)                                            0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 32
Startpoint: $dffe~73^Q~2.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~73^Q~2.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~73^Q~2.clk[0] (.latch)                                            0.039     0.039
$dffe~73^Q~2.Q[0] (.latch) [clock-to-output]                            0.060     0.099
$auto$rtlil.cc:2607:MuxGate$15104.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$15104.out[0] (.names)                       0.174     0.369
$dffe~73^Q~2.D[0] (.latch)                                              0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~73^Q~2.clk[0] (.latch)                                            0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 33
Startpoint: $auto$hard_block.cc:122:cell_hard_block$3544.B[40].Q[0] (.latch clocked by clk)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$3544.B[40].D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$3544.B[40].clk[0] (.latch)                       0.039     0.039
$auto$hard_block.cc:122:cell_hard_block$3544.B[40].Q[0] (.latch) [clock-to-output]       0.060     0.099
$auto$rtlil.cc:2607:MuxGate$15256.in[1] (.names)                                         0.096     0.195
$auto$rtlil.cc:2607:MuxGate$15256.out[0] (.names)                                        0.174     0.369
$auto$hard_block.cc:122:cell_hard_block$3544.B[40].D[0] (.latch)                         0.000     0.369
data arrival time                                                                                  0.369

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$3544.B[40].clk[0] (.latch)                       0.039     0.039
clock uncertainty                                                                        0.000     0.039
cell hold time                                                                           0.037     0.076
data required time                                                                                 0.076
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.076
data arrival time                                                                                  0.369
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.293


#Path 34
Startpoint: $dffe~121^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~121^Q~9.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~121^Q~9.clk[0] (.latch)                                           0.039     0.039
$dffe~121^Q~9.Q[0] (.latch) [clock-to-output]                           0.060     0.099
$auto$rtlil.cc:2607:MuxGate$14998.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$14998.out[0] (.names)                       0.174     0.369
$dffe~121^Q~9.D[0] (.latch)                                             0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~121^Q~9.clk[0] (.latch)                                           0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 35
Startpoint: $dffe~121^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~121^Q~8.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~121^Q~8.clk[0] (.latch)                                           0.039     0.039
$dffe~121^Q~8.Q[0] (.latch) [clock-to-output]                           0.060     0.099
$auto$rtlil.cc:2607:MuxGate$14996.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$14996.out[0] (.names)                       0.174     0.369
$dffe~121^Q~8.D[0] (.latch)                                             0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~121^Q~8.clk[0] (.latch)                                           0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 36
Startpoint: $dffe~121^Q~7.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~121^Q~7.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~121^Q~7.clk[0] (.latch)                                           0.039     0.039
$dffe~121^Q~7.Q[0] (.latch) [clock-to-output]                           0.060     0.099
$auto$rtlil.cc:2607:MuxGate$14994.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$14994.out[0] (.names)                       0.174     0.369
$dffe~121^Q~7.D[0] (.latch)                                             0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~121^Q~7.clk[0] (.latch)                                           0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 37
Startpoint: $dffe~121^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~121^Q~6.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~121^Q~6.clk[0] (.latch)                                           0.039     0.039
$dffe~121^Q~6.Q[0] (.latch) [clock-to-output]                           0.060     0.099
$auto$rtlil.cc:2607:MuxGate$14992.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$14992.out[0] (.names)                       0.174     0.369
$dffe~121^Q~6.D[0] (.latch)                                             0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~121^Q~6.clk[0] (.latch)                                           0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 38
Startpoint: $dffe~121^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~121^Q~5.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~121^Q~5.clk[0] (.latch)                                           0.039     0.039
$dffe~121^Q~5.Q[0] (.latch) [clock-to-output]                           0.060     0.099
$auto$rtlil.cc:2607:MuxGate$14990.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$14990.out[0] (.names)                       0.174     0.369
$dffe~121^Q~5.D[0] (.latch)                                             0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~121^Q~5.clk[0] (.latch)                                           0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 39
Startpoint: $dffe~121^Q~4.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~121^Q~4.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~121^Q~4.clk[0] (.latch)                                           0.039     0.039
$dffe~121^Q~4.Q[0] (.latch) [clock-to-output]                           0.060     0.099
$auto$rtlil.cc:2607:MuxGate$14988.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$14988.out[0] (.names)                       0.174     0.369
$dffe~121^Q~4.D[0] (.latch)                                             0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~121^Q~4.clk[0] (.latch)                                           0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 40
Startpoint: $dffe~121^Q~3.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~121^Q~3.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~121^Q~3.clk[0] (.latch)                                           0.039     0.039
$dffe~121^Q~3.Q[0] (.latch) [clock-to-output]                           0.060     0.099
$auto$rtlil.cc:2607:MuxGate$14986.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$14986.out[0] (.names)                       0.174     0.369
$dffe~121^Q~3.D[0] (.latch)                                             0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~121^Q~3.clk[0] (.latch)                                           0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 41
Startpoint: $auto$hard_block.cc:122:cell_hard_block$3280.B[1].Q[0] (.latch clocked by clk)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$3280.B[1].D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$3280.B[1].clk[0] (.latch)                       0.039     0.039
$auto$hard_block.cc:122:cell_hard_block$3280.B[1].Q[0] (.latch) [clock-to-output]       0.060     0.099
$auto$rtlil.cc:2607:MuxGate$13518.in[1] (.names)                                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$13518.out[0] (.names)                                       0.174     0.369
$auto$hard_block.cc:122:cell_hard_block$3280.B[1].D[0] (.latch)                         0.000     0.369
data arrival time                                                                                 0.369

clock clk (rise edge)                                                                   0.000     0.000
clock source latency                                                                    0.000     0.000
clk.inpad[0] (.input)                                                                   0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$3280.B[1].clk[0] (.latch)                       0.039     0.039
clock uncertainty                                                                       0.000     0.039
cell hold time                                                                          0.037     0.076
data required time                                                                                0.076
-------------------------------------------------------------------------------------------------------
data required time                                                                               -0.076
data arrival time                                                                                 0.369
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.293


#Path 42
Startpoint: $dffe~121^Q~1.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~121^Q~1.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~121^Q~1.clk[0] (.latch)                                           0.039     0.039
$dffe~121^Q~1.Q[0] (.latch) [clock-to-output]                           0.060     0.099
$auto$rtlil.cc:2607:MuxGate$14982.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$14982.out[0] (.names)                       0.174     0.369
$dffe~121^Q~1.D[0] (.latch)                                             0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~121^Q~1.clk[0] (.latch)                                           0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 43
Startpoint: $dffe~121^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~121^Q~0.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~121^Q~0.clk[0] (.latch)                                           0.039     0.039
$dffe~121^Q~0.Q[0] (.latch) [clock-to-output]                           0.060     0.099
$auto$rtlil.cc:2607:MuxGate$14980.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$14980.out[0] (.names)                       0.174     0.369
$dffe~121^Q~0.D[0] (.latch)                                             0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~121^Q~0.clk[0] (.latch)                                           0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 44
Startpoint: $dffe~67^Q~7.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~67^Q~7.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~67^Q~7.clk[0] (.latch)                                            0.039     0.039
$dffe~67^Q~7.Q[0] (.latch) [clock-to-output]                            0.060     0.099
$auto$rtlil.cc:2607:MuxGate$13462.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$13462.out[0] (.names)                       0.174     0.369
$dffe~67^Q~7.D[0] (.latch)                                              0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~67^Q~7.clk[0] (.latch)                                            0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 45
Startpoint: $dffe~67^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~67^Q~6.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~67^Q~6.clk[0] (.latch)                                            0.039     0.039
$dffe~67^Q~6.Q[0] (.latch) [clock-to-output]                            0.060     0.099
$auto$rtlil.cc:2607:MuxGate$13460.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$13460.out[0] (.names)                       0.174     0.369
$dffe~67^Q~6.D[0] (.latch)                                              0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~67^Q~6.clk[0] (.latch)                                            0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 46
Startpoint: $dffe~67^Q~5.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~67^Q~5.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~67^Q~5.clk[0] (.latch)                                            0.039     0.039
$dffe~67^Q~5.Q[0] (.latch) [clock-to-output]                            0.060     0.099
$auto$rtlil.cc:2607:MuxGate$13458.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$13458.out[0] (.names)                       0.174     0.369
$dffe~67^Q~5.D[0] (.latch)                                              0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~67^Q~5.clk[0] (.latch)                                            0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 47
Startpoint: $dffe~67^Q~4.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~67^Q~4.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~67^Q~4.clk[0] (.latch)                                            0.039     0.039
$dffe~67^Q~4.Q[0] (.latch) [clock-to-output]                            0.060     0.099
$auto$rtlil.cc:2607:MuxGate$13456.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$13456.out[0] (.names)                       0.174     0.369
$dffe~67^Q~4.D[0] (.latch)                                              0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~67^Q~4.clk[0] (.latch)                                            0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 48
Startpoint: $dffe~67^Q~3.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~67^Q~3.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~67^Q~3.clk[0] (.latch)                                            0.039     0.039
$dffe~67^Q~3.Q[0] (.latch) [clock-to-output]                            0.060     0.099
$auto$rtlil.cc:2607:MuxGate$13454.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$13454.out[0] (.names)                       0.174     0.369
$dffe~67^Q~3.D[0] (.latch)                                              0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~67^Q~3.clk[0] (.latch)                                            0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 49
Startpoint: $dffe~67^Q~2.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~67^Q~2.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~67^Q~2.clk[0] (.latch)                                            0.039     0.039
$dffe~67^Q~2.Q[0] (.latch) [clock-to-output]                            0.060     0.099
$auto$rtlil.cc:2607:MuxGate$13452.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$13452.out[0] (.names)                       0.174     0.369
$dffe~67^Q~2.D[0] (.latch)                                              0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~67^Q~2.clk[0] (.latch)                                            0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 50
Startpoint: $dffe~67^Q~1.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~67^Q~1.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~67^Q~1.clk[0] (.latch)                                            0.039     0.039
$dffe~67^Q~1.Q[0] (.latch) [clock-to-output]                            0.060     0.099
$auto$rtlil.cc:2607:MuxGate$13450.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$13450.out[0] (.names)                       0.174     0.369
$dffe~67^Q~1.D[0] (.latch)                                              0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~67^Q~1.clk[0] (.latch)                                            0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 51
Startpoint: $dffe~61^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~61^Q~9.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~61^Q~9.clk[0] (.latch)                                            0.039     0.039
$dffe~61^Q~9.Q[0] (.latch) [clock-to-output]                            0.060     0.099
$auto$rtlil.cc:2607:MuxGate$14420.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$14420.out[0] (.names)                       0.174     0.369
$dffe~61^Q~9.D[0] (.latch)                                              0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~61^Q~9.clk[0] (.latch)                                            0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 52
Startpoint: $dffe~73^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~73^Q~6.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~73^Q~6.clk[0] (.latch)                                            0.039     0.039
$dffe~73^Q~6.Q[0] (.latch) [clock-to-output]                            0.060     0.099
$auto$rtlil.cc:2607:MuxGate$15112.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$15112.out[0] (.names)                       0.174     0.369
$dffe~73^Q~6.D[0] (.latch)                                              0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~73^Q~6.clk[0] (.latch)                                            0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 53
Startpoint: $dffe~59^Q~12.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~59^Q~12.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~59^Q~12.clk[0] (.latch)                                           0.039     0.039
$dffe~59^Q~12.Q[0] (.latch) [clock-to-output]                           0.060     0.099
$auto$rtlil.cc:2607:MuxGate$15196.in[1] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$15196.out[0] (.names)                       0.174     0.369
$dffe~59^Q~12.D[0] (.latch)                                             0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~59^Q~12.clk[0] (.latch)                                           0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 54
Startpoint: $dffe~61^Q~6.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~61^Q~6.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~61^Q~6.clk[0] (.latch)                                            0.039     0.039
$dffe~61^Q~6.Q[0] (.latch) [clock-to-output]                            0.060     0.099
$auto$rtlil.cc:2607:MuxGate$14414.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$14414.out[0] (.names)                       0.174     0.369
$dffe~61^Q~6.D[0] (.latch)                                              0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~61^Q~6.clk[0] (.latch)                                            0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 55
Startpoint: $dffe~63^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~63^Q~0.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~63^Q~0.clk[0] (.latch)                                            0.039     0.039
$dffe~63^Q~0.Q[0] (.latch) [clock-to-output]                            0.060     0.099
$auto$rtlil.cc:2607:MuxGate$14266.in[1] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$14266.out[0] (.names)                       0.174     0.369
$dffe~63^Q~0.D[0] (.latch)                                              0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~63^Q~0.clk[0] (.latch)                                            0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 56
Startpoint: $auto$hard_block.cc:122:cell_hard_block$3544.B[36].Q[0] (.latch clocked by clk)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$3544.B[36].D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$3544.B[36].clk[0] (.latch)                       0.039     0.039
$auto$hard_block.cc:122:cell_hard_block$3544.B[36].Q[0] (.latch) [clock-to-output]       0.060     0.099
$auto$rtlil.cc:2607:MuxGate$15248.in[1] (.names)                                         0.096     0.195
$auto$rtlil.cc:2607:MuxGate$15248.out[0] (.names)                                        0.174     0.369
$auto$hard_block.cc:122:cell_hard_block$3544.B[36].D[0] (.latch)                         0.000     0.369
data arrival time                                                                                  0.369

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$3544.B[36].clk[0] (.latch)                       0.039     0.039
clock uncertainty                                                                        0.000     0.039
cell hold time                                                                           0.037     0.076
data required time                                                                                 0.076
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.076
data arrival time                                                                                  0.369
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.293


#Path 57
Startpoint: $auto$hard_block.cc:122:cell_hard_block$3544.B[35].Q[0] (.latch clocked by clk)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$3544.B[35].D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$3544.B[35].clk[0] (.latch)                       0.039     0.039
$auto$hard_block.cc:122:cell_hard_block$3544.B[35].Q[0] (.latch) [clock-to-output]       0.060     0.099
$auto$rtlil.cc:2607:MuxGate$15246.in[1] (.names)                                         0.096     0.195
$auto$rtlil.cc:2607:MuxGate$15246.out[0] (.names)                                        0.174     0.369
$auto$hard_block.cc:122:cell_hard_block$3544.B[35].D[0] (.latch)                         0.000     0.369
data arrival time                                                                                  0.369

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$3544.B[35].clk[0] (.latch)                       0.039     0.039
clock uncertainty                                                                        0.000     0.039
cell hold time                                                                           0.037     0.076
data required time                                                                                 0.076
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.076
data arrival time                                                                                  0.369
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.293


#Path 58
Startpoint: $auto$hard_block.cc:122:cell_hard_block$3544.B[34].Q[0] (.latch clocked by clk)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$3544.B[34].D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$3544.B[34].clk[0] (.latch)                       0.039     0.039
$auto$hard_block.cc:122:cell_hard_block$3544.B[34].Q[0] (.latch) [clock-to-output]       0.060     0.099
$auto$rtlil.cc:2607:MuxGate$15244.in[1] (.names)                                         0.096     0.195
$auto$rtlil.cc:2607:MuxGate$15244.out[0] (.names)                                        0.174     0.369
$auto$hard_block.cc:122:cell_hard_block$3544.B[34].D[0] (.latch)                         0.000     0.369
data arrival time                                                                                  0.369

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$3544.B[34].clk[0] (.latch)                       0.039     0.039
clock uncertainty                                                                        0.000     0.039
cell hold time                                                                           0.037     0.076
data required time                                                                                 0.076
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.076
data arrival time                                                                                  0.369
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.293


#Path 59
Startpoint: $auto$hard_block.cc:122:cell_hard_block$3544.B[33].Q[0] (.latch clocked by clk)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$3544.B[33].D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$3544.B[33].clk[0] (.latch)                       0.039     0.039
$auto$hard_block.cc:122:cell_hard_block$3544.B[33].Q[0] (.latch) [clock-to-output]       0.060     0.099
$auto$rtlil.cc:2607:MuxGate$15242.in[1] (.names)                                         0.096     0.195
$auto$rtlil.cc:2607:MuxGate$15242.out[0] (.names)                                        0.174     0.369
$auto$hard_block.cc:122:cell_hard_block$3544.B[33].D[0] (.latch)                         0.000     0.369
data arrival time                                                                                  0.369

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$3544.B[33].clk[0] (.latch)                       0.039     0.039
clock uncertainty                                                                        0.000     0.039
cell hold time                                                                           0.037     0.076
data required time                                                                                 0.076
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.076
data arrival time                                                                                  0.369
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.293


#Path 60
Startpoint: $dffe~59^Q~29.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~59^Q~29.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~59^Q~29.clk[0] (.latch)                                           0.039     0.039
$dffe~59^Q~29.Q[0] (.latch) [clock-to-output]                           0.060     0.099
$auto$rtlil.cc:2607:MuxGate$15204.in[1] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$15204.out[0] (.names)                       0.174     0.369
$dffe~59^Q~29.D[0] (.latch)                                             0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~59^Q~29.clk[0] (.latch)                                           0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 61
Startpoint: $dffe~59^Q~28.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~59^Q~28.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~59^Q~28.clk[0] (.latch)                                           0.039     0.039
$dffe~59^Q~28.Q[0] (.latch) [clock-to-output]                           0.060     0.099
$auto$rtlil.cc:2607:MuxGate$15202.in[1] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$15202.out[0] (.names)                       0.174     0.369
$dffe~59^Q~28.D[0] (.latch)                                             0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~59^Q~28.clk[0] (.latch)                                           0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 62
Startpoint: $dffe~59^Q~14.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~59^Q~14.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~59^Q~14.clk[0] (.latch)                                           0.039     0.039
$dffe~59^Q~14.Q[0] (.latch) [clock-to-output]                           0.060     0.099
$auto$rtlil.cc:2607:MuxGate$15200.in[1] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$15200.out[0] (.names)                       0.174     0.369
$dffe~59^Q~14.D[0] (.latch)                                             0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~59^Q~14.clk[0] (.latch)                                           0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 63
Startpoint: $dffe~59^Q~13.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~59^Q~13.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~59^Q~13.clk[0] (.latch)                                           0.039     0.039
$dffe~59^Q~13.Q[0] (.latch) [clock-to-output]                           0.060     0.099
$auto$rtlil.cc:2607:MuxGate$15198.in[1] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$15198.out[0] (.names)                       0.174     0.369
$dffe~59^Q~13.D[0] (.latch)                                             0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~59^Q~13.clk[0] (.latch)                                           0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 64
Startpoint: $auto$hard_block.cc:122:cell_hard_block$3544.B[37].Q[0] (.latch clocked by clk)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$3544.B[37].D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$3544.B[37].clk[0] (.latch)                       0.039     0.039
$auto$hard_block.cc:122:cell_hard_block$3544.B[37].Q[0] (.latch) [clock-to-output]       0.060     0.099
$auto$rtlil.cc:2607:MuxGate$15250.in[1] (.names)                                         0.096     0.195
$auto$rtlil.cc:2607:MuxGate$15250.out[0] (.names)                                        0.174     0.369
$auto$hard_block.cc:122:cell_hard_block$3544.B[37].D[0] (.latch)                         0.000     0.369
data arrival time                                                                                  0.369

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$3544.B[37].clk[0] (.latch)                       0.039     0.039
clock uncertainty                                                                        0.000     0.039
cell hold time                                                                           0.037     0.076
data required time                                                                                 0.076
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.076
data arrival time                                                                                  0.369
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.293


#Path 65
Startpoint: $dffe~59^Q~11.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~59^Q~11.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~59^Q~11.clk[0] (.latch)                                           0.039     0.039
$dffe~59^Q~11.Q[0] (.latch) [clock-to-output]                           0.060     0.099
$auto$rtlil.cc:2607:MuxGate$15194.in[1] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$15194.out[0] (.names)                       0.174     0.369
$dffe~59^Q~11.D[0] (.latch)                                             0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~59^Q~11.clk[0] (.latch)                                           0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 66
Startpoint: $dffe~59^Q~10.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~59^Q~10.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~59^Q~10.clk[0] (.latch)                                           0.039     0.039
$dffe~59^Q~10.Q[0] (.latch) [clock-to-output]                           0.060     0.099
$auto$rtlil.cc:2607:MuxGate$15192.in[1] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$15192.out[0] (.names)                       0.174     0.369
$dffe~59^Q~10.D[0] (.latch)                                             0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~59^Q~10.clk[0] (.latch)                                           0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 67
Startpoint: $dffe~59^Q~9.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~59^Q~9.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~59^Q~9.clk[0] (.latch)                                            0.039     0.039
$dffe~59^Q~9.Q[0] (.latch) [clock-to-output]                            0.060     0.099
$auto$rtlil.cc:2607:MuxGate$15190.in[1] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$15190.out[0] (.names)                       0.174     0.369
$dffe~59^Q~9.D[0] (.latch)                                              0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~59^Q~9.clk[0] (.latch)                                            0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 68
Startpoint: $dffe~59^Q~8.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~59^Q~8.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~59^Q~8.clk[0] (.latch)                                            0.039     0.039
$dffe~59^Q~8.Q[0] (.latch) [clock-to-output]                            0.060     0.099
$auto$rtlil.cc:2607:MuxGate$15188.in[1] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$15188.out[0] (.names)                       0.174     0.369
$dffe~59^Q~8.D[0] (.latch)                                              0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~59^Q~8.clk[0] (.latch)                                            0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 69
Startpoint: $dffe~59^Q~7.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~59^Q~7.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~59^Q~7.clk[0] (.latch)                                            0.039     0.039
$dffe~59^Q~7.Q[0] (.latch) [clock-to-output]                            0.060     0.099
$auto$rtlil.cc:2607:MuxGate$15186.in[1] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$15186.out[0] (.names)                       0.174     0.369
$dffe~59^Q~7.D[0] (.latch)                                              0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~59^Q~7.clk[0] (.latch)                                            0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 70
Startpoint: $dffe~50^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~50^Q~0.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~50^Q~0.clk[0] (.latch)                                            0.039     0.039
$dffe~50^Q~0.Q[0] (.latch) [clock-to-output]                            0.060     0.099
$auto$rtlil.cc:2607:MuxGate$15184.in[1] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$15184.out[0] (.names)                       0.174     0.369
$dffe~50^Q~0.D[0] (.latch)                                              0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~50^Q~0.clk[0] (.latch)                                            0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 71
Startpoint: $dffe~39^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~38^Q~0.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~39^Q~0.clk[0] (.latch)                                            0.039     0.039
$dffe~39^Q~0.Q[0] (.latch) [clock-to-output]                            0.060     0.099
$auto$rtlil.cc:2607:MuxGate$15182.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$15182.out[0] (.names)                       0.174     0.369
$dffe~38^Q~0.D[0] (.latch)                                              0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~38^Q~0.clk[0] (.latch)                                            0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 72
Startpoint: $dffe~49^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~48^Q~0.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~49^Q~0.clk[0] (.latch)                                            0.039     0.039
$dffe~49^Q~0.Q[0] (.latch) [clock-to-output]                            0.060     0.099
$auto$rtlil.cc:2607:MuxGate$15178.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$15178.out[0] (.names)                       0.174     0.369
$dffe~48^Q~0.D[0] (.latch)                                              0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~48^Q~0.clk[0] (.latch)                                            0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 73
Startpoint: $dffe~46^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~46^Q~0.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~46^Q~0.clk[0] (.latch)                                            0.039     0.039
$dffe~46^Q~0.Q[0] (.latch) [clock-to-output]                            0.060     0.099
$auto$rtlil.cc:2607:MuxGate$15176.in[1] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$15176.out[0] (.names)                       0.174     0.369
$dffe~46^Q~0.D[0] (.latch)                                              0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~46^Q~0.clk[0] (.latch)                                            0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 74
Startpoint: $dffe~35^Q~0.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~34^Q~0.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~35^Q~0.clk[0] (.latch)                                            0.039     0.039
$dffe~35^Q~0.Q[0] (.latch) [clock-to-output]                            0.060     0.099
$auto$rtlil.cc:2607:MuxGate$15064.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$15064.out[0] (.names)                       0.174     0.369
$dffe~34^Q~0.D[0] (.latch)                                              0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~34^Q~0.clk[0] (.latch)                                            0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 75
Startpoint: $dffe~74^Q~24.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~74^Q~24.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~24.clk[0] (.latch)                                           0.039     0.039
$dffe~74^Q~24.Q[0] (.latch) [clock-to-output]                           0.060     0.099
$auto$rtlil.cc:2607:MuxGate$13628.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$13628.out[0] (.names)                       0.174     0.369
$dffe~74^Q~24.D[0] (.latch)                                             0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~24.clk[0] (.latch)                                           0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 76
Startpoint: $dffe~74^Q~12.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~74^Q~12.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~12.clk[0] (.latch)                                           0.039     0.039
$dffe~74^Q~12.Q[0] (.latch) [clock-to-output]                           0.060     0.099
$auto$rtlil.cc:2607:MuxGate$13604.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$13604.out[0] (.names)                       0.174     0.369
$dffe~74^Q~12.D[0] (.latch)                                             0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~12.clk[0] (.latch)                                           0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 77
Startpoint: $dffe~74^Q~13.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~74^Q~13.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~13.clk[0] (.latch)                                           0.039     0.039
$dffe~74^Q~13.Q[0] (.latch) [clock-to-output]                           0.060     0.099
$auto$rtlil.cc:2607:MuxGate$13606.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$13606.out[0] (.names)                       0.174     0.369
$dffe~74^Q~13.D[0] (.latch)                                             0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~13.clk[0] (.latch)                                           0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 78
Startpoint: $dffe~74^Q~14.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~74^Q~14.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~14.clk[0] (.latch)                                           0.039     0.039
$dffe~74^Q~14.Q[0] (.latch) [clock-to-output]                           0.060     0.099
$auto$rtlil.cc:2607:MuxGate$13608.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$13608.out[0] (.names)                       0.174     0.369
$dffe~74^Q~14.D[0] (.latch)                                             0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~14.clk[0] (.latch)                                           0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 79
Startpoint: $dffe~74^Q~15.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~74^Q~15.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~15.clk[0] (.latch)                                           0.039     0.039
$dffe~74^Q~15.Q[0] (.latch) [clock-to-output]                           0.060     0.099
$auto$rtlil.cc:2607:MuxGate$13610.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$13610.out[0] (.names)                       0.174     0.369
$dffe~74^Q~15.D[0] (.latch)                                             0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~15.clk[0] (.latch)                                           0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 80
Startpoint: $dffe~74^Q~31.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~74^Q~31.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~31.clk[0] (.latch)                                           0.039     0.039
$dffe~74^Q~31.Q[0] (.latch) [clock-to-output]                           0.060     0.099
$auto$rtlil.cc:2607:MuxGate$13642.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$13642.out[0] (.names)                       0.174     0.369
$dffe~74^Q~31.D[0] (.latch)                                             0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~31.clk[0] (.latch)                                           0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 81
Startpoint: $dffe~74^Q~30.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~74^Q~30.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~30.clk[0] (.latch)                                           0.039     0.039
$dffe~74^Q~30.Q[0] (.latch) [clock-to-output]                           0.060     0.099
$auto$rtlil.cc:2607:MuxGate$13640.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$13640.out[0] (.names)                       0.174     0.369
$dffe~74^Q~30.D[0] (.latch)                                             0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~30.clk[0] (.latch)                                           0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 82
Startpoint: $dffe~74^Q~29.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~74^Q~29.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~29.clk[0] (.latch)                                           0.039     0.039
$dffe~74^Q~29.Q[0] (.latch) [clock-to-output]                           0.060     0.099
$auto$rtlil.cc:2607:MuxGate$13638.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$13638.out[0] (.names)                       0.174     0.369
$dffe~74^Q~29.D[0] (.latch)                                             0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~29.clk[0] (.latch)                                           0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 83
Startpoint: $dffe~74^Q~28.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~74^Q~28.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~28.clk[0] (.latch)                                           0.039     0.039
$dffe~74^Q~28.Q[0] (.latch) [clock-to-output]                           0.060     0.099
$auto$rtlil.cc:2607:MuxGate$13636.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$13636.out[0] (.names)                       0.174     0.369
$dffe~74^Q~28.D[0] (.latch)                                             0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~28.clk[0] (.latch)                                           0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 84
Startpoint: $dffe~74^Q~27.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~74^Q~27.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~27.clk[0] (.latch)                                           0.039     0.039
$dffe~74^Q~27.Q[0] (.latch) [clock-to-output]                           0.060     0.099
$auto$rtlil.cc:2607:MuxGate$13634.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$13634.out[0] (.names)                       0.174     0.369
$dffe~74^Q~27.D[0] (.latch)                                             0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~27.clk[0] (.latch)                                           0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 85
Startpoint: $dffe~74^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~74^Q~26.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~26.clk[0] (.latch)                                           0.039     0.039
$dffe~74^Q~26.Q[0] (.latch) [clock-to-output]                           0.060     0.099
$auto$rtlil.cc:2607:MuxGate$13632.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$13632.out[0] (.names)                       0.174     0.369
$dffe~74^Q~26.D[0] (.latch)                                             0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~26.clk[0] (.latch)                                           0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 86
Startpoint: $dffe~74^Q~11.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~74^Q~11.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~11.clk[0] (.latch)                                           0.039     0.039
$dffe~74^Q~11.Q[0] (.latch) [clock-to-output]                           0.060     0.099
$auto$rtlil.cc:2607:MuxGate$13602.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$13602.out[0] (.names)                       0.174     0.369
$dffe~74^Q~11.D[0] (.latch)                                             0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~11.clk[0] (.latch)                                           0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 87
Startpoint: $dffe~74^Q~23.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~74^Q~23.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~23.clk[0] (.latch)                                           0.039     0.039
$dffe~74^Q~23.Q[0] (.latch) [clock-to-output]                           0.060     0.099
$auto$rtlil.cc:2607:MuxGate$13626.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$13626.out[0] (.names)                       0.174     0.369
$dffe~74^Q~23.D[0] (.latch)                                             0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~23.clk[0] (.latch)                                           0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 88
Startpoint: $dffe~74^Q~22.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~74^Q~22.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~22.clk[0] (.latch)                                           0.039     0.039
$dffe~74^Q~22.Q[0] (.latch) [clock-to-output]                           0.060     0.099
$auto$rtlil.cc:2607:MuxGate$13624.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$13624.out[0] (.names)                       0.174     0.369
$dffe~74^Q~22.D[0] (.latch)                                             0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~22.clk[0] (.latch)                                           0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 89
Startpoint: $dffe~74^Q~21.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~74^Q~21.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~21.clk[0] (.latch)                                           0.039     0.039
$dffe~74^Q~21.Q[0] (.latch) [clock-to-output]                           0.060     0.099
$auto$rtlil.cc:2607:MuxGate$13622.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$13622.out[0] (.names)                       0.174     0.369
$dffe~74^Q~21.D[0] (.latch)                                             0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~21.clk[0] (.latch)                                           0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 90
Startpoint: $dffe~74^Q~20.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~74^Q~20.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~20.clk[0] (.latch)                                           0.039     0.039
$dffe~74^Q~20.Q[0] (.latch) [clock-to-output]                           0.060     0.099
$auto$rtlil.cc:2607:MuxGate$13620.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$13620.out[0] (.names)                       0.174     0.369
$dffe~74^Q~20.D[0] (.latch)                                             0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~20.clk[0] (.latch)                                           0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 91
Startpoint: $dffe~74^Q~19.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~74^Q~19.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~19.clk[0] (.latch)                                           0.039     0.039
$dffe~74^Q~19.Q[0] (.latch) [clock-to-output]                           0.060     0.099
$auto$rtlil.cc:2607:MuxGate$13618.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$13618.out[0] (.names)                       0.174     0.369
$dffe~74^Q~19.D[0] (.latch)                                             0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~19.clk[0] (.latch)                                           0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 92
Startpoint: $dffe~74^Q~18.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~74^Q~18.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~18.clk[0] (.latch)                                           0.039     0.039
$dffe~74^Q~18.Q[0] (.latch) [clock-to-output]                           0.060     0.099
$auto$rtlil.cc:2607:MuxGate$13616.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$13616.out[0] (.names)                       0.174     0.369
$dffe~74^Q~18.D[0] (.latch)                                             0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~18.clk[0] (.latch)                                           0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 93
Startpoint: $dffe~74^Q~17.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~74^Q~17.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~17.clk[0] (.latch)                                           0.039     0.039
$dffe~74^Q~17.Q[0] (.latch) [clock-to-output]                           0.060     0.099
$auto$rtlil.cc:2607:MuxGate$13614.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$13614.out[0] (.names)                       0.174     0.369
$dffe~74^Q~17.D[0] (.latch)                                             0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~17.clk[0] (.latch)                                           0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 94
Startpoint: $dffe~74^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~74^Q~16.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~16.clk[0] (.latch)                                           0.039     0.039
$dffe~74^Q~16.Q[0] (.latch) [clock-to-output]                           0.060     0.099
$auto$rtlil.cc:2607:MuxGate$13612.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$13612.out[0] (.names)                       0.174     0.369
$dffe~74^Q~16.D[0] (.latch)                                             0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~74^Q~16.clk[0] (.latch)                                           0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 95
Startpoint: $auto$hard_block.cc:122:cell_hard_block$3544.B[38].Q[0] (.latch clocked by clk)
Endpoint  : $auto$hard_block.cc:122:cell_hard_block$3544.B[38].D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                                     Incr      Path
--------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$3544.B[38].clk[0] (.latch)                       0.039     0.039
$auto$hard_block.cc:122:cell_hard_block$3544.B[38].Q[0] (.latch) [clock-to-output]       0.060     0.099
$auto$rtlil.cc:2607:MuxGate$15252.in[1] (.names)                                         0.096     0.195
$auto$rtlil.cc:2607:MuxGate$15252.out[0] (.names)                                        0.174     0.369
$auto$hard_block.cc:122:cell_hard_block$3544.B[38].D[0] (.latch)                         0.000     0.369
data arrival time                                                                                  0.369

clock clk (rise edge)                                                                    0.000     0.000
clock source latency                                                                     0.000     0.000
clk.inpad[0] (.input)                                                                    0.000     0.000
$auto$hard_block.cc:122:cell_hard_block$3544.B[38].clk[0] (.latch)                       0.039     0.039
clock uncertainty                                                                        0.000     0.039
cell hold time                                                                           0.037     0.076
data required time                                                                                 0.076
--------------------------------------------------------------------------------------------------------
data required time                                                                                -0.076
data arrival time                                                                                  0.369
--------------------------------------------------------------------------------------------------------
slack (MET)                                                                                        0.293


#Path 96
Startpoint: $dffe~61^Q~7.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~61^Q~7.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~61^Q~7.clk[0] (.latch)                                            0.039     0.039
$dffe~61^Q~7.Q[0] (.latch) [clock-to-output]                            0.060     0.099
$auto$rtlil.cc:2607:MuxGate$14416.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$14416.out[0] (.names)                       0.174     0.369
$dffe~61^Q~7.D[0] (.latch)                                              0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~61^Q~7.clk[0] (.latch)                                            0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 97
Startpoint: $dffe~70^Q~16.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~70^Q~16.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~70^Q~16.clk[0] (.latch)                                           0.039     0.039
$dffe~70^Q~16.Q[0] (.latch) [clock-to-output]                           0.060     0.099
$auto$rtlil.cc:2607:MuxGate$14096.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$14096.out[0] (.names)                       0.174     0.369
$dffe~70^Q~16.D[0] (.latch)                                             0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~70^Q~16.clk[0] (.latch)                                           0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 98
Startpoint: $dffe~70^Q~27.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~70^Q~27.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~70^Q~27.clk[0] (.latch)                                           0.039     0.039
$dffe~70^Q~27.Q[0] (.latch) [clock-to-output]                           0.060     0.099
$auto$rtlil.cc:2607:MuxGate$14118.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$14118.out[0] (.names)                       0.174     0.369
$dffe~70^Q~27.D[0] (.latch)                                             0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~70^Q~27.clk[0] (.latch)                                           0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 99
Startpoint: $dffe~70^Q~26.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~70^Q~26.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~70^Q~26.clk[0] (.latch)                                           0.039     0.039
$dffe~70^Q~26.Q[0] (.latch) [clock-to-output]                           0.060     0.099
$auto$rtlil.cc:2607:MuxGate$14116.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$14116.out[0] (.names)                       0.174     0.369
$dffe~70^Q~26.D[0] (.latch)                                             0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~70^Q~26.clk[0] (.latch)                                           0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#Path 100
Startpoint: $dffe~70^Q~25.Q[0] (.latch clocked by clk)
Endpoint  : $dffe~70^Q~25.D[0] (.latch clocked by clk)
Path Type : hold

Point                                                                    Incr      Path
---------------------------------------------------------------------------------------
clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~70^Q~25.clk[0] (.latch)                                           0.039     0.039
$dffe~70^Q~25.Q[0] (.latch) [clock-to-output]                           0.060     0.099
$auto$rtlil.cc:2607:MuxGate$14114.in[0] (.names)                        0.096     0.195
$auto$rtlil.cc:2607:MuxGate$14114.out[0] (.names)                       0.174     0.369
$dffe~70^Q~25.D[0] (.latch)                                             0.000     0.369
data arrival time                                                                 0.369

clock clk (rise edge)                                                   0.000     0.000
clock source latency                                                    0.000     0.000
clk.inpad[0] (.input)                                                   0.000     0.000
$dffe~70^Q~25.clk[0] (.latch)                                           0.039     0.039
clock uncertainty                                                       0.000     0.039
cell hold time                                                          0.037     0.076
data required time                                                                0.076
---------------------------------------------------------------------------------------
data required time                                                               -0.076
data arrival time                                                                 0.369
---------------------------------------------------------------------------------------
slack (MET)                                                                       0.293


#End of timing report
