<stg><name>kernel_mhsa</name>


<trans_list>

<trans id="636" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="637" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="638" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="639" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="640" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="641" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="642" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="643" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="644" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="645" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="646" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="647" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="648" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="649" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="650" from="14" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="652" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="653" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="654" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="655" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="656" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="657" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="658" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="659" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="660" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="661" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="662" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="663" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="664" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="665" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="666" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="667" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="668" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="669" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="670" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="671" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="672" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="673" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="674" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="675" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="676" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="677" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="678" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="679" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="680" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="681" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="682" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="683" from="46" to="47">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="684" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="685" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="686" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="687" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="688" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="689" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="690" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="691" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="692" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="693" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="694" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="695" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="696" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="697" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="698" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="699" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="700" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="701" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="702" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="703" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="704" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="705" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="706" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="707" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="708" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="709" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="710" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="711" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="712" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="713" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="714" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="715" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="716" from="79" to="84">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="717" from="79" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="718" from="79" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="720" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="721" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="722" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="723" from="83" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="725" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="726" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="727" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="728" from="87" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="730" from="88" to="89">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="731" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="732" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="733" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="734" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="735" from="93" to="94">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="736" from="94" to="95">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="737" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="738" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="739" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="740" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="741" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="27" op_0_bw="32">
<![CDATA[
entry:0 %phi_mul = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="32">
<![CDATA[
entry:1 %l = alloca i32 1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:2 %value_cache_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %value_cache

]]></Node>
<StgValue><ssdm name="value_cache_read"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:3 %key_cache_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %key_cache

]]></Node>
<StgValue><ssdm name="key_cache_read"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:4 %weights_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %weights

]]></Node>
<StgValue><ssdm name="weights_read"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:5 %position_read = read i32 @_ssdm_op_Read.s_axilite.i32, i32 %position

]]></Node>
<StgValue><ssdm name="position_read"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:6 %current_token_read = read i64 @_ssdm_op_Read.s_axilite.i64, i64 %current_token

]]></Node>
<StgValue><ssdm name="current_token_read"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
entry:7 %local_accum_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_load_1_loc"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
entry:8 %local_accum_2_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_2_load_1_loc"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
entry:9 %local_accum_4_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_4_load_1_loc"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
entry:10 %local_accum_6_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_6_load_1_loc"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
entry:11 %local_accum_8_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_8_load_1_loc"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="64">
<![CDATA[
entry:12 %local_accum_10_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_10_load_1_loc"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
entry:13 %local_accum_12_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_12_load_1_loc"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="64">
<![CDATA[
entry:14 %local_accum_14_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_14_load_1_loc"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="64">
<![CDATA[
entry:15 %local_accum_16_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_16_load_1_loc"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="64">
<![CDATA[
entry:16 %local_accum_18_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_18_load_1_loc"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
entry:17 %local_accum_20_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_20_load_1_loc"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="64">
<![CDATA[
entry:18 %local_accum_22_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_22_load_1_loc"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="64">
<![CDATA[
entry:19 %local_accum_24_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_24_load_1_loc"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="64">
<![CDATA[
entry:20 %local_accum_26_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_26_load_1_loc"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="64">
<![CDATA[
entry:21 %local_accum_28_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_28_load_1_loc"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="64">
<![CDATA[
entry:22 %local_accum_30_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_30_load_1_loc"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="64">
<![CDATA[
entry:23 %local_accum_32_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_32_load_1_loc"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="64">
<![CDATA[
entry:24 %local_accum_34_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_34_load_1_loc"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="64">
<![CDATA[
entry:25 %local_accum_36_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_36_load_1_loc"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="64">
<![CDATA[
entry:26 %local_accum_38_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_38_load_1_loc"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="64">
<![CDATA[
entry:27 %local_accum_40_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_40_load_1_loc"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="64">
<![CDATA[
entry:28 %local_accum_42_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_42_load_1_loc"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="64">
<![CDATA[
entry:29 %local_accum_44_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_44_load_1_loc"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="64">
<![CDATA[
entry:30 %local_accum_46_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_46_load_1_loc"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="64">
<![CDATA[
entry:31 %local_accum_48_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_48_load_1_loc"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="64">
<![CDATA[
entry:32 %local_accum_50_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_50_load_1_loc"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="64">
<![CDATA[
entry:33 %local_accum_52_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_52_load_1_loc"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="64">
<![CDATA[
entry:34 %local_accum_54_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_54_load_1_loc"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="64">
<![CDATA[
entry:35 %local_accum_56_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_56_load_1_loc"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="64">
<![CDATA[
entry:36 %local_accum_58_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_58_load_1_loc"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="64">
<![CDATA[
entry:37 %local_accum_60_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_60_load_1_loc"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="64">
<![CDATA[
entry:38 %local_accum_62_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_62_load_1_loc"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="64">
<![CDATA[
entry:39 %local_accum_1_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_1_load_1_loc"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="64">
<![CDATA[
entry:40 %local_accum_3_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_3_load_1_loc"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="64">
<![CDATA[
entry:41 %local_accum_5_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_5_load_1_loc"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="64">
<![CDATA[
entry:42 %local_accum_7_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_7_load_1_loc"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="64">
<![CDATA[
entry:43 %local_accum_9_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_9_load_1_loc"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="64">
<![CDATA[
entry:44 %local_accum_11_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_11_load_1_loc"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="64">
<![CDATA[
entry:45 %local_accum_13_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_13_load_1_loc"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="64">
<![CDATA[
entry:46 %local_accum_15_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_15_load_1_loc"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="64">
<![CDATA[
entry:47 %local_accum_17_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_17_load_1_loc"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="64">
<![CDATA[
entry:48 %local_accum_19_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_19_load_1_loc"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="64">
<![CDATA[
entry:49 %local_accum_21_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_21_load_1_loc"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="64">
<![CDATA[
entry:50 %local_accum_23_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_23_load_1_loc"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="64">
<![CDATA[
entry:51 %local_accum_25_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_25_load_1_loc"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="64">
<![CDATA[
entry:52 %local_accum_27_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_27_load_1_loc"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="64">
<![CDATA[
entry:53 %local_accum_29_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_29_load_1_loc"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="64">
<![CDATA[
entry:54 %local_accum_31_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_31_load_1_loc"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="64">
<![CDATA[
entry:55 %local_accum_33_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_33_load_1_loc"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="64">
<![CDATA[
entry:56 %local_accum_35_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_35_load_1_loc"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="64">
<![CDATA[
entry:57 %local_accum_37_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_37_load_1_loc"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="64">
<![CDATA[
entry:58 %local_accum_39_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_39_load_1_loc"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="64">
<![CDATA[
entry:59 %local_accum_41_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_41_load_1_loc"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="64">
<![CDATA[
entry:60 %local_accum_43_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_43_load_1_loc"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="64">
<![CDATA[
entry:61 %local_accum_45_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_45_load_1_loc"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="64">
<![CDATA[
entry:62 %local_accum_47_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_47_load_1_loc"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="64">
<![CDATA[
entry:63 %local_accum_49_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_49_load_1_loc"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="64">
<![CDATA[
entry:64 %local_accum_51_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_51_load_1_loc"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="64">
<![CDATA[
entry:65 %local_accum_53_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_53_load_1_loc"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="64">
<![CDATA[
entry:66 %local_accum_55_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_55_load_1_loc"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="64">
<![CDATA[
entry:67 %local_accum_57_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_57_load_1_loc"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="64">
<![CDATA[
entry:68 %local_accum_59_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_59_load_1_loc"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="64">
<![CDATA[
entry:69 %local_accum_61_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_61_load_1_loc"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="64">
<![CDATA[
entry:70 %local_accum_63_load_1_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_accum_63_load_1_loc"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="64">
<![CDATA[
entry:71 %sum_local_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="sum_local_loc"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="64">
<![CDATA[
entry:93 %out_rms_vec = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_rms_vec"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="64">
<![CDATA[
entry:94 %out_rms_vec_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_rms_vec_1"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="64">
<![CDATA[
entry:95 %out_rms_vec_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_rms_vec_2"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="64">
<![CDATA[
entry:96 %out_rms_vec_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_rms_vec_3"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="64">
<![CDATA[
entry:97 %out_rms_vec_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_rms_vec_4"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="64">
<![CDATA[
entry:98 %out_rms_vec_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_rms_vec_5"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="64">
<![CDATA[
entry:99 %out_rms_vec_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_rms_vec_6"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="64">
<![CDATA[
entry:100 %out_rms_vec_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_rms_vec_7"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="64">
<![CDATA[
entry:101 %out_q = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_q"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="64">
<![CDATA[
entry:102 %out_q_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_q_1"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="64">
<![CDATA[
entry:103 %out_q_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_q_2"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="64">
<![CDATA[
entry:104 %out_q_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_q_3"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="64">
<![CDATA[
entry:105 %out_q_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_q_4"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="64">
<![CDATA[
entry:106 %out_q_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_q_5"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="64">
<![CDATA[
entry:107 %out_q_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_q_6"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="64">
<![CDATA[
entry:108 %out_q_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_q_7"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="64">
<![CDATA[
entry:109 %out_q_rope = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_q_rope"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="64">
<![CDATA[
entry:110 %out_q_rope_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_q_rope_1"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="64">
<![CDATA[
entry:111 %out_q_rope_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_q_rope_2"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="64">
<![CDATA[
entry:112 %out_q_rope_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_q_rope_3"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="64">
<![CDATA[
entry:113 %out_q_rope_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_q_rope_4"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="64">
<![CDATA[
entry:114 %out_q_rope_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_q_rope_5"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="64">
<![CDATA[
entry:115 %out_q_rope_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_q_rope_6"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="64">
<![CDATA[
entry:116 %out_q_rope_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_q_rope_7"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="64">
<![CDATA[
entry:117 %out_k = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_k"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="64">
<![CDATA[
entry:118 %out_k_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_k_1"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="64">
<![CDATA[
entry:119 %out_k_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_k_2"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="64">
<![CDATA[
entry:120 %out_k_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_k_3"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="64">
<![CDATA[
entry:121 %out_k_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_k_4"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="64">
<![CDATA[
entry:122 %out_k_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_k_5"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="64">
<![CDATA[
entry:123 %out_k_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_k_6"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="64">
<![CDATA[
entry:124 %out_k_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_k_7"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="64">
<![CDATA[
entry:125 %out_k_rope = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_k_rope"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="64">
<![CDATA[
entry:126 %out_k_rope_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_k_rope_1"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="64">
<![CDATA[
entry:127 %out_k_rope_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_k_rope_2"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="64">
<![CDATA[
entry:128 %out_k_rope_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_k_rope_3"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="64">
<![CDATA[
entry:129 %out_k_rope_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_k_rope_4"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="32" op_0_bw="64">
<![CDATA[
entry:130 %out_k_rope_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_k_rope_5"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="64">
<![CDATA[
entry:131 %out_k_rope_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_k_rope_6"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="64">
<![CDATA[
entry:132 %out_k_rope_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_k_rope_7"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="64">
<![CDATA[
entry:133 %out_v = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_v"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="64">
<![CDATA[
entry:134 %out_v_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_v_1"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="64">
<![CDATA[
entry:135 %out_v_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_v_2"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="64">
<![CDATA[
entry:136 %out_v_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_v_3"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="64">
<![CDATA[
entry:137 %out_v_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_v_4"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="64">
<![CDATA[
entry:138 %out_v_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_v_5"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="64">
<![CDATA[
entry:139 %out_v_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_v_6"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="64">
<![CDATA[
entry:140 %out_v_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="out_v_7"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="64">
<![CDATA[
entry:141 %xb = alloca i64 1

]]></Node>
<StgValue><ssdm name="xb"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="64">
<![CDATA[
entry:142 %xb_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="xb_1"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="32" op_0_bw="64">
<![CDATA[
entry:143 %xb_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="xb_2"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="64">
<![CDATA[
entry:144 %xb_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="xb_3"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="32" op_0_bw="64">
<![CDATA[
entry:145 %xb_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="xb_4"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="64">
<![CDATA[
entry:146 %xb_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="xb_5"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="32" op_0_bw="64">
<![CDATA[
entry:147 %xb_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="xb_6"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="64">
<![CDATA[
entry:148 %xb_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="xb_7"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="64">
<![CDATA[
entry:149 %xb2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="xb2"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="32" op_0_bw="64">
<![CDATA[
entry:150 %xb2_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="xb2_1"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="64">
<![CDATA[
entry:151 %xb2_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="xb2_2"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="32" op_0_bw="64">
<![CDATA[
entry:152 %xb2_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="xb2_3"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="64">
<![CDATA[
entry:153 %xb2_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="xb2_4"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="32" op_0_bw="64">
<![CDATA[
entry:154 %xb2_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="xb2_5"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="64">
<![CDATA[
entry:155 %xb2_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="xb2_6"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="64">
<![CDATA[
entry:156 %xb2_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="xb2_7"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="64">
<![CDATA[
entry:157 %current_input = alloca i64 1

]]></Node>
<StgValue><ssdm name="current_input"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="64">
<![CDATA[
entry:158 %current_input_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="current_input_8"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="64">
<![CDATA[
entry:159 %current_input_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="current_input_9"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="64">
<![CDATA[
entry:160 %current_input_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="current_input_10"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="64">
<![CDATA[
entry:161 %current_input_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="current_input_11"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="64">
<![CDATA[
entry:162 %current_input_12 = alloca i64 1

]]></Node>
<StgValue><ssdm name="current_input_12"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="64">
<![CDATA[
entry:163 %current_input_13 = alloca i64 1

]]></Node>
<StgValue><ssdm name="current_input_13"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="64">
<![CDATA[
entry:164 %current_input_14 = alloca i64 1

]]></Node>
<StgValue><ssdm name="current_input_14"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="32" op_0_bw="64">
<![CDATA[
entry:165 %att = alloca i64 1

]]></Node>
<StgValue><ssdm name="att"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="64">
<![CDATA[
entry:166 %att_1 = alloca i64 1

]]></Node>
<StgValue><ssdm name="att_1"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="64">
<![CDATA[
entry:167 %att_2 = alloca i64 1

]]></Node>
<StgValue><ssdm name="att_2"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="32" op_0_bw="64">
<![CDATA[
entry:168 %att_3 = alloca i64 1

]]></Node>
<StgValue><ssdm name="att_3"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="64">
<![CDATA[
entry:169 %att_4 = alloca i64 1

]]></Node>
<StgValue><ssdm name="att_4"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="32" op_0_bw="64">
<![CDATA[
entry:170 %att_5 = alloca i64 1

]]></Node>
<StgValue><ssdm name="att_5"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="64">
<![CDATA[
entry:171 %att_6 = alloca i64 1

]]></Node>
<StgValue><ssdm name="att_6"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="64">
<![CDATA[
entry:172 %att_7 = alloca i64 1

]]></Node>
<StgValue><ssdm name="att_7"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="32" op_0_bw="64">
<![CDATA[
entry:173 %att_8 = alloca i64 1

]]></Node>
<StgValue><ssdm name="att_8"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="32" op_0_bw="64">
<![CDATA[
entry:174 %att_9 = alloca i64 1

]]></Node>
<StgValue><ssdm name="att_9"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="64">
<![CDATA[
entry:175 %att_10 = alloca i64 1

]]></Node>
<StgValue><ssdm name="att_10"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="64">
<![CDATA[
entry:176 %att_11 = alloca i64 1

]]></Node>
<StgValue><ssdm name="att_11"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:177 %trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %current_token_read, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="62">
<![CDATA[
entry:178 %sext_ln47 = sext i62 %trunc_ln

]]></Node>
<StgValue><ssdm name="sext_ln47"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
entry:179 %gmem0_addr = getelementptr i32 %gmem0, i64 %sext_ln47

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="1" op_0_bw="32">
<![CDATA[
entry:180 %muxLogicAXIMAddr_to_empty = muxlogic i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="muxLogicAXIMAddr_to_empty"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="1" op_0_bw="64">
<![CDATA[
entry:181 %muxLogicAXIMBurst_to_empty = muxlogic i64 768

]]></Node>
<StgValue><ssdm name="muxLogicAXIMBurst_to_empty"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="11" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:182 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
entry:188 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %position_read, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:197 %store_ln53 = store i4 0, i4 %l

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="27" op_1_bw="27">
<![CDATA[
entry:198 %store_ln0 = store i27 0, i27 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="266" st_id="2" stage="10" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:182 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="267" st_id="3" stage="9" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:182 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="268" st_id="4" stage="8" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:182 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="269" st_id="5" stage="7" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:182 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="270" st_id="6" stage="6" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:182 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="271" st_id="7" stage="5" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:182 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="272" st_id="8" stage="4" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:182 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="273" st_id="9" stage="3" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:182 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="274" st_id="10" stage="2" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:182 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="275" st_id="11" stage="1" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
entry:182 %empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem0_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="276" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0">
<![CDATA[
entry:183 %call_ln47 = call void @kernel_mhsa_Pipeline_INPUT_COPY, i32 %gmem0, i62 %trunc_ln, i32 %current_input_14, i32 %current_input_13, i32 %current_input_12, i32 %current_input_11, i32 %current_input_10, i32 %current_input_9, i32 %current_input_8, i32 %current_input

]]></Node>
<StgValue><ssdm name="call_ln47"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="277" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
entry:72 %spectopmodule_ln6 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_85

]]></Node>
<StgValue><ssdm name="spectopmodule_ln6"/></StgValue>
</operation>

<operation id="278" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:73 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem0, void @empty_68, i32 0, i32 0, void @empty_115, i32 0, i32 0, void @empty_69, void @empty_70, void @empty_115, i32 16, i32 16, i32 256, i32 256, void @empty_115, void @empty_115, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="279" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:74 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem0

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="280" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:75 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem1, void @empty_68, i32 0, i32 0, void @empty_115, i32 0, i32 0, void @empty_71, void @empty_70, void @empty_115, i32 16, i32 16, i32 256, i32 16, void @empty_115, void @empty_115, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="281" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:76 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem1

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="282" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:77 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_68, i32 0, i32 0, void @empty_115, i32 0, i32 0, void @empty_72, void @empty_70, void @empty_115, i32 16, i32 16, i32 256, i32 256, void @empty_115, void @empty_115, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="283" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:78 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem2

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="284" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:79 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem3, void @empty_68, i32 0, i32 0, void @empty_115, i32 0, i32 0, void @empty_73, void @empty_70, void @empty_115, i32 16, i32 16, i32 256, i32 256, void @empty_115, void @empty_115, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="285" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:80 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem3

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="286" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:81 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %current_token, void @empty_74, i32 0, i32 0, void @empty_115, i32 0, i32 0, void @empty_75, void @empty_76, void @empty_115, i32 0, i32 0, i32 0, i32 0, void @empty_115, void @empty_77, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="287" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:82 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %current_token, void @empty_78, i32 0, i32 0, void @empty_115, i32 0, i32 0, void @empty_115, void @empty_115, void @empty_115, i32 0, i32 0, i32 0, i32 0, void @empty_115, void @empty_77, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="288" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
entry:83 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %position

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="289" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:84 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %position, void @empty_74, i32 4294967295, i32 4294967295, void @empty_79, i32 0, i32 0, void @empty_75, void @empty_97, void @empty_115, i32 0, i32 0, i32 0, i32 0, void @empty_115, void @empty_115, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="290" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:85 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %position, void @empty_78, i32 4294967295, i32 4294967295, void @empty_115, i32 0, i32 0, void @empty_115, void @empty_115, void @empty_115, i32 0, i32 0, i32 0, i32 0, void @empty_115, void @empty_115, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="291" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:86 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights, void @empty_74, i32 0, i32 0, void @empty_115, i32 0, i32 0, void @empty_75, void @empty_81, void @empty_115, i32 0, i32 0, i32 0, i32 0, void @empty_115, void @empty_77, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="292" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:87 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weights, void @empty_78, i32 0, i32 0, void @empty_115, i32 0, i32 0, void @empty_115, void @empty_115, void @empty_115, i32 0, i32 0, i32 0, i32 0, void @empty_115, void @empty_77, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="293" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:88 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %key_cache, void @empty_74, i32 0, i32 0, void @empty_115, i32 0, i32 0, void @empty_75, void @empty_11, void @empty_115, i32 0, i32 0, i32 0, i32 0, void @empty_115, void @empty_77, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="294" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:89 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %key_cache, void @empty_78, i32 0, i32 0, void @empty_115, i32 0, i32 0, void @empty_115, void @empty_115, void @empty_115, i32 0, i32 0, i32 0, i32 0, void @empty_115, void @empty_77, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="295" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:90 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %value_cache, void @empty_74, i32 0, i32 0, void @empty_115, i32 0, i32 0, void @empty_75, void @empty_83, void @empty_115, i32 0, i32 0, i32 0, i32 0, void @empty_115, void @empty_77, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="296" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:91 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %value_cache, void @empty_78, i32 0, i32 0, void @empty_115, i32 0, i32 0, void @empty_115, void @empty_115, void @empty_115, i32 0, i32 0, i32 0, i32 0, void @empty_115, void @empty_77, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="297" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:92 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_74, i32 0, i32 0, void @empty_115, i32 0, i32 0, void @empty_75, void @empty_115, void @empty_115, i32 0, i32 0, i32 0, i32 0, void @empty_115, void @empty_115, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="298" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0">
<![CDATA[
entry:183 %call_ln47 = call void @kernel_mhsa_Pipeline_INPUT_COPY, i32 %gmem0, i62 %trunc_ln, i32 %current_input_14, i32 %current_input_13, i32 %current_input_12, i32 %current_input_11, i32 %current_input_10, i32 %current_input_9, i32 %current_input_8, i32 %current_input

]]></Node>
<StgValue><ssdm name="call_ln47"/></StgValue>
</operation>

<operation id="299" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:184 %empty_235 = shl i32 %position_read, i32 10

]]></Node>
<StgValue><ssdm name="empty_235"/></StgValue>
</operation>

<operation id="300" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:185 %empty_236 = shl i32 %position_read, i32 8

]]></Node>
<StgValue><ssdm name="empty_236"/></StgValue>
</operation>

<operation id="301" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:186 %mul43 = sub i32 %empty_235, i32 %empty_236

]]></Node>
<StgValue><ssdm name="mul43"/></StgValue>
</operation>

<operation id="302" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:187 %add141 = add i32 %position_read, i32 1

]]></Node>
<StgValue><ssdm name="add141"/></StgValue>
</operation>

<operation id="303" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="33" op_0_bw="32">
<![CDATA[
entry:189 %sext_ln53 = sext i32 %position_read

]]></Node>
<StgValue><ssdm name="sext_ln53"/></StgValue>
</operation>

<operation id="304" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:190 %add_ln53 = add i33 %sext_ln53, i33 1

]]></Node>
<StgValue><ssdm name="add_ln53"/></StgValue>
</operation>

<operation id="305" st_id="13" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="33" op_1_bw="33">
<![CDATA[
entry:191 %icmp_ln100 = icmp_ne  i33 %add_ln53, i33 0

]]></Node>
<StgValue><ssdm name="icmp_ln100"/></StgValue>
</operation>

<operation id="306" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry:192 %select_ln100 = select i1 %icmp_ln100, i33 %add_ln53, i33 1

]]></Node>
<StgValue><ssdm name="select_ln100"/></StgValue>
</operation>

<operation id="307" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="32" op_0_bw="32" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
entry:193 %tmp_9 = partselect i32 @_ssdm_op_PartSelect.i32.i33.i32.i32, i33 %add_ln53, i32 1, i32 32

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="308" st_id="13" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:194 %icmp = icmp_ne  i32 %tmp_9, i32 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="309" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="33" op_0_bw="1" op_1_bw="33" op_2_bw="33">
<![CDATA[
entry:195 %umax = select i1 %icmp, i33 %add_ln53, i33 1

]]></Node>
<StgValue><ssdm name="umax"/></StgValue>
</operation>

<operation id="310" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="38" op_0_bw="38" op_1_bw="33" op_2_bw="5">
<![CDATA[
entry:196 %tmp_3 = bitconcatenate i38 @_ssdm_op_BitConcatenate.i38.i33.i5, i33 %umax, i5 0

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="311" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
entry:199 %br_ln53 = br void %CACHE_STORE

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="312" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="27" op_0_bw="27" op_1_bw="0">
<![CDATA[
CACHE_STORE:0 %phi_mul_load = load i27 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_load"/></StgValue>
</operation>

<operation id="313" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
CACHE_STORE:1 %l_1 = load i4 %l

]]></Node>
<StgValue><ssdm name="l_1"/></StgValue>
</operation>

<operation id="314" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
CACHE_STORE:2 %add_ln53_5 = add i4 %l_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln53_5"/></StgValue>
</operation>

<operation id="315" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
CACHE_STORE:3 %add_ln53_6 = add i27 %phi_mul_load, i27 9440256

]]></Node>
<StgValue><ssdm name="add_ln53_6"/></StgValue>
</operation>

<operation id="316" st_id="14" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
CACHE_STORE:4 %icmp_ln53 = icmp_eq  i4 %l_1, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln53"/></StgValue>
</operation>

<operation id="317" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
CACHE_STORE:5 %br_ln53 = br i1 %icmp_ln53, void %CACHE_STORE.split, void %OUTPUT_WRITE

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>

<operation id="318" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="0">
<![CDATA[
CACHE_STORE.split:8 %call_ln0 = call void @kernel_mhsa_Pipeline_VITIS_LOOP_19_1, i32 %current_input, i32 %current_input_8, i32 %current_input_9, i32 %current_input_10, i32 %current_input_11, i32 %current_input_12, i32 %current_input_13, i32 %current_input_14, i32 %sum_local_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="319" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="1">
<![CDATA[
CACHE_STORE.split:65 %call_ln100 = call void @kernel_mhsa_Outline_ATT_INIT, i33 %select_ln100, i32 %att_11, i32 %att_10, i32 %att_9, i32 %att_8, i32 %att_7, i32 %att_6, i32 %att_5, i32 %att_4, i32 %att_3, i32 %att_2, i32 %att_1, i32 %att, i1 %tmp

]]></Node>
<StgValue><ssdm name="call_ln100"/></StgValue>
</operation>

<operation id="320" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
CACHE_STORE.split:68 %call_ln0 = call void @kernel_mhsa_Pipeline_XB_INIT, i32 %xb_7, i32 %xb_6, i32 %xb_5, i32 %xb_4, i32 %xb_3, i32 %xb_2, i32 %xb_1, i32 %xb

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="321" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="1" op_0_bw="32">
<![CDATA[
OUTPUT_WRITE:0 %muxLogicAXIMAddr_to_empty_242 = muxlogic i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="muxLogicAXIMAddr_to_empty_242"/></StgValue>
</operation>

<operation id="322" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="1" op_0_bw="64">
<![CDATA[
OUTPUT_WRITE:1 %muxLogicAXIMBurst_to_empty_242 = muxlogic i64 768

]]></Node>
<StgValue><ssdm name="muxLogicAXIMBurst_to_empty_242"/></StgValue>
</operation>

<operation id="323" st_id="14" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln53" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64" op_3_bw="0" op_4_bw="0">
<![CDATA[
OUTPUT_WRITE:2 %empty_242 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem0_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty_242"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="324" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="0">
<![CDATA[
CACHE_STORE.split:8 %call_ln0 = call void @kernel_mhsa_Pipeline_VITIS_LOOP_19_1, i32 %current_input, i32 %current_input_8, i32 %current_input_9, i32 %current_input_10, i32 %current_input_11, i32 %current_input_12, i32 %current_input_13, i32 %current_input_14, i32 %sum_local_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="325" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0" op_1_bw="33" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="1">
<![CDATA[
CACHE_STORE.split:65 %call_ln100 = call void @kernel_mhsa_Outline_ATT_INIT, i33 %select_ln100, i32 %att_11, i32 %att_10, i32 %att_9, i32 %att_8, i32 %att_7, i32 %att_6, i32 %att_5, i32 %att_4, i32 %att_3, i32 %att_2, i32 %att_1, i32 %att, i1 %tmp

]]></Node>
<StgValue><ssdm name="call_ln100"/></StgValue>
</operation>

<operation id="326" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
CACHE_STORE.split:68 %call_ln0 = call void @kernel_mhsa_Pipeline_XB_INIT, i32 %xb_7, i32 %xb_6, i32 %xb_5, i32 %xb_4, i32 %xb_3, i32 %xb_2, i32 %xb_1, i32 %xb

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="327" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
CACHE_STORE.split:9 %sum_local_loc_load = load i32 %sum_local_loc

]]></Node>
<StgValue><ssdm name="sum_local_loc_load"/></StgValue>
</operation>

<operation id="328" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="32" op_0_bw="32">
<![CDATA[
CACHE_STORE.split:12 %muxLogicI0_to_div_i = muxlogic i32 %sum_local_loc_load

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_div_i"/></StgValue>
</operation>

<operation id="329" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="32">
<![CDATA[
CACHE_STORE.split:13 %muxLogicI1_to_div_i = muxlogic i32 768

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_div_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="330" st_id="17" stage="11" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CACHE_STORE.split:14 %div_i = fdiv i32 %sum_local_loc_load, i32 768

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="331" st_id="18" stage="10" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CACHE_STORE.split:14 %div_i = fdiv i32 %sum_local_loc_load, i32 768

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="332" st_id="19" stage="9" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CACHE_STORE.split:14 %div_i = fdiv i32 %sum_local_loc_load, i32 768

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="333" st_id="20" stage="8" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CACHE_STORE.split:14 %div_i = fdiv i32 %sum_local_loc_load, i32 768

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="334" st_id="21" stage="7" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CACHE_STORE.split:14 %div_i = fdiv i32 %sum_local_loc_load, i32 768

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="335" st_id="22" stage="6" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CACHE_STORE.split:14 %div_i = fdiv i32 %sum_local_loc_load, i32 768

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="336" st_id="23" stage="5" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CACHE_STORE.split:14 %div_i = fdiv i32 %sum_local_loc_load, i32 768

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="337" st_id="24" stage="4" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CACHE_STORE.split:14 %div_i = fdiv i32 %sum_local_loc_load, i32 768

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="338" st_id="25" stage="3" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CACHE_STORE.split:14 %div_i = fdiv i32 %sum_local_loc_load, i32 768

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="339" st_id="26" stage="2" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CACHE_STORE.split:14 %div_i = fdiv i32 %sum_local_loc_load, i32 768

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="340" st_id="27" stage="1" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CACHE_STORE.split:14 %div_i = fdiv i32 %sum_local_loc_load, i32 768

]]></Node>
<StgValue><ssdm name="div_i"/></StgValue>
</operation>

<operation id="341" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="32" op_0_bw="32">
<![CDATA[
CACHE_STORE.split:15 %muxLogicI0_to_p_x_assign = muxlogic i32 %div_i

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_p_x_assign"/></StgValue>
</operation>

<operation id="342" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32">
<![CDATA[
CACHE_STORE.split:16 %muxLogicI1_to_p_x_assign = muxlogic i32 1e-06

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_p_x_assign"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="343" st_id="28" stage="1" lat="1">
<core>FAddSub_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CACHE_STORE.split:17 %p_x_assign = fadd i32 %div_i, i32 1e-06

]]></Node>
<StgValue><ssdm name="p_x_assign"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="344" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="32">
<![CDATA[
CACHE_STORE.split:18 %muxLogicI0_to_tmp_s = muxlogic i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_tmp_s"/></StgValue>
</operation>

<operation id="345" st_id="29" stage="15" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CACHE_STORE.split:19 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="346" st_id="30" stage="14" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CACHE_STORE.split:19 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="347" st_id="31" stage="13" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CACHE_STORE.split:19 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="348" st_id="32" stage="12" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CACHE_STORE.split:19 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="349" st_id="33" stage="11" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CACHE_STORE.split:19 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="350" st_id="34" stage="10" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CACHE_STORE.split:19 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="351" st_id="35" stage="9" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CACHE_STORE.split:19 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="352" st_id="36" stage="8" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CACHE_STORE.split:19 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="353" st_id="37" stage="7" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CACHE_STORE.split:19 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="354" st_id="38" stage="6" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CACHE_STORE.split:19 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="355" st_id="39" stage="5" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CACHE_STORE.split:19 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="356" st_id="40" stage="4" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CACHE_STORE.split:19 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="357" st_id="41" stage="3" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CACHE_STORE.split:19 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="358" st_id="42" stage="2" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CACHE_STORE.split:19 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="359" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="64" op_0_bw="27">
<![CDATA[
CACHE_STORE.split:10 %zext_ln53_2 = zext i27 %phi_mul_load

]]></Node>
<StgValue><ssdm name="zext_ln53_2"/></StgValue>
</operation>

<operation id="360" st_id="43" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
CACHE_STORE.split:11 %add_ln53_2 = add i64 %zext_ln53_2, i64 %weights_read

]]></Node>
<StgValue><ssdm name="add_ln53_2"/></StgValue>
</operation>

<operation id="361" st_id="43" stage="1" lat="15">
<core>FSqrt</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CACHE_STORE.split:19 %tmp_s = fsqrt i32 @llvm.sqrt.f32, i32 %p_x_assign

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="362" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="32" op_0_bw="32">
<![CDATA[
CACHE_STORE.split:20 %muxLogicI0_to_norm = muxlogic i32 1

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_norm"/></StgValue>
</operation>

<operation id="363" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32">
<![CDATA[
CACHE_STORE.split:21 %muxLogicI1_to_norm = muxlogic i32 %tmp_s

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_norm"/></StgValue>
</operation>

<operation id="364" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
CACHE_STORE.split:23 %trunc_ln5 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln53_2, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln5"/></StgValue>
</operation>

<operation id="365" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="62">
<![CDATA[
CACHE_STORE.split:24 %sext_ln27 = sext i62 %trunc_ln5

]]></Node>
<StgValue><ssdm name="sext_ln27"/></StgValue>
</operation>

<operation id="366" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
CACHE_STORE.split:25 %gmem1_addr = getelementptr i32 %gmem1, i64 %sext_ln27

]]></Node>
<StgValue><ssdm name="gmem1_addr"/></StgValue>
</operation>

<operation id="367" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="1" op_0_bw="32">
<![CDATA[
CACHE_STORE.split:26 %muxLogicAXIMAddr_to_empty_237 = muxlogic i32 %gmem1_addr

]]></Node>
<StgValue><ssdm name="muxLogicAXIMAddr_to_empty_237"/></StgValue>
</operation>

<operation id="368" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="1" op_0_bw="64">
<![CDATA[
CACHE_STORE.split:27 %muxLogicAXIMBurst_to_empty_237 = muxlogic i64 768

]]></Node>
<StgValue><ssdm name="muxLogicAXIMBurst_to_empty_237"/></StgValue>
</operation>

<operation id="369" st_id="43" stage="11" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
CACHE_STORE.split:28 %empty_237 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty_237"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="370" st_id="44" stage="11" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CACHE_STORE.split:22 %norm = fdiv i32 1, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="norm"/></StgValue>
</operation>

<operation id="371" st_id="44" stage="10" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
CACHE_STORE.split:28 %empty_237 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty_237"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="372" st_id="45" stage="10" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CACHE_STORE.split:22 %norm = fdiv i32 1, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="norm"/></StgValue>
</operation>

<operation id="373" st_id="45" stage="9" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
CACHE_STORE.split:28 %empty_237 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty_237"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="374" st_id="46" stage="9" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CACHE_STORE.split:22 %norm = fdiv i32 1, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="norm"/></StgValue>
</operation>

<operation id="375" st_id="46" stage="8" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
CACHE_STORE.split:28 %empty_237 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty_237"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="376" st_id="47" stage="8" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CACHE_STORE.split:22 %norm = fdiv i32 1, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="norm"/></StgValue>
</operation>

<operation id="377" st_id="47" stage="7" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
CACHE_STORE.split:28 %empty_237 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty_237"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="378" st_id="48" stage="7" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CACHE_STORE.split:22 %norm = fdiv i32 1, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="norm"/></StgValue>
</operation>

<operation id="379" st_id="48" stage="6" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
CACHE_STORE.split:28 %empty_237 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty_237"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="380" st_id="49" stage="6" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CACHE_STORE.split:22 %norm = fdiv i32 1, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="norm"/></StgValue>
</operation>

<operation id="381" st_id="49" stage="5" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
CACHE_STORE.split:28 %empty_237 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty_237"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="382" st_id="50" stage="5" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CACHE_STORE.split:22 %norm = fdiv i32 1, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="norm"/></StgValue>
</operation>

<operation id="383" st_id="50" stage="4" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
CACHE_STORE.split:28 %empty_237 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty_237"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="384" st_id="51" stage="4" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CACHE_STORE.split:22 %norm = fdiv i32 1, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="norm"/></StgValue>
</operation>

<operation id="385" st_id="51" stage="3" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
CACHE_STORE.split:28 %empty_237 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty_237"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="386" st_id="52" stage="3" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CACHE_STORE.split:22 %norm = fdiv i32 1, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="norm"/></StgValue>
</operation>

<operation id="387" st_id="52" stage="2" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
CACHE_STORE.split:28 %empty_237 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty_237"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="388" st_id="53" stage="2" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CACHE_STORE.split:22 %norm = fdiv i32 1, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="norm"/></StgValue>
</operation>

<operation id="389" st_id="53" stage="1" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
CACHE_STORE.split:28 %empty_237 = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem1_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty_237"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="390" st_id="54" stage="1" lat="11">
<core>FDiv</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CACHE_STORE.split:22 %norm = fdiv i32 1, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="norm"/></StgValue>
</operation>

<operation id="391" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
CACHE_STORE.split:29 %call_ln27 = call void @kernel_mhsa_Pipeline_VITIS_LOOP_27_2, i32 %gmem1, i62 %trunc_ln5, i32 %out_rms_vec_7, i32 %out_rms_vec_6, i32 %out_rms_vec_5, i32 %out_rms_vec_4, i32 %out_rms_vec_3, i32 %out_rms_vec_2, i32 %out_rms_vec_1, i32 %out_rms_vec, i32 %current_input, i32 %current_input_8, i32 %current_input_9, i32 %current_input_10, i32 %current_input_11, i32 %current_input_12, i32 %current_input_13, i32 %current_input_14, i32 %norm

]]></Node>
<StgValue><ssdm name="call_ln27"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="392" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
CACHE_STORE.split:29 %call_ln27 = call void @kernel_mhsa_Pipeline_VITIS_LOOP_27_2, i32 %gmem1, i62 %trunc_ln5, i32 %out_rms_vec_7, i32 %out_rms_vec_6, i32 %out_rms_vec_5, i32 %out_rms_vec_4, i32 %out_rms_vec_3, i32 %out_rms_vec_2, i32 %out_rms_vec_1, i32 %out_rms_vec, i32 %current_input, i32 %current_input_8, i32 %current_input_9, i32 %current_input_10, i32 %current_input_11, i32 %current_input_12, i32 %current_input_13, i32 %current_input_14, i32 %norm

]]></Node>
<StgValue><ssdm name="call_ln27"/></StgValue>
</operation>

<operation id="393" st_id="55" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
CACHE_STORE.split:40 %add_ln60 = add i27 %phi_mul_load, i27 3072

]]></Node>
<StgValue><ssdm name="add_ln60"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="394" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="27">
<![CDATA[
CACHE_STORE.split:41 %zext_ln60 = zext i27 %add_ln60

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="395" st_id="56" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
CACHE_STORE.split:42 %wq = add i64 %zext_ln60, i64 %weights_read

]]></Node>
<StgValue><ssdm name="wq"/></StgValue>
</operation>

<operation id="396" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="64" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
CACHE_STORE.split:43 %call_ln72 = call void @matmul.1, i32 %out_q, i32 %out_q_1, i32 %out_q_2, i32 %out_q_3, i32 %out_q_4, i32 %out_q_5, i32 %out_q_6, i32 %out_q_7, i32 %out_rms_vec, i32 %out_rms_vec_1, i32 %out_rms_vec_2, i32 %out_rms_vec_3, i32 %out_rms_vec_4, i32 %out_rms_vec_5, i32 %out_rms_vec_6, i32 %out_rms_vec_7, i32 %gmem1, i64 %wq, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3

]]></Node>
<StgValue><ssdm name="call_ln72"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="397" st_id="57" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
CACHE_STORE.split:37 %add_ln61 = add i27 %phi_mul_load, i27 2362368

]]></Node>
<StgValue><ssdm name="add_ln61"/></StgValue>
</operation>

<operation id="398" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="64" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
CACHE_STORE.split:43 %call_ln72 = call void @matmul.1, i32 %out_q, i32 %out_q_1, i32 %out_q_2, i32 %out_q_3, i32 %out_q_4, i32 %out_q_5, i32 %out_q_6, i32 %out_q_7, i32 %out_rms_vec, i32 %out_rms_vec_1, i32 %out_rms_vec_2, i32 %out_rms_vec_3, i32 %out_rms_vec_4, i32 %out_rms_vec_5, i32 %out_rms_vec_6, i32 %out_rms_vec_7, i32 %gmem1, i64 %wq, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3

]]></Node>
<StgValue><ssdm name="call_ln72"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="399" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="64" op_0_bw="27">
<![CDATA[
CACHE_STORE.split:38 %zext_ln61 = zext i27 %add_ln61

]]></Node>
<StgValue><ssdm name="zext_ln61"/></StgValue>
</operation>

<operation id="400" st_id="58" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
CACHE_STORE.split:39 %wk = add i64 %zext_ln61, i64 %weights_read

]]></Node>
<StgValue><ssdm name="wk"/></StgValue>
</operation>

<operation id="401" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="64" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
CACHE_STORE.split:44 %call_ln73 = call void @matmul.1, i32 %out_k, i32 %out_k_1, i32 %out_k_2, i32 %out_k_3, i32 %out_k_4, i32 %out_k_5, i32 %out_k_6, i32 %out_k_7, i32 %out_rms_vec, i32 %out_rms_vec_1, i32 %out_rms_vec_2, i32 %out_rms_vec_3, i32 %out_rms_vec_4, i32 %out_rms_vec_5, i32 %out_rms_vec_6, i32 %out_rms_vec_7, i32 %gmem1, i64 %wk, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3

]]></Node>
<StgValue><ssdm name="call_ln73"/></StgValue>
</operation>

<operation id="402" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="27" op_19_bw="8" op_20_bw="100" op_21_bw="28" op_22_bw="22" op_23_bw="14" op_24_bw="29" op_25_bw="21" op_26_bw="13" op_27_bw="0">
<![CDATA[
CACHE_STORE.split:46 %call_ln80 = call void @RoPE, i32 %out_q_rope, i32 %out_q_rope_1, i32 %out_q_rope_2, i32 %out_q_rope_3, i32 %out_q_rope_4, i32 %out_q_rope_5, i32 %out_q_rope_6, i32 %out_q_rope_7, i32 %out_q, i32 %out_q_1, i32 %out_q_2, i32 %out_q_3, i32 %out_q_4, i32 %out_q_5, i32 %out_q_6, i32 %out_q_7, i32 %position_read, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i100 %ref_4oPi_table_100, i28 %second_order_float_cos_K0, i22 %second_order_float_cos_K1, i14 %second_order_float_cos_K2, i29 %second_order_float_sin_K0, i21 %second_order_float_sin_K1, i13 %second_order_float_sin_K2

]]></Node>
<StgValue><ssdm name="call_ln80"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="403" st_id="59" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
CACHE_STORE.split:34 %add_ln62 = add i27 %phi_mul_load, i27 4721664

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="404" st_id="59" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="64" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
CACHE_STORE.split:44 %call_ln73 = call void @matmul.1, i32 %out_k, i32 %out_k_1, i32 %out_k_2, i32 %out_k_3, i32 %out_k_4, i32 %out_k_5, i32 %out_k_6, i32 %out_k_7, i32 %out_rms_vec, i32 %out_rms_vec_1, i32 %out_rms_vec_2, i32 %out_rms_vec_3, i32 %out_rms_vec_4, i32 %out_rms_vec_5, i32 %out_rms_vec_6, i32 %out_rms_vec_7, i32 %gmem1, i64 %wk, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3

]]></Node>
<StgValue><ssdm name="call_ln73"/></StgValue>
</operation>

<operation id="405" st_id="59" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="27" op_19_bw="8" op_20_bw="100" op_21_bw="28" op_22_bw="22" op_23_bw="14" op_24_bw="29" op_25_bw="21" op_26_bw="13" op_27_bw="0">
<![CDATA[
CACHE_STORE.split:46 %call_ln80 = call void @RoPE, i32 %out_q_rope, i32 %out_q_rope_1, i32 %out_q_rope_2, i32 %out_q_rope_3, i32 %out_q_rope_4, i32 %out_q_rope_5, i32 %out_q_rope_6, i32 %out_q_rope_7, i32 %out_q, i32 %out_q_1, i32 %out_q_2, i32 %out_q_3, i32 %out_q_4, i32 %out_q_5, i32 %out_q_6, i32 %out_q_7, i32 %position_read, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i100 %ref_4oPi_table_100, i28 %second_order_float_cos_K0, i22 %second_order_float_cos_K1, i14 %second_order_float_cos_K2, i29 %second_order_float_sin_K0, i21 %second_order_float_sin_K1, i13 %second_order_float_sin_K2

]]></Node>
<StgValue><ssdm name="call_ln80"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="406" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="23" op_0_bw="23" op_1_bw="4" op_2_bw="19">
<![CDATA[
CACHE_STORE.split:2 %p_shl = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i4.i19, i4 %l_1, i19 0

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="407" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="21" op_0_bw="21" op_1_bw="4" op_2_bw="17">
<![CDATA[
CACHE_STORE.split:3 %tmp_10 = bitconcatenate i21 @_ssdm_op_BitConcatenate.i21.i4.i17, i4 %l_1, i17 0

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="408" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="23" op_0_bw="21">
<![CDATA[
CACHE_STORE.split:4 %zext_ln53 = zext i21 %tmp_10

]]></Node>
<StgValue><ssdm name="zext_ln53"/></StgValue>
</operation>

<operation id="409" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
CACHE_STORE.split:5 %sub_ln53 = sub i23 %p_shl, i23 %zext_ln53

]]></Node>
<StgValue><ssdm name="sub_ln53"/></StgValue>
</operation>

<operation id="410" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="23">
<![CDATA[
CACHE_STORE.split:6 %zext_ln53_1 = zext i23 %sub_ln53

]]></Node>
<StgValue><ssdm name="zext_ln53_1"/></StgValue>
</operation>

<operation id="411" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
CACHE_STORE.split:7 %add_ln53_1 = add i32 %mul43, i32 %zext_ln53_1

]]></Node>
<StgValue><ssdm name="add_ln53_1"/></StgValue>
</operation>

<operation id="412" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="64" op_0_bw="27">
<![CDATA[
CACHE_STORE.split:35 %zext_ln62 = zext i27 %add_ln62

]]></Node>
<StgValue><ssdm name="zext_ln62"/></StgValue>
</operation>

<operation id="413" st_id="60" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
CACHE_STORE.split:36 %wv = add i64 %zext_ln62, i64 %weights_read

]]></Node>
<StgValue><ssdm name="wv"/></StgValue>
</operation>

<operation id="414" st_id="60" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="64" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
CACHE_STORE.split:45 %call_ln74 = call void @matmul.1, i32 %out_v, i32 %out_v_1, i32 %out_v_2, i32 %out_v_3, i32 %out_v_4, i32 %out_v_5, i32 %out_v_6, i32 %out_v_7, i32 %out_rms_vec, i32 %out_rms_vec_1, i32 %out_rms_vec_2, i32 %out_rms_vec_3, i32 %out_rms_vec_4, i32 %out_rms_vec_5, i32 %out_rms_vec_6, i32 %out_rms_vec_7, i32 %gmem1, i64 %wv, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3

]]></Node>
<StgValue><ssdm name="call_ln74"/></StgValue>
</operation>

<operation id="415" st_id="60" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="27" op_19_bw="8" op_20_bw="100" op_21_bw="28" op_22_bw="22" op_23_bw="14" op_24_bw="29" op_25_bw="21" op_26_bw="13" op_27_bw="0" op_28_bw="0">
<![CDATA[
CACHE_STORE.split:47 %call_ln81 = call void @RoPE, i32 %out_k_rope, i32 %out_k_rope_1, i32 %out_k_rope_2, i32 %out_k_rope_3, i32 %out_k_rope_4, i32 %out_k_rope_5, i32 %out_k_rope_6, i32 %out_k_rope_7, i32 %out_k, i32 %out_k_1, i32 %out_k_2, i32 %out_k_3, i32 %out_k_4, i32 %out_k_5, i32 %out_k_6, i32 %out_k_7, i32 %position_read, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i100 %ref_4oPi_table_100, i28 %second_order_float_cos_K0, i22 %second_order_float_cos_K1, i14 %second_order_float_cos_K2, i29 %second_order_float_sin_K0, i21 %second_order_float_sin_K1, i13 %second_order_float_sin_K2

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="416" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="34" op_0_bw="34" op_1_bw="32" op_2_bw="2">
<![CDATA[
CACHE_STORE.split:30 %shl_ln = bitconcatenate i34 @_ssdm_op_BitConcatenate.i34.i32.i2, i32 %add_ln53_1, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="417" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="34">
<![CDATA[
CACHE_STORE.split:31 %zext_ln53_3 = zext i34 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln53_3"/></StgValue>
</operation>

<operation id="418" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
CACHE_STORE.split:32 %add_ln53_3 = add i64 %zext_ln53_3, i64 %value_cache_read

]]></Node>
<StgValue><ssdm name="add_ln53_3"/></StgValue>
</operation>

<operation id="419" st_id="61" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
CACHE_STORE.split:33 %add_ln53_4 = add i64 %zext_ln53_3, i64 %key_cache_read

]]></Node>
<StgValue><ssdm name="add_ln53_4"/></StgValue>
</operation>

<operation id="420" st_id="61" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="64" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
CACHE_STORE.split:45 %call_ln74 = call void @matmul.1, i32 %out_v, i32 %out_v_1, i32 %out_v_2, i32 %out_v_3, i32 %out_v_4, i32 %out_v_5, i32 %out_v_6, i32 %out_v_7, i32 %out_rms_vec, i32 %out_rms_vec_1, i32 %out_rms_vec_2, i32 %out_rms_vec_3, i32 %out_rms_vec_4, i32 %out_rms_vec_5, i32 %out_rms_vec_6, i32 %out_rms_vec_7, i32 %gmem1, i64 %wv, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3

]]></Node>
<StgValue><ssdm name="call_ln74"/></StgValue>
</operation>

<operation id="421" st_id="61" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="27" op_19_bw="8" op_20_bw="100" op_21_bw="28" op_22_bw="22" op_23_bw="14" op_24_bw="29" op_25_bw="21" op_26_bw="13" op_27_bw="0" op_28_bw="0">
<![CDATA[
CACHE_STORE.split:47 %call_ln81 = call void @RoPE, i32 %out_k_rope, i32 %out_k_rope_1, i32 %out_k_rope_2, i32 %out_k_rope_3, i32 %out_k_rope_4, i32 %out_k_rope_5, i32 %out_k_rope_6, i32 %out_k_rope_7, i32 %out_k, i32 %out_k_1, i32 %out_k_2, i32 %out_k_3, i32 %out_k_4, i32 %out_k_5, i32 %out_k_6, i32 %out_k_7, i32 %position_read, i27 %pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array, i8 %pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array, i100 %ref_4oPi_table_100, i28 %second_order_float_cos_K0, i22 %second_order_float_cos_K1, i14 %second_order_float_cos_K2, i29 %second_order_float_sin_K0, i21 %second_order_float_sin_K1, i13 %second_order_float_sin_K2

]]></Node>
<StgValue><ssdm name="call_ln81"/></StgValue>
</operation>

<operation id="422" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
CACHE_STORE.split:48 %trunc_ln7 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln53_4, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln7"/></StgValue>
</operation>

<operation id="423" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="64" op_0_bw="62">
<![CDATA[
CACHE_STORE.split:49 %sext_ln85 = sext i62 %trunc_ln7

]]></Node>
<StgValue><ssdm name="sext_ln85"/></StgValue>
</operation>

<operation id="424" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
CACHE_STORE.split:50 %gmem2_addr = getelementptr i32 %gmem2, i64 %sext_ln85

]]></Node>
<StgValue><ssdm name="gmem2_addr"/></StgValue>
</operation>

<operation id="425" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="1" op_0_bw="32">
<![CDATA[
CACHE_STORE.split:51 %muxLogicAXIMAddr_to_empty_238 = muxlogic i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="muxLogicAXIMAddr_to_empty_238"/></StgValue>
</operation>

<operation id="426" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="64">
<![CDATA[
CACHE_STORE.split:52 %muxLogicAXIMBurst_to_empty_238 = muxlogic i64 768

]]></Node>
<StgValue><ssdm name="muxLogicAXIMBurst_to_empty_238"/></StgValue>
</operation>

<operation id="427" st_id="61" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
CACHE_STORE.split:53 %empty_238 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem2_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty_238"/></StgValue>
</operation>

<operation id="428" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="62" op_0_bw="62" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
CACHE_STORE.split:54 %trunc_ln85_1 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln53_3, i32 2, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln85_1"/></StgValue>
</operation>

<operation id="429" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="64" op_0_bw="62">
<![CDATA[
CACHE_STORE.split:55 %sext_ln85_1 = sext i62 %trunc_ln85_1

]]></Node>
<StgValue><ssdm name="sext_ln85_1"/></StgValue>
</operation>

<operation id="430" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="32" op_0_bw="32" op_1_bw="64">
<![CDATA[
CACHE_STORE.split:56 %gmem3_addr = getelementptr i32 %gmem3, i64 %sext_ln85_1

]]></Node>
<StgValue><ssdm name="gmem3_addr"/></StgValue>
</operation>

<operation id="431" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="32">
<![CDATA[
CACHE_STORE.split:57 %muxLogicAXIMAddr_to_empty_239 = muxlogic i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="muxLogicAXIMAddr_to_empty_239"/></StgValue>
</operation>

<operation id="432" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="1" op_0_bw="64">
<![CDATA[
CACHE_STORE.split:58 %muxLogicAXIMBurst_to_empty_239 = muxlogic i64 768

]]></Node>
<StgValue><ssdm name="muxLogicAXIMBurst_to_empty_239"/></StgValue>
</operation>

<operation id="433" st_id="61" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="64">
<![CDATA[
CACHE_STORE.split:59 %empty_239 = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i32, i32 %gmem3_addr, i64 768

]]></Node>
<StgValue><ssdm name="empty_239"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="434" st_id="62" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="62" op_4_bw="62" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
CACHE_STORE.split:60 %call_ln85 = call void @kernel_mhsa_Pipeline_CACHE_STORE, i32 %gmem3, i32 %gmem2, i62 %trunc_ln7, i62 %trunc_ln85_1, i32 %out_k_rope, i32 %out_k_rope_1, i32 %out_k_rope_2, i32 %out_k_rope_3, i32 %out_k_rope_4, i32 %out_k_rope_5, i32 %out_k_rope_6, i32 %out_k_rope_7, i32 %out_v, i32 %out_v_1, i32 %out_v_2, i32 %out_v_3, i32 %out_v_4, i32 %out_v_5, i32 %out_v_6, i32 %out_v_7

]]></Node>
<StgValue><ssdm name="call_ln85"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="435" st_id="63" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="62" op_4_bw="62" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
CACHE_STORE.split:60 %call_ln85 = call void @kernel_mhsa_Pipeline_CACHE_STORE, i32 %gmem3, i32 %gmem2, i62 %trunc_ln7, i62 %trunc_ln85_1, i32 %out_k_rope, i32 %out_k_rope_1, i32 %out_k_rope_2, i32 %out_k_rope_3, i32 %out_k_rope_4, i32 %out_k_rope_5, i32 %out_k_rope_6, i32 %out_k_rope_7, i32 %out_v, i32 %out_v_1, i32 %out_v_2, i32 %out_v_3, i32 %out_v_4, i32 %out_v_5, i32 %out_v_6, i32 %out_v_7

]]></Node>
<StgValue><ssdm name="call_ln85"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="436" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="1">
<![CDATA[
CACHE_STORE.split:61 %muxLogicAXIMCE_to_empty_240 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_empty_240"/></StgValue>
</operation>

<operation id="437" st_id="64" stage="11" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
CACHE_STORE.split:62 %empty_240 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="empty_240"/></StgValue>
</operation>

<operation id="438" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="1">
<![CDATA[
CACHE_STORE.split:63 %muxLogicAXIMCE_to_empty_241 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_empty_241"/></StgValue>
</operation>

<operation id="439" st_id="64" stage="11" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
CACHE_STORE.split:64 %empty_241 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_241"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="440" st_id="65" stage="10" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
CACHE_STORE.split:62 %empty_240 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="empty_240"/></StgValue>
</operation>

<operation id="441" st_id="65" stage="10" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
CACHE_STORE.split:64 %empty_241 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_241"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="442" st_id="66" stage="9" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
CACHE_STORE.split:62 %empty_240 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="empty_240"/></StgValue>
</operation>

<operation id="443" st_id="66" stage="9" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
CACHE_STORE.split:64 %empty_241 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_241"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="444" st_id="67" stage="8" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
CACHE_STORE.split:62 %empty_240 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="empty_240"/></StgValue>
</operation>

<operation id="445" st_id="67" stage="8" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
CACHE_STORE.split:64 %empty_241 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_241"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="446" st_id="68" stage="7" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
CACHE_STORE.split:62 %empty_240 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="empty_240"/></StgValue>
</operation>

<operation id="447" st_id="68" stage="7" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
CACHE_STORE.split:64 %empty_241 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_241"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="448" st_id="69" stage="6" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
CACHE_STORE.split:62 %empty_240 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="empty_240"/></StgValue>
</operation>

<operation id="449" st_id="69" stage="6" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
CACHE_STORE.split:64 %empty_241 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_241"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="450" st_id="70" stage="5" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
CACHE_STORE.split:62 %empty_240 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="empty_240"/></StgValue>
</operation>

<operation id="451" st_id="70" stage="5" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
CACHE_STORE.split:64 %empty_241 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_241"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="452" st_id="71" stage="4" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
CACHE_STORE.split:62 %empty_240 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="empty_240"/></StgValue>
</operation>

<operation id="453" st_id="71" stage="4" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
CACHE_STORE.split:64 %empty_241 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_241"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="454" st_id="72" stage="3" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
CACHE_STORE.split:62 %empty_240 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="empty_240"/></StgValue>
</operation>

<operation id="455" st_id="72" stage="3" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
CACHE_STORE.split:64 %empty_241 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_241"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="456" st_id="73" stage="2" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
CACHE_STORE.split:62 %empty_240 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="empty_240"/></StgValue>
</operation>

<operation id="457" st_id="73" stage="2" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
CACHE_STORE.split:64 %empty_241 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_241"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="458" st_id="74" stage="1" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
CACHE_STORE.split:62 %empty_240 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem2_addr

]]></Node>
<StgValue><ssdm name="empty_240"/></StgValue>
</operation>

<operation id="459" st_id="74" stage="1" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0">
<![CDATA[
CACHE_STORE.split:64 %empty_241 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem3_addr

]]></Node>
<StgValue><ssdm name="empty_241"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="460" st_id="75" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="33" op_3_bw="23" op_4_bw="1" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="64" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
CACHE_STORE.split:66 %call_ln100 = call void @kernel_mhsa_Outline_HEAD_COMPUTE, i32 %gmem2, i33 %select_ln100, i23 %sub_ln53, i1 %tmp, i32 %att_11, i32 %att_10, i32 %att_9, i32 %att_8, i32 %att_7, i32 %att_6, i32 %att_5, i32 %att_4, i32 %att_3, i32 %att_2, i32 %att_1, i32 %att, i32 %out_q_rope, i32 %out_q_rope_1, i32 %out_q_rope_2, i32 %out_q_rope_3, i32 %out_q_rope_4, i32 %out_q_rope_5, i32 %out_q_rope_6, i32 %out_q_rope_7, i64 %key_cache_read

]]></Node>
<StgValue><ssdm name="call_ln100"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="461" st_id="76" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="33" op_3_bw="23" op_4_bw="1" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="64" op_26_bw="0" op_27_bw="0" op_28_bw="0">
<![CDATA[
CACHE_STORE.split:66 %call_ln100 = call void @kernel_mhsa_Outline_HEAD_COMPUTE, i32 %gmem2, i33 %select_ln100, i23 %sub_ln53, i1 %tmp, i32 %att_11, i32 %att_10, i32 %att_9, i32 %att_8, i32 %att_7, i32 %att_6, i32 %att_5, i32 %att_4, i32 %att_3, i32 %att_2, i32 %att_1, i32 %att, i32 %out_q_rope, i32 %out_q_rope_1, i32 %out_q_rope_2, i32 %out_q_rope_3, i32 %out_q_rope_4, i32 %out_q_rope_5, i32 %out_q_rope_6, i32 %out_q_rope_7, i64 %key_cache_read

]]></Node>
<StgValue><ssdm name="call_ln100"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="462" st_id="77" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
CACHE_STORE.split:67 %call_ln0 = call void @kernel_mhsa_Outline_SOFTMAX_HEADS, i32 %att, i32 %add141, i32 %att_1, i32 %att_2, i32 %att_3, i32 %att_4, i32 %att_5, i32 %att_6, i32 %att_7, i32 %att_8, i32 %att_9, i32 %att_10, i32 %att_11

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="463" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
CACHE_STORE.split:0 %speclooptripcount_ln53 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln53"/></StgValue>
</operation>

<operation id="464" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
CACHE_STORE.split:1 %specloopname_ln53 = specloopname void @_ssdm_op_SpecLoopName, void @empty_84

]]></Node>
<StgValue><ssdm name="specloopname_ln53"/></StgValue>
</operation>

<operation id="465" st_id="78" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
CACHE_STORE.split:67 %call_ln0 = call void @kernel_mhsa_Outline_SOFTMAX_HEADS, i32 %att, i32 %add141, i32 %att_1, i32 %att_2, i32 %att_3, i32 %att_4, i32 %att_5, i32 %att_6, i32 %att_7, i32 %att_8, i32 %att_9, i32 %att_10, i32 %att_11

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="466" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
CACHE_STORE.split:69 %br_ln155 = br void %ACCUM_ZERO

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="467" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
ACCUM_ZERO:0 %h = phi i4 %add_ln155, void %ACCUM_WRITEBACK, i4 0, void %CACHE_STORE.split

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="468" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
ACCUM_ZERO:1 %add_ln155 = add i4 %h, i4 1

]]></Node>
<StgValue><ssdm name="add_ln155"/></StgValue>
</operation>

<operation id="469" st_id="79" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
ACCUM_ZERO:2 %icmp_ln155 = icmp_eq  i4 %h, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln155"/></StgValue>
</operation>

<operation id="470" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ACCUM_ZERO:3 %br_ln155 = br i1 %icmp_ln155, void %ACCUM_ZERO.split, void %RESIDUAL

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>

<operation id="471" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
ACCUM_ZERO.split:0 %speclooptripcount_ln159 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln159"/></StgValue>
</operation>

<operation id="472" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
ACCUM_ZERO.split:1 %specloopname_ln155 = specloopname void @_ssdm_op_SpecLoopName, void @empty_99

]]></Node>
<StgValue><ssdm name="specloopname_ln155"/></StgValue>
</operation>

<operation id="473" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="13" op_0_bw="13" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
ACCUM_ZERO.split:2 %tmp_4 = partselect i13 @_ssdm_op_PartSelect.i13.i23.i32.i32, i23 %sub_ln53, i32 10, i32 22

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="474" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="23" op_0_bw="23" op_1_bw="13" op_2_bw="4" op_3_bw="6">
<![CDATA[
ACCUM_ZERO.split:3 %or_ln1 = bitconcatenate i23 @_ssdm_op_BitConcatenate.i23.i13.i4.i6, i13 %tmp_4, i4 %h, i6 0

]]></Node>
<StgValue><ssdm name="or_ln1"/></StgValue>
</operation>

<operation id="475" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
ACCUM_ZERO.split:4 %br_ln169 = br i1 %tmp, void %for.inc197.preheader, void %ACCUM_WRITEBACK

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="476" st_id="79" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="0"/>
<literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="38" op_3_bw="4" op_4_bw="23" op_5_bw="64" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0">
<![CDATA[
for.inc197.preheader:0 %call_ln53 = call void @kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC, i32 %gmem3, i38 %tmp_3, i4 %h, i23 %or_ln1, i64 %value_cache_read, i32 %att, i32 %att_1, i32 %att_2, i32 %att_3, i32 %att_4, i32 %att_5, i32 %att_6, i32 %att_7, i32 %att_8, i32 %att_9, i32 %att_10, i32 %att_11, i32 %local_accum_63_load_1_loc, i32 %local_accum_61_load_1_loc, i32 %local_accum_59_load_1_loc, i32 %local_accum_57_load_1_loc, i32 %local_accum_55_load_1_loc, i32 %local_accum_53_load_1_loc, i32 %local_accum_51_load_1_loc, i32 %local_accum_49_load_1_loc, i32 %local_accum_47_load_1_loc, i32 %local_accum_45_load_1_loc, i32 %local_accum_43_load_1_loc, i32 %local_accum_41_load_1_loc, i32 %local_accum_39_load_1_loc, i32 %local_accum_37_load_1_loc, i32 %local_accum_35_load_1_loc, i32 %local_accum_33_load_1_loc, i32 %local_accum_31_load_1_loc, i32 %local_accum_29_load_1_loc, i32 %local_accum_27_load_1_loc, i32 %local_accum_25_load_1_loc, i32 %local_accum_23_load_1_loc, i32 %local_accum_21_load_1_loc, i32 %local_accum_19_load_1_loc, i32 %local_accum_17_load_1_loc, i32 %local_accum_15_load_1_loc, i32 %local_accum_13_load_1_loc, i32 %local_accum_11_load_1_loc, i32 %local_accum_9_load_1_loc, i32 %local_accum_7_load_1_loc, i32 %local_accum_5_load_1_loc, i32 %local_accum_3_load_1_loc, i32 %local_accum_1_load_1_loc, i32 %local_accum_62_load_1_loc, i32 %local_accum_60_load_1_loc, i32 %local_accum_58_load_1_loc, i32 %local_accum_56_load_1_loc, i32 %local_accum_54_load_1_loc, i32 %local_accum_52_load_1_loc, i32 %local_accum_50_load_1_loc, i32 %local_accum_48_load_1_loc, i32 %local_accum_46_load_1_loc, i32 %local_accum_44_load_1_loc, i32 %local_accum_42_load_1_loc, i32 %local_accum_40_load_1_loc, i32 %local_accum_38_load_1_loc, i32 %local_accum_36_load_1_loc, i32 %local_accum_34_load_1_loc, i32 %local_accum_32_load_1_loc, i32 %local_accum_30_load_1_loc, i32 %local_accum_28_load_1_loc, i32 %local_accum_26_load_1_loc, i32 %local_accum_24_load_1_loc, i32 %local_accum_22_load_1_loc, i32 %local_accum_20_load_1_loc, i32 %local_accum_18_load_1_loc, i32 %local_accum_16_load_1_loc, i32 %local_accum_14_load_1_loc, i32 %local_accum_12_load_1_loc, i32 %local_accum_10_load_1_loc, i32 %local_accum_8_load_1_loc, i32 %local_accum_6_load_1_loc, i32 %local_accum_4_load_1_loc, i32 %local_accum_2_load_1_loc, i32 %local_accum_load_1_loc

]]></Node>
<StgValue><ssdm name="call_ln53"/></StgValue>
</operation>

<operation id="477" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
RESIDUAL:0 %add_ln63 = add i27 %phi_mul_load, i27 7080960

]]></Node>
<StgValue><ssdm name="add_ln63"/></StgValue>
</operation>

<operation id="478" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="27">
<![CDATA[
RESIDUAL:1 %zext_ln63 = zext i27 %add_ln63

]]></Node>
<StgValue><ssdm name="zext_ln63"/></StgValue>
</operation>

<operation id="479" st_id="79" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
RESIDUAL:2 %wo = add i64 %zext_ln63, i64 %weights_read

]]></Node>
<StgValue><ssdm name="wo"/></StgValue>
</operation>

<operation id="480" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
RESIDUAL:5 %store_ln53 = store i4 %add_ln53_5, i4 %l

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>

<operation id="481" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln155" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="27" op_1_bw="27" op_2_bw="0" op_3_bw="0">
<![CDATA[
RESIDUAL:6 %store_ln53 = store i27 %add_ln53_6, i27 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln53"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="482" st_id="80" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="38" op_3_bw="4" op_4_bw="23" op_5_bw="64" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="32" op_75_bw="32" op_76_bw="32" op_77_bw="32" op_78_bw="32" op_79_bw="32" op_80_bw="32" op_81_bw="32" op_82_bw="0" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0">
<![CDATA[
for.inc197.preheader:0 %call_ln53 = call void @kernel_mhsa_Pipeline_TOKEN_STREAM_VALUE_MAC, i32 %gmem3, i38 %tmp_3, i4 %h, i23 %or_ln1, i64 %value_cache_read, i32 %att, i32 %att_1, i32 %att_2, i32 %att_3, i32 %att_4, i32 %att_5, i32 %att_6, i32 %att_7, i32 %att_8, i32 %att_9, i32 %att_10, i32 %att_11, i32 %local_accum_63_load_1_loc, i32 %local_accum_61_load_1_loc, i32 %local_accum_59_load_1_loc, i32 %local_accum_57_load_1_loc, i32 %local_accum_55_load_1_loc, i32 %local_accum_53_load_1_loc, i32 %local_accum_51_load_1_loc, i32 %local_accum_49_load_1_loc, i32 %local_accum_47_load_1_loc, i32 %local_accum_45_load_1_loc, i32 %local_accum_43_load_1_loc, i32 %local_accum_41_load_1_loc, i32 %local_accum_39_load_1_loc, i32 %local_accum_37_load_1_loc, i32 %local_accum_35_load_1_loc, i32 %local_accum_33_load_1_loc, i32 %local_accum_31_load_1_loc, i32 %local_accum_29_load_1_loc, i32 %local_accum_27_load_1_loc, i32 %local_accum_25_load_1_loc, i32 %local_accum_23_load_1_loc, i32 %local_accum_21_load_1_loc, i32 %local_accum_19_load_1_loc, i32 %local_accum_17_load_1_loc, i32 %local_accum_15_load_1_loc, i32 %local_accum_13_load_1_loc, i32 %local_accum_11_load_1_loc, i32 %local_accum_9_load_1_loc, i32 %local_accum_7_load_1_loc, i32 %local_accum_5_load_1_loc, i32 %local_accum_3_load_1_loc, i32 %local_accum_1_load_1_loc, i32 %local_accum_62_load_1_loc, i32 %local_accum_60_load_1_loc, i32 %local_accum_58_load_1_loc, i32 %local_accum_56_load_1_loc, i32 %local_accum_54_load_1_loc, i32 %local_accum_52_load_1_loc, i32 %local_accum_50_load_1_loc, i32 %local_accum_48_load_1_loc, i32 %local_accum_46_load_1_loc, i32 %local_accum_44_load_1_loc, i32 %local_accum_42_load_1_loc, i32 %local_accum_40_load_1_loc, i32 %local_accum_38_load_1_loc, i32 %local_accum_36_load_1_loc, i32 %local_accum_34_load_1_loc, i32 %local_accum_32_load_1_loc, i32 %local_accum_30_load_1_loc, i32 %local_accum_28_load_1_loc, i32 %local_accum_26_load_1_loc, i32 %local_accum_24_load_1_loc, i32 %local_accum_22_load_1_loc, i32 %local_accum_20_load_1_loc, i32 %local_accum_18_load_1_loc, i32 %local_accum_16_load_1_loc, i32 %local_accum_14_load_1_loc, i32 %local_accum_12_load_1_loc, i32 %local_accum_10_load_1_loc, i32 %local_accum_8_load_1_loc, i32 %local_accum_6_load_1_loc, i32 %local_accum_4_load_1_loc, i32 %local_accum_2_load_1_loc, i32 %local_accum_load_1_loc

]]></Node>
<StgValue><ssdm name="call_ln53"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="483" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:1 %local_accum_63_load_3 = load i32 %local_accum_63_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_63_load_3"/></StgValue>
</operation>

<operation id="484" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:2 %local_accum_61_load_3 = load i32 %local_accum_61_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_61_load_3"/></StgValue>
</operation>

<operation id="485" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:3 %local_accum_59_load_3 = load i32 %local_accum_59_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_59_load_3"/></StgValue>
</operation>

<operation id="486" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:4 %local_accum_57_load_3 = load i32 %local_accum_57_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_57_load_3"/></StgValue>
</operation>

<operation id="487" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:5 %local_accum_55_load_3 = load i32 %local_accum_55_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_55_load_3"/></StgValue>
</operation>

<operation id="488" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:6 %local_accum_53_load_3 = load i32 %local_accum_53_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_53_load_3"/></StgValue>
</operation>

<operation id="489" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:7 %local_accum_51_load_3 = load i32 %local_accum_51_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_51_load_3"/></StgValue>
</operation>

<operation id="490" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:8 %local_accum_49_load_3 = load i32 %local_accum_49_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_49_load_3"/></StgValue>
</operation>

<operation id="491" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:9 %local_accum_47_load_3 = load i32 %local_accum_47_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_47_load_3"/></StgValue>
</operation>

<operation id="492" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:10 %local_accum_45_load_3 = load i32 %local_accum_45_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_45_load_3"/></StgValue>
</operation>

<operation id="493" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:11 %local_accum_43_load_3 = load i32 %local_accum_43_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_43_load_3"/></StgValue>
</operation>

<operation id="494" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:12 %local_accum_41_load_3 = load i32 %local_accum_41_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_41_load_3"/></StgValue>
</operation>

<operation id="495" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:13 %local_accum_39_load_3 = load i32 %local_accum_39_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_39_load_3"/></StgValue>
</operation>

<operation id="496" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:14 %local_accum_37_load_3 = load i32 %local_accum_37_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_37_load_3"/></StgValue>
</operation>

<operation id="497" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:15 %local_accum_35_load_3 = load i32 %local_accum_35_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_35_load_3"/></StgValue>
</operation>

<operation id="498" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:16 %local_accum_33_load_3 = load i32 %local_accum_33_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_33_load_3"/></StgValue>
</operation>

<operation id="499" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:17 %local_accum_31_load_3 = load i32 %local_accum_31_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_31_load_3"/></StgValue>
</operation>

<operation id="500" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:18 %local_accum_29_load_3 = load i32 %local_accum_29_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_29_load_3"/></StgValue>
</operation>

<operation id="501" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:19 %local_accum_27_load_3 = load i32 %local_accum_27_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_27_load_3"/></StgValue>
</operation>

<operation id="502" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:20 %local_accum_25_load_3 = load i32 %local_accum_25_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_25_load_3"/></StgValue>
</operation>

<operation id="503" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:21 %local_accum_23_load_3 = load i32 %local_accum_23_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_23_load_3"/></StgValue>
</operation>

<operation id="504" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:22 %local_accum_21_load_3 = load i32 %local_accum_21_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_21_load_3"/></StgValue>
</operation>

<operation id="505" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:23 %local_accum_19_load_3 = load i32 %local_accum_19_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_19_load_3"/></StgValue>
</operation>

<operation id="506" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:24 %local_accum_17_load_3 = load i32 %local_accum_17_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_17_load_3"/></StgValue>
</operation>

<operation id="507" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:25 %local_accum_15_load_3 = load i32 %local_accum_15_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_15_load_3"/></StgValue>
</operation>

<operation id="508" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:26 %local_accum_13_load_3 = load i32 %local_accum_13_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_13_load_3"/></StgValue>
</operation>

<operation id="509" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:27 %local_accum_11_load_3 = load i32 %local_accum_11_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_11_load_3"/></StgValue>
</operation>

<operation id="510" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:28 %local_accum_9_load_3 = load i32 %local_accum_9_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_9_load_3"/></StgValue>
</operation>

<operation id="511" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:29 %local_accum_7_load_3 = load i32 %local_accum_7_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_7_load_3"/></StgValue>
</operation>

<operation id="512" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:30 %local_accum_5_load_3 = load i32 %local_accum_5_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_5_load_3"/></StgValue>
</operation>

<operation id="513" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:31 %local_accum_3_load_3 = load i32 %local_accum_3_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_3_load_3"/></StgValue>
</operation>

<operation id="514" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:32 %local_accum_1_load_3 = load i32 %local_accum_1_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_1_load_3"/></StgValue>
</operation>

<operation id="515" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:33 %local_accum_62_load_3 = load i32 %local_accum_62_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_62_load_3"/></StgValue>
</operation>

<operation id="516" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:34 %local_accum_60_load_3 = load i32 %local_accum_60_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_60_load_3"/></StgValue>
</operation>

<operation id="517" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:35 %local_accum_58_load_3 = load i32 %local_accum_58_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_58_load_3"/></StgValue>
</operation>

<operation id="518" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:36 %local_accum_56_load_3 = load i32 %local_accum_56_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_56_load_3"/></StgValue>
</operation>

<operation id="519" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:37 %local_accum_54_load_3 = load i32 %local_accum_54_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_54_load_3"/></StgValue>
</operation>

<operation id="520" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:38 %local_accum_52_load_3 = load i32 %local_accum_52_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_52_load_3"/></StgValue>
</operation>

<operation id="521" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:39 %local_accum_50_load_3 = load i32 %local_accum_50_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_50_load_3"/></StgValue>
</operation>

<operation id="522" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:40 %local_accum_48_load_3 = load i32 %local_accum_48_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_48_load_3"/></StgValue>
</operation>

<operation id="523" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:41 %local_accum_46_load_3 = load i32 %local_accum_46_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_46_load_3"/></StgValue>
</operation>

<operation id="524" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:42 %local_accum_44_load_3 = load i32 %local_accum_44_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_44_load_3"/></StgValue>
</operation>

<operation id="525" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:43 %local_accum_42_load_3 = load i32 %local_accum_42_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_42_load_3"/></StgValue>
</operation>

<operation id="526" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:44 %local_accum_40_load_3 = load i32 %local_accum_40_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_40_load_3"/></StgValue>
</operation>

<operation id="527" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:45 %local_accum_38_load_3 = load i32 %local_accum_38_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_38_load_3"/></StgValue>
</operation>

<operation id="528" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:46 %local_accum_36_load_3 = load i32 %local_accum_36_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_36_load_3"/></StgValue>
</operation>

<operation id="529" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:47 %local_accum_34_load_3 = load i32 %local_accum_34_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_34_load_3"/></StgValue>
</operation>

<operation id="530" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:48 %local_accum_32_load_3 = load i32 %local_accum_32_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_32_load_3"/></StgValue>
</operation>

<operation id="531" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:49 %local_accum_30_load_3 = load i32 %local_accum_30_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_30_load_3"/></StgValue>
</operation>

<operation id="532" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:50 %local_accum_28_load_3 = load i32 %local_accum_28_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_28_load_3"/></StgValue>
</operation>

<operation id="533" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:51 %local_accum_26_load_3 = load i32 %local_accum_26_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_26_load_3"/></StgValue>
</operation>

<operation id="534" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:52 %local_accum_24_load_3 = load i32 %local_accum_24_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_24_load_3"/></StgValue>
</operation>

<operation id="535" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:53 %local_accum_22_load_3 = load i32 %local_accum_22_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_22_load_3"/></StgValue>
</operation>

<operation id="536" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:54 %local_accum_20_load_3 = load i32 %local_accum_20_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_20_load_3"/></StgValue>
</operation>

<operation id="537" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:55 %local_accum_18_load_3 = load i32 %local_accum_18_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_18_load_3"/></StgValue>
</operation>

<operation id="538" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:56 %local_accum_16_load_3 = load i32 %local_accum_16_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_16_load_3"/></StgValue>
</operation>

<operation id="539" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:57 %local_accum_14_load_3 = load i32 %local_accum_14_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_14_load_3"/></StgValue>
</operation>

<operation id="540" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:58 %local_accum_12_load_3 = load i32 %local_accum_12_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_12_load_3"/></StgValue>
</operation>

<operation id="541" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:59 %local_accum_10_load_3 = load i32 %local_accum_10_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_10_load_3"/></StgValue>
</operation>

<operation id="542" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:60 %local_accum_8_load_3 = load i32 %local_accum_8_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_8_load_3"/></StgValue>
</operation>

<operation id="543" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:61 %local_accum_6_load_3 = load i32 %local_accum_6_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_6_load_3"/></StgValue>
</operation>

<operation id="544" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:62 %local_accum_4_load_3 = load i32 %local_accum_4_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_4_load_3"/></StgValue>
</operation>

<operation id="545" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:63 %local_accum_2_load_3 = load i32 %local_accum_2_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_2_load_3"/></StgValue>
</operation>

<operation id="546" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.inc197.preheader:64 %local_accum_load_3 = load i32 %local_accum_load_1_loc

]]></Node>
<StgValue><ssdm name="local_accum_load_3"/></StgValue>
</operation>

<operation id="547" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="0" op_0_bw="0">
<![CDATA[
for.inc197.preheader:65 %br_ln0 = br void %ACCUM_WRITEBACK

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="548" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:0 %local_accum_63_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_63_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_63_load"/></StgValue>
</operation>

<operation id="549" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:1 %local_accum_59_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_59_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_59_load"/></StgValue>
</operation>

<operation id="550" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:2 %local_accum_55_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_55_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_55_load"/></StgValue>
</operation>

<operation id="551" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:3 %local_accum_51_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_51_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_51_load"/></StgValue>
</operation>

<operation id="552" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:4 %local_accum_47_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_47_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_47_load"/></StgValue>
</operation>

<operation id="553" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:5 %local_accum_43_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_43_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_43_load"/></StgValue>
</operation>

<operation id="554" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:6 %local_accum_39_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_39_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_39_load"/></StgValue>
</operation>

<operation id="555" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:7 %local_accum_35_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_35_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_35_load"/></StgValue>
</operation>

<operation id="556" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:8 %local_accum_31_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_31_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_31_load"/></StgValue>
</operation>

<operation id="557" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:9 %local_accum_27_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_27_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_27_load"/></StgValue>
</operation>

<operation id="558" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:10 %local_accum_23_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_23_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_23_load"/></StgValue>
</operation>

<operation id="559" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:11 %local_accum_19_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_19_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_19_load"/></StgValue>
</operation>

<operation id="560" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:12 %local_accum_15_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_15_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_15_load"/></StgValue>
</operation>

<operation id="561" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:13 %local_accum_11_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_11_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_11_load"/></StgValue>
</operation>

<operation id="562" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:14 %local_accum_7_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_7_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_7_load"/></StgValue>
</operation>

<operation id="563" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:15 %local_accum_3_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_3_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_3_load"/></StgValue>
</operation>

<operation id="564" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:16 %local_accum_62_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_62_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_62_load"/></StgValue>
</operation>

<operation id="565" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:17 %local_accum_58_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_58_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_58_load"/></StgValue>
</operation>

<operation id="566" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:18 %local_accum_54_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_54_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_54_load"/></StgValue>
</operation>

<operation id="567" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:19 %local_accum_50_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_50_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_50_load"/></StgValue>
</operation>

<operation id="568" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:20 %local_accum_46_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_46_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_46_load"/></StgValue>
</operation>

<operation id="569" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:21 %local_accum_42_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_42_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_42_load"/></StgValue>
</operation>

<operation id="570" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:22 %local_accum_38_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_38_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_38_load"/></StgValue>
</operation>

<operation id="571" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:23 %local_accum_34_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_34_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_34_load"/></StgValue>
</operation>

<operation id="572" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:24 %local_accum_30_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_30_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_30_load"/></StgValue>
</operation>

<operation id="573" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:25 %local_accum_26_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_26_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_26_load"/></StgValue>
</operation>

<operation id="574" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:26 %local_accum_22_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_22_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_22_load"/></StgValue>
</operation>

<operation id="575" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:27 %local_accum_18_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_18_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_18_load"/></StgValue>
</operation>

<operation id="576" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:28 %local_accum_14_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_14_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_14_load"/></StgValue>
</operation>

<operation id="577" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:29 %local_accum_10_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_10_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_10_load"/></StgValue>
</operation>

<operation id="578" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:30 %local_accum_6_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_6_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_6_load"/></StgValue>
</operation>

<operation id="579" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:31 %local_accum_2_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_2_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_2_load"/></StgValue>
</operation>

<operation id="580" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:32 %local_accum_61_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_61_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_61_load"/></StgValue>
</operation>

<operation id="581" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:33 %local_accum_57_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_57_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_57_load"/></StgValue>
</operation>

<operation id="582" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:34 %local_accum_53_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_53_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_53_load"/></StgValue>
</operation>

<operation id="583" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:35 %local_accum_49_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_49_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_49_load"/></StgValue>
</operation>

<operation id="584" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:36 %local_accum_45_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_45_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_45_load"/></StgValue>
</operation>

<operation id="585" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:37 %local_accum_41_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_41_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_41_load"/></StgValue>
</operation>

<operation id="586" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:38 %local_accum_37_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_37_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_37_load"/></StgValue>
</operation>

<operation id="587" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:39 %local_accum_33_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_33_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_33_load"/></StgValue>
</operation>

<operation id="588" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:40 %local_accum_29_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_29_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_29_load"/></StgValue>
</operation>

<operation id="589" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:41 %local_accum_25_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_25_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_25_load"/></StgValue>
</operation>

<operation id="590" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:42 %local_accum_21_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_21_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_21_load"/></StgValue>
</operation>

<operation id="591" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:43 %local_accum_17_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_17_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_17_load"/></StgValue>
</operation>

<operation id="592" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:44 %local_accum_13_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_13_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_13_load"/></StgValue>
</operation>

<operation id="593" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:45 %local_accum_9_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_9_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_9_load"/></StgValue>
</operation>

<operation id="594" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:46 %local_accum_5_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_5_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_5_load"/></StgValue>
</operation>

<operation id="595" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:47 %local_accum_1_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_1_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_1_load"/></StgValue>
</operation>

<operation id="596" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:48 %local_accum_60_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_60_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_60_load"/></StgValue>
</operation>

<operation id="597" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:49 %local_accum_56_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_56_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_56_load"/></StgValue>
</operation>

<operation id="598" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:50 %local_accum_52_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_52_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_52_load"/></StgValue>
</operation>

<operation id="599" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:51 %local_accum_48_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_48_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_48_load"/></StgValue>
</operation>

<operation id="600" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:52 %local_accum_44_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_44_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_44_load"/></StgValue>
</operation>

<operation id="601" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:53 %local_accum_40_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_40_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_40_load"/></StgValue>
</operation>

<operation id="602" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:54 %local_accum_36_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_36_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_36_load"/></StgValue>
</operation>

<operation id="603" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:55 %local_accum_32_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_32_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_32_load"/></StgValue>
</operation>

<operation id="604" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:56 %local_accum_28_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_28_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_28_load"/></StgValue>
</operation>

<operation id="605" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:57 %local_accum_24_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_24_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_24_load"/></StgValue>
</operation>

<operation id="606" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:58 %local_accum_20_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_20_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_20_load"/></StgValue>
</operation>

<operation id="607" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:59 %local_accum_16_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_16_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_16_load"/></StgValue>
</operation>

<operation id="608" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:60 %local_accum_12_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_12_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_12_load"/></StgValue>
</operation>

<operation id="609" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:61 %local_accum_8_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_8_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_8_load"/></StgValue>
</operation>

<operation id="610" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:62 %local_accum_4_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_4_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_4_load"/></StgValue>
</operation>

<operation id="611" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
ACCUM_WRITEBACK:63 %local_accum_load = phi i32 0, void %ACCUM_ZERO.split, i32 %local_accum_load_3, void %for.inc197.preheader

]]></Node>
<StgValue><ssdm name="local_accum_load"/></StgValue>
</operation>

<operation id="612" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
ACCUM_WRITEBACK:64 %p_udiv1 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %h, i3 0

]]></Node>
<StgValue><ssdm name="p_udiv1"/></StgValue>
</operation>

<operation id="613" st_id="82" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="7" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="0">
<![CDATA[
ACCUM_WRITEBACK:65 %call_ln155 = call void @kernel_mhsa_Pipeline_ACCUM_WRITEBACK, i32 %xb_7, i32 %xb_6, i32 %xb_5, i32 %xb_4, i32 %xb_3, i32 %xb_2, i32 %xb_1, i32 %xb, i32 %local_accum_load, i32 %local_accum_4_load, i32 %local_accum_8_load, i32 %local_accum_12_load, i32 %local_accum_16_load, i32 %local_accum_20_load, i32 %local_accum_24_load, i32 %local_accum_28_load, i32 %local_accum_32_load, i32 %local_accum_36_load, i32 %local_accum_40_load, i32 %local_accum_44_load, i32 %local_accum_48_load, i32 %local_accum_52_load, i32 %local_accum_56_load, i32 %local_accum_60_load, i7 %p_udiv1, i32 %local_accum_1_load, i32 %local_accum_5_load, i32 %local_accum_9_load, i32 %local_accum_13_load, i32 %local_accum_17_load, i32 %local_accum_21_load, i32 %local_accum_25_load, i32 %local_accum_29_load, i32 %local_accum_33_load, i32 %local_accum_37_load, i32 %local_accum_41_load, i32 %local_accum_45_load, i32 %local_accum_49_load, i32 %local_accum_53_load, i32 %local_accum_57_load, i32 %local_accum_61_load, i32 %local_accum_2_load, i32 %local_accum_6_load, i32 %local_accum_10_load, i32 %local_accum_14_load, i32 %local_accum_18_load, i32 %local_accum_22_load, i32 %local_accum_26_load, i32 %local_accum_30_load, i32 %local_accum_34_load, i32 %local_accum_38_load, i32 %local_accum_42_load, i32 %local_accum_46_load, i32 %local_accum_50_load, i32 %local_accum_54_load, i32 %local_accum_58_load, i32 %local_accum_62_load, i32 %local_accum_3_load, i32 %local_accum_7_load, i32 %local_accum_11_load, i32 %local_accum_15_load, i32 %local_accum_19_load, i32 %local_accum_23_load, i32 %local_accum_27_load, i32 %local_accum_31_load, i32 %local_accum_35_load, i32 %local_accum_39_load, i32 %local_accum_43_load, i32 %local_accum_47_load, i32 %local_accum_51_load, i32 %local_accum_55_load, i32 %local_accum_59_load, i32 %local_accum_63_load

]]></Node>
<StgValue><ssdm name="call_ln155"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="614" st_id="83" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="7" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="32" op_38_bw="32" op_39_bw="32" op_40_bw="32" op_41_bw="32" op_42_bw="32" op_43_bw="32" op_44_bw="32" op_45_bw="32" op_46_bw="32" op_47_bw="32" op_48_bw="32" op_49_bw="32" op_50_bw="32" op_51_bw="32" op_52_bw="32" op_53_bw="32" op_54_bw="32" op_55_bw="32" op_56_bw="32" op_57_bw="32" op_58_bw="32" op_59_bw="32" op_60_bw="32" op_61_bw="32" op_62_bw="32" op_63_bw="32" op_64_bw="32" op_65_bw="32" op_66_bw="32" op_67_bw="32" op_68_bw="32" op_69_bw="32" op_70_bw="32" op_71_bw="32" op_72_bw="32" op_73_bw="32" op_74_bw="0">
<![CDATA[
ACCUM_WRITEBACK:65 %call_ln155 = call void @kernel_mhsa_Pipeline_ACCUM_WRITEBACK, i32 %xb_7, i32 %xb_6, i32 %xb_5, i32 %xb_4, i32 %xb_3, i32 %xb_2, i32 %xb_1, i32 %xb, i32 %local_accum_load, i32 %local_accum_4_load, i32 %local_accum_8_load, i32 %local_accum_12_load, i32 %local_accum_16_load, i32 %local_accum_20_load, i32 %local_accum_24_load, i32 %local_accum_28_load, i32 %local_accum_32_load, i32 %local_accum_36_load, i32 %local_accum_40_load, i32 %local_accum_44_load, i32 %local_accum_48_load, i32 %local_accum_52_load, i32 %local_accum_56_load, i32 %local_accum_60_load, i7 %p_udiv1, i32 %local_accum_1_load, i32 %local_accum_5_load, i32 %local_accum_9_load, i32 %local_accum_13_load, i32 %local_accum_17_load, i32 %local_accum_21_load, i32 %local_accum_25_load, i32 %local_accum_29_load, i32 %local_accum_33_load, i32 %local_accum_37_load, i32 %local_accum_41_load, i32 %local_accum_45_load, i32 %local_accum_49_load, i32 %local_accum_53_load, i32 %local_accum_57_load, i32 %local_accum_61_load, i32 %local_accum_2_load, i32 %local_accum_6_load, i32 %local_accum_10_load, i32 %local_accum_14_load, i32 %local_accum_18_load, i32 %local_accum_22_load, i32 %local_accum_26_load, i32 %local_accum_30_load, i32 %local_accum_34_load, i32 %local_accum_38_load, i32 %local_accum_42_load, i32 %local_accum_46_load, i32 %local_accum_50_load, i32 %local_accum_54_load, i32 %local_accum_58_load, i32 %local_accum_62_load, i32 %local_accum_3_load, i32 %local_accum_7_load, i32 %local_accum_11_load, i32 %local_accum_15_load, i32 %local_accum_19_load, i32 %local_accum_23_load, i32 %local_accum_27_load, i32 %local_accum_31_load, i32 %local_accum_35_load, i32 %local_accum_39_load, i32 %local_accum_43_load, i32 %local_accum_47_load, i32 %local_accum_51_load, i32 %local_accum_55_load, i32 %local_accum_59_load, i32 %local_accum_63_load

]]></Node>
<StgValue><ssdm name="call_ln155"/></StgValue>
</operation>

<operation id="615" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0">
<![CDATA[
ACCUM_WRITEBACK:66 %br_ln155 = br void %ACCUM_ZERO

]]></Node>
<StgValue><ssdm name="br_ln155"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="616" st_id="84" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="64" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
RESIDUAL:3 %call_ln194 = call void @matmul.1, i32 %xb2, i32 %xb2_1, i32 %xb2_2, i32 %xb2_3, i32 %xb2_4, i32 %xb2_5, i32 %xb2_6, i32 %xb2_7, i32 %xb, i32 %xb_1, i32 %xb_2, i32 %xb_3, i32 %xb_4, i32 %xb_5, i32 %xb_6, i32 %xb_7, i32 %gmem1, i64 %wo, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3

]]></Node>
<StgValue><ssdm name="call_ln194"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="617" st_id="85" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="64" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0">
<![CDATA[
RESIDUAL:3 %call_ln194 = call void @matmul.1, i32 %xb2, i32 %xb2_1, i32 %xb2_2, i32 %xb2_3, i32 %xb2_4, i32 %xb2_5, i32 %xb2_6, i32 %xb2_7, i32 %xb, i32 %xb_1, i32 %xb_2, i32 %xb_3, i32 %xb_4, i32 %xb_5, i32 %xb_6, i32 %xb_7, i32 %gmem1, i64 %wo, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_1, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_2, i32 %compute_matmul_stream_float_0_stream_float_0_stream_float_0_vec_local_3

]]></Node>
<StgValue><ssdm name="call_ln194"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="618" st_id="86" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
RESIDUAL:4 %call_ln0 = call void @kernel_mhsa_Pipeline_RESIDUAL, i32 %current_input_14, i32 %current_input_13, i32 %current_input_12, i32 %current_input_11, i32 %current_input_10, i32 %current_input_9, i32 %current_input_8, i32 %current_input, i32 %xb2, i32 %xb2_1, i32 %xb2_2, i32 %xb2_3, i32 %xb2_4, i32 %xb2_5, i32 %xb2_6, i32 %xb2_7

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="619" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0">
<![CDATA[
RESIDUAL:4 %call_ln0 = call void @kernel_mhsa_Pipeline_RESIDUAL, i32 %current_input_14, i32 %current_input_13, i32 %current_input_12, i32 %current_input_11, i32 %current_input_10, i32 %current_input_9, i32 %current_input_8, i32 %current_input, i32 %xb2, i32 %xb2_1, i32 %xb2_2, i32 %xb2_3, i32 %xb2_4, i32 %xb2_5, i32 %xb2_6, i32 %xb2_7

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="620" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0">
<![CDATA[
RESIDUAL:7 %br_ln53 = br void %CACHE_STORE

]]></Node>
<StgValue><ssdm name="br_ln53"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="621" st_id="88" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
OUTPUT_WRITE:3 %call_ln47 = call void @kernel_mhsa_Pipeline_OUTPUT_WRITE, i32 %gmem0, i62 %trunc_ln, i32 %current_input, i32 %current_input_8, i32 %current_input_9, i32 %current_input_10, i32 %current_input_11, i32 %current_input_12, i32 %current_input_13, i32 %current_input_14

]]></Node>
<StgValue><ssdm name="call_ln47"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="622" st_id="89" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="62" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
OUTPUT_WRITE:3 %call_ln47 = call void @kernel_mhsa_Pipeline_OUTPUT_WRITE, i32 %gmem0, i62 %trunc_ln, i32 %current_input, i32 %current_input_8, i32 %current_input_9, i32 %current_input_10, i32 %current_input_11, i32 %current_input_12, i32 %current_input_13, i32 %current_input_14

]]></Node>
<StgValue><ssdm name="call_ln47"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="623" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="1">
<![CDATA[
OUTPUT_WRITE:4 %muxLogicAXIMCE_to_empty_243 = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicAXIMCE_to_empty_243"/></StgValue>
</operation>

<operation id="624" st_id="90" stage="11" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
OUTPUT_WRITE:5 %empty_243 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="625" st_id="91" stage="10" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
OUTPUT_WRITE:5 %empty_243 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="626" st_id="92" stage="9" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
OUTPUT_WRITE:5 %empty_243 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="627" st_id="93" stage="8" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
OUTPUT_WRITE:5 %empty_243 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="628" st_id="94" stage="7" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
OUTPUT_WRITE:5 %empty_243 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="629" st_id="95" stage="6" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
OUTPUT_WRITE:5 %empty_243 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="630" st_id="96" stage="5" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
OUTPUT_WRITE:5 %empty_243 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="631" st_id="97" stage="4" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
OUTPUT_WRITE:5 %empty_243 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="632" st_id="98" stage="3" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
OUTPUT_WRITE:5 %empty_243 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="633" st_id="99" stage="2" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
OUTPUT_WRITE:5 %empty_243 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="634" st_id="100" stage="1" lat="11">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
OUTPUT_WRITE:5 %empty_243 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i32, i32 %gmem0_addr

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>

<operation id="635" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0">
<![CDATA[
OUTPUT_WRITE:6 %ret_ln208 = ret

]]></Node>
<StgValue><ssdm name="ret_ln208"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
