<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › openrisc › kernel › irq.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>irq.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * OpenRISC irq.c</span>
<span class="cm"> *</span>
<span class="cm"> * Linux architectural port borrowing liberally from similar works of</span>
<span class="cm"> * others.  All original copyrights apply as per the original source</span>
<span class="cm"> * declaration.</span>
<span class="cm"> *</span>
<span class="cm"> * Modifications for the OpenRISC architecture:</span>
<span class="cm"> * Copyright (C) 2010-2011 Jonas Bonn &lt;jonas@southpole.se&gt;</span>
<span class="cm"> *</span>
<span class="cm"> *      This program is free software; you can redistribute it and/or</span>
<span class="cm"> *      modify it under the terms of the GNU General Public License</span>
<span class="cm"> *      as published by the Free Software Foundation; either version</span>
<span class="cm"> *      2 of the License, or (at your option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;linux/interrupt.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/of.h&gt;</span>
<span class="cp">#include &lt;linux/ftrace.h&gt;</span>
<span class="cp">#include &lt;linux/irq.h&gt;</span>
<span class="cp">#include &lt;linux/export.h&gt;</span>
<span class="cp">#include &lt;linux/irqdomain.h&gt;</span>
<span class="cp">#include &lt;linux/irqflags.h&gt;</span>

<span class="cm">/* read interrupt enabled status */</span>
<span class="kt">unsigned</span> <span class="kt">long</span> <span class="nf">arch_local_save_flags</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">mfspr</span><span class="p">(</span><span class="n">SPR_SR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">SPR_SR_IEE</span><span class="o">|</span><span class="n">SPR_SR_TEE</span><span class="p">);</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">arch_local_save_flags</span><span class="p">);</span>

<span class="cm">/* set interrupt enabled status */</span>
<span class="kt">void</span> <span class="nf">arch_local_irq_restore</span><span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">flags</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mtspr</span><span class="p">(</span><span class="n">SPR_SR</span><span class="p">,</span> <span class="p">((</span><span class="n">mfspr</span><span class="p">(</span><span class="n">SPR_SR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="n">SPR_SR_IEE</span><span class="o">|</span><span class="n">SPR_SR_TEE</span><span class="p">))</span> <span class="o">|</span> <span class="n">flags</span><span class="p">));</span>
<span class="p">}</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">arch_local_irq_restore</span><span class="p">);</span>


<span class="cm">/* OR1K PIC implementation */</span>

<span class="cm">/* We&#39;re a couple of cycles faster than the generic implementations with</span>
<span class="cm"> * these &#39;fast&#39; versions.</span>
<span class="cm"> */</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">or1k_pic_mask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mtspr</span><span class="p">(</span><span class="n">SPR_PICMR</span><span class="p">,</span> <span class="n">mfspr</span><span class="p">(</span><span class="n">SPR_PICMR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">or1k_pic_unmask</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">mtspr</span><span class="p">(</span><span class="n">SPR_PICMR</span><span class="p">,</span> <span class="n">mfspr</span><span class="p">(</span><span class="n">SPR_PICMR</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">or1k_pic_ack</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* EDGE-triggered interrupts need to be ack&#39;ed in order to clear</span>
<span class="cm">	 * the latch.</span>
<span class="cm">	 * LEVER-triggered interrupts do not need to be ack&#39;ed; however,</span>
<span class="cm">	 * ack&#39;ing the interrupt has no ill-effect and is quicker than</span>
<span class="cm">	 * trying to figure out what type it is...</span>
<span class="cm">	 */</span>

	<span class="cm">/* The OpenRISC 1000 spec says to write a 1 to the bit to ack the</span>
<span class="cm">	 * interrupt, but the OR1200 does this backwards and requires a 0</span>
<span class="cm">	 * to be written...</span>
<span class="cm">	 */</span>

<span class="cp">#ifdef CONFIG_OR1K_1200</span>
	<span class="cm">/* There are two oddities with the OR1200 PIC implementation:</span>
<span class="cm">	 * i)  LEVEL-triggered interrupts are latched and need to be cleared</span>
<span class="cm">	 * ii) the interrupt latch is cleared by writing a 0 to the bit,</span>
<span class="cm">	 *     as opposed to a 1 as mandated by the spec</span>
<span class="cm">	 */</span>

	<span class="n">mtspr</span><span class="p">(</span><span class="n">SPR_PICSR</span><span class="p">,</span> <span class="n">mfspr</span><span class="p">(</span><span class="n">SPR_PICSR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">));</span>
<span class="cp">#else</span>
	<span class="n">WARN</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;Interrupt handling possibily broken</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">mtspr</span><span class="p">(</span><span class="n">SPR_PICSR</span><span class="p">,</span> <span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">));</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">or1k_pic_mask_ack</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_data</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Comments for pic_ack apply here, too */</span>

<span class="cp">#ifdef CONFIG_OR1K_1200</span>
	<span class="n">mtspr</span><span class="p">(</span><span class="n">SPR_PICSR</span><span class="p">,</span> <span class="n">mfspr</span><span class="p">(</span><span class="n">SPR_PICSR</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">data</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">));</span>
<span class="cp">#else</span>
	<span class="n">WARN</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;Interrupt handling possibily broken</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">mtspr</span><span class="p">(</span><span class="n">SPR_PICSR</span><span class="p">,</span> <span class="p">(</span><span class="mi">1UL</span> <span class="o">&lt;&lt;</span> <span class="n">irq</span><span class="p">));</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="cp">#if 0</span><span class="c"></span>
<span class="c">static int or1k_pic_set_type(struct irq_data *data, unsigned int flow_type)</span>
<span class="c">{</span>
<span class="c">	/* There&#39;s nothing to do in the PIC configuration when changing</span>
<span class="c">	 * flow type.  Level and edge-triggered interrupts are both</span>
<span class="c">	 * supported, but it&#39;s PIC-implementation specific which type</span>
<span class="c">	 * is handled. */</span>

<span class="c">	return irq_setup_alt_chip(data, flow_type);</span>
<span class="c">}</span>
<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_chip</span> <span class="n">or1k_dev</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;or1k-PIC&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_unmask</span> <span class="o">=</span> <span class="n">or1k_pic_unmask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask</span> <span class="o">=</span> <span class="n">or1k_pic_mask</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_ack</span> <span class="o">=</span> <span class="n">or1k_pic_ack</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irq_mask_ack</span> <span class="o">=</span> <span class="n">or1k_pic_mask_ack</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span><span class="n">root_domain</span><span class="p">;</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="kt">int</span> <span class="nf">pic_get_irq</span><span class="p">(</span><span class="kt">int</span> <span class="n">first</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">hwirq</span><span class="p">;</span>

	<span class="n">hwirq</span> <span class="o">=</span> <span class="n">ffs</span><span class="p">(</span><span class="n">mfspr</span><span class="p">(</span><span class="n">SPR_PICSR</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">first</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">hwirq</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">NO_IRQ</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">hwirq</span> <span class="o">=</span> <span class="n">hwirq</span> <span class="o">+</span> <span class="n">first</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>

	<span class="k">return</span> <span class="n">irq_find_mapping</span><span class="p">(</span><span class="n">root_domain</span><span class="p">,</span> <span class="n">hwirq</span><span class="p">);</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">int</span> <span class="nf">or1k_map</span><span class="p">(</span><span class="k">struct</span> <span class="n">irq_domain</span> <span class="o">*</span><span class="n">d</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">irq</span><span class="p">,</span> <span class="n">irq_hw_number_t</span> <span class="n">hw</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">irq_set_chip_and_handler_name</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">or1k_dev</span><span class="p">,</span>
				      <span class="n">handle_level_irq</span><span class="p">,</span> <span class="s">&quot;level&quot;</span><span class="p">);</span>
	<span class="n">irq_set_status_flags</span><span class="p">(</span><span class="n">irq</span><span class="p">,</span> <span class="n">IRQ_LEVEL</span> <span class="o">|</span> <span class="n">IRQ_NOPROBE</span><span class="p">);</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">const</span> <span class="k">struct</span> <span class="n">irq_domain_ops</span> <span class="n">or1k_irq_domain_ops</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">xlate</span> <span class="o">=</span> <span class="n">irq_domain_xlate_onecell</span><span class="p">,</span>
	<span class="p">.</span><span class="n">map</span> <span class="o">=</span> <span class="n">or1k_map</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/*</span>
<span class="cm"> * This sets up the IRQ domain for the PIC built in to the OpenRISC</span>
<span class="cm"> * 1000 CPU.  This is the &quot;root&quot; domain as these are the interrupts</span>
<span class="cm"> * that directly trigger an exception in the CPU.</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="n">__init</span> <span class="nf">or1k_irq_init</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">device_node</span> <span class="o">*</span><span class="n">intc</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>

	<span class="cm">/* The interrupt controller device node is mandatory */</span>
	<span class="n">intc</span> <span class="o">=</span> <span class="n">of_find_compatible_node</span><span class="p">(</span><span class="nb">NULL</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="s">&quot;opencores,or1k-pic&quot;</span><span class="p">);</span>
	<span class="n">BUG_ON</span><span class="p">(</span><span class="o">!</span><span class="n">intc</span><span class="p">);</span>

	<span class="cm">/* Disable all interrupts until explicitly requested */</span>
	<span class="n">mtspr</span><span class="p">(</span><span class="n">SPR_PICMR</span><span class="p">,</span> <span class="p">(</span><span class="mi">0UL</span><span class="p">));</span>

	<span class="n">root_domain</span> <span class="o">=</span> <span class="n">irq_domain_add_linear</span><span class="p">(</span><span class="n">intc</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span>
					    <span class="o">&amp;</span><span class="n">or1k_irq_domain_ops</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">init_IRQ</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">or1k_irq_init</span><span class="p">();</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="n">__irq_entry</span> <span class="nf">do_IRQ</span><span class="p">(</span><span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">regs</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">irq</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">pt_regs</span> <span class="o">*</span><span class="n">old_regs</span> <span class="o">=</span> <span class="n">set_irq_regs</span><span class="p">(</span><span class="n">regs</span><span class="p">);</span>

	<span class="n">irq_enter</span><span class="p">();</span>

	<span class="k">while</span> <span class="p">((</span><span class="n">irq</span> <span class="o">=</span> <span class="n">pic_get_irq</span><span class="p">(</span><span class="n">irq</span> <span class="o">+</span> <span class="mi">1</span><span class="p">))</span> <span class="o">!=</span> <span class="n">NO_IRQ</span><span class="p">)</span>
		<span class="n">generic_handle_irq</span><span class="p">(</span><span class="n">irq</span><span class="p">);</span>

	<span class="n">irq_exit</span><span class="p">();</span>
	<span class="n">set_irq_regs</span><span class="p">(</span><span class="n">old_regs</span><span class="p">);</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
