{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1719998016613 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719998016617 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 03 17:13:36 2024 " "Processing started: Wed Jul 03 17:13:36 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719998016617 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719998016617 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_Client -c UART_Client " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_Client -c UART_Client" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719998016617 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1719998016936 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1719998016936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.v" "" { Text "D:/yuchi/UART_Final/VERILOG/UART_Client/TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719998022147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719998022147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_client.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_client.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Client " "Found entity 1: UART_Client" {  } { { "UART_Client.v" "" { Text "D:/yuchi/UART_Final/VERILOG/UART_Client/UART_Client.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719998022163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719998022163 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_tx.v(49) " "Verilog HDL information at uart_tx.v(49): always construct contains both blocking and non-blocking assignments" {  } { { "uart_tx.v" "" { Text "D:/yuchi/UART_Final/VERILOG/UART_Client/uart_tx.v" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1719998022179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "D:/yuchi/UART_Final/VERILOG/UART_Client/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719998022180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719998022180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "at_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file at_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 AT_ROM " "Found entity 1: AT_ROM" {  } { { "AT_ROM.v" "" { Text "D:/yuchi/UART_Final/VERILOG/UART_Client/AT_ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719998022180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719998022180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "D:/yuchi/UART_Final/VERILOG/UART_Client/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719998022185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719998022185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver_ok.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver_ok.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver_OK " "Found entity 1: receiver_OK" {  } { { "receiver_OK.v" "" { Text "D:/yuchi/UART_Final/VERILOG/UART_Client/receiver_OK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719998022191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719998022191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file select_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 Select_mode " "Found entity 1: Select_mode" {  } { { "Select_mode.v" "" { Text "D:/yuchi/UART_Final/VERILOG/UART_Client/Select_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719998022192 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719998022192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "D:/yuchi/UART_Final/VERILOG/UART_Client/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719998022200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719998022200 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx testbench.v(16) " "Verilog HDL Implicit Net warning at testbench.v(16): created implicit net for \"tx\"" {  } { { "testbench.v" "" { Text "D:/yuchi/UART_Final/VERILOG/UART_Client/testbench.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719998022200 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1719998022285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Client UART_Client:UART_Client_u1 " "Elaborating entity \"UART_Client\" for hierarchy \"UART_Client:UART_Client_u1\"" {  } { { "TOP.v" "UART_Client_u1" { Text "D:/yuchi/UART_Final/VERILOG/UART_Client/TOP.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719998022302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx UART_Client:UART_Client_u1\|uart_tx:uart_tx_u1 " "Elaborating entity \"uart_tx\" for hierarchy \"UART_Client:UART_Client_u1\|uart_tx:uart_tx_u1\"" {  } { { "UART_Client.v" "uart_tx_u1" { Text "D:/yuchi/UART_Final/VERILOG/UART_Client/UART_Client.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719998022322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AT_ROM UART_Client:UART_Client_u1\|uart_tx:uart_tx_u1\|AT_ROM:AT " "Elaborating entity \"AT_ROM\" for hierarchy \"UART_Client:UART_Client_u1\|uart_tx:uart_tx_u1\|AT_ROM:AT\"" {  } { { "uart_tx.v" "AT" { Text "D:/yuchi/UART_Final/VERILOG/UART_Client/uart_tx.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719998022347 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "143 0 255 AT_ROM.v(13) " "Verilog HDL warning at AT_ROM.v(13): number of words (143) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "AT_ROM.v" "" { Text "D:/yuchi/UART_Final/VERILOG/UART_Client/AT_ROM.v" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1719998022348 "|TOP|UART_Client:UART_Client_u1|uart_tx:uart_tx_u1|AT_ROM:AT"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 AT_ROM.v(9) " "Net \"rom.data_a\" at AT_ROM.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "AT_ROM.v" "" { Text "D:/yuchi/UART_Final/VERILOG/UART_Client/AT_ROM.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1719998022365 "|TOP|UART_Client:UART_Client_u1|uart_tx:uart_tx_u1|AT_ROM:AT"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 AT_ROM.v(9) " "Net \"rom.waddr_a\" at AT_ROM.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "AT_ROM.v" "" { Text "D:/yuchi/UART_Final/VERILOG/UART_Client/AT_ROM.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1719998022365 "|TOP|UART_Client:UART_Client_u1|uart_tx:uart_tx_u1|AT_ROM:AT"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 AT_ROM.v(9) " "Net \"rom.we_a\" at AT_ROM.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "AT_ROM.v" "" { Text "D:/yuchi/UART_Final/VERILOG/UART_Client/AT_ROM.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1719998022365 "|TOP|UART_Client:UART_Client_u1|uart_tx:uart_tx_u1|AT_ROM:AT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx UART_Client:UART_Client_u1\|uart_rx:uart_rx_u2 " "Elaborating entity \"uart_rx\" for hierarchy \"UART_Client:UART_Client_u1\|uart_rx:uart_rx_u2\"" {  } { { "UART_Client.v" "uart_rx_u2" { Text "D:/yuchi/UART_Final/VERILOG/UART_Client/UART_Client.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719998022368 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_cnt uart_rx.v(32) " "Verilog HDL or VHDL warning at uart_rx.v(32): object \"start_cnt\" assigned a value but never read" {  } { { "uart_rx.v" "" { Text "D:/yuchi/UART_Final/VERILOG/UART_Client/uart_rx.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719998022400 "|TOP|UART_Client:UART_Client|uart_rx:uart_rx_u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver_OK UART_Client:UART_Client_u1\|receiver_OK:receiver_OK_u1 " "Elaborating entity \"receiver_OK\" for hierarchy \"UART_Client:UART_Client_u1\|receiver_OK:receiver_OK_u1\"" {  } { { "UART_Client.v" "receiver_OK_u1" { Text "D:/yuchi/UART_Final/VERILOG/UART_Client/UART_Client.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719998022400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Select_mode UART_Client:UART_Client_u1\|Select_mode:Select_mode_u1 " "Elaborating entity \"Select_mode\" for hierarchy \"UART_Client:UART_Client_u1\|Select_mode:Select_mode_u1\"" {  } { { "UART_Client.v" "Select_mode_u1" { Text "D:/yuchi/UART_Final/VERILOG/UART_Client/UART_Client.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719998022409 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 Select_mode.v(13) " "Verilog HDL assignment warning at Select_mode.v(13): truncated value with size 4 to match size of target (3)" {  } { { "Select_mode.v" "" { Text "D:/yuchi/UART_Final/VERILOG/UART_Client/Select_mode.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1719998022436 "|TOP|UART_Client:UART_Client|Select_mode:Select_mode_u1"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "UART_Client:UART_Client_u1\|uart_tx:uart_tx_u1\|AT_ROM:AT\|rom " "RAM logic \"UART_Client:UART_Client_u1\|uart_tx:uart_tx_u1\|AT_ROM:AT\|rom\" is uninferred due to asynchronous read logic" {  } { { "AT_ROM.v" "rom" { Text "D:/yuchi/UART_Final/VERILOG/UART_Client/AT_ROM.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1719998022651 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1719998022651 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/yuchi/UART_Final/VERILOG/UART_Client/db/UART_Client.ram0_AT_ROM_91ec1b9f.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/yuchi/UART_Final/VERILOG/UART_Client/db/UART_Client.ram0_AT_ROM_91ec1b9f.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1719998022653 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1719998022901 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719998023256 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/yuchi/UART_Final/VERILOG/UART_Client/output_files/UART_Client.map.smsg " "Generated suppressed messages file D:/yuchi/UART_Final/VERILOG/UART_Client/output_files/UART_Client.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719998023271 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1719998023336 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719998023336 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "271 " "Implemented 271 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1719998023357 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1719998023357 ""} { "Info" "ICUT_CUT_TM_LCELLS" "260 " "Implemented 260 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1719998023357 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1719998023357 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4848 " "Peak virtual memory: 4848 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719998023364 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 03 17:13:43 2024 " "Processing ended: Wed Jul 03 17:13:43 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719998023364 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719998023364 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719998023364 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1719998023364 ""}
