[2025-09-17 17:14:56] START suite=cs trace=cloud9_phase4_core1
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase4_core1.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2303594 heartbeat IPC: 4.341 cumulative IPC: 4.341 (Simulation time: 00 hr 00 min 33 sec)
Heartbeat CPU 0 instructions: 20000000 cycles: 4430493 heartbeat IPC: 4.702 cumulative IPC: 4.514 (Simulation time: 00 hr 01 min 03 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 4430493 cumulative IPC: 4.514 (Simulation time: 00 hr 01 min 03 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 4430493 cumulative IPC: 4.514 (Simulation time: 00 hr 01 min 03 sec)
Heartbeat CPU 0 instructions: 30000001 cycles: 14349228 heartbeat IPC: 1.008 cumulative IPC: 1.008 (Simulation time: 00 hr 02 min 01 sec)
Heartbeat CPU 0 instructions: 40000001 cycles: 24371280 heartbeat IPC: 0.9978 cumulative IPC: 1.003 (Simulation time: 00 hr 02 min 59 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 34640626 heartbeat IPC: 0.9738 cumulative IPC: 0.993 (Simulation time: 00 hr 03 min 56 sec)
Heartbeat CPU 0 instructions: 60000004 cycles: 45651541 heartbeat IPC: 0.9082 cumulative IPC: 0.9704 (Simulation time: 00 hr 04 min 57 sec)
Heartbeat CPU 0 instructions: 70000005 cycles: 56780010 heartbeat IPC: 0.8986 cumulative IPC: 0.9551 (Simulation time: 00 hr 05 min 58 sec)
Heartbeat CPU 0 instructions: 80000006 cycles: 67744994 heartbeat IPC: 0.912 cumulative IPC: 0.9477 (Simulation time: 00 hr 06 min 58 sec)
Heartbeat CPU 0 instructions: 90000006 cycles: 79233928 heartbeat IPC: 0.8704 cumulative IPC: 0.9358 (Simulation time: 00 hr 08 min 05 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase4_core1.trace.xz")
Heartbeat CPU 0 instructions: 100000006 cycles: 90604405 heartbeat IPC: 0.8795 cumulative IPC: 0.9284 (Simulation time: 00 hr 09 min 22 sec)
Heartbeat CPU 0 instructions: 110000008 cycles: 102019818 heartbeat IPC: 0.876 cumulative IPC: 0.9222 (Simulation time: 00 hr 10 min 38 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 108744988 cumulative IPC: 0.9196 (Simulation time: 00 hr 11 min 49 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 108744988 cumulative IPC: 0.9196 (Simulation time: 00 hr 11 min 49 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/cloud9_phase4_core1.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9196 instructions: 100000001 cycles: 108744988
CPU 0 Branch Prediction Accuracy: 99.79% MPKI: 0.01572 Average ROB Occupancy at Mispredict: 6.409e+04
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.01331
BRANCH_INDIRECT: 0.00202
BRANCH_CONDITIONAL: 0.00039
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 49290
LQ_STALL: 0
SQ_STALL: 164650


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 196.39131
REPLAY_LOAD: 100.431816
NON_REPLAY_LOAD: 12.975563

== Total ==
ADDR_TRANS: 4517
REPLAY_LOAD: 4419
NON_REPLAY_LOAD: 40354

== Counts ==
ADDR_TRANS: 23
REPLAY_LOAD: 44
NON_REPLAY_LOAD: 3110

cpu0->cpu0_STLB TOTAL        ACCESS:     307482 HIT:     306063 MISS:       1419 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     307482 HIT:     306063 MISS:       1419 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 332.8 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1561765 HIT:    1025281 MISS:     536484 MSHR_MERGE:       9132
cpu0->cpu0_L2C LOAD         ACCESS:     655097 HIT:     298080 MISS:     357017 MSHR_MERGE:          2
cpu0->cpu0_L2C RFO          ACCESS:      36439 HIT:       7040 MISS:      29399 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     411436 HIT:     264674 MISS:     146762 MSHR_MERGE:       9130
cpu0->cpu0_L2C WRITE        ACCESS:     455995 HIT:     455450 MISS:        545 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       2798 HIT:         37 MISS:       2761 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     331972 ISSUED:     331972 USEFUL:     111501 USELESS:       2009
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 75.5 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:    7386189 HIT:    7375398 MISS:      10791 MSHR_MERGE:       3606
cpu0->cpu0_L1I LOAD         ACCESS:    7386189 HIT:    7375398 MISS:      10791 MSHR_MERGE:       3606
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 71.77 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   22433258 HIT:   21156550 MISS:    1276708 MSHR_MERGE:     510095
cpu0->cpu0_L1D LOAD         ACCESS:   14441176 HIT:   13460985 MISS:     980191 MSHR_MERGE:     332279
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     479157 HIT:     389088 MISS:      90069 MSHR_MERGE:      10605
cpu0->cpu0_L1D WRITE        ACCESS:    7509891 HIT:    7306251 MISS:     203640 MSHR_MERGE:     167201
cpu0->cpu0_L1D TRANSLATION  ACCESS:       3034 HIT:        226 MISS:       2808 MSHR_MERGE:         10
cpu0->cpu0_L1D PREFETCH REQUESTED:     479157 ISSUED:     479157 USEFUL:      76848 USELESS:       2601
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 53.3 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:    6289278 HIT:    6282055 MISS:       7223 MSHR_MERGE:       3897
cpu0->cpu0_ITLB LOAD         ACCESS:    6289278 HIT:    6282055 MISS:       7223 MSHR_MERGE:       3897
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 16.17 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   21679783 HIT:   21346340 MISS:     333443 MSHR_MERGE:      29287
cpu0->cpu0_DTLB LOAD         ACCESS:   21679783 HIT:   21346340 MISS:     333443 MSHR_MERGE:      29287
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.418 cycles
cpu0->LLC TOTAL        ACCESS:     837323 HIT:     556225 MISS:     281098 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     357015 HIT:     196251 MISS:     160764 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      29399 HIT:      12888 MISS:      16511 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     137632 HIT:      36859 MISS:     100773 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     310516 HIT:     310130 MISS:        386 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       2761 HIT:         97 MISS:       2664 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 102.6 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2558
  ROW_BUFFER_MISS:     278120
  AVG DBUS CONGESTED CYCLE: 6.346
Channel 0 WQ ROW_BUFFER_HIT:      14565
  ROW_BUFFER_MISS:     125741
  FULL:          0
Channel 0 REFRESHES ISSUED:       9062

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0        78700        60955        79589        38061
---------------------------------------------------------------
  STLB miss resolved @ L1D                1            2            0           20          333
  STLB miss resolved @ L2C                1            0            0            2           74
  STLB miss resolved @ LLC                1            1            0           12          106
  STLB miss resolved @ MEM                0           11            0          117         2278

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level               5563           52          553           11          278
---------------------------------------------------------------
  STLB miss resolved @ L1D                8            1            0            1           33
  STLB miss resolved @ L2C                2            0            1            0            2
  STLB miss resolved @ LLC                4            0            0            0           12
  STLB miss resolved @ MEM               23            6            0            4          163
[2025-09-17 17:26:46] END   suite=cs trace=cloud9_phase4_core1 (rc=0)
