// Seed: 855717255
module module_0 (
    output wire  id_0,
    output wand  id_1
    , id_5,
    input  wor   id_2,
    input  uwire id_3
);
  if (id_5) begin : LABEL_0
    assign id_5 = ~id_5 ^ 1 - 1;
  end
  id_6(
      1, 1
  );
endmodule
module module_1 (
    input wire id_0
    , id_10,
    input wire id_1,
    output tri1 id_2,
    input wor id_3,
    input wand id_4,
    input logic id_5,
    input supply0 id_6,
    output logic id_7,
    input tri id_8
);
  wire id_11;
  initial id_7 <= id_5;
  reg id_12;
  always begin : LABEL_0
    id_12 <= 1;
  end
  wor id_13;
  supply0 id_14;
  assign id_13 = id_3 - 1;
  assign id_14 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_4,
      id_8
  );
  assign modCall_1.id_3 = 0;
endmodule
