#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Mar  4 07:54:06 2019
# Process ID: 6808
# Current directory: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10816 C:\Users\FoersterGame\Documents\GitHub\ENES246\10Latches\7_ComboLock_Verilog\ComboLockDone\ComboLockDone.xpr
# Log file: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/vivado.log
# Journal file: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone'
INFO: [Project 1-313] Project file moved from 'C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/5_ComboLock' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: comboLockDone
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 811.145 ; gain = 71.223
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'comboLockDone' [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.srcs/sources_1/new/comboLockDone.sv:2]
ERROR: [Synth 8-470] no interface 'ouput' found
ERROR: [Synth 8-470] no interface 'ouput' found
ERROR: [Synth 8-6156] failed synthesizing module 'comboLockDone' [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.srcs/sources_1/new/comboLockDone.sv:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 866.719 ; gain = 126.797
---------------------------------------------------------------------------------
RTL Elaboration failed
1 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: comboLockDone
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 866.719 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'comboLockDone' [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.srcs/sources_1/new/comboLockDone.sv:2]
WARNING: [Synth 8-3848] Net y5 in module/entity comboLockDone does not have driver. [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.srcs/sources_1/new/comboLockDone.sv:15]
WARNING: [Synth 8-3848] Net y2 in module/entity comboLockDone does not have driver. [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.srcs/sources_1/new/comboLockDone.sv:15]
WARNING: [Synth 8-3848] Net y4 in module/entity comboLockDone does not have driver. [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.srcs/sources_1/new/comboLockDone.sv:15]
WARNING: [Synth 8-3848] Net y1 in module/entity comboLockDone does not have driver. [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.srcs/sources_1/new/comboLockDone.sv:15]
WARNING: [Synth 8-3848] Net y3 in module/entity comboLockDone does not have driver. [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.srcs/sources_1/new/comboLockDone.sv:15]
INFO: [Synth 8-6155] done synthesizing module 'comboLockDone' (1#1) [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.srcs/sources_1/new/comboLockDone.sv:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 866.719 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 866.719 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 866.719 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.srcs/constrs_1/imports/ENES246/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.srcs/constrs_1/imports/ENES246/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1157.023 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1238.547 ; gain = 371.828
6 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1238.547 ; gain = 371.828
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.srcs/constrs_1/imports/ENES246/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.srcs/constrs_1/imports/ENES246/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1318.719 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'comboLockDone' [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.srcs/sources_1/new/comboLockDone.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'comboLockDone' (1#1) [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.srcs/sources_1/new/comboLockDone.sv:2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1334.207 ; gain = 15.488
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1334.207 ; gain = 15.488
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1334.207 ; gain = 15.488
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.srcs/constrs_1/imports/ENES246/Nexys4DDR_Master.xdc]
WARNING: [Vivado 12-507] No nets matched 'y1'. [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.srcs/constrs_1/imports/ENES246/Nexys4DDR_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.srcs/constrs_1/imports/ENES246/Nexys4DDR_Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'y2'. [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.srcs/constrs_1/imports/ENES246/Nexys4DDR_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.srcs/constrs_1/imports/ENES246/Nexys4DDR_Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'y3'. [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.srcs/constrs_1/imports/ENES246/Nexys4DDR_Master.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.srcs/constrs_1/imports/ENES246/Nexys4DDR_Master.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'y5'. [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.srcs/constrs_1/imports/ENES246/Nexys4DDR_Master.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.srcs/constrs_1/imports/ENES246/Nexys4DDR_Master.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'Y33_i_n_0'. [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.srcs/constrs_1/imports/ENES246/Nexys4DDR_Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.srcs/constrs_1/imports/ENES246/Nexys4DDR_Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.srcs/constrs_1/imports/ENES246/Nexys4DDR_Master.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
launch_runs synth_1 -jobs 4
[Mon Mar  4 08:56:08 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Mon Mar  4 08:56:32 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar  4 08:57:29 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar  4 09:00:04 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.runs/synth_1/runme.log
[Mon Mar  4 09:00:04 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar  4 09:05:34 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.runs/synth_1/runme.log
[Mon Mar  4 09:05:34 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar  4 09:08:02 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.runs/synth_1/runme.log
[Mon Mar  4 09:08:02 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B140A
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210292A8B140A.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.runs/impl_1/comboLockDone.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar  4 09:11:00 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.runs/synth_1/runme.log
[Mon Mar  4 09:11:00 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.runs/impl_1/comboLockDone.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run impl_1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 3332.750 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 3332.750 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3332.750 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3332.750 ; gain = 0.000
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_project
****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Mon Mar  4 09:40:17 2019. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2018.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Mar  4 09:40:17 2019...
open_project C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
close_project
open_project C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone'
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Mar  4 10:36:55 2019] Launched synth_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.runs/synth_1/runme.log
[Mon Mar  4 10:36:55 2019] Launched impl_1...
Run output will be captured here: C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A8B140A
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.runs/impl_1/comboLockDone.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {C:/Users/FoersterGame/Documents/GitHub/ENES246/10Latches/7_ComboLock_Verilog/ComboLockDone/ComboLockDone.runs/impl_1/comboLockDone.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_project
exit
INFO: [Common 17-206] Exiting Vivado at Mon Mar  4 10:51:54 2019...
