Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Xilinx/mipsmulti01.sv/testbench_isim_beh.exe -prj C:/Xilinx/mipsmulti01.sv/testbench_beh.prj work.testbench 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "C:/Xilinx/mipsmulti01.sv/sl2.vhd" into library work
Parsing VHDL file "C:/Xilinx/mipsmulti01.sv/signext.vhd" into library work
Parsing VHDL file "C:/Xilinx/mipsmulti01.sv/regfile.vhd" into library work
Parsing VHDL file "C:/Xilinx/mipsmulti01.sv/mux4.vhd" into library work
Parsing VHDL file "C:/Xilinx/mipsmulti01.sv/mux2.vhd" into library work
Parsing VHDL file "C:/Xilinx/mipsmulti01.sv/maindec.vhd" into library work
Parsing VHDL file "C:/Xilinx/mipsmulti01.sv/flopren.vhd" into library work
Parsing VHDL file "C:/Xilinx/mipsmulti01.sv/flopr2.vhd" into library work
Parsing VHDL file "C:/Xilinx/mipsmulti01.sv/flopr.vhd" into library work
Parsing VHDL file "C:/Xilinx/mipsmulti01.sv/aludec.vhd" into library work
Parsing VHDL file "C:/Xilinx/mipsmulti01.sv/alu.vhd" into library work
Parsing VHDL file "C:/Xilinx/mipsmulti01.sv/datapath.vhd" into library work
Parsing VHDL file "C:/Xilinx/mipsmulti01.sv/controller.vhd" into library work
Parsing VHDL file "C:/Xilinx/mipsmulti01.sv/mipsmulti.vhd" into library work
Parsing VHDL file "C:/Xilinx/mipsmulti01.sv/idmem.vhd" into library work
Parsing VHDL file "C:/Xilinx/mipsmulti01.sv/topmulti.vhd" into library work
Parsing VHDL file "C:/Xilinx/mipsmulti01.sv/testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling architecture behavioral of entity maindec [maindec_default]
Compiling architecture behave of entity aludec [aludec_default]
Compiling architecture behavioral of entity controller [controller_default]
Compiling architecture asynchronous of entity flopren [\flopren(32)\]
Compiling architecture behave of entity mux2 [\mux2(32)\]
Compiling architecture behave of entity mux4 [\mux4(32)\]
Compiling architecture asynchronous of entity flopr [\flopr(32)\]
Compiling architecture behave of entity mux2 [\mux2(5)\]
Compiling architecture behave of entity regfile [regfile_default]
Compiling architecture behave of entity signext [signext_default]
Compiling architecture asynchronous of entity flopr2 [\flopr2(32)\]
Compiling architecture behave of entity sl2 [sl2_default]
Compiling architecture behavioral of entity alu [alu_default]
Compiling architecture behavioral of entity datapath [datapath_default]
Compiling architecture behavioral of entity mipsmulti [mipsmulti_default]
Compiling architecture behavioral of entity idmem [idmem_default]
Compiling architecture behavioral of entity topmulti [topmulti_default]
Compiling architecture test of entity testbench
Time Resolution for simulation is 1ps.
Waiting for 15 sub-compilation(s) to finish...
Compiled 40 VHDL Units
Built simulation executable C:/Xilinx/mipsmulti01.sv/testbench_isim_beh.exe
Fuse Memory Usage: 34640 KB
Fuse CPU Usage: 2718 ms
