<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p32" style="overflow: hidden; position: relative; background-color: white; width: 825px; height: 990px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_32{left:80px;bottom:933px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t2_32{left:80px;bottom:51px;letter-spacing:0.1px;}
#t3_32{left:200px;bottom:51px;letter-spacing:0.1px;}
#t4_32{left:644px;bottom:51px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t5_32{left:80px;bottom:874px;letter-spacing:0.18px;}
#t6_32{left:145px;bottom:874px;letter-spacing:0.17px;word-spacing:-0.01px;}
#t7_32{left:145px;bottom:847px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t8_32{left:145px;bottom:827px;}
#t9_32{left:182px;bottom:827px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#ta_32{left:145px;bottom:808px;}
#tb_32{left:182px;bottom:808px;letter-spacing:-0.14px;word-spacing:0.08px;}
#tc_32{left:344px;bottom:808px;letter-spacing:-0.12px;word-spacing:0.03px;}
#td_32{left:145px;bottom:788px;}
#te_32{left:182px;bottom:788px;letter-spacing:-0.14px;word-spacing:0.03px;}
#tf_32{left:379px;bottom:788px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tg_32{left:145px;bottom:768px;}
#th_32{left:182px;bottom:768px;letter-spacing:-0.13px;word-spacing:0.05px;}
#ti_32{left:336px;bottom:768px;letter-spacing:-0.12px;word-spacing:0.03px;}
#tj_32{left:145px;bottom:748px;}
#tk_32{left:182px;bottom:748px;letter-spacing:-0.14px;word-spacing:0.08px;}
#tl_32{left:323px;bottom:748px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#tm_32{left:145px;bottom:728px;}
#tn_32{left:182px;bottom:728px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#to_32{left:372px;bottom:728px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#tp_32{left:145px;bottom:701px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#tq_32{left:145px;bottom:684px;letter-spacing:-0.14px;word-spacing:0.03px;}
#tr_32{left:145px;bottom:656px;letter-spacing:-0.1px;word-spacing:-0.03px;}
#ts_32{left:391px;bottom:656px;letter-spacing:-0.11px;}
#tt_32{left:446px;bottom:656px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tu_32{left:145px;bottom:640px;letter-spacing:-0.14px;word-spacing:0.03px;}
#tv_32{left:145px;bottom:612px;letter-spacing:-0.13px;word-spacing:0.04px;}
#tw_32{left:310px;bottom:612px;letter-spacing:-0.12px;word-spacing:0.07px;}
#tx_32{left:432px;bottom:612px;letter-spacing:-0.1px;word-spacing:0.02px;}
#ty_32{left:145px;bottom:595px;letter-spacing:-0.12px;word-spacing:0.02px;}
#tz_32{left:145px;bottom:578px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t10_32{left:145px;bottom:559px;}
#t11_32{left:182px;bottom:559px;letter-spacing:-0.1px;word-spacing:-0.02px;}
#t12_32{left:145px;bottom:539px;}
#t13_32{left:182px;bottom:539px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t14_32{left:145px;bottom:519px;}
#t15_32{left:182px;bottom:519px;letter-spacing:-0.13px;}
#t16_32{left:145px;bottom:491px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t17_32{left:145px;bottom:475px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t18_32{left:423px;bottom:476px;letter-spacing:-0.01px;}
#t19_32{left:514px;bottom:475px;}
#t1a_32{left:80px;bottom:432px;letter-spacing:0.14px;}
#t1b_32{left:145px;bottom:432px;letter-spacing:0.12px;word-spacing:-0.03px;}
#t1c_32{left:145px;bottom:404px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1d_32{left:145px;bottom:387px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t1e_32{left:145px;bottom:371px;letter-spacing:-0.11px;word-spacing:0.03px;}
#t1f_32{left:145px;bottom:343px;letter-spacing:-0.1px;word-spacing:-0.12px;}
#t1g_32{left:302px;bottom:344px;letter-spacing:-0.32px;}
#t1h_32{left:314px;bottom:343px;letter-spacing:-0.1px;word-spacing:-0.1px;}
#t1i_32{left:145px;bottom:326px;letter-spacing:-0.11px;}
#t1j_32{left:145px;bottom:299px;letter-spacing:-0.11px;word-spacing:-0.84px;}
#t1k_32{left:145px;bottom:282px;letter-spacing:-0.12px;word-spacing:-0.34px;}
#t1l_32{left:145px;bottom:265px;letter-spacing:-0.11px;word-spacing:-0.92px;}
#t1m_32{left:145px;bottom:248px;letter-spacing:-0.12px;word-spacing:0.02px;}
#t1n_32{left:343px;bottom:248px;}
#t1o_32{left:360px;bottom:248px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t1p_32{left:145px;bottom:232px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1q_32{left:278px;bottom:232px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#t1r_32{left:424px;bottom:232px;}
#t1s_32{left:145px;bottom:204px;letter-spacing:-0.08px;}
#t1t_32{left:170px;bottom:205px;letter-spacing:-0.27px;}
#t1u_32{left:191px;bottom:204px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1v_32{left:145px;bottom:187px;letter-spacing:-0.1px;word-spacing:-0.01px;}

.s1_32{font-size:12px;font-family:Helvetica-Oblique_4fp;color:#000;}
.s2_32{font-size:12px;font-family:Helvetica_dy4;color:#000;}
.s3_32{font-size:18px;font-family:Helvetica-Bold_4ft;color:#000;}
.s4_32{font-size:14px;font-family:Times-Roman_4fq;color:#000;}
.s5_32{font-size:14px;font-family:Times-Italic_4fu;color:#000;}
.s6_32{font-size:11px;font-family:Times-Roman_4fq;color:#000;}
.s7_32{font-size:15px;font-family:Helvetica-Bold_4ft;color:#000;}
.s8_32{font-size:12px;font-family:LucidaSansTypewriteX_4g3;color:#000;}
.s9_32{font-size:14px;font-family:SymbolMT_4gb;color:#000;}
.t.v0_32{transform:scaleX(0.85);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts32" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_4ft;
	src: url("fonts/Helvetica-Bold_4ft.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_4fp;
	src: url("fonts/Helvetica-Oblique_4fp.woff") format("woff");
}

@font-face {
	font-family: Helvetica_dy4;
	src: url("fonts/Helvetica_dy4.woff") format("woff");
}

@font-face {
	font-family: LucidaSansTypewriteX_4g3;
	src: url("fonts/LucidaSansTypewriteX_4g3.woff") format("woff");
}

@font-face {
	font-family: SymbolMT_4gb;
	src: url("fonts/SymbolMT_4gb.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_4fu;
	src: url("fonts/Times-Italic_4fu.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_4fq;
	src: url("fonts/Times-Roman_4fq.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg32Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg32" style="-webkit-user-select: none;"><object width="825" height="990" data="32/32.svg" type="image/svg+xml" id="pdf32" style="width:825px; height:990px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_32" class="t s1_32">Introduction to the ARM Architecture </span>
<span id="t2_32" class="t s2_32">A1-6 </span><span id="t3_32" class="t s1_32">Copyright © 1996-1998, 2000, 2004, 2005 ARM Limited. All rights reserved. </span><span id="t4_32" class="t s2_32">ARM DDI 0100I </span>
<span id="t5_32" class="t s3_32">A1.2 </span><span id="t6_32" class="t s3_32">ARM instruction set </span>
<span id="t7_32" class="t s4_32">The ARM instruction set can be divided into six broad classes of instruction: </span>
<span id="t8_32" class="t s4_32">• </span><span id="t9_32" class="t s5_32">Branch instructions </span>
<span id="ta_32" class="t s4_32">• </span><span id="tb_32" class="t s5_32">Data-processing instructions </span><span id="tc_32" class="t s4_32">on page A1-7 </span>
<span id="td_32" class="t s4_32">• </span><span id="te_32" class="t s5_32">Status register transfer instructions </span><span id="tf_32" class="t s4_32">on page A1-8 </span>
<span id="tg_32" class="t s4_32">• </span><span id="th_32" class="t s5_32">Load and store instructions </span><span id="ti_32" class="t s4_32">on page A1-8 </span>
<span id="tj_32" class="t s4_32">• </span><span id="tk_32" class="t s5_32">Coprocessor instructions </span><span id="tl_32" class="t s4_32">on page A1-10 </span>
<span id="tm_32" class="t s4_32">• </span><span id="tn_32" class="t s5_32">Exception-generating instructions </span><span id="to_32" class="t s4_32">on page A1-10. </span>
<span id="tp_32" class="t s4_32">Most data-processing instructions and one type of coprocessor instruction can update the four condition </span>
<span id="tq_32" class="t s4_32">code flags in the CPSR (Negative, Zero, Carry and oVerflow) according to their result. </span>
<span id="tr_32" class="t s4_32">Almost all ARM instructions contain a 4-bit </span><span id="ts_32" class="t s5_32">condition </span><span id="tt_32" class="t s4_32">field. One value of this field specifies that the </span>
<span id="tu_32" class="t s4_32">instruction is executed unconditionally. </span>
<span id="tv_32" class="t s4_32">Fourteen other values specify </span><span id="tw_32" class="t s5_32">conditional execution </span><span id="tx_32" class="t s4_32">of the instruction. If the condition code flags indicate </span>
<span id="ty_32" class="t s4_32">that the corresponding condition is true when the instruction starts executing, it executes normally. </span>
<span id="tz_32" class="t s4_32">Otherwise, the instruction does nothing. The 14 available conditions allow: </span>
<span id="t10_32" class="t s4_32">• </span><span id="t11_32" class="t s4_32">tests for equality and non-equality </span>
<span id="t12_32" class="t s4_32">• </span><span id="t13_32" class="t s4_32">tests for &lt;, &lt;=, &gt;, and &gt;= inequalities, in both signed and unsigned arithmetic </span>
<span id="t14_32" class="t s4_32">• </span><span id="t15_32" class="t s4_32">each condition code flag to be tested individually. </span>
<span id="t16_32" class="t s4_32">The sixteenth value of the condition field encodes alternative instructions. These do not allow conditional </span>
<span id="t17_32" class="t s4_32">execution. Before ARMv5 these instructions were </span><span id="t18_32" class="t s6_32">UNPREDICTABLE</span><span id="t19_32" class="t s4_32">. </span>
<span id="t1a_32" class="t s7_32">A1.2.1 </span><span id="t1b_32" class="t s7_32">Branch instructions </span>
<span id="t1c_32" class="t s4_32">As well as allowing many data-processing or load instructions to change control flow by writing the PC, a </span>
<span id="t1d_32" class="t s4_32">standard Branch instruction is provided with a 24-bit signed word offset, allowing forward and backward </span>
<span id="t1e_32" class="t s4_32">branches of up to 32MB. </span>
<span id="t1f_32" class="t s4_32">There is a Branch and Link (</span><span id="t1g_32" class="t v0_32 s8_32">BL</span><span id="t1h_32" class="t s4_32">) option that also preserves the address of the instruction after the branch in </span>
<span id="t1i_32" class="t s4_32">R14, the LR. This provides a subroutine call which can be returned from by copying the LR into the PC. </span>
<span id="t1j_32" class="t s4_32">There are also branch instructions which can switch instruction set, so that execution continues at the branch </span>
<span id="t1k_32" class="t s4_32">target using the Thumb instruction set or Jazelle opcodes. Thumb support allows ARM code to call Thumb </span>
<span id="t1l_32" class="t s4_32">subroutines, and ARM subroutines to return to a Thumb caller. Similar instructions in the Thumb instruction </span>
<span id="t1m_32" class="t s4_32">set allow the corresponding Thumb </span><span id="t1n_32" class="t s9_32">→ </span><span id="t1o_32" class="t s4_32">ARM switches. An overview of the Thumb instruction set is </span>
<span id="t1p_32" class="t s4_32">provided in Chapter A6 </span><span id="t1q_32" class="t s5_32">The Thumb Instruction Set</span><span id="t1r_32" class="t s4_32">. </span>
<span id="t1s_32" class="t s4_32">The </span><span id="t1t_32" class="t v0_32 s8_32">BXJ </span><span id="t1u_32" class="t s4_32">instruction introduced with the J variant of ARMv5, and present in ARMv6, provides the </span>
<span id="t1v_32" class="t s4_32">architected mechanism for entry to Jazelle state, and the associated assertion of the J flag in the CPSR. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
