5 b 1 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd timescale2.7.vcd -o timescale2.7.cdd -v timescale2.7.v -y lib
3 0 $root "$root" NA 0 0 1000000000000000
3 0 main "main" timescale2.7.v 11 24 1000000000000000
3 0 ts_module "main.tsm" lib/ts_module.v 3 15 1000000000000000
2 1 7 8000c 1 3d 121002 0 0 1 2 2 $u1
1 a 5 830004 1 0 0 0 1 33 1102
4 1 0 0
3 1 ts_module.$u1 "main.tsm.$u1" lib/ts_module.v 0 13 1000000000000000
2 2 8 50008 1 0 20004 0 0 1 36 0
2 3 8 10001 0 1 400 0 0 a
2 4 8 10008 1 37 11006 2 3
2 5 9 20002 1 0 20008 0 0 32 96 1 0 0 0 0 0 0 0
2 6 9 10002 2 2c 22000a 5 0 32 2 aa aa aa aa aa aa aa aa
2 7 10 50008 1 0 20008 0 0 1 36 1
2 8 10 10001 0 1 400 0 0 a
2 9 10 10008 1 37 a 7 8
2 10 11 20002 1 0 20008 0 0 32 96 1 0 0 0 0 0 0 0
2 11 11 10002 2 2c 22000a 10 0 32 2 aa aa aa aa aa aa aa aa
2 12 12 50008 1 0 20004 0 0 1 36 0
2 13 12 10001 0 1 400 0 0 a
2 14 12 10008 1 37 6 12 13
4 14 0 0
4 11 14 0
4 9 11 11
4 6 9 0
4 4 6 6
3 1 main.$u0 "main.$u0" timescale2.7.v 0 22 1000000000000000
