<profile>

<section name = "Vitis HLS Report for 'merge_sort_Pipeline_VITIS_LOOP_6_1'" level="0">
<item name = "Date">Thu May 22 09:31:37 2025
</item>
<item name = "Version">2022.2.2 (Build 3779808 on Feb 17 2023)</item>
<item name = "Project">merge_sort</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu55c-fsvh2892-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 2.348 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_6_1">?, ?, 5, 2, 1, ?, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 282, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 128, -</column>
<column name="Register">-, -, 464, -, -</column>
<specialColumn name="Available SLR">1344, 3008, 869120, 434560, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4032, 9024, 2607360, 1303680, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fcmp_32ns_32ns_1_2_no_dsp_1_U1">fcmp_32ns_32ns_1_2_no_dsp_1, 0, 0, 0, 0, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln6_fu_207_p2">+, 0, 0, 71, 64, 1</column>
<column name="f1_2_fu_310_p2">+, 0, 0, 39, 32, 1</column>
<column name="f2_2_fu_300_p2">+, 0, 0, 39, 32, 1</column>
<column name="and_ln7_1_fu_294_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln7_fu_288_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln6_fu_182_p2">icmp, 0, 0, 29, 64, 64</column>
<column name="icmp_ln7_1_fu_192_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln7_2_fu_256_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln7_3_fu_262_p2">icmp, 0, 0, 16, 23, 1</column>
<column name="icmp_ln7_4_fu_268_p2">icmp, 0, 0, 11, 8, 2</column>
<column name="icmp_ln7_5_fu_274_p2">icmp, 0, 0, 16, 23, 1</column>
<column name="icmp_ln7_fu_187_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="or_ln7_1_fu_284_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln7_fu_280_p2">or, 0, 0, 2, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="A_address0">14, 3, 4, 12</column>
<column name="ap_NS_fsm">14, 3, 1, 3</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_f1_1">9, 2, 32, 64</column>
<column name="ap_sig_allocacmp_f2_1">9, 2, 32, 64</column>
<column name="f1_fu_58">9, 2, 32, 64</column>
<column name="f2_fu_62">9, 2, 32, 64</column>
<column name="idx_fu_54">9, 2, 64, 128</column>
<column name="temp_address0">14, 3, 4, 12</column>
<column name="temp_d0">14, 3, 32, 96</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln7_1_reg_435">1, 0, 1, 0</column>
<column name="ap_CS_fsm">2, 0, 2, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="bitcast_ln8_reg_404">32, 0, 32, 0</column>
<column name="f1_1_reg_371">32, 0, 32, 0</column>
<column name="f1_fu_58">32, 0, 32, 0</column>
<column name="f2_1_reg_376">32, 0, 32, 0</column>
<column name="f2_1_reg_376_pp0_iter1_reg">32, 0, 32, 0</column>
<column name="f2_fu_62">32, 0, 32, 0</column>
<column name="icmp_ln6_reg_382">1, 0, 1, 0</column>
<column name="icmp_ln7_1_reg_390">1, 0, 1, 0</column>
<column name="icmp_ln7_1_reg_390_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="icmp_ln7_2_reg_415">1, 0, 1, 0</column>
<column name="icmp_ln7_3_reg_420">1, 0, 1, 0</column>
<column name="icmp_ln7_4_reg_425">1, 0, 1, 0</column>
<column name="icmp_ln7_5_reg_430">1, 0, 1, 0</column>
<column name="icmp_ln7_reg_386">1, 0, 1, 0</column>
<column name="icmp_ln7_reg_386_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="idx_1_reg_365">64, 0, 64, 0</column>
<column name="idx_1_reg_365_pp0_iter1_reg">64, 0, 64, 0</column>
<column name="idx_fu_54">64, 0, 64, 0</column>
<column name="zext_ln6_2_cast_reg_360">63, 0, 64, 1</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, merge_sort_Pipeline_VITIS_LOOP_6_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, merge_sort_Pipeline_VITIS_LOOP_6_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, merge_sort_Pipeline_VITIS_LOOP_6_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, merge_sort_Pipeline_VITIS_LOOP_6_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, merge_sort_Pipeline_VITIS_LOOP_6_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, merge_sort_Pipeline_VITIS_LOOP_6_1, return value</column>
<column name="indvars_iv">in, 64, ap_none, indvars_iv, scalar</column>
<column name="i2_2">in, 32, ap_none, i2_2, scalar</column>
<column name="i1_1">in, 32, ap_none, i1_1, scalar</column>
<column name="zext_ln6_2">in, 63, ap_none, zext_ln6_2, scalar</column>
<column name="temp_address0">out, 4, ap_memory, temp, array</column>
<column name="temp_ce0">out, 1, ap_memory, temp, array</column>
<column name="temp_we0">out, 1, ap_memory, temp, array</column>
<column name="temp_d0">out, 32, ap_memory, temp, array</column>
<column name="i3_1">in, 32, ap_none, i3_1, scalar</column>
<column name="A_address0">out, 4, ap_memory, A, array</column>
<column name="A_ce0">out, 1, ap_memory, A, array</column>
<column name="A_q0">in, 32, ap_memory, A, array</column>
<column name="A_address1">out, 4, ap_memory, A, array</column>
<column name="A_ce1">out, 1, ap_memory, A, array</column>
<column name="A_q1">in, 32, ap_memory, A, array</column>
</table>
</item>
</section>
</profile>
