instructions:
  # Basic instructions
  - opcode: 0  # TRAP
    name: "trap"
    args: []
    format: "trap"
  
  - opcode: 1  # FALLTHROUGH
    name: "fallthrough"
    args: []
    format: "fallthrough"

  - opcode: 10  # ECALLI
    name: "ecalli"
    args:
      - name: "imm"
        type: "u32"
    format: "ecalli {imm}"

  - opcode: 20  # LOAD_IMM_64
    name: "load_imm_64"
    args:
      - name: "dst"
        type: "reg"
      - name: "imm"
        type: "u64"
    format: "{dst} = 0x{imm:x}"

  - opcode: 100  # MOVE_REG
    name: "move_reg"
    args:
      - name: "dst"
        type: "reg"
      - name: "src"
        type: "reg"
    format: "{dst} = {src}"

  # Load/Store Immediate Instructions (0x10-0x2f)
  - opcode: 30  # STORE_IMM_U8
    name: "store_imm_u8"
    args:
      - name: "offset"
        type: "u32"
      - name: "value"
        type: "u32"
    format: "u8 [{offset:#x}] = {value:#x}"

  - opcode: 31  # STORE_IMM_U16
    name: "store_imm_u16"
    args:
      - name: "offset"
        type: "u32"
      - name: "value"
        type: "u32"
    format: "u16 [{offset:#x}] = {value:#x}"

  - opcode: 32  # STORE_IMM_U32
    name: "store_imm_u32"
    args:
      - name: "offset"
        type: "u32"
      - name: "value"
        type: "u32"
    format: "u32 [{offset:#x}] = {value:#x}"

  - opcode: 33  # STORE_IMM_U64
    name: "store_imm_u64"
    args:
      - name: "offset"
        type: "u32"
      - name: "value"
        type: "u32"
    format: "u64 [{offset:#x}] = {value:#x}"

  - opcode: 40  # JUMP
    name: "jump"
    args:
      - name: "offset"
        type: "i32"
    format: "jump {offset}"

  # Memory Operations (0x30-0x4f)
  - opcode: 50  # JUMP_IND
    name: "jump_ind"
    args:
      - name: "reg"
        type: "reg"
      - name: "offset"
        type: "u32"
    format: "jump [{reg} + {offset:#x}]"

  - opcode: 51  # LOAD_IMM
    name: "load_imm"
    args:
      - name: "dst"
        type: "reg"
      - name: "imm"
        type: "u32"
    format: "{dst} = {imm:#x}"

  - opcode: 52  # LOAD_U8
    name: "load_u8"
    args:
      - name: "dst"
        type: "reg"
      - name: "offset"
        type: "u32"
    format: "{dst}, [{offset:#x}]"

  - opcode: 53  # LOAD_I8
    name: "load_i8"
    args:
      - name: "dst"
        type: "reg"
      - name: "offset"
        type: "u32"
    format: "{dst}, [{offset:#x}]"

  - opcode: 54  # LOAD_U16
    name: "load_u16"
    args:
      - name: "dst"
        type: "reg"
      - name: "offset"
        type: "u32"
    format: "{dst}, [{offset:#x}]"

  - opcode: 55  # LOAD_I16
    name: "load_i16"
    args:
      - name: "dst"
        type: "reg"
      - name: "offset"
        type: "u32"
    format: "{dst}, [{offset:#x}]"

  - opcode: 56  # LOAD_U32
    name: "load_u32"
    args:
      - name: "dst"
        type: "reg"
      - name: "offset"
        type: "u32"
    format: "{dst}, [{offset:#x}]"

  - opcode: 57  # LOAD_I32
    name: "load_i32"
    args:
      - name: "dst"
        type: "reg"
      - name: "offset"
        type: "u32"
    format: "{dst}, [{offset:#x}]"

  - opcode: 58  # LOAD_U64
    name: "load_u64"
    args:
      - name: "dst"
        type: "reg"
      - name: "offset"
        type: "u32"
    format: "{dst}, [{offset:#x}]"

  - opcode: 59  # STORE_U8
    name: "store_u8"
    args:
      - name: "src"
        type: "reg"
      - name: "offset"
        type: "u32"
    format: "u8 [{offset:#x}] = {src}"

  - opcode: 60  # STORE_U16
    name: "store_u16"
    args:
      - name: "src"
        type: "reg"
      - name: "offset"
        type: "u32"
    format: "u16 [{offset:#x}] = {src}"

  - opcode: 61  # STORE_U32
    name: "store_u32"
    args:
      - name: "src"
        type: "reg"
      - name: "offset"
        type: "u32"
    format: "u32 [{offset:#x}] = {src}"

  - opcode: 62  # STORE_U64
    name: "store_u64"
    args:
      - name: "src"
        type: "reg"
      - name: "offset"
        type: "u32"
    format: "u64 [{offset:#x}] = {src}"

  - opcode: 70  # STORE_IMM_IND_U8
    name: "store_imm_ind_u8"
    args:
      - name: "base"
        type: "reg"
      - name: "offset"
        type: "u32"
      - name: "value"
        type: "u32"
    format: "u8 [{base} + {offset}] = {value:#x}"

  - opcode: 71  # STORE_IMM_IND_U16
    name: "store_imm_ind_u16"
    args:
      - name: "base"
        type: "reg"
      - name: "offset"
        type: "u32"
      - name: "value"
        type: "u32"
    format: "u16 [{base} + {offset}] = {value:#x}"

  - opcode: 72  # STORE_IMM_IND_U32
    name: "store_imm_ind_u32"
    args:
      - name: "base"
        type: "reg"
      - name: "offset"
        type: "u32"
      - name: "value"
        type: "u32"
    format: "u32 [{base} + {offset}] = {value:#x}"

  - opcode: 73  # STORE_IMM_IND_U64
    name: "store_imm_ind_u64"
    args:
      - name: "base"
        type: "reg"
      - name: "offset"
        type: "u32"
      - name: "value"
        type: "u32"
    format: "u64 [{base} + {offset}] = {value:#x}"

  # Jump/Branch with Immediate Instructions (0x50-0x6f)
  - opcode: 80  # LOAD_IMM_JUMP
    name: "load_imm_jump"
    args:
      - name: "dst"
        type: "reg"
      - name: "imm"
        type: "u32"
      - name: "offset"
        type: "i32"
    format: "{dst}, {imm:#x}, {offset}"

  - opcode: 81  # BRANCH_EQ_IMM
    name: "branch_eq_imm"
    args:
      - name: "reg"
        type: "reg"
      - name: "imm"
        type: "u32"
      - name: "offset"
        type: "i32"
    format: "jump {offset} if {reg} == {imm}"

  - opcode: 82  # BRANCH_NE_IMM
    name: "branch_ne_imm"
    args:
      - name: "reg"
        type: "reg"
      - name: "imm"
        type: "u32"
      - name: "offset"
        type: "i32"
    format: "{reg}, {imm:#x}, {offset}"

  - opcode: 83  # BRANCH_LT_U_IMM
    name: "branch_lt_u_imm"
    args:
      - name: "reg"
        type: "reg"
      - name: "imm"
        type: "u32"
      - name: "offset"
        type: "i32"
    format: "{reg}, {imm:#x}, {offset}"

  - opcode: 84  # BRANCH_LE_U_IMM
    name: "branch_le_u_imm"
    args:
      - name: "reg"
        type: "reg"
      - name: "imm"
        type: "u32"
      - name: "offset"
        type: "i32"
    format: "{reg}, {imm:#x}, {offset}"

  - opcode: 85  # BRANCH_GE_U_IMM
    name: "branch_ge_u_imm"
    args:
      - name: "reg"
        type: "reg"
      - name: "imm"
        type: "u32"
      - name: "offset"
        type: "i32"
    format: "{reg}, {imm:#x}, {offset}"

  - opcode: 86  # BRANCH_GT_U_IMM
    name: "branch_gt_u_imm"
    args:
      - name: "reg"
        type: "reg"
      - name: "imm"
        type: "u32"
      - name: "offset"
        type: "i32"
    format: "{reg}, {imm:#x}, {offset}"

  - opcode: 87  # BRANCH_LT_S_IMM
    name: "branch_lt_s_imm"
    args:
      - name: "reg"
        type: "reg"
      - name: "imm"
        type: "u32"
      - name: "offset"
        type: "i32"
    format: "{reg}, {imm:#x}, {offset}"

  - opcode: 88  # BRANCH_LE_S_IMM
    name: "branch_le_s_imm"
    args:
      - name: "reg"
        type: "reg"
      - name: "imm"
        type: "u32"
      - name: "offset"
        type: "i32"
    format: "{reg}, {imm:#x}, {offset}"

  - opcode: 89  # BRANCH_GE_S_IMM
    name: "branch_ge_s_imm"
    args:
      - name: "reg"
        type: "reg"
      - name: "imm"
        type: "u32"
      - name: "offset"
        type: "i32"
    format: "{reg}, {imm:#x}, {offset}"

  - opcode: 90  # BRANCH_GT_S_IMM
    name: "branch_gt_s_imm"
    args:
      - name: "reg"
        type: "reg"
      - name: "imm"
        type: "u32"
      - name: "offset"
        type: "i32"
    format: "{reg}, {imm:#x}, {offset}"

  - opcode: 101  # SBRK
    name: "sbrk"
    args:
      - name: "dst"
        type: "reg"
      - name: "src"
        type: "reg"
    format: "{dst}, {src}"

  - opcode: 102  # COUNT_SET_BITS_64
    name: "count_set_bits_64"
    args:
      - name: "dst"
        type: "reg"
      - name: "src"
        type: "reg"
    format: "{dst}, {src}"

  - opcode: 103  # COUNT_SET_BITS_32
    name: "count_set_bits_32"
    args:
      - name: "dst"
        type: "reg"
      - name: "src"
        type: "reg"
    format: "{dst}, {src}"

  - opcode: 104  # LEADING_ZERO_BITS_64
    name: "leading_zero_bits_64"
    args:
      - name: "dst"
        type: "reg"
      - name: "src"
        type: "reg"
    format: "{dst}, {src}"

  - opcode: 105  # LEADING_ZERO_BITS_32
    name: "leading_zero_bits_32"
    args:
      - name: "dst"
        type: "reg"
      - name: "src"
        type: "reg"
    format: "{dst}, {src}"

  - opcode: 106  # TRAILING_ZERO_BITS_64
    name: "trailing_zero_bits_64"
    args:
      - name: "dst"
        type: "reg"
      - name: "src"
        type: "reg"
    format: "{dst}, {src}"

  - opcode: 107  # TRAILING_ZERO_BITS_32
    name: "trailing_zero_bits_32"
    args:
      - name: "dst"
        type: "reg"
      - name: "src"
        type: "reg"
    format: "{dst}, {src}"

  - opcode: 108  # SIGN_EXTEND_8
    name: "sign_extend_8"
    args:
      - name: "dst"
        type: "reg"
      - name: "src"
        type: "reg"
    format: "{dst}, {src}"

  - opcode: 109  # SIGN_EXTEND_16
    name: "sign_extend_16"
    args:
      - name: "dst"
        type: "reg"
      - name: "src"
        type: "reg"
    format: "{dst}, {src}"

  - opcode: 110  # ZERO_EXTEND_16
    name: "zero_extend_16"
    args:
      - name: "dst"
        type: "reg"
      - name: "src"
        type: "reg"
    format: "{dst}, {src}"

  - opcode: 111  # REVERSE_BYTES
    name: "reverse_bytes"
    args:
      - name: "dst"
        type: "reg"
      - name: "src"
        type: "reg"
    format: "{dst}, {src}"

  # Register Operations (0x70-0x8f)
  - opcode: 120  # STORE_IND_U8
    name: "store_ind_u8"
    args:
      - name: "base"
        type: "reg"
      - name: "src"
        type: "reg"
      - name: "offset"
        type: "u32"
    format: "[{base}+{offset:#x}], {src}"

  - opcode: 121  # STORE_IND_U16
    name: "store_ind_u16"
    args:
      - name: "base"
        type: "reg"
      - name: "src"
        type: "reg"
      - name: "offset"
        type: "u32"
    format: "[{base}+{offset:#x}], {src}"

  - opcode: 122  # STORE_IND_U32
    name: "store_ind_u32"
    args:
      - name: "base"
        type: "reg"
      - name: "src"
        type: "reg"
      - name: "offset"
        type: "u32"
    format: "[{base}+{offset:#x}], {src}"

  - opcode: 123  # STORE_IND_U64
    name: "store_ind_u64"
    args:
      - name: "base"
        type: "reg"
      - name: "src"
        type: "reg"
      - name: "offset"
        type: "u32"
    format: "[{base}+{offset:#x}], {src}"

  - opcode: 124  # LOAD_IND_U8
    name: "load_ind_u8"
    args:
      - name: "dst"
        type: "reg"
      - name: "base"
        type: "reg"
      - name: "offset"
        type: "u32"
    format: "{dst}, [{base}+{offset:#x}]"

  - opcode: 125  # LOAD_IND_I8
    name: "load_ind_i8"
    args:
      - name: "dst"
        type: "reg"
      - name: "base"
        type: "reg"
      - name: "offset"
        type: "u32"
    format: "{dst}, [{base}+{offset:#x}]"

  - opcode: 126  # LOAD_IND_U16
    name: "load_ind_u16"
    args:
      - name: "dst"
        type: "reg"
      - name: "base"
        type: "reg"
      - name: "offset"
        type: "u32"
    format: "{dst}, [{base}+{offset:#x}]"

  - opcode: 127  # LOAD_IND_I16
    name: "load_ind_i16"
    args:
      - name: "dst"
        type: "reg"
      - name: "base"
        type: "reg"
      - name: "offset"
        type: "u32"
    format: "{dst}, [{base}+{offset:#x}]"

  - opcode: 128  # LOAD_IND_U32
    name: "load_ind_u32"
    args:
      - name: "dst"
        type: "reg"
      - name: "base"
        type: "reg"
      - name: "offset"
        type: "u32"
    format: "{dst}, [{base}+{offset:#x}]"

  - opcode: 129  # LOAD_IND_I32
    name: "load_ind_i32"
    args:
      - name: "dst"
        type: "reg"
      - name: "base"
        type: "reg"
      - name: "offset"
        type: "u32"
    format: "{dst}, [{base}+{offset:#x}]"

  - opcode: 130  # LOAD_IND_U64
    name: "load_ind_u64"
    args:
      - name: "dst"
        type: "reg"
      - name: "base"
        type: "reg"
      - name: "offset"
        type: "u32"
    format: "{dst}, [{base}+{offset:#x}]"

  - opcode: 131  # ADD_IMM_32
    name: "add_imm_32"
    args:
      - name: "dst"
        type: "reg"
      - name: "src"
        type: "reg"
      - name: "imm"
        type: "u32"
    format: "i32 {dst} = {src} + {imm:#x}"

  - opcode: 132  # AND_IMM
    name: "and_imm"
    args:
      - name: "dst"
        type: "reg"
      - name: "src"
        type: "reg"
      - name: "imm"
        type: "u32"
    format: "{dst}, {src}, {imm:#x}"

  - opcode: 133  # XOR_IMM
    name: "xor_imm"
    args:
      - name: "dst"
        type: "reg"
      - name: "src"
        type: "reg"
      - name: "imm"
        type: "u32"
    format: "{dst}, {src}, {imm:#x}"

  - opcode: 134  # OR_IMM
    name: "or_imm"
    args:
      - name: "dst"
        type: "reg"
      - name: "src"
        type: "reg"
      - name: "imm"
        type: "u32"
    format: "{dst}, {src}, {imm:#x}"

  - opcode: 135  # MUL_IMM_32
    name: "mul_imm_32"
    args:
      - name: "dst"
        type: "reg"
      - name: "src"
        type: "reg"
      - name: "imm"
        type: "u32"
    format: "{dst}, {src}, {imm:#x}"

  - opcode: 136  # SET_LT_U_IMM
    name: "set_lt_u_imm"
    args:
      - name: "dst"
        type: "reg"
      - name: "src"
        type: "reg"
      - name: "imm"
        type: "u32"
    format: "{dst}, {src}, {imm:#x}"

  - opcode: 137  # SET_LT_S_IMM
    name: "set_lt_s_imm"
    args:
      - name: "dst"
        type: "reg"
      - name: "src"
        type: "reg"
      - name: "imm"
        type: "u32"
    format: "{dst}, {src}, {imm:#x}"

  - opcode: 138  # SHL_IMM_32
    name: "shlo_l_imm_32"
    args:
      - name: "dst"
        type: "reg"
      - name: "src"
        type: "reg"
      - name: "imm"
        type: "u32"
    format: "{dst}, {src}, {imm:#x}"

  - opcode: 139  # SHR_IMM_32
    name: "shlo_r_imm_32"
    args:
      - name: "dst"
        type: "reg"
      - name: "src"
        type: "reg"
      - name: "imm"
        type: "u32"
    format: "{dst}, {src}, {imm:#x}"

  - opcode: 140  # SAR_IMM_32
    name: "shar_r_imm_32"
    args:
      - name: "dst"
        type: "reg"
      - name: "src"
        type: "reg"
      - name: "imm"
        type: "u32"
    format: "{dst}, {src}, {imm:#x}"

  - opcode: 141  # NEG_ADD_IMM_32
    name: "neg_add_imm_32"
    args:
      - name: "dst"
        type: "reg"
      - name: "src"
        type: "reg"
      - name: "imm"
        type: "u32"
    format: "{dst}, {src}, {imm:#x}"

  - opcode: 142  # SET_GT_U_IMM
    name: "set_gt_u_imm"
    args:
      - name: "dst"
        type: "reg"
      - name: "src"
        type: "reg"
      - name: "imm"
        type: "u32"
    format: "{dst}, {src}, {imm:#x}"

  - opcode: 143  # SET_GT_S_IMM
    name: "set_gt_s_imm"
    args:
      - name: "dst"
        type: "reg"
      - name: "src"
        type: "reg"
      - name: "imm"
        type: "u32"
    format: "{dst}, {src}, {imm:#x}"

  # Extended Arithmetic (0x90-0xaf) - Part 1
  - opcode: 144  # SHLO_L_IMM_ALT_32
    name: "shlo_l_imm_alt_32"
    args:
      - name: "dst"
        type: "reg"
      - name: "src"
        type: "reg"
      - name: "imm"
        type: "u32"
    format: "{dst}, {src}, {imm:#x}"

  - opcode: 145  # SHLO_R_IMM_ALT_32
    name: "shlo_r_imm_alt_32"
    args:
      - name: "dst"
        type: "reg"
      - name: "src"
        type: "reg"
      - name: "imm"
        type: "u32"
    format: "{dst}, {src}, {imm:#x}"

  - opcode: 146  # SHAR_R_IMM_ALT_32
    name: "shar_r_imm_alt_32"
    args:
      - name: "dst"
        type: "reg"
      - name: "src"
        type: "reg"
      - name: "imm"
        type: "u32"
    format: "{dst}, {src}, {imm:#x}"

  - opcode: 147  # CMOV_IZ_IMM
    name: "cmov_iz_imm"
    args:
      - name: "dst"
        type: "reg"
      - name: "src"
        type: "reg"
      - name: "imm"
        type: "u32"
    format: "{dst}, {src}, {imm:#x}"

  - opcode: 148  # CMOV_NZ_IMM
    name: "cmov_nz_imm"
    args:
      - name: "dst"
        type: "reg"
      - name: "src"
        type: "reg"
      - name: "imm"
        type: "u32"
    format: "{dst}, {src}, {imm:#x}"

  - opcode: 149  # ADD_IMM_64
    name: "add_imm_64"
    args:
      - name: "dst"
        type: "reg"
      - name: "src"
        type: "reg"
      - name: "imm"
        type: "u32"
    format: "{dst} = {src} + {imm:#x}"

  - opcode: 150  # MUL_IMM_64
    name: "mul_imm_64"
    args:
      - name: "dst"
        type: "reg"
      - name: "src"
        type: "reg"
      - name: "imm"
        type: "u32"
    format: "{dst}, {src}, {imm:#x}"

  - opcode: 151  # SHLO_L_IMM_64
    name: "shlo_l_imm_64"
    args:
      - name: "dst"
        type: "reg"
      - name: "src"
        type: "reg"
      - name: "imm"
        type: "u32"
    format: "{dst}, {src}, {imm:#x}"

  - opcode: 152  # SHLO_R_IMM_64
    name: "shlo_r_imm_64"
    args:
      - name: "dst"
        type: "reg"
      - name: "src"
        type: "reg"
      - name: "imm"
        type: "u32"
    format: "{dst}, {src}, {imm:#x}"

  - opcode: 153  # SHAR_R_IMM_64
    name: "shar_r_imm_64"
    args:
      - name: "dst"
        type: "reg"
      - name: "src"
        type: "reg"
      - name: "imm"
        type: "u32"
    format: "{dst}, {src}, {imm:#x}"

  - opcode: 154  # NEG_ADD_IMM_64
    name: "neg_add_imm_64"
    args:
      - name: "dst"
        type: "reg"
      - name: "src"
        type: "reg"
      - name: "imm"
        type: "u32"
    format: "{dst}, {src}, {imm:#x}"

  # Extended Arithmetic (0x90-0xaf) - Part 2
  - opcode: 155  # SHLO_L_IMM_ALT_64
    name: "shlo_l_imm_alt_64"
    args:
      - name: "dst"
        type: "reg"
      - name: "src"
        type: "reg"
      - name: "imm"
        type: "u32"
    format: "{dst}, {src}, {imm:#x}"

  - opcode: 156  # SHLO_R_IMM_ALT_64
    name: "shlo_r_imm_alt_64"
    args:
      - name: "dst"
        type: "reg"
      - name: "src"
        type: "reg"
      - name: "imm"
        type: "u32"
    format: "{dst}, {src}, {imm:#x}"

  - opcode: 157  # SHAR_R_IMM_ALT_64
    name: "shar_r_imm_alt_64"
    args:
      - name: "dst"
        type: "reg"
      - name: "src"
        type: "reg"
      - name: "imm"
        type: "u32"
    format: "{dst}, {src}, {imm:#x}"

  - opcode: 158  # ROT_R_64_IMM
    name: "rot_r_64_imm"
    args:
      - name: "dst"
        type: "reg"
      - name: "src"
        type: "reg"
      - name: "imm"
        type: "u32"
    format: "{dst}, {src}, {imm:#x}"

  - opcode: 159  # ROT_R_64_IMM_ALT
    name: "rot_r_64_imm_alt"
    args:
      - name: "dst"
        type: "reg"
      - name: "src"
        type: "reg"
      - name: "imm"
        type: "u32"
    format: "{dst}, {src}, {imm:#x}"

  - opcode: 160  # ROT_R_32_IMM
    name: "rot_r_32_imm"
    args:
      - name: "dst"
        type: "reg"
      - name: "src"
        type: "reg"
      - name: "imm"
        type: "u32"
    format: "{dst}, {src}, {imm:#x}"

  - opcode: 161  # ROT_R_32_IMM_ALT
    name: "rot_r_32_imm_alt"
    args:
      - name: "dst"
        type: "reg"
      - name: "src"
        type: "reg"
      - name: "imm"
        type: "u32"
    format: "{dst}, {src}, {imm:#x}"

  - opcode: 170  # BRANCH_EQ
    name: "branch_eq"
    args:
      - name: "reg1"
        type: "reg"
      - name: "reg2"
        type: "reg"
      - name: "offset"
        type: "i32"
    format: "{reg1}, {reg2}, {offset}"

  - opcode: 171  # BRANCH_NE
    name: "branch_ne"
    args:
      - name: "reg1"
        type: "reg"
      - name: "reg2"
        type: "reg"
      - name: "offset"
        type: "i32"
    format: "{reg1}, {reg2}, {offset}"

  - opcode: 172  # BRANCH_LT_U
    name: "branch_lt_u"
    args:
      - name: "reg1"
        type: "reg"
      - name: "reg2"
        type: "reg"
      - name: "offset"
        type: "i32"
    format: "{reg1}, {reg2}, {offset}"

  - opcode: 173  # BRANCH_LT_S
    name: "branch_lt_s"
    args:
      - name: "reg1"
        type: "reg"
      - name: "reg2"
        type: "reg"
      - name: "offset"
        type: "i32"
    format: "{reg1}, {reg2}, {offset}"

  - opcode: 174  # BRANCH_GE_U
    name: "branch_ge_u"
    args:
      - name: "reg1"
        type: "reg"
      - name: "reg2"
        type: "reg"
      - name: "offset"
        type: "i32"
    format: "{reg1}, {reg2}, {offset}"

  - opcode: 175  # BRANCH_GE_S
    name: "branch_ge_s"
    args:
      - name: "reg1"
        type: "reg"
      - name: "reg2"
        type: "reg"
      - name: "offset"
        type: "i32"
    format: "{reg1}, {reg2}, {offset}"

  - opcode: 180  # LOAD_IMM_JUMP_IND
    name: "load_imm_jump_ind"
    args:
      - name: "dst"
        type: "reg"
      - name: "base"
        type: "reg"
      - name: "imm"
        type: "u32"
      - name: "offset"
        type: "u32"
    format: "{dst}, {base}, {imm:#x}, {offset:#x}"

  # Three-Register Operations (0xb0-0xcf)
  - opcode: 190  # ADD_32
    name: "add_32"
    args:
      - name: "dst"
        type: "reg"
      - name: "src1"
        type: "reg"
      - name: "src2"
        type: "reg"
    format: "i32 {dst} = {src1} + {src2}"

  - opcode: 191  # SUB_32
    name: "sub_32"
    args:
      - name: "dst"
        type: "reg"
      - name: "src1"
        type: "reg"
      - name: "src2"
        type: "reg"
    format: "i32 {dst} = {src1} - {src2}"

  - opcode: 192  # MUL_32
    name: "mul_32"
    args:
      - name: "dst"
        type: "reg"
      - name: "src1"
        type: "reg"
      - name: "src2"
        type: "reg"
    format: "i32 {dst} = {src1} * {src2}"

  - opcode: 193  # DIV_U_32
    name: "div_u_32"
    args:
      - name: "dst"
        type: "reg"
      - name: "src1"
        type: "reg"
      - name: "src2"
        type: "reg"
    format: "{dst}, {src1}, {src2}"

  - opcode: 194  # DIV_S_32
    name: "div_s_32"
    args:
      - name: "dst"
        type: "reg"
      - name: "src1"
        type: "reg"
      - name: "src2"
        type: "reg"
    format: "{dst}, {src1}, {src2}"

  - opcode: 195  # REM_U_32
    name: "rem_u_32"
    args:
      - name: "dst"
        type: "reg"
      - name: "src1"
        type: "reg"
      - name: "src2"
        type: "reg"
    format: "{dst}, {src1}, {src2}"

  - opcode: 196  # REM_S_32
    name: "rem_s_32"
    args:
      - name: "dst"
        type: "reg"
      - name: "src1"
        type: "reg"
      - name: "src2"
        type: "reg"
    format: "{dst}, {src1}, {src2}"

  - opcode: 197  # SHLO_L_32
    name: "shlo_l_32"
    args:
      - name: "dst"
        type: "reg"
      - name: "src1"
        type: "reg"
      - name: "src2"
        type: "reg"
    format: "{dst}, {src1}, {src2}"

  - opcode: 198  # SHLO_R_32
    name: "shlo_r_32"
    args:
      - name: "dst"
        type: "reg"
      - name: "src1"
        type: "reg"
      - name: "src2"
        type: "reg"
    format: "{dst}, {src1}, {src2}"

  - opcode: 199  # SHAR_R_32
    name: "shar_r_32"
    args:
      - name: "dst"
        type: "reg"
      - name: "src1"
        type: "reg"
      - name: "src2"
        type: "reg"
    format: "{dst}, {src1}, {src2}"

  - opcode: 200  # ADD_64
    name: "add_64"
    args:
      - name: "dst"
        type: "reg"
      - name: "src1"
        type: "reg"
      - name: "src2"
        type: "reg"
    format: "{dst} = {src1} + {src2}"

  - opcode: 201  # SUB_64
    name: "sub_64"
    args:
      - name: "dst"
        type: "reg"
      - name: "src1"
        type: "reg"
      - name: "src2"
        type: "reg"
    format: "{dst}, {src1}, {src2}"

  - opcode: 202  # MUL_64
    name: "mul_64"
    args:
      - name: "dst"
        type: "reg"
      - name: "src1"
        type: "reg"
      - name: "src2"
        type: "reg"
    format: "{dst}, {src1}, {src2}"

  - opcode: 203  # DIV_U_64
    name: "div_u_64"
    args:
      - name: "dst"
        type: "reg"
      - name: "src1"
        type: "reg"
      - name: "src2"
        type: "reg"
    format: "{dst}, {src1}, {src2}"

  - opcode: 204  # DIV_S_64
    name: "div_s_64"
    args:
      - name: "dst"
        type: "reg"
      - name: "src1"
        type: "reg"
      - name: "src2"
        type: "reg"
    format: "{dst}, {src1}, {src2}"

  - opcode: 205  # REM_U_64
    name: "rem_u_64"
    args:
      - name: "dst"
        type: "reg"
      - name: "src1"
        type: "reg"
      - name: "src2"
        type: "reg"
    format: "{dst}, {src1}, {src2}"

  - opcode: 206  # REM_S_64
    name: "rem_s_64"
    args:
      - name: "dst"
        type: "reg"
      - name: "src1"
        type: "reg"
      - name: "src2"
        type: "reg"
    format: "{dst}, {src1}, {src2}"

  - opcode: 207  # SHLO_L_64
    name: "shlo_l_64"
    args:
      - name: "dst"
        type: "reg"
      - name: "src1"
        type: "reg"
      - name: "src2"
        type: "reg"
    format: "{dst}, {src1}, {src2}"

  # Advanced Operations (0xd0-0xef)
  - opcode: 208  # SHLO_R_64
    name: "shlo_r_64"
    args:
      - name: "dst"
        type: "reg"
      - name: "src1"
        type: "reg"
      - name: "src2"
        type: "reg"
    format: "{dst}, {src1}, {src2}"

  - opcode: 209  # SHAR_R_64
    name: "shar_r_64"
    args:
      - name: "dst"
        type: "reg"
      - name: "src1"
        type: "reg"
      - name: "src2"
        type: "reg"
    format: "{dst}, {src1}, {src2}"

  - opcode: 210  # AND
    name: "and"
    args:
      - name: "dst"
        type: "reg"
      - name: "src1"
        type: "reg"
      - name: "src2"
        type: "reg"
    format: "{dst}, {src1}, {src2}"

  - opcode: 211  # XOR
    name: "xor"
    args:
      - name: "dst"
        type: "reg"
      - name: "src1"
        type: "reg"
      - name: "src2"
        type: "reg"
    format: "{dst}, {src1}, {src2}"

  - opcode: 212  # OR
    name: "or"
    args:
      - name: "dst"
        type: "reg"
      - name: "src1"
        type: "reg"
      - name: "src2"
        type: "reg"
    format: "{dst}, {src1}, {src2}"

  - opcode: 213  # MUL_UPPER_S_S
    name: "mul_upper_s_s"
    args:
      - name: "dst"
        type: "reg"
      - name: "src1"
        type: "reg"
      - name: "src2"
        type: "reg"
    format: "{dst}, {src1}, {src2}"

  - opcode: 214  # MUL_UPPER_U_U
    name: "mul_upper_u_u"
    args:
      - name: "dst"
        type: "reg"
      - name: "src1"
        type: "reg"
      - name: "src2"
        type: "reg"
    format: "{dst}, {src1}, {src2}"

  - opcode: 215  # MUL_UPPER_S_U
    name: "mul_upper_s_u"
    args:
      - name: "dst"
        type: "reg"
      - name: "src1"
        type: "reg"
      - name: "src2"
        type: "reg"
    format: "{dst}, {src1}, {src2}"

  - opcode: 216  # SET_LT_U
    name: "set_lt_u"
    args:
      - name: "dst"
        type: "reg"
      - name: "src1"
        type: "reg"
      - name: "src2"
        type: "reg"
    format: "{dst}, {src1}, {src2}"

  - opcode: 217  # SET_LT_S
    name: "set_lt_s"
    args:
      - name: "dst"
        type: "reg"
      - name: "src1"
        type: "reg"
      - name: "src2"
        type: "reg"
    format: "{dst}, {src1}, {src2}"

  - opcode: 218  # CMOV_IZ
    name: "cmov_iz"
    args:
      - name: "dst"
        type: "reg"
      - name: "src1"
        type: "reg"
      - name: "src2"
        type: "reg"
    format: "{dst}, {src1}, {src2}"

  - opcode: 219  # CMOV_NZ
    name: "cmov_nz"
    args:
      - name: "dst"
        type: "reg"
      - name: "src1"
        type: "reg"
      - name: "src2"
        type: "reg"
    format: "{dst}, {src1}, {src2}"

  - opcode: 220  # ROT_L_64
    name: "rot_l_64"
    args:
      - name: "dst"
        type: "reg"
      - name: "src1"
        type: "reg"
      - name: "src2"
        type: "reg"
    format: "{dst}, {src1}, {src2}"

  - opcode: 221  # ROT_L_32
    name: "rot_l_32"
    args:
      - name: "dst"
        type: "reg"
      - name: "src1"
        type: "reg"
      - name: "src2"
        type: "reg"
    format: "{dst}, {src1}, {src2}"

  - opcode: 222  # ROT_R_64
    name: "rot_r_64"
    args:
      - name: "dst"
        type: "reg"
      - name: "src1"
        type: "reg"
      - name: "src2"
        type: "reg"
    format: "{dst}, {src1}, {src2}"

  - opcode: 223  # ROT_R_32
    name: "rot_r_32"
    args:
      - name: "dst"
        type: "reg"
      - name: "src1"
        type: "reg"
      - name: "src2"
        type: "reg"
    format: "{dst}, {src1}, {src2}"

  - opcode: 224  # AND_INV
    name: "and_inv"
    args:
      - name: "dst"
        type: "reg"
      - name: "src1"
        type: "reg"
      - name: "src2"
        type: "reg"
    format: "{dst}, {src1}, {src2}"

  - opcode: 225  # OR_INV
    name: "or_inv"
    args:
      - name: "dst"
        type: "reg"
      - name: "src1"
        type: "reg"
      - name: "src2"
        type: "reg"
    format: "{dst}, {src1}, {src2}"

  - opcode: 226  # XNOR
    name: "xnor"
    args:
      - name: "dst"
        type: "reg"
      - name: "src1"
        type: "reg"
      - name: "src2"
        type: "reg"
    format: "{dst}, {src1}, {src2}"

  - opcode: 227  # MAX
    name: "max"
    args:
      - name: "dst"
        type: "reg"
      - name: "src1"
        type: "reg"
      - name: "src2"
        type: "reg"
    format: "{dst}, {src1}, {src2}"

  - opcode: 228  # MAX_U
    name: "max_u"
    args:
      - name: "dst"
        type: "reg"
      - name: "src1"
        type: "reg"
      - name: "src2"
        type: "reg"
    format: "{dst}, {src1}, {src2}"

  - opcode: 229  # MIN
    name: "min"
    args:
      - name: "dst"
        type: "reg"
      - name: "src1"
        type: "reg"
      - name: "src2"
        type: "reg"
    format: "{dst}, {src1}, {src2}"

  - opcode: 230  # MIN_U
    name: "min_u"
    args:
      - name: "dst"
        type: "reg"
      - name: "src1"
        type: "reg"
      - name: "src2"
        type: "reg"
    format: "{dst}, {src1}, {src2}"