<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="UTF-8">
    <title>program@execute@builtin@builtin-ushort-rotate-1.0.generated - Details</title>
    <link rel="stylesheet" href="../result.css">
  </head>
  <body>
    <h1>Results for program@execute@builtin@builtin-ushort-rotate-1.0.generated</h1>
    <h2>Overview</h2>
    <div>
      <p><b>Result:</b> crash</p>
    </div>
    <p><a href="../index.html">Back to summary</a></p>
    <h2>Details</h2>
    <table>
      <tr>
        <th>Detail</th>
        <th>Value</th>
      </tr>
      <tr>
        <td>Returncode</td>
        <td>-6</td>
      </tr>
      <tr>
        <td>Time</td>
        <td>0:00:01.905728</td>
      </tr>
      <tr>
        <td>Stdout</td>
        <td>
          <pre></pre>
        </td>
      </tr>
      <tr>
        <td>Stderr</td>
        <td>
          <pre>LLVM ERROR: Cannot select: 0xf807f0: i16 = rotl 0xf90be8, 0xf90df0
  0xf90be8: i16,ch = load&lt;(load 2 from %ir.arrayidx, !tbaa !15, addrspace 1)&gt; 0x4c57b8, 0xf80650, undef:i64
    0xf80650: i64 = add 0xf91130, 0xf805e8
      0xf91130: i64 = bitcast 0xf90f28
        0xf90f28: v2i32 = BUILD_VECTOR 0xf90d20, 0xf90ec0
          0xf90d20: i32 = extract_vector_elt 0xf80928, Constant:i32&lt;2&gt;
            0xf80928: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0, addrspace 4)&gt; 0x4c57b8, 0xf910c8, undef:i64
              0xf910c8: i64 = AssertAlign 0xf91470
                0xf91470: i64,ch = CopyFromReg 0x4c57b8, Register:i64 %3
                  0xf80108: i64 = Register %3
              0xf90b18: i64 = undef
            0xf91338: i32 = Constant&lt;2&gt;
          0xf90ec0: i32 = extract_vector_elt 0xf80928, Constant:i32&lt;3&gt;
            0xf80928: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0, addrspace 4)&gt; 0x4c57b8, 0xf910c8, undef:i64
              0xf910c8: i64 = AssertAlign 0xf91470
                0xf91470: i64,ch = CopyFromReg 0x4c57b8, Register:i64 %3
                  0xf80108: i64 = Register %3
              0xf90b18: i64 = undef
            0xf90e58: i32 = Constant&lt;3&gt;
      0xf805e8: i64 = shl 0xf90ab0, Constant:i32&lt;1&gt;
        0xf90ab0: i64,i1 = MAD_U64_U32 0xf917b0, 0xf90f90, 0xf804b0
          0xf917b0: i32 = and 0xf916e0, Constant:i32&lt;65535&gt;
            0xf916e0: i32,ch = load&lt;(dereferenceable load 4 from %ir.7, !tbaa !10, addrspace 4)&gt; 0x4c57b8, 0xf91678, undef:i64
              0xf91678: i64 = add nuw 0xf915a8, Constant:i64&lt;4&gt;
                0xf915a8: i64 = AssertAlign 0xf80ac8
                  0xf80ac8: i64,ch = CopyFromReg 0x4c57b8, Register:i64 %2

                0xf91610: i64 = Constant&lt;4&gt;
              0xf90b18: i64 = undef
            0xf91748: i32 = Constant&lt;65535&gt;
          0xf90f90: i32,ch = CopyFromReg 0x4c57b8, Register:i32 %4
            0xf80240: i32 = Register %4
          0xf804b0: i64 = add nuw nsw 0xf90cb8, 0xf80448
            0xf90cb8: i64 = zero_extend 0xf80788
              0xf80788: i32,ch = load&lt;(load 4 from %ir.12, !tbaa !10, addrspace 4)&gt; 0x4c57b8, 0xf918e8, undef:i64
                0xf918e8: i64 = add 0xf7ffd0, Constant:i64&lt;28&gt;
                  0xf7ffd0: i64 = AssertAlign 0xf91470

                  0xf80a60: i64 = Constant&lt;28&gt;
                0xf90b18: i64 = undef
            0xf80448: i64 = zero_extend 0xf801d8
              0xf801d8: i32 = AssertZext 0xf91408, ValueType:ch:i10
                0xf91408: i32,ch = CopyFromReg 0x4c57b8, Register:i32 %0
                  0xf80310: i32 = Register %0
        0xf91268: i32 = Constant&lt;1&gt;
    0xf90b18: i64 = undef
  0xf90df0: i16,ch = load&lt;(load 2 from %ir.arrayidx2, !tbaa !15, addrspace 1)&gt; 0x4c57b8, 0xf80720, undef:i64
    0xf80720: i64 = add 0xf90c50, 0xf805e8
      0xf90c50: i64 = bitcast 0xf913a0
        0xf913a0: v2i32 = BUILD_VECTOR 0xf80038, 0xf912d0
          0xf80038: i32 = extract_vector_elt 0xf90b80, Constant:i32&lt;0&gt;
            0xf90b80: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0 + 16, addrspace 4)&gt; 0x4c57b8, 0xf90a48, undef:i64
              0xf90a48: i64 = add nuw 0xf910c8, Constant:i64&lt;16&gt;
                0xf910c8: i64 = AssertAlign 0xf91470
                  0xf91470: i64,ch = CopyFromReg 0x4c57b8, Register:i64 %3

                0xf909e0: i64 = Constant&lt;16&gt;
              0xf90b18: i64 = undef
            0xf91198: i32 = Constant&lt;0&gt;
          0xf912d0: i32 = extract_vector_elt 0xf90b80, Constant:i32&lt;1&gt;
            0xf90b80: v4i32,ch = load&lt;(dereferenceable invariant load 16 from %ir.0 + 16, addrspace 4)&gt; 0x4c57b8, 0xf90a48, undef:i64
              0xf90a48: i64 = add nuw 0xf910c8, Constant:i64&lt;16&gt;
                0xf910c8: i64 = AssertAlign 0xf91470
                  0xf91470: i64,ch = CopyFromReg 0x4c57b8, Register:i64 %3

                0xf909e0: i64 = Constant&lt;16&gt;
              0xf90b18: i64 = undef
            0xf91268: i32 = Constant&lt;1&gt;
      0xf805e8: i64 = shl 0xf90ab0, Constant:i32&lt;1&gt;
        0xf90ab0: i64,i1 = MAD_U64_U32 0xf917b0, 0xf90f90, 0xf804b0
          0xf917b0: i32 = and 0xf916e0, Constant:i32&lt;65535&gt;
            0xf916e0: i32,ch = load&lt;(dereferenceable load 4 from %ir.7, !tbaa !10, addrspace 4)&gt; 0x4c57b8, 0xf91678, undef:i64
              0xf91678: i64 = add nuw 0xf915a8, Constant:i64&lt;4&gt;
                0xf915a8: i64 = AssertAlign 0xf80ac8
                  0xf80ac8: i64,ch = CopyFromReg 0x4c57b8, Register:i64 %2

                0xf91610: i64 = Constant&lt;4&gt;
              0xf90b18: i64 = undef
            0xf91748: i32 = Constant&lt;65535&gt;
          0xf90f90: i32,ch = CopyFromReg 0x4c57b8, Register:i32 %4
            0xf80240: i32 = Register %4
          0xf804b0: i64 = add nuw nsw 0xf90cb8, 0xf80448
            0xf90cb8: i64 = zero_extend 0xf80788
              0xf80788: i32,ch = load&lt;(load 4 from %ir.12, !tbaa !10, addrspace 4)&gt; 0x4c57b8, 0xf918e8, undef:i64
                0xf918e8: i64 = add 0xf7ffd0, Constant:i64&lt;28&gt;
                  0xf7ffd0: i64 = AssertAlign 0xf91470

                  0xf80a60: i64 = Constant&lt;28&gt;
                0xf90b18: i64 = undef
            0xf80448: i64 = zero_extend 0xf801d8
              0xf801d8: i32 = AssertZext 0xf91408, ValueType:ch:i10
                0xf91408: i32,ch = CopyFromReg 0x4c57b8, Register:i32 %0
                  0xf80310: i32 = Register %0
        0xf91268: i32 = Constant&lt;1&gt;
    0xf90b18: i64 = undef
In function: test_1_rotate_ushort
</pre>
        </td>
      </tr>
      <tr>
        <td>Environment</td>
        <td>
          <pre>PIGLIT_SOURCE_DIR=&#34;/home/jvesely/piglit&#34; PIGLIT_PLATFORM=&#34;mixed_glx_egl&#34;</pre>
        </td>
      </tr>
      <tr>
        <td>Command</td>
        <td>
          <pre>/home/jvesely/piglit/bin/cl-program-tester /home/jvesely/piglit/generated_tests/cl/builtin/int/builtin-ushort-rotate-1.0.generated.cl</pre>
        </td>
      </tr>
      <tr>
        <td>dmesg</td>
        <td>
          <pre></pre>
        </td>
      </tr>
    </table>
    <p><a href="../index.html">Back to summary</a></p>
  </body>
</html>
