Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Apr 15 18:14:44 2018
| Host         : DESKTOP-9VJOC5C running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file mips_fpga_control_sets_placed.rpt
| Design       : mips_fpga
| Device       : xc7a100t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     7 |
| Unused register locations in slices containing registers |    11 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              36 |           21 |
| No           | No                    | Yes                    |              40 |           18 |
| No           | Yes                   | No                     |              33 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              64 |           20 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------+------------------+------------------+----------------+
|  Clock Signal  |       Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+---------------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG |                           |                  |               12 |             16 |
|  clk_gen/CLK   |                           |                  |                9 |             20 |
|  clk_pb_BUFG   | mips/dp/pc_reg/we_dm_OBUF |                  |                8 |             32 |
|  clk_IBUF_BUFG |                           | rst_IBUF         |               10 |             33 |
|  clk_pb_BUFG   |                           | rst_IBUF         |               18 |             40 |
|  clk_pb_BUFG   | mips/dp/pc_reg/E[0]       | rst_IBUF         |               20 |             64 |
|  clk_pb_BUFG   | mips/dp/pc_reg/we         |                  |               18 |            144 |
+----------------+---------------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 16+    |                     7 |
+--------+-----------------------+


