// Seed: 2278413980
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  timeunit 1ps;
endmodule
module module_1 #(
    parameter id_1 = 32'd56,
    parameter id_2 = 32'd44,
    parameter id_7 = 32'd60
) (
    _id_1,
    _id_2
);
  inout wire _id_2;
  inout wire _id_1;
  logic [id_1 : 1] id_3;
  id_4 :
  assert property (@(posedge 1) 1)
  else $signed(94);
  ;
  wire id_5;
  wire [(  id_2  )  !=?  -1 : -1 'b0] id_6;
  assign id_4 = id_3;
  wire _id_7;
  assign id_4 = id_5;
  wire [-1 : -1 'b0] id_8;
  wire id_9;
  ;
  always @(id_7 or posedge (1'b0) - id_4) id_4 = !id_8;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_5,
      id_6,
      id_3,
      id_6,
      id_8,
      id_8,
      id_5,
      id_9
  );
  logic [id_7 : ""] id_10, id_11;
endmodule
