#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Nov  3 16:40:11 2023
# Process ID: 20800
# Current directory: C:/project3_1/nn_rd_mems
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22704 C:\project3_1\nn_rd_mems\nn_rd_mems.xpr
# Log file: C:/project3_1/nn_rd_mems/vivado.log
# Journal file: C:/project3_1/nn_rd_mems\vivado.jou
# Running On: Lari, OS: Windows, CPU Frequency: 2096 MHz, CPU Physical cores: 12, Host memory: 7931 MB
#-----------------------------------------------------------
start_gui
open_project C:/project3_1/nn_rd_mems/nn_rd_mems.xpr
update_compile_order -fileset sources_1
create_ip -name clk_wiz -vendor xilinx.com -library ip -version 6.0 -module_name clk_wiz_0
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {193.154} \
  CONFIG.CLKOUT1_PHASE_ERROR {109.126} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {20} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {8.500} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {42.500} \
  CONFIG.USE_RESET {false} \
] [get_ips clk_wiz_0]
generate_target {instantiation_template} [get_files c:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
generate_target all [get_files  c:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
launch_runs clk_wiz_0_synth_1 -jobs 6
wait_on_run clk_wiz_0_synth_1
export_simulation -of_objects [get_files c:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/project3_1/nn_rd_mems/nn_rd_mems.ip_user_files/sim_scripts -ip_user_files_dir C:/project3_1/nn_rd_mems/nn_rd_mems.ip_user_files -ipstatic_source_dir C:/project3_1/nn_rd_mems/nn_rd_mems.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/project3_1/nn_rd_mems/nn_rd_mems.cache/compile_simlib/modelsim} {questa=C:/project3_1/nn_rd_mems/nn_rd_mems.cache/compile_simlib/questa} {riviera=C:/project3_1/nn_rd_mems/nn_rd_mems.cache/compile_simlib/riviera} {activehdl=C:/project3_1/nn_rd_mems/nn_rd_mems.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {138.568} \
  CONFIG.CLKOUT1_PHASE_ERROR {100.243} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {77} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {9.625} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {12.500} \
  CONFIG.MMCM_DIVCLK_DIVIDE {1} \
] [get_ips clk_wiz_0]
generate_target all [get_files  c:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
catch { config_ip_cache -export [get_ips -all clk_wiz_0] }
export_ip_user_files -of_objects [get_files c:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory C:/project3_1/nn_rd_mems/nn_rd_mems.ip_user_files/sim_scripts -ip_user_files_dir C:/project3_1/nn_rd_mems/nn_rd_mems.ip_user_files -ipstatic_source_dir C:/project3_1/nn_rd_mems/nn_rd_mems.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/project3_1/nn_rd_mems/nn_rd_mems.cache/compile_simlib/modelsim} {questa=C:/project3_1/nn_rd_mems/nn_rd_mems.cache/compile_simlib/questa} {riviera=C:/project3_1/nn_rd_mems/nn_rd_mems.cache/compile_simlib/riviera} {activehdl=C:/project3_1/nn_rd_mems/nn_rd_mems.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 6
wait_on_run synth_1
launch_runs impl_1 -jobs 6
wait_on_run impl_1
open_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/project3_1/nn_rd_mems/nn_rd_mems.runs/impl_1/fpga_basicIO_mems.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/project3_1/nn_rd_mems/nn_rd_mems.runs/impl_1/fpga_basicIO_mems.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
launch_simulation
open_wave_config C:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sim_1/imports/nn_rd_mems/testbench_behav.wcfg
source testbench.tcl
run 100 us
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/uut/inst_datapath/relu_teste}} 
restart
run 100 us
run 100 us
current_wave_config {testbench_behav.wcfg}
log_wave {/testbench/uut/inst_datapath/relu} 
current_wave_config {testbench_behav.wcfg}
add_wave {{/testbench/uut/inst_datapath/relu}} 
restart
run 100 us
run 100 us
save_wave_config {C:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sim_1/imports/nn_rd_mems/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config C:/project3_1/nn_rd_mems/nn_rd_mems.srcs/sim_1/imports/nn_rd_mems/testbench_behav.wcfg
source testbench.tcl
run 100 us
close_sim
