$comment
	File created using the following command:
		vcd file start_2.msim.vcd -direction
$end
$date
	Thu Aug 10 17:01:56 2023
$end
$version
	ModelSim Version 10.4
$end
$timescale
	1ps
$end

$scope module start_2_3_vlg_vec_tst $end
$var reg 1 ! SW0 $end
$var reg 1 " SW1 $end
$var reg 1 # SW2 $end
$var reg 1 $ SW3 $end
$var wire 1 % DISP [6] $end
$var wire 1 & DISP [5] $end
$var wire 1 ' DISP [4] $end
$var wire 1 ( DISP [3] $end
$var wire 1 ) DISP [2] $end
$var wire 1 * DISP [1] $end
$var wire 1 + DISP [0] $end
$var wire 1 , sampler $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var tri1 1 0 devclrn $end
$var tri1 1 1 devpor $end
$var tri1 1 2 devoe $end
$var wire 1 3 DISP[6]~output_o $end
$var wire 1 4 DISP[5]~output_o $end
$var wire 1 5 DISP[4]~output_o $end
$var wire 1 6 DISP[3]~output_o $end
$var wire 1 7 DISP[2]~output_o $end
$var wire 1 8 DISP[1]~output_o $end
$var wire 1 9 DISP[0]~output_o $end
$var wire 1 : SW3~input_o $end
$var wire 1 ; SW2~input_o $end
$var wire 1 < SW1~input_o $end
$var wire 1 = SW0~input_o $end
$var wire 1 > inst|WideOr0~0_combout $end
$var wire 1 ? inst|WideOr1~0_combout $end
$var wire 1 @ inst|WideOr2~0_combout $end
$var wire 1 A inst|WideOr3~0_combout $end
$var wire 1 B inst|WideOr4~0_combout $end
$var wire 1 C inst|WideOr5~0_combout $end
$var wire 1 D inst|WideOr6~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
1+
0*
0)
0(
0'
0&
0%
x,
0-
1.
x/
10
11
12
03
04
05
06
07
08
19
0:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
$end
#1000000
