{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1488425153715 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1488425153719 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 02 00:25:53 2017 " "Processing started: Thu Mar 02 00:25:53 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1488425153719 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488425153719 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off catraca -c catraca " "Command: quartus_map --read_settings_files=on --write_settings_files=off catraca -c catraca" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488425153719 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1488425154004 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1488425154004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle_giro.bdf 1 1 " "Found 1 design units, including 1 entities, in source file controle_giro.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 controle_giro " "Found entity 1: controle_giro" {  } { { "controle_giro.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Catraca/quartus/controle_giro.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488425163102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488425163102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "catraca.bdf 1 1 " "Found 1 design units, including 1 entities, in source file catraca.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 catraca " "Found entity 1: catraca" {  } { { "catraca.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Catraca/quartus/catraca.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488425163102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488425163102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conta_giro.bdf 1 1 " "Found 1 design units, including 1 entities, in source file conta_giro.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 conta_giro " "Found entity 1: conta_giro" {  } { { "conta_giro.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Catraca/quartus/conta_giro.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488425163103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488425163103 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "catraca " "Elaborating entity \"catraca\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1488425163130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7447 7447:inst2 " "Elaborating entity \"7447\" for hierarchy \"7447:inst2\"" {  } { { "catraca.bdf" "inst2" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Catraca/quartus/catraca.bdf" { { 136 640 760 296 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488425163138 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7447:inst2 " "Elaborated megafunction instantiation \"7447:inst2\"" {  } { { "catraca.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Catraca/quartus/catraca.bdf" { { 136 640 760 296 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488425163139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74160 74160:inst3 " "Elaborating entity \"74160\" for hierarchy \"74160:inst3\"" {  } { { "catraca.bdf" "inst3" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Catraca/quartus/catraca.bdf" { { 104 360 480 288 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488425163146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74160:inst3 " "Elaborated megafunction instantiation \"74160:inst3\"" {  } { { "catraca.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Catraca/quartus/catraca.bdf" { { 104 360 480 288 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488425163147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conta_giro conta_giro:inst6 " "Elaborating entity \"conta_giro\" for hierarchy \"conta_giro:inst6\"" {  } { { "catraca.bdf" "inst6" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Catraca/quartus/catraca.bdf" { { 64 -8 88 192 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488425163147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle_giro conta_giro:inst6\|controle_giro:inst10 " "Elaborating entity \"controle_giro\" for hierarchy \"conta_giro:inst6\|controle_giro:inst10\"" {  } { { "conta_giro.bdf" "inst10" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Catraca/quartus/conta_giro.bdf" { { 592 1008 1104 752 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488425163148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7408 conta_giro:inst6\|controle_giro:inst10\|7408:inst3 " "Elaborating entity \"7408\" for hierarchy \"conta_giro:inst6\|controle_giro:inst10\|7408:inst3\"" {  } { { "controle_giro.bdf" "inst3" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Catraca/quartus/controle_giro.bdf" { { 360 952 1016 400 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488425163155 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "conta_giro:inst6\|controle_giro:inst10\|7408:inst3 " "Elaborated megafunction instantiation \"conta_giro:inst6\|controle_giro:inst10\|7408:inst3\"" {  } { { "controle_giro.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Catraca/quartus/controle_giro.bdf" { { 360 952 1016 400 "inst3" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488425163156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7404 conta_giro:inst6\|controle_giro:inst10\|7404:inst2 " "Elaborating entity \"7404\" for hierarchy \"conta_giro:inst6\|controle_giro:inst10\|7404:inst2\"" {  } { { "controle_giro.bdf" "inst2" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Catraca/quartus/controle_giro.bdf" { { 440 744 792 472 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488425163164 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "conta_giro:inst6\|controle_giro:inst10\|7404:inst2 " "Elaborated megafunction instantiation \"conta_giro:inst6\|controle_giro:inst10\|7404:inst2\"" {  } { { "controle_giro.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Catraca/quartus/controle_giro.bdf" { { 440 744 792 472 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488425163164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7432 conta_giro:inst6\|controle_giro:inst10\|7432:inst13 " "Elaborating entity \"7432\" for hierarchy \"conta_giro:inst6\|controle_giro:inst10\|7432:inst13\"" {  } { { "controle_giro.bdf" "inst13" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Catraca/quartus/controle_giro.bdf" { { 808 928 992 848 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488425163176 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "conta_giro:inst6\|controle_giro:inst10\|7432:inst13 " "Elaborated megafunction instantiation \"conta_giro:inst6\|controle_giro:inst10\|7432:inst13\"" {  } { { "controle_giro.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Catraca/quartus/controle_giro.bdf" { { 808 928 992 848 "inst13" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488425163176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7473 conta_giro:inst6\|7473:inst8 " "Elaborating entity \"7473\" for hierarchy \"conta_giro:inst6\|7473:inst8\"" {  } { { "conta_giro.bdf" "inst8" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Catraca/quartus/conta_giro.bdf" { { 712 1416 1536 872 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488425163202 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "conta_giro:inst6\|7473:inst8 " "Elaborated megafunction instantiation \"conta_giro:inst6\|7473:inst8\"" {  } { { "conta_giro.bdf" "" { Schematic "C:/projetos/provas/S01/Eletrônica Digital/2016.2/5. Catraca/quartus/conta_giro.bdf" { { 712 1416 1536 872 "inst8" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488425163203 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1488425163678 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1488425164134 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488425164134 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "92 " "Implemented 92 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1488425164200 ""} { "Info" "ICUT_CUT_TM_OPINS" "30 " "Implemented 30 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1488425164200 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59 " "Implemented 59 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1488425164200 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1488425164200 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "640 " "Peak virtual memory: 640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1488425164225 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 02 00:26:04 2017 " "Processing ended: Thu Mar 02 00:26:04 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1488425164225 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1488425164225 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1488425164225 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1488425164225 ""}
