\hypertarget{group___a_d_c__interrupts__definition}{}\section{A\+DC interrupts definition}
\label{group___a_d_c__interrupts__definition}\index{A\+D\+C interrupts definition@{A\+D\+C interrupts definition}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group___a_d_c__interrupts__definition_ga2f5c7f9900c24250a0c6ccaa7cbca946}{A\+D\+C\+\_\+\+I\+T\+\_\+\+A\+WD}~A\+D\+C\+\_\+\+I\+E\+R\+\_\+\+A\+W\+D\+IE
\item 
\#define \hyperlink{group___a_d_c__interrupts__definition_gac3852b7789860e0ea79b82115ab877a0}{A\+D\+C\+\_\+\+I\+T\+\_\+\+O\+VR}~\hyperlink{group___peripheral___registers___bits___definition_ga150e154d48f6069e324aa642ec30f107}{A\+D\+C\+\_\+\+I\+E\+R\+\_\+\+O\+V\+R\+IE}
\item 
\#define \hyperlink{group___a_d_c__interrupts__definition_gaefebf69110054387451593d4d52ce197}{A\+D\+C\+\_\+\+I\+T\+\_\+\+E\+OS}~A\+D\+C\+\_\+\+I\+E\+R\+\_\+\+E\+O\+S\+E\+Q\+IE
\item 
\#define \hyperlink{group___a_d_c__interrupts__definition_ga0ad335d835f54415194d448019569e00}{A\+D\+C\+\_\+\+I\+T\+\_\+\+E\+OC}~\hyperlink{group___peripheral___registers___bits___definition_ga367429f3a07068668ffefd84c7c60985}{A\+D\+C\+\_\+\+I\+E\+R\+\_\+\+E\+O\+C\+IE}
\item 
\#define \hyperlink{group___a_d_c__interrupts__definition_ga955e4c06483055cade95fc849ff3af29}{A\+D\+C\+\_\+\+I\+T\+\_\+\+E\+O\+S\+MP}~\hyperlink{group___peripheral___registers___bits___definition_gafe38c621f1e8239fefbb8585911d2138}{A\+D\+C\+\_\+\+I\+E\+R\+\_\+\+E\+O\+S\+M\+P\+IE}
\item 
\#define \hyperlink{group___a_d_c__interrupts__definition_gad46aa18aeb55285ecda24956c9811936}{A\+D\+C\+\_\+\+I\+T\+\_\+\+R\+DY}~\hyperlink{group___peripheral___registers___bits___definition_ga55d9fb25dbbbaa72791a52fedfecca7b}{A\+D\+C\+\_\+\+I\+E\+R\+\_\+\+A\+D\+R\+D\+Y\+IE}
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___a_d_c__interrupts__definition_ga2f5c7f9900c24250a0c6ccaa7cbca946}\label{group___a_d_c__interrupts__definition_ga2f5c7f9900c24250a0c6ccaa7cbca946}} 
\index{A\+D\+C interrupts definition@{A\+D\+C interrupts definition}!A\+D\+C\+\_\+\+I\+T\+\_\+\+A\+WD@{A\+D\+C\+\_\+\+I\+T\+\_\+\+A\+WD}}
\index{A\+D\+C\+\_\+\+I\+T\+\_\+\+A\+WD@{A\+D\+C\+\_\+\+I\+T\+\_\+\+A\+WD}!A\+D\+C interrupts definition@{A\+D\+C interrupts definition}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+I\+T\+\_\+\+A\+WD}{ADC\_IT\_AWD}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+I\+T\+\_\+\+A\+WD~A\+D\+C\+\_\+\+I\+E\+R\+\_\+\+A\+W\+D\+IE}

A\+DC Analog watchdog interrupt source \mbox{\Hypertarget{group___a_d_c__interrupts__definition_ga0ad335d835f54415194d448019569e00}\label{group___a_d_c__interrupts__definition_ga0ad335d835f54415194d448019569e00}} 
\index{A\+D\+C interrupts definition@{A\+D\+C interrupts definition}!A\+D\+C\+\_\+\+I\+T\+\_\+\+E\+OC@{A\+D\+C\+\_\+\+I\+T\+\_\+\+E\+OC}}
\index{A\+D\+C\+\_\+\+I\+T\+\_\+\+E\+OC@{A\+D\+C\+\_\+\+I\+T\+\_\+\+E\+OC}!A\+D\+C interrupts definition@{A\+D\+C interrupts definition}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+I\+T\+\_\+\+E\+OC}{ADC\_IT\_EOC}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+I\+T\+\_\+\+E\+OC~\hyperlink{group___peripheral___registers___bits___definition_ga367429f3a07068668ffefd84c7c60985}{A\+D\+C\+\_\+\+I\+E\+R\+\_\+\+E\+O\+C\+IE}}

A\+DC End of Regular Conversion interrupt source \mbox{\Hypertarget{group___a_d_c__interrupts__definition_gaefebf69110054387451593d4d52ce197}\label{group___a_d_c__interrupts__definition_gaefebf69110054387451593d4d52ce197}} 
\index{A\+D\+C interrupts definition@{A\+D\+C interrupts definition}!A\+D\+C\+\_\+\+I\+T\+\_\+\+E\+OS@{A\+D\+C\+\_\+\+I\+T\+\_\+\+E\+OS}}
\index{A\+D\+C\+\_\+\+I\+T\+\_\+\+E\+OS@{A\+D\+C\+\_\+\+I\+T\+\_\+\+E\+OS}!A\+D\+C interrupts definition@{A\+D\+C interrupts definition}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+I\+T\+\_\+\+E\+OS}{ADC\_IT\_EOS}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+I\+T\+\_\+\+E\+OS~A\+D\+C\+\_\+\+I\+E\+R\+\_\+\+E\+O\+S\+E\+Q\+IE}

A\+DC End of Regular sequence of Conversions interrupt source \mbox{\Hypertarget{group___a_d_c__interrupts__definition_ga955e4c06483055cade95fc849ff3af29}\label{group___a_d_c__interrupts__definition_ga955e4c06483055cade95fc849ff3af29}} 
\index{A\+D\+C interrupts definition@{A\+D\+C interrupts definition}!A\+D\+C\+\_\+\+I\+T\+\_\+\+E\+O\+S\+MP@{A\+D\+C\+\_\+\+I\+T\+\_\+\+E\+O\+S\+MP}}
\index{A\+D\+C\+\_\+\+I\+T\+\_\+\+E\+O\+S\+MP@{A\+D\+C\+\_\+\+I\+T\+\_\+\+E\+O\+S\+MP}!A\+D\+C interrupts definition@{A\+D\+C interrupts definition}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+I\+T\+\_\+\+E\+O\+S\+MP}{ADC\_IT\_EOSMP}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+I\+T\+\_\+\+E\+O\+S\+MP~\hyperlink{group___peripheral___registers___bits___definition_gafe38c621f1e8239fefbb8585911d2138}{A\+D\+C\+\_\+\+I\+E\+R\+\_\+\+E\+O\+S\+M\+P\+IE}}

A\+DC End of Sampling interrupt source \mbox{\Hypertarget{group___a_d_c__interrupts__definition_gac3852b7789860e0ea79b82115ab877a0}\label{group___a_d_c__interrupts__definition_gac3852b7789860e0ea79b82115ab877a0}} 
\index{A\+D\+C interrupts definition@{A\+D\+C interrupts definition}!A\+D\+C\+\_\+\+I\+T\+\_\+\+O\+VR@{A\+D\+C\+\_\+\+I\+T\+\_\+\+O\+VR}}
\index{A\+D\+C\+\_\+\+I\+T\+\_\+\+O\+VR@{A\+D\+C\+\_\+\+I\+T\+\_\+\+O\+VR}!A\+D\+C interrupts definition@{A\+D\+C interrupts definition}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+I\+T\+\_\+\+O\+VR}{ADC\_IT\_OVR}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+I\+T\+\_\+\+O\+VR~\hyperlink{group___peripheral___registers___bits___definition_ga150e154d48f6069e324aa642ec30f107}{A\+D\+C\+\_\+\+I\+E\+R\+\_\+\+O\+V\+R\+IE}}

A\+DC overrun interrupt source \mbox{\Hypertarget{group___a_d_c__interrupts__definition_gad46aa18aeb55285ecda24956c9811936}\label{group___a_d_c__interrupts__definition_gad46aa18aeb55285ecda24956c9811936}} 
\index{A\+D\+C interrupts definition@{A\+D\+C interrupts definition}!A\+D\+C\+\_\+\+I\+T\+\_\+\+R\+DY@{A\+D\+C\+\_\+\+I\+T\+\_\+\+R\+DY}}
\index{A\+D\+C\+\_\+\+I\+T\+\_\+\+R\+DY@{A\+D\+C\+\_\+\+I\+T\+\_\+\+R\+DY}!A\+D\+C interrupts definition@{A\+D\+C interrupts definition}}
\subsubsection{\texorpdfstring{A\+D\+C\+\_\+\+I\+T\+\_\+\+R\+DY}{ADC\_IT\_RDY}}
{\footnotesize\ttfamily \#define A\+D\+C\+\_\+\+I\+T\+\_\+\+R\+DY~\hyperlink{group___peripheral___registers___bits___definition_ga55d9fb25dbbbaa72791a52fedfecca7b}{A\+D\+C\+\_\+\+I\+E\+R\+\_\+\+A\+D\+R\+D\+Y\+IE}}

A\+DC Ready interrupt source 